
Personal Drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000140c4  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000568  08014368  08014368  00024368  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080148d0  080148d0  000248d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080148d8  080148d8  000248d8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080148dc  080148dc  000248dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f8  24000000  080148e0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005f0  240001f8  08014ad8  000301f8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  240007e8  08014ad8  000307e8  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002baf6  00000000  00000000  00030226  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00004524  00000000  00000000  0005bd1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000017e8  00000000  00000000  00060240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 000016d8  00000000  00000000  00061a28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000394ed  00000000  00000000  00063100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001f632  00000000  00000000  0009c5ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001685a1  00000000  00000000  000bbc1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  002241c0  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000076e4  00000000  00000000  00224214  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001f8 	.word	0x240001f8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	0801434c 	.word	0x0801434c

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001fc 	.word	0x240001fc
 80002dc:	0801434c 	.word	0x0801434c

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b96e 	b.w	8000684 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	4604      	mov	r4, r0
 80003c8:	468c      	mov	ip, r1
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8083 	bne.w	80004d6 <__udivmoddi4+0x116>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d947      	bls.n	8000466 <__udivmoddi4+0xa6>
 80003d6:	fab2 f282 	clz	r2, r2
 80003da:	b142      	cbz	r2, 80003ee <__udivmoddi4+0x2e>
 80003dc:	f1c2 0020 	rsb	r0, r2, #32
 80003e0:	fa24 f000 	lsr.w	r0, r4, r0
 80003e4:	4091      	lsls	r1, r2
 80003e6:	4097      	lsls	r7, r2
 80003e8:	ea40 0c01 	orr.w	ip, r0, r1
 80003ec:	4094      	lsls	r4, r2
 80003ee:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fbbc f6f8 	udiv	r6, ip, r8
 80003f8:	fa1f fe87 	uxth.w	lr, r7
 80003fc:	fb08 c116 	mls	r1, r8, r6, ip
 8000400:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000404:	fb06 f10e 	mul.w	r1, r6, lr
 8000408:	4299      	cmp	r1, r3
 800040a:	d909      	bls.n	8000420 <__udivmoddi4+0x60>
 800040c:	18fb      	adds	r3, r7, r3
 800040e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000412:	f080 8119 	bcs.w	8000648 <__udivmoddi4+0x288>
 8000416:	4299      	cmp	r1, r3
 8000418:	f240 8116 	bls.w	8000648 <__udivmoddi4+0x288>
 800041c:	3e02      	subs	r6, #2
 800041e:	443b      	add	r3, r7
 8000420:	1a5b      	subs	r3, r3, r1
 8000422:	b2a4      	uxth	r4, r4
 8000424:	fbb3 f0f8 	udiv	r0, r3, r8
 8000428:	fb08 3310 	mls	r3, r8, r0, r3
 800042c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000430:	fb00 fe0e 	mul.w	lr, r0, lr
 8000434:	45a6      	cmp	lr, r4
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x8c>
 8000438:	193c      	adds	r4, r7, r4
 800043a:	f100 33ff 	add.w	r3, r0, #4294967295
 800043e:	f080 8105 	bcs.w	800064c <__udivmoddi4+0x28c>
 8000442:	45a6      	cmp	lr, r4
 8000444:	f240 8102 	bls.w	800064c <__udivmoddi4+0x28c>
 8000448:	3802      	subs	r0, #2
 800044a:	443c      	add	r4, r7
 800044c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	2600      	movs	r6, #0
 8000456:	b11d      	cbz	r5, 8000460 <__udivmoddi4+0xa0>
 8000458:	40d4      	lsrs	r4, r2
 800045a:	2300      	movs	r3, #0
 800045c:	e9c5 4300 	strd	r4, r3, [r5]
 8000460:	4631      	mov	r1, r6
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	b902      	cbnz	r2, 800046a <__udivmoddi4+0xaa>
 8000468:	deff      	udf	#255	; 0xff
 800046a:	fab2 f282 	clz	r2, r2
 800046e:	2a00      	cmp	r2, #0
 8000470:	d150      	bne.n	8000514 <__udivmoddi4+0x154>
 8000472:	1bcb      	subs	r3, r1, r7
 8000474:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000478:	fa1f f887 	uxth.w	r8, r7
 800047c:	2601      	movs	r6, #1
 800047e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000482:	0c21      	lsrs	r1, r4, #16
 8000484:	fb0e 331c 	mls	r3, lr, ip, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb08 f30c 	mul.w	r3, r8, ip
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0xe4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f10c 30ff 	add.w	r0, ip, #4294967295
 800049a:	d202      	bcs.n	80004a2 <__udivmoddi4+0xe2>
 800049c:	428b      	cmp	r3, r1
 800049e:	f200 80e9 	bhi.w	8000674 <__udivmoddi4+0x2b4>
 80004a2:	4684      	mov	ip, r0
 80004a4:	1ac9      	subs	r1, r1, r3
 80004a6:	b2a3      	uxth	r3, r4
 80004a8:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ac:	fb0e 1110 	mls	r1, lr, r0, r1
 80004b0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80004b4:	fb08 f800 	mul.w	r8, r8, r0
 80004b8:	45a0      	cmp	r8, r4
 80004ba:	d907      	bls.n	80004cc <__udivmoddi4+0x10c>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c2:	d202      	bcs.n	80004ca <__udivmoddi4+0x10a>
 80004c4:	45a0      	cmp	r8, r4
 80004c6:	f200 80d9 	bhi.w	800067c <__udivmoddi4+0x2bc>
 80004ca:	4618      	mov	r0, r3
 80004cc:	eba4 0408 	sub.w	r4, r4, r8
 80004d0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80004d4:	e7bf      	b.n	8000456 <__udivmoddi4+0x96>
 80004d6:	428b      	cmp	r3, r1
 80004d8:	d909      	bls.n	80004ee <__udivmoddi4+0x12e>
 80004da:	2d00      	cmp	r5, #0
 80004dc:	f000 80b1 	beq.w	8000642 <__udivmoddi4+0x282>
 80004e0:	2600      	movs	r6, #0
 80004e2:	e9c5 0100 	strd	r0, r1, [r5]
 80004e6:	4630      	mov	r0, r6
 80004e8:	4631      	mov	r1, r6
 80004ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ee:	fab3 f683 	clz	r6, r3
 80004f2:	2e00      	cmp	r6, #0
 80004f4:	d14a      	bne.n	800058c <__udivmoddi4+0x1cc>
 80004f6:	428b      	cmp	r3, r1
 80004f8:	d302      	bcc.n	8000500 <__udivmoddi4+0x140>
 80004fa:	4282      	cmp	r2, r0
 80004fc:	f200 80b8 	bhi.w	8000670 <__udivmoddi4+0x2b0>
 8000500:	1a84      	subs	r4, r0, r2
 8000502:	eb61 0103 	sbc.w	r1, r1, r3
 8000506:	2001      	movs	r0, #1
 8000508:	468c      	mov	ip, r1
 800050a:	2d00      	cmp	r5, #0
 800050c:	d0a8      	beq.n	8000460 <__udivmoddi4+0xa0>
 800050e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000512:	e7a5      	b.n	8000460 <__udivmoddi4+0xa0>
 8000514:	f1c2 0320 	rsb	r3, r2, #32
 8000518:	fa20 f603 	lsr.w	r6, r0, r3
 800051c:	4097      	lsls	r7, r2
 800051e:	fa01 f002 	lsl.w	r0, r1, r2
 8000522:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000526:	40d9      	lsrs	r1, r3
 8000528:	4330      	orrs	r0, r6
 800052a:	0c03      	lsrs	r3, r0, #16
 800052c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000530:	fa1f f887 	uxth.w	r8, r7
 8000534:	fb0e 1116 	mls	r1, lr, r6, r1
 8000538:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800053c:	fb06 f108 	mul.w	r1, r6, r8
 8000540:	4299      	cmp	r1, r3
 8000542:	fa04 f402 	lsl.w	r4, r4, r2
 8000546:	d909      	bls.n	800055c <__udivmoddi4+0x19c>
 8000548:	18fb      	adds	r3, r7, r3
 800054a:	f106 3cff 	add.w	ip, r6, #4294967295
 800054e:	f080 808d 	bcs.w	800066c <__udivmoddi4+0x2ac>
 8000552:	4299      	cmp	r1, r3
 8000554:	f240 808a 	bls.w	800066c <__udivmoddi4+0x2ac>
 8000558:	3e02      	subs	r6, #2
 800055a:	443b      	add	r3, r7
 800055c:	1a5b      	subs	r3, r3, r1
 800055e:	b281      	uxth	r1, r0
 8000560:	fbb3 f0fe 	udiv	r0, r3, lr
 8000564:	fb0e 3310 	mls	r3, lr, r0, r3
 8000568:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056c:	fb00 f308 	mul.w	r3, r0, r8
 8000570:	428b      	cmp	r3, r1
 8000572:	d907      	bls.n	8000584 <__udivmoddi4+0x1c4>
 8000574:	1879      	adds	r1, r7, r1
 8000576:	f100 3cff 	add.w	ip, r0, #4294967295
 800057a:	d273      	bcs.n	8000664 <__udivmoddi4+0x2a4>
 800057c:	428b      	cmp	r3, r1
 800057e:	d971      	bls.n	8000664 <__udivmoddi4+0x2a4>
 8000580:	3802      	subs	r0, #2
 8000582:	4439      	add	r1, r7
 8000584:	1acb      	subs	r3, r1, r3
 8000586:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800058a:	e778      	b.n	800047e <__udivmoddi4+0xbe>
 800058c:	f1c6 0c20 	rsb	ip, r6, #32
 8000590:	fa03 f406 	lsl.w	r4, r3, r6
 8000594:	fa22 f30c 	lsr.w	r3, r2, ip
 8000598:	431c      	orrs	r4, r3
 800059a:	fa20 f70c 	lsr.w	r7, r0, ip
 800059e:	fa01 f306 	lsl.w	r3, r1, r6
 80005a2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80005a6:	fa21 f10c 	lsr.w	r1, r1, ip
 80005aa:	431f      	orrs	r7, r3
 80005ac:	0c3b      	lsrs	r3, r7, #16
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fa1f f884 	uxth.w	r8, r4
 80005b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80005ba:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80005be:	fb09 fa08 	mul.w	sl, r9, r8
 80005c2:	458a      	cmp	sl, r1
 80005c4:	fa02 f206 	lsl.w	r2, r2, r6
 80005c8:	fa00 f306 	lsl.w	r3, r0, r6
 80005cc:	d908      	bls.n	80005e0 <__udivmoddi4+0x220>
 80005ce:	1861      	adds	r1, r4, r1
 80005d0:	f109 30ff 	add.w	r0, r9, #4294967295
 80005d4:	d248      	bcs.n	8000668 <__udivmoddi4+0x2a8>
 80005d6:	458a      	cmp	sl, r1
 80005d8:	d946      	bls.n	8000668 <__udivmoddi4+0x2a8>
 80005da:	f1a9 0902 	sub.w	r9, r9, #2
 80005de:	4421      	add	r1, r4
 80005e0:	eba1 010a 	sub.w	r1, r1, sl
 80005e4:	b2bf      	uxth	r7, r7
 80005e6:	fbb1 f0fe 	udiv	r0, r1, lr
 80005ea:	fb0e 1110 	mls	r1, lr, r0, r1
 80005ee:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80005f2:	fb00 f808 	mul.w	r8, r0, r8
 80005f6:	45b8      	cmp	r8, r7
 80005f8:	d907      	bls.n	800060a <__udivmoddi4+0x24a>
 80005fa:	19e7      	adds	r7, r4, r7
 80005fc:	f100 31ff 	add.w	r1, r0, #4294967295
 8000600:	d22e      	bcs.n	8000660 <__udivmoddi4+0x2a0>
 8000602:	45b8      	cmp	r8, r7
 8000604:	d92c      	bls.n	8000660 <__udivmoddi4+0x2a0>
 8000606:	3802      	subs	r0, #2
 8000608:	4427      	add	r7, r4
 800060a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800060e:	eba7 0708 	sub.w	r7, r7, r8
 8000612:	fba0 8902 	umull	r8, r9, r0, r2
 8000616:	454f      	cmp	r7, r9
 8000618:	46c6      	mov	lr, r8
 800061a:	4649      	mov	r1, r9
 800061c:	d31a      	bcc.n	8000654 <__udivmoddi4+0x294>
 800061e:	d017      	beq.n	8000650 <__udivmoddi4+0x290>
 8000620:	b15d      	cbz	r5, 800063a <__udivmoddi4+0x27a>
 8000622:	ebb3 020e 	subs.w	r2, r3, lr
 8000626:	eb67 0701 	sbc.w	r7, r7, r1
 800062a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800062e:	40f2      	lsrs	r2, r6
 8000630:	ea4c 0202 	orr.w	r2, ip, r2
 8000634:	40f7      	lsrs	r7, r6
 8000636:	e9c5 2700 	strd	r2, r7, [r5]
 800063a:	2600      	movs	r6, #0
 800063c:	4631      	mov	r1, r6
 800063e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000642:	462e      	mov	r6, r5
 8000644:	4628      	mov	r0, r5
 8000646:	e70b      	b.n	8000460 <__udivmoddi4+0xa0>
 8000648:	4606      	mov	r6, r0
 800064a:	e6e9      	b.n	8000420 <__udivmoddi4+0x60>
 800064c:	4618      	mov	r0, r3
 800064e:	e6fd      	b.n	800044c <__udivmoddi4+0x8c>
 8000650:	4543      	cmp	r3, r8
 8000652:	d2e5      	bcs.n	8000620 <__udivmoddi4+0x260>
 8000654:	ebb8 0e02 	subs.w	lr, r8, r2
 8000658:	eb69 0104 	sbc.w	r1, r9, r4
 800065c:	3801      	subs	r0, #1
 800065e:	e7df      	b.n	8000620 <__udivmoddi4+0x260>
 8000660:	4608      	mov	r0, r1
 8000662:	e7d2      	b.n	800060a <__udivmoddi4+0x24a>
 8000664:	4660      	mov	r0, ip
 8000666:	e78d      	b.n	8000584 <__udivmoddi4+0x1c4>
 8000668:	4681      	mov	r9, r0
 800066a:	e7b9      	b.n	80005e0 <__udivmoddi4+0x220>
 800066c:	4666      	mov	r6, ip
 800066e:	e775      	b.n	800055c <__udivmoddi4+0x19c>
 8000670:	4630      	mov	r0, r6
 8000672:	e74a      	b.n	800050a <__udivmoddi4+0x14a>
 8000674:	f1ac 0c02 	sub.w	ip, ip, #2
 8000678:	4439      	add	r1, r7
 800067a:	e713      	b.n	80004a4 <__udivmoddi4+0xe4>
 800067c:	3802      	subs	r0, #2
 800067e:	443c      	add	r4, r7
 8000680:	e724      	b.n	80004cc <__udivmoddi4+0x10c>
 8000682:	bf00      	nop

08000684 <__aeabi_idiv0>:
 8000684:	4770      	bx	lr
 8000686:	bf00      	nop

08000688 <iBus_Check_CHKSUM>:

FSiA6B_iBus iBus;
uint8_t iBus_return;

unsigned char iBus_Check_CHKSUM(unsigned char* data, unsigned char len)
{
 8000688:	b480      	push	{r7}
 800068a:	b085      	sub	sp, #20
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	460b      	mov	r3, r1
 8000692:	70fb      	strb	r3, [r7, #3]
	unsigned short chksum = 0xffff;
 8000694:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000698:	81fb      	strh	r3, [r7, #14]

	for(int i=0; i<len-2;i++)
 800069a:	2300      	movs	r3, #0
 800069c:	60bb      	str	r3, [r7, #8]
 800069e:	e00a      	b.n	80006b6 <iBus_Check_CHKSUM+0x2e>
	{
		chksum = chksum - data[i];
 80006a0:	68bb      	ldr	r3, [r7, #8]
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	4413      	add	r3, r2
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	b29b      	uxth	r3, r3
 80006aa:	89fa      	ldrh	r2, [r7, #14]
 80006ac:	1ad3      	subs	r3, r2, r3
 80006ae:	81fb      	strh	r3, [r7, #14]
	for(int i=0; i<len-2;i++)
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	3301      	adds	r3, #1
 80006b4:	60bb      	str	r3, [r7, #8]
 80006b6:	78fb      	ldrb	r3, [r7, #3]
 80006b8:	3b02      	subs	r3, #2
 80006ba:	68ba      	ldr	r2, [r7, #8]
 80006bc:	429a      	cmp	r2, r3
 80006be:	dbef      	blt.n	80006a0 <iBus_Check_CHKSUM+0x18>
	}

	return ((chksum&0x00ff)==data[30]) && ((chksum>>8) && data[31]);
 80006c0:	89fb      	ldrh	r3, [r7, #14]
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	687a      	ldr	r2, [r7, #4]
 80006c6:	321e      	adds	r2, #30
 80006c8:	7812      	ldrb	r2, [r2, #0]
 80006ca:	4293      	cmp	r3, r2
 80006cc:	d10b      	bne.n	80006e6 <iBus_Check_CHKSUM+0x5e>
 80006ce:	89fb      	ldrh	r3, [r7, #14]
 80006d0:	0a1b      	lsrs	r3, r3, #8
 80006d2:	b29b      	uxth	r3, r3
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d006      	beq.n	80006e6 <iBus_Check_CHKSUM+0x5e>
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	331f      	adds	r3, #31
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <iBus_Check_CHKSUM+0x5e>
 80006e2:	2301      	movs	r3, #1
 80006e4:	e000      	b.n	80006e8 <iBus_Check_CHKSUM+0x60>
 80006e6:	2300      	movs	r3, #0
 80006e8:	b2db      	uxtb	r3, r3

}
 80006ea:	4618      	mov	r0, r3
 80006ec:	3714      	adds	r7, #20
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr

080006f6 <iBus_Parsing>:

void iBus_Parsing(unsigned char* data, FSiA6B_iBus* iBus)
{
 80006f6:	b480      	push	{r7}
 80006f8:	b083      	sub	sp, #12
 80006fa:	af00      	add	r7, sp, #0
 80006fc:	6078      	str	r0, [r7, #4]
 80006fe:	6039      	str	r1, [r7, #0]
	iBus->RH = (data[2] | data[3]<<8) & 0x0FFF;
 8000700:	687b      	ldr	r3, [r7, #4]
 8000702:	3302      	adds	r3, #2
 8000704:	781b      	ldrb	r3, [r3, #0]
 8000706:	b21a      	sxth	r2, r3
 8000708:	687b      	ldr	r3, [r7, #4]
 800070a:	3303      	adds	r3, #3
 800070c:	781b      	ldrb	r3, [r3, #0]
 800070e:	021b      	lsls	r3, r3, #8
 8000710:	b21b      	sxth	r3, r3
 8000712:	4313      	orrs	r3, r2
 8000714:	b21b      	sxth	r3, r3
 8000716:	b29b      	uxth	r3, r3
 8000718:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800071c:	b29a      	uxth	r2, r3
 800071e:	683b      	ldr	r3, [r7, #0]
 8000720:	801a      	strh	r2, [r3, #0]
	iBus->RV = (data[4] | data[5]<<8) & 0x0FFF;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	3304      	adds	r3, #4
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	b21a      	sxth	r2, r3
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	3305      	adds	r3, #5
 800072e:	781b      	ldrb	r3, [r3, #0]
 8000730:	021b      	lsls	r3, r3, #8
 8000732:	b21b      	sxth	r3, r3
 8000734:	4313      	orrs	r3, r2
 8000736:	b21b      	sxth	r3, r3
 8000738:	b29b      	uxth	r3, r3
 800073a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800073e:	b29a      	uxth	r2, r3
 8000740:	683b      	ldr	r3, [r7, #0]
 8000742:	805a      	strh	r2, [r3, #2]
	iBus->LV = (data[6] | data[7]<<8) & 0x0FFF;
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	3306      	adds	r3, #6
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	b21a      	sxth	r2, r3
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	3307      	adds	r3, #7
 8000750:	781b      	ldrb	r3, [r3, #0]
 8000752:	021b      	lsls	r3, r3, #8
 8000754:	b21b      	sxth	r3, r3
 8000756:	4313      	orrs	r3, r2
 8000758:	b21b      	sxth	r3, r3
 800075a:	b29b      	uxth	r3, r3
 800075c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000760:	b29a      	uxth	r2, r3
 8000762:	683b      	ldr	r3, [r7, #0]
 8000764:	809a      	strh	r2, [r3, #4]
	iBus->LH = (data[8] | data[9]<<8) & 0x0FFF;
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	3308      	adds	r3, #8
 800076a:	781b      	ldrb	r3, [r3, #0]
 800076c:	b21a      	sxth	r2, r3
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	3309      	adds	r3, #9
 8000772:	781b      	ldrb	r3, [r3, #0]
 8000774:	021b      	lsls	r3, r3, #8
 8000776:	b21b      	sxth	r3, r3
 8000778:	4313      	orrs	r3, r2
 800077a:	b21b      	sxth	r3, r3
 800077c:	b29b      	uxth	r3, r3
 800077e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000782:	b29a      	uxth	r2, r3
 8000784:	683b      	ldr	r3, [r7, #0]
 8000786:	80da      	strh	r2, [r3, #6]
	iBus->SwA = (data[10] | data[11]<<8) & 0x0FFF;
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	330a      	adds	r3, #10
 800078c:	781b      	ldrb	r3, [r3, #0]
 800078e:	b21a      	sxth	r2, r3
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	330b      	adds	r3, #11
 8000794:	781b      	ldrb	r3, [r3, #0]
 8000796:	021b      	lsls	r3, r3, #8
 8000798:	b21b      	sxth	r3, r3
 800079a:	4313      	orrs	r3, r2
 800079c:	b21b      	sxth	r3, r3
 800079e:	b29b      	uxth	r3, r3
 80007a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80007a4:	b29a      	uxth	r2, r3
 80007a6:	683b      	ldr	r3, [r7, #0]
 80007a8:	811a      	strh	r2, [r3, #8]
	iBus->SwB = (data[12] | data[13]<<8) & 0x0FFF;
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	330c      	adds	r3, #12
 80007ae:	781b      	ldrb	r3, [r3, #0]
 80007b0:	b21a      	sxth	r2, r3
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	330d      	adds	r3, #13
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	021b      	lsls	r3, r3, #8
 80007ba:	b21b      	sxth	r3, r3
 80007bc:	4313      	orrs	r3, r2
 80007be:	b21b      	sxth	r3, r3
 80007c0:	b29b      	uxth	r3, r3
 80007c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80007c6:	b29a      	uxth	r2, r3
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	815a      	strh	r2, [r3, #10]
	iBus->VrA = (data[14] | data[15]<<8) & 0x0FFF;
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	330e      	adds	r3, #14
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	b21a      	sxth	r2, r3
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	330f      	adds	r3, #15
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	021b      	lsls	r3, r3, #8
 80007dc:	b21b      	sxth	r3, r3
 80007de:	4313      	orrs	r3, r2
 80007e0:	b21b      	sxth	r3, r3
 80007e2:	b29b      	uxth	r3, r3
 80007e4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80007e8:	b29a      	uxth	r2, r3
 80007ea:	683b      	ldr	r3, [r7, #0]
 80007ec:	821a      	strh	r2, [r3, #16]
	iBus->VrB = (data[16] | data[17]<<8) & 0x0FFF;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	3310      	adds	r3, #16
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	b21a      	sxth	r2, r3
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	3311      	adds	r3, #17
 80007fa:	781b      	ldrb	r3, [r3, #0]
 80007fc:	021b      	lsls	r3, r3, #8
 80007fe:	b21b      	sxth	r3, r3
 8000800:	4313      	orrs	r3, r2
 8000802:	b21b      	sxth	r3, r3
 8000804:	b29b      	uxth	r3, r3
 8000806:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800080a:	b29a      	uxth	r2, r3
 800080c:	683b      	ldr	r3, [r7, #0]
 800080e:	825a      	strh	r2, [r3, #18]
	iBus->SwC = (data[18] | data[19]<<8) & 0x0FFF;
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	3312      	adds	r3, #18
 8000814:	781b      	ldrb	r3, [r3, #0]
 8000816:	b21a      	sxth	r2, r3
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	3313      	adds	r3, #19
 800081c:	781b      	ldrb	r3, [r3, #0]
 800081e:	021b      	lsls	r3, r3, #8
 8000820:	b21b      	sxth	r3, r3
 8000822:	4313      	orrs	r3, r2
 8000824:	b21b      	sxth	r3, r3
 8000826:	b29b      	uxth	r3, r3
 8000828:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800082c:	b29a      	uxth	r2, r3
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	819a      	strh	r2, [r3, #12]
	iBus->SwD = (data[20] | data[21]<<8) & 0x0FFF;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	3314      	adds	r3, #20
 8000836:	781b      	ldrb	r3, [r3, #0]
 8000838:	b21a      	sxth	r2, r3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	3315      	adds	r3, #21
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	021b      	lsls	r3, r3, #8
 8000842:	b21b      	sxth	r3, r3
 8000844:	4313      	orrs	r3, r2
 8000846:	b21b      	sxth	r3, r3
 8000848:	b29b      	uxth	r3, r3
 800084a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800084e:	b29a      	uxth	r2, r3
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	81da      	strh	r2, [r3, #14]

	iBus->FailSafe = (data[13] >> 4);
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	330d      	adds	r3, #13
 8000858:	781b      	ldrb	r3, [r3, #0]
 800085a:	091b      	lsrs	r3, r3, #4
 800085c:	b2da      	uxtb	r2, r3
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	751a      	strb	r2, [r3, #20]
}
 8000862:	bf00      	nop
 8000864:	370c      	adds	r7, #12
 8000866:	46bd      	mov	sp, r7
 8000868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086c:	4770      	bx	lr

0800086e <iBus_isActiveFailSafe>:

unsigned char iBus_isActiveFailSafe(FSiA6B_iBus* iBus)
{
 800086e:	b480      	push	{r7}
 8000870:	b083      	sub	sp, #12
 8000872:	af00      	add	r7, sp, #0
 8000874:	6078      	str	r0, [r7, #4]
	return iBus->FailSafe != 0;
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	7d1b      	ldrb	r3, [r3, #20]
 800087a:	2b00      	cmp	r3, #0
 800087c:	bf14      	ite	ne
 800087e:	2301      	movne	r3, #1
 8000880:	2300      	moveq	r3, #0
 8000882:	b2db      	uxtb	r3, r3
}
 8000884:	4618      	mov	r0, r3
 8000886:	370c      	adds	r7, #12
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr

08000890 <MPU9250_Init>:
float MPU9250_Acc_LSB = 16384.0;
float MPU9250_Mag_LSB = 0.15;

//Functions
uint8_t MPU9250_Init(I2C_HandleTypeDef *I2Cx, uint8_t Gyro_FS, uint8_t Acc_FS, uint8_t DLPF_CFG, uint8_t A_DLPF_CFG)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b086      	sub	sp, #24
 8000894:	af04      	add	r7, sp, #16
 8000896:	6078      	str	r0, [r7, #4]
 8000898:	4608      	mov	r0, r1
 800089a:	4611      	mov	r1, r2
 800089c:	461a      	mov	r2, r3
 800089e:	4603      	mov	r3, r0
 80008a0:	70fb      	strb	r3, [r7, #3]
 80008a2:	460b      	mov	r3, r1
 80008a4:	70bb      	strb	r3, [r7, #2]
 80008a6:	4613      	mov	r3, r2
 80008a8:	707b      	strb	r3, [r7, #1]
	//Save LSB/Unit for both gyro and acc in order to use them later
	switch(Gyro_FS)
 80008aa:	78fb      	ldrb	r3, [r7, #3]
 80008ac:	2b03      	cmp	r3, #3
 80008ae:	d81b      	bhi.n	80008e8 <MPU9250_Init+0x58>
 80008b0:	a201      	add	r2, pc, #4	; (adr r2, 80008b8 <MPU9250_Init+0x28>)
 80008b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008b6:	bf00      	nop
 80008b8:	080008c9 	.word	0x080008c9
 80008bc:	080008d1 	.word	0x080008d1
 80008c0:	080008d9 	.word	0x080008d9
 80008c4:	080008e1 	.word	0x080008e1
	{
	case 0: //250dps
		MPU9250_Gyro_LSB = 131.0;
 80008c8:	4b5d      	ldr	r3, [pc, #372]	; (8000a40 <MPU9250_Init+0x1b0>)
 80008ca:	4a5e      	ldr	r2, [pc, #376]	; (8000a44 <MPU9250_Init+0x1b4>)
 80008cc:	601a      	str	r2, [r3, #0]
		break;
 80008ce:	e00c      	b.n	80008ea <MPU9250_Init+0x5a>
	case 1: //500dps
		MPU9250_Gyro_LSB = 65.5;
 80008d0:	4b5b      	ldr	r3, [pc, #364]	; (8000a40 <MPU9250_Init+0x1b0>)
 80008d2:	4a5d      	ldr	r2, [pc, #372]	; (8000a48 <MPU9250_Init+0x1b8>)
 80008d4:	601a      	str	r2, [r3, #0]
		break;
 80008d6:	e008      	b.n	80008ea <MPU9250_Init+0x5a>
	case 2: //1000dps
		MPU9250_Gyro_LSB = 32.8;
 80008d8:	4b59      	ldr	r3, [pc, #356]	; (8000a40 <MPU9250_Init+0x1b0>)
 80008da:	4a5c      	ldr	r2, [pc, #368]	; (8000a4c <MPU9250_Init+0x1bc>)
 80008dc:	601a      	str	r2, [r3, #0]
		break;
 80008de:	e004      	b.n	80008ea <MPU9250_Init+0x5a>
	case 3: //2000dps
		MPU9250_Gyro_LSB = 16.4;
 80008e0:	4b57      	ldr	r3, [pc, #348]	; (8000a40 <MPU9250_Init+0x1b0>)
 80008e2:	4a5b      	ldr	r2, [pc, #364]	; (8000a50 <MPU9250_Init+0x1c0>)
 80008e4:	601a      	str	r2, [r3, #0]
		break;
 80008e6:	e000      	b.n	80008ea <MPU9250_Init+0x5a>
	default:
		break;
 80008e8:	bf00      	nop
	}

	switch(Acc_FS)
 80008ea:	78bb      	ldrb	r3, [r7, #2]
 80008ec:	2b03      	cmp	r3, #3
 80008ee:	d81f      	bhi.n	8000930 <MPU9250_Init+0xa0>
 80008f0:	a201      	add	r2, pc, #4	; (adr r2, 80008f8 <MPU9250_Init+0x68>)
 80008f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80008f6:	bf00      	nop
 80008f8:	08000909 	.word	0x08000909
 80008fc:	08000913 	.word	0x08000913
 8000900:	0800091d 	.word	0x0800091d
 8000904:	08000927 	.word	0x08000927
	{
	case 0: //2g
		MPU9250_Acc_LSB = 16384.0;
 8000908:	4b52      	ldr	r3, [pc, #328]	; (8000a54 <MPU9250_Init+0x1c4>)
 800090a:	f04f 428d 	mov.w	r2, #1182793728	; 0x46800000
 800090e:	601a      	str	r2, [r3, #0]
		break;
 8000910:	e00f      	b.n	8000932 <MPU9250_Init+0xa2>
	case 1: //4g
		MPU9250_Acc_LSB = 8192.0;
 8000912:	4b50      	ldr	r3, [pc, #320]	; (8000a54 <MPU9250_Init+0x1c4>)
 8000914:	f04f 428c 	mov.w	r2, #1174405120	; 0x46000000
 8000918:	601a      	str	r2, [r3, #0]
		break;
 800091a:	e00a      	b.n	8000932 <MPU9250_Init+0xa2>
	case 2: //8g
		MPU9250_Acc_LSB = 4096.0;
 800091c:	4b4d      	ldr	r3, [pc, #308]	; (8000a54 <MPU9250_Init+0x1c4>)
 800091e:	f04f 428b 	mov.w	r2, #1166016512	; 0x45800000
 8000922:	601a      	str	r2, [r3, #0]
		break;
 8000924:	e005      	b.n	8000932 <MPU9250_Init+0xa2>
	case 3: //16g
		MPU9250_Acc_LSB = 2048.0;
 8000926:	4b4b      	ldr	r3, [pc, #300]	; (8000a54 <MPU9250_Init+0x1c4>)
 8000928:	f04f 428a 	mov.w	r2, #1157627904	; 0x45000000
 800092c:	601a      	str	r2, [r3, #0]
		break;
 800092e:	e000      	b.n	8000932 <MPU9250_Init+0xa2>
	default:
		break;
 8000930:	bf00      	nop
	}

	HAL_I2C_Mem_Read(I2Cx, MPU6500_ADDR, MPU6500_WHO_AM_I, 1, &MPU9250_rx, 1, 100);
 8000932:	2364      	movs	r3, #100	; 0x64
 8000934:	9302      	str	r3, [sp, #8]
 8000936:	2301      	movs	r3, #1
 8000938:	9301      	str	r3, [sp, #4]
 800093a:	4b47      	ldr	r3, [pc, #284]	; (8000a58 <MPU9250_Init+0x1c8>)
 800093c:	9300      	str	r3, [sp, #0]
 800093e:	2301      	movs	r3, #1
 8000940:	2275      	movs	r2, #117	; 0x75
 8000942:	21d0      	movs	r1, #208	; 0xd0
 8000944:	6878      	ldr	r0, [r7, #4]
 8000946:	f007 fe67 	bl	8008618 <HAL_I2C_Mem_Read>
	if (MPU9250_rx == 0x71)
 800094a:	4b43      	ldr	r3, [pc, #268]	; (8000a58 <MPU9250_Init+0x1c8>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	2b71      	cmp	r3, #113	; 0x71
 8000950:	d171      	bne.n	8000a36 <MPU9250_Init+0x1a6>
	{
		MPU9250_tx = 0x01; // Set Sampling by 2 = 500Hz
 8000952:	4b42      	ldr	r3, [pc, #264]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000954:	2201      	movs	r2, #1
 8000956:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_SMPLRT_DIV, 1, &MPU9250_tx, 1, 100);
 8000958:	2364      	movs	r3, #100	; 0x64
 800095a:	9302      	str	r3, [sp, #8]
 800095c:	2301      	movs	r3, #1
 800095e:	9301      	str	r3, [sp, #4]
 8000960:	4b3e      	ldr	r3, [pc, #248]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000962:	9300      	str	r3, [sp, #0]
 8000964:	2301      	movs	r3, #1
 8000966:	2219      	movs	r2, #25
 8000968:	21d0      	movs	r1, #208	; 0xd0
 800096a:	6878      	ldr	r0, [r7, #4]
 800096c:	f007 fd40 	bl	80083f0 <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 8000970:	200a      	movs	r0, #10
 8000972:	f004 fb4f 	bl	8005014 <HAL_Delay>

		MPU9250_tx = DLPF_CFG; // Digital Low Pass Filter Setting
 8000976:	4a39      	ldr	r2, [pc, #228]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000978:	787b      	ldrb	r3, [r7, #1]
 800097a:	7013      	strb	r3, [r2, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_CONFIG, 1, &MPU9250_tx, 1, 100);
 800097c:	2364      	movs	r3, #100	; 0x64
 800097e:	9302      	str	r3, [sp, #8]
 8000980:	2301      	movs	r3, #1
 8000982:	9301      	str	r3, [sp, #4]
 8000984:	4b35      	ldr	r3, [pc, #212]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000986:	9300      	str	r3, [sp, #0]
 8000988:	2301      	movs	r3, #1
 800098a:	221a      	movs	r2, #26
 800098c:	21d0      	movs	r1, #208	; 0xd0
 800098e:	6878      	ldr	r0, [r7, #4]
 8000990:	f007 fd2e 	bl	80083f0 <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 8000994:	200a      	movs	r0, #10
 8000996:	f004 fb3d 	bl	8005014 <HAL_Delay>

		MPU9250_tx = Gyro_FS << 3;
 800099a:	78fb      	ldrb	r3, [r7, #3]
 800099c:	00db      	lsls	r3, r3, #3
 800099e:	b2da      	uxtb	r2, r3
 80009a0:	4b2e      	ldr	r3, [pc, #184]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009a2:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_GYRO_CONFIG, 1, &MPU9250_tx, 1, 100);
 80009a4:	2364      	movs	r3, #100	; 0x64
 80009a6:	9302      	str	r3, [sp, #8]
 80009a8:	2301      	movs	r3, #1
 80009aa:	9301      	str	r3, [sp, #4]
 80009ac:	4b2b      	ldr	r3, [pc, #172]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009ae:	9300      	str	r3, [sp, #0]
 80009b0:	2301      	movs	r3, #1
 80009b2:	221b      	movs	r2, #27
 80009b4:	21d0      	movs	r1, #208	; 0xd0
 80009b6:	6878      	ldr	r0, [r7, #4]
 80009b8:	f007 fd1a 	bl	80083f0 <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 80009bc:	200a      	movs	r0, #10
 80009be:	f004 fb29 	bl	8005014 <HAL_Delay>

		MPU9250_tx = Acc_FS << 3;
 80009c2:	78bb      	ldrb	r3, [r7, #2]
 80009c4:	00db      	lsls	r3, r3, #3
 80009c6:	b2da      	uxtb	r2, r3
 80009c8:	4b24      	ldr	r3, [pc, #144]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009ca:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_ACCEL_CONFIG, 1, &MPU9250_tx, 1, 100);
 80009cc:	2364      	movs	r3, #100	; 0x64
 80009ce:	9302      	str	r3, [sp, #8]
 80009d0:	2301      	movs	r3, #1
 80009d2:	9301      	str	r3, [sp, #4]
 80009d4:	4b21      	ldr	r3, [pc, #132]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009d6:	9300      	str	r3, [sp, #0]
 80009d8:	2301      	movs	r3, #1
 80009da:	221c      	movs	r2, #28
 80009dc:	21d0      	movs	r1, #208	; 0xd0
 80009de:	6878      	ldr	r0, [r7, #4]
 80009e0:	f007 fd06 	bl	80083f0 <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 80009e4:	200a      	movs	r0, #10
 80009e6:	f004 fb15 	bl	8005014 <HAL_Delay>

		MPU9250_tx = A_DLPF_CFG;
 80009ea:	4a1c      	ldr	r2, [pc, #112]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009ec:	7c3b      	ldrb	r3, [r7, #16]
 80009ee:	7013      	strb	r3, [r2, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_ACCEL_CONFIG2, 1, &MPU9250_tx, 1, 100);
 80009f0:	2364      	movs	r3, #100	; 0x64
 80009f2:	9302      	str	r3, [sp, #8]
 80009f4:	2301      	movs	r3, #1
 80009f6:	9301      	str	r3, [sp, #4]
 80009f8:	4b18      	ldr	r3, [pc, #96]	; (8000a5c <MPU9250_Init+0x1cc>)
 80009fa:	9300      	str	r3, [sp, #0]
 80009fc:	2301      	movs	r3, #1
 80009fe:	221d      	movs	r2, #29
 8000a00:	21d0      	movs	r1, #208	; 0xd0
 8000a02:	6878      	ldr	r0, [r7, #4]
 8000a04:	f007 fcf4 	bl	80083f0 <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 8000a08:	200a      	movs	r0, #10
 8000a0a:	f004 fb03 	bl	8005014 <HAL_Delay>

		MPU9250_tx = 0x00;
 8000a0e:	4b13      	ldr	r3, [pc, #76]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_PWR_MGMT_1, 1, &MPU9250_tx, 1, 100);
 8000a14:	2364      	movs	r3, #100	; 0x64
 8000a16:	9302      	str	r3, [sp, #8]
 8000a18:	2301      	movs	r3, #1
 8000a1a:	9301      	str	r3, [sp, #4]
 8000a1c:	4b0f      	ldr	r3, [pc, #60]	; (8000a5c <MPU9250_Init+0x1cc>)
 8000a1e:	9300      	str	r3, [sp, #0]
 8000a20:	2301      	movs	r3, #1
 8000a22:	226b      	movs	r2, #107	; 0x6b
 8000a24:	21d0      	movs	r1, #208	; 0xd0
 8000a26:	6878      	ldr	r0, [r7, #4]
 8000a28:	f007 fce2 	bl	80083f0 <HAL_I2C_Mem_Write>
		HAL_Delay(10);
 8000a2c:	200a      	movs	r0, #10
 8000a2e:	f004 faf1 	bl	8005014 <HAL_Delay>

		return 1;
 8000a32:	2301      	movs	r3, #1
 8000a34:	e000      	b.n	8000a38 <MPU9250_Init+0x1a8>
	}
	return 0;
 8000a36:	2300      	movs	r3, #0
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3708      	adds	r7, #8
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	24000000 	.word	0x24000000
 8000a44:	43030000 	.word	0x43030000
 8000a48:	42830000 	.word	0x42830000
 8000a4c:	42033333 	.word	0x42033333
 8000a50:	41833333 	.word	0x41833333
 8000a54:	24000004 	.word	0x24000004
 8000a58:	240002ed 	.word	0x240002ed
 8000a5c:	2400026d 	.word	0x2400026d

08000a60 <MPU9250_Bypass>:

void MPU9250_Bypass(I2C_HandleTypeDef *I2Cx)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b086      	sub	sp, #24
 8000a64:	af04      	add	r7, sp, #16
 8000a66:	6078      	str	r0, [r7, #4]
	MPU9250_tx = 0x00; //Disable Master Mode
 8000a68:	4b13      	ldr	r3, [pc, #76]	; (8000ab8 <MPU9250_Bypass+0x58>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_USER_CTRL, 1, &MPU9250_tx, 1, 100); //Master Disable
 8000a6e:	2364      	movs	r3, #100	; 0x64
 8000a70:	9302      	str	r3, [sp, #8]
 8000a72:	2301      	movs	r3, #1
 8000a74:	9301      	str	r3, [sp, #4]
 8000a76:	4b10      	ldr	r3, [pc, #64]	; (8000ab8 <MPU9250_Bypass+0x58>)
 8000a78:	9300      	str	r3, [sp, #0]
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	226a      	movs	r2, #106	; 0x6a
 8000a7e:	21d0      	movs	r1, #208	; 0xd0
 8000a80:	6878      	ldr	r0, [r7, #4]
 8000a82:	f007 fcb5 	bl	80083f0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000a86:	200a      	movs	r0, #10
 8000a88:	f004 fac4 	bl	8005014 <HAL_Delay>

	MPU9250_tx = 0b00000010; //Enable Bypass Mode
 8000a8c:	4b0a      	ldr	r3, [pc, #40]	; (8000ab8 <MPU9250_Bypass+0x58>)
 8000a8e:	2202      	movs	r2, #2
 8000a90:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_INT_PIN_CFG, 1, &MPU9250_tx, 1, 100); //Bypass Enable
 8000a92:	2364      	movs	r3, #100	; 0x64
 8000a94:	9302      	str	r3, [sp, #8]
 8000a96:	2301      	movs	r3, #1
 8000a98:	9301      	str	r3, [sp, #4]
 8000a9a:	4b07      	ldr	r3, [pc, #28]	; (8000ab8 <MPU9250_Bypass+0x58>)
 8000a9c:	9300      	str	r3, [sp, #0]
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	2237      	movs	r2, #55	; 0x37
 8000aa2:	21d0      	movs	r1, #208	; 0xd0
 8000aa4:	6878      	ldr	r0, [r7, #4]
 8000aa6:	f007 fca3 	bl	80083f0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000aaa:	200a      	movs	r0, #10
 8000aac:	f004 fab2 	bl	8005014 <HAL_Delay>
}
 8000ab0:	bf00      	nop
 8000ab2:	3708      	adds	r7, #8
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	2400026d 	.word	0x2400026d

08000abc <MPU9250_Master>:

void MPU9250_Master(I2C_HandleTypeDef *I2Cx)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af04      	add	r7, sp, #16
 8000ac2:	6078      	str	r0, [r7, #4]
	MPU9250_tx = 0x00; //Disable Bypass Mode
 8000ac4:	4b25      	ldr	r3, [pc, #148]	; (8000b5c <MPU9250_Master+0xa0>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_INT_PIN_CFG, 1, &MPU9250_tx, 1, 100); //Disable Bypass
 8000aca:	2364      	movs	r3, #100	; 0x64
 8000acc:	9302      	str	r3, [sp, #8]
 8000ace:	2301      	movs	r3, #1
 8000ad0:	9301      	str	r3, [sp, #4]
 8000ad2:	4b22      	ldr	r3, [pc, #136]	; (8000b5c <MPU9250_Master+0xa0>)
 8000ad4:	9300      	str	r3, [sp, #0]
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	2237      	movs	r2, #55	; 0x37
 8000ada:	21d0      	movs	r1, #208	; 0xd0
 8000adc:	6878      	ldr	r0, [r7, #4]
 8000ade:	f007 fc87 	bl	80083f0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000ae2:	200a      	movs	r0, #10
 8000ae4:	f004 fa96 	bl	8005014 <HAL_Delay>

	MPU9250_tx = 0b00100000; //Enable Master Mode
 8000ae8:	4b1c      	ldr	r3, [pc, #112]	; (8000b5c <MPU9250_Master+0xa0>)
 8000aea:	2220      	movs	r2, #32
 8000aec:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_USER_CTRL, 1, &MPU9250_tx, 1, 100); //Master Enable
 8000aee:	2364      	movs	r3, #100	; 0x64
 8000af0:	9302      	str	r3, [sp, #8]
 8000af2:	2301      	movs	r3, #1
 8000af4:	9301      	str	r3, [sp, #4]
 8000af6:	4b19      	ldr	r3, [pc, #100]	; (8000b5c <MPU9250_Master+0xa0>)
 8000af8:	9300      	str	r3, [sp, #0]
 8000afa:	2301      	movs	r3, #1
 8000afc:	226a      	movs	r2, #106	; 0x6a
 8000afe:	21d0      	movs	r1, #208	; 0xd0
 8000b00:	6878      	ldr	r0, [r7, #4]
 8000b02:	f007 fc75 	bl	80083f0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b06:	200a      	movs	r0, #10
 8000b08:	f004 fa84 	bl	8005014 <HAL_Delay>

	MPU9250_tx = 0b00001101; //Set I2C Clock to 400kHz
 8000b0c:	4b13      	ldr	r3, [pc, #76]	; (8000b5c <MPU9250_Master+0xa0>)
 8000b0e:	220d      	movs	r2, #13
 8000b10:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_I2C_MST_CTRL, 1, &MPU9250_tx, 1, 100); //Master Clock to 400kHz
 8000b12:	2364      	movs	r3, #100	; 0x64
 8000b14:	9302      	str	r3, [sp, #8]
 8000b16:	2301      	movs	r3, #1
 8000b18:	9301      	str	r3, [sp, #4]
 8000b1a:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <MPU9250_Master+0xa0>)
 8000b1c:	9300      	str	r3, [sp, #0]
 8000b1e:	2301      	movs	r3, #1
 8000b20:	2224      	movs	r2, #36	; 0x24
 8000b22:	21d0      	movs	r1, #208	; 0xd0
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f007 fc63 	bl	80083f0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b2a:	200a      	movs	r0, #10
 8000b2c:	f004 fa72 	bl	8005014 <HAL_Delay>

	MPU9250_tx = 0x00;
 8000b30:	4b0a      	ldr	r3, [pc, #40]	; (8000b5c <MPU9250_Master+0xa0>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_PWR_MGMT_1, 1, &MPU9250_tx, 1, 100);
 8000b36:	2364      	movs	r3, #100	; 0x64
 8000b38:	9302      	str	r3, [sp, #8]
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	9301      	str	r3, [sp, #4]
 8000b3e:	4b07      	ldr	r3, [pc, #28]	; (8000b5c <MPU9250_Master+0xa0>)
 8000b40:	9300      	str	r3, [sp, #0]
 8000b42:	2301      	movs	r3, #1
 8000b44:	226b      	movs	r2, #107	; 0x6b
 8000b46:	21d0      	movs	r1, #208	; 0xd0
 8000b48:	6878      	ldr	r0, [r7, #4]
 8000b4a:	f007 fc51 	bl	80083f0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b4e:	200a      	movs	r0, #10
 8000b50:	f004 fa60 	bl	8005014 <HAL_Delay>
}
 8000b54:	bf00      	nop
 8000b56:	3708      	adds	r7, #8
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	2400026d 	.word	0x2400026d

08000b60 <MPU9250_AK8963_Setup>:

uint8_t MPU9250_AK8963_Setup(I2C_HandleTypeDef *I2Cx, MPU9250_t *DataStruct)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b086      	sub	sp, #24
 8000b64:	af04      	add	r7, sp, #16
 8000b66:	6078      	str	r0, [r7, #4]
 8000b68:	6039      	str	r1, [r7, #0]
	MPU9250_tx = AK8963_CNTL1_Continous2; //Continuous Mode 2 (100Hz) + 16Bit Output
 8000b6a:	4b25      	ldr	r3, [pc, #148]	; (8000c00 <MPU9250_AK8963_Setup+0xa0>)
 8000b6c:	2216      	movs	r2, #22
 8000b6e:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, AK8963_ADDR, AK8963_CNTL1, 1, &MPU9250_tx, 1, 100);
 8000b70:	2364      	movs	r3, #100	; 0x64
 8000b72:	9302      	str	r3, [sp, #8]
 8000b74:	2301      	movs	r3, #1
 8000b76:	9301      	str	r3, [sp, #4]
 8000b78:	4b21      	ldr	r3, [pc, #132]	; (8000c00 <MPU9250_AK8963_Setup+0xa0>)
 8000b7a:	9300      	str	r3, [sp, #0]
 8000b7c:	2301      	movs	r3, #1
 8000b7e:	220a      	movs	r2, #10
 8000b80:	2118      	movs	r1, #24
 8000b82:	6878      	ldr	r0, [r7, #4]
 8000b84:	f007 fc34 	bl	80083f0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000b88:	200a      	movs	r0, #10
 8000b8a:	f004 fa43 	bl	8005014 <HAL_Delay>

	HAL_I2C_Mem_Read(I2Cx, AK8963_ADDR, AK8963_MPU9250_ASAX, 1, &MPU9250_rx_buf[0], 3, 100);
 8000b8e:	2364      	movs	r3, #100	; 0x64
 8000b90:	9302      	str	r3, [sp, #8]
 8000b92:	2303      	movs	r3, #3
 8000b94:	9301      	str	r3, [sp, #4]
 8000b96:	4b1b      	ldr	r3, [pc, #108]	; (8000c04 <MPU9250_AK8963_Setup+0xa4>)
 8000b98:	9300      	str	r3, [sp, #0]
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	2210      	movs	r2, #16
 8000b9e:	2118      	movs	r1, #24
 8000ba0:	6878      	ldr	r0, [r7, #4]
 8000ba2:	f007 fd39 	bl	8008618 <HAL_I2C_Mem_Read>
	HAL_Delay(10);
 8000ba6:	200a      	movs	r0, #10
 8000ba8:	f004 fa34 	bl	8005014 <HAL_Delay>

	DataStruct->ASAX = MPU9250_rx_buf[0];
 8000bac:	4b15      	ldr	r3, [pc, #84]	; (8000c04 <MPU9250_AK8963_Setup+0xa4>)
 8000bae:	781a      	ldrb	r2, [r3, #0]
 8000bb0:	683b      	ldr	r3, [r7, #0]
 8000bb2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	DataStruct->ASAY = MPU9250_rx_buf[1];
 8000bb6:	4b13      	ldr	r3, [pc, #76]	; (8000c04 <MPU9250_AK8963_Setup+0xa4>)
 8000bb8:	785a      	ldrb	r2, [r3, #1]
 8000bba:	683b      	ldr	r3, [r7, #0]
 8000bbc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	DataStruct->ASAZ = MPU9250_rx_buf[2];
 8000bc0:	4b10      	ldr	r3, [pc, #64]	; (8000c04 <MPU9250_AK8963_Setup+0xa4>)
 8000bc2:	789a      	ldrb	r2, [r3, #2]
 8000bc4:	683b      	ldr	r3, [r7, #0]
 8000bc6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

	HAL_I2C_Mem_Read(I2Cx, AK8963_ADDR, AK8963_WIA, 1, &AK8963_WAI, 3, 100);
 8000bca:	2364      	movs	r3, #100	; 0x64
 8000bcc:	9302      	str	r3, [sp, #8]
 8000bce:	2303      	movs	r3, #3
 8000bd0:	9301      	str	r3, [sp, #4]
 8000bd2:	4b0d      	ldr	r3, [pc, #52]	; (8000c08 <MPU9250_AK8963_Setup+0xa8>)
 8000bd4:	9300      	str	r3, [sp, #0]
 8000bd6:	2301      	movs	r3, #1
 8000bd8:	2200      	movs	r2, #0
 8000bda:	2118      	movs	r1, #24
 8000bdc:	6878      	ldr	r0, [r7, #4]
 8000bde:	f007 fd1b 	bl	8008618 <HAL_I2C_Mem_Read>
	HAL_Delay(10);
 8000be2:	200a      	movs	r0, #10
 8000be4:	f004 fa16 	bl	8005014 <HAL_Delay>

	if(AK8963_WAI == 0b01001000) return 1;
 8000be8:	4b07      	ldr	r3, [pc, #28]	; (8000c08 <MPU9250_AK8963_Setup+0xa8>)
 8000bea:	781b      	ldrb	r3, [r3, #0]
 8000bec:	2b48      	cmp	r3, #72	; 0x48
 8000bee:	d101      	bne.n	8000bf4 <MPU9250_AK8963_Setup+0x94>
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	e000      	b.n	8000bf6 <MPU9250_AK8963_Setup+0x96>
	return 0;
 8000bf4:	2300      	movs	r3, #0
}
 8000bf6:	4618      	mov	r0, r3
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	2400026d 	.word	0x2400026d
 8000c04:	240002f0 	.word	0x240002f0
 8000c08:	240002ec 	.word	0x240002ec

08000c0c <MPU9250_Slave0_Enable>:

void MPU9250_Slave0_Enable(I2C_HandleTypeDef *I2Cx)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b086      	sub	sp, #24
 8000c10:	af04      	add	r7, sp, #16
 8000c12:	6078      	str	r0, [r7, #4]
	MPU9250_tx = (AK8963_ADDR >> 1) | 0x80; //Access Slave into read mode
 8000c14:	4b1c      	ldr	r3, [pc, #112]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c16:	228c      	movs	r2, #140	; 0x8c
 8000c18:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_I2C_SLV0_ADDR, 1, &MPU9250_tx, 1, 100);
 8000c1a:	2364      	movs	r3, #100	; 0x64
 8000c1c:	9302      	str	r3, [sp, #8]
 8000c1e:	2301      	movs	r3, #1
 8000c20:	9301      	str	r3, [sp, #4]
 8000c22:	4b19      	ldr	r3, [pc, #100]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c24:	9300      	str	r3, [sp, #0]
 8000c26:	2301      	movs	r3, #1
 8000c28:	2225      	movs	r2, #37	; 0x25
 8000c2a:	21d0      	movs	r1, #208	; 0xd0
 8000c2c:	6878      	ldr	r0, [r7, #4]
 8000c2e:	f007 fbdf 	bl	80083f0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000c32:	200a      	movs	r0, #10
 8000c34:	f004 f9ee 	bl	8005014 <HAL_Delay>

	MPU9250_tx = AK8963_HXL; //Slave REG for reading to take place
 8000c38:	4b13      	ldr	r3, [pc, #76]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c3a:	2203      	movs	r2, #3
 8000c3c:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_I2C_SLV0_REG, 1, &MPU9250_tx, 1, 100);
 8000c3e:	2364      	movs	r3, #100	; 0x64
 8000c40:	9302      	str	r3, [sp, #8]
 8000c42:	2301      	movs	r3, #1
 8000c44:	9301      	str	r3, [sp, #4]
 8000c46:	4b10      	ldr	r3, [pc, #64]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c48:	9300      	str	r3, [sp, #0]
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	2226      	movs	r2, #38	; 0x26
 8000c4e:	21d0      	movs	r1, #208	; 0xd0
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f007 fbcd 	bl	80083f0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000c56:	200a      	movs	r0, #10
 8000c58:	f004 f9dc 	bl	8005014 <HAL_Delay>

	MPU9250_tx = 0x80 | 0x07; //Number of data bytes
 8000c5c:	4b0a      	ldr	r3, [pc, #40]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c5e:	2287      	movs	r2, #135	; 0x87
 8000c60:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Mem_Write(I2Cx, MPU6500_ADDR, MPU6500_I2C_SLV0_CTRL, 1, &MPU9250_tx, 1, 100);
 8000c62:	2364      	movs	r3, #100	; 0x64
 8000c64:	9302      	str	r3, [sp, #8]
 8000c66:	2301      	movs	r3, #1
 8000c68:	9301      	str	r3, [sp, #4]
 8000c6a:	4b07      	ldr	r3, [pc, #28]	; (8000c88 <MPU9250_Slave0_Enable+0x7c>)
 8000c6c:	9300      	str	r3, [sp, #0]
 8000c6e:	2301      	movs	r3, #1
 8000c70:	2227      	movs	r2, #39	; 0x27
 8000c72:	21d0      	movs	r1, #208	; 0xd0
 8000c74:	6878      	ldr	r0, [r7, #4]
 8000c76:	f007 fbbb 	bl	80083f0 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8000c7a:	200a      	movs	r0, #10
 8000c7c:	f004 f9ca 	bl	8005014 <HAL_Delay>
}
 8000c80:	bf00      	nop
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	2400026d 	.word	0x2400026d

08000c8c <MPU9250_Read_All>:

void MPU9250_Read_All(I2C_HandleTypeDef *I2Cx)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af02      	add	r7, sp, #8
 8000c92:	6078      	str	r0, [r7, #4]
	HAL_I2C_Mem_Read_DMA(I2Cx, MPU6500_ADDR, MPU6500_ACCEL_XOUT_H, 1, &MPU9250_rx_buf[0], 20);
 8000c94:	2314      	movs	r3, #20
 8000c96:	9301      	str	r3, [sp, #4]
 8000c98:	4b05      	ldr	r3, [pc, #20]	; (8000cb0 <MPU9250_Read_All+0x24>)
 8000c9a:	9300      	str	r3, [sp, #0]
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	223b      	movs	r2, #59	; 0x3b
 8000ca0:	21d0      	movs	r1, #208	; 0xd0
 8000ca2:	6878      	ldr	r0, [r7, #4]
 8000ca4:	f007 fdd2 	bl	800884c <HAL_I2C_Mem_Read_DMA>
}
 8000ca8:	bf00      	nop
 8000caa:	3708      	adds	r7, #8
 8000cac:	46bd      	mov	sp, r7
 8000cae:	bd80      	pop	{r7, pc}
 8000cb0:	240002f0 	.word	0x240002f0
 8000cb4:	00000000 	.word	0x00000000

08000cb8 <MPU9250_Parsing>:

void MPU9250_Parsing(MPU9250_t *DataStruct)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
	DataStruct->Ax_Raw = -(MPU9250_rx_buf[0] << 8 | MPU9250_rx_buf[1]);
 8000cc0:	4bb7      	ldr	r3, [pc, #732]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	021b      	lsls	r3, r3, #8
 8000cc6:	b21a      	sxth	r2, r3
 8000cc8:	4bb5      	ldr	r3, [pc, #724]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000cca:	785b      	ldrb	r3, [r3, #1]
 8000ccc:	b21b      	sxth	r3, r3
 8000cce:	4313      	orrs	r3, r2
 8000cd0:	b21b      	sxth	r3, r3
 8000cd2:	b29b      	uxth	r3, r3
 8000cd4:	425b      	negs	r3, r3
 8000cd6:	b29b      	uxth	r3, r3
 8000cd8:	b21a      	sxth	r2, r3
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	801a      	strh	r2, [r3, #0]
	DataStruct->Ay_Raw = (MPU9250_rx_buf[2] << 8 | MPU9250_rx_buf[3]);
 8000cde:	4bb0      	ldr	r3, [pc, #704]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000ce0:	789b      	ldrb	r3, [r3, #2]
 8000ce2:	021b      	lsls	r3, r3, #8
 8000ce4:	b21a      	sxth	r2, r3
 8000ce6:	4bae      	ldr	r3, [pc, #696]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000ce8:	78db      	ldrb	r3, [r3, #3]
 8000cea:	b21b      	sxth	r3, r3
 8000cec:	4313      	orrs	r3, r2
 8000cee:	b21a      	sxth	r2, r3
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	805a      	strh	r2, [r3, #2]
	DataStruct->Az_Raw = (MPU9250_rx_buf[4] << 8 | MPU9250_rx_buf[5]); // Didn't Save Temp Value
 8000cf4:	4baa      	ldr	r3, [pc, #680]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000cf6:	791b      	ldrb	r3, [r3, #4]
 8000cf8:	021b      	lsls	r3, r3, #8
 8000cfa:	b21a      	sxth	r2, r3
 8000cfc:	4ba8      	ldr	r3, [pc, #672]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000cfe:	795b      	ldrb	r3, [r3, #5]
 8000d00:	b21b      	sxth	r3, r3
 8000d02:	4313      	orrs	r3, r2
 8000d04:	b21a      	sxth	r2, r3
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	809a      	strh	r2, [r3, #4]
	DataStruct->Gx_Raw = (MPU9250_rx_buf[8] << 8 | MPU9250_rx_buf[9]);
 8000d0a:	4ba5      	ldr	r3, [pc, #660]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000d0c:	7a1b      	ldrb	r3, [r3, #8]
 8000d0e:	021b      	lsls	r3, r3, #8
 8000d10:	b21a      	sxth	r2, r3
 8000d12:	4ba3      	ldr	r3, [pc, #652]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000d14:	7a5b      	ldrb	r3, [r3, #9]
 8000d16:	b21b      	sxth	r3, r3
 8000d18:	4313      	orrs	r3, r2
 8000d1a:	b21a      	sxth	r2, r3
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	829a      	strh	r2, [r3, #20]
	DataStruct->Gy_Raw = -(MPU9250_rx_buf[10] << 8 | MPU9250_rx_buf[11]);
 8000d20:	4b9f      	ldr	r3, [pc, #636]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000d22:	7a9b      	ldrb	r3, [r3, #10]
 8000d24:	021b      	lsls	r3, r3, #8
 8000d26:	b21a      	sxth	r2, r3
 8000d28:	4b9d      	ldr	r3, [pc, #628]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000d2a:	7adb      	ldrb	r3, [r3, #11]
 8000d2c:	b21b      	sxth	r3, r3
 8000d2e:	4313      	orrs	r3, r2
 8000d30:	b21b      	sxth	r3, r3
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	425b      	negs	r3, r3
 8000d36:	b29b      	uxth	r3, r3
 8000d38:	b21a      	sxth	r2, r3
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	82da      	strh	r2, [r3, #22]
	DataStruct->Gz_Raw = -(MPU9250_rx_buf[12] << 8 | MPU9250_rx_buf[13]);
 8000d3e:	4b98      	ldr	r3, [pc, #608]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000d40:	7b1b      	ldrb	r3, [r3, #12]
 8000d42:	021b      	lsls	r3, r3, #8
 8000d44:	b21a      	sxth	r2, r3
 8000d46:	4b96      	ldr	r3, [pc, #600]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000d48:	7b5b      	ldrb	r3, [r3, #13]
 8000d4a:	b21b      	sxth	r3, r3
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	b21b      	sxth	r3, r3
 8000d50:	b29b      	uxth	r3, r3
 8000d52:	425b      	negs	r3, r3
 8000d54:	b29b      	uxth	r3, r3
 8000d56:	b21a      	sxth	r2, r3
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	831a      	strh	r2, [r3, #24]
	DataStruct->My_Raw = -(MPU9250_rx_buf[15] << 8 | MPU9250_rx_buf[14]);
 8000d5c:	4b90      	ldr	r3, [pc, #576]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000d5e:	7bdb      	ldrb	r3, [r3, #15]
 8000d60:	021b      	lsls	r3, r3, #8
 8000d62:	b21a      	sxth	r2, r3
 8000d64:	4b8e      	ldr	r3, [pc, #568]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000d66:	7b9b      	ldrb	r3, [r3, #14]
 8000d68:	b21b      	sxth	r3, r3
 8000d6a:	4313      	orrs	r3, r2
 8000d6c:	b21b      	sxth	r3, r3
 8000d6e:	b29b      	uxth	r3, r3
 8000d70:	425b      	negs	r3, r3
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	b21a      	sxth	r2, r3
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	DataStruct->Mx_Raw = (MPU9250_rx_buf[17] << 8 | MPU9250_rx_buf[16]);
 8000d7c:	4b88      	ldr	r3, [pc, #544]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000d7e:	7c5b      	ldrb	r3, [r3, #17]
 8000d80:	021b      	lsls	r3, r3, #8
 8000d82:	b21a      	sxth	r2, r3
 8000d84:	4b86      	ldr	r3, [pc, #536]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000d86:	7c1b      	ldrb	r3, [r3, #16]
 8000d88:	b21b      	sxth	r3, r3
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	b21a      	sxth	r2, r3
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	DataStruct->Mz_Raw = (MPU9250_rx_buf[19] << 8 | MPU9250_rx_buf[18]);
 8000d94:	4b82      	ldr	r3, [pc, #520]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000d96:	7cdb      	ldrb	r3, [r3, #19]
 8000d98:	021b      	lsls	r3, r3, #8
 8000d9a:	b21a      	sxth	r2, r3
 8000d9c:	4b80      	ldr	r3, [pc, #512]	; (8000fa0 <MPU9250_Parsing+0x2e8>)
 8000d9e:	7c9b      	ldrb	r3, [r3, #18]
 8000da0:	b21b      	sxth	r3, r3
 8000da2:	4313      	orrs	r3, r2
 8000da4:	b21a      	sxth	r2, r3
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

	DataStruct->Ax = DataStruct->Ax_Raw / MPU9250_Acc_LSB;
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000db2:	ee07 3a90 	vmov	s15, r3
 8000db6:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000dba:	4b7a      	ldr	r3, [pc, #488]	; (8000fa4 <MPU9250_Parsing+0x2ec>)
 8000dbc:	ed93 7a00 	vldr	s14, [r3]
 8000dc0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	edc3 7a02 	vstr	s15, [r3, #8]
	DataStruct->Ay = DataStruct->Ay_Raw / MPU9250_Acc_LSB;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000dd0:	ee07 3a90 	vmov	s15, r3
 8000dd4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000dd8:	4b72      	ldr	r3, [pc, #456]	; (8000fa4 <MPU9250_Parsing+0x2ec>)
 8000dda:	ed93 7a00 	vldr	s14, [r3]
 8000dde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	edc3 7a03 	vstr	s15, [r3, #12]
	DataStruct->Az = ((DataStruct->Az_Raw / MPU9250_Acc_LSB)-0.15) / 1.08;
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000dee:	ee07 3a90 	vmov	s15, r3
 8000df2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000df6:	4b6b      	ldr	r3, [pc, #428]	; (8000fa4 <MPU9250_Parsing+0x2ec>)
 8000df8:	ed93 7a00 	vldr	s14, [r3]
 8000dfc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e00:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000e04:	ed9f 6b62 	vldr	d6, [pc, #392]	; 8000f90 <MPU9250_Parsing+0x2d8>
 8000e08:	ee37 6b46 	vsub.f64	d6, d7, d6
 8000e0c:	ed9f 5b62 	vldr	d5, [pc, #392]	; 8000f98 <MPU9250_Parsing+0x2e0>
 8000e10:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000e14:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	edc3 7a04 	vstr	s15, [r3, #16]
	DataStruct->Gx = DataStruct->Gx_Raw / MPU9250_Gyro_LSB;
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8000e24:	ee07 3a90 	vmov	s15, r3
 8000e28:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e2c:	4b5e      	ldr	r3, [pc, #376]	; (8000fa8 <MPU9250_Parsing+0x2f0>)
 8000e2e:	ed93 7a00 	vldr	s14, [r3]
 8000e32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	edc3 7a07 	vstr	s15, [r3, #28]
	DataStruct->Gy = DataStruct->Gy_Raw / MPU9250_Gyro_LSB;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8000e42:	ee07 3a90 	vmov	s15, r3
 8000e46:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e4a:	4b57      	ldr	r3, [pc, #348]	; (8000fa8 <MPU9250_Parsing+0x2f0>)
 8000e4c:	ed93 7a00 	vldr	s14, [r3]
 8000e50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	edc3 7a08 	vstr	s15, [r3, #32]
	DataStruct->Gz = DataStruct->Gz_Raw / MPU9250_Gyro_LSB;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8000e60:	ee07 3a90 	vmov	s15, r3
 8000e64:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000e68:	4b4f      	ldr	r3, [pc, #316]	; (8000fa8 <MPU9250_Parsing+0x2f0>)
 8000e6a:	ed93 7a00 	vldr	s14, [r3]
 8000e6e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	DataStruct->Mx = (DataStruct->Mx_Raw * ((DataStruct->ASAX - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8000e7e:	461a      	mov	r2, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8000e86:	3b80      	subs	r3, #128	; 0x80
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	da00      	bge.n	8000e8e <MPU9250_Parsing+0x1d6>
 8000e8c:	33ff      	adds	r3, #255	; 0xff
 8000e8e:	121b      	asrs	r3, r3, #8
 8000e90:	3301      	adds	r3, #1
 8000e92:	fb03 f302 	mul.w	r3, r3, r2
 8000e96:	ee07 3a90 	vmov	s15, r3
 8000e9a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e9e:	4b43      	ldr	r3, [pc, #268]	; (8000fac <MPU9250_Parsing+0x2f4>)
 8000ea0:	edd3 7a00 	vldr	s15, [r3]
 8000ea4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	DataStruct->My = (DataStruct->My_Raw * ((DataStruct->ASAY - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 8000eb4:	461a      	mov	r2, r3
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8000ebc:	3b80      	subs	r3, #128	; 0x80
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	da00      	bge.n	8000ec4 <MPU9250_Parsing+0x20c>
 8000ec2:	33ff      	adds	r3, #255	; 0xff
 8000ec4:	121b      	asrs	r3, r3, #8
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	fb03 f302 	mul.w	r3, r3, r2
 8000ecc:	ee07 3a90 	vmov	s15, r3
 8000ed0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ed4:	4b35      	ldr	r3, [pc, #212]	; (8000fac <MPU9250_Parsing+0x2f4>)
 8000ed6:	edd3 7a00 	vldr	s15, [r3]
 8000eda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	DataStruct->Mz = (DataStruct->Mz_Raw * ((DataStruct->ASAZ - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 8000eea:	461a      	mov	r2, r3
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8000ef2:	3b80      	subs	r3, #128	; 0x80
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	da00      	bge.n	8000efa <MPU9250_Parsing+0x242>
 8000ef8:	33ff      	adds	r3, #255	; 0xff
 8000efa:	121b      	asrs	r3, r3, #8
 8000efc:	3301      	adds	r3, #1
 8000efe:	fb03 f302 	mul.w	r3, r3, r2
 8000f02:	ee07 3a90 	vmov	s15, r3
 8000f06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f0a:	4b28      	ldr	r3, [pc, #160]	; (8000fac <MPU9250_Parsing+0x2f4>)
 8000f0c:	edd3 7a00 	vldr	s15, [r3]
 8000f10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78

	DataStruct->Gx -= DataStruct->Gx_Offset;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	ed93 7a07 	vldr	s14, [r3, #28]
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8000f26:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	edc3 7a07 	vstr	s15, [r3, #28]
	DataStruct->Gy -= DataStruct->Gy_Offset;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	ed93 7a08 	vldr	s14, [r3, #32]
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8000f3c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	edc3 7a08 	vstr	s15, [r3, #32]
	DataStruct->Gz -= DataStruct->Gz_Offset;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8000f52:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	DataStruct->Mx -= DataStruct->Mx_Offset;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8000f68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	DataStruct->My -= DataStruct->My_Offset;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8000f7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	DataStruct->Mz -= DataStruct->Mz_Offset;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8000f8e:	e011      	b.n	8000fb4 <MPU9250_Parsing+0x2fc>
 8000f90:	33333333 	.word	0x33333333
 8000f94:	3fc33333 	.word	0x3fc33333
 8000f98:	147ae148 	.word	0x147ae148
 8000f9c:	3ff147ae 	.word	0x3ff147ae
 8000fa0:	240002f0 	.word	0x240002f0
 8000fa4:	24000004 	.word	0x24000004
 8000fa8:	24000000 	.word	0x24000000
 8000fac:	24000008 	.word	0x24000008
 8000fb0:	3c8efa35 	.word	0x3c8efa35
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8000fba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78

	DataStruct->Gx_Rad = DataStruct->Gx * D2R;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	edd3 7a07 	vldr	s15, [r3, #28]
 8000fca:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8000fb0 <MPU9250_Parsing+0x2f8>
 8000fce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	DataStruct->Gy_Rad = DataStruct->Gy * D2R;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	edd3 7a08 	vldr	s15, [r3, #32]
 8000fde:	ed1f 7a0c 	vldr	s14, [pc, #-48]	; 8000fb0 <MPU9250_Parsing+0x2f8>
 8000fe2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	DataStruct->Gz_Rad = DataStruct->Gz * D2R;
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8000ff2:	ed1f 7a11 	vldr	s14, [pc, #-68]	; 8000fb0 <MPU9250_Parsing+0x2f8>
 8000ff6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
}
 8001000:	bf00      	nop
 8001002:	370c      	adds	r7, #12
 8001004:	46bd      	mov	sp, r7
 8001006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100a:	4770      	bx	lr
 800100c:	0000      	movs	r0, r0
	...

08001010 <MPU9250_Parsing_NoOffset>:

void MPU9250_Parsing_NoOffset(MPU9250_t *DataStruct)
{
 8001010:	b480      	push	{r7}
 8001012:	b083      	sub	sp, #12
 8001014:	af00      	add	r7, sp, #0
 8001016:	6078      	str	r0, [r7, #4]
	DataStruct->Ax_Raw = -(MPU9250_rx_buf[0] << 8 | MPU9250_rx_buf[1]);
 8001018:	4bad      	ldr	r3, [pc, #692]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	021b      	lsls	r3, r3, #8
 800101e:	b21a      	sxth	r2, r3
 8001020:	4bab      	ldr	r3, [pc, #684]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 8001022:	785b      	ldrb	r3, [r3, #1]
 8001024:	b21b      	sxth	r3, r3
 8001026:	4313      	orrs	r3, r2
 8001028:	b21b      	sxth	r3, r3
 800102a:	b29b      	uxth	r3, r3
 800102c:	425b      	negs	r3, r3
 800102e:	b29b      	uxth	r3, r3
 8001030:	b21a      	sxth	r2, r3
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	801a      	strh	r2, [r3, #0]
	DataStruct->Ay_Raw = (MPU9250_rx_buf[2] << 8 | MPU9250_rx_buf[3]);
 8001036:	4ba6      	ldr	r3, [pc, #664]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 8001038:	789b      	ldrb	r3, [r3, #2]
 800103a:	021b      	lsls	r3, r3, #8
 800103c:	b21a      	sxth	r2, r3
 800103e:	4ba4      	ldr	r3, [pc, #656]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 8001040:	78db      	ldrb	r3, [r3, #3]
 8001042:	b21b      	sxth	r3, r3
 8001044:	4313      	orrs	r3, r2
 8001046:	b21a      	sxth	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	805a      	strh	r2, [r3, #2]
	DataStruct->Az_Raw = (MPU9250_rx_buf[4] << 8 | MPU9250_rx_buf[5]); // Didn't Save Temp Value
 800104c:	4ba0      	ldr	r3, [pc, #640]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 800104e:	791b      	ldrb	r3, [r3, #4]
 8001050:	021b      	lsls	r3, r3, #8
 8001052:	b21a      	sxth	r2, r3
 8001054:	4b9e      	ldr	r3, [pc, #632]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 8001056:	795b      	ldrb	r3, [r3, #5]
 8001058:	b21b      	sxth	r3, r3
 800105a:	4313      	orrs	r3, r2
 800105c:	b21a      	sxth	r2, r3
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	809a      	strh	r2, [r3, #4]
	DataStruct->Gx_Raw = (MPU9250_rx_buf[8] << 8 | MPU9250_rx_buf[9]);
 8001062:	4b9b      	ldr	r3, [pc, #620]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 8001064:	7a1b      	ldrb	r3, [r3, #8]
 8001066:	021b      	lsls	r3, r3, #8
 8001068:	b21a      	sxth	r2, r3
 800106a:	4b99      	ldr	r3, [pc, #612]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 800106c:	7a5b      	ldrb	r3, [r3, #9]
 800106e:	b21b      	sxth	r3, r3
 8001070:	4313      	orrs	r3, r2
 8001072:	b21a      	sxth	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	829a      	strh	r2, [r3, #20]
	DataStruct->Gy_Raw = -(MPU9250_rx_buf[10] << 8 | MPU9250_rx_buf[11]);
 8001078:	4b95      	ldr	r3, [pc, #596]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 800107a:	7a9b      	ldrb	r3, [r3, #10]
 800107c:	021b      	lsls	r3, r3, #8
 800107e:	b21a      	sxth	r2, r3
 8001080:	4b93      	ldr	r3, [pc, #588]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 8001082:	7adb      	ldrb	r3, [r3, #11]
 8001084:	b21b      	sxth	r3, r3
 8001086:	4313      	orrs	r3, r2
 8001088:	b21b      	sxth	r3, r3
 800108a:	b29b      	uxth	r3, r3
 800108c:	425b      	negs	r3, r3
 800108e:	b29b      	uxth	r3, r3
 8001090:	b21a      	sxth	r2, r3
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	82da      	strh	r2, [r3, #22]
	DataStruct->Gz_Raw = -(MPU9250_rx_buf[12] << 8 | MPU9250_rx_buf[13]);
 8001096:	4b8e      	ldr	r3, [pc, #568]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 8001098:	7b1b      	ldrb	r3, [r3, #12]
 800109a:	021b      	lsls	r3, r3, #8
 800109c:	b21a      	sxth	r2, r3
 800109e:	4b8c      	ldr	r3, [pc, #560]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 80010a0:	7b5b      	ldrb	r3, [r3, #13]
 80010a2:	b21b      	sxth	r3, r3
 80010a4:	4313      	orrs	r3, r2
 80010a6:	b21b      	sxth	r3, r3
 80010a8:	b29b      	uxth	r3, r3
 80010aa:	425b      	negs	r3, r3
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	b21a      	sxth	r2, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	831a      	strh	r2, [r3, #24]
	DataStruct->My_Raw = -(MPU9250_rx_buf[15] << 8 | MPU9250_rx_buf[14]);
 80010b4:	4b86      	ldr	r3, [pc, #536]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 80010b6:	7bdb      	ldrb	r3, [r3, #15]
 80010b8:	021b      	lsls	r3, r3, #8
 80010ba:	b21a      	sxth	r2, r3
 80010bc:	4b84      	ldr	r3, [pc, #528]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 80010be:	7b9b      	ldrb	r3, [r3, #14]
 80010c0:	b21b      	sxth	r3, r3
 80010c2:	4313      	orrs	r3, r2
 80010c4:	b21b      	sxth	r3, r3
 80010c6:	b29b      	uxth	r3, r3
 80010c8:	425b      	negs	r3, r3
 80010ca:	b29b      	uxth	r3, r3
 80010cc:	b21a      	sxth	r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	DataStruct->Mx_Raw = (MPU9250_rx_buf[17] << 8 | MPU9250_rx_buf[16]);
 80010d4:	4b7e      	ldr	r3, [pc, #504]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 80010d6:	7c5b      	ldrb	r3, [r3, #17]
 80010d8:	021b      	lsls	r3, r3, #8
 80010da:	b21a      	sxth	r2, r3
 80010dc:	4b7c      	ldr	r3, [pc, #496]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 80010de:	7c1b      	ldrb	r3, [r3, #16]
 80010e0:	b21b      	sxth	r3, r3
 80010e2:	4313      	orrs	r3, r2
 80010e4:	b21a      	sxth	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	DataStruct->Mz_Raw = (MPU9250_rx_buf[19] << 8 | MPU9250_rx_buf[18]);
 80010ec:	4b78      	ldr	r3, [pc, #480]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 80010ee:	7cdb      	ldrb	r3, [r3, #19]
 80010f0:	021b      	lsls	r3, r3, #8
 80010f2:	b21a      	sxth	r2, r3
 80010f4:	4b76      	ldr	r3, [pc, #472]	; (80012d0 <MPU9250_Parsing_NoOffset+0x2c0>)
 80010f6:	7c9b      	ldrb	r3, [r3, #18]
 80010f8:	b21b      	sxth	r3, r3
 80010fa:	4313      	orrs	r3, r2
 80010fc:	b21a      	sxth	r2, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

	DataStruct->Ax = DataStruct->Ax_Raw / MPU9250_Acc_LSB;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	f9b3 3000 	ldrsh.w	r3, [r3]
 800110a:	ee07 3a90 	vmov	s15, r3
 800110e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001112:	4b70      	ldr	r3, [pc, #448]	; (80012d4 <MPU9250_Parsing_NoOffset+0x2c4>)
 8001114:	ed93 7a00 	vldr	s14, [r3]
 8001118:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	edc3 7a02 	vstr	s15, [r3, #8]
	DataStruct->Ay = DataStruct->Ay_Raw / MPU9250_Acc_LSB;
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001128:	ee07 3a90 	vmov	s15, r3
 800112c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001130:	4b68      	ldr	r3, [pc, #416]	; (80012d4 <MPU9250_Parsing_NoOffset+0x2c4>)
 8001132:	ed93 7a00 	vldr	s14, [r3]
 8001136:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	edc3 7a03 	vstr	s15, [r3, #12]
	DataStruct->Az = ((DataStruct->Az_Raw / MPU9250_Acc_LSB)-0.15) / 1.08;
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001146:	ee07 3a90 	vmov	s15, r3
 800114a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800114e:	4b61      	ldr	r3, [pc, #388]	; (80012d4 <MPU9250_Parsing_NoOffset+0x2c4>)
 8001150:	ed93 7a00 	vldr	s14, [r3]
 8001154:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001158:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800115c:	ed9f 6b58 	vldr	d6, [pc, #352]	; 80012c0 <MPU9250_Parsing_NoOffset+0x2b0>
 8001160:	ee37 6b46 	vsub.f64	d6, d7, d6
 8001164:	ed9f 5b58 	vldr	d5, [pc, #352]	; 80012c8 <MPU9250_Parsing_NoOffset+0x2b8>
 8001168:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800116c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	edc3 7a04 	vstr	s15, [r3, #16]
	DataStruct->Gx = DataStruct->Gx_Raw / MPU9250_Gyro_LSB;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 800117c:	ee07 3a90 	vmov	s15, r3
 8001180:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001184:	4b54      	ldr	r3, [pc, #336]	; (80012d8 <MPU9250_Parsing_NoOffset+0x2c8>)
 8001186:	ed93 7a00 	vldr	s14, [r3]
 800118a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	edc3 7a07 	vstr	s15, [r3, #28]
	DataStruct->Gy = DataStruct->Gy_Raw / MPU9250_Gyro_LSB;
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 800119a:	ee07 3a90 	vmov	s15, r3
 800119e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011a2:	4b4d      	ldr	r3, [pc, #308]	; (80012d8 <MPU9250_Parsing_NoOffset+0x2c8>)
 80011a4:	ed93 7a00 	vldr	s14, [r3]
 80011a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	edc3 7a08 	vstr	s15, [r3, #32]
	DataStruct->Gz = DataStruct->Gz_Raw / MPU9250_Gyro_LSB;
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 80011b8:	ee07 3a90 	vmov	s15, r3
 80011bc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80011c0:	4b45      	ldr	r3, [pc, #276]	; (80012d8 <MPU9250_Parsing_NoOffset+0x2c8>)
 80011c2:	ed93 7a00 	vldr	s14, [r3]
 80011c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
	DataStruct->Mx = (DataStruct->Mx_Raw * ((DataStruct->ASAX - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 80011d6:	461a      	mov	r2, r3
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 80011de:	3b80      	subs	r3, #128	; 0x80
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	da00      	bge.n	80011e6 <MPU9250_Parsing_NoOffset+0x1d6>
 80011e4:	33ff      	adds	r3, #255	; 0xff
 80011e6:	121b      	asrs	r3, r3, #8
 80011e8:	3301      	adds	r3, #1
 80011ea:	fb03 f302 	mul.w	r3, r3, r2
 80011ee:	ee07 3a90 	vmov	s15, r3
 80011f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011f6:	4b39      	ldr	r3, [pc, #228]	; (80012dc <MPU9250_Parsing_NoOffset+0x2cc>)
 80011f8:	edd3 7a00 	vldr	s15, [r3]
 80011fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
	DataStruct->My = (DataStruct->My_Raw * ((DataStruct->ASAY - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	f9b3 3042 	ldrsh.w	r3, [r3, #66]	; 0x42
 800120c:	461a      	mov	r2, r3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8001214:	3b80      	subs	r3, #128	; 0x80
 8001216:	2b00      	cmp	r3, #0
 8001218:	da00      	bge.n	800121c <MPU9250_Parsing_NoOffset+0x20c>
 800121a:	33ff      	adds	r3, #255	; 0xff
 800121c:	121b      	asrs	r3, r3, #8
 800121e:	3301      	adds	r3, #1
 8001220:	fb03 f302 	mul.w	r3, r3, r2
 8001224:	ee07 3a90 	vmov	s15, r3
 8001228:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800122c:	4b2b      	ldr	r3, [pc, #172]	; (80012dc <MPU9250_Parsing_NoOffset+0x2cc>)
 800122e:	edd3 7a00 	vldr	s15, [r3]
 8001232:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
	DataStruct->Mz = (DataStruct->Mz_Raw * ((DataStruct->ASAZ - 128) / 256 + 1)) * MPU9250_Mag_LSB;
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f9b3 3044 	ldrsh.w	r3, [r3, #68]	; 0x44
 8001242:	461a      	mov	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 800124a:	3b80      	subs	r3, #128	; 0x80
 800124c:	2b00      	cmp	r3, #0
 800124e:	da00      	bge.n	8001252 <MPU9250_Parsing_NoOffset+0x242>
 8001250:	33ff      	adds	r3, #255	; 0xff
 8001252:	121b      	asrs	r3, r3, #8
 8001254:	3301      	adds	r3, #1
 8001256:	fb03 f302 	mul.w	r3, r3, r2
 800125a:	ee07 3a90 	vmov	s15, r3
 800125e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001262:	4b1e      	ldr	r3, [pc, #120]	; (80012dc <MPU9250_Parsing_NoOffset+0x2cc>)
 8001264:	edd3 7a00 	vldr	s15, [r3]
 8001268:	ee67 7a27 	vmul.f32	s15, s14, s15
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78

	DataStruct->Gx_Rad = DataStruct->Gx * D2R;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	edd3 7a07 	vldr	s15, [r3, #28]
 8001278:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80012e0 <MPU9250_Parsing_NoOffset+0x2d0>
 800127c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
	DataStruct->Gy_Rad = DataStruct->Gy * D2R;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	edd3 7a08 	vldr	s15, [r3, #32]
 800128c:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80012e0 <MPU9250_Parsing_NoOffset+0x2d0>
 8001290:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
	DataStruct->Gz_Rad = DataStruct->Gz * D2R;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80012a0:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80012e0 <MPU9250_Parsing_NoOffset+0x2d0>
 80012a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
}
 80012ae:	bf00      	nop
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr
 80012ba:	bf00      	nop
 80012bc:	f3af 8000 	nop.w
 80012c0:	33333333 	.word	0x33333333
 80012c4:	3fc33333 	.word	0x3fc33333
 80012c8:	147ae148 	.word	0x147ae148
 80012cc:	3ff147ae 	.word	0x3ff147ae
 80012d0:	240002f0 	.word	0x240002f0
 80012d4:	24000004 	.word	0x24000004
 80012d8:	24000000 	.word	0x24000000
 80012dc:	24000008 	.word	0x24000008
 80012e0:	3c8efa35 	.word	0x3c8efa35

080012e4 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b0ae      	sub	sp, #184	; 0xb8
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 80012ee:	edc7 0a08 	vstr	s1, [r7, #32]
 80012f2:	ed87 1a07 	vstr	s2, [r7, #28]
 80012f6:	edc7 1a06 	vstr	s3, [r7, #24]
 80012fa:	ed87 2a05 	vstr	s4, [r7, #20]
 80012fe:	edc7 2a04 	vstr	s5, [r7, #16]
 8001302:	ed87 3a03 	vstr	s6, [r7, #12]
 8001306:	edc7 3a02 	vstr	s7, [r7, #8]
 800130a:	ed87 4a01 	vstr	s8, [r7, #4]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;
	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 800130e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001312:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131a:	d11d      	bne.n	8001358 <MadgwickAHRSupdate+0x74>
 800131c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001320:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001328:	d116      	bne.n	8001358 <MadgwickAHRSupdate+0x74>
 800132a:	edd7 7a01 	vldr	s15, [r7, #4]
 800132e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001336:	d10f      	bne.n	8001358 <MadgwickAHRSupdate+0x74>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 8001338:	edd7 2a04 	vldr	s5, [r7, #16]
 800133c:	ed97 2a05 	vldr	s4, [r7, #20]
 8001340:	edd7 1a06 	vldr	s3, [r7, #24]
 8001344:	ed97 1a07 	vldr	s2, [r7, #28]
 8001348:	edd7 0a08 	vldr	s1, [r7, #32]
 800134c:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8001350:	f000 ffd6 	bl	8002300 <MadgwickAHRSupdateIMU>
		return;
 8001354:	f000 bfb4 	b.w	80022c0 <MadgwickAHRSupdate+0xfdc>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8001358:	4be6      	ldr	r3, [pc, #920]	; (80016f4 <MadgwickAHRSupdate+0x410>)
 800135a:	edd3 7a00 	vldr	s15, [r3]
 800135e:	eeb1 7a67 	vneg.f32	s14, s15
 8001362:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001366:	ee27 7a27 	vmul.f32	s14, s14, s15
 800136a:	4be3      	ldr	r3, [pc, #908]	; (80016f8 <MadgwickAHRSupdate+0x414>)
 800136c:	edd3 6a00 	vldr	s13, [r3]
 8001370:	edd7 7a08 	vldr	s15, [r7, #32]
 8001374:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001378:	ee37 7a67 	vsub.f32	s14, s14, s15
 800137c:	4bdf      	ldr	r3, [pc, #892]	; (80016fc <MadgwickAHRSupdate+0x418>)
 800137e:	edd3 6a00 	vldr	s13, [r3]
 8001382:	edd7 7a07 	vldr	s15, [r7, #28]
 8001386:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800138a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800138e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001392:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001396:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800139a:	4bd9      	ldr	r3, [pc, #868]	; (8001700 <MadgwickAHRSupdate+0x41c>)
 800139c:	ed93 7a00 	vldr	s14, [r3]
 80013a0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80013a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013a8:	4bd3      	ldr	r3, [pc, #844]	; (80016f8 <MadgwickAHRSupdate+0x414>)
 80013aa:	edd3 6a00 	vldr	s13, [r3]
 80013ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80013b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013ba:	4bd0      	ldr	r3, [pc, #832]	; (80016fc <MadgwickAHRSupdate+0x418>)
 80013bc:	edd3 6a00 	vldr	s13, [r3]
 80013c0:	edd7 7a08 	vldr	s15, [r7, #32]
 80013c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013cc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80013d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013d4:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80013d8:	4bc9      	ldr	r3, [pc, #804]	; (8001700 <MadgwickAHRSupdate+0x41c>)
 80013da:	ed93 7a00 	vldr	s14, [r3]
 80013de:	edd7 7a08 	vldr	s15, [r7, #32]
 80013e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013e6:	4bc3      	ldr	r3, [pc, #780]	; (80016f4 <MadgwickAHRSupdate+0x410>)
 80013e8:	edd3 6a00 	vldr	s13, [r3]
 80013ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80013f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013f8:	4bc0      	ldr	r3, [pc, #768]	; (80016fc <MadgwickAHRSupdate+0x418>)
 80013fa:	edd3 6a00 	vldr	s13, [r3]
 80013fe:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001402:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001406:	ee77 7a27 	vadd.f32	s15, s14, s15
 800140a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800140e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001412:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8001416:	4bba      	ldr	r3, [pc, #744]	; (8001700 <MadgwickAHRSupdate+0x41c>)
 8001418:	ed93 7a00 	vldr	s14, [r3]
 800141c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001420:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001424:	4bb3      	ldr	r3, [pc, #716]	; (80016f4 <MadgwickAHRSupdate+0x410>)
 8001426:	edd3 6a00 	vldr	s13, [r3]
 800142a:	edd7 7a08 	vldr	s15, [r7, #32]
 800142e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001432:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001436:	4bb0      	ldr	r3, [pc, #704]	; (80016f8 <MadgwickAHRSupdate+0x414>)
 8001438:	edd3 6a00 	vldr	s13, [r3]
 800143c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001440:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001444:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001448:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800144c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001450:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8001454:	edd7 7a06 	vldr	s15, [r7, #24]
 8001458:	eef5 7a40 	vcmp.f32	s15, #0.0
 800145c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001460:	d10e      	bne.n	8001480 <MadgwickAHRSupdate+0x19c>
 8001462:	edd7 7a05 	vldr	s15, [r7, #20]
 8001466:	eef5 7a40 	vcmp.f32	s15, #0.0
 800146a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800146e:	d107      	bne.n	8001480 <MadgwickAHRSupdate+0x19c>
 8001470:	edd7 7a04 	vldr	s15, [r7, #16]
 8001474:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001478:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147c:	f000 85a6 	beq.w	8001fcc <MadgwickAHRSupdate+0xce8>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8001480:	edd7 7a06 	vldr	s15, [r7, #24]
 8001484:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001488:	edd7 7a05 	vldr	s15, [r7, #20]
 800148c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001490:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001494:	edd7 7a04 	vldr	s15, [r7, #16]
 8001498:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800149c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014a0:	eeb0 0a67 	vmov.f32	s0, s15
 80014a4:	f001 fb5a 	bl	8002b5c <invSqrt>
 80014a8:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		ax *= recipNorm;
 80014ac:	ed97 7a06 	vldr	s14, [r7, #24]
 80014b0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80014b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014b8:	edc7 7a06 	vstr	s15, [r7, #24]
		ay *= recipNorm;
 80014bc:	ed97 7a05 	vldr	s14, [r7, #20]
 80014c0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80014c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014c8:	edc7 7a05 	vstr	s15, [r7, #20]
		az *= recipNorm;   
 80014cc:	ed97 7a04 	vldr	s14, [r7, #16]
 80014d0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80014d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d8:	edc7 7a04 	vstr	s15, [r7, #16]

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 80014dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80014e0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80014e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80014e8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80014ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80014f4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80014f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001500:	f001 fb2c 	bl	8002b5c <invSqrt>
 8001504:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		mx *= recipNorm;
 8001508:	ed97 7a03 	vldr	s14, [r7, #12]
 800150c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001510:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001514:	edc7 7a03 	vstr	s15, [r7, #12]
		my *= recipNorm;
 8001518:	ed97 7a02 	vldr	s14, [r7, #8]
 800151c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001520:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001524:	edc7 7a02 	vstr	s15, [r7, #8]
		mz *= recipNorm;
 8001528:	ed97 7a01 	vldr	s14, [r7, #4]
 800152c:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001530:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001534:	edc7 7a01 	vstr	s15, [r7, #4]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 8001538:	4b71      	ldr	r3, [pc, #452]	; (8001700 <MadgwickAHRSupdate+0x41c>)
 800153a:	edd3 7a00 	vldr	s15, [r3]
 800153e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001542:	ed97 7a03 	vldr	s14, [r7, #12]
 8001546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800154a:	edc7 7a28 	vstr	s15, [r7, #160]	; 0xa0
		_2q0my = 2.0f * q0 * my;
 800154e:	4b6c      	ldr	r3, [pc, #432]	; (8001700 <MadgwickAHRSupdate+0x41c>)
 8001550:	edd3 7a00 	vldr	s15, [r3]
 8001554:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001558:	ed97 7a02 	vldr	s14, [r7, #8]
 800155c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001560:	edc7 7a27 	vstr	s15, [r7, #156]	; 0x9c
		_2q0mz = 2.0f * q0 * mz;
 8001564:	4b66      	ldr	r3, [pc, #408]	; (8001700 <MadgwickAHRSupdate+0x41c>)
 8001566:	edd3 7a00 	vldr	s15, [r3]
 800156a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800156e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001572:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001576:	edc7 7a26 	vstr	s15, [r7, #152]	; 0x98
		_2q1mx = 2.0f * q1 * mx;
 800157a:	4b5e      	ldr	r3, [pc, #376]	; (80016f4 <MadgwickAHRSupdate+0x410>)
 800157c:	edd3 7a00 	vldr	s15, [r3]
 8001580:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001584:	ed97 7a03 	vldr	s14, [r7, #12]
 8001588:	ee67 7a27 	vmul.f32	s15, s14, s15
 800158c:	edc7 7a25 	vstr	s15, [r7, #148]	; 0x94
		_2q0 = 2.0f * q0;
 8001590:	4b5b      	ldr	r3, [pc, #364]	; (8001700 <MadgwickAHRSupdate+0x41c>)
 8001592:	edd3 7a00 	vldr	s15, [r3]
 8001596:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800159a:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
		_2q1 = 2.0f * q1;
 800159e:	4b55      	ldr	r3, [pc, #340]	; (80016f4 <MadgwickAHRSupdate+0x410>)
 80015a0:	edd3 7a00 	vldr	s15, [r3]
 80015a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80015a8:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
		_2q2 = 2.0f * q2;
 80015ac:	4b52      	ldr	r3, [pc, #328]	; (80016f8 <MadgwickAHRSupdate+0x414>)
 80015ae:	edd3 7a00 	vldr	s15, [r3]
 80015b2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80015b6:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
		_2q3 = 2.0f * q3;
 80015ba:	4b50      	ldr	r3, [pc, #320]	; (80016fc <MadgwickAHRSupdate+0x418>)
 80015bc:	edd3 7a00 	vldr	s15, [r3]
 80015c0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80015c4:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		_2q0q2 = 2.0f * q0 * q2;
 80015c8:	4b4d      	ldr	r3, [pc, #308]	; (8001700 <MadgwickAHRSupdate+0x41c>)
 80015ca:	edd3 7a00 	vldr	s15, [r3]
 80015ce:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80015d2:	4b49      	ldr	r3, [pc, #292]	; (80016f8 <MadgwickAHRSupdate+0x414>)
 80015d4:	edd3 7a00 	vldr	s15, [r3]
 80015d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015dc:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
		_2q2q3 = 2.0f * q2 * q3;
 80015e0:	4b45      	ldr	r3, [pc, #276]	; (80016f8 <MadgwickAHRSupdate+0x414>)
 80015e2:	edd3 7a00 	vldr	s15, [r3]
 80015e6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80015ea:	4b44      	ldr	r3, [pc, #272]	; (80016fc <MadgwickAHRSupdate+0x418>)
 80015ec:	edd3 7a00 	vldr	s15, [r3]
 80015f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015f4:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
		q0q0 = q0 * q0;
 80015f8:	4b41      	ldr	r3, [pc, #260]	; (8001700 <MadgwickAHRSupdate+0x41c>)
 80015fa:	ed93 7a00 	vldr	s14, [r3]
 80015fe:	4b40      	ldr	r3, [pc, #256]	; (8001700 <MadgwickAHRSupdate+0x41c>)
 8001600:	edd3 7a00 	vldr	s15, [r3]
 8001604:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001608:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		q0q1 = q0 * q1;
 800160c:	4b3c      	ldr	r3, [pc, #240]	; (8001700 <MadgwickAHRSupdate+0x41c>)
 800160e:	ed93 7a00 	vldr	s14, [r3]
 8001612:	4b38      	ldr	r3, [pc, #224]	; (80016f4 <MadgwickAHRSupdate+0x410>)
 8001614:	edd3 7a00 	vldr	s15, [r3]
 8001618:	ee67 7a27 	vmul.f32	s15, s14, s15
 800161c:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		q0q2 = q0 * q2;
 8001620:	4b37      	ldr	r3, [pc, #220]	; (8001700 <MadgwickAHRSupdate+0x41c>)
 8001622:	ed93 7a00 	vldr	s14, [r3]
 8001626:	4b34      	ldr	r3, [pc, #208]	; (80016f8 <MadgwickAHRSupdate+0x414>)
 8001628:	edd3 7a00 	vldr	s15, [r3]
 800162c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001630:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
		q0q3 = q0 * q3;
 8001634:	4b32      	ldr	r3, [pc, #200]	; (8001700 <MadgwickAHRSupdate+0x41c>)
 8001636:	ed93 7a00 	vldr	s14, [r3]
 800163a:	4b30      	ldr	r3, [pc, #192]	; (80016fc <MadgwickAHRSupdate+0x418>)
 800163c:	edd3 7a00 	vldr	s15, [r3]
 8001640:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001644:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		q1q1 = q1 * q1;
 8001648:	4b2a      	ldr	r3, [pc, #168]	; (80016f4 <MadgwickAHRSupdate+0x410>)
 800164a:	ed93 7a00 	vldr	s14, [r3]
 800164e:	4b29      	ldr	r3, [pc, #164]	; (80016f4 <MadgwickAHRSupdate+0x410>)
 8001650:	edd3 7a00 	vldr	s15, [r3]
 8001654:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001658:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		q1q2 = q1 * q2;
 800165c:	4b25      	ldr	r3, [pc, #148]	; (80016f4 <MadgwickAHRSupdate+0x410>)
 800165e:	ed93 7a00 	vldr	s14, [r3]
 8001662:	4b25      	ldr	r3, [pc, #148]	; (80016f8 <MadgwickAHRSupdate+0x414>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800166c:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
		q1q3 = q1 * q3;
 8001670:	4b20      	ldr	r3, [pc, #128]	; (80016f4 <MadgwickAHRSupdate+0x410>)
 8001672:	ed93 7a00 	vldr	s14, [r3]
 8001676:	4b21      	ldr	r3, [pc, #132]	; (80016fc <MadgwickAHRSupdate+0x418>)
 8001678:	edd3 7a00 	vldr	s15, [r3]
 800167c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001680:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
		q2q2 = q2 * q2;
 8001684:	4b1c      	ldr	r3, [pc, #112]	; (80016f8 <MadgwickAHRSupdate+0x414>)
 8001686:	ed93 7a00 	vldr	s14, [r3]
 800168a:	4b1b      	ldr	r3, [pc, #108]	; (80016f8 <MadgwickAHRSupdate+0x414>)
 800168c:	edd3 7a00 	vldr	s15, [r3]
 8001690:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001694:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
		q2q3 = q2 * q3;
 8001698:	4b17      	ldr	r3, [pc, #92]	; (80016f8 <MadgwickAHRSupdate+0x414>)
 800169a:	ed93 7a00 	vldr	s14, [r3]
 800169e:	4b17      	ldr	r3, [pc, #92]	; (80016fc <MadgwickAHRSupdate+0x418>)
 80016a0:	edd3 7a00 	vldr	s15, [r3]
 80016a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016a8:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
		q3q3 = q3 * q3;
 80016ac:	4b13      	ldr	r3, [pc, #76]	; (80016fc <MadgwickAHRSupdate+0x418>)
 80016ae:	ed93 7a00 	vldr	s14, [r3]
 80016b2:	4b12      	ldr	r3, [pc, #72]	; (80016fc <MadgwickAHRSupdate+0x418>)
 80016b4:	edd3 7a00 	vldr	s15, [r3]
 80016b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016bc:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 80016c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80016c4:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80016c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016cc:	4b0b      	ldr	r3, [pc, #44]	; (80016fc <MadgwickAHRSupdate+0x418>)
 80016ce:	edd3 6a00 	vldr	s13, [r3]
 80016d2:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80016d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016de:	4b06      	ldr	r3, [pc, #24]	; (80016f8 <MadgwickAHRSupdate+0x414>)
 80016e0:	edd3 6a00 	vldr	s13, [r3]
 80016e4:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80016e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016f0:	e008      	b.n	8001704 <MadgwickAHRSupdate+0x420>
 80016f2:	bf00      	nop
 80016f4:	24000214 	.word	0x24000214
 80016f8:	24000218 	.word	0x24000218
 80016fc:	2400021c 	.word	0x2400021c
 8001700:	24000010 	.word	0x24000010
 8001704:	edd7 6a03 	vldr	s13, [r7, #12]
 8001708:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800170c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001710:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001714:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 8001718:	edd7 7a02 	vldr	s15, [r7, #8]
 800171c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001720:	4bf5      	ldr	r3, [pc, #980]	; (8001af8 <MadgwickAHRSupdate+0x814>)
 8001722:	edd3 7a00 	vldr	s15, [r3]
 8001726:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800172a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800172e:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 8001732:	edd7 7a01 	vldr	s15, [r7, #4]
 8001736:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800173a:	4bf0      	ldr	r3, [pc, #960]	; (8001afc <MadgwickAHRSupdate+0x818>)
 800173c:	edd3 7a00 	vldr	s15, [r3]
 8001740:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001744:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001748:	edd7 6a03 	vldr	s13, [r7, #12]
 800174c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001750:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001754:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001758:	edd7 6a03 	vldr	s13, [r7, #12]
 800175c:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001760:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001764:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001768:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 800176c:	4be3      	ldr	r3, [pc, #908]	; (8001afc <MadgwickAHRSupdate+0x818>)
 800176e:	ed93 7a00 	vldr	s14, [r3]
 8001772:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 8001776:	ee27 7a27 	vmul.f32	s14, s14, s15
 800177a:	edd7 6a02 	vldr	s13, [r7, #8]
 800177e:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001782:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001786:	ee37 7a27 	vadd.f32	s14, s14, s15
 800178a:	4bdd      	ldr	r3, [pc, #884]	; (8001b00 <MadgwickAHRSupdate+0x81c>)
 800178c:	edd3 6a00 	vldr	s13, [r3]
 8001790:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8001794:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001798:	ee37 7a67 	vsub.f32	s14, s14, s15
 800179c:	4bd6      	ldr	r3, [pc, #856]	; (8001af8 <MadgwickAHRSupdate+0x814>)
 800179e:	edd3 6a00 	vldr	s13, [r3]
 80017a2:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80017a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017ae:	edd7 6a02 	vldr	s13, [r7, #8]
 80017b2:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80017b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017ba:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017be:	edd7 6a02 	vldr	s13, [r7, #8]
 80017c2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80017c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017ce:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 80017d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80017d6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80017da:	4bc8      	ldr	r3, [pc, #800]	; (8001afc <MadgwickAHRSupdate+0x818>)
 80017dc:	edd3 7a00 	vldr	s15, [r3]
 80017e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80017e8:	edd7 6a02 	vldr	s13, [r7, #8]
 80017ec:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80017f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017f8:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		_2bx = sqrt(hx * hx + hy * hy);
 80017fc:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001800:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001804:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001808:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800180c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001810:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001814:	eeb0 0b47 	vmov.f64	d0, d7
 8001818:	f012 f8f6 	bl	8013a08 <sqrt>
 800181c:	eeb0 7b40 	vmov.f64	d7, d0
 8001820:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8001824:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8001828:	edd7 7a28 	vldr	s15, [r7, #160]	; 0xa0
 800182c:	eeb1 7a67 	vneg.f32	s14, s15
 8001830:	4bb1      	ldr	r3, [pc, #708]	; (8001af8 <MadgwickAHRSupdate+0x814>)
 8001832:	edd3 7a00 	vldr	s15, [r3]
 8001836:	ee27 7a27 	vmul.f32	s14, s14, s15
 800183a:	4bb1      	ldr	r3, [pc, #708]	; (8001b00 <MadgwickAHRSupdate+0x81c>)
 800183c:	edd3 6a00 	vldr	s13, [r3]
 8001840:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8001844:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001848:	ee37 7a27 	vadd.f32	s14, s14, s15
 800184c:	edd7 6a01 	vldr	s13, [r7, #4]
 8001850:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8001854:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001858:	ee37 7a27 	vadd.f32	s14, s14, s15
 800185c:	4ba7      	ldr	r3, [pc, #668]	; (8001afc <MadgwickAHRSupdate+0x818>)
 800185e:	edd3 6a00 	vldr	s13, [r3]
 8001862:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8001866:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800186a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800186e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001872:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001876:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800187a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800187e:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 8001882:	edd7 7a02 	vldr	s15, [r7, #8]
 8001886:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800188a:	4b9c      	ldr	r3, [pc, #624]	; (8001afc <MadgwickAHRSupdate+0x818>)
 800188c:	edd3 7a00 	vldr	s15, [r3]
 8001890:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001894:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001898:	edd7 6a01 	vldr	s13, [r7, #4]
 800189c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80018a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018a8:	edd7 6a01 	vldr	s13, [r7, #4]
 80018ac:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80018b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018b4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018b8:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		_4bx = 2.0f * _2bx;
 80018bc:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80018c0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80018c4:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		_4bz = 2.0f * _2bz;
 80018c8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80018cc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80018d0:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80018d4:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80018d8:	eeb1 7a67 	vneg.f32	s14, s15
 80018dc:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80018e0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80018e4:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80018e8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80018ec:	edd7 7a06 	vldr	s15, [r7, #24]
 80018f0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80018f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018f8:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80018fc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001900:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001904:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001908:	edd7 7a05 	vldr	s15, [r7, #20]
 800190c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001910:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001914:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001918:	ee37 7a27 	vadd.f32	s14, s14, s15
 800191c:	4b76      	ldr	r3, [pc, #472]	; (8001af8 <MadgwickAHRSupdate+0x814>)
 800191e:	edd3 6a00 	vldr	s13, [r3]
 8001922:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001926:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800192a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800192e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001932:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001936:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 800193a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800193e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001942:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001946:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 800194a:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800194e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001952:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001956:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800195a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800195e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001962:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001966:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800196a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800196e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001972:	eef1 6a67 	vneg.f32	s13, s15
 8001976:	4b61      	ldr	r3, [pc, #388]	; (8001afc <MadgwickAHRSupdate+0x818>)
 8001978:	edd3 7a00 	vldr	s15, [r3]
 800197c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001980:	4b5f      	ldr	r3, [pc, #380]	; (8001b00 <MadgwickAHRSupdate+0x81c>)
 8001982:	ed93 6a00 	vldr	s12, [r3]
 8001986:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800198a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800198e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001992:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8001996:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800199a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800199e:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80019a2:	ee26 6a27 	vmul.f32	s12, s12, s15
 80019a6:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 80019aa:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 80019ae:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80019b2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80019b6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80019ba:	ee36 6a27 	vadd.f32	s12, s12, s15
 80019be:	edd7 7a02 	vldr	s15, [r7, #8]
 80019c2:	ee76 7a67 	vsub.f32	s15, s12, s15
 80019c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80019ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019ce:	4b4a      	ldr	r3, [pc, #296]	; (8001af8 <MadgwickAHRSupdate+0x814>)
 80019d0:	edd3 6a00 	vldr	s13, [r3]
 80019d4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80019d8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80019dc:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 80019e0:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 80019e4:	ee36 6a27 	vadd.f32	s12, s12, s15
 80019e8:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 80019ec:	ee26 6a27 	vmul.f32	s12, s12, s15
 80019f0:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 80019f4:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 80019f8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80019fc:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001a00:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001a04:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001a08:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a0c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a10:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a14:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a18:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a1c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a20:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001a24:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001a28:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001a2c:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8001a30:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a34:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a38:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001a3c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001a40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a44:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001a48:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001a4c:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001a50:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a54:	edd7 7a05 	vldr	s15, [r7, #20]
 8001a58:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001a5c:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8001a60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001a68:	4b25      	ldr	r3, [pc, #148]	; (8001b00 <MadgwickAHRSupdate+0x81c>)
 8001a6a:	edd3 7a00 	vldr	s15, [r3]
 8001a6e:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001a72:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001a76:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001a7a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a7e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001a82:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a86:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001a8a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a8e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a92:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a96:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a9e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001aa2:	4b16      	ldr	r3, [pc, #88]	; (8001afc <MadgwickAHRSupdate+0x818>)
 8001aa4:	edd3 6a00 	vldr	s13, [r3]
 8001aa8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001aac:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ab0:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001ab4:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001ab8:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001abc:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001ac0:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001ac4:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001ac8:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001acc:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8001ad0:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001ad4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001ad8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001adc:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001ae0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001ae4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ae8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001aec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001af0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001af4:	e006      	b.n	8001b04 <MadgwickAHRSupdate+0x820>
 8001af6:	bf00      	nop
 8001af8:	24000218 	.word	0x24000218
 8001afc:	2400021c 	.word	0x2400021c
 8001b00:	24000214 	.word	0x24000214
 8001b04:	4bf6      	ldr	r3, [pc, #984]	; (8001ee0 <MadgwickAHRSupdate+0xbfc>)
 8001b06:	edd3 6a00 	vldr	s13, [r3]
 8001b0a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001b0e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b12:	4bf4      	ldr	r3, [pc, #976]	; (8001ee4 <MadgwickAHRSupdate+0xc00>)
 8001b14:	ed93 6a00 	vldr	s12, [r3]
 8001b18:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001b1c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b20:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001b24:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8001b28:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001b2c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001b30:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001b34:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001b38:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8001b3c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001b40:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001b44:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001b48:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001b4c:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001b50:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b54:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001b58:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b60:	4be1      	ldr	r3, [pc, #900]	; (8001ee8 <MadgwickAHRSupdate+0xc04>)
 8001b62:	edd3 6a00 	vldr	s13, [r3]
 8001b66:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001b6a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001b6e:	4bdf      	ldr	r3, [pc, #892]	; (8001eec <MadgwickAHRSupdate+0xc08>)
 8001b70:	ed93 6a00 	vldr	s12, [r3]
 8001b74:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001b78:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001b7c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001b80:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8001b84:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001b88:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001b8c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001b90:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001b94:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001b98:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001b9c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001ba0:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001ba4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001ba8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001bac:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001bb0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001bb4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001bb8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001bbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bc4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001bc8:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8001bcc:	eeb1 7a67 	vneg.f32	s14, s15
 8001bd0:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001bd4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001bd8:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8001bdc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001be0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001be4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001be8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bec:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001bf0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001bf4:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001bf8:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001bfc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c00:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001c04:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8001c08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c10:	4bb3      	ldr	r3, [pc, #716]	; (8001ee0 <MadgwickAHRSupdate+0xbfc>)
 8001c12:	edd3 7a00 	vldr	s15, [r3]
 8001c16:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8001c1a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001c1e:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001c22:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c26:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001c2a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c2e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001c32:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001c36:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c3a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c3e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001c42:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c46:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c4a:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001c4e:	eef1 6a67 	vneg.f32	s13, s15
 8001c52:	4ba3      	ldr	r3, [pc, #652]	; (8001ee0 <MadgwickAHRSupdate+0xbfc>)
 8001c54:	edd3 7a00 	vldr	s15, [r3]
 8001c58:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001c5c:	4ba1      	ldr	r3, [pc, #644]	; (8001ee4 <MadgwickAHRSupdate+0xc00>)
 8001c5e:	ed93 6a00 	vldr	s12, [r3]
 8001c62:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c66:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001c6a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001c6e:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001c72:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001c76:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c7a:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001c7e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001c82:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001c86:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001c8a:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8001c8e:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001c92:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001c96:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001c9a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001c9e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001ca2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ca6:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001caa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cae:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001cb2:	4b8e      	ldr	r3, [pc, #568]	; (8001eec <MadgwickAHRSupdate+0xc08>)
 8001cb4:	edd3 6a00 	vldr	s13, [r3]
 8001cb8:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001cbc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001cc0:	4b89      	ldr	r3, [pc, #548]	; (8001ee8 <MadgwickAHRSupdate+0xc04>)
 8001cc2:	ed93 6a00 	vldr	s12, [r3]
 8001cc6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001cca:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001cce:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001cd2:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8001cd6:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001cda:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001cde:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001ce2:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001ce6:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8001cea:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001cee:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001cf2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001cf6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001cfa:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001cfe:	edd7 7a02 	vldr	s15, [r7, #8]
 8001d02:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001d06:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d0e:	4b75      	ldr	r3, [pc, #468]	; (8001ee4 <MadgwickAHRSupdate+0xc00>)
 8001d10:	edd3 6a00 	vldr	s13, [r3]
 8001d14:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001d18:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001d1c:	4b70      	ldr	r3, [pc, #448]	; (8001ee0 <MadgwickAHRSupdate+0xbfc>)
 8001d1e:	ed93 6a00 	vldr	s12, [r3]
 8001d22:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001d26:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001d2a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001d2e:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8001d32:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001d36:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001d3a:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001d3e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001d42:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001d46:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001d4a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001d4e:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001d52:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001d56:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001d5a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001d5e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001d62:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d66:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001d6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d72:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001d76:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001d7a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001d7e:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8001d82:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d86:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d8a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001d8e:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8001d92:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d96:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8001d9a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001d9e:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8001da2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001da6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001daa:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001dae:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8001db2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001db6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001dba:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001dbe:	eef1 6a67 	vneg.f32	s13, s15
 8001dc2:	4b49      	ldr	r3, [pc, #292]	; (8001ee8 <MadgwickAHRSupdate+0xc04>)
 8001dc4:	edd3 7a00 	vldr	s15, [r3]
 8001dc8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001dcc:	4b47      	ldr	r3, [pc, #284]	; (8001eec <MadgwickAHRSupdate+0xc08>)
 8001dce:	ed93 6a00 	vldr	s12, [r3]
 8001dd2:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001dd6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001dda:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001dde:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8001de2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001de6:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001dea:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8001dee:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001df2:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001df6:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001dfa:	edd7 5a18 	vldr	s11, [r7, #96]	; 0x60
 8001dfe:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001e02:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001e06:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001e0a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001e0e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001e12:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e16:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001e1a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e1e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e22:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001e26:	eef1 6a67 	vneg.f32	s13, s15
 8001e2a:	4b2e      	ldr	r3, [pc, #184]	; (8001ee4 <MadgwickAHRSupdate+0xc00>)
 8001e2c:	edd3 7a00 	vldr	s15, [r3]
 8001e30:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e34:	4b2a      	ldr	r3, [pc, #168]	; (8001ee0 <MadgwickAHRSupdate+0xbfc>)
 8001e36:	ed93 6a00 	vldr	s12, [r3]
 8001e3a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001e3e:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001e42:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001e46:	ed97 6a19 	vldr	s12, [r7, #100]	; 0x64
 8001e4a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001e4e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001e52:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001e56:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001e5a:	edd7 5a1d 	vldr	s11, [r7, #116]	; 0x74
 8001e5e:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8001e62:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001e66:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001e6a:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001e6e:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001e72:	edd7 7a02 	vldr	s15, [r7, #8]
 8001e76:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001e7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e7e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001e82:	4b1a      	ldr	r3, [pc, #104]	; (8001eec <MadgwickAHRSupdate+0xc08>)
 8001e84:	edd3 6a00 	vldr	s13, [r3]
 8001e88:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001e8c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001e90:	ed97 6a1c 	vldr	s12, [r7, #112]	; 0x70
 8001e94:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001e98:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001e9c:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001ea0:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001ea4:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8001ea8:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001eac:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001eb0:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001eb4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001eb8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001ebc:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001ec0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001ec4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ec8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001ecc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ed0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ed4:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8001ed8:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001edc:	e008      	b.n	8001ef0 <MadgwickAHRSupdate+0xc0c>
 8001ede:	bf00      	nop
 8001ee0:	24000218 	.word	0x24000218
 8001ee4:	24000010 	.word	0x24000010
 8001ee8:	2400021c 	.word	0x2400021c
 8001eec:	24000214 	.word	0x24000214
 8001ef0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001ef4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001ef8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001efc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f00:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001f04:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001f08:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f0c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001f10:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001f14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f18:	eeb0 0a67 	vmov.f32	s0, s15
 8001f1c:	f000 fe1e 	bl	8002b5c <invSqrt>
 8001f20:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
		s0 *= recipNorm;
 8001f24:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8001f28:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001f2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f30:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		s1 *= recipNorm;
 8001f34:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8001f38:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001f3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f40:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		s2 *= recipNorm;
 8001f44:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8001f48:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001f4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f50:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		s3 *= recipNorm;
 8001f54:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001f58:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8001f5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f60:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

		// Apply feedback step
		qDot1 -= beta * s0;
 8001f64:	4bd8      	ldr	r3, [pc, #864]	; (80022c8 <MadgwickAHRSupdate+0xfe4>)
 8001f66:	ed93 7a00 	vldr	s14, [r3]
 8001f6a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001f6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f72:	ed97 7a2d 	vldr	s14, [r7, #180]	; 0xb4
 8001f76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f7a:	edc7 7a2d 	vstr	s15, [r7, #180]	; 0xb4
		qDot2 -= beta * s1;
 8001f7e:	4bd2      	ldr	r3, [pc, #840]	; (80022c8 <MadgwickAHRSupdate+0xfe4>)
 8001f80:	ed93 7a00 	vldr	s14, [r3]
 8001f84:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001f88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f8c:	ed97 7a2c 	vldr	s14, [r7, #176]	; 0xb0
 8001f90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f94:	edc7 7a2c 	vstr	s15, [r7, #176]	; 0xb0
		qDot3 -= beta * s2;
 8001f98:	4bcb      	ldr	r3, [pc, #812]	; (80022c8 <MadgwickAHRSupdate+0xfe4>)
 8001f9a:	ed93 7a00 	vldr	s14, [r3]
 8001f9e:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001fa2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fa6:	ed97 7a2b 	vldr	s14, [r7, #172]	; 0xac
 8001faa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fae:	edc7 7a2b 	vstr	s15, [r7, #172]	; 0xac
		qDot4 -= beta * s3;
 8001fb2:	4bc5      	ldr	r3, [pc, #788]	; (80022c8 <MadgwickAHRSupdate+0xfe4>)
 8001fb4:	ed93 7a00 	vldr	s14, [r3]
 8001fb8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001fbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fc0:	ed97 7a2a 	vldr	s14, [r7, #168]	; 0xa8
 8001fc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fc8:	edc7 7a2a 	vstr	s15, [r7, #168]	; 0xa8
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8001fcc:	edd7 7a2d 	vldr	s15, [r7, #180]	; 0xb4
 8001fd0:	ed9f 7abe 	vldr	s14, [pc, #760]	; 80022cc <MadgwickAHRSupdate+0xfe8>
 8001fd4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001fd8:	4bbd      	ldr	r3, [pc, #756]	; (80022d0 <MadgwickAHRSupdate+0xfec>)
 8001fda:	edd3 7a00 	vldr	s15, [r3]
 8001fde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fe2:	4bbb      	ldr	r3, [pc, #748]	; (80022d0 <MadgwickAHRSupdate+0xfec>)
 8001fe4:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 8001fe8:	edd7 7a2c 	vldr	s15, [r7, #176]	; 0xb0
 8001fec:	ed9f 7ab7 	vldr	s14, [pc, #732]	; 80022cc <MadgwickAHRSupdate+0xfe8>
 8001ff0:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001ff4:	4bb7      	ldr	r3, [pc, #732]	; (80022d4 <MadgwickAHRSupdate+0xff0>)
 8001ff6:	edd3 7a00 	vldr	s15, [r3]
 8001ffa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ffe:	4bb5      	ldr	r3, [pc, #724]	; (80022d4 <MadgwickAHRSupdate+0xff0>)
 8002000:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8002004:	edd7 7a2b 	vldr	s15, [r7, #172]	; 0xac
 8002008:	ed9f 7ab0 	vldr	s14, [pc, #704]	; 80022cc <MadgwickAHRSupdate+0xfe8>
 800200c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002010:	4bb1      	ldr	r3, [pc, #708]	; (80022d8 <MadgwickAHRSupdate+0xff4>)
 8002012:	edd3 7a00 	vldr	s15, [r3]
 8002016:	ee77 7a27 	vadd.f32	s15, s14, s15
 800201a:	4baf      	ldr	r3, [pc, #700]	; (80022d8 <MadgwickAHRSupdate+0xff4>)
 800201c:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8002020:	edd7 7a2a 	vldr	s15, [r7, #168]	; 0xa8
 8002024:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 80022cc <MadgwickAHRSupdate+0xfe8>
 8002028:	ee27 7a87 	vmul.f32	s14, s15, s14
 800202c:	4bab      	ldr	r3, [pc, #684]	; (80022dc <MadgwickAHRSupdate+0xff8>)
 800202e:	edd3 7a00 	vldr	s15, [r3]
 8002032:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002036:	4ba9      	ldr	r3, [pc, #676]	; (80022dc <MadgwickAHRSupdate+0xff8>)
 8002038:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 800203c:	4ba4      	ldr	r3, [pc, #656]	; (80022d0 <MadgwickAHRSupdate+0xfec>)
 800203e:	ed93 7a00 	vldr	s14, [r3]
 8002042:	4ba3      	ldr	r3, [pc, #652]	; (80022d0 <MadgwickAHRSupdate+0xfec>)
 8002044:	edd3 7a00 	vldr	s15, [r3]
 8002048:	ee27 7a27 	vmul.f32	s14, s14, s15
 800204c:	4ba1      	ldr	r3, [pc, #644]	; (80022d4 <MadgwickAHRSupdate+0xff0>)
 800204e:	edd3 6a00 	vldr	s13, [r3]
 8002052:	4ba0      	ldr	r3, [pc, #640]	; (80022d4 <MadgwickAHRSupdate+0xff0>)
 8002054:	edd3 7a00 	vldr	s15, [r3]
 8002058:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800205c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002060:	4b9d      	ldr	r3, [pc, #628]	; (80022d8 <MadgwickAHRSupdate+0xff4>)
 8002062:	edd3 6a00 	vldr	s13, [r3]
 8002066:	4b9c      	ldr	r3, [pc, #624]	; (80022d8 <MadgwickAHRSupdate+0xff4>)
 8002068:	edd3 7a00 	vldr	s15, [r3]
 800206c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002070:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002074:	4b99      	ldr	r3, [pc, #612]	; (80022dc <MadgwickAHRSupdate+0xff8>)
 8002076:	edd3 6a00 	vldr	s13, [r3]
 800207a:	4b98      	ldr	r3, [pc, #608]	; (80022dc <MadgwickAHRSupdate+0xff8>)
 800207c:	edd3 7a00 	vldr	s15, [r3]
 8002080:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002084:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002088:	eeb0 0a67 	vmov.f32	s0, s15
 800208c:	f000 fd66 	bl	8002b5c <invSqrt>
 8002090:	ed87 0a29 	vstr	s0, [r7, #164]	; 0xa4
	q0 *= recipNorm;
 8002094:	4b8e      	ldr	r3, [pc, #568]	; (80022d0 <MadgwickAHRSupdate+0xfec>)
 8002096:	ed93 7a00 	vldr	s14, [r3]
 800209a:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800209e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020a2:	4b8b      	ldr	r3, [pc, #556]	; (80022d0 <MadgwickAHRSupdate+0xfec>)
 80020a4:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 80020a8:	4b8a      	ldr	r3, [pc, #552]	; (80022d4 <MadgwickAHRSupdate+0xff0>)
 80020aa:	ed93 7a00 	vldr	s14, [r3]
 80020ae:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80020b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020b6:	4b87      	ldr	r3, [pc, #540]	; (80022d4 <MadgwickAHRSupdate+0xff0>)
 80020b8:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 80020bc:	4b86      	ldr	r3, [pc, #536]	; (80022d8 <MadgwickAHRSupdate+0xff4>)
 80020be:	ed93 7a00 	vldr	s14, [r3]
 80020c2:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80020c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020ca:	4b83      	ldr	r3, [pc, #524]	; (80022d8 <MadgwickAHRSupdate+0xff4>)
 80020cc:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 80020d0:	4b82      	ldr	r3, [pc, #520]	; (80022dc <MadgwickAHRSupdate+0xff8>)
 80020d2:	ed93 7a00 	vldr	s14, [r3]
 80020d6:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80020da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020de:	4b7f      	ldr	r3, [pc, #508]	; (80022dc <MadgwickAHRSupdate+0xff8>)
 80020e0:	edc3 7a00 	vstr	s15, [r3]

	//Roll, Pitch, Yaw System Conversion
	System_Roll  = atan2f(q0*q1 + q2*q3, 0.5f - q1*q1 - q2*q2);
 80020e4:	4b7a      	ldr	r3, [pc, #488]	; (80022d0 <MadgwickAHRSupdate+0xfec>)
 80020e6:	ed93 7a00 	vldr	s14, [r3]
 80020ea:	4b7a      	ldr	r3, [pc, #488]	; (80022d4 <MadgwickAHRSupdate+0xff0>)
 80020ec:	edd3 7a00 	vldr	s15, [r3]
 80020f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020f4:	4b78      	ldr	r3, [pc, #480]	; (80022d8 <MadgwickAHRSupdate+0xff4>)
 80020f6:	edd3 6a00 	vldr	s13, [r3]
 80020fa:	4b78      	ldr	r3, [pc, #480]	; (80022dc <MadgwickAHRSupdate+0xff8>)
 80020fc:	edd3 7a00 	vldr	s15, [r3]
 8002100:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002104:	ee37 6a27 	vadd.f32	s12, s14, s15
 8002108:	4b72      	ldr	r3, [pc, #456]	; (80022d4 <MadgwickAHRSupdate+0xff0>)
 800210a:	ed93 7a00 	vldr	s14, [r3]
 800210e:	4b71      	ldr	r3, [pc, #452]	; (80022d4 <MadgwickAHRSupdate+0xff0>)
 8002110:	edd3 7a00 	vldr	s15, [r3]
 8002114:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002118:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800211c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002120:	4b6d      	ldr	r3, [pc, #436]	; (80022d8 <MadgwickAHRSupdate+0xff4>)
 8002122:	edd3 6a00 	vldr	s13, [r3]
 8002126:	4b6c      	ldr	r3, [pc, #432]	; (80022d8 <MadgwickAHRSupdate+0xff4>)
 8002128:	edd3 7a00 	vldr	s15, [r3]
 800212c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002130:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002134:	eef0 0a67 	vmov.f32	s1, s15
 8002138:	eeb0 0a46 	vmov.f32	s0, s12
 800213c:	f011 fcc0 	bl	8013ac0 <atan2f>
 8002140:	eef0 7a40 	vmov.f32	s15, s0
 8002144:	4b66      	ldr	r3, [pc, #408]	; (80022e0 <MadgwickAHRSupdate+0xffc>)
 8002146:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch = asinf(-2.0f * (q1*q3 - q0*q2));
 800214a:	4b62      	ldr	r3, [pc, #392]	; (80022d4 <MadgwickAHRSupdate+0xff0>)
 800214c:	ed93 7a00 	vldr	s14, [r3]
 8002150:	4b62      	ldr	r3, [pc, #392]	; (80022dc <MadgwickAHRSupdate+0xff8>)
 8002152:	edd3 7a00 	vldr	s15, [r3]
 8002156:	ee27 7a27 	vmul.f32	s14, s14, s15
 800215a:	4b5d      	ldr	r3, [pc, #372]	; (80022d0 <MadgwickAHRSupdate+0xfec>)
 800215c:	edd3 6a00 	vldr	s13, [r3]
 8002160:	4b5d      	ldr	r3, [pc, #372]	; (80022d8 <MadgwickAHRSupdate+0xff4>)
 8002162:	edd3 7a00 	vldr	s15, [r3]
 8002166:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800216a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800216e:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8002172:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002176:	eeb0 0a67 	vmov.f32	s0, s15
 800217a:	f011 fc6f 	bl	8013a5c <asinf>
 800217e:	eef0 7a40 	vmov.f32	s15, s0
 8002182:	4b58      	ldr	r3, [pc, #352]	; (80022e4 <MadgwickAHRSupdate+0x1000>)
 8002184:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw = atan2(2.0f * (q1*q2 + q0*q3),q0*q0 + q1*q1 - q2*q2 - q3*q3);
 8002188:	4b52      	ldr	r3, [pc, #328]	; (80022d4 <MadgwickAHRSupdate+0xff0>)
 800218a:	ed93 7a00 	vldr	s14, [r3]
 800218e:	4b52      	ldr	r3, [pc, #328]	; (80022d8 <MadgwickAHRSupdate+0xff4>)
 8002190:	edd3 7a00 	vldr	s15, [r3]
 8002194:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002198:	4b4d      	ldr	r3, [pc, #308]	; (80022d0 <MadgwickAHRSupdate+0xfec>)
 800219a:	edd3 6a00 	vldr	s13, [r3]
 800219e:	4b4f      	ldr	r3, [pc, #316]	; (80022dc <MadgwickAHRSupdate+0xff8>)
 80021a0:	edd3 7a00 	vldr	s15, [r3]
 80021a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021ac:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80021b0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80021b4:	4b46      	ldr	r3, [pc, #280]	; (80022d0 <MadgwickAHRSupdate+0xfec>)
 80021b6:	ed93 6a00 	vldr	s12, [r3]
 80021ba:	4b45      	ldr	r3, [pc, #276]	; (80022d0 <MadgwickAHRSupdate+0xfec>)
 80021bc:	edd3 6a00 	vldr	s13, [r3]
 80021c0:	ee26 6a26 	vmul.f32	s12, s12, s13
 80021c4:	4b43      	ldr	r3, [pc, #268]	; (80022d4 <MadgwickAHRSupdate+0xff0>)
 80021c6:	edd3 5a00 	vldr	s11, [r3]
 80021ca:	4b42      	ldr	r3, [pc, #264]	; (80022d4 <MadgwickAHRSupdate+0xff0>)
 80021cc:	edd3 6a00 	vldr	s13, [r3]
 80021d0:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80021d4:	ee36 6a26 	vadd.f32	s12, s12, s13
 80021d8:	4b3f      	ldr	r3, [pc, #252]	; (80022d8 <MadgwickAHRSupdate+0xff4>)
 80021da:	edd3 5a00 	vldr	s11, [r3]
 80021de:	4b3e      	ldr	r3, [pc, #248]	; (80022d8 <MadgwickAHRSupdate+0xff4>)
 80021e0:	edd3 6a00 	vldr	s13, [r3]
 80021e4:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80021e8:	ee36 6a66 	vsub.f32	s12, s12, s13
 80021ec:	4b3b      	ldr	r3, [pc, #236]	; (80022dc <MadgwickAHRSupdate+0xff8>)
 80021ee:	edd3 5a00 	vldr	s11, [r3]
 80021f2:	4b3a      	ldr	r3, [pc, #232]	; (80022dc <MadgwickAHRSupdate+0xff8>)
 80021f4:	edd3 6a00 	vldr	s13, [r3]
 80021f8:	ee65 6aa6 	vmul.f32	s13, s11, s13
 80021fc:	ee76 6a66 	vsub.f32	s13, s12, s13
 8002200:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002204:	eeb0 1b46 	vmov.f64	d1, d6
 8002208:	eeb0 0b47 	vmov.f64	d0, d7
 800220c:	f011 fbf8 	bl	8013a00 <atan2>
 8002210:	eeb0 7b40 	vmov.f64	d7, d0
 8002214:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002218:	4b33      	ldr	r3, [pc, #204]	; (80022e8 <MadgwickAHRSupdate+0x1004>)
 800221a:	edc3 7a00 	vstr	s15, [r3]

	System_Roll  *= 57.295779515f;
 800221e:	4b30      	ldr	r3, [pc, #192]	; (80022e0 <MadgwickAHRSupdate+0xffc>)
 8002220:	edd3 7a00 	vldr	s15, [r3]
 8002224:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80022ec <MadgwickAHRSupdate+0x1008>
 8002228:	ee67 7a87 	vmul.f32	s15, s15, s14
 800222c:	4b2c      	ldr	r3, [pc, #176]	; (80022e0 <MadgwickAHRSupdate+0xffc>)
 800222e:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch *= 57.295779515f;
 8002232:	4b2c      	ldr	r3, [pc, #176]	; (80022e4 <MadgwickAHRSupdate+0x1000>)
 8002234:	edd3 7a00 	vldr	s15, [r3]
 8002238:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 80022ec <MadgwickAHRSupdate+0x1008>
 800223c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002240:	4b28      	ldr	r3, [pc, #160]	; (80022e4 <MadgwickAHRSupdate+0x1000>)
 8002242:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw   *= 57.295779515f;
 8002246:	4b28      	ldr	r3, [pc, #160]	; (80022e8 <MadgwickAHRSupdate+0x1004>)
 8002248:	edd3 7a00 	vldr	s15, [r3]
 800224c:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80022ec <MadgwickAHRSupdate+0x1008>
 8002250:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002254:	4b24      	ldr	r3, [pc, #144]	; (80022e8 <MadgwickAHRSupdate+0x1004>)
 8002256:	edc3 7a00 	vstr	s15, [r3]

	System_Roll  -= System_Roll_Offset;
 800225a:	4b21      	ldr	r3, [pc, #132]	; (80022e0 <MadgwickAHRSupdate+0xffc>)
 800225c:	ed93 7a00 	vldr	s14, [r3]
 8002260:	4b23      	ldr	r3, [pc, #140]	; (80022f0 <MadgwickAHRSupdate+0x100c>)
 8002262:	edd3 7a00 	vldr	s15, [r3]
 8002266:	ee77 7a67 	vsub.f32	s15, s14, s15
 800226a:	4b1d      	ldr	r3, [pc, #116]	; (80022e0 <MadgwickAHRSupdate+0xffc>)
 800226c:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch -= System_Pitch_Offset;
 8002270:	4b1c      	ldr	r3, [pc, #112]	; (80022e4 <MadgwickAHRSupdate+0x1000>)
 8002272:	ed93 7a00 	vldr	s14, [r3]
 8002276:	4b1f      	ldr	r3, [pc, #124]	; (80022f4 <MadgwickAHRSupdate+0x1010>)
 8002278:	edd3 7a00 	vldr	s15, [r3]
 800227c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002280:	4b18      	ldr	r3, [pc, #96]	; (80022e4 <MadgwickAHRSupdate+0x1000>)
 8002282:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw   -= System_Yaw_Offset;
 8002286:	4b18      	ldr	r3, [pc, #96]	; (80022e8 <MadgwickAHRSupdate+0x1004>)
 8002288:	ed93 7a00 	vldr	s14, [r3]
 800228c:	4b1a      	ldr	r3, [pc, #104]	; (80022f8 <MadgwickAHRSupdate+0x1014>)
 800228e:	edd3 7a00 	vldr	s15, [r3]
 8002292:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002296:	4b14      	ldr	r3, [pc, #80]	; (80022e8 <MadgwickAHRSupdate+0x1004>)
 8002298:	edc3 7a00 	vstr	s15, [r3]
	if(System_Yaw < 0)
 800229c:	4b12      	ldr	r3, [pc, #72]	; (80022e8 <MadgwickAHRSupdate+0x1004>)
 800229e:	edd3 7a00 	vldr	s15, [r3]
 80022a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80022a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022aa:	d509      	bpl.n	80022c0 <MadgwickAHRSupdate+0xfdc>
	{
		System_Yaw = 360.0f + System_Yaw;
 80022ac:	4b0e      	ldr	r3, [pc, #56]	; (80022e8 <MadgwickAHRSupdate+0x1004>)
 80022ae:	edd3 7a00 	vldr	s15, [r3]
 80022b2:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80022fc <MadgwickAHRSupdate+0x1018>
 80022b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80022ba:	4b0b      	ldr	r3, [pc, #44]	; (80022e8 <MadgwickAHRSupdate+0x1004>)
 80022bc:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80022c0:	37b8      	adds	r7, #184	; 0xb8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
 80022c6:	bf00      	nop
 80022c8:	2400000c 	.word	0x2400000c
 80022cc:	3b03126f 	.word	0x3b03126f
 80022d0:	24000010 	.word	0x24000010
 80022d4:	24000214 	.word	0x24000214
 80022d8:	24000218 	.word	0x24000218
 80022dc:	2400021c 	.word	0x2400021c
 80022e0:	24000308 	.word	0x24000308
 80022e4:	2400030c 	.word	0x2400030c
 80022e8:	24000304 	.word	0x24000304
 80022ec:	42652ee1 	.word	0x42652ee1
 80022f0:	24000220 	.word	0x24000220
 80022f4:	24000224 	.word	0x24000224
 80022f8:	24000228 	.word	0x24000228
 80022fc:	43b40000 	.word	0x43b40000

08002300 <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 8002300:	b580      	push	{r7, lr}
 8002302:	b09c      	sub	sp, #112	; 0x70
 8002304:	af00      	add	r7, sp, #0
 8002306:	ed87 0a05 	vstr	s0, [r7, #20]
 800230a:	edc7 0a04 	vstr	s1, [r7, #16]
 800230e:	ed87 1a03 	vstr	s2, [r7, #12]
 8002312:	edc7 1a02 	vstr	s3, [r7, #8]
 8002316:	ed87 2a01 	vstr	s4, [r7, #4]
 800231a:	edc7 2a00 	vstr	s5, [r7]
	float recipNorm;
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;
	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800231e:	4bee      	ldr	r3, [pc, #952]	; (80026d8 <MadgwickAHRSupdateIMU+0x3d8>)
 8002320:	edd3 7a00 	vldr	s15, [r3]
 8002324:	eeb1 7a67 	vneg.f32	s14, s15
 8002328:	edd7 7a05 	vldr	s15, [r7, #20]
 800232c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002330:	4bea      	ldr	r3, [pc, #936]	; (80026dc <MadgwickAHRSupdateIMU+0x3dc>)
 8002332:	edd3 6a00 	vldr	s13, [r3]
 8002336:	edd7 7a04 	vldr	s15, [r7, #16]
 800233a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800233e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002342:	4be7      	ldr	r3, [pc, #924]	; (80026e0 <MadgwickAHRSupdateIMU+0x3e0>)
 8002344:	edd3 6a00 	vldr	s13, [r3]
 8002348:	edd7 7a03 	vldr	s15, [r7, #12]
 800234c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002350:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002354:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002358:	ee67 7a87 	vmul.f32	s15, s15, s14
 800235c:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8002360:	4be0      	ldr	r3, [pc, #896]	; (80026e4 <MadgwickAHRSupdateIMU+0x3e4>)
 8002362:	ed93 7a00 	vldr	s14, [r3]
 8002366:	edd7 7a05 	vldr	s15, [r7, #20]
 800236a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800236e:	4bdb      	ldr	r3, [pc, #876]	; (80026dc <MadgwickAHRSupdateIMU+0x3dc>)
 8002370:	edd3 6a00 	vldr	s13, [r3]
 8002374:	edd7 7a03 	vldr	s15, [r7, #12]
 8002378:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800237c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002380:	4bd7      	ldr	r3, [pc, #860]	; (80026e0 <MadgwickAHRSupdateIMU+0x3e0>)
 8002382:	edd3 6a00 	vldr	s13, [r3]
 8002386:	edd7 7a04 	vldr	s15, [r7, #16]
 800238a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800238e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002392:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002396:	ee67 7a87 	vmul.f32	s15, s15, s14
 800239a:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 800239e:	4bd1      	ldr	r3, [pc, #836]	; (80026e4 <MadgwickAHRSupdateIMU+0x3e4>)
 80023a0:	ed93 7a00 	vldr	s14, [r3]
 80023a4:	edd7 7a04 	vldr	s15, [r7, #16]
 80023a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023ac:	4bca      	ldr	r3, [pc, #808]	; (80026d8 <MadgwickAHRSupdateIMU+0x3d8>)
 80023ae:	edd3 6a00 	vldr	s13, [r3]
 80023b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80023b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023ba:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023be:	4bc8      	ldr	r3, [pc, #800]	; (80026e0 <MadgwickAHRSupdateIMU+0x3e0>)
 80023c0:	edd3 6a00 	vldr	s13, [r3]
 80023c4:	edd7 7a05 	vldr	s15, [r7, #20]
 80023c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023d0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80023d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023d8:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80023dc:	4bc1      	ldr	r3, [pc, #772]	; (80026e4 <MadgwickAHRSupdateIMU+0x3e4>)
 80023de:	ed93 7a00 	vldr	s14, [r3]
 80023e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80023e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023ea:	4bbb      	ldr	r3, [pc, #748]	; (80026d8 <MadgwickAHRSupdateIMU+0x3d8>)
 80023ec:	edd3 6a00 	vldr	s13, [r3]
 80023f0:	edd7 7a04 	vldr	s15, [r7, #16]
 80023f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80023fc:	4bb7      	ldr	r3, [pc, #732]	; (80026dc <MadgwickAHRSupdateIMU+0x3dc>)
 80023fe:	edd3 6a00 	vldr	s13, [r3]
 8002402:	edd7 7a05 	vldr	s15, [r7, #20]
 8002406:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800240a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800240e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002412:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002416:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 800241a:	edd7 7a02 	vldr	s15, [r7, #8]
 800241e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002422:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002426:	d10e      	bne.n	8002446 <MadgwickAHRSupdateIMU+0x146>
 8002428:	edd7 7a01 	vldr	s15, [r7, #4]
 800242c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002434:	d107      	bne.n	8002446 <MadgwickAHRSupdateIMU+0x146>
 8002436:	edd7 7a00 	vldr	s15, [r7]
 800243a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800243e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002442:	f000 81e5 	beq.w	8002810 <MadgwickAHRSupdateIMU+0x510>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8002446:	edd7 7a02 	vldr	s15, [r7, #8]
 800244a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800244e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002452:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002456:	ee37 7a27 	vadd.f32	s14, s14, s15
 800245a:	edd7 7a00 	vldr	s15, [r7]
 800245e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002462:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002466:	eeb0 0a67 	vmov.f32	s0, s15
 800246a:	f000 fb77 	bl	8002b5c <invSqrt>
 800246e:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
		ax *= recipNorm;
 8002472:	ed97 7a02 	vldr	s14, [r7, #8]
 8002476:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800247a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800247e:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 8002482:	ed97 7a01 	vldr	s14, [r7, #4]
 8002486:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800248a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800248e:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;   
 8002492:	ed97 7a00 	vldr	s14, [r7]
 8002496:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800249a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800249e:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 80024a2:	4b90      	ldr	r3, [pc, #576]	; (80026e4 <MadgwickAHRSupdateIMU+0x3e4>)
 80024a4:	edd3 7a00 	vldr	s15, [r3]
 80024a8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80024ac:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
		_2q1 = 2.0f * q1;
 80024b0:	4b89      	ldr	r3, [pc, #548]	; (80026d8 <MadgwickAHRSupdateIMU+0x3d8>)
 80024b2:	edd3 7a00 	vldr	s15, [r3]
 80024b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80024ba:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
		_2q2 = 2.0f * q2;
 80024be:	4b87      	ldr	r3, [pc, #540]	; (80026dc <MadgwickAHRSupdateIMU+0x3dc>)
 80024c0:	edd3 7a00 	vldr	s15, [r3]
 80024c4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80024c8:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
		_2q3 = 2.0f * q3;
 80024cc:	4b84      	ldr	r3, [pc, #528]	; (80026e0 <MadgwickAHRSupdateIMU+0x3e0>)
 80024ce:	edd3 7a00 	vldr	s15, [r3]
 80024d2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80024d6:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
		_4q0 = 4.0f * q0;
 80024da:	4b82      	ldr	r3, [pc, #520]	; (80026e4 <MadgwickAHRSupdateIMU+0x3e4>)
 80024dc:	edd3 7a00 	vldr	s15, [r3]
 80024e0:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80024e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024e8:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
		_4q1 = 4.0f * q1;
 80024ec:	4b7a      	ldr	r3, [pc, #488]	; (80026d8 <MadgwickAHRSupdateIMU+0x3d8>)
 80024ee:	edd3 7a00 	vldr	s15, [r3]
 80024f2:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80024f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024fa:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
		_4q2 = 4.0f * q2;
 80024fe:	4b77      	ldr	r3, [pc, #476]	; (80026dc <MadgwickAHRSupdateIMU+0x3dc>)
 8002500:	edd3 7a00 	vldr	s15, [r3]
 8002504:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002508:	ee67 7a87 	vmul.f32	s15, s15, s14
 800250c:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40
		_8q1 = 8.0f * q1;
 8002510:	4b71      	ldr	r3, [pc, #452]	; (80026d8 <MadgwickAHRSupdateIMU+0x3d8>)
 8002512:	edd3 7a00 	vldr	s15, [r3]
 8002516:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 800251a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800251e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		_8q2 = 8.0f * q2;
 8002522:	4b6e      	ldr	r3, [pc, #440]	; (80026dc <MadgwickAHRSupdateIMU+0x3dc>)
 8002524:	edd3 7a00 	vldr	s15, [r3]
 8002528:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 800252c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002530:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		q0q0 = q0 * q0;
 8002534:	4b6b      	ldr	r3, [pc, #428]	; (80026e4 <MadgwickAHRSupdateIMU+0x3e4>)
 8002536:	ed93 7a00 	vldr	s14, [r3]
 800253a:	4b6a      	ldr	r3, [pc, #424]	; (80026e4 <MadgwickAHRSupdateIMU+0x3e4>)
 800253c:	edd3 7a00 	vldr	s15, [r3]
 8002540:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002544:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		q1q1 = q1 * q1;
 8002548:	4b63      	ldr	r3, [pc, #396]	; (80026d8 <MadgwickAHRSupdateIMU+0x3d8>)
 800254a:	ed93 7a00 	vldr	s14, [r3]
 800254e:	4b62      	ldr	r3, [pc, #392]	; (80026d8 <MadgwickAHRSupdateIMU+0x3d8>)
 8002550:	edd3 7a00 	vldr	s15, [r3]
 8002554:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002558:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		q2q2 = q2 * q2;
 800255c:	4b5f      	ldr	r3, [pc, #380]	; (80026dc <MadgwickAHRSupdateIMU+0x3dc>)
 800255e:	ed93 7a00 	vldr	s14, [r3]
 8002562:	4b5e      	ldr	r3, [pc, #376]	; (80026dc <MadgwickAHRSupdateIMU+0x3dc>)
 8002564:	edd3 7a00 	vldr	s15, [r3]
 8002568:	ee67 7a27 	vmul.f32	s15, s14, s15
 800256c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
		q3q3 = q3 * q3;
 8002570:	4b5b      	ldr	r3, [pc, #364]	; (80026e0 <MadgwickAHRSupdateIMU+0x3e0>)
 8002572:	ed93 7a00 	vldr	s14, [r3]
 8002576:	4b5a      	ldr	r3, [pc, #360]	; (80026e0 <MadgwickAHRSupdateIMU+0x3e0>)
 8002578:	edd3 7a00 	vldr	s15, [r3]
 800257c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002580:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8002584:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002588:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800258c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002590:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8002594:	edd7 7a02 	vldr	s15, [r7, #8]
 8002598:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800259c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025a0:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 80025a4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80025a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025b0:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 80025b4:	edd7 7a01 	vldr	s15, [r7, #4]
 80025b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025c0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80025c4:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80025c8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80025cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025d0:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 80025d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80025d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025e0:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80025e4:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 80025e8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80025ec:	4b3a      	ldr	r3, [pc, #232]	; (80026d8 <MadgwickAHRSupdateIMU+0x3d8>)
 80025ee:	edd3 7a00 	vldr	s15, [r3]
 80025f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025f6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025fa:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 80025fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8002602:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002606:	ee37 7a67 	vsub.f32	s14, s14, s15
 800260a:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800260e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002612:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002616:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800261a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800261e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002622:	edd7 6a0f 	vldr	s13, [r7, #60]	; 0x3c
 8002626:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800262a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800262e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002632:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002636:	edd7 7a00 	vldr	s15, [r7]
 800263a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800263e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002642:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8002646:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800264a:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 800264e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002652:	4b22      	ldr	r3, [pc, #136]	; (80026dc <MadgwickAHRSupdateIMU+0x3dc>)
 8002654:	edd3 7a00 	vldr	s15, [r3]
 8002658:	ee27 7a27 	vmul.f32	s14, s14, s15
 800265c:	edd7 6a16 	vldr	s13, [r7, #88]	; 0x58
 8002660:	edd7 7a02 	vldr	s15, [r7, #8]
 8002664:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002668:	ee37 7a27 	vadd.f32	s14, s14, s15
 800266c:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8002670:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002674:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002678:	ee37 7a27 	vadd.f32	s14, s14, s15
 800267c:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8002680:	edd7 7a01 	vldr	s15, [r7, #4]
 8002684:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002688:	ee37 7a67 	vsub.f32	s14, s14, s15
 800268c:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8002690:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002694:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8002698:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800269c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026a4:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 80026a8:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80026ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026b4:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 80026b8:	edd7 7a00 	vldr	s15, [r7]
 80026bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026c4:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80026c8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80026cc:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80026d0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80026d4:	e008      	b.n	80026e8 <MadgwickAHRSupdateIMU+0x3e8>
 80026d6:	bf00      	nop
 80026d8:	24000214 	.word	0x24000214
 80026dc:	24000218 	.word	0x24000218
 80026e0:	2400021c 	.word	0x2400021c
 80026e4:	24000010 	.word	0x24000010
 80026e8:	4be0      	ldr	r3, [pc, #896]	; (8002a6c <MadgwickAHRSupdateIMU+0x76c>)
 80026ea:	edd3 7a00 	vldr	s15, [r3]
 80026ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026f2:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 80026f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80026fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026fe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002702:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002706:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 800270a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800270e:	4bd7      	ldr	r3, [pc, #860]	; (8002a6c <MadgwickAHRSupdateIMU+0x76c>)
 8002710:	edd3 7a00 	vldr	s15, [r3]
 8002714:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002718:	ee37 7a27 	vadd.f32	s14, s14, s15
 800271c:	edd7 6a14 	vldr	s13, [r7, #80]	; 0x50
 8002720:	edd7 7a01 	vldr	s15, [r7, #4]
 8002724:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002728:	ee77 7a67 	vsub.f32	s15, s14, s15
 800272c:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8002730:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002734:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002738:	edd7 7a08 	vldr	s15, [r7, #32]
 800273c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002740:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002744:	edd7 7a07 	vldr	s15, [r7, #28]
 8002748:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800274c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002750:	edd7 7a06 	vldr	s15, [r7, #24]
 8002754:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002758:	ee77 7a27 	vadd.f32	s15, s14, s15
 800275c:	eeb0 0a67 	vmov.f32	s0, s15
 8002760:	f000 f9fc 	bl	8002b5c <invSqrt>
 8002764:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
		s0 *= recipNorm;
 8002768:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800276c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002770:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002774:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		s1 *= recipNorm;
 8002778:	ed97 7a08 	vldr	s14, [r7, #32]
 800277c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002780:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002784:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 8002788:	ed97 7a07 	vldr	s14, [r7, #28]
 800278c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8002790:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002794:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 8002798:	ed97 7a06 	vldr	s14, [r7, #24]
 800279c:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80027a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027a4:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 80027a8:	4bb1      	ldr	r3, [pc, #708]	; (8002a70 <MadgwickAHRSupdateIMU+0x770>)
 80027aa:	ed93 7a00 	vldr	s14, [r3]
 80027ae:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80027b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027b6:	ed97 7a1b 	vldr	s14, [r7, #108]	; 0x6c
 80027ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027be:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		qDot2 -= beta * s1;
 80027c2:	4bab      	ldr	r3, [pc, #684]	; (8002a70 <MadgwickAHRSupdateIMU+0x770>)
 80027c4:	ed93 7a00 	vldr	s14, [r3]
 80027c8:	edd7 7a08 	vldr	s15, [r7, #32]
 80027cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027d0:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 80027d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027d8:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		qDot3 -= beta * s2;
 80027dc:	4ba4      	ldr	r3, [pc, #656]	; (8002a70 <MadgwickAHRSupdateIMU+0x770>)
 80027de:	ed93 7a00 	vldr	s14, [r3]
 80027e2:	edd7 7a07 	vldr	s15, [r7, #28]
 80027e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027ea:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 80027ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027f2:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
		qDot4 -= beta * s3;
 80027f6:	4b9e      	ldr	r3, [pc, #632]	; (8002a70 <MadgwickAHRSupdateIMU+0x770>)
 80027f8:	ed93 7a00 	vldr	s14, [r3]
 80027fc:	edd7 7a06 	vldr	s15, [r7, #24]
 8002800:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002804:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8002808:	ee77 7a67 	vsub.f32	s15, s14, s15
 800280c:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8002810:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8002814:	ed9f 7a97 	vldr	s14, [pc, #604]	; 8002a74 <MadgwickAHRSupdateIMU+0x774>
 8002818:	ee27 7a87 	vmul.f32	s14, s15, s14
 800281c:	4b96      	ldr	r3, [pc, #600]	; (8002a78 <MadgwickAHRSupdateIMU+0x778>)
 800281e:	edd3 7a00 	vldr	s15, [r3]
 8002822:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002826:	4b94      	ldr	r3, [pc, #592]	; (8002a78 <MadgwickAHRSupdateIMU+0x778>)
 8002828:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 800282c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8002830:	ed9f 7a90 	vldr	s14, [pc, #576]	; 8002a74 <MadgwickAHRSupdateIMU+0x774>
 8002834:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002838:	4b90      	ldr	r3, [pc, #576]	; (8002a7c <MadgwickAHRSupdateIMU+0x77c>)
 800283a:	edd3 7a00 	vldr	s15, [r3]
 800283e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002842:	4b8e      	ldr	r3, [pc, #568]	; (8002a7c <MadgwickAHRSupdateIMU+0x77c>)
 8002844:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8002848:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800284c:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8002a74 <MadgwickAHRSupdateIMU+0x774>
 8002850:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002854:	4b8a      	ldr	r3, [pc, #552]	; (8002a80 <MadgwickAHRSupdateIMU+0x780>)
 8002856:	edd3 7a00 	vldr	s15, [r3]
 800285a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800285e:	4b88      	ldr	r3, [pc, #544]	; (8002a80 <MadgwickAHRSupdateIMU+0x780>)
 8002860:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8002864:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8002868:	ed9f 7a82 	vldr	s14, [pc, #520]	; 8002a74 <MadgwickAHRSupdateIMU+0x774>
 800286c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002870:	4b7e      	ldr	r3, [pc, #504]	; (8002a6c <MadgwickAHRSupdateIMU+0x76c>)
 8002872:	edd3 7a00 	vldr	s15, [r3]
 8002876:	ee77 7a27 	vadd.f32	s15, s14, s15
 800287a:	4b7c      	ldr	r3, [pc, #496]	; (8002a6c <MadgwickAHRSupdateIMU+0x76c>)
 800287c:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8002880:	4b7d      	ldr	r3, [pc, #500]	; (8002a78 <MadgwickAHRSupdateIMU+0x778>)
 8002882:	ed93 7a00 	vldr	s14, [r3]
 8002886:	4b7c      	ldr	r3, [pc, #496]	; (8002a78 <MadgwickAHRSupdateIMU+0x778>)
 8002888:	edd3 7a00 	vldr	s15, [r3]
 800288c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002890:	4b7a      	ldr	r3, [pc, #488]	; (8002a7c <MadgwickAHRSupdateIMU+0x77c>)
 8002892:	edd3 6a00 	vldr	s13, [r3]
 8002896:	4b79      	ldr	r3, [pc, #484]	; (8002a7c <MadgwickAHRSupdateIMU+0x77c>)
 8002898:	edd3 7a00 	vldr	s15, [r3]
 800289c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028a4:	4b76      	ldr	r3, [pc, #472]	; (8002a80 <MadgwickAHRSupdateIMU+0x780>)
 80028a6:	edd3 6a00 	vldr	s13, [r3]
 80028aa:	4b75      	ldr	r3, [pc, #468]	; (8002a80 <MadgwickAHRSupdateIMU+0x780>)
 80028ac:	edd3 7a00 	vldr	s15, [r3]
 80028b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80028b8:	4b6c      	ldr	r3, [pc, #432]	; (8002a6c <MadgwickAHRSupdateIMU+0x76c>)
 80028ba:	edd3 6a00 	vldr	s13, [r3]
 80028be:	4b6b      	ldr	r3, [pc, #428]	; (8002a6c <MadgwickAHRSupdateIMU+0x76c>)
 80028c0:	edd3 7a00 	vldr	s15, [r3]
 80028c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80028cc:	eeb0 0a67 	vmov.f32	s0, s15
 80028d0:	f000 f944 	bl	8002b5c <invSqrt>
 80028d4:	ed87 0a17 	vstr	s0, [r7, #92]	; 0x5c
	q0 *= recipNorm;
 80028d8:	4b67      	ldr	r3, [pc, #412]	; (8002a78 <MadgwickAHRSupdateIMU+0x778>)
 80028da:	ed93 7a00 	vldr	s14, [r3]
 80028de:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80028e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028e6:	4b64      	ldr	r3, [pc, #400]	; (8002a78 <MadgwickAHRSupdateIMU+0x778>)
 80028e8:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 80028ec:	4b63      	ldr	r3, [pc, #396]	; (8002a7c <MadgwickAHRSupdateIMU+0x77c>)
 80028ee:	ed93 7a00 	vldr	s14, [r3]
 80028f2:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80028f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028fa:	4b60      	ldr	r3, [pc, #384]	; (8002a7c <MadgwickAHRSupdateIMU+0x77c>)
 80028fc:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8002900:	4b5f      	ldr	r3, [pc, #380]	; (8002a80 <MadgwickAHRSupdateIMU+0x780>)
 8002902:	ed93 7a00 	vldr	s14, [r3]
 8002906:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800290a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800290e:	4b5c      	ldr	r3, [pc, #368]	; (8002a80 <MadgwickAHRSupdateIMU+0x780>)
 8002910:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8002914:	4b55      	ldr	r3, [pc, #340]	; (8002a6c <MadgwickAHRSupdateIMU+0x76c>)
 8002916:	ed93 7a00 	vldr	s14, [r3]
 800291a:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 800291e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002922:	4b52      	ldr	r3, [pc, #328]	; (8002a6c <MadgwickAHRSupdateIMU+0x76c>)
 8002924:	edc3 7a00 	vstr	s15, [r3]

	//Roll, Pitch, Yaw System Conversion
	System_Roll  = atan2f(q0*q1 + q2*q3, 0.5f - q1*q1 - q2*q2);
 8002928:	4b53      	ldr	r3, [pc, #332]	; (8002a78 <MadgwickAHRSupdateIMU+0x778>)
 800292a:	ed93 7a00 	vldr	s14, [r3]
 800292e:	4b53      	ldr	r3, [pc, #332]	; (8002a7c <MadgwickAHRSupdateIMU+0x77c>)
 8002930:	edd3 7a00 	vldr	s15, [r3]
 8002934:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002938:	4b51      	ldr	r3, [pc, #324]	; (8002a80 <MadgwickAHRSupdateIMU+0x780>)
 800293a:	edd3 6a00 	vldr	s13, [r3]
 800293e:	4b4b      	ldr	r3, [pc, #300]	; (8002a6c <MadgwickAHRSupdateIMU+0x76c>)
 8002940:	edd3 7a00 	vldr	s15, [r3]
 8002944:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002948:	ee37 6a27 	vadd.f32	s12, s14, s15
 800294c:	4b4b      	ldr	r3, [pc, #300]	; (8002a7c <MadgwickAHRSupdateIMU+0x77c>)
 800294e:	ed93 7a00 	vldr	s14, [r3]
 8002952:	4b4a      	ldr	r3, [pc, #296]	; (8002a7c <MadgwickAHRSupdateIMU+0x77c>)
 8002954:	edd3 7a00 	vldr	s15, [r3]
 8002958:	ee67 7a27 	vmul.f32	s15, s14, s15
 800295c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002960:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002964:	4b46      	ldr	r3, [pc, #280]	; (8002a80 <MadgwickAHRSupdateIMU+0x780>)
 8002966:	edd3 6a00 	vldr	s13, [r3]
 800296a:	4b45      	ldr	r3, [pc, #276]	; (8002a80 <MadgwickAHRSupdateIMU+0x780>)
 800296c:	edd3 7a00 	vldr	s15, [r3]
 8002970:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002974:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002978:	eef0 0a67 	vmov.f32	s1, s15
 800297c:	eeb0 0a46 	vmov.f32	s0, s12
 8002980:	f011 f89e 	bl	8013ac0 <atan2f>
 8002984:	eef0 7a40 	vmov.f32	s15, s0
 8002988:	4b3e      	ldr	r3, [pc, #248]	; (8002a84 <MadgwickAHRSupdateIMU+0x784>)
 800298a:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch = asinf(-2.0f * (q1*q3 - q0*q2));
 800298e:	4b3b      	ldr	r3, [pc, #236]	; (8002a7c <MadgwickAHRSupdateIMU+0x77c>)
 8002990:	ed93 7a00 	vldr	s14, [r3]
 8002994:	4b35      	ldr	r3, [pc, #212]	; (8002a6c <MadgwickAHRSupdateIMU+0x76c>)
 8002996:	edd3 7a00 	vldr	s15, [r3]
 800299a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800299e:	4b36      	ldr	r3, [pc, #216]	; (8002a78 <MadgwickAHRSupdateIMU+0x778>)
 80029a0:	edd3 6a00 	vldr	s13, [r3]
 80029a4:	4b36      	ldr	r3, [pc, #216]	; (8002a80 <MadgwickAHRSupdateIMU+0x780>)
 80029a6:	edd3 7a00 	vldr	s15, [r3]
 80029aa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029b2:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 80029b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029ba:	eeb0 0a67 	vmov.f32	s0, s15
 80029be:	f011 f84d 	bl	8013a5c <asinf>
 80029c2:	eef0 7a40 	vmov.f32	s15, s0
 80029c6:	4b30      	ldr	r3, [pc, #192]	; (8002a88 <MadgwickAHRSupdateIMU+0x788>)
 80029c8:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw = atan2(2.0f * (q1*q2 + q0*q3),q0*q0 + q1*q1 - q2*q2 - q3*q3);
 80029cc:	4b2b      	ldr	r3, [pc, #172]	; (8002a7c <MadgwickAHRSupdateIMU+0x77c>)
 80029ce:	ed93 7a00 	vldr	s14, [r3]
 80029d2:	4b2b      	ldr	r3, [pc, #172]	; (8002a80 <MadgwickAHRSupdateIMU+0x780>)
 80029d4:	edd3 7a00 	vldr	s15, [r3]
 80029d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80029dc:	4b26      	ldr	r3, [pc, #152]	; (8002a78 <MadgwickAHRSupdateIMU+0x778>)
 80029de:	edd3 6a00 	vldr	s13, [r3]
 80029e2:	4b22      	ldr	r3, [pc, #136]	; (8002a6c <MadgwickAHRSupdateIMU+0x76c>)
 80029e4:	edd3 7a00 	vldr	s15, [r3]
 80029e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029f0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80029f4:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80029f8:	4b1f      	ldr	r3, [pc, #124]	; (8002a78 <MadgwickAHRSupdateIMU+0x778>)
 80029fa:	ed93 6a00 	vldr	s12, [r3]
 80029fe:	4b1e      	ldr	r3, [pc, #120]	; (8002a78 <MadgwickAHRSupdateIMU+0x778>)
 8002a00:	edd3 6a00 	vldr	s13, [r3]
 8002a04:	ee26 6a26 	vmul.f32	s12, s12, s13
 8002a08:	4b1c      	ldr	r3, [pc, #112]	; (8002a7c <MadgwickAHRSupdateIMU+0x77c>)
 8002a0a:	edd3 5a00 	vldr	s11, [r3]
 8002a0e:	4b1b      	ldr	r3, [pc, #108]	; (8002a7c <MadgwickAHRSupdateIMU+0x77c>)
 8002a10:	edd3 6a00 	vldr	s13, [r3]
 8002a14:	ee65 6aa6 	vmul.f32	s13, s11, s13
 8002a18:	ee36 6a26 	vadd.f32	s12, s12, s13
 8002a1c:	4b18      	ldr	r3, [pc, #96]	; (8002a80 <MadgwickAHRSupdateIMU+0x780>)
 8002a1e:	edd3 5a00 	vldr	s11, [r3]
 8002a22:	4b17      	ldr	r3, [pc, #92]	; (8002a80 <MadgwickAHRSupdateIMU+0x780>)
 8002a24:	edd3 6a00 	vldr	s13, [r3]
 8002a28:	ee65 6aa6 	vmul.f32	s13, s11, s13
 8002a2c:	ee36 6a66 	vsub.f32	s12, s12, s13
 8002a30:	4b0e      	ldr	r3, [pc, #56]	; (8002a6c <MadgwickAHRSupdateIMU+0x76c>)
 8002a32:	edd3 5a00 	vldr	s11, [r3]
 8002a36:	4b0d      	ldr	r3, [pc, #52]	; (8002a6c <MadgwickAHRSupdateIMU+0x76c>)
 8002a38:	edd3 6a00 	vldr	s13, [r3]
 8002a3c:	ee65 6aa6 	vmul.f32	s13, s11, s13
 8002a40:	ee76 6a66 	vsub.f32	s13, s12, s13
 8002a44:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002a48:	eeb0 1b46 	vmov.f64	d1, d6
 8002a4c:	eeb0 0b47 	vmov.f64	d0, d7
 8002a50:	f010 ffd6 	bl	8013a00 <atan2>
 8002a54:	eeb0 7b40 	vmov.f64	d7, d0
 8002a58:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002a5c:	4b0b      	ldr	r3, [pc, #44]	; (8002a8c <MadgwickAHRSupdateIMU+0x78c>)
 8002a5e:	edc3 7a00 	vstr	s15, [r3]

	System_Roll  *= 57.295779515f;
 8002a62:	4b08      	ldr	r3, [pc, #32]	; (8002a84 <MadgwickAHRSupdateIMU+0x784>)
 8002a64:	edd3 7a00 	vldr	s15, [r3]
 8002a68:	e014      	b.n	8002a94 <MadgwickAHRSupdateIMU+0x794>
 8002a6a:	bf00      	nop
 8002a6c:	2400021c 	.word	0x2400021c
 8002a70:	2400000c 	.word	0x2400000c
 8002a74:	3b03126f 	.word	0x3b03126f
 8002a78:	24000010 	.word	0x24000010
 8002a7c:	24000214 	.word	0x24000214
 8002a80:	24000218 	.word	0x24000218
 8002a84:	24000308 	.word	0x24000308
 8002a88:	2400030c 	.word	0x2400030c
 8002a8c:	24000304 	.word	0x24000304
 8002a90:	42652ee1 	.word	0x42652ee1
 8002a94:	ed1f 7a02 	vldr	s14, [pc, #-8]	; 8002a90 <MadgwickAHRSupdateIMU+0x790>
 8002a98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a9c:	4b27      	ldr	r3, [pc, #156]	; (8002b3c <MadgwickAHRSupdateIMU+0x83c>)
 8002a9e:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch *= 57.295779515f;
 8002aa2:	4b27      	ldr	r3, [pc, #156]	; (8002b40 <MadgwickAHRSupdateIMU+0x840>)
 8002aa4:	edd3 7a00 	vldr	s15, [r3]
 8002aa8:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002b44 <MadgwickAHRSupdateIMU+0x844>
 8002aac:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ab0:	4b23      	ldr	r3, [pc, #140]	; (8002b40 <MadgwickAHRSupdateIMU+0x840>)
 8002ab2:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw   *= 57.295779515f;
 8002ab6:	4b24      	ldr	r3, [pc, #144]	; (8002b48 <MadgwickAHRSupdateIMU+0x848>)
 8002ab8:	edd3 7a00 	vldr	s15, [r3]
 8002abc:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8002b44 <MadgwickAHRSupdateIMU+0x844>
 8002ac0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ac4:	4b20      	ldr	r3, [pc, #128]	; (8002b48 <MadgwickAHRSupdateIMU+0x848>)
 8002ac6:	edc3 7a00 	vstr	s15, [r3]

	System_Roll  -= System_Roll_Offset;
 8002aca:	4b1c      	ldr	r3, [pc, #112]	; (8002b3c <MadgwickAHRSupdateIMU+0x83c>)
 8002acc:	ed93 7a00 	vldr	s14, [r3]
 8002ad0:	4b1e      	ldr	r3, [pc, #120]	; (8002b4c <MadgwickAHRSupdateIMU+0x84c>)
 8002ad2:	edd3 7a00 	vldr	s15, [r3]
 8002ad6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ada:	4b18      	ldr	r3, [pc, #96]	; (8002b3c <MadgwickAHRSupdateIMU+0x83c>)
 8002adc:	edc3 7a00 	vstr	s15, [r3]
	System_Pitch -= System_Pitch_Offset;
 8002ae0:	4b17      	ldr	r3, [pc, #92]	; (8002b40 <MadgwickAHRSupdateIMU+0x840>)
 8002ae2:	ed93 7a00 	vldr	s14, [r3]
 8002ae6:	4b1a      	ldr	r3, [pc, #104]	; (8002b50 <MadgwickAHRSupdateIMU+0x850>)
 8002ae8:	edd3 7a00 	vldr	s15, [r3]
 8002aec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002af0:	4b13      	ldr	r3, [pc, #76]	; (8002b40 <MadgwickAHRSupdateIMU+0x840>)
 8002af2:	edc3 7a00 	vstr	s15, [r3]
	System_Yaw   -= System_Yaw_Offset;
 8002af6:	4b14      	ldr	r3, [pc, #80]	; (8002b48 <MadgwickAHRSupdateIMU+0x848>)
 8002af8:	ed93 7a00 	vldr	s14, [r3]
 8002afc:	4b15      	ldr	r3, [pc, #84]	; (8002b54 <MadgwickAHRSupdateIMU+0x854>)
 8002afe:	edd3 7a00 	vldr	s15, [r3]
 8002b02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b06:	4b10      	ldr	r3, [pc, #64]	; (8002b48 <MadgwickAHRSupdateIMU+0x848>)
 8002b08:	edc3 7a00 	vstr	s15, [r3]
	if(System_Yaw < 0)
 8002b0c:	4b0e      	ldr	r3, [pc, #56]	; (8002b48 <MadgwickAHRSupdateIMU+0x848>)
 8002b0e:	edd3 7a00 	vldr	s15, [r3]
 8002b12:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002b16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b1a:	d400      	bmi.n	8002b1e <MadgwickAHRSupdateIMU+0x81e>
	{
		System_Yaw = 360.0f + System_Yaw;
	}
}
 8002b1c:	e009      	b.n	8002b32 <MadgwickAHRSupdateIMU+0x832>
		System_Yaw = 360.0f + System_Yaw;
 8002b1e:	4b0a      	ldr	r3, [pc, #40]	; (8002b48 <MadgwickAHRSupdateIMU+0x848>)
 8002b20:	edd3 7a00 	vldr	s15, [r3]
 8002b24:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002b58 <MadgwickAHRSupdateIMU+0x858>
 8002b28:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002b2c:	4b06      	ldr	r3, [pc, #24]	; (8002b48 <MadgwickAHRSupdateIMU+0x848>)
 8002b2e:	edc3 7a00 	vstr	s15, [r3]
}
 8002b32:	bf00      	nop
 8002b34:	3770      	adds	r7, #112	; 0x70
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}
 8002b3a:	bf00      	nop
 8002b3c:	24000308 	.word	0x24000308
 8002b40:	2400030c 	.word	0x2400030c
 8002b44:	42652ee1 	.word	0x42652ee1
 8002b48:	24000304 	.word	0x24000304
 8002b4c:	24000220 	.word	0x24000220
 8002b50:	24000224 	.word	0x24000224
 8002b54:	24000228 	.word	0x24000228
 8002b58:	43b40000 	.word	0x43b40000

08002b5c <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8002b5c:	b480      	push	{r7}
 8002b5e:	b087      	sub	sp, #28
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8002b66:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b6a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002b6e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b72:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8002b7a:	f107 0310 	add.w	r3, r7, #16
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	105a      	asrs	r2, r3, #1
 8002b86:	4b12      	ldr	r3, [pc, #72]	; (8002bd0 <invSqrt+0x74>)
 8002b88:	1a9b      	subs	r3, r3, r2
 8002b8a:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8002b8c:	f107 030c 	add.w	r3, r7, #12
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8002b94:	ed97 7a04 	vldr	s14, [r7, #16]
 8002b98:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b9c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ba0:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ba4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ba8:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002bac:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002bb0:	edd7 7a04 	vldr	s15, [r7, #16]
 8002bb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bb8:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	ee07 3a90 	vmov	s15, r3
}
 8002bc2:	eeb0 0a67 	vmov.f32	s0, s15
 8002bc6:	371c      	adds	r7, #28
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr
 8002bd0:	5f3759df 	.word	0x5f3759df

08002bd4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char* p, int len)
{
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b084      	sub	sp, #16
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	60f8      	str	r0, [r7, #12]
 8002bdc:	60b9      	str	r1, [r7, #8]
 8002bde:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit_DMA(&huart1, p, len);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	461a      	mov	r2, r3
 8002be6:	68b9      	ldr	r1, [r7, #8]
 8002be8:	4803      	ldr	r0, [pc, #12]	; (8002bf8 <_write+0x24>)
 8002bea:	f00c fc9d 	bl	800f528 <HAL_UART_Transmit_DMA>
}
 8002bee:	bf00      	nop
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3710      	adds	r7, #16
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	24000510 	.word	0x24000510

08002bfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c00:	b088      	sub	sp, #32
 8002c02:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN 1 */
	MPU9250.Gx_Offset = 0.43;
 8002c04:	4bb9      	ldr	r3, [pc, #740]	; (8002eec <main+0x2f0>)
 8002c06:	4aba      	ldr	r2, [pc, #744]	; (8002ef0 <main+0x2f4>)
 8002c08:	629a      	str	r2, [r3, #40]	; 0x28
	MPU9250.Gy_Offset = -0.49;
 8002c0a:	4bb8      	ldr	r3, [pc, #736]	; (8002eec <main+0x2f0>)
 8002c0c:	4ab9      	ldr	r2, [pc, #740]	; (8002ef4 <main+0x2f8>)
 8002c0e:	62da      	str	r2, [r3, #44]	; 0x2c
	MPU9250.Gz_Offset = -1.40;
 8002c10:	4bb6      	ldr	r3, [pc, #728]	; (8002eec <main+0x2f0>)
 8002c12:	4ab9      	ldr	r2, [pc, #740]	; (8002ef8 <main+0x2fc>)
 8002c14:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c16:	f002 f96b 	bl	8004ef0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c1a:	f000 fa57 	bl	80030cc <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8002c1e:	f000 fad3 	bl	80031c8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c22:	f000 fd21 	bl	8003668 <MX_GPIO_Init>
  MX_DMA_Init();
 8002c26:	f000 fce7 	bl	80035f8 <MX_DMA_Init>
  MX_TIM7_Init();
 8002c2a:	f000 fc17 	bl	800345c <MX_TIM7_Init>
  MX_USART1_UART_Init();
 8002c2e:	f000 fc4b 	bl	80034c8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8002c32:	f000 fae5 	bl	8003200 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002c36:	f000 fb23 	bl	8003280 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8002c3a:	f000 fc91 	bl	8003560 <MX_USART2_UART_Init>
  MX_TIM3_Init();
 8002c3e:	f000 fb75 	bl	800332c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002c42:	2200      	movs	r2, #0
 8002c44:	2102      	movs	r1, #2
 8002c46:	48ad      	ldr	r0, [pc, #692]	; (8002efc <main+0x300>)
 8002c48:	f005 fb28 	bl	800829c <HAL_GPIO_WritePin>
  HAL_Delay(500);
 8002c4c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002c50:	f002 f9e0 	bl	8005014 <HAL_Delay>
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002c54:	2201      	movs	r2, #1
 8002c56:	2102      	movs	r1, #2
 8002c58:	48a8      	ldr	r0, [pc, #672]	; (8002efc <main+0x300>)
 8002c5a:	f005 fb1f 	bl	800829c <HAL_GPIO_WritePin>

  //General Timer HAL
  HAL_TIM_Base_Start_IT(&htim7);
 8002c5e:	48a8      	ldr	r0, [pc, #672]	; (8002f00 <main+0x304>)
 8002c60:	f00b f9d4 	bl	800e00c <HAL_TIM_Base_Start_IT>
  //General PWM LL
//  LL_TIM_EnableCounter(TIM7);
//  LL_TIM_EnableIT_UPDATE(TIM7);

  //USART Channels HAL
  HAL_UART_Receive_DMA(&huart1, &uart1_rx_data, 1); //FTDI
 8002c64:	2201      	movs	r2, #1
 8002c66:	49a7      	ldr	r1, [pc, #668]	; (8002f04 <main+0x308>)
 8002c68:	48a7      	ldr	r0, [pc, #668]	; (8002f08 <main+0x30c>)
 8002c6a:	f00c fcdd 	bl	800f628 <HAL_UART_Receive_DMA>
  HAL_UART_Receive_DMA(&huart2, &uart2_rx_data, 1); //Receiver
 8002c6e:	2201      	movs	r2, #1
 8002c70:	49a6      	ldr	r1, [pc, #664]	; (8002f0c <main+0x310>)
 8002c72:	48a7      	ldr	r0, [pc, #668]	; (8002f10 <main+0x314>)
 8002c74:	f00c fcd8 	bl	800f628 <HAL_UART_Receive_DMA>

	//Motor PWM HAL
	HAL_TIM_Base_Start_IT(&htim3);
 8002c78:	48a6      	ldr	r0, [pc, #664]	; (8002f14 <main+0x318>)
 8002c7a:	f00b f9c7 	bl	800e00c <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 8002c7e:	2100      	movs	r1, #0
 8002c80:	48a4      	ldr	r0, [pc, #656]	; (8002f14 <main+0x318>)
 8002c82:	f00b fa95 	bl	800e1b0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_2);
 8002c86:	2104      	movs	r1, #4
 8002c88:	48a2      	ldr	r0, [pc, #648]	; (8002f14 <main+0x318>)
 8002c8a:	f00b fa91 	bl	800e1b0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_3);
 8002c8e:	2108      	movs	r1, #8
 8002c90:	48a0      	ldr	r0, [pc, #640]	; (8002f14 <main+0x318>)
 8002c92:	f00b fa8d 	bl	800e1b0 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_4);
 8002c96:	210c      	movs	r1, #12
 8002c98:	489e      	ldr	r0, [pc, #632]	; (8002f14 <main+0x318>)
 8002c9a:	f00b fa89 	bl	800e1b0 <HAL_TIM_PWM_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	//Initialize MPU9250
	while(MPU9250_Init(&hi2c1, 3, 3, 3, 3) == 0)
 8002c9e:	e009      	b.n	8002cb4 <main+0xb8>
	{
		if(tim1_20ms_flag == 1)
 8002ca0:	4b9d      	ldr	r3, [pc, #628]	; (8002f18 <main+0x31c>)
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d105      	bne.n	8002cb4 <main+0xb8>
		{
			tim1_20ms_flag = 0;
 8002ca8:	4b9b      	ldr	r3, [pc, #620]	; (8002f18 <main+0x31c>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	701a      	strb	r2, [r3, #0]
			printf("MPU9250 Initialing \n");
 8002cae:	489b      	ldr	r0, [pc, #620]	; (8002f1c <main+0x320>)
 8002cb0:	f00e fea2 	bl	80119f8 <puts>
	while(MPU9250_Init(&hi2c1, 3, 3, 3, 3) == 0)
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	2303      	movs	r3, #3
 8002cba:	2203      	movs	r2, #3
 8002cbc:	2103      	movs	r1, #3
 8002cbe:	4898      	ldr	r0, [pc, #608]	; (8002f20 <main+0x324>)
 8002cc0:	f7fd fde6 	bl	8000890 <MPU9250_Init>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0ea      	beq.n	8002ca0 <main+0xa4>
		}
	}
	MPU9250_Bypass(&hi2c1);
 8002cca:	4895      	ldr	r0, [pc, #596]	; (8002f20 <main+0x324>)
 8002ccc:	f7fd fec8 	bl	8000a60 <MPU9250_Bypass>
	while(MPU9250_AK8963_Setup(&hi2c1, &MPU9250) == 0)
 8002cd0:	e009      	b.n	8002ce6 <main+0xea>
	{
		if(tim1_20ms_flag == 1)
 8002cd2:	4b91      	ldr	r3, [pc, #580]	; (8002f18 <main+0x31c>)
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	2b01      	cmp	r3, #1
 8002cd8:	d105      	bne.n	8002ce6 <main+0xea>
		{
			tim1_20ms_flag = 0;
 8002cda:	4b8f      	ldr	r3, [pc, #572]	; (8002f18 <main+0x31c>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	701a      	strb	r2, [r3, #0]
			printf("AK8963 Initialing \n");
 8002ce0:	4890      	ldr	r0, [pc, #576]	; (8002f24 <main+0x328>)
 8002ce2:	f00e fe89 	bl	80119f8 <puts>
	while(MPU9250_AK8963_Setup(&hi2c1, &MPU9250) == 0)
 8002ce6:	4981      	ldr	r1, [pc, #516]	; (8002eec <main+0x2f0>)
 8002ce8:	488d      	ldr	r0, [pc, #564]	; (8002f20 <main+0x324>)
 8002cea:	f7fd ff39 	bl	8000b60 <MPU9250_AK8963_Setup>
 8002cee:	4603      	mov	r3, r0
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d0ee      	beq.n	8002cd2 <main+0xd6>
		}
	}
	MPU9250_Master(&hi2c1);
 8002cf4:	488a      	ldr	r0, [pc, #552]	; (8002f20 <main+0x324>)
 8002cf6:	f7fd fee1 	bl	8000abc <MPU9250_Master>
	MPU9250_Slave0_Enable(&hi2c1);
 8002cfa:	4889      	ldr	r0, [pc, #548]	; (8002f20 <main+0x324>)
 8002cfc:	f7fd ff86 	bl	8000c0c <MPU9250_Slave0_Enable>

	//Initialize MS5611

	//EEPROM
	W25qxx_Init();
 8002d00:	f001 fdc6 	bl	8004890 <W25qxx_Init>
	W25qxx_ReadSector(Mag_Calib, 0, 0, 12);
 8002d04:	230c      	movs	r3, #12
 8002d06:	2200      	movs	r2, #0
 8002d08:	2100      	movs	r1, #0
 8002d0a:	4887      	ldr	r0, [pc, #540]	; (8002f28 <main+0x32c>)
 8002d0c:	f002 f864 	bl	8004dd8 <W25qxx_ReadSector>
	MPU9250.Mx_Offset = *(float*)&Mag_Calib[0];
 8002d10:	4b85      	ldr	r3, [pc, #532]	; (8002f28 <main+0x32c>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a75      	ldr	r2, [pc, #468]	; (8002eec <main+0x2f0>)
 8002d16:	6653      	str	r3, [r2, #100]	; 0x64
	MPU9250.My_Offset = *(float*)&Mag_Calib[4];
 8002d18:	4b84      	ldr	r3, [pc, #528]	; (8002f2c <main+0x330>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a73      	ldr	r2, [pc, #460]	; (8002eec <main+0x2f0>)
 8002d1e:	6693      	str	r3, [r2, #104]	; 0x68
	MPU9250.Mz_Offset = *(float*)&Mag_Calib[8];
 8002d20:	4b83      	ldr	r3, [pc, #524]	; (8002f30 <main+0x334>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a71      	ldr	r2, [pc, #452]	; (8002eec <main+0x2f0>)
 8002d26:	66d3      	str	r3, [r2, #108]	; 0x6c

	//Receiver Check
	printf("Receiver Status Check \n"); HAL_Delay(10);
 8002d28:	4882      	ldr	r0, [pc, #520]	; (8002f34 <main+0x338>)
 8002d2a:	f00e fe65 	bl	80119f8 <puts>
 8002d2e:	200a      	movs	r0, #10
 8002d30:	f002 f970 	bl	8005014 <HAL_Delay>
	while(Is_iBus_Received(ibus_rx_cplt_flag) == 0)
 8002d34:	e011      	b.n	8002d5a <main+0x15e>
	{
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8002d36:	2201      	movs	r2, #1
 8002d38:	2102      	movs	r1, #2
 8002d3a:	4870      	ldr	r0, [pc, #448]	; (8002efc <main+0x300>)
 8002d3c:	f005 faae 	bl	800829c <HAL_GPIO_WritePin>
		HAL_Delay(500);
 8002d40:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002d44:	f002 f966 	bl	8005014 <HAL_Delay>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8002d48:	2200      	movs	r2, #0
 8002d4a:	2102      	movs	r1, #2
 8002d4c:	486b      	ldr	r0, [pc, #428]	; (8002efc <main+0x300>)
 8002d4e:	f005 faa5 	bl	800829c <HAL_GPIO_WritePin>
		HAL_Delay(500);
 8002d52:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002d56:	f002 f95d 	bl	8005014 <HAL_Delay>
	while(Is_iBus_Received(ibus_rx_cplt_flag) == 0)
 8002d5a:	4b77      	ldr	r3, [pc, #476]	; (8002f38 <main+0x33c>)
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f001 fb1e 	bl	80043a0 <Is_iBus_Received>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d0e5      	beq.n	8002d36 <main+0x13a>
//	{
//		HAL_Delay(500);
//		HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
//		HAL_GPIO_TogglePin(Buzzer_GPIO_Port, Buzzer_GPIO_Port);
//	}
	printf("Receiver OK \n"); HAL_Delay(10);
 8002d6a:	4874      	ldr	r0, [pc, #464]	; (8002f3c <main+0x340>)
 8002d6c:	f00e fe44 	bl	80119f8 <puts>
 8002d70:	200a      	movs	r0, #10
 8002d72:	f002 f94f 	bl	8005014 <HAL_Delay>

	//ESC Calibration
	if(iBus.SwB == 2000 && iBus.SwC == 2000)
 8002d76:	4b72      	ldr	r3, [pc, #456]	; (8002f40 <main+0x344>)
 8002d78:	895b      	ldrh	r3, [r3, #10]
 8002d7a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002d7e:	d111      	bne.n	8002da4 <main+0x1a8>
 8002d80:	4b6f      	ldr	r3, [pc, #444]	; (8002f40 <main+0x344>)
 8002d82:	899b      	ldrh	r3, [r3, #12]
 8002d84:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8002d88:	d10c      	bne.n	8002da4 <main+0x1a8>
	{
		ESC_Calibration();
 8002d8a:	f000 fdf7 	bl	800397c <ESC_Calibration>
		while(iBus.SwB != 1000) Is_iBus_Received(ibus_rx_cplt_flag);
 8002d8e:	e004      	b.n	8002d9a <main+0x19e>
 8002d90:	4b69      	ldr	r3, [pc, #420]	; (8002f38 <main+0x33c>)
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f001 fb03 	bl	80043a0 <Is_iBus_Received>
 8002d9a:	4b69      	ldr	r3, [pc, #420]	; (8002f40 <main+0x344>)
 8002d9c:	895b      	ldrh	r3, [r3, #10]
 8002d9e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002da2:	d1f5      	bne.n	8002d90 <main+0x194>
	}

	while (1)
	{
		Receive_Command();
 8002da4:	f001 fa84 	bl	80042b0 <Receive_Command>
		Compass_Calibration(mag_calibration_enable);
 8002da8:	4b66      	ldr	r3, [pc, #408]	; (8002f44 <main+0x348>)
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f000 fcf7 	bl	80037a0 <Compass_Calibration>

		Is_iBus_Received(ibus_rx_cplt_flag);
 8002db2:	4b61      	ldr	r3, [pc, #388]	; (8002f38 <main+0x33c>)
 8002db4:	781b      	ldrb	r3, [r3, #0]
 8002db6:	4618      	mov	r0, r3
 8002db8:	f001 faf2 	bl	80043a0 <Is_iBus_Received>

		//Read MPU9250 + Motor PID
		if(tim1_2ms_flag == 1)
 8002dbc:	4b62      	ldr	r3, [pc, #392]	; (8002f48 <main+0x34c>)
 8002dbe:	781b      	ldrb	r3, [r3, #0]
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d16b      	bne.n	8002e9c <main+0x2a0>
		{
			tim1_2ms_flag = 0;
 8002dc4:	4b60      	ldr	r3, [pc, #384]	; (8002f48 <main+0x34c>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	701a      	strb	r2, [r3, #0]
			MPU9250_Read_All(&hi2c1);
 8002dca:	4855      	ldr	r0, [pc, #340]	; (8002f20 <main+0x324>)
 8002dcc:	f7fd ff5e 	bl	8000c8c <MPU9250_Read_All>
			MPU9250_Parsing(&MPU9250);
 8002dd0:	4846      	ldr	r0, [pc, #280]	; (8002eec <main+0x2f0>)
 8002dd2:	f7fd ff71 	bl	8000cb8 <MPU9250_Parsing>
			MadgwickAHRSupdate(MPU9250.Gx_Rad, MPU9250.Gy_Rad, MPU9250.Gz_Rad, MPU9250.Ax, MPU9250.Ay, MPU9250.Az, MPU9250.Mx, MPU9250.My, MPU9250.Mz);
 8002dd6:	4b45      	ldr	r3, [pc, #276]	; (8002eec <main+0x2f0>)
 8002dd8:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8002ddc:	4b43      	ldr	r3, [pc, #268]	; (8002eec <main+0x2f0>)
 8002dde:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8002de2:	4b42      	ldr	r3, [pc, #264]	; (8002eec <main+0x2f0>)
 8002de4:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 8002de8:	4b40      	ldr	r3, [pc, #256]	; (8002eec <main+0x2f0>)
 8002dea:	ed93 6a02 	vldr	s12, [r3, #8]
 8002dee:	4b3f      	ldr	r3, [pc, #252]	; (8002eec <main+0x2f0>)
 8002df0:	edd3 5a03 	vldr	s11, [r3, #12]
 8002df4:	4b3d      	ldr	r3, [pc, #244]	; (8002eec <main+0x2f0>)
 8002df6:	ed93 5a04 	vldr	s10, [r3, #16]
 8002dfa:	4b3c      	ldr	r3, [pc, #240]	; (8002eec <main+0x2f0>)
 8002dfc:	edd3 4a1c 	vldr	s9, [r3, #112]	; 0x70
 8002e00:	4b3a      	ldr	r3, [pc, #232]	; (8002eec <main+0x2f0>)
 8002e02:	edd3 3a1d 	vldr	s7, [r3, #116]	; 0x74
 8002e06:	4b39      	ldr	r3, [pc, #228]	; (8002eec <main+0x2f0>)
 8002e08:	ed93 4a1e 	vldr	s8, [r3, #120]	; 0x78
 8002e0c:	eeb0 3a64 	vmov.f32	s6, s9
 8002e10:	eef0 2a45 	vmov.f32	s5, s10
 8002e14:	eeb0 2a65 	vmov.f32	s4, s11
 8002e18:	eef0 1a46 	vmov.f32	s3, s12
 8002e1c:	eeb0 1a66 	vmov.f32	s2, s13
 8002e20:	eef0 0a47 	vmov.f32	s1, s14
 8002e24:	eeb0 0a67 	vmov.f32	s0, s15
 8002e28:	f7fe fa5c 	bl	80012e4 <MadgwickAHRSupdate>

			TIM3->CCR1 = 10000 + (iBus.LV-1000)*10;
 8002e2c:	4b44      	ldr	r3, [pc, #272]	; (8002f40 <main+0x344>)
 8002e2e:	889b      	ldrh	r3, [r3, #4]
 8002e30:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 8002e34:	4613      	mov	r3, r2
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	4413      	add	r3, r2
 8002e3a:	005b      	lsls	r3, r3, #1
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	f242 7310 	movw	r3, #10000	; 0x2710
 8002e42:	4413      	add	r3, r2
 8002e44:	4a41      	ldr	r2, [pc, #260]	; (8002f4c <main+0x350>)
 8002e46:	6353      	str	r3, [r2, #52]	; 0x34
			TIM3->CCR2 = 10000 + (iBus.LV-1000)*10;
 8002e48:	4b3d      	ldr	r3, [pc, #244]	; (8002f40 <main+0x344>)
 8002e4a:	889b      	ldrh	r3, [r3, #4]
 8002e4c:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 8002e50:	4613      	mov	r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	4413      	add	r3, r2
 8002e56:	005b      	lsls	r3, r3, #1
 8002e58:	461a      	mov	r2, r3
 8002e5a:	f242 7310 	movw	r3, #10000	; 0x2710
 8002e5e:	4413      	add	r3, r2
 8002e60:	4a3a      	ldr	r2, [pc, #232]	; (8002f4c <main+0x350>)
 8002e62:	6393      	str	r3, [r2, #56]	; 0x38
			TIM3->CCR3 = 10000 + (iBus.LV-1000)*10;
 8002e64:	4b36      	ldr	r3, [pc, #216]	; (8002f40 <main+0x344>)
 8002e66:	889b      	ldrh	r3, [r3, #4]
 8002e68:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 8002e6c:	4613      	mov	r3, r2
 8002e6e:	009b      	lsls	r3, r3, #2
 8002e70:	4413      	add	r3, r2
 8002e72:	005b      	lsls	r3, r3, #1
 8002e74:	461a      	mov	r2, r3
 8002e76:	f242 7310 	movw	r3, #10000	; 0x2710
 8002e7a:	4413      	add	r3, r2
 8002e7c:	4a33      	ldr	r2, [pc, #204]	; (8002f4c <main+0x350>)
 8002e7e:	63d3      	str	r3, [r2, #60]	; 0x3c
			TIM3->CCR4 = 10000 + (iBus.LV-1000)*10;
 8002e80:	4b2f      	ldr	r3, [pc, #188]	; (8002f40 <main+0x344>)
 8002e82:	889b      	ldrh	r3, [r3, #4]
 8002e84:	f5a3 727a 	sub.w	r2, r3, #1000	; 0x3e8
 8002e88:	4613      	mov	r3, r2
 8002e8a:	009b      	lsls	r3, r3, #2
 8002e8c:	4413      	add	r3, r2
 8002e8e:	005b      	lsls	r3, r3, #1
 8002e90:	461a      	mov	r2, r3
 8002e92:	f242 7310 	movw	r3, #10000	; 0x2710
 8002e96:	4413      	add	r3, r2
 8002e98:	4a2c      	ldr	r2, [pc, #176]	; (8002f4c <main+0x350>)
 8002e9a:	6413      	str	r3, [r2, #64]	; 0x40
		}

		//Print According to the Input
		if(tim1_20ms_flag == 1)
 8002e9c:	4b1e      	ldr	r3, [pc, #120]	; (8002f18 <main+0x31c>)
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	f040 80ff 	bne.w	80030a4 <main+0x4a8>
		{
			tim1_20ms_flag = 0;
 8002ea6:	4b1c      	ldr	r3, [pc, #112]	; (8002f18 <main+0x31c>)
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	701a      	strb	r2, [r3, #0]
//			printf("%.2f \t %.2f \t %.2f \t \n", System_Roll, System_Pitch, System_Yaw);

			switch(print_mode)
 8002eac:	4b28      	ldr	r3, [pc, #160]	; (8002f50 <main+0x354>)
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	3b01      	subs	r3, #1
 8002eb2:	2b0a      	cmp	r3, #10
 8002eb4:	f200 80f8 	bhi.w	80030a8 <main+0x4ac>
 8002eb8:	a201      	add	r2, pc, #4	; (adr r2, 8002ec0 <main+0x2c4>)
 8002eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ebe:	bf00      	nop
 8002ec0:	08002f55 	.word	0x08002f55
 8002ec4:	080030a9 	.word	0x080030a9
 8002ec8:	08002f87 	.word	0x08002f87
 8002ecc:	08002fb9 	.word	0x08002fb9
 8002ed0:	08002feb 	.word	0x08002feb
 8002ed4:	0800301d 	.word	0x0800301d
 8002ed8:	080030a9 	.word	0x080030a9
 8002edc:	080030a9 	.word	0x080030a9
 8002ee0:	080030a9 	.word	0x080030a9
 8002ee4:	080030a9 	.word	0x080030a9
 8002ee8:	0800304f 	.word	0x0800304f
 8002eec:	24000270 	.word	0x24000270
 8002ef0:	3edc28f6 	.word	0x3edc28f6
 8002ef4:	befae148 	.word	0xbefae148
 8002ef8:	bfb33333 	.word	0xbfb33333
 8002efc:	58020000 	.word	0x58020000
 8002f00:	2400073c 	.word	0x2400073c
 8002f04:	24000232 	.word	0x24000232
 8002f08:	24000510 	.word	0x24000510
 8002f0c:	24000234 	.word	0x24000234
 8002f10:	240006a0 	.word	0x240006a0
 8002f14:	240003d4 	.word	0x240003d4
 8002f18:	24000230 	.word	0x24000230
 8002f1c:	08014368 	.word	0x08014368
 8002f20:	24000388 	.word	0x24000388
 8002f24:	0801437c 	.word	0x0801437c
 8002f28:	24000730 	.word	0x24000730
 8002f2c:	24000734 	.word	0x24000734
 8002f30:	24000738 	.word	0x24000738
 8002f34:	08014390 	.word	0x08014390
 8002f38:	24000235 	.word	0x24000235
 8002f3c:	080143a8 	.word	0x080143a8
 8002f40:	24000254 	.word	0x24000254
 8002f44:	2400022d 	.word	0x2400022d
 8002f48:	2400022e 	.word	0x2400022e
 8002f4c:	40000400 	.word	0x40000400
 8002f50:	2400022c 	.word	0x2400022c
			{
			case 1: printf("%.2f \t %.2f \t %.2f \t \n", System_Roll, System_Pitch, System_Yaw); break; //Roll, Pitch, Yaw
 8002f54:	4b55      	ldr	r3, [pc, #340]	; (80030ac <main+0x4b0>)
 8002f56:	edd3 7a00 	vldr	s15, [r3]
 8002f5a:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8002f5e:	4b54      	ldr	r3, [pc, #336]	; (80030b0 <main+0x4b4>)
 8002f60:	edd3 7a00 	vldr	s15, [r3]
 8002f64:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002f68:	4b52      	ldr	r3, [pc, #328]	; (80030b4 <main+0x4b8>)
 8002f6a:	edd3 6a00 	vldr	s13, [r3]
 8002f6e:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002f72:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002f76:	ed8d 7b00 	vstr	d7, [sp]
 8002f7a:	ec53 2b15 	vmov	r2, r3, d5
 8002f7e:	484e      	ldr	r0, [pc, #312]	; (80030b8 <main+0x4bc>)
 8002f80:	f00e fcb4 	bl	80118ec <iprintf>
 8002f84:	e091      	b.n	80030aa <main+0x4ae>
			case 2: /* printf("%.2f \t %.2f \t \m", Alt, Alt_Filt); */ break; //Alt Raw, Alt Filt
			case 3: printf("%.2f \t %.2f \t %.2f \t \n", MPU9250.Gx, MPU9250.Gy, MPU9250.Gz); break; //Gyro
 8002f86:	4b4d      	ldr	r3, [pc, #308]	; (80030bc <main+0x4c0>)
 8002f88:	edd3 7a07 	vldr	s15, [r3, #28]
 8002f8c:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8002f90:	4b4a      	ldr	r3, [pc, #296]	; (80030bc <main+0x4c0>)
 8002f92:	edd3 7a08 	vldr	s15, [r3, #32]
 8002f96:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002f9a:	4b48      	ldr	r3, [pc, #288]	; (80030bc <main+0x4c0>)
 8002f9c:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8002fa0:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002fa4:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002fa8:	ed8d 7b00 	vstr	d7, [sp]
 8002fac:	ec53 2b15 	vmov	r2, r3, d5
 8002fb0:	4841      	ldr	r0, [pc, #260]	; (80030b8 <main+0x4bc>)
 8002fb2:	f00e fc9b 	bl	80118ec <iprintf>
 8002fb6:	e078      	b.n	80030aa <main+0x4ae>
			case 4: printf("%.2f \t %.2f \t %.2f \t \n", MPU9250.Ax, MPU9250.Ay, MPU9250.Az); break; //Accel
 8002fb8:	4b40      	ldr	r3, [pc, #256]	; (80030bc <main+0x4c0>)
 8002fba:	edd3 7a02 	vldr	s15, [r3, #8]
 8002fbe:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8002fc2:	4b3e      	ldr	r3, [pc, #248]	; (80030bc <main+0x4c0>)
 8002fc4:	edd3 7a03 	vldr	s15, [r3, #12]
 8002fc8:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002fcc:	4b3b      	ldr	r3, [pc, #236]	; (80030bc <main+0x4c0>)
 8002fce:	edd3 6a04 	vldr	s13, [r3, #16]
 8002fd2:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8002fd6:	ed8d 6b02 	vstr	d6, [sp, #8]
 8002fda:	ed8d 7b00 	vstr	d7, [sp]
 8002fde:	ec53 2b15 	vmov	r2, r3, d5
 8002fe2:	4835      	ldr	r0, [pc, #212]	; (80030b8 <main+0x4bc>)
 8002fe4:	f00e fc82 	bl	80118ec <iprintf>
 8002fe8:	e05f      	b.n	80030aa <main+0x4ae>
			case 5: printf("%.2f \t %.2f \t %.2f \t \n", MPU9250.Mx, MPU9250.My, MPU9250.Mz); break; //Mag
 8002fea:	4b34      	ldr	r3, [pc, #208]	; (80030bc <main+0x4c0>)
 8002fec:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8002ff0:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8002ff4:	4b31      	ldr	r3, [pc, #196]	; (80030bc <main+0x4c0>)
 8002ff6:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8002ffa:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8002ffe:	4b2f      	ldr	r3, [pc, #188]	; (80030bc <main+0x4c0>)
 8003000:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 8003004:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 8003008:	ed8d 6b02 	vstr	d6, [sp, #8]
 800300c:	ed8d 7b00 	vstr	d7, [sp]
 8003010:	ec53 2b15 	vmov	r2, r3, d5
 8003014:	4828      	ldr	r0, [pc, #160]	; (80030b8 <main+0x4bc>)
 8003016:	f00e fc69 	bl	80118ec <iprintf>
 800301a:	e046      	b.n	80030aa <main+0x4ae>
			case 6: printf("%f \t %f \t %f \t \n", MPU9250.Mx_Offset, MPU9250.My_Offset, MPU9250.Mz_Offset); break; //Mag_Offset
 800301c:	4b27      	ldr	r3, [pc, #156]	; (80030bc <main+0x4c0>)
 800301e:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8003022:	eeb7 5ae7 	vcvt.f64.f32	d5, s15
 8003026:	4b25      	ldr	r3, [pc, #148]	; (80030bc <main+0x4c0>)
 8003028:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800302c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8003030:	4b22      	ldr	r3, [pc, #136]	; (80030bc <main+0x4c0>)
 8003032:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 8003036:	eeb7 6ae6 	vcvt.f64.f32	d6, s13
 800303a:	ed8d 6b02 	vstr	d6, [sp, #8]
 800303e:	ed8d 7b00 	vstr	d7, [sp]
 8003042:	ec53 2b15 	vmov	r2, r3, d5
 8003046:	481e      	ldr	r0, [pc, #120]	; (80030c0 <main+0x4c4>)
 8003048:	f00e fc50 	bl	80118ec <iprintf>
 800304c:	e02d      	b.n	80030aa <main+0x4ae>
			case 11: printf("%d %d %d %d %d %d %d %d %d %d \n", iBus.RH, iBus.RV, iBus.LV, iBus.LH, iBus.SwA, iBus.SwB, iBus.VrA, iBus.VrB, iBus.SwC, iBus.SwD); break; //Mag_Offset
 800304e:	4b1d      	ldr	r3, [pc, #116]	; (80030c4 <main+0x4c8>)
 8003050:	881b      	ldrh	r3, [r3, #0]
 8003052:	469c      	mov	ip, r3
 8003054:	4b1b      	ldr	r3, [pc, #108]	; (80030c4 <main+0x4c8>)
 8003056:	885b      	ldrh	r3, [r3, #2]
 8003058:	469e      	mov	lr, r3
 800305a:	4b1a      	ldr	r3, [pc, #104]	; (80030c4 <main+0x4c8>)
 800305c:	889b      	ldrh	r3, [r3, #4]
 800305e:	4698      	mov	r8, r3
 8003060:	4b18      	ldr	r3, [pc, #96]	; (80030c4 <main+0x4c8>)
 8003062:	88db      	ldrh	r3, [r3, #6]
 8003064:	461a      	mov	r2, r3
 8003066:	4b17      	ldr	r3, [pc, #92]	; (80030c4 <main+0x4c8>)
 8003068:	891b      	ldrh	r3, [r3, #8]
 800306a:	4619      	mov	r1, r3
 800306c:	4b15      	ldr	r3, [pc, #84]	; (80030c4 <main+0x4c8>)
 800306e:	895b      	ldrh	r3, [r3, #10]
 8003070:	4618      	mov	r0, r3
 8003072:	4b14      	ldr	r3, [pc, #80]	; (80030c4 <main+0x4c8>)
 8003074:	8a1b      	ldrh	r3, [r3, #16]
 8003076:	461c      	mov	r4, r3
 8003078:	4b12      	ldr	r3, [pc, #72]	; (80030c4 <main+0x4c8>)
 800307a:	8a5b      	ldrh	r3, [r3, #18]
 800307c:	461d      	mov	r5, r3
 800307e:	4b11      	ldr	r3, [pc, #68]	; (80030c4 <main+0x4c8>)
 8003080:	899b      	ldrh	r3, [r3, #12]
 8003082:	461e      	mov	r6, r3
 8003084:	4b0f      	ldr	r3, [pc, #60]	; (80030c4 <main+0x4c8>)
 8003086:	89db      	ldrh	r3, [r3, #14]
 8003088:	9306      	str	r3, [sp, #24]
 800308a:	9605      	str	r6, [sp, #20]
 800308c:	9504      	str	r5, [sp, #16]
 800308e:	9403      	str	r4, [sp, #12]
 8003090:	9002      	str	r0, [sp, #8]
 8003092:	9101      	str	r1, [sp, #4]
 8003094:	9200      	str	r2, [sp, #0]
 8003096:	4643      	mov	r3, r8
 8003098:	4672      	mov	r2, lr
 800309a:	4661      	mov	r1, ip
 800309c:	480a      	ldr	r0, [pc, #40]	; (80030c8 <main+0x4cc>)
 800309e:	f00e fc25 	bl	80118ec <iprintf>
 80030a2:	e002      	b.n	80030aa <main+0x4ae>
			default: break;
			}
		}
 80030a4:	bf00      	nop
 80030a6:	e67d      	b.n	8002da4 <main+0x1a8>
			default: break;
 80030a8:	bf00      	nop
	{
 80030aa:	e67b      	b.n	8002da4 <main+0x1a8>
 80030ac:	24000308 	.word	0x24000308
 80030b0:	2400030c 	.word	0x2400030c
 80030b4:	24000304 	.word	0x24000304
 80030b8:	080143b8 	.word	0x080143b8
 80030bc:	24000270 	.word	0x24000270
 80030c0:	080143d0 	.word	0x080143d0
 80030c4:	24000254 	.word	0x24000254
 80030c8:	080143e4 	.word	0x080143e4

080030cc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b09c      	sub	sp, #112	; 0x70
 80030d0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80030d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80030d6:	224c      	movs	r2, #76	; 0x4c
 80030d8:	2100      	movs	r1, #0
 80030da:	4618      	mov	r0, r3
 80030dc:	f00d ffbc 	bl	8011058 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80030e0:	1d3b      	adds	r3, r7, #4
 80030e2:	2220      	movs	r2, #32
 80030e4:	2100      	movs	r1, #0
 80030e6:	4618      	mov	r0, r3
 80030e8:	f00d ffb6 	bl	8011058 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80030ec:	2002      	movs	r0, #2
 80030ee:	f007 fb43 	bl	800a778 <HAL_PWREx_ConfigSupply>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 80030f2:	2300      	movs	r3, #0
 80030f4:	603b      	str	r3, [r7, #0]
 80030f6:	4b32      	ldr	r3, [pc, #200]	; (80031c0 <SystemClock_Config+0xf4>)
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	4a31      	ldr	r2, [pc, #196]	; (80031c0 <SystemClock_Config+0xf4>)
 80030fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003100:	6193      	str	r3, [r2, #24]
 8003102:	4b2f      	ldr	r3, [pc, #188]	; (80031c0 <SystemClock_Config+0xf4>)
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800310a:	603b      	str	r3, [r7, #0]
 800310c:	4b2d      	ldr	r3, [pc, #180]	; (80031c4 <SystemClock_Config+0xf8>)
 800310e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003110:	4a2c      	ldr	r2, [pc, #176]	; (80031c4 <SystemClock_Config+0xf8>)
 8003112:	f043 0301 	orr.w	r3, r3, #1
 8003116:	62d3      	str	r3, [r2, #44]	; 0x2c
 8003118:	4b2a      	ldr	r3, [pc, #168]	; (80031c4 <SystemClock_Config+0xf8>)
 800311a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800311c:	f003 0301 	and.w	r3, r3, #1
 8003120:	603b      	str	r3, [r7, #0]
 8003122:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003124:	bf00      	nop
 8003126:	4b26      	ldr	r3, [pc, #152]	; (80031c0 <SystemClock_Config+0xf4>)
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800312e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003132:	d1f8      	bne.n	8003126 <SystemClock_Config+0x5a>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8003134:	2303      	movs	r3, #3
 8003136:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003138:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800313c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 800313e:	2301      	movs	r3, #1
 8003140:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003142:	2340      	movs	r3, #64	; 0x40
 8003144:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003146:	2302      	movs	r3, #2
 8003148:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800314a:	2302      	movs	r3, #2
 800314c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 800314e:	2305      	movs	r3, #5
 8003150:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 192;
 8003152:	23c0      	movs	r3, #192	; 0xc0
 8003154:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8003156:	2302      	movs	r3, #2
 8003158:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800315a:	2302      	movs	r3, #2
 800315c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800315e:	2302      	movs	r3, #2
 8003160:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
 8003162:	2308      	movs	r3, #8
 8003164:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8003166:	2300      	movs	r3, #0
 8003168:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800316a:	2300      	movs	r3, #0
 800316c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800316e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003172:	4618      	mov	r0, r3
 8003174:	f007 fb3a 	bl	800a7ec <HAL_RCC_OscConfig>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d001      	beq.n	8003182 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 800317e:	f000 fc2b 	bl	80039d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003182:	233f      	movs	r3, #63	; 0x3f
 8003184:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003186:	2303      	movs	r3, #3
 8003188:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800318a:	2300      	movs	r3, #0
 800318c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800318e:	2308      	movs	r3, #8
 8003190:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8003192:	2340      	movs	r3, #64	; 0x40
 8003194:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8003196:	2340      	movs	r3, #64	; 0x40
 8003198:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 800319a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800319e:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 80031a0:	2340      	movs	r3, #64	; 0x40
 80031a2:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80031a4:	1d3b      	adds	r3, r7, #4
 80031a6:	2104      	movs	r1, #4
 80031a8:	4618      	mov	r0, r3
 80031aa:	f007 ff2f 	bl	800b00c <HAL_RCC_ClockConfig>
 80031ae:	4603      	mov	r3, r0
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d001      	beq.n	80031b8 <SystemClock_Config+0xec>
  {
    Error_Handler();
 80031b4:	f000 fc10 	bl	80039d8 <Error_Handler>
  }
}
 80031b8:	bf00      	nop
 80031ba:	3770      	adds	r7, #112	; 0x70
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	58024800 	.word	0x58024800
 80031c4:	58000400 	.word	0x58000400

080031c8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b0b0      	sub	sp, #192	; 0xc0
 80031cc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80031ce:	1d3b      	adds	r3, r7, #4
 80031d0:	22bc      	movs	r2, #188	; 0xbc
 80031d2:	2100      	movs	r1, #0
 80031d4:	4618      	mov	r0, r3
 80031d6:	f00d ff3f 	bl	8011058 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CKPER;
 80031da:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80031de:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.CkperClockSelection = RCC_CLKPSOURCE_HSI;
 80031e0:	2300      	movs	r3, #0
 80031e2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031e4:	1d3b      	adds	r3, r7, #4
 80031e6:	4618      	mov	r0, r3
 80031e8:	f008 fa9c 	bl	800b724 <HAL_RCCEx_PeriphCLKConfig>
 80031ec:	4603      	mov	r3, r0
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d001      	beq.n	80031f6 <PeriphCommonClock_Config+0x2e>
  {
    Error_Handler();
 80031f2:	f000 fbf1 	bl	80039d8 <Error_Handler>
  }
}
 80031f6:	bf00      	nop
 80031f8:	37c0      	adds	r7, #192	; 0xc0
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bd80      	pop	{r7, pc}
	...

08003200 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003204:	4b1b      	ldr	r3, [pc, #108]	; (8003274 <MX_I2C1_Init+0x74>)
 8003206:	4a1c      	ldr	r2, [pc, #112]	; (8003278 <MX_I2C1_Init+0x78>)
 8003208:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 800320a:	4b1a      	ldr	r3, [pc, #104]	; (8003274 <MX_I2C1_Init+0x74>)
 800320c:	4a1b      	ldr	r2, [pc, #108]	; (800327c <MX_I2C1_Init+0x7c>)
 800320e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8003210:	4b18      	ldr	r3, [pc, #96]	; (8003274 <MX_I2C1_Init+0x74>)
 8003212:	2200      	movs	r2, #0
 8003214:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003216:	4b17      	ldr	r3, [pc, #92]	; (8003274 <MX_I2C1_Init+0x74>)
 8003218:	2201      	movs	r2, #1
 800321a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800321c:	4b15      	ldr	r3, [pc, #84]	; (8003274 <MX_I2C1_Init+0x74>)
 800321e:	2200      	movs	r2, #0
 8003220:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8003222:	4b14      	ldr	r3, [pc, #80]	; (8003274 <MX_I2C1_Init+0x74>)
 8003224:	2200      	movs	r2, #0
 8003226:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8003228:	4b12      	ldr	r3, [pc, #72]	; (8003274 <MX_I2C1_Init+0x74>)
 800322a:	2200      	movs	r2, #0
 800322c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800322e:	4b11      	ldr	r3, [pc, #68]	; (8003274 <MX_I2C1_Init+0x74>)
 8003230:	2200      	movs	r2, #0
 8003232:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003234:	4b0f      	ldr	r3, [pc, #60]	; (8003274 <MX_I2C1_Init+0x74>)
 8003236:	2200      	movs	r2, #0
 8003238:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800323a:	480e      	ldr	r0, [pc, #56]	; (8003274 <MX_I2C1_Init+0x74>)
 800323c:	f005 f848 	bl	80082d0 <HAL_I2C_Init>
 8003240:	4603      	mov	r3, r0
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8003246:	f000 fbc7 	bl	80039d8 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800324a:	2100      	movs	r1, #0
 800324c:	4809      	ldr	r0, [pc, #36]	; (8003274 <MX_I2C1_Init+0x74>)
 800324e:	f007 f9fb 	bl	800a648 <HAL_I2CEx_ConfigAnalogFilter>
 8003252:	4603      	mov	r3, r0
 8003254:	2b00      	cmp	r3, #0
 8003256:	d001      	beq.n	800325c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8003258:	f000 fbbe 	bl	80039d8 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800325c:	2100      	movs	r1, #0
 800325e:	4805      	ldr	r0, [pc, #20]	; (8003274 <MX_I2C1_Init+0x74>)
 8003260:	f007 fa3d 	bl	800a6de <HAL_I2CEx_ConfigDigitalFilter>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d001      	beq.n	800326e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800326a:	f000 fbb5 	bl	80039d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800326e:	bf00      	nop
 8003270:	bd80      	pop	{r7, pc}
 8003272:	bf00      	nop
 8003274:	24000388 	.word	0x24000388
 8003278:	40005400 	.word	0x40005400
 800327c:	00b03fdb 	.word	0x00b03fdb

08003280 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003284:	4b27      	ldr	r3, [pc, #156]	; (8003324 <MX_SPI1_Init+0xa4>)
 8003286:	4a28      	ldr	r2, [pc, #160]	; (8003328 <MX_SPI1_Init+0xa8>)
 8003288:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800328a:	4b26      	ldr	r3, [pc, #152]	; (8003324 <MX_SPI1_Init+0xa4>)
 800328c:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8003290:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003292:	4b24      	ldr	r3, [pc, #144]	; (8003324 <MX_SPI1_Init+0xa4>)
 8003294:	2200      	movs	r2, #0
 8003296:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003298:	4b22      	ldr	r3, [pc, #136]	; (8003324 <MX_SPI1_Init+0xa4>)
 800329a:	2207      	movs	r2, #7
 800329c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800329e:	4b21      	ldr	r3, [pc, #132]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032a0:	2200      	movs	r2, #0
 80032a2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80032a4:	4b1f      	ldr	r3, [pc, #124]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032a6:	2200      	movs	r2, #0
 80032a8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80032aa:	4b1e      	ldr	r3, [pc, #120]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032ac:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80032b0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80032b2:	4b1c      	ldr	r3, [pc, #112]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032b4:	f04f 5240 	mov.w	r2, #805306368	; 0x30000000
 80032b8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80032ba:	4b1a      	ldr	r3, [pc, #104]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032bc:	2200      	movs	r2, #0
 80032be:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80032c0:	4b18      	ldr	r3, [pc, #96]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032c2:	2200      	movs	r2, #0
 80032c4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80032c6:	4b17      	ldr	r3, [pc, #92]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 0x0;
 80032cc:	4b15      	ldr	r3, [pc, #84]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032ce:	2200      	movs	r2, #0
 80032d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80032d2:	4b14      	ldr	r3, [pc, #80]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80032d8:	635a      	str	r2, [r3, #52]	; 0x34
  hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80032da:	4b12      	ldr	r3, [pc, #72]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032dc:	2200      	movs	r2, #0
 80032de:	639a      	str	r2, [r3, #56]	; 0x38
  hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80032e0:	4b10      	ldr	r3, [pc, #64]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032e2:	2200      	movs	r2, #0
 80032e4:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80032e6:	4b0f      	ldr	r3, [pc, #60]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	641a      	str	r2, [r3, #64]	; 0x40
  hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80032ec:	4b0d      	ldr	r3, [pc, #52]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032ee:	2200      	movs	r2, #0
 80032f0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80032f2:	4b0c      	ldr	r3, [pc, #48]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	649a      	str	r2, [r3, #72]	; 0x48
  hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80032f8:	4b0a      	ldr	r3, [pc, #40]	; (8003324 <MX_SPI1_Init+0xa4>)
 80032fa:	2200      	movs	r2, #0
 80032fc:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80032fe:	4b09      	ldr	r3, [pc, #36]	; (8003324 <MX_SPI1_Init+0xa4>)
 8003300:	2200      	movs	r2, #0
 8003302:	651a      	str	r2, [r3, #80]	; 0x50
  hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 8003304:	4b07      	ldr	r3, [pc, #28]	; (8003324 <MX_SPI1_Init+0xa4>)
 8003306:	2200      	movs	r2, #0
 8003308:	655a      	str	r2, [r3, #84]	; 0x54
  hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 800330a:	4b06      	ldr	r3, [pc, #24]	; (8003324 <MX_SPI1_Init+0xa4>)
 800330c:	2200      	movs	r2, #0
 800330e:	659a      	str	r2, [r3, #88]	; 0x58
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003310:	4804      	ldr	r0, [pc, #16]	; (8003324 <MX_SPI1_Init+0xa4>)
 8003312:	f009 fd69 	bl	800cde8 <HAL_SPI_Init>
 8003316:	4603      	mov	r3, r0
 8003318:	2b00      	cmp	r3, #0
 800331a:	d001      	beq.n	8003320 <MX_SPI1_Init+0xa0>
  {
    Error_Handler();
 800331c:	f000 fb5c 	bl	80039d8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003320:	bf00      	nop
 8003322:	bd80      	pop	{r7, pc}
 8003324:	24000618 	.word	0x24000618
 8003328:	40013000 	.word	0x40013000

0800332c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	b08e      	sub	sp, #56	; 0x38
 8003330:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003332:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003336:	2200      	movs	r2, #0
 8003338:	601a      	str	r2, [r3, #0]
 800333a:	605a      	str	r2, [r3, #4]
 800333c:	609a      	str	r2, [r3, #8]
 800333e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003340:	f107 031c 	add.w	r3, r7, #28
 8003344:	2200      	movs	r2, #0
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	605a      	str	r2, [r3, #4]
 800334a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800334c:	463b      	mov	r3, r7
 800334e:	2200      	movs	r2, #0
 8003350:	601a      	str	r2, [r3, #0]
 8003352:	605a      	str	r2, [r3, #4]
 8003354:	609a      	str	r2, [r3, #8]
 8003356:	60da      	str	r2, [r3, #12]
 8003358:	611a      	str	r2, [r3, #16]
 800335a:	615a      	str	r2, [r3, #20]
 800335c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800335e:	4b3d      	ldr	r3, [pc, #244]	; (8003454 <MX_TIM3_Init+0x128>)
 8003360:	4a3d      	ldr	r2, [pc, #244]	; (8003458 <MX_TIM3_Init+0x12c>)
 8003362:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 23;
 8003364:	4b3b      	ldr	r3, [pc, #236]	; (8003454 <MX_TIM3_Init+0x128>)
 8003366:	2217      	movs	r2, #23
 8003368:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800336a:	4b3a      	ldr	r3, [pc, #232]	; (8003454 <MX_TIM3_Init+0x128>)
 800336c:	2200      	movs	r2, #0
 800336e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 19999;
 8003370:	4b38      	ldr	r3, [pc, #224]	; (8003454 <MX_TIM3_Init+0x128>)
 8003372:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8003376:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003378:	4b36      	ldr	r3, [pc, #216]	; (8003454 <MX_TIM3_Init+0x128>)
 800337a:	2200      	movs	r2, #0
 800337c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800337e:	4b35      	ldr	r3, [pc, #212]	; (8003454 <MX_TIM3_Init+0x128>)
 8003380:	2200      	movs	r2, #0
 8003382:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003384:	4833      	ldr	r0, [pc, #204]	; (8003454 <MX_TIM3_Init+0x128>)
 8003386:	f00a fdea 	bl	800df5e <HAL_TIM_Base_Init>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8003390:	f000 fb22 	bl	80039d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003394:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003398:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800339a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800339e:	4619      	mov	r1, r3
 80033a0:	482c      	ldr	r0, [pc, #176]	; (8003454 <MX_TIM3_Init+0x128>)
 80033a2:	f00b fa83 	bl	800e8ac <HAL_TIM_ConfigClockSource>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d001      	beq.n	80033b0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 80033ac:	f000 fb14 	bl	80039d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80033b0:	4828      	ldr	r0, [pc, #160]	; (8003454 <MX_TIM3_Init+0x128>)
 80033b2:	f00a fe9b 	bl	800e0ec <HAL_TIM_PWM_Init>
 80033b6:	4603      	mov	r3, r0
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d001      	beq.n	80033c0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80033bc:	f000 fb0c 	bl	80039d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033c0:	2300      	movs	r3, #0
 80033c2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033c4:	2300      	movs	r3, #0
 80033c6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80033c8:	f107 031c 	add.w	r3, r7, #28
 80033cc:	4619      	mov	r1, r3
 80033ce:	4821      	ldr	r0, [pc, #132]	; (8003454 <MX_TIM3_Init+0x128>)
 80033d0:	f00b ffb4 	bl	800f33c <HAL_TIMEx_MasterConfigSynchronization>
 80033d4:	4603      	mov	r3, r0
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d001      	beq.n	80033de <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80033da:	f000 fafd 	bl	80039d8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033de:	2360      	movs	r3, #96	; 0x60
 80033e0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80033e2:	2300      	movs	r3, #0
 80033e4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033e6:	2300      	movs	r3, #0
 80033e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033ea:	2300      	movs	r3, #0
 80033ec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033ee:	463b      	mov	r3, r7
 80033f0:	2200      	movs	r2, #0
 80033f2:	4619      	mov	r1, r3
 80033f4:	4817      	ldr	r0, [pc, #92]	; (8003454 <MX_TIM3_Init+0x128>)
 80033f6:	f00b f949 	bl	800e68c <HAL_TIM_PWM_ConfigChannel>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003400:	f000 faea 	bl	80039d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003404:	463b      	mov	r3, r7
 8003406:	2204      	movs	r2, #4
 8003408:	4619      	mov	r1, r3
 800340a:	4812      	ldr	r0, [pc, #72]	; (8003454 <MX_TIM3_Init+0x128>)
 800340c:	f00b f93e 	bl	800e68c <HAL_TIM_PWM_ConfigChannel>
 8003410:	4603      	mov	r3, r0
 8003412:	2b00      	cmp	r3, #0
 8003414:	d001      	beq.n	800341a <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8003416:	f000 fadf 	bl	80039d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800341a:	463b      	mov	r3, r7
 800341c:	2208      	movs	r2, #8
 800341e:	4619      	mov	r1, r3
 8003420:	480c      	ldr	r0, [pc, #48]	; (8003454 <MX_TIM3_Init+0x128>)
 8003422:	f00b f933 	bl	800e68c <HAL_TIM_PWM_ConfigChannel>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d001      	beq.n	8003430 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 800342c:	f000 fad4 	bl	80039d8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003430:	463b      	mov	r3, r7
 8003432:	220c      	movs	r2, #12
 8003434:	4619      	mov	r1, r3
 8003436:	4807      	ldr	r0, [pc, #28]	; (8003454 <MX_TIM3_Init+0x128>)
 8003438:	f00b f928 	bl	800e68c <HAL_TIM_PWM_ConfigChannel>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <MX_TIM3_Init+0x11a>
  {
    Error_Handler();
 8003442:	f000 fac9 	bl	80039d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003446:	4803      	ldr	r0, [pc, #12]	; (8003454 <MX_TIM3_Init+0x128>)
 8003448:	f000 fc32 	bl	8003cb0 <HAL_TIM_MspPostInit>

}
 800344c:	bf00      	nop
 800344e:	3738      	adds	r7, #56	; 0x38
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}
 8003454:	240003d4 	.word	0x240003d4
 8003458:	40000400 	.word	0x40000400

0800345c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003462:	1d3b      	adds	r3, r7, #4
 8003464:	2200      	movs	r2, #0
 8003466:	601a      	str	r2, [r3, #0]
 8003468:	605a      	str	r2, [r3, #4]
 800346a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800346c:	4b14      	ldr	r3, [pc, #80]	; (80034c0 <MX_TIM7_Init+0x64>)
 800346e:	4a15      	ldr	r2, [pc, #84]	; (80034c4 <MX_TIM7_Init+0x68>)
 8003470:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 39999;
 8003472:	4b13      	ldr	r3, [pc, #76]	; (80034c0 <MX_TIM7_Init+0x64>)
 8003474:	f649 423f 	movw	r2, #39999	; 0x9c3f
 8003478:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800347a:	4b11      	ldr	r3, [pc, #68]	; (80034c0 <MX_TIM7_Init+0x64>)
 800347c:	2200      	movs	r2, #0
 800347e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 5;
 8003480:	4b0f      	ldr	r3, [pc, #60]	; (80034c0 <MX_TIM7_Init+0x64>)
 8003482:	2205      	movs	r2, #5
 8003484:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003486:	4b0e      	ldr	r3, [pc, #56]	; (80034c0 <MX_TIM7_Init+0x64>)
 8003488:	2280      	movs	r2, #128	; 0x80
 800348a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800348c:	480c      	ldr	r0, [pc, #48]	; (80034c0 <MX_TIM7_Init+0x64>)
 800348e:	f00a fd66 	bl	800df5e <HAL_TIM_Base_Init>
 8003492:	4603      	mov	r3, r0
 8003494:	2b00      	cmp	r3, #0
 8003496:	d001      	beq.n	800349c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003498:	f000 fa9e 	bl	80039d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800349c:	2300      	movs	r3, #0
 800349e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034a0:	2300      	movs	r3, #0
 80034a2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80034a4:	1d3b      	adds	r3, r7, #4
 80034a6:	4619      	mov	r1, r3
 80034a8:	4805      	ldr	r0, [pc, #20]	; (80034c0 <MX_TIM7_Init+0x64>)
 80034aa:	f00b ff47 	bl	800f33c <HAL_TIMEx_MasterConfigSynchronization>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d001      	beq.n	80034b8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80034b4:	f000 fa90 	bl	80039d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80034b8:	bf00      	nop
 80034ba:	3710      	adds	r7, #16
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	2400073c 	.word	0x2400073c
 80034c4:	40001400 	.word	0x40001400

080034c8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80034cc:	4b22      	ldr	r3, [pc, #136]	; (8003558 <MX_USART1_UART_Init+0x90>)
 80034ce:	4a23      	ldr	r2, [pc, #140]	; (800355c <MX_USART1_UART_Init+0x94>)
 80034d0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80034d2:	4b21      	ldr	r3, [pc, #132]	; (8003558 <MX_USART1_UART_Init+0x90>)
 80034d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80034d8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80034da:	4b1f      	ldr	r3, [pc, #124]	; (8003558 <MX_USART1_UART_Init+0x90>)
 80034dc:	2200      	movs	r2, #0
 80034de:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80034e0:	4b1d      	ldr	r3, [pc, #116]	; (8003558 <MX_USART1_UART_Init+0x90>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80034e6:	4b1c      	ldr	r3, [pc, #112]	; (8003558 <MX_USART1_UART_Init+0x90>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80034ec:	4b1a      	ldr	r3, [pc, #104]	; (8003558 <MX_USART1_UART_Init+0x90>)
 80034ee:	220c      	movs	r2, #12
 80034f0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80034f2:	4b19      	ldr	r3, [pc, #100]	; (8003558 <MX_USART1_UART_Init+0x90>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80034f8:	4b17      	ldr	r3, [pc, #92]	; (8003558 <MX_USART1_UART_Init+0x90>)
 80034fa:	2200      	movs	r2, #0
 80034fc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80034fe:	4b16      	ldr	r3, [pc, #88]	; (8003558 <MX_USART1_UART_Init+0x90>)
 8003500:	2200      	movs	r2, #0
 8003502:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8003504:	4b14      	ldr	r3, [pc, #80]	; (8003558 <MX_USART1_UART_Init+0x90>)
 8003506:	2200      	movs	r2, #0
 8003508:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800350a:	4b13      	ldr	r3, [pc, #76]	; (8003558 <MX_USART1_UART_Init+0x90>)
 800350c:	2200      	movs	r2, #0
 800350e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003510:	4811      	ldr	r0, [pc, #68]	; (8003558 <MX_USART1_UART_Init+0x90>)
 8003512:	f00b ffb9 	bl	800f488 <HAL_UART_Init>
 8003516:	4603      	mov	r3, r0
 8003518:	2b00      	cmp	r3, #0
 800351a:	d001      	beq.n	8003520 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 800351c:	f000 fa5c 	bl	80039d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003520:	2100      	movs	r1, #0
 8003522:	480d      	ldr	r0, [pc, #52]	; (8003558 <MX_USART1_UART_Init+0x90>)
 8003524:	f00d fca4 	bl	8010e70 <HAL_UARTEx_SetTxFifoThreshold>
 8003528:	4603      	mov	r3, r0
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 800352e:	f000 fa53 	bl	80039d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003532:	2100      	movs	r1, #0
 8003534:	4808      	ldr	r0, [pc, #32]	; (8003558 <MX_USART1_UART_Init+0x90>)
 8003536:	f00d fcd9 	bl	8010eec <HAL_UARTEx_SetRxFifoThreshold>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d001      	beq.n	8003544 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8003540:	f000 fa4a 	bl	80039d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8003544:	4804      	ldr	r0, [pc, #16]	; (8003558 <MX_USART1_UART_Init+0x90>)
 8003546:	f00d fc5a 	bl	8010dfe <HAL_UARTEx_DisableFifoMode>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d001      	beq.n	8003554 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8003550:	f000 fa42 	bl	80039d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003554:	bf00      	nop
 8003556:	bd80      	pop	{r7, pc}
 8003558:	24000510 	.word	0x24000510
 800355c:	40011000 	.word	0x40011000

08003560 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003564:	4b22      	ldr	r3, [pc, #136]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 8003566:	4a23      	ldr	r2, [pc, #140]	; (80035f4 <MX_USART2_UART_Init+0x94>)
 8003568:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800356a:	4b21      	ldr	r3, [pc, #132]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 800356c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003570:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8003572:	4b1f      	ldr	r3, [pc, #124]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 8003574:	2200      	movs	r2, #0
 8003576:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003578:	4b1d      	ldr	r3, [pc, #116]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 800357a:	2200      	movs	r2, #0
 800357c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800357e:	4b1c      	ldr	r3, [pc, #112]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 8003580:	2200      	movs	r2, #0
 8003582:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003584:	4b1a      	ldr	r3, [pc, #104]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 8003586:	220c      	movs	r2, #12
 8003588:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800358a:	4b19      	ldr	r3, [pc, #100]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 800358c:	2200      	movs	r2, #0
 800358e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003590:	4b17      	ldr	r3, [pc, #92]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 8003592:	2200      	movs	r2, #0
 8003594:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003596:	4b16      	ldr	r3, [pc, #88]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 8003598:	2200      	movs	r2, #0
 800359a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800359c:	4b14      	ldr	r3, [pc, #80]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 800359e:	2200      	movs	r2, #0
 80035a0:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80035a2:	4b13      	ldr	r3, [pc, #76]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80035a8:	4811      	ldr	r0, [pc, #68]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 80035aa:	f00b ff6d 	bl	800f488 <HAL_UART_Init>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d001      	beq.n	80035b8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80035b4:	f000 fa10 	bl	80039d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80035b8:	2100      	movs	r1, #0
 80035ba:	480d      	ldr	r0, [pc, #52]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 80035bc:	f00d fc58 	bl	8010e70 <HAL_UARTEx_SetTxFifoThreshold>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80035c6:	f000 fa07 	bl	80039d8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80035ca:	2100      	movs	r1, #0
 80035cc:	4808      	ldr	r0, [pc, #32]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 80035ce:	f00d fc8d 	bl	8010eec <HAL_UARTEx_SetRxFifoThreshold>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80035d8:	f000 f9fe 	bl	80039d8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80035dc:	4804      	ldr	r0, [pc, #16]	; (80035f0 <MX_USART2_UART_Init+0x90>)
 80035de:	f00d fc0e 	bl	8010dfe <HAL_UARTEx_DisableFifoMode>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d001      	beq.n	80035ec <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80035e8:	f000 f9f6 	bl	80039d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80035ec:	bf00      	nop
 80035ee:	bd80      	pop	{r7, pc}
 80035f0:	240006a0 	.word	0x240006a0
 80035f4:	40004400 	.word	0x40004400

080035f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80035fe:	4b19      	ldr	r3, [pc, #100]	; (8003664 <MX_DMA_Init+0x6c>)
 8003600:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003604:	4a17      	ldr	r2, [pc, #92]	; (8003664 <MX_DMA_Init+0x6c>)
 8003606:	f043 0301 	orr.w	r3, r3, #1
 800360a:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 800360e:	4b15      	ldr	r3, [pc, #84]	; (8003664 <MX_DMA_Init+0x6c>)
 8003610:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8003614:	f003 0301 	and.w	r3, r3, #1
 8003618:	607b      	str	r3, [r7, #4]
 800361a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 800361c:	2200      	movs	r2, #0
 800361e:	2100      	movs	r1, #0
 8003620:	200b      	movs	r0, #11
 8003622:	f001 fe02 	bl	800522a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8003626:	200b      	movs	r0, #11
 8003628:	f001 fe19 	bl	800525e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800362c:	2200      	movs	r2, #0
 800362e:	2100      	movs	r1, #0
 8003630:	200c      	movs	r0, #12
 8003632:	f001 fdfa 	bl	800522a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8003636:	200c      	movs	r0, #12
 8003638:	f001 fe11 	bl	800525e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800363c:	2200      	movs	r2, #0
 800363e:	2100      	movs	r1, #0
 8003640:	200d      	movs	r0, #13
 8003642:	f001 fdf2 	bl	800522a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8003646:	200d      	movs	r0, #13
 8003648:	f001 fe09 	bl	800525e <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800364c:	2200      	movs	r2, #0
 800364e:	2100      	movs	r1, #0
 8003650:	200e      	movs	r0, #14
 8003652:	f001 fdea 	bl	800522a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8003656:	200e      	movs	r0, #14
 8003658:	f001 fe01 	bl	800525e <HAL_NVIC_EnableIRQ>

}
 800365c:	bf00      	nop
 800365e:	3708      	adds	r7, #8
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}
 8003664:	58024400 	.word	0x58024400

08003668 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b08a      	sub	sp, #40	; 0x28
 800366c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800366e:	f107 0314 	add.w	r3, r7, #20
 8003672:	2200      	movs	r2, #0
 8003674:	601a      	str	r2, [r3, #0]
 8003676:	605a      	str	r2, [r3, #4]
 8003678:	609a      	str	r2, [r3, #8]
 800367a:	60da      	str	r2, [r3, #12]
 800367c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800367e:	4b44      	ldr	r3, [pc, #272]	; (8003790 <MX_GPIO_Init+0x128>)
 8003680:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003684:	4a42      	ldr	r2, [pc, #264]	; (8003790 <MX_GPIO_Init+0x128>)
 8003686:	f043 0310 	orr.w	r3, r3, #16
 800368a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800368e:	4b40      	ldr	r3, [pc, #256]	; (8003790 <MX_GPIO_Init+0x128>)
 8003690:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003694:	f003 0310 	and.w	r3, r3, #16
 8003698:	613b      	str	r3, [r7, #16]
 800369a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800369c:	4b3c      	ldr	r3, [pc, #240]	; (8003790 <MX_GPIO_Init+0x128>)
 800369e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80036a2:	4a3b      	ldr	r2, [pc, #236]	; (8003790 <MX_GPIO_Init+0x128>)
 80036a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036a8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80036ac:	4b38      	ldr	r3, [pc, #224]	; (8003790 <MX_GPIO_Init+0x128>)
 80036ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80036b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036b6:	60fb      	str	r3, [r7, #12]
 80036b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80036ba:	4b35      	ldr	r3, [pc, #212]	; (8003790 <MX_GPIO_Init+0x128>)
 80036bc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80036c0:	4a33      	ldr	r2, [pc, #204]	; (8003790 <MX_GPIO_Init+0x128>)
 80036c2:	f043 0301 	orr.w	r3, r3, #1
 80036c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80036ca:	4b31      	ldr	r3, [pc, #196]	; (8003790 <MX_GPIO_Init+0x128>)
 80036cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	60bb      	str	r3, [r7, #8]
 80036d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80036d8:	4b2d      	ldr	r3, [pc, #180]	; (8003790 <MX_GPIO_Init+0x128>)
 80036da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80036de:	4a2c      	ldr	r2, [pc, #176]	; (8003790 <MX_GPIO_Init+0x128>)
 80036e0:	f043 0302 	orr.w	r3, r3, #2
 80036e4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80036e8:	4b29      	ldr	r3, [pc, #164]	; (8003790 <MX_GPIO_Init+0x128>)
 80036ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	607b      	str	r3, [r7, #4]
 80036f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80036f6:	4b26      	ldr	r3, [pc, #152]	; (8003790 <MX_GPIO_Init+0x128>)
 80036f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80036fc:	4a24      	ldr	r2, [pc, #144]	; (8003790 <MX_GPIO_Init+0x128>)
 80036fe:	f043 0304 	orr.w	r3, r3, #4
 8003702:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003706:	4b22      	ldr	r3, [pc, #136]	; (8003790 <MX_GPIO_Init+0x128>)
 8003708:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	603b      	str	r3, [r7, #0]
 8003712:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 8003714:	2200      	movs	r2, #0
 8003716:	2108      	movs	r1, #8
 8003718:	481e      	ldr	r0, [pc, #120]	; (8003794 <MX_GPIO_Init+0x12c>)
 800371a:	f004 fdbf 	bl	800829c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800371e:	2200      	movs	r2, #0
 8003720:	2102      	movs	r1, #2
 8003722:	481d      	ldr	r0, [pc, #116]	; (8003798 <MX_GPIO_Init+0x130>)
 8003724:	f004 fdba 	bl	800829c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(W25qxx_CS_GPIO_Port, W25qxx_CS_Pin, GPIO_PIN_RESET);
 8003728:	2200      	movs	r2, #0
 800372a:	2140      	movs	r1, #64	; 0x40
 800372c:	481b      	ldr	r0, [pc, #108]	; (800379c <MX_GPIO_Init+0x134>)
 800372e:	f004 fdb5 	bl	800829c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Buzzer_Pin */
  GPIO_InitStruct.Pin = Buzzer_Pin;
 8003732:	2308      	movs	r3, #8
 8003734:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003736:	2301      	movs	r3, #1
 8003738:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800373a:	2300      	movs	r3, #0
 800373c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800373e:	2300      	movs	r3, #0
 8003740:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8003742:	f107 0314 	add.w	r3, r7, #20
 8003746:	4619      	mov	r1, r3
 8003748:	4812      	ldr	r0, [pc, #72]	; (8003794 <MX_GPIO_Init+0x12c>)
 800374a:	f004 fbf7 	bl	8007f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 800374e:	2302      	movs	r3, #2
 8003750:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003752:	2301      	movs	r3, #1
 8003754:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003756:	2300      	movs	r3, #0
 8003758:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800375a:	2300      	movs	r3, #0
 800375c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 800375e:	f107 0314 	add.w	r3, r7, #20
 8003762:	4619      	mov	r1, r3
 8003764:	480c      	ldr	r0, [pc, #48]	; (8003798 <MX_GPIO_Init+0x130>)
 8003766:	f004 fbe9 	bl	8007f3c <HAL_GPIO_Init>

  /*Configure GPIO pin : W25qxx_CS_Pin */
  GPIO_InitStruct.Pin = W25qxx_CS_Pin;
 800376a:	2340      	movs	r3, #64	; 0x40
 800376c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800376e:	2301      	movs	r3, #1
 8003770:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003772:	2300      	movs	r3, #0
 8003774:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003776:	2300      	movs	r3, #0
 8003778:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(W25qxx_CS_GPIO_Port, &GPIO_InitStruct);
 800377a:	f107 0314 	add.w	r3, r7, #20
 800377e:	4619      	mov	r1, r3
 8003780:	4806      	ldr	r0, [pc, #24]	; (800379c <MX_GPIO_Init+0x134>)
 8003782:	f004 fbdb 	bl	8007f3c <HAL_GPIO_Init>

}
 8003786:	bf00      	nop
 8003788:	3728      	adds	r7, #40	; 0x28
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	58024400 	.word	0x58024400
 8003794:	58021000 	.word	0x58021000
 8003798:	58020000 	.word	0x58020000
 800379c:	58020400 	.word	0x58020400

080037a0 <Compass_Calibration>:

/* USER CODE BEGIN 4 */
void Compass_Calibration(uint8_t mag_calibration_enable)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b084      	sub	sp, #16
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	4603      	mov	r3, r0
 80037a8:	71fb      	strb	r3, [r7, #7]
	if(mag_calibration_enable == 1)
 80037aa:	79fb      	ldrb	r3, [r7, #7]
 80037ac:	2b01      	cmp	r3, #1
 80037ae:	f040 80d6 	bne.w	800395e <Compass_Calibration+0x1be>
	{
		for(int i =0;i<5;i++)
 80037b2:	2300      	movs	r3, #0
 80037b4:	60fb      	str	r3, [r7, #12]
 80037b6:	e00b      	b.n	80037d0 <Compass_Calibration+0x30>
		{
			MPU9250_Read_All(&hi2c1);
 80037b8:	486b      	ldr	r0, [pc, #428]	; (8003968 <Compass_Calibration+0x1c8>)
 80037ba:	f7fd fa67 	bl	8000c8c <MPU9250_Read_All>
			HAL_Delay(1);
 80037be:	2001      	movs	r0, #1
 80037c0:	f001 fc28 	bl	8005014 <HAL_Delay>
			MPU9250_Parsing_NoOffset(&MPU9250);
 80037c4:	4869      	ldr	r0, [pc, #420]	; (800396c <Compass_Calibration+0x1cc>)
 80037c6:	f7fd fc23 	bl	8001010 <MPU9250_Parsing_NoOffset>
		for(int i =0;i<5;i++)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	3301      	adds	r3, #1
 80037ce:	60fb      	str	r3, [r7, #12]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	2b04      	cmp	r3, #4
 80037d4:	ddf0      	ble.n	80037b8 <Compass_Calibration+0x18>
		}
		MPU9250.Mx_Max = MPU9250.Mx;
 80037d6:	4b65      	ldr	r3, [pc, #404]	; (800396c <Compass_Calibration+0x1cc>)
 80037d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037da:	4a64      	ldr	r2, [pc, #400]	; (800396c <Compass_Calibration+0x1cc>)
 80037dc:	6593      	str	r3, [r2, #88]	; 0x58
		MPU9250.Mx_Min = MPU9250.Mx;
 80037de:	4b63      	ldr	r3, [pc, #396]	; (800396c <Compass_Calibration+0x1cc>)
 80037e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80037e2:	4a62      	ldr	r2, [pc, #392]	; (800396c <Compass_Calibration+0x1cc>)
 80037e4:	64d3      	str	r3, [r2, #76]	; 0x4c
		MPU9250.My_Max = MPU9250.My;
 80037e6:	4b61      	ldr	r3, [pc, #388]	; (800396c <Compass_Calibration+0x1cc>)
 80037e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037ea:	4a60      	ldr	r2, [pc, #384]	; (800396c <Compass_Calibration+0x1cc>)
 80037ec:	65d3      	str	r3, [r2, #92]	; 0x5c
		MPU9250.My_Min = MPU9250.My;
 80037ee:	4b5f      	ldr	r3, [pc, #380]	; (800396c <Compass_Calibration+0x1cc>)
 80037f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80037f2:	4a5e      	ldr	r2, [pc, #376]	; (800396c <Compass_Calibration+0x1cc>)
 80037f4:	6513      	str	r3, [r2, #80]	; 0x50
		MPU9250.Mz_Max = MPU9250.Mz;
 80037f6:	4b5d      	ldr	r3, [pc, #372]	; (800396c <Compass_Calibration+0x1cc>)
 80037f8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80037fa:	4a5c      	ldr	r2, [pc, #368]	; (800396c <Compass_Calibration+0x1cc>)
 80037fc:	6613      	str	r3, [r2, #96]	; 0x60
		MPU9250.Mz_Min = MPU9250.Mz;
 80037fe:	4b5b      	ldr	r3, [pc, #364]	; (800396c <Compass_Calibration+0x1cc>)
 8003800:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003802:	4a5a      	ldr	r2, [pc, #360]	; (800396c <Compass_Calibration+0x1cc>)
 8003804:	6553      	str	r3, [r2, #84]	; 0x54

		while(mag_calibration_enable != 0)
 8003806:	e065      	b.n	80038d4 <Compass_Calibration+0x134>
		{
			Receive_Command();
 8003808:	f000 fd52 	bl	80042b0 <Receive_Command>
			MPU9250_Read_All(&hi2c1);
 800380c:	4856      	ldr	r0, [pc, #344]	; (8003968 <Compass_Calibration+0x1c8>)
 800380e:	f7fd fa3d 	bl	8000c8c <MPU9250_Read_All>
			HAL_Delay(1);
 8003812:	2001      	movs	r0, #1
 8003814:	f001 fbfe 	bl	8005014 <HAL_Delay>
			MPU9250_Parsing_NoOffset(&MPU9250);
 8003818:	4854      	ldr	r0, [pc, #336]	; (800396c <Compass_Calibration+0x1cc>)
 800381a:	f7fd fbf9 	bl	8001010 <MPU9250_Parsing_NoOffset>
			if(MPU9250.Mx > MPU9250.Mx_Max) MPU9250.Mx_Max = MPU9250.Mx;
 800381e:	4b53      	ldr	r3, [pc, #332]	; (800396c <Compass_Calibration+0x1cc>)
 8003820:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8003824:	4b51      	ldr	r3, [pc, #324]	; (800396c <Compass_Calibration+0x1cc>)
 8003826:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 800382a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800382e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003832:	dd03      	ble.n	800383c <Compass_Calibration+0x9c>
 8003834:	4b4d      	ldr	r3, [pc, #308]	; (800396c <Compass_Calibration+0x1cc>)
 8003836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003838:	4a4c      	ldr	r2, [pc, #304]	; (800396c <Compass_Calibration+0x1cc>)
 800383a:	6593      	str	r3, [r2, #88]	; 0x58
			if(MPU9250.Mx < MPU9250.Mx_Min) MPU9250.Mx_Min = MPU9250.Mx;
 800383c:	4b4b      	ldr	r3, [pc, #300]	; (800396c <Compass_Calibration+0x1cc>)
 800383e:	ed93 7a1c 	vldr	s14, [r3, #112]	; 0x70
 8003842:	4b4a      	ldr	r3, [pc, #296]	; (800396c <Compass_Calibration+0x1cc>)
 8003844:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8003848:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800384c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003850:	d503      	bpl.n	800385a <Compass_Calibration+0xba>
 8003852:	4b46      	ldr	r3, [pc, #280]	; (800396c <Compass_Calibration+0x1cc>)
 8003854:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003856:	4a45      	ldr	r2, [pc, #276]	; (800396c <Compass_Calibration+0x1cc>)
 8003858:	64d3      	str	r3, [r2, #76]	; 0x4c

			if(MPU9250.My > MPU9250.My_Max) MPU9250.My_Max = MPU9250.My;
 800385a:	4b44      	ldr	r3, [pc, #272]	; (800396c <Compass_Calibration+0x1cc>)
 800385c:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8003860:	4b42      	ldr	r3, [pc, #264]	; (800396c <Compass_Calibration+0x1cc>)
 8003862:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8003866:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800386a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800386e:	dd03      	ble.n	8003878 <Compass_Calibration+0xd8>
 8003870:	4b3e      	ldr	r3, [pc, #248]	; (800396c <Compass_Calibration+0x1cc>)
 8003872:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003874:	4a3d      	ldr	r2, [pc, #244]	; (800396c <Compass_Calibration+0x1cc>)
 8003876:	65d3      	str	r3, [r2, #92]	; 0x5c
			if(MPU9250.My < MPU9250.My_Min) MPU9250.My_Min = MPU9250.My;
 8003878:	4b3c      	ldr	r3, [pc, #240]	; (800396c <Compass_Calibration+0x1cc>)
 800387a:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 800387e:	4b3b      	ldr	r3, [pc, #236]	; (800396c <Compass_Calibration+0x1cc>)
 8003880:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003884:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800388c:	d503      	bpl.n	8003896 <Compass_Calibration+0xf6>
 800388e:	4b37      	ldr	r3, [pc, #220]	; (800396c <Compass_Calibration+0x1cc>)
 8003890:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003892:	4a36      	ldr	r2, [pc, #216]	; (800396c <Compass_Calibration+0x1cc>)
 8003894:	6513      	str	r3, [r2, #80]	; 0x50

			if(MPU9250.Mz > MPU9250.Mz_Max) MPU9250.Mz_Max = MPU9250.Mz;
 8003896:	4b35      	ldr	r3, [pc, #212]	; (800396c <Compass_Calibration+0x1cc>)
 8003898:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 800389c:	4b33      	ldr	r3, [pc, #204]	; (800396c <Compass_Calibration+0x1cc>)
 800389e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80038a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038aa:	dd03      	ble.n	80038b4 <Compass_Calibration+0x114>
 80038ac:	4b2f      	ldr	r3, [pc, #188]	; (800396c <Compass_Calibration+0x1cc>)
 80038ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038b0:	4a2e      	ldr	r2, [pc, #184]	; (800396c <Compass_Calibration+0x1cc>)
 80038b2:	6613      	str	r3, [r2, #96]	; 0x60
			if(MPU9250.Mz < MPU9250.Mz_Min) MPU9250.Mz_Min = MPU9250.Mz;
 80038b4:	4b2d      	ldr	r3, [pc, #180]	; (800396c <Compass_Calibration+0x1cc>)
 80038b6:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 80038ba:	4b2c      	ldr	r3, [pc, #176]	; (800396c <Compass_Calibration+0x1cc>)
 80038bc:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80038c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80038c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038c8:	d400      	bmi.n	80038cc <Compass_Calibration+0x12c>
 80038ca:	e003      	b.n	80038d4 <Compass_Calibration+0x134>
 80038cc:	4b27      	ldr	r3, [pc, #156]	; (800396c <Compass_Calibration+0x1cc>)
 80038ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80038d0:	4a26      	ldr	r2, [pc, #152]	; (800396c <Compass_Calibration+0x1cc>)
 80038d2:	6553      	str	r3, [r2, #84]	; 0x54
		while(mag_calibration_enable != 0)
 80038d4:	79fb      	ldrb	r3, [r7, #7]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d196      	bne.n	8003808 <Compass_Calibration+0x68>
		}
		MPU9250.Mx_Offset = (MPU9250.Mx_Max + MPU9250.Mx_Min) / 2;
 80038da:	4b24      	ldr	r3, [pc, #144]	; (800396c <Compass_Calibration+0x1cc>)
 80038dc:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 80038e0:	4b22      	ldr	r3, [pc, #136]	; (800396c <Compass_Calibration+0x1cc>)
 80038e2:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 80038e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80038ea:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80038ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80038f2:	4b1e      	ldr	r3, [pc, #120]	; (800396c <Compass_Calibration+0x1cc>)
 80038f4:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
		MPU9250.My_Offset = (MPU9250.My_Max + MPU9250.My_Min) / 2;
 80038f8:	4b1c      	ldr	r3, [pc, #112]	; (800396c <Compass_Calibration+0x1cc>)
 80038fa:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 80038fe:	4b1b      	ldr	r3, [pc, #108]	; (800396c <Compass_Calibration+0x1cc>)
 8003900:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003904:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003908:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800390c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003910:	4b16      	ldr	r3, [pc, #88]	; (800396c <Compass_Calibration+0x1cc>)
 8003912:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		MPU9250.Mz_Offset = (MPU9250.Mz_Max + MPU9250.Mz_Min) / 2;
 8003916:	4b15      	ldr	r3, [pc, #84]	; (800396c <Compass_Calibration+0x1cc>)
 8003918:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800391c:	4b13      	ldr	r3, [pc, #76]	; (800396c <Compass_Calibration+0x1cc>)
 800391e:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8003922:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003926:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800392a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800392e:	4b0f      	ldr	r3, [pc, #60]	; (800396c <Compass_Calibration+0x1cc>)
 8003930:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

		*(float*)&Mag_Calib[0] = MPU9250.Mx_Offset;
 8003934:	4a0e      	ldr	r2, [pc, #56]	; (8003970 <Compass_Calibration+0x1d0>)
 8003936:	4b0d      	ldr	r3, [pc, #52]	; (800396c <Compass_Calibration+0x1cc>)
 8003938:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800393a:	6013      	str	r3, [r2, #0]
		*(float*)&Mag_Calib[4] = MPU9250.My_Offset;
 800393c:	4a0d      	ldr	r2, [pc, #52]	; (8003974 <Compass_Calibration+0x1d4>)
 800393e:	4b0b      	ldr	r3, [pc, #44]	; (800396c <Compass_Calibration+0x1cc>)
 8003940:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003942:	6013      	str	r3, [r2, #0]
		*(float*)&Mag_Calib[8] = MPU9250.Mz_Offset;
 8003944:	4a0c      	ldr	r2, [pc, #48]	; (8003978 <Compass_Calibration+0x1d8>)
 8003946:	4b09      	ldr	r3, [pc, #36]	; (800396c <Compass_Calibration+0x1cc>)
 8003948:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800394a:	6013      	str	r3, [r2, #0]

		W25qxx_EraseSector(0);
 800394c:	2000      	movs	r0, #0
 800394e:	f001 f871 	bl	8004a34 <W25qxx_EraseSector>
		W25qxx_WriteSector(Mag_Calib, 0, 0, 12);
 8003952:	230c      	movs	r3, #12
 8003954:	2200      	movs	r2, #0
 8003956:	2100      	movs	r1, #0
 8003958:	4805      	ldr	r0, [pc, #20]	; (8003970 <Compass_Calibration+0x1d0>)
 800395a:	f001 f95d 	bl	8004c18 <W25qxx_WriteSector>
	}
}
 800395e:	bf00      	nop
 8003960:	3710      	adds	r7, #16
 8003962:	46bd      	mov	sp, r7
 8003964:	bd80      	pop	{r7, pc}
 8003966:	bf00      	nop
 8003968:	24000388 	.word	0x24000388
 800396c:	24000270 	.word	0x24000270
 8003970:	24000730 	.word	0x24000730
 8003974:	24000734 	.word	0x24000734
 8003978:	24000738 	.word	0x24000738

0800397c <ESC_Calibration>:

void ESC_Calibration(void)
{
 800397c:	b580      	push	{r7, lr}
 800397e:	af00      	add	r7, sp, #0
	TIM3->CCR1 = 20000;
 8003980:	4b14      	ldr	r3, [pc, #80]	; (80039d4 <ESC_Calibration+0x58>)
 8003982:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003986:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2 = 20000;
 8003988:	4b12      	ldr	r3, [pc, #72]	; (80039d4 <ESC_Calibration+0x58>)
 800398a:	f644 6220 	movw	r2, #20000	; 0x4e20
 800398e:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->CCR3 = 20000;
 8003990:	4b10      	ldr	r3, [pc, #64]	; (80039d4 <ESC_Calibration+0x58>)
 8003992:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003996:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM3->CCR4 = 20000;
 8003998:	4b0e      	ldr	r3, [pc, #56]	; (80039d4 <ESC_Calibration+0x58>)
 800399a:	f644 6220 	movw	r2, #20000	; 0x4e20
 800399e:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(7000);
 80039a0:	f641 3058 	movw	r0, #7000	; 0x1b58
 80039a4:	f001 fb36 	bl	8005014 <HAL_Delay>
	TIM3->CCR1 = 10000;
 80039a8:	4b0a      	ldr	r3, [pc, #40]	; (80039d4 <ESC_Calibration+0x58>)
 80039aa:	f242 7210 	movw	r2, #10000	; 0x2710
 80039ae:	635a      	str	r2, [r3, #52]	; 0x34
	TIM3->CCR2 = 10000;
 80039b0:	4b08      	ldr	r3, [pc, #32]	; (80039d4 <ESC_Calibration+0x58>)
 80039b2:	f242 7210 	movw	r2, #10000	; 0x2710
 80039b6:	639a      	str	r2, [r3, #56]	; 0x38
	TIM3->CCR3 = 10000;
 80039b8:	4b06      	ldr	r3, [pc, #24]	; (80039d4 <ESC_Calibration+0x58>)
 80039ba:	f242 7210 	movw	r2, #10000	; 0x2710
 80039be:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM3->CCR4 = 10000;
 80039c0:	4b04      	ldr	r3, [pc, #16]	; (80039d4 <ESC_Calibration+0x58>)
 80039c2:	f242 7210 	movw	r2, #10000	; 0x2710
 80039c6:	641a      	str	r2, [r3, #64]	; 0x40
	HAL_Delay(8000);
 80039c8:	f44f 50fa 	mov.w	r0, #8000	; 0x1f40
 80039cc:	f001 fb22 	bl	8005014 <HAL_Delay>
}
 80039d0:	bf00      	nop
 80039d2:	bd80      	pop	{r7, pc}
 80039d4:	40000400 	.word	0x40000400

080039d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80039d8:	b480      	push	{r7}
 80039da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80039dc:	b672      	cpsid	i
}
 80039de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80039e0:	e7fe      	b.n	80039e0 <Error_Handler+0x8>
	...

080039e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b083      	sub	sp, #12
 80039e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ea:	4b0a      	ldr	r3, [pc, #40]	; (8003a14 <HAL_MspInit+0x30>)
 80039ec:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80039f0:	4a08      	ldr	r2, [pc, #32]	; (8003a14 <HAL_MspInit+0x30>)
 80039f2:	f043 0302 	orr.w	r3, r3, #2
 80039f6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80039fa:	4b06      	ldr	r3, [pc, #24]	; (8003a14 <HAL_MspInit+0x30>)
 80039fc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	607b      	str	r3, [r7, #4]
 8003a06:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003a08:	bf00      	nop
 8003a0a:	370c      	adds	r7, #12
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr
 8003a14:	58024400 	.word	0x58024400

08003a18 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b0b8      	sub	sp, #224	; 0xe0
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a20:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003a24:	2200      	movs	r2, #0
 8003a26:	601a      	str	r2, [r3, #0]
 8003a28:	605a      	str	r2, [r3, #4]
 8003a2a:	609a      	str	r2, [r3, #8]
 8003a2c:	60da      	str	r2, [r3, #12]
 8003a2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003a30:	f107 0310 	add.w	r3, r7, #16
 8003a34:	22bc      	movs	r2, #188	; 0xbc
 8003a36:	2100      	movs	r1, #0
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f00d fb0d 	bl	8011058 <memset>
  if(hi2c->Instance==I2C1)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	4a3f      	ldr	r2, [pc, #252]	; (8003b40 <HAL_I2C_MspInit+0x128>)
 8003a44:	4293      	cmp	r3, r2
 8003a46:	d177      	bne.n	8003b38 <HAL_I2C_MspInit+0x120>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003a48:	2308      	movs	r3, #8
 8003a4a:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003a52:	f107 0310 	add.w	r3, r7, #16
 8003a56:	4618      	mov	r0, r3
 8003a58:	f007 fe64 	bl	800b724 <HAL_RCCEx_PeriphCLKConfig>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d001      	beq.n	8003a66 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8003a62:	f7ff ffb9 	bl	80039d8 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a66:	4b37      	ldr	r3, [pc, #220]	; (8003b44 <HAL_I2C_MspInit+0x12c>)
 8003a68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003a6c:	4a35      	ldr	r2, [pc, #212]	; (8003b44 <HAL_I2C_MspInit+0x12c>)
 8003a6e:	f043 0302 	orr.w	r3, r3, #2
 8003a72:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003a76:	4b33      	ldr	r3, [pc, #204]	; (8003b44 <HAL_I2C_MspInit+0x12c>)
 8003a78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003a7c:	f003 0302 	and.w	r3, r3, #2
 8003a80:	60fb      	str	r3, [r7, #12]
 8003a82:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003a84:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003a88:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003a8c:	2312      	movs	r3, #18
 8003a8e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a92:	2300      	movs	r3, #0
 8003a94:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a98:	2300      	movs	r3, #0
 8003a9a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003a9e:	2304      	movs	r3, #4
 8003aa0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003aa4:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003aa8:	4619      	mov	r1, r3
 8003aaa:	4827      	ldr	r0, [pc, #156]	; (8003b48 <HAL_I2C_MspInit+0x130>)
 8003aac:	f004 fa46 	bl	8007f3c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003ab0:	4b24      	ldr	r3, [pc, #144]	; (8003b44 <HAL_I2C_MspInit+0x12c>)
 8003ab2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003ab6:	4a23      	ldr	r2, [pc, #140]	; (8003b44 <HAL_I2C_MspInit+0x12c>)
 8003ab8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003abc:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003ac0:	4b20      	ldr	r3, [pc, #128]	; (8003b44 <HAL_I2C_MspInit+0x12c>)
 8003ac2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003ac6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003aca:	60bb      	str	r3, [r7, #8]
 8003acc:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream1;
 8003ace:	4b1f      	ldr	r3, [pc, #124]	; (8003b4c <HAL_I2C_MspInit+0x134>)
 8003ad0:	4a1f      	ldr	r2, [pc, #124]	; (8003b50 <HAL_I2C_MspInit+0x138>)
 8003ad2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 8003ad4:	4b1d      	ldr	r3, [pc, #116]	; (8003b4c <HAL_I2C_MspInit+0x134>)
 8003ad6:	2221      	movs	r2, #33	; 0x21
 8003ad8:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ada:	4b1c      	ldr	r3, [pc, #112]	; (8003b4c <HAL_I2C_MspInit+0x134>)
 8003adc:	2200      	movs	r2, #0
 8003ade:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ae0:	4b1a      	ldr	r3, [pc, #104]	; (8003b4c <HAL_I2C_MspInit+0x134>)
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003ae6:	4b19      	ldr	r3, [pc, #100]	; (8003b4c <HAL_I2C_MspInit+0x134>)
 8003ae8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003aec:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003aee:	4b17      	ldr	r3, [pc, #92]	; (8003b4c <HAL_I2C_MspInit+0x134>)
 8003af0:	2200      	movs	r2, #0
 8003af2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003af4:	4b15      	ldr	r3, [pc, #84]	; (8003b4c <HAL_I2C_MspInit+0x134>)
 8003af6:	2200      	movs	r2, #0
 8003af8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8003afa:	4b14      	ldr	r3, [pc, #80]	; (8003b4c <HAL_I2C_MspInit+0x134>)
 8003afc:	2200      	movs	r2, #0
 8003afe:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003b00:	4b12      	ldr	r3, [pc, #72]	; (8003b4c <HAL_I2C_MspInit+0x134>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003b06:	4b11      	ldr	r3, [pc, #68]	; (8003b4c <HAL_I2C_MspInit+0x134>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8003b0c:	480f      	ldr	r0, [pc, #60]	; (8003b4c <HAL_I2C_MspInit+0x134>)
 8003b0e:	f001 fbc1 	bl	8005294 <HAL_DMA_Init>
 8003b12:	4603      	mov	r3, r0
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d001      	beq.n	8003b1c <HAL_I2C_MspInit+0x104>
    {
      Error_Handler();
 8003b18:	f7ff ff5e 	bl	80039d8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	4a0b      	ldr	r2, [pc, #44]	; (8003b4c <HAL_I2C_MspInit+0x134>)
 8003b20:	63da      	str	r2, [r3, #60]	; 0x3c
 8003b22:	4a0a      	ldr	r2, [pc, #40]	; (8003b4c <HAL_I2C_MspInit+0x134>)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003b28:	2200      	movs	r2, #0
 8003b2a:	2100      	movs	r1, #0
 8003b2c:	201f      	movs	r0, #31
 8003b2e:	f001 fb7c 	bl	800522a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003b32:	201f      	movs	r0, #31
 8003b34:	f001 fb93 	bl	800525e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003b38:	bf00      	nop
 8003b3a:	37e0      	adds	r7, #224	; 0xe0
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	40005400 	.word	0x40005400
 8003b44:	58024400 	.word	0x58024400
 8003b48:	58020400 	.word	0x58020400
 8003b4c:	240005a0 	.word	0x240005a0
 8003b50:	40020028 	.word	0x40020028

08003b54 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b0b8      	sub	sp, #224	; 0xe0
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b5c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003b60:	2200      	movs	r2, #0
 8003b62:	601a      	str	r2, [r3, #0]
 8003b64:	605a      	str	r2, [r3, #4]
 8003b66:	609a      	str	r2, [r3, #8]
 8003b68:	60da      	str	r2, [r3, #12]
 8003b6a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003b6c:	f107 0310 	add.w	r3, r7, #16
 8003b70:	22bc      	movs	r2, #188	; 0xbc
 8003b72:	2100      	movs	r1, #0
 8003b74:	4618      	mov	r0, r3
 8003b76:	f00d fa6f 	bl	8011058 <memset>
  if(hspi->Instance==SPI1)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	4a25      	ldr	r2, [pc, #148]	; (8003c14 <HAL_SPI_MspInit+0xc0>)
 8003b80:	4293      	cmp	r3, r2
 8003b82:	d142      	bne.n	8003c0a <HAL_SPI_MspInit+0xb6>
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8003b84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003b88:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_CLKP;
 8003b8a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003b8e:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003b90:	f107 0310 	add.w	r3, r7, #16
 8003b94:	4618      	mov	r0, r3
 8003b96:	f007 fdc5 	bl	800b724 <HAL_RCCEx_PeriphCLKConfig>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d001      	beq.n	8003ba4 <HAL_SPI_MspInit+0x50>
    {
      Error_Handler();
 8003ba0:	f7ff ff1a 	bl	80039d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003ba4:	4b1c      	ldr	r3, [pc, #112]	; (8003c18 <HAL_SPI_MspInit+0xc4>)
 8003ba6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003baa:	4a1b      	ldr	r2, [pc, #108]	; (8003c18 <HAL_SPI_MspInit+0xc4>)
 8003bac:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003bb0:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003bb4:	4b18      	ldr	r3, [pc, #96]	; (8003c18 <HAL_SPI_MspInit+0xc4>)
 8003bb6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003bba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003bbe:	60fb      	str	r3, [r7, #12]
 8003bc0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bc2:	4b15      	ldr	r3, [pc, #84]	; (8003c18 <HAL_SPI_MspInit+0xc4>)
 8003bc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003bc8:	4a13      	ldr	r2, [pc, #76]	; (8003c18 <HAL_SPI_MspInit+0xc4>)
 8003bca:	f043 0301 	orr.w	r3, r3, #1
 8003bce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003bd2:	4b11      	ldr	r3, [pc, #68]	; (8003c18 <HAL_SPI_MspInit+0xc4>)
 8003bd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003bd8:	f003 0301 	and.w	r3, r3, #1
 8003bdc:	60bb      	str	r3, [r7, #8]
 8003bde:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003be0:	23e0      	movs	r3, #224	; 0xe0
 8003be2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be6:	2302      	movs	r3, #2
 8003be8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bec:	2300      	movs	r3, #0
 8003bee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003bf8:	2305      	movs	r3, #5
 8003bfa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003bfe:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8003c02:	4619      	mov	r1, r3
 8003c04:	4805      	ldr	r0, [pc, #20]	; (8003c1c <HAL_SPI_MspInit+0xc8>)
 8003c06:	f004 f999 	bl	8007f3c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8003c0a:	bf00      	nop
 8003c0c:	37e0      	adds	r7, #224	; 0xe0
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	40013000 	.word	0x40013000
 8003c18:	58024400 	.word	0x58024400
 8003c1c:	58020000 	.word	0x58020000

08003c20 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003c20:	b580      	push	{r7, lr}
 8003c22:	b084      	sub	sp, #16
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a1d      	ldr	r2, [pc, #116]	; (8003ca4 <HAL_TIM_Base_MspInit+0x84>)
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d117      	bne.n	8003c62 <HAL_TIM_Base_MspInit+0x42>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003c32:	4b1d      	ldr	r3, [pc, #116]	; (8003ca8 <HAL_TIM_Base_MspInit+0x88>)
 8003c34:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003c38:	4a1b      	ldr	r2, [pc, #108]	; (8003ca8 <HAL_TIM_Base_MspInit+0x88>)
 8003c3a:	f043 0302 	orr.w	r3, r3, #2
 8003c3e:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003c42:	4b19      	ldr	r3, [pc, #100]	; (8003ca8 <HAL_TIM_Base_MspInit+0x88>)
 8003c44:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	60fb      	str	r3, [r7, #12]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003c50:	2200      	movs	r2, #0
 8003c52:	2100      	movs	r1, #0
 8003c54:	201d      	movs	r0, #29
 8003c56:	f001 fae8 	bl	800522a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003c5a:	201d      	movs	r0, #29
 8003c5c:	f001 faff 	bl	800525e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8003c60:	e01b      	b.n	8003c9a <HAL_TIM_Base_MspInit+0x7a>
  else if(htim_base->Instance==TIM7)
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a11      	ldr	r2, [pc, #68]	; (8003cac <HAL_TIM_Base_MspInit+0x8c>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d116      	bne.n	8003c9a <HAL_TIM_Base_MspInit+0x7a>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003c6c:	4b0e      	ldr	r3, [pc, #56]	; (8003ca8 <HAL_TIM_Base_MspInit+0x88>)
 8003c6e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003c72:	4a0d      	ldr	r2, [pc, #52]	; (8003ca8 <HAL_TIM_Base_MspInit+0x88>)
 8003c74:	f043 0320 	orr.w	r3, r3, #32
 8003c78:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003c7c:	4b0a      	ldr	r3, [pc, #40]	; (8003ca8 <HAL_TIM_Base_MspInit+0x88>)
 8003c7e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003c82:	f003 0320 	and.w	r3, r3, #32
 8003c86:	60bb      	str	r3, [r7, #8]
 8003c88:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	2037      	movs	r0, #55	; 0x37
 8003c90:	f001 facb 	bl	800522a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8003c94:	2037      	movs	r0, #55	; 0x37
 8003c96:	f001 fae2 	bl	800525e <HAL_NVIC_EnableIRQ>
}
 8003c9a:	bf00      	nop
 8003c9c:	3710      	adds	r7, #16
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}
 8003ca2:	bf00      	nop
 8003ca4:	40000400 	.word	0x40000400
 8003ca8:	58024400 	.word	0x58024400
 8003cac:	40001400 	.word	0x40001400

08003cb0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b08a      	sub	sp, #40	; 0x28
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003cb8:	f107 0314 	add.w	r3, r7, #20
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	601a      	str	r2, [r3, #0]
 8003cc0:	605a      	str	r2, [r3, #4]
 8003cc2:	609a      	str	r2, [r3, #8]
 8003cc4:	60da      	str	r2, [r3, #12]
 8003cc6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a22      	ldr	r2, [pc, #136]	; (8003d58 <HAL_TIM_MspPostInit+0xa8>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d13d      	bne.n	8003d4e <HAL_TIM_MspPostInit+0x9e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003cd2:	4b22      	ldr	r3, [pc, #136]	; (8003d5c <HAL_TIM_MspPostInit+0xac>)
 8003cd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003cd8:	4a20      	ldr	r2, [pc, #128]	; (8003d5c <HAL_TIM_MspPostInit+0xac>)
 8003cda:	f043 0302 	orr.w	r3, r3, #2
 8003cde:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003ce2:	4b1e      	ldr	r3, [pc, #120]	; (8003d5c <HAL_TIM_MspPostInit+0xac>)
 8003ce4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003ce8:	f003 0302 	and.w	r3, r3, #2
 8003cec:	613b      	str	r3, [r7, #16]
 8003cee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cf0:	4b1a      	ldr	r3, [pc, #104]	; (8003d5c <HAL_TIM_MspPostInit+0xac>)
 8003cf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003cf6:	4a19      	ldr	r2, [pc, #100]	; (8003d5c <HAL_TIM_MspPostInit+0xac>)
 8003cf8:	f043 0304 	orr.w	r3, r3, #4
 8003cfc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003d00:	4b16      	ldr	r3, [pc, #88]	; (8003d5c <HAL_TIM_MspPostInit+0xac>)
 8003d02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003d06:	f003 0304 	and.w	r3, r3, #4
 8003d0a:	60fb      	str	r3, [r7, #12]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003d0e:	2303      	movs	r3, #3
 8003d10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d12:	2302      	movs	r3, #2
 8003d14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d16:	2300      	movs	r3, #0
 8003d18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d1a:	2300      	movs	r3, #0
 8003d1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003d1e:	2302      	movs	r3, #2
 8003d20:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d22:	f107 0314 	add.w	r3, r7, #20
 8003d26:	4619      	mov	r1, r3
 8003d28:	480d      	ldr	r0, [pc, #52]	; (8003d60 <HAL_TIM_MspPostInit+0xb0>)
 8003d2a:	f004 f907 	bl	8007f3c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003d2e:	23c0      	movs	r3, #192	; 0xc0
 8003d30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d32:	2302      	movs	r3, #2
 8003d34:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d36:	2300      	movs	r3, #0
 8003d38:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003d3e:	2302      	movs	r3, #2
 8003d40:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d42:	f107 0314 	add.w	r3, r7, #20
 8003d46:	4619      	mov	r1, r3
 8003d48:	4806      	ldr	r0, [pc, #24]	; (8003d64 <HAL_TIM_MspPostInit+0xb4>)
 8003d4a:	f004 f8f7 	bl	8007f3c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003d4e:	bf00      	nop
 8003d50:	3728      	adds	r7, #40	; 0x28
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	40000400 	.word	0x40000400
 8003d5c:	58024400 	.word	0x58024400
 8003d60:	58020400 	.word	0x58020400
 8003d64:	58020800 	.word	0x58020800

08003d68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b0ba      	sub	sp, #232	; 0xe8
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d70:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003d74:	2200      	movs	r2, #0
 8003d76:	601a      	str	r2, [r3, #0]
 8003d78:	605a      	str	r2, [r3, #4]
 8003d7a:	609a      	str	r2, [r3, #8]
 8003d7c:	60da      	str	r2, [r3, #12]
 8003d7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003d80:	f107 0318 	add.w	r3, r7, #24
 8003d84:	22bc      	movs	r2, #188	; 0xbc
 8003d86:	2100      	movs	r1, #0
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f00d f965 	bl	8011058 <memset>
  if(huart->Instance==USART1)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4a96      	ldr	r2, [pc, #600]	; (8003fec <HAL_UART_MspInit+0x284>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	f040 80a7 	bne.w	8003ee8 <HAL_UART_MspInit+0x180>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003d9a:	2301      	movs	r3, #1
 8003d9c:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8003d9e:	2300      	movs	r3, #0
 8003da0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003da4:	f107 0318 	add.w	r3, r7, #24
 8003da8:	4618      	mov	r0, r3
 8003daa:	f007 fcbb 	bl	800b724 <HAL_RCCEx_PeriphCLKConfig>
 8003dae:	4603      	mov	r3, r0
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d001      	beq.n	8003db8 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8003db4:	f7ff fe10 	bl	80039d8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003db8:	4b8d      	ldr	r3, [pc, #564]	; (8003ff0 <HAL_UART_MspInit+0x288>)
 8003dba:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003dbe:	4a8c      	ldr	r2, [pc, #560]	; (8003ff0 <HAL_UART_MspInit+0x288>)
 8003dc0:	f043 0310 	orr.w	r3, r3, #16
 8003dc4:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8003dc8:	4b89      	ldr	r3, [pc, #548]	; (8003ff0 <HAL_UART_MspInit+0x288>)
 8003dca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003dce:	f003 0310 	and.w	r3, r3, #16
 8003dd2:	617b      	str	r3, [r7, #20]
 8003dd4:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003dd6:	4b86      	ldr	r3, [pc, #536]	; (8003ff0 <HAL_UART_MspInit+0x288>)
 8003dd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003ddc:	4a84      	ldr	r2, [pc, #528]	; (8003ff0 <HAL_UART_MspInit+0x288>)
 8003dde:	f043 0302 	orr.w	r3, r3, #2
 8003de2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003de6:	4b82      	ldr	r3, [pc, #520]	; (8003ff0 <HAL_UART_MspInit+0x288>)
 8003de8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	613b      	str	r3, [r7, #16]
 8003df2:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8003df4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8003df8:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003dfc:	2302      	movs	r3, #2
 8003dfe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e02:	2300      	movs	r3, #0
 8003e04:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e08:	2300      	movs	r3, #0
 8003e0a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8003e0e:	2304      	movs	r3, #4
 8003e10:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003e14:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003e18:	4619      	mov	r1, r3
 8003e1a:	4876      	ldr	r0, [pc, #472]	; (8003ff4 <HAL_UART_MspInit+0x28c>)
 8003e1c:	f004 f88e 	bl	8007f3c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Stream0;
 8003e20:	4b75      	ldr	r3, [pc, #468]	; (8003ff8 <HAL_UART_MspInit+0x290>)
 8003e22:	4a76      	ldr	r2, [pc, #472]	; (8003ffc <HAL_UART_MspInit+0x294>)
 8003e24:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8003e26:	4b74      	ldr	r3, [pc, #464]	; (8003ff8 <HAL_UART_MspInit+0x290>)
 8003e28:	2229      	movs	r2, #41	; 0x29
 8003e2a:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003e2c:	4b72      	ldr	r3, [pc, #456]	; (8003ff8 <HAL_UART_MspInit+0x290>)
 8003e2e:	2200      	movs	r2, #0
 8003e30:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e32:	4b71      	ldr	r3, [pc, #452]	; (8003ff8 <HAL_UART_MspInit+0x290>)
 8003e34:	2200      	movs	r2, #0
 8003e36:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003e38:	4b6f      	ldr	r3, [pc, #444]	; (8003ff8 <HAL_UART_MspInit+0x290>)
 8003e3a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e3e:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e40:	4b6d      	ldr	r3, [pc, #436]	; (8003ff8 <HAL_UART_MspInit+0x290>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003e46:	4b6c      	ldr	r3, [pc, #432]	; (8003ff8 <HAL_UART_MspInit+0x290>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003e4c:	4b6a      	ldr	r3, [pc, #424]	; (8003ff8 <HAL_UART_MspInit+0x290>)
 8003e4e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003e52:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003e54:	4b68      	ldr	r3, [pc, #416]	; (8003ff8 <HAL_UART_MspInit+0x290>)
 8003e56:	2200      	movs	r2, #0
 8003e58:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003e5a:	4b67      	ldr	r3, [pc, #412]	; (8003ff8 <HAL_UART_MspInit+0x290>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003e60:	4865      	ldr	r0, [pc, #404]	; (8003ff8 <HAL_UART_MspInit+0x290>)
 8003e62:	f001 fa17 	bl	8005294 <HAL_DMA_Init>
 8003e66:	4603      	mov	r3, r0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d001      	beq.n	8003e70 <HAL_UART_MspInit+0x108>
    {
      Error_Handler();
 8003e6c:	f7ff fdb4 	bl	80039d8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a61      	ldr	r2, [pc, #388]	; (8003ff8 <HAL_UART_MspInit+0x290>)
 8003e74:	67da      	str	r2, [r3, #124]	; 0x7c
 8003e76:	4a60      	ldr	r2, [pc, #384]	; (8003ff8 <HAL_UART_MspInit+0x290>)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Stream2;
 8003e7c:	4b60      	ldr	r3, [pc, #384]	; (8004000 <HAL_UART_MspInit+0x298>)
 8003e7e:	4a61      	ldr	r2, [pc, #388]	; (8004004 <HAL_UART_MspInit+0x29c>)
 8003e80:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003e82:	4b5f      	ldr	r3, [pc, #380]	; (8004000 <HAL_UART_MspInit+0x298>)
 8003e84:	222a      	movs	r2, #42	; 0x2a
 8003e86:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003e88:	4b5d      	ldr	r3, [pc, #372]	; (8004000 <HAL_UART_MspInit+0x298>)
 8003e8a:	2240      	movs	r2, #64	; 0x40
 8003e8c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003e8e:	4b5c      	ldr	r3, [pc, #368]	; (8004000 <HAL_UART_MspInit+0x298>)
 8003e90:	2200      	movs	r2, #0
 8003e92:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003e94:	4b5a      	ldr	r3, [pc, #360]	; (8004000 <HAL_UART_MspInit+0x298>)
 8003e96:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e9a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003e9c:	4b58      	ldr	r3, [pc, #352]	; (8004000 <HAL_UART_MspInit+0x298>)
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ea2:	4b57      	ldr	r3, [pc, #348]	; (8004000 <HAL_UART_MspInit+0x298>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003ea8:	4b55      	ldr	r3, [pc, #340]	; (8004000 <HAL_UART_MspInit+0x298>)
 8003eaa:	2200      	movs	r2, #0
 8003eac:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003eae:	4b54      	ldr	r3, [pc, #336]	; (8004000 <HAL_UART_MspInit+0x298>)
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003eb4:	4b52      	ldr	r3, [pc, #328]	; (8004000 <HAL_UART_MspInit+0x298>)
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003eba:	4851      	ldr	r0, [pc, #324]	; (8004000 <HAL_UART_MspInit+0x298>)
 8003ebc:	f001 f9ea 	bl	8005294 <HAL_DMA_Init>
 8003ec0:	4603      	mov	r3, r0
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d001      	beq.n	8003eca <HAL_UART_MspInit+0x162>
    {
      Error_Handler();
 8003ec6:	f7ff fd87 	bl	80039d8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a4c      	ldr	r2, [pc, #304]	; (8004000 <HAL_UART_MspInit+0x298>)
 8003ece:	679a      	str	r2, [r3, #120]	; 0x78
 8003ed0:	4a4b      	ldr	r2, [pc, #300]	; (8004000 <HAL_UART_MspInit+0x298>)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	2100      	movs	r1, #0
 8003eda:	2025      	movs	r0, #37	; 0x25
 8003edc:	f001 f9a5 	bl	800522a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003ee0:	2025      	movs	r0, #37	; 0x25
 8003ee2:	f001 f9bc 	bl	800525e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003ee6:	e07c      	b.n	8003fe2 <HAL_UART_MspInit+0x27a>
  else if(huart->Instance==USART2)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	4a46      	ldr	r2, [pc, #280]	; (8004008 <HAL_UART_MspInit+0x2a0>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d177      	bne.n	8003fe2 <HAL_UART_MspInit+0x27a>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003ef2:	2302      	movs	r3, #2
 8003ef4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003efc:	f107 0318 	add.w	r3, r7, #24
 8003f00:	4618      	mov	r0, r3
 8003f02:	f007 fc0f 	bl	800b724 <HAL_RCCEx_PeriphCLKConfig>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d001      	beq.n	8003f10 <HAL_UART_MspInit+0x1a8>
      Error_Handler();
 8003f0c:	f7ff fd64 	bl	80039d8 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003f10:	4b37      	ldr	r3, [pc, #220]	; (8003ff0 <HAL_UART_MspInit+0x288>)
 8003f12:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003f16:	4a36      	ldr	r2, [pc, #216]	; (8003ff0 <HAL_UART_MspInit+0x288>)
 8003f18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f1c:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8003f20:	4b33      	ldr	r3, [pc, #204]	; (8003ff0 <HAL_UART_MspInit+0x288>)
 8003f22:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8003f26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f2a:	60fb      	str	r3, [r7, #12]
 8003f2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f2e:	4b30      	ldr	r3, [pc, #192]	; (8003ff0 <HAL_UART_MspInit+0x288>)
 8003f30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003f34:	4a2e      	ldr	r2, [pc, #184]	; (8003ff0 <HAL_UART_MspInit+0x288>)
 8003f36:	f043 0301 	orr.w	r3, r3, #1
 8003f3a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8003f3e:	4b2c      	ldr	r3, [pc, #176]	; (8003ff0 <HAL_UART_MspInit+0x288>)
 8003f40:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8003f44:	f003 0301 	and.w	r3, r3, #1
 8003f48:	60bb      	str	r3, [r7, #8]
 8003f4a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003f4c:	230c      	movs	r3, #12
 8003f4e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f52:	2302      	movs	r3, #2
 8003f54:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f58:	2300      	movs	r3, #0
 8003f5a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f5e:	2300      	movs	r3, #0
 8003f60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003f64:	2307      	movs	r3, #7
 8003f66:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f6a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8003f6e:	4619      	mov	r1, r3
 8003f70:	4826      	ldr	r0, [pc, #152]	; (800400c <HAL_UART_MspInit+0x2a4>)
 8003f72:	f003 ffe3 	bl	8007f3c <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream3;
 8003f76:	4b26      	ldr	r3, [pc, #152]	; (8004010 <HAL_UART_MspInit+0x2a8>)
 8003f78:	4a26      	ldr	r2, [pc, #152]	; (8004014 <HAL_UART_MspInit+0x2ac>)
 8003f7a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003f7c:	4b24      	ldr	r3, [pc, #144]	; (8004010 <HAL_UART_MspInit+0x2a8>)
 8003f7e:	222b      	movs	r2, #43	; 0x2b
 8003f80:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003f82:	4b23      	ldr	r3, [pc, #140]	; (8004010 <HAL_UART_MspInit+0x2a8>)
 8003f84:	2200      	movs	r2, #0
 8003f86:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003f88:	4b21      	ldr	r3, [pc, #132]	; (8004010 <HAL_UART_MspInit+0x2a8>)
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_DISABLE;
 8003f8e:	4b20      	ldr	r3, [pc, #128]	; (8004010 <HAL_UART_MspInit+0x2a8>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003f94:	4b1e      	ldr	r3, [pc, #120]	; (8004010 <HAL_UART_MspInit+0x2a8>)
 8003f96:	2200      	movs	r2, #0
 8003f98:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003f9a:	4b1d      	ldr	r3, [pc, #116]	; (8004010 <HAL_UART_MspInit+0x2a8>)
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8003fa0:	4b1b      	ldr	r3, [pc, #108]	; (8004010 <HAL_UART_MspInit+0x2a8>)
 8003fa2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003fa6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003fa8:	4b19      	ldr	r3, [pc, #100]	; (8004010 <HAL_UART_MspInit+0x2a8>)
 8003faa:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003fae:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003fb0:	4b17      	ldr	r3, [pc, #92]	; (8004010 <HAL_UART_MspInit+0x2a8>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003fb6:	4816      	ldr	r0, [pc, #88]	; (8004010 <HAL_UART_MspInit+0x2a8>)
 8003fb8:	f001 f96c 	bl	8005294 <HAL_DMA_Init>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d001      	beq.n	8003fc6 <HAL_UART_MspInit+0x25e>
      Error_Handler();
 8003fc2:	f7ff fd09 	bl	80039d8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	4a11      	ldr	r2, [pc, #68]	; (8004010 <HAL_UART_MspInit+0x2a8>)
 8003fca:	67da      	str	r2, [r3, #124]	; 0x7c
 8003fcc:	4a10      	ldr	r2, [pc, #64]	; (8004010 <HAL_UART_MspInit+0x2a8>)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	2100      	movs	r1, #0
 8003fd6:	2026      	movs	r0, #38	; 0x26
 8003fd8:	f001 f927 	bl	800522a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003fdc:	2026      	movs	r0, #38	; 0x26
 8003fde:	f001 f93e 	bl	800525e <HAL_NVIC_EnableIRQ>
}
 8003fe2:	bf00      	nop
 8003fe4:	37e8      	adds	r7, #232	; 0xe8
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	40011000 	.word	0x40011000
 8003ff0:	58024400 	.word	0x58024400
 8003ff4:	58020400 	.word	0x58020400
 8003ff8:	24000498 	.word	0x24000498
 8003ffc:	40020010 	.word	0x40020010
 8004000:	24000420 	.word	0x24000420
 8004004:	40020040 	.word	0x40020040
 8004008:	40004400 	.word	0x40004400
 800400c:	58020000 	.word	0x58020000
 8004010:	24000310 	.word	0x24000310
 8004014:	40020058 	.word	0x40020058

08004018 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004018:	b480      	push	{r7}
 800401a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1)
 800401c:	e7fe      	b.n	800401c <NMI_Handler+0x4>

0800401e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800401e:	b480      	push	{r7}
 8004020:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004022:	e7fe      	b.n	8004022 <HardFault_Handler+0x4>

08004024 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004028:	e7fe      	b.n	8004028 <MemManage_Handler+0x4>

0800402a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800402a:	b480      	push	{r7}
 800402c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800402e:	e7fe      	b.n	800402e <BusFault_Handler+0x4>

08004030 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004034:	e7fe      	b.n	8004034 <UsageFault_Handler+0x4>

08004036 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004036:	b480      	push	{r7}
 8004038:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800403a:	bf00      	nop
 800403c:	46bd      	mov	sp, r7
 800403e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004042:	4770      	bx	lr

08004044 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004044:	b480      	push	{r7}
 8004046:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004048:	bf00      	nop
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr

08004052 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004052:	b480      	push	{r7}
 8004054:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004056:	bf00      	nop
 8004058:	46bd      	mov	sp, r7
 800405a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405e:	4770      	bx	lr

08004060 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004064:	f000 ffb6 	bl	8004fd4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004068:	bf00      	nop
 800406a:	bd80      	pop	{r7, pc}

0800406c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004070:	4802      	ldr	r0, [pc, #8]	; (800407c <DMA1_Stream0_IRQHandler+0x10>)
 8004072:	f002 fc37 	bl	80068e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8004076:	bf00      	nop
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	24000498 	.word	0x24000498

08004080 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8004084:	4802      	ldr	r0, [pc, #8]	; (8004090 <DMA1_Stream1_IRQHandler+0x10>)
 8004086:	f002 fc2d 	bl	80068e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800408a:	bf00      	nop
 800408c:	bd80      	pop	{r7, pc}
 800408e:	bf00      	nop
 8004090:	240005a0 	.word	0x240005a0

08004094 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004098:	4802      	ldr	r0, [pc, #8]	; (80040a4 <DMA1_Stream2_IRQHandler+0x10>)
 800409a:	f002 fc23 	bl	80068e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 800409e:	bf00      	nop
 80040a0:	bd80      	pop	{r7, pc}
 80040a2:	bf00      	nop
 80040a4:	24000420 	.word	0x24000420

080040a8 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80040ac:	4802      	ldr	r0, [pc, #8]	; (80040b8 <DMA1_Stream3_IRQHandler+0x10>)
 80040ae:	f002 fc19 	bl	80068e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80040b2:	bf00      	nop
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	24000310 	.word	0x24000310

080040bc <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80040c0:	4802      	ldr	r0, [pc, #8]	; (80040cc <TIM3_IRQHandler+0x10>)
 80040c2:	f00a f9c3 	bl	800e44c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80040c6:	bf00      	nop
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	240003d4 	.word	0x240003d4

080040d0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80040d4:	4802      	ldr	r0, [pc, #8]	; (80040e0 <I2C1_EV_IRQHandler+0x10>)
 80040d6:	f004 fcb1 	bl	8008a3c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80040da:	bf00      	nop
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	24000388 	.word	0x24000388

080040e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80040e8:	4802      	ldr	r0, [pc, #8]	; (80040f4 <USART1_IRQHandler+0x10>)
 80040ea:	f00b fae3 	bl	800f6b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80040ee:	bf00      	nop
 80040f0:	bd80      	pop	{r7, pc}
 80040f2:	bf00      	nop
 80040f4:	24000510 	.word	0x24000510

080040f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80040fc:	4802      	ldr	r0, [pc, #8]	; (8004108 <USART2_IRQHandler+0x10>)
 80040fe:	f00b fad9 	bl	800f6b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004102:	bf00      	nop
 8004104:	bd80      	pop	{r7, pc}
 8004106:	bf00      	nop
 8004108:	240006a0 	.word	0x240006a0

0800410c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	af00      	add	r7, sp, #0
//			tim1_20ms_count = 0;
//			tim1_20ms_flag = 1;
//		}
//	}
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004110:	4802      	ldr	r0, [pc, #8]	; (800411c <TIM7_IRQHandler+0x10>)
 8004112:	f00a f99b 	bl	800e44c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8004116:	bf00      	nop
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	2400073c 	.word	0x2400073c

08004120 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004120:	b480      	push	{r7}
 8004122:	b083      	sub	sp, #12
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]
	static unsigned int tim1_2ms_count = 0;
	static unsigned int tim1_10ms_count = 0;
	static unsigned int tim1_20ms_count = 0;

	if(htim->Instance == TIM7)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a1a      	ldr	r2, [pc, #104]	; (8004198 <HAL_TIM_PeriodElapsedCallback+0x78>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d12c      	bne.n	800418c <HAL_TIM_PeriodElapsedCallback+0x6c>
	{
		tim1_2ms_count++;
 8004132:	4b1a      	ldr	r3, [pc, #104]	; (800419c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	3301      	adds	r3, #1
 8004138:	4a18      	ldr	r2, [pc, #96]	; (800419c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800413a:	6013      	str	r3, [r2, #0]
		if(tim1_2ms_count == 2)
 800413c:	4b17      	ldr	r3, [pc, #92]	; (800419c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	2b02      	cmp	r3, #2
 8004142:	d105      	bne.n	8004150 <HAL_TIM_PeriodElapsedCallback+0x30>
		{
			tim1_2ms_count = 0;
 8004144:	4b15      	ldr	r3, [pc, #84]	; (800419c <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8004146:	2200      	movs	r2, #0
 8004148:	601a      	str	r2, [r3, #0]
			tim1_2ms_flag = 1;
 800414a:	4b15      	ldr	r3, [pc, #84]	; (80041a0 <HAL_TIM_PeriodElapsedCallback+0x80>)
 800414c:	2201      	movs	r2, #1
 800414e:	701a      	strb	r2, [r3, #0]
		}
		tim1_10ms_count++;
 8004150:	4b14      	ldr	r3, [pc, #80]	; (80041a4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	3301      	adds	r3, #1
 8004156:	4a13      	ldr	r2, [pc, #76]	; (80041a4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8004158:	6013      	str	r3, [r2, #0]
		if(tim1_10ms_count == 10)
 800415a:	4b12      	ldr	r3, [pc, #72]	; (80041a4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	2b0a      	cmp	r3, #10
 8004160:	d105      	bne.n	800416e <HAL_TIM_PeriodElapsedCallback+0x4e>
		{
			tim1_10ms_count = 0;
 8004162:	4b10      	ldr	r3, [pc, #64]	; (80041a4 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8004164:	2200      	movs	r2, #0
 8004166:	601a      	str	r2, [r3, #0]
			tim1_10ms_flag = 1;
 8004168:	4b0f      	ldr	r3, [pc, #60]	; (80041a8 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800416a:	2201      	movs	r2, #1
 800416c:	701a      	strb	r2, [r3, #0]
		}
		tim1_20ms_count++;
 800416e:	4b0f      	ldr	r3, [pc, #60]	; (80041ac <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	3301      	adds	r3, #1
 8004174:	4a0d      	ldr	r2, [pc, #52]	; (80041ac <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004176:	6013      	str	r3, [r2, #0]
		if(tim1_20ms_count == 20)
 8004178:	4b0c      	ldr	r3, [pc, #48]	; (80041ac <HAL_TIM_PeriodElapsedCallback+0x8c>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2b14      	cmp	r3, #20
 800417e:	d105      	bne.n	800418c <HAL_TIM_PeriodElapsedCallback+0x6c>
		{
			tim1_20ms_count = 0;
 8004180:	4b0a      	ldr	r3, [pc, #40]	; (80041ac <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8004182:	2200      	movs	r2, #0
 8004184:	601a      	str	r2, [r3, #0]
			tim1_20ms_flag = 1;
 8004186:	4b0a      	ldr	r3, [pc, #40]	; (80041b0 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8004188:	2201      	movs	r2, #1
 800418a:	701a      	strb	r2, [r3, #0]
		}
	}
}
 800418c:	bf00      	nop
 800418e:	370c      	adds	r7, #12
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr
 8004198:	40001400 	.word	0x40001400
 800419c:	24000238 	.word	0x24000238
 80041a0:	2400022e 	.word	0x2400022e
 80041a4:	2400023c 	.word	0x2400023c
 80041a8:	2400022f 	.word	0x2400022f
 80041ac:	24000240 	.word	0x24000240
 80041b0:	24000230 	.word	0x24000230

080041b4 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80041b4:	b480      	push	{r7}
 80041b6:	b083      	sub	sp, #12
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a33      	ldr	r2, [pc, #204]	; (8004290 <HAL_UART_RxCpltCallback+0xdc>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d103      	bne.n	80041ce <HAL_UART_RxCpltCallback+0x1a>
	{
		uart1_rx_flag = 1;
 80041c6:	4b33      	ldr	r3, [pc, #204]	; (8004294 <HAL_UART_RxCpltCallback+0xe0>)
 80041c8:	2201      	movs	r2, #1
 80041ca:	701a      	strb	r2, [r3, #0]
			ibus_rx_buf[cnt]=uart2_rx_data;
			cnt++;
			break;
		}
	}
}
 80041cc:	e059      	b.n	8004282 <HAL_UART_RxCpltCallback+0xce>
	else if(huart->Instance == USART2)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a31      	ldr	r2, [pc, #196]	; (8004298 <HAL_UART_RxCpltCallback+0xe4>)
 80041d4:	4293      	cmp	r3, r2
 80041d6:	d151      	bne.n	800427c <HAL_UART_RxCpltCallback+0xc8>
		uart2_rx_flag = 1;
 80041d8:	4b30      	ldr	r3, [pc, #192]	; (800429c <HAL_UART_RxCpltCallback+0xe8>)
 80041da:	2201      	movs	r2, #1
 80041dc:	701a      	strb	r2, [r3, #0]
		switch(cnt)
 80041de:	4b30      	ldr	r3, [pc, #192]	; (80042a0 <HAL_UART_RxCpltCallback+0xec>)
 80041e0:	781b      	ldrb	r3, [r3, #0]
 80041e2:	2b1f      	cmp	r3, #31
 80041e4:	d02e      	beq.n	8004244 <HAL_UART_RxCpltCallback+0x90>
 80041e6:	2b1f      	cmp	r3, #31
 80041e8:	dc3a      	bgt.n	8004260 <HAL_UART_RxCpltCallback+0xac>
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d002      	beq.n	80041f4 <HAL_UART_RxCpltCallback+0x40>
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d012      	beq.n	8004218 <HAL_UART_RxCpltCallback+0x64>
 80041f2:	e035      	b.n	8004260 <HAL_UART_RxCpltCallback+0xac>
			if(uart2_rx_data==0x20)
 80041f4:	4b2b      	ldr	r3, [pc, #172]	; (80042a4 <HAL_UART_RxCpltCallback+0xf0>)
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	2b20      	cmp	r3, #32
 80041fa:	d141      	bne.n	8004280 <HAL_UART_RxCpltCallback+0xcc>
				ibus_rx_buf[cnt]=uart2_rx_data;
 80041fc:	4b28      	ldr	r3, [pc, #160]	; (80042a0 <HAL_UART_RxCpltCallback+0xec>)
 80041fe:	781b      	ldrb	r3, [r3, #0]
 8004200:	461a      	mov	r2, r3
 8004202:	4b28      	ldr	r3, [pc, #160]	; (80042a4 <HAL_UART_RxCpltCallback+0xf0>)
 8004204:	7819      	ldrb	r1, [r3, #0]
 8004206:	4b28      	ldr	r3, [pc, #160]	; (80042a8 <HAL_UART_RxCpltCallback+0xf4>)
 8004208:	5499      	strb	r1, [r3, r2]
				cnt++;
 800420a:	4b25      	ldr	r3, [pc, #148]	; (80042a0 <HAL_UART_RxCpltCallback+0xec>)
 800420c:	781b      	ldrb	r3, [r3, #0]
 800420e:	3301      	adds	r3, #1
 8004210:	b2da      	uxtb	r2, r3
 8004212:	4b23      	ldr	r3, [pc, #140]	; (80042a0 <HAL_UART_RxCpltCallback+0xec>)
 8004214:	701a      	strb	r2, [r3, #0]
			break;
 8004216:	e033      	b.n	8004280 <HAL_UART_RxCpltCallback+0xcc>
			if(uart2_rx_data==0x40)
 8004218:	4b22      	ldr	r3, [pc, #136]	; (80042a4 <HAL_UART_RxCpltCallback+0xf0>)
 800421a:	781b      	ldrb	r3, [r3, #0]
 800421c:	2b40      	cmp	r3, #64	; 0x40
 800421e:	d10d      	bne.n	800423c <HAL_UART_RxCpltCallback+0x88>
				ibus_rx_buf[cnt]=uart2_rx_data;
 8004220:	4b1f      	ldr	r3, [pc, #124]	; (80042a0 <HAL_UART_RxCpltCallback+0xec>)
 8004222:	781b      	ldrb	r3, [r3, #0]
 8004224:	461a      	mov	r2, r3
 8004226:	4b1f      	ldr	r3, [pc, #124]	; (80042a4 <HAL_UART_RxCpltCallback+0xf0>)
 8004228:	7819      	ldrb	r1, [r3, #0]
 800422a:	4b1f      	ldr	r3, [pc, #124]	; (80042a8 <HAL_UART_RxCpltCallback+0xf4>)
 800422c:	5499      	strb	r1, [r3, r2]
				cnt++;
 800422e:	4b1c      	ldr	r3, [pc, #112]	; (80042a0 <HAL_UART_RxCpltCallback+0xec>)
 8004230:	781b      	ldrb	r3, [r3, #0]
 8004232:	3301      	adds	r3, #1
 8004234:	b2da      	uxtb	r2, r3
 8004236:	4b1a      	ldr	r3, [pc, #104]	; (80042a0 <HAL_UART_RxCpltCallback+0xec>)
 8004238:	701a      	strb	r2, [r3, #0]
			break;
 800423a:	e022      	b.n	8004282 <HAL_UART_RxCpltCallback+0xce>
				cnt=0;
 800423c:	4b18      	ldr	r3, [pc, #96]	; (80042a0 <HAL_UART_RxCpltCallback+0xec>)
 800423e:	2200      	movs	r2, #0
 8004240:	701a      	strb	r2, [r3, #0]
			break;
 8004242:	e01e      	b.n	8004282 <HAL_UART_RxCpltCallback+0xce>
			ibus_rx_buf[cnt]=uart2_rx_data;
 8004244:	4b16      	ldr	r3, [pc, #88]	; (80042a0 <HAL_UART_RxCpltCallback+0xec>)
 8004246:	781b      	ldrb	r3, [r3, #0]
 8004248:	461a      	mov	r2, r3
 800424a:	4b16      	ldr	r3, [pc, #88]	; (80042a4 <HAL_UART_RxCpltCallback+0xf0>)
 800424c:	7819      	ldrb	r1, [r3, #0]
 800424e:	4b16      	ldr	r3, [pc, #88]	; (80042a8 <HAL_UART_RxCpltCallback+0xf4>)
 8004250:	5499      	strb	r1, [r3, r2]
			cnt=0;
 8004252:	4b13      	ldr	r3, [pc, #76]	; (80042a0 <HAL_UART_RxCpltCallback+0xec>)
 8004254:	2200      	movs	r2, #0
 8004256:	701a      	strb	r2, [r3, #0]
			ibus_rx_cplt_flag = 1;
 8004258:	4b14      	ldr	r3, [pc, #80]	; (80042ac <HAL_UART_RxCpltCallback+0xf8>)
 800425a:	2201      	movs	r2, #1
 800425c:	701a      	strb	r2, [r3, #0]
			break;
 800425e:	e010      	b.n	8004282 <HAL_UART_RxCpltCallback+0xce>
			ibus_rx_buf[cnt]=uart2_rx_data;
 8004260:	4b0f      	ldr	r3, [pc, #60]	; (80042a0 <HAL_UART_RxCpltCallback+0xec>)
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	461a      	mov	r2, r3
 8004266:	4b0f      	ldr	r3, [pc, #60]	; (80042a4 <HAL_UART_RxCpltCallback+0xf0>)
 8004268:	7819      	ldrb	r1, [r3, #0]
 800426a:	4b0f      	ldr	r3, [pc, #60]	; (80042a8 <HAL_UART_RxCpltCallback+0xf4>)
 800426c:	5499      	strb	r1, [r3, r2]
			cnt++;
 800426e:	4b0c      	ldr	r3, [pc, #48]	; (80042a0 <HAL_UART_RxCpltCallback+0xec>)
 8004270:	781b      	ldrb	r3, [r3, #0]
 8004272:	3301      	adds	r3, #1
 8004274:	b2da      	uxtb	r2, r3
 8004276:	4b0a      	ldr	r3, [pc, #40]	; (80042a0 <HAL_UART_RxCpltCallback+0xec>)
 8004278:	701a      	strb	r2, [r3, #0]
			break;
 800427a:	e002      	b.n	8004282 <HAL_UART_RxCpltCallback+0xce>
	}
 800427c:	bf00      	nop
 800427e:	e000      	b.n	8004282 <HAL_UART_RxCpltCallback+0xce>
			break;
 8004280:	bf00      	nop
}
 8004282:	bf00      	nop
 8004284:	370c      	adds	r7, #12
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	40011000 	.word	0x40011000
 8004294:	24000231 	.word	0x24000231
 8004298:	40004400 	.word	0x40004400
 800429c:	24000233 	.word	0x24000233
 80042a0:	24000244 	.word	0x24000244
 80042a4:	24000234 	.word	0x24000234
 80042a8:	2400078c 	.word	0x2400078c
 80042ac:	24000235 	.word	0x24000235

080042b0 <Receive_Command>:

void Receive_Command(void)
{
 80042b0:	b480      	push	{r7}
 80042b2:	af00      	add	r7, sp, #0
	if(uart1_rx_flag == 1)
 80042b4:	4b36      	ldr	r3, [pc, #216]	; (8004390 <Receive_Command+0xe0>)
 80042b6:	781b      	ldrb	r3, [r3, #0]
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d163      	bne.n	8004384 <Receive_Command+0xd4>
	{
		uart1_rx_flag = 0;
 80042bc:	4b34      	ldr	r3, [pc, #208]	; (8004390 <Receive_Command+0xe0>)
 80042be:	2200      	movs	r2, #0
 80042c0:	701a      	strb	r2, [r3, #0]

		switch(uart1_rx_data)
 80042c2:	4b34      	ldr	r3, [pc, #208]	; (8004394 <Receive_Command+0xe4>)
 80042c4:	781b      	ldrb	r3, [r3, #0]
 80042c6:	3b01      	subs	r3, #1
 80042c8:	2b14      	cmp	r3, #20
 80042ca:	d854      	bhi.n	8004376 <Receive_Command+0xc6>
 80042cc:	a201      	add	r2, pc, #4	; (adr r2, 80042d4 <Receive_Command+0x24>)
 80042ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042d2:	bf00      	nop
 80042d4:	08004329 	.word	0x08004329
 80042d8:	08004331 	.word	0x08004331
 80042dc:	08004339 	.word	0x08004339
 80042e0:	08004341 	.word	0x08004341
 80042e4:	08004349 	.word	0x08004349
 80042e8:	08004351 	.word	0x08004351
 80042ec:	08004377 	.word	0x08004377
 80042f0:	08004377 	.word	0x08004377
 80042f4:	08004377 	.word	0x08004377
 80042f8:	08004377 	.word	0x08004377
 80042fc:	08004359 	.word	0x08004359
 8004300:	08004361 	.word	0x08004361
 8004304:	08004377 	.word	0x08004377
 8004308:	08004377 	.word	0x08004377
 800430c:	08004377 	.word	0x08004377
 8004310:	08004377 	.word	0x08004377
 8004314:	08004377 	.word	0x08004377
 8004318:	08004377 	.word	0x08004377
 800431c:	08004377 	.word	0x08004377
 8004320:	08004377 	.word	0x08004377
 8004324:	08004369 	.word	0x08004369
		{
		case 1: print_mode = 1; break; //Roll, Pitch, Yaw
 8004328:	4b1b      	ldr	r3, [pc, #108]	; (8004398 <Receive_Command+0xe8>)
 800432a:	2201      	movs	r2, #1
 800432c:	701a      	strb	r2, [r3, #0]
 800432e:	e02a      	b.n	8004386 <Receive_Command+0xd6>
		case 2: print_mode = 2; break; //Alt Raw, Alt Filt
 8004330:	4b19      	ldr	r3, [pc, #100]	; (8004398 <Receive_Command+0xe8>)
 8004332:	2202      	movs	r2, #2
 8004334:	701a      	strb	r2, [r3, #0]
 8004336:	e026      	b.n	8004386 <Receive_Command+0xd6>
		case 3: print_mode = 3; break; //Gyro
 8004338:	4b17      	ldr	r3, [pc, #92]	; (8004398 <Receive_Command+0xe8>)
 800433a:	2203      	movs	r2, #3
 800433c:	701a      	strb	r2, [r3, #0]
 800433e:	e022      	b.n	8004386 <Receive_Command+0xd6>
		case 4: print_mode = 4; break; //Accel
 8004340:	4b15      	ldr	r3, [pc, #84]	; (8004398 <Receive_Command+0xe8>)
 8004342:	2204      	movs	r2, #4
 8004344:	701a      	strb	r2, [r3, #0]
 8004346:	e01e      	b.n	8004386 <Receive_Command+0xd6>
		case 5: print_mode = 5; break; //Mag
 8004348:	4b13      	ldr	r3, [pc, #76]	; (8004398 <Receive_Command+0xe8>)
 800434a:	2205      	movs	r2, #5
 800434c:	701a      	strb	r2, [r3, #0]
 800434e:	e01a      	b.n	8004386 <Receive_Command+0xd6>
		case 6: print_mode = 6; break; //Mag_Offset
 8004350:	4b11      	ldr	r3, [pc, #68]	; (8004398 <Receive_Command+0xe8>)
 8004352:	2206      	movs	r2, #6
 8004354:	701a      	strb	r2, [r3, #0]
 8004356:	e016      	b.n	8004386 <Receive_Command+0xd6>
		case 11: print_mode = 11; break; //Controller Channels
 8004358:	4b0f      	ldr	r3, [pc, #60]	; (8004398 <Receive_Command+0xe8>)
 800435a:	220b      	movs	r2, #11
 800435c:	701a      	strb	r2, [r3, #0]
 800435e:	e012      	b.n	8004386 <Receive_Command+0xd6>
		case 12: print_mode = 12; break; //GPS
 8004360:	4b0d      	ldr	r3, [pc, #52]	; (8004398 <Receive_Command+0xe8>)
 8004362:	220c      	movs	r2, #12
 8004364:	701a      	strb	r2, [r3, #0]
 8004366:	e00e      	b.n	8004386 <Receive_Command+0xd6>
		case 21: mag_calibration_enable = 1; print_mode = 0; break; //Mag Offset
 8004368:	4b0c      	ldr	r3, [pc, #48]	; (800439c <Receive_Command+0xec>)
 800436a:	2201      	movs	r2, #1
 800436c:	701a      	strb	r2, [r3, #0]
 800436e:	4b0a      	ldr	r3, [pc, #40]	; (8004398 <Receive_Command+0xe8>)
 8004370:	2200      	movs	r2, #0
 8004372:	701a      	strb	r2, [r3, #0]
 8004374:	e007      	b.n	8004386 <Receive_Command+0xd6>
		default: mag_calibration_enable = 0; print_mode = 0; break; // Stop Printing
 8004376:	4b09      	ldr	r3, [pc, #36]	; (800439c <Receive_Command+0xec>)
 8004378:	2200      	movs	r2, #0
 800437a:	701a      	strb	r2, [r3, #0]
 800437c:	4b06      	ldr	r3, [pc, #24]	; (8004398 <Receive_Command+0xe8>)
 800437e:	2200      	movs	r2, #0
 8004380:	701a      	strb	r2, [r3, #0]
 8004382:	e000      	b.n	8004386 <Receive_Command+0xd6>
		}
	}
 8004384:	bf00      	nop
}
 8004386:	bf00      	nop
 8004388:	46bd      	mov	sp, r7
 800438a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438e:	4770      	bx	lr
 8004390:	24000231 	.word	0x24000231
 8004394:	24000232 	.word	0x24000232
 8004398:	2400022c 	.word	0x2400022c
 800439c:	2400022d 	.word	0x2400022d

080043a0 <Is_iBus_Received>:

int Is_iBus_Received(uint8_t ibus_rx_cplt_flag)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	4603      	mov	r3, r0
 80043a8:	71fb      	strb	r3, [r7, #7]
	iBus_return = 0;
 80043aa:	4b16      	ldr	r3, [pc, #88]	; (8004404 <Is_iBus_Received+0x64>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	701a      	strb	r2, [r3, #0]
	if(ibus_rx_cplt_flag==1)
 80043b0:	79fb      	ldrb	r3, [r7, #7]
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d120      	bne.n	80043f8 <Is_iBus_Received+0x58>
	{
		ibus_rx_cplt_flag=0;
 80043b6:	2300      	movs	r3, #0
 80043b8:	71fb      	strb	r3, [r7, #7]
		if(iBus_Check_CHKSUM(&ibus_rx_buf[0],32)==1)
 80043ba:	2120      	movs	r1, #32
 80043bc:	4812      	ldr	r0, [pc, #72]	; (8004408 <Is_iBus_Received+0x68>)
 80043be:	f7fc f963 	bl	8000688 <iBus_Check_CHKSUM>
 80043c2:	4603      	mov	r3, r0
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d117      	bne.n	80043f8 <Is_iBus_Received+0x58>
		{
			iBus_Parsing(&ibus_rx_buf[0], &iBus);
 80043c8:	4910      	ldr	r1, [pc, #64]	; (800440c <Is_iBus_Received+0x6c>)
 80043ca:	480f      	ldr	r0, [pc, #60]	; (8004408 <Is_iBus_Received+0x68>)
 80043cc:	f7fc f993 	bl	80006f6 <iBus_Parsing>
//			iBus_return = 1;
			if(iBus_isActiveFailSafe(&iBus) == 1)
 80043d0:	480e      	ldr	r0, [pc, #56]	; (800440c <Is_iBus_Received+0x6c>)
 80043d2:	f7fc fa4c 	bl	800086e <iBus_isActiveFailSafe>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d105      	bne.n	80043e8 <Is_iBus_Received+0x48>
			{
				HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_SET);
 80043dc:	2201      	movs	r2, #1
 80043de:	2108      	movs	r1, #8
 80043e0:	480b      	ldr	r0, [pc, #44]	; (8004410 <Is_iBus_Received+0x70>)
 80043e2:	f003 ff5b 	bl	800829c <HAL_GPIO_WritePin>
 80043e6:	e007      	b.n	80043f8 <Is_iBus_Received+0x58>
			}
			else
			{
				HAL_GPIO_WritePin(Buzzer_GPIO_Port, Buzzer_Pin, GPIO_PIN_RESET);
 80043e8:	2200      	movs	r2, #0
 80043ea:	2108      	movs	r1, #8
 80043ec:	4808      	ldr	r0, [pc, #32]	; (8004410 <Is_iBus_Received+0x70>)
 80043ee:	f003 ff55 	bl	800829c <HAL_GPIO_WritePin>
				iBus_return = 1;
 80043f2:	4b04      	ldr	r3, [pc, #16]	; (8004404 <Is_iBus_Received+0x64>)
 80043f4:	2201      	movs	r2, #1
 80043f6:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	return iBus_return;
 80043f8:	4b02      	ldr	r3, [pc, #8]	; (8004404 <Is_iBus_Received+0x64>)
 80043fa:	781b      	ldrb	r3, [r3, #0]
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3708      	adds	r7, #8
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}
 8004404:	2400026a 	.word	0x2400026a
 8004408:	2400078c 	.word	0x2400078c
 800440c:	24000254 	.word	0x24000254
 8004410:	58021000 	.word	0x58021000

08004414 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004414:	b480      	push	{r7}
 8004416:	af00      	add	r7, sp, #0
	return 1;
 8004418:	2301      	movs	r3, #1
}
 800441a:	4618      	mov	r0, r3
 800441c:	46bd      	mov	sp, r7
 800441e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004422:	4770      	bx	lr

08004424 <_kill>:

int _kill(int pid, int sig)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	b082      	sub	sp, #8
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800442e:	f00c fde9 	bl	8011004 <__errno>
 8004432:	4603      	mov	r3, r0
 8004434:	2216      	movs	r2, #22
 8004436:	601a      	str	r2, [r3, #0]
	return -1;
 8004438:	f04f 33ff 	mov.w	r3, #4294967295
}
 800443c:	4618      	mov	r0, r3
 800443e:	3708      	adds	r7, #8
 8004440:	46bd      	mov	sp, r7
 8004442:	bd80      	pop	{r7, pc}

08004444 <_exit>:

void _exit (int status)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b082      	sub	sp, #8
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800444c:	f04f 31ff 	mov.w	r1, #4294967295
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f7ff ffe7 	bl	8004424 <_kill>
	while (1) {}		/* Make sure we hang here */
 8004456:	e7fe      	b.n	8004456 <_exit+0x12>

08004458 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004458:	b580      	push	{r7, lr}
 800445a:	b086      	sub	sp, #24
 800445c:	af00      	add	r7, sp, #0
 800445e:	60f8      	str	r0, [r7, #12]
 8004460:	60b9      	str	r1, [r7, #8]
 8004462:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004464:	2300      	movs	r3, #0
 8004466:	617b      	str	r3, [r7, #20]
 8004468:	e00a      	b.n	8004480 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800446a:	f3af 8000 	nop.w
 800446e:	4601      	mov	r1, r0
 8004470:	68bb      	ldr	r3, [r7, #8]
 8004472:	1c5a      	adds	r2, r3, #1
 8004474:	60ba      	str	r2, [r7, #8]
 8004476:	b2ca      	uxtb	r2, r1
 8004478:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	3301      	adds	r3, #1
 800447e:	617b      	str	r3, [r7, #20]
 8004480:	697a      	ldr	r2, [r7, #20]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	429a      	cmp	r2, r3
 8004486:	dbf0      	blt.n	800446a <_read+0x12>
	}

return len;
 8004488:	687b      	ldr	r3, [r7, #4]
}
 800448a:	4618      	mov	r0, r3
 800448c:	3718      	adds	r7, #24
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}

08004492 <_close>:
	}
	return len;
}

int _close(int file)
{
 8004492:	b480      	push	{r7}
 8004494:	b083      	sub	sp, #12
 8004496:	af00      	add	r7, sp, #0
 8004498:	6078      	str	r0, [r7, #4]
	return -1;
 800449a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800449e:	4618      	mov	r0, r3
 80044a0:	370c      	adds	r7, #12
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr

080044aa <_fstat>:


int _fstat(int file, struct stat *st)
{
 80044aa:	b480      	push	{r7}
 80044ac:	b083      	sub	sp, #12
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
 80044b2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80044ba:	605a      	str	r2, [r3, #4]
	return 0;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr

080044ca <_isatty>:

int _isatty(int file)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b083      	sub	sp, #12
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
	return 1;
 80044d2:	2301      	movs	r3, #1
}
 80044d4:	4618      	mov	r0, r3
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	60f8      	str	r0, [r7, #12]
 80044e8:	60b9      	str	r1, [r7, #8]
 80044ea:	607a      	str	r2, [r7, #4]
	return 0;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	3714      	adds	r7, #20
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
	...

080044fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b086      	sub	sp, #24
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004504:	4a14      	ldr	r2, [pc, #80]	; (8004558 <_sbrk+0x5c>)
 8004506:	4b15      	ldr	r3, [pc, #84]	; (800455c <_sbrk+0x60>)
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004510:	4b13      	ldr	r3, [pc, #76]	; (8004560 <_sbrk+0x64>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d102      	bne.n	800451e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004518:	4b11      	ldr	r3, [pc, #68]	; (8004560 <_sbrk+0x64>)
 800451a:	4a12      	ldr	r2, [pc, #72]	; (8004564 <_sbrk+0x68>)
 800451c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800451e:	4b10      	ldr	r3, [pc, #64]	; (8004560 <_sbrk+0x64>)
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	4413      	add	r3, r2
 8004526:	693a      	ldr	r2, [r7, #16]
 8004528:	429a      	cmp	r2, r3
 800452a:	d207      	bcs.n	800453c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800452c:	f00c fd6a 	bl	8011004 <__errno>
 8004530:	4603      	mov	r3, r0
 8004532:	220c      	movs	r2, #12
 8004534:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004536:	f04f 33ff 	mov.w	r3, #4294967295
 800453a:	e009      	b.n	8004550 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800453c:	4b08      	ldr	r3, [pc, #32]	; (8004560 <_sbrk+0x64>)
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004542:	4b07      	ldr	r3, [pc, #28]	; (8004560 <_sbrk+0x64>)
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4413      	add	r3, r2
 800454a:	4a05      	ldr	r2, [pc, #20]	; (8004560 <_sbrk+0x64>)
 800454c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800454e:	68fb      	ldr	r3, [r7, #12]
}
 8004550:	4618      	mov	r0, r3
 8004552:	3718      	adds	r7, #24
 8004554:	46bd      	mov	sp, r7
 8004556:	bd80      	pop	{r7, pc}
 8004558:	24080000 	.word	0x24080000
 800455c:	00000400 	.word	0x00000400
 8004560:	24000248 	.word	0x24000248
 8004564:	240007e8 	.word	0x240007e8

08004568 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004568:	b480      	push	{r7}
 800456a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800456c:	4b39      	ldr	r3, [pc, #228]	; (8004654 <SystemInit+0xec>)
 800456e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004572:	4a38      	ldr	r2, [pc, #224]	; (8004654 <SystemInit+0xec>)
 8004574:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004578:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800457c:	4b36      	ldr	r3, [pc, #216]	; (8004658 <SystemInit+0xf0>)
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f003 030f 	and.w	r3, r3, #15
 8004584:	2b06      	cmp	r3, #6
 8004586:	d807      	bhi.n	8004598 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8004588:	4b33      	ldr	r3, [pc, #204]	; (8004658 <SystemInit+0xf0>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f023 030f 	bic.w	r3, r3, #15
 8004590:	4a31      	ldr	r2, [pc, #196]	; (8004658 <SystemInit+0xf0>)
 8004592:	f043 0307 	orr.w	r3, r3, #7
 8004596:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8004598:	4b30      	ldr	r3, [pc, #192]	; (800465c <SystemInit+0xf4>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	4a2f      	ldr	r2, [pc, #188]	; (800465c <SystemInit+0xf4>)
 800459e:	f043 0301 	orr.w	r3, r3, #1
 80045a2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80045a4:	4b2d      	ldr	r3, [pc, #180]	; (800465c <SystemInit+0xf4>)
 80045a6:	2200      	movs	r2, #0
 80045a8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80045aa:	4b2c      	ldr	r3, [pc, #176]	; (800465c <SystemInit+0xf4>)
 80045ac:	681a      	ldr	r2, [r3, #0]
 80045ae:	492b      	ldr	r1, [pc, #172]	; (800465c <SystemInit+0xf4>)
 80045b0:	4b2b      	ldr	r3, [pc, #172]	; (8004660 <SystemInit+0xf8>)
 80045b2:	4013      	ands	r3, r2
 80045b4:	600b      	str	r3, [r1, #0]
  
   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80045b6:	4b28      	ldr	r3, [pc, #160]	; (8004658 <SystemInit+0xf0>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0308 	and.w	r3, r3, #8
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d007      	beq.n	80045d2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
	MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80045c2:	4b25      	ldr	r3, [pc, #148]	; (8004658 <SystemInit+0xf0>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f023 030f 	bic.w	r3, r3, #15
 80045ca:	4a23      	ldr	r2, [pc, #140]	; (8004658 <SystemInit+0xf0>)
 80045cc:	f043 0307 	orr.w	r3, r3, #7
 80045d0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80045d2:	4b22      	ldr	r3, [pc, #136]	; (800465c <SystemInit+0xf4>)
 80045d4:	2200      	movs	r2, #0
 80045d6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80045d8:	4b20      	ldr	r3, [pc, #128]	; (800465c <SystemInit+0xf4>)
 80045da:	2200      	movs	r2, #0
 80045dc:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80045de:	4b1f      	ldr	r3, [pc, #124]	; (800465c <SystemInit+0xf4>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80045e4:	4b1d      	ldr	r3, [pc, #116]	; (800465c <SystemInit+0xf4>)
 80045e6:	4a1f      	ldr	r2, [pc, #124]	; (8004664 <SystemInit+0xfc>)
 80045e8:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80045ea:	4b1c      	ldr	r3, [pc, #112]	; (800465c <SystemInit+0xf4>)
 80045ec:	4a1e      	ldr	r2, [pc, #120]	; (8004668 <SystemInit+0x100>)
 80045ee:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80045f0:	4b1a      	ldr	r3, [pc, #104]	; (800465c <SystemInit+0xf4>)
 80045f2:	4a1e      	ldr	r2, [pc, #120]	; (800466c <SystemInit+0x104>)
 80045f4:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80045f6:	4b19      	ldr	r3, [pc, #100]	; (800465c <SystemInit+0xf4>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80045fc:	4b17      	ldr	r3, [pc, #92]	; (800465c <SystemInit+0xf4>)
 80045fe:	4a1b      	ldr	r2, [pc, #108]	; (800466c <SystemInit+0x104>)
 8004600:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8004602:	4b16      	ldr	r3, [pc, #88]	; (800465c <SystemInit+0xf4>)
 8004604:	2200      	movs	r2, #0
 8004606:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8004608:	4b14      	ldr	r3, [pc, #80]	; (800465c <SystemInit+0xf4>)
 800460a:	4a18      	ldr	r2, [pc, #96]	; (800466c <SystemInit+0x104>)
 800460c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800460e:	4b13      	ldr	r3, [pc, #76]	; (800465c <SystemInit+0xf4>)
 8004610:	2200      	movs	r2, #0
 8004612:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004614:	4b11      	ldr	r3, [pc, #68]	; (800465c <SystemInit+0xf4>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	4a10      	ldr	r2, [pc, #64]	; (800465c <SystemInit+0xf4>)
 800461a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800461e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004620:	4b0e      	ldr	r3, [pc, #56]	; (800465c <SystemInit+0xf4>)
 8004622:	2200      	movs	r2, #0
 8004624:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004626:	4b12      	ldr	r3, [pc, #72]	; (8004670 <SystemInit+0x108>)
 8004628:	681a      	ldr	r2, [r3, #0]
 800462a:	4b12      	ldr	r3, [pc, #72]	; (8004674 <SystemInit+0x10c>)
 800462c:	4013      	ands	r3, r2
 800462e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004632:	d202      	bcs.n	800463a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004634:	4b10      	ldr	r3, [pc, #64]	; (8004678 <SystemInit+0x110>)
 8004636:	2201      	movs	r2, #1
 8004638:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800463a:	4b10      	ldr	r3, [pc, #64]	; (800467c <SystemInit+0x114>)
 800463c:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8004640:	601a      	str	r2, [r3, #0]

  /* Configure the Vector Table location add offset address for cortex-M7 ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = D1_AXISRAM_BASE  | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal AXI-RAM */
#else
  SCB->VTOR = FLASH_BANK1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004642:	4b04      	ldr	r3, [pc, #16]	; (8004654 <SystemInit+0xec>)
 8004644:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004648:	609a      	str	r2, [r3, #8]
#endif

#endif /*DUAL_CORE && CORE_CM4*/

}
 800464a:	bf00      	nop
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr
 8004654:	e000ed00 	.word	0xe000ed00
 8004658:	52002000 	.word	0x52002000
 800465c:	58024400 	.word	0x58024400
 8004660:	eaf6ed7f 	.word	0xeaf6ed7f
 8004664:	02020200 	.word	0x02020200
 8004668:	01ff0000 	.word	0x01ff0000
 800466c:	01010280 	.word	0x01010280
 8004670:	5c001000 	.word	0x5c001000
 8004674:	ffff0000 	.word	0xffff0000
 8004678:	51008108 	.word	0x51008108
 800467c:	52004000 	.word	0x52004000

08004680 <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b086      	sub	sp, #24
 8004684:	af02      	add	r7, sp, #8
 8004686:	4603      	mov	r3, r0
 8004688:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 800468a:	f107 020f 	add.w	r2, r7, #15
 800468e:	1df9      	adds	r1, r7, #7
 8004690:	2364      	movs	r3, #100	; 0x64
 8004692:	9300      	str	r3, [sp, #0]
 8004694:	2301      	movs	r3, #1
 8004696:	4804      	ldr	r0, [pc, #16]	; (80046a8 <W25qxx_Spi+0x28>)
 8004698:	f009 f88c 	bl	800d7b4 <HAL_SPI_TransmitReceive>
	return ret;
 800469c:	7bfb      	ldrb	r3, [r7, #15]
}
 800469e:	4618      	mov	r0, r3
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	24000618 	.word	0x24000618

080046ac <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b084      	sub	sp, #16
 80046b0:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 80046b2:	2300      	movs	r3, #0
 80046b4:	60fb      	str	r3, [r7, #12]
 80046b6:	2300      	movs	r3, #0
 80046b8:	60bb      	str	r3, [r7, #8]
 80046ba:	2300      	movs	r3, #0
 80046bc:	607b      	str	r3, [r7, #4]
 80046be:	2300      	movs	r3, #0
 80046c0:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80046c2:	2200      	movs	r2, #0
 80046c4:	2140      	movs	r1, #64	; 0x40
 80046c6:	4813      	ldr	r0, [pc, #76]	; (8004714 <W25qxx_ReadID+0x68>)
 80046c8:	f003 fde8 	bl	800829c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 80046cc:	209f      	movs	r0, #159	; 0x9f
 80046ce:	f7ff ffd7 	bl	8004680 <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80046d2:	20a5      	movs	r0, #165	; 0xa5
 80046d4:	f7ff ffd4 	bl	8004680 <W25qxx_Spi>
 80046d8:	4603      	mov	r3, r0
 80046da:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80046dc:	20a5      	movs	r0, #165	; 0xa5
 80046de:	f7ff ffcf 	bl	8004680 <W25qxx_Spi>
 80046e2:	4603      	mov	r3, r0
 80046e4:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80046e6:	20a5      	movs	r0, #165	; 0xa5
 80046e8:	f7ff ffca 	bl	8004680 <W25qxx_Spi>
 80046ec:	4603      	mov	r3, r0
 80046ee:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80046f0:	2201      	movs	r2, #1
 80046f2:	2140      	movs	r1, #64	; 0x40
 80046f4:	4807      	ldr	r0, [pc, #28]	; (8004714 <W25qxx_ReadID+0x68>)
 80046f6:	f003 fdd1 	bl	800829c <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	041a      	lsls	r2, r3, #16
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	021b      	lsls	r3, r3, #8
 8004702:	4313      	orrs	r3, r2
 8004704:	683a      	ldr	r2, [r7, #0]
 8004706:	4313      	orrs	r3, r2
 8004708:	60fb      	str	r3, [r7, #12]
	return Temp;
 800470a:	68fb      	ldr	r3, [r7, #12]
}
 800470c:	4618      	mov	r0, r3
 800470e:	3710      	adds	r7, #16
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	58020400 	.word	0x58020400

08004718 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8004718:	b590      	push	{r4, r7, lr}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800471e:	2200      	movs	r2, #0
 8004720:	2140      	movs	r1, #64	; 0x40
 8004722:	4816      	ldr	r0, [pc, #88]	; (800477c <W25qxx_ReadUniqID+0x64>)
 8004724:	f003 fdba 	bl	800829c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 8004728:	204b      	movs	r0, #75	; 0x4b
 800472a:	f7ff ffa9 	bl	8004680 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800472e:	2300      	movs	r3, #0
 8004730:	71fb      	strb	r3, [r7, #7]
 8004732:	e005      	b.n	8004740 <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004734:	20a5      	movs	r0, #165	; 0xa5
 8004736:	f7ff ffa3 	bl	8004680 <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800473a:	79fb      	ldrb	r3, [r7, #7]
 800473c:	3301      	adds	r3, #1
 800473e:	71fb      	strb	r3, [r7, #7]
 8004740:	79fb      	ldrb	r3, [r7, #7]
 8004742:	2b03      	cmp	r3, #3
 8004744:	d9f6      	bls.n	8004734 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 8004746:	2300      	movs	r3, #0
 8004748:	71bb      	strb	r3, [r7, #6]
 800474a:	e00b      	b.n	8004764 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800474c:	79bc      	ldrb	r4, [r7, #6]
 800474e:	20a5      	movs	r0, #165	; 0xa5
 8004750:	f7ff ff96 	bl	8004680 <W25qxx_Spi>
 8004754:	4603      	mov	r3, r0
 8004756:	461a      	mov	r2, r3
 8004758:	4b09      	ldr	r3, [pc, #36]	; (8004780 <W25qxx_ReadUniqID+0x68>)
 800475a:	4423      	add	r3, r4
 800475c:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 800475e:	79bb      	ldrb	r3, [r7, #6]
 8004760:	3301      	adds	r3, #1
 8004762:	71bb      	strb	r3, [r7, #6]
 8004764:	79bb      	ldrb	r3, [r7, #6]
 8004766:	2b07      	cmp	r3, #7
 8004768:	d9f0      	bls.n	800474c <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800476a:	2201      	movs	r2, #1
 800476c:	2140      	movs	r1, #64	; 0x40
 800476e:	4803      	ldr	r0, [pc, #12]	; (800477c <W25qxx_ReadUniqID+0x64>)
 8004770:	f003 fd94 	bl	800829c <HAL_GPIO_WritePin>
}
 8004774:	bf00      	nop
 8004776:	370c      	adds	r7, #12
 8004778:	46bd      	mov	sp, r7
 800477a:	bd90      	pop	{r4, r7, pc}
 800477c:	58020400 	.word	0x58020400
 8004780:	240007ac 	.word	0x240007ac

08004784 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004788:	2200      	movs	r2, #0
 800478a:	2140      	movs	r1, #64	; 0x40
 800478c:	4807      	ldr	r0, [pc, #28]	; (80047ac <W25qxx_WriteEnable+0x28>)
 800478e:	f003 fd85 	bl	800829c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 8004792:	2006      	movs	r0, #6
 8004794:	f7ff ff74 	bl	8004680 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004798:	2201      	movs	r2, #1
 800479a:	2140      	movs	r1, #64	; 0x40
 800479c:	4803      	ldr	r0, [pc, #12]	; (80047ac <W25qxx_WriteEnable+0x28>)
 800479e:	f003 fd7d 	bl	800829c <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 80047a2:	2001      	movs	r0, #1
 80047a4:	f000 fc36 	bl	8005014 <HAL_Delay>
}
 80047a8:	bf00      	nop
 80047aa:	bd80      	pop	{r7, pc}
 80047ac:	58020400 	.word	0x58020400

080047b0 <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b084      	sub	sp, #16
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	4603      	mov	r3, r0
 80047b8:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 80047ba:	2300      	movs	r3, #0
 80047bc:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80047be:	2200      	movs	r2, #0
 80047c0:	2140      	movs	r1, #64	; 0x40
 80047c2:	481c      	ldr	r0, [pc, #112]	; (8004834 <W25qxx_ReadStatusRegister+0x84>)
 80047c4:	f003 fd6a 	bl	800829c <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 80047c8:	79fb      	ldrb	r3, [r7, #7]
 80047ca:	2b01      	cmp	r3, #1
 80047cc:	d10c      	bne.n	80047e8 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 80047ce:	2005      	movs	r0, #5
 80047d0:	f7ff ff56 	bl	8004680 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80047d4:	20a5      	movs	r0, #165	; 0xa5
 80047d6:	f7ff ff53 	bl	8004680 <W25qxx_Spi>
 80047da:	4603      	mov	r3, r0
 80047dc:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 80047de:	4a16      	ldr	r2, [pc, #88]	; (8004838 <W25qxx_ReadStatusRegister+0x88>)
 80047e0:	7bfb      	ldrb	r3, [r7, #15]
 80047e2:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80047e6:	e01b      	b.n	8004820 <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 80047e8:	79fb      	ldrb	r3, [r7, #7]
 80047ea:	2b02      	cmp	r3, #2
 80047ec:	d10c      	bne.n	8004808 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 80047ee:	2035      	movs	r0, #53	; 0x35
 80047f0:	f7ff ff46 	bl	8004680 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80047f4:	20a5      	movs	r0, #165	; 0xa5
 80047f6:	f7ff ff43 	bl	8004680 <W25qxx_Spi>
 80047fa:	4603      	mov	r3, r0
 80047fc:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 80047fe:	4a0e      	ldr	r2, [pc, #56]	; (8004838 <W25qxx_ReadStatusRegister+0x88>)
 8004800:	7bfb      	ldrb	r3, [r7, #15]
 8004802:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 8004806:	e00b      	b.n	8004820 <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8004808:	2015      	movs	r0, #21
 800480a:	f7ff ff39 	bl	8004680 <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800480e:	20a5      	movs	r0, #165	; 0xa5
 8004810:	f7ff ff36 	bl	8004680 <W25qxx_Spi>
 8004814:	4603      	mov	r3, r0
 8004816:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8004818:	4a07      	ldr	r2, [pc, #28]	; (8004838 <W25qxx_ReadStatusRegister+0x88>)
 800481a:	7bfb      	ldrb	r3, [r7, #15]
 800481c:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004820:	2201      	movs	r2, #1
 8004822:	2140      	movs	r1, #64	; 0x40
 8004824:	4803      	ldr	r0, [pc, #12]	; (8004834 <W25qxx_ReadStatusRegister+0x84>)
 8004826:	f003 fd39 	bl	800829c <HAL_GPIO_WritePin>
	return status;
 800482a:	7bfb      	ldrb	r3, [r7, #15]
}
 800482c:	4618      	mov	r0, r3
 800482e:	3710      	adds	r7, #16
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}
 8004834:	58020400 	.word	0x58020400
 8004838:	240007ac 	.word	0x240007ac

0800483c <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 8004840:	2001      	movs	r0, #1
 8004842:	f000 fbe7 	bl	8005014 <HAL_Delay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004846:	2200      	movs	r2, #0
 8004848:	2140      	movs	r1, #64	; 0x40
 800484a:	480f      	ldr	r0, [pc, #60]	; (8004888 <W25qxx_WaitForWriteEnd+0x4c>)
 800484c:	f003 fd26 	bl	800829c <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 8004850:	2005      	movs	r0, #5
 8004852:	f7ff ff15 	bl	8004680 <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004856:	20a5      	movs	r0, #165	; 0xa5
 8004858:	f7ff ff12 	bl	8004680 <W25qxx_Spi>
 800485c:	4603      	mov	r3, r0
 800485e:	461a      	mov	r2, r3
 8004860:	4b0a      	ldr	r3, [pc, #40]	; (800488c <W25qxx_WaitForWriteEnd+0x50>)
 8004862:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 8004866:	2001      	movs	r0, #1
 8004868:	f000 fbd4 	bl	8005014 <HAL_Delay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 800486c:	4b07      	ldr	r3, [pc, #28]	; (800488c <W25qxx_WaitForWriteEnd+0x50>)
 800486e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004872:	f003 0301 	and.w	r3, r3, #1
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1ed      	bne.n	8004856 <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800487a:	2201      	movs	r2, #1
 800487c:	2140      	movs	r1, #64	; 0x40
 800487e:	4802      	ldr	r0, [pc, #8]	; (8004888 <W25qxx_WaitForWriteEnd+0x4c>)
 8004880:	f003 fd0c 	bl	800829c <HAL_GPIO_WritePin>
}
 8004884:	bf00      	nop
 8004886:	bd80      	pop	{r7, pc}
 8004888:	58020400 	.word	0x58020400
 800488c:	240007ac 	.word	0x240007ac

08004890 <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	b082      	sub	sp, #8
 8004894:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8004896:	4b65      	ldr	r3, [pc, #404]	; (8004a2c <W25qxx_Init+0x19c>)
 8004898:	2201      	movs	r2, #1
 800489a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 800489e:	e002      	b.n	80048a6 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 80048a0:	2001      	movs	r0, #1
 80048a2:	f000 fbb7 	bl	8005014 <HAL_Delay>
	while (HAL_GetTick() < 100)
 80048a6:	f000 fba9 	bl	8004ffc <HAL_GetTick>
 80048aa:	4603      	mov	r3, r0
 80048ac:	2b63      	cmp	r3, #99	; 0x63
 80048ae:	d9f7      	bls.n	80048a0 <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80048b0:	2201      	movs	r2, #1
 80048b2:	2140      	movs	r1, #64	; 0x40
 80048b4:	485e      	ldr	r0, [pc, #376]	; (8004a30 <W25qxx_Init+0x1a0>)
 80048b6:	f003 fcf1 	bl	800829c <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 80048ba:	2064      	movs	r0, #100	; 0x64
 80048bc:	f000 fbaa 	bl	8005014 <HAL_Delay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
#endif
	id = W25qxx_ReadID();
 80048c0:	f7ff fef4 	bl	80046ac <W25qxx_ReadID>
 80048c4:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
#endif
	switch (id & 0x000000FF)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	3b11      	subs	r3, #17
 80048cc:	2b0f      	cmp	r3, #15
 80048ce:	d86c      	bhi.n	80049aa <W25qxx_Init+0x11a>
 80048d0:	a201      	add	r2, pc, #4	; (adr r2, 80048d8 <W25qxx_Init+0x48>)
 80048d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d6:	bf00      	nop
 80048d8:	0800499d 	.word	0x0800499d
 80048dc:	0800498f 	.word	0x0800498f
 80048e0:	08004981 	.word	0x08004981
 80048e4:	08004973 	.word	0x08004973
 80048e8:	08004965 	.word	0x08004965
 80048ec:	08004957 	.word	0x08004957
 80048f0:	08004949 	.word	0x08004949
 80048f4:	08004939 	.word	0x08004939
 80048f8:	08004929 	.word	0x08004929
 80048fc:	080049ab 	.word	0x080049ab
 8004900:	080049ab 	.word	0x080049ab
 8004904:	080049ab 	.word	0x080049ab
 8004908:	080049ab 	.word	0x080049ab
 800490c:	080049ab 	.word	0x080049ab
 8004910:	080049ab 	.word	0x080049ab
 8004914:	08004919 	.word	0x08004919
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 8004918:	4b44      	ldr	r3, [pc, #272]	; (8004a2c <W25qxx_Init+0x19c>)
 800491a:	220a      	movs	r2, #10
 800491c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 800491e:	4b43      	ldr	r3, [pc, #268]	; (8004a2c <W25qxx_Init+0x19c>)
 8004920:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004924:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
#endif
		break;
 8004926:	e046      	b.n	80049b6 <W25qxx_Init+0x126>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 8004928:	4b40      	ldr	r3, [pc, #256]	; (8004a2c <W25qxx_Init+0x19c>)
 800492a:	2209      	movs	r2, #9
 800492c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 800492e:	4b3f      	ldr	r3, [pc, #252]	; (8004a2c <W25qxx_Init+0x19c>)
 8004930:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004934:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
#endif
		break;
 8004936:	e03e      	b.n	80049b6 <W25qxx_Init+0x126>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 8004938:	4b3c      	ldr	r3, [pc, #240]	; (8004a2c <W25qxx_Init+0x19c>)
 800493a:	2208      	movs	r2, #8
 800493c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 800493e:	4b3b      	ldr	r3, [pc, #236]	; (8004a2c <W25qxx_Init+0x19c>)
 8004940:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004944:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
#endif
		break;
 8004946:	e036      	b.n	80049b6 <W25qxx_Init+0x126>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 8004948:	4b38      	ldr	r3, [pc, #224]	; (8004a2c <W25qxx_Init+0x19c>)
 800494a:	2207      	movs	r2, #7
 800494c:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 800494e:	4b37      	ldr	r3, [pc, #220]	; (8004a2c <W25qxx_Init+0x19c>)
 8004950:	2280      	movs	r2, #128	; 0x80
 8004952:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
#endif
		break;
 8004954:	e02f      	b.n	80049b6 <W25qxx_Init+0x126>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 8004956:	4b35      	ldr	r3, [pc, #212]	; (8004a2c <W25qxx_Init+0x19c>)
 8004958:	2206      	movs	r2, #6
 800495a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 800495c:	4b33      	ldr	r3, [pc, #204]	; (8004a2c <W25qxx_Init+0x19c>)
 800495e:	2240      	movs	r2, #64	; 0x40
 8004960:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
#endif
		break;
 8004962:	e028      	b.n	80049b6 <W25qxx_Init+0x126>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 8004964:	4b31      	ldr	r3, [pc, #196]	; (8004a2c <W25qxx_Init+0x19c>)
 8004966:	2205      	movs	r2, #5
 8004968:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 800496a:	4b30      	ldr	r3, [pc, #192]	; (8004a2c <W25qxx_Init+0x19c>)
 800496c:	2220      	movs	r2, #32
 800496e:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
#endif
		break;
 8004970:	e021      	b.n	80049b6 <W25qxx_Init+0x126>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8004972:	4b2e      	ldr	r3, [pc, #184]	; (8004a2c <W25qxx_Init+0x19c>)
 8004974:	2204      	movs	r2, #4
 8004976:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8004978:	4b2c      	ldr	r3, [pc, #176]	; (8004a2c <W25qxx_Init+0x19c>)
 800497a:	2210      	movs	r2, #16
 800497c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
#endif
		break;
 800497e:	e01a      	b.n	80049b6 <W25qxx_Init+0x126>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8004980:	4b2a      	ldr	r3, [pc, #168]	; (8004a2c <W25qxx_Init+0x19c>)
 8004982:	2203      	movs	r2, #3
 8004984:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 8004986:	4b29      	ldr	r3, [pc, #164]	; (8004a2c <W25qxx_Init+0x19c>)
 8004988:	2208      	movs	r2, #8
 800498a:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
#endif
		break;
 800498c:	e013      	b.n	80049b6 <W25qxx_Init+0x126>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 800498e:	4b27      	ldr	r3, [pc, #156]	; (8004a2c <W25qxx_Init+0x19c>)
 8004990:	2202      	movs	r2, #2
 8004992:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8004994:	4b25      	ldr	r3, [pc, #148]	; (8004a2c <W25qxx_Init+0x19c>)
 8004996:	2204      	movs	r2, #4
 8004998:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
#endif
		break;
 800499a:	e00c      	b.n	80049b6 <W25qxx_Init+0x126>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 800499c:	4b23      	ldr	r3, [pc, #140]	; (8004a2c <W25qxx_Init+0x19c>)
 800499e:	2201      	movs	r2, #1
 80049a0:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 80049a2:	4b22      	ldr	r3, [pc, #136]	; (8004a2c <W25qxx_Init+0x19c>)
 80049a4:	2202      	movs	r2, #2
 80049a6:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
#endif
		break;
 80049a8:	e005      	b.n	80049b6 <W25qxx_Init+0x126>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
#endif
		w25qxx.Lock = 0;
 80049aa:	4b20      	ldr	r3, [pc, #128]	; (8004a2c <W25qxx_Init+0x19c>)
 80049ac:	2200      	movs	r2, #0
 80049ae:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 80049b2:	2300      	movs	r3, #0
 80049b4:	e036      	b.n	8004a24 <W25qxx_Init+0x194>
	}
	w25qxx.PageSize = 256;
 80049b6:	4b1d      	ldr	r3, [pc, #116]	; (8004a2c <W25qxx_Init+0x19c>)
 80049b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80049bc:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 80049be:	4b1b      	ldr	r3, [pc, #108]	; (8004a2c <W25qxx_Init+0x19c>)
 80049c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80049c4:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 80049c6:	4b19      	ldr	r3, [pc, #100]	; (8004a2c <W25qxx_Init+0x19c>)
 80049c8:	69db      	ldr	r3, [r3, #28]
 80049ca:	011b      	lsls	r3, r3, #4
 80049cc:	4a17      	ldr	r2, [pc, #92]	; (8004a2c <W25qxx_Init+0x19c>)
 80049ce:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 80049d0:	4b16      	ldr	r3, [pc, #88]	; (8004a2c <W25qxx_Init+0x19c>)
 80049d2:	695b      	ldr	r3, [r3, #20]
 80049d4:	4a15      	ldr	r2, [pc, #84]	; (8004a2c <W25qxx_Init+0x19c>)
 80049d6:	6912      	ldr	r2, [r2, #16]
 80049d8:	fb02 f303 	mul.w	r3, r2, r3
 80049dc:	4a13      	ldr	r2, [pc, #76]	; (8004a2c <W25qxx_Init+0x19c>)
 80049de:	8952      	ldrh	r2, [r2, #10]
 80049e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80049e4:	4a11      	ldr	r2, [pc, #68]	; (8004a2c <W25qxx_Init+0x19c>)
 80049e6:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 80049e8:	4b10      	ldr	r3, [pc, #64]	; (8004a2c <W25qxx_Init+0x19c>)
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	011b      	lsls	r3, r3, #4
 80049ee:	4a0f      	ldr	r2, [pc, #60]	; (8004a2c <W25qxx_Init+0x19c>)
 80049f0:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 80049f2:	4b0e      	ldr	r3, [pc, #56]	; (8004a2c <W25qxx_Init+0x19c>)
 80049f4:	695b      	ldr	r3, [r3, #20]
 80049f6:	4a0d      	ldr	r2, [pc, #52]	; (8004a2c <W25qxx_Init+0x19c>)
 80049f8:	6912      	ldr	r2, [r2, #16]
 80049fa:	fb02 f303 	mul.w	r3, r2, r3
 80049fe:	0a9b      	lsrs	r3, r3, #10
 8004a00:	4a0a      	ldr	r2, [pc, #40]	; (8004a2c <W25qxx_Init+0x19c>)
 8004a02:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 8004a04:	f7ff fe88 	bl	8004718 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 8004a08:	2001      	movs	r0, #1
 8004a0a:	f7ff fed1 	bl	80047b0 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 8004a0e:	2002      	movs	r0, #2
 8004a10:	f7ff fece 	bl	80047b0 <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 8004a14:	2003      	movs	r0, #3
 8004a16:	f7ff fecb 	bl	80047b0 <W25qxx_ReadStatusRegister>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
	printf("w25qxx Init Done\r\n");
#endif
	w25qxx.Lock = 0;
 8004a1a:	4b04      	ldr	r3, [pc, #16]	; (8004a2c <W25qxx_Init+0x19c>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8004a22:	2301      	movs	r3, #1
}
 8004a24:	4618      	mov	r0, r3
 8004a26:	3708      	adds	r7, #8
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}
 8004a2c:	240007ac 	.word	0x240007ac
 8004a30:	58020400 	.word	0x58020400

08004a34 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b082      	sub	sp, #8
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8004a3c:	e002      	b.n	8004a44 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8004a3e:	2001      	movs	r0, #1
 8004a40:	f000 fae8 	bl	8005014 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8004a44:	4b25      	ldr	r3, [pc, #148]	; (8004adc <W25qxx_EraseSector+0xa8>)
 8004a46:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004a4a:	2b01      	cmp	r3, #1
 8004a4c:	d0f7      	beq.n	8004a3e <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 8004a4e:	4b23      	ldr	r3, [pc, #140]	; (8004adc <W25qxx_EraseSector+0xa8>)
 8004a50:	2201      	movs	r2, #1
 8004a52:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
#endif
	W25qxx_WaitForWriteEnd();
 8004a56:	f7ff fef1 	bl	800483c <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 8004a5a:	4b20      	ldr	r3, [pc, #128]	; (8004adc <W25qxx_EraseSector+0xa8>)
 8004a5c:	691a      	ldr	r2, [r3, #16]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	fb02 f303 	mul.w	r3, r2, r3
 8004a64:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8004a66:	f7ff fe8d 	bl	8004784 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	2140      	movs	r1, #64	; 0x40
 8004a6e:	481c      	ldr	r0, [pc, #112]	; (8004ae0 <W25qxx_EraseSector+0xac>)
 8004a70:	f003 fc14 	bl	800829c <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8004a74:	4b19      	ldr	r3, [pc, #100]	; (8004adc <W25qxx_EraseSector+0xa8>)
 8004a76:	781b      	ldrb	r3, [r3, #0]
 8004a78:	2b08      	cmp	r3, #8
 8004a7a:	d909      	bls.n	8004a90 <W25qxx_EraseSector+0x5c>
	{
		W25qxx_Spi(0x21);
 8004a7c:	2021      	movs	r0, #33	; 0x21
 8004a7e:	f7ff fdff 	bl	8004680 <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	0e1b      	lsrs	r3, r3, #24
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f7ff fdf9 	bl	8004680 <W25qxx_Spi>
 8004a8e:	e002      	b.n	8004a96 <W25qxx_EraseSector+0x62>
	}
	else
	{
		W25qxx_Spi(0x20);
 8004a90:	2020      	movs	r0, #32
 8004a92:	f7ff fdf5 	bl	8004680 <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	0c1b      	lsrs	r3, r3, #16
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f7ff fdef 	bl	8004680 <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	0a1b      	lsrs	r3, r3, #8
 8004aa6:	b2db      	uxtb	r3, r3
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f7ff fde9 	bl	8004680 <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	b2db      	uxtb	r3, r3
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f7ff fde4 	bl	8004680 <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004ab8:	2201      	movs	r2, #1
 8004aba:	2140      	movs	r1, #64	; 0x40
 8004abc:	4808      	ldr	r0, [pc, #32]	; (8004ae0 <W25qxx_EraseSector+0xac>)
 8004abe:	f003 fbed 	bl	800829c <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8004ac2:	f7ff febb 	bl	800483c <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
#endif
	W25qxx_Delay(1);
 8004ac6:	2001      	movs	r0, #1
 8004ac8:	f000 faa4 	bl	8005014 <HAL_Delay>
	w25qxx.Lock = 0;
 8004acc:	4b03      	ldr	r3, [pc, #12]	; (8004adc <W25qxx_EraseSector+0xa8>)
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8004ad4:	bf00      	nop
 8004ad6:	3708      	adds	r7, #8
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	bd80      	pop	{r7, pc}
 8004adc:	240007ac 	.word	0x240007ac
 8004ae0:	58020400 	.word	0x58020400

08004ae4 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8004aec:	4b07      	ldr	r3, [pc, #28]	; (8004b0c <W25qxx_SectorToPage+0x28>)
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	687a      	ldr	r2, [r7, #4]
 8004af2:	fb02 f303 	mul.w	r3, r2, r3
 8004af6:	4a05      	ldr	r2, [pc, #20]	; (8004b0c <W25qxx_SectorToPage+0x28>)
 8004af8:	8952      	ldrh	r2, [r2, #10]
 8004afa:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	370c      	adds	r7, #12
 8004b02:	46bd      	mov	sp, r7
 8004b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop
 8004b0c:	240007ac 	.word	0x240007ac

08004b10 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b084      	sub	sp, #16
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	607a      	str	r2, [r7, #4]
 8004b1c:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8004b1e:	e002      	b.n	8004b26 <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8004b20:	2001      	movs	r0, #1
 8004b22:	f000 fa77 	bl	8005014 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8004b26:	4b39      	ldr	r3, [pc, #228]	; (8004c0c <W25qxx_WritePage+0xfc>)
 8004b28:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004b2c:	2b01      	cmp	r3, #1
 8004b2e:	d0f7      	beq.n	8004b20 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8004b30:	4b36      	ldr	r3, [pc, #216]	; (8004c0c <W25qxx_WritePage+0xfc>)
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8004b38:	683a      	ldr	r2, [r7, #0]
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	4413      	add	r3, r2
 8004b3e:	4a33      	ldr	r2, [pc, #204]	; (8004c0c <W25qxx_WritePage+0xfc>)
 8004b40:	8952      	ldrh	r2, [r2, #10]
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d802      	bhi.n	8004b4c <W25qxx_WritePage+0x3c>
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d105      	bne.n	8004b58 <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004b4c:	4b2f      	ldr	r3, [pc, #188]	; (8004c0c <W25qxx_WritePage+0xfc>)
 8004b4e:	895b      	ldrh	r3, [r3, #10]
 8004b50:	461a      	mov	r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	4413      	add	r3, r2
 8004b5e:	4a2b      	ldr	r2, [pc, #172]	; (8004c0c <W25qxx_WritePage+0xfc>)
 8004b60:	8952      	ldrh	r2, [r2, #10]
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d905      	bls.n	8004b72 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004b66:	4b29      	ldr	r3, [pc, #164]	; (8004c0c <W25qxx_WritePage+0xfc>)
 8004b68:	895b      	ldrh	r3, [r3, #10]
 8004b6a:	461a      	mov	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	1ad3      	subs	r3, r2, r3
 8004b70:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	W25qxx_WaitForWriteEnd();
 8004b72:	f7ff fe63 	bl	800483c <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8004b76:	f7ff fe05 	bl	8004784 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	2140      	movs	r1, #64	; 0x40
 8004b7e:	4824      	ldr	r0, [pc, #144]	; (8004c10 <W25qxx_WritePage+0x100>)
 8004b80:	f003 fb8c 	bl	800829c <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8004b84:	4b21      	ldr	r3, [pc, #132]	; (8004c0c <W25qxx_WritePage+0xfc>)
 8004b86:	895b      	ldrh	r3, [r3, #10]
 8004b88:	461a      	mov	r2, r3
 8004b8a:	68bb      	ldr	r3, [r7, #8]
 8004b8c:	fb03 f302 	mul.w	r3, r3, r2
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	4413      	add	r3, r2
 8004b94:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8004b96:	4b1d      	ldr	r3, [pc, #116]	; (8004c0c <W25qxx_WritePage+0xfc>)
 8004b98:	781b      	ldrb	r3, [r3, #0]
 8004b9a:	2b08      	cmp	r3, #8
 8004b9c:	d909      	bls.n	8004bb2 <W25qxx_WritePage+0xa2>
	{
		W25qxx_Spi(0x12);
 8004b9e:	2012      	movs	r0, #18
 8004ba0:	f7ff fd6e 	bl	8004680 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8004ba4:	68bb      	ldr	r3, [r7, #8]
 8004ba6:	0e1b      	lsrs	r3, r3, #24
 8004ba8:	b2db      	uxtb	r3, r3
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7ff fd68 	bl	8004680 <W25qxx_Spi>
 8004bb0:	e002      	b.n	8004bb8 <W25qxx_WritePage+0xa8>
	}
	else
	{
		W25qxx_Spi(0x02);
 8004bb2:	2002      	movs	r0, #2
 8004bb4:	f7ff fd64 	bl	8004680 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	0c1b      	lsrs	r3, r3, #16
 8004bbc:	b2db      	uxtb	r3, r3
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7ff fd5e 	bl	8004680 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8004bc4:	68bb      	ldr	r3, [r7, #8]
 8004bc6:	0a1b      	lsrs	r3, r3, #8
 8004bc8:	b2db      	uxtb	r3, r3
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f7ff fd58 	bl	8004680 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	b2db      	uxtb	r3, r3
 8004bd4:	4618      	mov	r0, r3
 8004bd6:	f7ff fd53 	bl	8004680 <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	b29a      	uxth	r2, r3
 8004bde:	2364      	movs	r3, #100	; 0x64
 8004be0:	68f9      	ldr	r1, [r7, #12]
 8004be2:	480c      	ldr	r0, [pc, #48]	; (8004c14 <W25qxx_WritePage+0x104>)
 8004be4:	f008 fa02 	bl	800cfec <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004be8:	2201      	movs	r2, #1
 8004bea:	2140      	movs	r1, #64	; 0x40
 8004bec:	4808      	ldr	r0, [pc, #32]	; (8004c10 <W25qxx_WritePage+0x100>)
 8004bee:	f003 fb55 	bl	800829c <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8004bf2:	f7ff fe23 	bl	800483c <W25qxx_WaitForWriteEnd>
	}
	printf("\r\n");
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8004bf6:	2001      	movs	r0, #1
 8004bf8:	f000 fa0c 	bl	8005014 <HAL_Delay>
	w25qxx.Lock = 0;
 8004bfc:	4b03      	ldr	r3, [pc, #12]	; (8004c0c <W25qxx_WritePage+0xfc>)
 8004bfe:	2200      	movs	r2, #0
 8004c00:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8004c04:	bf00      	nop
 8004c06:	3710      	adds	r7, #16
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	240007ac 	.word	0x240007ac
 8004c10:	58020400 	.word	0x58020400
 8004c14:	24000618 	.word	0x24000618

08004c18 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8004c18:	b580      	push	{r7, lr}
 8004c1a:	b088      	sub	sp, #32
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	60f8      	str	r0, [r7, #12]
 8004c20:	60b9      	str	r1, [r7, #8]
 8004c22:	607a      	str	r2, [r7, #4]
 8004c24:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8004c26:	4b2c      	ldr	r3, [pc, #176]	; (8004cd8 <W25qxx_WriteSector+0xc0>)
 8004c28:	691b      	ldr	r3, [r3, #16]
 8004c2a:	683a      	ldr	r2, [r7, #0]
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d802      	bhi.n	8004c36 <W25qxx_WriteSector+0x1e>
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d102      	bne.n	8004c3c <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8004c36:	4b28      	ldr	r3, [pc, #160]	; (8004cd8 <W25qxx_WriteSector+0xc0>)
 8004c38:	691b      	ldr	r3, [r3, #16]
 8004c3a:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8004c3c:	4b26      	ldr	r3, [pc, #152]	; (8004cd8 <W25qxx_WriteSector+0xc0>)
 8004c3e:	691b      	ldr	r3, [r3, #16]
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	429a      	cmp	r2, r3
 8004c44:	d243      	bcs.n	8004cce <W25qxx_WriteSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8004c46:	687a      	ldr	r2, [r7, #4]
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	441a      	add	r2, r3
 8004c4c:	4b22      	ldr	r3, [pc, #136]	; (8004cd8 <W25qxx_WriteSector+0xc0>)
 8004c4e:	691b      	ldr	r3, [r3, #16]
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d905      	bls.n	8004c60 <W25qxx_WriteSector+0x48>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8004c54:	4b20      	ldr	r3, [pc, #128]	; (8004cd8 <W25qxx_WriteSector+0xc0>)
 8004c56:	691a      	ldr	r2, [r3, #16]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	61bb      	str	r3, [r7, #24]
 8004c5e:	e001      	b.n	8004c64 <W25qxx_WriteSector+0x4c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8004c64:	68b8      	ldr	r0, [r7, #8]
 8004c66:	f7ff ff3d 	bl	8004ae4 <W25qxx_SectorToPage>
 8004c6a:	4602      	mov	r2, r0
 8004c6c:	4b1a      	ldr	r3, [pc, #104]	; (8004cd8 <W25qxx_WriteSector+0xc0>)
 8004c6e:	895b      	ldrh	r3, [r3, #10]
 8004c70:	4619      	mov	r1, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	fbb3 f3f1 	udiv	r3, r3, r1
 8004c78:	4413      	add	r3, r2
 8004c7a:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8004c7c:	4b16      	ldr	r3, [pc, #88]	; (8004cd8 <W25qxx_WriteSector+0xc0>)
 8004c7e:	895b      	ldrh	r3, [r3, #10]
 8004c80:	461a      	mov	r2, r3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	fbb3 f1f2 	udiv	r1, r3, r2
 8004c88:	fb02 f201 	mul.w	r2, r2, r1
 8004c8c:	1a9b      	subs	r3, r3, r2
 8004c8e:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8004c90:	69bb      	ldr	r3, [r7, #24]
 8004c92:	697a      	ldr	r2, [r7, #20]
 8004c94:	69f9      	ldr	r1, [r7, #28]
 8004c96:	68f8      	ldr	r0, [r7, #12]
 8004c98:	f7ff ff3a 	bl	8004b10 <W25qxx_WritePage>
		StartPage++;
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8004ca2:	4b0d      	ldr	r3, [pc, #52]	; (8004cd8 <W25qxx_WriteSector+0xc0>)
 8004ca4:	895b      	ldrh	r3, [r3, #10]
 8004ca6:	461a      	mov	r2, r3
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	1a9a      	subs	r2, r3, r2
 8004cac:	69bb      	ldr	r3, [r7, #24]
 8004cae:	4413      	add	r3, r2
 8004cb0:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8004cb2:	4b09      	ldr	r3, [pc, #36]	; (8004cd8 <W25qxx_WriteSector+0xc0>)
 8004cb4:	895b      	ldrh	r3, [r3, #10]
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	1ad3      	subs	r3, r2, r3
 8004cbc:	68fa      	ldr	r2, [r7, #12]
 8004cbe:	4413      	add	r3, r2
 8004cc0:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8004cc6:	69bb      	ldr	r3, [r7, #24]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	dce1      	bgt.n	8004c90 <W25qxx_WriteSector+0x78>
 8004ccc:	e000      	b.n	8004cd0 <W25qxx_WriteSector+0xb8>
		return;
 8004cce:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8004cd0:	3720      	adds	r7, #32
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	240007ac 	.word	0x240007ac

08004cdc <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
 8004ce8:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8004cea:	e002      	b.n	8004cf2 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8004cec:	2001      	movs	r0, #1
 8004cee:	f000 f991 	bl	8005014 <HAL_Delay>
	while (w25qxx.Lock == 1)
 8004cf2:	4b36      	ldr	r3, [pc, #216]	; (8004dcc <W25qxx_ReadPage+0xf0>)
 8004cf4:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004cf8:	2b01      	cmp	r3, #1
 8004cfa:	d0f7      	beq.n	8004cec <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8004cfc:	4b33      	ldr	r3, [pc, #204]	; (8004dcc <W25qxx_ReadPage+0xf0>)
 8004cfe:	2201      	movs	r2, #1
 8004d00:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8004d04:	4b31      	ldr	r3, [pc, #196]	; (8004dcc <W25qxx_ReadPage+0xf0>)
 8004d06:	895b      	ldrh	r3, [r3, #10]
 8004d08:	461a      	mov	r2, r3
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	4293      	cmp	r3, r2
 8004d0e:	d802      	bhi.n	8004d16 <W25qxx_ReadPage+0x3a>
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d102      	bne.n	8004d1c <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8004d16:	4b2d      	ldr	r3, [pc, #180]	; (8004dcc <W25qxx_ReadPage+0xf0>)
 8004d18:	895b      	ldrh	r3, [r3, #10]
 8004d1a:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	4413      	add	r3, r2
 8004d22:	4a2a      	ldr	r2, [pc, #168]	; (8004dcc <W25qxx_ReadPage+0xf0>)
 8004d24:	8952      	ldrh	r2, [r2, #10]
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d905      	bls.n	8004d36 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004d2a:	4b28      	ldr	r3, [pc, #160]	; (8004dcc <W25qxx_ReadPage+0xf0>)
 8004d2c:	895b      	ldrh	r3, [r3, #10]
 8004d2e:	461a      	mov	r2, r3
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
	W25qxx_Delay(100);
	uint32_t StartTime = HAL_GetTick();
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8004d36:	4b25      	ldr	r3, [pc, #148]	; (8004dcc <W25qxx_ReadPage+0xf0>)
 8004d38:	895b      	ldrh	r3, [r3, #10]
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	68bb      	ldr	r3, [r7, #8]
 8004d3e:	fb03 f302 	mul.w	r3, r3, r2
 8004d42:	687a      	ldr	r2, [r7, #4]
 8004d44:	4413      	add	r3, r2
 8004d46:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004d48:	2200      	movs	r2, #0
 8004d4a:	2140      	movs	r1, #64	; 0x40
 8004d4c:	4820      	ldr	r0, [pc, #128]	; (8004dd0 <W25qxx_ReadPage+0xf4>)
 8004d4e:	f003 faa5 	bl	800829c <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8004d52:	4b1e      	ldr	r3, [pc, #120]	; (8004dcc <W25qxx_ReadPage+0xf0>)
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	2b08      	cmp	r3, #8
 8004d58:	d909      	bls.n	8004d6e <W25qxx_ReadPage+0x92>
	{
		W25qxx_Spi(0x0C);
 8004d5a:	200c      	movs	r0, #12
 8004d5c:	f7ff fc90 	bl	8004680 <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	0e1b      	lsrs	r3, r3, #24
 8004d64:	b2db      	uxtb	r3, r3
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7ff fc8a 	bl	8004680 <W25qxx_Spi>
 8004d6c:	e002      	b.n	8004d74 <W25qxx_ReadPage+0x98>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8004d6e:	200b      	movs	r0, #11
 8004d70:	f7ff fc86 	bl	8004680 <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	0c1b      	lsrs	r3, r3, #16
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	f7ff fc80 	bl	8004680 <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	0a1b      	lsrs	r3, r3, #8
 8004d84:	b2db      	uxtb	r3, r3
 8004d86:	4618      	mov	r0, r3
 8004d88:	f7ff fc7a 	bl	8004680 <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	4618      	mov	r0, r3
 8004d92:	f7ff fc75 	bl	8004680 <W25qxx_Spi>
	W25qxx_Spi(0);
 8004d96:	2000      	movs	r0, #0
 8004d98:	f7ff fc72 	bl	8004680 <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	b29a      	uxth	r2, r3
 8004da0:	2364      	movs	r3, #100	; 0x64
 8004da2:	68f9      	ldr	r1, [r7, #12]
 8004da4:	480b      	ldr	r0, [pc, #44]	; (8004dd4 <W25qxx_ReadPage+0xf8>)
 8004da6:	f008 fb13 	bl	800d3d0 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004daa:	2201      	movs	r2, #1
 8004dac:	2140      	movs	r1, #64	; 0x40
 8004dae:	4808      	ldr	r0, [pc, #32]	; (8004dd0 <W25qxx_ReadPage+0xf4>)
 8004db0:	f003 fa74 	bl	800829c <HAL_GPIO_WritePin>
	}
	printf("\r\n");
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
	W25qxx_Delay(100);
#endif
	W25qxx_Delay(1);
 8004db4:	2001      	movs	r0, #1
 8004db6:	f000 f92d 	bl	8005014 <HAL_Delay>
	w25qxx.Lock = 0;
 8004dba:	4b04      	ldr	r3, [pc, #16]	; (8004dcc <W25qxx_ReadPage+0xf0>)
 8004dbc:	2200      	movs	r2, #0
 8004dbe:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8004dc2:	bf00      	nop
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	240007ac 	.word	0x240007ac
 8004dd0:	58020400 	.word	0x58020400
 8004dd4:	24000618 	.word	0x24000618

08004dd8 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b088      	sub	sp, #32
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	607a      	str	r2, [r7, #4]
 8004de4:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8004de6:	4b2c      	ldr	r3, [pc, #176]	; (8004e98 <W25qxx_ReadSector+0xc0>)
 8004de8:	691b      	ldr	r3, [r3, #16]
 8004dea:	683a      	ldr	r2, [r7, #0]
 8004dec:	429a      	cmp	r2, r3
 8004dee:	d802      	bhi.n	8004df6 <W25qxx_ReadSector+0x1e>
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d102      	bne.n	8004dfc <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8004df6:	4b28      	ldr	r3, [pc, #160]	; (8004e98 <W25qxx_ReadSector+0xc0>)
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
	W25qxx_Delay(100);
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8004dfc:	4b26      	ldr	r3, [pc, #152]	; (8004e98 <W25qxx_ReadSector+0xc0>)
 8004dfe:	691b      	ldr	r3, [r3, #16]
 8004e00:	687a      	ldr	r2, [r7, #4]
 8004e02:	429a      	cmp	r2, r3
 8004e04:	d243      	bcs.n	8004e8e <W25qxx_ReadSector+0xb6>
		return;
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	441a      	add	r2, r3
 8004e0c:	4b22      	ldr	r3, [pc, #136]	; (8004e98 <W25qxx_ReadSector+0xc0>)
 8004e0e:	691b      	ldr	r3, [r3, #16]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	d905      	bls.n	8004e20 <W25qxx_ReadSector+0x48>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8004e14:	4b20      	ldr	r3, [pc, #128]	; (8004e98 <W25qxx_ReadSector+0xc0>)
 8004e16:	691a      	ldr	r2, [r3, #16]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	61bb      	str	r3, [r7, #24]
 8004e1e:	e001      	b.n	8004e24 <W25qxx_ReadSector+0x4c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8004e24:	68b8      	ldr	r0, [r7, #8]
 8004e26:	f7ff fe5d 	bl	8004ae4 <W25qxx_SectorToPage>
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	4b1a      	ldr	r3, [pc, #104]	; (8004e98 <W25qxx_ReadSector+0xc0>)
 8004e2e:	895b      	ldrh	r3, [r3, #10]
 8004e30:	4619      	mov	r1, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	fbb3 f3f1 	udiv	r3, r3, r1
 8004e38:	4413      	add	r3, r2
 8004e3a:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8004e3c:	4b16      	ldr	r3, [pc, #88]	; (8004e98 <W25qxx_ReadSector+0xc0>)
 8004e3e:	895b      	ldrh	r3, [r3, #10]
 8004e40:	461a      	mov	r2, r3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	fbb3 f1f2 	udiv	r1, r3, r2
 8004e48:	fb02 f201 	mul.w	r2, r2, r1
 8004e4c:	1a9b      	subs	r3, r3, r2
 8004e4e:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	697a      	ldr	r2, [r7, #20]
 8004e54:	69f9      	ldr	r1, [r7, #28]
 8004e56:	68f8      	ldr	r0, [r7, #12]
 8004e58:	f7ff ff40 	bl	8004cdc <W25qxx_ReadPage>
		StartPage++;
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	3301      	adds	r3, #1
 8004e60:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 8004e62:	4b0d      	ldr	r3, [pc, #52]	; (8004e98 <W25qxx_ReadSector+0xc0>)
 8004e64:	895b      	ldrh	r3, [r3, #10]
 8004e66:	461a      	mov	r2, r3
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	1a9a      	subs	r2, r3, r2
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	4413      	add	r3, r2
 8004e70:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8004e72:	4b09      	ldr	r3, [pc, #36]	; (8004e98 <W25qxx_ReadSector+0xc0>)
 8004e74:	895b      	ldrh	r3, [r3, #10]
 8004e76:	461a      	mov	r2, r3
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	68fa      	ldr	r2, [r7, #12]
 8004e7e:	4413      	add	r3, r2
 8004e80:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8004e82:	2300      	movs	r3, #0
 8004e84:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 8004e86:	69bb      	ldr	r3, [r7, #24]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	dce1      	bgt.n	8004e50 <W25qxx_ReadSector+0x78>
 8004e8c:	e000      	b.n	8004e90 <W25qxx_ReadSector+0xb8>
		return;
 8004e8e:	bf00      	nop
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
	W25qxx_Delay(100);
#endif
}
 8004e90:	3720      	adds	r7, #32
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	240007ac 	.word	0x240007ac

08004e9c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004e9c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004ed4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8004ea0:	f7ff fb62 	bl	8004568 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004ea4:	480c      	ldr	r0, [pc, #48]	; (8004ed8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004ea6:	490d      	ldr	r1, [pc, #52]	; (8004edc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004ea8:	4a0d      	ldr	r2, [pc, #52]	; (8004ee0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004eaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004eac:	e002      	b.n	8004eb4 <LoopCopyDataInit>

08004eae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004eae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004eb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004eb2:	3304      	adds	r3, #4

08004eb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004eb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004eb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004eb8:	d3f9      	bcc.n	8004eae <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004eba:	4a0a      	ldr	r2, [pc, #40]	; (8004ee4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004ebc:	4c0a      	ldr	r4, [pc, #40]	; (8004ee8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004ebe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ec0:	e001      	b.n	8004ec6 <LoopFillZerobss>

08004ec2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004ec2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004ec4:	3204      	adds	r2, #4

08004ec6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004ec6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004ec8:	d3fb      	bcc.n	8004ec2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004eca:	f00c f8a1 	bl	8011010 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004ece:	f7fd fe95 	bl	8002bfc <main>
  bx  lr
 8004ed2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004ed4:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8004ed8:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004edc:	240001f8 	.word	0x240001f8
  ldr r2, =_sidata
 8004ee0:	080148e0 	.word	0x080148e0
  ldr r2, =_sbss
 8004ee4:	240001f8 	.word	0x240001f8
  ldr r4, =_ebss
 8004ee8:	240007e8 	.word	0x240007e8

08004eec <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004eec:	e7fe      	b.n	8004eec <ADC3_IRQHandler>
	...

08004ef0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b082      	sub	sp, #8
 8004ef4:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004ef6:	2003      	movs	r0, #3
 8004ef8:	f000 f98c 	bl	8005214 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004efc:	f006 fa3c 	bl	800b378 <HAL_RCC_GetSysClockFreq>
 8004f00:	4602      	mov	r2, r0
 8004f02:	4b15      	ldr	r3, [pc, #84]	; (8004f58 <HAL_Init+0x68>)
 8004f04:	699b      	ldr	r3, [r3, #24]
 8004f06:	0a1b      	lsrs	r3, r3, #8
 8004f08:	f003 030f 	and.w	r3, r3, #15
 8004f0c:	4913      	ldr	r1, [pc, #76]	; (8004f5c <HAL_Init+0x6c>)
 8004f0e:	5ccb      	ldrb	r3, [r1, r3]
 8004f10:	f003 031f 	and.w	r3, r3, #31
 8004f14:	fa22 f303 	lsr.w	r3, r2, r3
 8004f18:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004f1a:	4b0f      	ldr	r3, [pc, #60]	; (8004f58 <HAL_Init+0x68>)
 8004f1c:	699b      	ldr	r3, [r3, #24]
 8004f1e:	f003 030f 	and.w	r3, r3, #15
 8004f22:	4a0e      	ldr	r2, [pc, #56]	; (8004f5c <HAL_Init+0x6c>)
 8004f24:	5cd3      	ldrb	r3, [r2, r3]
 8004f26:	f003 031f 	and.w	r3, r3, #31
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	fa22 f303 	lsr.w	r3, r2, r3
 8004f30:	4a0b      	ldr	r2, [pc, #44]	; (8004f60 <HAL_Init+0x70>)
 8004f32:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004f34:	4a0b      	ldr	r2, [pc, #44]	; (8004f64 <HAL_Init+0x74>)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004f3a:	200f      	movs	r0, #15
 8004f3c:	f000 f814 	bl	8004f68 <HAL_InitTick>
 8004f40:	4603      	mov	r3, r0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d001      	beq.n	8004f4a <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	e002      	b.n	8004f50 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8004f4a:	f7fe fd4b 	bl	80039e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004f4e:	2300      	movs	r3, #0
}
 8004f50:	4618      	mov	r0, r3
 8004f52:	3708      	adds	r7, #8
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	58024400 	.word	0x58024400
 8004f5c:	08014404 	.word	0x08014404
 8004f60:	24000018 	.word	0x24000018
 8004f64:	24000014 	.word	0x24000014

08004f68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004f68:	b580      	push	{r7, lr}
 8004f6a:	b082      	sub	sp, #8
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8004f70:	4b15      	ldr	r3, [pc, #84]	; (8004fc8 <HAL_InitTick+0x60>)
 8004f72:	781b      	ldrb	r3, [r3, #0]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d101      	bne.n	8004f7c <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e021      	b.n	8004fc0 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8004f7c:	4b13      	ldr	r3, [pc, #76]	; (8004fcc <HAL_InitTick+0x64>)
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	4b11      	ldr	r3, [pc, #68]	; (8004fc8 <HAL_InitTick+0x60>)
 8004f82:	781b      	ldrb	r3, [r3, #0]
 8004f84:	4619      	mov	r1, r3
 8004f86:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004f8a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f92:	4618      	mov	r0, r3
 8004f94:	f000 f971 	bl	800527a <HAL_SYSTICK_Config>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d001      	beq.n	8004fa2 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e00e      	b.n	8004fc0 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2b0f      	cmp	r3, #15
 8004fa6:	d80a      	bhi.n	8004fbe <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004fa8:	2200      	movs	r2, #0
 8004faa:	6879      	ldr	r1, [r7, #4]
 8004fac:	f04f 30ff 	mov.w	r0, #4294967295
 8004fb0:	f000 f93b 	bl	800522a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004fb4:	4a06      	ldr	r2, [pc, #24]	; (8004fd0 <HAL_InitTick+0x68>)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	e000      	b.n	8004fc0 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3708      	adds	r7, #8
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}
 8004fc8:	24000020 	.word	0x24000020
 8004fcc:	24000014 	.word	0x24000014
 8004fd0:	2400001c 	.word	0x2400001c

08004fd4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004fd8:	4b06      	ldr	r3, [pc, #24]	; (8004ff4 <HAL_IncTick+0x20>)
 8004fda:	781b      	ldrb	r3, [r3, #0]
 8004fdc:	461a      	mov	r2, r3
 8004fde:	4b06      	ldr	r3, [pc, #24]	; (8004ff8 <HAL_IncTick+0x24>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	4413      	add	r3, r2
 8004fe4:	4a04      	ldr	r2, [pc, #16]	; (8004ff8 <HAL_IncTick+0x24>)
 8004fe6:	6013      	str	r3, [r2, #0]
}
 8004fe8:	bf00      	nop
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr
 8004ff2:	bf00      	nop
 8004ff4:	24000020 	.word	0x24000020
 8004ff8:	240007d4 	.word	0x240007d4

08004ffc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	af00      	add	r7, sp, #0
  return uwTick;
 8005000:	4b03      	ldr	r3, [pc, #12]	; (8005010 <HAL_GetTick+0x14>)
 8005002:	681b      	ldr	r3, [r3, #0]
}
 8005004:	4618      	mov	r0, r3
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	240007d4 	.word	0x240007d4

08005014 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800501c:	f7ff ffee 	bl	8004ffc <HAL_GetTick>
 8005020:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800502c:	d005      	beq.n	800503a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800502e:	4b0a      	ldr	r3, [pc, #40]	; (8005058 <HAL_Delay+0x44>)
 8005030:	781b      	ldrb	r3, [r3, #0]
 8005032:	461a      	mov	r2, r3
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	4413      	add	r3, r2
 8005038:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800503a:	bf00      	nop
 800503c:	f7ff ffde 	bl	8004ffc <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	68bb      	ldr	r3, [r7, #8]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	68fa      	ldr	r2, [r7, #12]
 8005048:	429a      	cmp	r2, r3
 800504a:	d8f7      	bhi.n	800503c <HAL_Delay+0x28>
  {
  }
}
 800504c:	bf00      	nop
 800504e:	bf00      	nop
 8005050:	3710      	adds	r7, #16
 8005052:	46bd      	mov	sp, r7
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	24000020 	.word	0x24000020

0800505c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800505c:	b480      	push	{r7}
 800505e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005060:	4b03      	ldr	r3, [pc, #12]	; (8005070 <HAL_GetREVID+0x14>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	0c1b      	lsrs	r3, r3, #16
}
 8005066:	4618      	mov	r0, r3
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr
 8005070:	5c001000 	.word	0x5c001000

08005074 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005074:	b480      	push	{r7}
 8005076:	b085      	sub	sp, #20
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f003 0307 	and.w	r3, r3, #7
 8005082:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005084:	4b0b      	ldr	r3, [pc, #44]	; (80050b4 <__NVIC_SetPriorityGrouping+0x40>)
 8005086:	68db      	ldr	r3, [r3, #12]
 8005088:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800508a:	68ba      	ldr	r2, [r7, #8]
 800508c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005090:	4013      	ands	r3, r2
 8005092:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800509c:	4b06      	ldr	r3, [pc, #24]	; (80050b8 <__NVIC_SetPriorityGrouping+0x44>)
 800509e:	4313      	orrs	r3, r2
 80050a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80050a2:	4a04      	ldr	r2, [pc, #16]	; (80050b4 <__NVIC_SetPriorityGrouping+0x40>)
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	60d3      	str	r3, [r2, #12]
}
 80050a8:	bf00      	nop
 80050aa:	3714      	adds	r7, #20
 80050ac:	46bd      	mov	sp, r7
 80050ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b2:	4770      	bx	lr
 80050b4:	e000ed00 	.word	0xe000ed00
 80050b8:	05fa0000 	.word	0x05fa0000

080050bc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80050bc:	b480      	push	{r7}
 80050be:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80050c0:	4b04      	ldr	r3, [pc, #16]	; (80050d4 <__NVIC_GetPriorityGrouping+0x18>)
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	0a1b      	lsrs	r3, r3, #8
 80050c6:	f003 0307 	and.w	r3, r3, #7
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	46bd      	mov	sp, r7
 80050ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d2:	4770      	bx	lr
 80050d4:	e000ed00 	.word	0xe000ed00

080050d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	4603      	mov	r3, r0
 80050e0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80050e2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	db0b      	blt.n	8005102 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80050ea:	88fb      	ldrh	r3, [r7, #6]
 80050ec:	f003 021f 	and.w	r2, r3, #31
 80050f0:	4907      	ldr	r1, [pc, #28]	; (8005110 <__NVIC_EnableIRQ+0x38>)
 80050f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80050f6:	095b      	lsrs	r3, r3, #5
 80050f8:	2001      	movs	r0, #1
 80050fa:	fa00 f202 	lsl.w	r2, r0, r2
 80050fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005102:	bf00      	nop
 8005104:	370c      	adds	r7, #12
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr
 800510e:	bf00      	nop
 8005110:	e000e100 	.word	0xe000e100

08005114 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	4603      	mov	r3, r0
 800511c:	6039      	str	r1, [r7, #0]
 800511e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005120:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005124:	2b00      	cmp	r3, #0
 8005126:	db0a      	blt.n	800513e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	b2da      	uxtb	r2, r3
 800512c:	490c      	ldr	r1, [pc, #48]	; (8005160 <__NVIC_SetPriority+0x4c>)
 800512e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005132:	0112      	lsls	r2, r2, #4
 8005134:	b2d2      	uxtb	r2, r2
 8005136:	440b      	add	r3, r1
 8005138:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800513c:	e00a      	b.n	8005154 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	b2da      	uxtb	r2, r3
 8005142:	4908      	ldr	r1, [pc, #32]	; (8005164 <__NVIC_SetPriority+0x50>)
 8005144:	88fb      	ldrh	r3, [r7, #6]
 8005146:	f003 030f 	and.w	r3, r3, #15
 800514a:	3b04      	subs	r3, #4
 800514c:	0112      	lsls	r2, r2, #4
 800514e:	b2d2      	uxtb	r2, r2
 8005150:	440b      	add	r3, r1
 8005152:	761a      	strb	r2, [r3, #24]
}
 8005154:	bf00      	nop
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr
 8005160:	e000e100 	.word	0xe000e100
 8005164:	e000ed00 	.word	0xe000ed00

08005168 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005168:	b480      	push	{r7}
 800516a:	b089      	sub	sp, #36	; 0x24
 800516c:	af00      	add	r7, sp, #0
 800516e:	60f8      	str	r0, [r7, #12]
 8005170:	60b9      	str	r1, [r7, #8]
 8005172:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f003 0307 	and.w	r3, r3, #7
 800517a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	f1c3 0307 	rsb	r3, r3, #7
 8005182:	2b04      	cmp	r3, #4
 8005184:	bf28      	it	cs
 8005186:	2304      	movcs	r3, #4
 8005188:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800518a:	69fb      	ldr	r3, [r7, #28]
 800518c:	3304      	adds	r3, #4
 800518e:	2b06      	cmp	r3, #6
 8005190:	d902      	bls.n	8005198 <NVIC_EncodePriority+0x30>
 8005192:	69fb      	ldr	r3, [r7, #28]
 8005194:	3b03      	subs	r3, #3
 8005196:	e000      	b.n	800519a <NVIC_EncodePriority+0x32>
 8005198:	2300      	movs	r3, #0
 800519a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800519c:	f04f 32ff 	mov.w	r2, #4294967295
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	fa02 f303 	lsl.w	r3, r2, r3
 80051a6:	43da      	mvns	r2, r3
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	401a      	ands	r2, r3
 80051ac:	697b      	ldr	r3, [r7, #20]
 80051ae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80051b0:	f04f 31ff 	mov.w	r1, #4294967295
 80051b4:	697b      	ldr	r3, [r7, #20]
 80051b6:	fa01 f303 	lsl.w	r3, r1, r3
 80051ba:	43d9      	mvns	r1, r3
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80051c0:	4313      	orrs	r3, r2
         );
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3724      	adds	r7, #36	; 0x24
 80051c6:	46bd      	mov	sp, r7
 80051c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051cc:	4770      	bx	lr
	...

080051d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b082      	sub	sp, #8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	3b01      	subs	r3, #1
 80051dc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80051e0:	d301      	bcc.n	80051e6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80051e2:	2301      	movs	r3, #1
 80051e4:	e00f      	b.n	8005206 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80051e6:	4a0a      	ldr	r2, [pc, #40]	; (8005210 <SysTick_Config+0x40>)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	3b01      	subs	r3, #1
 80051ec:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80051ee:	210f      	movs	r1, #15
 80051f0:	f04f 30ff 	mov.w	r0, #4294967295
 80051f4:	f7ff ff8e 	bl	8005114 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80051f8:	4b05      	ldr	r3, [pc, #20]	; (8005210 <SysTick_Config+0x40>)
 80051fa:	2200      	movs	r2, #0
 80051fc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80051fe:	4b04      	ldr	r3, [pc, #16]	; (8005210 <SysTick_Config+0x40>)
 8005200:	2207      	movs	r2, #7
 8005202:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005204:	2300      	movs	r3, #0
}
 8005206:	4618      	mov	r0, r3
 8005208:	3708      	adds	r7, #8
 800520a:	46bd      	mov	sp, r7
 800520c:	bd80      	pop	{r7, pc}
 800520e:	bf00      	nop
 8005210:	e000e010 	.word	0xe000e010

08005214 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b082      	sub	sp, #8
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800521c:	6878      	ldr	r0, [r7, #4]
 800521e:	f7ff ff29 	bl	8005074 <__NVIC_SetPriorityGrouping>
}
 8005222:	bf00      	nop
 8005224:	3708      	adds	r7, #8
 8005226:	46bd      	mov	sp, r7
 8005228:	bd80      	pop	{r7, pc}

0800522a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800522a:	b580      	push	{r7, lr}
 800522c:	b086      	sub	sp, #24
 800522e:	af00      	add	r7, sp, #0
 8005230:	4603      	mov	r3, r0
 8005232:	60b9      	str	r1, [r7, #8]
 8005234:	607a      	str	r2, [r7, #4]
 8005236:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005238:	f7ff ff40 	bl	80050bc <__NVIC_GetPriorityGrouping>
 800523c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	68b9      	ldr	r1, [r7, #8]
 8005242:	6978      	ldr	r0, [r7, #20]
 8005244:	f7ff ff90 	bl	8005168 <NVIC_EncodePriority>
 8005248:	4602      	mov	r2, r0
 800524a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800524e:	4611      	mov	r1, r2
 8005250:	4618      	mov	r0, r3
 8005252:	f7ff ff5f 	bl	8005114 <__NVIC_SetPriority>
}
 8005256:	bf00      	nop
 8005258:	3718      	adds	r7, #24
 800525a:	46bd      	mov	sp, r7
 800525c:	bd80      	pop	{r7, pc}

0800525e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800525e:	b580      	push	{r7, lr}
 8005260:	b082      	sub	sp, #8
 8005262:	af00      	add	r7, sp, #0
 8005264:	4603      	mov	r3, r0
 8005266:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005268:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800526c:	4618      	mov	r0, r3
 800526e:	f7ff ff33 	bl	80050d8 <__NVIC_EnableIRQ>
}
 8005272:	bf00      	nop
 8005274:	3708      	adds	r7, #8
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}

0800527a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800527a:	b580      	push	{r7, lr}
 800527c:	b082      	sub	sp, #8
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f7ff ffa4 	bl	80051d0 <SysTick_Config>
 8005288:	4603      	mov	r3, r0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3708      	adds	r7, #8
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
	...

08005294 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b086      	sub	sp, #24
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 800529c:	f7ff feae 	bl	8004ffc <HAL_GetTick>
 80052a0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d101      	bne.n	80052ac <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 80052a8:	2301      	movs	r3, #1
 80052aa:	e316      	b.n	80058da <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a66      	ldr	r2, [pc, #408]	; (800544c <HAL_DMA_Init+0x1b8>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d04a      	beq.n	800534c <HAL_DMA_Init+0xb8>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4a65      	ldr	r2, [pc, #404]	; (8005450 <HAL_DMA_Init+0x1bc>)
 80052bc:	4293      	cmp	r3, r2
 80052be:	d045      	beq.n	800534c <HAL_DMA_Init+0xb8>
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	4a63      	ldr	r2, [pc, #396]	; (8005454 <HAL_DMA_Init+0x1c0>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d040      	beq.n	800534c <HAL_DMA_Init+0xb8>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	4a62      	ldr	r2, [pc, #392]	; (8005458 <HAL_DMA_Init+0x1c4>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d03b      	beq.n	800534c <HAL_DMA_Init+0xb8>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	4a60      	ldr	r2, [pc, #384]	; (800545c <HAL_DMA_Init+0x1c8>)
 80052da:	4293      	cmp	r3, r2
 80052dc:	d036      	beq.n	800534c <HAL_DMA_Init+0xb8>
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	4a5f      	ldr	r2, [pc, #380]	; (8005460 <HAL_DMA_Init+0x1cc>)
 80052e4:	4293      	cmp	r3, r2
 80052e6:	d031      	beq.n	800534c <HAL_DMA_Init+0xb8>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	4a5d      	ldr	r2, [pc, #372]	; (8005464 <HAL_DMA_Init+0x1d0>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d02c      	beq.n	800534c <HAL_DMA_Init+0xb8>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	4a5c      	ldr	r2, [pc, #368]	; (8005468 <HAL_DMA_Init+0x1d4>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d027      	beq.n	800534c <HAL_DMA_Init+0xb8>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	4a5a      	ldr	r2, [pc, #360]	; (800546c <HAL_DMA_Init+0x1d8>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d022      	beq.n	800534c <HAL_DMA_Init+0xb8>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	4a59      	ldr	r2, [pc, #356]	; (8005470 <HAL_DMA_Init+0x1dc>)
 800530c:	4293      	cmp	r3, r2
 800530e:	d01d      	beq.n	800534c <HAL_DMA_Init+0xb8>
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	4a57      	ldr	r2, [pc, #348]	; (8005474 <HAL_DMA_Init+0x1e0>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d018      	beq.n	800534c <HAL_DMA_Init+0xb8>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a56      	ldr	r2, [pc, #344]	; (8005478 <HAL_DMA_Init+0x1e4>)
 8005320:	4293      	cmp	r3, r2
 8005322:	d013      	beq.n	800534c <HAL_DMA_Init+0xb8>
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	4a54      	ldr	r2, [pc, #336]	; (800547c <HAL_DMA_Init+0x1e8>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d00e      	beq.n	800534c <HAL_DMA_Init+0xb8>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	4a53      	ldr	r2, [pc, #332]	; (8005480 <HAL_DMA_Init+0x1ec>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d009      	beq.n	800534c <HAL_DMA_Init+0xb8>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	4a51      	ldr	r2, [pc, #324]	; (8005484 <HAL_DMA_Init+0x1f0>)
 800533e:	4293      	cmp	r3, r2
 8005340:	d004      	beq.n	800534c <HAL_DMA_Init+0xb8>
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	4a50      	ldr	r2, [pc, #320]	; (8005488 <HAL_DMA_Init+0x1f4>)
 8005348:	4293      	cmp	r3, r2
 800534a:	d101      	bne.n	8005350 <HAL_DMA_Init+0xbc>
 800534c:	2301      	movs	r3, #1
 800534e:	e000      	b.n	8005352 <HAL_DMA_Init+0xbe>
 8005350:	2300      	movs	r3, #0
 8005352:	2b00      	cmp	r3, #0
 8005354:	f000 813b 	beq.w	80055ce <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	2202      	movs	r2, #2
 8005364:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a37      	ldr	r2, [pc, #220]	; (800544c <HAL_DMA_Init+0x1b8>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d04a      	beq.n	8005408 <HAL_DMA_Init+0x174>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a36      	ldr	r2, [pc, #216]	; (8005450 <HAL_DMA_Init+0x1bc>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d045      	beq.n	8005408 <HAL_DMA_Init+0x174>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	4a34      	ldr	r2, [pc, #208]	; (8005454 <HAL_DMA_Init+0x1c0>)
 8005382:	4293      	cmp	r3, r2
 8005384:	d040      	beq.n	8005408 <HAL_DMA_Init+0x174>
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a33      	ldr	r2, [pc, #204]	; (8005458 <HAL_DMA_Init+0x1c4>)
 800538c:	4293      	cmp	r3, r2
 800538e:	d03b      	beq.n	8005408 <HAL_DMA_Init+0x174>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4a31      	ldr	r2, [pc, #196]	; (800545c <HAL_DMA_Init+0x1c8>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d036      	beq.n	8005408 <HAL_DMA_Init+0x174>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a30      	ldr	r2, [pc, #192]	; (8005460 <HAL_DMA_Init+0x1cc>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d031      	beq.n	8005408 <HAL_DMA_Init+0x174>
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4a2e      	ldr	r2, [pc, #184]	; (8005464 <HAL_DMA_Init+0x1d0>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d02c      	beq.n	8005408 <HAL_DMA_Init+0x174>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4a2d      	ldr	r2, [pc, #180]	; (8005468 <HAL_DMA_Init+0x1d4>)
 80053b4:	4293      	cmp	r3, r2
 80053b6:	d027      	beq.n	8005408 <HAL_DMA_Init+0x174>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	4a2b      	ldr	r2, [pc, #172]	; (800546c <HAL_DMA_Init+0x1d8>)
 80053be:	4293      	cmp	r3, r2
 80053c0:	d022      	beq.n	8005408 <HAL_DMA_Init+0x174>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a2a      	ldr	r2, [pc, #168]	; (8005470 <HAL_DMA_Init+0x1dc>)
 80053c8:	4293      	cmp	r3, r2
 80053ca:	d01d      	beq.n	8005408 <HAL_DMA_Init+0x174>
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	4a28      	ldr	r2, [pc, #160]	; (8005474 <HAL_DMA_Init+0x1e0>)
 80053d2:	4293      	cmp	r3, r2
 80053d4:	d018      	beq.n	8005408 <HAL_DMA_Init+0x174>
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	4a27      	ldr	r2, [pc, #156]	; (8005478 <HAL_DMA_Init+0x1e4>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d013      	beq.n	8005408 <HAL_DMA_Init+0x174>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	4a25      	ldr	r2, [pc, #148]	; (800547c <HAL_DMA_Init+0x1e8>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d00e      	beq.n	8005408 <HAL_DMA_Init+0x174>
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	4a24      	ldr	r2, [pc, #144]	; (8005480 <HAL_DMA_Init+0x1ec>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d009      	beq.n	8005408 <HAL_DMA_Init+0x174>
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	4a22      	ldr	r2, [pc, #136]	; (8005484 <HAL_DMA_Init+0x1f0>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d004      	beq.n	8005408 <HAL_DMA_Init+0x174>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	4a21      	ldr	r2, [pc, #132]	; (8005488 <HAL_DMA_Init+0x1f4>)
 8005404:	4293      	cmp	r3, r2
 8005406:	d108      	bne.n	800541a <HAL_DMA_Init+0x186>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681a      	ldr	r2, [r3, #0]
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	f022 0201 	bic.w	r2, r2, #1
 8005416:	601a      	str	r2, [r3, #0]
 8005418:	e007      	b.n	800542a <HAL_DMA_Init+0x196>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681a      	ldr	r2, [r3, #0]
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f022 0201 	bic.w	r2, r2, #1
 8005428:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800542a:	e02f      	b.n	800548c <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800542c:	f7ff fde6 	bl	8004ffc <HAL_GetTick>
 8005430:	4602      	mov	r2, r0
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	1ad3      	subs	r3, r2, r3
 8005436:	2b05      	cmp	r3, #5
 8005438:	d928      	bls.n	800548c <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	2220      	movs	r2, #32
 800543e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	2203      	movs	r2, #3
 8005444:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	e246      	b.n	80058da <HAL_DMA_Init+0x646>
 800544c:	40020010 	.word	0x40020010
 8005450:	40020028 	.word	0x40020028
 8005454:	40020040 	.word	0x40020040
 8005458:	40020058 	.word	0x40020058
 800545c:	40020070 	.word	0x40020070
 8005460:	40020088 	.word	0x40020088
 8005464:	400200a0 	.word	0x400200a0
 8005468:	400200b8 	.word	0x400200b8
 800546c:	40020410 	.word	0x40020410
 8005470:	40020428 	.word	0x40020428
 8005474:	40020440 	.word	0x40020440
 8005478:	40020458 	.word	0x40020458
 800547c:	40020470 	.word	0x40020470
 8005480:	40020488 	.word	0x40020488
 8005484:	400204a0 	.word	0x400204a0
 8005488:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f003 0301 	and.w	r3, r3, #1
 8005496:	2b00      	cmp	r3, #0
 8005498:	d1c8      	bne.n	800542c <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80054a2:	697a      	ldr	r2, [r7, #20]
 80054a4:	4b83      	ldr	r3, [pc, #524]	; (80056b4 <HAL_DMA_Init+0x420>)
 80054a6:	4013      	ands	r3, r2
 80054a8:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 80054b2:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	691b      	ldr	r3, [r3, #16]
 80054b8:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80054be:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	699b      	ldr	r3, [r3, #24]
 80054c4:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80054ca:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6a1b      	ldr	r3, [r3, #32]
 80054d0:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 80054d2:	697a      	ldr	r2, [r7, #20]
 80054d4:	4313      	orrs	r3, r2
 80054d6:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054dc:	2b04      	cmp	r3, #4
 80054de:	d107      	bne.n	80054f0 <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054e8:	4313      	orrs	r3, r2
 80054ea:	697a      	ldr	r2, [r7, #20]
 80054ec:	4313      	orrs	r3, r2
 80054ee:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 80054f0:	4b71      	ldr	r3, [pc, #452]	; (80056b8 <HAL_DMA_Init+0x424>)
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	4b71      	ldr	r3, [pc, #452]	; (80056bc <HAL_DMA_Init+0x428>)
 80054f6:	4013      	ands	r3, r2
 80054f8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80054fc:	d328      	bcc.n	8005550 <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685b      	ldr	r3, [r3, #4]
 8005502:	2b28      	cmp	r3, #40	; 0x28
 8005504:	d903      	bls.n	800550e <HAL_DMA_Init+0x27a>
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	685b      	ldr	r3, [r3, #4]
 800550a:	2b2e      	cmp	r3, #46	; 0x2e
 800550c:	d917      	bls.n	800553e <HAL_DMA_Init+0x2aa>
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	2b3e      	cmp	r3, #62	; 0x3e
 8005514:	d903      	bls.n	800551e <HAL_DMA_Init+0x28a>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	685b      	ldr	r3, [r3, #4]
 800551a:	2b42      	cmp	r3, #66	; 0x42
 800551c:	d90f      	bls.n	800553e <HAL_DMA_Init+0x2aa>
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	685b      	ldr	r3, [r3, #4]
 8005522:	2b46      	cmp	r3, #70	; 0x46
 8005524:	d903      	bls.n	800552e <HAL_DMA_Init+0x29a>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	2b48      	cmp	r3, #72	; 0x48
 800552c:	d907      	bls.n	800553e <HAL_DMA_Init+0x2aa>
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	2b4e      	cmp	r3, #78	; 0x4e
 8005534:	d905      	bls.n	8005542 <HAL_DMA_Init+0x2ae>
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	2b52      	cmp	r3, #82	; 0x52
 800553c:	d801      	bhi.n	8005542 <HAL_DMA_Init+0x2ae>
 800553e:	2301      	movs	r3, #1
 8005540:	e000      	b.n	8005544 <HAL_DMA_Init+0x2b0>
 8005542:	2300      	movs	r3, #0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d003      	beq.n	8005550 <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8005548:	697b      	ldr	r3, [r7, #20]
 800554a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800554e:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	697a      	ldr	r2, [r7, #20]
 8005556:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	695b      	ldr	r3, [r3, #20]
 800555e:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	f023 0307 	bic.w	r3, r3, #7
 8005566:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800556c:	697a      	ldr	r2, [r7, #20]
 800556e:	4313      	orrs	r3, r2
 8005570:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005576:	2b04      	cmp	r3, #4
 8005578:	d117      	bne.n	80055aa <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800557e:	697a      	ldr	r2, [r7, #20]
 8005580:	4313      	orrs	r3, r2
 8005582:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005588:	2b00      	cmp	r3, #0
 800558a:	d00e      	beq.n	80055aa <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f002 fb4b 	bl	8007c28 <DMA_CheckFifoParam>
 8005592:	4603      	mov	r3, r0
 8005594:	2b00      	cmp	r3, #0
 8005596:	d008      	beq.n	80055aa <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2240      	movs	r2, #64	; 0x40
 800559c:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	2201      	movs	r2, #1
 80055a2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e197      	b.n	80058da <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	697a      	ldr	r2, [r7, #20]
 80055b0:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f002 fa86 	bl	8007ac4 <DMA_CalcBaseAndBitshift>
 80055b8:	4603      	mov	r3, r0
 80055ba:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80055c0:	f003 031f 	and.w	r3, r3, #31
 80055c4:	223f      	movs	r2, #63	; 0x3f
 80055c6:	409a      	lsls	r2, r3
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	609a      	str	r2, [r3, #8]
 80055cc:	e0cd      	b.n	800576a <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	4a3b      	ldr	r2, [pc, #236]	; (80056c0 <HAL_DMA_Init+0x42c>)
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d022      	beq.n	800561e <HAL_DMA_Init+0x38a>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a39      	ldr	r2, [pc, #228]	; (80056c4 <HAL_DMA_Init+0x430>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d01d      	beq.n	800561e <HAL_DMA_Init+0x38a>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	4a38      	ldr	r2, [pc, #224]	; (80056c8 <HAL_DMA_Init+0x434>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d018      	beq.n	800561e <HAL_DMA_Init+0x38a>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a36      	ldr	r2, [pc, #216]	; (80056cc <HAL_DMA_Init+0x438>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d013      	beq.n	800561e <HAL_DMA_Init+0x38a>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a35      	ldr	r2, [pc, #212]	; (80056d0 <HAL_DMA_Init+0x43c>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d00e      	beq.n	800561e <HAL_DMA_Init+0x38a>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a33      	ldr	r2, [pc, #204]	; (80056d4 <HAL_DMA_Init+0x440>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d009      	beq.n	800561e <HAL_DMA_Init+0x38a>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a32      	ldr	r2, [pc, #200]	; (80056d8 <HAL_DMA_Init+0x444>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d004      	beq.n	800561e <HAL_DMA_Init+0x38a>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a30      	ldr	r2, [pc, #192]	; (80056dc <HAL_DMA_Init+0x448>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d101      	bne.n	8005622 <HAL_DMA_Init+0x38e>
 800561e:	2301      	movs	r3, #1
 8005620:	e000      	b.n	8005624 <HAL_DMA_Init+0x390>
 8005622:	2300      	movs	r3, #0
 8005624:	2b00      	cmp	r3, #0
 8005626:	f000 8097 	beq.w	8005758 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	4a24      	ldr	r2, [pc, #144]	; (80056c0 <HAL_DMA_Init+0x42c>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d021      	beq.n	8005678 <HAL_DMA_Init+0x3e4>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a22      	ldr	r2, [pc, #136]	; (80056c4 <HAL_DMA_Init+0x430>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d01c      	beq.n	8005678 <HAL_DMA_Init+0x3e4>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	4a21      	ldr	r2, [pc, #132]	; (80056c8 <HAL_DMA_Init+0x434>)
 8005644:	4293      	cmp	r3, r2
 8005646:	d017      	beq.n	8005678 <HAL_DMA_Init+0x3e4>
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	4a1f      	ldr	r2, [pc, #124]	; (80056cc <HAL_DMA_Init+0x438>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d012      	beq.n	8005678 <HAL_DMA_Init+0x3e4>
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	4a1e      	ldr	r2, [pc, #120]	; (80056d0 <HAL_DMA_Init+0x43c>)
 8005658:	4293      	cmp	r3, r2
 800565a:	d00d      	beq.n	8005678 <HAL_DMA_Init+0x3e4>
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	4a1c      	ldr	r2, [pc, #112]	; (80056d4 <HAL_DMA_Init+0x440>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d008      	beq.n	8005678 <HAL_DMA_Init+0x3e4>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	4a1b      	ldr	r2, [pc, #108]	; (80056d8 <HAL_DMA_Init+0x444>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d003      	beq.n	8005678 <HAL_DMA_Init+0x3e4>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4a19      	ldr	r2, [pc, #100]	; (80056dc <HAL_DMA_Init+0x448>)
 8005676:	4293      	cmp	r3, r2
 8005678:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2200      	movs	r2, #0
 800567e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2202      	movs	r2, #2
 8005686:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 8005692:	697a      	ldr	r2, [r7, #20]
 8005694:	4b12      	ldr	r3, [pc, #72]	; (80056e0 <HAL_DMA_Init+0x44c>)
 8005696:	4013      	ands	r3, r2
 8005698:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	689b      	ldr	r3, [r3, #8]
 800569e:	2b40      	cmp	r3, #64	; 0x40
 80056a0:	d020      	beq.n	80056e4 <HAL_DMA_Init+0x450>
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	689b      	ldr	r3, [r3, #8]
 80056a6:	2b80      	cmp	r3, #128	; 0x80
 80056a8:	d102      	bne.n	80056b0 <HAL_DMA_Init+0x41c>
 80056aa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80056ae:	e01a      	b.n	80056e6 <HAL_DMA_Init+0x452>
 80056b0:	2300      	movs	r3, #0
 80056b2:	e018      	b.n	80056e6 <HAL_DMA_Init+0x452>
 80056b4:	fe10803f 	.word	0xfe10803f
 80056b8:	5c001000 	.word	0x5c001000
 80056bc:	ffff0000 	.word	0xffff0000
 80056c0:	58025408 	.word	0x58025408
 80056c4:	5802541c 	.word	0x5802541c
 80056c8:	58025430 	.word	0x58025430
 80056cc:	58025444 	.word	0x58025444
 80056d0:	58025458 	.word	0x58025458
 80056d4:	5802546c 	.word	0x5802546c
 80056d8:	58025480 	.word	0x58025480
 80056dc:	58025494 	.word	0x58025494
 80056e0:	fffe000f 	.word	0xfffe000f
 80056e4:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80056e6:	687a      	ldr	r2, [r7, #4]
 80056e8:	68d2      	ldr	r2, [r2, #12]
 80056ea:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80056ec:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 80056f4:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	695b      	ldr	r3, [r3, #20]
 80056fa:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 80056fc:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	699b      	ldr	r3, [r3, #24]
 8005702:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8005704:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	69db      	ldr	r3, [r3, #28]
 800570a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800570c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	6a1b      	ldr	r3, [r3, #32]
 8005712:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8005714:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8005716:	697a      	ldr	r2, [r7, #20]
 8005718:	4313      	orrs	r3, r2
 800571a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	697a      	ldr	r2, [r7, #20]
 8005722:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	461a      	mov	r2, r3
 800572a:	4b6e      	ldr	r3, [pc, #440]	; (80058e4 <HAL_DMA_Init+0x650>)
 800572c:	4413      	add	r3, r2
 800572e:	4a6e      	ldr	r2, [pc, #440]	; (80058e8 <HAL_DMA_Init+0x654>)
 8005730:	fba2 2303 	umull	r2, r3, r2, r3
 8005734:	091b      	lsrs	r3, r3, #4
 8005736:	009a      	lsls	r2, r3, #2
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800573c:	6878      	ldr	r0, [r7, #4]
 800573e:	f002 f9c1 	bl	8007ac4 <DMA_CalcBaseAndBitshift>
 8005742:	4603      	mov	r3, r0
 8005744:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800574a:	f003 031f 	and.w	r3, r3, #31
 800574e:	2201      	movs	r2, #1
 8005750:	409a      	lsls	r2, r3
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	605a      	str	r2, [r3, #4]
 8005756:	e008      	b.n	800576a <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2240      	movs	r2, #64	; 0x40
 800575c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2203      	movs	r2, #3
 8005762:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8005766:	2301      	movs	r3, #1
 8005768:	e0b7      	b.n	80058da <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4a5f      	ldr	r2, [pc, #380]	; (80058ec <HAL_DMA_Init+0x658>)
 8005770:	4293      	cmp	r3, r2
 8005772:	d072      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	4a5d      	ldr	r2, [pc, #372]	; (80058f0 <HAL_DMA_Init+0x65c>)
 800577a:	4293      	cmp	r3, r2
 800577c:	d06d      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4a5c      	ldr	r2, [pc, #368]	; (80058f4 <HAL_DMA_Init+0x660>)
 8005784:	4293      	cmp	r3, r2
 8005786:	d068      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a5a      	ldr	r2, [pc, #360]	; (80058f8 <HAL_DMA_Init+0x664>)
 800578e:	4293      	cmp	r3, r2
 8005790:	d063      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a59      	ldr	r2, [pc, #356]	; (80058fc <HAL_DMA_Init+0x668>)
 8005798:	4293      	cmp	r3, r2
 800579a:	d05e      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	4a57      	ldr	r2, [pc, #348]	; (8005900 <HAL_DMA_Init+0x66c>)
 80057a2:	4293      	cmp	r3, r2
 80057a4:	d059      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	4a56      	ldr	r2, [pc, #344]	; (8005904 <HAL_DMA_Init+0x670>)
 80057ac:	4293      	cmp	r3, r2
 80057ae:	d054      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	4a54      	ldr	r2, [pc, #336]	; (8005908 <HAL_DMA_Init+0x674>)
 80057b6:	4293      	cmp	r3, r2
 80057b8:	d04f      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	4a53      	ldr	r2, [pc, #332]	; (800590c <HAL_DMA_Init+0x678>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d04a      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a51      	ldr	r2, [pc, #324]	; (8005910 <HAL_DMA_Init+0x67c>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d045      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a50      	ldr	r2, [pc, #320]	; (8005914 <HAL_DMA_Init+0x680>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d040      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a4e      	ldr	r2, [pc, #312]	; (8005918 <HAL_DMA_Init+0x684>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d03b      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a4d      	ldr	r2, [pc, #308]	; (800591c <HAL_DMA_Init+0x688>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d036      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a4b      	ldr	r2, [pc, #300]	; (8005920 <HAL_DMA_Init+0x68c>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d031      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a4a      	ldr	r2, [pc, #296]	; (8005924 <HAL_DMA_Init+0x690>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d02c      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	4a48      	ldr	r2, [pc, #288]	; (8005928 <HAL_DMA_Init+0x694>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d027      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	4a47      	ldr	r2, [pc, #284]	; (800592c <HAL_DMA_Init+0x698>)
 8005810:	4293      	cmp	r3, r2
 8005812:	d022      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a45      	ldr	r2, [pc, #276]	; (8005930 <HAL_DMA_Init+0x69c>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d01d      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a44      	ldr	r2, [pc, #272]	; (8005934 <HAL_DMA_Init+0x6a0>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d018      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	4a42      	ldr	r2, [pc, #264]	; (8005938 <HAL_DMA_Init+0x6a4>)
 800582e:	4293      	cmp	r3, r2
 8005830:	d013      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	4a41      	ldr	r2, [pc, #260]	; (800593c <HAL_DMA_Init+0x6a8>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d00e      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	4a3f      	ldr	r2, [pc, #252]	; (8005940 <HAL_DMA_Init+0x6ac>)
 8005842:	4293      	cmp	r3, r2
 8005844:	d009      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	4a3e      	ldr	r2, [pc, #248]	; (8005944 <HAL_DMA_Init+0x6b0>)
 800584c:	4293      	cmp	r3, r2
 800584e:	d004      	beq.n	800585a <HAL_DMA_Init+0x5c6>
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a3c      	ldr	r2, [pc, #240]	; (8005948 <HAL_DMA_Init+0x6b4>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d101      	bne.n	800585e <HAL_DMA_Init+0x5ca>
 800585a:	2301      	movs	r3, #1
 800585c:	e000      	b.n	8005860 <HAL_DMA_Init+0x5cc>
 800585e:	2300      	movs	r3, #0
 8005860:	2b00      	cmp	r3, #0
 8005862:	d032      	beq.n	80058ca <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f002 fa5b 	bl	8007d20 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	689b      	ldr	r3, [r3, #8]
 800586e:	2b80      	cmp	r3, #128	; 0x80
 8005870:	d102      	bne.n	8005878 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	685a      	ldr	r2, [r3, #4]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005880:	b2d2      	uxtb	r2, r2
 8005882:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800588c:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	2b00      	cmp	r3, #0
 8005894:	d010      	beq.n	80058b8 <HAL_DMA_Init+0x624>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	685b      	ldr	r3, [r3, #4]
 800589a:	2b08      	cmp	r3, #8
 800589c:	d80c      	bhi.n	80058b8 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800589e:	6878      	ldr	r0, [r7, #4]
 80058a0:	f002 fad8 	bl	8007e54 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80058a8:	2200      	movs	r2, #0
 80058aa:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058b0:	687a      	ldr	r2, [r7, #4]
 80058b2:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80058b4:	605a      	str	r2, [r3, #4]
 80058b6:	e008      	b.n	80058ca <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	2200      	movs	r2, #0
 80058c2:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3718      	adds	r7, #24
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	bf00      	nop
 80058e4:	a7fdabf8 	.word	0xa7fdabf8
 80058e8:	cccccccd 	.word	0xcccccccd
 80058ec:	40020010 	.word	0x40020010
 80058f0:	40020028 	.word	0x40020028
 80058f4:	40020040 	.word	0x40020040
 80058f8:	40020058 	.word	0x40020058
 80058fc:	40020070 	.word	0x40020070
 8005900:	40020088 	.word	0x40020088
 8005904:	400200a0 	.word	0x400200a0
 8005908:	400200b8 	.word	0x400200b8
 800590c:	40020410 	.word	0x40020410
 8005910:	40020428 	.word	0x40020428
 8005914:	40020440 	.word	0x40020440
 8005918:	40020458 	.word	0x40020458
 800591c:	40020470 	.word	0x40020470
 8005920:	40020488 	.word	0x40020488
 8005924:	400204a0 	.word	0x400204a0
 8005928:	400204b8 	.word	0x400204b8
 800592c:	58025408 	.word	0x58025408
 8005930:	5802541c 	.word	0x5802541c
 8005934:	58025430 	.word	0x58025430
 8005938:	58025444 	.word	0x58025444
 800593c:	58025458 	.word	0x58025458
 8005940:	5802546c 	.word	0x5802546c
 8005944:	58025480 	.word	0x58025480
 8005948:	58025494 	.word	0x58025494

0800594c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800594c:	b580      	push	{r7, lr}
 800594e:	b086      	sub	sp, #24
 8005950:	af00      	add	r7, sp, #0
 8005952:	60f8      	str	r0, [r7, #12]
 8005954:	60b9      	str	r1, [r7, #8]
 8005956:	607a      	str	r2, [r7, #4]
 8005958:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800595a:	2300      	movs	r3, #0
 800595c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d101      	bne.n	8005968 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	e226      	b.n	8005db6 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800596e:	2b01      	cmp	r3, #1
 8005970:	d101      	bne.n	8005976 <HAL_DMA_Start_IT+0x2a>
 8005972:	2302      	movs	r3, #2
 8005974:	e21f      	b.n	8005db6 <HAL_DMA_Start_IT+0x46a>
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2201      	movs	r2, #1
 800597a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005984:	b2db      	uxtb	r3, r3
 8005986:	2b01      	cmp	r3, #1
 8005988:	f040 820a 	bne.w	8005da0 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2202      	movs	r2, #2
 8005990:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	2200      	movs	r2, #0
 8005998:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	4a68      	ldr	r2, [pc, #416]	; (8005b40 <HAL_DMA_Start_IT+0x1f4>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	d04a      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	4a66      	ldr	r2, [pc, #408]	; (8005b44 <HAL_DMA_Start_IT+0x1f8>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d045      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	4a65      	ldr	r2, [pc, #404]	; (8005b48 <HAL_DMA_Start_IT+0x1fc>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d040      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	4a63      	ldr	r2, [pc, #396]	; (8005b4c <HAL_DMA_Start_IT+0x200>)
 80059be:	4293      	cmp	r3, r2
 80059c0:	d03b      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	4a62      	ldr	r2, [pc, #392]	; (8005b50 <HAL_DMA_Start_IT+0x204>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d036      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a60      	ldr	r2, [pc, #384]	; (8005b54 <HAL_DMA_Start_IT+0x208>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d031      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a5f      	ldr	r2, [pc, #380]	; (8005b58 <HAL_DMA_Start_IT+0x20c>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d02c      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a5d      	ldr	r2, [pc, #372]	; (8005b5c <HAL_DMA_Start_IT+0x210>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d027      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a5c      	ldr	r2, [pc, #368]	; (8005b60 <HAL_DMA_Start_IT+0x214>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d022      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a5a      	ldr	r2, [pc, #360]	; (8005b64 <HAL_DMA_Start_IT+0x218>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d01d      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a59      	ldr	r2, [pc, #356]	; (8005b68 <HAL_DMA_Start_IT+0x21c>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d018      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a57      	ldr	r2, [pc, #348]	; (8005b6c <HAL_DMA_Start_IT+0x220>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d013      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a56      	ldr	r2, [pc, #344]	; (8005b70 <HAL_DMA_Start_IT+0x224>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d00e      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a54      	ldr	r2, [pc, #336]	; (8005b74 <HAL_DMA_Start_IT+0x228>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d009      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a53      	ldr	r2, [pc, #332]	; (8005b78 <HAL_DMA_Start_IT+0x22c>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d004      	beq.n	8005a3a <HAL_DMA_Start_IT+0xee>
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a51      	ldr	r2, [pc, #324]	; (8005b7c <HAL_DMA_Start_IT+0x230>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d108      	bne.n	8005a4c <HAL_DMA_Start_IT+0x100>
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f022 0201 	bic.w	r2, r2, #1
 8005a48:	601a      	str	r2, [r3, #0]
 8005a4a:	e007      	b.n	8005a5c <HAL_DMA_Start_IT+0x110>
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	681a      	ldr	r2, [r3, #0]
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f022 0201 	bic.w	r2, r2, #1
 8005a5a:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	687a      	ldr	r2, [r7, #4]
 8005a60:	68b9      	ldr	r1, [r7, #8]
 8005a62:	68f8      	ldr	r0, [r7, #12]
 8005a64:	f001 fe82 	bl	800776c <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a34      	ldr	r2, [pc, #208]	; (8005b40 <HAL_DMA_Start_IT+0x1f4>)
 8005a6e:	4293      	cmp	r3, r2
 8005a70:	d04a      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a33      	ldr	r2, [pc, #204]	; (8005b44 <HAL_DMA_Start_IT+0x1f8>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d045      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	4a31      	ldr	r2, [pc, #196]	; (8005b48 <HAL_DMA_Start_IT+0x1fc>)
 8005a82:	4293      	cmp	r3, r2
 8005a84:	d040      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4a30      	ldr	r2, [pc, #192]	; (8005b4c <HAL_DMA_Start_IT+0x200>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d03b      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a2e      	ldr	r2, [pc, #184]	; (8005b50 <HAL_DMA_Start_IT+0x204>)
 8005a96:	4293      	cmp	r3, r2
 8005a98:	d036      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	4a2d      	ldr	r2, [pc, #180]	; (8005b54 <HAL_DMA_Start_IT+0x208>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	d031      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	4a2b      	ldr	r2, [pc, #172]	; (8005b58 <HAL_DMA_Start_IT+0x20c>)
 8005aaa:	4293      	cmp	r3, r2
 8005aac:	d02c      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a2a      	ldr	r2, [pc, #168]	; (8005b5c <HAL_DMA_Start_IT+0x210>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d027      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a28      	ldr	r2, [pc, #160]	; (8005b60 <HAL_DMA_Start_IT+0x214>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d022      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a27      	ldr	r2, [pc, #156]	; (8005b64 <HAL_DMA_Start_IT+0x218>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d01d      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a25      	ldr	r2, [pc, #148]	; (8005b68 <HAL_DMA_Start_IT+0x21c>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d018      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a24      	ldr	r2, [pc, #144]	; (8005b6c <HAL_DMA_Start_IT+0x220>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d013      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a22      	ldr	r2, [pc, #136]	; (8005b70 <HAL_DMA_Start_IT+0x224>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d00e      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a21      	ldr	r2, [pc, #132]	; (8005b74 <HAL_DMA_Start_IT+0x228>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d009      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a1f      	ldr	r2, [pc, #124]	; (8005b78 <HAL_DMA_Start_IT+0x22c>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d004      	beq.n	8005b08 <HAL_DMA_Start_IT+0x1bc>
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a1e      	ldr	r2, [pc, #120]	; (8005b7c <HAL_DMA_Start_IT+0x230>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d101      	bne.n	8005b0c <HAL_DMA_Start_IT+0x1c0>
 8005b08:	2301      	movs	r3, #1
 8005b0a:	e000      	b.n	8005b0e <HAL_DMA_Start_IT+0x1c2>
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d036      	beq.n	8005b80 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f023 021e 	bic.w	r2, r3, #30
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f042 0216 	orr.w	r2, r2, #22
 8005b24:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d03e      	beq.n	8005bac <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	681a      	ldr	r2, [r3, #0]
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f042 0208 	orr.w	r2, r2, #8
 8005b3c:	601a      	str	r2, [r3, #0]
 8005b3e:	e035      	b.n	8005bac <HAL_DMA_Start_IT+0x260>
 8005b40:	40020010 	.word	0x40020010
 8005b44:	40020028 	.word	0x40020028
 8005b48:	40020040 	.word	0x40020040
 8005b4c:	40020058 	.word	0x40020058
 8005b50:	40020070 	.word	0x40020070
 8005b54:	40020088 	.word	0x40020088
 8005b58:	400200a0 	.word	0x400200a0
 8005b5c:	400200b8 	.word	0x400200b8
 8005b60:	40020410 	.word	0x40020410
 8005b64:	40020428 	.word	0x40020428
 8005b68:	40020440 	.word	0x40020440
 8005b6c:	40020458 	.word	0x40020458
 8005b70:	40020470 	.word	0x40020470
 8005b74:	40020488 	.word	0x40020488
 8005b78:	400204a0 	.word	0x400204a0
 8005b7c:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f023 020e 	bic.w	r2, r3, #14
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f042 020a 	orr.w	r2, r2, #10
 8005b92:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d007      	beq.n	8005bac <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681a      	ldr	r2, [r3, #0]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f042 0204 	orr.w	r2, r2, #4
 8005baa:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a83      	ldr	r2, [pc, #524]	; (8005dc0 <HAL_DMA_Start_IT+0x474>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d072      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a82      	ldr	r2, [pc, #520]	; (8005dc4 <HAL_DMA_Start_IT+0x478>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d06d      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a80      	ldr	r2, [pc, #512]	; (8005dc8 <HAL_DMA_Start_IT+0x47c>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d068      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	4a7f      	ldr	r2, [pc, #508]	; (8005dcc <HAL_DMA_Start_IT+0x480>)
 8005bd0:	4293      	cmp	r3, r2
 8005bd2:	d063      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	4a7d      	ldr	r2, [pc, #500]	; (8005dd0 <HAL_DMA_Start_IT+0x484>)
 8005bda:	4293      	cmp	r3, r2
 8005bdc:	d05e      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4a7c      	ldr	r2, [pc, #496]	; (8005dd4 <HAL_DMA_Start_IT+0x488>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d059      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4a7a      	ldr	r2, [pc, #488]	; (8005dd8 <HAL_DMA_Start_IT+0x48c>)
 8005bee:	4293      	cmp	r3, r2
 8005bf0:	d054      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a79      	ldr	r2, [pc, #484]	; (8005ddc <HAL_DMA_Start_IT+0x490>)
 8005bf8:	4293      	cmp	r3, r2
 8005bfa:	d04f      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a77      	ldr	r2, [pc, #476]	; (8005de0 <HAL_DMA_Start_IT+0x494>)
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d04a      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4a76      	ldr	r2, [pc, #472]	; (8005de4 <HAL_DMA_Start_IT+0x498>)
 8005c0c:	4293      	cmp	r3, r2
 8005c0e:	d045      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	4a74      	ldr	r2, [pc, #464]	; (8005de8 <HAL_DMA_Start_IT+0x49c>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d040      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a73      	ldr	r2, [pc, #460]	; (8005dec <HAL_DMA_Start_IT+0x4a0>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d03b      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a71      	ldr	r2, [pc, #452]	; (8005df0 <HAL_DMA_Start_IT+0x4a4>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d036      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a70      	ldr	r2, [pc, #448]	; (8005df4 <HAL_DMA_Start_IT+0x4a8>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d031      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a6e      	ldr	r2, [pc, #440]	; (8005df8 <HAL_DMA_Start_IT+0x4ac>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d02c      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a6d      	ldr	r2, [pc, #436]	; (8005dfc <HAL_DMA_Start_IT+0x4b0>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d027      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a6b      	ldr	r2, [pc, #428]	; (8005e00 <HAL_DMA_Start_IT+0x4b4>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d022      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a6a      	ldr	r2, [pc, #424]	; (8005e04 <HAL_DMA_Start_IT+0x4b8>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d01d      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a68      	ldr	r2, [pc, #416]	; (8005e08 <HAL_DMA_Start_IT+0x4bc>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d018      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a67      	ldr	r2, [pc, #412]	; (8005e0c <HAL_DMA_Start_IT+0x4c0>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d013      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a65      	ldr	r2, [pc, #404]	; (8005e10 <HAL_DMA_Start_IT+0x4c4>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d00e      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a64      	ldr	r2, [pc, #400]	; (8005e14 <HAL_DMA_Start_IT+0x4c8>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d009      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a62      	ldr	r2, [pc, #392]	; (8005e18 <HAL_DMA_Start_IT+0x4cc>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d004      	beq.n	8005c9c <HAL_DMA_Start_IT+0x350>
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a61      	ldr	r2, [pc, #388]	; (8005e1c <HAL_DMA_Start_IT+0x4d0>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d101      	bne.n	8005ca0 <HAL_DMA_Start_IT+0x354>
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e000      	b.n	8005ca2 <HAL_DMA_Start_IT+0x356>
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d01a      	beq.n	8005cdc <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d007      	beq.n	8005cc4 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cb8:	681a      	ldr	r2, [r3, #0]
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005cbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005cc2:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d007      	beq.n	8005cdc <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005cd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005cda:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a37      	ldr	r2, [pc, #220]	; (8005dc0 <HAL_DMA_Start_IT+0x474>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d04a      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a36      	ldr	r2, [pc, #216]	; (8005dc4 <HAL_DMA_Start_IT+0x478>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d045      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a34      	ldr	r2, [pc, #208]	; (8005dc8 <HAL_DMA_Start_IT+0x47c>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d040      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4a33      	ldr	r2, [pc, #204]	; (8005dcc <HAL_DMA_Start_IT+0x480>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d03b      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	4a31      	ldr	r2, [pc, #196]	; (8005dd0 <HAL_DMA_Start_IT+0x484>)
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	d036      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a30      	ldr	r2, [pc, #192]	; (8005dd4 <HAL_DMA_Start_IT+0x488>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d031      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a2e      	ldr	r2, [pc, #184]	; (8005dd8 <HAL_DMA_Start_IT+0x48c>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d02c      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4a2d      	ldr	r2, [pc, #180]	; (8005ddc <HAL_DMA_Start_IT+0x490>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d027      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a2b      	ldr	r2, [pc, #172]	; (8005de0 <HAL_DMA_Start_IT+0x494>)
 8005d32:	4293      	cmp	r3, r2
 8005d34:	d022      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	4a2a      	ldr	r2, [pc, #168]	; (8005de4 <HAL_DMA_Start_IT+0x498>)
 8005d3c:	4293      	cmp	r3, r2
 8005d3e:	d01d      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	4a28      	ldr	r2, [pc, #160]	; (8005de8 <HAL_DMA_Start_IT+0x49c>)
 8005d46:	4293      	cmp	r3, r2
 8005d48:	d018      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4a27      	ldr	r2, [pc, #156]	; (8005dec <HAL_DMA_Start_IT+0x4a0>)
 8005d50:	4293      	cmp	r3, r2
 8005d52:	d013      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	4a25      	ldr	r2, [pc, #148]	; (8005df0 <HAL_DMA_Start_IT+0x4a4>)
 8005d5a:	4293      	cmp	r3, r2
 8005d5c:	d00e      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a24      	ldr	r2, [pc, #144]	; (8005df4 <HAL_DMA_Start_IT+0x4a8>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d009      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a22      	ldr	r2, [pc, #136]	; (8005df8 <HAL_DMA_Start_IT+0x4ac>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d004      	beq.n	8005d7c <HAL_DMA_Start_IT+0x430>
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	4a21      	ldr	r2, [pc, #132]	; (8005dfc <HAL_DMA_Start_IT+0x4b0>)
 8005d78:	4293      	cmp	r3, r2
 8005d7a:	d108      	bne.n	8005d8e <HAL_DMA_Start_IT+0x442>
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	681a      	ldr	r2, [r3, #0]
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f042 0201 	orr.w	r2, r2, #1
 8005d8a:	601a      	str	r2, [r3, #0]
 8005d8c:	e012      	b.n	8005db4 <HAL_DMA_Start_IT+0x468>
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	f042 0201 	orr.w	r2, r2, #1
 8005d9c:	601a      	str	r2, [r3, #0]
 8005d9e:	e009      	b.n	8005db4 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	2200      	movs	r2, #0
 8005da4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005dae:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8005db4:	7dfb      	ldrb	r3, [r7, #23]
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3718      	adds	r7, #24
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	40020010 	.word	0x40020010
 8005dc4:	40020028 	.word	0x40020028
 8005dc8:	40020040 	.word	0x40020040
 8005dcc:	40020058 	.word	0x40020058
 8005dd0:	40020070 	.word	0x40020070
 8005dd4:	40020088 	.word	0x40020088
 8005dd8:	400200a0 	.word	0x400200a0
 8005ddc:	400200b8 	.word	0x400200b8
 8005de0:	40020410 	.word	0x40020410
 8005de4:	40020428 	.word	0x40020428
 8005de8:	40020440 	.word	0x40020440
 8005dec:	40020458 	.word	0x40020458
 8005df0:	40020470 	.word	0x40020470
 8005df4:	40020488 	.word	0x40020488
 8005df8:	400204a0 	.word	0x400204a0
 8005dfc:	400204b8 	.word	0x400204b8
 8005e00:	58025408 	.word	0x58025408
 8005e04:	5802541c 	.word	0x5802541c
 8005e08:	58025430 	.word	0x58025430
 8005e0c:	58025444 	.word	0x58025444
 8005e10:	58025458 	.word	0x58025458
 8005e14:	5802546c 	.word	0x5802546c
 8005e18:	58025480 	.word	0x58025480
 8005e1c:	58025494 	.word	0x58025494

08005e20 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005e20:	b580      	push	{r7, lr}
 8005e22:	b086      	sub	sp, #24
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005e28:	f7ff f8e8 	bl	8004ffc <HAL_GetTick>
 8005e2c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d101      	bne.n	8005e38 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8005e34:	2301      	movs	r3, #1
 8005e36:	e2dc      	b.n	80063f2 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e3e:	b2db      	uxtb	r3, r3
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d008      	beq.n	8005e56 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2280      	movs	r2, #128	; 0x80
 8005e48:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e2cd      	b.n	80063f2 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	4a76      	ldr	r2, [pc, #472]	; (8006034 <HAL_DMA_Abort+0x214>)
 8005e5c:	4293      	cmp	r3, r2
 8005e5e:	d04a      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	4a74      	ldr	r2, [pc, #464]	; (8006038 <HAL_DMA_Abort+0x218>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d045      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a73      	ldr	r2, [pc, #460]	; (800603c <HAL_DMA_Abort+0x21c>)
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d040      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	4a71      	ldr	r2, [pc, #452]	; (8006040 <HAL_DMA_Abort+0x220>)
 8005e7a:	4293      	cmp	r3, r2
 8005e7c:	d03b      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a70      	ldr	r2, [pc, #448]	; (8006044 <HAL_DMA_Abort+0x224>)
 8005e84:	4293      	cmp	r3, r2
 8005e86:	d036      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	4a6e      	ldr	r2, [pc, #440]	; (8006048 <HAL_DMA_Abort+0x228>)
 8005e8e:	4293      	cmp	r3, r2
 8005e90:	d031      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a6d      	ldr	r2, [pc, #436]	; (800604c <HAL_DMA_Abort+0x22c>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d02c      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4a6b      	ldr	r2, [pc, #428]	; (8006050 <HAL_DMA_Abort+0x230>)
 8005ea2:	4293      	cmp	r3, r2
 8005ea4:	d027      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	4a6a      	ldr	r2, [pc, #424]	; (8006054 <HAL_DMA_Abort+0x234>)
 8005eac:	4293      	cmp	r3, r2
 8005eae:	d022      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	4a68      	ldr	r2, [pc, #416]	; (8006058 <HAL_DMA_Abort+0x238>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d01d      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	4a67      	ldr	r2, [pc, #412]	; (800605c <HAL_DMA_Abort+0x23c>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d018      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	4a65      	ldr	r2, [pc, #404]	; (8006060 <HAL_DMA_Abort+0x240>)
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	d013      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a64      	ldr	r2, [pc, #400]	; (8006064 <HAL_DMA_Abort+0x244>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d00e      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a62      	ldr	r2, [pc, #392]	; (8006068 <HAL_DMA_Abort+0x248>)
 8005ede:	4293      	cmp	r3, r2
 8005ee0:	d009      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	4a61      	ldr	r2, [pc, #388]	; (800606c <HAL_DMA_Abort+0x24c>)
 8005ee8:	4293      	cmp	r3, r2
 8005eea:	d004      	beq.n	8005ef6 <HAL_DMA_Abort+0xd6>
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	4a5f      	ldr	r2, [pc, #380]	; (8006070 <HAL_DMA_Abort+0x250>)
 8005ef2:	4293      	cmp	r3, r2
 8005ef4:	d101      	bne.n	8005efa <HAL_DMA_Abort+0xda>
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e000      	b.n	8005efc <HAL_DMA_Abort+0xdc>
 8005efa:	2300      	movs	r3, #0
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d013      	beq.n	8005f28 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	681a      	ldr	r2, [r3, #0]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	f022 021e 	bic.w	r2, r2, #30
 8005f0e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	695a      	ldr	r2, [r3, #20]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f1e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	617b      	str	r3, [r7, #20]
 8005f26:	e00a      	b.n	8005f3e <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f022 020e 	bic.w	r2, r2, #14
 8005f36:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	4a3c      	ldr	r2, [pc, #240]	; (8006034 <HAL_DMA_Abort+0x214>)
 8005f44:	4293      	cmp	r3, r2
 8005f46:	d072      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	4a3a      	ldr	r2, [pc, #232]	; (8006038 <HAL_DMA_Abort+0x218>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d06d      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	4a39      	ldr	r2, [pc, #228]	; (800603c <HAL_DMA_Abort+0x21c>)
 8005f58:	4293      	cmp	r3, r2
 8005f5a:	d068      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	4a37      	ldr	r2, [pc, #220]	; (8006040 <HAL_DMA_Abort+0x220>)
 8005f62:	4293      	cmp	r3, r2
 8005f64:	d063      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	4a36      	ldr	r2, [pc, #216]	; (8006044 <HAL_DMA_Abort+0x224>)
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d05e      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	4a34      	ldr	r2, [pc, #208]	; (8006048 <HAL_DMA_Abort+0x228>)
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d059      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4a33      	ldr	r2, [pc, #204]	; (800604c <HAL_DMA_Abort+0x22c>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d054      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	4a31      	ldr	r2, [pc, #196]	; (8006050 <HAL_DMA_Abort+0x230>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d04f      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	4a30      	ldr	r2, [pc, #192]	; (8006054 <HAL_DMA_Abort+0x234>)
 8005f94:	4293      	cmp	r3, r2
 8005f96:	d04a      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	4a2e      	ldr	r2, [pc, #184]	; (8006058 <HAL_DMA_Abort+0x238>)
 8005f9e:	4293      	cmp	r3, r2
 8005fa0:	d045      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	4a2d      	ldr	r2, [pc, #180]	; (800605c <HAL_DMA_Abort+0x23c>)
 8005fa8:	4293      	cmp	r3, r2
 8005faa:	d040      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a2b      	ldr	r2, [pc, #172]	; (8006060 <HAL_DMA_Abort+0x240>)
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d03b      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	4a2a      	ldr	r2, [pc, #168]	; (8006064 <HAL_DMA_Abort+0x244>)
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d036      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	4a28      	ldr	r2, [pc, #160]	; (8006068 <HAL_DMA_Abort+0x248>)
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d031      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	4a27      	ldr	r2, [pc, #156]	; (800606c <HAL_DMA_Abort+0x24c>)
 8005fd0:	4293      	cmp	r3, r2
 8005fd2:	d02c      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	4a25      	ldr	r2, [pc, #148]	; (8006070 <HAL_DMA_Abort+0x250>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d027      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a24      	ldr	r2, [pc, #144]	; (8006074 <HAL_DMA_Abort+0x254>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d022      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4a22      	ldr	r2, [pc, #136]	; (8006078 <HAL_DMA_Abort+0x258>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d01d      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a21      	ldr	r2, [pc, #132]	; (800607c <HAL_DMA_Abort+0x25c>)
 8005ff8:	4293      	cmp	r3, r2
 8005ffa:	d018      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	4a1f      	ldr	r2, [pc, #124]	; (8006080 <HAL_DMA_Abort+0x260>)
 8006002:	4293      	cmp	r3, r2
 8006004:	d013      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a1e      	ldr	r2, [pc, #120]	; (8006084 <HAL_DMA_Abort+0x264>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d00e      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a1c      	ldr	r2, [pc, #112]	; (8006088 <HAL_DMA_Abort+0x268>)
 8006016:	4293      	cmp	r3, r2
 8006018:	d009      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	4a1b      	ldr	r2, [pc, #108]	; (800608c <HAL_DMA_Abort+0x26c>)
 8006020:	4293      	cmp	r3, r2
 8006022:	d004      	beq.n	800602e <HAL_DMA_Abort+0x20e>
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4a19      	ldr	r2, [pc, #100]	; (8006090 <HAL_DMA_Abort+0x270>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d132      	bne.n	8006094 <HAL_DMA_Abort+0x274>
 800602e:	2301      	movs	r3, #1
 8006030:	e031      	b.n	8006096 <HAL_DMA_Abort+0x276>
 8006032:	bf00      	nop
 8006034:	40020010 	.word	0x40020010
 8006038:	40020028 	.word	0x40020028
 800603c:	40020040 	.word	0x40020040
 8006040:	40020058 	.word	0x40020058
 8006044:	40020070 	.word	0x40020070
 8006048:	40020088 	.word	0x40020088
 800604c:	400200a0 	.word	0x400200a0
 8006050:	400200b8 	.word	0x400200b8
 8006054:	40020410 	.word	0x40020410
 8006058:	40020428 	.word	0x40020428
 800605c:	40020440 	.word	0x40020440
 8006060:	40020458 	.word	0x40020458
 8006064:	40020470 	.word	0x40020470
 8006068:	40020488 	.word	0x40020488
 800606c:	400204a0 	.word	0x400204a0
 8006070:	400204b8 	.word	0x400204b8
 8006074:	58025408 	.word	0x58025408
 8006078:	5802541c 	.word	0x5802541c
 800607c:	58025430 	.word	0x58025430
 8006080:	58025444 	.word	0x58025444
 8006084:	58025458 	.word	0x58025458
 8006088:	5802546c 	.word	0x5802546c
 800608c:	58025480 	.word	0x58025480
 8006090:	58025494 	.word	0x58025494
 8006094:	2300      	movs	r3, #0
 8006096:	2b00      	cmp	r3, #0
 8006098:	d007      	beq.n	80060aa <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80060a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a6d      	ldr	r2, [pc, #436]	; (8006264 <HAL_DMA_Abort+0x444>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d04a      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a6b      	ldr	r2, [pc, #428]	; (8006268 <HAL_DMA_Abort+0x448>)
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d045      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a6a      	ldr	r2, [pc, #424]	; (800626c <HAL_DMA_Abort+0x44c>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d040      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	4a68      	ldr	r2, [pc, #416]	; (8006270 <HAL_DMA_Abort+0x450>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d03b      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a67      	ldr	r2, [pc, #412]	; (8006274 <HAL_DMA_Abort+0x454>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d036      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a65      	ldr	r2, [pc, #404]	; (8006278 <HAL_DMA_Abort+0x458>)
 80060e2:	4293      	cmp	r3, r2
 80060e4:	d031      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	4a64      	ldr	r2, [pc, #400]	; (800627c <HAL_DMA_Abort+0x45c>)
 80060ec:	4293      	cmp	r3, r2
 80060ee:	d02c      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a62      	ldr	r2, [pc, #392]	; (8006280 <HAL_DMA_Abort+0x460>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d027      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	4a61      	ldr	r2, [pc, #388]	; (8006284 <HAL_DMA_Abort+0x464>)
 8006100:	4293      	cmp	r3, r2
 8006102:	d022      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	4a5f      	ldr	r2, [pc, #380]	; (8006288 <HAL_DMA_Abort+0x468>)
 800610a:	4293      	cmp	r3, r2
 800610c:	d01d      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	4a5e      	ldr	r2, [pc, #376]	; (800628c <HAL_DMA_Abort+0x46c>)
 8006114:	4293      	cmp	r3, r2
 8006116:	d018      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	4a5c      	ldr	r2, [pc, #368]	; (8006290 <HAL_DMA_Abort+0x470>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d013      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	4a5b      	ldr	r2, [pc, #364]	; (8006294 <HAL_DMA_Abort+0x474>)
 8006128:	4293      	cmp	r3, r2
 800612a:	d00e      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a59      	ldr	r2, [pc, #356]	; (8006298 <HAL_DMA_Abort+0x478>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d009      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4a58      	ldr	r2, [pc, #352]	; (800629c <HAL_DMA_Abort+0x47c>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d004      	beq.n	800614a <HAL_DMA_Abort+0x32a>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a56      	ldr	r2, [pc, #344]	; (80062a0 <HAL_DMA_Abort+0x480>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d108      	bne.n	800615c <HAL_DMA_Abort+0x33c>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	681a      	ldr	r2, [r3, #0]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f022 0201 	bic.w	r2, r2, #1
 8006158:	601a      	str	r2, [r3, #0]
 800615a:	e007      	b.n	800616c <HAL_DMA_Abort+0x34c>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	681a      	ldr	r2, [r3, #0]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f022 0201 	bic.w	r2, r2, #1
 800616a:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 800616c:	e013      	b.n	8006196 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800616e:	f7fe ff45 	bl	8004ffc <HAL_GetTick>
 8006172:	4602      	mov	r2, r0
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	1ad3      	subs	r3, r2, r3
 8006178:	2b05      	cmp	r3, #5
 800617a:	d90c      	bls.n	8006196 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2220      	movs	r2, #32
 8006180:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2200      	movs	r2, #0
 8006186:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	2203      	movs	r2, #3
 800618e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8006192:	2301      	movs	r3, #1
 8006194:	e12d      	b.n	80063f2 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8006196:	697b      	ldr	r3, [r7, #20]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d1e5      	bne.n	800616e <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4a2f      	ldr	r2, [pc, #188]	; (8006264 <HAL_DMA_Abort+0x444>)
 80061a8:	4293      	cmp	r3, r2
 80061aa:	d04a      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	4a2d      	ldr	r2, [pc, #180]	; (8006268 <HAL_DMA_Abort+0x448>)
 80061b2:	4293      	cmp	r3, r2
 80061b4:	d045      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a2c      	ldr	r2, [pc, #176]	; (800626c <HAL_DMA_Abort+0x44c>)
 80061bc:	4293      	cmp	r3, r2
 80061be:	d040      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a2a      	ldr	r2, [pc, #168]	; (8006270 <HAL_DMA_Abort+0x450>)
 80061c6:	4293      	cmp	r3, r2
 80061c8:	d03b      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	4a29      	ldr	r2, [pc, #164]	; (8006274 <HAL_DMA_Abort+0x454>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d036      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a27      	ldr	r2, [pc, #156]	; (8006278 <HAL_DMA_Abort+0x458>)
 80061da:	4293      	cmp	r3, r2
 80061dc:	d031      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4a26      	ldr	r2, [pc, #152]	; (800627c <HAL_DMA_Abort+0x45c>)
 80061e4:	4293      	cmp	r3, r2
 80061e6:	d02c      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a24      	ldr	r2, [pc, #144]	; (8006280 <HAL_DMA_Abort+0x460>)
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d027      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4a23      	ldr	r2, [pc, #140]	; (8006284 <HAL_DMA_Abort+0x464>)
 80061f8:	4293      	cmp	r3, r2
 80061fa:	d022      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a21      	ldr	r2, [pc, #132]	; (8006288 <HAL_DMA_Abort+0x468>)
 8006202:	4293      	cmp	r3, r2
 8006204:	d01d      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4a20      	ldr	r2, [pc, #128]	; (800628c <HAL_DMA_Abort+0x46c>)
 800620c:	4293      	cmp	r3, r2
 800620e:	d018      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	4a1e      	ldr	r2, [pc, #120]	; (8006290 <HAL_DMA_Abort+0x470>)
 8006216:	4293      	cmp	r3, r2
 8006218:	d013      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4a1d      	ldr	r2, [pc, #116]	; (8006294 <HAL_DMA_Abort+0x474>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d00e      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	4a1b      	ldr	r2, [pc, #108]	; (8006298 <HAL_DMA_Abort+0x478>)
 800622a:	4293      	cmp	r3, r2
 800622c:	d009      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	4a1a      	ldr	r2, [pc, #104]	; (800629c <HAL_DMA_Abort+0x47c>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d004      	beq.n	8006242 <HAL_DMA_Abort+0x422>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a18      	ldr	r2, [pc, #96]	; (80062a0 <HAL_DMA_Abort+0x480>)
 800623e:	4293      	cmp	r3, r2
 8006240:	d101      	bne.n	8006246 <HAL_DMA_Abort+0x426>
 8006242:	2301      	movs	r3, #1
 8006244:	e000      	b.n	8006248 <HAL_DMA_Abort+0x428>
 8006246:	2300      	movs	r3, #0
 8006248:	2b00      	cmp	r3, #0
 800624a:	d02b      	beq.n	80062a4 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006250:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006256:	f003 031f 	and.w	r3, r3, #31
 800625a:	223f      	movs	r2, #63	; 0x3f
 800625c:	409a      	lsls	r2, r3
 800625e:	68bb      	ldr	r3, [r7, #8]
 8006260:	609a      	str	r2, [r3, #8]
 8006262:	e02a      	b.n	80062ba <HAL_DMA_Abort+0x49a>
 8006264:	40020010 	.word	0x40020010
 8006268:	40020028 	.word	0x40020028
 800626c:	40020040 	.word	0x40020040
 8006270:	40020058 	.word	0x40020058
 8006274:	40020070 	.word	0x40020070
 8006278:	40020088 	.word	0x40020088
 800627c:	400200a0 	.word	0x400200a0
 8006280:	400200b8 	.word	0x400200b8
 8006284:	40020410 	.word	0x40020410
 8006288:	40020428 	.word	0x40020428
 800628c:	40020440 	.word	0x40020440
 8006290:	40020458 	.word	0x40020458
 8006294:	40020470 	.word	0x40020470
 8006298:	40020488 	.word	0x40020488
 800629c:	400204a0 	.word	0x400204a0
 80062a0:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062a8:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062ae:	f003 031f 	and.w	r3, r3, #31
 80062b2:	2201      	movs	r2, #1
 80062b4:	409a      	lsls	r2, r3
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a4f      	ldr	r2, [pc, #316]	; (80063fc <HAL_DMA_Abort+0x5dc>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d072      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a4d      	ldr	r2, [pc, #308]	; (8006400 <HAL_DMA_Abort+0x5e0>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d06d      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a4c      	ldr	r2, [pc, #304]	; (8006404 <HAL_DMA_Abort+0x5e4>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d068      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a4a      	ldr	r2, [pc, #296]	; (8006408 <HAL_DMA_Abort+0x5e8>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d063      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a49      	ldr	r2, [pc, #292]	; (800640c <HAL_DMA_Abort+0x5ec>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d05e      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a47      	ldr	r2, [pc, #284]	; (8006410 <HAL_DMA_Abort+0x5f0>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d059      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a46      	ldr	r2, [pc, #280]	; (8006414 <HAL_DMA_Abort+0x5f4>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d054      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a44      	ldr	r2, [pc, #272]	; (8006418 <HAL_DMA_Abort+0x5f8>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d04f      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a43      	ldr	r2, [pc, #268]	; (800641c <HAL_DMA_Abort+0x5fc>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d04a      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a41      	ldr	r2, [pc, #260]	; (8006420 <HAL_DMA_Abort+0x600>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d045      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a40      	ldr	r2, [pc, #256]	; (8006424 <HAL_DMA_Abort+0x604>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d040      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a3e      	ldr	r2, [pc, #248]	; (8006428 <HAL_DMA_Abort+0x608>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d03b      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a3d      	ldr	r2, [pc, #244]	; (800642c <HAL_DMA_Abort+0x60c>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d036      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a3b      	ldr	r2, [pc, #236]	; (8006430 <HAL_DMA_Abort+0x610>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d031      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a3a      	ldr	r2, [pc, #232]	; (8006434 <HAL_DMA_Abort+0x614>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d02c      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a38      	ldr	r2, [pc, #224]	; (8006438 <HAL_DMA_Abort+0x618>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d027      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a37      	ldr	r2, [pc, #220]	; (800643c <HAL_DMA_Abort+0x61c>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d022      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a35      	ldr	r2, [pc, #212]	; (8006440 <HAL_DMA_Abort+0x620>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d01d      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a34      	ldr	r2, [pc, #208]	; (8006444 <HAL_DMA_Abort+0x624>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d018      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a32      	ldr	r2, [pc, #200]	; (8006448 <HAL_DMA_Abort+0x628>)
 800637e:	4293      	cmp	r3, r2
 8006380:	d013      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a31      	ldr	r2, [pc, #196]	; (800644c <HAL_DMA_Abort+0x62c>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d00e      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a2f      	ldr	r2, [pc, #188]	; (8006450 <HAL_DMA_Abort+0x630>)
 8006392:	4293      	cmp	r3, r2
 8006394:	d009      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a2e      	ldr	r2, [pc, #184]	; (8006454 <HAL_DMA_Abort+0x634>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d004      	beq.n	80063aa <HAL_DMA_Abort+0x58a>
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	4a2c      	ldr	r2, [pc, #176]	; (8006458 <HAL_DMA_Abort+0x638>)
 80063a6:	4293      	cmp	r3, r2
 80063a8:	d101      	bne.n	80063ae <HAL_DMA_Abort+0x58e>
 80063aa:	2301      	movs	r3, #1
 80063ac:	e000      	b.n	80063b0 <HAL_DMA_Abort+0x590>
 80063ae:	2300      	movs	r3, #0
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	d015      	beq.n	80063e0 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80063bc:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00c      	beq.n	80063e0 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80063ca:	681a      	ldr	r2, [r3, #0]
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80063d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80063d4:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80063de:	605a      	str	r2, [r3, #4]
      }
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2200      	movs	r2, #0
 80063e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	2201      	movs	r2, #1
 80063ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }

  return HAL_OK;
 80063f0:	2300      	movs	r3, #0
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3718      	adds	r7, #24
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}
 80063fa:	bf00      	nop
 80063fc:	40020010 	.word	0x40020010
 8006400:	40020028 	.word	0x40020028
 8006404:	40020040 	.word	0x40020040
 8006408:	40020058 	.word	0x40020058
 800640c:	40020070 	.word	0x40020070
 8006410:	40020088 	.word	0x40020088
 8006414:	400200a0 	.word	0x400200a0
 8006418:	400200b8 	.word	0x400200b8
 800641c:	40020410 	.word	0x40020410
 8006420:	40020428 	.word	0x40020428
 8006424:	40020440 	.word	0x40020440
 8006428:	40020458 	.word	0x40020458
 800642c:	40020470 	.word	0x40020470
 8006430:	40020488 	.word	0x40020488
 8006434:	400204a0 	.word	0x400204a0
 8006438:	400204b8 	.word	0x400204b8
 800643c:	58025408 	.word	0x58025408
 8006440:	5802541c 	.word	0x5802541c
 8006444:	58025430 	.word	0x58025430
 8006448:	58025444 	.word	0x58025444
 800644c:	58025458 	.word	0x58025458
 8006450:	5802546c 	.word	0x5802546c
 8006454:	58025480 	.word	0x58025480
 8006458:	58025494 	.word	0x58025494

0800645c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800645c:	b580      	push	{r7, lr}
 800645e:	b084      	sub	sp, #16
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2b00      	cmp	r3, #0
 8006468:	d101      	bne.n	800646e <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	e205      	b.n	800687a <HAL_DMA_Abort_IT+0x41e>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006474:	b2db      	uxtb	r3, r3
 8006476:	2b02      	cmp	r3, #2
 8006478:	d004      	beq.n	8006484 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2280      	movs	r2, #128	; 0x80
 800647e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006480:	2301      	movs	r3, #1
 8006482:	e1fa      	b.n	800687a <HAL_DMA_Abort_IT+0x41e>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a8c      	ldr	r2, [pc, #560]	; (80066bc <HAL_DMA_Abort_IT+0x260>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d04a      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a8b      	ldr	r2, [pc, #556]	; (80066c0 <HAL_DMA_Abort_IT+0x264>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d045      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a89      	ldr	r2, [pc, #548]	; (80066c4 <HAL_DMA_Abort_IT+0x268>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d040      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a88      	ldr	r2, [pc, #544]	; (80066c8 <HAL_DMA_Abort_IT+0x26c>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d03b      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a86      	ldr	r2, [pc, #536]	; (80066cc <HAL_DMA_Abort_IT+0x270>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d036      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a85      	ldr	r2, [pc, #532]	; (80066d0 <HAL_DMA_Abort_IT+0x274>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d031      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a83      	ldr	r2, [pc, #524]	; (80066d4 <HAL_DMA_Abort_IT+0x278>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d02c      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a82      	ldr	r2, [pc, #520]	; (80066d8 <HAL_DMA_Abort_IT+0x27c>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d027      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a80      	ldr	r2, [pc, #512]	; (80066dc <HAL_DMA_Abort_IT+0x280>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d022      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a7f      	ldr	r2, [pc, #508]	; (80066e0 <HAL_DMA_Abort_IT+0x284>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d01d      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4a7d      	ldr	r2, [pc, #500]	; (80066e4 <HAL_DMA_Abort_IT+0x288>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d018      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a7c      	ldr	r2, [pc, #496]	; (80066e8 <HAL_DMA_Abort_IT+0x28c>)
 80064f8:	4293      	cmp	r3, r2
 80064fa:	d013      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a7a      	ldr	r2, [pc, #488]	; (80066ec <HAL_DMA_Abort_IT+0x290>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d00e      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a79      	ldr	r2, [pc, #484]	; (80066f0 <HAL_DMA_Abort_IT+0x294>)
 800650c:	4293      	cmp	r3, r2
 800650e:	d009      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	4a77      	ldr	r2, [pc, #476]	; (80066f4 <HAL_DMA_Abort_IT+0x298>)
 8006516:	4293      	cmp	r3, r2
 8006518:	d004      	beq.n	8006524 <HAL_DMA_Abort_IT+0xc8>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	4a76      	ldr	r2, [pc, #472]	; (80066f8 <HAL_DMA_Abort_IT+0x29c>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d101      	bne.n	8006528 <HAL_DMA_Abort_IT+0xcc>
 8006524:	2301      	movs	r3, #1
 8006526:	e000      	b.n	800652a <HAL_DMA_Abort_IT+0xce>
 8006528:	2300      	movs	r3, #0
 800652a:	2b00      	cmp	r3, #0
 800652c:	d065      	beq.n	80065fa <HAL_DMA_Abort_IT+0x19e>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2204      	movs	r2, #4
 8006532:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a60      	ldr	r2, [pc, #384]	; (80066bc <HAL_DMA_Abort_IT+0x260>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d04a      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a5e      	ldr	r2, [pc, #376]	; (80066c0 <HAL_DMA_Abort_IT+0x264>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d045      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a5d      	ldr	r2, [pc, #372]	; (80066c4 <HAL_DMA_Abort_IT+0x268>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d040      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a5b      	ldr	r2, [pc, #364]	; (80066c8 <HAL_DMA_Abort_IT+0x26c>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d03b      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a5a      	ldr	r2, [pc, #360]	; (80066cc <HAL_DMA_Abort_IT+0x270>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d036      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a58      	ldr	r2, [pc, #352]	; (80066d0 <HAL_DMA_Abort_IT+0x274>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d031      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a57      	ldr	r2, [pc, #348]	; (80066d4 <HAL_DMA_Abort_IT+0x278>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d02c      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a55      	ldr	r2, [pc, #340]	; (80066d8 <HAL_DMA_Abort_IT+0x27c>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d027      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a54      	ldr	r2, [pc, #336]	; (80066dc <HAL_DMA_Abort_IT+0x280>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d022      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a52      	ldr	r2, [pc, #328]	; (80066e0 <HAL_DMA_Abort_IT+0x284>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d01d      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a51      	ldr	r2, [pc, #324]	; (80066e4 <HAL_DMA_Abort_IT+0x288>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d018      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a4f      	ldr	r2, [pc, #316]	; (80066e8 <HAL_DMA_Abort_IT+0x28c>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d013      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	4a4e      	ldr	r2, [pc, #312]	; (80066ec <HAL_DMA_Abort_IT+0x290>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d00e      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a4c      	ldr	r2, [pc, #304]	; (80066f0 <HAL_DMA_Abort_IT+0x294>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d009      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	4a4b      	ldr	r2, [pc, #300]	; (80066f4 <HAL_DMA_Abort_IT+0x298>)
 80065c8:	4293      	cmp	r3, r2
 80065ca:	d004      	beq.n	80065d6 <HAL_DMA_Abort_IT+0x17a>
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	4a49      	ldr	r2, [pc, #292]	; (80066f8 <HAL_DMA_Abort_IT+0x29c>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d108      	bne.n	80065e8 <HAL_DMA_Abort_IT+0x18c>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	f022 0201 	bic.w	r2, r2, #1
 80065e4:	601a      	str	r2, [r3, #0]
 80065e6:	e147      	b.n	8006878 <HAL_DMA_Abort_IT+0x41c>
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	681a      	ldr	r2, [r3, #0]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f022 0201 	bic.w	r2, r2, #1
 80065f6:	601a      	str	r2, [r3, #0]
 80065f8:	e13e      	b.n	8006878 <HAL_DMA_Abort_IT+0x41c>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f022 020e 	bic.w	r2, r2, #14
 8006608:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a2b      	ldr	r2, [pc, #172]	; (80066bc <HAL_DMA_Abort_IT+0x260>)
 8006610:	4293      	cmp	r3, r2
 8006612:	d04a      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a29      	ldr	r2, [pc, #164]	; (80066c0 <HAL_DMA_Abort_IT+0x264>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d045      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a28      	ldr	r2, [pc, #160]	; (80066c4 <HAL_DMA_Abort_IT+0x268>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d040      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	4a26      	ldr	r2, [pc, #152]	; (80066c8 <HAL_DMA_Abort_IT+0x26c>)
 800662e:	4293      	cmp	r3, r2
 8006630:	d03b      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	4a25      	ldr	r2, [pc, #148]	; (80066cc <HAL_DMA_Abort_IT+0x270>)
 8006638:	4293      	cmp	r3, r2
 800663a:	d036      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	4a23      	ldr	r2, [pc, #140]	; (80066d0 <HAL_DMA_Abort_IT+0x274>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d031      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a22      	ldr	r2, [pc, #136]	; (80066d4 <HAL_DMA_Abort_IT+0x278>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d02c      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a20      	ldr	r2, [pc, #128]	; (80066d8 <HAL_DMA_Abort_IT+0x27c>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d027      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a1f      	ldr	r2, [pc, #124]	; (80066dc <HAL_DMA_Abort_IT+0x280>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d022      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a1d      	ldr	r2, [pc, #116]	; (80066e0 <HAL_DMA_Abort_IT+0x284>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d01d      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a1c      	ldr	r2, [pc, #112]	; (80066e4 <HAL_DMA_Abort_IT+0x288>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d018      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a1a      	ldr	r2, [pc, #104]	; (80066e8 <HAL_DMA_Abort_IT+0x28c>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d013      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a19      	ldr	r2, [pc, #100]	; (80066ec <HAL_DMA_Abort_IT+0x290>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d00e      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a17      	ldr	r2, [pc, #92]	; (80066f0 <HAL_DMA_Abort_IT+0x294>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d009      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	4a16      	ldr	r2, [pc, #88]	; (80066f4 <HAL_DMA_Abort_IT+0x298>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d004      	beq.n	80066aa <HAL_DMA_Abort_IT+0x24e>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a14      	ldr	r2, [pc, #80]	; (80066f8 <HAL_DMA_Abort_IT+0x29c>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d128      	bne.n	80066fc <HAL_DMA_Abort_IT+0x2a0>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	f022 0201 	bic.w	r2, r2, #1
 80066b8:	601a      	str	r2, [r3, #0]
 80066ba:	e027      	b.n	800670c <HAL_DMA_Abort_IT+0x2b0>
 80066bc:	40020010 	.word	0x40020010
 80066c0:	40020028 	.word	0x40020028
 80066c4:	40020040 	.word	0x40020040
 80066c8:	40020058 	.word	0x40020058
 80066cc:	40020070 	.word	0x40020070
 80066d0:	40020088 	.word	0x40020088
 80066d4:	400200a0 	.word	0x400200a0
 80066d8:	400200b8 	.word	0x400200b8
 80066dc:	40020410 	.word	0x40020410
 80066e0:	40020428 	.word	0x40020428
 80066e4:	40020440 	.word	0x40020440
 80066e8:	40020458 	.word	0x40020458
 80066ec:	40020470 	.word	0x40020470
 80066f0:	40020488 	.word	0x40020488
 80066f4:	400204a0 	.word	0x400204a0
 80066f8:	400204b8 	.word	0x400204b8
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681a      	ldr	r2, [r3, #0]
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f022 0201 	bic.w	r2, r2, #1
 800670a:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a5c      	ldr	r2, [pc, #368]	; (8006884 <HAL_DMA_Abort_IT+0x428>)
 8006712:	4293      	cmp	r3, r2
 8006714:	d072      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a5b      	ldr	r2, [pc, #364]	; (8006888 <HAL_DMA_Abort_IT+0x42c>)
 800671c:	4293      	cmp	r3, r2
 800671e:	d06d      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	4a59      	ldr	r2, [pc, #356]	; (800688c <HAL_DMA_Abort_IT+0x430>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d068      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a58      	ldr	r2, [pc, #352]	; (8006890 <HAL_DMA_Abort_IT+0x434>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d063      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	4a56      	ldr	r2, [pc, #344]	; (8006894 <HAL_DMA_Abort_IT+0x438>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d05e      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a55      	ldr	r2, [pc, #340]	; (8006898 <HAL_DMA_Abort_IT+0x43c>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d059      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4a53      	ldr	r2, [pc, #332]	; (800689c <HAL_DMA_Abort_IT+0x440>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d054      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	4a52      	ldr	r2, [pc, #328]	; (80068a0 <HAL_DMA_Abort_IT+0x444>)
 8006758:	4293      	cmp	r3, r2
 800675a:	d04f      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a50      	ldr	r2, [pc, #320]	; (80068a4 <HAL_DMA_Abort_IT+0x448>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d04a      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	4a4f      	ldr	r2, [pc, #316]	; (80068a8 <HAL_DMA_Abort_IT+0x44c>)
 800676c:	4293      	cmp	r3, r2
 800676e:	d045      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4a4d      	ldr	r2, [pc, #308]	; (80068ac <HAL_DMA_Abort_IT+0x450>)
 8006776:	4293      	cmp	r3, r2
 8006778:	d040      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a4c      	ldr	r2, [pc, #304]	; (80068b0 <HAL_DMA_Abort_IT+0x454>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d03b      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a4a      	ldr	r2, [pc, #296]	; (80068b4 <HAL_DMA_Abort_IT+0x458>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d036      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a49      	ldr	r2, [pc, #292]	; (80068b8 <HAL_DMA_Abort_IT+0x45c>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d031      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4a47      	ldr	r2, [pc, #284]	; (80068bc <HAL_DMA_Abort_IT+0x460>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d02c      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a46      	ldr	r2, [pc, #280]	; (80068c0 <HAL_DMA_Abort_IT+0x464>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d027      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a44      	ldr	r2, [pc, #272]	; (80068c4 <HAL_DMA_Abort_IT+0x468>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d022      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4a43      	ldr	r2, [pc, #268]	; (80068c8 <HAL_DMA_Abort_IT+0x46c>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d01d      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a41      	ldr	r2, [pc, #260]	; (80068cc <HAL_DMA_Abort_IT+0x470>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d018      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a40      	ldr	r2, [pc, #256]	; (80068d0 <HAL_DMA_Abort_IT+0x474>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d013      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a3e      	ldr	r2, [pc, #248]	; (80068d4 <HAL_DMA_Abort_IT+0x478>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d00e      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a3d      	ldr	r2, [pc, #244]	; (80068d8 <HAL_DMA_Abort_IT+0x47c>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d009      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4a3b      	ldr	r2, [pc, #236]	; (80068dc <HAL_DMA_Abort_IT+0x480>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d004      	beq.n	80067fc <HAL_DMA_Abort_IT+0x3a0>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	4a3a      	ldr	r2, [pc, #232]	; (80068e0 <HAL_DMA_Abort_IT+0x484>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d101      	bne.n	8006800 <HAL_DMA_Abort_IT+0x3a4>
 80067fc:	2301      	movs	r3, #1
 80067fe:	e000      	b.n	8006802 <HAL_DMA_Abort_IT+0x3a6>
 8006800:	2300      	movs	r3, #0
 8006802:	2b00      	cmp	r3, #0
 8006804:	d028      	beq.n	8006858 <HAL_DMA_Abort_IT+0x3fc>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006810:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006814:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800681a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006820:	f003 031f 	and.w	r3, r3, #31
 8006824:	2201      	movs	r2, #1
 8006826:	409a      	lsls	r2, r3
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006830:	687a      	ldr	r2, [r7, #4]
 8006832:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8006834:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800683a:	2b00      	cmp	r3, #0
 800683c:	d00c      	beq.n	8006858 <HAL_DMA_Abort_IT+0x3fc>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006842:	681a      	ldr	r2, [r3, #0]
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006848:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800684c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8006856:	605a      	str	r2, [r3, #4]
        }
      }

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2200      	movs	r2, #0
 800685c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800686c:	2b00      	cmp	r3, #0
 800686e:	d003      	beq.n	8006878 <HAL_DMA_Abort_IT+0x41c>
      {
        hdma->XferAbortCallback(hdma);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8006878:	2300      	movs	r3, #0
}
 800687a:	4618      	mov	r0, r3
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}
 8006882:	bf00      	nop
 8006884:	40020010 	.word	0x40020010
 8006888:	40020028 	.word	0x40020028
 800688c:	40020040 	.word	0x40020040
 8006890:	40020058 	.word	0x40020058
 8006894:	40020070 	.word	0x40020070
 8006898:	40020088 	.word	0x40020088
 800689c:	400200a0 	.word	0x400200a0
 80068a0:	400200b8 	.word	0x400200b8
 80068a4:	40020410 	.word	0x40020410
 80068a8:	40020428 	.word	0x40020428
 80068ac:	40020440 	.word	0x40020440
 80068b0:	40020458 	.word	0x40020458
 80068b4:	40020470 	.word	0x40020470
 80068b8:	40020488 	.word	0x40020488
 80068bc:	400204a0 	.word	0x400204a0
 80068c0:	400204b8 	.word	0x400204b8
 80068c4:	58025408 	.word	0x58025408
 80068c8:	5802541c 	.word	0x5802541c
 80068cc:	58025430 	.word	0x58025430
 80068d0:	58025444 	.word	0x58025444
 80068d4:	58025458 	.word	0x58025458
 80068d8:	5802546c 	.word	0x5802546c
 80068dc:	58025480 	.word	0x58025480
 80068e0:	58025494 	.word	0x58025494

080068e4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b08a      	sub	sp, #40	; 0x28
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 80068ec:	2300      	movs	r3, #0
 80068ee:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 80068f0:	4b67      	ldr	r3, [pc, #412]	; (8006a90 <HAL_DMA_IRQHandler+0x1ac>)
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	4a67      	ldr	r2, [pc, #412]	; (8006a94 <HAL_DMA_IRQHandler+0x1b0>)
 80068f6:	fba2 2303 	umull	r2, r3, r2, r3
 80068fa:	0a9b      	lsrs	r3, r3, #10
 80068fc:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006902:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006908:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800690a:	6a3b      	ldr	r3, [r7, #32]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8006910:	69fb      	ldr	r3, [r7, #28]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a5f      	ldr	r2, [pc, #380]	; (8006a98 <HAL_DMA_IRQHandler+0x1b4>)
 800691c:	4293      	cmp	r3, r2
 800691e:	d04a      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4a5d      	ldr	r2, [pc, #372]	; (8006a9c <HAL_DMA_IRQHandler+0x1b8>)
 8006926:	4293      	cmp	r3, r2
 8006928:	d045      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4a5c      	ldr	r2, [pc, #368]	; (8006aa0 <HAL_DMA_IRQHandler+0x1bc>)
 8006930:	4293      	cmp	r3, r2
 8006932:	d040      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a5a      	ldr	r2, [pc, #360]	; (8006aa4 <HAL_DMA_IRQHandler+0x1c0>)
 800693a:	4293      	cmp	r3, r2
 800693c:	d03b      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	4a59      	ldr	r2, [pc, #356]	; (8006aa8 <HAL_DMA_IRQHandler+0x1c4>)
 8006944:	4293      	cmp	r3, r2
 8006946:	d036      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a57      	ldr	r2, [pc, #348]	; (8006aac <HAL_DMA_IRQHandler+0x1c8>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d031      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a56      	ldr	r2, [pc, #344]	; (8006ab0 <HAL_DMA_IRQHandler+0x1cc>)
 8006958:	4293      	cmp	r3, r2
 800695a:	d02c      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4a54      	ldr	r2, [pc, #336]	; (8006ab4 <HAL_DMA_IRQHandler+0x1d0>)
 8006962:	4293      	cmp	r3, r2
 8006964:	d027      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4a53      	ldr	r2, [pc, #332]	; (8006ab8 <HAL_DMA_IRQHandler+0x1d4>)
 800696c:	4293      	cmp	r3, r2
 800696e:	d022      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4a51      	ldr	r2, [pc, #324]	; (8006abc <HAL_DMA_IRQHandler+0x1d8>)
 8006976:	4293      	cmp	r3, r2
 8006978:	d01d      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4a50      	ldr	r2, [pc, #320]	; (8006ac0 <HAL_DMA_IRQHandler+0x1dc>)
 8006980:	4293      	cmp	r3, r2
 8006982:	d018      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4a4e      	ldr	r2, [pc, #312]	; (8006ac4 <HAL_DMA_IRQHandler+0x1e0>)
 800698a:	4293      	cmp	r3, r2
 800698c:	d013      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4a4d      	ldr	r2, [pc, #308]	; (8006ac8 <HAL_DMA_IRQHandler+0x1e4>)
 8006994:	4293      	cmp	r3, r2
 8006996:	d00e      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	4a4b      	ldr	r2, [pc, #300]	; (8006acc <HAL_DMA_IRQHandler+0x1e8>)
 800699e:	4293      	cmp	r3, r2
 80069a0:	d009      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	4a4a      	ldr	r2, [pc, #296]	; (8006ad0 <HAL_DMA_IRQHandler+0x1ec>)
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d004      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xd2>
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a48      	ldr	r2, [pc, #288]	; (8006ad4 <HAL_DMA_IRQHandler+0x1f0>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d101      	bne.n	80069ba <HAL_DMA_IRQHandler+0xd6>
 80069b6:	2301      	movs	r3, #1
 80069b8:	e000      	b.n	80069bc <HAL_DMA_IRQHandler+0xd8>
 80069ba:	2300      	movs	r3, #0
 80069bc:	2b00      	cmp	r3, #0
 80069be:	f000 842b 	beq.w	8007218 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80069c6:	f003 031f 	and.w	r3, r3, #31
 80069ca:	2208      	movs	r2, #8
 80069cc:	409a      	lsls	r2, r3
 80069ce:	69bb      	ldr	r3, [r7, #24]
 80069d0:	4013      	ands	r3, r2
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	f000 80a2 	beq.w	8006b1c <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a2e      	ldr	r2, [pc, #184]	; (8006a98 <HAL_DMA_IRQHandler+0x1b4>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d04a      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a2d      	ldr	r2, [pc, #180]	; (8006a9c <HAL_DMA_IRQHandler+0x1b8>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d045      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a2b      	ldr	r2, [pc, #172]	; (8006aa0 <HAL_DMA_IRQHandler+0x1bc>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d040      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a2a      	ldr	r2, [pc, #168]	; (8006aa4 <HAL_DMA_IRQHandler+0x1c0>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d03b      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a28      	ldr	r2, [pc, #160]	; (8006aa8 <HAL_DMA_IRQHandler+0x1c4>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d036      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a27      	ldr	r2, [pc, #156]	; (8006aac <HAL_DMA_IRQHandler+0x1c8>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d031      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a25      	ldr	r2, [pc, #148]	; (8006ab0 <HAL_DMA_IRQHandler+0x1cc>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d02c      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a24      	ldr	r2, [pc, #144]	; (8006ab4 <HAL_DMA_IRQHandler+0x1d0>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d027      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a22      	ldr	r2, [pc, #136]	; (8006ab8 <HAL_DMA_IRQHandler+0x1d4>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d022      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4a21      	ldr	r2, [pc, #132]	; (8006abc <HAL_DMA_IRQHandler+0x1d8>)
 8006a38:	4293      	cmp	r3, r2
 8006a3a:	d01d      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	4a1f      	ldr	r2, [pc, #124]	; (8006ac0 <HAL_DMA_IRQHandler+0x1dc>)
 8006a42:	4293      	cmp	r3, r2
 8006a44:	d018      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	4a1e      	ldr	r2, [pc, #120]	; (8006ac4 <HAL_DMA_IRQHandler+0x1e0>)
 8006a4c:	4293      	cmp	r3, r2
 8006a4e:	d013      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	4a1c      	ldr	r2, [pc, #112]	; (8006ac8 <HAL_DMA_IRQHandler+0x1e4>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d00e      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	4a1b      	ldr	r2, [pc, #108]	; (8006acc <HAL_DMA_IRQHandler+0x1e8>)
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d009      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	4a19      	ldr	r2, [pc, #100]	; (8006ad0 <HAL_DMA_IRQHandler+0x1ec>)
 8006a6a:	4293      	cmp	r3, r2
 8006a6c:	d004      	beq.n	8006a78 <HAL_DMA_IRQHandler+0x194>
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4a18      	ldr	r2, [pc, #96]	; (8006ad4 <HAL_DMA_IRQHandler+0x1f0>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d12f      	bne.n	8006ad8 <HAL_DMA_IRQHandler+0x1f4>
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f003 0304 	and.w	r3, r3, #4
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	bf14      	ite	ne
 8006a86:	2301      	movne	r3, #1
 8006a88:	2300      	moveq	r3, #0
 8006a8a:	b2db      	uxtb	r3, r3
 8006a8c:	e02e      	b.n	8006aec <HAL_DMA_IRQHandler+0x208>
 8006a8e:	bf00      	nop
 8006a90:	24000014 	.word	0x24000014
 8006a94:	1b4e81b5 	.word	0x1b4e81b5
 8006a98:	40020010 	.word	0x40020010
 8006a9c:	40020028 	.word	0x40020028
 8006aa0:	40020040 	.word	0x40020040
 8006aa4:	40020058 	.word	0x40020058
 8006aa8:	40020070 	.word	0x40020070
 8006aac:	40020088 	.word	0x40020088
 8006ab0:	400200a0 	.word	0x400200a0
 8006ab4:	400200b8 	.word	0x400200b8
 8006ab8:	40020410 	.word	0x40020410
 8006abc:	40020428 	.word	0x40020428
 8006ac0:	40020440 	.word	0x40020440
 8006ac4:	40020458 	.word	0x40020458
 8006ac8:	40020470 	.word	0x40020470
 8006acc:	40020488 	.word	0x40020488
 8006ad0:	400204a0 	.word	0x400204a0
 8006ad4:	400204b8 	.word	0x400204b8
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f003 0308 	and.w	r3, r3, #8
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	bf14      	ite	ne
 8006ae6:	2301      	movne	r3, #1
 8006ae8:	2300      	moveq	r3, #0
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	d015      	beq.n	8006b1c <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	681a      	ldr	r2, [r3, #0]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	f022 0204 	bic.w	r2, r2, #4
 8006afe:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b04:	f003 031f 	and.w	r3, r3, #31
 8006b08:	2208      	movs	r2, #8
 8006b0a:	409a      	lsls	r2, r3
 8006b0c:	6a3b      	ldr	r3, [r7, #32]
 8006b0e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b14:	f043 0201 	orr.w	r2, r3, #1
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b20:	f003 031f 	and.w	r3, r3, #31
 8006b24:	69ba      	ldr	r2, [r7, #24]
 8006b26:	fa22 f303 	lsr.w	r3, r2, r3
 8006b2a:	f003 0301 	and.w	r3, r3, #1
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d06e      	beq.n	8006c10 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a69      	ldr	r2, [pc, #420]	; (8006cdc <HAL_DMA_IRQHandler+0x3f8>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d04a      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a67      	ldr	r2, [pc, #412]	; (8006ce0 <HAL_DMA_IRQHandler+0x3fc>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d045      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a66      	ldr	r2, [pc, #408]	; (8006ce4 <HAL_DMA_IRQHandler+0x400>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d040      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a64      	ldr	r2, [pc, #400]	; (8006ce8 <HAL_DMA_IRQHandler+0x404>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d03b      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a63      	ldr	r2, [pc, #396]	; (8006cec <HAL_DMA_IRQHandler+0x408>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d036      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a61      	ldr	r2, [pc, #388]	; (8006cf0 <HAL_DMA_IRQHandler+0x40c>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d031      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a60      	ldr	r2, [pc, #384]	; (8006cf4 <HAL_DMA_IRQHandler+0x410>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d02c      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a5e      	ldr	r2, [pc, #376]	; (8006cf8 <HAL_DMA_IRQHandler+0x414>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d027      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a5d      	ldr	r2, [pc, #372]	; (8006cfc <HAL_DMA_IRQHandler+0x418>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d022      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a5b      	ldr	r2, [pc, #364]	; (8006d00 <HAL_DMA_IRQHandler+0x41c>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d01d      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	4a5a      	ldr	r2, [pc, #360]	; (8006d04 <HAL_DMA_IRQHandler+0x420>)
 8006b9c:	4293      	cmp	r3, r2
 8006b9e:	d018      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	4a58      	ldr	r2, [pc, #352]	; (8006d08 <HAL_DMA_IRQHandler+0x424>)
 8006ba6:	4293      	cmp	r3, r2
 8006ba8:	d013      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a57      	ldr	r2, [pc, #348]	; (8006d0c <HAL_DMA_IRQHandler+0x428>)
 8006bb0:	4293      	cmp	r3, r2
 8006bb2:	d00e      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a55      	ldr	r2, [pc, #340]	; (8006d10 <HAL_DMA_IRQHandler+0x42c>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d009      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	4a54      	ldr	r2, [pc, #336]	; (8006d14 <HAL_DMA_IRQHandler+0x430>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d004      	beq.n	8006bd2 <HAL_DMA_IRQHandler+0x2ee>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	4a52      	ldr	r2, [pc, #328]	; (8006d18 <HAL_DMA_IRQHandler+0x434>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d10a      	bne.n	8006be8 <HAL_DMA_IRQHandler+0x304>
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	695b      	ldr	r3, [r3, #20]
 8006bd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bdc:	2b00      	cmp	r3, #0
 8006bde:	bf14      	ite	ne
 8006be0:	2301      	movne	r3, #1
 8006be2:	2300      	moveq	r3, #0
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	e003      	b.n	8006bf0 <HAL_DMA_IRQHandler+0x30c>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	2300      	movs	r3, #0
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d00d      	beq.n	8006c10 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006bf8:	f003 031f 	and.w	r3, r3, #31
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	409a      	lsls	r2, r3
 8006c00:	6a3b      	ldr	r3, [r7, #32]
 8006c02:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c08:	f043 0202 	orr.w	r2, r3, #2
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c14:	f003 031f 	and.w	r3, r3, #31
 8006c18:	2204      	movs	r2, #4
 8006c1a:	409a      	lsls	r2, r3
 8006c1c:	69bb      	ldr	r3, [r7, #24]
 8006c1e:	4013      	ands	r3, r2
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f000 808f 	beq.w	8006d44 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	4a2c      	ldr	r2, [pc, #176]	; (8006cdc <HAL_DMA_IRQHandler+0x3f8>)
 8006c2c:	4293      	cmp	r3, r2
 8006c2e:	d04a      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a2a      	ldr	r2, [pc, #168]	; (8006ce0 <HAL_DMA_IRQHandler+0x3fc>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d045      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a29      	ldr	r2, [pc, #164]	; (8006ce4 <HAL_DMA_IRQHandler+0x400>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d040      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a27      	ldr	r2, [pc, #156]	; (8006ce8 <HAL_DMA_IRQHandler+0x404>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d03b      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a26      	ldr	r2, [pc, #152]	; (8006cec <HAL_DMA_IRQHandler+0x408>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d036      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	4a24      	ldr	r2, [pc, #144]	; (8006cf0 <HAL_DMA_IRQHandler+0x40c>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d031      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	4a23      	ldr	r2, [pc, #140]	; (8006cf4 <HAL_DMA_IRQHandler+0x410>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d02c      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a21      	ldr	r2, [pc, #132]	; (8006cf8 <HAL_DMA_IRQHandler+0x414>)
 8006c72:	4293      	cmp	r3, r2
 8006c74:	d027      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	681b      	ldr	r3, [r3, #0]
 8006c7a:	4a20      	ldr	r2, [pc, #128]	; (8006cfc <HAL_DMA_IRQHandler+0x418>)
 8006c7c:	4293      	cmp	r3, r2
 8006c7e:	d022      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	4a1e      	ldr	r2, [pc, #120]	; (8006d00 <HAL_DMA_IRQHandler+0x41c>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d01d      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	4a1d      	ldr	r2, [pc, #116]	; (8006d04 <HAL_DMA_IRQHandler+0x420>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d018      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	4a1b      	ldr	r2, [pc, #108]	; (8006d08 <HAL_DMA_IRQHandler+0x424>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d013      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a1a      	ldr	r2, [pc, #104]	; (8006d0c <HAL_DMA_IRQHandler+0x428>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d00e      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a18      	ldr	r2, [pc, #96]	; (8006d10 <HAL_DMA_IRQHandler+0x42c>)
 8006cae:	4293      	cmp	r3, r2
 8006cb0:	d009      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	4a17      	ldr	r2, [pc, #92]	; (8006d14 <HAL_DMA_IRQHandler+0x430>)
 8006cb8:	4293      	cmp	r3, r2
 8006cba:	d004      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0x3e2>
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	4a15      	ldr	r2, [pc, #84]	; (8006d18 <HAL_DMA_IRQHandler+0x434>)
 8006cc2:	4293      	cmp	r3, r2
 8006cc4:	d12a      	bne.n	8006d1c <HAL_DMA_IRQHandler+0x438>
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	f003 0302 	and.w	r3, r3, #2
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	bf14      	ite	ne
 8006cd4:	2301      	movne	r3, #1
 8006cd6:	2300      	moveq	r3, #0
 8006cd8:	b2db      	uxtb	r3, r3
 8006cda:	e023      	b.n	8006d24 <HAL_DMA_IRQHandler+0x440>
 8006cdc:	40020010 	.word	0x40020010
 8006ce0:	40020028 	.word	0x40020028
 8006ce4:	40020040 	.word	0x40020040
 8006ce8:	40020058 	.word	0x40020058
 8006cec:	40020070 	.word	0x40020070
 8006cf0:	40020088 	.word	0x40020088
 8006cf4:	400200a0 	.word	0x400200a0
 8006cf8:	400200b8 	.word	0x400200b8
 8006cfc:	40020410 	.word	0x40020410
 8006d00:	40020428 	.word	0x40020428
 8006d04:	40020440 	.word	0x40020440
 8006d08:	40020458 	.word	0x40020458
 8006d0c:	40020470 	.word	0x40020470
 8006d10:	40020488 	.word	0x40020488
 8006d14:	400204a0 	.word	0x400204a0
 8006d18:	400204b8 	.word	0x400204b8
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	2300      	movs	r3, #0
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d00d      	beq.n	8006d44 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d2c:	f003 031f 	and.w	r3, r3, #31
 8006d30:	2204      	movs	r2, #4
 8006d32:	409a      	lsls	r2, r3
 8006d34:	6a3b      	ldr	r3, [r7, #32]
 8006d36:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d3c:	f043 0204 	orr.w	r2, r3, #4
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d48:	f003 031f 	and.w	r3, r3, #31
 8006d4c:	2210      	movs	r2, #16
 8006d4e:	409a      	lsls	r2, r3
 8006d50:	69bb      	ldr	r3, [r7, #24]
 8006d52:	4013      	ands	r3, r2
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	f000 80a6 	beq.w	8006ea6 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	4a85      	ldr	r2, [pc, #532]	; (8006f74 <HAL_DMA_IRQHandler+0x690>)
 8006d60:	4293      	cmp	r3, r2
 8006d62:	d04a      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	4a83      	ldr	r2, [pc, #524]	; (8006f78 <HAL_DMA_IRQHandler+0x694>)
 8006d6a:	4293      	cmp	r3, r2
 8006d6c:	d045      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	4a82      	ldr	r2, [pc, #520]	; (8006f7c <HAL_DMA_IRQHandler+0x698>)
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d040      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	4a80      	ldr	r2, [pc, #512]	; (8006f80 <HAL_DMA_IRQHandler+0x69c>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d03b      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	4a7f      	ldr	r2, [pc, #508]	; (8006f84 <HAL_DMA_IRQHandler+0x6a0>)
 8006d88:	4293      	cmp	r3, r2
 8006d8a:	d036      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	4a7d      	ldr	r2, [pc, #500]	; (8006f88 <HAL_DMA_IRQHandler+0x6a4>)
 8006d92:	4293      	cmp	r3, r2
 8006d94:	d031      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	4a7c      	ldr	r2, [pc, #496]	; (8006f8c <HAL_DMA_IRQHandler+0x6a8>)
 8006d9c:	4293      	cmp	r3, r2
 8006d9e:	d02c      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	4a7a      	ldr	r2, [pc, #488]	; (8006f90 <HAL_DMA_IRQHandler+0x6ac>)
 8006da6:	4293      	cmp	r3, r2
 8006da8:	d027      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	4a79      	ldr	r2, [pc, #484]	; (8006f94 <HAL_DMA_IRQHandler+0x6b0>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d022      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	4a77      	ldr	r2, [pc, #476]	; (8006f98 <HAL_DMA_IRQHandler+0x6b4>)
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	d01d      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a76      	ldr	r2, [pc, #472]	; (8006f9c <HAL_DMA_IRQHandler+0x6b8>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d018      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	4a74      	ldr	r2, [pc, #464]	; (8006fa0 <HAL_DMA_IRQHandler+0x6bc>)
 8006dce:	4293      	cmp	r3, r2
 8006dd0:	d013      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	4a73      	ldr	r2, [pc, #460]	; (8006fa4 <HAL_DMA_IRQHandler+0x6c0>)
 8006dd8:	4293      	cmp	r3, r2
 8006dda:	d00e      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a71      	ldr	r2, [pc, #452]	; (8006fa8 <HAL_DMA_IRQHandler+0x6c4>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d009      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4a70      	ldr	r2, [pc, #448]	; (8006fac <HAL_DMA_IRQHandler+0x6c8>)
 8006dec:	4293      	cmp	r3, r2
 8006dee:	d004      	beq.n	8006dfa <HAL_DMA_IRQHandler+0x516>
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	4a6e      	ldr	r2, [pc, #440]	; (8006fb0 <HAL_DMA_IRQHandler+0x6cc>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d10a      	bne.n	8006e10 <HAL_DMA_IRQHandler+0x52c>
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f003 0308 	and.w	r3, r3, #8
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	bf14      	ite	ne
 8006e08:	2301      	movne	r3, #1
 8006e0a:	2300      	moveq	r3, #0
 8006e0c:	b2db      	uxtb	r3, r3
 8006e0e:	e009      	b.n	8006e24 <HAL_DMA_IRQHandler+0x540>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f003 0304 	and.w	r3, r3, #4
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	bf14      	ite	ne
 8006e1e:	2301      	movne	r3, #1
 8006e20:	2300      	moveq	r3, #0
 8006e22:	b2db      	uxtb	r3, r3
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d03e      	beq.n	8006ea6 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e2c:	f003 031f 	and.w	r3, r3, #31
 8006e30:	2210      	movs	r2, #16
 8006e32:	409a      	lsls	r2, r3
 8006e34:	6a3b      	ldr	r3, [r7, #32]
 8006e36:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d018      	beq.n	8006e78 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d108      	bne.n	8006e66 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d024      	beq.n	8006ea6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	4798      	blx	r3
 8006e64:	e01f      	b.n	8006ea6 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d01b      	beq.n	8006ea6 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e72:	6878      	ldr	r0, [r7, #4]
 8006e74:	4798      	blx	r3
 8006e76:	e016      	b.n	8006ea6 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d107      	bne.n	8006e96 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	681a      	ldr	r2, [r3, #0]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f022 0208 	bic.w	r2, r2, #8
 8006e94:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d003      	beq.n	8006ea6 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006eaa:	f003 031f 	and.w	r3, r3, #31
 8006eae:	2220      	movs	r2, #32
 8006eb0:	409a      	lsls	r2, r3
 8006eb2:	69bb      	ldr	r3, [r7, #24]
 8006eb4:	4013      	ands	r3, r2
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	f000 8110 	beq.w	80070dc <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	4a2c      	ldr	r2, [pc, #176]	; (8006f74 <HAL_DMA_IRQHandler+0x690>)
 8006ec2:	4293      	cmp	r3, r2
 8006ec4:	d04a      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4a2b      	ldr	r2, [pc, #172]	; (8006f78 <HAL_DMA_IRQHandler+0x694>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d045      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	4a29      	ldr	r2, [pc, #164]	; (8006f7c <HAL_DMA_IRQHandler+0x698>)
 8006ed6:	4293      	cmp	r3, r2
 8006ed8:	d040      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	4a28      	ldr	r2, [pc, #160]	; (8006f80 <HAL_DMA_IRQHandler+0x69c>)
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d03b      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a26      	ldr	r2, [pc, #152]	; (8006f84 <HAL_DMA_IRQHandler+0x6a0>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d036      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4a25      	ldr	r2, [pc, #148]	; (8006f88 <HAL_DMA_IRQHandler+0x6a4>)
 8006ef4:	4293      	cmp	r3, r2
 8006ef6:	d031      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	4a23      	ldr	r2, [pc, #140]	; (8006f8c <HAL_DMA_IRQHandler+0x6a8>)
 8006efe:	4293      	cmp	r3, r2
 8006f00:	d02c      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	4a22      	ldr	r2, [pc, #136]	; (8006f90 <HAL_DMA_IRQHandler+0x6ac>)
 8006f08:	4293      	cmp	r3, r2
 8006f0a:	d027      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	4a20      	ldr	r2, [pc, #128]	; (8006f94 <HAL_DMA_IRQHandler+0x6b0>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d022      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	4a1f      	ldr	r2, [pc, #124]	; (8006f98 <HAL_DMA_IRQHandler+0x6b4>)
 8006f1c:	4293      	cmp	r3, r2
 8006f1e:	d01d      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	4a1d      	ldr	r2, [pc, #116]	; (8006f9c <HAL_DMA_IRQHandler+0x6b8>)
 8006f26:	4293      	cmp	r3, r2
 8006f28:	d018      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	4a1c      	ldr	r2, [pc, #112]	; (8006fa0 <HAL_DMA_IRQHandler+0x6bc>)
 8006f30:	4293      	cmp	r3, r2
 8006f32:	d013      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a1a      	ldr	r2, [pc, #104]	; (8006fa4 <HAL_DMA_IRQHandler+0x6c0>)
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d00e      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a19      	ldr	r2, [pc, #100]	; (8006fa8 <HAL_DMA_IRQHandler+0x6c4>)
 8006f44:	4293      	cmp	r3, r2
 8006f46:	d009      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a17      	ldr	r2, [pc, #92]	; (8006fac <HAL_DMA_IRQHandler+0x6c8>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d004      	beq.n	8006f5c <HAL_DMA_IRQHandler+0x678>
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	4a16      	ldr	r2, [pc, #88]	; (8006fb0 <HAL_DMA_IRQHandler+0x6cc>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d12b      	bne.n	8006fb4 <HAL_DMA_IRQHandler+0x6d0>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f003 0310 	and.w	r3, r3, #16
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	bf14      	ite	ne
 8006f6a:	2301      	movne	r3, #1
 8006f6c:	2300      	moveq	r3, #0
 8006f6e:	b2db      	uxtb	r3, r3
 8006f70:	e02a      	b.n	8006fc8 <HAL_DMA_IRQHandler+0x6e4>
 8006f72:	bf00      	nop
 8006f74:	40020010 	.word	0x40020010
 8006f78:	40020028 	.word	0x40020028
 8006f7c:	40020040 	.word	0x40020040
 8006f80:	40020058 	.word	0x40020058
 8006f84:	40020070 	.word	0x40020070
 8006f88:	40020088 	.word	0x40020088
 8006f8c:	400200a0 	.word	0x400200a0
 8006f90:	400200b8 	.word	0x400200b8
 8006f94:	40020410 	.word	0x40020410
 8006f98:	40020428 	.word	0x40020428
 8006f9c:	40020440 	.word	0x40020440
 8006fa0:	40020458 	.word	0x40020458
 8006fa4:	40020470 	.word	0x40020470
 8006fa8:	40020488 	.word	0x40020488
 8006fac:	400204a0 	.word	0x400204a0
 8006fb0:	400204b8 	.word	0x400204b8
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	f003 0302 	and.w	r3, r3, #2
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	bf14      	ite	ne
 8006fc2:	2301      	movne	r3, #1
 8006fc4:	2300      	moveq	r3, #0
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	f000 8087 	beq.w	80070dc <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006fd2:	f003 031f 	and.w	r3, r3, #31
 8006fd6:	2220      	movs	r2, #32
 8006fd8:	409a      	lsls	r2, r3
 8006fda:	6a3b      	ldr	r3, [r7, #32]
 8006fdc:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006fe4:	b2db      	uxtb	r3, r3
 8006fe6:	2b04      	cmp	r3, #4
 8006fe8:	d139      	bne.n	800705e <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f022 0216 	bic.w	r2, r2, #22
 8006ff8:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	695a      	ldr	r2, [r3, #20]
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007008:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800700e:	2b00      	cmp	r3, #0
 8007010:	d103      	bne.n	800701a <HAL_DMA_IRQHandler+0x736>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007016:	2b00      	cmp	r3, #0
 8007018:	d007      	beq.n	800702a <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f022 0208 	bic.w	r2, r2, #8
 8007028:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800702e:	f003 031f 	and.w	r3, r3, #31
 8007032:	223f      	movs	r2, #63	; 0x3f
 8007034:	409a      	lsls	r2, r3
 8007036:	6a3b      	ldr	r3, [r7, #32]
 8007038:	609a      	str	r2, [r3, #8]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	2200      	movs	r2, #0
 800703e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2201      	movs	r2, #1
 8007046:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          if(hdma->XferAbortCallback != NULL)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800704e:	2b00      	cmp	r3, #0
 8007050:	f000 834a 	beq.w	80076e8 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	4798      	blx	r3
          }
          return;
 800705c:	e344      	b.n	80076e8 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007068:	2b00      	cmp	r3, #0
 800706a:	d018      	beq.n	800709e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007076:	2b00      	cmp	r3, #0
 8007078:	d108      	bne.n	800708c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800707e:	2b00      	cmp	r3, #0
 8007080:	d02c      	beq.n	80070dc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007086:	6878      	ldr	r0, [r7, #4]
 8007088:	4798      	blx	r3
 800708a:	e027      	b.n	80070dc <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007090:	2b00      	cmp	r3, #0
 8007092:	d023      	beq.n	80070dc <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007098:	6878      	ldr	r0, [r7, #4]
 800709a:	4798      	blx	r3
 800709c:	e01e      	b.n	80070dc <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d10f      	bne.n	80070cc <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	681a      	ldr	r2, [r3, #0]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f022 0210 	bic.w	r2, r2, #16
 80070ba:	601a      	str	r2, [r3, #0]

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2200      	movs	r2, #0
 80070c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2201      	movs	r2, #1
 80070c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
          }

          if(hdma->XferCpltCallback != NULL)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070d0:	2b00      	cmp	r3, #0
 80070d2:	d003      	beq.n	80070dc <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070d8:	6878      	ldr	r0, [r7, #4]
 80070da:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	f000 8306 	beq.w	80076f2 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80070ea:	f003 0301 	and.w	r3, r3, #1
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	f000 8088 	beq.w	8007204 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2204      	movs	r2, #4
 80070f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a7a      	ldr	r2, [pc, #488]	; (80072ec <HAL_DMA_IRQHandler+0xa08>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d04a      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a79      	ldr	r2, [pc, #484]	; (80072f0 <HAL_DMA_IRQHandler+0xa0c>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d045      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4a77      	ldr	r2, [pc, #476]	; (80072f4 <HAL_DMA_IRQHandler+0xa10>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d040      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a76      	ldr	r2, [pc, #472]	; (80072f8 <HAL_DMA_IRQHandler+0xa14>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d03b      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a74      	ldr	r2, [pc, #464]	; (80072fc <HAL_DMA_IRQHandler+0xa18>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d036      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a73      	ldr	r2, [pc, #460]	; (8007300 <HAL_DMA_IRQHandler+0xa1c>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d031      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a71      	ldr	r2, [pc, #452]	; (8007304 <HAL_DMA_IRQHandler+0xa20>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d02c      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a70      	ldr	r2, [pc, #448]	; (8007308 <HAL_DMA_IRQHandler+0xa24>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d027      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a6e      	ldr	r2, [pc, #440]	; (800730c <HAL_DMA_IRQHandler+0xa28>)
 8007152:	4293      	cmp	r3, r2
 8007154:	d022      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	4a6d      	ldr	r2, [pc, #436]	; (8007310 <HAL_DMA_IRQHandler+0xa2c>)
 800715c:	4293      	cmp	r3, r2
 800715e:	d01d      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	4a6b      	ldr	r2, [pc, #428]	; (8007314 <HAL_DMA_IRQHandler+0xa30>)
 8007166:	4293      	cmp	r3, r2
 8007168:	d018      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	4a6a      	ldr	r2, [pc, #424]	; (8007318 <HAL_DMA_IRQHandler+0xa34>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d013      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	4a68      	ldr	r2, [pc, #416]	; (800731c <HAL_DMA_IRQHandler+0xa38>)
 800717a:	4293      	cmp	r3, r2
 800717c:	d00e      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	4a67      	ldr	r2, [pc, #412]	; (8007320 <HAL_DMA_IRQHandler+0xa3c>)
 8007184:	4293      	cmp	r3, r2
 8007186:	d009      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4a65      	ldr	r2, [pc, #404]	; (8007324 <HAL_DMA_IRQHandler+0xa40>)
 800718e:	4293      	cmp	r3, r2
 8007190:	d004      	beq.n	800719c <HAL_DMA_IRQHandler+0x8b8>
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	4a64      	ldr	r2, [pc, #400]	; (8007328 <HAL_DMA_IRQHandler+0xa44>)
 8007198:	4293      	cmp	r3, r2
 800719a:	d108      	bne.n	80071ae <HAL_DMA_IRQHandler+0x8ca>
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	681a      	ldr	r2, [r3, #0]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f022 0201 	bic.w	r2, r2, #1
 80071aa:	601a      	str	r2, [r3, #0]
 80071ac:	e007      	b.n	80071be <HAL_DMA_IRQHandler+0x8da>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	681a      	ldr	r2, [r3, #0]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f022 0201 	bic.w	r2, r2, #1
 80071bc:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	3301      	adds	r3, #1
 80071c2:	60fb      	str	r3, [r7, #12]
 80071c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d307      	bcc.n	80071da <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	f003 0301 	and.w	r3, r3, #1
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d1f2      	bne.n	80071be <HAL_DMA_IRQHandler+0x8da>
 80071d8:	e000      	b.n	80071dc <HAL_DMA_IRQHandler+0x8f8>
            break;
 80071da:	bf00      	nop

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2200      	movs	r2, #0
 80071e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f003 0301 	and.w	r3, r3, #1
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d004      	beq.n	80071fc <HAL_DMA_IRQHandler+0x918>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	2203      	movs	r2, #3
 80071f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80071fa:	e003      	b.n	8007204 <HAL_DMA_IRQHandler+0x920>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }
      }

      if(hdma->XferErrorCallback != NULL)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007208:	2b00      	cmp	r3, #0
 800720a:	f000 8272 	beq.w	80076f2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	4798      	blx	r3
 8007216:	e26c      	b.n	80076f2 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a43      	ldr	r2, [pc, #268]	; (800732c <HAL_DMA_IRQHandler+0xa48>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d022      	beq.n	8007268 <HAL_DMA_IRQHandler+0x984>
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	4a42      	ldr	r2, [pc, #264]	; (8007330 <HAL_DMA_IRQHandler+0xa4c>)
 8007228:	4293      	cmp	r3, r2
 800722a:	d01d      	beq.n	8007268 <HAL_DMA_IRQHandler+0x984>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a40      	ldr	r2, [pc, #256]	; (8007334 <HAL_DMA_IRQHandler+0xa50>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d018      	beq.n	8007268 <HAL_DMA_IRQHandler+0x984>
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	4a3f      	ldr	r2, [pc, #252]	; (8007338 <HAL_DMA_IRQHandler+0xa54>)
 800723c:	4293      	cmp	r3, r2
 800723e:	d013      	beq.n	8007268 <HAL_DMA_IRQHandler+0x984>
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	4a3d      	ldr	r2, [pc, #244]	; (800733c <HAL_DMA_IRQHandler+0xa58>)
 8007246:	4293      	cmp	r3, r2
 8007248:	d00e      	beq.n	8007268 <HAL_DMA_IRQHandler+0x984>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a3c      	ldr	r2, [pc, #240]	; (8007340 <HAL_DMA_IRQHandler+0xa5c>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d009      	beq.n	8007268 <HAL_DMA_IRQHandler+0x984>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4a3a      	ldr	r2, [pc, #232]	; (8007344 <HAL_DMA_IRQHandler+0xa60>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d004      	beq.n	8007268 <HAL_DMA_IRQHandler+0x984>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4a39      	ldr	r2, [pc, #228]	; (8007348 <HAL_DMA_IRQHandler+0xa64>)
 8007264:	4293      	cmp	r3, r2
 8007266:	d101      	bne.n	800726c <HAL_DMA_IRQHandler+0x988>
 8007268:	2301      	movs	r3, #1
 800726a:	e000      	b.n	800726e <HAL_DMA_IRQHandler+0x98a>
 800726c:	2300      	movs	r3, #0
 800726e:	2b00      	cmp	r3, #0
 8007270:	f000 823f 	beq.w	80076f2 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007280:	f003 031f 	and.w	r3, r3, #31
 8007284:	2204      	movs	r2, #4
 8007286:	409a      	lsls	r2, r3
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	4013      	ands	r3, r2
 800728c:	2b00      	cmp	r3, #0
 800728e:	f000 80cd 	beq.w	800742c <HAL_DMA_IRQHandler+0xb48>
 8007292:	693b      	ldr	r3, [r7, #16]
 8007294:	f003 0304 	and.w	r3, r3, #4
 8007298:	2b00      	cmp	r3, #0
 800729a:	f000 80c7 	beq.w	800742c <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80072a2:	f003 031f 	and.w	r3, r3, #31
 80072a6:	2204      	movs	r2, #4
 80072a8:	409a      	lsls	r2, r3
 80072aa:	69fb      	ldr	r3, [r7, #28]
 80072ac:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d049      	beq.n	800734c <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80072b8:	693b      	ldr	r3, [r7, #16]
 80072ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d109      	bne.n	80072d6 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	f000 8210 	beq.w	80076ec <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80072d4:	e20a      	b.n	80076ec <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072da:	2b00      	cmp	r3, #0
 80072dc:	f000 8206 	beq.w	80076ec <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e4:	6878      	ldr	r0, [r7, #4]
 80072e6:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80072e8:	e200      	b.n	80076ec <HAL_DMA_IRQHandler+0xe08>
 80072ea:	bf00      	nop
 80072ec:	40020010 	.word	0x40020010
 80072f0:	40020028 	.word	0x40020028
 80072f4:	40020040 	.word	0x40020040
 80072f8:	40020058 	.word	0x40020058
 80072fc:	40020070 	.word	0x40020070
 8007300:	40020088 	.word	0x40020088
 8007304:	400200a0 	.word	0x400200a0
 8007308:	400200b8 	.word	0x400200b8
 800730c:	40020410 	.word	0x40020410
 8007310:	40020428 	.word	0x40020428
 8007314:	40020440 	.word	0x40020440
 8007318:	40020458 	.word	0x40020458
 800731c:	40020470 	.word	0x40020470
 8007320:	40020488 	.word	0x40020488
 8007324:	400204a0 	.word	0x400204a0
 8007328:	400204b8 	.word	0x400204b8
 800732c:	58025408 	.word	0x58025408
 8007330:	5802541c 	.word	0x5802541c
 8007334:	58025430 	.word	0x58025430
 8007338:	58025444 	.word	0x58025444
 800733c:	58025458 	.word	0x58025458
 8007340:	5802546c 	.word	0x5802546c
 8007344:	58025480 	.word	0x58025480
 8007348:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800734c:	693b      	ldr	r3, [r7, #16]
 800734e:	f003 0320 	and.w	r3, r3, #32
 8007352:	2b00      	cmp	r3, #0
 8007354:	d160      	bne.n	8007418 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a8c      	ldr	r2, [pc, #560]	; (800758c <HAL_DMA_IRQHandler+0xca8>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d04a      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	4a8a      	ldr	r2, [pc, #552]	; (8007590 <HAL_DMA_IRQHandler+0xcac>)
 8007366:	4293      	cmp	r3, r2
 8007368:	d045      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	4a89      	ldr	r2, [pc, #548]	; (8007594 <HAL_DMA_IRQHandler+0xcb0>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d040      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4a87      	ldr	r2, [pc, #540]	; (8007598 <HAL_DMA_IRQHandler+0xcb4>)
 800737a:	4293      	cmp	r3, r2
 800737c:	d03b      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	4a86      	ldr	r2, [pc, #536]	; (800759c <HAL_DMA_IRQHandler+0xcb8>)
 8007384:	4293      	cmp	r3, r2
 8007386:	d036      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	4a84      	ldr	r2, [pc, #528]	; (80075a0 <HAL_DMA_IRQHandler+0xcbc>)
 800738e:	4293      	cmp	r3, r2
 8007390:	d031      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	4a83      	ldr	r2, [pc, #524]	; (80075a4 <HAL_DMA_IRQHandler+0xcc0>)
 8007398:	4293      	cmp	r3, r2
 800739a:	d02c      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	4a81      	ldr	r2, [pc, #516]	; (80075a8 <HAL_DMA_IRQHandler+0xcc4>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d027      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a80      	ldr	r2, [pc, #512]	; (80075ac <HAL_DMA_IRQHandler+0xcc8>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d022      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a7e      	ldr	r2, [pc, #504]	; (80075b0 <HAL_DMA_IRQHandler+0xccc>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d01d      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a7d      	ldr	r2, [pc, #500]	; (80075b4 <HAL_DMA_IRQHandler+0xcd0>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d018      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a7b      	ldr	r2, [pc, #492]	; (80075b8 <HAL_DMA_IRQHandler+0xcd4>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d013      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a7a      	ldr	r2, [pc, #488]	; (80075bc <HAL_DMA_IRQHandler+0xcd8>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d00e      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a78      	ldr	r2, [pc, #480]	; (80075c0 <HAL_DMA_IRQHandler+0xcdc>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d009      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a77      	ldr	r2, [pc, #476]	; (80075c4 <HAL_DMA_IRQHandler+0xce0>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d004      	beq.n	80073f6 <HAL_DMA_IRQHandler+0xb12>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a75      	ldr	r2, [pc, #468]	; (80075c8 <HAL_DMA_IRQHandler+0xce4>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d108      	bne.n	8007408 <HAL_DMA_IRQHandler+0xb24>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	681a      	ldr	r2, [r3, #0]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f022 0208 	bic.w	r2, r2, #8
 8007404:	601a      	str	r2, [r3, #0]
 8007406:	e007      	b.n	8007418 <HAL_DMA_IRQHandler+0xb34>
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f022 0204 	bic.w	r2, r2, #4
 8007416:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800741c:	2b00      	cmp	r3, #0
 800741e:	f000 8165 	beq.w	80076ec <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007426:	6878      	ldr	r0, [r7, #4]
 8007428:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800742a:	e15f      	b.n	80076ec <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007430:	f003 031f 	and.w	r3, r3, #31
 8007434:	2202      	movs	r2, #2
 8007436:	409a      	lsls	r2, r3
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	4013      	ands	r3, r2
 800743c:	2b00      	cmp	r3, #0
 800743e:	f000 80c5 	beq.w	80075cc <HAL_DMA_IRQHandler+0xce8>
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	f003 0302 	and.w	r3, r3, #2
 8007448:	2b00      	cmp	r3, #0
 800744a:	f000 80bf 	beq.w	80075cc <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007452:	f003 031f 	and.w	r3, r3, #31
 8007456:	2202      	movs	r2, #2
 8007458:	409a      	lsls	r2, r3
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007464:	2b00      	cmp	r3, #0
 8007466:	d018      	beq.n	800749a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800746e:	2b00      	cmp	r3, #0
 8007470:	d109      	bne.n	8007486 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007476:	2b00      	cmp	r3, #0
 8007478:	f000 813a 	beq.w	80076f0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007480:	6878      	ldr	r0, [r7, #4]
 8007482:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007484:	e134      	b.n	80076f0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800748a:	2b00      	cmp	r3, #0
 800748c:	f000 8130 	beq.w	80076f0 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007494:	6878      	ldr	r0, [r7, #4]
 8007496:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007498:	e12a      	b.n	80076f0 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800749a:	693b      	ldr	r3, [r7, #16]
 800749c:	f003 0320 	and.w	r3, r3, #32
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d168      	bne.n	8007576 <HAL_DMA_IRQHandler+0xc92>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	4a38      	ldr	r2, [pc, #224]	; (800758c <HAL_DMA_IRQHandler+0xca8>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d04a      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4a37      	ldr	r2, [pc, #220]	; (8007590 <HAL_DMA_IRQHandler+0xcac>)
 80074b4:	4293      	cmp	r3, r2
 80074b6:	d045      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a35      	ldr	r2, [pc, #212]	; (8007594 <HAL_DMA_IRQHandler+0xcb0>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d040      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a34      	ldr	r2, [pc, #208]	; (8007598 <HAL_DMA_IRQHandler+0xcb4>)
 80074c8:	4293      	cmp	r3, r2
 80074ca:	d03b      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4a32      	ldr	r2, [pc, #200]	; (800759c <HAL_DMA_IRQHandler+0xcb8>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d036      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4a31      	ldr	r2, [pc, #196]	; (80075a0 <HAL_DMA_IRQHandler+0xcbc>)
 80074dc:	4293      	cmp	r3, r2
 80074de:	d031      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4a2f      	ldr	r2, [pc, #188]	; (80075a4 <HAL_DMA_IRQHandler+0xcc0>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d02c      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	4a2e      	ldr	r2, [pc, #184]	; (80075a8 <HAL_DMA_IRQHandler+0xcc4>)
 80074f0:	4293      	cmp	r3, r2
 80074f2:	d027      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	4a2c      	ldr	r2, [pc, #176]	; (80075ac <HAL_DMA_IRQHandler+0xcc8>)
 80074fa:	4293      	cmp	r3, r2
 80074fc:	d022      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	4a2b      	ldr	r2, [pc, #172]	; (80075b0 <HAL_DMA_IRQHandler+0xccc>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d01d      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	4a29      	ldr	r2, [pc, #164]	; (80075b4 <HAL_DMA_IRQHandler+0xcd0>)
 800750e:	4293      	cmp	r3, r2
 8007510:	d018      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	4a28      	ldr	r2, [pc, #160]	; (80075b8 <HAL_DMA_IRQHandler+0xcd4>)
 8007518:	4293      	cmp	r3, r2
 800751a:	d013      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	4a26      	ldr	r2, [pc, #152]	; (80075bc <HAL_DMA_IRQHandler+0xcd8>)
 8007522:	4293      	cmp	r3, r2
 8007524:	d00e      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	4a25      	ldr	r2, [pc, #148]	; (80075c0 <HAL_DMA_IRQHandler+0xcdc>)
 800752c:	4293      	cmp	r3, r2
 800752e:	d009      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	4a23      	ldr	r2, [pc, #140]	; (80075c4 <HAL_DMA_IRQHandler+0xce0>)
 8007536:	4293      	cmp	r3, r2
 8007538:	d004      	beq.n	8007544 <HAL_DMA_IRQHandler+0xc60>
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a22      	ldr	r2, [pc, #136]	; (80075c8 <HAL_DMA_IRQHandler+0xce4>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d108      	bne.n	8007556 <HAL_DMA_IRQHandler+0xc72>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	681a      	ldr	r2, [r3, #0]
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f022 0214 	bic.w	r2, r2, #20
 8007552:	601a      	str	r2, [r3, #0]
 8007554:	e007      	b.n	8007566 <HAL_DMA_IRQHandler+0xc82>
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	f022 020a 	bic.w	r2, r2, #10
 8007564:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	2201      	movs	r2, #1
 8007572:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800757a:	2b00      	cmp	r3, #0
 800757c:	f000 80b8 	beq.w	80076f0 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007584:	6878      	ldr	r0, [r7, #4]
 8007586:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8007588:	e0b2      	b.n	80076f0 <HAL_DMA_IRQHandler+0xe0c>
 800758a:	bf00      	nop
 800758c:	40020010 	.word	0x40020010
 8007590:	40020028 	.word	0x40020028
 8007594:	40020040 	.word	0x40020040
 8007598:	40020058 	.word	0x40020058
 800759c:	40020070 	.word	0x40020070
 80075a0:	40020088 	.word	0x40020088
 80075a4:	400200a0 	.word	0x400200a0
 80075a8:	400200b8 	.word	0x400200b8
 80075ac:	40020410 	.word	0x40020410
 80075b0:	40020428 	.word	0x40020428
 80075b4:	40020440 	.word	0x40020440
 80075b8:	40020458 	.word	0x40020458
 80075bc:	40020470 	.word	0x40020470
 80075c0:	40020488 	.word	0x40020488
 80075c4:	400204a0 	.word	0x400204a0
 80075c8:	400204b8 	.word	0x400204b8
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075d0:	f003 031f 	and.w	r3, r3, #31
 80075d4:	2208      	movs	r2, #8
 80075d6:	409a      	lsls	r2, r3
 80075d8:	697b      	ldr	r3, [r7, #20]
 80075da:	4013      	ands	r3, r2
 80075dc:	2b00      	cmp	r3, #0
 80075de:	f000 8088 	beq.w	80076f2 <HAL_DMA_IRQHandler+0xe0e>
 80075e2:	693b      	ldr	r3, [r7, #16]
 80075e4:	f003 0308 	and.w	r3, r3, #8
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	f000 8082 	beq.w	80076f2 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	4a41      	ldr	r2, [pc, #260]	; (80076f8 <HAL_DMA_IRQHandler+0xe14>)
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d04a      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	4a3f      	ldr	r2, [pc, #252]	; (80076fc <HAL_DMA_IRQHandler+0xe18>)
 80075fe:	4293      	cmp	r3, r2
 8007600:	d045      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	4a3e      	ldr	r2, [pc, #248]	; (8007700 <HAL_DMA_IRQHandler+0xe1c>)
 8007608:	4293      	cmp	r3, r2
 800760a:	d040      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a3c      	ldr	r2, [pc, #240]	; (8007704 <HAL_DMA_IRQHandler+0xe20>)
 8007612:	4293      	cmp	r3, r2
 8007614:	d03b      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	4a3b      	ldr	r2, [pc, #236]	; (8007708 <HAL_DMA_IRQHandler+0xe24>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d036      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	4a39      	ldr	r2, [pc, #228]	; (800770c <HAL_DMA_IRQHandler+0xe28>)
 8007626:	4293      	cmp	r3, r2
 8007628:	d031      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a38      	ldr	r2, [pc, #224]	; (8007710 <HAL_DMA_IRQHandler+0xe2c>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d02c      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4a36      	ldr	r2, [pc, #216]	; (8007714 <HAL_DMA_IRQHandler+0xe30>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d027      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4a35      	ldr	r2, [pc, #212]	; (8007718 <HAL_DMA_IRQHandler+0xe34>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d022      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a33      	ldr	r2, [pc, #204]	; (800771c <HAL_DMA_IRQHandler+0xe38>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d01d      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a32      	ldr	r2, [pc, #200]	; (8007720 <HAL_DMA_IRQHandler+0xe3c>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d018      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a30      	ldr	r2, [pc, #192]	; (8007724 <HAL_DMA_IRQHandler+0xe40>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d013      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a2f      	ldr	r2, [pc, #188]	; (8007728 <HAL_DMA_IRQHandler+0xe44>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d00e      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4a2d      	ldr	r2, [pc, #180]	; (800772c <HAL_DMA_IRQHandler+0xe48>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d009      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	4a2c      	ldr	r2, [pc, #176]	; (8007730 <HAL_DMA_IRQHandler+0xe4c>)
 8007680:	4293      	cmp	r3, r2
 8007682:	d004      	beq.n	800768e <HAL_DMA_IRQHandler+0xdaa>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a2a      	ldr	r2, [pc, #168]	; (8007734 <HAL_DMA_IRQHandler+0xe50>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d108      	bne.n	80076a0 <HAL_DMA_IRQHandler+0xdbc>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f022 021c 	bic.w	r2, r2, #28
 800769c:	601a      	str	r2, [r3, #0]
 800769e:	e007      	b.n	80076b0 <HAL_DMA_IRQHandler+0xdcc>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f022 020e 	bic.w	r2, r2, #14
 80076ae:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076b4:	f003 031f 	and.w	r3, r3, #31
 80076b8:	2201      	movs	r2, #1
 80076ba:	409a      	lsls	r2, r3
 80076bc:	69fb      	ldr	r3, [r7, #28]
 80076be:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2201      	movs	r2, #1
 80076c4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2201      	movs	r2, #1
 80076d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      if (hdma->XferErrorCallback != NULL)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d009      	beq.n	80076f2 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	4798      	blx	r3
 80076e6:	e004      	b.n	80076f2 <HAL_DMA_IRQHandler+0xe0e>
          return;
 80076e8:	bf00      	nop
 80076ea:	e002      	b.n	80076f2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80076ec:	bf00      	nop
 80076ee:	e000      	b.n	80076f2 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80076f0:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 80076f2:	3728      	adds	r7, #40	; 0x28
 80076f4:	46bd      	mov	sp, r7
 80076f6:	bd80      	pop	{r7, pc}
 80076f8:	40020010 	.word	0x40020010
 80076fc:	40020028 	.word	0x40020028
 8007700:	40020040 	.word	0x40020040
 8007704:	40020058 	.word	0x40020058
 8007708:	40020070 	.word	0x40020070
 800770c:	40020088 	.word	0x40020088
 8007710:	400200a0 	.word	0x400200a0
 8007714:	400200b8 	.word	0x400200b8
 8007718:	40020410 	.word	0x40020410
 800771c:	40020428 	.word	0x40020428
 8007720:	40020440 	.word	0x40020440
 8007724:	40020458 	.word	0x40020458
 8007728:	40020470 	.word	0x40020470
 800772c:	40020488 	.word	0x40020488
 8007730:	400204a0 	.word	0x400204a0
 8007734:	400204b8 	.word	0x400204b8

08007738 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8007738:	b480      	push	{r7}
 800773a:	b083      	sub	sp, #12
 800773c:	af00      	add	r7, sp, #0
 800773e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007746:	b2db      	uxtb	r3, r3
}
 8007748:	4618      	mov	r0, r3
 800774a:	370c      	adds	r7, #12
 800774c:	46bd      	mov	sp, r7
 800774e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007752:	4770      	bx	lr

08007754 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8007754:	b480      	push	{r7}
 8007756:	b083      	sub	sp, #12
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8007760:	4618      	mov	r0, r3
 8007762:	370c      	adds	r7, #12
 8007764:	46bd      	mov	sp, r7
 8007766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776a:	4770      	bx	lr

0800776c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800776c:	b480      	push	{r7}
 800776e:	b087      	sub	sp, #28
 8007770:	af00      	add	r7, sp, #0
 8007772:	60f8      	str	r0, [r7, #12]
 8007774:	60b9      	str	r1, [r7, #8]
 8007776:	607a      	str	r2, [r7, #4]
 8007778:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800777e:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007784:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a84      	ldr	r2, [pc, #528]	; (800799c <DMA_SetConfig+0x230>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d072      	beq.n	8007876 <DMA_SetConfig+0x10a>
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a82      	ldr	r2, [pc, #520]	; (80079a0 <DMA_SetConfig+0x234>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d06d      	beq.n	8007876 <DMA_SetConfig+0x10a>
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a81      	ldr	r2, [pc, #516]	; (80079a4 <DMA_SetConfig+0x238>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d068      	beq.n	8007876 <DMA_SetConfig+0x10a>
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a7f      	ldr	r2, [pc, #508]	; (80079a8 <DMA_SetConfig+0x23c>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d063      	beq.n	8007876 <DMA_SetConfig+0x10a>
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	4a7e      	ldr	r2, [pc, #504]	; (80079ac <DMA_SetConfig+0x240>)
 80077b4:	4293      	cmp	r3, r2
 80077b6:	d05e      	beq.n	8007876 <DMA_SetConfig+0x10a>
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	4a7c      	ldr	r2, [pc, #496]	; (80079b0 <DMA_SetConfig+0x244>)
 80077be:	4293      	cmp	r3, r2
 80077c0:	d059      	beq.n	8007876 <DMA_SetConfig+0x10a>
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	4a7b      	ldr	r2, [pc, #492]	; (80079b4 <DMA_SetConfig+0x248>)
 80077c8:	4293      	cmp	r3, r2
 80077ca:	d054      	beq.n	8007876 <DMA_SetConfig+0x10a>
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4a79      	ldr	r2, [pc, #484]	; (80079b8 <DMA_SetConfig+0x24c>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d04f      	beq.n	8007876 <DMA_SetConfig+0x10a>
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	4a78      	ldr	r2, [pc, #480]	; (80079bc <DMA_SetConfig+0x250>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d04a      	beq.n	8007876 <DMA_SetConfig+0x10a>
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	4a76      	ldr	r2, [pc, #472]	; (80079c0 <DMA_SetConfig+0x254>)
 80077e6:	4293      	cmp	r3, r2
 80077e8:	d045      	beq.n	8007876 <DMA_SetConfig+0x10a>
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	4a75      	ldr	r2, [pc, #468]	; (80079c4 <DMA_SetConfig+0x258>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d040      	beq.n	8007876 <DMA_SetConfig+0x10a>
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	4a73      	ldr	r2, [pc, #460]	; (80079c8 <DMA_SetConfig+0x25c>)
 80077fa:	4293      	cmp	r3, r2
 80077fc:	d03b      	beq.n	8007876 <DMA_SetConfig+0x10a>
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	4a72      	ldr	r2, [pc, #456]	; (80079cc <DMA_SetConfig+0x260>)
 8007804:	4293      	cmp	r3, r2
 8007806:	d036      	beq.n	8007876 <DMA_SetConfig+0x10a>
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a70      	ldr	r2, [pc, #448]	; (80079d0 <DMA_SetConfig+0x264>)
 800780e:	4293      	cmp	r3, r2
 8007810:	d031      	beq.n	8007876 <DMA_SetConfig+0x10a>
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	4a6f      	ldr	r2, [pc, #444]	; (80079d4 <DMA_SetConfig+0x268>)
 8007818:	4293      	cmp	r3, r2
 800781a:	d02c      	beq.n	8007876 <DMA_SetConfig+0x10a>
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	4a6d      	ldr	r2, [pc, #436]	; (80079d8 <DMA_SetConfig+0x26c>)
 8007822:	4293      	cmp	r3, r2
 8007824:	d027      	beq.n	8007876 <DMA_SetConfig+0x10a>
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a6c      	ldr	r2, [pc, #432]	; (80079dc <DMA_SetConfig+0x270>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d022      	beq.n	8007876 <DMA_SetConfig+0x10a>
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	4a6a      	ldr	r2, [pc, #424]	; (80079e0 <DMA_SetConfig+0x274>)
 8007836:	4293      	cmp	r3, r2
 8007838:	d01d      	beq.n	8007876 <DMA_SetConfig+0x10a>
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	4a69      	ldr	r2, [pc, #420]	; (80079e4 <DMA_SetConfig+0x278>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d018      	beq.n	8007876 <DMA_SetConfig+0x10a>
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	4a67      	ldr	r2, [pc, #412]	; (80079e8 <DMA_SetConfig+0x27c>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d013      	beq.n	8007876 <DMA_SetConfig+0x10a>
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	681b      	ldr	r3, [r3, #0]
 8007852:	4a66      	ldr	r2, [pc, #408]	; (80079ec <DMA_SetConfig+0x280>)
 8007854:	4293      	cmp	r3, r2
 8007856:	d00e      	beq.n	8007876 <DMA_SetConfig+0x10a>
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	4a64      	ldr	r2, [pc, #400]	; (80079f0 <DMA_SetConfig+0x284>)
 800785e:	4293      	cmp	r3, r2
 8007860:	d009      	beq.n	8007876 <DMA_SetConfig+0x10a>
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	4a63      	ldr	r2, [pc, #396]	; (80079f4 <DMA_SetConfig+0x288>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d004      	beq.n	8007876 <DMA_SetConfig+0x10a>
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	4a61      	ldr	r2, [pc, #388]	; (80079f8 <DMA_SetConfig+0x28c>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d101      	bne.n	800787a <DMA_SetConfig+0x10e>
 8007876:	2301      	movs	r3, #1
 8007878:	e000      	b.n	800787c <DMA_SetConfig+0x110>
 800787a:	2300      	movs	r3, #0
 800787c:	2b00      	cmp	r3, #0
 800787e:	d00d      	beq.n	800789c <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007884:	68fa      	ldr	r2, [r7, #12]
 8007886:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007888:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800788e:	2b00      	cmp	r3, #0
 8007890:	d004      	beq.n	800789c <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007896:	68fa      	ldr	r2, [r7, #12]
 8007898:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800789a:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4a3e      	ldr	r2, [pc, #248]	; (800799c <DMA_SetConfig+0x230>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d04a      	beq.n	800793c <DMA_SetConfig+0x1d0>
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	4a3d      	ldr	r2, [pc, #244]	; (80079a0 <DMA_SetConfig+0x234>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d045      	beq.n	800793c <DMA_SetConfig+0x1d0>
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	4a3b      	ldr	r2, [pc, #236]	; (80079a4 <DMA_SetConfig+0x238>)
 80078b6:	4293      	cmp	r3, r2
 80078b8:	d040      	beq.n	800793c <DMA_SetConfig+0x1d0>
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	4a3a      	ldr	r2, [pc, #232]	; (80079a8 <DMA_SetConfig+0x23c>)
 80078c0:	4293      	cmp	r3, r2
 80078c2:	d03b      	beq.n	800793c <DMA_SetConfig+0x1d0>
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a38      	ldr	r2, [pc, #224]	; (80079ac <DMA_SetConfig+0x240>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d036      	beq.n	800793c <DMA_SetConfig+0x1d0>
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	4a37      	ldr	r2, [pc, #220]	; (80079b0 <DMA_SetConfig+0x244>)
 80078d4:	4293      	cmp	r3, r2
 80078d6:	d031      	beq.n	800793c <DMA_SetConfig+0x1d0>
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	4a35      	ldr	r2, [pc, #212]	; (80079b4 <DMA_SetConfig+0x248>)
 80078de:	4293      	cmp	r3, r2
 80078e0:	d02c      	beq.n	800793c <DMA_SetConfig+0x1d0>
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4a34      	ldr	r2, [pc, #208]	; (80079b8 <DMA_SetConfig+0x24c>)
 80078e8:	4293      	cmp	r3, r2
 80078ea:	d027      	beq.n	800793c <DMA_SetConfig+0x1d0>
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	4a32      	ldr	r2, [pc, #200]	; (80079bc <DMA_SetConfig+0x250>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d022      	beq.n	800793c <DMA_SetConfig+0x1d0>
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4a31      	ldr	r2, [pc, #196]	; (80079c0 <DMA_SetConfig+0x254>)
 80078fc:	4293      	cmp	r3, r2
 80078fe:	d01d      	beq.n	800793c <DMA_SetConfig+0x1d0>
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a2f      	ldr	r2, [pc, #188]	; (80079c4 <DMA_SetConfig+0x258>)
 8007906:	4293      	cmp	r3, r2
 8007908:	d018      	beq.n	800793c <DMA_SetConfig+0x1d0>
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	4a2e      	ldr	r2, [pc, #184]	; (80079c8 <DMA_SetConfig+0x25c>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d013      	beq.n	800793c <DMA_SetConfig+0x1d0>
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4a2c      	ldr	r2, [pc, #176]	; (80079cc <DMA_SetConfig+0x260>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d00e      	beq.n	800793c <DMA_SetConfig+0x1d0>
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	4a2b      	ldr	r2, [pc, #172]	; (80079d0 <DMA_SetConfig+0x264>)
 8007924:	4293      	cmp	r3, r2
 8007926:	d009      	beq.n	800793c <DMA_SetConfig+0x1d0>
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	4a29      	ldr	r2, [pc, #164]	; (80079d4 <DMA_SetConfig+0x268>)
 800792e:	4293      	cmp	r3, r2
 8007930:	d004      	beq.n	800793c <DMA_SetConfig+0x1d0>
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	4a28      	ldr	r2, [pc, #160]	; (80079d8 <DMA_SetConfig+0x26c>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d101      	bne.n	8007940 <DMA_SetConfig+0x1d4>
 800793c:	2301      	movs	r3, #1
 800793e:	e000      	b.n	8007942 <DMA_SetConfig+0x1d6>
 8007940:	2300      	movs	r3, #0
 8007942:	2b00      	cmp	r3, #0
 8007944:	d05a      	beq.n	80079fc <DMA_SetConfig+0x290>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800794a:	f003 031f 	and.w	r3, r3, #31
 800794e:	223f      	movs	r2, #63	; 0x3f
 8007950:	409a      	lsls	r2, r3
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	681a      	ldr	r2, [r3, #0]
 800795c:	68fb      	ldr	r3, [r7, #12]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007964:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	683a      	ldr	r2, [r7, #0]
 800796c:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	2b40      	cmp	r3, #64	; 0x40
 8007974:	d108      	bne.n	8007988 <DMA_SetConfig+0x21c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	687a      	ldr	r2, [r7, #4]
 800797c:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	68ba      	ldr	r2, [r7, #8]
 8007984:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8007986:	e087      	b.n	8007a98 <DMA_SetConfig+0x32c>
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	68ba      	ldr	r2, [r7, #8]
 800798e:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	687a      	ldr	r2, [r7, #4]
 8007996:	60da      	str	r2, [r3, #12]
}
 8007998:	e07e      	b.n	8007a98 <DMA_SetConfig+0x32c>
 800799a:	bf00      	nop
 800799c:	40020010 	.word	0x40020010
 80079a0:	40020028 	.word	0x40020028
 80079a4:	40020040 	.word	0x40020040
 80079a8:	40020058 	.word	0x40020058
 80079ac:	40020070 	.word	0x40020070
 80079b0:	40020088 	.word	0x40020088
 80079b4:	400200a0 	.word	0x400200a0
 80079b8:	400200b8 	.word	0x400200b8
 80079bc:	40020410 	.word	0x40020410
 80079c0:	40020428 	.word	0x40020428
 80079c4:	40020440 	.word	0x40020440
 80079c8:	40020458 	.word	0x40020458
 80079cc:	40020470 	.word	0x40020470
 80079d0:	40020488 	.word	0x40020488
 80079d4:	400204a0 	.word	0x400204a0
 80079d8:	400204b8 	.word	0x400204b8
 80079dc:	58025408 	.word	0x58025408
 80079e0:	5802541c 	.word	0x5802541c
 80079e4:	58025430 	.word	0x58025430
 80079e8:	58025444 	.word	0x58025444
 80079ec:	58025458 	.word	0x58025458
 80079f0:	5802546c 	.word	0x5802546c
 80079f4:	58025480 	.word	0x58025480
 80079f8:	58025494 	.word	0x58025494
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	4a28      	ldr	r2, [pc, #160]	; (8007aa4 <DMA_SetConfig+0x338>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d022      	beq.n	8007a4c <DMA_SetConfig+0x2e0>
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	4a27      	ldr	r2, [pc, #156]	; (8007aa8 <DMA_SetConfig+0x33c>)
 8007a0c:	4293      	cmp	r3, r2
 8007a0e:	d01d      	beq.n	8007a4c <DMA_SetConfig+0x2e0>
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a25      	ldr	r2, [pc, #148]	; (8007aac <DMA_SetConfig+0x340>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d018      	beq.n	8007a4c <DMA_SetConfig+0x2e0>
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a24      	ldr	r2, [pc, #144]	; (8007ab0 <DMA_SetConfig+0x344>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d013      	beq.n	8007a4c <DMA_SetConfig+0x2e0>
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a22      	ldr	r2, [pc, #136]	; (8007ab4 <DMA_SetConfig+0x348>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d00e      	beq.n	8007a4c <DMA_SetConfig+0x2e0>
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	4a21      	ldr	r2, [pc, #132]	; (8007ab8 <DMA_SetConfig+0x34c>)
 8007a34:	4293      	cmp	r3, r2
 8007a36:	d009      	beq.n	8007a4c <DMA_SetConfig+0x2e0>
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	4a1f      	ldr	r2, [pc, #124]	; (8007abc <DMA_SetConfig+0x350>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d004      	beq.n	8007a4c <DMA_SetConfig+0x2e0>
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	4a1e      	ldr	r2, [pc, #120]	; (8007ac0 <DMA_SetConfig+0x354>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d101      	bne.n	8007a50 <DMA_SetConfig+0x2e4>
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	e000      	b.n	8007a52 <DMA_SetConfig+0x2e6>
 8007a50:	2300      	movs	r3, #0
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d020      	beq.n	8007a98 <DMA_SetConfig+0x32c>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007a5a:	f003 031f 	and.w	r3, r3, #31
 8007a5e:	2201      	movs	r2, #1
 8007a60:	409a      	lsls	r2, r3
 8007a62:	693b      	ldr	r3, [r7, #16]
 8007a64:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	683a      	ldr	r2, [r7, #0]
 8007a6c:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	689b      	ldr	r3, [r3, #8]
 8007a72:	2b40      	cmp	r3, #64	; 0x40
 8007a74:	d108      	bne.n	8007a88 <DMA_SetConfig+0x31c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	68ba      	ldr	r2, [r7, #8]
 8007a84:	60da      	str	r2, [r3, #12]
}
 8007a86:	e007      	b.n	8007a98 <DMA_SetConfig+0x32c>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	68ba      	ldr	r2, [r7, #8]
 8007a8e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	687a      	ldr	r2, [r7, #4]
 8007a96:	60da      	str	r2, [r3, #12]
}
 8007a98:	bf00      	nop
 8007a9a:	371c      	adds	r7, #28
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr
 8007aa4:	58025408 	.word	0x58025408
 8007aa8:	5802541c 	.word	0x5802541c
 8007aac:	58025430 	.word	0x58025430
 8007ab0:	58025444 	.word	0x58025444
 8007ab4:	58025458 	.word	0x58025458
 8007ab8:	5802546c 	.word	0x5802546c
 8007abc:	58025480 	.word	0x58025480
 8007ac0:	58025494 	.word	0x58025494

08007ac4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b085      	sub	sp, #20
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	4a42      	ldr	r2, [pc, #264]	; (8007bdc <DMA_CalcBaseAndBitshift+0x118>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d04a      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	4a41      	ldr	r2, [pc, #260]	; (8007be0 <DMA_CalcBaseAndBitshift+0x11c>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d045      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	4a3f      	ldr	r2, [pc, #252]	; (8007be4 <DMA_CalcBaseAndBitshift+0x120>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d040      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a3e      	ldr	r2, [pc, #248]	; (8007be8 <DMA_CalcBaseAndBitshift+0x124>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d03b      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	4a3c      	ldr	r2, [pc, #240]	; (8007bec <DMA_CalcBaseAndBitshift+0x128>)
 8007afa:	4293      	cmp	r3, r2
 8007afc:	d036      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	4a3b      	ldr	r2, [pc, #236]	; (8007bf0 <DMA_CalcBaseAndBitshift+0x12c>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d031      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	4a39      	ldr	r2, [pc, #228]	; (8007bf4 <DMA_CalcBaseAndBitshift+0x130>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d02c      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	4a38      	ldr	r2, [pc, #224]	; (8007bf8 <DMA_CalcBaseAndBitshift+0x134>)
 8007b18:	4293      	cmp	r3, r2
 8007b1a:	d027      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	4a36      	ldr	r2, [pc, #216]	; (8007bfc <DMA_CalcBaseAndBitshift+0x138>)
 8007b22:	4293      	cmp	r3, r2
 8007b24:	d022      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	4a35      	ldr	r2, [pc, #212]	; (8007c00 <DMA_CalcBaseAndBitshift+0x13c>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d01d      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a33      	ldr	r2, [pc, #204]	; (8007c04 <DMA_CalcBaseAndBitshift+0x140>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d018      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	4a32      	ldr	r2, [pc, #200]	; (8007c08 <DMA_CalcBaseAndBitshift+0x144>)
 8007b40:	4293      	cmp	r3, r2
 8007b42:	d013      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	4a30      	ldr	r2, [pc, #192]	; (8007c0c <DMA_CalcBaseAndBitshift+0x148>)
 8007b4a:	4293      	cmp	r3, r2
 8007b4c:	d00e      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	4a2f      	ldr	r2, [pc, #188]	; (8007c10 <DMA_CalcBaseAndBitshift+0x14c>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d009      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	4a2d      	ldr	r2, [pc, #180]	; (8007c14 <DMA_CalcBaseAndBitshift+0x150>)
 8007b5e:	4293      	cmp	r3, r2
 8007b60:	d004      	beq.n	8007b6c <DMA_CalcBaseAndBitshift+0xa8>
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	4a2c      	ldr	r2, [pc, #176]	; (8007c18 <DMA_CalcBaseAndBitshift+0x154>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d101      	bne.n	8007b70 <DMA_CalcBaseAndBitshift+0xac>
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	e000      	b.n	8007b72 <DMA_CalcBaseAndBitshift+0xae>
 8007b70:	2300      	movs	r3, #0
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d024      	beq.n	8007bc0 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	3b10      	subs	r3, #16
 8007b7e:	4a27      	ldr	r2, [pc, #156]	; (8007c1c <DMA_CalcBaseAndBitshift+0x158>)
 8007b80:	fba2 2303 	umull	r2, r3, r2, r3
 8007b84:	091b      	lsrs	r3, r3, #4
 8007b86:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	f003 0307 	and.w	r3, r3, #7
 8007b8e:	4a24      	ldr	r2, [pc, #144]	; (8007c20 <DMA_CalcBaseAndBitshift+0x15c>)
 8007b90:	5cd3      	ldrb	r3, [r2, r3]
 8007b92:	461a      	mov	r2, r3
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	2b03      	cmp	r3, #3
 8007b9c:	d908      	bls.n	8007bb0 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	4b1f      	ldr	r3, [pc, #124]	; (8007c24 <DMA_CalcBaseAndBitshift+0x160>)
 8007ba6:	4013      	ands	r3, r2
 8007ba8:	1d1a      	adds	r2, r3, #4
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	659a      	str	r2, [r3, #88]	; 0x58
 8007bae:	e00d      	b.n	8007bcc <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	461a      	mov	r2, r3
 8007bb6:	4b1b      	ldr	r3, [pc, #108]	; (8007c24 <DMA_CalcBaseAndBitshift+0x160>)
 8007bb8:	4013      	ands	r3, r2
 8007bba:	687a      	ldr	r2, [r7, #4]
 8007bbc:	6593      	str	r3, [r2, #88]	; 0x58
 8007bbe:	e005      	b.n	8007bcc <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007bd0:	4618      	mov	r0, r3
 8007bd2:	3714      	adds	r7, #20
 8007bd4:	46bd      	mov	sp, r7
 8007bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bda:	4770      	bx	lr
 8007bdc:	40020010 	.word	0x40020010
 8007be0:	40020028 	.word	0x40020028
 8007be4:	40020040 	.word	0x40020040
 8007be8:	40020058 	.word	0x40020058
 8007bec:	40020070 	.word	0x40020070
 8007bf0:	40020088 	.word	0x40020088
 8007bf4:	400200a0 	.word	0x400200a0
 8007bf8:	400200b8 	.word	0x400200b8
 8007bfc:	40020410 	.word	0x40020410
 8007c00:	40020428 	.word	0x40020428
 8007c04:	40020440 	.word	0x40020440
 8007c08:	40020458 	.word	0x40020458
 8007c0c:	40020470 	.word	0x40020470
 8007c10:	40020488 	.word	0x40020488
 8007c14:	400204a0 	.word	0x400204a0
 8007c18:	400204b8 	.word	0x400204b8
 8007c1c:	aaaaaaab 	.word	0xaaaaaaab
 8007c20:	08014414 	.word	0x08014414
 8007c24:	fffffc00 	.word	0xfffffc00

08007c28 <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007c28:	b480      	push	{r7}
 8007c2a:	b085      	sub	sp, #20
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c30:	2300      	movs	r3, #0
 8007c32:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	699b      	ldr	r3, [r3, #24]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d120      	bne.n	8007c7e <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c40:	2b03      	cmp	r3, #3
 8007c42:	d858      	bhi.n	8007cf6 <DMA_CheckFifoParam+0xce>
 8007c44:	a201      	add	r2, pc, #4	; (adr r2, 8007c4c <DMA_CheckFifoParam+0x24>)
 8007c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c4a:	bf00      	nop
 8007c4c:	08007c5d 	.word	0x08007c5d
 8007c50:	08007c6f 	.word	0x08007c6f
 8007c54:	08007c5d 	.word	0x08007c5d
 8007c58:	08007cf7 	.word	0x08007cf7
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c60:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d048      	beq.n	8007cfa <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8007c68:	2301      	movs	r3, #1
 8007c6a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007c6c:	e045      	b.n	8007cfa <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c72:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007c76:	d142      	bne.n	8007cfe <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007c7c:	e03f      	b.n	8007cfe <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	699b      	ldr	r3, [r3, #24]
 8007c82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c86:	d123      	bne.n	8007cd0 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c8c:	2b03      	cmp	r3, #3
 8007c8e:	d838      	bhi.n	8007d02 <DMA_CheckFifoParam+0xda>
 8007c90:	a201      	add	r2, pc, #4	; (adr r2, 8007c98 <DMA_CheckFifoParam+0x70>)
 8007c92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c96:	bf00      	nop
 8007c98:	08007ca9 	.word	0x08007ca9
 8007c9c:	08007caf 	.word	0x08007caf
 8007ca0:	08007ca9 	.word	0x08007ca9
 8007ca4:	08007cc1 	.word	0x08007cc1
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8007ca8:	2301      	movs	r3, #1
 8007caa:	73fb      	strb	r3, [r7, #15]
        break;
 8007cac:	e030      	b.n	8007d10 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cb2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d025      	beq.n	8007d06 <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007cbe:	e022      	b.n	8007d06 <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cc4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007cc8:	d11f      	bne.n	8007d0a <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8007cca:	2301      	movs	r3, #1
 8007ccc:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8007cce:	e01c      	b.n	8007d0a <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cd4:	2b02      	cmp	r3, #2
 8007cd6:	d902      	bls.n	8007cde <DMA_CheckFifoParam+0xb6>
 8007cd8:	2b03      	cmp	r3, #3
 8007cda:	d003      	beq.n	8007ce4 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8007cdc:	e018      	b.n	8007d10 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8007cde:	2301      	movs	r3, #1
 8007ce0:	73fb      	strb	r3, [r7, #15]
        break;
 8007ce2:	e015      	b.n	8007d10 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ce8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d00e      	beq.n	8007d0e <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8007cf0:	2301      	movs	r3, #1
 8007cf2:	73fb      	strb	r3, [r7, #15]
    break;
 8007cf4:	e00b      	b.n	8007d0e <DMA_CheckFifoParam+0xe6>
        break;
 8007cf6:	bf00      	nop
 8007cf8:	e00a      	b.n	8007d10 <DMA_CheckFifoParam+0xe8>
        break;
 8007cfa:	bf00      	nop
 8007cfc:	e008      	b.n	8007d10 <DMA_CheckFifoParam+0xe8>
        break;
 8007cfe:	bf00      	nop
 8007d00:	e006      	b.n	8007d10 <DMA_CheckFifoParam+0xe8>
        break;
 8007d02:	bf00      	nop
 8007d04:	e004      	b.n	8007d10 <DMA_CheckFifoParam+0xe8>
        break;
 8007d06:	bf00      	nop
 8007d08:	e002      	b.n	8007d10 <DMA_CheckFifoParam+0xe8>
        break;
 8007d0a:	bf00      	nop
 8007d0c:	e000      	b.n	8007d10 <DMA_CheckFifoParam+0xe8>
    break;
 8007d0e:	bf00      	nop
    }
  }

  return status;
 8007d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d12:	4618      	mov	r0, r3
 8007d14:	3714      	adds	r7, #20
 8007d16:	46bd      	mov	sp, r7
 8007d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1c:	4770      	bx	lr
 8007d1e:	bf00      	nop

08007d20 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b085      	sub	sp, #20
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	4a38      	ldr	r2, [pc, #224]	; (8007e14 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d022      	beq.n	8007d7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4a36      	ldr	r2, [pc, #216]	; (8007e18 <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8007d3e:	4293      	cmp	r3, r2
 8007d40:	d01d      	beq.n	8007d7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	4a35      	ldr	r2, [pc, #212]	; (8007e1c <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8007d48:	4293      	cmp	r3, r2
 8007d4a:	d018      	beq.n	8007d7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	4a33      	ldr	r2, [pc, #204]	; (8007e20 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8007d52:	4293      	cmp	r3, r2
 8007d54:	d013      	beq.n	8007d7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a32      	ldr	r2, [pc, #200]	; (8007e24 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d00e      	beq.n	8007d7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a30      	ldr	r2, [pc, #192]	; (8007e28 <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d009      	beq.n	8007d7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a2f      	ldr	r2, [pc, #188]	; (8007e2c <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d004      	beq.n	8007d7e <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a2d      	ldr	r2, [pc, #180]	; (8007e30 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d101      	bne.n	8007d82 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8007d7e:	2301      	movs	r3, #1
 8007d80:	e000      	b.n	8007d84 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8007d82:	2300      	movs	r3, #0
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d01a      	beq.n	8007dbe <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	b2db      	uxtb	r3, r3
 8007d8e:	3b08      	subs	r3, #8
 8007d90:	4a28      	ldr	r2, [pc, #160]	; (8007e34 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8007d92:	fba2 2303 	umull	r2, r3, r2, r3
 8007d96:	091b      	lsrs	r3, r3, #4
 8007d98:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8007d9a:	68fa      	ldr	r2, [r7, #12]
 8007d9c:	4b26      	ldr	r3, [pc, #152]	; (8007e38 <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8007d9e:	4413      	add	r3, r2
 8007da0:	009b      	lsls	r3, r3, #2
 8007da2:	461a      	mov	r2, r3
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	4a24      	ldr	r2, [pc, #144]	; (8007e3c <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8007dac:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	f003 031f 	and.w	r3, r3, #31
 8007db4:	2201      	movs	r2, #1
 8007db6:	409a      	lsls	r2, r3
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8007dbc:	e024      	b.n	8007e08 <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	3b10      	subs	r3, #16
 8007dc6:	4a1e      	ldr	r2, [pc, #120]	; (8007e40 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8007dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8007dcc:	091b      	lsrs	r3, r3, #4
 8007dce:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8007dd0:	68bb      	ldr	r3, [r7, #8]
 8007dd2:	4a1c      	ldr	r2, [pc, #112]	; (8007e44 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8007dd4:	4293      	cmp	r3, r2
 8007dd6:	d806      	bhi.n	8007de6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	4a1b      	ldr	r2, [pc, #108]	; (8007e48 <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8007ddc:	4293      	cmp	r3, r2
 8007dde:	d902      	bls.n	8007de6 <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	3308      	adds	r3, #8
 8007de4:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8007de6:	68fa      	ldr	r2, [r7, #12]
 8007de8:	4b18      	ldr	r3, [pc, #96]	; (8007e4c <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8007dea:	4413      	add	r3, r2
 8007dec:	009b      	lsls	r3, r3, #2
 8007dee:	461a      	mov	r2, r3
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	4a16      	ldr	r2, [pc, #88]	; (8007e50 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8007df8:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	f003 031f 	and.w	r3, r3, #31
 8007e00:	2201      	movs	r2, #1
 8007e02:	409a      	lsls	r2, r3
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	669a      	str	r2, [r3, #104]	; 0x68
}
 8007e08:	bf00      	nop
 8007e0a:	3714      	adds	r7, #20
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e12:	4770      	bx	lr
 8007e14:	58025408 	.word	0x58025408
 8007e18:	5802541c 	.word	0x5802541c
 8007e1c:	58025430 	.word	0x58025430
 8007e20:	58025444 	.word	0x58025444
 8007e24:	58025458 	.word	0x58025458
 8007e28:	5802546c 	.word	0x5802546c
 8007e2c:	58025480 	.word	0x58025480
 8007e30:	58025494 	.word	0x58025494
 8007e34:	cccccccd 	.word	0xcccccccd
 8007e38:	16009600 	.word	0x16009600
 8007e3c:	58025880 	.word	0x58025880
 8007e40:	aaaaaaab 	.word	0xaaaaaaab
 8007e44:	400204b8 	.word	0x400204b8
 8007e48:	4002040f 	.word	0x4002040f
 8007e4c:	10008200 	.word	0x10008200
 8007e50:	40020880 	.word	0x40020880

08007e54 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b085      	sub	sp, #20
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	685b      	ldr	r3, [r3, #4]
 8007e60:	b2db      	uxtb	r3, r3
 8007e62:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d04a      	beq.n	8007f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	2b08      	cmp	r3, #8
 8007e6e:	d847      	bhi.n	8007f00 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	4a25      	ldr	r2, [pc, #148]	; (8007f0c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d022      	beq.n	8007ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	4a24      	ldr	r2, [pc, #144]	; (8007f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8007e80:	4293      	cmp	r3, r2
 8007e82:	d01d      	beq.n	8007ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	4a22      	ldr	r2, [pc, #136]	; (8007f14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d018      	beq.n	8007ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4a21      	ldr	r2, [pc, #132]	; (8007f18 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d013      	beq.n	8007ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	4a1f      	ldr	r2, [pc, #124]	; (8007f1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8007e9e:	4293      	cmp	r3, r2
 8007ea0:	d00e      	beq.n	8007ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	4a1e      	ldr	r2, [pc, #120]	; (8007f20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8007ea8:	4293      	cmp	r3, r2
 8007eaa:	d009      	beq.n	8007ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	4a1c      	ldr	r2, [pc, #112]	; (8007f24 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d004      	beq.n	8007ec0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a1b      	ldr	r2, [pc, #108]	; (8007f28 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d101      	bne.n	8007ec4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e000      	b.n	8007ec6 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d00a      	beq.n	8007ee0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8007eca:	68fa      	ldr	r2, [r7, #12]
 8007ecc:	4b17      	ldr	r3, [pc, #92]	; (8007f2c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8007ece:	4413      	add	r3, r2
 8007ed0:	009b      	lsls	r3, r3, #2
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	4a15      	ldr	r2, [pc, #84]	; (8007f30 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8007edc:	671a      	str	r2, [r3, #112]	; 0x70
 8007ede:	e009      	b.n	8007ef4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8007ee0:	68fa      	ldr	r2, [r7, #12]
 8007ee2:	4b14      	ldr	r3, [pc, #80]	; (8007f34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8007ee4:	4413      	add	r3, r2
 8007ee6:	009b      	lsls	r3, r3, #2
 8007ee8:	461a      	mov	r2, r3
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	4a11      	ldr	r2, [pc, #68]	; (8007f38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8007ef2:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	3b01      	subs	r3, #1
 8007ef8:	2201      	movs	r2, #1
 8007efa:	409a      	lsls	r2, r3
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 8007f00:	bf00      	nop
 8007f02:	3714      	adds	r7, #20
 8007f04:	46bd      	mov	sp, r7
 8007f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f0a:	4770      	bx	lr
 8007f0c:	58025408 	.word	0x58025408
 8007f10:	5802541c 	.word	0x5802541c
 8007f14:	58025430 	.word	0x58025430
 8007f18:	58025444 	.word	0x58025444
 8007f1c:	58025458 	.word	0x58025458
 8007f20:	5802546c 	.word	0x5802546c
 8007f24:	58025480 	.word	0x58025480
 8007f28:	58025494 	.word	0x58025494
 8007f2c:	1600963f 	.word	0x1600963f
 8007f30:	58025940 	.word	0x58025940
 8007f34:	1000823f 	.word	0x1000823f
 8007f38:	40020940 	.word	0x40020940

08007f3c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007f3c:	b480      	push	{r7}
 8007f3e:	b089      	sub	sp, #36	; 0x24
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	6078      	str	r0, [r7, #4]
 8007f44:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007f46:	2300      	movs	r3, #0
 8007f48:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007f4a:	4b89      	ldr	r3, [pc, #548]	; (8008170 <HAL_GPIO_Init+0x234>)
 8007f4c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007f4e:	e194      	b.n	800827a <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	2101      	movs	r1, #1
 8007f56:	69fb      	ldr	r3, [r7, #28]
 8007f58:	fa01 f303 	lsl.w	r3, r1, r3
 8007f5c:	4013      	ands	r3, r2
 8007f5e:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	f000 8186 	beq.w	8008274 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	685b      	ldr	r3, [r3, #4]
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d00b      	beq.n	8007f88 <HAL_GPIO_Init+0x4c>
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	685b      	ldr	r3, [r3, #4]
 8007f74:	2b02      	cmp	r3, #2
 8007f76:	d007      	beq.n	8007f88 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007f7c:	2b11      	cmp	r3, #17
 8007f7e:	d003      	beq.n	8007f88 <HAL_GPIO_Init+0x4c>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	2b12      	cmp	r3, #18
 8007f86:	d130      	bne.n	8007fea <HAL_GPIO_Init+0xae>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	689b      	ldr	r3, [r3, #8]
 8007f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007f8e:	69fb      	ldr	r3, [r7, #28]
 8007f90:	005b      	lsls	r3, r3, #1
 8007f92:	2203      	movs	r2, #3
 8007f94:	fa02 f303 	lsl.w	r3, r2, r3
 8007f98:	43db      	mvns	r3, r3
 8007f9a:	69ba      	ldr	r2, [r7, #24]
 8007f9c:	4013      	ands	r3, r2
 8007f9e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007fa0:	683b      	ldr	r3, [r7, #0]
 8007fa2:	68da      	ldr	r2, [r3, #12]
 8007fa4:	69fb      	ldr	r3, [r7, #28]
 8007fa6:	005b      	lsls	r3, r3, #1
 8007fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8007fac:	69ba      	ldr	r2, [r7, #24]
 8007fae:	4313      	orrs	r3, r2
 8007fb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	69ba      	ldr	r2, [r7, #24]
 8007fb6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007fbe:	2201      	movs	r2, #1
 8007fc0:	69fb      	ldr	r3, [r7, #28]
 8007fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8007fc6:	43db      	mvns	r3, r3
 8007fc8:	69ba      	ldr	r2, [r7, #24]
 8007fca:	4013      	ands	r3, r2
 8007fcc:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007fce:	683b      	ldr	r3, [r7, #0]
 8007fd0:	685b      	ldr	r3, [r3, #4]
 8007fd2:	091b      	lsrs	r3, r3, #4
 8007fd4:	f003 0201 	and.w	r2, r3, #1
 8007fd8:	69fb      	ldr	r3, [r7, #28]
 8007fda:	fa02 f303 	lsl.w	r3, r2, r3
 8007fde:	69ba      	ldr	r2, [r7, #24]
 8007fe0:	4313      	orrs	r3, r2
 8007fe2:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	69ba      	ldr	r2, [r7, #24]
 8007fe8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	68db      	ldr	r3, [r3, #12]
 8007fee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007ff0:	69fb      	ldr	r3, [r7, #28]
 8007ff2:	005b      	lsls	r3, r3, #1
 8007ff4:	2203      	movs	r2, #3
 8007ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8007ffa:	43db      	mvns	r3, r3
 8007ffc:	69ba      	ldr	r2, [r7, #24]
 8007ffe:	4013      	ands	r3, r2
 8008000:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008002:	683b      	ldr	r3, [r7, #0]
 8008004:	689a      	ldr	r2, [r3, #8]
 8008006:	69fb      	ldr	r3, [r7, #28]
 8008008:	005b      	lsls	r3, r3, #1
 800800a:	fa02 f303 	lsl.w	r3, r2, r3
 800800e:	69ba      	ldr	r2, [r7, #24]
 8008010:	4313      	orrs	r3, r2
 8008012:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	69ba      	ldr	r2, [r7, #24]
 8008018:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800801a:	683b      	ldr	r3, [r7, #0]
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	2b02      	cmp	r3, #2
 8008020:	d003      	beq.n	800802a <HAL_GPIO_Init+0xee>
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	685b      	ldr	r3, [r3, #4]
 8008026:	2b12      	cmp	r3, #18
 8008028:	d123      	bne.n	8008072 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800802a:	69fb      	ldr	r3, [r7, #28]
 800802c:	08da      	lsrs	r2, r3, #3
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	3208      	adds	r2, #8
 8008032:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008036:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8008038:	69fb      	ldr	r3, [r7, #28]
 800803a:	f003 0307 	and.w	r3, r3, #7
 800803e:	009b      	lsls	r3, r3, #2
 8008040:	220f      	movs	r2, #15
 8008042:	fa02 f303 	lsl.w	r3, r2, r3
 8008046:	43db      	mvns	r3, r3
 8008048:	69ba      	ldr	r2, [r7, #24]
 800804a:	4013      	ands	r3, r2
 800804c:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800804e:	683b      	ldr	r3, [r7, #0]
 8008050:	691a      	ldr	r2, [r3, #16]
 8008052:	69fb      	ldr	r3, [r7, #28]
 8008054:	f003 0307 	and.w	r3, r3, #7
 8008058:	009b      	lsls	r3, r3, #2
 800805a:	fa02 f303 	lsl.w	r3, r2, r3
 800805e:	69ba      	ldr	r2, [r7, #24]
 8008060:	4313      	orrs	r3, r2
 8008062:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008064:	69fb      	ldr	r3, [r7, #28]
 8008066:	08da      	lsrs	r2, r3, #3
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	3208      	adds	r2, #8
 800806c:	69b9      	ldr	r1, [r7, #24]
 800806e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8008078:	69fb      	ldr	r3, [r7, #28]
 800807a:	005b      	lsls	r3, r3, #1
 800807c:	2203      	movs	r2, #3
 800807e:	fa02 f303 	lsl.w	r3, r2, r3
 8008082:	43db      	mvns	r3, r3
 8008084:	69ba      	ldr	r2, [r7, #24]
 8008086:	4013      	ands	r3, r2
 8008088:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	f003 0203 	and.w	r2, r3, #3
 8008092:	69fb      	ldr	r3, [r7, #28]
 8008094:	005b      	lsls	r3, r3, #1
 8008096:	fa02 f303 	lsl.w	r3, r2, r3
 800809a:	69ba      	ldr	r2, [r7, #24]
 800809c:	4313      	orrs	r3, r2
 800809e:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	69ba      	ldr	r2, [r7, #24]
 80080a4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	685b      	ldr	r3, [r3, #4]
 80080aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	f000 80e0 	beq.w	8008274 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80080b4:	4b2f      	ldr	r3, [pc, #188]	; (8008174 <HAL_GPIO_Init+0x238>)
 80080b6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80080ba:	4a2e      	ldr	r2, [pc, #184]	; (8008174 <HAL_GPIO_Init+0x238>)
 80080bc:	f043 0302 	orr.w	r3, r3, #2
 80080c0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80080c4:	4b2b      	ldr	r3, [pc, #172]	; (8008174 <HAL_GPIO_Init+0x238>)
 80080c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80080ca:	f003 0302 	and.w	r3, r3, #2
 80080ce:	60fb      	str	r3, [r7, #12]
 80080d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80080d2:	4a29      	ldr	r2, [pc, #164]	; (8008178 <HAL_GPIO_Init+0x23c>)
 80080d4:	69fb      	ldr	r3, [r7, #28]
 80080d6:	089b      	lsrs	r3, r3, #2
 80080d8:	3302      	adds	r3, #2
 80080da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80080de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80080e0:	69fb      	ldr	r3, [r7, #28]
 80080e2:	f003 0303 	and.w	r3, r3, #3
 80080e6:	009b      	lsls	r3, r3, #2
 80080e8:	220f      	movs	r2, #15
 80080ea:	fa02 f303 	lsl.w	r3, r2, r3
 80080ee:	43db      	mvns	r3, r3
 80080f0:	69ba      	ldr	r2, [r7, #24]
 80080f2:	4013      	ands	r3, r2
 80080f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	4a20      	ldr	r2, [pc, #128]	; (800817c <HAL_GPIO_Init+0x240>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d052      	beq.n	80081a4 <HAL_GPIO_Init+0x268>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	4a1f      	ldr	r2, [pc, #124]	; (8008180 <HAL_GPIO_Init+0x244>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d031      	beq.n	800816a <HAL_GPIO_Init+0x22e>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	4a1e      	ldr	r2, [pc, #120]	; (8008184 <HAL_GPIO_Init+0x248>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d02b      	beq.n	8008166 <HAL_GPIO_Init+0x22a>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	4a1d      	ldr	r2, [pc, #116]	; (8008188 <HAL_GPIO_Init+0x24c>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d025      	beq.n	8008162 <HAL_GPIO_Init+0x226>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	4a1c      	ldr	r2, [pc, #112]	; (800818c <HAL_GPIO_Init+0x250>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d01f      	beq.n	800815e <HAL_GPIO_Init+0x222>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	4a1b      	ldr	r2, [pc, #108]	; (8008190 <HAL_GPIO_Init+0x254>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d019      	beq.n	800815a <HAL_GPIO_Init+0x21e>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	4a1a      	ldr	r2, [pc, #104]	; (8008194 <HAL_GPIO_Init+0x258>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d013      	beq.n	8008156 <HAL_GPIO_Init+0x21a>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	4a19      	ldr	r2, [pc, #100]	; (8008198 <HAL_GPIO_Init+0x25c>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d00d      	beq.n	8008152 <HAL_GPIO_Init+0x216>
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	4a18      	ldr	r2, [pc, #96]	; (800819c <HAL_GPIO_Init+0x260>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d007      	beq.n	800814e <HAL_GPIO_Init+0x212>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	4a17      	ldr	r2, [pc, #92]	; (80081a0 <HAL_GPIO_Init+0x264>)
 8008142:	4293      	cmp	r3, r2
 8008144:	d101      	bne.n	800814a <HAL_GPIO_Init+0x20e>
 8008146:	2309      	movs	r3, #9
 8008148:	e02d      	b.n	80081a6 <HAL_GPIO_Init+0x26a>
 800814a:	230a      	movs	r3, #10
 800814c:	e02b      	b.n	80081a6 <HAL_GPIO_Init+0x26a>
 800814e:	2308      	movs	r3, #8
 8008150:	e029      	b.n	80081a6 <HAL_GPIO_Init+0x26a>
 8008152:	2307      	movs	r3, #7
 8008154:	e027      	b.n	80081a6 <HAL_GPIO_Init+0x26a>
 8008156:	2306      	movs	r3, #6
 8008158:	e025      	b.n	80081a6 <HAL_GPIO_Init+0x26a>
 800815a:	2305      	movs	r3, #5
 800815c:	e023      	b.n	80081a6 <HAL_GPIO_Init+0x26a>
 800815e:	2304      	movs	r3, #4
 8008160:	e021      	b.n	80081a6 <HAL_GPIO_Init+0x26a>
 8008162:	2303      	movs	r3, #3
 8008164:	e01f      	b.n	80081a6 <HAL_GPIO_Init+0x26a>
 8008166:	2302      	movs	r3, #2
 8008168:	e01d      	b.n	80081a6 <HAL_GPIO_Init+0x26a>
 800816a:	2301      	movs	r3, #1
 800816c:	e01b      	b.n	80081a6 <HAL_GPIO_Init+0x26a>
 800816e:	bf00      	nop
 8008170:	58000080 	.word	0x58000080
 8008174:	58024400 	.word	0x58024400
 8008178:	58000400 	.word	0x58000400
 800817c:	58020000 	.word	0x58020000
 8008180:	58020400 	.word	0x58020400
 8008184:	58020800 	.word	0x58020800
 8008188:	58020c00 	.word	0x58020c00
 800818c:	58021000 	.word	0x58021000
 8008190:	58021400 	.word	0x58021400
 8008194:	58021800 	.word	0x58021800
 8008198:	58021c00 	.word	0x58021c00
 800819c:	58022000 	.word	0x58022000
 80081a0:	58022400 	.word	0x58022400
 80081a4:	2300      	movs	r3, #0
 80081a6:	69fa      	ldr	r2, [r7, #28]
 80081a8:	f002 0203 	and.w	r2, r2, #3
 80081ac:	0092      	lsls	r2, r2, #2
 80081ae:	4093      	lsls	r3, r2
 80081b0:	69ba      	ldr	r2, [r7, #24]
 80081b2:	4313      	orrs	r3, r2
 80081b4:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80081b6:	4938      	ldr	r1, [pc, #224]	; (8008298 <HAL_GPIO_Init+0x35c>)
 80081b8:	69fb      	ldr	r3, [r7, #28]
 80081ba:	089b      	lsrs	r3, r3, #2
 80081bc:	3302      	adds	r3, #2
 80081be:	69ba      	ldr	r2, [r7, #24]
 80081c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80081c4:	697b      	ldr	r3, [r7, #20]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80081ca:	693b      	ldr	r3, [r7, #16]
 80081cc:	43db      	mvns	r3, r3
 80081ce:	69ba      	ldr	r2, [r7, #24]
 80081d0:	4013      	ands	r3, r2
 80081d2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	685b      	ldr	r3, [r3, #4]
 80081d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d003      	beq.n	80081e8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80081e0:	69ba      	ldr	r2, [r7, #24]
 80081e2:	693b      	ldr	r3, [r7, #16]
 80081e4:	4313      	orrs	r3, r2
 80081e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80081e8:	697b      	ldr	r3, [r7, #20]
 80081ea:	69ba      	ldr	r2, [r7, #24]
 80081ec:	601a      	str	r2, [r3, #0]

        temp = EXTI_CurrentCPU->EMR1;
 80081ee:	697b      	ldr	r3, [r7, #20]
 80081f0:	685b      	ldr	r3, [r3, #4]
 80081f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	43db      	mvns	r3, r3
 80081f8:	69ba      	ldr	r2, [r7, #24]
 80081fa:	4013      	ands	r3, r2
 80081fc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	685b      	ldr	r3, [r3, #4]
 8008202:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008206:	2b00      	cmp	r3, #0
 8008208:	d003      	beq.n	8008212 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800820a:	69ba      	ldr	r2, [r7, #24]
 800820c:	693b      	ldr	r3, [r7, #16]
 800820e:	4313      	orrs	r3, r2
 8008210:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	69ba      	ldr	r2, [r7, #24]
 8008216:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8008218:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	43db      	mvns	r3, r3
 8008224:	69ba      	ldr	r2, [r7, #24]
 8008226:	4013      	ands	r3, r2
 8008228:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800822a:	683b      	ldr	r3, [r7, #0]
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008232:	2b00      	cmp	r3, #0
 8008234:	d003      	beq.n	800823e <HAL_GPIO_Init+0x302>
        {
          temp |= iocurrent;
 8008236:	69ba      	ldr	r2, [r7, #24]
 8008238:	693b      	ldr	r3, [r7, #16]
 800823a:	4313      	orrs	r3, r2
 800823c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800823e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008242:	69bb      	ldr	r3, [r7, #24]
 8008244:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8008246:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800824e:	693b      	ldr	r3, [r7, #16]
 8008250:	43db      	mvns	r3, r3
 8008252:	69ba      	ldr	r2, [r7, #24]
 8008254:	4013      	ands	r3, r2
 8008256:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	685b      	ldr	r3, [r3, #4]
 800825c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008260:	2b00      	cmp	r3, #0
 8008262:	d003      	beq.n	800826c <HAL_GPIO_Init+0x330>
        {
          temp |= iocurrent;
 8008264:	69ba      	ldr	r2, [r7, #24]
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	4313      	orrs	r3, r2
 800826a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800826c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008270:	69bb      	ldr	r3, [r7, #24]
 8008272:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8008274:	69fb      	ldr	r3, [r7, #28]
 8008276:	3301      	adds	r3, #1
 8008278:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800827a:	683b      	ldr	r3, [r7, #0]
 800827c:	681a      	ldr	r2, [r3, #0]
 800827e:	69fb      	ldr	r3, [r7, #28]
 8008280:	fa22 f303 	lsr.w	r3, r2, r3
 8008284:	2b00      	cmp	r3, #0
 8008286:	f47f ae63 	bne.w	8007f50 <HAL_GPIO_Init+0x14>
  }
}
 800828a:	bf00      	nop
 800828c:	bf00      	nop
 800828e:	3724      	adds	r7, #36	; 0x24
 8008290:	46bd      	mov	sp, r7
 8008292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008296:	4770      	bx	lr
 8008298:	58000400 	.word	0x58000400

0800829c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800829c:	b480      	push	{r7}
 800829e:	b083      	sub	sp, #12
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
 80082a4:	460b      	mov	r3, r1
 80082a6:	807b      	strh	r3, [r7, #2]
 80082a8:	4613      	mov	r3, r2
 80082aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80082ac:	787b      	ldrb	r3, [r7, #1]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d003      	beq.n	80082ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80082b2:	887a      	ldrh	r2, [r7, #2]
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 80082b8:	e003      	b.n	80082c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80082ba:	887b      	ldrh	r3, [r7, #2]
 80082bc:	041a      	lsls	r2, r3, #16
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	619a      	str	r2, [r3, #24]
}
 80082c2:	bf00      	nop
 80082c4:	370c      	adds	r7, #12
 80082c6:	46bd      	mov	sp, r7
 80082c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082cc:	4770      	bx	lr
	...

080082d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	b082      	sub	sp, #8
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d101      	bne.n	80082e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80082de:	2301      	movs	r3, #1
 80082e0:	e07f      	b.n	80083e2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80082e8:	b2db      	uxtb	r3, r3
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d106      	bne.n	80082fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	2200      	movs	r2, #0
 80082f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80082f6:	6878      	ldr	r0, [r7, #4]
 80082f8:	f7fb fb8e 	bl	8003a18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2224      	movs	r2, #36	; 0x24
 8008300:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	681a      	ldr	r2, [r3, #0]
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f022 0201 	bic.w	r2, r2, #1
 8008312:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	685a      	ldr	r2, [r3, #4]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8008320:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	689a      	ldr	r2, [r3, #8]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008330:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	68db      	ldr	r3, [r3, #12]
 8008336:	2b01      	cmp	r3, #1
 8008338:	d107      	bne.n	800834a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	689a      	ldr	r2, [r3, #8]
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008346:	609a      	str	r2, [r3, #8]
 8008348:	e006      	b.n	8008358 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	689a      	ldr	r2, [r3, #8]
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8008356:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	68db      	ldr	r3, [r3, #12]
 800835c:	2b02      	cmp	r3, #2
 800835e:	d104      	bne.n	800836a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008368:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	6859      	ldr	r1, [r3, #4]
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681a      	ldr	r2, [r3, #0]
 8008374:	4b1d      	ldr	r3, [pc, #116]	; (80083ec <HAL_I2C_Init+0x11c>)
 8008376:	430b      	orrs	r3, r1
 8008378:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	68da      	ldr	r2, [r3, #12]
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008388:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	691a      	ldr	r2, [r3, #16]
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	695b      	ldr	r3, [r3, #20]
 8008392:	ea42 0103 	orr.w	r1, r2, r3
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	699b      	ldr	r3, [r3, #24]
 800839a:	021a      	lsls	r2, r3, #8
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	430a      	orrs	r2, r1
 80083a2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	69d9      	ldr	r1, [r3, #28]
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6a1a      	ldr	r2, [r3, #32]
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	430a      	orrs	r2, r1
 80083b2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	681a      	ldr	r2, [r3, #0]
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f042 0201 	orr.w	r2, r2, #1
 80083c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2200      	movs	r2, #0
 80083c8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2220      	movs	r2, #32
 80083ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2200      	movs	r2, #0
 80083dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80083e0:	2300      	movs	r3, #0
}
 80083e2:	4618      	mov	r0, r3
 80083e4:	3708      	adds	r7, #8
 80083e6:	46bd      	mov	sp, r7
 80083e8:	bd80      	pop	{r7, pc}
 80083ea:	bf00      	nop
 80083ec:	02008000 	.word	0x02008000

080083f0 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083f0:	b580      	push	{r7, lr}
 80083f2:	b088      	sub	sp, #32
 80083f4:	af02      	add	r7, sp, #8
 80083f6:	60f8      	str	r0, [r7, #12]
 80083f8:	4608      	mov	r0, r1
 80083fa:	4611      	mov	r1, r2
 80083fc:	461a      	mov	r2, r3
 80083fe:	4603      	mov	r3, r0
 8008400:	817b      	strh	r3, [r7, #10]
 8008402:	460b      	mov	r3, r1
 8008404:	813b      	strh	r3, [r7, #8]
 8008406:	4613      	mov	r3, r2
 8008408:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008410:	b2db      	uxtb	r3, r3
 8008412:	2b20      	cmp	r3, #32
 8008414:	f040 80f9 	bne.w	800860a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008418:	6a3b      	ldr	r3, [r7, #32]
 800841a:	2b00      	cmp	r3, #0
 800841c:	d002      	beq.n	8008424 <HAL_I2C_Mem_Write+0x34>
 800841e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008420:	2b00      	cmp	r3, #0
 8008422:	d105      	bne.n	8008430 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	f44f 7200 	mov.w	r2, #512	; 0x200
 800842a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800842c:	2301      	movs	r3, #1
 800842e:	e0ed      	b.n	800860c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008436:	2b01      	cmp	r3, #1
 8008438:	d101      	bne.n	800843e <HAL_I2C_Mem_Write+0x4e>
 800843a:	2302      	movs	r3, #2
 800843c:	e0e6      	b.n	800860c <HAL_I2C_Mem_Write+0x21c>
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2201      	movs	r2, #1
 8008442:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8008446:	f7fc fdd9 	bl	8004ffc <HAL_GetTick>
 800844a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800844c:	697b      	ldr	r3, [r7, #20]
 800844e:	9300      	str	r3, [sp, #0]
 8008450:	2319      	movs	r3, #25
 8008452:	2201      	movs	r2, #1
 8008454:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008458:	68f8      	ldr	r0, [r7, #12]
 800845a:	f001 fee3 	bl	800a224 <I2C_WaitOnFlagUntilTimeout>
 800845e:	4603      	mov	r3, r0
 8008460:	2b00      	cmp	r3, #0
 8008462:	d001      	beq.n	8008468 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8008464:	2301      	movs	r3, #1
 8008466:	e0d1      	b.n	800860c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	2221      	movs	r2, #33	; 0x21
 800846c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	2240      	movs	r2, #64	; 0x40
 8008474:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	2200      	movs	r2, #0
 800847c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	6a3a      	ldr	r2, [r7, #32]
 8008482:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008488:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	2200      	movs	r2, #0
 800848e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008490:	88f8      	ldrh	r0, [r7, #6]
 8008492:	893a      	ldrh	r2, [r7, #8]
 8008494:	8979      	ldrh	r1, [r7, #10]
 8008496:	697b      	ldr	r3, [r7, #20]
 8008498:	9301      	str	r3, [sp, #4]
 800849a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800849c:	9300      	str	r3, [sp, #0]
 800849e:	4603      	mov	r3, r0
 80084a0:	68f8      	ldr	r0, [r7, #12]
 80084a2:	f000 ff23 	bl	80092ec <I2C_RequestMemoryWrite>
 80084a6:	4603      	mov	r3, r0
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	d005      	beq.n	80084b8 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	2200      	movs	r2, #0
 80084b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80084b4:	2301      	movs	r3, #1
 80084b6:	e0a9      	b.n	800860c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084bc:	b29b      	uxth	r3, r3
 80084be:	2bff      	cmp	r3, #255	; 0xff
 80084c0:	d90e      	bls.n	80084e0 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	22ff      	movs	r2, #255	; 0xff
 80084c6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084cc:	b2da      	uxtb	r2, r3
 80084ce:	8979      	ldrh	r1, [r7, #10]
 80084d0:	2300      	movs	r3, #0
 80084d2:	9300      	str	r3, [sp, #0]
 80084d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80084d8:	68f8      	ldr	r0, [r7, #12]
 80084da:	f001 ffc5 	bl	800a468 <I2C_TransferConfig>
 80084de:	e00f      	b.n	8008500 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80084e4:	b29a      	uxth	r2, r3
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084ee:	b2da      	uxtb	r2, r3
 80084f0:	8979      	ldrh	r1, [r7, #10]
 80084f2:	2300      	movs	r3, #0
 80084f4:	9300      	str	r3, [sp, #0]
 80084f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80084fa:	68f8      	ldr	r0, [r7, #12]
 80084fc:	f001 ffb4 	bl	800a468 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008500:	697a      	ldr	r2, [r7, #20]
 8008502:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008504:	68f8      	ldr	r0, [r7, #12]
 8008506:	f001 fecd 	bl	800a2a4 <I2C_WaitOnTXISFlagUntilTimeout>
 800850a:	4603      	mov	r3, r0
 800850c:	2b00      	cmp	r3, #0
 800850e:	d001      	beq.n	8008514 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8008510:	2301      	movs	r3, #1
 8008512:	e07b      	b.n	800860c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008518:	781a      	ldrb	r2, [r3, #0]
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008524:	1c5a      	adds	r2, r3, #1
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800852e:	b29b      	uxth	r3, r3
 8008530:	3b01      	subs	r3, #1
 8008532:	b29a      	uxth	r2, r3
 8008534:	68fb      	ldr	r3, [r7, #12]
 8008536:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800853c:	3b01      	subs	r3, #1
 800853e:	b29a      	uxth	r2, r3
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008548:	b29b      	uxth	r3, r3
 800854a:	2b00      	cmp	r3, #0
 800854c:	d034      	beq.n	80085b8 <HAL_I2C_Mem_Write+0x1c8>
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008552:	2b00      	cmp	r3, #0
 8008554:	d130      	bne.n	80085b8 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	9300      	str	r3, [sp, #0]
 800855a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800855c:	2200      	movs	r2, #0
 800855e:	2180      	movs	r1, #128	; 0x80
 8008560:	68f8      	ldr	r0, [r7, #12]
 8008562:	f001 fe5f 	bl	800a224 <I2C_WaitOnFlagUntilTimeout>
 8008566:	4603      	mov	r3, r0
 8008568:	2b00      	cmp	r3, #0
 800856a:	d001      	beq.n	8008570 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800856c:	2301      	movs	r3, #1
 800856e:	e04d      	b.n	800860c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008574:	b29b      	uxth	r3, r3
 8008576:	2bff      	cmp	r3, #255	; 0xff
 8008578:	d90e      	bls.n	8008598 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	22ff      	movs	r2, #255	; 0xff
 800857e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008584:	b2da      	uxtb	r2, r3
 8008586:	8979      	ldrh	r1, [r7, #10]
 8008588:	2300      	movs	r3, #0
 800858a:	9300      	str	r3, [sp, #0]
 800858c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008590:	68f8      	ldr	r0, [r7, #12]
 8008592:	f001 ff69 	bl	800a468 <I2C_TransferConfig>
 8008596:	e00f      	b.n	80085b8 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800859c:	b29a      	uxth	r2, r3
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80085a6:	b2da      	uxtb	r2, r3
 80085a8:	8979      	ldrh	r1, [r7, #10]
 80085aa:	2300      	movs	r3, #0
 80085ac:	9300      	str	r3, [sp, #0]
 80085ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80085b2:	68f8      	ldr	r0, [r7, #12]
 80085b4:	f001 ff58 	bl	800a468 <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80085bc:	b29b      	uxth	r3, r3
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d19e      	bne.n	8008500 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80085c2:	697a      	ldr	r2, [r7, #20]
 80085c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80085c6:	68f8      	ldr	r0, [r7, #12]
 80085c8:	f001 feac 	bl	800a324 <I2C_WaitOnSTOPFlagUntilTimeout>
 80085cc:	4603      	mov	r3, r0
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d001      	beq.n	80085d6 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80085d2:	2301      	movs	r3, #1
 80085d4:	e01a      	b.n	800860c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	2220      	movs	r2, #32
 80085dc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	6859      	ldr	r1, [r3, #4]
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681a      	ldr	r2, [r3, #0]
 80085e8:	4b0a      	ldr	r3, [pc, #40]	; (8008614 <HAL_I2C_Mem_Write+0x224>)
 80085ea:	400b      	ands	r3, r1
 80085ec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	2220      	movs	r2, #32
 80085f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	2200      	movs	r2, #0
 80085fa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	2200      	movs	r2, #0
 8008602:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008606:	2300      	movs	r3, #0
 8008608:	e000      	b.n	800860c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800860a:	2302      	movs	r3, #2
  }
}
 800860c:	4618      	mov	r0, r3
 800860e:	3718      	adds	r7, #24
 8008610:	46bd      	mov	sp, r7
 8008612:	bd80      	pop	{r7, pc}
 8008614:	fe00e800 	.word	0xfe00e800

08008618 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b088      	sub	sp, #32
 800861c:	af02      	add	r7, sp, #8
 800861e:	60f8      	str	r0, [r7, #12]
 8008620:	4608      	mov	r0, r1
 8008622:	4611      	mov	r1, r2
 8008624:	461a      	mov	r2, r3
 8008626:	4603      	mov	r3, r0
 8008628:	817b      	strh	r3, [r7, #10]
 800862a:	460b      	mov	r3, r1
 800862c:	813b      	strh	r3, [r7, #8]
 800862e:	4613      	mov	r3, r2
 8008630:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008638:	b2db      	uxtb	r3, r3
 800863a:	2b20      	cmp	r3, #32
 800863c:	f040 80fd 	bne.w	800883a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8008640:	6a3b      	ldr	r3, [r7, #32]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d002      	beq.n	800864c <HAL_I2C_Mem_Read+0x34>
 8008646:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008648:	2b00      	cmp	r3, #0
 800864a:	d105      	bne.n	8008658 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008652:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008654:	2301      	movs	r3, #1
 8008656:	e0f1      	b.n	800883c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800865e:	2b01      	cmp	r3, #1
 8008660:	d101      	bne.n	8008666 <HAL_I2C_Mem_Read+0x4e>
 8008662:	2302      	movs	r3, #2
 8008664:	e0ea      	b.n	800883c <HAL_I2C_Mem_Read+0x224>
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	2201      	movs	r2, #1
 800866a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800866e:	f7fc fcc5 	bl	8004ffc <HAL_GetTick>
 8008672:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8008674:	697b      	ldr	r3, [r7, #20]
 8008676:	9300      	str	r3, [sp, #0]
 8008678:	2319      	movs	r3, #25
 800867a:	2201      	movs	r2, #1
 800867c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8008680:	68f8      	ldr	r0, [r7, #12]
 8008682:	f001 fdcf 	bl	800a224 <I2C_WaitOnFlagUntilTimeout>
 8008686:	4603      	mov	r3, r0
 8008688:	2b00      	cmp	r3, #0
 800868a:	d001      	beq.n	8008690 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800868c:	2301      	movs	r3, #1
 800868e:	e0d5      	b.n	800883c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	2222      	movs	r2, #34	; 0x22
 8008694:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	2240      	movs	r2, #64	; 0x40
 800869c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	2200      	movs	r2, #0
 80086a4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	6a3a      	ldr	r2, [r7, #32]
 80086aa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80086b0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	2200      	movs	r2, #0
 80086b6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80086b8:	88f8      	ldrh	r0, [r7, #6]
 80086ba:	893a      	ldrh	r2, [r7, #8]
 80086bc:	8979      	ldrh	r1, [r7, #10]
 80086be:	697b      	ldr	r3, [r7, #20]
 80086c0:	9301      	str	r3, [sp, #4]
 80086c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086c4:	9300      	str	r3, [sp, #0]
 80086c6:	4603      	mov	r3, r0
 80086c8:	68f8      	ldr	r0, [r7, #12]
 80086ca:	f000 fe63 	bl	8009394 <I2C_RequestMemoryRead>
 80086ce:	4603      	mov	r3, r0
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d005      	beq.n	80086e0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	2200      	movs	r2, #0
 80086d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80086dc:	2301      	movs	r3, #1
 80086de:	e0ad      	b.n	800883c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086e4:	b29b      	uxth	r3, r3
 80086e6:	2bff      	cmp	r3, #255	; 0xff
 80086e8:	d90e      	bls.n	8008708 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	22ff      	movs	r2, #255	; 0xff
 80086ee:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086f4:	b2da      	uxtb	r2, r3
 80086f6:	8979      	ldrh	r1, [r7, #10]
 80086f8:	4b52      	ldr	r3, [pc, #328]	; (8008844 <HAL_I2C_Mem_Read+0x22c>)
 80086fa:	9300      	str	r3, [sp, #0]
 80086fc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008700:	68f8      	ldr	r0, [r7, #12]
 8008702:	f001 feb1 	bl	800a468 <I2C_TransferConfig>
 8008706:	e00f      	b.n	8008728 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800870c:	b29a      	uxth	r2, r3
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008716:	b2da      	uxtb	r2, r3
 8008718:	8979      	ldrh	r1, [r7, #10]
 800871a:	4b4a      	ldr	r3, [pc, #296]	; (8008844 <HAL_I2C_Mem_Read+0x22c>)
 800871c:	9300      	str	r3, [sp, #0]
 800871e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008722:	68f8      	ldr	r0, [r7, #12]
 8008724:	f001 fea0 	bl	800a468 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008728:	697b      	ldr	r3, [r7, #20]
 800872a:	9300      	str	r3, [sp, #0]
 800872c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800872e:	2200      	movs	r2, #0
 8008730:	2104      	movs	r1, #4
 8008732:	68f8      	ldr	r0, [r7, #12]
 8008734:	f001 fd76 	bl	800a224 <I2C_WaitOnFlagUntilTimeout>
 8008738:	4603      	mov	r3, r0
 800873a:	2b00      	cmp	r3, #0
 800873c:	d001      	beq.n	8008742 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800873e:	2301      	movs	r3, #1
 8008740:	e07c      	b.n	800883c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	681b      	ldr	r3, [r3, #0]
 8008746:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800874c:	b2d2      	uxtb	r2, r2
 800874e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008754:	1c5a      	adds	r2, r3, #1
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800875e:	3b01      	subs	r3, #1
 8008760:	b29a      	uxth	r2, r3
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008766:	68fb      	ldr	r3, [r7, #12]
 8008768:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800876a:	b29b      	uxth	r3, r3
 800876c:	3b01      	subs	r3, #1
 800876e:	b29a      	uxth	r2, r3
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008778:	b29b      	uxth	r3, r3
 800877a:	2b00      	cmp	r3, #0
 800877c:	d034      	beq.n	80087e8 <HAL_I2C_Mem_Read+0x1d0>
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008782:	2b00      	cmp	r3, #0
 8008784:	d130      	bne.n	80087e8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	9300      	str	r3, [sp, #0]
 800878a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800878c:	2200      	movs	r2, #0
 800878e:	2180      	movs	r1, #128	; 0x80
 8008790:	68f8      	ldr	r0, [r7, #12]
 8008792:	f001 fd47 	bl	800a224 <I2C_WaitOnFlagUntilTimeout>
 8008796:	4603      	mov	r3, r0
 8008798:	2b00      	cmp	r3, #0
 800879a:	d001      	beq.n	80087a0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800879c:	2301      	movs	r3, #1
 800879e:	e04d      	b.n	800883c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087a4:	b29b      	uxth	r3, r3
 80087a6:	2bff      	cmp	r3, #255	; 0xff
 80087a8:	d90e      	bls.n	80087c8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	22ff      	movs	r2, #255	; 0xff
 80087ae:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087b4:	b2da      	uxtb	r2, r3
 80087b6:	8979      	ldrh	r1, [r7, #10]
 80087b8:	2300      	movs	r3, #0
 80087ba:	9300      	str	r3, [sp, #0]
 80087bc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80087c0:	68f8      	ldr	r0, [r7, #12]
 80087c2:	f001 fe51 	bl	800a468 <I2C_TransferConfig>
 80087c6:	e00f      	b.n	80087e8 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087cc:	b29a      	uxth	r2, r3
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087d6:	b2da      	uxtb	r2, r3
 80087d8:	8979      	ldrh	r1, [r7, #10]
 80087da:	2300      	movs	r3, #0
 80087dc:	9300      	str	r3, [sp, #0]
 80087de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80087e2:	68f8      	ldr	r0, [r7, #12]
 80087e4:	f001 fe40 	bl	800a468 <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087ec:	b29b      	uxth	r3, r3
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d19a      	bne.n	8008728 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80087f2:	697a      	ldr	r2, [r7, #20]
 80087f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80087f6:	68f8      	ldr	r0, [r7, #12]
 80087f8:	f001 fd94 	bl	800a324 <I2C_WaitOnSTOPFlagUntilTimeout>
 80087fc:	4603      	mov	r3, r0
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d001      	beq.n	8008806 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8008802:	2301      	movs	r3, #1
 8008804:	e01a      	b.n	800883c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	2220      	movs	r2, #32
 800880c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	6859      	ldr	r1, [r3, #4]
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681a      	ldr	r2, [r3, #0]
 8008818:	4b0b      	ldr	r3, [pc, #44]	; (8008848 <HAL_I2C_Mem_Read+0x230>)
 800881a:	400b      	ands	r3, r1
 800881c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2220      	movs	r2, #32
 8008822:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2200      	movs	r2, #0
 800882a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2200      	movs	r2, #0
 8008832:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008836:	2300      	movs	r3, #0
 8008838:	e000      	b.n	800883c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800883a:	2302      	movs	r3, #2
  }
}
 800883c:	4618      	mov	r0, r3
 800883e:	3718      	adds	r7, #24
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}
 8008844:	80002400 	.word	0x80002400
 8008848:	fe00e800 	.word	0xfe00e800

0800884c <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b08a      	sub	sp, #40	; 0x28
 8008850:	af02      	add	r7, sp, #8
 8008852:	60f8      	str	r0, [r7, #12]
 8008854:	4608      	mov	r0, r1
 8008856:	4611      	mov	r1, r2
 8008858:	461a      	mov	r2, r3
 800885a:	4603      	mov	r3, r0
 800885c:	817b      	strh	r3, [r7, #10]
 800885e:	460b      	mov	r3, r1
 8008860:	813b      	strh	r3, [r7, #8]
 8008862:	4613      	mov	r3, r2
 8008864:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800886c:	b2db      	uxtb	r3, r3
 800886e:	2b20      	cmp	r3, #32
 8008870:	f040 80d5 	bne.w	8008a1e <HAL_I2C_Mem_Read_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8008874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008876:	2b00      	cmp	r3, #0
 8008878:	d002      	beq.n	8008880 <HAL_I2C_Mem_Read_DMA+0x34>
 800887a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800887c:	2b00      	cmp	r3, #0
 800887e:	d105      	bne.n	800888c <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008886:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008888:	2301      	movs	r3, #1
 800888a:	e0c9      	b.n	8008a20 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	699b      	ldr	r3, [r3, #24]
 8008892:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008896:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800889a:	d101      	bne.n	80088a0 <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 800889c:	2302      	movs	r3, #2
 800889e:	e0bf      	b.n	8008a20 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80088a0:	68fb      	ldr	r3, [r7, #12]
 80088a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80088a6:	2b01      	cmp	r3, #1
 80088a8:	d101      	bne.n	80088ae <HAL_I2C_Mem_Read_DMA+0x62>
 80088aa:	2302      	movs	r3, #2
 80088ac:	e0b8      	b.n	8008a20 <HAL_I2C_Mem_Read_DMA+0x1d4>
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	2201      	movs	r2, #1
 80088b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80088b6:	f7fc fba1 	bl	8004ffc <HAL_GetTick>
 80088ba:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	2222      	movs	r2, #34	; 0x22
 80088c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2240      	movs	r2, #64	; 0x40
 80088c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2200      	movs	r2, #0
 80088d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80088d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 80088dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	4a51      	ldr	r2, [pc, #324]	; (8008a28 <HAL_I2C_Mem_Read_DMA+0x1dc>)
 80088e2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	4a51      	ldr	r2, [pc, #324]	; (8008a2c <HAL_I2C_Mem_Read_DMA+0x1e0>)
 80088e8:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088ee:	b29b      	uxth	r3, r3
 80088f0:	2bff      	cmp	r3, #255	; 0xff
 80088f2:	d906      	bls.n	8008902 <HAL_I2C_Mem_Read_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	22ff      	movs	r2, #255	; 0xff
 80088f8:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80088fa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80088fe:	61fb      	str	r3, [r7, #28]
 8008900:	e007      	b.n	8008912 <HAL_I2C_Mem_Read_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008906:	b29a      	uxth	r2, r3
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 800890c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008910:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8008912:	88f8      	ldrh	r0, [r7, #6]
 8008914:	893a      	ldrh	r2, [r7, #8]
 8008916:	8979      	ldrh	r1, [r7, #10]
 8008918:	69bb      	ldr	r3, [r7, #24]
 800891a:	9301      	str	r3, [sp, #4]
 800891c:	2319      	movs	r3, #25
 800891e:	9300      	str	r3, [sp, #0]
 8008920:	4603      	mov	r3, r0
 8008922:	68f8      	ldr	r0, [r7, #12]
 8008924:	f000 fd36 	bl	8009394 <I2C_RequestMemoryRead>
 8008928:	4603      	mov	r3, r0
 800892a:	2b00      	cmp	r3, #0
 800892c:	d005      	beq.n	800893a <HAL_I2C_Mem_Read_DMA+0xee>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	2200      	movs	r2, #0
 8008932:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008936:	2301      	movs	r3, #1
 8008938:	e072      	b.n	8008a20 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (hi2c->hdmarx != NULL)
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800893e:	2b00      	cmp	r3, #0
 8008940:	d020      	beq.n	8008984 <HAL_I2C_Mem_Read_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008946:	4a3a      	ldr	r2, [pc, #232]	; (8008a30 <HAL_I2C_Mem_Read_DMA+0x1e4>)
 8008948:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800894e:	4a39      	ldr	r2, [pc, #228]	; (8008a34 <HAL_I2C_Mem_Read_DMA+0x1e8>)
 8008950:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008956:	2200      	movs	r2, #0
 8008958:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->hdmarx->XferAbortCallback = NULL;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800895e:	2200      	movs	r2, #0
 8008960:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA stream or channel depends on Instance */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData, hi2c->XferSize);
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	3324      	adds	r3, #36	; 0x24
 800896c:	4619      	mov	r1, r3
 800896e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008974:	f7fc ffea 	bl	800594c <HAL_DMA_Start_IT>
 8008978:	4603      	mov	r3, r0
 800897a:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800897c:	7dfb      	ldrb	r3, [r7, #23]
 800897e:	2b00      	cmp	r3, #0
 8008980:	d139      	bne.n	80089f6 <HAL_I2C_Mem_Read_DMA+0x1aa>
 8008982:	e013      	b.n	80089ac <HAL_I2C_Mem_Read_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	2220      	movs	r2, #32
 8008988:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2200      	movs	r2, #0
 8008990:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008998:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	2200      	movs	r2, #0
 80089a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80089a8:	2301      	movs	r3, #1
 80089aa:	e039      	b.n	8008a20 <HAL_I2C_Mem_Read_DMA+0x1d4>
    {
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089b0:	b2da      	uxtb	r2, r3
 80089b2:	8979      	ldrh	r1, [r7, #10]
 80089b4:	4b20      	ldr	r3, [pc, #128]	; (8008a38 <HAL_I2C_Mem_Read_DMA+0x1ec>)
 80089b6:	9300      	str	r3, [sp, #0]
 80089b8:	69fb      	ldr	r3, [r7, #28]
 80089ba:	68f8      	ldr	r0, [r7, #12]
 80089bc:	f001 fd54 	bl	800a468 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089c4:	b29a      	uxth	r2, r3
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089ca:	1ad3      	subs	r3, r2, r3
 80089cc:	b29a      	uxth	r2, r3
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	2200      	movs	r2, #0
 80089d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80089da:	2110      	movs	r1, #16
 80089dc:	68f8      	ldr	r0, [r7, #12]
 80089de:	f001 fd71 	bl	800a4c4 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80089f0:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 80089f2:	2300      	movs	r3, #0
 80089f4:	e014      	b.n	8008a20 <HAL_I2C_Mem_Read_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	2220      	movs	r2, #32
 80089fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	2200      	movs	r2, #0
 8008a02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008a0a:	f043 0210 	orr.w	r2, r3, #16
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	2200      	movs	r2, #0
 8008a16:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	e000      	b.n	8008a20 <HAL_I2C_Mem_Read_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 8008a1e:	2302      	movs	r3, #2
  }
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	3720      	adds	r7, #32
 8008a24:	46bd      	mov	sp, r7
 8008a26:	bd80      	pop	{r7, pc}
 8008a28:	ffff0000 	.word	0xffff0000
 8008a2c:	08008d47 	.word	0x08008d47
 8008a30:	08009ee3 	.word	0x08009ee3
 8008a34:	08009f79 	.word	0x08009f79
 8008a38:	80002400 	.word	0x80002400

08008a3c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8008a3c:	b580      	push	{r7, lr}
 8008a3e:	b084      	sub	sp, #16
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	699b      	ldr	r3, [r3, #24]
 8008a4a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d005      	beq.n	8008a68 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a60:	68ba      	ldr	r2, [r7, #8]
 8008a62:	68f9      	ldr	r1, [r7, #12]
 8008a64:	6878      	ldr	r0, [r7, #4]
 8008a66:	4798      	blx	r3
  }
}
 8008a68:	bf00      	nop
 8008a6a:	3710      	adds	r7, #16
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}

08008a70 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008a70:	b480      	push	{r7}
 8008a72:	b083      	sub	sp, #12
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8008a78:	bf00      	nop
 8008a7a:	370c      	adds	r7, #12
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a82:	4770      	bx	lr

08008a84 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008a84:	b480      	push	{r7}
 8008a86:	b083      	sub	sp, #12
 8008a88:	af00      	add	r7, sp, #0
 8008a8a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8008a8c:	bf00      	nop
 8008a8e:	370c      	adds	r7, #12
 8008a90:	46bd      	mov	sp, r7
 8008a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a96:	4770      	bx	lr

08008a98 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b083      	sub	sp, #12
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8008aa0:	bf00      	nop
 8008aa2:	370c      	adds	r7, #12
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aaa:	4770      	bx	lr

08008aac <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008aac:	b480      	push	{r7}
 8008aae:	b083      	sub	sp, #12
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8008ab4:	bf00      	nop
 8008ab6:	370c      	adds	r7, #12
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr

08008ac0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b083      	sub	sp, #12
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
 8008ac8:	460b      	mov	r3, r1
 8008aca:	70fb      	strb	r3, [r7, #3]
 8008acc:	4613      	mov	r3, r2
 8008ace:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8008ad0:	bf00      	nop
 8008ad2:	370c      	adds	r7, #12
 8008ad4:	46bd      	mov	sp, r7
 8008ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ada:	4770      	bx	lr

08008adc <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b083      	sub	sp, #12
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8008ae4:	bf00      	nop
 8008ae6:	370c      	adds	r7, #12
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aee:	4770      	bx	lr

08008af0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008af0:	b480      	push	{r7}
 8008af2:	b083      	sub	sp, #12
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8008af8:	bf00      	nop
 8008afa:	370c      	adds	r7, #12
 8008afc:	46bd      	mov	sp, r7
 8008afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b02:	4770      	bx	lr

08008b04 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008b04:	b480      	push	{r7}
 8008b06:	b083      	sub	sp, #12
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8008b0c:	bf00      	nop
 8008b0e:	370c      	adds	r7, #12
 8008b10:	46bd      	mov	sp, r7
 8008b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b16:	4770      	bx	lr

08008b18 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8008b18:	b480      	push	{r7}
 8008b1a:	b083      	sub	sp, #12
 8008b1c:	af00      	add	r7, sp, #0
 8008b1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8008b20:	bf00      	nop
 8008b22:	370c      	adds	r7, #12
 8008b24:	46bd      	mov	sp, r7
 8008b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b2a:	4770      	bx	lr

08008b2c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8008b2c:	b480      	push	{r7}
 8008b2e:	b083      	sub	sp, #12
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8008b34:	bf00      	nop
 8008b36:	370c      	adds	r7, #12
 8008b38:	46bd      	mov	sp, r7
 8008b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3e:	4770      	bx	lr

08008b40 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8008b40:	b580      	push	{r7, lr}
 8008b42:	b086      	sub	sp, #24
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	60f8      	str	r0, [r7, #12]
 8008b48:	60b9      	str	r1, [r7, #8]
 8008b4a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b50:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8008b52:	68bb      	ldr	r3, [r7, #8]
 8008b54:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008b5c:	2b01      	cmp	r3, #1
 8008b5e:	d101      	bne.n	8008b64 <I2C_Slave_ISR_IT+0x24>
 8008b60:	2302      	movs	r3, #2
 8008b62:	e0ec      	b.n	8008d3e <I2C_Slave_ISR_IT+0x1fe>
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2201      	movs	r2, #1
 8008b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008b6c:	693b      	ldr	r3, [r7, #16]
 8008b6e:	095b      	lsrs	r3, r3, #5
 8008b70:	f003 0301 	and.w	r3, r3, #1
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d009      	beq.n	8008b8c <I2C_Slave_ISR_IT+0x4c>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	095b      	lsrs	r3, r3, #5
 8008b7c:	f003 0301 	and.w	r3, r3, #1
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d003      	beq.n	8008b8c <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8008b84:	6939      	ldr	r1, [r7, #16]
 8008b86:	68f8      	ldr	r0, [r7, #12]
 8008b88:	f000 fe42 	bl	8009810 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008b8c:	693b      	ldr	r3, [r7, #16]
 8008b8e:	091b      	lsrs	r3, r3, #4
 8008b90:	f003 0301 	and.w	r3, r3, #1
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d04d      	beq.n	8008c34 <I2C_Slave_ISR_IT+0xf4>
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	091b      	lsrs	r3, r3, #4
 8008b9c:	f003 0301 	and.w	r3, r3, #1
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d047      	beq.n	8008c34 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ba8:	b29b      	uxth	r3, r3
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d128      	bne.n	8008c00 <I2C_Slave_ISR_IT+0xc0>
    {
      /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8008bae:	68fb      	ldr	r3, [r7, #12]
 8008bb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bb4:	b2db      	uxtb	r3, r3
 8008bb6:	2b28      	cmp	r3, #40	; 0x28
 8008bb8:	d108      	bne.n	8008bcc <I2C_Slave_ISR_IT+0x8c>
 8008bba:	697b      	ldr	r3, [r7, #20]
 8008bbc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008bc0:	d104      	bne.n	8008bcc <I2C_Slave_ISR_IT+0x8c>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8008bc2:	6939      	ldr	r1, [r7, #16]
 8008bc4:	68f8      	ldr	r0, [r7, #12]
 8008bc6:	f001 f81b 	bl	8009c00 <I2C_ITListenCplt>
 8008bca:	e032      	b.n	8008c32 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008bd2:	b2db      	uxtb	r3, r3
 8008bd4:	2b29      	cmp	r3, #41	; 0x29
 8008bd6:	d10e      	bne.n	8008bf6 <I2C_Slave_ISR_IT+0xb6>
 8008bd8:	697b      	ldr	r3, [r7, #20]
 8008bda:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008bde:	d00a      	beq.n	8008bf6 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	2210      	movs	r2, #16
 8008be6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8008be8:	68f8      	ldr	r0, [r7, #12]
 8008bea:	f001 f956 	bl	8009e9a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008bee:	68f8      	ldr	r0, [r7, #12]
 8008bf0:	f000 fce5 	bl	80095be <I2C_ITSlaveSeqCplt>
 8008bf4:	e01d      	b.n	8008c32 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	2210      	movs	r2, #16
 8008bfc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8008bfe:	e096      	b.n	8008d2e <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	2210      	movs	r2, #16
 8008c06:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c0c:	f043 0204 	orr.w	r2, r3, #4
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8008c14:	697b      	ldr	r3, [r7, #20]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d004      	beq.n	8008c24 <I2C_Slave_ISR_IT+0xe4>
 8008c1a:	697b      	ldr	r3, [r7, #20]
 8008c1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008c20:	f040 8085 	bne.w	8008d2e <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c28:	4619      	mov	r1, r3
 8008c2a:	68f8      	ldr	r0, [r7, #12]
 8008c2c:	f001 f83e 	bl	8009cac <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008c30:	e07d      	b.n	8008d2e <I2C_Slave_ISR_IT+0x1ee>
 8008c32:	e07c      	b.n	8008d2e <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8008c34:	693b      	ldr	r3, [r7, #16]
 8008c36:	089b      	lsrs	r3, r3, #2
 8008c38:	f003 0301 	and.w	r3, r3, #1
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d030      	beq.n	8008ca2 <I2C_Slave_ISR_IT+0x162>
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	089b      	lsrs	r3, r3, #2
 8008c44:	f003 0301 	and.w	r3, r3, #1
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d02a      	beq.n	8008ca2 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c50:	b29b      	uxth	r3, r3
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d018      	beq.n	8008c88 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c60:	b2d2      	uxtb	r2, r2
 8008c62:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c68:	1c5a      	adds	r2, r3, #1
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c72:	3b01      	subs	r3, #1
 8008c74:	b29a      	uxth	r2, r3
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c7e:	b29b      	uxth	r3, r3
 8008c80:	3b01      	subs	r3, #1
 8008c82:	b29a      	uxth	r2, r3
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c8c:	b29b      	uxth	r3, r3
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d14f      	bne.n	8008d32 <I2C_Slave_ISR_IT+0x1f2>
 8008c92:	697b      	ldr	r3, [r7, #20]
 8008c94:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008c98:	d04b      	beq.n	8008d32 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8008c9a:	68f8      	ldr	r0, [r7, #12]
 8008c9c:	f000 fc8f 	bl	80095be <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8008ca0:	e047      	b.n	8008d32 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	08db      	lsrs	r3, r3, #3
 8008ca6:	f003 0301 	and.w	r3, r3, #1
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d00a      	beq.n	8008cc4 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	08db      	lsrs	r3, r3, #3
 8008cb2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d004      	beq.n	8008cc4 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8008cba:	6939      	ldr	r1, [r7, #16]
 8008cbc:	68f8      	ldr	r0, [r7, #12]
 8008cbe:	f000 fbbd 	bl	800943c <I2C_ITAddrCplt>
 8008cc2:	e037      	b.n	8008d34 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	085b      	lsrs	r3, r3, #1
 8008cc8:	f003 0301 	and.w	r3, r3, #1
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d031      	beq.n	8008d34 <I2C_Slave_ISR_IT+0x1f4>
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	085b      	lsrs	r3, r3, #1
 8008cd4:	f003 0301 	and.w	r3, r3, #1
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d02b      	beq.n	8008d34 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ce0:	b29b      	uxth	r3, r3
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d018      	beq.n	8008d18 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cea:	781a      	ldrb	r2, [r3, #0]
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cf6:	1c5a      	adds	r2, r3, #1
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d00:	b29b      	uxth	r3, r3
 8008d02:	3b01      	subs	r3, #1
 8008d04:	b29a      	uxth	r2, r3
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d0e:	3b01      	subs	r3, #1
 8008d10:	b29a      	uxth	r2, r3
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	851a      	strh	r2, [r3, #40]	; 0x28
 8008d16:	e00d      	b.n	8008d34 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008d1e:	d002      	beq.n	8008d26 <I2C_Slave_ISR_IT+0x1e6>
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	2b00      	cmp	r3, #0
 8008d24:	d106      	bne.n	8008d34 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8008d26:	68f8      	ldr	r0, [r7, #12]
 8008d28:	f000 fc49 	bl	80095be <I2C_ITSlaveSeqCplt>
 8008d2c:	e002      	b.n	8008d34 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 8008d2e:	bf00      	nop
 8008d30:	e000      	b.n	8008d34 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 8008d32:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	2200      	movs	r2, #0
 8008d38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008d3c:	2300      	movs	r3, #0
}
 8008d3e:	4618      	mov	r0, r3
 8008d40:	3718      	adds	r7, #24
 8008d42:	46bd      	mov	sp, r7
 8008d44:	bd80      	pop	{r7, pc}

08008d46 <I2C_Master_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8008d46:	b580      	push	{r7, lr}
 8008d48:	b088      	sub	sp, #32
 8008d4a:	af02      	add	r7, sp, #8
 8008d4c:	60f8      	str	r0, [r7, #12]
 8008d4e:	60b9      	str	r1, [r7, #8]
 8008d50:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008d58:	2b01      	cmp	r3, #1
 8008d5a:	d101      	bne.n	8008d60 <I2C_Master_ISR_DMA+0x1a>
 8008d5c:	2302      	movs	r3, #2
 8008d5e:	e0e1      	b.n	8008f24 <I2C_Master_ISR_DMA+0x1de>
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	2201      	movs	r2, #1
 8008d64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008d68:	68bb      	ldr	r3, [r7, #8]
 8008d6a:	091b      	lsrs	r3, r3, #4
 8008d6c:	f003 0301 	and.w	r3, r3, #1
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d017      	beq.n	8008da4 <I2C_Master_ISR_DMA+0x5e>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	091b      	lsrs	r3, r3, #4
 8008d78:	f003 0301 	and.w	r3, r3, #1
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d011      	beq.n	8008da4 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	2210      	movs	r2, #16
 8008d86:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d8c:	f043 0204 	orr.w	r2, r3, #4
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8008d94:	2120      	movs	r1, #32
 8008d96:	68f8      	ldr	r0, [r7, #12]
 8008d98:	f001 fb94 	bl	800a4c4 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008d9c:	68f8      	ldr	r0, [r7, #12]
 8008d9e:	f001 f87c 	bl	8009e9a <I2C_Flush_TXDR>
 8008da2:	e0ba      	b.n	8008f1a <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008da4:	68bb      	ldr	r3, [r7, #8]
 8008da6:	09db      	lsrs	r3, r3, #7
 8008da8:	f003 0301 	and.w	r3, r3, #1
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d072      	beq.n	8008e96 <I2C_Master_ISR_DMA+0x150>
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	099b      	lsrs	r3, r3, #6
 8008db4:	f003 0301 	and.w	r3, r3, #1
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d06c      	beq.n	8008e96 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	681a      	ldr	r2, [r3, #0]
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008dca:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008dd0:	b29b      	uxth	r3, r3
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d04e      	beq.n	8008e74 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	685b      	ldr	r3, [r3, #4]
 8008ddc:	b29b      	uxth	r3, r3
 8008dde:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008de2:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008de8:	b29b      	uxth	r3, r3
 8008dea:	2bff      	cmp	r3, #255	; 0xff
 8008dec:	d906      	bls.n	8008dfc <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	22ff      	movs	r2, #255	; 0xff
 8008df2:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8008df4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008df8:	617b      	str	r3, [r7, #20]
 8008dfa:	e010      	b.n	8008e1e <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e00:	b29a      	uxth	r2, r3
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e0a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008e0e:	d003      	beq.n	8008e18 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e14:	617b      	str	r3, [r7, #20]
 8008e16:	e002      	b.n	8008e1e <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8008e18:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008e1c:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e22:	b2da      	uxtb	r2, r3
 8008e24:	8a79      	ldrh	r1, [r7, #18]
 8008e26:	2300      	movs	r3, #0
 8008e28:	9300      	str	r3, [sp, #0]
 8008e2a:	697b      	ldr	r3, [r7, #20]
 8008e2c:	68f8      	ldr	r0, [r7, #12]
 8008e2e:	f001 fb1b 	bl	800a468 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e36:	b29a      	uxth	r2, r3
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e3c:	1ad3      	subs	r3, r2, r3
 8008e3e:	b29a      	uxth	r2, r3
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008e4a:	b2db      	uxtb	r3, r3
 8008e4c:	2b22      	cmp	r3, #34	; 0x22
 8008e4e:	d108      	bne.n	8008e62 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	681a      	ldr	r2, [r3, #0]
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008e5e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008e60:	e05b      	b.n	8008f1a <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	681a      	ldr	r2, [r3, #0]
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008e70:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8008e72:	e052      	b.n	8008f1a <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	685b      	ldr	r3, [r3, #4]
 8008e7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008e7e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008e82:	d003      	beq.n	8008e8c <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8008e84:	68f8      	ldr	r0, [r7, #12]
 8008e86:	f000 fb5d 	bl	8009544 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8008e8a:	e046      	b.n	8008f1a <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008e8c:	2140      	movs	r1, #64	; 0x40
 8008e8e:	68f8      	ldr	r0, [r7, #12]
 8008e90:	f000 ff0c 	bl	8009cac <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8008e94:	e041      	b.n	8008f1a <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	099b      	lsrs	r3, r3, #6
 8008e9a:	f003 0301 	and.w	r3, r3, #1
 8008e9e:	2b00      	cmp	r3, #0
 8008ea0:	d029      	beq.n	8008ef6 <I2C_Master_ISR_DMA+0x1b0>
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	099b      	lsrs	r3, r3, #6
 8008ea6:	f003 0301 	and.w	r3, r3, #1
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d023      	beq.n	8008ef6 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d119      	bne.n	8008eec <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	685b      	ldr	r3, [r3, #4]
 8008ebe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ec2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008ec6:	d027      	beq.n	8008f18 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ecc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008ed0:	d108      	bne.n	8008ee4 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	685a      	ldr	r2, [r3, #4]
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008ee0:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8008ee2:	e019      	b.n	8008f18 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8008ee4:	68f8      	ldr	r0, [r7, #12]
 8008ee6:	f000 fb2d 	bl	8009544 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8008eea:	e015      	b.n	8008f18 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8008eec:	2140      	movs	r1, #64	; 0x40
 8008eee:	68f8      	ldr	r0, [r7, #12]
 8008ef0:	f000 fedc 	bl	8009cac <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8008ef4:	e010      	b.n	8008f18 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	095b      	lsrs	r3, r3, #5
 8008efa:	f003 0301 	and.w	r3, r3, #1
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d00b      	beq.n	8008f1a <I2C_Master_ISR_DMA+0x1d4>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	095b      	lsrs	r3, r3, #5
 8008f06:	f003 0301 	and.w	r3, r3, #1
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d005      	beq.n	8008f1a <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8008f0e:	68b9      	ldr	r1, [r7, #8]
 8008f10:	68f8      	ldr	r0, [r7, #12]
 8008f12:	f000 fbb3 	bl	800967c <I2C_ITMasterCplt>
 8008f16:	e000      	b.n	8008f1a <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8008f18:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008f22:	2300      	movs	r3, #0
}
 8008f24:	4618      	mov	r0, r3
 8008f26:	3718      	adds	r7, #24
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bd80      	pop	{r7, pc}

08008f2c <I2C_Slave_ISR_DMA>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8008f2c:	b580      	push	{r7, lr}
 8008f2e:	b088      	sub	sp, #32
 8008f30:	af00      	add	r7, sp, #0
 8008f32:	60f8      	str	r0, [r7, #12]
 8008f34:	60b9      	str	r1, [r7, #8]
 8008f36:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f3c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d101      	bne.n	8008f50 <I2C_Slave_ISR_DMA+0x24>
 8008f4c:	2302      	movs	r3, #2
 8008f4e:	e1c8      	b.n	80092e2 <I2C_Slave_ISR_DMA+0x3b6>
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	2201      	movs	r2, #1
 8008f54:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8008f58:	68bb      	ldr	r3, [r7, #8]
 8008f5a:	095b      	lsrs	r3, r3, #5
 8008f5c:	f003 0301 	and.w	r3, r3, #1
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d009      	beq.n	8008f78 <I2C_Slave_ISR_DMA+0x4c>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	095b      	lsrs	r3, r3, #5
 8008f68:	f003 0301 	and.w	r3, r3, #1
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d003      	beq.n	8008f78 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8008f70:	68b9      	ldr	r1, [r7, #8]
 8008f72:	68f8      	ldr	r0, [r7, #12]
 8008f74:	f000 fc4c 	bl	8009810 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	091b      	lsrs	r3, r3, #4
 8008f7c:	f003 0301 	and.w	r3, r3, #1
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	f000 8199 	beq.w	80092b8 <I2C_Slave_ISR_DMA+0x38c>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	091b      	lsrs	r3, r3, #4
 8008f8a:	f003 0301 	and.w	r3, r3, #1
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	f000 8192 	beq.w	80092b8 <I2C_Slave_ISR_DMA+0x38c>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	0b9b      	lsrs	r3, r3, #14
 8008f98:	f003 0301 	and.w	r3, r3, #1
 8008f9c:	2b00      	cmp	r3, #0
 8008f9e:	d106      	bne.n	8008fae <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	0bdb      	lsrs	r3, r3, #15
 8008fa4:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8008fa8:	2b00      	cmp	r3, #0
 8008faa:	f000 817e 	beq.w	80092aa <I2C_Slave_ISR_DMA+0x37e>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d07c      	beq.n	80090b0 <I2C_Slave_ISR_DMA+0x184>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	0bdb      	lsrs	r3, r3, #15
 8008fba:	f003 0301 	and.w	r3, r3, #1
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d076      	beq.n	80090b0 <I2C_Slave_ISR_DMA+0x184>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	4a8d      	ldr	r2, [pc, #564]	; (8009200 <I2C_Slave_ISR_DMA+0x2d4>)
 8008fca:	4293      	cmp	r3, r2
 8008fcc:	d059      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	4a8b      	ldr	r2, [pc, #556]	; (8009204 <I2C_Slave_ISR_DMA+0x2d8>)
 8008fd6:	4293      	cmp	r3, r2
 8008fd8:	d053      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	4a89      	ldr	r2, [pc, #548]	; (8009208 <I2C_Slave_ISR_DMA+0x2dc>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d04d      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	4a87      	ldr	r2, [pc, #540]	; (800920c <I2C_Slave_ISR_DMA+0x2e0>)
 8008fee:	4293      	cmp	r3, r2
 8008ff0:	d047      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	4a85      	ldr	r2, [pc, #532]	; (8009210 <I2C_Slave_ISR_DMA+0x2e4>)
 8008ffa:	4293      	cmp	r3, r2
 8008ffc:	d041      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	4a83      	ldr	r2, [pc, #524]	; (8009214 <I2C_Slave_ISR_DMA+0x2e8>)
 8009006:	4293      	cmp	r3, r2
 8009008:	d03b      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4a81      	ldr	r2, [pc, #516]	; (8009218 <I2C_Slave_ISR_DMA+0x2ec>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d035      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	4a7f      	ldr	r2, [pc, #508]	; (800921c <I2C_Slave_ISR_DMA+0x2f0>)
 800901e:	4293      	cmp	r3, r2
 8009020:	d02f      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4a7d      	ldr	r2, [pc, #500]	; (8009220 <I2C_Slave_ISR_DMA+0x2f4>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d029      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	4a7b      	ldr	r2, [pc, #492]	; (8009224 <I2C_Slave_ISR_DMA+0x2f8>)
 8009036:	4293      	cmp	r3, r2
 8009038:	d023      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a79      	ldr	r2, [pc, #484]	; (8009228 <I2C_Slave_ISR_DMA+0x2fc>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d01d      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4a77      	ldr	r2, [pc, #476]	; (800922c <I2C_Slave_ISR_DMA+0x300>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d017      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a75      	ldr	r2, [pc, #468]	; (8009230 <I2C_Slave_ISR_DMA+0x304>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d011      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	4a73      	ldr	r2, [pc, #460]	; (8009234 <I2C_Slave_ISR_DMA+0x308>)
 8009066:	4293      	cmp	r3, r2
 8009068:	d00b      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	4a71      	ldr	r2, [pc, #452]	; (8009238 <I2C_Slave_ISR_DMA+0x30c>)
 8009072:	4293      	cmp	r3, r2
 8009074:	d005      	beq.n	8009082 <I2C_Slave_ISR_DMA+0x156>
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	4a6f      	ldr	r2, [pc, #444]	; (800923c <I2C_Slave_ISR_DMA+0x310>)
 800907e:	4293      	cmp	r3, r2
 8009080:	d109      	bne.n	8009096 <I2C_Slave_ISR_DMA+0x16a>
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	685b      	ldr	r3, [r3, #4]
 800908a:	2b00      	cmp	r3, #0
 800908c:	bf0c      	ite	eq
 800908e:	2301      	moveq	r3, #1
 8009090:	2300      	movne	r3, #0
 8009092:	b2db      	uxtb	r3, r3
 8009094:	e008      	b.n	80090a8 <I2C_Slave_ISR_DMA+0x17c>
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	685b      	ldr	r3, [r3, #4]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	bf0c      	ite	eq
 80090a2:	2301      	moveq	r3, #1
 80090a4:	2300      	movne	r3, #0
 80090a6:	b2db      	uxtb	r3, r3
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d001      	beq.n	80090b0 <I2C_Slave_ISR_DMA+0x184>
          {
            treatdmanack = 1U;
 80090ac:	2301      	movs	r3, #1
 80090ae:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d07c      	beq.n	80091b2 <I2C_Slave_ISR_DMA+0x286>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	0b9b      	lsrs	r3, r3, #14
 80090bc:	f003 0301 	and.w	r3, r3, #1
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d076      	beq.n	80091b2 <I2C_Slave_ISR_DMA+0x286>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	4a4d      	ldr	r2, [pc, #308]	; (8009200 <I2C_Slave_ISR_DMA+0x2d4>)
 80090cc:	4293      	cmp	r3, r2
 80090ce:	d059      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	4a4b      	ldr	r2, [pc, #300]	; (8009204 <I2C_Slave_ISR_DMA+0x2d8>)
 80090d8:	4293      	cmp	r3, r2
 80090da:	d053      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	4a49      	ldr	r2, [pc, #292]	; (8009208 <I2C_Slave_ISR_DMA+0x2dc>)
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d04d      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	4a47      	ldr	r2, [pc, #284]	; (800920c <I2C_Slave_ISR_DMA+0x2e0>)
 80090f0:	4293      	cmp	r3, r2
 80090f2:	d047      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a45      	ldr	r2, [pc, #276]	; (8009210 <I2C_Slave_ISR_DMA+0x2e4>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d041      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4a43      	ldr	r2, [pc, #268]	; (8009214 <I2C_Slave_ISR_DMA+0x2e8>)
 8009108:	4293      	cmp	r3, r2
 800910a:	d03b      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	4a41      	ldr	r2, [pc, #260]	; (8009218 <I2C_Slave_ISR_DMA+0x2ec>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d035      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	4a3f      	ldr	r2, [pc, #252]	; (800921c <I2C_Slave_ISR_DMA+0x2f0>)
 8009120:	4293      	cmp	r3, r2
 8009122:	d02f      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	4a3d      	ldr	r2, [pc, #244]	; (8009220 <I2C_Slave_ISR_DMA+0x2f4>)
 800912c:	4293      	cmp	r3, r2
 800912e:	d029      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	4a3b      	ldr	r2, [pc, #236]	; (8009224 <I2C_Slave_ISR_DMA+0x2f8>)
 8009138:	4293      	cmp	r3, r2
 800913a:	d023      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	4a39      	ldr	r2, [pc, #228]	; (8009228 <I2C_Slave_ISR_DMA+0x2fc>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d01d      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	4a37      	ldr	r2, [pc, #220]	; (800922c <I2C_Slave_ISR_DMA+0x300>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d017      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	4a35      	ldr	r2, [pc, #212]	; (8009230 <I2C_Slave_ISR_DMA+0x304>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d011      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 8009160:	68fb      	ldr	r3, [r7, #12]
 8009162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	4a33      	ldr	r2, [pc, #204]	; (8009234 <I2C_Slave_ISR_DMA+0x308>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d00b      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	4a31      	ldr	r2, [pc, #196]	; (8009238 <I2C_Slave_ISR_DMA+0x30c>)
 8009174:	4293      	cmp	r3, r2
 8009176:	d005      	beq.n	8009184 <I2C_Slave_ISR_DMA+0x258>
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	4a2f      	ldr	r2, [pc, #188]	; (800923c <I2C_Slave_ISR_DMA+0x310>)
 8009180:	4293      	cmp	r3, r2
 8009182:	d109      	bne.n	8009198 <I2C_Slave_ISR_DMA+0x26c>
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	2b00      	cmp	r3, #0
 800918e:	bf0c      	ite	eq
 8009190:	2301      	moveq	r3, #1
 8009192:	2300      	movne	r3, #0
 8009194:	b2db      	uxtb	r3, r3
 8009196:	e008      	b.n	80091aa <I2C_Slave_ISR_DMA+0x27e>
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	2b00      	cmp	r3, #0
 80091a2:	bf0c      	ite	eq
 80091a4:	2301      	moveq	r3, #1
 80091a6:	2300      	movne	r3, #0
 80091a8:	b2db      	uxtb	r3, r3
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d001      	beq.n	80091b2 <I2C_Slave_ISR_DMA+0x286>
          {
            treatdmanack = 1U;
 80091ae:	2301      	movs	r3, #1
 80091b0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 80091b2:	69fb      	ldr	r3, [r7, #28]
 80091b4:	2b01      	cmp	r3, #1
 80091b6:	d148      	bne.n	800924a <I2C_Slave_ISR_DMA+0x31e>
      {
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80091be:	b2db      	uxtb	r3, r3
 80091c0:	2b28      	cmp	r3, #40	; 0x28
 80091c2:	d108      	bne.n	80091d6 <I2C_Slave_ISR_DMA+0x2aa>
 80091c4:	69bb      	ldr	r3, [r7, #24]
 80091c6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80091ca:	d104      	bne.n	80091d6 <I2C_Slave_ISR_DMA+0x2aa>
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 80091cc:	68b9      	ldr	r1, [r7, #8]
 80091ce:	68f8      	ldr	r0, [r7, #12]
 80091d0:	f000 fd16 	bl	8009c00 <I2C_ITListenCplt>
 80091d4:	e068      	b.n	80092a8 <I2C_Slave_ISR_DMA+0x37c>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80091dc:	b2db      	uxtb	r3, r3
 80091de:	2b29      	cmp	r3, #41	; 0x29
 80091e0:	d12e      	bne.n	8009240 <I2C_Slave_ISR_DMA+0x314>
 80091e2:	69bb      	ldr	r3, [r7, #24]
 80091e4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80091e8:	d02a      	beq.n	8009240 <I2C_Slave_ISR_DMA+0x314>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	2210      	movs	r2, #16
 80091f0:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 80091f2:	68f8      	ldr	r0, [r7, #12]
 80091f4:	f000 fe51 	bl	8009e9a <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 80091f8:	68f8      	ldr	r0, [r7, #12]
 80091fa:	f000 f9e0 	bl	80095be <I2C_ITSlaveSeqCplt>
 80091fe:	e053      	b.n	80092a8 <I2C_Slave_ISR_DMA+0x37c>
 8009200:	40020010 	.word	0x40020010
 8009204:	40020028 	.word	0x40020028
 8009208:	40020040 	.word	0x40020040
 800920c:	40020058 	.word	0x40020058
 8009210:	40020070 	.word	0x40020070
 8009214:	40020088 	.word	0x40020088
 8009218:	400200a0 	.word	0x400200a0
 800921c:	400200b8 	.word	0x400200b8
 8009220:	40020410 	.word	0x40020410
 8009224:	40020428 	.word	0x40020428
 8009228:	40020440 	.word	0x40020440
 800922c:	40020458 	.word	0x40020458
 8009230:	40020470 	.word	0x40020470
 8009234:	40020488 	.word	0x40020488
 8009238:	400204a0 	.word	0x400204a0
 800923c:	400204b8 	.word	0x400204b8
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	2210      	movs	r2, #16
 8009246:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8009248:	e034      	b.n	80092b4 <I2C_Slave_ISR_DMA+0x388>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	2210      	movs	r2, #16
 8009250:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009256:	f043 0204 	orr.w	r2, r3, #4
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009264:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8009266:	69bb      	ldr	r3, [r7, #24]
 8009268:	2b00      	cmp	r3, #0
 800926a:	d003      	beq.n	8009274 <I2C_Slave_ISR_DMA+0x348>
 800926c:	69bb      	ldr	r3, [r7, #24]
 800926e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009272:	d11f      	bne.n	80092b4 <I2C_Slave_ISR_DMA+0x388>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009274:	7dfb      	ldrb	r3, [r7, #23]
 8009276:	2b21      	cmp	r3, #33	; 0x21
 8009278:	d002      	beq.n	8009280 <I2C_Slave_ISR_DMA+0x354>
 800927a:	7dfb      	ldrb	r3, [r7, #23]
 800927c:	2b29      	cmp	r3, #41	; 0x29
 800927e:	d103      	bne.n	8009288 <I2C_Slave_ISR_DMA+0x35c>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2221      	movs	r2, #33	; 0x21
 8009284:	631a      	str	r2, [r3, #48]	; 0x30
 8009286:	e008      	b.n	800929a <I2C_Slave_ISR_DMA+0x36e>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009288:	7dfb      	ldrb	r3, [r7, #23]
 800928a:	2b22      	cmp	r3, #34	; 0x22
 800928c:	d002      	beq.n	8009294 <I2C_Slave_ISR_DMA+0x368>
 800928e:	7dfb      	ldrb	r3, [r7, #23]
 8009290:	2b2a      	cmp	r3, #42	; 0x2a
 8009292:	d102      	bne.n	800929a <I2C_Slave_ISR_DMA+0x36e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	2222      	movs	r2, #34	; 0x22
 8009298:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 800929a:	68fb      	ldr	r3, [r7, #12]
 800929c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800929e:	4619      	mov	r1, r3
 80092a0:	68f8      	ldr	r0, [r7, #12]
 80092a2:	f000 fd03 	bl	8009cac <I2C_ITError>
      if (treatdmanack == 1U)
 80092a6:	e005      	b.n	80092b4 <I2C_Slave_ISR_DMA+0x388>
 80092a8:	e004      	b.n	80092b4 <I2C_Slave_ISR_DMA+0x388>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	2210      	movs	r2, #16
 80092b0:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80092b2:	e011      	b.n	80092d8 <I2C_Slave_ISR_DMA+0x3ac>
      if (treatdmanack == 1U)
 80092b4:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80092b6:	e00f      	b.n	80092d8 <I2C_Slave_ISR_DMA+0x3ac>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	08db      	lsrs	r3, r3, #3
 80092bc:	f003 0301 	and.w	r3, r3, #1
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d009      	beq.n	80092d8 <I2C_Slave_ISR_DMA+0x3ac>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	08db      	lsrs	r3, r3, #3
 80092c8:	f003 0301 	and.w	r3, r3, #1
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d003      	beq.n	80092d8 <I2C_Slave_ISR_DMA+0x3ac>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80092d0:	68b9      	ldr	r1, [r7, #8]
 80092d2:	68f8      	ldr	r0, [r7, #12]
 80092d4:	f000 f8b2 	bl	800943c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	2200      	movs	r2, #0
 80092dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80092e0:	2300      	movs	r3, #0
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	3720      	adds	r7, #32
 80092e6:	46bd      	mov	sp, r7
 80092e8:	bd80      	pop	{r7, pc}
 80092ea:	bf00      	nop

080092ec <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b086      	sub	sp, #24
 80092f0:	af02      	add	r7, sp, #8
 80092f2:	60f8      	str	r0, [r7, #12]
 80092f4:	4608      	mov	r0, r1
 80092f6:	4611      	mov	r1, r2
 80092f8:	461a      	mov	r2, r3
 80092fa:	4603      	mov	r3, r0
 80092fc:	817b      	strh	r3, [r7, #10]
 80092fe:	460b      	mov	r3, r1
 8009300:	813b      	strh	r3, [r7, #8]
 8009302:	4613      	mov	r3, r2
 8009304:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8009306:	88fb      	ldrh	r3, [r7, #6]
 8009308:	b2da      	uxtb	r2, r3
 800930a:	8979      	ldrh	r1, [r7, #10]
 800930c:	4b20      	ldr	r3, [pc, #128]	; (8009390 <I2C_RequestMemoryWrite+0xa4>)
 800930e:	9300      	str	r3, [sp, #0]
 8009310:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009314:	68f8      	ldr	r0, [r7, #12]
 8009316:	f001 f8a7 	bl	800a468 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800931a:	69fa      	ldr	r2, [r7, #28]
 800931c:	69b9      	ldr	r1, [r7, #24]
 800931e:	68f8      	ldr	r0, [r7, #12]
 8009320:	f000 ffc0 	bl	800a2a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8009324:	4603      	mov	r3, r0
 8009326:	2b00      	cmp	r3, #0
 8009328:	d001      	beq.n	800932e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800932a:	2301      	movs	r3, #1
 800932c:	e02c      	b.n	8009388 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800932e:	88fb      	ldrh	r3, [r7, #6]
 8009330:	2b01      	cmp	r3, #1
 8009332:	d105      	bne.n	8009340 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009334:	893b      	ldrh	r3, [r7, #8]
 8009336:	b2da      	uxtb	r2, r3
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	629a      	str	r2, [r3, #40]	; 0x28
 800933e:	e015      	b.n	800936c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8009340:	893b      	ldrh	r3, [r7, #8]
 8009342:	0a1b      	lsrs	r3, r3, #8
 8009344:	b29b      	uxth	r3, r3
 8009346:	b2da      	uxtb	r2, r3
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800934e:	69fa      	ldr	r2, [r7, #28]
 8009350:	69b9      	ldr	r1, [r7, #24]
 8009352:	68f8      	ldr	r0, [r7, #12]
 8009354:	f000 ffa6 	bl	800a2a4 <I2C_WaitOnTXISFlagUntilTimeout>
 8009358:	4603      	mov	r3, r0
 800935a:	2b00      	cmp	r3, #0
 800935c:	d001      	beq.n	8009362 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800935e:	2301      	movs	r3, #1
 8009360:	e012      	b.n	8009388 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009362:	893b      	ldrh	r3, [r7, #8]
 8009364:	b2da      	uxtb	r2, r3
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800936c:	69fb      	ldr	r3, [r7, #28]
 800936e:	9300      	str	r3, [sp, #0]
 8009370:	69bb      	ldr	r3, [r7, #24]
 8009372:	2200      	movs	r2, #0
 8009374:	2180      	movs	r1, #128	; 0x80
 8009376:	68f8      	ldr	r0, [r7, #12]
 8009378:	f000 ff54 	bl	800a224 <I2C_WaitOnFlagUntilTimeout>
 800937c:	4603      	mov	r3, r0
 800937e:	2b00      	cmp	r3, #0
 8009380:	d001      	beq.n	8009386 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8009382:	2301      	movs	r3, #1
 8009384:	e000      	b.n	8009388 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8009386:	2300      	movs	r3, #0
}
 8009388:	4618      	mov	r0, r3
 800938a:	3710      	adds	r7, #16
 800938c:	46bd      	mov	sp, r7
 800938e:	bd80      	pop	{r7, pc}
 8009390:	80002000 	.word	0x80002000

08009394 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009394:	b580      	push	{r7, lr}
 8009396:	b086      	sub	sp, #24
 8009398:	af02      	add	r7, sp, #8
 800939a:	60f8      	str	r0, [r7, #12]
 800939c:	4608      	mov	r0, r1
 800939e:	4611      	mov	r1, r2
 80093a0:	461a      	mov	r2, r3
 80093a2:	4603      	mov	r3, r0
 80093a4:	817b      	strh	r3, [r7, #10]
 80093a6:	460b      	mov	r3, r1
 80093a8:	813b      	strh	r3, [r7, #8]
 80093aa:	4613      	mov	r3, r2
 80093ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80093ae:	88fb      	ldrh	r3, [r7, #6]
 80093b0:	b2da      	uxtb	r2, r3
 80093b2:	8979      	ldrh	r1, [r7, #10]
 80093b4:	4b20      	ldr	r3, [pc, #128]	; (8009438 <I2C_RequestMemoryRead+0xa4>)
 80093b6:	9300      	str	r3, [sp, #0]
 80093b8:	2300      	movs	r3, #0
 80093ba:	68f8      	ldr	r0, [r7, #12]
 80093bc:	f001 f854 	bl	800a468 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80093c0:	69fa      	ldr	r2, [r7, #28]
 80093c2:	69b9      	ldr	r1, [r7, #24]
 80093c4:	68f8      	ldr	r0, [r7, #12]
 80093c6:	f000 ff6d 	bl	800a2a4 <I2C_WaitOnTXISFlagUntilTimeout>
 80093ca:	4603      	mov	r3, r0
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d001      	beq.n	80093d4 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80093d0:	2301      	movs	r3, #1
 80093d2:	e02c      	b.n	800942e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80093d4:	88fb      	ldrh	r3, [r7, #6]
 80093d6:	2b01      	cmp	r3, #1
 80093d8:	d105      	bne.n	80093e6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80093da:	893b      	ldrh	r3, [r7, #8]
 80093dc:	b2da      	uxtb	r2, r3
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	629a      	str	r2, [r3, #40]	; 0x28
 80093e4:	e015      	b.n	8009412 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80093e6:	893b      	ldrh	r3, [r7, #8]
 80093e8:	0a1b      	lsrs	r3, r3, #8
 80093ea:	b29b      	uxth	r3, r3
 80093ec:	b2da      	uxtb	r2, r3
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80093f4:	69fa      	ldr	r2, [r7, #28]
 80093f6:	69b9      	ldr	r1, [r7, #24]
 80093f8:	68f8      	ldr	r0, [r7, #12]
 80093fa:	f000 ff53 	bl	800a2a4 <I2C_WaitOnTXISFlagUntilTimeout>
 80093fe:	4603      	mov	r3, r0
 8009400:	2b00      	cmp	r3, #0
 8009402:	d001      	beq.n	8009408 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8009404:	2301      	movs	r3, #1
 8009406:	e012      	b.n	800942e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8009408:	893b      	ldrh	r3, [r7, #8]
 800940a:	b2da      	uxtb	r2, r3
 800940c:	68fb      	ldr	r3, [r7, #12]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8009412:	69fb      	ldr	r3, [r7, #28]
 8009414:	9300      	str	r3, [sp, #0]
 8009416:	69bb      	ldr	r3, [r7, #24]
 8009418:	2200      	movs	r2, #0
 800941a:	2140      	movs	r1, #64	; 0x40
 800941c:	68f8      	ldr	r0, [r7, #12]
 800941e:	f000 ff01 	bl	800a224 <I2C_WaitOnFlagUntilTimeout>
 8009422:	4603      	mov	r3, r0
 8009424:	2b00      	cmp	r3, #0
 8009426:	d001      	beq.n	800942c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8009428:	2301      	movs	r3, #1
 800942a:	e000      	b.n	800942e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800942c:	2300      	movs	r3, #0
}
 800942e:	4618      	mov	r0, r3
 8009430:	3710      	adds	r7, #16
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}
 8009436:	bf00      	nop
 8009438:	80002000 	.word	0x80002000

0800943c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800943c:	b580      	push	{r7, lr}
 800943e:	b084      	sub	sp, #16
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
 8009444:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800944c:	b2db      	uxtb	r3, r3
 800944e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009452:	2b28      	cmp	r3, #40	; 0x28
 8009454:	d16a      	bne.n	800952c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	699b      	ldr	r3, [r3, #24]
 800945c:	0c1b      	lsrs	r3, r3, #16
 800945e:	b2db      	uxtb	r3, r3
 8009460:	f003 0301 	and.w	r3, r3, #1
 8009464:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	699b      	ldr	r3, [r3, #24]
 800946c:	0c1b      	lsrs	r3, r3, #16
 800946e:	b29b      	uxth	r3, r3
 8009470:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009474:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	689b      	ldr	r3, [r3, #8]
 800947c:	b29b      	uxth	r3, r3
 800947e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009482:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	68db      	ldr	r3, [r3, #12]
 800948a:	b29b      	uxth	r3, r3
 800948c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8009490:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	68db      	ldr	r3, [r3, #12]
 8009496:	2b02      	cmp	r3, #2
 8009498:	d138      	bne.n	800950c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 800949a:	897b      	ldrh	r3, [r7, #10]
 800949c:	09db      	lsrs	r3, r3, #7
 800949e:	b29a      	uxth	r2, r3
 80094a0:	89bb      	ldrh	r3, [r7, #12]
 80094a2:	4053      	eors	r3, r2
 80094a4:	b29b      	uxth	r3, r3
 80094a6:	f003 0306 	and.w	r3, r3, #6
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d11c      	bne.n	80094e8 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80094ae:	897b      	ldrh	r3, [r7, #10]
 80094b0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80094b6:	1c5a      	adds	r2, r3, #1
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80094c0:	2b02      	cmp	r3, #2
 80094c2:	d13b      	bne.n	800953c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	2200      	movs	r2, #0
 80094c8:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	2208      	movs	r2, #8
 80094d0:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	2200      	movs	r2, #0
 80094d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80094da:	89ba      	ldrh	r2, [r7, #12]
 80094dc:	7bfb      	ldrb	r3, [r7, #15]
 80094de:	4619      	mov	r1, r3
 80094e0:	6878      	ldr	r0, [r7, #4]
 80094e2:	f7ff faed 	bl	8008ac0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80094e6:	e029      	b.n	800953c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80094e8:	893b      	ldrh	r3, [r7, #8]
 80094ea:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80094ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f001 f84b 	bl	800a58c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	2200      	movs	r2, #0
 80094fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80094fe:	89ba      	ldrh	r2, [r7, #12]
 8009500:	7bfb      	ldrb	r3, [r7, #15]
 8009502:	4619      	mov	r1, r3
 8009504:	6878      	ldr	r0, [r7, #4]
 8009506:	f7ff fadb 	bl	8008ac0 <HAL_I2C_AddrCallback>
}
 800950a:	e017      	b.n	800953c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800950c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f001 f83b 	bl	800a58c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2200      	movs	r2, #0
 800951a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800951e:	89ba      	ldrh	r2, [r7, #12]
 8009520:	7bfb      	ldrb	r3, [r7, #15]
 8009522:	4619      	mov	r1, r3
 8009524:	6878      	ldr	r0, [r7, #4]
 8009526:	f7ff facb 	bl	8008ac0 <HAL_I2C_AddrCallback>
}
 800952a:	e007      	b.n	800953c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	2208      	movs	r2, #8
 8009532:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	2200      	movs	r2, #0
 8009538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800953c:	bf00      	nop
 800953e:	3710      	adds	r7, #16
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b082      	sub	sp, #8
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	2200      	movs	r2, #0
 8009550:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800955a:	b2db      	uxtb	r3, r3
 800955c:	2b21      	cmp	r3, #33	; 0x21
 800955e:	d115      	bne.n	800958c <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2220      	movs	r2, #32
 8009564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	2211      	movs	r2, #17
 800956c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2200      	movs	r2, #0
 8009572:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8009574:	2101      	movs	r1, #1
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f001 f808 	bl	800a58c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2200      	movs	r2, #0
 8009580:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8009584:	6878      	ldr	r0, [r7, #4]
 8009586:	f7ff fa73 	bl	8008a70 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800958a:	e014      	b.n	80095b6 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2220      	movs	r2, #32
 8009590:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2212      	movs	r2, #18
 8009598:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2200      	movs	r2, #0
 800959e:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80095a0:	2102      	movs	r1, #2
 80095a2:	6878      	ldr	r0, [r7, #4]
 80095a4:	f000 fff2 	bl	800a58c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	2200      	movs	r2, #0
 80095ac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 80095b0:	6878      	ldr	r0, [r7, #4]
 80095b2:	f7ff fa67 	bl	8008a84 <HAL_I2C_MasterRxCpltCallback>
}
 80095b6:	bf00      	nop
 80095b8:	3708      	adds	r7, #8
 80095ba:	46bd      	mov	sp, r7
 80095bc:	bd80      	pop	{r7, pc}

080095be <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 80095be:	b580      	push	{r7, lr}
 80095c0:	b084      	sub	sp, #16
 80095c2:	af00      	add	r7, sp, #0
 80095c4:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	2200      	movs	r2, #0
 80095d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	0b9b      	lsrs	r3, r3, #14
 80095da:	f003 0301 	and.w	r3, r3, #1
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d008      	beq.n	80095f4 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	681a      	ldr	r2, [r3, #0]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80095f0:	601a      	str	r2, [r3, #0]
 80095f2:	e00d      	b.n	8009610 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	0bdb      	lsrs	r3, r3, #15
 80095f8:	f003 0301 	and.w	r3, r3, #1
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d007      	beq.n	8009610 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	681a      	ldr	r2, [r3, #0]
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	681b      	ldr	r3, [r3, #0]
 800960a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800960e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009616:	b2db      	uxtb	r3, r3
 8009618:	2b29      	cmp	r3, #41	; 0x29
 800961a:	d112      	bne.n	8009642 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2228      	movs	r2, #40	; 0x28
 8009620:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	2221      	movs	r2, #33	; 0x21
 8009628:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800962a:	2101      	movs	r1, #1
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	f000 ffad 	bl	800a58c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	2200      	movs	r2, #0
 8009636:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f7ff fa2c 	bl	8008a98 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009640:	e017      	b.n	8009672 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009648:	b2db      	uxtb	r3, r3
 800964a:	2b2a      	cmp	r3, #42	; 0x2a
 800964c:	d111      	bne.n	8009672 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2228      	movs	r2, #40	; 0x28
 8009652:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2222      	movs	r2, #34	; 0x22
 800965a:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800965c:	2102      	movs	r1, #2
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f000 ff94 	bl	800a58c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2200      	movs	r2, #0
 8009668:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f7ff fa1d 	bl	8008aac <HAL_I2C_SlaveRxCpltCallback>
}
 8009672:	bf00      	nop
 8009674:	3710      	adds	r7, #16
 8009676:	46bd      	mov	sp, r7
 8009678:	bd80      	pop	{r7, pc}
	...

0800967c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b086      	sub	sp, #24
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
 8009684:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	2220      	movs	r2, #32
 8009690:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009698:	b2db      	uxtb	r3, r3
 800969a:	2b21      	cmp	r3, #33	; 0x21
 800969c:	d107      	bne.n	80096ae <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800969e:	2101      	movs	r1, #1
 80096a0:	6878      	ldr	r0, [r7, #4]
 80096a2:	f000 ff73 	bl	800a58c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	2211      	movs	r2, #17
 80096aa:	631a      	str	r2, [r3, #48]	; 0x30
 80096ac:	e00c      	b.n	80096c8 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80096b4:	b2db      	uxtb	r3, r3
 80096b6:	2b22      	cmp	r3, #34	; 0x22
 80096b8:	d106      	bne.n	80096c8 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80096ba:	2102      	movs	r1, #2
 80096bc:	6878      	ldr	r0, [r7, #4]
 80096be:	f000 ff65 	bl	800a58c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	2212      	movs	r2, #18
 80096c6:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	6859      	ldr	r1, [r3, #4]
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681a      	ldr	r2, [r3, #0]
 80096d2:	4b4d      	ldr	r3, [pc, #308]	; (8009808 <I2C_ITMasterCplt+0x18c>)
 80096d4:	400b      	ands	r3, r1
 80096d6:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	2200      	movs	r2, #0
 80096dc:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	4a4a      	ldr	r2, [pc, #296]	; (800980c <I2C_ITMasterCplt+0x190>)
 80096e2:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80096e4:	697b      	ldr	r3, [r7, #20]
 80096e6:	091b      	lsrs	r3, r3, #4
 80096e8:	f003 0301 	and.w	r3, r3, #1
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d009      	beq.n	8009704 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	2210      	movs	r2, #16
 80096f6:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80096fc:	f043 0204 	orr.w	r2, r3, #4
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800970a:	b2db      	uxtb	r3, r3
 800970c:	2b60      	cmp	r3, #96	; 0x60
 800970e:	d10b      	bne.n	8009728 <I2C_ITMasterCplt+0xac>
 8009710:	697b      	ldr	r3, [r7, #20]
 8009712:	089b      	lsrs	r3, r3, #2
 8009714:	f003 0301 	and.w	r3, r3, #1
 8009718:	2b00      	cmp	r3, #0
 800971a:	d005      	beq.n	8009728 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009722:	b2db      	uxtb	r3, r3
 8009724:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8009726:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009728:	6878      	ldr	r0, [r7, #4]
 800972a:	f000 fbb6 	bl	8009e9a <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009732:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800973a:	b2db      	uxtb	r3, r3
 800973c:	2b60      	cmp	r3, #96	; 0x60
 800973e:	d002      	beq.n	8009746 <I2C_ITMasterCplt+0xca>
 8009740:	693b      	ldr	r3, [r7, #16]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d006      	beq.n	8009754 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800974a:	4619      	mov	r1, r3
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f000 faad 	bl	8009cac <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8009752:	e054      	b.n	80097fe <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800975a:	b2db      	uxtb	r3, r3
 800975c:	2b21      	cmp	r3, #33	; 0x21
 800975e:	d124      	bne.n	80097aa <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	2220      	movs	r2, #32
 8009764:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2200      	movs	r2, #0
 800976c:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009774:	b2db      	uxtb	r3, r3
 8009776:	2b40      	cmp	r3, #64	; 0x40
 8009778:	d10b      	bne.n	8009792 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2200      	movs	r2, #0
 800977e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2200      	movs	r2, #0
 8009786:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f7ff f9b0 	bl	8008af0 <HAL_I2C_MemTxCpltCallback>
}
 8009790:	e035      	b.n	80097fe <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	2200      	movs	r2, #0
 8009796:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	2200      	movs	r2, #0
 800979e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80097a2:	6878      	ldr	r0, [r7, #4]
 80097a4:	f7ff f964 	bl	8008a70 <HAL_I2C_MasterTxCpltCallback>
}
 80097a8:	e029      	b.n	80097fe <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80097b0:	b2db      	uxtb	r3, r3
 80097b2:	2b22      	cmp	r3, #34	; 0x22
 80097b4:	d123      	bne.n	80097fe <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2220      	movs	r2, #32
 80097ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2200      	movs	r2, #0
 80097c2:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80097ca:	b2db      	uxtb	r3, r3
 80097cc:	2b40      	cmp	r3, #64	; 0x40
 80097ce:	d10b      	bne.n	80097e8 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	2200      	movs	r2, #0
 80097d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2200      	movs	r2, #0
 80097dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80097e0:	6878      	ldr	r0, [r7, #4]
 80097e2:	f7ff f98f 	bl	8008b04 <HAL_I2C_MemRxCpltCallback>
}
 80097e6:	e00a      	b.n	80097fe <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	2200      	movs	r2, #0
 80097ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2200      	movs	r2, #0
 80097f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80097f8:	6878      	ldr	r0, [r7, #4]
 80097fa:	f7ff f943 	bl	8008a84 <HAL_I2C_MasterRxCpltCallback>
}
 80097fe:	bf00      	nop
 8009800:	3718      	adds	r7, #24
 8009802:	46bd      	mov	sp, r7
 8009804:	bd80      	pop	{r7, pc}
 8009806:	bf00      	nop
 8009808:	fe00e800 	.word	0xfe00e800
 800980c:	ffff0000 	.word	0xffff0000

08009810 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b086      	sub	sp, #24
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
 8009818:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800982c:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	2220      	movs	r2, #32
 8009834:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8009836:	7bfb      	ldrb	r3, [r7, #15]
 8009838:	2b21      	cmp	r3, #33	; 0x21
 800983a:	d002      	beq.n	8009842 <I2C_ITSlaveCplt+0x32>
 800983c:	7bfb      	ldrb	r3, [r7, #15]
 800983e:	2b29      	cmp	r3, #41	; 0x29
 8009840:	d108      	bne.n	8009854 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8009842:	f248 0101 	movw	r1, #32769	; 0x8001
 8009846:	6878      	ldr	r0, [r7, #4]
 8009848:	f000 fea0 	bl	800a58c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	2221      	movs	r2, #33	; 0x21
 8009850:	631a      	str	r2, [r3, #48]	; 0x30
 8009852:	e00d      	b.n	8009870 <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8009854:	7bfb      	ldrb	r3, [r7, #15]
 8009856:	2b22      	cmp	r3, #34	; 0x22
 8009858:	d002      	beq.n	8009860 <I2C_ITSlaveCplt+0x50>
 800985a:	7bfb      	ldrb	r3, [r7, #15]
 800985c:	2b2a      	cmp	r3, #42	; 0x2a
 800985e:	d107      	bne.n	8009870 <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8009860:	f248 0102 	movw	r1, #32770	; 0x8002
 8009864:	6878      	ldr	r0, [r7, #4]
 8009866:	f000 fe91 	bl	800a58c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	2222      	movs	r2, #34	; 0x22
 800986e:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	685a      	ldr	r2, [r3, #4]
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800987e:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	6859      	ldr	r1, [r3, #4]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681a      	ldr	r2, [r3, #0]
 800988a:	4b80      	ldr	r3, [pc, #512]	; (8009a8c <I2C_ITSlaveCplt+0x27c>)
 800988c:	400b      	ands	r3, r1
 800988e:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8009890:	6878      	ldr	r0, [r7, #4]
 8009892:	f000 fb02 	bl	8009e9a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8009896:	693b      	ldr	r3, [r7, #16]
 8009898:	0b9b      	lsrs	r3, r3, #14
 800989a:	f003 0301 	and.w	r3, r3, #1
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d07a      	beq.n	8009998 <I2C_ITSlaveCplt+0x188>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	681a      	ldr	r2, [r3, #0]
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80098b0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	f000 8111 	beq.w	8009ade <I2C_ITSlaveCplt+0x2ce>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	4a73      	ldr	r2, [pc, #460]	; (8009a90 <I2C_ITSlaveCplt+0x280>)
 80098c4:	4293      	cmp	r3, r2
 80098c6:	d059      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	4a71      	ldr	r2, [pc, #452]	; (8009a94 <I2C_ITSlaveCplt+0x284>)
 80098d0:	4293      	cmp	r3, r2
 80098d2:	d053      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	4a6f      	ldr	r2, [pc, #444]	; (8009a98 <I2C_ITSlaveCplt+0x288>)
 80098dc:	4293      	cmp	r3, r2
 80098de:	d04d      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	4a6d      	ldr	r2, [pc, #436]	; (8009a9c <I2C_ITSlaveCplt+0x28c>)
 80098e8:	4293      	cmp	r3, r2
 80098ea:	d047      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	4a6b      	ldr	r2, [pc, #428]	; (8009aa0 <I2C_ITSlaveCplt+0x290>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d041      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	4a69      	ldr	r2, [pc, #420]	; (8009aa4 <I2C_ITSlaveCplt+0x294>)
 8009900:	4293      	cmp	r3, r2
 8009902:	d03b      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	4a67      	ldr	r2, [pc, #412]	; (8009aa8 <I2C_ITSlaveCplt+0x298>)
 800990c:	4293      	cmp	r3, r2
 800990e:	d035      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4a65      	ldr	r2, [pc, #404]	; (8009aac <I2C_ITSlaveCplt+0x29c>)
 8009918:	4293      	cmp	r3, r2
 800991a:	d02f      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4a63      	ldr	r2, [pc, #396]	; (8009ab0 <I2C_ITSlaveCplt+0x2a0>)
 8009924:	4293      	cmp	r3, r2
 8009926:	d029      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	4a61      	ldr	r2, [pc, #388]	; (8009ab4 <I2C_ITSlaveCplt+0x2a4>)
 8009930:	4293      	cmp	r3, r2
 8009932:	d023      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009938:	681b      	ldr	r3, [r3, #0]
 800993a:	4a5f      	ldr	r2, [pc, #380]	; (8009ab8 <I2C_ITSlaveCplt+0x2a8>)
 800993c:	4293      	cmp	r3, r2
 800993e:	d01d      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	4a5d      	ldr	r2, [pc, #372]	; (8009abc <I2C_ITSlaveCplt+0x2ac>)
 8009948:	4293      	cmp	r3, r2
 800994a:	d017      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	4a5b      	ldr	r2, [pc, #364]	; (8009ac0 <I2C_ITSlaveCplt+0x2b0>)
 8009954:	4293      	cmp	r3, r2
 8009956:	d011      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	4a59      	ldr	r2, [pc, #356]	; (8009ac4 <I2C_ITSlaveCplt+0x2b4>)
 8009960:	4293      	cmp	r3, r2
 8009962:	d00b      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	4a57      	ldr	r2, [pc, #348]	; (8009ac8 <I2C_ITSlaveCplt+0x2b8>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d005      	beq.n	800997c <I2C_ITSlaveCplt+0x16c>
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	4a55      	ldr	r2, [pc, #340]	; (8009acc <I2C_ITSlaveCplt+0x2bc>)
 8009978:	4293      	cmp	r3, r2
 800997a:	d105      	bne.n	8009988 <I2C_ITSlaveCplt+0x178>
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	685b      	ldr	r3, [r3, #4]
 8009984:	b29b      	uxth	r3, r3
 8009986:	e004      	b.n	8009992 <I2C_ITSlaveCplt+0x182>
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	685b      	ldr	r3, [r3, #4]
 8009990:	b29b      	uxth	r3, r3
 8009992:	687a      	ldr	r2, [r7, #4]
 8009994:	8553      	strh	r3, [r2, #42]	; 0x2a
 8009996:	e0a2      	b.n	8009ade <I2C_ITSlaveCplt+0x2ce>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	0bdb      	lsrs	r3, r3, #15
 800999c:	f003 0301 	and.w	r3, r3, #1
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	f000 809c 	beq.w	8009ade <I2C_ITSlaveCplt+0x2ce>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	681a      	ldr	r2, [r3, #0]
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80099b4:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	f000 808f 	beq.w	8009ade <I2C_ITSlaveCplt+0x2ce>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	4a32      	ldr	r2, [pc, #200]	; (8009a90 <I2C_ITSlaveCplt+0x280>)
 80099c8:	4293      	cmp	r3, r2
 80099ca:	d059      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	4a30      	ldr	r2, [pc, #192]	; (8009a94 <I2C_ITSlaveCplt+0x284>)
 80099d4:	4293      	cmp	r3, r2
 80099d6:	d053      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a2e      	ldr	r2, [pc, #184]	; (8009a98 <I2C_ITSlaveCplt+0x288>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d04d      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	4a2c      	ldr	r2, [pc, #176]	; (8009a9c <I2C_ITSlaveCplt+0x28c>)
 80099ec:	4293      	cmp	r3, r2
 80099ee:	d047      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	4a2a      	ldr	r2, [pc, #168]	; (8009aa0 <I2C_ITSlaveCplt+0x290>)
 80099f8:	4293      	cmp	r3, r2
 80099fa:	d041      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	4a28      	ldr	r2, [pc, #160]	; (8009aa4 <I2C_ITSlaveCplt+0x294>)
 8009a04:	4293      	cmp	r3, r2
 8009a06:	d03b      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	4a26      	ldr	r2, [pc, #152]	; (8009aa8 <I2C_ITSlaveCplt+0x298>)
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d035      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	4a24      	ldr	r2, [pc, #144]	; (8009aac <I2C_ITSlaveCplt+0x29c>)
 8009a1c:	4293      	cmp	r3, r2
 8009a1e:	d02f      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a24:	681b      	ldr	r3, [r3, #0]
 8009a26:	4a22      	ldr	r2, [pc, #136]	; (8009ab0 <I2C_ITSlaveCplt+0x2a0>)
 8009a28:	4293      	cmp	r3, r2
 8009a2a:	d029      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	4a20      	ldr	r2, [pc, #128]	; (8009ab4 <I2C_ITSlaveCplt+0x2a4>)
 8009a34:	4293      	cmp	r3, r2
 8009a36:	d023      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4a1e      	ldr	r2, [pc, #120]	; (8009ab8 <I2C_ITSlaveCplt+0x2a8>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d01d      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4a1c      	ldr	r2, [pc, #112]	; (8009abc <I2C_ITSlaveCplt+0x2ac>)
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	d017      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 8009a50:	687b      	ldr	r3, [r7, #4]
 8009a52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	4a1a      	ldr	r2, [pc, #104]	; (8009ac0 <I2C_ITSlaveCplt+0x2b0>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d011      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	4a18      	ldr	r2, [pc, #96]	; (8009ac4 <I2C_ITSlaveCplt+0x2b4>)
 8009a64:	4293      	cmp	r3, r2
 8009a66:	d00b      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	4a16      	ldr	r2, [pc, #88]	; (8009ac8 <I2C_ITSlaveCplt+0x2b8>)
 8009a70:	4293      	cmp	r3, r2
 8009a72:	d005      	beq.n	8009a80 <I2C_ITSlaveCplt+0x270>
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	4a14      	ldr	r2, [pc, #80]	; (8009acc <I2C_ITSlaveCplt+0x2bc>)
 8009a7c:	4293      	cmp	r3, r2
 8009a7e:	d127      	bne.n	8009ad0 <I2C_ITSlaveCplt+0x2c0>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	685b      	ldr	r3, [r3, #4]
 8009a88:	b29b      	uxth	r3, r3
 8009a8a:	e026      	b.n	8009ada <I2C_ITSlaveCplt+0x2ca>
 8009a8c:	fe00e800 	.word	0xfe00e800
 8009a90:	40020010 	.word	0x40020010
 8009a94:	40020028 	.word	0x40020028
 8009a98:	40020040 	.word	0x40020040
 8009a9c:	40020058 	.word	0x40020058
 8009aa0:	40020070 	.word	0x40020070
 8009aa4:	40020088 	.word	0x40020088
 8009aa8:	400200a0 	.word	0x400200a0
 8009aac:	400200b8 	.word	0x400200b8
 8009ab0:	40020410 	.word	0x40020410
 8009ab4:	40020428 	.word	0x40020428
 8009ab8:	40020440 	.word	0x40020440
 8009abc:	40020458 	.word	0x40020458
 8009ac0:	40020470 	.word	0x40020470
 8009ac4:	40020488 	.word	0x40020488
 8009ac8:	400204a0 	.word	0x400204a0
 8009acc:	400204b8 	.word	0x400204b8
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	685b      	ldr	r3, [r3, #4]
 8009ad8:	b29b      	uxth	r3, r3
 8009ada:	687a      	ldr	r2, [r7, #4]
 8009adc:	8553      	strh	r3, [r2, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	089b      	lsrs	r3, r3, #2
 8009ae2:	f003 0301 	and.w	r3, r3, #1
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d020      	beq.n	8009b2c <I2C_ITSlaveCplt+0x31c>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	f023 0304 	bic.w	r3, r3, #4
 8009af0:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009afc:	b2d2      	uxtb	r2, r2
 8009afe:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b04:	1c5a      	adds	r2, r3, #1
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	d00c      	beq.n	8009b2c <I2C_ITSlaveCplt+0x31c>
    {
      hi2c->XferSize--;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b16:	3b01      	subs	r3, #1
 8009b18:	b29a      	uxth	r2, r3
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b22:	b29b      	uxth	r3, r3
 8009b24:	3b01      	subs	r3, #1
 8009b26:	b29a      	uxth	r2, r3
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b30:	b29b      	uxth	r3, r3
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d005      	beq.n	8009b42 <I2C_ITSlaveCplt+0x332>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b3a:	f043 0204 	orr.w	r2, r3, #4
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2200      	movs	r2, #0
 8009b46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2200      	movs	r2, #0
 8009b4e:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d010      	beq.n	8009b7a <I2C_ITSlaveCplt+0x36a>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b5c:	4619      	mov	r1, r3
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f000 f8a4 	bl	8009cac <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009b6a:	b2db      	uxtb	r3, r3
 8009b6c:	2b28      	cmp	r3, #40	; 0x28
 8009b6e:	d141      	bne.n	8009bf4 <I2C_ITSlaveCplt+0x3e4>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8009b70:	6979      	ldr	r1, [r7, #20]
 8009b72:	6878      	ldr	r0, [r7, #4]
 8009b74:	f000 f844 	bl	8009c00 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009b78:	e03c      	b.n	8009bf4 <I2C_ITSlaveCplt+0x3e4>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b7e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009b82:	d014      	beq.n	8009bae <I2C_ITSlaveCplt+0x39e>
    I2C_ITSlaveSeqCplt(hi2c);
 8009b84:	6878      	ldr	r0, [r7, #4]
 8009b86:	f7ff fd1a 	bl	80095be <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	4a1b      	ldr	r2, [pc, #108]	; (8009bfc <I2C_ITSlaveCplt+0x3ec>)
 8009b8e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	2220      	movs	r2, #32
 8009b94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f7fe ff98 	bl	8008adc <HAL_I2C_ListenCpltCallback>
}
 8009bac:	e022      	b.n	8009bf4 <I2C_ITSlaveCplt+0x3e4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009bb4:	b2db      	uxtb	r3, r3
 8009bb6:	2b22      	cmp	r3, #34	; 0x22
 8009bb8:	d10e      	bne.n	8009bd8 <I2C_ITSlaveCplt+0x3c8>
    hi2c->State = HAL_I2C_STATE_READY;
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	2220      	movs	r2, #32
 8009bbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8009bd0:	6878      	ldr	r0, [r7, #4]
 8009bd2:	f7fe ff6b 	bl	8008aac <HAL_I2C_SlaveRxCpltCallback>
}
 8009bd6:	e00d      	b.n	8009bf4 <I2C_ITSlaveCplt+0x3e4>
    hi2c->State = HAL_I2C_STATE_READY;
 8009bd8:	687b      	ldr	r3, [r7, #4]
 8009bda:	2220      	movs	r2, #32
 8009bdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2200      	movs	r2, #0
 8009be4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	2200      	movs	r2, #0
 8009bea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	f7fe ff52 	bl	8008a98 <HAL_I2C_SlaveTxCpltCallback>
}
 8009bf4:	bf00      	nop
 8009bf6:	3718      	adds	r7, #24
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}
 8009bfc:	ffff0000 	.word	0xffff0000

08009c00 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b082      	sub	sp, #8
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	6078      	str	r0, [r7, #4]
 8009c08:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	4a26      	ldr	r2, [pc, #152]	; (8009ca8 <I2C_ITListenCplt+0xa8>)
 8009c0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	2200      	movs	r2, #0
 8009c14:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	2220      	movs	r2, #32
 8009c1a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	2200      	movs	r2, #0
 8009c22:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2200      	movs	r2, #0
 8009c2a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8009c2c:	683b      	ldr	r3, [r7, #0]
 8009c2e:	089b      	lsrs	r3, r3, #2
 8009c30:	f003 0301 	and.w	r3, r3, #1
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d022      	beq.n	8009c7e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c42:	b2d2      	uxtb	r2, r2
 8009c44:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c4a:	1c5a      	adds	r2, r3, #1
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d012      	beq.n	8009c7e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c5c:	3b01      	subs	r3, #1
 8009c5e:	b29a      	uxth	r2, r3
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009c68:	b29b      	uxth	r3, r3
 8009c6a:	3b01      	subs	r3, #1
 8009c6c:	b29a      	uxth	r2, r3
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009c76:	f043 0204 	orr.w	r2, r3, #4
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009c7e:	f248 0103 	movw	r1, #32771	; 0x8003
 8009c82:	6878      	ldr	r0, [r7, #4]
 8009c84:	f000 fc82 	bl	800a58c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	2210      	movs	r2, #16
 8009c8e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	2200      	movs	r2, #0
 8009c94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8009c98:	6878      	ldr	r0, [r7, #4]
 8009c9a:	f7fe ff1f 	bl	8008adc <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8009c9e:	bf00      	nop
 8009ca0:	3708      	adds	r7, #8
 8009ca2:	46bd      	mov	sp, r7
 8009ca4:	bd80      	pop	{r7, pc}
 8009ca6:	bf00      	nop
 8009ca8:	ffff0000 	.word	0xffff0000

08009cac <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b084      	sub	sp, #16
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
 8009cb4:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009cbc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2200      	movs	r2, #0
 8009cc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	4a5d      	ldr	r2, [pc, #372]	; (8009e40 <I2C_ITError+0x194>)
 8009cca:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	431a      	orrs	r2, r3
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8009cde:	7bfb      	ldrb	r3, [r7, #15]
 8009ce0:	2b28      	cmp	r3, #40	; 0x28
 8009ce2:	d005      	beq.n	8009cf0 <I2C_ITError+0x44>
 8009ce4:	7bfb      	ldrb	r3, [r7, #15]
 8009ce6:	2b29      	cmp	r3, #41	; 0x29
 8009ce8:	d002      	beq.n	8009cf0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8009cea:	7bfb      	ldrb	r3, [r7, #15]
 8009cec:	2b2a      	cmp	r3, #42	; 0x2a
 8009cee:	d10b      	bne.n	8009d08 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009cf0:	2103      	movs	r1, #3
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f000 fc4a 	bl	800a58c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	2228      	movs	r2, #40	; 0x28
 8009cfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	4a50      	ldr	r2, [pc, #320]	; (8009e44 <I2C_ITError+0x198>)
 8009d04:	635a      	str	r2, [r3, #52]	; 0x34
 8009d06:	e011      	b.n	8009d2c <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8009d08:	f248 0103 	movw	r1, #32771	; 0x8003
 8009d0c:	6878      	ldr	r0, [r7, #4]
 8009d0e:	f000 fc3d 	bl	800a58c <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009d18:	b2db      	uxtb	r3, r3
 8009d1a:	2b60      	cmp	r3, #96	; 0x60
 8009d1c:	d003      	beq.n	8009d26 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	2220      	movs	r2, #32
 8009d22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d30:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d039      	beq.n	8009dae <I2C_ITError+0x102>
 8009d3a:	68bb      	ldr	r3, [r7, #8]
 8009d3c:	2b11      	cmp	r3, #17
 8009d3e:	d002      	beq.n	8009d46 <I2C_ITError+0x9a>
 8009d40:	68bb      	ldr	r3, [r7, #8]
 8009d42:	2b21      	cmp	r3, #33	; 0x21
 8009d44:	d133      	bne.n	8009dae <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009d50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009d54:	d107      	bne.n	8009d66 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	681a      	ldr	r2, [r3, #0]
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009d64:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	f7fd fce4 	bl	8007738 <HAL_DMA_GetState>
 8009d70:	4603      	mov	r3, r0
 8009d72:	2b01      	cmp	r3, #1
 8009d74:	d017      	beq.n	8009da6 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8009d76:	687b      	ldr	r3, [r7, #4]
 8009d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d7a:	4a33      	ldr	r2, [pc, #204]	; (8009e48 <I2C_ITError+0x19c>)
 8009d7c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	2200      	movs	r2, #0
 8009d82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	f7fc fb66 	bl	800645c <HAL_DMA_Abort_IT>
 8009d90:	4603      	mov	r3, r0
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d04d      	beq.n	8009e32 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d9a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009d9c:	687a      	ldr	r2, [r7, #4]
 8009d9e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009da0:	4610      	mov	r0, r2
 8009da2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009da4:	e045      	b.n	8009e32 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f000 f850 	bl	8009e4c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009dac:	e041      	b.n	8009e32 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d039      	beq.n	8009e2a <I2C_ITError+0x17e>
 8009db6:	68bb      	ldr	r3, [r7, #8]
 8009db8:	2b12      	cmp	r3, #18
 8009dba:	d002      	beq.n	8009dc2 <I2C_ITError+0x116>
 8009dbc:	68bb      	ldr	r3, [r7, #8]
 8009dbe:	2b22      	cmp	r3, #34	; 0x22
 8009dc0:	d133      	bne.n	8009e2a <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009dcc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009dd0:	d107      	bne.n	8009de2 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	681a      	ldr	r2, [r3, #0]
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009de0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009de6:	4618      	mov	r0, r3
 8009de8:	f7fd fca6 	bl	8007738 <HAL_DMA_GetState>
 8009dec:	4603      	mov	r3, r0
 8009dee:	2b01      	cmp	r3, #1
 8009df0:	d017      	beq.n	8009e22 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009df6:	4a14      	ldr	r2, [pc, #80]	; (8009e48 <I2C_ITError+0x19c>)
 8009df8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2200      	movs	r2, #0
 8009dfe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e06:	4618      	mov	r0, r3
 8009e08:	f7fc fb28 	bl	800645c <HAL_DMA_Abort_IT>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d011      	beq.n	8009e36 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009e16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009e18:	687a      	ldr	r2, [r7, #4]
 8009e1a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009e1c:	4610      	mov	r0, r2
 8009e1e:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009e20:	e009      	b.n	8009e36 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f000 f812 	bl	8009e4c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009e28:	e005      	b.n	8009e36 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f000 f80e 	bl	8009e4c <I2C_TreatErrorCallback>
  }
}
 8009e30:	e002      	b.n	8009e38 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8009e32:	bf00      	nop
 8009e34:	e000      	b.n	8009e38 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8009e36:	bf00      	nop
}
 8009e38:	bf00      	nop
 8009e3a:	3710      	adds	r7, #16
 8009e3c:	46bd      	mov	sp, r7
 8009e3e:	bd80      	pop	{r7, pc}
 8009e40:	ffff0000 	.word	0xffff0000
 8009e44:	08008b41 	.word	0x08008b41
 8009e48:	0800a1e9 	.word	0x0800a1e9

08009e4c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8009e4c:	b580      	push	{r7, lr}
 8009e4e:	b082      	sub	sp, #8
 8009e50:	af00      	add	r7, sp, #0
 8009e52:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009e5a:	b2db      	uxtb	r3, r3
 8009e5c:	2b60      	cmp	r3, #96	; 0x60
 8009e5e:	d10e      	bne.n	8009e7e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2220      	movs	r2, #32
 8009e64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	2200      	movs	r2, #0
 8009e6c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	2200      	movs	r2, #0
 8009e72:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8009e76:	6878      	ldr	r0, [r7, #4]
 8009e78:	f7fe fe58 	bl	8008b2c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8009e7c:	e009      	b.n	8009e92 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2200      	movs	r2, #0
 8009e82:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2200      	movs	r2, #0
 8009e88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8009e8c:	6878      	ldr	r0, [r7, #4]
 8009e8e:	f7fe fe43 	bl	8008b18 <HAL_I2C_ErrorCallback>
}
 8009e92:	bf00      	nop
 8009e94:	3708      	adds	r7, #8
 8009e96:	46bd      	mov	sp, r7
 8009e98:	bd80      	pop	{r7, pc}

08009e9a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8009e9a:	b480      	push	{r7}
 8009e9c:	b083      	sub	sp, #12
 8009e9e:	af00      	add	r7, sp, #0
 8009ea0:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	699b      	ldr	r3, [r3, #24]
 8009ea8:	f003 0302 	and.w	r3, r3, #2
 8009eac:	2b02      	cmp	r3, #2
 8009eae:	d103      	bne.n	8009eb8 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	2200      	movs	r2, #0
 8009eb6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	699b      	ldr	r3, [r3, #24]
 8009ebe:	f003 0301 	and.w	r3, r3, #1
 8009ec2:	2b01      	cmp	r3, #1
 8009ec4:	d007      	beq.n	8009ed6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	699a      	ldr	r2, [r3, #24]
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	681b      	ldr	r3, [r3, #0]
 8009ed0:	f042 0201 	orr.w	r2, r2, #1
 8009ed4:	619a      	str	r2, [r3, #24]
  }
}
 8009ed6:	bf00      	nop
 8009ed8:	370c      	adds	r7, #12
 8009eda:	46bd      	mov	sp, r7
 8009edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee0:	4770      	bx	lr

08009ee2 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009ee2:	b580      	push	{r7, lr}
 8009ee4:	b084      	sub	sp, #16
 8009ee6:	af00      	add	r7, sp, #0
 8009ee8:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009eee:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	681b      	ldr	r3, [r3, #0]
 8009ef4:	681a      	ldr	r2, [r3, #0]
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	681b      	ldr	r3, [r3, #0]
 8009efa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009efe:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f04:	b29b      	uxth	r3, r3
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d104      	bne.n	8009f14 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8009f0a:	2120      	movs	r1, #32
 8009f0c:	68f8      	ldr	r0, [r7, #12]
 8009f0e:	f000 fad9 	bl	800a4c4 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8009f12:	e02d      	b.n	8009f70 <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f18:	68fa      	ldr	r2, [r7, #12]
 8009f1a:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8009f1c:	441a      	add	r2, r3
 8009f1e:	68fb      	ldr	r3, [r7, #12]
 8009f20:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f26:	b29b      	uxth	r3, r3
 8009f28:	2bff      	cmp	r3, #255	; 0xff
 8009f2a:	d903      	bls.n	8009f34 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	22ff      	movs	r2, #255	; 0xff
 8009f30:	851a      	strh	r2, [r3, #40]	; 0x28
 8009f32:	e004      	b.n	8009f3e <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009f38:	b29a      	uxth	r2, r3
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize) != HAL_OK)
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	3324      	adds	r3, #36	; 0x24
 8009f48:	4619      	mov	r1, r3
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f4e:	461a      	mov	r2, r3
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009f54:	f7fb fcfa 	bl	800594c <HAL_DMA_Start_IT>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d004      	beq.n	8009f68 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8009f5e:	2110      	movs	r1, #16
 8009f60:	68f8      	ldr	r0, [r7, #12]
 8009f62:	f7ff fea3 	bl	8009cac <I2C_ITError>
}
 8009f66:	e003      	b.n	8009f70 <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8009f68:	2140      	movs	r1, #64	; 0x40
 8009f6a:	68f8      	ldr	r0, [r7, #12]
 8009f6c:	f000 faaa 	bl	800a4c4 <I2C_Enable_IRQ>
}
 8009f70:	bf00      	nop
 8009f72:	3710      	adds	r7, #16
 8009f74:	46bd      	mov	sp, r7
 8009f76:	bd80      	pop	{r7, pc}

08009f78 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8009f78:	b580      	push	{r7, lr}
 8009f7a:	b084      	sub	sp, #16
 8009f7c:	af00      	add	r7, sp, #0
 8009f7e:	6078      	str	r0, [r7, #4]
  uint32_t treatdmaerror = 0U;
 8009f80:	2300      	movs	r3, #0
 8009f82:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f88:	60bb      	str	r3, [r7, #8]

  if (hi2c->hdmatx != NULL)
 8009f8a:	68bb      	ldr	r3, [r7, #8]
 8009f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d076      	beq.n	800a080 <I2C_DMAError+0x108>
  {
    if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8009f92:	68bb      	ldr	r3, [r7, #8]
 8009f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a83      	ldr	r2, [pc, #524]	; (800a1a8 <I2C_DMAError+0x230>)
 8009f9a:	4293      	cmp	r3, r2
 8009f9c:	d059      	beq.n	800a052 <I2C_DMAError+0xda>
 8009f9e:	68bb      	ldr	r3, [r7, #8]
 8009fa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	4a81      	ldr	r2, [pc, #516]	; (800a1ac <I2C_DMAError+0x234>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d053      	beq.n	800a052 <I2C_DMAError+0xda>
 8009faa:	68bb      	ldr	r3, [r7, #8]
 8009fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	4a7f      	ldr	r2, [pc, #508]	; (800a1b0 <I2C_DMAError+0x238>)
 8009fb2:	4293      	cmp	r3, r2
 8009fb4:	d04d      	beq.n	800a052 <I2C_DMAError+0xda>
 8009fb6:	68bb      	ldr	r3, [r7, #8]
 8009fb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4a7d      	ldr	r2, [pc, #500]	; (800a1b4 <I2C_DMAError+0x23c>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d047      	beq.n	800a052 <I2C_DMAError+0xda>
 8009fc2:	68bb      	ldr	r3, [r7, #8]
 8009fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	4a7b      	ldr	r2, [pc, #492]	; (800a1b8 <I2C_DMAError+0x240>)
 8009fca:	4293      	cmp	r3, r2
 8009fcc:	d041      	beq.n	800a052 <I2C_DMAError+0xda>
 8009fce:	68bb      	ldr	r3, [r7, #8]
 8009fd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	4a79      	ldr	r2, [pc, #484]	; (800a1bc <I2C_DMAError+0x244>)
 8009fd6:	4293      	cmp	r3, r2
 8009fd8:	d03b      	beq.n	800a052 <I2C_DMAError+0xda>
 8009fda:	68bb      	ldr	r3, [r7, #8]
 8009fdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	4a77      	ldr	r2, [pc, #476]	; (800a1c0 <I2C_DMAError+0x248>)
 8009fe2:	4293      	cmp	r3, r2
 8009fe4:	d035      	beq.n	800a052 <I2C_DMAError+0xda>
 8009fe6:	68bb      	ldr	r3, [r7, #8]
 8009fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a75      	ldr	r2, [pc, #468]	; (800a1c4 <I2C_DMAError+0x24c>)
 8009fee:	4293      	cmp	r3, r2
 8009ff0:	d02f      	beq.n	800a052 <I2C_DMAError+0xda>
 8009ff2:	68bb      	ldr	r3, [r7, #8]
 8009ff4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	4a73      	ldr	r2, [pc, #460]	; (800a1c8 <I2C_DMAError+0x250>)
 8009ffa:	4293      	cmp	r3, r2
 8009ffc:	d029      	beq.n	800a052 <I2C_DMAError+0xda>
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a002:	681b      	ldr	r3, [r3, #0]
 800a004:	4a71      	ldr	r2, [pc, #452]	; (800a1cc <I2C_DMAError+0x254>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d023      	beq.n	800a052 <I2C_DMAError+0xda>
 800a00a:	68bb      	ldr	r3, [r7, #8]
 800a00c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	4a6f      	ldr	r2, [pc, #444]	; (800a1d0 <I2C_DMAError+0x258>)
 800a012:	4293      	cmp	r3, r2
 800a014:	d01d      	beq.n	800a052 <I2C_DMAError+0xda>
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	4a6d      	ldr	r2, [pc, #436]	; (800a1d4 <I2C_DMAError+0x25c>)
 800a01e:	4293      	cmp	r3, r2
 800a020:	d017      	beq.n	800a052 <I2C_DMAError+0xda>
 800a022:	68bb      	ldr	r3, [r7, #8]
 800a024:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	4a6b      	ldr	r2, [pc, #428]	; (800a1d8 <I2C_DMAError+0x260>)
 800a02a:	4293      	cmp	r3, r2
 800a02c:	d011      	beq.n	800a052 <I2C_DMAError+0xda>
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	4a69      	ldr	r2, [pc, #420]	; (800a1dc <I2C_DMAError+0x264>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d00b      	beq.n	800a052 <I2C_DMAError+0xda>
 800a03a:	68bb      	ldr	r3, [r7, #8]
 800a03c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	4a67      	ldr	r2, [pc, #412]	; (800a1e0 <I2C_DMAError+0x268>)
 800a042:	4293      	cmp	r3, r2
 800a044:	d005      	beq.n	800a052 <I2C_DMAError+0xda>
 800a046:	68bb      	ldr	r3, [r7, #8]
 800a048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	4a65      	ldr	r2, [pc, #404]	; (800a1e4 <I2C_DMAError+0x26c>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d109      	bne.n	800a066 <I2C_DMAError+0xee>
 800a052:	68bb      	ldr	r3, [r7, #8]
 800a054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	685b      	ldr	r3, [r3, #4]
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	bf0c      	ite	eq
 800a05e:	2301      	moveq	r3, #1
 800a060:	2300      	movne	r3, #0
 800a062:	b2db      	uxtb	r3, r3
 800a064:	e008      	b.n	800a078 <I2C_DMAError+0x100>
 800a066:	68bb      	ldr	r3, [r7, #8]
 800a068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	685b      	ldr	r3, [r3, #4]
 800a06e:	2b00      	cmp	r3, #0
 800a070:	bf0c      	ite	eq
 800a072:	2301      	moveq	r3, #1
 800a074:	2300      	movne	r3, #0
 800a076:	b2db      	uxtb	r3, r3
 800a078:	2b00      	cmp	r3, #0
 800a07a:	d001      	beq.n	800a080 <I2C_DMAError+0x108>
    {
      treatdmaerror = 1U;
 800a07c:	2301      	movs	r3, #1
 800a07e:	60fb      	str	r3, [r7, #12]
    }
  }

  if (hi2c->hdmarx != NULL)
 800a080:	68bb      	ldr	r3, [r7, #8]
 800a082:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a084:	2b00      	cmp	r3, #0
 800a086:	d076      	beq.n	800a176 <I2C_DMAError+0x1fe>
  {
    if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 800a088:	68bb      	ldr	r3, [r7, #8]
 800a08a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	4a46      	ldr	r2, [pc, #280]	; (800a1a8 <I2C_DMAError+0x230>)
 800a090:	4293      	cmp	r3, r2
 800a092:	d059      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a094:	68bb      	ldr	r3, [r7, #8]
 800a096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	4a44      	ldr	r2, [pc, #272]	; (800a1ac <I2C_DMAError+0x234>)
 800a09c:	4293      	cmp	r3, r2
 800a09e:	d053      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a0a0:	68bb      	ldr	r3, [r7, #8]
 800a0a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	4a42      	ldr	r2, [pc, #264]	; (800a1b0 <I2C_DMAError+0x238>)
 800a0a8:	4293      	cmp	r3, r2
 800a0aa:	d04d      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a0ac:	68bb      	ldr	r3, [r7, #8]
 800a0ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0b0:	681b      	ldr	r3, [r3, #0]
 800a0b2:	4a40      	ldr	r2, [pc, #256]	; (800a1b4 <I2C_DMAError+0x23c>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d047      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	4a3e      	ldr	r2, [pc, #248]	; (800a1b8 <I2C_DMAError+0x240>)
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	d041      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a0c4:	68bb      	ldr	r3, [r7, #8]
 800a0c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	4a3c      	ldr	r2, [pc, #240]	; (800a1bc <I2C_DMAError+0x244>)
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d03b      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	4a3a      	ldr	r2, [pc, #232]	; (800a1c0 <I2C_DMAError+0x248>)
 800a0d8:	4293      	cmp	r3, r2
 800a0da:	d035      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a0dc:	68bb      	ldr	r3, [r7, #8]
 800a0de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	4a38      	ldr	r2, [pc, #224]	; (800a1c4 <I2C_DMAError+0x24c>)
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d02f      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	4a36      	ldr	r2, [pc, #216]	; (800a1c8 <I2C_DMAError+0x250>)
 800a0f0:	4293      	cmp	r3, r2
 800a0f2:	d029      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a0f4:	68bb      	ldr	r3, [r7, #8]
 800a0f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	4a34      	ldr	r2, [pc, #208]	; (800a1cc <I2C_DMAError+0x254>)
 800a0fc:	4293      	cmp	r3, r2
 800a0fe:	d023      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a100:	68bb      	ldr	r3, [r7, #8]
 800a102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	4a32      	ldr	r2, [pc, #200]	; (800a1d0 <I2C_DMAError+0x258>)
 800a108:	4293      	cmp	r3, r2
 800a10a:	d01d      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a10c:	68bb      	ldr	r3, [r7, #8]
 800a10e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	4a30      	ldr	r2, [pc, #192]	; (800a1d4 <I2C_DMAError+0x25c>)
 800a114:	4293      	cmp	r3, r2
 800a116:	d017      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a118:	68bb      	ldr	r3, [r7, #8]
 800a11a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	4a2e      	ldr	r2, [pc, #184]	; (800a1d8 <I2C_DMAError+0x260>)
 800a120:	4293      	cmp	r3, r2
 800a122:	d011      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a124:	68bb      	ldr	r3, [r7, #8]
 800a126:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4a2c      	ldr	r2, [pc, #176]	; (800a1dc <I2C_DMAError+0x264>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d00b      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a134:	681b      	ldr	r3, [r3, #0]
 800a136:	4a2a      	ldr	r2, [pc, #168]	; (800a1e0 <I2C_DMAError+0x268>)
 800a138:	4293      	cmp	r3, r2
 800a13a:	d005      	beq.n	800a148 <I2C_DMAError+0x1d0>
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	4a28      	ldr	r2, [pc, #160]	; (800a1e4 <I2C_DMAError+0x26c>)
 800a144:	4293      	cmp	r3, r2
 800a146:	d109      	bne.n	800a15c <I2C_DMAError+0x1e4>
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	685b      	ldr	r3, [r3, #4]
 800a150:	2b00      	cmp	r3, #0
 800a152:	bf0c      	ite	eq
 800a154:	2301      	moveq	r3, #1
 800a156:	2300      	movne	r3, #0
 800a158:	b2db      	uxtb	r3, r3
 800a15a:	e008      	b.n	800a16e <I2C_DMAError+0x1f6>
 800a15c:	68bb      	ldr	r3, [r7, #8]
 800a15e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	685b      	ldr	r3, [r3, #4]
 800a164:	2b00      	cmp	r3, #0
 800a166:	bf0c      	ite	eq
 800a168:	2301      	moveq	r3, #1
 800a16a:	2300      	movne	r3, #0
 800a16c:	b2db      	uxtb	r3, r3
 800a16e:	2b00      	cmp	r3, #0
 800a170:	d001      	beq.n	800a176 <I2C_DMAError+0x1fe>
    {
      treatdmaerror = 1U;
 800a172:	2301      	movs	r3, #1
 800a174:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Check if a FIFO error is detected, if true normal use case, so no specific action to perform */
  if (!((HAL_DMA_GetError(hdma) == HAL_DMA_ERROR_FE)) && (treatdmaerror != 0U))
 800a176:	6878      	ldr	r0, [r7, #4]
 800a178:	f7fd faec 	bl	8007754 <HAL_DMA_GetError>
 800a17c:	4603      	mov	r3, r0
 800a17e:	2b02      	cmp	r3, #2
 800a180:	d00e      	beq.n	800a1a0 <I2C_DMAError+0x228>
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d00b      	beq.n	800a1a0 <I2C_DMAError+0x228>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800a188:	68bb      	ldr	r3, [r7, #8]
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	685a      	ldr	r2, [r3, #4]
 800a18e:	68bb      	ldr	r3, [r7, #8]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800a196:	605a      	str	r2, [r3, #4]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800a198:	2110      	movs	r1, #16
 800a19a:	68b8      	ldr	r0, [r7, #8]
 800a19c:	f7ff fd86 	bl	8009cac <I2C_ITError>
  }
}
 800a1a0:	bf00      	nop
 800a1a2:	3710      	adds	r7, #16
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}
 800a1a8:	40020010 	.word	0x40020010
 800a1ac:	40020028 	.word	0x40020028
 800a1b0:	40020040 	.word	0x40020040
 800a1b4:	40020058 	.word	0x40020058
 800a1b8:	40020070 	.word	0x40020070
 800a1bc:	40020088 	.word	0x40020088
 800a1c0:	400200a0 	.word	0x400200a0
 800a1c4:	400200b8 	.word	0x400200b8
 800a1c8:	40020410 	.word	0x40020410
 800a1cc:	40020428 	.word	0x40020428
 800a1d0:	40020440 	.word	0x40020440
 800a1d4:	40020458 	.word	0x40020458
 800a1d8:	40020470 	.word	0x40020470
 800a1dc:	40020488 	.word	0x40020488
 800a1e0:	400204a0 	.word	0x400204a0
 800a1e4:	400204b8 	.word	0x400204b8

0800a1e8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800a1e8:	b580      	push	{r7, lr}
 800a1ea:	b084      	sub	sp, #16
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1f4:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d003      	beq.n	800a206 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a202:	2200      	movs	r2, #0
 800a204:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d003      	beq.n	800a216 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a212:	2200      	movs	r2, #0
 800a214:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 800a216:	68f8      	ldr	r0, [r7, #12]
 800a218:	f7ff fe18 	bl	8009e4c <I2C_TreatErrorCallback>
}
 800a21c:	bf00      	nop
 800a21e:	3710      	adds	r7, #16
 800a220:	46bd      	mov	sp, r7
 800a222:	bd80      	pop	{r7, pc}

0800a224 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b084      	sub	sp, #16
 800a228:	af00      	add	r7, sp, #0
 800a22a:	60f8      	str	r0, [r7, #12]
 800a22c:	60b9      	str	r1, [r7, #8]
 800a22e:	603b      	str	r3, [r7, #0]
 800a230:	4613      	mov	r3, r2
 800a232:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a234:	e022      	b.n	800a27c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a236:	683b      	ldr	r3, [r7, #0]
 800a238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a23c:	d01e      	beq.n	800a27c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a23e:	f7fa fedd 	bl	8004ffc <HAL_GetTick>
 800a242:	4602      	mov	r2, r0
 800a244:	69bb      	ldr	r3, [r7, #24]
 800a246:	1ad3      	subs	r3, r2, r3
 800a248:	683a      	ldr	r2, [r7, #0]
 800a24a:	429a      	cmp	r2, r3
 800a24c:	d302      	bcc.n	800a254 <I2C_WaitOnFlagUntilTimeout+0x30>
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d113      	bne.n	800a27c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a258:	f043 0220 	orr.w	r2, r3, #32
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	2220      	movs	r2, #32
 800a264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	2200      	movs	r2, #0
 800a26c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	2200      	movs	r2, #0
 800a274:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800a278:	2301      	movs	r3, #1
 800a27a:	e00f      	b.n	800a29c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	699a      	ldr	r2, [r3, #24]
 800a282:	68bb      	ldr	r3, [r7, #8]
 800a284:	4013      	ands	r3, r2
 800a286:	68ba      	ldr	r2, [r7, #8]
 800a288:	429a      	cmp	r2, r3
 800a28a:	bf0c      	ite	eq
 800a28c:	2301      	moveq	r3, #1
 800a28e:	2300      	movne	r3, #0
 800a290:	b2db      	uxtb	r3, r3
 800a292:	461a      	mov	r2, r3
 800a294:	79fb      	ldrb	r3, [r7, #7]
 800a296:	429a      	cmp	r2, r3
 800a298:	d0cd      	beq.n	800a236 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a29a:	2300      	movs	r3, #0
}
 800a29c:	4618      	mov	r0, r3
 800a29e:	3710      	adds	r7, #16
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	bd80      	pop	{r7, pc}

0800a2a4 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b084      	sub	sp, #16
 800a2a8:	af00      	add	r7, sp, #0
 800a2aa:	60f8      	str	r0, [r7, #12]
 800a2ac:	60b9      	str	r1, [r7, #8]
 800a2ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a2b0:	e02c      	b.n	800a30c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800a2b2:	687a      	ldr	r2, [r7, #4]
 800a2b4:	68b9      	ldr	r1, [r7, #8]
 800a2b6:	68f8      	ldr	r0, [r7, #12]
 800a2b8:	f000 f870 	bl	800a39c <I2C_IsAcknowledgeFailed>
 800a2bc:	4603      	mov	r3, r0
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d001      	beq.n	800a2c6 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	e02a      	b.n	800a31c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2c6:	68bb      	ldr	r3, [r7, #8]
 800a2c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2cc:	d01e      	beq.n	800a30c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2ce:	f7fa fe95 	bl	8004ffc <HAL_GetTick>
 800a2d2:	4602      	mov	r2, r0
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	1ad3      	subs	r3, r2, r3
 800a2d8:	68ba      	ldr	r2, [r7, #8]
 800a2da:	429a      	cmp	r2, r3
 800a2dc:	d302      	bcc.n	800a2e4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a2de:	68bb      	ldr	r3, [r7, #8]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d113      	bne.n	800a30c <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a2e8:	f043 0220 	orr.w	r2, r3, #32
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	2220      	movs	r2, #32
 800a2f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	2200      	movs	r2, #0
 800a304:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800a308:	2301      	movs	r3, #1
 800a30a:	e007      	b.n	800a31c <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	681b      	ldr	r3, [r3, #0]
 800a310:	699b      	ldr	r3, [r3, #24]
 800a312:	f003 0302 	and.w	r3, r3, #2
 800a316:	2b02      	cmp	r3, #2
 800a318:	d1cb      	bne.n	800a2b2 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a31a:	2300      	movs	r3, #0
}
 800a31c:	4618      	mov	r0, r3
 800a31e:	3710      	adds	r7, #16
 800a320:	46bd      	mov	sp, r7
 800a322:	bd80      	pop	{r7, pc}

0800a324 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a324:	b580      	push	{r7, lr}
 800a326:	b084      	sub	sp, #16
 800a328:	af00      	add	r7, sp, #0
 800a32a:	60f8      	str	r0, [r7, #12]
 800a32c:	60b9      	str	r1, [r7, #8]
 800a32e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a330:	e028      	b.n	800a384 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800a332:	687a      	ldr	r2, [r7, #4]
 800a334:	68b9      	ldr	r1, [r7, #8]
 800a336:	68f8      	ldr	r0, [r7, #12]
 800a338:	f000 f830 	bl	800a39c <I2C_IsAcknowledgeFailed>
 800a33c:	4603      	mov	r3, r0
 800a33e:	2b00      	cmp	r3, #0
 800a340:	d001      	beq.n	800a346 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a342:	2301      	movs	r3, #1
 800a344:	e026      	b.n	800a394 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a346:	f7fa fe59 	bl	8004ffc <HAL_GetTick>
 800a34a:	4602      	mov	r2, r0
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	1ad3      	subs	r3, r2, r3
 800a350:	68ba      	ldr	r2, [r7, #8]
 800a352:	429a      	cmp	r2, r3
 800a354:	d302      	bcc.n	800a35c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a356:	68bb      	ldr	r3, [r7, #8]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d113      	bne.n	800a384 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a360:	f043 0220 	orr.w	r2, r3, #32
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	2220      	movs	r2, #32
 800a36c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	2200      	movs	r2, #0
 800a374:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	2200      	movs	r2, #0
 800a37c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800a380:	2301      	movs	r3, #1
 800a382:	e007      	b.n	800a394 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a384:	68fb      	ldr	r3, [r7, #12]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	699b      	ldr	r3, [r3, #24]
 800a38a:	f003 0320 	and.w	r3, r3, #32
 800a38e:	2b20      	cmp	r3, #32
 800a390:	d1cf      	bne.n	800a332 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a392:	2300      	movs	r3, #0
}
 800a394:	4618      	mov	r0, r3
 800a396:	3710      	adds	r7, #16
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}

0800a39c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b084      	sub	sp, #16
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	60f8      	str	r0, [r7, #12]
 800a3a4:	60b9      	str	r1, [r7, #8]
 800a3a6:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	699b      	ldr	r3, [r3, #24]
 800a3ae:	f003 0310 	and.w	r3, r3, #16
 800a3b2:	2b10      	cmp	r3, #16
 800a3b4:	d151      	bne.n	800a45a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a3b6:	e022      	b.n	800a3fe <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3be:	d01e      	beq.n	800a3fe <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a3c0:	f7fa fe1c 	bl	8004ffc <HAL_GetTick>
 800a3c4:	4602      	mov	r2, r0
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	1ad3      	subs	r3, r2, r3
 800a3ca:	68ba      	ldr	r2, [r7, #8]
 800a3cc:	429a      	cmp	r2, r3
 800a3ce:	d302      	bcc.n	800a3d6 <I2C_IsAcknowledgeFailed+0x3a>
 800a3d0:	68bb      	ldr	r3, [r7, #8]
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d113      	bne.n	800a3fe <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3da:	f043 0220 	orr.w	r2, r3, #32
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	2220      	movs	r2, #32
 800a3e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	2200      	movs	r2, #0
 800a3f6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	e02e      	b.n	800a45c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a3fe:	68fb      	ldr	r3, [r7, #12]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	699b      	ldr	r3, [r3, #24]
 800a404:	f003 0320 	and.w	r3, r3, #32
 800a408:	2b20      	cmp	r3, #32
 800a40a:	d1d5      	bne.n	800a3b8 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	2210      	movs	r2, #16
 800a412:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	2220      	movs	r2, #32
 800a41a:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a41c:	68f8      	ldr	r0, [r7, #12]
 800a41e:	f7ff fd3c 	bl	8009e9a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	6859      	ldr	r1, [r3, #4]
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681a      	ldr	r2, [r3, #0]
 800a42c:	4b0d      	ldr	r3, [pc, #52]	; (800a464 <I2C_IsAcknowledgeFailed+0xc8>)
 800a42e:	400b      	ands	r3, r1
 800a430:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a436:	f043 0204 	orr.w	r2, r3, #4
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	2220      	movs	r2, #32
 800a442:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	2200      	movs	r2, #0
 800a44a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	2200      	movs	r2, #0
 800a452:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800a456:	2301      	movs	r3, #1
 800a458:	e000      	b.n	800a45c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800a45a:	2300      	movs	r3, #0
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3710      	adds	r7, #16
 800a460:	46bd      	mov	sp, r7
 800a462:	bd80      	pop	{r7, pc}
 800a464:	fe00e800 	.word	0xfe00e800

0800a468 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a468:	b480      	push	{r7}
 800a46a:	b085      	sub	sp, #20
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	60f8      	str	r0, [r7, #12]
 800a470:	607b      	str	r3, [r7, #4]
 800a472:	460b      	mov	r3, r1
 800a474:	817b      	strh	r3, [r7, #10]
 800a476:	4613      	mov	r3, r2
 800a478:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	685a      	ldr	r2, [r3, #4]
 800a480:	69bb      	ldr	r3, [r7, #24]
 800a482:	0d5b      	lsrs	r3, r3, #21
 800a484:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800a488:	4b0d      	ldr	r3, [pc, #52]	; (800a4c0 <I2C_TransferConfig+0x58>)
 800a48a:	430b      	orrs	r3, r1
 800a48c:	43db      	mvns	r3, r3
 800a48e:	ea02 0103 	and.w	r1, r2, r3
 800a492:	897b      	ldrh	r3, [r7, #10]
 800a494:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800a498:	7a7b      	ldrb	r3, [r7, #9]
 800a49a:	041b      	lsls	r3, r3, #16
 800a49c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a4a0:	431a      	orrs	r2, r3
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	431a      	orrs	r2, r3
 800a4a6:	69bb      	ldr	r3, [r7, #24]
 800a4a8:	431a      	orrs	r2, r3
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	430a      	orrs	r2, r1
 800a4b0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800a4b2:	bf00      	nop
 800a4b4:	3714      	adds	r7, #20
 800a4b6:	46bd      	mov	sp, r7
 800a4b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4bc:	4770      	bx	lr
 800a4be:	bf00      	nop
 800a4c0:	03ff63ff 	.word	0x03ff63ff

0800a4c4 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b085      	sub	sp, #20
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
 800a4cc:	460b      	mov	r3, r1
 800a4ce:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4d8:	4a2a      	ldr	r2, [pc, #168]	; (800a584 <I2C_Enable_IRQ+0xc0>)
 800a4da:	4293      	cmp	r3, r2
 800a4dc:	d004      	beq.n	800a4e8 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 800a4e2:	4a29      	ldr	r2, [pc, #164]	; (800a588 <I2C_Enable_IRQ+0xc4>)
 800a4e4:	4293      	cmp	r3, r2
 800a4e6:	d11d      	bne.n	800a524 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a4e8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	da03      	bge.n	800a4f8 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a4f6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a4f8:	887b      	ldrh	r3, [r7, #2]
 800a4fa:	2b10      	cmp	r3, #16
 800a4fc:	d103      	bne.n	800a506 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800a504:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a506:	887b      	ldrh	r3, [r7, #2]
 800a508:	2b20      	cmp	r3, #32
 800a50a:	d103      	bne.n	800a514 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800a512:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a514:	887b      	ldrh	r3, [r7, #2]
 800a516:	2b40      	cmp	r3, #64	; 0x40
 800a518:	d125      	bne.n	800a566 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a520:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a522:	e020      	b.n	800a566 <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a524:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	da03      	bge.n	800a534 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a532:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a534:	887b      	ldrh	r3, [r7, #2]
 800a536:	f003 0301 	and.w	r3, r3, #1
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d003      	beq.n	800a546 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800a53e:	68fb      	ldr	r3, [r7, #12]
 800a540:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 800a544:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a546:	887b      	ldrh	r3, [r7, #2]
 800a548:	f003 0302 	and.w	r3, r3, #2
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d003      	beq.n	800a558 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 800a556:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a558:	887b      	ldrh	r3, [r7, #2]
 800a55a:	2b20      	cmp	r3, #32
 800a55c:	d103      	bne.n	800a566 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	f043 0320 	orr.w	r3, r3, #32
 800a564:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	6819      	ldr	r1, [r3, #0]
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	68fa      	ldr	r2, [r7, #12]
 800a572:	430a      	orrs	r2, r1
 800a574:	601a      	str	r2, [r3, #0]
}
 800a576:	bf00      	nop
 800a578:	3714      	adds	r7, #20
 800a57a:	46bd      	mov	sp, r7
 800a57c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a580:	4770      	bx	lr
 800a582:	bf00      	nop
 800a584:	08008d47 	.word	0x08008d47
 800a588:	08008f2d 	.word	0x08008f2d

0800a58c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800a58c:	b480      	push	{r7}
 800a58e:	b085      	sub	sp, #20
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
 800a594:	460b      	mov	r3, r1
 800a596:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 800a598:	2300      	movs	r3, #0
 800a59a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800a59c:	887b      	ldrh	r3, [r7, #2]
 800a59e:	f003 0301 	and.w	r3, r3, #1
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d00f      	beq.n	800a5c6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 800a5ac:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a5b4:	b2db      	uxtb	r3, r3
 800a5b6:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a5ba:	2b28      	cmp	r3, #40	; 0x28
 800a5bc:	d003      	beq.n	800a5c6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800a5c4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 800a5c6:	887b      	ldrh	r3, [r7, #2]
 800a5c8:	f003 0302 	and.w	r3, r3, #2
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d00f      	beq.n	800a5f0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800a5d6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a5de:	b2db      	uxtb	r3, r3
 800a5e0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800a5e4:	2b28      	cmp	r3, #40	; 0x28
 800a5e6:	d003      	beq.n	800a5f0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 800a5ee:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800a5f0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	da03      	bge.n	800a600 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 800a5fe:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800a600:	887b      	ldrh	r3, [r7, #2]
 800a602:	2b10      	cmp	r3, #16
 800a604:	d103      	bne.n	800a60e <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 800a60c:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800a60e:	887b      	ldrh	r3, [r7, #2]
 800a610:	2b20      	cmp	r3, #32
 800a612:	d103      	bne.n	800a61c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	f043 0320 	orr.w	r3, r3, #32
 800a61a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 800a61c:	887b      	ldrh	r3, [r7, #2]
 800a61e:	2b40      	cmp	r3, #64	; 0x40
 800a620:	d103      	bne.n	800a62a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a628:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	6819      	ldr	r1, [r3, #0]
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	43da      	mvns	r2, r3
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	400a      	ands	r2, r1
 800a63a:	601a      	str	r2, [r3, #0]
}
 800a63c:	bf00      	nop
 800a63e:	3714      	adds	r7, #20
 800a640:	46bd      	mov	sp, r7
 800a642:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a646:	4770      	bx	lr

0800a648 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a648:	b480      	push	{r7}
 800a64a:	b083      	sub	sp, #12
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
 800a650:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a658:	b2db      	uxtb	r3, r3
 800a65a:	2b20      	cmp	r3, #32
 800a65c:	d138      	bne.n	800a6d0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a664:	2b01      	cmp	r3, #1
 800a666:	d101      	bne.n	800a66c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a668:	2302      	movs	r3, #2
 800a66a:	e032      	b.n	800a6d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	2201      	movs	r2, #1
 800a670:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	2224      	movs	r2, #36	; 0x24
 800a678:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	681a      	ldr	r2, [r3, #0]
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	f022 0201 	bic.w	r2, r2, #1
 800a68a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	681a      	ldr	r2, [r3, #0]
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a69a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	6819      	ldr	r1, [r3, #0]
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	683a      	ldr	r2, [r7, #0]
 800a6a8:	430a      	orrs	r2, r1
 800a6aa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	681a      	ldr	r2, [r3, #0]
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	f042 0201 	orr.w	r2, r2, #1
 800a6ba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2220      	movs	r2, #32
 800a6c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	e000      	b.n	800a6d2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a6d0:	2302      	movs	r3, #2
  }
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	370c      	adds	r7, #12
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6dc:	4770      	bx	lr

0800a6de <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a6de:	b480      	push	{r7}
 800a6e0:	b085      	sub	sp, #20
 800a6e2:	af00      	add	r7, sp, #0
 800a6e4:	6078      	str	r0, [r7, #4]
 800a6e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a6ee:	b2db      	uxtb	r3, r3
 800a6f0:	2b20      	cmp	r3, #32
 800a6f2:	d139      	bne.n	800a768 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a6fa:	2b01      	cmp	r3, #1
 800a6fc:	d101      	bne.n	800a702 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a6fe:	2302      	movs	r3, #2
 800a700:	e033      	b.n	800a76a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2201      	movs	r2, #1
 800a706:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	2224      	movs	r2, #36	; 0x24
 800a70e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	681a      	ldr	r2, [r3, #0]
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	f022 0201 	bic.w	r2, r2, #1
 800a720:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800a730:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	021b      	lsls	r3, r3, #8
 800a736:	68fa      	ldr	r2, [r7, #12]
 800a738:	4313      	orrs	r3, r2
 800a73a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	68fa      	ldr	r2, [r7, #12]
 800a742:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	681a      	ldr	r2, [r3, #0]
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	f042 0201 	orr.w	r2, r2, #1
 800a752:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2220      	movs	r2, #32
 800a758:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	2200      	movs	r2, #0
 800a760:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800a764:	2300      	movs	r3, #0
 800a766:	e000      	b.n	800a76a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a768:	2302      	movs	r3, #2
  }
}
 800a76a:	4618      	mov	r0, r3
 800a76c:	3714      	adds	r7, #20
 800a76e:	46bd      	mov	sp, r7
 800a770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a774:	4770      	bx	lr
	...

0800a778 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b084      	sub	sp, #16
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800a780:	4b19      	ldr	r3, [pc, #100]	; (800a7e8 <HAL_PWREx_ConfigSupply+0x70>)
 800a782:	68db      	ldr	r3, [r3, #12]
 800a784:	f003 0304 	and.w	r3, r3, #4
 800a788:	2b04      	cmp	r3, #4
 800a78a:	d00a      	beq.n	800a7a2 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800a78c:	4b16      	ldr	r3, [pc, #88]	; (800a7e8 <HAL_PWREx_ConfigSupply+0x70>)
 800a78e:	68db      	ldr	r3, [r3, #12]
 800a790:	f003 0307 	and.w	r3, r3, #7
 800a794:	687a      	ldr	r2, [r7, #4]
 800a796:	429a      	cmp	r2, r3
 800a798:	d001      	beq.n	800a79e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800a79a:	2301      	movs	r3, #1
 800a79c:	e01f      	b.n	800a7de <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800a79e:	2300      	movs	r3, #0
 800a7a0:	e01d      	b.n	800a7de <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800a7a2:	4b11      	ldr	r3, [pc, #68]	; (800a7e8 <HAL_PWREx_ConfigSupply+0x70>)
 800a7a4:	68db      	ldr	r3, [r3, #12]
 800a7a6:	f023 0207 	bic.w	r2, r3, #7
 800a7aa:	490f      	ldr	r1, [pc, #60]	; (800a7e8 <HAL_PWREx_ConfigSupply+0x70>)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	4313      	orrs	r3, r2
 800a7b0:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800a7b2:	f7fa fc23 	bl	8004ffc <HAL_GetTick>
 800a7b6:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a7b8:	e009      	b.n	800a7ce <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800a7ba:	f7fa fc1f 	bl	8004ffc <HAL_GetTick>
 800a7be:	4602      	mov	r2, r0
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	1ad3      	subs	r3, r2, r3
 800a7c4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a7c8:	d901      	bls.n	800a7ce <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800a7ca:	2301      	movs	r3, #1
 800a7cc:	e007      	b.n	800a7de <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800a7ce:	4b06      	ldr	r3, [pc, #24]	; (800a7e8 <HAL_PWREx_ConfigSupply+0x70>)
 800a7d0:	685b      	ldr	r3, [r3, #4]
 800a7d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a7d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a7da:	d1ee      	bne.n	800a7ba <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800a7dc:	2300      	movs	r3, #0
}
 800a7de:	4618      	mov	r0, r3
 800a7e0:	3710      	adds	r7, #16
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}
 800a7e6:	bf00      	nop
 800a7e8:	58024800 	.word	0x58024800

0800a7ec <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b08c      	sub	sp, #48	; 0x30
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2b00      	cmp	r3, #0
 800a7f8:	d101      	bne.n	800a7fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a7fa:	2301      	movs	r3, #1
 800a7fc:	e3ff      	b.n	800affe <HAL_RCC_OscConfig+0x812>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	681b      	ldr	r3, [r3, #0]
 800a802:	f003 0301 	and.w	r3, r3, #1
 800a806:	2b00      	cmp	r3, #0
 800a808:	f000 8087 	beq.w	800a91a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a80c:	4b99      	ldr	r3, [pc, #612]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a80e:	691b      	ldr	r3, [r3, #16]
 800a810:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a814:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a816:	4b97      	ldr	r3, [pc, #604]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a81a:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800a81c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a81e:	2b10      	cmp	r3, #16
 800a820:	d007      	beq.n	800a832 <HAL_RCC_OscConfig+0x46>
 800a822:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a824:	2b18      	cmp	r3, #24
 800a826:	d110      	bne.n	800a84a <HAL_RCC_OscConfig+0x5e>
 800a828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a82a:	f003 0303 	and.w	r3, r3, #3
 800a82e:	2b02      	cmp	r3, #2
 800a830:	d10b      	bne.n	800a84a <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a832:	4b90      	ldr	r3, [pc, #576]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d06c      	beq.n	800a918 <HAL_RCC_OscConfig+0x12c>
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	685b      	ldr	r3, [r3, #4]
 800a842:	2b00      	cmp	r3, #0
 800a844:	d168      	bne.n	800a918 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800a846:	2301      	movs	r3, #1
 800a848:	e3d9      	b.n	800affe <HAL_RCC_OscConfig+0x812>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	685b      	ldr	r3, [r3, #4]
 800a84e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a852:	d106      	bne.n	800a862 <HAL_RCC_OscConfig+0x76>
 800a854:	4b87      	ldr	r3, [pc, #540]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	4a86      	ldr	r2, [pc, #536]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a85a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a85e:	6013      	str	r3, [r2, #0]
 800a860:	e02e      	b.n	800a8c0 <HAL_RCC_OscConfig+0xd4>
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	685b      	ldr	r3, [r3, #4]
 800a866:	2b00      	cmp	r3, #0
 800a868:	d10c      	bne.n	800a884 <HAL_RCC_OscConfig+0x98>
 800a86a:	4b82      	ldr	r3, [pc, #520]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	4a81      	ldr	r2, [pc, #516]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a870:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a874:	6013      	str	r3, [r2, #0]
 800a876:	4b7f      	ldr	r3, [pc, #508]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	4a7e      	ldr	r2, [pc, #504]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a87c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a880:	6013      	str	r3, [r2, #0]
 800a882:	e01d      	b.n	800a8c0 <HAL_RCC_OscConfig+0xd4>
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	685b      	ldr	r3, [r3, #4]
 800a888:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a88c:	d10c      	bne.n	800a8a8 <HAL_RCC_OscConfig+0xbc>
 800a88e:	4b79      	ldr	r3, [pc, #484]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	4a78      	ldr	r2, [pc, #480]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a894:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a898:	6013      	str	r3, [r2, #0]
 800a89a:	4b76      	ldr	r3, [pc, #472]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	4a75      	ldr	r2, [pc, #468]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a8a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a8a4:	6013      	str	r3, [r2, #0]
 800a8a6:	e00b      	b.n	800a8c0 <HAL_RCC_OscConfig+0xd4>
 800a8a8:	4b72      	ldr	r3, [pc, #456]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	4a71      	ldr	r2, [pc, #452]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a8ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a8b2:	6013      	str	r3, [r2, #0]
 800a8b4:	4b6f      	ldr	r3, [pc, #444]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	4a6e      	ldr	r2, [pc, #440]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a8ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a8be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	685b      	ldr	r3, [r3, #4]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d013      	beq.n	800a8f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8c8:	f7fa fb98 	bl	8004ffc <HAL_GetTick>
 800a8cc:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a8ce:	e008      	b.n	800a8e2 <HAL_RCC_OscConfig+0xf6>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a8d0:	f7fa fb94 	bl	8004ffc <HAL_GetTick>
 800a8d4:	4602      	mov	r2, r0
 800a8d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8d8:	1ad3      	subs	r3, r2, r3
 800a8da:	2b64      	cmp	r3, #100	; 0x64
 800a8dc:	d901      	bls.n	800a8e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800a8de:	2303      	movs	r3, #3
 800a8e0:	e38d      	b.n	800affe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800a8e2:	4b64      	ldr	r3, [pc, #400]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a8e4:	681b      	ldr	r3, [r3, #0]
 800a8e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d0f0      	beq.n	800a8d0 <HAL_RCC_OscConfig+0xe4>
 800a8ee:	e014      	b.n	800a91a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a8f0:	f7fa fb84 	bl	8004ffc <HAL_GetTick>
 800a8f4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a8f6:	e008      	b.n	800a90a <HAL_RCC_OscConfig+0x11e>
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a8f8:	f7fa fb80 	bl	8004ffc <HAL_GetTick>
 800a8fc:	4602      	mov	r2, r0
 800a8fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a900:	1ad3      	subs	r3, r2, r3
 800a902:	2b64      	cmp	r3, #100	; 0x64
 800a904:	d901      	bls.n	800a90a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800a906:	2303      	movs	r3, #3
 800a908:	e379      	b.n	800affe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800a90a:	4b5a      	ldr	r3, [pc, #360]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a912:	2b00      	cmp	r3, #0
 800a914:	d1f0      	bne.n	800a8f8 <HAL_RCC_OscConfig+0x10c>
 800a916:	e000      	b.n	800a91a <HAL_RCC_OscConfig+0x12e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a918:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f003 0302 	and.w	r3, r3, #2
 800a922:	2b00      	cmp	r3, #0
 800a924:	f000 80ae 	beq.w	800aa84 <HAL_RCC_OscConfig+0x298>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a928:	4b52      	ldr	r3, [pc, #328]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a92a:	691b      	ldr	r3, [r3, #16]
 800a92c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a930:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800a932:	4b50      	ldr	r3, [pc, #320]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a936:	61fb      	str	r3, [r7, #28]
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800a938:	6a3b      	ldr	r3, [r7, #32]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d007      	beq.n	800a94e <HAL_RCC_OscConfig+0x162>
 800a93e:	6a3b      	ldr	r3, [r7, #32]
 800a940:	2b18      	cmp	r3, #24
 800a942:	d13a      	bne.n	800a9ba <HAL_RCC_OscConfig+0x1ce>
 800a944:	69fb      	ldr	r3, [r7, #28]
 800a946:	f003 0303 	and.w	r3, r3, #3
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d135      	bne.n	800a9ba <HAL_RCC_OscConfig+0x1ce>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a94e:	4b49      	ldr	r3, [pc, #292]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f003 0304 	and.w	r3, r3, #4
 800a956:	2b00      	cmp	r3, #0
 800a958:	d005      	beq.n	800a966 <HAL_RCC_OscConfig+0x17a>
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	68db      	ldr	r3, [r3, #12]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d101      	bne.n	800a966 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800a962:	2301      	movs	r3, #1
 800a964:	e34b      	b.n	800affe <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a966:	f7fa fb79 	bl	800505c <HAL_GetREVID>
 800a96a:	4603      	mov	r3, r0
 800a96c:	f241 0203 	movw	r2, #4099	; 0x1003
 800a970:	4293      	cmp	r3, r2
 800a972:	d817      	bhi.n	800a9a4 <HAL_RCC_OscConfig+0x1b8>
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	691b      	ldr	r3, [r3, #16]
 800a978:	2b40      	cmp	r3, #64	; 0x40
 800a97a:	d108      	bne.n	800a98e <HAL_RCC_OscConfig+0x1a2>
 800a97c:	4b3d      	ldr	r3, [pc, #244]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a97e:	685b      	ldr	r3, [r3, #4]
 800a980:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800a984:	4a3b      	ldr	r2, [pc, #236]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a986:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a98a:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a98c:	e07a      	b.n	800aa84 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a98e:	4b39      	ldr	r3, [pc, #228]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a990:	685b      	ldr	r3, [r3, #4]
 800a992:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	691b      	ldr	r3, [r3, #16]
 800a99a:	031b      	lsls	r3, r3, #12
 800a99c:	4935      	ldr	r1, [pc, #212]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a99e:	4313      	orrs	r3, r2
 800a9a0:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a9a2:	e06f      	b.n	800aa84 <HAL_RCC_OscConfig+0x298>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a9a4:	4b33      	ldr	r3, [pc, #204]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a9a6:	685b      	ldr	r3, [r3, #4]
 800a9a8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	691b      	ldr	r3, [r3, #16]
 800a9b0:	061b      	lsls	r3, r3, #24
 800a9b2:	4930      	ldr	r1, [pc, #192]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a9b4:	4313      	orrs	r3, r2
 800a9b6:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800a9b8:	e064      	b.n	800aa84 <HAL_RCC_OscConfig+0x298>
    }

    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	68db      	ldr	r3, [r3, #12]
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d045      	beq.n	800aa4e <HAL_RCC_OscConfig+0x262>
      {
     /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800a9c2:	4b2c      	ldr	r3, [pc, #176]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f023 0219 	bic.w	r2, r3, #25
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	68db      	ldr	r3, [r3, #12]
 800a9ce:	4929      	ldr	r1, [pc, #164]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a9d0:	4313      	orrs	r3, r2
 800a9d2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a9d4:	f7fa fb12 	bl	8004ffc <HAL_GetTick>
 800a9d8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a9da:	e008      	b.n	800a9ee <HAL_RCC_OscConfig+0x202>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a9dc:	f7fa fb0e 	bl	8004ffc <HAL_GetTick>
 800a9e0:	4602      	mov	r2, r0
 800a9e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9e4:	1ad3      	subs	r3, r2, r3
 800a9e6:	2b02      	cmp	r3, #2
 800a9e8:	d901      	bls.n	800a9ee <HAL_RCC_OscConfig+0x202>
          {
            return HAL_TIMEOUT;
 800a9ea:	2303      	movs	r3, #3
 800a9ec:	e307      	b.n	800affe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800a9ee:	4b21      	ldr	r3, [pc, #132]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f003 0304 	and.w	r3, r3, #4
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d0f0      	beq.n	800a9dc <HAL_RCC_OscConfig+0x1f0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a9fa:	f7fa fb2f 	bl	800505c <HAL_GetREVID>
 800a9fe:	4603      	mov	r3, r0
 800aa00:	f241 0203 	movw	r2, #4099	; 0x1003
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d817      	bhi.n	800aa38 <HAL_RCC_OscConfig+0x24c>
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	691b      	ldr	r3, [r3, #16]
 800aa0c:	2b40      	cmp	r3, #64	; 0x40
 800aa0e:	d108      	bne.n	800aa22 <HAL_RCC_OscConfig+0x236>
 800aa10:	4b18      	ldr	r3, [pc, #96]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800aa12:	685b      	ldr	r3, [r3, #4]
 800aa14:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800aa18:	4a16      	ldr	r2, [pc, #88]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800aa1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aa1e:	6053      	str	r3, [r2, #4]
 800aa20:	e030      	b.n	800aa84 <HAL_RCC_OscConfig+0x298>
 800aa22:	4b14      	ldr	r3, [pc, #80]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	691b      	ldr	r3, [r3, #16]
 800aa2e:	031b      	lsls	r3, r3, #12
 800aa30:	4910      	ldr	r1, [pc, #64]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800aa32:	4313      	orrs	r3, r2
 800aa34:	604b      	str	r3, [r1, #4]
 800aa36:	e025      	b.n	800aa84 <HAL_RCC_OscConfig+0x298>
 800aa38:	4b0e      	ldr	r3, [pc, #56]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800aa3a:	685b      	ldr	r3, [r3, #4]
 800aa3c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	691b      	ldr	r3, [r3, #16]
 800aa44:	061b      	lsls	r3, r3, #24
 800aa46:	490b      	ldr	r1, [pc, #44]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800aa48:	4313      	orrs	r3, r2
 800aa4a:	604b      	str	r3, [r1, #4]
 800aa4c:	e01a      	b.n	800aa84 <HAL_RCC_OscConfig+0x298>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800aa4e:	4b09      	ldr	r3, [pc, #36]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	4a08      	ldr	r2, [pc, #32]	; (800aa74 <HAL_RCC_OscConfig+0x288>)
 800aa54:	f023 0301 	bic.w	r3, r3, #1
 800aa58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aa5a:	f7fa facf 	bl	8004ffc <HAL_GetTick>
 800aa5e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800aa60:	e00a      	b.n	800aa78 <HAL_RCC_OscConfig+0x28c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800aa62:	f7fa facb 	bl	8004ffc <HAL_GetTick>
 800aa66:	4602      	mov	r2, r0
 800aa68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aa6a:	1ad3      	subs	r3, r2, r3
 800aa6c:	2b02      	cmp	r3, #2
 800aa6e:	d903      	bls.n	800aa78 <HAL_RCC_OscConfig+0x28c>
          {
            return HAL_TIMEOUT;
 800aa70:	2303      	movs	r3, #3
 800aa72:	e2c4      	b.n	800affe <HAL_RCC_OscConfig+0x812>
 800aa74:	58024400 	.word	0x58024400
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800aa78:	4ba4      	ldr	r3, [pc, #656]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	f003 0304 	and.w	r3, r3, #4
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d1ee      	bne.n	800aa62 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	f003 0310 	and.w	r3, r3, #16
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	f000 80a9 	beq.w	800abe4 <HAL_RCC_OscConfig+0x3f8>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aa92:	4b9e      	ldr	r3, [pc, #632]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800aa94:	691b      	ldr	r3, [r3, #16]
 800aa96:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800aa9a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800aa9c:	4b9b      	ldr	r3, [pc, #620]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800aa9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aaa0:	617b      	str	r3, [r7, #20]
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800aaa2:	69bb      	ldr	r3, [r7, #24]
 800aaa4:	2b08      	cmp	r3, #8
 800aaa6:	d007      	beq.n	800aab8 <HAL_RCC_OscConfig+0x2cc>
 800aaa8:	69bb      	ldr	r3, [r7, #24]
 800aaaa:	2b18      	cmp	r3, #24
 800aaac:	d13a      	bne.n	800ab24 <HAL_RCC_OscConfig+0x338>
 800aaae:	697b      	ldr	r3, [r7, #20]
 800aab0:	f003 0303 	and.w	r3, r3, #3
 800aab4:	2b01      	cmp	r3, #1
 800aab6:	d135      	bne.n	800ab24 <HAL_RCC_OscConfig+0x338>
    {
      /* When CSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800aab8:	4b94      	ldr	r3, [pc, #592]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d005      	beq.n	800aad0 <HAL_RCC_OscConfig+0x2e4>
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	69db      	ldr	r3, [r3, #28]
 800aac8:	2b80      	cmp	r3, #128	; 0x80
 800aaca:	d001      	beq.n	800aad0 <HAL_RCC_OscConfig+0x2e4>
      {
        return HAL_ERROR;
 800aacc:	2301      	movs	r3, #1
 800aace:	e296      	b.n	800affe <HAL_RCC_OscConfig+0x812>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aad0:	f7fa fac4 	bl	800505c <HAL_GetREVID>
 800aad4:	4603      	mov	r3, r0
 800aad6:	f241 0203 	movw	r2, #4099	; 0x1003
 800aada:	4293      	cmp	r3, r2
 800aadc:	d817      	bhi.n	800ab0e <HAL_RCC_OscConfig+0x322>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	6a1b      	ldr	r3, [r3, #32]
 800aae2:	2b20      	cmp	r3, #32
 800aae4:	d108      	bne.n	800aaf8 <HAL_RCC_OscConfig+0x30c>
 800aae6:	4b89      	ldr	r3, [pc, #548]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800aae8:	685b      	ldr	r3, [r3, #4]
 800aaea:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800aaee:	4a87      	ldr	r2, [pc, #540]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800aaf0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aaf4:	6053      	str	r3, [r2, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800aaf6:	e075      	b.n	800abe4 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800aaf8:	4b84      	ldr	r3, [pc, #528]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800aafa:	685b      	ldr	r3, [r3, #4]
 800aafc:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	6a1b      	ldr	r3, [r3, #32]
 800ab04:	069b      	lsls	r3, r3, #26
 800ab06:	4981      	ldr	r1, [pc, #516]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ab08:	4313      	orrs	r3, r2
 800ab0a:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ab0c:	e06a      	b.n	800abe4 <HAL_RCC_OscConfig+0x3f8>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ab0e:	4b7f      	ldr	r3, [pc, #508]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ab10:	68db      	ldr	r3, [r3, #12]
 800ab12:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6a1b      	ldr	r3, [r3, #32]
 800ab1a:	061b      	lsls	r3, r3, #24
 800ab1c:	497b      	ldr	r1, [pc, #492]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ab1e:	4313      	orrs	r3, r2
 800ab20:	60cb      	str	r3, [r1, #12]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800ab22:	e05f      	b.n	800abe4 <HAL_RCC_OscConfig+0x3f8>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	69db      	ldr	r3, [r3, #28]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d042      	beq.n	800abb2 <HAL_RCC_OscConfig+0x3c6>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800ab2c:	4b77      	ldr	r3, [pc, #476]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	4a76      	ldr	r2, [pc, #472]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ab32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab36:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab38:	f7fa fa60 	bl	8004ffc <HAL_GetTick>
 800ab3c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ab3e:	e008      	b.n	800ab52 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800ab40:	f7fa fa5c 	bl	8004ffc <HAL_GetTick>
 800ab44:	4602      	mov	r2, r0
 800ab46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab48:	1ad3      	subs	r3, r2, r3
 800ab4a:	2b02      	cmp	r3, #2
 800ab4c:	d901      	bls.n	800ab52 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800ab4e:	2303      	movs	r3, #3
 800ab50:	e255      	b.n	800affe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800ab52:	4b6e      	ldr	r3, [pc, #440]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d0f0      	beq.n	800ab40 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800ab5e:	f7fa fa7d 	bl	800505c <HAL_GetREVID>
 800ab62:	4603      	mov	r3, r0
 800ab64:	f241 0203 	movw	r2, #4099	; 0x1003
 800ab68:	4293      	cmp	r3, r2
 800ab6a:	d817      	bhi.n	800ab9c <HAL_RCC_OscConfig+0x3b0>
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	6a1b      	ldr	r3, [r3, #32]
 800ab70:	2b20      	cmp	r3, #32
 800ab72:	d108      	bne.n	800ab86 <HAL_RCC_OscConfig+0x39a>
 800ab74:	4b65      	ldr	r3, [pc, #404]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ab76:	685b      	ldr	r3, [r3, #4]
 800ab78:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 800ab7c:	4a63      	ldr	r2, [pc, #396]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ab7e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab82:	6053      	str	r3, [r2, #4]
 800ab84:	e02e      	b.n	800abe4 <HAL_RCC_OscConfig+0x3f8>
 800ab86:	4b61      	ldr	r3, [pc, #388]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ab88:	685b      	ldr	r3, [r3, #4]
 800ab8a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6a1b      	ldr	r3, [r3, #32]
 800ab92:	069b      	lsls	r3, r3, #26
 800ab94:	495d      	ldr	r1, [pc, #372]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ab96:	4313      	orrs	r3, r2
 800ab98:	604b      	str	r3, [r1, #4]
 800ab9a:	e023      	b.n	800abe4 <HAL_RCC_OscConfig+0x3f8>
 800ab9c:	4b5b      	ldr	r3, [pc, #364]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ab9e:	68db      	ldr	r3, [r3, #12]
 800aba0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	6a1b      	ldr	r3, [r3, #32]
 800aba8:	061b      	lsls	r3, r3, #24
 800abaa:	4958      	ldr	r1, [pc, #352]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800abac:	4313      	orrs	r3, r2
 800abae:	60cb      	str	r3, [r1, #12]
 800abb0:	e018      	b.n	800abe4 <HAL_RCC_OscConfig+0x3f8>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800abb2:	4b56      	ldr	r3, [pc, #344]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	4a55      	ldr	r2, [pc, #340]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800abb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800abbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800abbe:	f7fa fa1d 	bl	8004ffc <HAL_GetTick>
 800abc2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800abc4:	e008      	b.n	800abd8 <HAL_RCC_OscConfig+0x3ec>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 800abc6:	f7fa fa19 	bl	8004ffc <HAL_GetTick>
 800abca:	4602      	mov	r2, r0
 800abcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800abce:	1ad3      	subs	r3, r2, r3
 800abd0:	2b02      	cmp	r3, #2
 800abd2:	d901      	bls.n	800abd8 <HAL_RCC_OscConfig+0x3ec>
          {
            return HAL_TIMEOUT;
 800abd4:	2303      	movs	r3, #3
 800abd6:	e212      	b.n	800affe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800abd8:	4b4c      	ldr	r3, [pc, #304]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d1f0      	bne.n	800abc6 <HAL_RCC_OscConfig+0x3da>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	f003 0308 	and.w	r3, r3, #8
 800abec:	2b00      	cmp	r3, #0
 800abee:	d036      	beq.n	800ac5e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	695b      	ldr	r3, [r3, #20]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d019      	beq.n	800ac2c <HAL_RCC_OscConfig+0x440>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800abf8:	4b44      	ldr	r3, [pc, #272]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800abfa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800abfc:	4a43      	ldr	r2, [pc, #268]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800abfe:	f043 0301 	orr.w	r3, r3, #1
 800ac02:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac04:	f7fa f9fa 	bl	8004ffc <HAL_GetTick>
 800ac08:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ac0a:	e008      	b.n	800ac1e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ac0c:	f7fa f9f6 	bl	8004ffc <HAL_GetTick>
 800ac10:	4602      	mov	r2, r0
 800ac12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac14:	1ad3      	subs	r3, r2, r3
 800ac16:	2b02      	cmp	r3, #2
 800ac18:	d901      	bls.n	800ac1e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800ac1a:	2303      	movs	r3, #3
 800ac1c:	e1ef      	b.n	800affe <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800ac1e:	4b3b      	ldr	r3, [pc, #236]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ac20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac22:	f003 0302 	and.w	r3, r3, #2
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d0f0      	beq.n	800ac0c <HAL_RCC_OscConfig+0x420>
 800ac2a:	e018      	b.n	800ac5e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800ac2c:	4b37      	ldr	r3, [pc, #220]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ac2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac30:	4a36      	ldr	r2, [pc, #216]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ac32:	f023 0301 	bic.w	r3, r3, #1
 800ac36:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ac38:	f7fa f9e0 	bl	8004ffc <HAL_GetTick>
 800ac3c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800ac3e:	e008      	b.n	800ac52 <HAL_RCC_OscConfig+0x466>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ac40:	f7fa f9dc 	bl	8004ffc <HAL_GetTick>
 800ac44:	4602      	mov	r2, r0
 800ac46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac48:	1ad3      	subs	r3, r2, r3
 800ac4a:	2b02      	cmp	r3, #2
 800ac4c:	d901      	bls.n	800ac52 <HAL_RCC_OscConfig+0x466>
        {
          return HAL_TIMEOUT;
 800ac4e:	2303      	movs	r3, #3
 800ac50:	e1d5      	b.n	800affe <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800ac52:	4b2e      	ldr	r3, [pc, #184]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ac54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ac56:	f003 0302 	and.w	r3, r3, #2
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d1f0      	bne.n	800ac40 <HAL_RCC_OscConfig+0x454>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f003 0320 	and.w	r3, r3, #32
 800ac66:	2b00      	cmp	r3, #0
 800ac68:	d036      	beq.n	800acd8 <HAL_RCC_OscConfig+0x4ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	699b      	ldr	r3, [r3, #24]
 800ac6e:	2b00      	cmp	r3, #0
 800ac70:	d019      	beq.n	800aca6 <HAL_RCC_OscConfig+0x4ba>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800ac72:	4b26      	ldr	r3, [pc, #152]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	4a25      	ldr	r2, [pc, #148]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ac78:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ac7c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800ac7e:	f7fa f9bd 	bl	8004ffc <HAL_GetTick>
 800ac82:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ac84:	e008      	b.n	800ac98 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800ac86:	f7fa f9b9 	bl	8004ffc <HAL_GetTick>
 800ac8a:	4602      	mov	r2, r0
 800ac8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac8e:	1ad3      	subs	r3, r2, r3
 800ac90:	2b02      	cmp	r3, #2
 800ac92:	d901      	bls.n	800ac98 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 800ac94:	2303      	movs	r3, #3
 800ac96:	e1b2      	b.n	800affe <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800ac98:	4b1c      	ldr	r3, [pc, #112]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800aca0:	2b00      	cmp	r3, #0
 800aca2:	d0f0      	beq.n	800ac86 <HAL_RCC_OscConfig+0x49a>
 800aca4:	e018      	b.n	800acd8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800aca6:	4b19      	ldr	r3, [pc, #100]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	4a18      	ldr	r2, [pc, #96]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800acac:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800acb0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800acb2:	f7fa f9a3 	bl	8004ffc <HAL_GetTick>
 800acb6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800acb8:	e008      	b.n	800accc <HAL_RCC_OscConfig+0x4e0>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 800acba:	f7fa f99f 	bl	8004ffc <HAL_GetTick>
 800acbe:	4602      	mov	r2, r0
 800acc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800acc2:	1ad3      	subs	r3, r2, r3
 800acc4:	2b02      	cmp	r3, #2
 800acc6:	d901      	bls.n	800accc <HAL_RCC_OscConfig+0x4e0>
        {
          return HAL_TIMEOUT;
 800acc8:	2303      	movs	r3, #3
 800acca:	e198      	b.n	800affe <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800accc:	4b0f      	ldr	r3, [pc, #60]	; (800ad0c <HAL_RCC_OscConfig+0x520>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d1f0      	bne.n	800acba <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	f003 0304 	and.w	r3, r3, #4
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	f000 8085 	beq.w	800adf0 <HAL_RCC_OscConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ace6:	4b0a      	ldr	r3, [pc, #40]	; (800ad10 <HAL_RCC_OscConfig+0x524>)
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	4a09      	ldr	r2, [pc, #36]	; (800ad10 <HAL_RCC_OscConfig+0x524>)
 800acec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800acf0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800acf2:	f7fa f983 	bl	8004ffc <HAL_GetTick>
 800acf6:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800acf8:	e00c      	b.n	800ad14 <HAL_RCC_OscConfig+0x528>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800acfa:	f7fa f97f 	bl	8004ffc <HAL_GetTick>
 800acfe:	4602      	mov	r2, r0
 800ad00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad02:	1ad3      	subs	r3, r2, r3
 800ad04:	2b64      	cmp	r3, #100	; 0x64
 800ad06:	d905      	bls.n	800ad14 <HAL_RCC_OscConfig+0x528>
      {
        return HAL_TIMEOUT;
 800ad08:	2303      	movs	r3, #3
 800ad0a:	e178      	b.n	800affe <HAL_RCC_OscConfig+0x812>
 800ad0c:	58024400 	.word	0x58024400
 800ad10:	58024800 	.word	0x58024800
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800ad14:	4b96      	ldr	r3, [pc, #600]	; (800af70 <HAL_RCC_OscConfig+0x784>)
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d0ec      	beq.n	800acfa <HAL_RCC_OscConfig+0x50e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	689b      	ldr	r3, [r3, #8]
 800ad24:	2b01      	cmp	r3, #1
 800ad26:	d106      	bne.n	800ad36 <HAL_RCC_OscConfig+0x54a>
 800ad28:	4b92      	ldr	r3, [pc, #584]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ad2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad2c:	4a91      	ldr	r2, [pc, #580]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ad2e:	f043 0301 	orr.w	r3, r3, #1
 800ad32:	6713      	str	r3, [r2, #112]	; 0x70
 800ad34:	e02d      	b.n	800ad92 <HAL_RCC_OscConfig+0x5a6>
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	689b      	ldr	r3, [r3, #8]
 800ad3a:	2b00      	cmp	r3, #0
 800ad3c:	d10c      	bne.n	800ad58 <HAL_RCC_OscConfig+0x56c>
 800ad3e:	4b8d      	ldr	r3, [pc, #564]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ad40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad42:	4a8c      	ldr	r2, [pc, #560]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ad44:	f023 0301 	bic.w	r3, r3, #1
 800ad48:	6713      	str	r3, [r2, #112]	; 0x70
 800ad4a:	4b8a      	ldr	r3, [pc, #552]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ad4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad4e:	4a89      	ldr	r2, [pc, #548]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ad50:	f023 0304 	bic.w	r3, r3, #4
 800ad54:	6713      	str	r3, [r2, #112]	; 0x70
 800ad56:	e01c      	b.n	800ad92 <HAL_RCC_OscConfig+0x5a6>
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	689b      	ldr	r3, [r3, #8]
 800ad5c:	2b05      	cmp	r3, #5
 800ad5e:	d10c      	bne.n	800ad7a <HAL_RCC_OscConfig+0x58e>
 800ad60:	4b84      	ldr	r3, [pc, #528]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ad62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad64:	4a83      	ldr	r2, [pc, #524]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ad66:	f043 0304 	orr.w	r3, r3, #4
 800ad6a:	6713      	str	r3, [r2, #112]	; 0x70
 800ad6c:	4b81      	ldr	r3, [pc, #516]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ad6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad70:	4a80      	ldr	r2, [pc, #512]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ad72:	f043 0301 	orr.w	r3, r3, #1
 800ad76:	6713      	str	r3, [r2, #112]	; 0x70
 800ad78:	e00b      	b.n	800ad92 <HAL_RCC_OscConfig+0x5a6>
 800ad7a:	4b7e      	ldr	r3, [pc, #504]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ad7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad7e:	4a7d      	ldr	r2, [pc, #500]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ad80:	f023 0301 	bic.w	r3, r3, #1
 800ad84:	6713      	str	r3, [r2, #112]	; 0x70
 800ad86:	4b7b      	ldr	r3, [pc, #492]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ad88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ad8a:	4a7a      	ldr	r2, [pc, #488]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ad8c:	f023 0304 	bic.w	r3, r3, #4
 800ad90:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	689b      	ldr	r3, [r3, #8]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d015      	beq.n	800adc6 <HAL_RCC_OscConfig+0x5da>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ad9a:	f7fa f92f 	bl	8004ffc <HAL_GetTick>
 800ad9e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800ada0:	e00a      	b.n	800adb8 <HAL_RCC_OscConfig+0x5cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ada2:	f7fa f92b 	bl	8004ffc <HAL_GetTick>
 800ada6:	4602      	mov	r2, r0
 800ada8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adaa:	1ad3      	subs	r3, r2, r3
 800adac:	f241 3288 	movw	r2, #5000	; 0x1388
 800adb0:	4293      	cmp	r3, r2
 800adb2:	d901      	bls.n	800adb8 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 800adb4:	2303      	movs	r3, #3
 800adb6:	e122      	b.n	800affe <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800adb8:	4b6e      	ldr	r3, [pc, #440]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800adba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800adbc:	f003 0302 	and.w	r3, r3, #2
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d0ee      	beq.n	800ada2 <HAL_RCC_OscConfig+0x5b6>
 800adc4:	e014      	b.n	800adf0 <HAL_RCC_OscConfig+0x604>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800adc6:	f7fa f919 	bl	8004ffc <HAL_GetTick>
 800adca:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800adcc:	e00a      	b.n	800ade4 <HAL_RCC_OscConfig+0x5f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800adce:	f7fa f915 	bl	8004ffc <HAL_GetTick>
 800add2:	4602      	mov	r2, r0
 800add4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800add6:	1ad3      	subs	r3, r2, r3
 800add8:	f241 3288 	movw	r2, #5000	; 0x1388
 800addc:	4293      	cmp	r3, r2
 800adde:	d901      	bls.n	800ade4 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_TIMEOUT;
 800ade0:	2303      	movs	r3, #3
 800ade2:	e10c      	b.n	800affe <HAL_RCC_OscConfig+0x812>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800ade4:	4b63      	ldr	r3, [pc, #396]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ade6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ade8:	f003 0302 	and.w	r3, r3, #2
 800adec:	2b00      	cmp	r3, #0
 800adee:	d1ee      	bne.n	800adce <HAL_RCC_OscConfig+0x5e2>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	f000 8101 	beq.w	800affc <HAL_RCC_OscConfig+0x810>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800adfa:	4b5e      	ldr	r3, [pc, #376]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800adfc:	691b      	ldr	r3, [r3, #16]
 800adfe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ae02:	2b18      	cmp	r3, #24
 800ae04:	f000 80bc 	beq.w	800af80 <HAL_RCC_OscConfig+0x794>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae0c:	2b02      	cmp	r3, #2
 800ae0e:	f040 8095 	bne.w	800af3c <HAL_RCC_OscConfig+0x750>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800ae12:	4b58      	ldr	r3, [pc, #352]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	4a57      	ldr	r2, [pc, #348]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ae18:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800ae1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ae1e:	f7fa f8ed 	bl	8004ffc <HAL_GetTick>
 800ae22:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ae24:	e008      	b.n	800ae38 <HAL_RCC_OscConfig+0x64c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800ae26:	f7fa f8e9 	bl	8004ffc <HAL_GetTick>
 800ae2a:	4602      	mov	r2, r0
 800ae2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae2e:	1ad3      	subs	r3, r2, r3
 800ae30:	2b02      	cmp	r3, #2
 800ae32:	d901      	bls.n	800ae38 <HAL_RCC_OscConfig+0x64c>
          {
            return HAL_TIMEOUT;
 800ae34:	2303      	movs	r3, #3
 800ae36:	e0e2      	b.n	800affe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800ae38:	4b4e      	ldr	r3, [pc, #312]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ae3a:	681b      	ldr	r3, [r3, #0]
 800ae3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d1f0      	bne.n	800ae26 <HAL_RCC_OscConfig+0x63a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800ae44:	4b4b      	ldr	r3, [pc, #300]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ae46:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ae48:	4b4b      	ldr	r3, [pc, #300]	; (800af78 <HAL_RCC_OscConfig+0x78c>)
 800ae4a:	4013      	ands	r3, r2
 800ae4c:	687a      	ldr	r2, [r7, #4]
 800ae4e:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800ae50:	687a      	ldr	r2, [r7, #4]
 800ae52:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800ae54:	0112      	lsls	r2, r2, #4
 800ae56:	430a      	orrs	r2, r1
 800ae58:	4946      	ldr	r1, [pc, #280]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ae5a:	4313      	orrs	r3, r2
 800ae5c:	628b      	str	r3, [r1, #40]	; 0x28
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae62:	3b01      	subs	r3, #1
 800ae64:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ae6c:	3b01      	subs	r3, #1
 800ae6e:	025b      	lsls	r3, r3, #9
 800ae70:	b29b      	uxth	r3, r3
 800ae72:	431a      	orrs	r2, r3
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae78:	3b01      	subs	r3, #1
 800ae7a:	041b      	lsls	r3, r3, #16
 800ae7c:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800ae80:	431a      	orrs	r2, r3
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ae86:	3b01      	subs	r3, #1
 800ae88:	061b      	lsls	r3, r3, #24
 800ae8a:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800ae8e:	4939      	ldr	r1, [pc, #228]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ae90:	4313      	orrs	r3, r2
 800ae92:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

         /* Disable PLLFRACN . */
         __HAL_RCC_PLLFRACN_DISABLE();
 800ae94:	4b37      	ldr	r3, [pc, #220]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ae96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae98:	4a36      	ldr	r2, [pc, #216]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800ae9a:	f023 0301 	bic.w	r3, r3, #1
 800ae9e:	62d3      	str	r3, [r2, #44]	; 0x2c

         /* Configure PLL PLL1FRACN */
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800aea0:	4b34      	ldr	r3, [pc, #208]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800aea2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800aea4:	4b35      	ldr	r3, [pc, #212]	; (800af7c <HAL_RCC_OscConfig+0x790>)
 800aea6:	4013      	ands	r3, r2
 800aea8:	687a      	ldr	r2, [r7, #4]
 800aeaa:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800aeac:	00d2      	lsls	r2, r2, #3
 800aeae:	4931      	ldr	r1, [pc, #196]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800aeb0:	4313      	orrs	r3, r2
 800aeb2:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800aeb4:	4b2f      	ldr	r3, [pc, #188]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800aeb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeb8:	f023 020c 	bic.w	r2, r3, #12
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aec0:	492c      	ldr	r1, [pc, #176]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800aec2:	4313      	orrs	r3, r2
 800aec4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800aec6:	4b2b      	ldr	r3, [pc, #172]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800aec8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeca:	f023 0202 	bic.w	r2, r3, #2
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800aed2:	4928      	ldr	r1, [pc, #160]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800aed4:	4313      	orrs	r3, r2
 800aed6:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800aed8:	4b26      	ldr	r3, [pc, #152]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800aeda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aedc:	4a25      	ldr	r2, [pc, #148]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800aede:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aee2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800aee4:	4b23      	ldr	r3, [pc, #140]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800aee6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aee8:	4a22      	ldr	r2, [pc, #136]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800aeea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800aeee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800aef0:	4b20      	ldr	r3, [pc, #128]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800aef2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aef4:	4a1f      	ldr	r2, [pc, #124]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800aef6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800aefa:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
         __HAL_RCC_PLLFRACN_ENABLE();
 800aefc:	4b1d      	ldr	r3, [pc, #116]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800aefe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af00:	4a1c      	ldr	r2, [pc, #112]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800af02:	f043 0301 	orr.w	r3, r3, #1
 800af06:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800af08:	4b1a      	ldr	r3, [pc, #104]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	4a19      	ldr	r2, [pc, #100]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800af0e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800af12:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af14:	f7fa f872 	bl	8004ffc <HAL_GetTick>
 800af18:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800af1a:	e008      	b.n	800af2e <HAL_RCC_OscConfig+0x742>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800af1c:	f7fa f86e 	bl	8004ffc <HAL_GetTick>
 800af20:	4602      	mov	r2, r0
 800af22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af24:	1ad3      	subs	r3, r2, r3
 800af26:	2b02      	cmp	r3, #2
 800af28:	d901      	bls.n	800af2e <HAL_RCC_OscConfig+0x742>
          {
            return HAL_TIMEOUT;
 800af2a:	2303      	movs	r3, #3
 800af2c:	e067      	b.n	800affe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800af2e:	4b11      	ldr	r3, [pc, #68]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af36:	2b00      	cmp	r3, #0
 800af38:	d0f0      	beq.n	800af1c <HAL_RCC_OscConfig+0x730>
 800af3a:	e05f      	b.n	800affc <HAL_RCC_OscConfig+0x810>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800af3c:	4b0d      	ldr	r3, [pc, #52]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	4a0c      	ldr	r2, [pc, #48]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800af42:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800af46:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af48:	f7fa f858 	bl	8004ffc <HAL_GetTick>
 800af4c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800af4e:	e008      	b.n	800af62 <HAL_RCC_OscConfig+0x776>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800af50:	f7fa f854 	bl	8004ffc <HAL_GetTick>
 800af54:	4602      	mov	r2, r0
 800af56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800af58:	1ad3      	subs	r3, r2, r3
 800af5a:	2b02      	cmp	r3, #2
 800af5c:	d901      	bls.n	800af62 <HAL_RCC_OscConfig+0x776>
          {
            return HAL_TIMEOUT;
 800af5e:	2303      	movs	r3, #3
 800af60:	e04d      	b.n	800affe <HAL_RCC_OscConfig+0x812>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800af62:	4b04      	ldr	r3, [pc, #16]	; (800af74 <HAL_RCC_OscConfig+0x788>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d1f0      	bne.n	800af50 <HAL_RCC_OscConfig+0x764>
 800af6e:	e045      	b.n	800affc <HAL_RCC_OscConfig+0x810>
 800af70:	58024800 	.word	0x58024800
 800af74:	58024400 	.word	0x58024400
 800af78:	fffffc0c 	.word	0xfffffc0c
 800af7c:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800af80:	4b21      	ldr	r3, [pc, #132]	; (800b008 <HAL_RCC_OscConfig+0x81c>)
 800af82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af84:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800af86:	4b20      	ldr	r3, [pc, #128]	; (800b008 <HAL_RCC_OscConfig+0x81c>)
 800af88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af8a:	60fb      	str	r3, [r7, #12]
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800af90:	2b01      	cmp	r3, #1
 800af92:	d031      	beq.n	800aff8 <HAL_RCC_OscConfig+0x80c>
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800af94:	693b      	ldr	r3, [r7, #16]
 800af96:	f003 0203 	and.w	r2, r3, #3
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if(((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800af9e:	429a      	cmp	r2, r3
 800afa0:	d12a      	bne.n	800aff8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800afa2:	693b      	ldr	r3, [r7, #16]
 800afa4:	091b      	lsrs	r3, r3, #4
 800afa6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	 (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800afae:	429a      	cmp	r2, r3
 800afb0:	d122      	bne.n	800aff8 <HAL_RCC_OscConfig+0x80c>
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800afb2:	68fb      	ldr	r3, [r7, #12]
 800afb4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afbc:	3b01      	subs	r3, #1
         ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800afbe:	429a      	cmp	r2, r3
 800afc0:	d11a      	bne.n	800aff8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800afc2:	68fb      	ldr	r3, [r7, #12]
 800afc4:	0a5b      	lsrs	r3, r3, #9
 800afc6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afce:	3b01      	subs	r3, #1
         (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800afd0:	429a      	cmp	r2, r3
 800afd2:	d111      	bne.n	800aff8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	0c1b      	lsrs	r3, r3, #16
 800afd8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800afe0:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800afe2:	429a      	cmp	r2, r3
 800afe4:	d108      	bne.n	800aff8 <HAL_RCC_OscConfig+0x80c>
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	0e1b      	lsrs	r3, r3, #24
 800afea:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aff2:	3b01      	subs	r3, #1
         ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800aff4:	429a      	cmp	r2, r3
 800aff6:	d001      	beq.n	800affc <HAL_RCC_OscConfig+0x810>
      {
        return HAL_ERROR;
 800aff8:	2301      	movs	r3, #1
 800affa:	e000      	b.n	800affe <HAL_RCC_OscConfig+0x812>
      }
    }
  }
  return HAL_OK;
 800affc:	2300      	movs	r3, #0
}
 800affe:	4618      	mov	r0, r3
 800b000:	3730      	adds	r7, #48	; 0x30
 800b002:	46bd      	mov	sp, r7
 800b004:	bd80      	pop	{r7, pc}
 800b006:	bf00      	nop
 800b008:	58024400 	.word	0x58024400

0800b00c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b086      	sub	sp, #24
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
 800b014:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

   /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d101      	bne.n	800b020 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b01c:	2301      	movs	r3, #1
 800b01e:	e19c      	b.n	800b35a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b020:	4b8a      	ldr	r3, [pc, #552]	; (800b24c <HAL_RCC_ClockConfig+0x240>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	f003 030f 	and.w	r3, r3, #15
 800b028:	683a      	ldr	r2, [r7, #0]
 800b02a:	429a      	cmp	r2, r3
 800b02c:	d910      	bls.n	800b050 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b02e:	4b87      	ldr	r3, [pc, #540]	; (800b24c <HAL_RCC_ClockConfig+0x240>)
 800b030:	681b      	ldr	r3, [r3, #0]
 800b032:	f023 020f 	bic.w	r2, r3, #15
 800b036:	4985      	ldr	r1, [pc, #532]	; (800b24c <HAL_RCC_ClockConfig+0x240>)
 800b038:	683b      	ldr	r3, [r7, #0]
 800b03a:	4313      	orrs	r3, r2
 800b03c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b03e:	4b83      	ldr	r3, [pc, #524]	; (800b24c <HAL_RCC_ClockConfig+0x240>)
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	f003 030f 	and.w	r3, r3, #15
 800b046:	683a      	ldr	r2, [r7, #0]
 800b048:	429a      	cmp	r2, r3
 800b04a:	d001      	beq.n	800b050 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800b04c:	2301      	movs	r3, #1
 800b04e:	e184      	b.n	800b35a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f003 0304 	and.w	r3, r3, #4
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d010      	beq.n	800b07e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	691a      	ldr	r2, [r3, #16]
 800b060:	4b7b      	ldr	r3, [pc, #492]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b062:	699b      	ldr	r3, [r3, #24]
 800b064:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b068:	429a      	cmp	r2, r3
 800b06a:	d908      	bls.n	800b07e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b06c:	4b78      	ldr	r3, [pc, #480]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b06e:	699b      	ldr	r3, [r3, #24]
 800b070:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	691b      	ldr	r3, [r3, #16]
 800b078:	4975      	ldr	r1, [pc, #468]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b07a:	4313      	orrs	r3, r2
 800b07c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f003 0308 	and.w	r3, r3, #8
 800b086:	2b00      	cmp	r3, #0
 800b088:	d010      	beq.n	800b0ac <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	695a      	ldr	r2, [r3, #20]
 800b08e:	4b70      	ldr	r3, [pc, #448]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b090:	69db      	ldr	r3, [r3, #28]
 800b092:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b096:	429a      	cmp	r2, r3
 800b098:	d908      	bls.n	800b0ac <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b09a:	4b6d      	ldr	r3, [pc, #436]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b09c:	69db      	ldr	r3, [r3, #28]
 800b09e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	695b      	ldr	r3, [r3, #20]
 800b0a6:	496a      	ldr	r1, [pc, #424]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b0a8:	4313      	orrs	r3, r2
 800b0aa:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
  }
#endif
    }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	681b      	ldr	r3, [r3, #0]
 800b0b0:	f003 0310 	and.w	r3, r3, #16
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d010      	beq.n	800b0da <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	699a      	ldr	r2, [r3, #24]
 800b0bc:	4b64      	ldr	r3, [pc, #400]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b0be:	69db      	ldr	r3, [r3, #28]
 800b0c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b0c4:	429a      	cmp	r2, r3
 800b0c6:	d908      	bls.n	800b0da <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b0c8:	4b61      	ldr	r3, [pc, #388]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b0ca:	69db      	ldr	r3, [r3, #28]
 800b0cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	699b      	ldr	r3, [r3, #24]
 800b0d4:	495e      	ldr	r1, [pc, #376]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b0d6:	4313      	orrs	r3, r2
 800b0d8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	681b      	ldr	r3, [r3, #0]
 800b0de:	f003 0320 	and.w	r3, r3, #32
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d010      	beq.n	800b108 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	69da      	ldr	r2, [r3, #28]
 800b0ea:	4b59      	ldr	r3, [pc, #356]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b0ec:	6a1b      	ldr	r3, [r3, #32]
 800b0ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b0f2:	429a      	cmp	r2, r3
 800b0f4:	d908      	bls.n	800b108 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800b0f6:	4b56      	ldr	r3, [pc, #344]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b0f8:	6a1b      	ldr	r3, [r3, #32]
 800b0fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	69db      	ldr	r3, [r3, #28]
 800b102:	4953      	ldr	r1, [pc, #332]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b104:	4313      	orrs	r3, r2
 800b106:	620b      	str	r3, [r1, #32]
    }
#endif
  }

   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	f003 0302 	and.w	r3, r3, #2
 800b110:	2b00      	cmp	r3, #0
 800b112:	d010      	beq.n	800b136 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b114:	687b      	ldr	r3, [r7, #4]
 800b116:	68da      	ldr	r2, [r3, #12]
 800b118:	4b4d      	ldr	r3, [pc, #308]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b11a:	699b      	ldr	r3, [r3, #24]
 800b11c:	f003 030f 	and.w	r3, r3, #15
 800b120:	429a      	cmp	r2, r3
 800b122:	d908      	bls.n	800b136 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b124:	4b4a      	ldr	r3, [pc, #296]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b126:	699b      	ldr	r3, [r3, #24]
 800b128:	f023 020f 	bic.w	r2, r3, #15
 800b12c:	687b      	ldr	r3, [r7, #4]
 800b12e:	68db      	ldr	r3, [r3, #12]
 800b130:	4947      	ldr	r1, [pc, #284]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b132:	4313      	orrs	r3, r2
 800b134:	618b      	str	r3, [r1, #24]
    }
#endif
  }

    /*------------------------- SYSCLK Configuration -------------------------*/
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f003 0301 	and.w	r3, r3, #1
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d055      	beq.n	800b1ee <HAL_RCC_ClockConfig+0x1e2>
    {
      assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
      assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800b142:	4b43      	ldr	r3, [pc, #268]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b144:	699b      	ldr	r3, [r3, #24]
 800b146:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	689b      	ldr	r3, [r3, #8]
 800b14e:	4940      	ldr	r1, [pc, #256]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b150:	4313      	orrs	r3, r2
 800b152:	618b      	str	r3, [r1, #24]
#else
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	685b      	ldr	r3, [r3, #4]
 800b158:	2b02      	cmp	r3, #2
 800b15a:	d107      	bne.n	800b16c <HAL_RCC_ClockConfig+0x160>
      {
        /* Check the HSE ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800b15c:	4b3c      	ldr	r3, [pc, #240]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b164:	2b00      	cmp	r3, #0
 800b166:	d121      	bne.n	800b1ac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800b168:	2301      	movs	r3, #1
 800b16a:	e0f6      	b.n	800b35a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* PLL is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	685b      	ldr	r3, [r3, #4]
 800b170:	2b03      	cmp	r3, #3
 800b172:	d107      	bne.n	800b184 <HAL_RCC_ClockConfig+0x178>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800b174:	4b36      	ldr	r3, [pc, #216]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d115      	bne.n	800b1ac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800b180:	2301      	movs	r3, #1
 800b182:	e0ea      	b.n	800b35a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      /* CSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	685b      	ldr	r3, [r3, #4]
 800b188:	2b01      	cmp	r3, #1
 800b18a:	d107      	bne.n	800b19c <HAL_RCC_ClockConfig+0x190>
      {
        /* Check the PLL ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800b18c:	4b30      	ldr	r3, [pc, #192]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b194:	2b00      	cmp	r3, #0
 800b196:	d109      	bne.n	800b1ac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800b198:	2301      	movs	r3, #1
 800b19a:	e0de      	b.n	800b35a <HAL_RCC_ClockConfig+0x34e>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800b19c:	4b2c      	ldr	r3, [pc, #176]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f003 0304 	and.w	r3, r3, #4
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d101      	bne.n	800b1ac <HAL_RCC_ClockConfig+0x1a0>
        {
          return HAL_ERROR;
 800b1a8:	2301      	movs	r3, #1
 800b1aa:	e0d6      	b.n	800b35a <HAL_RCC_ClockConfig+0x34e>
        }
      }
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b1ac:	4b28      	ldr	r3, [pc, #160]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b1ae:	691b      	ldr	r3, [r3, #16]
 800b1b0:	f023 0207 	bic.w	r2, r3, #7
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	685b      	ldr	r3, [r3, #4]
 800b1b8:	4925      	ldr	r1, [pc, #148]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b1ba:	4313      	orrs	r3, r2
 800b1bc:	610b      	str	r3, [r1, #16]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b1be:	f7f9 ff1d 	bl	8004ffc <HAL_GetTick>
 800b1c2:	6178      	str	r0, [r7, #20]

        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b1c4:	e00a      	b.n	800b1dc <HAL_RCC_ClockConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b1c6:	f7f9 ff19 	bl	8004ffc <HAL_GetTick>
 800b1ca:	4602      	mov	r2, r0
 800b1cc:	697b      	ldr	r3, [r7, #20]
 800b1ce:	1ad3      	subs	r3, r2, r3
 800b1d0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1d4:	4293      	cmp	r3, r2
 800b1d6:	d901      	bls.n	800b1dc <HAL_RCC_ClockConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 800b1d8:	2303      	movs	r3, #3
 800b1da:	e0be      	b.n	800b35a <HAL_RCC_ClockConfig+0x34e>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b1dc:	4b1c      	ldr	r3, [pc, #112]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b1de:	691b      	ldr	r3, [r3, #16]
 800b1e0:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	00db      	lsls	r3, r3, #3
 800b1ea:	429a      	cmp	r2, r3
 800b1ec:	d1eb      	bne.n	800b1c6 <HAL_RCC_ClockConfig+0x1ba>

    }

    /* Decreasing the BUS frequency divider */
   /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	681b      	ldr	r3, [r3, #0]
 800b1f2:	f003 0302 	and.w	r3, r3, #2
 800b1f6:	2b00      	cmp	r3, #0
 800b1f8:	d010      	beq.n	800b21c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	68da      	ldr	r2, [r3, #12]
 800b1fe:	4b14      	ldr	r3, [pc, #80]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b200:	699b      	ldr	r3, [r3, #24]
 800b202:	f003 030f 	and.w	r3, r3, #15
 800b206:	429a      	cmp	r2, r3
 800b208:	d208      	bcs.n	800b21c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b20a:	4b11      	ldr	r3, [pc, #68]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b20c:	699b      	ldr	r3, [r3, #24]
 800b20e:	f023 020f 	bic.w	r2, r3, #15
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	68db      	ldr	r3, [r3, #12]
 800b216:	490e      	ldr	r1, [pc, #56]	; (800b250 <HAL_RCC_ClockConfig+0x244>)
 800b218:	4313      	orrs	r3, r2
 800b21a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b21c:	4b0b      	ldr	r3, [pc, #44]	; (800b24c <HAL_RCC_ClockConfig+0x240>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f003 030f 	and.w	r3, r3, #15
 800b224:	683a      	ldr	r2, [r7, #0]
 800b226:	429a      	cmp	r2, r3
 800b228:	d214      	bcs.n	800b254 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b22a:	4b08      	ldr	r3, [pc, #32]	; (800b24c <HAL_RCC_ClockConfig+0x240>)
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	f023 020f 	bic.w	r2, r3, #15
 800b232:	4906      	ldr	r1, [pc, #24]	; (800b24c <HAL_RCC_ClockConfig+0x240>)
 800b234:	683b      	ldr	r3, [r7, #0]
 800b236:	4313      	orrs	r3, r2
 800b238:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b23a:	4b04      	ldr	r3, [pc, #16]	; (800b24c <HAL_RCC_ClockConfig+0x240>)
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	f003 030f 	and.w	r3, r3, #15
 800b242:	683a      	ldr	r2, [r7, #0]
 800b244:	429a      	cmp	r2, r3
 800b246:	d005      	beq.n	800b254 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800b248:	2301      	movs	r3, #1
 800b24a:	e086      	b.n	800b35a <HAL_RCC_ClockConfig+0x34e>
 800b24c:	52002000 	.word	0x52002000
 800b250:	58024400 	.word	0x58024400
    }
 }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f003 0304 	and.w	r3, r3, #4
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d010      	beq.n	800b282 <HAL_RCC_ClockConfig+0x276>
 {
#if defined(RCC_D1CFGR_D1PPRE)
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	691a      	ldr	r2, [r3, #16]
 800b264:	4b3f      	ldr	r3, [pc, #252]	; (800b364 <HAL_RCC_ClockConfig+0x358>)
 800b266:	699b      	ldr	r3, [r3, #24]
 800b268:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b26c:	429a      	cmp	r2, r3
 800b26e:	d208      	bcs.n	800b282 <HAL_RCC_ClockConfig+0x276>
   {
     assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800b270:	4b3c      	ldr	r3, [pc, #240]	; (800b364 <HAL_RCC_ClockConfig+0x358>)
 800b272:	699b      	ldr	r3, [r3, #24]
 800b274:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	691b      	ldr	r3, [r3, #16]
 800b27c:	4939      	ldr	r1, [pc, #228]	; (800b364 <HAL_RCC_ClockConfig+0x358>)
 800b27e:	4313      	orrs	r3, r2
 800b280:	618b      	str	r3, [r1, #24]
   }
#endif
 }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	f003 0308 	and.w	r3, r3, #8
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d010      	beq.n	800b2b0 <HAL_RCC_ClockConfig+0x2a4>
 {
#if defined(RCC_D2CFGR_D2PPRE1)
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	695a      	ldr	r2, [r3, #20]
 800b292:	4b34      	ldr	r3, [pc, #208]	; (800b364 <HAL_RCC_ClockConfig+0x358>)
 800b294:	69db      	ldr	r3, [r3, #28]
 800b296:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b29a:	429a      	cmp	r2, r3
 800b29c:	d208      	bcs.n	800b2b0 <HAL_RCC_ClockConfig+0x2a4>
   {
     assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800b29e:	4b31      	ldr	r3, [pc, #196]	; (800b364 <HAL_RCC_ClockConfig+0x358>)
 800b2a0:	69db      	ldr	r3, [r3, #28]
 800b2a2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	695b      	ldr	r3, [r3, #20]
 800b2aa:	492e      	ldr	r1, [pc, #184]	; (800b364 <HAL_RCC_ClockConfig+0x358>)
 800b2ac:	4313      	orrs	r3, r2
 800b2ae:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	f003 0310 	and.w	r3, r3, #16
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	d010      	beq.n	800b2de <HAL_RCC_ClockConfig+0x2d2>
 {
#if defined (RCC_D2CFGR_D2PPRE2)
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 800b2bc:	687b      	ldr	r3, [r7, #4]
 800b2be:	699a      	ldr	r2, [r3, #24]
 800b2c0:	4b28      	ldr	r3, [pc, #160]	; (800b364 <HAL_RCC_ClockConfig+0x358>)
 800b2c2:	69db      	ldr	r3, [r3, #28]
 800b2c4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800b2c8:	429a      	cmp	r2, r3
 800b2ca:	d208      	bcs.n	800b2de <HAL_RCC_ClockConfig+0x2d2>
   {
     assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800b2cc:	4b25      	ldr	r3, [pc, #148]	; (800b364 <HAL_RCC_ClockConfig+0x358>)
 800b2ce:	69db      	ldr	r3, [r3, #28]
 800b2d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b2d4:	687b      	ldr	r3, [r7, #4]
 800b2d6:	699b      	ldr	r3, [r3, #24]
 800b2d8:	4922      	ldr	r1, [pc, #136]	; (800b364 <HAL_RCC_ClockConfig+0x358>)
 800b2da:	4313      	orrs	r3, r2
 800b2dc:	61cb      	str	r3, [r1, #28]
   }
#endif
 }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	f003 0320 	and.w	r3, r3, #32
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d010      	beq.n	800b30c <HAL_RCC_ClockConfig+0x300>
 {
#if defined(RCC_D3CFGR_D3PPRE)
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	69da      	ldr	r2, [r3, #28]
 800b2ee:	4b1d      	ldr	r3, [pc, #116]	; (800b364 <HAL_RCC_ClockConfig+0x358>)
 800b2f0:	6a1b      	ldr	r3, [r3, #32]
 800b2f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800b2f6:	429a      	cmp	r2, r3
 800b2f8:	d208      	bcs.n	800b30c <HAL_RCC_ClockConfig+0x300>
   {
     assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 800b2fa:	4b1a      	ldr	r3, [pc, #104]	; (800b364 <HAL_RCC_ClockConfig+0x358>)
 800b2fc:	6a1b      	ldr	r3, [r3, #32]
 800b2fe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	69db      	ldr	r3, [r3, #28]
 800b306:	4917      	ldr	r1, [pc, #92]	; (800b364 <HAL_RCC_ClockConfig+0x358>)
 800b308:	4313      	orrs	r3, r2
 800b30a:	620b      	str	r3, [r1, #32]
#endif
 }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800b30c:	f000 f834 	bl	800b378 <HAL_RCC_GetSysClockFreq>
 800b310:	4602      	mov	r2, r0
 800b312:	4b14      	ldr	r3, [pc, #80]	; (800b364 <HAL_RCC_ClockConfig+0x358>)
 800b314:	699b      	ldr	r3, [r3, #24]
 800b316:	0a1b      	lsrs	r3, r3, #8
 800b318:	f003 030f 	and.w	r3, r3, #15
 800b31c:	4912      	ldr	r1, [pc, #72]	; (800b368 <HAL_RCC_ClockConfig+0x35c>)
 800b31e:	5ccb      	ldrb	r3, [r1, r3]
 800b320:	f003 031f 	and.w	r3, r3, #31
 800b324:	fa22 f303 	lsr.w	r3, r2, r3
 800b328:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b32a:	4b0e      	ldr	r3, [pc, #56]	; (800b364 <HAL_RCC_ClockConfig+0x358>)
 800b32c:	699b      	ldr	r3, [r3, #24]
 800b32e:	f003 030f 	and.w	r3, r3, #15
 800b332:	4a0d      	ldr	r2, [pc, #52]	; (800b368 <HAL_RCC_ClockConfig+0x35c>)
 800b334:	5cd3      	ldrb	r3, [r2, r3]
 800b336:	f003 031f 	and.w	r3, r3, #31
 800b33a:	693a      	ldr	r2, [r7, #16]
 800b33c:	fa22 f303 	lsr.w	r3, r2, r3
 800b340:	4a0a      	ldr	r2, [pc, #40]	; (800b36c <HAL_RCC_ClockConfig+0x360>)
 800b342:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b344:	4a0a      	ldr	r2, [pc, #40]	; (800b370 <HAL_RCC_ClockConfig+0x364>)
 800b346:	693b      	ldr	r3, [r7, #16]
 800b348:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick (uwTickPrio);
 800b34a:	4b0a      	ldr	r3, [pc, #40]	; (800b374 <HAL_RCC_ClockConfig+0x368>)
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	4618      	mov	r0, r3
 800b350:	f7f9 fe0a 	bl	8004f68 <HAL_InitTick>
 800b354:	4603      	mov	r3, r0
 800b356:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800b358:	7bfb      	ldrb	r3, [r7, #15]
}
 800b35a:	4618      	mov	r0, r3
 800b35c:	3718      	adds	r7, #24
 800b35e:	46bd      	mov	sp, r7
 800b360:	bd80      	pop	{r7, pc}
 800b362:	bf00      	nop
 800b364:	58024400 	.word	0x58024400
 800b368:	08014404 	.word	0x08014404
 800b36c:	24000018 	.word	0x24000018
 800b370:	24000014 	.word	0x24000014
 800b374:	2400001c 	.word	0x2400001c

0800b378 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b378:	b480      	push	{r7}
 800b37a:	b089      	sub	sp, #36	; 0x24
 800b37c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b37e:	4bb3      	ldr	r3, [pc, #716]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b380:	691b      	ldr	r3, [r3, #16]
 800b382:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b386:	2b18      	cmp	r3, #24
 800b388:	f200 8155 	bhi.w	800b636 <HAL_RCC_GetSysClockFreq+0x2be>
 800b38c:	a201      	add	r2, pc, #4	; (adr r2, 800b394 <HAL_RCC_GetSysClockFreq+0x1c>)
 800b38e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b392:	bf00      	nop
 800b394:	0800b3f9 	.word	0x0800b3f9
 800b398:	0800b637 	.word	0x0800b637
 800b39c:	0800b637 	.word	0x0800b637
 800b3a0:	0800b637 	.word	0x0800b637
 800b3a4:	0800b637 	.word	0x0800b637
 800b3a8:	0800b637 	.word	0x0800b637
 800b3ac:	0800b637 	.word	0x0800b637
 800b3b0:	0800b637 	.word	0x0800b637
 800b3b4:	0800b41f 	.word	0x0800b41f
 800b3b8:	0800b637 	.word	0x0800b637
 800b3bc:	0800b637 	.word	0x0800b637
 800b3c0:	0800b637 	.word	0x0800b637
 800b3c4:	0800b637 	.word	0x0800b637
 800b3c8:	0800b637 	.word	0x0800b637
 800b3cc:	0800b637 	.word	0x0800b637
 800b3d0:	0800b637 	.word	0x0800b637
 800b3d4:	0800b425 	.word	0x0800b425
 800b3d8:	0800b637 	.word	0x0800b637
 800b3dc:	0800b637 	.word	0x0800b637
 800b3e0:	0800b637 	.word	0x0800b637
 800b3e4:	0800b637 	.word	0x0800b637
 800b3e8:	0800b637 	.word	0x0800b637
 800b3ec:	0800b637 	.word	0x0800b637
 800b3f0:	0800b637 	.word	0x0800b637
 800b3f4:	0800b42b 	.word	0x0800b42b
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b3f8:	4b94      	ldr	r3, [pc, #592]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b3fa:	681b      	ldr	r3, [r3, #0]
 800b3fc:	f003 0320 	and.w	r3, r3, #32
 800b400:	2b00      	cmp	r3, #0
 800b402:	d009      	beq.n	800b418 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b404:	4b91      	ldr	r3, [pc, #580]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	08db      	lsrs	r3, r3, #3
 800b40a:	f003 0303 	and.w	r3, r3, #3
 800b40e:	4a90      	ldr	r2, [pc, #576]	; (800b650 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b410:	fa22 f303 	lsr.w	r3, r2, r3
 800b414:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 800b416:	e111      	b.n	800b63c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800b418:	4b8d      	ldr	r3, [pc, #564]	; (800b650 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b41a:	61bb      	str	r3, [r7, #24]
    break;
 800b41c:	e10e      	b.n	800b63c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 800b41e:	4b8d      	ldr	r3, [pc, #564]	; (800b654 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b420:	61bb      	str	r3, [r7, #24]
    break;
 800b422:	e10b      	b.n	800b63c <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 800b424:	4b8c      	ldr	r3, [pc, #560]	; (800b658 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800b426:	61bb      	str	r3, [r7, #24]
    break;
 800b428:	e108      	b.n	800b63c <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800b42a:	4b88      	ldr	r3, [pc, #544]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b42c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b42e:	f003 0303 	and.w	r3, r3, #3
 800b432:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 800b434:	4b85      	ldr	r3, [pc, #532]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b438:	091b      	lsrs	r3, r3, #4
 800b43a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b43e:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 800b440:	4b82      	ldr	r3, [pc, #520]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b442:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b444:	f003 0301 	and.w	r3, r3, #1
 800b448:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 800b44a:	4b80      	ldr	r3, [pc, #512]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b44c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b44e:	08db      	lsrs	r3, r3, #3
 800b450:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800b454:	68fa      	ldr	r2, [r7, #12]
 800b456:	fb02 f303 	mul.w	r3, r2, r3
 800b45a:	ee07 3a90 	vmov	s15, r3
 800b45e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b462:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 800b466:	693b      	ldr	r3, [r7, #16]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	f000 80e1 	beq.w	800b630 <HAL_RCC_GetSysClockFreq+0x2b8>
 800b46e:	697b      	ldr	r3, [r7, #20]
 800b470:	2b02      	cmp	r3, #2
 800b472:	f000 8083 	beq.w	800b57c <HAL_RCC_GetSysClockFreq+0x204>
 800b476:	697b      	ldr	r3, [r7, #20]
 800b478:	2b02      	cmp	r3, #2
 800b47a:	f200 80a1 	bhi.w	800b5c0 <HAL_RCC_GetSysClockFreq+0x248>
 800b47e:	697b      	ldr	r3, [r7, #20]
 800b480:	2b00      	cmp	r3, #0
 800b482:	d003      	beq.n	800b48c <HAL_RCC_GetSysClockFreq+0x114>
 800b484:	697b      	ldr	r3, [r7, #20]
 800b486:	2b01      	cmp	r3, #1
 800b488:	d056      	beq.n	800b538 <HAL_RCC_GetSysClockFreq+0x1c0>
 800b48a:	e099      	b.n	800b5c0 <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800b48c:	4b6f      	ldr	r3, [pc, #444]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	f003 0320 	and.w	r3, r3, #32
 800b494:	2b00      	cmp	r3, #0
 800b496:	d02d      	beq.n	800b4f4 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800b498:	4b6c      	ldr	r3, [pc, #432]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	08db      	lsrs	r3, r3, #3
 800b49e:	f003 0303 	and.w	r3, r3, #3
 800b4a2:	4a6b      	ldr	r2, [pc, #428]	; (800b650 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800b4a4:	fa22 f303 	lsr.w	r3, r2, r3
 800b4a8:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	ee07 3a90 	vmov	s15, r3
 800b4b0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4b4:	693b      	ldr	r3, [r7, #16]
 800b4b6:	ee07 3a90 	vmov	s15, r3
 800b4ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b4c2:	4b62      	ldr	r3, [pc, #392]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b4c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b4c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4ca:	ee07 3a90 	vmov	s15, r3
 800b4ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b4d2:	ed97 6a02 	vldr	s12, [r7, #8]
 800b4d6:	eddf 5a61 	vldr	s11, [pc, #388]	; 800b65c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b4da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b4de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b4e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b4e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b4ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b4ee:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 800b4f2:	e087      	b.n	800b604 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b4f4:	693b      	ldr	r3, [r7, #16]
 800b4f6:	ee07 3a90 	vmov	s15, r3
 800b4fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b4fe:	eddf 6a58 	vldr	s13, [pc, #352]	; 800b660 <HAL_RCC_GetSysClockFreq+0x2e8>
 800b502:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b506:	4b51      	ldr	r3, [pc, #324]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b50a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b50e:	ee07 3a90 	vmov	s15, r3
 800b512:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b516:	ed97 6a02 	vldr	s12, [r7, #8]
 800b51a:	eddf 5a50 	vldr	s11, [pc, #320]	; 800b65c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b51e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b522:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b526:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b52a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b52e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b532:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b536:	e065      	b.n	800b604 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b538:	693b      	ldr	r3, [r7, #16]
 800b53a:	ee07 3a90 	vmov	s15, r3
 800b53e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b542:	eddf 6a48 	vldr	s13, [pc, #288]	; 800b664 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b546:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b54a:	4b40      	ldr	r3, [pc, #256]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b54c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b54e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b552:	ee07 3a90 	vmov	s15, r3
 800b556:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b55a:	ed97 6a02 	vldr	s12, [r7, #8]
 800b55e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800b65c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b562:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b566:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b56a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b56e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b572:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b576:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b57a:	e043      	b.n	800b604 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b57c:	693b      	ldr	r3, [r7, #16]
 800b57e:	ee07 3a90 	vmov	s15, r3
 800b582:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b586:	eddf 6a38 	vldr	s13, [pc, #224]	; 800b668 <HAL_RCC_GetSysClockFreq+0x2f0>
 800b58a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b58e:	4b2f      	ldr	r3, [pc, #188]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b592:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b596:	ee07 3a90 	vmov	s15, r3
 800b59a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b59e:	ed97 6a02 	vldr	s12, [r7, #8]
 800b5a2:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800b65c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b5a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5ae:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b5b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5ba:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b5be:	e021      	b.n	800b604 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 800b5c0:	693b      	ldr	r3, [r7, #16]
 800b5c2:	ee07 3a90 	vmov	s15, r3
 800b5c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b5ca:	eddf 6a26 	vldr	s13, [pc, #152]	; 800b664 <HAL_RCC_GetSysClockFreq+0x2ec>
 800b5ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800b5d2:	4b1e      	ldr	r3, [pc, #120]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b5d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5da:	ee07 3a90 	vmov	s15, r3
 800b5de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800b5e2:	ed97 6a02 	vldr	s12, [r7, #8]
 800b5e6:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800b65c <HAL_RCC_GetSysClockFreq+0x2e4>
 800b5ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800b5ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800b5f2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800b5f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800b5fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b5fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800b602:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 800b604:	4b11      	ldr	r3, [pc, #68]	; (800b64c <HAL_RCC_GetSysClockFreq+0x2d4>)
 800b606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b608:	0a5b      	lsrs	r3, r3, #9
 800b60a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b60e:	3301      	adds	r3, #1
 800b610:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 800b612:	683b      	ldr	r3, [r7, #0]
 800b614:	ee07 3a90 	vmov	s15, r3
 800b618:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800b61c:	edd7 6a07 	vldr	s13, [r7, #28]
 800b620:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b624:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b628:	ee17 3a90 	vmov	r3, s15
 800b62c:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 800b62e:	e005      	b.n	800b63c <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 800b630:	2300      	movs	r3, #0
 800b632:	61bb      	str	r3, [r7, #24]
    break;
 800b634:	e002      	b.n	800b63c <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 800b636:	4b07      	ldr	r3, [pc, #28]	; (800b654 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800b638:	61bb      	str	r3, [r7, #24]
    break;
 800b63a:	bf00      	nop
  }

  return sysclockfreq;
 800b63c:	69bb      	ldr	r3, [r7, #24]
}
 800b63e:	4618      	mov	r0, r3
 800b640:	3724      	adds	r7, #36	; 0x24
 800b642:	46bd      	mov	sp, r7
 800b644:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b648:	4770      	bx	lr
 800b64a:	bf00      	nop
 800b64c:	58024400 	.word	0x58024400
 800b650:	03d09000 	.word	0x03d09000
 800b654:	003d0900 	.word	0x003d0900
 800b658:	017d7840 	.word	0x017d7840
 800b65c:	46000000 	.word	0x46000000
 800b660:	4c742400 	.word	0x4c742400
 800b664:	4a742400 	.word	0x4a742400
 800b668:	4bbebc20 	.word	0x4bbebc20

0800b66c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b66c:	b580      	push	{r7, lr}
 800b66e:	b082      	sub	sp, #8
 800b670:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800b672:	f7ff fe81 	bl	800b378 <HAL_RCC_GetSysClockFreq>
 800b676:	4602      	mov	r2, r0
 800b678:	4b10      	ldr	r3, [pc, #64]	; (800b6bc <HAL_RCC_GetHCLKFreq+0x50>)
 800b67a:	699b      	ldr	r3, [r3, #24]
 800b67c:	0a1b      	lsrs	r3, r3, #8
 800b67e:	f003 030f 	and.w	r3, r3, #15
 800b682:	490f      	ldr	r1, [pc, #60]	; (800b6c0 <HAL_RCC_GetHCLKFreq+0x54>)
 800b684:	5ccb      	ldrb	r3, [r1, r3]
 800b686:	f003 031f 	and.w	r3, r3, #31
 800b68a:	fa22 f303 	lsr.w	r3, r2, r3
 800b68e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800b690:	4b0a      	ldr	r3, [pc, #40]	; (800b6bc <HAL_RCC_GetHCLKFreq+0x50>)
 800b692:	699b      	ldr	r3, [r3, #24]
 800b694:	f003 030f 	and.w	r3, r3, #15
 800b698:	4a09      	ldr	r2, [pc, #36]	; (800b6c0 <HAL_RCC_GetHCLKFreq+0x54>)
 800b69a:	5cd3      	ldrb	r3, [r2, r3]
 800b69c:	f003 031f 	and.w	r3, r3, #31
 800b6a0:	687a      	ldr	r2, [r7, #4]
 800b6a2:	fa22 f303 	lsr.w	r3, r2, r3
 800b6a6:	4a07      	ldr	r2, [pc, #28]	; (800b6c4 <HAL_RCC_GetHCLKFreq+0x58>)
 800b6a8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800b6aa:	4a07      	ldr	r2, [pc, #28]	; (800b6c8 <HAL_RCC_GetHCLKFreq+0x5c>)
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800b6b0:	4b04      	ldr	r3, [pc, #16]	; (800b6c4 <HAL_RCC_GetHCLKFreq+0x58>)
 800b6b2:	681b      	ldr	r3, [r3, #0]
}
 800b6b4:	4618      	mov	r0, r3
 800b6b6:	3708      	adds	r7, #8
 800b6b8:	46bd      	mov	sp, r7
 800b6ba:	bd80      	pop	{r7, pc}
 800b6bc:	58024400 	.word	0x58024400
 800b6c0:	08014404 	.word	0x08014404
 800b6c4:	24000018 	.word	0x24000018
 800b6c8:	24000014 	.word	0x24000014

0800b6cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 800b6d0:	f7ff ffcc 	bl	800b66c <HAL_RCC_GetHCLKFreq>
 800b6d4:	4602      	mov	r2, r0
 800b6d6:	4b06      	ldr	r3, [pc, #24]	; (800b6f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b6d8:	69db      	ldr	r3, [r3, #28]
 800b6da:	091b      	lsrs	r3, r3, #4
 800b6dc:	f003 0307 	and.w	r3, r3, #7
 800b6e0:	4904      	ldr	r1, [pc, #16]	; (800b6f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800b6e2:	5ccb      	ldrb	r3, [r1, r3]
 800b6e4:	f003 031f 	and.w	r3, r3, #31
 800b6e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800b6ec:	4618      	mov	r0, r3
 800b6ee:	bd80      	pop	{r7, pc}
 800b6f0:	58024400 	.word	0x58024400
 800b6f4:	08014404 	.word	0x08014404

0800b6f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b6f8:	b580      	push	{r7, lr}
 800b6fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2)>> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800b6fc:	f7ff ffb6 	bl	800b66c <HAL_RCC_GetHCLKFreq>
 800b700:	4602      	mov	r2, r0
 800b702:	4b06      	ldr	r3, [pc, #24]	; (800b71c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b704:	69db      	ldr	r3, [r3, #28]
 800b706:	0a1b      	lsrs	r3, r3, #8
 800b708:	f003 0307 	and.w	r3, r3, #7
 800b70c:	4904      	ldr	r1, [pc, #16]	; (800b720 <HAL_RCC_GetPCLK2Freq+0x28>)
 800b70e:	5ccb      	ldrb	r3, [r1, r3]
 800b710:	f003 031f 	and.w	r3, r3, #31
 800b714:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2)>> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800b718:	4618      	mov	r0, r3
 800b71a:	bd80      	pop	{r7, pc}
 800b71c:	58024400 	.word	0x58024400
 800b720:	08014404 	.word	0x08014404

0800b724 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b724:	b580      	push	{r7, lr}
 800b726:	b086      	sub	sp, #24
 800b728:	af00      	add	r7, sp, #0
 800b72a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b72c:	2300      	movs	r3, #0
 800b72e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b730:	2300      	movs	r3, #0
 800b732:	75bb      	strb	r3, [r7, #22]

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d03f      	beq.n	800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {

    switch(PeriphClkInit->SpdifrxClockSelection)
 800b740:	687b      	ldr	r3, [r7, #4]
 800b742:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b744:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b748:	d02a      	beq.n	800b7a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800b74a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800b74e:	d824      	bhi.n	800b79a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b750:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b754:	d018      	beq.n	800b788 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b756:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b75a:	d81e      	bhi.n	800b79a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800b75c:	2b00      	cmp	r3, #0
 800b75e:	d003      	beq.n	800b768 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800b760:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800b764:	d007      	beq.n	800b776 <HAL_RCCEx_PeriphCLKConfig+0x52>
 800b766:	e018      	b.n	800b79a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
      /* Enable PLL1Q Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b768:	4bab      	ldr	r3, [pc, #684]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b76a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b76c:	4aaa      	ldr	r2, [pc, #680]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b76e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b772:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800b774:	e015      	b.n	800b7a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800b776:	687b      	ldr	r3, [r7, #4]
 800b778:	3304      	adds	r3, #4
 800b77a:	2102      	movs	r1, #2
 800b77c:	4618      	mov	r0, r3
 800b77e:	f001 f9cf 	bl	800cb20 <RCCEx_PLL2_Config>
 800b782:	4603      	mov	r3, r0
 800b784:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800b786:	e00c      	b.n	800b7a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	3324      	adds	r3, #36	; 0x24
 800b78c:	2102      	movs	r1, #2
 800b78e:	4618      	mov	r0, r3
 800b790:	f001 fa78 	bl	800cc84 <RCCEx_PLL3_Config>
 800b794:	4603      	mov	r3, r0
 800b796:	75fb      	strb	r3, [r7, #23]

      /* SPDIFRX clock source configuration done later after clock selection check */
      break;
 800b798:	e003      	b.n	800b7a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      /* Internal OSC clock is used as source of SPDIFRX clock*/
      /* SPDIFRX clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b79a:	2301      	movs	r3, #1
 800b79c:	75fb      	strb	r3, [r7, #23]
      break;
 800b79e:	e000      	b.n	800b7a2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 800b7a0:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b7a2:	7dfb      	ldrb	r3, [r7, #23]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d109      	bne.n	800b7bc <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800b7a8:	4b9b      	ldr	r3, [pc, #620]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b7aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b7ac:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b7b4:	4998      	ldr	r1, [pc, #608]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b7b6:	4313      	orrs	r3, r2
 800b7b8:	650b      	str	r3, [r1, #80]	; 0x50
 800b7ba:	e001      	b.n	800b7c0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b7bc:	7dfb      	ldrb	r3, [r7, #23]
 800b7be:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d03d      	beq.n	800b848 <HAL_RCCEx_PeriphCLKConfig+0x124>
  {
    switch(PeriphClkInit->Sai1ClockSelection)
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b7d0:	2b04      	cmp	r3, #4
 800b7d2:	d826      	bhi.n	800b822 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800b7d4:	a201      	add	r2, pc, #4	; (adr r2, 800b7dc <HAL_RCCEx_PeriphCLKConfig+0xb8>)
 800b7d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b7da:	bf00      	nop
 800b7dc:	0800b7f1 	.word	0x0800b7f1
 800b7e0:	0800b7ff 	.word	0x0800b7ff
 800b7e4:	0800b811 	.word	0x0800b811
 800b7e8:	0800b829 	.word	0x0800b829
 800b7ec:	0800b829 	.word	0x0800b829
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b7f0:	4b89      	ldr	r3, [pc, #548]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b7f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7f4:	4a88      	ldr	r2, [pc, #544]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b7f6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b7fa:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b7fc:	e015      	b.n	800b82a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	3304      	adds	r3, #4
 800b802:	2100      	movs	r1, #0
 800b804:	4618      	mov	r0, r3
 800b806:	f001 f98b 	bl	800cb20 <RCCEx_PLL2_Config>
 800b80a:	4603      	mov	r3, r0
 800b80c:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b80e:	e00c      	b.n	800b82a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	3324      	adds	r3, #36	; 0x24
 800b814:	2100      	movs	r1, #0
 800b816:	4618      	mov	r0, r3
 800b818:	f001 fa34 	bl	800cc84 <RCCEx_PLL3_Config>
 800b81c:	4603      	mov	r3, r0
 800b81e:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b820:	e003      	b.n	800b82a <HAL_RCCEx_PeriphCLKConfig+0x106>
      /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
      /* SAI1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b822:	2301      	movs	r3, #1
 800b824:	75fb      	strb	r3, [r7, #23]
      break;
 800b826:	e000      	b.n	800b82a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 800b828:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b82a:	7dfb      	ldrb	r3, [r7, #23]
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d109      	bne.n	800b844 <HAL_RCCEx_PeriphCLKConfig+0x120>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b830:	4b79      	ldr	r3, [pc, #484]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b832:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b834:	f023 0207 	bic.w	r2, r3, #7
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b83c:	4976      	ldr	r1, [pc, #472]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b83e:	4313      	orrs	r3, r2
 800b840:	650b      	str	r3, [r1, #80]	; 0x50
 800b842:	e001      	b.n	800b848 <HAL_RCCEx_PeriphCLKConfig+0x124>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b844:	7dfb      	ldrb	r3, [r7, #23]
 800b846:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b850:	2b00      	cmp	r3, #0
 800b852:	d042      	beq.n	800b8da <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    switch(PeriphClkInit->Sai23ClockSelection)
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b858:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b85c:	d02b      	beq.n	800b8b6 <HAL_RCCEx_PeriphCLKConfig+0x192>
 800b85e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b862:	d825      	bhi.n	800b8b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800b864:	2bc0      	cmp	r3, #192	; 0xc0
 800b866:	d028      	beq.n	800b8ba <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b868:	2bc0      	cmp	r3, #192	; 0xc0
 800b86a:	d821      	bhi.n	800b8b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800b86c:	2b80      	cmp	r3, #128	; 0x80
 800b86e:	d016      	beq.n	800b89e <HAL_RCCEx_PeriphCLKConfig+0x17a>
 800b870:	2b80      	cmp	r3, #128	; 0x80
 800b872:	d81d      	bhi.n	800b8b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
 800b874:	2b00      	cmp	r3, #0
 800b876:	d002      	beq.n	800b87e <HAL_RCCEx_PeriphCLKConfig+0x15a>
 800b878:	2b40      	cmp	r3, #64	; 0x40
 800b87a:	d007      	beq.n	800b88c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800b87c:	e018      	b.n	800b8b0 <HAL_RCCEx_PeriphCLKConfig+0x18c>
    {
    case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b87e:	4b66      	ldr	r3, [pc, #408]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b882:	4a65      	ldr	r2, [pc, #404]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b884:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b888:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800b88a:	e017      	b.n	800b8bc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	3304      	adds	r3, #4
 800b890:	2100      	movs	r1, #0
 800b892:	4618      	mov	r0, r3
 800b894:	f001 f944 	bl	800cb20 <RCCEx_PLL2_Config>
 800b898:	4603      	mov	r3, r0
 800b89a:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800b89c:	e00e      	b.n	800b8bc <HAL_RCCEx_PeriphCLKConfig+0x198>

    case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	3324      	adds	r3, #36	; 0x24
 800b8a2:	2100      	movs	r1, #0
 800b8a4:	4618      	mov	r0, r3
 800b8a6:	f001 f9ed 	bl	800cc84 <RCCEx_PLL3_Config>
 800b8aa:	4603      	mov	r3, r0
 800b8ac:	75fb      	strb	r3, [r7, #23]

      /* SAI2/3 clock source configuration done later after clock selection check */
      break;
 800b8ae:	e005      	b.n	800b8bc <HAL_RCCEx_PeriphCLKConfig+0x198>
      /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
      /* SAI2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800b8b0:	2301      	movs	r3, #1
 800b8b2:	75fb      	strb	r3, [r7, #23]
      break;
 800b8b4:	e002      	b.n	800b8bc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800b8b6:	bf00      	nop
 800b8b8:	e000      	b.n	800b8bc <HAL_RCCEx_PeriphCLKConfig+0x198>
      break;
 800b8ba:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b8bc:	7dfb      	ldrb	r3, [r7, #23]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d109      	bne.n	800b8d6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800b8c2:	4b55      	ldr	r3, [pc, #340]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b8c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8c6:	f423 72e0 	bic.w	r2, r3, #448	; 0x1c0
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b8ce:	4952      	ldr	r1, [pc, #328]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b8d0:	4313      	orrs	r3, r2
 800b8d2:	650b      	str	r3, [r1, #80]	; 0x50
 800b8d4:	e001      	b.n	800b8da <HAL_RCCEx_PeriphCLKConfig+0x1b6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b8d6:	7dfb      	ldrb	r3, [r7, #23]
 800b8d8:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d049      	beq.n	800b97a <HAL_RCCEx_PeriphCLKConfig+0x256>
  {
    switch(PeriphClkInit->Sai4AClockSelection)
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b8ec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b8f0:	d030      	beq.n	800b954 <HAL_RCCEx_PeriphCLKConfig+0x230>
 800b8f2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800b8f6:	d82a      	bhi.n	800b94e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b8f8:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b8fc:	d02c      	beq.n	800b958 <HAL_RCCEx_PeriphCLKConfig+0x234>
 800b8fe:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 800b902:	d824      	bhi.n	800b94e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b904:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b908:	d018      	beq.n	800b93c <HAL_RCCEx_PeriphCLKConfig+0x218>
 800b90a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b90e:	d81e      	bhi.n	800b94e <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b910:	2b00      	cmp	r3, #0
 800b912:	d003      	beq.n	800b91c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800b914:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800b918:	d007      	beq.n	800b92a <HAL_RCCEx_PeriphCLKConfig+0x206>
 800b91a:	e018      	b.n	800b94e <HAL_RCCEx_PeriphCLKConfig+0x22a>
    {
    case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b91c:	4b3e      	ldr	r3, [pc, #248]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b91e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b920:	4a3d      	ldr	r2, [pc, #244]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b922:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b926:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b928:	e017      	b.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	3304      	adds	r3, #4
 800b92e:	2100      	movs	r1, #0
 800b930:	4618      	mov	r0, r3
 800b932:	f001 f8f5 	bl	800cb20 <RCCEx_PLL2_Config>
 800b936:	4603      	mov	r3, r0
 800b938:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800b93a:	e00e      	b.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0x236>

    case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	3324      	adds	r3, #36	; 0x24
 800b940:	2100      	movs	r1, #0
 800b942:	4618      	mov	r0, r3
 800b944:	f001 f99e 	bl	800cc84 <RCCEx_PLL3_Config>
 800b948:	4603      	mov	r3, r0
 800b94a:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b94c:	e005      	b.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0x236>
      /* SAI4A clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800b94e:	2301      	movs	r3, #1
 800b950:	75fb      	strb	r3, [r7, #23]
      break;
 800b952:	e002      	b.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800b954:	bf00      	nop
 800b956:	e000      	b.n	800b95a <HAL_RCCEx_PeriphCLKConfig+0x236>
      break;
 800b958:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b95a:	7dfb      	ldrb	r3, [r7, #23]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d10a      	bne.n	800b976 <HAL_RCCEx_PeriphCLKConfig+0x252>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800b960:	4b2d      	ldr	r3, [pc, #180]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b962:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b964:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800b96e:	492a      	ldr	r1, [pc, #168]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b970:	4313      	orrs	r3, r2
 800b972:	658b      	str	r3, [r1, #88]	; 0x58
 800b974:	e001      	b.n	800b97a <HAL_RCCEx_PeriphCLKConfig+0x256>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b976:	7dfb      	ldrb	r3, [r7, #23]
 800b978:	75bb      	strb	r3, [r7, #22]
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b982:	2b00      	cmp	r3, #0
 800b984:	d04c      	beq.n	800ba20 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    switch(PeriphClkInit->Sai4BClockSelection)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800b98c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b990:	d030      	beq.n	800b9f4 <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 800b992:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800b996:	d82a      	bhi.n	800b9ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800b998:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b99c:	d02c      	beq.n	800b9f8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
 800b99e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800b9a2:	d824      	bhi.n	800b9ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800b9a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b9a8:	d018      	beq.n	800b9dc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
 800b9aa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800b9ae:	d81e      	bhi.n	800b9ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d003      	beq.n	800b9bc <HAL_RCCEx_PeriphCLKConfig+0x298>
 800b9b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800b9b8:	d007      	beq.n	800b9ca <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 800b9ba:	e018      	b.n	800b9ee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
    {
    case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800b9bc:	4b16      	ldr	r3, [pc, #88]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b9be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b9c0:	4a15      	ldr	r2, [pc, #84]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800b9c2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b9c6:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b9c8:	e017      	b.n	800b9fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	3304      	adds	r3, #4
 800b9ce:	2100      	movs	r1, #0
 800b9d0:	4618      	mov	r0, r3
 800b9d2:	f001 f8a5 	bl	800cb20 <RCCEx_PLL2_Config>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	75fb      	strb	r3, [r7, #23]

      /* SAI2 clock source configuration done later after clock selection check */
      break;
 800b9da:	e00e      	b.n	800b9fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>

    case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	3324      	adds	r3, #36	; 0x24
 800b9e0:	2100      	movs	r1, #0
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	f001 f94e 	bl	800cc84 <RCCEx_PLL3_Config>
 800b9e8:	4603      	mov	r3, r0
 800b9ea:	75fb      	strb	r3, [r7, #23]

      /* SAI1 clock source configuration done later after clock selection check */
      break;
 800b9ec:	e005      	b.n	800b9fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      /* SAI4B clock source configuration done later after clock selection check */
      break;
#endif /* RCC_VER_3_0 */

    default:
      ret = HAL_ERROR;
 800b9ee:	2301      	movs	r3, #1
 800b9f0:	75fb      	strb	r3, [r7, #23]
      break;
 800b9f2:	e002      	b.n	800b9fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 800b9f4:	bf00      	nop
 800b9f6:	e000      	b.n	800b9fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
      break;
 800b9f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 800b9fa:	7dfb      	ldrb	r3, [r7, #23]
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d10d      	bne.n	800ba1c <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 800ba00:	4b05      	ldr	r3, [pc, #20]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ba02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba04:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800ba0e:	4902      	ldr	r1, [pc, #8]	; (800ba18 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ba10:	4313      	orrs	r3, r2
 800ba12:	658b      	str	r3, [r1, #88]	; 0x58
 800ba14:	e004      	b.n	800ba20 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
 800ba16:	bf00      	nop
 800ba18:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba1c:	7dfb      	ldrb	r3, [r7, #23]
 800ba1e:	75bb      	strb	r3, [r7, #22]
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d032      	beq.n	800ba92 <HAL_RCCEx_PeriphCLKConfig+0x36e>
  {
    switch(PeriphClkInit->QspiClockSelection)
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba30:	2b30      	cmp	r3, #48	; 0x30
 800ba32:	d01c      	beq.n	800ba6e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 800ba34:	2b30      	cmp	r3, #48	; 0x30
 800ba36:	d817      	bhi.n	800ba68 <HAL_RCCEx_PeriphCLKConfig+0x344>
 800ba38:	2b20      	cmp	r3, #32
 800ba3a:	d00c      	beq.n	800ba56 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800ba3c:	2b20      	cmp	r3, #32
 800ba3e:	d813      	bhi.n	800ba68 <HAL_RCCEx_PeriphCLKConfig+0x344>
 800ba40:	2b00      	cmp	r3, #0
 800ba42:	d016      	beq.n	800ba72 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 800ba44:	2b10      	cmp	r3, #16
 800ba46:	d10f      	bne.n	800ba68 <HAL_RCCEx_PeriphCLKConfig+0x344>
    {
    case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
      /* Enable QSPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ba48:	4baf      	ldr	r3, [pc, #700]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800ba4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ba4c:	4aae      	ldr	r2, [pc, #696]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800ba4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ba52:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800ba54:	e00e      	b.n	800ba74 <HAL_RCCEx_PeriphCLKConfig+0x350>

    case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	3304      	adds	r3, #4
 800ba5a:	2102      	movs	r1, #2
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	f001 f85f 	bl	800cb20 <RCCEx_PLL2_Config>
 800ba62:	4603      	mov	r3, r0
 800ba64:	75fb      	strb	r3, [r7, #23]

      /* QSPI clock source configuration done later after clock selection check */
      break;
 800ba66:	e005      	b.n	800ba74 <HAL_RCCEx_PeriphCLKConfig+0x350>
    case RCC_QSPICLKSOURCE_D1HCLK:
      /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800ba68:	2301      	movs	r3, #1
 800ba6a:	75fb      	strb	r3, [r7, #23]
      break;
 800ba6c:	e002      	b.n	800ba74 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800ba6e:	bf00      	nop
 800ba70:	e000      	b.n	800ba74 <HAL_RCCEx_PeriphCLKConfig+0x350>
      break;
 800ba72:	bf00      	nop
    }

    if(ret == HAL_OK)
 800ba74:	7dfb      	ldrb	r3, [r7, #23]
 800ba76:	2b00      	cmp	r3, #0
 800ba78:	d109      	bne.n	800ba8e <HAL_RCCEx_PeriphCLKConfig+0x36a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ba7a:	4ba3      	ldr	r3, [pc, #652]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800ba7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba7e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ba86:	49a0      	ldr	r1, [pc, #640]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800ba88:	4313      	orrs	r3, r2
 800ba8a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800ba8c:	e001      	b.n	800ba92 <HAL_RCCEx_PeriphCLKConfig+0x36e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ba8e:	7dfb      	ldrb	r3, [r7, #23]
 800ba90:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d047      	beq.n	800bb2e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    switch(PeriphClkInit->Spi123ClockSelection)
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800baa2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800baa6:	d030      	beq.n	800bb0a <HAL_RCCEx_PeriphCLKConfig+0x3e6>
 800baa8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800baac:	d82a      	bhi.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800baae:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bab2:	d02c      	beq.n	800bb0e <HAL_RCCEx_PeriphCLKConfig+0x3ea>
 800bab4:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800bab8:	d824      	bhi.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800baba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800babe:	d018      	beq.n	800baf2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 800bac0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bac4:	d81e      	bhi.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 800bac6:	2b00      	cmp	r3, #0
 800bac8:	d003      	beq.n	800bad2 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 800baca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bace:	d007      	beq.n	800bae0 <HAL_RCCEx_PeriphCLKConfig+0x3bc>
 800bad0:	e018      	b.n	800bb04 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
    {
    case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
      /* Enable SPI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bad2:	4b8d      	ldr	r3, [pc, #564]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800bad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bad6:	4a8c      	ldr	r2, [pc, #560]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800bad8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800badc:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800bade:	e017      	b.n	800bb10 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	3304      	adds	r3, #4
 800bae4:	2100      	movs	r1, #0
 800bae6:	4618      	mov	r0, r3
 800bae8:	f001 f81a 	bl	800cb20 <RCCEx_PLL2_Config>
 800baec:	4603      	mov	r3, r0
 800baee:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800baf0:	e00e      	b.n	800bb10 <HAL_RCCEx_PeriphCLKConfig+0x3ec>

    case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	3324      	adds	r3, #36	; 0x24
 800baf6:	2100      	movs	r1, #0
 800baf8:	4618      	mov	r0, r3
 800bafa:	f001 f8c3 	bl	800cc84 <RCCEx_PLL3_Config>
 800bafe:	4603      	mov	r3, r0
 800bb00:	75fb      	strb	r3, [r7, #23]

      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;
 800bb02:	e005      	b.n	800bb10 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
      /* SPI1/2/3 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bb04:	2301      	movs	r3, #1
 800bb06:	75fb      	strb	r3, [r7, #23]
      break;
 800bb08:	e002      	b.n	800bb10 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800bb0a:	bf00      	nop
 800bb0c:	e000      	b.n	800bb10 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
      break;
 800bb0e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bb10:	7dfb      	ldrb	r3, [r7, #23]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d109      	bne.n	800bb2a <HAL_RCCEx_PeriphCLKConfig+0x406>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800bb16:	4b7c      	ldr	r3, [pc, #496]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800bb18:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bb1a:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800bb22:	4979      	ldr	r1, [pc, #484]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800bb24:	4313      	orrs	r3, r2
 800bb26:	650b      	str	r3, [r1, #80]	; 0x50
 800bb28:	e001      	b.n	800bb2e <HAL_RCCEx_PeriphCLKConfig+0x40a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bb2a:	7dfb      	ldrb	r3, [r7, #23]
 800bb2c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d049      	beq.n	800bbce <HAL_RCCEx_PeriphCLKConfig+0x4aa>
  {
    switch(PeriphClkInit->Spi45ClockSelection)
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bb3e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bb42:	d02e      	beq.n	800bba2 <HAL_RCCEx_PeriphCLKConfig+0x47e>
 800bb44:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bb48:	d828      	bhi.n	800bb9c <HAL_RCCEx_PeriphCLKConfig+0x478>
 800bb4a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bb4e:	d02a      	beq.n	800bba6 <HAL_RCCEx_PeriphCLKConfig+0x482>
 800bb50:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800bb54:	d822      	bhi.n	800bb9c <HAL_RCCEx_PeriphCLKConfig+0x478>
 800bb56:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bb5a:	d026      	beq.n	800bbaa <HAL_RCCEx_PeriphCLKConfig+0x486>
 800bb5c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800bb60:	d81c      	bhi.n	800bb9c <HAL_RCCEx_PeriphCLKConfig+0x478>
 800bb62:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bb66:	d010      	beq.n	800bb8a <HAL_RCCEx_PeriphCLKConfig+0x466>
 800bb68:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bb6c:	d816      	bhi.n	800bb9c <HAL_RCCEx_PeriphCLKConfig+0x478>
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d01d      	beq.n	800bbae <HAL_RCCEx_PeriphCLKConfig+0x48a>
 800bb72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bb76:	d111      	bne.n	800bb9c <HAL_RCCEx_PeriphCLKConfig+0x478>
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	3304      	adds	r3, #4
 800bb7c:	2101      	movs	r1, #1
 800bb7e:	4618      	mov	r0, r3
 800bb80:	f000 ffce 	bl	800cb20 <RCCEx_PLL2_Config>
 800bb84:	4603      	mov	r3, r0
 800bb86:	75fb      	strb	r3, [r7, #23]

      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800bb88:	e012      	b.n	800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	3324      	adds	r3, #36	; 0x24
 800bb8e:	2101      	movs	r1, #1
 800bb90:	4618      	mov	r0, r3
 800bb92:	f001 f877 	bl	800cc84 <RCCEx_PLL3_Config>
 800bb96:	4603      	mov	r3, r0
 800bb98:	75fb      	strb	r3, [r7, #23]
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;
 800bb9a:	e009      	b.n	800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      /* HSE,  oscillator is used as source of SPI4/5 clock */
      /* SPI4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bb9c:	2301      	movs	r3, #1
 800bb9e:	75fb      	strb	r3, [r7, #23]
      break;
 800bba0:	e006      	b.n	800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800bba2:	bf00      	nop
 800bba4:	e004      	b.n	800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800bba6:	bf00      	nop
 800bba8:	e002      	b.n	800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800bbaa:	bf00      	nop
 800bbac:	e000      	b.n	800bbb0 <HAL_RCCEx_PeriphCLKConfig+0x48c>
      break;
 800bbae:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bbb0:	7dfb      	ldrb	r3, [r7, #23]
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d109      	bne.n	800bbca <HAL_RCCEx_PeriphCLKConfig+0x4a6>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800bbb6:	4b54      	ldr	r3, [pc, #336]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800bbb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bbba:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bbc2:	4951      	ldr	r1, [pc, #324]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800bbc4:	4313      	orrs	r3, r2
 800bbc6:	650b      	str	r3, [r1, #80]	; 0x50
 800bbc8:	e001      	b.n	800bbce <HAL_RCCEx_PeriphCLKConfig+0x4aa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bbca:	7dfb      	ldrb	r3, [r7, #23]
 800bbcc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d04b      	beq.n	800bc72 <HAL_RCCEx_PeriphCLKConfig+0x54e>
  {
    switch(PeriphClkInit->Spi6ClockSelection)
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800bbe0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bbe4:	d02e      	beq.n	800bc44 <HAL_RCCEx_PeriphCLKConfig+0x520>
 800bbe6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bbea:	d828      	bhi.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800bbec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bbf0:	d02a      	beq.n	800bc48 <HAL_RCCEx_PeriphCLKConfig+0x524>
 800bbf2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bbf6:	d822      	bhi.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800bbf8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bbfc:	d026      	beq.n	800bc4c <HAL_RCCEx_PeriphCLKConfig+0x528>
 800bbfe:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800bc02:	d81c      	bhi.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800bc04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc08:	d010      	beq.n	800bc2c <HAL_RCCEx_PeriphCLKConfig+0x508>
 800bc0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc0e:	d816      	bhi.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d01d      	beq.n	800bc50 <HAL_RCCEx_PeriphCLKConfig+0x52c>
 800bc14:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bc18:	d111      	bne.n	800bc3e <HAL_RCCEx_PeriphCLKConfig+0x51a>
      /* SPI6 clock source configuration done later after clock selection check */
      break;

    case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	3304      	adds	r3, #4
 800bc1e:	2101      	movs	r1, #1
 800bc20:	4618      	mov	r0, r3
 800bc22:	f000 ff7d 	bl	800cb20 <RCCEx_PLL2_Config>
 800bc26:	4603      	mov	r3, r0
 800bc28:	75fb      	strb	r3, [r7, #23]

      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800bc2a:	e012      	b.n	800bc52 <HAL_RCCEx_PeriphCLKConfig+0x52e>
    case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	3324      	adds	r3, #36	; 0x24
 800bc30:	2101      	movs	r1, #1
 800bc32:	4618      	mov	r0, r3
 800bc34:	f001 f826 	bl	800cc84 <RCCEx_PLL3_Config>
 800bc38:	4603      	mov	r3, r0
 800bc3a:	75fb      	strb	r3, [r7, #23]
      /* SPI6 clock source configuration done later after clock selection check */
      break;
 800bc3c:	e009      	b.n	800bc52 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      /* SPI6 clock source configuration done later after clock selection check */
      break;
#endif

    default:
      ret = HAL_ERROR;
 800bc3e:	2301      	movs	r3, #1
 800bc40:	75fb      	strb	r3, [r7, #23]
      break;
 800bc42:	e006      	b.n	800bc52 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800bc44:	bf00      	nop
 800bc46:	e004      	b.n	800bc52 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800bc48:	bf00      	nop
 800bc4a:	e002      	b.n	800bc52 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800bc4c:	bf00      	nop
 800bc4e:	e000      	b.n	800bc52 <HAL_RCCEx_PeriphCLKConfig+0x52e>
      break;
 800bc50:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bc52:	7dfb      	ldrb	r3, [r7, #23]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d10a      	bne.n	800bc6e <HAL_RCCEx_PeriphCLKConfig+0x54a>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800bc58:	4b2b      	ldr	r3, [pc, #172]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800bc5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc5c:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800bc60:	687b      	ldr	r3, [r7, #4]
 800bc62:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800bc66:	4928      	ldr	r1, [pc, #160]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800bc68:	4313      	orrs	r3, r2
 800bc6a:	658b      	str	r3, [r1, #88]	; 0x58
 800bc6c:	e001      	b.n	800bc72 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bc6e:	7dfb      	ldrb	r3, [r7, #23]
 800bc70:	75bb      	strb	r3, [r7, #22]
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d02f      	beq.n	800bcde <HAL_RCCEx_PeriphCLKConfig+0x5ba>
  {
    switch(PeriphClkInit->FdcanClockSelection)
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bc82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc86:	d00e      	beq.n	800bca6 <HAL_RCCEx_PeriphCLKConfig+0x582>
 800bc88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800bc8c:	d814      	bhi.n	800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x594>
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d015      	beq.n	800bcbe <HAL_RCCEx_PeriphCLKConfig+0x59a>
 800bc92:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bc96:	d10f      	bne.n	800bcb8 <HAL_RCCEx_PeriphCLKConfig+0x594>
    {
    case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
      /* Enable FDCAN Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bc98:	4b1b      	ldr	r3, [pc, #108]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800bc9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc9c:	4a1a      	ldr	r2, [pc, #104]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800bc9e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bca2:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800bca4:	e00c      	b.n	800bcc0 <HAL_RCCEx_PeriphCLKConfig+0x59c>

    case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	3304      	adds	r3, #4
 800bcaa:	2101      	movs	r1, #1
 800bcac:	4618      	mov	r0, r3
 800bcae:	f000 ff37 	bl	800cb20 <RCCEx_PLL2_Config>
 800bcb2:	4603      	mov	r3, r0
 800bcb4:	75fb      	strb	r3, [r7, #23]

      /* FDCAN clock source configuration done later after clock selection check */
      break;
 800bcb6:	e003      	b.n	800bcc0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      /* HSE is used as clock source for FDCAN*/
      /* FDCAN clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bcb8:	2301      	movs	r3, #1
 800bcba:	75fb      	strb	r3, [r7, #23]
      break;
 800bcbc:	e000      	b.n	800bcc0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      break;
 800bcbe:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bcc0:	7dfb      	ldrb	r3, [r7, #23]
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d109      	bne.n	800bcda <HAL_RCCEx_PeriphCLKConfig+0x5b6>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bcc6:	4b10      	ldr	r3, [pc, #64]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800bcc8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bcca:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800bcd2:	490d      	ldr	r1, [pc, #52]	; (800bd08 <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 800bcd4:	4313      	orrs	r3, r2
 800bcd6:	650b      	str	r3, [r1, #80]	; 0x50
 800bcd8:	e001      	b.n	800bcde <HAL_RCCEx_PeriphCLKConfig+0x5ba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bcda:	7dfb      	ldrb	r3, [r7, #23]
 800bcdc:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d033      	beq.n	800bd52 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    switch(PeriphClkInit->FmcClockSelection)
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bcee:	2b03      	cmp	r3, #3
 800bcf0:	d81c      	bhi.n	800bd2c <HAL_RCCEx_PeriphCLKConfig+0x608>
 800bcf2:	a201      	add	r2, pc, #4	; (adr r2, 800bcf8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>)
 800bcf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcf8:	0800bd33 	.word	0x0800bd33
 800bcfc:	0800bd0d 	.word	0x0800bd0d
 800bd00:	0800bd1b 	.word	0x0800bd1b
 800bd04:	0800bd33 	.word	0x0800bd33
 800bd08:	58024400 	.word	0x58024400
    {
    case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
      /* Enable FMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800bd0c:	4bb8      	ldr	r3, [pc, #736]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bd0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd10:	4ab7      	ldr	r2, [pc, #732]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bd12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bd16:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* FMC clock source configuration done later after clock selection check */
      break;
 800bd18:	e00c      	b.n	800bd34 <HAL_RCCEx_PeriphCLKConfig+0x610>

    case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	3304      	adds	r3, #4
 800bd1e:	2102      	movs	r1, #2
 800bd20:	4618      	mov	r0, r3
 800bd22:	f000 fefd 	bl	800cb20 <RCCEx_PLL2_Config>
 800bd26:	4603      	mov	r3, r0
 800bd28:	75fb      	strb	r3, [r7, #23]

      /* FMC clock source configuration done later after clock selection check */
      break;
 800bd2a:	e003      	b.n	800bd34 <HAL_RCCEx_PeriphCLKConfig+0x610>
    case RCC_FMCCLKSOURCE_HCLK:
      /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
      break;

    default:
      ret = HAL_ERROR;
 800bd2c:	2301      	movs	r3, #1
 800bd2e:	75fb      	strb	r3, [r7, #23]
      break;
 800bd30:	e000      	b.n	800bd34 <HAL_RCCEx_PeriphCLKConfig+0x610>
      break;
 800bd32:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bd34:	7dfb      	ldrb	r3, [r7, #23]
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d109      	bne.n	800bd4e <HAL_RCCEx_PeriphCLKConfig+0x62a>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800bd3a:	4bad      	ldr	r3, [pc, #692]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bd3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd3e:	f023 0203 	bic.w	r2, r3, #3
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bd46:	49aa      	ldr	r1, [pc, #680]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bd48:	4313      	orrs	r3, r2
 800bd4a:	64cb      	str	r3, [r1, #76]	; 0x4c
 800bd4c:	e001      	b.n	800bd52 <HAL_RCCEx_PeriphCLKConfig+0x62e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bd4e:	7dfb      	ldrb	r3, [r7, #23]
 800bd50:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	681b      	ldr	r3, [r3, #0]
 800bd56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	f000 8086 	beq.w	800be6c <HAL_RCCEx_PeriphCLKConfig+0x748>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bd60:	4ba4      	ldr	r3, [pc, #656]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	4aa3      	ldr	r2, [pc, #652]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800bd66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bd6a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800bd6c:	f7f9 f946 	bl	8004ffc <HAL_GetTick>
 800bd70:	6138      	str	r0, [r7, #16]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bd72:	e009      	b.n	800bd88 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bd74:	f7f9 f942 	bl	8004ffc <HAL_GetTick>
 800bd78:	4602      	mov	r2, r0
 800bd7a:	693b      	ldr	r3, [r7, #16]
 800bd7c:	1ad3      	subs	r3, r2, r3
 800bd7e:	2b64      	cmp	r3, #100	; 0x64
 800bd80:	d902      	bls.n	800bd88 <HAL_RCCEx_PeriphCLKConfig+0x664>
      {
        ret = HAL_TIMEOUT;
 800bd82:	2303      	movs	r3, #3
 800bd84:	75fb      	strb	r3, [r7, #23]
        break;
 800bd86:	e005      	b.n	800bd94 <HAL_RCCEx_PeriphCLKConfig+0x670>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800bd88:	4b9a      	ldr	r3, [pc, #616]	; (800bff4 <HAL_RCCEx_PeriphCLKConfig+0x8d0>)
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d0ef      	beq.n	800bd74 <HAL_RCCEx_PeriphCLKConfig+0x650>
      }
    }

    if(ret == HAL_OK)
 800bd94:	7dfb      	ldrb	r3, [r7, #23]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d166      	bne.n	800be68 <HAL_RCCEx_PeriphCLKConfig+0x744>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800bd9a:	4b95      	ldr	r3, [pc, #596]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bd9c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bda4:	4053      	eors	r3, r2
 800bda6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d013      	beq.n	800bdd6 <HAL_RCCEx_PeriphCLKConfig+0x6b2>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bdae:	4b90      	ldr	r3, [pc, #576]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bdb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bdb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bdb6:	60fb      	str	r3, [r7, #12]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800bdb8:	4b8d      	ldr	r3, [pc, #564]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bdba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bdbc:	4a8c      	ldr	r2, [pc, #560]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bdbe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bdc2:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800bdc4:	4b8a      	ldr	r3, [pc, #552]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bdc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bdc8:	4a89      	ldr	r2, [pc, #548]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bdca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bdce:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800bdd0:	4a87      	ldr	r2, [pc, #540]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bdd2:	68fb      	ldr	r3, [r7, #12]
 800bdd4:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800bddc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bde0:	d115      	bne.n	800be0e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bde2:	f7f9 f90b 	bl	8004ffc <HAL_GetTick>
 800bde6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800bde8:	e00b      	b.n	800be02 <HAL_RCCEx_PeriphCLKConfig+0x6de>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bdea:	f7f9 f907 	bl	8004ffc <HAL_GetTick>
 800bdee:	4602      	mov	r2, r0
 800bdf0:	693b      	ldr	r3, [r7, #16]
 800bdf2:	1ad3      	subs	r3, r2, r3
 800bdf4:	f241 3288 	movw	r2, #5000	; 0x1388
 800bdf8:	4293      	cmp	r3, r2
 800bdfa:	d902      	bls.n	800be02 <HAL_RCCEx_PeriphCLKConfig+0x6de>
          {
            ret = HAL_TIMEOUT;
 800bdfc:	2303      	movs	r3, #3
 800bdfe:	75fb      	strb	r3, [r7, #23]
            break;
 800be00:	e005      	b.n	800be0e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800be02:	4b7b      	ldr	r3, [pc, #492]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800be04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800be06:	f003 0302 	and.w	r3, r3, #2
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d0ed      	beq.n	800bdea <HAL_RCCEx_PeriphCLKConfig+0x6c6>
          }
        }
      }

      if(ret == HAL_OK)
 800be0e:	7dfb      	ldrb	r3, [r7, #23]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d126      	bne.n	800be62 <HAL_RCCEx_PeriphCLKConfig+0x73e>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800be1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800be1e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800be22:	d10d      	bne.n	800be40 <HAL_RCCEx_PeriphCLKConfig+0x71c>
 800be24:	4b72      	ldr	r3, [pc, #456]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800be26:	691b      	ldr	r3, [r3, #16]
 800be28:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800be32:	0919      	lsrs	r1, r3, #4
 800be34:	4b70      	ldr	r3, [pc, #448]	; (800bff8 <HAL_RCCEx_PeriphCLKConfig+0x8d4>)
 800be36:	400b      	ands	r3, r1
 800be38:	496d      	ldr	r1, [pc, #436]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800be3a:	4313      	orrs	r3, r2
 800be3c:	610b      	str	r3, [r1, #16]
 800be3e:	e005      	b.n	800be4c <HAL_RCCEx_PeriphCLKConfig+0x728>
 800be40:	4b6b      	ldr	r3, [pc, #428]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800be42:	691b      	ldr	r3, [r3, #16]
 800be44:	4a6a      	ldr	r2, [pc, #424]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800be46:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800be4a:	6113      	str	r3, [r2, #16]
 800be4c:	4b68      	ldr	r3, [pc, #416]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800be4e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800be56:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800be5a:	4965      	ldr	r1, [pc, #404]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800be5c:	4313      	orrs	r3, r2
 800be5e:	670b      	str	r3, [r1, #112]	; 0x70
 800be60:	e004      	b.n	800be6c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800be62:	7dfb      	ldrb	r3, [r7, #23]
 800be64:	75bb      	strb	r3, [r7, #22]
 800be66:	e001      	b.n	800be6c <HAL_RCCEx_PeriphCLKConfig+0x748>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800be68:	7dfb      	ldrb	r3, [r7, #23]
 800be6a:	75bb      	strb	r3, [r7, #22]
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	f003 0301 	and.w	r3, r3, #1
 800be74:	2b00      	cmp	r3, #0
 800be76:	d07e      	beq.n	800bf76 <HAL_RCCEx_PeriphCLKConfig+0x852>
  {
    switch(PeriphClkInit->Usart16ClockSelection)
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800be7c:	2b28      	cmp	r3, #40	; 0x28
 800be7e:	d867      	bhi.n	800bf50 <HAL_RCCEx_PeriphCLKConfig+0x82c>
 800be80:	a201      	add	r2, pc, #4	; (adr r2, 800be88 <HAL_RCCEx_PeriphCLKConfig+0x764>)
 800be82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be86:	bf00      	nop
 800be88:	0800bf57 	.word	0x0800bf57
 800be8c:	0800bf51 	.word	0x0800bf51
 800be90:	0800bf51 	.word	0x0800bf51
 800be94:	0800bf51 	.word	0x0800bf51
 800be98:	0800bf51 	.word	0x0800bf51
 800be9c:	0800bf51 	.word	0x0800bf51
 800bea0:	0800bf51 	.word	0x0800bf51
 800bea4:	0800bf51 	.word	0x0800bf51
 800bea8:	0800bf2d 	.word	0x0800bf2d
 800beac:	0800bf51 	.word	0x0800bf51
 800beb0:	0800bf51 	.word	0x0800bf51
 800beb4:	0800bf51 	.word	0x0800bf51
 800beb8:	0800bf51 	.word	0x0800bf51
 800bebc:	0800bf51 	.word	0x0800bf51
 800bec0:	0800bf51 	.word	0x0800bf51
 800bec4:	0800bf51 	.word	0x0800bf51
 800bec8:	0800bf3f 	.word	0x0800bf3f
 800becc:	0800bf51 	.word	0x0800bf51
 800bed0:	0800bf51 	.word	0x0800bf51
 800bed4:	0800bf51 	.word	0x0800bf51
 800bed8:	0800bf51 	.word	0x0800bf51
 800bedc:	0800bf51 	.word	0x0800bf51
 800bee0:	0800bf51 	.word	0x0800bf51
 800bee4:	0800bf51 	.word	0x0800bf51
 800bee8:	0800bf57 	.word	0x0800bf57
 800beec:	0800bf51 	.word	0x0800bf51
 800bef0:	0800bf51 	.word	0x0800bf51
 800bef4:	0800bf51 	.word	0x0800bf51
 800bef8:	0800bf51 	.word	0x0800bf51
 800befc:	0800bf51 	.word	0x0800bf51
 800bf00:	0800bf51 	.word	0x0800bf51
 800bf04:	0800bf51 	.word	0x0800bf51
 800bf08:	0800bf57 	.word	0x0800bf57
 800bf0c:	0800bf51 	.word	0x0800bf51
 800bf10:	0800bf51 	.word	0x0800bf51
 800bf14:	0800bf51 	.word	0x0800bf51
 800bf18:	0800bf51 	.word	0x0800bf51
 800bf1c:	0800bf51 	.word	0x0800bf51
 800bf20:	0800bf51 	.word	0x0800bf51
 800bf24:	0800bf51 	.word	0x0800bf51
 800bf28:	0800bf57 	.word	0x0800bf57
    case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	3304      	adds	r3, #4
 800bf30:	2101      	movs	r1, #1
 800bf32:	4618      	mov	r0, r3
 800bf34:	f000 fdf4 	bl	800cb20 <RCCEx_PLL2_Config>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800bf3c:	e00c      	b.n	800bf58 <HAL_RCCEx_PeriphCLKConfig+0x834>

    case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	3324      	adds	r3, #36	; 0x24
 800bf42:	2101      	movs	r1, #1
 800bf44:	4618      	mov	r0, r3
 800bf46:	f000 fe9d 	bl	800cc84 <RCCEx_PLL3_Config>
 800bf4a:	4603      	mov	r3, r0
 800bf4c:	75fb      	strb	r3, [r7, #23]
      /* USART1/6 clock source configuration done later after clock selection check */
      break;
 800bf4e:	e003      	b.n	800bf58 <HAL_RCCEx_PeriphCLKConfig+0x834>
      /* LSE,  oscillator is used as source of USART1/6 clock */
      /* USART1/6 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bf50:	2301      	movs	r3, #1
 800bf52:	75fb      	strb	r3, [r7, #23]
      break;
 800bf54:	e000      	b.n	800bf58 <HAL_RCCEx_PeriphCLKConfig+0x834>
      break;
 800bf56:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bf58:	7dfb      	ldrb	r3, [r7, #23]
 800bf5a:	2b00      	cmp	r3, #0
 800bf5c:	d109      	bne.n	800bf72 <HAL_RCCEx_PeriphCLKConfig+0x84e>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800bf5e:	4b24      	ldr	r3, [pc, #144]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bf60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bf62:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800bf6a:	4921      	ldr	r1, [pc, #132]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bf6c:	4313      	orrs	r3, r2
 800bf6e:	654b      	str	r3, [r1, #84]	; 0x54
 800bf70:	e001      	b.n	800bf76 <HAL_RCCEx_PeriphCLKConfig+0x852>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bf72:	7dfb      	ldrb	r3, [r7, #23]
 800bf74:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f003 0302 	and.w	r3, r3, #2
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d03e      	beq.n	800c000 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
  {
    switch(PeriphClkInit->Usart234578ClockSelection)
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bf86:	2b05      	cmp	r3, #5
 800bf88:	d820      	bhi.n	800bfcc <HAL_RCCEx_PeriphCLKConfig+0x8a8>
 800bf8a:	a201      	add	r2, pc, #4	; (adr r2, 800bf90 <HAL_RCCEx_PeriphCLKConfig+0x86c>)
 800bf8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf90:	0800bfd3 	.word	0x0800bfd3
 800bf94:	0800bfa9 	.word	0x0800bfa9
 800bf98:	0800bfbb 	.word	0x0800bfbb
 800bf9c:	0800bfd3 	.word	0x0800bfd3
 800bfa0:	0800bfd3 	.word	0x0800bfd3
 800bfa4:	0800bfd3 	.word	0x0800bfd3
    case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	3304      	adds	r3, #4
 800bfac:	2101      	movs	r1, #1
 800bfae:	4618      	mov	r0, r3
 800bfb0:	f000 fdb6 	bl	800cb20 <RCCEx_PLL2_Config>
 800bfb4:	4603      	mov	r3, r0
 800bfb6:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800bfb8:	e00c      	b.n	800bfd4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

    case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	3324      	adds	r3, #36	; 0x24
 800bfbe:	2101      	movs	r1, #1
 800bfc0:	4618      	mov	r0, r3
 800bfc2:	f000 fe5f 	bl	800cc84 <RCCEx_PLL3_Config>
 800bfc6:	4603      	mov	r3, r0
 800bfc8:	75fb      	strb	r3, [r7, #23]
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;
 800bfca:	e003      	b.n	800bfd4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
      /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800bfcc:	2301      	movs	r3, #1
 800bfce:	75fb      	strb	r3, [r7, #23]
      break;
 800bfd0:	e000      	b.n	800bfd4 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
      break;
 800bfd2:	bf00      	nop
    }

    if(ret == HAL_OK)
 800bfd4:	7dfb      	ldrb	r3, [r7, #23]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d110      	bne.n	800bffc <HAL_RCCEx_PeriphCLKConfig+0x8d8>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800bfda:	4b05      	ldr	r3, [pc, #20]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bfdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bfde:	f023 0207 	bic.w	r2, r3, #7
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bfe6:	4902      	ldr	r1, [pc, #8]	; (800bff0 <HAL_RCCEx_PeriphCLKConfig+0x8cc>)
 800bfe8:	4313      	orrs	r3, r2
 800bfea:	654b      	str	r3, [r1, #84]	; 0x54
 800bfec:	e008      	b.n	800c000 <HAL_RCCEx_PeriphCLKConfig+0x8dc>
 800bfee:	bf00      	nop
 800bff0:	58024400 	.word	0x58024400
 800bff4:	58024800 	.word	0x58024800
 800bff8:	00ffffcf 	.word	0x00ffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 800bffc:	7dfb      	ldrb	r3, [r7, #23]
 800bffe:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	f003 0304 	and.w	r3, r3, #4
 800c008:	2b00      	cmp	r3, #0
 800c00a:	d039      	beq.n	800c080 <HAL_RCCEx_PeriphCLKConfig+0x95c>
  {
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c012:	2b05      	cmp	r3, #5
 800c014:	d820      	bhi.n	800c058 <HAL_RCCEx_PeriphCLKConfig+0x934>
 800c016:	a201      	add	r2, pc, #4	; (adr r2, 800c01c <HAL_RCCEx_PeriphCLKConfig+0x8f8>)
 800c018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c01c:	0800c05f 	.word	0x0800c05f
 800c020:	0800c035 	.word	0x0800c035
 800c024:	0800c047 	.word	0x0800c047
 800c028:	0800c05f 	.word	0x0800c05f
 800c02c:	0800c05f 	.word	0x0800c05f
 800c030:	0800c05f 	.word	0x0800c05f
    case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	3304      	adds	r3, #4
 800c038:	2101      	movs	r1, #1
 800c03a:	4618      	mov	r0, r3
 800c03c:	f000 fd70 	bl	800cb20 <RCCEx_PLL2_Config>
 800c040:	4603      	mov	r3, r0
 800c042:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800c044:	e00c      	b.n	800c060 <HAL_RCCEx_PeriphCLKConfig+0x93c>

    case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	3324      	adds	r3, #36	; 0x24
 800c04a:	2101      	movs	r1, #1
 800c04c:	4618      	mov	r0, r3
 800c04e:	f000 fe19 	bl	800cc84 <RCCEx_PLL3_Config>
 800c052:	4603      	mov	r3, r0
 800c054:	75fb      	strb	r3, [r7, #23]
      /* LPUART1 clock source configuration done later after clock selection check */
      break;
 800c056:	e003      	b.n	800c060 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      /* LSE,  oscillator is used as source of LPUART1 clock */
      /* LPUART1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c058:	2301      	movs	r3, #1
 800c05a:	75fb      	strb	r3, [r7, #23]
      break;
 800c05c:	e000      	b.n	800c060 <HAL_RCCEx_PeriphCLKConfig+0x93c>
      break;
 800c05e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c060:	7dfb      	ldrb	r3, [r7, #23]
 800c062:	2b00      	cmp	r3, #0
 800c064:	d10a      	bne.n	800c07c <HAL_RCCEx_PeriphCLKConfig+0x958>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800c066:	4bb7      	ldr	r3, [pc, #732]	; (800c344 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800c068:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c06a:	f023 0207 	bic.w	r2, r3, #7
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c074:	49b3      	ldr	r1, [pc, #716]	; (800c344 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800c076:	4313      	orrs	r3, r2
 800c078:	658b      	str	r3, [r1, #88]	; 0x58
 800c07a:	e001      	b.n	800c080 <HAL_RCCEx_PeriphCLKConfig+0x95c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c07c:	7dfb      	ldrb	r3, [r7, #23]
 800c07e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	f003 0320 	and.w	r3, r3, #32
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d04b      	beq.n	800c124 <HAL_RCCEx_PeriphCLKConfig+0xa00>
  {
    switch(PeriphClkInit->Lptim1ClockSelection)
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c092:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c096:	d02e      	beq.n	800c0f6 <HAL_RCCEx_PeriphCLKConfig+0x9d2>
 800c098:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c09c:	d828      	bhi.n	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800c09e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c0a2:	d02a      	beq.n	800c0fa <HAL_RCCEx_PeriphCLKConfig+0x9d6>
 800c0a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c0a8:	d822      	bhi.n	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800c0aa:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c0ae:	d026      	beq.n	800c0fe <HAL_RCCEx_PeriphCLKConfig+0x9da>
 800c0b0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800c0b4:	d81c      	bhi.n	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800c0b6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c0ba:	d010      	beq.n	800c0de <HAL_RCCEx_PeriphCLKConfig+0x9ba>
 800c0bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800c0c0:	d816      	bhi.n	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d01d      	beq.n	800c102 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800c0c6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800c0ca:	d111      	bne.n	800c0f0 <HAL_RCCEx_PeriphCLKConfig+0x9cc>
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	3304      	adds	r3, #4
 800c0d0:	2100      	movs	r1, #0
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	f000 fd24 	bl	800cb20 <RCCEx_PLL2_Config>
 800c0d8:	4603      	mov	r3, r0
 800c0da:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800c0dc:	e012      	b.n	800c104 <HAL_RCCEx_PeriphCLKConfig+0x9e0>

    case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	3324      	adds	r3, #36	; 0x24
 800c0e2:	2102      	movs	r1, #2
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	f000 fdcd 	bl	800cc84 <RCCEx_PLL3_Config>
 800c0ea:	4603      	mov	r3, r0
 800c0ec:	75fb      	strb	r3, [r7, #23]

      /* LPTIM1 clock source configuration done later after clock selection check */
      break;
 800c0ee:	e009      	b.n	800c104 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
      /* LPTIM1 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c0f0:	2301      	movs	r3, #1
 800c0f2:	75fb      	strb	r3, [r7, #23]
      break;
 800c0f4:	e006      	b.n	800c104 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800c0f6:	bf00      	nop
 800c0f8:	e004      	b.n	800c104 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800c0fa:	bf00      	nop
 800c0fc:	e002      	b.n	800c104 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800c0fe:	bf00      	nop
 800c100:	e000      	b.n	800c104 <HAL_RCCEx_PeriphCLKConfig+0x9e0>
      break;
 800c102:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c104:	7dfb      	ldrb	r3, [r7, #23]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d10a      	bne.n	800c120 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c10a:	4b8e      	ldr	r3, [pc, #568]	; (800c344 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800c10c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c10e:	f023 42e0 	bic.w	r2, r3, #1879048192	; 0x70000000
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c118:	498a      	ldr	r1, [pc, #552]	; (800c344 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800c11a:	4313      	orrs	r3, r2
 800c11c:	654b      	str	r3, [r1, #84]	; 0x54
 800c11e:	e001      	b.n	800c124 <HAL_RCCEx_PeriphCLKConfig+0xa00>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c120:	7dfb      	ldrb	r3, [r7, #23]
 800c122:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800c124:	687b      	ldr	r3, [r7, #4]
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	d04b      	beq.n	800c1c8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
  {
    switch(PeriphClkInit->Lptim2ClockSelection)
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c136:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800c13a:	d02e      	beq.n	800c19a <HAL_RCCEx_PeriphCLKConfig+0xa76>
 800c13c:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800c140:	d828      	bhi.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800c142:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c146:	d02a      	beq.n	800c19e <HAL_RCCEx_PeriphCLKConfig+0xa7a>
 800c148:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c14c:	d822      	bhi.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800c14e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c152:	d026      	beq.n	800c1a2 <HAL_RCCEx_PeriphCLKConfig+0xa7e>
 800c154:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c158:	d81c      	bhi.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800c15a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c15e:	d010      	beq.n	800c182 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
 800c160:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c164:	d816      	bhi.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 800c166:	2b00      	cmp	r3, #0
 800c168:	d01d      	beq.n	800c1a6 <HAL_RCCEx_PeriphCLKConfig+0xa82>
 800c16a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c16e:	d111      	bne.n	800c194 <HAL_RCCEx_PeriphCLKConfig+0xa70>
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	3304      	adds	r3, #4
 800c174:	2100      	movs	r1, #0
 800c176:	4618      	mov	r0, r3
 800c178:	f000 fcd2 	bl	800cb20 <RCCEx_PLL2_Config>
 800c17c:	4603      	mov	r3, r0
 800c17e:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800c180:	e012      	b.n	800c1a8 <HAL_RCCEx_PeriphCLKConfig+0xa84>

    case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	3324      	adds	r3, #36	; 0x24
 800c186:	2102      	movs	r1, #2
 800c188:	4618      	mov	r0, r3
 800c18a:	f000 fd7b 	bl	800cc84 <RCCEx_PLL3_Config>
 800c18e:	4603      	mov	r3, r0
 800c190:	75fb      	strb	r3, [r7, #23]

      /* LPTIM2 clock source configuration done later after clock selection check */
      break;
 800c192:	e009      	b.n	800c1a8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
      /* LPTIM2 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c194:	2301      	movs	r3, #1
 800c196:	75fb      	strb	r3, [r7, #23]
      break;
 800c198:	e006      	b.n	800c1a8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800c19a:	bf00      	nop
 800c19c:	e004      	b.n	800c1a8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800c19e:	bf00      	nop
 800c1a0:	e002      	b.n	800c1a8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800c1a2:	bf00      	nop
 800c1a4:	e000      	b.n	800c1a8 <HAL_RCCEx_PeriphCLKConfig+0xa84>
      break;
 800c1a6:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c1a8:	7dfb      	ldrb	r3, [r7, #23]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d10a      	bne.n	800c1c4 <HAL_RCCEx_PeriphCLKConfig+0xaa0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800c1ae:	4b65      	ldr	r3, [pc, #404]	; (800c344 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800c1b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c1b2:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800c1bc:	4961      	ldr	r1, [pc, #388]	; (800c344 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800c1be:	4313      	orrs	r3, r2
 800c1c0:	658b      	str	r3, [r1, #88]	; 0x58
 800c1c2:	e001      	b.n	800c1c8 <HAL_RCCEx_PeriphCLKConfig+0xaa4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c1c4:	7dfb      	ldrb	r3, [r7, #23]
 800c1c6:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c1d0:	2b00      	cmp	r3, #0
 800c1d2:	d04b      	beq.n	800c26c <HAL_RCCEx_PeriphCLKConfig+0xb48>
  {
    switch(PeriphClkInit->Lptim345ClockSelection)
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c1da:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800c1de:	d02e      	beq.n	800c23e <HAL_RCCEx_PeriphCLKConfig+0xb1a>
 800c1e0:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800c1e4:	d828      	bhi.n	800c238 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800c1e6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c1ea:	d02a      	beq.n	800c242 <HAL_RCCEx_PeriphCLKConfig+0xb1e>
 800c1ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c1f0:	d822      	bhi.n	800c238 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800c1f2:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800c1f6:	d026      	beq.n	800c246 <HAL_RCCEx_PeriphCLKConfig+0xb22>
 800c1f8:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800c1fc:	d81c      	bhi.n	800c238 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800c1fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c202:	d010      	beq.n	800c226 <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800c204:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c208:	d816      	bhi.n	800c238 <HAL_RCCEx_PeriphCLKConfig+0xb14>
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d01d      	beq.n	800c24a <HAL_RCCEx_PeriphCLKConfig+0xb26>
 800c20e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c212:	d111      	bne.n	800c238 <HAL_RCCEx_PeriphCLKConfig+0xb14>
    case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	3304      	adds	r3, #4
 800c218:	2100      	movs	r1, #0
 800c21a:	4618      	mov	r0, r3
 800c21c:	f000 fc80 	bl	800cb20 <RCCEx_PLL2_Config>
 800c220:	4603      	mov	r3, r0
 800c222:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800c224:	e012      	b.n	800c24c <HAL_RCCEx_PeriphCLKConfig+0xb28>

    case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	3324      	adds	r3, #36	; 0x24
 800c22a:	2102      	movs	r1, #2
 800c22c:	4618      	mov	r0, r3
 800c22e:	f000 fd29 	bl	800cc84 <RCCEx_PLL3_Config>
 800c232:	4603      	mov	r3, r0
 800c234:	75fb      	strb	r3, [r7, #23]

      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;
 800c236:	e009      	b.n	800c24c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
      /* LPTIM3/4/5 clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c238:	2301      	movs	r3, #1
 800c23a:	75fb      	strb	r3, [r7, #23]
      break;
 800c23c:	e006      	b.n	800c24c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800c23e:	bf00      	nop
 800c240:	e004      	b.n	800c24c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800c242:	bf00      	nop
 800c244:	e002      	b.n	800c24c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800c246:	bf00      	nop
 800c248:	e000      	b.n	800c24c <HAL_RCCEx_PeriphCLKConfig+0xb28>
      break;
 800c24a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c24c:	7dfb      	ldrb	r3, [r7, #23]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d10a      	bne.n	800c268 <HAL_RCCEx_PeriphCLKConfig+0xb44>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800c252:	4b3c      	ldr	r3, [pc, #240]	; (800c344 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800c254:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c256:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800c260:	4938      	ldr	r1, [pc, #224]	; (800c344 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800c262:	4313      	orrs	r3, r2
 800c264:	658b      	str	r3, [r1, #88]	; 0x58
 800c266:	e001      	b.n	800c26c <HAL_RCCEx_PeriphCLKConfig+0xb48>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c268:	7dfb      	ldrb	r3, [r7, #23]
 800c26a:	75bb      	strb	r3, [r7, #22]

      __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	f003 0308 	and.w	r3, r3, #8
 800c274:	2b00      	cmp	r3, #0
 800c276:	d01a      	beq.n	800c2ae <HAL_RCCEx_PeriphCLKConfig+0xb8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c27e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c282:	d10a      	bne.n	800c29a <HAL_RCCEx_PeriphCLKConfig+0xb76>
    {
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	3324      	adds	r3, #36	; 0x24
 800c288:	2102      	movs	r1, #2
 800c28a:	4618      	mov	r0, r3
 800c28c:	f000 fcfa 	bl	800cc84 <RCCEx_PLL3_Config>
 800c290:	4603      	mov	r3, r0
 800c292:	2b00      	cmp	r3, #0
 800c294:	d001      	beq.n	800c29a <HAL_RCCEx_PeriphCLKConfig+0xb76>
        {
          status = HAL_ERROR;
 800c296:	2301      	movs	r3, #1
 800c298:	75bb      	strb	r3, [r7, #22]
        }
    }

      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800c29a:	4b2a      	ldr	r3, [pc, #168]	; (800c344 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800c29c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c29e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c2a8:	4926      	ldr	r1, [pc, #152]	; (800c344 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800c2aa:	4313      	orrs	r3, r2
 800c2ac:	654b      	str	r3, [r1, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	f003 0310 	and.w	r3, r3, #16
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d01a      	beq.n	800c2f0 <HAL_RCCEx_PeriphCLKConfig+0xbcc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c2c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c2c4:	d10a      	bne.n	800c2dc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
    {
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	3324      	adds	r3, #36	; 0x24
 800c2ca:	2102      	movs	r1, #2
 800c2cc:	4618      	mov	r0, r3
 800c2ce:	f000 fcd9 	bl	800cc84 <RCCEx_PLL3_Config>
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d001      	beq.n	800c2dc <HAL_RCCEx_PeriphCLKConfig+0xbb8>
      {
        status = HAL_ERROR;
 800c2d8:	2301      	movs	r3, #1
 800c2da:	75bb      	strb	r3, [r7, #22]
      }
    }

      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c2dc:	4b19      	ldr	r3, [pc, #100]	; (800c344 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800c2de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c2e0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c2ea:	4916      	ldr	r1, [pc, #88]	; (800c344 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800c2ec:	4313      	orrs	r3, r2
 800c2ee:	658b      	str	r3, [r1, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d036      	beq.n	800c36a <HAL_RCCEx_PeriphCLKConfig+0xc46>
  {
    switch(PeriphClkInit->AdcClockSelection)
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c302:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c306:	d01f      	beq.n	800c348 <HAL_RCCEx_PeriphCLKConfig+0xc24>
 800c308:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800c30c:	d817      	bhi.n	800c33e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d003      	beq.n	800c31a <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 800c312:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c316:	d009      	beq.n	800c32c <HAL_RCCEx_PeriphCLKConfig+0xc08>
 800c318:	e011      	b.n	800c33e <HAL_RCCEx_PeriphCLKConfig+0xc1a>
    {

    case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	3304      	adds	r3, #4
 800c31e:	2100      	movs	r1, #0
 800c320:	4618      	mov	r0, r3
 800c322:	f000 fbfd 	bl	800cb20 <RCCEx_PLL2_Config>
 800c326:	4603      	mov	r3, r0
 800c328:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800c32a:	e00e      	b.n	800c34a <HAL_RCCEx_PeriphCLKConfig+0xc26>

    case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	3324      	adds	r3, #36	; 0x24
 800c330:	2102      	movs	r1, #2
 800c332:	4618      	mov	r0, r3
 800c334:	f000 fca6 	bl	800cc84 <RCCEx_PLL3_Config>
 800c338:	4603      	mov	r3, r0
 800c33a:	75fb      	strb	r3, [r7, #23]

      /* ADC clock source configuration done later after clock selection check */
      break;
 800c33c:	e005      	b.n	800c34a <HAL_RCCEx_PeriphCLKConfig+0xc26>
      /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
      /* ADC clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c33e:	2301      	movs	r3, #1
 800c340:	75fb      	strb	r3, [r7, #23]
      break;
 800c342:	e002      	b.n	800c34a <HAL_RCCEx_PeriphCLKConfig+0xc26>
 800c344:	58024400 	.word	0x58024400
      break;
 800c348:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c34a:	7dfb      	ldrb	r3, [r7, #23]
 800c34c:	2b00      	cmp	r3, #0
 800c34e:	d10a      	bne.n	800c366 <HAL_RCCEx_PeriphCLKConfig+0xc42>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800c350:	4b93      	ldr	r3, [pc, #588]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c352:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c354:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800c35e:	4990      	ldr	r1, [pc, #576]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c360:	4313      	orrs	r3, r2
 800c362:	658b      	str	r3, [r1, #88]	; 0x58
 800c364:	e001      	b.n	800c36a <HAL_RCCEx_PeriphCLKConfig+0xc46>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c366:	7dfb      	ldrb	r3, [r7, #23]
 800c368:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	681b      	ldr	r3, [r3, #0]
 800c36e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c372:	2b00      	cmp	r3, #0
 800c374:	d033      	beq.n	800c3de <HAL_RCCEx_PeriphCLKConfig+0xcba>
  {

    switch(PeriphClkInit->UsbClockSelection)
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c37c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c380:	d01c      	beq.n	800c3bc <HAL_RCCEx_PeriphCLKConfig+0xc98>
 800c382:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800c386:	d816      	bhi.n	800c3b6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
 800c388:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c38c:	d003      	beq.n	800c396 <HAL_RCCEx_PeriphCLKConfig+0xc72>
 800c38e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c392:	d007      	beq.n	800c3a4 <HAL_RCCEx_PeriphCLKConfig+0xc80>
 800c394:	e00f      	b.n	800c3b6 <HAL_RCCEx_PeriphCLKConfig+0xc92>
    {
    case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
      /* Enable USB Clock output generated form System USB . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c396:	4b82      	ldr	r3, [pc, #520]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c39a:	4a81      	ldr	r2, [pc, #516]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c39c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c3a0:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* USB clock source configuration done later after clock selection check */
      break;
 800c3a2:	e00c      	b.n	800c3be <HAL_RCCEx_PeriphCLKConfig+0xc9a>

    case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	3324      	adds	r3, #36	; 0x24
 800c3a8:	2101      	movs	r1, #1
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	f000 fc6a 	bl	800cc84 <RCCEx_PLL3_Config>
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	75fb      	strb	r3, [r7, #23]

      /* USB clock source configuration done later after clock selection check */
      break;
 800c3b4:	e003      	b.n	800c3be <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      /* HSI48 oscillator is used as source of USB clock */
      /* USB clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c3b6:	2301      	movs	r3, #1
 800c3b8:	75fb      	strb	r3, [r7, #23]
      break;
 800c3ba:	e000      	b.n	800c3be <HAL_RCCEx_PeriphCLKConfig+0xc9a>
      break;
 800c3bc:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c3be:	7dfb      	ldrb	r3, [r7, #23]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d10a      	bne.n	800c3da <HAL_RCCEx_PeriphCLKConfig+0xcb6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800c3c4:	4b76      	ldr	r3, [pc, #472]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c3c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3c8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c3d2:	4973      	ldr	r1, [pc, #460]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c3d4:	4313      	orrs	r3, r2
 800c3d6:	654b      	str	r3, [r1, #84]	; 0x54
 800c3d8:	e001      	b.n	800c3de <HAL_RCCEx_PeriphCLKConfig+0xcba>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c3da:	7dfb      	ldrb	r3, [r7, #23]
 800c3dc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d029      	beq.n	800c43e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch(PeriphClkInit->SdmmcClockSelection)
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d003      	beq.n	800c3fa <HAL_RCCEx_PeriphCLKConfig+0xcd6>
 800c3f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c3f6:	d007      	beq.n	800c408 <HAL_RCCEx_PeriphCLKConfig+0xce4>
 800c3f8:	e00f      	b.n	800c41a <HAL_RCCEx_PeriphCLKConfig+0xcf6>
    {
    case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
      /* Enable SDMMC Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c3fa:	4b69      	ldr	r3, [pc, #420]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c3fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c3fe:	4a68      	ldr	r2, [pc, #416]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c400:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c404:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800c406:	e00b      	b.n	800c420 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	3304      	adds	r3, #4
 800c40c:	2102      	movs	r1, #2
 800c40e:	4618      	mov	r0, r3
 800c410:	f000 fb86 	bl	800cb20 <RCCEx_PLL2_Config>
 800c414:	4603      	mov	r3, r0
 800c416:	75fb      	strb	r3, [r7, #23]

      /* SDMMC clock source configuration done later after clock selection check */
      break;
 800c418:	e002      	b.n	800c420 <HAL_RCCEx_PeriphCLKConfig+0xcfc>

    default:
      ret = HAL_ERROR;
 800c41a:	2301      	movs	r3, #1
 800c41c:	75fb      	strb	r3, [r7, #23]
      break;
 800c41e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c420:	7dfb      	ldrb	r3, [r7, #23]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d109      	bne.n	800c43a <HAL_RCCEx_PeriphCLKConfig+0xd16>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800c426:	4b5e      	ldr	r3, [pc, #376]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c42a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c432:	495b      	ldr	r1, [pc, #364]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c434:	4313      	orrs	r3, r2
 800c436:	64cb      	str	r3, [r1, #76]	; 0x4c
 800c438:	e001      	b.n	800c43e <HAL_RCCEx_PeriphCLKConfig+0xd1a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c43a:	7dfb      	ldrb	r3, [r7, #23]
 800c43c:	75bb      	strb	r3, [r7, #22]
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800c446:	2b00      	cmp	r3, #0
 800c448:	d00a      	beq.n	800c460 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
  {
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	3324      	adds	r3, #36	; 0x24
 800c44e:	2102      	movs	r1, #2
 800c450:	4618      	mov	r0, r3
 800c452:	f000 fc17 	bl	800cc84 <RCCEx_PLL3_Config>
 800c456:	4603      	mov	r3, r0
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d001      	beq.n	800c460 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      status=HAL_ERROR;
 800c45c:	2301      	movs	r3, #1
 800c45e:	75bb      	strb	r3, [r7, #22]
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800c460:	687b      	ldr	r3, [r7, #4]
 800c462:	681b      	ldr	r3, [r3, #0]
 800c464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d030      	beq.n	800c4ce <HAL_RCCEx_PeriphCLKConfig+0xdaa>
  {

    switch(PeriphClkInit->RngClockSelection)
 800c46c:	687b      	ldr	r3, [r7, #4]
 800c46e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c470:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c474:	d017      	beq.n	800c4a6 <HAL_RCCEx_PeriphCLKConfig+0xd82>
 800c476:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c47a:	d811      	bhi.n	800c4a0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800c47c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c480:	d013      	beq.n	800c4aa <HAL_RCCEx_PeriphCLKConfig+0xd86>
 800c482:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c486:	d80b      	bhi.n	800c4a0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d010      	beq.n	800c4ae <HAL_RCCEx_PeriphCLKConfig+0xd8a>
 800c48c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c490:	d106      	bne.n	800c4a0 <HAL_RCCEx_PeriphCLKConfig+0xd7c>
    {
    case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
      /* Enable RNG Clock output generated form System RNG . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800c492:	4b43      	ldr	r3, [pc, #268]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c494:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c496:	4a42      	ldr	r2, [pc, #264]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c498:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800c49c:	62d3      	str	r3, [r2, #44]	; 0x2c

      /* RNG clock source configuration done later after clock selection check */
      break;
 800c49e:	e007      	b.n	800c4b0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      /* HSI48 oscillator is used as source of RNG clock */
      /* RNG clock source configuration done later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800c4a0:	2301      	movs	r3, #1
 800c4a2:	75fb      	strb	r3, [r7, #23]
      break;
 800c4a4:	e004      	b.n	800c4b0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800c4a6:	bf00      	nop
 800c4a8:	e002      	b.n	800c4b0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800c4aa:	bf00      	nop
 800c4ac:	e000      	b.n	800c4b0 <HAL_RCCEx_PeriphCLKConfig+0xd8c>
      break;
 800c4ae:	bf00      	nop
    }

    if(ret == HAL_OK)
 800c4b0:	7dfb      	ldrb	r3, [r7, #23]
 800c4b2:	2b00      	cmp	r3, #0
 800c4b4:	d109      	bne.n	800c4ca <HAL_RCCEx_PeriphCLKConfig+0xda6>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800c4b6:	4b3a      	ldr	r3, [pc, #232]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c4b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c4c2:	4937      	ldr	r1, [pc, #220]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c4c4:	4313      	orrs	r3, r2
 800c4c6:	654b      	str	r3, [r1, #84]	; 0x54
 800c4c8:	e001      	b.n	800c4ce <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800c4ca:	7dfb      	ldrb	r3, [r7, #23]
 800c4cc:	75bb      	strb	r3, [r7, #22]
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	681b      	ldr	r3, [r3, #0]
 800c4d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d008      	beq.n	800c4ec <HAL_RCCEx_PeriphCLKConfig+0xdc8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800c4da:	4b31      	ldr	r3, [pc, #196]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c4dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c4de:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c4e6:	492e      	ldr	r1, [pc, #184]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c4e8:	4313      	orrs	r3, r2
 800c4ea:	650b      	str	r3, [r1, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800c4ec:	687b      	ldr	r3, [r7, #4]
 800c4ee:	681b      	ldr	r3, [r3, #0]
 800c4f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d009      	beq.n	800c50c <HAL_RCCEx_PeriphCLKConfig+0xde8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800c4f8:	4b29      	ldr	r3, [pc, #164]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c4fa:	691b      	ldr	r3, [r3, #16]
 800c4fc:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800c500:	687b      	ldr	r3, [r7, #4]
 800c502:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800c506:	4926      	ldr	r1, [pc, #152]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c508:	4313      	orrs	r3, r2
 800c50a:	610b      	str	r3, [r1, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c514:	2b00      	cmp	r3, #0
 800c516:	d008      	beq.n	800c52a <HAL_RCCEx_PeriphCLKConfig+0xe06>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c518:	4b21      	ldr	r3, [pc, #132]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c51a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c51c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c524:	491e      	ldr	r1, [pc, #120]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c526:	4313      	orrs	r3, r2
 800c528:	650b      	str	r3, [r1, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c532:	2b00      	cmp	r3, #0
 800c534:	d00d      	beq.n	800c552 <HAL_RCCEx_PeriphCLKConfig+0xe2e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c536:	4b1a      	ldr	r3, [pc, #104]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c538:	691b      	ldr	r3, [r3, #16]
 800c53a:	4a19      	ldr	r2, [pc, #100]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c53c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800c540:	6113      	str	r3, [r2, #16]
 800c542:	4b17      	ldr	r3, [pc, #92]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c544:	691a      	ldr	r2, [r3, #16]
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c54c:	4914      	ldr	r1, [pc, #80]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c54e:	4313      	orrs	r3, r2
 800c550:	610b      	str	r3, [r1, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	2b00      	cmp	r3, #0
 800c558:	da08      	bge.n	800c56c <HAL_RCCEx_PeriphCLKConfig+0xe48>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800c55a:	4b11      	ldr	r3, [pc, #68]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c55c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c55e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c566:	490e      	ldr	r1, [pc, #56]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c568:	4313      	orrs	r3, r2
 800c56a:	64cb      	str	r3, [r1, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c574:	2b00      	cmp	r3, #0
 800c576:	d009      	beq.n	800c58c <HAL_RCCEx_PeriphCLKConfig+0xe68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c578:	4b09      	ldr	r3, [pc, #36]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c57a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c57c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c586:	4906      	ldr	r1, [pc, #24]	; (800c5a0 <HAL_RCCEx_PeriphCLKConfig+0xe7c>)
 800c588:	4313      	orrs	r3, r2
 800c58a:	654b      	str	r3, [r1, #84]	; 0x54
  }

  if (status == HAL_OK)
 800c58c:	7dbb      	ldrb	r3, [r7, #22]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d101      	bne.n	800c596 <HAL_RCCEx_PeriphCLKConfig+0xe72>
  {
    return HAL_OK;
 800c592:	2300      	movs	r3, #0
 800c594:	e000      	b.n	800c598 <HAL_RCCEx_PeriphCLKConfig+0xe74>
  }
  return HAL_ERROR;
 800c596:	2301      	movs	r3, #1
}
 800c598:	4618      	mov	r0, r3
 800c59a:	3718      	adds	r7, #24
 800c59c:	46bd      	mov	sp, r7
 800c59e:	bd80      	pop	{r7, pc}
 800c5a0:	58024400 	.word	0x58024400

0800c5a4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800c5a4:	b580      	push	{r7, lr}
 800c5a6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE)>> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800c5a8:	f7ff f860 	bl	800b66c <HAL_RCC_GetHCLKFreq>
 800c5ac:	4602      	mov	r2, r0
 800c5ae:	4b06      	ldr	r3, [pc, #24]	; (800c5c8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800c5b0:	6a1b      	ldr	r3, [r3, #32]
 800c5b2:	091b      	lsrs	r3, r3, #4
 800c5b4:	f003 0307 	and.w	r3, r3, #7
 800c5b8:	4904      	ldr	r1, [pc, #16]	; (800c5cc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800c5ba:	5ccb      	ldrb	r3, [r1, r3]
 800c5bc:	f003 031f 	and.w	r3, r3, #31
 800c5c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE)>> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800c5c4:	4618      	mov	r0, r3
 800c5c6:	bd80      	pop	{r7, pc}
 800c5c8:	58024400 	.word	0x58024400
 800c5cc:	08014404 	.word	0x08014404

0800c5d0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef* PLL2_Clocks)
{
 800c5d0:	b480      	push	{r7}
 800c5d2:	b089      	sub	sp, #36	; 0x24
 800c5d4:	af00      	add	r7, sp, #0
 800c5d6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c5d8:	4ba1      	ldr	r3, [pc, #644]	; (800c860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5dc:	f003 0303 	and.w	r3, r3, #3
 800c5e0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2)>> 12);
 800c5e2:	4b9f      	ldr	r3, [pc, #636]	; (800c860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c5e6:	0b1b      	lsrs	r3, r3, #12
 800c5e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c5ec:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800c5ee:	4b9c      	ldr	r3, [pc, #624]	; (800c860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5f2:	091b      	lsrs	r3, r3, #4
 800c5f4:	f003 0301 	and.w	r3, r3, #1
 800c5f8:	613b      	str	r3, [r7, #16]
  fracn2 =(float_t)(uint32_t)(pll2fracen* ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2)>> 3));
 800c5fa:	4b99      	ldr	r3, [pc, #612]	; (800c860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c5fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5fe:	08db      	lsrs	r3, r3, #3
 800c600:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c604:	693a      	ldr	r2, [r7, #16]
 800c606:	fb02 f303 	mul.w	r3, r2, r3
 800c60a:	ee07 3a90 	vmov	s15, r3
 800c60e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c612:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800c616:	697b      	ldr	r3, [r7, #20]
 800c618:	2b00      	cmp	r3, #0
 800c61a:	f000 8111 	beq.w	800c840 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800c61e:	69bb      	ldr	r3, [r7, #24]
 800c620:	2b02      	cmp	r3, #2
 800c622:	f000 8083 	beq.w	800c72c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800c626:	69bb      	ldr	r3, [r7, #24]
 800c628:	2b02      	cmp	r3, #2
 800c62a:	f200 80a1 	bhi.w	800c770 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800c62e:	69bb      	ldr	r3, [r7, #24]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d003      	beq.n	800c63c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800c634:	69bb      	ldr	r3, [r7, #24]
 800c636:	2b01      	cmp	r3, #1
 800c638:	d056      	beq.n	800c6e8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800c63a:	e099      	b.n	800c770 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c63c:	4b88      	ldr	r3, [pc, #544]	; (800c860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	f003 0320 	and.w	r3, r3, #32
 800c644:	2b00      	cmp	r3, #0
 800c646:	d02d      	beq.n	800c6a4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800c648:	4b85      	ldr	r3, [pc, #532]	; (800c860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	08db      	lsrs	r3, r3, #3
 800c64e:	f003 0303 	and.w	r3, r3, #3
 800c652:	4a84      	ldr	r2, [pc, #528]	; (800c864 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800c654:	fa22 f303 	lsr.w	r3, r2, r3
 800c658:	60bb      	str	r3, [r7, #8]
        pll2vco = ( (float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800c65a:	68bb      	ldr	r3, [r7, #8]
 800c65c:	ee07 3a90 	vmov	s15, r3
 800c660:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c664:	697b      	ldr	r3, [r7, #20]
 800c666:	ee07 3a90 	vmov	s15, r3
 800c66a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c66e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c672:	4b7b      	ldr	r3, [pc, #492]	; (800c860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c674:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c676:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c67a:	ee07 3a90 	vmov	s15, r3
 800c67e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c682:	ed97 6a03 	vldr	s12, [r7, #12]
 800c686:	eddf 5a78 	vldr	s11, [pc, #480]	; 800c868 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c68a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c68e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c692:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c696:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c69a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c69e:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800c6a2:	e087      	b.n	800c7b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
        pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800c6a4:	697b      	ldr	r3, [r7, #20]
 800c6a6:	ee07 3a90 	vmov	s15, r3
 800c6aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6ae:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800c86c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800c6b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6b6:	4b6a      	ldr	r3, [pc, #424]	; (800c860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c6b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c6be:	ee07 3a90 	vmov	s15, r3
 800c6c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c6c6:	ed97 6a03 	vldr	s12, [r7, #12]
 800c6ca:	eddf 5a67 	vldr	s11, [pc, #412]	; 800c868 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c6ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c6d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c6d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c6da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c6de:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c6e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c6e6:	e065      	b.n	800c7b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800c6e8:	697b      	ldr	r3, [r7, #20]
 800c6ea:	ee07 3a90 	vmov	s15, r3
 800c6ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c6f2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800c870 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c6f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c6fa:	4b59      	ldr	r3, [pc, #356]	; (800c860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c6fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c6fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c702:	ee07 3a90 	vmov	s15, r3
 800c706:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c70a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c70e:	eddf 5a56 	vldr	s11, [pc, #344]	; 800c868 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c712:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c716:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c71a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c71e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c722:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c726:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c72a:	e043      	b.n	800c7b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800c72c:	697b      	ldr	r3, [r7, #20]
 800c72e:	ee07 3a90 	vmov	s15, r3
 800c732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c736:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800c874 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800c73a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c73e:	4b48      	ldr	r3, [pc, #288]	; (800c860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c746:	ee07 3a90 	vmov	s15, r3
 800c74a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c74e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c752:	eddf 5a45 	vldr	s11, [pc, #276]	; 800c868 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c75a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c75e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c762:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c766:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c76a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c76e:	e021      	b.n	800c7b4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

    default:
      pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2/(float_t)0x2000) +(float_t)1 );
 800c770:	697b      	ldr	r3, [r7, #20]
 800c772:	ee07 3a90 	vmov	s15, r3
 800c776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c77a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800c870 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800c77e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c782:	4b37      	ldr	r3, [pc, #220]	; (800c860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c784:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c78a:	ee07 3a90 	vmov	s15, r3
 800c78e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c792:	ed97 6a03 	vldr	s12, [r7, #12]
 800c796:	eddf 5a34 	vldr	s11, [pc, #208]	; 800c868 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800c79a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c79e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c7a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c7a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c7aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c7ae:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c7b2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >>9)  + (float_t)1 )) ;
 800c7b4:	4b2a      	ldr	r3, [pc, #168]	; (800c860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7b8:	0a5b      	lsrs	r3, r3, #9
 800c7ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c7be:	ee07 3a90 	vmov	s15, r3
 800c7c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c7ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c7ce:	edd7 6a07 	vldr	s13, [r7, #28]
 800c7d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c7d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c7da:	ee17 2a90 	vmov	r2, s15
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >>16) + (float_t)1 )) ;
 800c7e2:	4b1f      	ldr	r3, [pc, #124]	; (800c860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c7e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7e6:	0c1b      	lsrs	r3, r3, #16
 800c7e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c7ec:	ee07 3a90 	vmov	s15, r3
 800c7f0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c7f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c7f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c7fc:	edd7 6a07 	vldr	s13, [r7, #28]
 800c800:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c804:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c808:	ee17 2a90 	vmov	r2, s15
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco/((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >>24) + (float_t)1 )) ;
 800c810:	4b13      	ldr	r3, [pc, #76]	; (800c860 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800c812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c814:	0e1b      	lsrs	r3, r3, #24
 800c816:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c81a:	ee07 3a90 	vmov	s15, r3
 800c81e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c822:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800c826:	ee37 7a87 	vadd.f32	s14, s15, s14
 800c82a:	edd7 6a07 	vldr	s13, [r7, #28]
 800c82e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c832:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c836:	ee17 2a90 	vmov	r2, s15
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800c83e:	e008      	b.n	800c852 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800c840:	687b      	ldr	r3, [r7, #4]
 800c842:	2200      	movs	r2, #0
 800c844:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	2200      	movs	r2, #0
 800c84a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	2200      	movs	r2, #0
 800c850:	609a      	str	r2, [r3, #8]
}
 800c852:	bf00      	nop
 800c854:	3724      	adds	r7, #36	; 0x24
 800c856:	46bd      	mov	sp, r7
 800c858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85c:	4770      	bx	lr
 800c85e:	bf00      	nop
 800c860:	58024400 	.word	0x58024400
 800c864:	03d09000 	.word	0x03d09000
 800c868:	46000000 	.word	0x46000000
 800c86c:	4c742400 	.word	0x4c742400
 800c870:	4a742400 	.word	0x4a742400
 800c874:	4bbebc20 	.word	0x4bbebc20

0800c878 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef* PLL3_Clocks)
{
 800c878:	b480      	push	{r7}
 800c87a:	b089      	sub	sp, #36	; 0x24
 800c87c:	af00      	add	r7, sp, #0
 800c87e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800c880:	4ba1      	ldr	r3, [pc, #644]	; (800cb08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c884:	f003 0303 	and.w	r3, r3, #3
 800c888:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3)>> 20)  ;
 800c88a:	4b9f      	ldr	r3, [pc, #636]	; (800cb08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c88c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c88e:	0d1b      	lsrs	r3, r3, #20
 800c890:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c894:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800c896:	4b9c      	ldr	r3, [pc, #624]	; (800cb08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c898:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c89a:	0a1b      	lsrs	r3, r3, #8
 800c89c:	f003 0301 	and.w	r3, r3, #1
 800c8a0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen* ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3)>> 3));
 800c8a2:	4b99      	ldr	r3, [pc, #612]	; (800cb08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c8a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c8a6:	08db      	lsrs	r3, r3, #3
 800c8a8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800c8ac:	693a      	ldr	r2, [r7, #16]
 800c8ae:	fb02 f303 	mul.w	r3, r2, r3
 800c8b2:	ee07 3a90 	vmov	s15, r3
 800c8b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c8ba:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800c8be:	697b      	ldr	r3, [r7, #20]
 800c8c0:	2b00      	cmp	r3, #0
 800c8c2:	f000 8111 	beq.w	800cae8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800c8c6:	69bb      	ldr	r3, [r7, #24]
 800c8c8:	2b02      	cmp	r3, #2
 800c8ca:	f000 8083 	beq.w	800c9d4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800c8ce:	69bb      	ldr	r3, [r7, #24]
 800c8d0:	2b02      	cmp	r3, #2
 800c8d2:	f200 80a1 	bhi.w	800ca18 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800c8d6:	69bb      	ldr	r3, [r7, #24]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d003      	beq.n	800c8e4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800c8dc:	69bb      	ldr	r3, [r7, #24]
 800c8de:	2b01      	cmp	r3, #1
 800c8e0:	d056      	beq.n	800c990 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800c8e2:	e099      	b.n	800ca18 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800c8e4:	4b88      	ldr	r3, [pc, #544]	; (800cb08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	f003 0320 	and.w	r3, r3, #32
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d02d      	beq.n	800c94c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
      {
        hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 800c8f0:	4b85      	ldr	r3, [pc, #532]	; (800cb08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	08db      	lsrs	r3, r3, #3
 800c8f6:	f003 0303 	and.w	r3, r3, #3
 800c8fa:	4a84      	ldr	r2, [pc, #528]	; (800cb0c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800c8fc:	fa22 f303 	lsr.w	r3, r2, r3
 800c900:	60bb      	str	r3, [r7, #8]
        pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800c902:	68bb      	ldr	r3, [r7, #8]
 800c904:	ee07 3a90 	vmov	s15, r3
 800c908:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	ee07 3a90 	vmov	s15, r3
 800c912:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c916:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c91a:	4b7b      	ldr	r3, [pc, #492]	; (800cb08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c91c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c91e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c922:	ee07 3a90 	vmov	s15, r3
 800c926:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c92a:	ed97 6a03 	vldr	s12, [r7, #12]
 800c92e:	eddf 5a78 	vldr	s11, [pc, #480]	; 800cb10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c932:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c936:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c93a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c93e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c942:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c946:	edc7 7a07 	vstr	s15, [r7, #28]
      }
      else
      {
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
      }
      break;
 800c94a:	e087      	b.n	800ca5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
        pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800c94c:	697b      	ldr	r3, [r7, #20]
 800c94e:	ee07 3a90 	vmov	s15, r3
 800c952:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c956:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800cb14 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800c95a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c95e:	4b6a      	ldr	r3, [pc, #424]	; (800cb08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c962:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c966:	ee07 3a90 	vmov	s15, r3
 800c96a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c96e:	ed97 6a03 	vldr	s12, [r7, #12]
 800c972:	eddf 5a67 	vldr	s11, [pc, #412]	; 800cb10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c976:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c97a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c97e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c982:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c986:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c98a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c98e:	e065      	b.n	800ca5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
    case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800c990:	697b      	ldr	r3, [r7, #20]
 800c992:	ee07 3a90 	vmov	s15, r3
 800c996:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c99a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800cb18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800c99e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9a2:	4b59      	ldr	r3, [pc, #356]	; (800cb08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9aa:	ee07 3a90 	vmov	s15, r3
 800c9ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c9b2:	ed97 6a03 	vldr	s12, [r7, #12]
 800c9b6:	eddf 5a56 	vldr	s11, [pc, #344]	; 800cb10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c9ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800c9be:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800c9c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800c9c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c9ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c9ce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800c9d2:	e043      	b.n	800ca5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800c9d4:	697b      	ldr	r3, [r7, #20]
 800c9d6:	ee07 3a90 	vmov	s15, r3
 800c9da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c9de:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800cb1c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800c9e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800c9e6:	4b48      	ldr	r3, [pc, #288]	; (800cb08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800c9e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c9ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c9ee:	ee07 3a90 	vmov	s15, r3
 800c9f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800c9f6:	ed97 6a03 	vldr	s12, [r7, #12]
 800c9fa:	eddf 5a45 	vldr	s11, [pc, #276]	; 800cb10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800c9fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ca0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca12:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ca16:	e021      	b.n	800ca5c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

    default:
      pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3/(float_t)0x2000) +(float_t)1 );
 800ca18:	697b      	ldr	r3, [r7, #20]
 800ca1a:	ee07 3a90 	vmov	s15, r3
 800ca1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca22:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800cb18 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800ca26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ca2a:	4b37      	ldr	r3, [pc, #220]	; (800cb08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ca32:	ee07 3a90 	vmov	s15, r3
 800ca36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ca3a:	ed97 6a03 	vldr	s12, [r7, #12]
 800ca3e:	eddf 5a34 	vldr	s11, [pc, #208]	; 800cb10 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800ca42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800ca46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800ca4a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800ca4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800ca52:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ca56:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800ca5a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >>9)  + (float_t)1 )) ;
 800ca5c:	4b2a      	ldr	r3, [pc, #168]	; (800cb08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca60:	0a5b      	lsrs	r3, r3, #9
 800ca62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca66:	ee07 3a90 	vmov	s15, r3
 800ca6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca6e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800ca72:	ee37 7a87 	vadd.f32	s14, s15, s14
 800ca76:	edd7 6a07 	vldr	s13, [r7, #28]
 800ca7a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ca7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800ca82:	ee17 2a90 	vmov	r2, s15
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >>16) + (float_t)1 )) ;
 800ca8a:	4b1f      	ldr	r3, [pc, #124]	; (800cb08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800ca8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ca8e:	0c1b      	lsrs	r3, r3, #16
 800ca90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ca94:	ee07 3a90 	vmov	s15, r3
 800ca98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ca9c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800caa0:	ee37 7a87 	vadd.f32	s14, s15, s14
 800caa4:	edd7 6a07 	vldr	s13, [r7, #28]
 800caa8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800caac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cab0:	ee17 2a90 	vmov	r2, s15
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco/((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >>24) + (float_t)1 )) ;
 800cab8:	4b13      	ldr	r3, [pc, #76]	; (800cb08 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800caba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cabc:	0e1b      	lsrs	r3, r3, #24
 800cabe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cac2:	ee07 3a90 	vmov	s15, r3
 800cac6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800caca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800cace:	ee37 7a87 	vadd.f32	s14, s15, s14
 800cad2:	edd7 6a07 	vldr	s13, [r7, #28]
 800cad6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800cada:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800cade:	ee17 2a90 	vmov	r2, s15
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800cae6:	e008      	b.n	800cafa <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	2200      	movs	r2, #0
 800caec:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	2200      	movs	r2, #0
 800caf2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	2200      	movs	r2, #0
 800caf8:	609a      	str	r2, [r3, #8]
}
 800cafa:	bf00      	nop
 800cafc:	3724      	adds	r7, #36	; 0x24
 800cafe:	46bd      	mov	sp, r7
 800cb00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb04:	4770      	bx	lr
 800cb06:	bf00      	nop
 800cb08:	58024400 	.word	0x58024400
 800cb0c:	03d09000 	.word	0x03d09000
 800cb10:	46000000 	.word	0x46000000
 800cb14:	4c742400 	.word	0x4c742400
 800cb18:	4a742400 	.word	0x4a742400
 800cb1c:	4bbebc20 	.word	0x4bbebc20

0800cb20 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800cb20:	b580      	push	{r7, lr}
 800cb22:	b084      	sub	sp, #16
 800cb24:	af00      	add	r7, sp, #0
 800cb26:	6078      	str	r0, [r7, #4]
 800cb28:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cb2a:	2300      	movs	r3, #0
 800cb2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cb2e:	4b53      	ldr	r3, [pc, #332]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cb30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb32:	f003 0303 	and.w	r3, r3, #3
 800cb36:	2b03      	cmp	r3, #3
 800cb38:	d101      	bne.n	800cb3e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800cb3a:	2301      	movs	r3, #1
 800cb3c:	e099      	b.n	800cc72 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800cb3e:	4b4f      	ldr	r3, [pc, #316]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	4a4e      	ldr	r2, [pc, #312]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cb44:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800cb48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cb4a:	f7f8 fa57 	bl	8004ffc <HAL_GetTick>
 800cb4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cb50:	e008      	b.n	800cb64 <RCCEx_PLL2_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800cb52:	f7f8 fa53 	bl	8004ffc <HAL_GetTick>
 800cb56:	4602      	mov	r2, r0
 800cb58:	68bb      	ldr	r3, [r7, #8]
 800cb5a:	1ad3      	subs	r3, r2, r3
 800cb5c:	2b02      	cmp	r3, #2
 800cb5e:	d901      	bls.n	800cb64 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800cb60:	2303      	movs	r3, #3
 800cb62:	e086      	b.n	800cc72 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800cb64:	4b45      	ldr	r3, [pc, #276]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cb66:	681b      	ldr	r3, [r3, #0]
 800cb68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cb6c:	2b00      	cmp	r3, #0
 800cb6e:	d1f0      	bne.n	800cb52 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800cb70:	4b42      	ldr	r3, [pc, #264]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cb72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb74:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	031b      	lsls	r3, r3, #12
 800cb7e:	493f      	ldr	r1, [pc, #252]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cb80:	4313      	orrs	r3, r2
 800cb82:	628b      	str	r3, [r1, #40]	; 0x28
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	685b      	ldr	r3, [r3, #4]
 800cb88:	3b01      	subs	r3, #1
 800cb8a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	689b      	ldr	r3, [r3, #8]
 800cb92:	3b01      	subs	r3, #1
 800cb94:	025b      	lsls	r3, r3, #9
 800cb96:	b29b      	uxth	r3, r3
 800cb98:	431a      	orrs	r2, r3
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	68db      	ldr	r3, [r3, #12]
 800cb9e:	3b01      	subs	r3, #1
 800cba0:	041b      	lsls	r3, r3, #16
 800cba2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800cba6:	431a      	orrs	r2, r3
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	691b      	ldr	r3, [r3, #16]
 800cbac:	3b01      	subs	r3, #1
 800cbae:	061b      	lsls	r3, r3, #24
 800cbb0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800cbb4:	4931      	ldr	r1, [pc, #196]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cbb6:	4313      	orrs	r3, r2
 800cbb8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800cbba:	4b30      	ldr	r3, [pc, #192]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cbbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbbe:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800cbc2:	687b      	ldr	r3, [r7, #4]
 800cbc4:	695b      	ldr	r3, [r3, #20]
 800cbc6:	492d      	ldr	r1, [pc, #180]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cbc8:	4313      	orrs	r3, r2
 800cbca:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800cbcc:	4b2b      	ldr	r3, [pc, #172]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cbce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbd0:	f023 0220 	bic.w	r2, r3, #32
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	699b      	ldr	r3, [r3, #24]
 800cbd8:	4928      	ldr	r1, [pc, #160]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cbda:	4313      	orrs	r3, r2
 800cbdc:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800cbde:	4b27      	ldr	r3, [pc, #156]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cbe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cbe2:	4a26      	ldr	r2, [pc, #152]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cbe4:	f023 0310 	bic.w	r3, r3, #16
 800cbe8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800cbea:	4b24      	ldr	r3, [pc, #144]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cbec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cbee:	4b24      	ldr	r3, [pc, #144]	; (800cc80 <RCCEx_PLL2_Config+0x160>)
 800cbf0:	4013      	ands	r3, r2
 800cbf2:	687a      	ldr	r2, [r7, #4]
 800cbf4:	69d2      	ldr	r2, [r2, #28]
 800cbf6:	00d2      	lsls	r2, r2, #3
 800cbf8:	4920      	ldr	r1, [pc, #128]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cbfa:	4313      	orrs	r3, r2
 800cbfc:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800cbfe:	4b1f      	ldr	r3, [pc, #124]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cc00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc02:	4a1e      	ldr	r2, [pc, #120]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cc04:	f043 0310 	orr.w	r3, r3, #16
 800cc08:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800cc0a:	683b      	ldr	r3, [r7, #0]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d106      	bne.n	800cc1e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800cc10:	4b1a      	ldr	r3, [pc, #104]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cc12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc14:	4a19      	ldr	r2, [pc, #100]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cc16:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800cc1a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cc1c:	e00f      	b.n	800cc3e <RCCEx_PLL2_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800cc1e:	683b      	ldr	r3, [r7, #0]
 800cc20:	2b01      	cmp	r3, #1
 800cc22:	d106      	bne.n	800cc32 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800cc24:	4b15      	ldr	r3, [pc, #84]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cc26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc28:	4a14      	ldr	r2, [pc, #80]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cc2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cc2e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cc30:	e005      	b.n	800cc3e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800cc32:	4b12      	ldr	r3, [pc, #72]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cc34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cc36:	4a11      	ldr	r2, [pc, #68]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cc38:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800cc3c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800cc3e:	4b0f      	ldr	r3, [pc, #60]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cc40:	681b      	ldr	r3, [r3, #0]
 800cc42:	4a0e      	ldr	r2, [pc, #56]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cc44:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800cc48:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cc4a:	f7f8 f9d7 	bl	8004ffc <HAL_GetTick>
 800cc4e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cc50:	e008      	b.n	800cc64 <RCCEx_PLL2_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 800cc52:	f7f8 f9d3 	bl	8004ffc <HAL_GetTick>
 800cc56:	4602      	mov	r2, r0
 800cc58:	68bb      	ldr	r3, [r7, #8]
 800cc5a:	1ad3      	subs	r3, r2, r3
 800cc5c:	2b02      	cmp	r3, #2
 800cc5e:	d901      	bls.n	800cc64 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cc60:	2303      	movs	r3, #3
 800cc62:	e006      	b.n	800cc72 <RCCEx_PLL2_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800cc64:	4b05      	ldr	r3, [pc, #20]	; (800cc7c <RCCEx_PLL2_Config+0x15c>)
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d0f0      	beq.n	800cc52 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800cc70:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc72:	4618      	mov	r0, r3
 800cc74:	3710      	adds	r7, #16
 800cc76:	46bd      	mov	sp, r7
 800cc78:	bd80      	pop	{r7, pc}
 800cc7a:	bf00      	nop
 800cc7c:	58024400 	.word	0x58024400
 800cc80:	ffff0007 	.word	0xffff0007

0800cc84 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b084      	sub	sp, #16
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
 800cc8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cc8e:	2300      	movs	r3, #0
 800cc90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800cc92:	4b53      	ldr	r3, [pc, #332]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cc94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cc96:	f003 0303 	and.w	r3, r3, #3
 800cc9a:	2b03      	cmp	r3, #3
 800cc9c:	d101      	bne.n	800cca2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800cc9e:	2301      	movs	r3, #1
 800cca0:	e099      	b.n	800cdd6 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800cca2:	4b4f      	ldr	r3, [pc, #316]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	4a4e      	ldr	r2, [pc, #312]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cca8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ccac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ccae:	f7f8 f9a5 	bl	8004ffc <HAL_GetTick>
 800ccb2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ccb4:	e008      	b.n	800ccc8 <RCCEx_PLL3_Config+0x44>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800ccb6:	f7f8 f9a1 	bl	8004ffc <HAL_GetTick>
 800ccba:	4602      	mov	r2, r0
 800ccbc:	68bb      	ldr	r3, [r7, #8]
 800ccbe:	1ad3      	subs	r3, r2, r3
 800ccc0:	2b02      	cmp	r3, #2
 800ccc2:	d901      	bls.n	800ccc8 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800ccc4:	2303      	movs	r3, #3
 800ccc6:	e086      	b.n	800cdd6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800ccc8:	4b45      	ldr	r3, [pc, #276]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d1f0      	bne.n	800ccb6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800ccd4:	4b42      	ldr	r3, [pc, #264]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800ccd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccd8:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	051b      	lsls	r3, r3, #20
 800cce2:	493f      	ldr	r1, [pc, #252]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cce4:	4313      	orrs	r3, r2
 800cce6:	628b      	str	r3, [r1, #40]	; 0x28
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	685b      	ldr	r3, [r3, #4]
 800ccec:	3b01      	subs	r3, #1
 800ccee:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	689b      	ldr	r3, [r3, #8]
 800ccf6:	3b01      	subs	r3, #1
 800ccf8:	025b      	lsls	r3, r3, #9
 800ccfa:	b29b      	uxth	r3, r3
 800ccfc:	431a      	orrs	r2, r3
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	68db      	ldr	r3, [r3, #12]
 800cd02:	3b01      	subs	r3, #1
 800cd04:	041b      	lsls	r3, r3, #16
 800cd06:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800cd0a:	431a      	orrs	r2, r3
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	691b      	ldr	r3, [r3, #16]
 800cd10:	3b01      	subs	r3, #1
 800cd12:	061b      	lsls	r3, r3, #24
 800cd14:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800cd18:	4931      	ldr	r1, [pc, #196]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd1a:	4313      	orrs	r3, r2
 800cd1c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800cd1e:	4b30      	ldr	r3, [pc, #192]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd22:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	695b      	ldr	r3, [r3, #20]
 800cd2a:	492d      	ldr	r1, [pc, #180]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd2c:	4313      	orrs	r3, r2
 800cd2e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800cd30:	4b2b      	ldr	r3, [pc, #172]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd34:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800cd38:	687b      	ldr	r3, [r7, #4]
 800cd3a:	699b      	ldr	r3, [r3, #24]
 800cd3c:	4928      	ldr	r1, [pc, #160]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd3e:	4313      	orrs	r3, r2
 800cd40:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800cd42:	4b27      	ldr	r3, [pc, #156]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd46:	4a26      	ldr	r2, [pc, #152]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cd4c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800cd4e:	4b24      	ldr	r3, [pc, #144]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd50:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cd52:	4b24      	ldr	r3, [pc, #144]	; (800cde4 <RCCEx_PLL3_Config+0x160>)
 800cd54:	4013      	ands	r3, r2
 800cd56:	687a      	ldr	r2, [r7, #4]
 800cd58:	69d2      	ldr	r2, [r2, #28]
 800cd5a:	00d2      	lsls	r2, r2, #3
 800cd5c:	4920      	ldr	r1, [pc, #128]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd5e:	4313      	orrs	r3, r2
 800cd60:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800cd62:	4b1f      	ldr	r3, [pc, #124]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd66:	4a1e      	ldr	r2, [pc, #120]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cd6c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
 800cd6e:	683b      	ldr	r3, [r7, #0]
 800cd70:	2b00      	cmp	r3, #0
 800cd72:	d106      	bne.n	800cd82 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800cd74:	4b1a      	ldr	r3, [pc, #104]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd78:	4a19      	ldr	r2, [pc, #100]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd7a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800cd7e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cd80:	e00f      	b.n	800cda2 <RCCEx_PLL3_Config+0x11e>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800cd82:	683b      	ldr	r3, [r7, #0]
 800cd84:	2b01      	cmp	r3, #1
 800cd86:	d106      	bne.n	800cd96 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800cd88:	4b15      	ldr	r3, [pc, #84]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd8c:	4a14      	ldr	r2, [pc, #80]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd8e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800cd92:	62d3      	str	r3, [r2, #44]	; 0x2c
 800cd94:	e005      	b.n	800cda2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800cd96:	4b12      	ldr	r3, [pc, #72]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd9a:	4a11      	ldr	r2, [pc, #68]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cd9c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800cda0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800cda2:	4b0f      	ldr	r3, [pc, #60]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	4a0e      	ldr	r2, [pc, #56]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cda8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cdac:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cdae:	f7f8 f925 	bl	8004ffc <HAL_GetTick>
 800cdb2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cdb4:	e008      	b.n	800cdc8 <RCCEx_PLL3_Config+0x144>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800cdb6:	f7f8 f921 	bl	8004ffc <HAL_GetTick>
 800cdba:	4602      	mov	r2, r0
 800cdbc:	68bb      	ldr	r3, [r7, #8]
 800cdbe:	1ad3      	subs	r3, r2, r3
 800cdc0:	2b02      	cmp	r3, #2
 800cdc2:	d901      	bls.n	800cdc8 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800cdc4:	2303      	movs	r3, #3
 800cdc6:	e006      	b.n	800cdd6 <RCCEx_PLL3_Config+0x152>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800cdc8:	4b05      	ldr	r3, [pc, #20]	; (800cde0 <RCCEx_PLL3_Config+0x15c>)
 800cdca:	681b      	ldr	r3, [r3, #0]
 800cdcc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d0f0      	beq.n	800cdb6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800cdd4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdd6:	4618      	mov	r0, r3
 800cdd8:	3710      	adds	r7, #16
 800cdda:	46bd      	mov	sp, r7
 800cddc:	bd80      	pop	{r7, pc}
 800cdde:	bf00      	nop
 800cde0:	58024400 	.word	0x58024400
 800cde4:	ffff0007 	.word	0xffff0007

0800cde8 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800cde8:	b580      	push	{r7, lr}
 800cdea:	b084      	sub	sp, #16
 800cdec:	af00      	add	r7, sp, #0
 800cdee:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_length;
#else
  uint32_t crc_length = 0UL;
 800cdf0:	2300      	movs	r3, #0
 800cdf2:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t packet_length;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800cdf4:	687b      	ldr	r3, [r7, #4]
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d101      	bne.n	800cdfe <HAL_SPI_Init+0x16>
  {
    return HAL_ERROR;
 800cdfa:	2301      	movs	r3, #1
 800cdfc:	e0eb      	b.n	800cfd6 <HAL_SPI_Init+0x1ee>
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	2200      	movs	r2, #0
 800ce02:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 800ce04:	687b      	ldr	r3, [r7, #4]
 800ce06:	681b      	ldr	r3, [r3, #0]
 800ce08:	4a75      	ldr	r2, [pc, #468]	; (800cfe0 <HAL_SPI_Init+0x1f8>)
 800ce0a:	4293      	cmp	r3, r2
 800ce0c:	d00f      	beq.n	800ce2e <HAL_SPI_Init+0x46>
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	4a74      	ldr	r2, [pc, #464]	; (800cfe4 <HAL_SPI_Init+0x1fc>)
 800ce14:	4293      	cmp	r3, r2
 800ce16:	d00a      	beq.n	800ce2e <HAL_SPI_Init+0x46>
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	4a72      	ldr	r2, [pc, #456]	; (800cfe8 <HAL_SPI_Init+0x200>)
 800ce1e:	4293      	cmp	r3, r2
 800ce20:	d005      	beq.n	800ce2e <HAL_SPI_Init+0x46>
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	68db      	ldr	r3, [r3, #12]
 800ce26:	2b0f      	cmp	r3, #15
 800ce28:	d901      	bls.n	800ce2e <HAL_SPI_Init+0x46>
  {
    return HAL_ERROR;
 800ce2a:	2301      	movs	r3, #1
 800ce2c:	e0d3      	b.n	800cfd6 <HAL_SPI_Init+0x1ee>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 800ce2e:	6878      	ldr	r0, [r7, #4]
 800ce30:	f001 f87a 	bl	800df28 <SPI_GetPacketSize>
 800ce34:	60b8      	str	r0, [r7, #8]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	4a69      	ldr	r2, [pc, #420]	; (800cfe0 <HAL_SPI_Init+0x1f8>)
 800ce3c:	4293      	cmp	r3, r2
 800ce3e:	d00c      	beq.n	800ce5a <HAL_SPI_Init+0x72>
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	4a67      	ldr	r2, [pc, #412]	; (800cfe4 <HAL_SPI_Init+0x1fc>)
 800ce46:	4293      	cmp	r3, r2
 800ce48:	d007      	beq.n	800ce5a <HAL_SPI_Init+0x72>
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	4a66      	ldr	r2, [pc, #408]	; (800cfe8 <HAL_SPI_Init+0x200>)
 800ce50:	4293      	cmp	r3, r2
 800ce52:	d002      	beq.n	800ce5a <HAL_SPI_Init+0x72>
 800ce54:	68bb      	ldr	r3, [r7, #8]
 800ce56:	2b08      	cmp	r3, #8
 800ce58:	d811      	bhi.n	800ce7e <HAL_SPI_Init+0x96>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800ce5e:	4a60      	ldr	r2, [pc, #384]	; (800cfe0 <HAL_SPI_Init+0x1f8>)
 800ce60:	4293      	cmp	r3, r2
 800ce62:	d009      	beq.n	800ce78 <HAL_SPI_Init+0x90>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	681b      	ldr	r3, [r3, #0]
 800ce68:	4a5e      	ldr	r2, [pc, #376]	; (800cfe4 <HAL_SPI_Init+0x1fc>)
 800ce6a:	4293      	cmp	r3, r2
 800ce6c:	d004      	beq.n	800ce78 <HAL_SPI_Init+0x90>
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	4a5d      	ldr	r2, [pc, #372]	; (800cfe8 <HAL_SPI_Init+0x200>)
 800ce74:	4293      	cmp	r3, r2
 800ce76:	d104      	bne.n	800ce82 <HAL_SPI_Init+0x9a>
 800ce78:	68bb      	ldr	r3, [r7, #8]
 800ce7a:	2b10      	cmp	r3, #16
 800ce7c:	d901      	bls.n	800ce82 <HAL_SPI_Init+0x9a>
  {
    return HAL_ERROR;
 800ce7e:	2301      	movs	r3, #1
 800ce80:	e0a9      	b.n	800cfd6 <HAL_SPI_Init+0x1ee>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800ce88:	b2db      	uxtb	r3, r3
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d106      	bne.n	800ce9c <HAL_SPI_Init+0xb4>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	2200      	movs	r2, #0
 800ce92:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ce96:	6878      	ldr	r0, [r7, #4]
 800ce98:	f7f6 fe5c 	bl	8003b54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	2202      	movs	r2, #2
 800cea0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	681b      	ldr	r3, [r3, #0]
 800cea8:	681a      	ldr	r2, [r3, #0]
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	f022 0201 	bic.w	r2, r2, #1
 800ceb2:	601a      	str	r2, [r3, #0]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	699b      	ldr	r3, [r3, #24]
 800ceb8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800cebc:	d119      	bne.n	800cef2 <HAL_SPI_Init+0x10a>
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	685b      	ldr	r3, [r3, #4]
 800cec2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800cec6:	d103      	bne.n	800ced0 <HAL_SPI_Init+0xe8>
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d008      	beq.n	800cee2 <HAL_SPI_Init+0xfa>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	685b      	ldr	r3, [r3, #4]
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d10c      	bne.n	800cef2 <HAL_SPI_Init+0x10a>
     ((hspi->Init.Mode == SPI_MODE_SLAVE) && (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 800ced8:	687b      	ldr	r3, [r7, #4]
 800ceda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cedc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cee0:	d107      	bne.n	800cef2 <HAL_SPI_Init+0x10a>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	681a      	ldr	r2, [r3, #0]
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800cef0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	69da      	ldr	r2, [r3, #28]
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cefa:	431a      	orrs	r2, r3
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	431a      	orrs	r2, r3
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cf04:	ea42 0103 	orr.w	r1, r2, r3
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	68da      	ldr	r2, [r3, #12]
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	430a      	orrs	r2, r1
 800cf12:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode     | hspi->Init.TIMode           | hspi->Init.NSSPolarity             |
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cf18:	687b      	ldr	r3, [r7, #4]
 800cf1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf1c:	431a      	orrs	r2, r3
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cf22:	431a      	orrs	r2, r3
 800cf24:	687b      	ldr	r3, [r7, #4]
 800cf26:	699b      	ldr	r3, [r3, #24]
 800cf28:	431a      	orrs	r2, r3
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	691b      	ldr	r3, [r3, #16]
 800cf2e:	431a      	orrs	r2, r3
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	695b      	ldr	r3, [r3, #20]
 800cf34:	431a      	orrs	r2, r3
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	6a1b      	ldr	r3, [r3, #32]
 800cf3a:	431a      	orrs	r2, r3
 800cf3c:	687b      	ldr	r3, [r7, #4]
 800cf3e:	685b      	ldr	r3, [r3, #4]
 800cf40:	431a      	orrs	r2, r3
 800cf42:	687b      	ldr	r3, [r7, #4]
 800cf44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800cf46:	431a      	orrs	r2, r3
 800cf48:	687b      	ldr	r3, [r7, #4]
 800cf4a:	689b      	ldr	r3, [r3, #8]
 800cf4c:	431a      	orrs	r2, r3
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800cf52:	ea42 0103 	orr.w	r1, r2, r3
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	430a      	orrs	r2, r1
 800cf60:	60da      	str	r2, [r3, #12]
    WRITE_REG(hspi->Instance->CRCPOLY, hspi->Init.CRCPolynomial);
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	685b      	ldr	r3, [r3, #4]
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d113      	bne.n	800cf92 <HAL_SPI_Init+0x1aa>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	689b      	ldr	r3, [r3, #8]
 800cf70:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cf7c:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	689b      	ldr	r3, [r3, #8]
 800cf84:	f423 62c0 	bic.w	r2, r3, #1536	; 0x600
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	681b      	ldr	r3, [r3, #0]
 800cf8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800cf90:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	f022 0201 	bic.w	r2, r2, #1
 800cfa0:	651a      	str	r2, [r3, #80]	; 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	685b      	ldr	r3, [r3, #4]
 800cfa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d00a      	beq.n	800cfc4 <HAL_SPI_Init+0x1dc>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	68db      	ldr	r3, [r3, #12]
 800cfb4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	681b      	ldr	r3, [r3, #0]
 800cfc0:	430a      	orrs	r2, r1
 800cfc2:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	2200      	movs	r2, #0
 800cfc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	2201      	movs	r2, #1
 800cfd0:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  return HAL_OK;
 800cfd4:	2300      	movs	r3, #0
}
 800cfd6:	4618      	mov	r0, r3
 800cfd8:	3710      	adds	r7, #16
 800cfda:	46bd      	mov	sp, r7
 800cfdc:	bd80      	pop	{r7, pc}
 800cfde:	bf00      	nop
 800cfe0:	40013000 	.word	0x40013000
 800cfe4:	40003800 	.word	0x40003800
 800cfe8:	40003c00 	.word	0x40003c00

0800cfec <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cfec:	b580      	push	{r7, lr}
 800cfee:	b08a      	sub	sp, #40	; 0x28
 800cff0:	af02      	add	r7, sp, #8
 800cff2:	60f8      	str	r0, [r7, #12]
 800cff4:	60b9      	str	r1, [r7, #8]
 800cff6:	603b      	str	r3, [r7, #0]
 800cff8:	4613      	mov	r3, r2
 800cffa:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	3320      	adds	r3, #32
 800d002:	61fb      	str	r3, [r7, #28]
#endif /* __GNUC__ */

  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d004:	2300      	movs	r3, #0
 800d006:	76fb      	strb	r3, [r7, #27]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d00e:	2b01      	cmp	r3, #1
 800d010:	d101      	bne.n	800d016 <HAL_SPI_Transmit+0x2a>
 800d012:	2302      	movs	r3, #2
 800d014:	e1d7      	b.n	800d3c6 <HAL_SPI_Transmit+0x3da>
 800d016:	68fb      	ldr	r3, [r7, #12]
 800d018:	2201      	movs	r2, #1
 800d01a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d01e:	f7f7 ffed 	bl	8004ffc <HAL_GetTick>
 800d022:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800d02a:	b2db      	uxtb	r3, r3
 800d02c:	2b01      	cmp	r3, #1
 800d02e:	d007      	beq.n	800d040 <HAL_SPI_Transmit+0x54>
  {
    errorcode = HAL_BUSY;
 800d030:	2302      	movs	r3, #2
 800d032:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800d034:	68fb      	ldr	r3, [r7, #12]
 800d036:	2200      	movs	r2, #0
 800d038:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800d03c:	7efb      	ldrb	r3, [r7, #27]
 800d03e:	e1c2      	b.n	800d3c6 <HAL_SPI_Transmit+0x3da>
  }

  if ((pData == NULL) || (Size == 0UL))
 800d040:	68bb      	ldr	r3, [r7, #8]
 800d042:	2b00      	cmp	r3, #0
 800d044:	d002      	beq.n	800d04c <HAL_SPI_Transmit+0x60>
 800d046:	88fb      	ldrh	r3, [r7, #6]
 800d048:	2b00      	cmp	r3, #0
 800d04a:	d107      	bne.n	800d05c <HAL_SPI_Transmit+0x70>
  {
    errorcode = HAL_ERROR;
 800d04c:	2301      	movs	r3, #1
 800d04e:	76fb      	strb	r3, [r7, #27]
    __HAL_UNLOCK(hspi);
 800d050:	68fb      	ldr	r3, [r7, #12]
 800d052:	2200      	movs	r2, #0
 800d054:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800d058:	7efb      	ldrb	r3, [r7, #27]
 800d05a:	e1b4      	b.n	800d3c6 <HAL_SPI_Transmit+0x3da>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d05c:	68fb      	ldr	r3, [r7, #12]
 800d05e:	2203      	movs	r2, #3
 800d060:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	2200      	movs	r2, #0
 800d068:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	68ba      	ldr	r2, [r7, #8]
 800d070:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = Size;
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	88fa      	ldrh	r2, [r7, #6]
 800d076:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = Size;
 800d07a:	68fb      	ldr	r3, [r7, #12]
 800d07c:	88fa      	ldrh	r2, [r7, #6]
 800d07e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 800d082:	68fb      	ldr	r3, [r7, #12]
 800d084:	2200      	movs	r2, #0
 800d086:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	2200      	movs	r2, #0
 800d08c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	2200      	movs	r2, #0
 800d094:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->TxISR       = NULL;
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	2200      	movs	r2, #0
 800d09c:	675a      	str	r2, [r3, #116]	; 0x74
  hspi->RxISR       = NULL;
 800d09e:	68fb      	ldr	r3, [r7, #12]
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	671a      	str	r2, [r3, #112]	; 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d0a4:	68fb      	ldr	r3, [r7, #12]
 800d0a6:	689b      	ldr	r3, [r3, #8]
 800d0a8:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800d0ac:	d107      	bne.n	800d0be <HAL_SPI_Transmit+0xd2>
  {
    SPI_1LINE_TX(hspi);
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	681b      	ldr	r3, [r3, #0]
 800d0b2:	681a      	ldr	r2, [r3, #0]
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	681b      	ldr	r3, [r3, #0]
 800d0b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800d0bc:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800d0be:	68fb      	ldr	r3, [r7, #12]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	685a      	ldr	r2, [r3, #4]
 800d0c4:	4b96      	ldr	r3, [pc, #600]	; (800d320 <HAL_SPI_Transmit+0x334>)
 800d0c6:	4013      	ands	r3, r2
 800d0c8:	88f9      	ldrh	r1, [r7, #6]
 800d0ca:	68fa      	ldr	r2, [r7, #12]
 800d0cc:	6812      	ldr	r2, [r2, #0]
 800d0ce:	430b      	orrs	r3, r1
 800d0d0:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	681a      	ldr	r2, [r3, #0]
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	681b      	ldr	r3, [r3, #0]
 800d0dc:	f042 0201 	orr.w	r2, r2, #1
 800d0e0:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	685b      	ldr	r3, [r3, #4]
 800d0e6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d0ea:	d107      	bne.n	800d0fc <HAL_SPI_Transmit+0x110>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800d0ec:	68fb      	ldr	r3, [r7, #12]
 800d0ee:	681b      	ldr	r3, [r3, #0]
 800d0f0:	681a      	ldr	r2, [r3, #0]
 800d0f2:	68fb      	ldr	r3, [r7, #12]
 800d0f4:	681b      	ldr	r3, [r3, #0]
 800d0f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d0fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	68db      	ldr	r3, [r3, #12]
 800d100:	2b0f      	cmp	r3, #15
 800d102:	d947      	bls.n	800d194 <HAL_SPI_Transmit+0x1a8>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800d104:	e03f      	b.n	800d186 <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800d106:	68fb      	ldr	r3, [r7, #12]
 800d108:	681b      	ldr	r3, [r3, #0]
 800d10a:	695b      	ldr	r3, [r3, #20]
 800d10c:	f003 0302 	and.w	r3, r3, #2
 800d110:	2b02      	cmp	r3, #2
 800d112:	d114      	bne.n	800d13e <HAL_SPI_Transmit+0x152>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800d114:	68fb      	ldr	r3, [r7, #12]
 800d116:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800d118:	68fb      	ldr	r3, [r7, #12]
 800d11a:	681b      	ldr	r3, [r3, #0]
 800d11c:	6812      	ldr	r2, [r2, #0]
 800d11e:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800d120:	68fb      	ldr	r3, [r7, #12]
 800d122:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d124:	1d1a      	adds	r2, r3, #4
 800d126:	68fb      	ldr	r3, [r7, #12]
 800d128:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount--;
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d130:	b29b      	uxth	r3, r3
 800d132:	3b01      	subs	r3, #1
 800d134:	b29a      	uxth	r2, r3
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800d13c:	e023      	b.n	800d186 <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d13e:	f7f7 ff5d 	bl	8004ffc <HAL_GetTick>
 800d142:	4602      	mov	r2, r0
 800d144:	697b      	ldr	r3, [r7, #20]
 800d146:	1ad3      	subs	r3, r2, r3
 800d148:	683a      	ldr	r2, [r7, #0]
 800d14a:	429a      	cmp	r2, r3
 800d14c:	d803      	bhi.n	800d156 <HAL_SPI_Transmit+0x16a>
 800d14e:	683b      	ldr	r3, [r7, #0]
 800d150:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d154:	d102      	bne.n	800d15c <HAL_SPI_Transmit+0x170>
 800d156:	683b      	ldr	r3, [r7, #0]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d114      	bne.n	800d186 <HAL_SPI_Transmit+0x19a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d15c:	68f8      	ldr	r0, [r7, #12]
 800d15e:	f000 fe15 	bl	800dd8c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	2200      	movs	r2, #0
 800d166:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d170:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800d174:	68fb      	ldr	r3, [r7, #12]
 800d176:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	2201      	movs	r2, #1
 800d17e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800d182:	2301      	movs	r3, #1
 800d184:	e11f      	b.n	800d3c6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800d186:	68fb      	ldr	r3, [r7, #12]
 800d188:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d18c:	b29b      	uxth	r3, r3
 800d18e:	2b00      	cmp	r3, #0
 800d190:	d1b9      	bne.n	800d106 <HAL_SPI_Transmit+0x11a>
 800d192:	e0f2      	b.n	800d37a <HAL_SPI_Transmit+0x38e>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	68db      	ldr	r3, [r3, #12]
 800d198:	2b07      	cmp	r3, #7
 800d19a:	f240 80e7 	bls.w	800d36c <HAL_SPI_Transmit+0x380>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800d19e:	e05d      	b.n	800d25c <HAL_SPI_Transmit+0x270>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800d1a0:	68fb      	ldr	r3, [r7, #12]
 800d1a2:	681b      	ldr	r3, [r3, #0]
 800d1a4:	695b      	ldr	r3, [r3, #20]
 800d1a6:	f003 0302 	and.w	r3, r3, #2
 800d1aa:	2b02      	cmp	r3, #2
 800d1ac:	d132      	bne.n	800d214 <HAL_SPI_Transmit+0x228>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800d1ae:	68fb      	ldr	r3, [r7, #12]
 800d1b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d1b4:	b29b      	uxth	r3, r3
 800d1b6:	2b01      	cmp	r3, #1
 800d1b8:	d918      	bls.n	800d1ec <HAL_SPI_Transmit+0x200>
 800d1ba:	68fb      	ldr	r3, [r7, #12]
 800d1bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d014      	beq.n	800d1ec <HAL_SPI_Transmit+0x200>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800d1c2:	68fb      	ldr	r3, [r7, #12]
 800d1c4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	6812      	ldr	r2, [r2, #0]
 800d1cc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d1d2:	1d1a      	adds	r2, r3, #4
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800d1d8:	68fb      	ldr	r3, [r7, #12]
 800d1da:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d1de:	b29b      	uxth	r3, r3
 800d1e0:	3b02      	subs	r3, #2
 800d1e2:	b29a      	uxth	r2, r3
 800d1e4:	68fb      	ldr	r3, [r7, #12]
 800d1e6:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800d1ea:	e037      	b.n	800d25c <HAL_SPI_Transmit+0x270>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d1f0:	881a      	ldrh	r2, [r3, #0]
 800d1f2:	69fb      	ldr	r3, [r7, #28]
 800d1f4:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d1fa:	1c9a      	adds	r2, r3, #2
 800d1fc:	68fb      	ldr	r3, [r7, #12]
 800d1fe:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800d200:	68fb      	ldr	r3, [r7, #12]
 800d202:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d206:	b29b      	uxth	r3, r3
 800d208:	3b01      	subs	r3, #1
 800d20a:	b29a      	uxth	r2, r3
 800d20c:	68fb      	ldr	r3, [r7, #12]
 800d20e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800d212:	e023      	b.n	800d25c <HAL_SPI_Transmit+0x270>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d214:	f7f7 fef2 	bl	8004ffc <HAL_GetTick>
 800d218:	4602      	mov	r2, r0
 800d21a:	697b      	ldr	r3, [r7, #20]
 800d21c:	1ad3      	subs	r3, r2, r3
 800d21e:	683a      	ldr	r2, [r7, #0]
 800d220:	429a      	cmp	r2, r3
 800d222:	d803      	bhi.n	800d22c <HAL_SPI_Transmit+0x240>
 800d224:	683b      	ldr	r3, [r7, #0]
 800d226:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d22a:	d102      	bne.n	800d232 <HAL_SPI_Transmit+0x246>
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	2b00      	cmp	r3, #0
 800d230:	d114      	bne.n	800d25c <HAL_SPI_Transmit+0x270>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d232:	68f8      	ldr	r0, [r7, #12]
 800d234:	f000 fdaa 	bl	800dd8c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	2200      	movs	r2, #0
 800d23c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d246:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	2201      	movs	r2, #1
 800d254:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800d258:	2301      	movs	r3, #1
 800d25a:	e0b4      	b.n	800d3c6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800d25c:	68fb      	ldr	r3, [r7, #12]
 800d25e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d262:	b29b      	uxth	r3, r3
 800d264:	2b00      	cmp	r3, #0
 800d266:	d19b      	bne.n	800d1a0 <HAL_SPI_Transmit+0x1b4>
 800d268:	e087      	b.n	800d37a <HAL_SPI_Transmit+0x38e>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	695b      	ldr	r3, [r3, #20]
 800d270:	f003 0302 	and.w	r3, r3, #2
 800d274:	2b02      	cmp	r3, #2
 800d276:	d155      	bne.n	800d324 <HAL_SPI_Transmit+0x338>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d27e:	b29b      	uxth	r3, r3
 800d280:	2b03      	cmp	r3, #3
 800d282:	d918      	bls.n	800d2b6 <HAL_SPI_Transmit+0x2ca>
 800d284:	68fb      	ldr	r3, [r7, #12]
 800d286:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d288:	2b40      	cmp	r3, #64	; 0x40
 800d28a:	d914      	bls.n	800d2b6 <HAL_SPI_Transmit+0x2ca>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800d28c:	68fb      	ldr	r3, [r7, #12]
 800d28e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	6812      	ldr	r2, [r2, #0]
 800d296:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800d298:	68fb      	ldr	r3, [r7, #12]
 800d29a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d29c:	1d1a      	adds	r2, r3, #4
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800d2a2:	68fb      	ldr	r3, [r7, #12]
 800d2a4:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d2a8:	b29b      	uxth	r3, r3
 800d2aa:	3b04      	subs	r3, #4
 800d2ac:	b29a      	uxth	r2, r3
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800d2b4:	e05a      	b.n	800d36c <HAL_SPI_Transmit+0x380>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d2bc:	b29b      	uxth	r3, r3
 800d2be:	2b01      	cmp	r3, #1
 800d2c0:	d917      	bls.n	800d2f2 <HAL_SPI_Transmit+0x306>
 800d2c2:	68fb      	ldr	r3, [r7, #12]
 800d2c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d013      	beq.n	800d2f2 <HAL_SPI_Transmit+0x306>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d2ce:	881a      	ldrh	r2, [r3, #0]
 800d2d0:	69fb      	ldr	r3, [r7, #28]
 800d2d2:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d2d8:	1c9a      	adds	r2, r3, #2
 800d2da:	68fb      	ldr	r3, [r7, #12]
 800d2dc:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d2e4:	b29b      	uxth	r3, r3
 800d2e6:	3b02      	subs	r3, #2
 800d2e8:	b29a      	uxth	r2, r3
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800d2f0:	e03c      	b.n	800d36c <HAL_SPI_Transmit+0x380>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	681b      	ldr	r3, [r3, #0]
 800d2fa:	3320      	adds	r3, #32
 800d2fc:	7812      	ldrb	r2, [r2, #0]
 800d2fe:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d304:	1c5a      	adds	r2, r3, #1
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d310:	b29b      	uxth	r3, r3
 800d312:	3b01      	subs	r3, #1
 800d314:	b29a      	uxth	r2, r3
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 800d31c:	e026      	b.n	800d36c <HAL_SPI_Transmit+0x380>
 800d31e:	bf00      	nop
 800d320:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d324:	f7f7 fe6a 	bl	8004ffc <HAL_GetTick>
 800d328:	4602      	mov	r2, r0
 800d32a:	697b      	ldr	r3, [r7, #20]
 800d32c:	1ad3      	subs	r3, r2, r3
 800d32e:	683a      	ldr	r2, [r7, #0]
 800d330:	429a      	cmp	r2, r3
 800d332:	d803      	bhi.n	800d33c <HAL_SPI_Transmit+0x350>
 800d334:	683b      	ldr	r3, [r7, #0]
 800d336:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d33a:	d102      	bne.n	800d342 <HAL_SPI_Transmit+0x356>
 800d33c:	683b      	ldr	r3, [r7, #0]
 800d33e:	2b00      	cmp	r3, #0
 800d340:	d114      	bne.n	800d36c <HAL_SPI_Transmit+0x380>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d342:	68f8      	ldr	r0, [r7, #12]
 800d344:	f000 fd22 	bl	800dd8c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	2200      	movs	r2, #0
 800d34c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d356:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d360:	68fb      	ldr	r3, [r7, #12]
 800d362:	2201      	movs	r2, #1
 800d364:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800d368:	2301      	movs	r3, #1
 800d36a:	e02c      	b.n	800d3c6 <HAL_SPI_Transmit+0x3da>
    while (hspi->TxXferCount > 0UL)
 800d36c:	68fb      	ldr	r3, [r7, #12]
 800d36e:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d372:	b29b      	uxth	r3, r3
 800d374:	2b00      	cmp	r3, #0
 800d376:	f47f af78 	bne.w	800d26a <HAL_SPI_Transmit+0x27e>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800d37a:	683b      	ldr	r3, [r7, #0]
 800d37c:	9300      	str	r3, [sp, #0]
 800d37e:	697b      	ldr	r3, [r7, #20]
 800d380:	2200      	movs	r2, #0
 800d382:	2108      	movs	r1, #8
 800d384:	68f8      	ldr	r0, [r7, #12]
 800d386:	f000 fda1 	bl	800decc <SPI_WaitOnFlagUntilTimeout>
 800d38a:	4603      	mov	r3, r0
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d007      	beq.n	800d3a0 <HAL_SPI_Transmit+0x3b4>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d396:	f043 0220 	orr.w	r2, r3, #32
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800d3a0:	68f8      	ldr	r0, [r7, #12]
 800d3a2:	f000 fcf3 	bl	800dd8c <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d3a6:	68fb      	ldr	r3, [r7, #12]
 800d3a8:	2200      	movs	r2, #0
 800d3aa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800d3ae:	68fb      	ldr	r3, [r7, #12]
 800d3b0:	2201      	movs	r2, #1
 800d3b2:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d3b6:	68fb      	ldr	r3, [r7, #12]
 800d3b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d001      	beq.n	800d3c4 <HAL_SPI_Transmit+0x3d8>
  {
    return HAL_ERROR;
 800d3c0:	2301      	movs	r3, #1
 800d3c2:	e000      	b.n	800d3c6 <HAL_SPI_Transmit+0x3da>
  }
  return errorcode;
 800d3c4:	7efb      	ldrb	r3, [r7, #27]
}
 800d3c6:	4618      	mov	r0, r3
 800d3c8:	3720      	adds	r7, #32
 800d3ca:	46bd      	mov	sp, r7
 800d3cc:	bd80      	pop	{r7, pc}
 800d3ce:	bf00      	nop

0800d3d0 <HAL_SPI_Receive>:
  * @param  Size   : amount of data to be received
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d3d0:	b580      	push	{r7, lr}
 800d3d2:	b08a      	sub	sp, #40	; 0x28
 800d3d4:	af02      	add	r7, sp, #8
 800d3d6:	60f8      	str	r0, [r7, #12]
 800d3d8:	60b9      	str	r1, [r7, #8]
 800d3da:	603b      	str	r3, [r7, #0]
 800d3dc:	4613      	mov	r3, r2
 800d3de:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d3e0:	2300      	movs	r3, #0
 800d3e2:	77fb      	strb	r3, [r7, #31]
#if defined (__GNUC__)
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	3330      	adds	r3, #48	; 0x30
 800d3ea:	61bb      	str	r3, [r7, #24]
#endif /* __GNUC__ */

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_RXONLY(hspi->Init.Direction));

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	685b      	ldr	r3, [r3, #4]
 800d3f0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d3f4:	d112      	bne.n	800d41c <HAL_SPI_Receive+0x4c>
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	689b      	ldr	r3, [r3, #8]
 800d3fa:	2b00      	cmp	r3, #0
 800d3fc:	d10e      	bne.n	800d41c <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800d3fe:	68fb      	ldr	r3, [r7, #12]
 800d400:	2204      	movs	r2, #4
 800d402:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800d406:	88fa      	ldrh	r2, [r7, #6]
 800d408:	683b      	ldr	r3, [r7, #0]
 800d40a:	9300      	str	r3, [sp, #0]
 800d40c:	4613      	mov	r3, r2
 800d40e:	68ba      	ldr	r2, [r7, #8]
 800d410:	68b9      	ldr	r1, [r7, #8]
 800d412:	68f8      	ldr	r0, [r7, #12]
 800d414:	f000 f9ce 	bl	800d7b4 <HAL_SPI_TransmitReceive>
 800d418:	4603      	mov	r3, r0
 800d41a:	e1c7      	b.n	800d7ac <HAL_SPI_Receive+0x3dc>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d422:	2b01      	cmp	r3, #1
 800d424:	d101      	bne.n	800d42a <HAL_SPI_Receive+0x5a>
 800d426:	2302      	movs	r3, #2
 800d428:	e1c0      	b.n	800d7ac <HAL_SPI_Receive+0x3dc>
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	2201      	movs	r2, #1
 800d42e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d432:	f7f7 fde3 	bl	8004ffc <HAL_GetTick>
 800d436:	6178      	str	r0, [r7, #20]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800d43e:	b2db      	uxtb	r3, r3
 800d440:	2b01      	cmp	r3, #1
 800d442:	d007      	beq.n	800d454 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_BUSY;
 800d444:	2302      	movs	r3, #2
 800d446:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	2200      	movs	r2, #0
 800d44c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800d450:	7ffb      	ldrb	r3, [r7, #31]
 800d452:	e1ab      	b.n	800d7ac <HAL_SPI_Receive+0x3dc>
  }

  if ((pData == NULL) || (Size == 0UL))
 800d454:	68bb      	ldr	r3, [r7, #8]
 800d456:	2b00      	cmp	r3, #0
 800d458:	d002      	beq.n	800d460 <HAL_SPI_Receive+0x90>
 800d45a:	88fb      	ldrh	r3, [r7, #6]
 800d45c:	2b00      	cmp	r3, #0
 800d45e:	d107      	bne.n	800d470 <HAL_SPI_Receive+0xa0>
  {
    errorcode = HAL_ERROR;
 800d460:	2301      	movs	r3, #1
 800d462:	77fb      	strb	r3, [r7, #31]
    __HAL_UNLOCK(hspi);
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	2200      	movs	r2, #0
 800d468:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800d46c:	7ffb      	ldrb	r3, [r7, #31]
 800d46e:	e19d      	b.n	800d7ac <HAL_SPI_Receive+0x3dc>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	2204      	movs	r2, #4
 800d474:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	2200      	movs	r2, #0
 800d47c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	68ba      	ldr	r2, [r7, #8]
 800d484:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferSize  = Size;
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	88fa      	ldrh	r2, [r7, #6]
 800d48a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->RxXferCount = Size;
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	88fa      	ldrh	r2, [r7, #6]
 800d492:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = NULL;
 800d496:	68fb      	ldr	r3, [r7, #12]
 800d498:	2200      	movs	r2, #0
 800d49a:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferSize  = (uint16_t) 0UL;
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	2200      	movs	r2, #0
 800d4a0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
  hspi->TxXferCount = (uint16_t) 0UL;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	2200      	movs	r2, #0
 800d4a8:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxISR       = NULL;
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	2200      	movs	r2, #0
 800d4b0:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	2200      	movs	r2, #0
 800d4b6:	675a      	str	r2, [r3, #116]	; 0x74

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	689b      	ldr	r3, [r3, #8]
 800d4bc:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800d4c0:	d107      	bne.n	800d4d2 <HAL_SPI_Receive+0x102>
  {
    SPI_1LINE_RX(hspi);
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	681b      	ldr	r3, [r3, #0]
 800d4c6:	681a      	ldr	r2, [r3, #0]
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	681b      	ldr	r3, [r3, #0]
 800d4cc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800d4d0:	601a      	str	r2, [r3, #0]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	685a      	ldr	r2, [r3, #4]
 800d4d8:	4b94      	ldr	r3, [pc, #592]	; (800d72c <HAL_SPI_Receive+0x35c>)
 800d4da:	4013      	ands	r3, r2
 800d4dc:	88f9      	ldrh	r1, [r7, #6]
 800d4de:	68fa      	ldr	r2, [r7, #12]
 800d4e0:	6812      	ldr	r2, [r2, #0]
 800d4e2:	430b      	orrs	r3, r1
 800d4e4:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	681a      	ldr	r2, [r3, #0]
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	f042 0201 	orr.w	r2, r2, #1
 800d4f4:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d4f6:	68fb      	ldr	r3, [r7, #12]
 800d4f8:	685b      	ldr	r3, [r3, #4]
 800d4fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d4fe:	d107      	bne.n	800d510 <HAL_SPI_Receive+0x140>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	681a      	ldr	r2, [r3, #0]
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d50e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800d510:	68fb      	ldr	r3, [r7, #12]
 800d512:	68db      	ldr	r3, [r3, #12]
 800d514:	2b0f      	cmp	r3, #15
 800d516:	d948      	bls.n	800d5aa <HAL_SPI_Receive+0x1da>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800d518:	e040      	b.n	800d59c <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXWNE/EOT flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL)
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	695a      	ldr	r2, [r3, #20]
 800d520:	f248 0308 	movw	r3, #32776	; 0x8008
 800d524:	4013      	ands	r3, r2
 800d526:	2b00      	cmp	r3, #0
 800d528:	d014      	beq.n	800d554 <HAL_SPI_Receive+0x184>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d52a:	68fb      	ldr	r3, [r7, #12]
 800d52c:	681a      	ldr	r2, [r3, #0]
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d532:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800d534:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800d536:	68fb      	ldr	r3, [r7, #12]
 800d538:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d53a:	1d1a      	adds	r2, r3, #4
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount--;
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d546:	b29b      	uxth	r3, r3
 800d548:	3b01      	subs	r3, #1
 800d54a:	b29a      	uxth	r2, r3
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800d552:	e023      	b.n	800d59c <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d554:	f7f7 fd52 	bl	8004ffc <HAL_GetTick>
 800d558:	4602      	mov	r2, r0
 800d55a:	697b      	ldr	r3, [r7, #20]
 800d55c:	1ad3      	subs	r3, r2, r3
 800d55e:	683a      	ldr	r2, [r7, #0]
 800d560:	429a      	cmp	r2, r3
 800d562:	d803      	bhi.n	800d56c <HAL_SPI_Receive+0x19c>
 800d564:	683b      	ldr	r3, [r7, #0]
 800d566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d56a:	d102      	bne.n	800d572 <HAL_SPI_Receive+0x1a2>
 800d56c:	683b      	ldr	r3, [r7, #0]
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d114      	bne.n	800d59c <HAL_SPI_Receive+0x1cc>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d572:	68f8      	ldr	r0, [r7, #12]
 800d574:	f000 fc0a 	bl	800dd8c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	2200      	movs	r2, #0
 800d57c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d586:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d590:	68fb      	ldr	r3, [r7, #12]
 800d592:	2201      	movs	r2, #1
 800d594:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800d598:	2301      	movs	r3, #1
 800d59a:	e107      	b.n	800d7ac <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d5a2:	b29b      	uxth	r3, r3
 800d5a4:	2b00      	cmp	r3, #0
 800d5a6:	d1b8      	bne.n	800d51a <HAL_SPI_Receive+0x14a>
 800d5a8:	e0ed      	b.n	800d786 <HAL_SPI_Receive+0x3b6>
        }
      }
    }
  }
  /* Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	68db      	ldr	r3, [r3, #12]
 800d5ae:	2b07      	cmp	r3, #7
 800d5b0:	f240 80e2 	bls.w	800d778 <HAL_SPI_Receive+0x3a8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
 800d5b4:	e05b      	b.n	800d66e <HAL_SPI_Receive+0x29e>
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	695b      	ldr	r3, [r3, #20]
 800d5bc:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800d5c0:	2b00      	cmp	r3, #0
 800d5c2:	d030      	beq.n	800d626 <HAL_SPI_Receive+0x256>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800d5c4:	68fb      	ldr	r3, [r7, #12]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	695b      	ldr	r3, [r3, #20]
 800d5ca:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d014      	beq.n	800d5fc <HAL_SPI_Receive+0x22c>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d5d2:	68fb      	ldr	r3, [r7, #12]
 800d5d4:	681a      	ldr	r2, [r3, #0]
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d5da:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800d5dc:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800d5de:	68fb      	ldr	r3, [r7, #12]
 800d5e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d5e2:	1d1a      	adds	r2, r3, #4
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d5ee:	b29b      	uxth	r3, r3
 800d5f0:	3b02      	subs	r3, #2
 800d5f2:	b29a      	uxth	r2, r3
 800d5f4:	68fb      	ldr	r3, [r7, #12]
 800d5f6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800d5fa:	e038      	b.n	800d66e <HAL_SPI_Receive+0x29e>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d600:	69ba      	ldr	r2, [r7, #24]
 800d602:	8812      	ldrh	r2, [r2, #0]
 800d604:	b292      	uxth	r2, r2
 800d606:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d60c:	1c9a      	adds	r2, r3, #2
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d618:	b29b      	uxth	r3, r3
 800d61a:	3b01      	subs	r3, #1
 800d61c:	b29a      	uxth	r2, r3
 800d61e:	68fb      	ldr	r3, [r7, #12]
 800d620:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800d624:	e023      	b.n	800d66e <HAL_SPI_Receive+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d626:	f7f7 fce9 	bl	8004ffc <HAL_GetTick>
 800d62a:	4602      	mov	r2, r0
 800d62c:	697b      	ldr	r3, [r7, #20]
 800d62e:	1ad3      	subs	r3, r2, r3
 800d630:	683a      	ldr	r2, [r7, #0]
 800d632:	429a      	cmp	r2, r3
 800d634:	d803      	bhi.n	800d63e <HAL_SPI_Receive+0x26e>
 800d636:	683b      	ldr	r3, [r7, #0]
 800d638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d63c:	d102      	bne.n	800d644 <HAL_SPI_Receive+0x274>
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	2b00      	cmp	r3, #0
 800d642:	d114      	bne.n	800d66e <HAL_SPI_Receive+0x29e>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d644:	68f8      	ldr	r0, [r7, #12]
 800d646:	f000 fba1 	bl	800dd8c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	2200      	movs	r2, #0
 800d64e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d658:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d662:	68fb      	ldr	r3, [r7, #12]
 800d664:	2201      	movs	r2, #1
 800d666:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800d66a:	2301      	movs	r3, #1
 800d66c:	e09e      	b.n	800d7ac <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800d66e:	68fb      	ldr	r3, [r7, #12]
 800d670:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d674:	b29b      	uxth	r3, r3
 800d676:	2b00      	cmp	r3, #0
 800d678:	d19d      	bne.n	800d5b6 <HAL_SPI_Receive+0x1e6>
 800d67a:	e084      	b.n	800d786 <HAL_SPI_Receive+0x3b6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0UL)
    {
      /* Check the RXWNE/FRLVL flag */
      if ((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL)
 800d67c:	68fb      	ldr	r3, [r7, #12]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	695b      	ldr	r3, [r3, #20]
 800d682:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800d686:	2b00      	cmp	r3, #0
 800d688:	d052      	beq.n	800d730 <HAL_SPI_Receive+0x360>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	681b      	ldr	r3, [r3, #0]
 800d68e:	695b      	ldr	r3, [r3, #20]
 800d690:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d694:	2b00      	cmp	r3, #0
 800d696:	d014      	beq.n	800d6c2 <HAL_SPI_Receive+0x2f2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	681a      	ldr	r2, [r3, #0]
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d6a0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800d6a2:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d6a8:	1d1a      	adds	r2, r3, #4
 800d6aa:	68fb      	ldr	r3, [r7, #12]
 800d6ac:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d6b4:	b29b      	uxth	r3, r3
 800d6b6:	3b04      	subs	r3, #4
 800d6b8:	b29a      	uxth	r2, r3
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800d6c0:	e05a      	b.n	800d778 <HAL_SPI_Receive+0x3a8>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	695b      	ldr	r3, [r3, #20]
 800d6c8:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800d6cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d6d0:	d914      	bls.n	800d6fc <HAL_SPI_Receive+0x32c>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d6d6:	69ba      	ldr	r2, [r7, #24]
 800d6d8:	8812      	ldrh	r2, [r2, #0]
 800d6da:	b292      	uxth	r2, r2
 800d6dc:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d6e2:	1c9a      	adds	r2, r3, #2
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d6ee:	b29b      	uxth	r3, r3
 800d6f0:	3b02      	subs	r3, #2
 800d6f2:	b29a      	uxth	r2, r3
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800d6fa:	e03d      	b.n	800d778 <HAL_SPI_Receive+0x3a8>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d708:	7812      	ldrb	r2, [r2, #0]
 800d70a:	b2d2      	uxtb	r2, r2
 800d70c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800d70e:	68fb      	ldr	r3, [r7, #12]
 800d710:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d712:	1c5a      	adds	r2, r3, #1
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d71e:	b29b      	uxth	r3, r3
 800d720:	3b01      	subs	r3, #1
 800d722:	b29a      	uxth	r2, r3
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 800d72a:	e025      	b.n	800d778 <HAL_SPI_Receive+0x3a8>
 800d72c:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d730:	f7f7 fc64 	bl	8004ffc <HAL_GetTick>
 800d734:	4602      	mov	r2, r0
 800d736:	697b      	ldr	r3, [r7, #20]
 800d738:	1ad3      	subs	r3, r2, r3
 800d73a:	683a      	ldr	r2, [r7, #0]
 800d73c:	429a      	cmp	r2, r3
 800d73e:	d803      	bhi.n	800d748 <HAL_SPI_Receive+0x378>
 800d740:	683b      	ldr	r3, [r7, #0]
 800d742:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d746:	d102      	bne.n	800d74e <HAL_SPI_Receive+0x37e>
 800d748:	683b      	ldr	r3, [r7, #0]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d114      	bne.n	800d778 <HAL_SPI_Receive+0x3a8>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 800d74e:	68f8      	ldr	r0, [r7, #12]
 800d750:	f000 fb1c 	bl	800dd8c <SPI_CloseTransfer>

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800d754:	68fb      	ldr	r3, [r7, #12]
 800d756:	2200      	movs	r2, #0
 800d758:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d75c:	68fb      	ldr	r3, [r7, #12]
 800d75e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d762:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	2201      	movs	r2, #1
 800d770:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
          return HAL_ERROR;
 800d774:	2301      	movs	r3, #1
 800d776:	e019      	b.n	800d7ac <HAL_SPI_Receive+0x3dc>
    while (hspi->RxXferCount > 0UL)
 800d778:	68fb      	ldr	r3, [r7, #12]
 800d77a:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d77e:	b29b      	uxth	r3, r3
 800d780:	2b00      	cmp	r3, #0
 800d782:	f47f af7b 	bne.w	800d67c <HAL_SPI_Receive+0x2ac>
    }
  }
#endif /* USE_SPI_CRC */

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800d786:	68f8      	ldr	r0, [r7, #12]
 800d788:	f000 fb00 	bl	800dd8c <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d78c:	68fb      	ldr	r3, [r7, #12]
 800d78e:	2200      	movs	r2, #0
 800d790:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	2201      	movs	r2, #1
 800d798:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d001      	beq.n	800d7aa <HAL_SPI_Receive+0x3da>
  {
    return HAL_ERROR;
 800d7a6:	2301      	movs	r3, #1
 800d7a8:	e000      	b.n	800d7ac <HAL_SPI_Receive+0x3dc>
  }
  return errorcode;
 800d7aa:	7ffb      	ldrb	r3, [r7, #31]
}
 800d7ac:	4618      	mov	r0, r3
 800d7ae:	3720      	adds	r7, #32
 800d7b0:	46bd      	mov	sp, r7
 800d7b2:	bd80      	pop	{r7, pc}

0800d7b4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800d7b4:	b580      	push	{r7, lr}
 800d7b6:	b08e      	sub	sp, #56	; 0x38
 800d7b8:	af02      	add	r7, sp, #8
 800d7ba:	60f8      	str	r0, [r7, #12]
 800d7bc:	60b9      	str	r1, [r7, #8]
 800d7be:	607a      	str	r2, [r7, #4]
 800d7c0:	807b      	strh	r3, [r7, #2]
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800d7c2:	2300      	movs	r3, #0
 800d7c4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	3320      	adds	r3, #32
 800d7ce:	627b      	str	r3, [r7, #36]	; 0x24
  __IO uint16_t *prxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->RXDR));
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	3330      	adds	r3, #48	; 0x30
 800d7d6:	623b      	str	r3, [r7, #32]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800d7de:	2b01      	cmp	r3, #1
 800d7e0:	d101      	bne.n	800d7e6 <HAL_SPI_TransmitReceive+0x32>
 800d7e2:	2302      	movs	r3, #2
 800d7e4:	e2ce      	b.n	800dd84 <HAL_SPI_TransmitReceive+0x5d0>
 800d7e6:	68fb      	ldr	r3, [r7, #12]
 800d7e8:	2201      	movs	r2, #1
 800d7ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d7ee:	f7f7 fc05 	bl	8004ffc <HAL_GetTick>
 800d7f2:	61f8      	str	r0, [r7, #28]

  initial_TxXferCount = Size;
 800d7f4:	887b      	ldrh	r3, [r7, #2]
 800d7f6:	85fb      	strh	r3, [r7, #46]	; 0x2e
  initial_RxXferCount = Size;
 800d7f8:	887b      	ldrh	r3, [r7, #2]
 800d7fa:	85bb      	strh	r3, [r7, #44]	; 0x2c
  tmp_state           = hspi->State;
 800d7fc:	68fb      	ldr	r3, [r7, #12]
 800d7fe:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800d802:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800d804:	68fb      	ldr	r3, [r7, #12]
 800d806:	685b      	ldr	r3, [r3, #4]
 800d808:	617b      	str	r3, [r7, #20]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800d80a:	7efb      	ldrb	r3, [r7, #27]
 800d80c:	2b01      	cmp	r3, #1
 800d80e:	d014      	beq.n	800d83a <HAL_SPI_TransmitReceive+0x86>
 800d810:	697b      	ldr	r3, [r7, #20]
 800d812:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d816:	d106      	bne.n	800d826 <HAL_SPI_TransmitReceive+0x72>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	689b      	ldr	r3, [r3, #8]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d102      	bne.n	800d826 <HAL_SPI_TransmitReceive+0x72>
 800d820:	7efb      	ldrb	r3, [r7, #27]
 800d822:	2b04      	cmp	r3, #4
 800d824:	d009      	beq.n	800d83a <HAL_SPI_TransmitReceive+0x86>
  {
    errorcode = HAL_BUSY;
 800d826:	2302      	movs	r3, #2
 800d828:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	2200      	movs	r2, #0
 800d830:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800d834:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d838:	e2a4      	b.n	800dd84 <HAL_SPI_TransmitReceive+0x5d0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0UL))
 800d83a:	68bb      	ldr	r3, [r7, #8]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d005      	beq.n	800d84c <HAL_SPI_TransmitReceive+0x98>
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	2b00      	cmp	r3, #0
 800d844:	d002      	beq.n	800d84c <HAL_SPI_TransmitReceive+0x98>
 800d846:	887b      	ldrh	r3, [r7, #2]
 800d848:	2b00      	cmp	r3, #0
 800d84a:	d109      	bne.n	800d860 <HAL_SPI_TransmitReceive+0xac>
  {
    errorcode = HAL_ERROR;
 800d84c:	2301      	movs	r3, #1
 800d84e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    __HAL_UNLOCK(hspi);
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	2200      	movs	r2, #0
 800d856:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
    return errorcode;
 800d85a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800d85e:	e291      	b.n	800dd84 <HAL_SPI_TransmitReceive+0x5d0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800d866:	b2db      	uxtb	r3, r3
 800d868:	2b04      	cmp	r3, #4
 800d86a:	d003      	beq.n	800d874 <HAL_SPI_TransmitReceive+0xc0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800d86c:	68fb      	ldr	r3, [r7, #12]
 800d86e:	2205      	movs	r2, #5
 800d870:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	2200      	movs	r2, #0
 800d878:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	687a      	ldr	r2, [r7, #4]
 800d880:	665a      	str	r2, [r3, #100]	; 0x64
  hspi->RxXferCount = Size;
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	887a      	ldrh	r2, [r7, #2]
 800d886:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  hspi->RxXferSize  = Size;
 800d88a:	68fb      	ldr	r3, [r7, #12]
 800d88c:	887a      	ldrh	r2, [r7, #2]
 800d88e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	68ba      	ldr	r2, [r7, #8]
 800d896:	65da      	str	r2, [r3, #92]	; 0x5c
  hspi->TxXferCount = Size;
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	887a      	ldrh	r2, [r7, #2]
 800d89c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->TxXferSize  = Size;
 800d8a0:	68fb      	ldr	r3, [r7, #12]
 800d8a2:	887a      	ldrh	r2, [r7, #2]
 800d8a4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	2200      	movs	r2, #0
 800d8ac:	671a      	str	r2, [r3, #112]	; 0x70
  hspi->TxISR       = NULL;
 800d8ae:	68fb      	ldr	r3, [r7, #12]
 800d8b0:	2200      	movs	r2, #0
 800d8b2:	675a      	str	r2, [r3, #116]	; 0x74

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	685a      	ldr	r2, [r3, #4]
 800d8ba:	4b9f      	ldr	r3, [pc, #636]	; (800db38 <HAL_SPI_TransmitReceive+0x384>)
 800d8bc:	4013      	ands	r3, r2
 800d8be:	8879      	ldrh	r1, [r7, #2]
 800d8c0:	68fa      	ldr	r2, [r7, #12]
 800d8c2:	6812      	ldr	r2, [r2, #0]
 800d8c4:	430b      	orrs	r3, r1
 800d8c6:	6053      	str	r3, [r2, #4]

  __HAL_SPI_ENABLE(hspi);
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	681b      	ldr	r3, [r3, #0]
 800d8cc:	681a      	ldr	r2, [r3, #0]
 800d8ce:	68fb      	ldr	r3, [r7, #12]
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	f042 0201 	orr.w	r2, r2, #1
 800d8d6:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d8d8:	68fb      	ldr	r3, [r7, #12]
 800d8da:	685b      	ldr	r3, [r3, #4]
 800d8dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800d8e0:	d107      	bne.n	800d8f2 <HAL_SPI_TransmitReceive+0x13e>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	681a      	ldr	r2, [r3, #0]
 800d8e8:	68fb      	ldr	r3, [r7, #12]
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d8f0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 800d8f2:	68fb      	ldr	r3, [r7, #12]
 800d8f4:	68db      	ldr	r3, [r3, #12]
 800d8f6:	2b0f      	cmp	r3, #15
 800d8f8:	d970      	bls.n	800d9dc <HAL_SPI_TransmitReceive+0x228>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d8fa:	e068      	b.n	800d9ce <HAL_SPI_TransmitReceive+0x21a>
    {
      /* Check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800d8fc:	68fb      	ldr	r3, [r7, #12]
 800d8fe:	681b      	ldr	r3, [r3, #0]
 800d900:	695b      	ldr	r3, [r3, #20]
 800d902:	f003 0302 	and.w	r3, r3, #2
 800d906:	2b02      	cmp	r3, #2
 800d908:	d11a      	bne.n	800d940 <HAL_SPI_TransmitReceive+0x18c>
 800d90a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d90c:	2b00      	cmp	r3, #0
 800d90e:	d017      	beq.n	800d940 <HAL_SPI_TransmitReceive+0x18c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800d910:	68fb      	ldr	r3, [r7, #12]
 800d912:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800d914:	68fb      	ldr	r3, [r7, #12]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	6812      	ldr	r2, [r2, #0]
 800d91a:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 800d91c:	68fb      	ldr	r3, [r7, #12]
 800d91e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800d920:	1d1a      	adds	r2, r3, #4
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	65da      	str	r2, [r3, #92]	; 0x5c
        hspi->TxXferCount --;
 800d926:	68fb      	ldr	r3, [r7, #12]
 800d928:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d92c:	b29b      	uxth	r3, r3
 800d92e:	3b01      	subs	r3, #1
 800d930:	b29a      	uxth	r2, r3
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        initial_TxXferCount = hspi->TxXferCount;
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800d93e:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }

      /* Check RXWNE/EOT flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_EOT)) != 0UL) && (initial_RxXferCount > 0UL))
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	695a      	ldr	r2, [r3, #20]
 800d946:	f248 0308 	movw	r3, #32776	; 0x8008
 800d94a:	4013      	ands	r3, r2
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d01a      	beq.n	800d986 <HAL_SPI_TransmitReceive+0x1d2>
 800d950:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d952:	2b00      	cmp	r3, #0
 800d954:	d017      	beq.n	800d986 <HAL_SPI_TransmitReceive+0x1d2>
      {
        *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	681a      	ldr	r2, [r3, #0]
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d95e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800d960:	601a      	str	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint32_t);
 800d962:	68fb      	ldr	r3, [r7, #12]
 800d964:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800d966:	1d1a      	adds	r2, r3, #4
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	665a      	str	r2, [r3, #100]	; 0x64
        hspi->RxXferCount --;
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d972:	b29b      	uxth	r3, r3
 800d974:	3b01      	subs	r3, #1
 800d976:	b29a      	uxth	r2, r3
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
        initial_RxXferCount = hspi->RxXferCount;
 800d97e:	68fb      	ldr	r3, [r7, #12]
 800d980:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800d984:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d986:	f7f7 fb39 	bl	8004ffc <HAL_GetTick>
 800d98a:	4602      	mov	r2, r0
 800d98c:	69fb      	ldr	r3, [r7, #28]
 800d98e:	1ad3      	subs	r3, r2, r3
 800d990:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d992:	429a      	cmp	r2, r3
 800d994:	d803      	bhi.n	800d99e <HAL_SPI_TransmitReceive+0x1ea>
 800d996:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d998:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d99c:	d102      	bne.n	800d9a4 <HAL_SPI_TransmitReceive+0x1f0>
 800d99e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d114      	bne.n	800d9ce <HAL_SPI_TransmitReceive+0x21a>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800d9a4:	68f8      	ldr	r0, [r7, #12]
 800d9a6:	f000 f9f1 	bl	800dd8c <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800d9b8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800d9c2:	68fb      	ldr	r3, [r7, #12]
 800d9c4:	2201      	movs	r2, #1
 800d9c6:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800d9ca:	2301      	movs	r3, #1
 800d9cc:	e1da      	b.n	800dd84 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d9ce:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d193      	bne.n	800d8fc <HAL_SPI_TransmitReceive+0x148>
 800d9d4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800d9d6:	2b00      	cmp	r3, #0
 800d9d8:	d190      	bne.n	800d8fc <HAL_SPI_TransmitReceive+0x148>
 800d9da:	e1ac      	b.n	800dd36 <HAL_SPI_TransmitReceive+0x582>
      }
    }
  }
  /* Transmit and Receive data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d9dc:	68fb      	ldr	r3, [r7, #12]
 800d9de:	68db      	ldr	r3, [r3, #12]
 800d9e0:	2b07      	cmp	r3, #7
 800d9e2:	f240 81a0 	bls.w	800dd26 <HAL_SPI_TransmitReceive+0x572>
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800d9e6:	e0a9      	b.n	800db3c <HAL_SPI_TransmitReceive+0x388>
    {
      /* Check TXP flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP) && (initial_TxXferCount > 0UL))
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	695b      	ldr	r3, [r3, #20]
 800d9ee:	f003 0302 	and.w	r3, r3, #2
 800d9f2:	2b02      	cmp	r3, #2
 800d9f4:	d139      	bne.n	800da6a <HAL_SPI_TransmitReceive+0x2b6>
 800d9f6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d036      	beq.n	800da6a <HAL_SPI_TransmitReceive+0x2b6>
      {
        if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800d9fc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800d9fe:	2b01      	cmp	r3, #1
 800da00:	d91c      	bls.n	800da3c <HAL_SPI_TransmitReceive+0x288>
 800da02:	68fb      	ldr	r3, [r7, #12]
 800da04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800da06:	2b00      	cmp	r3, #0
 800da08:	d018      	beq.n	800da3c <HAL_SPI_TransmitReceive+0x288>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800da0a:	68fb      	ldr	r3, [r7, #12]
 800da0c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	6812      	ldr	r2, [r2, #0]
 800da14:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800da1a:	1d1a      	adds	r2, r3, #4
 800da1c:	68fb      	ldr	r3, [r7, #12]
 800da1e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800da26:	b29b      	uxth	r3, r3
 800da28:	3b02      	subs	r3, #2
 800da2a:	b29a      	uxth	r2, r3
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800da38:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800da3a:	e016      	b.n	800da6a <HAL_SPI_TransmitReceive+0x2b6>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800da3c:	68fb      	ldr	r3, [r7, #12]
 800da3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800da40:	881a      	ldrh	r2, [r3, #0]
 800da42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800da44:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800da46:	68fb      	ldr	r3, [r7, #12]
 800da48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800da4a:	1c9a      	adds	r2, r3, #2
 800da4c:	68fb      	ldr	r3, [r7, #12]
 800da4e:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800da50:	68fb      	ldr	r3, [r7, #12]
 800da52:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800da56:	b29b      	uxth	r3, r3
 800da58:	3b01      	subs	r3, #1
 800da5a:	b29a      	uxth	r2, r3
 800da5c:	68fb      	ldr	r3, [r7, #12]
 800da5e:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800da68:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Check RXWNE/FRLVL flag */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	695b      	ldr	r3, [r3, #20]
 800da70:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800da74:	2b00      	cmp	r3, #0
 800da76:	d03a      	beq.n	800daee <HAL_SPI_TransmitReceive+0x33a>
 800da78:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800da7a:	2b00      	cmp	r3, #0
 800da7c:	d037      	beq.n	800daee <HAL_SPI_TransmitReceive+0x33a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	695b      	ldr	r3, [r3, #20]
 800da84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800da88:	2b00      	cmp	r3, #0
 800da8a:	d018      	beq.n	800dabe <HAL_SPI_TransmitReceive+0x30a>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800da8c:	68fb      	ldr	r3, [r7, #12]
 800da8e:	681a      	ldr	r2, [r3, #0]
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800da94:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800da96:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800da9c:	1d1a      	adds	r2, r3, #4
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800daa8:	b29b      	uxth	r3, r3
 800daaa:	3b02      	subs	r3, #2
 800daac:	b29a      	uxth	r2, r3
 800daae:	68fb      	ldr	r3, [r7, #12]
 800dab0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800daba:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800dabc:	e017      	b.n	800daee <HAL_SPI_TransmitReceive+0x33a>
        }
        else
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dac2:	6a3a      	ldr	r2, [r7, #32]
 800dac4:	8812      	ldrh	r2, [r2, #0]
 800dac6:	b292      	uxth	r2, r2
 800dac8:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dace:	1c9a      	adds	r2, r3, #2
 800dad0:	68fb      	ldr	r3, [r7, #12]
 800dad2:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dada:	b29b      	uxth	r3, r3
 800dadc:	3b01      	subs	r3, #1
 800dade:	b29a      	uxth	r2, r3
 800dae0:	68fb      	ldr	r3, [r7, #12]
 800dae2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800daec:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800daee:	f7f7 fa85 	bl	8004ffc <HAL_GetTick>
 800daf2:	4602      	mov	r2, r0
 800daf4:	69fb      	ldr	r3, [r7, #28]
 800daf6:	1ad3      	subs	r3, r2, r3
 800daf8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dafa:	429a      	cmp	r2, r3
 800dafc:	d803      	bhi.n	800db06 <HAL_SPI_TransmitReceive+0x352>
 800dafe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db04:	d102      	bne.n	800db0c <HAL_SPI_TransmitReceive+0x358>
 800db06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d117      	bne.n	800db3c <HAL_SPI_TransmitReceive+0x388>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800db0c:	68f8      	ldr	r0, [r7, #12]
 800db0e:	f000 f93d 	bl	800dd8c <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	2200      	movs	r2, #0
 800db16:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800db20:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800db24:	68fb      	ldr	r3, [r7, #12]
 800db26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800db2a:	68fb      	ldr	r3, [r7, #12]
 800db2c:	2201      	movs	r2, #1
 800db2e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800db32:	2301      	movs	r3, #1
 800db34:	e126      	b.n	800dd84 <HAL_SPI_TransmitReceive+0x5d0>
 800db36:	bf00      	nop
 800db38:	ffff0000 	.word	0xffff0000
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800db3c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800db3e:	2b00      	cmp	r3, #0
 800db40:	f47f af52 	bne.w	800d9e8 <HAL_SPI_TransmitReceive+0x234>
 800db44:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800db46:	2b00      	cmp	r3, #0
 800db48:	f47f af4e 	bne.w	800d9e8 <HAL_SPI_TransmitReceive+0x234>
 800db4c:	e0f3      	b.n	800dd36 <HAL_SPI_TransmitReceive+0x582>
  else
  {
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
    {
      /* check TXP flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP)) && (initial_TxXferCount > 0UL))
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	695b      	ldr	r3, [r3, #20]
 800db54:	f003 0302 	and.w	r3, r3, #2
 800db58:	2b02      	cmp	r3, #2
 800db5a:	d15a      	bne.n	800dc12 <HAL_SPI_TransmitReceive+0x45e>
 800db5c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d057      	beq.n	800dc12 <HAL_SPI_TransmitReceive+0x45e>
      {
        if ((initial_TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 800db62:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800db64:	2b03      	cmp	r3, #3
 800db66:	d91c      	bls.n	800dba2 <HAL_SPI_TransmitReceive+0x3ee>
 800db68:	68fb      	ldr	r3, [r7, #12]
 800db6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800db6c:	2b40      	cmp	r3, #64	; 0x40
 800db6e:	d918      	bls.n	800dba2 <HAL_SPI_TransmitReceive+0x3ee>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((uint32_t *)hspi->pTxBuffPtr);
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800db74:	68fb      	ldr	r3, [r7, #12]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	6812      	ldr	r2, [r2, #0]
 800db7a:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800db80:	1d1a      	adds	r2, r3, #4
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 800db86:	68fb      	ldr	r3, [r7, #12]
 800db88:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800db8c:	b29b      	uxth	r3, r3
 800db8e:	3b04      	subs	r3, #4
 800db90:	b29a      	uxth	r2, r3
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800db9e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800dba0:	e037      	b.n	800dc12 <HAL_SPI_TransmitReceive+0x45e>
        }
        else if ((initial_TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 800dba2:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800dba4:	2b01      	cmp	r3, #1
 800dba6:	d91b      	bls.n	800dbe0 <HAL_SPI_TransmitReceive+0x42c>
 800dba8:	68fb      	ldr	r3, [r7, #12]
 800dbaa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d017      	beq.n	800dbe0 <HAL_SPI_TransmitReceive+0x42c>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((uint16_t *)hspi->pTxBuffPtr);
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dbb4:	881a      	ldrh	r2, [r3, #0]
 800dbb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbb8:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dbbe:	1c9a      	adds	r2, r3, #2
 800dbc0:	68fb      	ldr	r3, [r7, #12]
 800dbc2:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dbca:	b29b      	uxth	r3, r3
 800dbcc:	3b02      	subs	r3, #2
 800dbce:	b29a      	uxth	r2, r3
 800dbd0:	68fb      	ldr	r3, [r7, #12]
 800dbd2:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dbdc:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800dbde:	e018      	b.n	800dc12 <HAL_SPI_TransmitReceive+0x45e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((uint8_t *)hspi->pTxBuffPtr);
 800dbe0:	68fb      	ldr	r3, [r7, #12]
 800dbe2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	681b      	ldr	r3, [r3, #0]
 800dbe8:	3320      	adds	r3, #32
 800dbea:	7812      	ldrb	r2, [r2, #0]
 800dbec:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 800dbee:	68fb      	ldr	r3, [r7, #12]
 800dbf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800dbf2:	1c5a      	adds	r2, r3, #1
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	65da      	str	r2, [r3, #92]	; 0x5c
          hspi->TxXferCount--;
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dbfe:	b29b      	uxth	r3, r3
 800dc00:	3b01      	subs	r3, #1
 800dc02:	b29a      	uxth	r2, r3
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
          initial_TxXferCount = hspi->TxXferCount;
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 800dc10:	85fb      	strh	r3, [r7, #46]	; 0x2e
        }
      }

      /* Wait until RXWNE/FRLVL flag is reset */
      if (((hspi->Instance->SR & (SPI_FLAG_RXWNE | SPI_FLAG_FRLVL)) != 0UL) && (initial_RxXferCount > 0UL))
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	695b      	ldr	r3, [r3, #20]
 800dc18:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d05e      	beq.n	800dcde <HAL_SPI_TransmitReceive+0x52a>
 800dc20:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d05b      	beq.n	800dcde <HAL_SPI_TransmitReceive+0x52a>
      {
        if ((hspi->Instance->SR & SPI_FLAG_RXWNE) != 0UL)
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	695b      	ldr	r3, [r3, #20]
 800dc2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d018      	beq.n	800dc66 <HAL_SPI_TransmitReceive+0x4b2>
        {
          *((uint32_t *)hspi->pRxBuffPtr) = *((__IO uint32_t *)&hspi->Instance->RXDR);
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	681a      	ldr	r2, [r3, #0]
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dc3c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800dc3e:	601a      	str	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint32_t);
 800dc40:	68fb      	ldr	r3, [r7, #12]
 800dc42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dc44:	1d1a      	adds	r2, r3, #4
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)4UL;
 800dc4a:	68fb      	ldr	r3, [r7, #12]
 800dc4c:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dc50:	b29b      	uxth	r3, r3
 800dc52:	3b04      	subs	r3, #4
 800dc54:	b29a      	uxth	r2, r3
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dc62:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800dc64:	e03b      	b.n	800dcde <HAL_SPI_TransmitReceive+0x52a>
        }
        else if ((hspi->Instance->SR & SPI_FLAG_FRLVL) > SPI_RX_FIFO_1PACKET)
 800dc66:	68fb      	ldr	r3, [r7, #12]
 800dc68:	681b      	ldr	r3, [r3, #0]
 800dc6a:	695b      	ldr	r3, [r3, #20]
 800dc6c:	f403 43c0 	and.w	r3, r3, #24576	; 0x6000
 800dc70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800dc74:	d918      	bls.n	800dca8 <HAL_SPI_TransmitReceive+0x4f4>
        {
#if defined (__GNUC__)
          *((uint16_t *)hspi->pRxBuffPtr) = *prxdr_16bits;
 800dc76:	68fb      	ldr	r3, [r7, #12]
 800dc78:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dc7a:	6a3a      	ldr	r2, [r7, #32]
 800dc7c:	8812      	ldrh	r2, [r2, #0]
 800dc7e:	b292      	uxth	r2, r2
 800dc80:	801a      	strh	r2, [r3, #0]
#else
          *((uint16_t *)hspi->pRxBuffPtr) = *((__IO uint16_t *)&hspi->Instance->RXDR);
#endif /* __GNUC__ */
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800dc82:	68fb      	ldr	r3, [r7, #12]
 800dc84:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dc86:	1c9a      	adds	r2, r3, #2
 800dc88:	68fb      	ldr	r3, [r7, #12]
 800dc8a:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount -= (uint16_t)2UL;
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dc92:	b29b      	uxth	r3, r3
 800dc94:	3b02      	subs	r3, #2
 800dc96:	b29a      	uxth	r2, r3
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dca4:	85bb      	strh	r3, [r7, #44]	; 0x2c
 800dca6:	e01a      	b.n	800dcde <HAL_SPI_TransmitReceive+0x52a>
        }
        else
        {
          *((uint8_t *)hspi->pRxBuffPtr) = *((__IO uint8_t *)&hspi->Instance->RXDR);
 800dca8:	68fb      	ldr	r3, [r7, #12]
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800dcb0:	68fb      	ldr	r3, [r7, #12]
 800dcb2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dcb4:	7812      	ldrb	r2, [r2, #0]
 800dcb6:	b2d2      	uxtb	r2, r2
 800dcb8:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint8_t);
 800dcba:	68fb      	ldr	r3, [r7, #12]
 800dcbc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dcbe:	1c5a      	adds	r2, r3, #1
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	665a      	str	r2, [r3, #100]	; 0x64
          hspi->RxXferCount--;
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dcca:	b29b      	uxth	r3, r3
 800dccc:	3b01      	subs	r3, #1
 800dcce:	b29a      	uxth	r2, r3
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          initial_RxXferCount = hspi->RxXferCount;
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 800dcdc:	85bb      	strh	r3, [r7, #44]	; 0x2c
        }
      }

      /* Timeout management */
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dcde:	f7f7 f98d 	bl	8004ffc <HAL_GetTick>
 800dce2:	4602      	mov	r2, r0
 800dce4:	69fb      	ldr	r3, [r7, #28]
 800dce6:	1ad3      	subs	r3, r2, r3
 800dce8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800dcea:	429a      	cmp	r2, r3
 800dcec:	d803      	bhi.n	800dcf6 <HAL_SPI_TransmitReceive+0x542>
 800dcee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcf0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dcf4:	d102      	bne.n	800dcfc <HAL_SPI_TransmitReceive+0x548>
 800dcf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d114      	bne.n	800dd26 <HAL_SPI_TransmitReceive+0x572>
      {
        /* Call standard close procedure with error check */
        SPI_CloseTransfer(hspi);
 800dcfc:	68f8      	ldr	r0, [r7, #12]
 800dcfe:	f000 f845 	bl	800dd8c <SPI_CloseTransfer>

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800dd02:	68fb      	ldr	r3, [r7, #12]
 800dd04:	2200      	movs	r2, #0
 800dd06:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800dd0a:	68fb      	ldr	r3, [r7, #12]
 800dd0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dd10:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800dd14:	68fb      	ldr	r3, [r7, #12]
 800dd16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        hspi->State = HAL_SPI_STATE_READY;
 800dd1a:	68fb      	ldr	r3, [r7, #12]
 800dd1c:	2201      	movs	r2, #1
 800dd1e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
        return HAL_ERROR;
 800dd22:	2301      	movs	r3, #1
 800dd24:	e02e      	b.n	800dd84 <HAL_SPI_TransmitReceive+0x5d0>
    while ((initial_TxXferCount > 0UL) || (initial_RxXferCount > 0UL))
 800dd26:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	f47f af10 	bne.w	800db4e <HAL_SPI_TransmitReceive+0x39a>
 800dd2e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	f47f af0c 	bne.w	800db4e <HAL_SPI_TransmitReceive+0x39a>
      }
    }
  }

  /* Wait for Tx/Rx (and CRC) data to be sent/received */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, tickstart, Timeout) != HAL_OK)
 800dd36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800dd38:	9300      	str	r3, [sp, #0]
 800dd3a:	69fb      	ldr	r3, [r7, #28]
 800dd3c:	2200      	movs	r2, #0
 800dd3e:	2108      	movs	r1, #8
 800dd40:	68f8      	ldr	r0, [r7, #12]
 800dd42:	f000 f8c3 	bl	800decc <SPI_WaitOnFlagUntilTimeout>
 800dd46:	4603      	mov	r3, r0
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d007      	beq.n	800dd5c <HAL_SPI_TransmitReceive+0x5a8>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dd52:	f043 0220 	orr.w	r2, r3, #32
 800dd56:	68fb      	ldr	r3, [r7, #12]
 800dd58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 800dd5c:	68f8      	ldr	r0, [r7, #12]
 800dd5e:	f000 f815 	bl	800dd8c <SPI_CloseTransfer>

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800dd62:	68fb      	ldr	r3, [r7, #12]
 800dd64:	2200      	movs	r2, #0
 800dd66:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  hspi->State = HAL_SPI_STATE_READY;
 800dd6a:	68fb      	ldr	r3, [r7, #12]
 800dd6c:	2201      	movs	r2, #1
 800dd6e:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800dd78:	2b00      	cmp	r3, #0
 800dd7a:	d001      	beq.n	800dd80 <HAL_SPI_TransmitReceive+0x5cc>
  {
    return HAL_ERROR;
 800dd7c:	2301      	movs	r3, #1
 800dd7e:	e001      	b.n	800dd84 <HAL_SPI_TransmitReceive+0x5d0>
  }
  return errorcode;
 800dd80:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800dd84:	4618      	mov	r0, r3
 800dd86:	3730      	adds	r7, #48	; 0x30
 800dd88:	46bd      	mov	sp, r7
 800dd8a:	bd80      	pop	{r7, pc}

0800dd8c <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
*         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 800dd8c:	b480      	push	{r7}
 800dd8e:	b085      	sub	sp, #20
 800dd90:	af00      	add	r7, sp, #0
 800dd92:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800dd94:	687b      	ldr	r3, [r7, #4]
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	695b      	ldr	r3, [r3, #20]
 800dd9a:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	699a      	ldr	r2, [r3, #24]
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	f042 0208 	orr.w	r2, r2, #8
 800ddaa:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	681b      	ldr	r3, [r3, #0]
 800ddb0:	699a      	ldr	r2, [r3, #24]
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	f042 0210 	orr.w	r2, r2, #16
 800ddba:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	681a      	ldr	r2, [r3, #0]
 800ddc2:	687b      	ldr	r3, [r7, #4]
 800ddc4:	681b      	ldr	r3, [r3, #0]
 800ddc6:	f022 0201 	bic.w	r2, r2, #1
 800ddca:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | SPI_IT_FRE | SPI_IT_MODF));
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	6919      	ldr	r1, [r3, #16]
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	681a      	ldr	r2, [r3, #0]
 800ddd6:	4b3c      	ldr	r3, [pc, #240]	; (800dec8 <SPI_CloseTransfer+0x13c>)
 800ddd8:	400b      	ands	r3, r1
 800ddda:	6113      	str	r3, [r2, #16]

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	681b      	ldr	r3, [r3, #0]
 800dde0:	689a      	ldr	r2, [r3, #8]
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 800ddea:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ddec:	687b      	ldr	r3, [r7, #4]
 800ddee:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800ddf2:	b2db      	uxtb	r3, r3
 800ddf4:	2b04      	cmp	r3, #4
 800ddf6:	d014      	beq.n	800de22 <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	f003 0320 	and.w	r3, r3, #32
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d00f      	beq.n	800de22 <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800de08:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	699a      	ldr	r2, [r3, #24]
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	681b      	ldr	r3, [r3, #0]
 800de1c:	f042 0220 	orr.w	r2, r2, #32
 800de20:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800de22:	687b      	ldr	r3, [r7, #4]
 800de24:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 800de28:	b2db      	uxtb	r3, r3
 800de2a:	2b03      	cmp	r3, #3
 800de2c:	d014      	beq.n	800de58 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800de34:	2b00      	cmp	r3, #0
 800de36:	d00f      	beq.n	800de58 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800de3e:	f043 0204 	orr.w	r2, r3, #4
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800de48:	687b      	ldr	r3, [r7, #4]
 800de4a:	681b      	ldr	r3, [r3, #0]
 800de4c:	699a      	ldr	r2, [r3, #24]
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	681b      	ldr	r3, [r3, #0]
 800de52:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800de56:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d00f      	beq.n	800de82 <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800de68:	f043 0201 	orr.w	r2, r3, #1
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	699a      	ldr	r2, [r3, #24]
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800de80:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de88:	2b00      	cmp	r3, #0
 800de8a:	d00f      	beq.n	800deac <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800de92:	f043 0208 	orr.w	r2, r3, #8
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	681b      	ldr	r3, [r3, #0]
 800dea0:	699a      	ldr	r2, [r3, #24]
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800deaa:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	2200      	movs	r2, #0
 800deb0:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800deb4:	687b      	ldr	r3, [r7, #4]
 800deb6:	2200      	movs	r2, #0
 800deb8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
}
 800debc:	bf00      	nop
 800debe:	3714      	adds	r7, #20
 800dec0:	46bd      	mov	sp, r7
 800dec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dec6:	4770      	bx	lr
 800dec8:	fffffc90 	.word	0xfffffc90

0800decc <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Tickstart, uint32_t Timeout)
{
 800decc:	b580      	push	{r7, lr}
 800dece:	b084      	sub	sp, #16
 800ded0:	af00      	add	r7, sp, #0
 800ded2:	60f8      	str	r0, [r7, #12]
 800ded4:	60b9      	str	r1, [r7, #8]
 800ded6:	603b      	str	r3, [r7, #0]
 800ded8:	4613      	mov	r3, r2
 800deda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800dedc:	e010      	b.n	800df00 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dede:	f7f7 f88d 	bl	8004ffc <HAL_GetTick>
 800dee2:	4602      	mov	r2, r0
 800dee4:	683b      	ldr	r3, [r7, #0]
 800dee6:	1ad3      	subs	r3, r2, r3
 800dee8:	69ba      	ldr	r2, [r7, #24]
 800deea:	429a      	cmp	r2, r3
 800deec:	d803      	bhi.n	800def6 <SPI_WaitOnFlagUntilTimeout+0x2a>
 800deee:	69bb      	ldr	r3, [r7, #24]
 800def0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800def4:	d102      	bne.n	800defc <SPI_WaitOnFlagUntilTimeout+0x30>
 800def6:	69bb      	ldr	r3, [r7, #24]
 800def8:	2b00      	cmp	r3, #0
 800defa:	d101      	bne.n	800df00 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 800defc:	2303      	movs	r3, #3
 800defe:	e00f      	b.n	800df20 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	695a      	ldr	r2, [r3, #20]
 800df06:	68bb      	ldr	r3, [r7, #8]
 800df08:	4013      	ands	r3, r2
 800df0a:	68ba      	ldr	r2, [r7, #8]
 800df0c:	429a      	cmp	r2, r3
 800df0e:	bf0c      	ite	eq
 800df10:	2301      	moveq	r3, #1
 800df12:	2300      	movne	r3, #0
 800df14:	b2db      	uxtb	r3, r3
 800df16:	461a      	mov	r2, r3
 800df18:	79fb      	ldrb	r3, [r7, #7]
 800df1a:	429a      	cmp	r2, r3
 800df1c:	d0df      	beq.n	800dede <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 800df1e:	2300      	movs	r3, #0
}
 800df20:	4618      	mov	r0, r3
 800df22:	3710      	adds	r7, #16
 800df24:	46bd      	mov	sp, r7
 800df26:	bd80      	pop	{r7, pc}

0800df28 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(SPI_HandleTypeDef *hspi)
{
 800df28:	b480      	push	{r7}
 800df2a:	b085      	sub	sp, #20
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 800df30:	687b      	ldr	r3, [r7, #4]
 800df32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800df34:	095b      	lsrs	r3, r3, #5
 800df36:	3301      	adds	r3, #1
 800df38:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	68db      	ldr	r3, [r3, #12]
 800df3e:	3301      	adds	r3, #1
 800df40:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 800df42:	68bb      	ldr	r3, [r7, #8]
 800df44:	3307      	adds	r3, #7
 800df46:	08db      	lsrs	r3, r3, #3
 800df48:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 800df4a:	68bb      	ldr	r3, [r7, #8]
 800df4c:	68fa      	ldr	r2, [r7, #12]
 800df4e:	fb02 f303 	mul.w	r3, r2, r3
}
 800df52:	4618      	mov	r0, r3
 800df54:	3714      	adds	r7, #20
 800df56:	46bd      	mov	sp, r7
 800df58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5c:	4770      	bx	lr

0800df5e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800df5e:	b580      	push	{r7, lr}
 800df60:	b082      	sub	sp, #8
 800df62:	af00      	add	r7, sp, #0
 800df64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d101      	bne.n	800df70 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800df6c:	2301      	movs	r3, #1
 800df6e:	e049      	b.n	800e004 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800df76:	b2db      	uxtb	r3, r3
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d106      	bne.n	800df8a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800df7c:	687b      	ldr	r3, [r7, #4]
 800df7e:	2200      	movs	r2, #0
 800df80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800df84:	6878      	ldr	r0, [r7, #4]
 800df86:	f7f5 fe4b 	bl	8003c20 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	2202      	movs	r2, #2
 800df8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	681a      	ldr	r2, [r3, #0]
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	3304      	adds	r3, #4
 800df9a:	4619      	mov	r1, r3
 800df9c:	4610      	mov	r0, r2
 800df9e:	f000 fda1 	bl	800eae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	2201      	movs	r2, #1
 800dfa6:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	2201      	movs	r2, #1
 800dfae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	2201      	movs	r2, #1
 800dfb6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	2201      	movs	r2, #1
 800dfbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	2201      	movs	r2, #1
 800dfc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	2201      	movs	r2, #1
 800dfce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	2201      	movs	r2, #1
 800dfd6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	2201      	movs	r2, #1
 800dfde:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	2201      	movs	r2, #1
 800dfe6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	2201      	movs	r2, #1
 800dfee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	2201      	movs	r2, #1
 800dff6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	2201      	movs	r2, #1
 800dffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e002:	2300      	movs	r3, #0
}
 800e004:	4618      	mov	r0, r3
 800e006:	3708      	adds	r7, #8
 800e008:	46bd      	mov	sp, r7
 800e00a:	bd80      	pop	{r7, pc}

0800e00c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e00c:	b480      	push	{r7}
 800e00e:	b085      	sub	sp, #20
 800e010:	af00      	add	r7, sp, #0
 800e012:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e01a:	b2db      	uxtb	r3, r3
 800e01c:	2b01      	cmp	r3, #1
 800e01e:	d001      	beq.n	800e024 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e020:	2301      	movs	r3, #1
 800e022:	e04f      	b.n	800e0c4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	2202      	movs	r2, #2
 800e028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e02c:	687b      	ldr	r3, [r7, #4]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	68da      	ldr	r2, [r3, #12]
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	681b      	ldr	r3, [r3, #0]
 800e036:	f042 0201 	orr.w	r2, r2, #1
 800e03a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e03c:	687b      	ldr	r3, [r7, #4]
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	4a23      	ldr	r2, [pc, #140]	; (800e0d0 <HAL_TIM_Base_Start_IT+0xc4>)
 800e042:	4293      	cmp	r3, r2
 800e044:	d01d      	beq.n	800e082 <HAL_TIM_Base_Start_IT+0x76>
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	681b      	ldr	r3, [r3, #0]
 800e04a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e04e:	d018      	beq.n	800e082 <HAL_TIM_Base_Start_IT+0x76>
 800e050:	687b      	ldr	r3, [r7, #4]
 800e052:	681b      	ldr	r3, [r3, #0]
 800e054:	4a1f      	ldr	r2, [pc, #124]	; (800e0d4 <HAL_TIM_Base_Start_IT+0xc8>)
 800e056:	4293      	cmp	r3, r2
 800e058:	d013      	beq.n	800e082 <HAL_TIM_Base_Start_IT+0x76>
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	681b      	ldr	r3, [r3, #0]
 800e05e:	4a1e      	ldr	r2, [pc, #120]	; (800e0d8 <HAL_TIM_Base_Start_IT+0xcc>)
 800e060:	4293      	cmp	r3, r2
 800e062:	d00e      	beq.n	800e082 <HAL_TIM_Base_Start_IT+0x76>
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	681b      	ldr	r3, [r3, #0]
 800e068:	4a1c      	ldr	r2, [pc, #112]	; (800e0dc <HAL_TIM_Base_Start_IT+0xd0>)
 800e06a:	4293      	cmp	r3, r2
 800e06c:	d009      	beq.n	800e082 <HAL_TIM_Base_Start_IT+0x76>
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	4a1b      	ldr	r2, [pc, #108]	; (800e0e0 <HAL_TIM_Base_Start_IT+0xd4>)
 800e074:	4293      	cmp	r3, r2
 800e076:	d004      	beq.n	800e082 <HAL_TIM_Base_Start_IT+0x76>
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	681b      	ldr	r3, [r3, #0]
 800e07c:	4a19      	ldr	r2, [pc, #100]	; (800e0e4 <HAL_TIM_Base_Start_IT+0xd8>)
 800e07e:	4293      	cmp	r3, r2
 800e080:	d115      	bne.n	800e0ae <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	681b      	ldr	r3, [r3, #0]
 800e086:	689a      	ldr	r2, [r3, #8]
 800e088:	4b17      	ldr	r3, [pc, #92]	; (800e0e8 <HAL_TIM_Base_Start_IT+0xdc>)
 800e08a:	4013      	ands	r3, r2
 800e08c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	2b06      	cmp	r3, #6
 800e092:	d015      	beq.n	800e0c0 <HAL_TIM_Base_Start_IT+0xb4>
 800e094:	68fb      	ldr	r3, [r7, #12]
 800e096:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e09a:	d011      	beq.n	800e0c0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800e09c:	687b      	ldr	r3, [r7, #4]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	681a      	ldr	r2, [r3, #0]
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	f042 0201 	orr.w	r2, r2, #1
 800e0aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e0ac:	e008      	b.n	800e0c0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	681a      	ldr	r2, [r3, #0]
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	f042 0201 	orr.w	r2, r2, #1
 800e0bc:	601a      	str	r2, [r3, #0]
 800e0be:	e000      	b.n	800e0c2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e0c0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e0c2:	2300      	movs	r3, #0
}
 800e0c4:	4618      	mov	r0, r3
 800e0c6:	3714      	adds	r7, #20
 800e0c8:	46bd      	mov	sp, r7
 800e0ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ce:	4770      	bx	lr
 800e0d0:	40010000 	.word	0x40010000
 800e0d4:	40000400 	.word	0x40000400
 800e0d8:	40000800 	.word	0x40000800
 800e0dc:	40000c00 	.word	0x40000c00
 800e0e0:	40010400 	.word	0x40010400
 800e0e4:	40001800 	.word	0x40001800
 800e0e8:	00010007 	.word	0x00010007

0800e0ec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b082      	sub	sp, #8
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d101      	bne.n	800e0fe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e0fa:	2301      	movs	r3, #1
 800e0fc:	e049      	b.n	800e192 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800e104:	b2db      	uxtb	r3, r3
 800e106:	2b00      	cmp	r3, #0
 800e108:	d106      	bne.n	800e118 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	2200      	movs	r2, #0
 800e10e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e112:	6878      	ldr	r0, [r7, #4]
 800e114:	f000 f841 	bl	800e19a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	2202      	movs	r2, #2
 800e11c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	681a      	ldr	r2, [r3, #0]
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	3304      	adds	r3, #4
 800e128:	4619      	mov	r1, r3
 800e12a:	4610      	mov	r0, r2
 800e12c:	f000 fcda 	bl	800eae4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	2201      	movs	r2, #1
 800e134:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e138:	687b      	ldr	r3, [r7, #4]
 800e13a:	2201      	movs	r2, #1
 800e13c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	2201      	movs	r2, #1
 800e144:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	2201      	movs	r2, #1
 800e14c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	2201      	movs	r2, #1
 800e154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	2201      	movs	r2, #1
 800e15c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	2201      	movs	r2, #1
 800e164:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e168:	687b      	ldr	r3, [r7, #4]
 800e16a:	2201      	movs	r2, #1
 800e16c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	2201      	movs	r2, #1
 800e174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	2201      	movs	r2, #1
 800e17c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	2201      	movs	r2, #1
 800e184:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	2201      	movs	r2, #1
 800e18c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800e190:	2300      	movs	r3, #0
}
 800e192:	4618      	mov	r0, r3
 800e194:	3708      	adds	r7, #8
 800e196:	46bd      	mov	sp, r7
 800e198:	bd80      	pop	{r7, pc}

0800e19a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800e19a:	b480      	push	{r7}
 800e19c:	b083      	sub	sp, #12
 800e19e:	af00      	add	r7, sp, #0
 800e1a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800e1a2:	bf00      	nop
 800e1a4:	370c      	adds	r7, #12
 800e1a6:	46bd      	mov	sp, r7
 800e1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1ac:	4770      	bx	lr
	...

0800e1b0 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b084      	sub	sp, #16
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	6078      	str	r0, [r7, #4]
 800e1b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e1ba:	683b      	ldr	r3, [r7, #0]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d109      	bne.n	800e1d4 <HAL_TIM_PWM_Start_IT+0x24>
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800e1c6:	b2db      	uxtb	r3, r3
 800e1c8:	2b01      	cmp	r3, #1
 800e1ca:	bf14      	ite	ne
 800e1cc:	2301      	movne	r3, #1
 800e1ce:	2300      	moveq	r3, #0
 800e1d0:	b2db      	uxtb	r3, r3
 800e1d2:	e03c      	b.n	800e24e <HAL_TIM_PWM_Start_IT+0x9e>
 800e1d4:	683b      	ldr	r3, [r7, #0]
 800e1d6:	2b04      	cmp	r3, #4
 800e1d8:	d109      	bne.n	800e1ee <HAL_TIM_PWM_Start_IT+0x3e>
 800e1da:	687b      	ldr	r3, [r7, #4]
 800e1dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800e1e0:	b2db      	uxtb	r3, r3
 800e1e2:	2b01      	cmp	r3, #1
 800e1e4:	bf14      	ite	ne
 800e1e6:	2301      	movne	r3, #1
 800e1e8:	2300      	moveq	r3, #0
 800e1ea:	b2db      	uxtb	r3, r3
 800e1ec:	e02f      	b.n	800e24e <HAL_TIM_PWM_Start_IT+0x9e>
 800e1ee:	683b      	ldr	r3, [r7, #0]
 800e1f0:	2b08      	cmp	r3, #8
 800e1f2:	d109      	bne.n	800e208 <HAL_TIM_PWM_Start_IT+0x58>
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800e1fa:	b2db      	uxtb	r3, r3
 800e1fc:	2b01      	cmp	r3, #1
 800e1fe:	bf14      	ite	ne
 800e200:	2301      	movne	r3, #1
 800e202:	2300      	moveq	r3, #0
 800e204:	b2db      	uxtb	r3, r3
 800e206:	e022      	b.n	800e24e <HAL_TIM_PWM_Start_IT+0x9e>
 800e208:	683b      	ldr	r3, [r7, #0]
 800e20a:	2b0c      	cmp	r3, #12
 800e20c:	d109      	bne.n	800e222 <HAL_TIM_PWM_Start_IT+0x72>
 800e20e:	687b      	ldr	r3, [r7, #4]
 800e210:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800e214:	b2db      	uxtb	r3, r3
 800e216:	2b01      	cmp	r3, #1
 800e218:	bf14      	ite	ne
 800e21a:	2301      	movne	r3, #1
 800e21c:	2300      	moveq	r3, #0
 800e21e:	b2db      	uxtb	r3, r3
 800e220:	e015      	b.n	800e24e <HAL_TIM_PWM_Start_IT+0x9e>
 800e222:	683b      	ldr	r3, [r7, #0]
 800e224:	2b10      	cmp	r3, #16
 800e226:	d109      	bne.n	800e23c <HAL_TIM_PWM_Start_IT+0x8c>
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800e22e:	b2db      	uxtb	r3, r3
 800e230:	2b01      	cmp	r3, #1
 800e232:	bf14      	ite	ne
 800e234:	2301      	movne	r3, #1
 800e236:	2300      	moveq	r3, #0
 800e238:	b2db      	uxtb	r3, r3
 800e23a:	e008      	b.n	800e24e <HAL_TIM_PWM_Start_IT+0x9e>
 800e23c:	687b      	ldr	r3, [r7, #4]
 800e23e:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800e242:	b2db      	uxtb	r3, r3
 800e244:	2b01      	cmp	r3, #1
 800e246:	bf14      	ite	ne
 800e248:	2301      	movne	r3, #1
 800e24a:	2300      	moveq	r3, #0
 800e24c:	b2db      	uxtb	r3, r3
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d001      	beq.n	800e256 <HAL_TIM_PWM_Start_IT+0xa6>
  {
    return HAL_ERROR;
 800e252:	2301      	movs	r3, #1
 800e254:	e0e2      	b.n	800e41c <HAL_TIM_PWM_Start_IT+0x26c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e256:	683b      	ldr	r3, [r7, #0]
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d104      	bne.n	800e266 <HAL_TIM_PWM_Start_IT+0xb6>
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	2202      	movs	r2, #2
 800e260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800e264:	e023      	b.n	800e2ae <HAL_TIM_PWM_Start_IT+0xfe>
 800e266:	683b      	ldr	r3, [r7, #0]
 800e268:	2b04      	cmp	r3, #4
 800e26a:	d104      	bne.n	800e276 <HAL_TIM_PWM_Start_IT+0xc6>
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	2202      	movs	r2, #2
 800e270:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800e274:	e01b      	b.n	800e2ae <HAL_TIM_PWM_Start_IT+0xfe>
 800e276:	683b      	ldr	r3, [r7, #0]
 800e278:	2b08      	cmp	r3, #8
 800e27a:	d104      	bne.n	800e286 <HAL_TIM_PWM_Start_IT+0xd6>
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	2202      	movs	r2, #2
 800e280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800e284:	e013      	b.n	800e2ae <HAL_TIM_PWM_Start_IT+0xfe>
 800e286:	683b      	ldr	r3, [r7, #0]
 800e288:	2b0c      	cmp	r3, #12
 800e28a:	d104      	bne.n	800e296 <HAL_TIM_PWM_Start_IT+0xe6>
 800e28c:	687b      	ldr	r3, [r7, #4]
 800e28e:	2202      	movs	r2, #2
 800e290:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800e294:	e00b      	b.n	800e2ae <HAL_TIM_PWM_Start_IT+0xfe>
 800e296:	683b      	ldr	r3, [r7, #0]
 800e298:	2b10      	cmp	r3, #16
 800e29a:	d104      	bne.n	800e2a6 <HAL_TIM_PWM_Start_IT+0xf6>
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	2202      	movs	r2, #2
 800e2a0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800e2a4:	e003      	b.n	800e2ae <HAL_TIM_PWM_Start_IT+0xfe>
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	2202      	movs	r2, #2
 800e2aa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800e2ae:	683b      	ldr	r3, [r7, #0]
 800e2b0:	2b0c      	cmp	r3, #12
 800e2b2:	d841      	bhi.n	800e338 <HAL_TIM_PWM_Start_IT+0x188>
 800e2b4:	a201      	add	r2, pc, #4	; (adr r2, 800e2bc <HAL_TIM_PWM_Start_IT+0x10c>)
 800e2b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e2ba:	bf00      	nop
 800e2bc:	0800e2f1 	.word	0x0800e2f1
 800e2c0:	0800e339 	.word	0x0800e339
 800e2c4:	0800e339 	.word	0x0800e339
 800e2c8:	0800e339 	.word	0x0800e339
 800e2cc:	0800e303 	.word	0x0800e303
 800e2d0:	0800e339 	.word	0x0800e339
 800e2d4:	0800e339 	.word	0x0800e339
 800e2d8:	0800e339 	.word	0x0800e339
 800e2dc:	0800e315 	.word	0x0800e315
 800e2e0:	0800e339 	.word	0x0800e339
 800e2e4:	0800e339 	.word	0x0800e339
 800e2e8:	0800e339 	.word	0x0800e339
 800e2ec:	0800e327 	.word	0x0800e327
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	68da      	ldr	r2, [r3, #12]
 800e2f6:	687b      	ldr	r3, [r7, #4]
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	f042 0202 	orr.w	r2, r2, #2
 800e2fe:	60da      	str	r2, [r3, #12]
      break;
 800e300:	e01b      	b.n	800e33a <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	68da      	ldr	r2, [r3, #12]
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	f042 0204 	orr.w	r2, r2, #4
 800e310:	60da      	str	r2, [r3, #12]
      break;
 800e312:	e012      	b.n	800e33a <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	68da      	ldr	r2, [r3, #12]
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	f042 0208 	orr.w	r2, r2, #8
 800e322:	60da      	str	r2, [r3, #12]
      break;
 800e324:	e009      	b.n	800e33a <HAL_TIM_PWM_Start_IT+0x18a>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	681b      	ldr	r3, [r3, #0]
 800e32a:	68da      	ldr	r2, [r3, #12]
 800e32c:	687b      	ldr	r3, [r7, #4]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	f042 0210 	orr.w	r2, r2, #16
 800e334:	60da      	str	r2, [r3, #12]
      break;
 800e336:	e000      	b.n	800e33a <HAL_TIM_PWM_Start_IT+0x18a>
    }

    default:
      break;
 800e338:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	681b      	ldr	r3, [r3, #0]
 800e33e:	2201      	movs	r2, #1
 800e340:	6839      	ldr	r1, [r7, #0]
 800e342:	4618      	mov	r0, r3
 800e344:	f000 ffd4 	bl	800f2f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	681b      	ldr	r3, [r3, #0]
 800e34c:	4a35      	ldr	r2, [pc, #212]	; (800e424 <HAL_TIM_PWM_Start_IT+0x274>)
 800e34e:	4293      	cmp	r3, r2
 800e350:	d013      	beq.n	800e37a <HAL_TIM_PWM_Start_IT+0x1ca>
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	4a34      	ldr	r2, [pc, #208]	; (800e428 <HAL_TIM_PWM_Start_IT+0x278>)
 800e358:	4293      	cmp	r3, r2
 800e35a:	d00e      	beq.n	800e37a <HAL_TIM_PWM_Start_IT+0x1ca>
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	681b      	ldr	r3, [r3, #0]
 800e360:	4a32      	ldr	r2, [pc, #200]	; (800e42c <HAL_TIM_PWM_Start_IT+0x27c>)
 800e362:	4293      	cmp	r3, r2
 800e364:	d009      	beq.n	800e37a <HAL_TIM_PWM_Start_IT+0x1ca>
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	4a31      	ldr	r2, [pc, #196]	; (800e430 <HAL_TIM_PWM_Start_IT+0x280>)
 800e36c:	4293      	cmp	r3, r2
 800e36e:	d004      	beq.n	800e37a <HAL_TIM_PWM_Start_IT+0x1ca>
 800e370:	687b      	ldr	r3, [r7, #4]
 800e372:	681b      	ldr	r3, [r3, #0]
 800e374:	4a2f      	ldr	r2, [pc, #188]	; (800e434 <HAL_TIM_PWM_Start_IT+0x284>)
 800e376:	4293      	cmp	r3, r2
 800e378:	d101      	bne.n	800e37e <HAL_TIM_PWM_Start_IT+0x1ce>
 800e37a:	2301      	movs	r3, #1
 800e37c:	e000      	b.n	800e380 <HAL_TIM_PWM_Start_IT+0x1d0>
 800e37e:	2300      	movs	r3, #0
 800e380:	2b00      	cmp	r3, #0
 800e382:	d007      	beq.n	800e394 <HAL_TIM_PWM_Start_IT+0x1e4>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	681b      	ldr	r3, [r3, #0]
 800e388:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e38a:	687b      	ldr	r3, [r7, #4]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800e392:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	681b      	ldr	r3, [r3, #0]
 800e398:	4a22      	ldr	r2, [pc, #136]	; (800e424 <HAL_TIM_PWM_Start_IT+0x274>)
 800e39a:	4293      	cmp	r3, r2
 800e39c:	d01d      	beq.n	800e3da <HAL_TIM_PWM_Start_IT+0x22a>
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	681b      	ldr	r3, [r3, #0]
 800e3a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e3a6:	d018      	beq.n	800e3da <HAL_TIM_PWM_Start_IT+0x22a>
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	4a22      	ldr	r2, [pc, #136]	; (800e438 <HAL_TIM_PWM_Start_IT+0x288>)
 800e3ae:	4293      	cmp	r3, r2
 800e3b0:	d013      	beq.n	800e3da <HAL_TIM_PWM_Start_IT+0x22a>
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	4a21      	ldr	r2, [pc, #132]	; (800e43c <HAL_TIM_PWM_Start_IT+0x28c>)
 800e3b8:	4293      	cmp	r3, r2
 800e3ba:	d00e      	beq.n	800e3da <HAL_TIM_PWM_Start_IT+0x22a>
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	681b      	ldr	r3, [r3, #0]
 800e3c0:	4a1f      	ldr	r2, [pc, #124]	; (800e440 <HAL_TIM_PWM_Start_IT+0x290>)
 800e3c2:	4293      	cmp	r3, r2
 800e3c4:	d009      	beq.n	800e3da <HAL_TIM_PWM_Start_IT+0x22a>
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	681b      	ldr	r3, [r3, #0]
 800e3ca:	4a17      	ldr	r2, [pc, #92]	; (800e428 <HAL_TIM_PWM_Start_IT+0x278>)
 800e3cc:	4293      	cmp	r3, r2
 800e3ce:	d004      	beq.n	800e3da <HAL_TIM_PWM_Start_IT+0x22a>
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	681b      	ldr	r3, [r3, #0]
 800e3d4:	4a1b      	ldr	r2, [pc, #108]	; (800e444 <HAL_TIM_PWM_Start_IT+0x294>)
 800e3d6:	4293      	cmp	r3, r2
 800e3d8:	d115      	bne.n	800e406 <HAL_TIM_PWM_Start_IT+0x256>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	681b      	ldr	r3, [r3, #0]
 800e3de:	689a      	ldr	r2, [r3, #8]
 800e3e0:	4b19      	ldr	r3, [pc, #100]	; (800e448 <HAL_TIM_PWM_Start_IT+0x298>)
 800e3e2:	4013      	ands	r3, r2
 800e3e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e3e6:	68fb      	ldr	r3, [r7, #12]
 800e3e8:	2b06      	cmp	r3, #6
 800e3ea:	d015      	beq.n	800e418 <HAL_TIM_PWM_Start_IT+0x268>
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e3f2:	d011      	beq.n	800e418 <HAL_TIM_PWM_Start_IT+0x268>
    {
      __HAL_TIM_ENABLE(htim);
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	681a      	ldr	r2, [r3, #0]
 800e3fa:	687b      	ldr	r3, [r7, #4]
 800e3fc:	681b      	ldr	r3, [r3, #0]
 800e3fe:	f042 0201 	orr.w	r2, r2, #1
 800e402:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e404:	e008      	b.n	800e418 <HAL_TIM_PWM_Start_IT+0x268>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	681a      	ldr	r2, [r3, #0]
 800e40c:	687b      	ldr	r3, [r7, #4]
 800e40e:	681b      	ldr	r3, [r3, #0]
 800e410:	f042 0201 	orr.w	r2, r2, #1
 800e414:	601a      	str	r2, [r3, #0]
 800e416:	e000      	b.n	800e41a <HAL_TIM_PWM_Start_IT+0x26a>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e418:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800e41a:	2300      	movs	r3, #0
}
 800e41c:	4618      	mov	r0, r3
 800e41e:	3710      	adds	r7, #16
 800e420:	46bd      	mov	sp, r7
 800e422:	bd80      	pop	{r7, pc}
 800e424:	40010000 	.word	0x40010000
 800e428:	40010400 	.word	0x40010400
 800e42c:	40014000 	.word	0x40014000
 800e430:	40014400 	.word	0x40014400
 800e434:	40014800 	.word	0x40014800
 800e438:	40000400 	.word	0x40000400
 800e43c:	40000800 	.word	0x40000800
 800e440:	40000c00 	.word	0x40000c00
 800e444:	40001800 	.word	0x40001800
 800e448:	00010007 	.word	0x00010007

0800e44c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e44c:	b580      	push	{r7, lr}
 800e44e:	b082      	sub	sp, #8
 800e450:	af00      	add	r7, sp, #0
 800e452:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800e454:	687b      	ldr	r3, [r7, #4]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	691b      	ldr	r3, [r3, #16]
 800e45a:	f003 0302 	and.w	r3, r3, #2
 800e45e:	2b02      	cmp	r3, #2
 800e460:	d122      	bne.n	800e4a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	681b      	ldr	r3, [r3, #0]
 800e466:	68db      	ldr	r3, [r3, #12]
 800e468:	f003 0302 	and.w	r3, r3, #2
 800e46c:	2b02      	cmp	r3, #2
 800e46e:	d11b      	bne.n	800e4a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	f06f 0202 	mvn.w	r2, #2
 800e478:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	2201      	movs	r2, #1
 800e47e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	699b      	ldr	r3, [r3, #24]
 800e486:	f003 0303 	and.w	r3, r3, #3
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	d003      	beq.n	800e496 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e48e:	6878      	ldr	r0, [r7, #4]
 800e490:	f000 fb0a 	bl	800eaa8 <HAL_TIM_IC_CaptureCallback>
 800e494:	e005      	b.n	800e4a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e496:	6878      	ldr	r0, [r7, #4]
 800e498:	f000 fafc 	bl	800ea94 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e49c:	6878      	ldr	r0, [r7, #4]
 800e49e:	f000 fb0d 	bl	800eabc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	2200      	movs	r2, #0
 800e4a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800e4a8:	687b      	ldr	r3, [r7, #4]
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	691b      	ldr	r3, [r3, #16]
 800e4ae:	f003 0304 	and.w	r3, r3, #4
 800e4b2:	2b04      	cmp	r3, #4
 800e4b4:	d122      	bne.n	800e4fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	681b      	ldr	r3, [r3, #0]
 800e4ba:	68db      	ldr	r3, [r3, #12]
 800e4bc:	f003 0304 	and.w	r3, r3, #4
 800e4c0:	2b04      	cmp	r3, #4
 800e4c2:	d11b      	bne.n	800e4fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	681b      	ldr	r3, [r3, #0]
 800e4c8:	f06f 0204 	mvn.w	r2, #4
 800e4cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e4ce:	687b      	ldr	r3, [r7, #4]
 800e4d0:	2202      	movs	r2, #2
 800e4d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	699b      	ldr	r3, [r3, #24]
 800e4da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d003      	beq.n	800e4ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e4e2:	6878      	ldr	r0, [r7, #4]
 800e4e4:	f000 fae0 	bl	800eaa8 <HAL_TIM_IC_CaptureCallback>
 800e4e8:	e005      	b.n	800e4f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e4ea:	6878      	ldr	r0, [r7, #4]
 800e4ec:	f000 fad2 	bl	800ea94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e4f0:	6878      	ldr	r0, [r7, #4]
 800e4f2:	f000 fae3 	bl	800eabc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	2200      	movs	r2, #0
 800e4fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800e4fc:	687b      	ldr	r3, [r7, #4]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	691b      	ldr	r3, [r3, #16]
 800e502:	f003 0308 	and.w	r3, r3, #8
 800e506:	2b08      	cmp	r3, #8
 800e508:	d122      	bne.n	800e550 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	68db      	ldr	r3, [r3, #12]
 800e510:	f003 0308 	and.w	r3, r3, #8
 800e514:	2b08      	cmp	r3, #8
 800e516:	d11b      	bne.n	800e550 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	f06f 0208 	mvn.w	r2, #8
 800e520:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	2204      	movs	r2, #4
 800e526:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	69db      	ldr	r3, [r3, #28]
 800e52e:	f003 0303 	and.w	r3, r3, #3
 800e532:	2b00      	cmp	r3, #0
 800e534:	d003      	beq.n	800e53e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e536:	6878      	ldr	r0, [r7, #4]
 800e538:	f000 fab6 	bl	800eaa8 <HAL_TIM_IC_CaptureCallback>
 800e53c:	e005      	b.n	800e54a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e53e:	6878      	ldr	r0, [r7, #4]
 800e540:	f000 faa8 	bl	800ea94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e544:	6878      	ldr	r0, [r7, #4]
 800e546:	f000 fab9 	bl	800eabc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	2200      	movs	r2, #0
 800e54e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800e550:	687b      	ldr	r3, [r7, #4]
 800e552:	681b      	ldr	r3, [r3, #0]
 800e554:	691b      	ldr	r3, [r3, #16]
 800e556:	f003 0310 	and.w	r3, r3, #16
 800e55a:	2b10      	cmp	r3, #16
 800e55c:	d122      	bne.n	800e5a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800e55e:	687b      	ldr	r3, [r7, #4]
 800e560:	681b      	ldr	r3, [r3, #0]
 800e562:	68db      	ldr	r3, [r3, #12]
 800e564:	f003 0310 	and.w	r3, r3, #16
 800e568:	2b10      	cmp	r3, #16
 800e56a:	d11b      	bne.n	800e5a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	f06f 0210 	mvn.w	r2, #16
 800e574:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	2208      	movs	r2, #8
 800e57a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	69db      	ldr	r3, [r3, #28]
 800e582:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e586:	2b00      	cmp	r3, #0
 800e588:	d003      	beq.n	800e592 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e58a:	6878      	ldr	r0, [r7, #4]
 800e58c:	f000 fa8c 	bl	800eaa8 <HAL_TIM_IC_CaptureCallback>
 800e590:	e005      	b.n	800e59e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e592:	6878      	ldr	r0, [r7, #4]
 800e594:	f000 fa7e 	bl	800ea94 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e598:	6878      	ldr	r0, [r7, #4]
 800e59a:	f000 fa8f 	bl	800eabc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	2200      	movs	r2, #0
 800e5a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	691b      	ldr	r3, [r3, #16]
 800e5aa:	f003 0301 	and.w	r3, r3, #1
 800e5ae:	2b01      	cmp	r3, #1
 800e5b0:	d10e      	bne.n	800e5d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	681b      	ldr	r3, [r3, #0]
 800e5b6:	68db      	ldr	r3, [r3, #12]
 800e5b8:	f003 0301 	and.w	r3, r3, #1
 800e5bc:	2b01      	cmp	r3, #1
 800e5be:	d107      	bne.n	800e5d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800e5c0:	687b      	ldr	r3, [r7, #4]
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	f06f 0201 	mvn.w	r2, #1
 800e5c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e5ca:	6878      	ldr	r0, [r7, #4]
 800e5cc:	f7f5 fda8 	bl	8004120 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	691b      	ldr	r3, [r3, #16]
 800e5d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e5da:	2b80      	cmp	r3, #128	; 0x80
 800e5dc:	d10e      	bne.n	800e5fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	68db      	ldr	r3, [r3, #12]
 800e5e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e5e8:	2b80      	cmp	r3, #128	; 0x80
 800e5ea:	d107      	bne.n	800e5fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800e5f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e5f6:	6878      	ldr	r0, [r7, #4]
 800e5f8:	f000 ff32 	bl	800f460 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	691b      	ldr	r3, [r3, #16]
 800e602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e606:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e60a:	d10e      	bne.n	800e62a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	68db      	ldr	r3, [r3, #12]
 800e612:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e616:	2b80      	cmp	r3, #128	; 0x80
 800e618:	d107      	bne.n	800e62a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800e622:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800e624:	6878      	ldr	r0, [r7, #4]
 800e626:	f000 ff25 	bl	800f474 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	691b      	ldr	r3, [r3, #16]
 800e630:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e634:	2b40      	cmp	r3, #64	; 0x40
 800e636:	d10e      	bne.n	800e656 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800e638:	687b      	ldr	r3, [r7, #4]
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	68db      	ldr	r3, [r3, #12]
 800e63e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e642:	2b40      	cmp	r3, #64	; 0x40
 800e644:	d107      	bne.n	800e656 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800e64e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e650:	6878      	ldr	r0, [r7, #4]
 800e652:	f000 fa3d 	bl	800ead0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	681b      	ldr	r3, [r3, #0]
 800e65a:	691b      	ldr	r3, [r3, #16]
 800e65c:	f003 0320 	and.w	r3, r3, #32
 800e660:	2b20      	cmp	r3, #32
 800e662:	d10e      	bne.n	800e682 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	68db      	ldr	r3, [r3, #12]
 800e66a:	f003 0320 	and.w	r3, r3, #32
 800e66e:	2b20      	cmp	r3, #32
 800e670:	d107      	bne.n	800e682 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	f06f 0220 	mvn.w	r2, #32
 800e67a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e67c:	6878      	ldr	r0, [r7, #4]
 800e67e:	f000 fee5 	bl	800f44c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e682:	bf00      	nop
 800e684:	3708      	adds	r7, #8
 800e686:	46bd      	mov	sp, r7
 800e688:	bd80      	pop	{r7, pc}
	...

0800e68c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e68c:	b580      	push	{r7, lr}
 800e68e:	b084      	sub	sp, #16
 800e690:	af00      	add	r7, sp, #0
 800e692:	60f8      	str	r0, [r7, #12]
 800e694:	60b9      	str	r1, [r7, #8]
 800e696:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e69e:	2b01      	cmp	r3, #1
 800e6a0:	d101      	bne.n	800e6a6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800e6a2:	2302      	movs	r3, #2
 800e6a4:	e0fd      	b.n	800e8a2 <HAL_TIM_PWM_ConfigChannel+0x216>
 800e6a6:	68fb      	ldr	r3, [r7, #12]
 800e6a8:	2201      	movs	r2, #1
 800e6aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	2b14      	cmp	r3, #20
 800e6b2:	f200 80f0 	bhi.w	800e896 <HAL_TIM_PWM_ConfigChannel+0x20a>
 800e6b6:	a201      	add	r2, pc, #4	; (adr r2, 800e6bc <HAL_TIM_PWM_ConfigChannel+0x30>)
 800e6b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6bc:	0800e711 	.word	0x0800e711
 800e6c0:	0800e897 	.word	0x0800e897
 800e6c4:	0800e897 	.word	0x0800e897
 800e6c8:	0800e897 	.word	0x0800e897
 800e6cc:	0800e751 	.word	0x0800e751
 800e6d0:	0800e897 	.word	0x0800e897
 800e6d4:	0800e897 	.word	0x0800e897
 800e6d8:	0800e897 	.word	0x0800e897
 800e6dc:	0800e793 	.word	0x0800e793
 800e6e0:	0800e897 	.word	0x0800e897
 800e6e4:	0800e897 	.word	0x0800e897
 800e6e8:	0800e897 	.word	0x0800e897
 800e6ec:	0800e7d3 	.word	0x0800e7d3
 800e6f0:	0800e897 	.word	0x0800e897
 800e6f4:	0800e897 	.word	0x0800e897
 800e6f8:	0800e897 	.word	0x0800e897
 800e6fc:	0800e815 	.word	0x0800e815
 800e700:	0800e897 	.word	0x0800e897
 800e704:	0800e897 	.word	0x0800e897
 800e708:	0800e897 	.word	0x0800e897
 800e70c:	0800e855 	.word	0x0800e855
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e710:	68fb      	ldr	r3, [r7, #12]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	68b9      	ldr	r1, [r7, #8]
 800e716:	4618      	mov	r0, r3
 800e718:	f000 fa7e 	bl	800ec18 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e71c:	68fb      	ldr	r3, [r7, #12]
 800e71e:	681b      	ldr	r3, [r3, #0]
 800e720:	699a      	ldr	r2, [r3, #24]
 800e722:	68fb      	ldr	r3, [r7, #12]
 800e724:	681b      	ldr	r3, [r3, #0]
 800e726:	f042 0208 	orr.w	r2, r2, #8
 800e72a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e72c:	68fb      	ldr	r3, [r7, #12]
 800e72e:	681b      	ldr	r3, [r3, #0]
 800e730:	699a      	ldr	r2, [r3, #24]
 800e732:	68fb      	ldr	r3, [r7, #12]
 800e734:	681b      	ldr	r3, [r3, #0]
 800e736:	f022 0204 	bic.w	r2, r2, #4
 800e73a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e73c:	68fb      	ldr	r3, [r7, #12]
 800e73e:	681b      	ldr	r3, [r3, #0]
 800e740:	6999      	ldr	r1, [r3, #24]
 800e742:	68bb      	ldr	r3, [r7, #8]
 800e744:	691a      	ldr	r2, [r3, #16]
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	430a      	orrs	r2, r1
 800e74c:	619a      	str	r2, [r3, #24]
      break;
 800e74e:	e0a3      	b.n	800e898 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	68b9      	ldr	r1, [r7, #8]
 800e756:	4618      	mov	r0, r3
 800e758:	f000 faee 	bl	800ed38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e75c:	68fb      	ldr	r3, [r7, #12]
 800e75e:	681b      	ldr	r3, [r3, #0]
 800e760:	699a      	ldr	r2, [r3, #24]
 800e762:	68fb      	ldr	r3, [r7, #12]
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e76a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e76c:	68fb      	ldr	r3, [r7, #12]
 800e76e:	681b      	ldr	r3, [r3, #0]
 800e770:	699a      	ldr	r2, [r3, #24]
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e77a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e77c:	68fb      	ldr	r3, [r7, #12]
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	6999      	ldr	r1, [r3, #24]
 800e782:	68bb      	ldr	r3, [r7, #8]
 800e784:	691b      	ldr	r3, [r3, #16]
 800e786:	021a      	lsls	r2, r3, #8
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	681b      	ldr	r3, [r3, #0]
 800e78c:	430a      	orrs	r2, r1
 800e78e:	619a      	str	r2, [r3, #24]
      break;
 800e790:	e082      	b.n	800e898 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e792:	68fb      	ldr	r3, [r7, #12]
 800e794:	681b      	ldr	r3, [r3, #0]
 800e796:	68b9      	ldr	r1, [r7, #8]
 800e798:	4618      	mov	r0, r3
 800e79a:	f000 fb57 	bl	800ee4c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	681b      	ldr	r3, [r3, #0]
 800e7a2:	69da      	ldr	r2, [r3, #28]
 800e7a4:	68fb      	ldr	r3, [r7, #12]
 800e7a6:	681b      	ldr	r3, [r3, #0]
 800e7a8:	f042 0208 	orr.w	r2, r2, #8
 800e7ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	69da      	ldr	r2, [r3, #28]
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	681b      	ldr	r3, [r3, #0]
 800e7b8:	f022 0204 	bic.w	r2, r2, #4
 800e7bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e7be:	68fb      	ldr	r3, [r7, #12]
 800e7c0:	681b      	ldr	r3, [r3, #0]
 800e7c2:	69d9      	ldr	r1, [r3, #28]
 800e7c4:	68bb      	ldr	r3, [r7, #8]
 800e7c6:	691a      	ldr	r2, [r3, #16]
 800e7c8:	68fb      	ldr	r3, [r7, #12]
 800e7ca:	681b      	ldr	r3, [r3, #0]
 800e7cc:	430a      	orrs	r2, r1
 800e7ce:	61da      	str	r2, [r3, #28]
      break;
 800e7d0:	e062      	b.n	800e898 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	68b9      	ldr	r1, [r7, #8]
 800e7d8:	4618      	mov	r0, r3
 800e7da:	f000 fbbd 	bl	800ef58 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	69da      	ldr	r2, [r3, #28]
 800e7e4:	68fb      	ldr	r3, [r7, #12]
 800e7e6:	681b      	ldr	r3, [r3, #0]
 800e7e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e7ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e7ee:	68fb      	ldr	r3, [r7, #12]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	69da      	ldr	r2, [r3, #28]
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e7fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	69d9      	ldr	r1, [r3, #28]
 800e804:	68bb      	ldr	r3, [r7, #8]
 800e806:	691b      	ldr	r3, [r3, #16]
 800e808:	021a      	lsls	r2, r3, #8
 800e80a:	68fb      	ldr	r3, [r7, #12]
 800e80c:	681b      	ldr	r3, [r3, #0]
 800e80e:	430a      	orrs	r2, r1
 800e810:	61da      	str	r2, [r3, #28]
      break;
 800e812:	e041      	b.n	800e898 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	681b      	ldr	r3, [r3, #0]
 800e818:	68b9      	ldr	r1, [r7, #8]
 800e81a:	4618      	mov	r0, r3
 800e81c:	f000 fc04 	bl	800f028 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	681b      	ldr	r3, [r3, #0]
 800e824:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	681b      	ldr	r3, [r3, #0]
 800e82a:	f042 0208 	orr.w	r2, r2, #8
 800e82e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800e830:	68fb      	ldr	r3, [r7, #12]
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e836:	68fb      	ldr	r3, [r7, #12]
 800e838:	681b      	ldr	r3, [r3, #0]
 800e83a:	f022 0204 	bic.w	r2, r2, #4
 800e83e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800e840:	68fb      	ldr	r3, [r7, #12]
 800e842:	681b      	ldr	r3, [r3, #0]
 800e844:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800e846:	68bb      	ldr	r3, [r7, #8]
 800e848:	691a      	ldr	r2, [r3, #16]
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	681b      	ldr	r3, [r3, #0]
 800e84e:	430a      	orrs	r2, r1
 800e850:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800e852:	e021      	b.n	800e898 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	68b9      	ldr	r1, [r7, #8]
 800e85a:	4618      	mov	r0, r3
 800e85c:	f000 fc46 	bl	800f0ec <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800e860:	68fb      	ldr	r3, [r7, #12]
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e866:	68fb      	ldr	r3, [r7, #12]
 800e868:	681b      	ldr	r3, [r3, #0]
 800e86a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800e86e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	681b      	ldr	r3, [r3, #0]
 800e874:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800e876:	68fb      	ldr	r3, [r7, #12]
 800e878:	681b      	ldr	r3, [r3, #0]
 800e87a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800e87e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800e886:	68bb      	ldr	r3, [r7, #8]
 800e888:	691b      	ldr	r3, [r3, #16]
 800e88a:	021a      	lsls	r2, r3, #8
 800e88c:	68fb      	ldr	r3, [r7, #12]
 800e88e:	681b      	ldr	r3, [r3, #0]
 800e890:	430a      	orrs	r2, r1
 800e892:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800e894:	e000      	b.n	800e898 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800e896:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	2200      	movs	r2, #0
 800e89c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800e8a0:	2300      	movs	r3, #0
}
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	3710      	adds	r7, #16
 800e8a6:	46bd      	mov	sp, r7
 800e8a8:	bd80      	pop	{r7, pc}
 800e8aa:	bf00      	nop

0800e8ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800e8ac:	b580      	push	{r7, lr}
 800e8ae:	b084      	sub	sp, #16
 800e8b0:	af00      	add	r7, sp, #0
 800e8b2:	6078      	str	r0, [r7, #4]
 800e8b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800e8b6:	687b      	ldr	r3, [r7, #4]
 800e8b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800e8bc:	2b01      	cmp	r3, #1
 800e8be:	d101      	bne.n	800e8c4 <HAL_TIM_ConfigClockSource+0x18>
 800e8c0:	2302      	movs	r3, #2
 800e8c2:	e0db      	b.n	800ea7c <HAL_TIM_ConfigClockSource+0x1d0>
 800e8c4:	687b      	ldr	r3, [r7, #4]
 800e8c6:	2201      	movs	r2, #1
 800e8c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	2202      	movs	r2, #2
 800e8d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800e8d4:	687b      	ldr	r3, [r7, #4]
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	689b      	ldr	r3, [r3, #8]
 800e8da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800e8dc:	68fa      	ldr	r2, [r7, #12]
 800e8de:	4b69      	ldr	r3, [pc, #420]	; (800ea84 <HAL_TIM_ConfigClockSource+0x1d8>)
 800e8e0:	4013      	ands	r3, r2
 800e8e2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800e8ea:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	68fa      	ldr	r2, [r7, #12]
 800e8f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800e8f4:	683b      	ldr	r3, [r7, #0]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	4a63      	ldr	r2, [pc, #396]	; (800ea88 <HAL_TIM_ConfigClockSource+0x1dc>)
 800e8fa:	4293      	cmp	r3, r2
 800e8fc:	f000 80a9 	beq.w	800ea52 <HAL_TIM_ConfigClockSource+0x1a6>
 800e900:	4a61      	ldr	r2, [pc, #388]	; (800ea88 <HAL_TIM_ConfigClockSource+0x1dc>)
 800e902:	4293      	cmp	r3, r2
 800e904:	f200 80ae 	bhi.w	800ea64 <HAL_TIM_ConfigClockSource+0x1b8>
 800e908:	4a60      	ldr	r2, [pc, #384]	; (800ea8c <HAL_TIM_ConfigClockSource+0x1e0>)
 800e90a:	4293      	cmp	r3, r2
 800e90c:	f000 80a1 	beq.w	800ea52 <HAL_TIM_ConfigClockSource+0x1a6>
 800e910:	4a5e      	ldr	r2, [pc, #376]	; (800ea8c <HAL_TIM_ConfigClockSource+0x1e0>)
 800e912:	4293      	cmp	r3, r2
 800e914:	f200 80a6 	bhi.w	800ea64 <HAL_TIM_ConfigClockSource+0x1b8>
 800e918:	4a5d      	ldr	r2, [pc, #372]	; (800ea90 <HAL_TIM_ConfigClockSource+0x1e4>)
 800e91a:	4293      	cmp	r3, r2
 800e91c:	f000 8099 	beq.w	800ea52 <HAL_TIM_ConfigClockSource+0x1a6>
 800e920:	4a5b      	ldr	r2, [pc, #364]	; (800ea90 <HAL_TIM_ConfigClockSource+0x1e4>)
 800e922:	4293      	cmp	r3, r2
 800e924:	f200 809e 	bhi.w	800ea64 <HAL_TIM_ConfigClockSource+0x1b8>
 800e928:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800e92c:	f000 8091 	beq.w	800ea52 <HAL_TIM_ConfigClockSource+0x1a6>
 800e930:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800e934:	f200 8096 	bhi.w	800ea64 <HAL_TIM_ConfigClockSource+0x1b8>
 800e938:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e93c:	f000 8089 	beq.w	800ea52 <HAL_TIM_ConfigClockSource+0x1a6>
 800e940:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e944:	f200 808e 	bhi.w	800ea64 <HAL_TIM_ConfigClockSource+0x1b8>
 800e948:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e94c:	d03e      	beq.n	800e9cc <HAL_TIM_ConfigClockSource+0x120>
 800e94e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e952:	f200 8087 	bhi.w	800ea64 <HAL_TIM_ConfigClockSource+0x1b8>
 800e956:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e95a:	f000 8085 	beq.w	800ea68 <HAL_TIM_ConfigClockSource+0x1bc>
 800e95e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e962:	d87f      	bhi.n	800ea64 <HAL_TIM_ConfigClockSource+0x1b8>
 800e964:	2b70      	cmp	r3, #112	; 0x70
 800e966:	d01a      	beq.n	800e99e <HAL_TIM_ConfigClockSource+0xf2>
 800e968:	2b70      	cmp	r3, #112	; 0x70
 800e96a:	d87b      	bhi.n	800ea64 <HAL_TIM_ConfigClockSource+0x1b8>
 800e96c:	2b60      	cmp	r3, #96	; 0x60
 800e96e:	d050      	beq.n	800ea12 <HAL_TIM_ConfigClockSource+0x166>
 800e970:	2b60      	cmp	r3, #96	; 0x60
 800e972:	d877      	bhi.n	800ea64 <HAL_TIM_ConfigClockSource+0x1b8>
 800e974:	2b50      	cmp	r3, #80	; 0x50
 800e976:	d03c      	beq.n	800e9f2 <HAL_TIM_ConfigClockSource+0x146>
 800e978:	2b50      	cmp	r3, #80	; 0x50
 800e97a:	d873      	bhi.n	800ea64 <HAL_TIM_ConfigClockSource+0x1b8>
 800e97c:	2b40      	cmp	r3, #64	; 0x40
 800e97e:	d058      	beq.n	800ea32 <HAL_TIM_ConfigClockSource+0x186>
 800e980:	2b40      	cmp	r3, #64	; 0x40
 800e982:	d86f      	bhi.n	800ea64 <HAL_TIM_ConfigClockSource+0x1b8>
 800e984:	2b30      	cmp	r3, #48	; 0x30
 800e986:	d064      	beq.n	800ea52 <HAL_TIM_ConfigClockSource+0x1a6>
 800e988:	2b30      	cmp	r3, #48	; 0x30
 800e98a:	d86b      	bhi.n	800ea64 <HAL_TIM_ConfigClockSource+0x1b8>
 800e98c:	2b20      	cmp	r3, #32
 800e98e:	d060      	beq.n	800ea52 <HAL_TIM_ConfigClockSource+0x1a6>
 800e990:	2b20      	cmp	r3, #32
 800e992:	d867      	bhi.n	800ea64 <HAL_TIM_ConfigClockSource+0x1b8>
 800e994:	2b00      	cmp	r3, #0
 800e996:	d05c      	beq.n	800ea52 <HAL_TIM_ConfigClockSource+0x1a6>
 800e998:	2b10      	cmp	r3, #16
 800e99a:	d05a      	beq.n	800ea52 <HAL_TIM_ConfigClockSource+0x1a6>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800e99c:	e062      	b.n	800ea64 <HAL_TIM_ConfigClockSource+0x1b8>
      TIM_ETR_SetConfig(htim->Instance,
 800e99e:	687b      	ldr	r3, [r7, #4]
 800e9a0:	6818      	ldr	r0, [r3, #0]
 800e9a2:	683b      	ldr	r3, [r7, #0]
 800e9a4:	6899      	ldr	r1, [r3, #8]
 800e9a6:	683b      	ldr	r3, [r7, #0]
 800e9a8:	685a      	ldr	r2, [r3, #4]
 800e9aa:	683b      	ldr	r3, [r7, #0]
 800e9ac:	68db      	ldr	r3, [r3, #12]
 800e9ae:	f000 fc7f 	bl	800f2b0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	681b      	ldr	r3, [r3, #0]
 800e9b6:	689b      	ldr	r3, [r3, #8]
 800e9b8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800e9c0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800e9c2:	687b      	ldr	r3, [r7, #4]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	68fa      	ldr	r2, [r7, #12]
 800e9c8:	609a      	str	r2, [r3, #8]
      break;
 800e9ca:	e04e      	b.n	800ea6a <HAL_TIM_ConfigClockSource+0x1be>
      TIM_ETR_SetConfig(htim->Instance,
 800e9cc:	687b      	ldr	r3, [r7, #4]
 800e9ce:	6818      	ldr	r0, [r3, #0]
 800e9d0:	683b      	ldr	r3, [r7, #0]
 800e9d2:	6899      	ldr	r1, [r3, #8]
 800e9d4:	683b      	ldr	r3, [r7, #0]
 800e9d6:	685a      	ldr	r2, [r3, #4]
 800e9d8:	683b      	ldr	r3, [r7, #0]
 800e9da:	68db      	ldr	r3, [r3, #12]
 800e9dc:	f000 fc68 	bl	800f2b0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	681b      	ldr	r3, [r3, #0]
 800e9e4:	689a      	ldr	r2, [r3, #8]
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	681b      	ldr	r3, [r3, #0]
 800e9ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800e9ee:	609a      	str	r2, [r3, #8]
      break;
 800e9f0:	e03b      	b.n	800ea6a <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	6818      	ldr	r0, [r3, #0]
 800e9f6:	683b      	ldr	r3, [r7, #0]
 800e9f8:	6859      	ldr	r1, [r3, #4]
 800e9fa:	683b      	ldr	r3, [r7, #0]
 800e9fc:	68db      	ldr	r3, [r3, #12]
 800e9fe:	461a      	mov	r2, r3
 800ea00:	f000 fbd8 	bl	800f1b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ea04:	687b      	ldr	r3, [r7, #4]
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	2150      	movs	r1, #80	; 0x50
 800ea0a:	4618      	mov	r0, r3
 800ea0c:	f000 fc32 	bl	800f274 <TIM_ITRx_SetConfig>
      break;
 800ea10:	e02b      	b.n	800ea6a <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ea12:	687b      	ldr	r3, [r7, #4]
 800ea14:	6818      	ldr	r0, [r3, #0]
 800ea16:	683b      	ldr	r3, [r7, #0]
 800ea18:	6859      	ldr	r1, [r3, #4]
 800ea1a:	683b      	ldr	r3, [r7, #0]
 800ea1c:	68db      	ldr	r3, [r3, #12]
 800ea1e:	461a      	mov	r2, r3
 800ea20:	f000 fbf7 	bl	800f212 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	2160      	movs	r1, #96	; 0x60
 800ea2a:	4618      	mov	r0, r3
 800ea2c:	f000 fc22 	bl	800f274 <TIM_ITRx_SetConfig>
      break;
 800ea30:	e01b      	b.n	800ea6a <HAL_TIM_ConfigClockSource+0x1be>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	6818      	ldr	r0, [r3, #0]
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	6859      	ldr	r1, [r3, #4]
 800ea3a:	683b      	ldr	r3, [r7, #0]
 800ea3c:	68db      	ldr	r3, [r3, #12]
 800ea3e:	461a      	mov	r2, r3
 800ea40:	f000 fbb8 	bl	800f1b4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	2140      	movs	r1, #64	; 0x40
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	f000 fc12 	bl	800f274 <TIM_ITRx_SetConfig>
      break;
 800ea50:	e00b      	b.n	800ea6a <HAL_TIM_ConfigClockSource+0x1be>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	681a      	ldr	r2, [r3, #0]
 800ea56:	683b      	ldr	r3, [r7, #0]
 800ea58:	681b      	ldr	r3, [r3, #0]
 800ea5a:	4619      	mov	r1, r3
 800ea5c:	4610      	mov	r0, r2
 800ea5e:	f000 fc09 	bl	800f274 <TIM_ITRx_SetConfig>
        break;
 800ea62:	e002      	b.n	800ea6a <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800ea64:	bf00      	nop
 800ea66:	e000      	b.n	800ea6a <HAL_TIM_ConfigClockSource+0x1be>
      break;
 800ea68:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	2201      	movs	r2, #1
 800ea6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	2200      	movs	r2, #0
 800ea76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ea7a:	2300      	movs	r3, #0
}
 800ea7c:	4618      	mov	r0, r3
 800ea7e:	3710      	adds	r7, #16
 800ea80:	46bd      	mov	sp, r7
 800ea82:	bd80      	pop	{r7, pc}
 800ea84:	ffceff88 	.word	0xffceff88
 800ea88:	00100040 	.word	0x00100040
 800ea8c:	00100030 	.word	0x00100030
 800ea90:	00100020 	.word	0x00100020

0800ea94 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ea94:	b480      	push	{r7}
 800ea96:	b083      	sub	sp, #12
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ea9c:	bf00      	nop
 800ea9e:	370c      	adds	r7, #12
 800eaa0:	46bd      	mov	sp, r7
 800eaa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaa6:	4770      	bx	lr

0800eaa8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800eaa8:	b480      	push	{r7}
 800eaaa:	b083      	sub	sp, #12
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800eab0:	bf00      	nop
 800eab2:	370c      	adds	r7, #12
 800eab4:	46bd      	mov	sp, r7
 800eab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaba:	4770      	bx	lr

0800eabc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800eabc:	b480      	push	{r7}
 800eabe:	b083      	sub	sp, #12
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800eac4:	bf00      	nop
 800eac6:	370c      	adds	r7, #12
 800eac8:	46bd      	mov	sp, r7
 800eaca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eace:	4770      	bx	lr

0800ead0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ead0:	b480      	push	{r7}
 800ead2:	b083      	sub	sp, #12
 800ead4:	af00      	add	r7, sp, #0
 800ead6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ead8:	bf00      	nop
 800eada:	370c      	adds	r7, #12
 800eadc:	46bd      	mov	sp, r7
 800eade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae2:	4770      	bx	lr

0800eae4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800eae4:	b480      	push	{r7}
 800eae6:	b085      	sub	sp, #20
 800eae8:	af00      	add	r7, sp, #0
 800eaea:	6078      	str	r0, [r7, #4]
 800eaec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800eaee:	687b      	ldr	r3, [r7, #4]
 800eaf0:	681b      	ldr	r3, [r3, #0]
 800eaf2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	4a40      	ldr	r2, [pc, #256]	; (800ebf8 <TIM_Base_SetConfig+0x114>)
 800eaf8:	4293      	cmp	r3, r2
 800eafa:	d013      	beq.n	800eb24 <TIM_Base_SetConfig+0x40>
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eb02:	d00f      	beq.n	800eb24 <TIM_Base_SetConfig+0x40>
 800eb04:	687b      	ldr	r3, [r7, #4]
 800eb06:	4a3d      	ldr	r2, [pc, #244]	; (800ebfc <TIM_Base_SetConfig+0x118>)
 800eb08:	4293      	cmp	r3, r2
 800eb0a:	d00b      	beq.n	800eb24 <TIM_Base_SetConfig+0x40>
 800eb0c:	687b      	ldr	r3, [r7, #4]
 800eb0e:	4a3c      	ldr	r2, [pc, #240]	; (800ec00 <TIM_Base_SetConfig+0x11c>)
 800eb10:	4293      	cmp	r3, r2
 800eb12:	d007      	beq.n	800eb24 <TIM_Base_SetConfig+0x40>
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	4a3b      	ldr	r2, [pc, #236]	; (800ec04 <TIM_Base_SetConfig+0x120>)
 800eb18:	4293      	cmp	r3, r2
 800eb1a:	d003      	beq.n	800eb24 <TIM_Base_SetConfig+0x40>
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	4a3a      	ldr	r2, [pc, #232]	; (800ec08 <TIM_Base_SetConfig+0x124>)
 800eb20:	4293      	cmp	r3, r2
 800eb22:	d108      	bne.n	800eb36 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800eb24:	68fb      	ldr	r3, [r7, #12]
 800eb26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800eb2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800eb2c:	683b      	ldr	r3, [r7, #0]
 800eb2e:	685b      	ldr	r3, [r3, #4]
 800eb30:	68fa      	ldr	r2, [r7, #12]
 800eb32:	4313      	orrs	r3, r2
 800eb34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	4a2f      	ldr	r2, [pc, #188]	; (800ebf8 <TIM_Base_SetConfig+0x114>)
 800eb3a:	4293      	cmp	r3, r2
 800eb3c:	d01f      	beq.n	800eb7e <TIM_Base_SetConfig+0x9a>
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800eb44:	d01b      	beq.n	800eb7e <TIM_Base_SetConfig+0x9a>
 800eb46:	687b      	ldr	r3, [r7, #4]
 800eb48:	4a2c      	ldr	r2, [pc, #176]	; (800ebfc <TIM_Base_SetConfig+0x118>)
 800eb4a:	4293      	cmp	r3, r2
 800eb4c:	d017      	beq.n	800eb7e <TIM_Base_SetConfig+0x9a>
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	4a2b      	ldr	r2, [pc, #172]	; (800ec00 <TIM_Base_SetConfig+0x11c>)
 800eb52:	4293      	cmp	r3, r2
 800eb54:	d013      	beq.n	800eb7e <TIM_Base_SetConfig+0x9a>
 800eb56:	687b      	ldr	r3, [r7, #4]
 800eb58:	4a2a      	ldr	r2, [pc, #168]	; (800ec04 <TIM_Base_SetConfig+0x120>)
 800eb5a:	4293      	cmp	r3, r2
 800eb5c:	d00f      	beq.n	800eb7e <TIM_Base_SetConfig+0x9a>
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	4a29      	ldr	r2, [pc, #164]	; (800ec08 <TIM_Base_SetConfig+0x124>)
 800eb62:	4293      	cmp	r3, r2
 800eb64:	d00b      	beq.n	800eb7e <TIM_Base_SetConfig+0x9a>
 800eb66:	687b      	ldr	r3, [r7, #4]
 800eb68:	4a28      	ldr	r2, [pc, #160]	; (800ec0c <TIM_Base_SetConfig+0x128>)
 800eb6a:	4293      	cmp	r3, r2
 800eb6c:	d007      	beq.n	800eb7e <TIM_Base_SetConfig+0x9a>
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	4a27      	ldr	r2, [pc, #156]	; (800ec10 <TIM_Base_SetConfig+0x12c>)
 800eb72:	4293      	cmp	r3, r2
 800eb74:	d003      	beq.n	800eb7e <TIM_Base_SetConfig+0x9a>
 800eb76:	687b      	ldr	r3, [r7, #4]
 800eb78:	4a26      	ldr	r2, [pc, #152]	; (800ec14 <TIM_Base_SetConfig+0x130>)
 800eb7a:	4293      	cmp	r3, r2
 800eb7c:	d108      	bne.n	800eb90 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800eb7e:	68fb      	ldr	r3, [r7, #12]
 800eb80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800eb84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800eb86:	683b      	ldr	r3, [r7, #0]
 800eb88:	68db      	ldr	r3, [r3, #12]
 800eb8a:	68fa      	ldr	r2, [r7, #12]
 800eb8c:	4313      	orrs	r3, r2
 800eb8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800eb90:	68fb      	ldr	r3, [r7, #12]
 800eb92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800eb96:	683b      	ldr	r3, [r7, #0]
 800eb98:	695b      	ldr	r3, [r3, #20]
 800eb9a:	4313      	orrs	r3, r2
 800eb9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	68fa      	ldr	r2, [r7, #12]
 800eba2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800eba4:	683b      	ldr	r3, [r7, #0]
 800eba6:	689a      	ldr	r2, [r3, #8]
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ebac:	683b      	ldr	r3, [r7, #0]
 800ebae:	681a      	ldr	r2, [r3, #0]
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	4a10      	ldr	r2, [pc, #64]	; (800ebf8 <TIM_Base_SetConfig+0x114>)
 800ebb8:	4293      	cmp	r3, r2
 800ebba:	d00f      	beq.n	800ebdc <TIM_Base_SetConfig+0xf8>
 800ebbc:	687b      	ldr	r3, [r7, #4]
 800ebbe:	4a12      	ldr	r2, [pc, #72]	; (800ec08 <TIM_Base_SetConfig+0x124>)
 800ebc0:	4293      	cmp	r3, r2
 800ebc2:	d00b      	beq.n	800ebdc <TIM_Base_SetConfig+0xf8>
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	4a11      	ldr	r2, [pc, #68]	; (800ec0c <TIM_Base_SetConfig+0x128>)
 800ebc8:	4293      	cmp	r3, r2
 800ebca:	d007      	beq.n	800ebdc <TIM_Base_SetConfig+0xf8>
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	4a10      	ldr	r2, [pc, #64]	; (800ec10 <TIM_Base_SetConfig+0x12c>)
 800ebd0:	4293      	cmp	r3, r2
 800ebd2:	d003      	beq.n	800ebdc <TIM_Base_SetConfig+0xf8>
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	4a0f      	ldr	r2, [pc, #60]	; (800ec14 <TIM_Base_SetConfig+0x130>)
 800ebd8:	4293      	cmp	r3, r2
 800ebda:	d103      	bne.n	800ebe4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ebdc:	683b      	ldr	r3, [r7, #0]
 800ebde:	691a      	ldr	r2, [r3, #16]
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	2201      	movs	r2, #1
 800ebe8:	615a      	str	r2, [r3, #20]
}
 800ebea:	bf00      	nop
 800ebec:	3714      	adds	r7, #20
 800ebee:	46bd      	mov	sp, r7
 800ebf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf4:	4770      	bx	lr
 800ebf6:	bf00      	nop
 800ebf8:	40010000 	.word	0x40010000
 800ebfc:	40000400 	.word	0x40000400
 800ec00:	40000800 	.word	0x40000800
 800ec04:	40000c00 	.word	0x40000c00
 800ec08:	40010400 	.word	0x40010400
 800ec0c:	40014000 	.word	0x40014000
 800ec10:	40014400 	.word	0x40014400
 800ec14:	40014800 	.word	0x40014800

0800ec18 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ec18:	b480      	push	{r7}
 800ec1a:	b087      	sub	sp, #28
 800ec1c:	af00      	add	r7, sp, #0
 800ec1e:	6078      	str	r0, [r7, #4]
 800ec20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	6a1b      	ldr	r3, [r3, #32]
 800ec26:	f023 0201 	bic.w	r2, r3, #1
 800ec2a:	687b      	ldr	r3, [r7, #4]
 800ec2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	6a1b      	ldr	r3, [r3, #32]
 800ec32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ec34:	687b      	ldr	r3, [r7, #4]
 800ec36:	685b      	ldr	r3, [r3, #4]
 800ec38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	699b      	ldr	r3, [r3, #24]
 800ec3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ec40:	68fa      	ldr	r2, [r7, #12]
 800ec42:	4b37      	ldr	r3, [pc, #220]	; (800ed20 <TIM_OC1_SetConfig+0x108>)
 800ec44:	4013      	ands	r3, r2
 800ec46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	f023 0303 	bic.w	r3, r3, #3
 800ec4e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ec50:	683b      	ldr	r3, [r7, #0]
 800ec52:	681b      	ldr	r3, [r3, #0]
 800ec54:	68fa      	ldr	r2, [r7, #12]
 800ec56:	4313      	orrs	r3, r2
 800ec58:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ec5a:	697b      	ldr	r3, [r7, #20]
 800ec5c:	f023 0302 	bic.w	r3, r3, #2
 800ec60:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ec62:	683b      	ldr	r3, [r7, #0]
 800ec64:	689b      	ldr	r3, [r3, #8]
 800ec66:	697a      	ldr	r2, [r7, #20]
 800ec68:	4313      	orrs	r3, r2
 800ec6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ec6c:	687b      	ldr	r3, [r7, #4]
 800ec6e:	4a2d      	ldr	r2, [pc, #180]	; (800ed24 <TIM_OC1_SetConfig+0x10c>)
 800ec70:	4293      	cmp	r3, r2
 800ec72:	d00f      	beq.n	800ec94 <TIM_OC1_SetConfig+0x7c>
 800ec74:	687b      	ldr	r3, [r7, #4]
 800ec76:	4a2c      	ldr	r2, [pc, #176]	; (800ed28 <TIM_OC1_SetConfig+0x110>)
 800ec78:	4293      	cmp	r3, r2
 800ec7a:	d00b      	beq.n	800ec94 <TIM_OC1_SetConfig+0x7c>
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	4a2b      	ldr	r2, [pc, #172]	; (800ed2c <TIM_OC1_SetConfig+0x114>)
 800ec80:	4293      	cmp	r3, r2
 800ec82:	d007      	beq.n	800ec94 <TIM_OC1_SetConfig+0x7c>
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	4a2a      	ldr	r2, [pc, #168]	; (800ed30 <TIM_OC1_SetConfig+0x118>)
 800ec88:	4293      	cmp	r3, r2
 800ec8a:	d003      	beq.n	800ec94 <TIM_OC1_SetConfig+0x7c>
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	4a29      	ldr	r2, [pc, #164]	; (800ed34 <TIM_OC1_SetConfig+0x11c>)
 800ec90:	4293      	cmp	r3, r2
 800ec92:	d10c      	bne.n	800ecae <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ec94:	697b      	ldr	r3, [r7, #20]
 800ec96:	f023 0308 	bic.w	r3, r3, #8
 800ec9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800ec9c:	683b      	ldr	r3, [r7, #0]
 800ec9e:	68db      	ldr	r3, [r3, #12]
 800eca0:	697a      	ldr	r2, [r7, #20]
 800eca2:	4313      	orrs	r3, r2
 800eca4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800eca6:	697b      	ldr	r3, [r7, #20]
 800eca8:	f023 0304 	bic.w	r3, r3, #4
 800ecac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	4a1c      	ldr	r2, [pc, #112]	; (800ed24 <TIM_OC1_SetConfig+0x10c>)
 800ecb2:	4293      	cmp	r3, r2
 800ecb4:	d00f      	beq.n	800ecd6 <TIM_OC1_SetConfig+0xbe>
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	4a1b      	ldr	r2, [pc, #108]	; (800ed28 <TIM_OC1_SetConfig+0x110>)
 800ecba:	4293      	cmp	r3, r2
 800ecbc:	d00b      	beq.n	800ecd6 <TIM_OC1_SetConfig+0xbe>
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	4a1a      	ldr	r2, [pc, #104]	; (800ed2c <TIM_OC1_SetConfig+0x114>)
 800ecc2:	4293      	cmp	r3, r2
 800ecc4:	d007      	beq.n	800ecd6 <TIM_OC1_SetConfig+0xbe>
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	4a19      	ldr	r2, [pc, #100]	; (800ed30 <TIM_OC1_SetConfig+0x118>)
 800ecca:	4293      	cmp	r3, r2
 800eccc:	d003      	beq.n	800ecd6 <TIM_OC1_SetConfig+0xbe>
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	4a18      	ldr	r2, [pc, #96]	; (800ed34 <TIM_OC1_SetConfig+0x11c>)
 800ecd2:	4293      	cmp	r3, r2
 800ecd4:	d111      	bne.n	800ecfa <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800ecd6:	693b      	ldr	r3, [r7, #16]
 800ecd8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ecdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800ecde:	693b      	ldr	r3, [r7, #16]
 800ece0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ece4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ece6:	683b      	ldr	r3, [r7, #0]
 800ece8:	695b      	ldr	r3, [r3, #20]
 800ecea:	693a      	ldr	r2, [r7, #16]
 800ecec:	4313      	orrs	r3, r2
 800ecee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800ecf0:	683b      	ldr	r3, [r7, #0]
 800ecf2:	699b      	ldr	r3, [r3, #24]
 800ecf4:	693a      	ldr	r2, [r7, #16]
 800ecf6:	4313      	orrs	r3, r2
 800ecf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	693a      	ldr	r2, [r7, #16]
 800ecfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	68fa      	ldr	r2, [r7, #12]
 800ed04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ed06:	683b      	ldr	r3, [r7, #0]
 800ed08:	685a      	ldr	r2, [r3, #4]
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ed0e:	687b      	ldr	r3, [r7, #4]
 800ed10:	697a      	ldr	r2, [r7, #20]
 800ed12:	621a      	str	r2, [r3, #32]
}
 800ed14:	bf00      	nop
 800ed16:	371c      	adds	r7, #28
 800ed18:	46bd      	mov	sp, r7
 800ed1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1e:	4770      	bx	lr
 800ed20:	fffeff8f 	.word	0xfffeff8f
 800ed24:	40010000 	.word	0x40010000
 800ed28:	40010400 	.word	0x40010400
 800ed2c:	40014000 	.word	0x40014000
 800ed30:	40014400 	.word	0x40014400
 800ed34:	40014800 	.word	0x40014800

0800ed38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ed38:	b480      	push	{r7}
 800ed3a:	b087      	sub	sp, #28
 800ed3c:	af00      	add	r7, sp, #0
 800ed3e:	6078      	str	r0, [r7, #4]
 800ed40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	6a1b      	ldr	r3, [r3, #32]
 800ed46:	f023 0210 	bic.w	r2, r3, #16
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	6a1b      	ldr	r3, [r3, #32]
 800ed52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	685b      	ldr	r3, [r3, #4]
 800ed58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	699b      	ldr	r3, [r3, #24]
 800ed5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ed60:	68fa      	ldr	r2, [r7, #12]
 800ed62:	4b34      	ldr	r3, [pc, #208]	; (800ee34 <TIM_OC2_SetConfig+0xfc>)
 800ed64:	4013      	ands	r3, r2
 800ed66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ed6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ed70:	683b      	ldr	r3, [r7, #0]
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	021b      	lsls	r3, r3, #8
 800ed76:	68fa      	ldr	r2, [r7, #12]
 800ed78:	4313      	orrs	r3, r2
 800ed7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ed7c:	697b      	ldr	r3, [r7, #20]
 800ed7e:	f023 0320 	bic.w	r3, r3, #32
 800ed82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ed84:	683b      	ldr	r3, [r7, #0]
 800ed86:	689b      	ldr	r3, [r3, #8]
 800ed88:	011b      	lsls	r3, r3, #4
 800ed8a:	697a      	ldr	r2, [r7, #20]
 800ed8c:	4313      	orrs	r3, r2
 800ed8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	4a29      	ldr	r2, [pc, #164]	; (800ee38 <TIM_OC2_SetConfig+0x100>)
 800ed94:	4293      	cmp	r3, r2
 800ed96:	d003      	beq.n	800eda0 <TIM_OC2_SetConfig+0x68>
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	4a28      	ldr	r2, [pc, #160]	; (800ee3c <TIM_OC2_SetConfig+0x104>)
 800ed9c:	4293      	cmp	r3, r2
 800ed9e:	d10d      	bne.n	800edbc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800eda0:	697b      	ldr	r3, [r7, #20]
 800eda2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eda6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800eda8:	683b      	ldr	r3, [r7, #0]
 800edaa:	68db      	ldr	r3, [r3, #12]
 800edac:	011b      	lsls	r3, r3, #4
 800edae:	697a      	ldr	r2, [r7, #20]
 800edb0:	4313      	orrs	r3, r2
 800edb2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800edb4:	697b      	ldr	r3, [r7, #20]
 800edb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800edba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	4a1e      	ldr	r2, [pc, #120]	; (800ee38 <TIM_OC2_SetConfig+0x100>)
 800edc0:	4293      	cmp	r3, r2
 800edc2:	d00f      	beq.n	800ede4 <TIM_OC2_SetConfig+0xac>
 800edc4:	687b      	ldr	r3, [r7, #4]
 800edc6:	4a1d      	ldr	r2, [pc, #116]	; (800ee3c <TIM_OC2_SetConfig+0x104>)
 800edc8:	4293      	cmp	r3, r2
 800edca:	d00b      	beq.n	800ede4 <TIM_OC2_SetConfig+0xac>
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	4a1c      	ldr	r2, [pc, #112]	; (800ee40 <TIM_OC2_SetConfig+0x108>)
 800edd0:	4293      	cmp	r3, r2
 800edd2:	d007      	beq.n	800ede4 <TIM_OC2_SetConfig+0xac>
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	4a1b      	ldr	r2, [pc, #108]	; (800ee44 <TIM_OC2_SetConfig+0x10c>)
 800edd8:	4293      	cmp	r3, r2
 800edda:	d003      	beq.n	800ede4 <TIM_OC2_SetConfig+0xac>
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	4a1a      	ldr	r2, [pc, #104]	; (800ee48 <TIM_OC2_SetConfig+0x110>)
 800ede0:	4293      	cmp	r3, r2
 800ede2:	d113      	bne.n	800ee0c <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800ede4:	693b      	ldr	r3, [r7, #16]
 800ede6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800edea:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800edec:	693b      	ldr	r3, [r7, #16]
 800edee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800edf2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800edf4:	683b      	ldr	r3, [r7, #0]
 800edf6:	695b      	ldr	r3, [r3, #20]
 800edf8:	009b      	lsls	r3, r3, #2
 800edfa:	693a      	ldr	r2, [r7, #16]
 800edfc:	4313      	orrs	r3, r2
 800edfe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800ee00:	683b      	ldr	r3, [r7, #0]
 800ee02:	699b      	ldr	r3, [r3, #24]
 800ee04:	009b      	lsls	r3, r3, #2
 800ee06:	693a      	ldr	r2, [r7, #16]
 800ee08:	4313      	orrs	r3, r2
 800ee0a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	693a      	ldr	r2, [r7, #16]
 800ee10:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	68fa      	ldr	r2, [r7, #12]
 800ee16:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ee18:	683b      	ldr	r3, [r7, #0]
 800ee1a:	685a      	ldr	r2, [r3, #4]
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	697a      	ldr	r2, [r7, #20]
 800ee24:	621a      	str	r2, [r3, #32]
}
 800ee26:	bf00      	nop
 800ee28:	371c      	adds	r7, #28
 800ee2a:	46bd      	mov	sp, r7
 800ee2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee30:	4770      	bx	lr
 800ee32:	bf00      	nop
 800ee34:	feff8fff 	.word	0xfeff8fff
 800ee38:	40010000 	.word	0x40010000
 800ee3c:	40010400 	.word	0x40010400
 800ee40:	40014000 	.word	0x40014000
 800ee44:	40014400 	.word	0x40014400
 800ee48:	40014800 	.word	0x40014800

0800ee4c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ee4c:	b480      	push	{r7}
 800ee4e:	b087      	sub	sp, #28
 800ee50:	af00      	add	r7, sp, #0
 800ee52:	6078      	str	r0, [r7, #4]
 800ee54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ee56:	687b      	ldr	r3, [r7, #4]
 800ee58:	6a1b      	ldr	r3, [r3, #32]
 800ee5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ee62:	687b      	ldr	r3, [r7, #4]
 800ee64:	6a1b      	ldr	r3, [r3, #32]
 800ee66:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	685b      	ldr	r3, [r3, #4]
 800ee6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ee6e:	687b      	ldr	r3, [r7, #4]
 800ee70:	69db      	ldr	r3, [r3, #28]
 800ee72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ee74:	68fb      	ldr	r3, [r7, #12]
 800ee76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ee7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ee7c:	68fb      	ldr	r3, [r7, #12]
 800ee7e:	f023 0303 	bic.w	r3, r3, #3
 800ee82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ee84:	683b      	ldr	r3, [r7, #0]
 800ee86:	681b      	ldr	r3, [r3, #0]
 800ee88:	68fa      	ldr	r2, [r7, #12]
 800ee8a:	4313      	orrs	r3, r2
 800ee8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ee8e:	697b      	ldr	r3, [r7, #20]
 800ee90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ee94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ee96:	683b      	ldr	r3, [r7, #0]
 800ee98:	689b      	ldr	r3, [r3, #8]
 800ee9a:	021b      	lsls	r3, r3, #8
 800ee9c:	697a      	ldr	r2, [r7, #20]
 800ee9e:	4313      	orrs	r3, r2
 800eea0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	4a27      	ldr	r2, [pc, #156]	; (800ef44 <TIM_OC3_SetConfig+0xf8>)
 800eea6:	4293      	cmp	r3, r2
 800eea8:	d003      	beq.n	800eeb2 <TIM_OC3_SetConfig+0x66>
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	4a26      	ldr	r2, [pc, #152]	; (800ef48 <TIM_OC3_SetConfig+0xfc>)
 800eeae:	4293      	cmp	r3, r2
 800eeb0:	d10d      	bne.n	800eece <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800eeb2:	697b      	ldr	r3, [r7, #20]
 800eeb4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800eeb8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800eeba:	683b      	ldr	r3, [r7, #0]
 800eebc:	68db      	ldr	r3, [r3, #12]
 800eebe:	021b      	lsls	r3, r3, #8
 800eec0:	697a      	ldr	r2, [r7, #20]
 800eec2:	4313      	orrs	r3, r2
 800eec4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800eec6:	697b      	ldr	r3, [r7, #20]
 800eec8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800eecc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	4a1c      	ldr	r2, [pc, #112]	; (800ef44 <TIM_OC3_SetConfig+0xf8>)
 800eed2:	4293      	cmp	r3, r2
 800eed4:	d00f      	beq.n	800eef6 <TIM_OC3_SetConfig+0xaa>
 800eed6:	687b      	ldr	r3, [r7, #4]
 800eed8:	4a1b      	ldr	r2, [pc, #108]	; (800ef48 <TIM_OC3_SetConfig+0xfc>)
 800eeda:	4293      	cmp	r3, r2
 800eedc:	d00b      	beq.n	800eef6 <TIM_OC3_SetConfig+0xaa>
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	4a1a      	ldr	r2, [pc, #104]	; (800ef4c <TIM_OC3_SetConfig+0x100>)
 800eee2:	4293      	cmp	r3, r2
 800eee4:	d007      	beq.n	800eef6 <TIM_OC3_SetConfig+0xaa>
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	4a19      	ldr	r2, [pc, #100]	; (800ef50 <TIM_OC3_SetConfig+0x104>)
 800eeea:	4293      	cmp	r3, r2
 800eeec:	d003      	beq.n	800eef6 <TIM_OC3_SetConfig+0xaa>
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	4a18      	ldr	r2, [pc, #96]	; (800ef54 <TIM_OC3_SetConfig+0x108>)
 800eef2:	4293      	cmp	r3, r2
 800eef4:	d113      	bne.n	800ef1e <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800eef6:	693b      	ldr	r3, [r7, #16]
 800eef8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800eefc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800eefe:	693b      	ldr	r3, [r7, #16]
 800ef00:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ef04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ef06:	683b      	ldr	r3, [r7, #0]
 800ef08:	695b      	ldr	r3, [r3, #20]
 800ef0a:	011b      	lsls	r3, r3, #4
 800ef0c:	693a      	ldr	r2, [r7, #16]
 800ef0e:	4313      	orrs	r3, r2
 800ef10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ef12:	683b      	ldr	r3, [r7, #0]
 800ef14:	699b      	ldr	r3, [r3, #24]
 800ef16:	011b      	lsls	r3, r3, #4
 800ef18:	693a      	ldr	r2, [r7, #16]
 800ef1a:	4313      	orrs	r3, r2
 800ef1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	693a      	ldr	r2, [r7, #16]
 800ef22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	68fa      	ldr	r2, [r7, #12]
 800ef28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ef2a:	683b      	ldr	r3, [r7, #0]
 800ef2c:	685a      	ldr	r2, [r3, #4]
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	697a      	ldr	r2, [r7, #20]
 800ef36:	621a      	str	r2, [r3, #32]
}
 800ef38:	bf00      	nop
 800ef3a:	371c      	adds	r7, #28
 800ef3c:	46bd      	mov	sp, r7
 800ef3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef42:	4770      	bx	lr
 800ef44:	40010000 	.word	0x40010000
 800ef48:	40010400 	.word	0x40010400
 800ef4c:	40014000 	.word	0x40014000
 800ef50:	40014400 	.word	0x40014400
 800ef54:	40014800 	.word	0x40014800

0800ef58 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ef58:	b480      	push	{r7}
 800ef5a:	b087      	sub	sp, #28
 800ef5c:	af00      	add	r7, sp, #0
 800ef5e:	6078      	str	r0, [r7, #4]
 800ef60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	6a1b      	ldr	r3, [r3, #32]
 800ef66:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ef6e:	687b      	ldr	r3, [r7, #4]
 800ef70:	6a1b      	ldr	r3, [r3, #32]
 800ef72:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	685b      	ldr	r3, [r3, #4]
 800ef78:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	69db      	ldr	r3, [r3, #28]
 800ef7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ef86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ef8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ef90:	683b      	ldr	r3, [r7, #0]
 800ef92:	681b      	ldr	r3, [r3, #0]
 800ef94:	021b      	lsls	r3, r3, #8
 800ef96:	68fa      	ldr	r2, [r7, #12]
 800ef98:	4313      	orrs	r3, r2
 800ef9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ef9c:	693b      	ldr	r3, [r7, #16]
 800ef9e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800efa2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800efa4:	683b      	ldr	r3, [r7, #0]
 800efa6:	689b      	ldr	r3, [r3, #8]
 800efa8:	031b      	lsls	r3, r3, #12
 800efaa:	693a      	ldr	r2, [r7, #16]
 800efac:	4313      	orrs	r3, r2
 800efae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	4a18      	ldr	r2, [pc, #96]	; (800f014 <TIM_OC4_SetConfig+0xbc>)
 800efb4:	4293      	cmp	r3, r2
 800efb6:	d00f      	beq.n	800efd8 <TIM_OC4_SetConfig+0x80>
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	4a17      	ldr	r2, [pc, #92]	; (800f018 <TIM_OC4_SetConfig+0xc0>)
 800efbc:	4293      	cmp	r3, r2
 800efbe:	d00b      	beq.n	800efd8 <TIM_OC4_SetConfig+0x80>
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	4a16      	ldr	r2, [pc, #88]	; (800f01c <TIM_OC4_SetConfig+0xc4>)
 800efc4:	4293      	cmp	r3, r2
 800efc6:	d007      	beq.n	800efd8 <TIM_OC4_SetConfig+0x80>
 800efc8:	687b      	ldr	r3, [r7, #4]
 800efca:	4a15      	ldr	r2, [pc, #84]	; (800f020 <TIM_OC4_SetConfig+0xc8>)
 800efcc:	4293      	cmp	r3, r2
 800efce:	d003      	beq.n	800efd8 <TIM_OC4_SetConfig+0x80>
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	4a14      	ldr	r2, [pc, #80]	; (800f024 <TIM_OC4_SetConfig+0xcc>)
 800efd4:	4293      	cmp	r3, r2
 800efd6:	d109      	bne.n	800efec <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800efd8:	697b      	ldr	r3, [r7, #20]
 800efda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800efde:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800efe0:	683b      	ldr	r3, [r7, #0]
 800efe2:	695b      	ldr	r3, [r3, #20]
 800efe4:	019b      	lsls	r3, r3, #6
 800efe6:	697a      	ldr	r2, [r7, #20]
 800efe8:	4313      	orrs	r3, r2
 800efea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	697a      	ldr	r2, [r7, #20]
 800eff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	68fa      	ldr	r2, [r7, #12]
 800eff6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800eff8:	683b      	ldr	r3, [r7, #0]
 800effa:	685a      	ldr	r2, [r3, #4]
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f000:	687b      	ldr	r3, [r7, #4]
 800f002:	693a      	ldr	r2, [r7, #16]
 800f004:	621a      	str	r2, [r3, #32]
}
 800f006:	bf00      	nop
 800f008:	371c      	adds	r7, #28
 800f00a:	46bd      	mov	sp, r7
 800f00c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f010:	4770      	bx	lr
 800f012:	bf00      	nop
 800f014:	40010000 	.word	0x40010000
 800f018:	40010400 	.word	0x40010400
 800f01c:	40014000 	.word	0x40014000
 800f020:	40014400 	.word	0x40014400
 800f024:	40014800 	.word	0x40014800

0800f028 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800f028:	b480      	push	{r7}
 800f02a:	b087      	sub	sp, #28
 800f02c:	af00      	add	r7, sp, #0
 800f02e:	6078      	str	r0, [r7, #4]
 800f030:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	6a1b      	ldr	r3, [r3, #32]
 800f036:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	6a1b      	ldr	r3, [r3, #32]
 800f042:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	685b      	ldr	r3, [r3, #4]
 800f048:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f04e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f056:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f058:	683b      	ldr	r3, [r7, #0]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	68fa      	ldr	r2, [r7, #12]
 800f05e:	4313      	orrs	r3, r2
 800f060:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f062:	693b      	ldr	r3, [r7, #16]
 800f064:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800f068:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f06a:	683b      	ldr	r3, [r7, #0]
 800f06c:	689b      	ldr	r3, [r3, #8]
 800f06e:	041b      	lsls	r3, r3, #16
 800f070:	693a      	ldr	r2, [r7, #16]
 800f072:	4313      	orrs	r3, r2
 800f074:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	4a17      	ldr	r2, [pc, #92]	; (800f0d8 <TIM_OC5_SetConfig+0xb0>)
 800f07a:	4293      	cmp	r3, r2
 800f07c:	d00f      	beq.n	800f09e <TIM_OC5_SetConfig+0x76>
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	4a16      	ldr	r2, [pc, #88]	; (800f0dc <TIM_OC5_SetConfig+0xb4>)
 800f082:	4293      	cmp	r3, r2
 800f084:	d00b      	beq.n	800f09e <TIM_OC5_SetConfig+0x76>
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	4a15      	ldr	r2, [pc, #84]	; (800f0e0 <TIM_OC5_SetConfig+0xb8>)
 800f08a:	4293      	cmp	r3, r2
 800f08c:	d007      	beq.n	800f09e <TIM_OC5_SetConfig+0x76>
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	4a14      	ldr	r2, [pc, #80]	; (800f0e4 <TIM_OC5_SetConfig+0xbc>)
 800f092:	4293      	cmp	r3, r2
 800f094:	d003      	beq.n	800f09e <TIM_OC5_SetConfig+0x76>
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	4a13      	ldr	r2, [pc, #76]	; (800f0e8 <TIM_OC5_SetConfig+0xc0>)
 800f09a:	4293      	cmp	r3, r2
 800f09c:	d109      	bne.n	800f0b2 <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f09e:	697b      	ldr	r3, [r7, #20]
 800f0a0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800f0a4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f0a6:	683b      	ldr	r3, [r7, #0]
 800f0a8:	695b      	ldr	r3, [r3, #20]
 800f0aa:	021b      	lsls	r3, r3, #8
 800f0ac:	697a      	ldr	r2, [r7, #20]
 800f0ae:	4313      	orrs	r3, r2
 800f0b0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f0b2:	687b      	ldr	r3, [r7, #4]
 800f0b4:	697a      	ldr	r2, [r7, #20]
 800f0b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f0b8:	687b      	ldr	r3, [r7, #4]
 800f0ba:	68fa      	ldr	r2, [r7, #12]
 800f0bc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f0be:	683b      	ldr	r3, [r7, #0]
 800f0c0:	685a      	ldr	r2, [r3, #4]
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	693a      	ldr	r2, [r7, #16]
 800f0ca:	621a      	str	r2, [r3, #32]
}
 800f0cc:	bf00      	nop
 800f0ce:	371c      	adds	r7, #28
 800f0d0:	46bd      	mov	sp, r7
 800f0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0d6:	4770      	bx	lr
 800f0d8:	40010000 	.word	0x40010000
 800f0dc:	40010400 	.word	0x40010400
 800f0e0:	40014000 	.word	0x40014000
 800f0e4:	40014400 	.word	0x40014400
 800f0e8:	40014800 	.word	0x40014800

0800f0ec <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800f0ec:	b480      	push	{r7}
 800f0ee:	b087      	sub	sp, #28
 800f0f0:	af00      	add	r7, sp, #0
 800f0f2:	6078      	str	r0, [r7, #4]
 800f0f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800f0f6:	687b      	ldr	r3, [r7, #4]
 800f0f8:	6a1b      	ldr	r3, [r3, #32]
 800f0fa:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	6a1b      	ldr	r3, [r3, #32]
 800f106:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	685b      	ldr	r3, [r3, #4]
 800f10c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800f11a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f11c:	683b      	ldr	r3, [r7, #0]
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	021b      	lsls	r3, r3, #8
 800f122:	68fa      	ldr	r2, [r7, #12]
 800f124:	4313      	orrs	r3, r2
 800f126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800f128:	693b      	ldr	r3, [r7, #16]
 800f12a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f12e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800f130:	683b      	ldr	r3, [r7, #0]
 800f132:	689b      	ldr	r3, [r3, #8]
 800f134:	051b      	lsls	r3, r3, #20
 800f136:	693a      	ldr	r2, [r7, #16]
 800f138:	4313      	orrs	r3, r2
 800f13a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	4a18      	ldr	r2, [pc, #96]	; (800f1a0 <TIM_OC6_SetConfig+0xb4>)
 800f140:	4293      	cmp	r3, r2
 800f142:	d00f      	beq.n	800f164 <TIM_OC6_SetConfig+0x78>
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	4a17      	ldr	r2, [pc, #92]	; (800f1a4 <TIM_OC6_SetConfig+0xb8>)
 800f148:	4293      	cmp	r3, r2
 800f14a:	d00b      	beq.n	800f164 <TIM_OC6_SetConfig+0x78>
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	4a16      	ldr	r2, [pc, #88]	; (800f1a8 <TIM_OC6_SetConfig+0xbc>)
 800f150:	4293      	cmp	r3, r2
 800f152:	d007      	beq.n	800f164 <TIM_OC6_SetConfig+0x78>
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	4a15      	ldr	r2, [pc, #84]	; (800f1ac <TIM_OC6_SetConfig+0xc0>)
 800f158:	4293      	cmp	r3, r2
 800f15a:	d003      	beq.n	800f164 <TIM_OC6_SetConfig+0x78>
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	4a14      	ldr	r2, [pc, #80]	; (800f1b0 <TIM_OC6_SetConfig+0xc4>)
 800f160:	4293      	cmp	r3, r2
 800f162:	d109      	bne.n	800f178 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800f164:	697b      	ldr	r3, [r7, #20]
 800f166:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800f16a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800f16c:	683b      	ldr	r3, [r7, #0]
 800f16e:	695b      	ldr	r3, [r3, #20]
 800f170:	029b      	lsls	r3, r3, #10
 800f172:	697a      	ldr	r2, [r7, #20]
 800f174:	4313      	orrs	r3, r2
 800f176:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	697a      	ldr	r2, [r7, #20]
 800f17c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	68fa      	ldr	r2, [r7, #12]
 800f182:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800f184:	683b      	ldr	r3, [r7, #0]
 800f186:	685a      	ldr	r2, [r3, #4]
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	693a      	ldr	r2, [r7, #16]
 800f190:	621a      	str	r2, [r3, #32]
}
 800f192:	bf00      	nop
 800f194:	371c      	adds	r7, #28
 800f196:	46bd      	mov	sp, r7
 800f198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f19c:	4770      	bx	lr
 800f19e:	bf00      	nop
 800f1a0:	40010000 	.word	0x40010000
 800f1a4:	40010400 	.word	0x40010400
 800f1a8:	40014000 	.word	0x40014000
 800f1ac:	40014400 	.word	0x40014400
 800f1b0:	40014800 	.word	0x40014800

0800f1b4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f1b4:	b480      	push	{r7}
 800f1b6:	b087      	sub	sp, #28
 800f1b8:	af00      	add	r7, sp, #0
 800f1ba:	60f8      	str	r0, [r7, #12]
 800f1bc:	60b9      	str	r1, [r7, #8]
 800f1be:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	6a1b      	ldr	r3, [r3, #32]
 800f1c4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	6a1b      	ldr	r3, [r3, #32]
 800f1ca:	f023 0201 	bic.w	r2, r3, #1
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	699b      	ldr	r3, [r3, #24]
 800f1d6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f1d8:	693b      	ldr	r3, [r7, #16]
 800f1da:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800f1de:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	011b      	lsls	r3, r3, #4
 800f1e4:	693a      	ldr	r2, [r7, #16]
 800f1e6:	4313      	orrs	r3, r2
 800f1e8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f1ea:	697b      	ldr	r3, [r7, #20]
 800f1ec:	f023 030a 	bic.w	r3, r3, #10
 800f1f0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f1f2:	697a      	ldr	r2, [r7, #20]
 800f1f4:	68bb      	ldr	r3, [r7, #8]
 800f1f6:	4313      	orrs	r3, r2
 800f1f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	693a      	ldr	r2, [r7, #16]
 800f1fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	697a      	ldr	r2, [r7, #20]
 800f204:	621a      	str	r2, [r3, #32]
}
 800f206:	bf00      	nop
 800f208:	371c      	adds	r7, #28
 800f20a:	46bd      	mov	sp, r7
 800f20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f210:	4770      	bx	lr

0800f212 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f212:	b480      	push	{r7}
 800f214:	b087      	sub	sp, #28
 800f216:	af00      	add	r7, sp, #0
 800f218:	60f8      	str	r0, [r7, #12]
 800f21a:	60b9      	str	r1, [r7, #8]
 800f21c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f21e:	68fb      	ldr	r3, [r7, #12]
 800f220:	6a1b      	ldr	r3, [r3, #32]
 800f222:	f023 0210 	bic.w	r2, r3, #16
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f22a:	68fb      	ldr	r3, [r7, #12]
 800f22c:	699b      	ldr	r3, [r3, #24]
 800f22e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	6a1b      	ldr	r3, [r3, #32]
 800f234:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f236:	697b      	ldr	r3, [r7, #20]
 800f238:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800f23c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	031b      	lsls	r3, r3, #12
 800f242:	697a      	ldr	r2, [r7, #20]
 800f244:	4313      	orrs	r3, r2
 800f246:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f248:	693b      	ldr	r3, [r7, #16]
 800f24a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800f24e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f250:	68bb      	ldr	r3, [r7, #8]
 800f252:	011b      	lsls	r3, r3, #4
 800f254:	693a      	ldr	r2, [r7, #16]
 800f256:	4313      	orrs	r3, r2
 800f258:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f25a:	68fb      	ldr	r3, [r7, #12]
 800f25c:	697a      	ldr	r2, [r7, #20]
 800f25e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	693a      	ldr	r2, [r7, #16]
 800f264:	621a      	str	r2, [r3, #32]
}
 800f266:	bf00      	nop
 800f268:	371c      	adds	r7, #28
 800f26a:	46bd      	mov	sp, r7
 800f26c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f270:	4770      	bx	lr
	...

0800f274 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f274:	b480      	push	{r7}
 800f276:	b085      	sub	sp, #20
 800f278:	af00      	add	r7, sp, #0
 800f27a:	6078      	str	r0, [r7, #4]
 800f27c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	689b      	ldr	r3, [r3, #8]
 800f282:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f284:	68fa      	ldr	r2, [r7, #12]
 800f286:	4b09      	ldr	r3, [pc, #36]	; (800f2ac <TIM_ITRx_SetConfig+0x38>)
 800f288:	4013      	ands	r3, r2
 800f28a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f28c:	683a      	ldr	r2, [r7, #0]
 800f28e:	68fb      	ldr	r3, [r7, #12]
 800f290:	4313      	orrs	r3, r2
 800f292:	f043 0307 	orr.w	r3, r3, #7
 800f296:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	68fa      	ldr	r2, [r7, #12]
 800f29c:	609a      	str	r2, [r3, #8]
}
 800f29e:	bf00      	nop
 800f2a0:	3714      	adds	r7, #20
 800f2a2:	46bd      	mov	sp, r7
 800f2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2a8:	4770      	bx	lr
 800f2aa:	bf00      	nop
 800f2ac:	ffcfff8f 	.word	0xffcfff8f

0800f2b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f2b0:	b480      	push	{r7}
 800f2b2:	b087      	sub	sp, #28
 800f2b4:	af00      	add	r7, sp, #0
 800f2b6:	60f8      	str	r0, [r7, #12]
 800f2b8:	60b9      	str	r1, [r7, #8]
 800f2ba:	607a      	str	r2, [r7, #4]
 800f2bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f2be:	68fb      	ldr	r3, [r7, #12]
 800f2c0:	689b      	ldr	r3, [r3, #8]
 800f2c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f2c4:	697b      	ldr	r3, [r7, #20]
 800f2c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f2ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f2cc:	683b      	ldr	r3, [r7, #0]
 800f2ce:	021a      	lsls	r2, r3, #8
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	431a      	orrs	r2, r3
 800f2d4:	68bb      	ldr	r3, [r7, #8]
 800f2d6:	4313      	orrs	r3, r2
 800f2d8:	697a      	ldr	r2, [r7, #20]
 800f2da:	4313      	orrs	r3, r2
 800f2dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	697a      	ldr	r2, [r7, #20]
 800f2e2:	609a      	str	r2, [r3, #8]
}
 800f2e4:	bf00      	nop
 800f2e6:	371c      	adds	r7, #28
 800f2e8:	46bd      	mov	sp, r7
 800f2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ee:	4770      	bx	lr

0800f2f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f2f0:	b480      	push	{r7}
 800f2f2:	b087      	sub	sp, #28
 800f2f4:	af00      	add	r7, sp, #0
 800f2f6:	60f8      	str	r0, [r7, #12]
 800f2f8:	60b9      	str	r1, [r7, #8]
 800f2fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f2fc:	68bb      	ldr	r3, [r7, #8]
 800f2fe:	f003 031f 	and.w	r3, r3, #31
 800f302:	2201      	movs	r2, #1
 800f304:	fa02 f303 	lsl.w	r3, r2, r3
 800f308:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f30a:	68fb      	ldr	r3, [r7, #12]
 800f30c:	6a1a      	ldr	r2, [r3, #32]
 800f30e:	697b      	ldr	r3, [r7, #20]
 800f310:	43db      	mvns	r3, r3
 800f312:	401a      	ands	r2, r3
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	6a1a      	ldr	r2, [r3, #32]
 800f31c:	68bb      	ldr	r3, [r7, #8]
 800f31e:	f003 031f 	and.w	r3, r3, #31
 800f322:	6879      	ldr	r1, [r7, #4]
 800f324:	fa01 f303 	lsl.w	r3, r1, r3
 800f328:	431a      	orrs	r2, r3
 800f32a:	68fb      	ldr	r3, [r7, #12]
 800f32c:	621a      	str	r2, [r3, #32]
}
 800f32e:	bf00      	nop
 800f330:	371c      	adds	r7, #28
 800f332:	46bd      	mov	sp, r7
 800f334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f338:	4770      	bx	lr
	...

0800f33c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f33c:	b480      	push	{r7}
 800f33e:	b085      	sub	sp, #20
 800f340:	af00      	add	r7, sp, #0
 800f342:	6078      	str	r0, [r7, #4]
 800f344:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f34c:	2b01      	cmp	r3, #1
 800f34e:	d101      	bne.n	800f354 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f350:	2302      	movs	r3, #2
 800f352:	e068      	b.n	800f426 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800f354:	687b      	ldr	r3, [r7, #4]
 800f356:	2201      	movs	r2, #1
 800f358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	2202      	movs	r2, #2
 800f360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	685b      	ldr	r3, [r3, #4]
 800f36a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	689b      	ldr	r3, [r3, #8]
 800f372:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	4a2e      	ldr	r2, [pc, #184]	; (800f434 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800f37a:	4293      	cmp	r3, r2
 800f37c:	d004      	beq.n	800f388 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	681b      	ldr	r3, [r3, #0]
 800f382:	4a2d      	ldr	r2, [pc, #180]	; (800f438 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800f384:	4293      	cmp	r3, r2
 800f386:	d108      	bne.n	800f39a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f388:	68fb      	ldr	r3, [r7, #12]
 800f38a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800f38e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f390:	683b      	ldr	r3, [r7, #0]
 800f392:	685b      	ldr	r3, [r3, #4]
 800f394:	68fa      	ldr	r2, [r7, #12]
 800f396:	4313      	orrs	r3, r2
 800f398:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f3a0:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f3a2:	683b      	ldr	r3, [r7, #0]
 800f3a4:	681b      	ldr	r3, [r3, #0]
 800f3a6:	68fa      	ldr	r2, [r7, #12]
 800f3a8:	4313      	orrs	r3, r2
 800f3aa:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f3ac:	687b      	ldr	r3, [r7, #4]
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	68fa      	ldr	r2, [r7, #12]
 800f3b2:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	4a1e      	ldr	r2, [pc, #120]	; (800f434 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800f3ba:	4293      	cmp	r3, r2
 800f3bc:	d01d      	beq.n	800f3fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	681b      	ldr	r3, [r3, #0]
 800f3c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f3c6:	d018      	beq.n	800f3fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	4a1b      	ldr	r2, [pc, #108]	; (800f43c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800f3ce:	4293      	cmp	r3, r2
 800f3d0:	d013      	beq.n	800f3fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800f3d2:	687b      	ldr	r3, [r7, #4]
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	4a1a      	ldr	r2, [pc, #104]	; (800f440 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800f3d8:	4293      	cmp	r3, r2
 800f3da:	d00e      	beq.n	800f3fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	681b      	ldr	r3, [r3, #0]
 800f3e0:	4a18      	ldr	r2, [pc, #96]	; (800f444 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800f3e2:	4293      	cmp	r3, r2
 800f3e4:	d009      	beq.n	800f3fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	681b      	ldr	r3, [r3, #0]
 800f3ea:	4a13      	ldr	r2, [pc, #76]	; (800f438 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800f3ec:	4293      	cmp	r3, r2
 800f3ee:	d004      	beq.n	800f3fa <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800f3f0:	687b      	ldr	r3, [r7, #4]
 800f3f2:	681b      	ldr	r3, [r3, #0]
 800f3f4:	4a14      	ldr	r2, [pc, #80]	; (800f448 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800f3f6:	4293      	cmp	r3, r2
 800f3f8:	d10c      	bne.n	800f414 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f3fa:	68bb      	ldr	r3, [r7, #8]
 800f3fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f400:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	689b      	ldr	r3, [r3, #8]
 800f406:	68ba      	ldr	r2, [r7, #8]
 800f408:	4313      	orrs	r3, r2
 800f40a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f40c:	687b      	ldr	r3, [r7, #4]
 800f40e:	681b      	ldr	r3, [r3, #0]
 800f410:	68ba      	ldr	r2, [r7, #8]
 800f412:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f414:	687b      	ldr	r3, [r7, #4]
 800f416:	2201      	movs	r2, #1
 800f418:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f41c:	687b      	ldr	r3, [r7, #4]
 800f41e:	2200      	movs	r2, #0
 800f420:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f424:	2300      	movs	r3, #0
}
 800f426:	4618      	mov	r0, r3
 800f428:	3714      	adds	r7, #20
 800f42a:	46bd      	mov	sp, r7
 800f42c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f430:	4770      	bx	lr
 800f432:	bf00      	nop
 800f434:	40010000 	.word	0x40010000
 800f438:	40010400 	.word	0x40010400
 800f43c:	40000400 	.word	0x40000400
 800f440:	40000800 	.word	0x40000800
 800f444:	40000c00 	.word	0x40000c00
 800f448:	40001800 	.word	0x40001800

0800f44c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f44c:	b480      	push	{r7}
 800f44e:	b083      	sub	sp, #12
 800f450:	af00      	add	r7, sp, #0
 800f452:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f454:	bf00      	nop
 800f456:	370c      	adds	r7, #12
 800f458:	46bd      	mov	sp, r7
 800f45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f45e:	4770      	bx	lr

0800f460 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f460:	b480      	push	{r7}
 800f462:	b083      	sub	sp, #12
 800f464:	af00      	add	r7, sp, #0
 800f466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f468:	bf00      	nop
 800f46a:	370c      	adds	r7, #12
 800f46c:	46bd      	mov	sp, r7
 800f46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f472:	4770      	bx	lr

0800f474 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800f474:	b480      	push	{r7}
 800f476:	b083      	sub	sp, #12
 800f478:	af00      	add	r7, sp, #0
 800f47a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800f47c:	bf00      	nop
 800f47e:	370c      	adds	r7, #12
 800f480:	46bd      	mov	sp, r7
 800f482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f486:	4770      	bx	lr

0800f488 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f488:	b580      	push	{r7, lr}
 800f48a:	b082      	sub	sp, #8
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	2b00      	cmp	r3, #0
 800f494:	d101      	bne.n	800f49a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f496:	2301      	movs	r3, #1
 800f498:	e042      	b.n	800f520 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f4a0:	2b00      	cmp	r3, #0
 800f4a2:	d106      	bne.n	800f4b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f4a4:	687b      	ldr	r3, [r7, #4]
 800f4a6:	2200      	movs	r2, #0
 800f4a8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f4ac:	6878      	ldr	r0, [r7, #4]
 800f4ae:	f7f4 fc5b 	bl	8003d68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	2224      	movs	r2, #36	; 0x24
 800f4b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	681a      	ldr	r2, [r3, #0]
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	681b      	ldr	r3, [r3, #0]
 800f4c4:	f022 0201 	bic.w	r2, r2, #1
 800f4c8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f4ca:	6878      	ldr	r0, [r7, #4]
 800f4cc:	f000 fbe0 	bl	800fc90 <UART_SetConfig>
 800f4d0:	4603      	mov	r3, r0
 800f4d2:	2b01      	cmp	r3, #1
 800f4d4:	d101      	bne.n	800f4da <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800f4d6:	2301      	movs	r3, #1
 800f4d8:	e022      	b.n	800f520 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f4de:	2b00      	cmp	r3, #0
 800f4e0:	d002      	beq.n	800f4e8 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800f4e2:	6878      	ldr	r0, [r7, #4]
 800f4e4:	f001 f934 	bl	8010750 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	685a      	ldr	r2, [r3, #4]
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800f4f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f4f8:	687b      	ldr	r3, [r7, #4]
 800f4fa:	681b      	ldr	r3, [r3, #0]
 800f4fc:	689a      	ldr	r2, [r3, #8]
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	681b      	ldr	r3, [r3, #0]
 800f502:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800f506:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	681b      	ldr	r3, [r3, #0]
 800f50c:	681a      	ldr	r2, [r3, #0]
 800f50e:	687b      	ldr	r3, [r7, #4]
 800f510:	681b      	ldr	r3, [r3, #0]
 800f512:	f042 0201 	orr.w	r2, r2, #1
 800f516:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f518:	6878      	ldr	r0, [r7, #4]
 800f51a:	f001 f9bb 	bl	8010894 <UART_CheckIdleState>
 800f51e:	4603      	mov	r3, r0
}
 800f520:	4618      	mov	r0, r3
 800f522:	3708      	adds	r7, #8
 800f524:	46bd      	mov	sp, r7
 800f526:	bd80      	pop	{r7, pc}

0800f528 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f528:	b580      	push	{r7, lr}
 800f52a:	b084      	sub	sp, #16
 800f52c:	af00      	add	r7, sp, #0
 800f52e:	60f8      	str	r0, [r7, #12]
 800f530:	60b9      	str	r1, [r7, #8]
 800f532:	4613      	mov	r3, r2
 800f534:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800f53c:	2b20      	cmp	r3, #32
 800f53e:	d168      	bne.n	800f612 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 800f540:	68bb      	ldr	r3, [r7, #8]
 800f542:	2b00      	cmp	r3, #0
 800f544:	d002      	beq.n	800f54c <HAL_UART_Transmit_DMA+0x24>
 800f546:	88fb      	ldrh	r3, [r7, #6]
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d101      	bne.n	800f550 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800f54c:	2301      	movs	r3, #1
 800f54e:	e061      	b.n	800f614 <HAL_UART_Transmit_DMA+0xec>
    }

    __HAL_LOCK(huart);
 800f550:	68fb      	ldr	r3, [r7, #12]
 800f552:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f556:	2b01      	cmp	r3, #1
 800f558:	d101      	bne.n	800f55e <HAL_UART_Transmit_DMA+0x36>
 800f55a:	2302      	movs	r3, #2
 800f55c:	e05a      	b.n	800f614 <HAL_UART_Transmit_DMA+0xec>
 800f55e:	68fb      	ldr	r3, [r7, #12]
 800f560:	2201      	movs	r2, #1
 800f562:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800f566:	68fb      	ldr	r3, [r7, #12]
 800f568:	68ba      	ldr	r2, [r7, #8]
 800f56a:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800f56c:	68fb      	ldr	r3, [r7, #12]
 800f56e:	88fa      	ldrh	r2, [r7, #6]
 800f570:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	88fa      	ldrh	r2, [r7, #6]
 800f578:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f57c:	68fb      	ldr	r3, [r7, #12]
 800f57e:	2200      	movs	r2, #0
 800f580:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f584:	68fb      	ldr	r3, [r7, #12]
 800f586:	2221      	movs	r2, #33	; 0x21
 800f588:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800f58c:	68fb      	ldr	r3, [r7, #12]
 800f58e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f590:	2b00      	cmp	r3, #0
 800f592:	d02c      	beq.n	800f5ee <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f598:	4a20      	ldr	r2, [pc, #128]	; (800f61c <HAL_UART_Transmit_DMA+0xf4>)
 800f59a:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f5a0:	4a1f      	ldr	r2, [pc, #124]	; (800f620 <HAL_UART_Transmit_DMA+0xf8>)
 800f5a2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f5a8:	4a1e      	ldr	r2, [pc, #120]	; (800f624 <HAL_UART_Transmit_DMA+0xfc>)
 800f5aa:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800f5b0:	2200      	movs	r2, #0
 800f5b2:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	6f98      	ldr	r0, [r3, #120]	; 0x78
 800f5b8:	68fb      	ldr	r3, [r7, #12]
 800f5ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f5bc:	4619      	mov	r1, r3
 800f5be:	68fb      	ldr	r3, [r7, #12]
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	3328      	adds	r3, #40	; 0x28
 800f5c4:	461a      	mov	r2, r3
 800f5c6:	88fb      	ldrh	r3, [r7, #6]
 800f5c8:	f7f6 f9c0 	bl	800594c <HAL_DMA_Start_IT>
 800f5cc:	4603      	mov	r3, r0
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d00d      	beq.n	800f5ee <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f5d2:	68fb      	ldr	r3, [r7, #12]
 800f5d4:	2210      	movs	r2, #16
 800f5d6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800f5da:	68fb      	ldr	r3, [r7, #12]
 800f5dc:	2200      	movs	r2, #0
 800f5de:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800f5e2:	68fb      	ldr	r3, [r7, #12]
 800f5e4:	2220      	movs	r2, #32
 800f5e6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 800f5ea:	2301      	movs	r3, #1
 800f5ec:	e012      	b.n	800f614 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800f5ee:	68fb      	ldr	r3, [r7, #12]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	2240      	movs	r2, #64	; 0x40
 800f5f4:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800f5f6:	68fb      	ldr	r3, [r7, #12]
 800f5f8:	2200      	movs	r2, #0
 800f5fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	689a      	ldr	r2, [r3, #8]
 800f604:	68fb      	ldr	r3, [r7, #12]
 800f606:	681b      	ldr	r3, [r3, #0]
 800f608:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800f60c:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800f60e:	2300      	movs	r3, #0
 800f610:	e000      	b.n	800f614 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 800f612:	2302      	movs	r3, #2
  }
}
 800f614:	4618      	mov	r0, r3
 800f616:	3710      	adds	r7, #16
 800f618:	46bd      	mov	sp, r7
 800f61a:	bd80      	pop	{r7, pc}
 800f61c:	08010ba9 	.word	0x08010ba9
 800f620:	08010bf9 	.word	0x08010bf9
 800f624:	08010ce3 	.word	0x08010ce3

0800f628 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f628:	b580      	push	{r7, lr}
 800f62a:	b084      	sub	sp, #16
 800f62c:	af00      	add	r7, sp, #0
 800f62e:	60f8      	str	r0, [r7, #12]
 800f630:	60b9      	str	r1, [r7, #8]
 800f632:	4613      	mov	r3, r2
 800f634:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f63c:	2b20      	cmp	r3, #32
 800f63e:	d131      	bne.n	800f6a4 <HAL_UART_Receive_DMA+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800f640:	68bb      	ldr	r3, [r7, #8]
 800f642:	2b00      	cmp	r3, #0
 800f644:	d002      	beq.n	800f64c <HAL_UART_Receive_DMA+0x24>
 800f646:	88fb      	ldrh	r3, [r7, #6]
 800f648:	2b00      	cmp	r3, #0
 800f64a:	d101      	bne.n	800f650 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800f64c:	2301      	movs	r3, #1
 800f64e:	e02a      	b.n	800f6a6 <HAL_UART_Receive_DMA+0x7e>
    }

    __HAL_LOCK(huart);
 800f650:	68fb      	ldr	r3, [r7, #12]
 800f652:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800f656:	2b01      	cmp	r3, #1
 800f658:	d101      	bne.n	800f65e <HAL_UART_Receive_DMA+0x36>
 800f65a:	2302      	movs	r3, #2
 800f65c:	e023      	b.n	800f6a6 <HAL_UART_Receive_DMA+0x7e>
 800f65e:	68fb      	ldr	r3, [r7, #12]
 800f660:	2201      	movs	r2, #1
 800f662:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f666:	68fb      	ldr	r3, [r7, #12]
 800f668:	2200      	movs	r2, #0
 800f66a:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800f66c:	68fb      	ldr	r3, [r7, #12]
 800f66e:	681b      	ldr	r3, [r3, #0]
 800f670:	4a0f      	ldr	r2, [pc, #60]	; (800f6b0 <HAL_UART_Receive_DMA+0x88>)
 800f672:	4293      	cmp	r3, r2
 800f674:	d00e      	beq.n	800f694 <HAL_UART_Receive_DMA+0x6c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	681b      	ldr	r3, [r3, #0]
 800f67a:	685b      	ldr	r3, [r3, #4]
 800f67c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800f680:	2b00      	cmp	r3, #0
 800f682:	d007      	beq.n	800f694 <HAL_UART_Receive_DMA+0x6c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	681b      	ldr	r3, [r3, #0]
 800f688:	681a      	ldr	r2, [r3, #0]
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800f692:	601a      	str	r2, [r3, #0]
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800f694:	88fb      	ldrh	r3, [r7, #6]
 800f696:	461a      	mov	r2, r3
 800f698:	68b9      	ldr	r1, [r7, #8]
 800f69a:	68f8      	ldr	r0, [r7, #12]
 800f69c:	f001 f9c6 	bl	8010a2c <UART_Start_Receive_DMA>
 800f6a0:	4603      	mov	r3, r0
 800f6a2:	e000      	b.n	800f6a6 <HAL_UART_Receive_DMA+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800f6a4:	2302      	movs	r3, #2
  }
}
 800f6a6:	4618      	mov	r0, r3
 800f6a8:	3710      	adds	r7, #16
 800f6aa:	46bd      	mov	sp, r7
 800f6ac:	bd80      	pop	{r7, pc}
 800f6ae:	bf00      	nop
 800f6b0:	58000c00 	.word	0x58000c00

0800f6b4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f6b4:	b580      	push	{r7, lr}
 800f6b6:	b088      	sub	sp, #32
 800f6b8:	af00      	add	r7, sp, #0
 800f6ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	681b      	ldr	r3, [r3, #0]
 800f6c0:	69db      	ldr	r3, [r3, #28]
 800f6c2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	681b      	ldr	r3, [r3, #0]
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	689b      	ldr	r3, [r3, #8]
 800f6d2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800f6d4:	69fa      	ldr	r2, [r7, #28]
 800f6d6:	f640 030f 	movw	r3, #2063	; 0x80f
 800f6da:	4013      	ands	r3, r2
 800f6dc:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800f6de:	693b      	ldr	r3, [r7, #16]
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d118      	bne.n	800f716 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f6e4:	69fb      	ldr	r3, [r7, #28]
 800f6e6:	f003 0320 	and.w	r3, r3, #32
 800f6ea:	2b00      	cmp	r3, #0
 800f6ec:	d013      	beq.n	800f716 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f6ee:	69bb      	ldr	r3, [r7, #24]
 800f6f0:	f003 0320 	and.w	r3, r3, #32
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d104      	bne.n	800f702 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f6f8:	697b      	ldr	r3, [r7, #20]
 800f6fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f6fe:	2b00      	cmp	r3, #0
 800f700:	d009      	beq.n	800f716 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f706:	2b00      	cmp	r3, #0
 800f708:	f000 8282 	beq.w	800fc10 <HAL_UART_IRQHandler+0x55c>
      {
        huart->RxISR(huart);
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f710:	6878      	ldr	r0, [r7, #4]
 800f712:	4798      	blx	r3
      }
      return;
 800f714:	e27c      	b.n	800fc10 <HAL_UART_IRQHandler+0x55c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800f716:	693b      	ldr	r3, [r7, #16]
 800f718:	2b00      	cmp	r3, #0
 800f71a:	f000 80ef 	beq.w	800f8fc <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800f71e:	697a      	ldr	r2, [r7, #20]
 800f720:	4b73      	ldr	r3, [pc, #460]	; (800f8f0 <HAL_UART_IRQHandler+0x23c>)
 800f722:	4013      	ands	r3, r2
 800f724:	2b00      	cmp	r3, #0
 800f726:	d105      	bne.n	800f734 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800f728:	69ba      	ldr	r2, [r7, #24]
 800f72a:	4b72      	ldr	r3, [pc, #456]	; (800f8f4 <HAL_UART_IRQHandler+0x240>)
 800f72c:	4013      	ands	r3, r2
 800f72e:	2b00      	cmp	r3, #0
 800f730:	f000 80e4 	beq.w	800f8fc <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800f734:	69fb      	ldr	r3, [r7, #28]
 800f736:	f003 0301 	and.w	r3, r3, #1
 800f73a:	2b00      	cmp	r3, #0
 800f73c:	d010      	beq.n	800f760 <HAL_UART_IRQHandler+0xac>
 800f73e:	69bb      	ldr	r3, [r7, #24]
 800f740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f744:	2b00      	cmp	r3, #0
 800f746:	d00b      	beq.n	800f760 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	681b      	ldr	r3, [r3, #0]
 800f74c:	2201      	movs	r2, #1
 800f74e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f750:	687b      	ldr	r3, [r7, #4]
 800f752:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f756:	f043 0201 	orr.w	r2, r3, #1
 800f75a:	687b      	ldr	r3, [r7, #4]
 800f75c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f760:	69fb      	ldr	r3, [r7, #28]
 800f762:	f003 0302 	and.w	r3, r3, #2
 800f766:	2b00      	cmp	r3, #0
 800f768:	d010      	beq.n	800f78c <HAL_UART_IRQHandler+0xd8>
 800f76a:	697b      	ldr	r3, [r7, #20]
 800f76c:	f003 0301 	and.w	r3, r3, #1
 800f770:	2b00      	cmp	r3, #0
 800f772:	d00b      	beq.n	800f78c <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800f774:	687b      	ldr	r3, [r7, #4]
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	2202      	movs	r2, #2
 800f77a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f782:	f043 0204 	orr.w	r2, r3, #4
 800f786:	687b      	ldr	r3, [r7, #4]
 800f788:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800f78c:	69fb      	ldr	r3, [r7, #28]
 800f78e:	f003 0304 	and.w	r3, r3, #4
 800f792:	2b00      	cmp	r3, #0
 800f794:	d010      	beq.n	800f7b8 <HAL_UART_IRQHandler+0x104>
 800f796:	697b      	ldr	r3, [r7, #20]
 800f798:	f003 0301 	and.w	r3, r3, #1
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d00b      	beq.n	800f7b8 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	2204      	movs	r2, #4
 800f7a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f7a8:	687b      	ldr	r3, [r7, #4]
 800f7aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f7ae:	f043 0202 	orr.w	r2, r3, #2
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800f7b8:	69fb      	ldr	r3, [r7, #28]
 800f7ba:	f003 0308 	and.w	r3, r3, #8
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d015      	beq.n	800f7ee <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f7c2:	69bb      	ldr	r3, [r7, #24]
 800f7c4:	f003 0320 	and.w	r3, r3, #32
 800f7c8:	2b00      	cmp	r3, #0
 800f7ca:	d104      	bne.n	800f7d6 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800f7cc:	697a      	ldr	r2, [r7, #20]
 800f7ce:	4b48      	ldr	r3, [pc, #288]	; (800f8f0 <HAL_UART_IRQHandler+0x23c>)
 800f7d0:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d00b      	beq.n	800f7ee <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f7d6:	687b      	ldr	r3, [r7, #4]
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	2208      	movs	r2, #8
 800f7dc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f7e4:	f043 0208 	orr.w	r2, r3, #8
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800f7ee:	69fb      	ldr	r3, [r7, #28]
 800f7f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800f7f4:	2b00      	cmp	r3, #0
 800f7f6:	d011      	beq.n	800f81c <HAL_UART_IRQHandler+0x168>
 800f7f8:	69bb      	ldr	r3, [r7, #24]
 800f7fa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	d00c      	beq.n	800f81c <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f802:	687b      	ldr	r3, [r7, #4]
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f80a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f812:	f043 0220 	orr.w	r2, r3, #32
 800f816:	687b      	ldr	r3, [r7, #4]
 800f818:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f822:	2b00      	cmp	r3, #0
 800f824:	f000 81f6 	beq.w	800fc14 <HAL_UART_IRQHandler+0x560>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800f828:	69fb      	ldr	r3, [r7, #28]
 800f82a:	f003 0320 	and.w	r3, r3, #32
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d011      	beq.n	800f856 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800f832:	69bb      	ldr	r3, [r7, #24]
 800f834:	f003 0320 	and.w	r3, r3, #32
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d104      	bne.n	800f846 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800f83c:	697b      	ldr	r3, [r7, #20]
 800f83e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800f842:	2b00      	cmp	r3, #0
 800f844:	d007      	beq.n	800f856 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d003      	beq.n	800f856 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800f852:	6878      	ldr	r0, [r7, #4]
 800f854:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800f85c:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f85e:	687b      	ldr	r3, [r7, #4]
 800f860:	681b      	ldr	r3, [r3, #0]
 800f862:	689b      	ldr	r3, [r3, #8]
 800f864:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f868:	2b40      	cmp	r3, #64	; 0x40
 800f86a:	d004      	beq.n	800f876 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800f872:	2b00      	cmp	r3, #0
 800f874:	d031      	beq.n	800f8da <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f876:	6878      	ldr	r0, [r7, #4]
 800f878:	f001 f964 	bl	8010b44 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	689b      	ldr	r3, [r3, #8]
 800f882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f886:	2b40      	cmp	r3, #64	; 0x40
 800f888:	d123      	bne.n	800f8d2 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	681b      	ldr	r3, [r3, #0]
 800f88e:	689a      	ldr	r2, [r3, #8]
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	681b      	ldr	r3, [r3, #0]
 800f894:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f898:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d013      	beq.n	800f8ca <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f8a6:	4a14      	ldr	r2, [pc, #80]	; (800f8f8 <HAL_UART_IRQHandler+0x244>)
 800f8a8:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f8ae:	4618      	mov	r0, r3
 800f8b0:	f7f6 fdd4 	bl	800645c <HAL_DMA_Abort_IT>
 800f8b4:	4603      	mov	r3, r0
 800f8b6:	2b00      	cmp	r3, #0
 800f8b8:	d017      	beq.n	800f8ea <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f8ba:	687b      	ldr	r3, [r7, #4]
 800f8bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f8be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f8c0:	687a      	ldr	r2, [r7, #4]
 800f8c2:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 800f8c4:	4610      	mov	r0, r2
 800f8c6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f8c8:	e00f      	b.n	800f8ea <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f8ca:	6878      	ldr	r0, [r7, #4]
 800f8cc:	f000 f9ca 	bl	800fc64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f8d0:	e00b      	b.n	800f8ea <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f8d2:	6878      	ldr	r0, [r7, #4]
 800f8d4:	f000 f9c6 	bl	800fc64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f8d8:	e007      	b.n	800f8ea <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f8da:	6878      	ldr	r0, [r7, #4]
 800f8dc:	f000 f9c2 	bl	800fc64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	2200      	movs	r2, #0
 800f8e4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800f8e8:	e194      	b.n	800fc14 <HAL_UART_IRQHandler+0x560>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f8ea:	bf00      	nop
    return;
 800f8ec:	e192      	b.n	800fc14 <HAL_UART_IRQHandler+0x560>
 800f8ee:	bf00      	nop
 800f8f0:	10000001 	.word	0x10000001
 800f8f4:	04000120 	.word	0x04000120
 800f8f8:	08010d63 	.word	0x08010d63

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800f900:	2b01      	cmp	r3, #1
 800f902:	f040 810f 	bne.w	800fb24 <HAL_UART_IRQHandler+0x470>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800f906:	69fb      	ldr	r3, [r7, #28]
 800f908:	f003 0310 	and.w	r3, r3, #16
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	f000 8109 	beq.w	800fb24 <HAL_UART_IRQHandler+0x470>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800f912:	69bb      	ldr	r3, [r7, #24]
 800f914:	f003 0310 	and.w	r3, r3, #16
 800f918:	2b00      	cmp	r3, #0
 800f91a:	f000 8103 	beq.w	800fb24 <HAL_UART_IRQHandler+0x470>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	681b      	ldr	r3, [r3, #0]
 800f922:	2210      	movs	r2, #16
 800f924:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	681b      	ldr	r3, [r3, #0]
 800f92a:	689b      	ldr	r3, [r3, #8]
 800f92c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f930:	2b40      	cmp	r3, #64	; 0x40
 800f932:	f040 80bb 	bne.w	800faac <HAL_UART_IRQHandler+0x3f8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f936:	687b      	ldr	r3, [r7, #4]
 800f938:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	4a96      	ldr	r2, [pc, #600]	; (800fb98 <HAL_UART_IRQHandler+0x4e4>)
 800f93e:	4293      	cmp	r3, r2
 800f940:	d059      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f942:	687b      	ldr	r3, [r7, #4]
 800f944:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f946:	681b      	ldr	r3, [r3, #0]
 800f948:	4a94      	ldr	r2, [pc, #592]	; (800fb9c <HAL_UART_IRQHandler+0x4e8>)
 800f94a:	4293      	cmp	r3, r2
 800f94c:	d053      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f952:	681b      	ldr	r3, [r3, #0]
 800f954:	4a92      	ldr	r2, [pc, #584]	; (800fba0 <HAL_UART_IRQHandler+0x4ec>)
 800f956:	4293      	cmp	r3, r2
 800f958:	d04d      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f95e:	681b      	ldr	r3, [r3, #0]
 800f960:	4a90      	ldr	r2, [pc, #576]	; (800fba4 <HAL_UART_IRQHandler+0x4f0>)
 800f962:	4293      	cmp	r3, r2
 800f964:	d047      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f96a:	681b      	ldr	r3, [r3, #0]
 800f96c:	4a8e      	ldr	r2, [pc, #568]	; (800fba8 <HAL_UART_IRQHandler+0x4f4>)
 800f96e:	4293      	cmp	r3, r2
 800f970:	d041      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	4a8c      	ldr	r2, [pc, #560]	; (800fbac <HAL_UART_IRQHandler+0x4f8>)
 800f97a:	4293      	cmp	r3, r2
 800f97c:	d03b      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f982:	681b      	ldr	r3, [r3, #0]
 800f984:	4a8a      	ldr	r2, [pc, #552]	; (800fbb0 <HAL_UART_IRQHandler+0x4fc>)
 800f986:	4293      	cmp	r3, r2
 800f988:	d035      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f98e:	681b      	ldr	r3, [r3, #0]
 800f990:	4a88      	ldr	r2, [pc, #544]	; (800fbb4 <HAL_UART_IRQHandler+0x500>)
 800f992:	4293      	cmp	r3, r2
 800f994:	d02f      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f99a:	681b      	ldr	r3, [r3, #0]
 800f99c:	4a86      	ldr	r2, [pc, #536]	; (800fbb8 <HAL_UART_IRQHandler+0x504>)
 800f99e:	4293      	cmp	r3, r2
 800f9a0:	d029      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f9a2:	687b      	ldr	r3, [r7, #4]
 800f9a4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f9a6:	681b      	ldr	r3, [r3, #0]
 800f9a8:	4a84      	ldr	r2, [pc, #528]	; (800fbbc <HAL_UART_IRQHandler+0x508>)
 800f9aa:	4293      	cmp	r3, r2
 800f9ac:	d023      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f9b2:	681b      	ldr	r3, [r3, #0]
 800f9b4:	4a82      	ldr	r2, [pc, #520]	; (800fbc0 <HAL_UART_IRQHandler+0x50c>)
 800f9b6:	4293      	cmp	r3, r2
 800f9b8:	d01d      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f9be:	681b      	ldr	r3, [r3, #0]
 800f9c0:	4a80      	ldr	r2, [pc, #512]	; (800fbc4 <HAL_UART_IRQHandler+0x510>)
 800f9c2:	4293      	cmp	r3, r2
 800f9c4:	d017      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f9ca:	681b      	ldr	r3, [r3, #0]
 800f9cc:	4a7e      	ldr	r2, [pc, #504]	; (800fbc8 <HAL_UART_IRQHandler+0x514>)
 800f9ce:	4293      	cmp	r3, r2
 800f9d0:	d011      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	4a7c      	ldr	r2, [pc, #496]	; (800fbcc <HAL_UART_IRQHandler+0x518>)
 800f9da:	4293      	cmp	r3, r2
 800f9dc:	d00b      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	4a7a      	ldr	r2, [pc, #488]	; (800fbd0 <HAL_UART_IRQHandler+0x51c>)
 800f9e6:	4293      	cmp	r3, r2
 800f9e8:	d005      	beq.n	800f9f6 <HAL_UART_IRQHandler+0x342>
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f9ee:	681b      	ldr	r3, [r3, #0]
 800f9f0:	4a78      	ldr	r2, [pc, #480]	; (800fbd4 <HAL_UART_IRQHandler+0x520>)
 800f9f2:	4293      	cmp	r3, r2
 800f9f4:	d105      	bne.n	800fa02 <HAL_UART_IRQHandler+0x34e>
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800f9fa:	681b      	ldr	r3, [r3, #0]
 800f9fc:	685b      	ldr	r3, [r3, #4]
 800f9fe:	b29b      	uxth	r3, r3
 800fa00:	e004      	b.n	800fa0c <HAL_UART_IRQHandler+0x358>
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	685b      	ldr	r3, [r3, #4]
 800fa0a:	b29b      	uxth	r3, r3
 800fa0c:	813b      	strh	r3, [r7, #8]
      if ((nb_remaining_rx_data > 0U)
 800fa0e:	893b      	ldrh	r3, [r7, #8]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	f000 8101 	beq.w	800fc18 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800fa1c:	893a      	ldrh	r2, [r7, #8]
 800fa1e:	429a      	cmp	r2, r3
 800fa20:	f080 80fa 	bcs.w	800fc18 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800fa24:	687b      	ldr	r3, [r7, #4]
 800fa26:	893a      	ldrh	r2, [r7, #8]
 800fa28:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fa30:	69db      	ldr	r3, [r3, #28]
 800fa32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800fa36:	d02b      	beq.n	800fa90 <HAL_UART_IRQHandler+0x3dc>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fa38:	687b      	ldr	r3, [r7, #4]
 800fa3a:	681b      	ldr	r3, [r3, #0]
 800fa3c:	681a      	ldr	r2, [r3, #0]
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800fa46:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	681b      	ldr	r3, [r3, #0]
 800fa4c:	689a      	ldr	r2, [r3, #8]
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	f022 0201 	bic.w	r2, r2, #1
 800fa56:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	681b      	ldr	r3, [r3, #0]
 800fa5c:	689a      	ldr	r2, [r3, #8]
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	681b      	ldr	r3, [r3, #0]
 800fa62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800fa66:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	2220      	movs	r2, #32
 800fa6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	2200      	movs	r2, #0
 800fa74:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fa76:	687b      	ldr	r3, [r7, #4]
 800fa78:	681b      	ldr	r3, [r3, #0]
 800fa7a:	681a      	ldr	r2, [r3, #0]
 800fa7c:	687b      	ldr	r3, [r7, #4]
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	f022 0210 	bic.w	r2, r2, #16
 800fa84:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800fa8a:	4618      	mov	r0, r3
 800fa8c:	f7f6 f9c8 	bl	8005e20 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fa9c:	b29b      	uxth	r3, r3
 800fa9e:	1ad3      	subs	r3, r2, r3
 800faa0:	b29b      	uxth	r3, r3
 800faa2:	4619      	mov	r1, r3
 800faa4:	6878      	ldr	r0, [r7, #4]
 800faa6:	f000 f8e7 	bl	800fc78 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800faaa:	e0b5      	b.n	800fc18 <HAL_UART_IRQHandler+0x564>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fab8:	b29b      	uxth	r3, r3
 800faba:	1ad3      	subs	r3, r2, r3
 800fabc:	817b      	strh	r3, [r7, #10]
      if ((huart->RxXferCount > 0U)
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800fac4:	b29b      	uxth	r3, r3
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	f000 80a8 	beq.w	800fc1c <HAL_UART_IRQHandler+0x568>
          && (nb_rx_data > 0U))
 800facc:	897b      	ldrh	r3, [r7, #10]
 800face:	2b00      	cmp	r3, #0
 800fad0:	f000 80a4 	beq.w	800fc1c <HAL_UART_IRQHandler+0x568>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	681b      	ldr	r3, [r3, #0]
 800fad8:	681a      	ldr	r2, [r3, #0]
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	681b      	ldr	r3, [r3, #0]
 800fade:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800fae2:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	681b      	ldr	r3, [r3, #0]
 800fae8:	6899      	ldr	r1, [r3, #8]
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	681a      	ldr	r2, [r3, #0]
 800faee:	4b3a      	ldr	r3, [pc, #232]	; (800fbd8 <HAL_UART_IRQHandler+0x524>)
 800faf0:	400b      	ands	r3, r1
 800faf2:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	2220      	movs	r2, #32
 800faf8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fafc:	687b      	ldr	r3, [r7, #4]
 800fafe:	2200      	movs	r2, #0
 800fb00:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	2200      	movs	r2, #0
 800fb06:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	681b      	ldr	r3, [r3, #0]
 800fb0c:	681a      	ldr	r2, [r3, #0]
 800fb0e:	687b      	ldr	r3, [r7, #4]
 800fb10:	681b      	ldr	r3, [r3, #0]
 800fb12:	f022 0210 	bic.w	r2, r2, #16
 800fb16:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fb18:	897b      	ldrh	r3, [r7, #10]
 800fb1a:	4619      	mov	r1, r3
 800fb1c:	6878      	ldr	r0, [r7, #4]
 800fb1e:	f000 f8ab 	bl	800fc78 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800fb22:	e07b      	b.n	800fc1c <HAL_UART_IRQHandler+0x568>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800fb24:	69fb      	ldr	r3, [r7, #28]
 800fb26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800fb2a:	2b00      	cmp	r3, #0
 800fb2c:	d00d      	beq.n	800fb4a <HAL_UART_IRQHandler+0x496>
 800fb2e:	697b      	ldr	r3, [r7, #20]
 800fb30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d008      	beq.n	800fb4a <HAL_UART_IRQHandler+0x496>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800fb38:	687b      	ldr	r3, [r7, #4]
 800fb3a:	681b      	ldr	r3, [r3, #0]
 800fb3c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800fb40:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800fb42:	6878      	ldr	r0, [r7, #4]
 800fb44:	f001 f93d 	bl	8010dc2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fb48:	e06b      	b.n	800fc22 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800fb4a:	69fb      	ldr	r3, [r7, #28]
 800fb4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d012      	beq.n	800fb7a <HAL_UART_IRQHandler+0x4c6>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800fb54:	69bb      	ldr	r3, [r7, #24]
 800fb56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d104      	bne.n	800fb68 <HAL_UART_IRQHandler+0x4b4>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800fb5e:	697b      	ldr	r3, [r7, #20]
 800fb60:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800fb64:	2b00      	cmp	r3, #0
 800fb66:	d008      	beq.n	800fb7a <HAL_UART_IRQHandler+0x4c6>
  {
    if (huart->TxISR != NULL)
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fb6c:	2b00      	cmp	r3, #0
 800fb6e:	d057      	beq.n	800fc20 <HAL_UART_IRQHandler+0x56c>
    {
      huart->TxISR(huart);
 800fb70:	687b      	ldr	r3, [r7, #4]
 800fb72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800fb74:	6878      	ldr	r0, [r7, #4]
 800fb76:	4798      	blx	r3
    }
    return;
 800fb78:	e052      	b.n	800fc20 <HAL_UART_IRQHandler+0x56c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800fb7a:	69fb      	ldr	r3, [r7, #28]
 800fb7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fb80:	2b00      	cmp	r3, #0
 800fb82:	d02b      	beq.n	800fbdc <HAL_UART_IRQHandler+0x528>
 800fb84:	69bb      	ldr	r3, [r7, #24]
 800fb86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d026      	beq.n	800fbdc <HAL_UART_IRQHandler+0x528>
  {
    UART_EndTransmit_IT(huart);
 800fb8e:	6878      	ldr	r0, [r7, #4]
 800fb90:	f001 f8fd 	bl	8010d8e <UART_EndTransmit_IT>
    return;
 800fb94:	e045      	b.n	800fc22 <HAL_UART_IRQHandler+0x56e>
 800fb96:	bf00      	nop
 800fb98:	40020010 	.word	0x40020010
 800fb9c:	40020028 	.word	0x40020028
 800fba0:	40020040 	.word	0x40020040
 800fba4:	40020058 	.word	0x40020058
 800fba8:	40020070 	.word	0x40020070
 800fbac:	40020088 	.word	0x40020088
 800fbb0:	400200a0 	.word	0x400200a0
 800fbb4:	400200b8 	.word	0x400200b8
 800fbb8:	40020410 	.word	0x40020410
 800fbbc:	40020428 	.word	0x40020428
 800fbc0:	40020440 	.word	0x40020440
 800fbc4:	40020458 	.word	0x40020458
 800fbc8:	40020470 	.word	0x40020470
 800fbcc:	40020488 	.word	0x40020488
 800fbd0:	400204a0 	.word	0x400204a0
 800fbd4:	400204b8 	.word	0x400204b8
 800fbd8:	effffffe 	.word	0xeffffffe
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800fbdc:	69fb      	ldr	r3, [r7, #28]
 800fbde:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d008      	beq.n	800fbf8 <HAL_UART_IRQHandler+0x544>
 800fbe6:	69bb      	ldr	r3, [r7, #24]
 800fbe8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d003      	beq.n	800fbf8 <HAL_UART_IRQHandler+0x544>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800fbf0:	6878      	ldr	r0, [r7, #4]
 800fbf2:	f001 f8fa 	bl	8010dea <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fbf6:	e014      	b.n	800fc22 <HAL_UART_IRQHandler+0x56e>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800fbf8:	69fb      	ldr	r3, [r7, #28]
 800fbfa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d00f      	beq.n	800fc22 <HAL_UART_IRQHandler+0x56e>
 800fc02:	69bb      	ldr	r3, [r7, #24]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	da0c      	bge.n	800fc22 <HAL_UART_IRQHandler+0x56e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800fc08:	6878      	ldr	r0, [r7, #4]
 800fc0a:	f001 f8e4 	bl	8010dd6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800fc0e:	e008      	b.n	800fc22 <HAL_UART_IRQHandler+0x56e>
      return;
 800fc10:	bf00      	nop
 800fc12:	e006      	b.n	800fc22 <HAL_UART_IRQHandler+0x56e>
    return;
 800fc14:	bf00      	nop
 800fc16:	e004      	b.n	800fc22 <HAL_UART_IRQHandler+0x56e>
      return;
 800fc18:	bf00      	nop
 800fc1a:	e002      	b.n	800fc22 <HAL_UART_IRQHandler+0x56e>
      return;
 800fc1c:	bf00      	nop
 800fc1e:	e000      	b.n	800fc22 <HAL_UART_IRQHandler+0x56e>
    return;
 800fc20:	bf00      	nop
  }
}
 800fc22:	3720      	adds	r7, #32
 800fc24:	46bd      	mov	sp, r7
 800fc26:	bd80      	pop	{r7, pc}

0800fc28 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800fc28:	b480      	push	{r7}
 800fc2a:	b083      	sub	sp, #12
 800fc2c:	af00      	add	r7, sp, #0
 800fc2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800fc30:	bf00      	nop
 800fc32:	370c      	adds	r7, #12
 800fc34:	46bd      	mov	sp, r7
 800fc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc3a:	4770      	bx	lr

0800fc3c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800fc3c:	b480      	push	{r7}
 800fc3e:	b083      	sub	sp, #12
 800fc40:	af00      	add	r7, sp, #0
 800fc42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800fc44:	bf00      	nop
 800fc46:	370c      	adds	r7, #12
 800fc48:	46bd      	mov	sp, r7
 800fc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc4e:	4770      	bx	lr

0800fc50 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800fc50:	b480      	push	{r7}
 800fc52:	b083      	sub	sp, #12
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800fc58:	bf00      	nop
 800fc5a:	370c      	adds	r7, #12
 800fc5c:	46bd      	mov	sp, r7
 800fc5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc62:	4770      	bx	lr

0800fc64 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800fc64:	b480      	push	{r7}
 800fc66:	b083      	sub	sp, #12
 800fc68:	af00      	add	r7, sp, #0
 800fc6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800fc6c:	bf00      	nop
 800fc6e:	370c      	adds	r7, #12
 800fc70:	46bd      	mov	sp, r7
 800fc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc76:	4770      	bx	lr

0800fc78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800fc78:	b480      	push	{r7}
 800fc7a:	b083      	sub	sp, #12
 800fc7c:	af00      	add	r7, sp, #0
 800fc7e:	6078      	str	r0, [r7, #4]
 800fc80:	460b      	mov	r3, r1
 800fc82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800fc84:	bf00      	nop
 800fc86:	370c      	adds	r7, #12
 800fc88:	46bd      	mov	sp, r7
 800fc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc8e:	4770      	bx	lr

0800fc90 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fc90:	b5b0      	push	{r4, r5, r7, lr}
 800fc92:	b08e      	sub	sp, #56	; 0x38
 800fc94:	af00      	add	r7, sp, #0
 800fc96:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fc98:	2300      	movs	r3, #0
 800fc9a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	689a      	ldr	r2, [r3, #8]
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	691b      	ldr	r3, [r3, #16]
 800fca6:	431a      	orrs	r2, r3
 800fca8:	687b      	ldr	r3, [r7, #4]
 800fcaa:	695b      	ldr	r3, [r3, #20]
 800fcac:	431a      	orrs	r2, r3
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	69db      	ldr	r3, [r3, #28]
 800fcb2:	4313      	orrs	r3, r2
 800fcb4:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	681a      	ldr	r2, [r3, #0]
 800fcbc:	4bbf      	ldr	r3, [pc, #764]	; (800ffbc <UART_SetConfig+0x32c>)
 800fcbe:	4013      	ands	r3, r2
 800fcc0:	687a      	ldr	r2, [r7, #4]
 800fcc2:	6812      	ldr	r2, [r2, #0]
 800fcc4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800fcc6:	430b      	orrs	r3, r1
 800fcc8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fcca:	687b      	ldr	r3, [r7, #4]
 800fccc:	681b      	ldr	r3, [r3, #0]
 800fcce:	685b      	ldr	r3, [r3, #4]
 800fcd0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	68da      	ldr	r2, [r3, #12]
 800fcd8:	687b      	ldr	r3, [r7, #4]
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	430a      	orrs	r2, r1
 800fcde:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	699b      	ldr	r3, [r3, #24]
 800fce4:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	681b      	ldr	r3, [r3, #0]
 800fcea:	4ab5      	ldr	r2, [pc, #724]	; (800ffc0 <UART_SetConfig+0x330>)
 800fcec:	4293      	cmp	r3, r2
 800fcee:	d004      	beq.n	800fcfa <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800fcf0:	687b      	ldr	r3, [r7, #4]
 800fcf2:	6a1b      	ldr	r3, [r3, #32]
 800fcf4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fcf6:	4313      	orrs	r3, r2
 800fcf8:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800fcfa:	687b      	ldr	r3, [r7, #4]
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	689a      	ldr	r2, [r3, #8]
 800fd00:	4bb0      	ldr	r3, [pc, #704]	; (800ffc4 <UART_SetConfig+0x334>)
 800fd02:	4013      	ands	r3, r2
 800fd04:	687a      	ldr	r2, [r7, #4]
 800fd06:	6812      	ldr	r2, [r2, #0]
 800fd08:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800fd0a:	430b      	orrs	r3, r1
 800fd0c:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd14:	f023 010f 	bic.w	r1, r3, #15
 800fd18:	687b      	ldr	r3, [r7, #4]
 800fd1a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	681b      	ldr	r3, [r3, #0]
 800fd20:	430a      	orrs	r2, r1
 800fd22:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	4aa7      	ldr	r2, [pc, #668]	; (800ffc8 <UART_SetConfig+0x338>)
 800fd2a:	4293      	cmp	r3, r2
 800fd2c:	d176      	bne.n	800fe1c <UART_SetConfig+0x18c>
 800fd2e:	4ba7      	ldr	r3, [pc, #668]	; (800ffcc <UART_SetConfig+0x33c>)
 800fd30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fd32:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800fd36:	2b28      	cmp	r3, #40	; 0x28
 800fd38:	d86c      	bhi.n	800fe14 <UART_SetConfig+0x184>
 800fd3a:	a201      	add	r2, pc, #4	; (adr r2, 800fd40 <UART_SetConfig+0xb0>)
 800fd3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd40:	0800fde5 	.word	0x0800fde5
 800fd44:	0800fe15 	.word	0x0800fe15
 800fd48:	0800fe15 	.word	0x0800fe15
 800fd4c:	0800fe15 	.word	0x0800fe15
 800fd50:	0800fe15 	.word	0x0800fe15
 800fd54:	0800fe15 	.word	0x0800fe15
 800fd58:	0800fe15 	.word	0x0800fe15
 800fd5c:	0800fe15 	.word	0x0800fe15
 800fd60:	0800fded 	.word	0x0800fded
 800fd64:	0800fe15 	.word	0x0800fe15
 800fd68:	0800fe15 	.word	0x0800fe15
 800fd6c:	0800fe15 	.word	0x0800fe15
 800fd70:	0800fe15 	.word	0x0800fe15
 800fd74:	0800fe15 	.word	0x0800fe15
 800fd78:	0800fe15 	.word	0x0800fe15
 800fd7c:	0800fe15 	.word	0x0800fe15
 800fd80:	0800fdf5 	.word	0x0800fdf5
 800fd84:	0800fe15 	.word	0x0800fe15
 800fd88:	0800fe15 	.word	0x0800fe15
 800fd8c:	0800fe15 	.word	0x0800fe15
 800fd90:	0800fe15 	.word	0x0800fe15
 800fd94:	0800fe15 	.word	0x0800fe15
 800fd98:	0800fe15 	.word	0x0800fe15
 800fd9c:	0800fe15 	.word	0x0800fe15
 800fda0:	0800fdfd 	.word	0x0800fdfd
 800fda4:	0800fe15 	.word	0x0800fe15
 800fda8:	0800fe15 	.word	0x0800fe15
 800fdac:	0800fe15 	.word	0x0800fe15
 800fdb0:	0800fe15 	.word	0x0800fe15
 800fdb4:	0800fe15 	.word	0x0800fe15
 800fdb8:	0800fe15 	.word	0x0800fe15
 800fdbc:	0800fe15 	.word	0x0800fe15
 800fdc0:	0800fe05 	.word	0x0800fe05
 800fdc4:	0800fe15 	.word	0x0800fe15
 800fdc8:	0800fe15 	.word	0x0800fe15
 800fdcc:	0800fe15 	.word	0x0800fe15
 800fdd0:	0800fe15 	.word	0x0800fe15
 800fdd4:	0800fe15 	.word	0x0800fe15
 800fdd8:	0800fe15 	.word	0x0800fe15
 800fddc:	0800fe15 	.word	0x0800fe15
 800fde0:	0800fe0d 	.word	0x0800fe0d
 800fde4:	2301      	movs	r3, #1
 800fde6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fdea:	e222      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fdec:	2304      	movs	r3, #4
 800fdee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fdf2:	e21e      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fdf4:	2308      	movs	r3, #8
 800fdf6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fdfa:	e21a      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fdfc:	2310      	movs	r3, #16
 800fdfe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fe02:	e216      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fe04:	2320      	movs	r3, #32
 800fe06:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fe0a:	e212      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fe0c:	2340      	movs	r3, #64	; 0x40
 800fe0e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fe12:	e20e      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fe14:	2380      	movs	r3, #128	; 0x80
 800fe16:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fe1a:	e20a      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	681b      	ldr	r3, [r3, #0]
 800fe20:	4a6b      	ldr	r2, [pc, #428]	; (800ffd0 <UART_SetConfig+0x340>)
 800fe22:	4293      	cmp	r3, r2
 800fe24:	d130      	bne.n	800fe88 <UART_SetConfig+0x1f8>
 800fe26:	4b69      	ldr	r3, [pc, #420]	; (800ffcc <UART_SetConfig+0x33c>)
 800fe28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fe2a:	f003 0307 	and.w	r3, r3, #7
 800fe2e:	2b05      	cmp	r3, #5
 800fe30:	d826      	bhi.n	800fe80 <UART_SetConfig+0x1f0>
 800fe32:	a201      	add	r2, pc, #4	; (adr r2, 800fe38 <UART_SetConfig+0x1a8>)
 800fe34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fe38:	0800fe51 	.word	0x0800fe51
 800fe3c:	0800fe59 	.word	0x0800fe59
 800fe40:	0800fe61 	.word	0x0800fe61
 800fe44:	0800fe69 	.word	0x0800fe69
 800fe48:	0800fe71 	.word	0x0800fe71
 800fe4c:	0800fe79 	.word	0x0800fe79
 800fe50:	2300      	movs	r3, #0
 800fe52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fe56:	e1ec      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fe58:	2304      	movs	r3, #4
 800fe5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fe5e:	e1e8      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fe60:	2308      	movs	r3, #8
 800fe62:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fe66:	e1e4      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fe68:	2310      	movs	r3, #16
 800fe6a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fe6e:	e1e0      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fe70:	2320      	movs	r3, #32
 800fe72:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fe76:	e1dc      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fe78:	2340      	movs	r3, #64	; 0x40
 800fe7a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fe7e:	e1d8      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fe80:	2380      	movs	r3, #128	; 0x80
 800fe82:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fe86:	e1d4      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	681b      	ldr	r3, [r3, #0]
 800fe8c:	4a51      	ldr	r2, [pc, #324]	; (800ffd4 <UART_SetConfig+0x344>)
 800fe8e:	4293      	cmp	r3, r2
 800fe90:	d130      	bne.n	800fef4 <UART_SetConfig+0x264>
 800fe92:	4b4e      	ldr	r3, [pc, #312]	; (800ffcc <UART_SetConfig+0x33c>)
 800fe94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fe96:	f003 0307 	and.w	r3, r3, #7
 800fe9a:	2b05      	cmp	r3, #5
 800fe9c:	d826      	bhi.n	800feec <UART_SetConfig+0x25c>
 800fe9e:	a201      	add	r2, pc, #4	; (adr r2, 800fea4 <UART_SetConfig+0x214>)
 800fea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fea4:	0800febd 	.word	0x0800febd
 800fea8:	0800fec5 	.word	0x0800fec5
 800feac:	0800fecd 	.word	0x0800fecd
 800feb0:	0800fed5 	.word	0x0800fed5
 800feb4:	0800fedd 	.word	0x0800fedd
 800feb8:	0800fee5 	.word	0x0800fee5
 800febc:	2300      	movs	r3, #0
 800febe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fec2:	e1b6      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fec4:	2304      	movs	r3, #4
 800fec6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800feca:	e1b2      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fecc:	2308      	movs	r3, #8
 800fece:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fed2:	e1ae      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fed4:	2310      	movs	r3, #16
 800fed6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800feda:	e1aa      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fedc:	2320      	movs	r3, #32
 800fede:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fee2:	e1a6      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fee4:	2340      	movs	r3, #64	; 0x40
 800fee6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800feea:	e1a2      	b.n	8010232 <UART_SetConfig+0x5a2>
 800feec:	2380      	movs	r3, #128	; 0x80
 800feee:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800fef2:	e19e      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	681b      	ldr	r3, [r3, #0]
 800fef8:	4a37      	ldr	r2, [pc, #220]	; (800ffd8 <UART_SetConfig+0x348>)
 800fefa:	4293      	cmp	r3, r2
 800fefc:	d130      	bne.n	800ff60 <UART_SetConfig+0x2d0>
 800fefe:	4b33      	ldr	r3, [pc, #204]	; (800ffcc <UART_SetConfig+0x33c>)
 800ff00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ff02:	f003 0307 	and.w	r3, r3, #7
 800ff06:	2b05      	cmp	r3, #5
 800ff08:	d826      	bhi.n	800ff58 <UART_SetConfig+0x2c8>
 800ff0a:	a201      	add	r2, pc, #4	; (adr r2, 800ff10 <UART_SetConfig+0x280>)
 800ff0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff10:	0800ff29 	.word	0x0800ff29
 800ff14:	0800ff31 	.word	0x0800ff31
 800ff18:	0800ff39 	.word	0x0800ff39
 800ff1c:	0800ff41 	.word	0x0800ff41
 800ff20:	0800ff49 	.word	0x0800ff49
 800ff24:	0800ff51 	.word	0x0800ff51
 800ff28:	2300      	movs	r3, #0
 800ff2a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ff2e:	e180      	b.n	8010232 <UART_SetConfig+0x5a2>
 800ff30:	2304      	movs	r3, #4
 800ff32:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ff36:	e17c      	b.n	8010232 <UART_SetConfig+0x5a2>
 800ff38:	2308      	movs	r3, #8
 800ff3a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ff3e:	e178      	b.n	8010232 <UART_SetConfig+0x5a2>
 800ff40:	2310      	movs	r3, #16
 800ff42:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ff46:	e174      	b.n	8010232 <UART_SetConfig+0x5a2>
 800ff48:	2320      	movs	r3, #32
 800ff4a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ff4e:	e170      	b.n	8010232 <UART_SetConfig+0x5a2>
 800ff50:	2340      	movs	r3, #64	; 0x40
 800ff52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ff56:	e16c      	b.n	8010232 <UART_SetConfig+0x5a2>
 800ff58:	2380      	movs	r3, #128	; 0x80
 800ff5a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ff5e:	e168      	b.n	8010232 <UART_SetConfig+0x5a2>
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	681b      	ldr	r3, [r3, #0]
 800ff64:	4a1d      	ldr	r2, [pc, #116]	; (800ffdc <UART_SetConfig+0x34c>)
 800ff66:	4293      	cmp	r3, r2
 800ff68:	d142      	bne.n	800fff0 <UART_SetConfig+0x360>
 800ff6a:	4b18      	ldr	r3, [pc, #96]	; (800ffcc <UART_SetConfig+0x33c>)
 800ff6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ff6e:	f003 0307 	and.w	r3, r3, #7
 800ff72:	2b05      	cmp	r3, #5
 800ff74:	d838      	bhi.n	800ffe8 <UART_SetConfig+0x358>
 800ff76:	a201      	add	r2, pc, #4	; (adr r2, 800ff7c <UART_SetConfig+0x2ec>)
 800ff78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff7c:	0800ff95 	.word	0x0800ff95
 800ff80:	0800ff9d 	.word	0x0800ff9d
 800ff84:	0800ffa5 	.word	0x0800ffa5
 800ff88:	0800ffad 	.word	0x0800ffad
 800ff8c:	0800ffb5 	.word	0x0800ffb5
 800ff90:	0800ffe1 	.word	0x0800ffe1
 800ff94:	2300      	movs	r3, #0
 800ff96:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ff9a:	e14a      	b.n	8010232 <UART_SetConfig+0x5a2>
 800ff9c:	2304      	movs	r3, #4
 800ff9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ffa2:	e146      	b.n	8010232 <UART_SetConfig+0x5a2>
 800ffa4:	2308      	movs	r3, #8
 800ffa6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ffaa:	e142      	b.n	8010232 <UART_SetConfig+0x5a2>
 800ffac:	2310      	movs	r3, #16
 800ffae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ffb2:	e13e      	b.n	8010232 <UART_SetConfig+0x5a2>
 800ffb4:	2320      	movs	r3, #32
 800ffb6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ffba:	e13a      	b.n	8010232 <UART_SetConfig+0x5a2>
 800ffbc:	cfff69f3 	.word	0xcfff69f3
 800ffc0:	58000c00 	.word	0x58000c00
 800ffc4:	11fff4ff 	.word	0x11fff4ff
 800ffc8:	40011000 	.word	0x40011000
 800ffcc:	58024400 	.word	0x58024400
 800ffd0:	40004400 	.word	0x40004400
 800ffd4:	40004800 	.word	0x40004800
 800ffd8:	40004c00 	.word	0x40004c00
 800ffdc:	40005000 	.word	0x40005000
 800ffe0:	2340      	movs	r3, #64	; 0x40
 800ffe2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ffe6:	e124      	b.n	8010232 <UART_SetConfig+0x5a2>
 800ffe8:	2380      	movs	r3, #128	; 0x80
 800ffea:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800ffee:	e120      	b.n	8010232 <UART_SetConfig+0x5a2>
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	681b      	ldr	r3, [r3, #0]
 800fff4:	4acc      	ldr	r2, [pc, #816]	; (8010328 <UART_SetConfig+0x698>)
 800fff6:	4293      	cmp	r3, r2
 800fff8:	d176      	bne.n	80100e8 <UART_SetConfig+0x458>
 800fffa:	4bcc      	ldr	r3, [pc, #816]	; (801032c <UART_SetConfig+0x69c>)
 800fffc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800fffe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010002:	2b28      	cmp	r3, #40	; 0x28
 8010004:	d86c      	bhi.n	80100e0 <UART_SetConfig+0x450>
 8010006:	a201      	add	r2, pc, #4	; (adr r2, 801000c <UART_SetConfig+0x37c>)
 8010008:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801000c:	080100b1 	.word	0x080100b1
 8010010:	080100e1 	.word	0x080100e1
 8010014:	080100e1 	.word	0x080100e1
 8010018:	080100e1 	.word	0x080100e1
 801001c:	080100e1 	.word	0x080100e1
 8010020:	080100e1 	.word	0x080100e1
 8010024:	080100e1 	.word	0x080100e1
 8010028:	080100e1 	.word	0x080100e1
 801002c:	080100b9 	.word	0x080100b9
 8010030:	080100e1 	.word	0x080100e1
 8010034:	080100e1 	.word	0x080100e1
 8010038:	080100e1 	.word	0x080100e1
 801003c:	080100e1 	.word	0x080100e1
 8010040:	080100e1 	.word	0x080100e1
 8010044:	080100e1 	.word	0x080100e1
 8010048:	080100e1 	.word	0x080100e1
 801004c:	080100c1 	.word	0x080100c1
 8010050:	080100e1 	.word	0x080100e1
 8010054:	080100e1 	.word	0x080100e1
 8010058:	080100e1 	.word	0x080100e1
 801005c:	080100e1 	.word	0x080100e1
 8010060:	080100e1 	.word	0x080100e1
 8010064:	080100e1 	.word	0x080100e1
 8010068:	080100e1 	.word	0x080100e1
 801006c:	080100c9 	.word	0x080100c9
 8010070:	080100e1 	.word	0x080100e1
 8010074:	080100e1 	.word	0x080100e1
 8010078:	080100e1 	.word	0x080100e1
 801007c:	080100e1 	.word	0x080100e1
 8010080:	080100e1 	.word	0x080100e1
 8010084:	080100e1 	.word	0x080100e1
 8010088:	080100e1 	.word	0x080100e1
 801008c:	080100d1 	.word	0x080100d1
 8010090:	080100e1 	.word	0x080100e1
 8010094:	080100e1 	.word	0x080100e1
 8010098:	080100e1 	.word	0x080100e1
 801009c:	080100e1 	.word	0x080100e1
 80100a0:	080100e1 	.word	0x080100e1
 80100a4:	080100e1 	.word	0x080100e1
 80100a8:	080100e1 	.word	0x080100e1
 80100ac:	080100d9 	.word	0x080100d9
 80100b0:	2301      	movs	r3, #1
 80100b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80100b6:	e0bc      	b.n	8010232 <UART_SetConfig+0x5a2>
 80100b8:	2304      	movs	r3, #4
 80100ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80100be:	e0b8      	b.n	8010232 <UART_SetConfig+0x5a2>
 80100c0:	2308      	movs	r3, #8
 80100c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80100c6:	e0b4      	b.n	8010232 <UART_SetConfig+0x5a2>
 80100c8:	2310      	movs	r3, #16
 80100ca:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80100ce:	e0b0      	b.n	8010232 <UART_SetConfig+0x5a2>
 80100d0:	2320      	movs	r3, #32
 80100d2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80100d6:	e0ac      	b.n	8010232 <UART_SetConfig+0x5a2>
 80100d8:	2340      	movs	r3, #64	; 0x40
 80100da:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80100de:	e0a8      	b.n	8010232 <UART_SetConfig+0x5a2>
 80100e0:	2380      	movs	r3, #128	; 0x80
 80100e2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80100e6:	e0a4      	b.n	8010232 <UART_SetConfig+0x5a2>
 80100e8:	687b      	ldr	r3, [r7, #4]
 80100ea:	681b      	ldr	r3, [r3, #0]
 80100ec:	4a90      	ldr	r2, [pc, #576]	; (8010330 <UART_SetConfig+0x6a0>)
 80100ee:	4293      	cmp	r3, r2
 80100f0:	d130      	bne.n	8010154 <UART_SetConfig+0x4c4>
 80100f2:	4b8e      	ldr	r3, [pc, #568]	; (801032c <UART_SetConfig+0x69c>)
 80100f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80100f6:	f003 0307 	and.w	r3, r3, #7
 80100fa:	2b05      	cmp	r3, #5
 80100fc:	d826      	bhi.n	801014c <UART_SetConfig+0x4bc>
 80100fe:	a201      	add	r2, pc, #4	; (adr r2, 8010104 <UART_SetConfig+0x474>)
 8010100:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010104:	0801011d 	.word	0x0801011d
 8010108:	08010125 	.word	0x08010125
 801010c:	0801012d 	.word	0x0801012d
 8010110:	08010135 	.word	0x08010135
 8010114:	0801013d 	.word	0x0801013d
 8010118:	08010145 	.word	0x08010145
 801011c:	2300      	movs	r3, #0
 801011e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010122:	e086      	b.n	8010232 <UART_SetConfig+0x5a2>
 8010124:	2304      	movs	r3, #4
 8010126:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801012a:	e082      	b.n	8010232 <UART_SetConfig+0x5a2>
 801012c:	2308      	movs	r3, #8
 801012e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010132:	e07e      	b.n	8010232 <UART_SetConfig+0x5a2>
 8010134:	2310      	movs	r3, #16
 8010136:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801013a:	e07a      	b.n	8010232 <UART_SetConfig+0x5a2>
 801013c:	2320      	movs	r3, #32
 801013e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010142:	e076      	b.n	8010232 <UART_SetConfig+0x5a2>
 8010144:	2340      	movs	r3, #64	; 0x40
 8010146:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801014a:	e072      	b.n	8010232 <UART_SetConfig+0x5a2>
 801014c:	2380      	movs	r3, #128	; 0x80
 801014e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010152:	e06e      	b.n	8010232 <UART_SetConfig+0x5a2>
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	681b      	ldr	r3, [r3, #0]
 8010158:	4a76      	ldr	r2, [pc, #472]	; (8010334 <UART_SetConfig+0x6a4>)
 801015a:	4293      	cmp	r3, r2
 801015c:	d130      	bne.n	80101c0 <UART_SetConfig+0x530>
 801015e:	4b73      	ldr	r3, [pc, #460]	; (801032c <UART_SetConfig+0x69c>)
 8010160:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010162:	f003 0307 	and.w	r3, r3, #7
 8010166:	2b05      	cmp	r3, #5
 8010168:	d826      	bhi.n	80101b8 <UART_SetConfig+0x528>
 801016a:	a201      	add	r2, pc, #4	; (adr r2, 8010170 <UART_SetConfig+0x4e0>)
 801016c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010170:	08010189 	.word	0x08010189
 8010174:	08010191 	.word	0x08010191
 8010178:	08010199 	.word	0x08010199
 801017c:	080101a1 	.word	0x080101a1
 8010180:	080101a9 	.word	0x080101a9
 8010184:	080101b1 	.word	0x080101b1
 8010188:	2300      	movs	r3, #0
 801018a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801018e:	e050      	b.n	8010232 <UART_SetConfig+0x5a2>
 8010190:	2304      	movs	r3, #4
 8010192:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010196:	e04c      	b.n	8010232 <UART_SetConfig+0x5a2>
 8010198:	2308      	movs	r3, #8
 801019a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801019e:	e048      	b.n	8010232 <UART_SetConfig+0x5a2>
 80101a0:	2310      	movs	r3, #16
 80101a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80101a6:	e044      	b.n	8010232 <UART_SetConfig+0x5a2>
 80101a8:	2320      	movs	r3, #32
 80101aa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80101ae:	e040      	b.n	8010232 <UART_SetConfig+0x5a2>
 80101b0:	2340      	movs	r3, #64	; 0x40
 80101b2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80101b6:	e03c      	b.n	8010232 <UART_SetConfig+0x5a2>
 80101b8:	2380      	movs	r3, #128	; 0x80
 80101ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80101be:	e038      	b.n	8010232 <UART_SetConfig+0x5a2>
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	4a5c      	ldr	r2, [pc, #368]	; (8010338 <UART_SetConfig+0x6a8>)
 80101c6:	4293      	cmp	r3, r2
 80101c8:	d130      	bne.n	801022c <UART_SetConfig+0x59c>
 80101ca:	4b58      	ldr	r3, [pc, #352]	; (801032c <UART_SetConfig+0x69c>)
 80101cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80101ce:	f003 0307 	and.w	r3, r3, #7
 80101d2:	2b05      	cmp	r3, #5
 80101d4:	d826      	bhi.n	8010224 <UART_SetConfig+0x594>
 80101d6:	a201      	add	r2, pc, #4	; (adr r2, 80101dc <UART_SetConfig+0x54c>)
 80101d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80101dc:	080101f5 	.word	0x080101f5
 80101e0:	080101fd 	.word	0x080101fd
 80101e4:	08010205 	.word	0x08010205
 80101e8:	0801020d 	.word	0x0801020d
 80101ec:	08010215 	.word	0x08010215
 80101f0:	0801021d 	.word	0x0801021d
 80101f4:	2302      	movs	r3, #2
 80101f6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80101fa:	e01a      	b.n	8010232 <UART_SetConfig+0x5a2>
 80101fc:	2304      	movs	r3, #4
 80101fe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010202:	e016      	b.n	8010232 <UART_SetConfig+0x5a2>
 8010204:	2308      	movs	r3, #8
 8010206:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801020a:	e012      	b.n	8010232 <UART_SetConfig+0x5a2>
 801020c:	2310      	movs	r3, #16
 801020e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010212:	e00e      	b.n	8010232 <UART_SetConfig+0x5a2>
 8010214:	2320      	movs	r3, #32
 8010216:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801021a:	e00a      	b.n	8010232 <UART_SetConfig+0x5a2>
 801021c:	2340      	movs	r3, #64	; 0x40
 801021e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8010222:	e006      	b.n	8010232 <UART_SetConfig+0x5a2>
 8010224:	2380      	movs	r3, #128	; 0x80
 8010226:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801022a:	e002      	b.n	8010232 <UART_SetConfig+0x5a2>
 801022c:	2380      	movs	r3, #128	; 0x80
 801022e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010232:	687b      	ldr	r3, [r7, #4]
 8010234:	681b      	ldr	r3, [r3, #0]
 8010236:	4a40      	ldr	r2, [pc, #256]	; (8010338 <UART_SetConfig+0x6a8>)
 8010238:	4293      	cmp	r3, r2
 801023a:	f040 80ef 	bne.w	801041c <UART_SetConfig+0x78c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 801023e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8010242:	2b20      	cmp	r3, #32
 8010244:	dc46      	bgt.n	80102d4 <UART_SetConfig+0x644>
 8010246:	2b02      	cmp	r3, #2
 8010248:	f2c0 8081 	blt.w	801034e <UART_SetConfig+0x6be>
 801024c:	3b02      	subs	r3, #2
 801024e:	2b1e      	cmp	r3, #30
 8010250:	d87d      	bhi.n	801034e <UART_SetConfig+0x6be>
 8010252:	a201      	add	r2, pc, #4	; (adr r2, 8010258 <UART_SetConfig+0x5c8>)
 8010254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010258:	080102db 	.word	0x080102db
 801025c:	0801034f 	.word	0x0801034f
 8010260:	080102e3 	.word	0x080102e3
 8010264:	0801034f 	.word	0x0801034f
 8010268:	0801034f 	.word	0x0801034f
 801026c:	0801034f 	.word	0x0801034f
 8010270:	080102f3 	.word	0x080102f3
 8010274:	0801034f 	.word	0x0801034f
 8010278:	0801034f 	.word	0x0801034f
 801027c:	0801034f 	.word	0x0801034f
 8010280:	0801034f 	.word	0x0801034f
 8010284:	0801034f 	.word	0x0801034f
 8010288:	0801034f 	.word	0x0801034f
 801028c:	0801034f 	.word	0x0801034f
 8010290:	08010303 	.word	0x08010303
 8010294:	0801034f 	.word	0x0801034f
 8010298:	0801034f 	.word	0x0801034f
 801029c:	0801034f 	.word	0x0801034f
 80102a0:	0801034f 	.word	0x0801034f
 80102a4:	0801034f 	.word	0x0801034f
 80102a8:	0801034f 	.word	0x0801034f
 80102ac:	0801034f 	.word	0x0801034f
 80102b0:	0801034f 	.word	0x0801034f
 80102b4:	0801034f 	.word	0x0801034f
 80102b8:	0801034f 	.word	0x0801034f
 80102bc:	0801034f 	.word	0x0801034f
 80102c0:	0801034f 	.word	0x0801034f
 80102c4:	0801034f 	.word	0x0801034f
 80102c8:	0801034f 	.word	0x0801034f
 80102cc:	0801034f 	.word	0x0801034f
 80102d0:	08010341 	.word	0x08010341
 80102d4:	2b40      	cmp	r3, #64	; 0x40
 80102d6:	d036      	beq.n	8010346 <UART_SetConfig+0x6b6>
 80102d8:	e039      	b.n	801034e <UART_SetConfig+0x6be>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80102da:	f7fc f963 	bl	800c5a4 <HAL_RCCEx_GetD3PCLK1Freq>
 80102de:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80102e0:	e03b      	b.n	801035a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80102e2:	f107 0314 	add.w	r3, r7, #20
 80102e6:	4618      	mov	r0, r3
 80102e8:	f7fc f972 	bl	800c5d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80102ec:	69bb      	ldr	r3, [r7, #24]
 80102ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80102f0:	e033      	b.n	801035a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80102f2:	f107 0308 	add.w	r3, r7, #8
 80102f6:	4618      	mov	r0, r3
 80102f8:	f7fc fabe 	bl	800c878 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80102fc:	68fb      	ldr	r3, [r7, #12]
 80102fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010300:	e02b      	b.n	801035a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010302:	4b0a      	ldr	r3, [pc, #40]	; (801032c <UART_SetConfig+0x69c>)
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	f003 0320 	and.w	r3, r3, #32
 801030a:	2b00      	cmp	r3, #0
 801030c:	d009      	beq.n	8010322 <UART_SetConfig+0x692>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 801030e:	4b07      	ldr	r3, [pc, #28]	; (801032c <UART_SetConfig+0x69c>)
 8010310:	681b      	ldr	r3, [r3, #0]
 8010312:	08db      	lsrs	r3, r3, #3
 8010314:	f003 0303 	and.w	r3, r3, #3
 8010318:	4a08      	ldr	r2, [pc, #32]	; (801033c <UART_SetConfig+0x6ac>)
 801031a:	fa22 f303 	lsr.w	r3, r2, r3
 801031e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010320:	e01b      	b.n	801035a <UART_SetConfig+0x6ca>
          pclk = (uint32_t) HSI_VALUE;
 8010322:	4b06      	ldr	r3, [pc, #24]	; (801033c <UART_SetConfig+0x6ac>)
 8010324:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010326:	e018      	b.n	801035a <UART_SetConfig+0x6ca>
 8010328:	40011400 	.word	0x40011400
 801032c:	58024400 	.word	0x58024400
 8010330:	40007800 	.word	0x40007800
 8010334:	40007c00 	.word	0x40007c00
 8010338:	58000c00 	.word	0x58000c00
 801033c:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010340:	4bc4      	ldr	r3, [pc, #784]	; (8010654 <UART_SetConfig+0x9c4>)
 8010342:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010344:	e009      	b.n	801035a <UART_SetConfig+0x6ca>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010346:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801034a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 801034c:	e005      	b.n	801035a <UART_SetConfig+0x6ca>
      default:
        pclk = 0U;
 801034e:	2300      	movs	r3, #0
 8010350:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8010352:	2301      	movs	r3, #1
 8010354:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8010358:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 801035a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801035c:	2b00      	cmp	r3, #0
 801035e:	f000 81da 	beq.w	8010716 <UART_SetConfig+0xa86>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010362:	687b      	ldr	r3, [r7, #4]
 8010364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010366:	4abc      	ldr	r2, [pc, #752]	; (8010658 <UART_SetConfig+0x9c8>)
 8010368:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801036c:	461a      	mov	r2, r3
 801036e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010370:	fbb3 f3f2 	udiv	r3, r3, r2
 8010374:	623b      	str	r3, [r7, #32]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	685a      	ldr	r2, [r3, #4]
 801037a:	4613      	mov	r3, r2
 801037c:	005b      	lsls	r3, r3, #1
 801037e:	4413      	add	r3, r2
 8010380:	6a3a      	ldr	r2, [r7, #32]
 8010382:	429a      	cmp	r2, r3
 8010384:	d305      	bcc.n	8010392 <UART_SetConfig+0x702>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	685b      	ldr	r3, [r3, #4]
 801038a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 801038c:	6a3a      	ldr	r2, [r7, #32]
 801038e:	429a      	cmp	r2, r3
 8010390:	d903      	bls.n	801039a <UART_SetConfig+0x70a>
      {
        ret = HAL_ERROR;
 8010392:	2301      	movs	r3, #1
 8010394:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8010398:	e1bd      	b.n	8010716 <UART_SetConfig+0xa86>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801039a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801039c:	4618      	mov	r0, r3
 801039e:	f04f 0100 	mov.w	r1, #0
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80103a6:	4aac      	ldr	r2, [pc, #688]	; (8010658 <UART_SetConfig+0x9c8>)
 80103a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80103ac:	b29a      	uxth	r2, r3
 80103ae:	f04f 0300 	mov.w	r3, #0
 80103b2:	f7ef ffed 	bl	8000390 <__aeabi_uldivmod>
 80103b6:	4602      	mov	r2, r0
 80103b8:	460b      	mov	r3, r1
 80103ba:	4610      	mov	r0, r2
 80103bc:	4619      	mov	r1, r3
 80103be:	f04f 0200 	mov.w	r2, #0
 80103c2:	f04f 0300 	mov.w	r3, #0
 80103c6:	020b      	lsls	r3, r1, #8
 80103c8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80103cc:	0202      	lsls	r2, r0, #8
 80103ce:	6879      	ldr	r1, [r7, #4]
 80103d0:	6849      	ldr	r1, [r1, #4]
 80103d2:	0849      	lsrs	r1, r1, #1
 80103d4:	4608      	mov	r0, r1
 80103d6:	f04f 0100 	mov.w	r1, #0
 80103da:	1814      	adds	r4, r2, r0
 80103dc:	eb43 0501 	adc.w	r5, r3, r1
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	685b      	ldr	r3, [r3, #4]
 80103e4:	461a      	mov	r2, r3
 80103e6:	f04f 0300 	mov.w	r3, #0
 80103ea:	4620      	mov	r0, r4
 80103ec:	4629      	mov	r1, r5
 80103ee:	f7ef ffcf 	bl	8000390 <__aeabi_uldivmod>
 80103f2:	4602      	mov	r2, r0
 80103f4:	460b      	mov	r3, r1
 80103f6:	4613      	mov	r3, r2
 80103f8:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80103fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80103fc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010400:	d308      	bcc.n	8010414 <UART_SetConfig+0x784>
 8010402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010404:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8010408:	d204      	bcs.n	8010414 <UART_SetConfig+0x784>
        {
          huart->Instance->BRR = usartdiv;
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010410:	60da      	str	r2, [r3, #12]
 8010412:	e180      	b.n	8010716 <UART_SetConfig+0xa86>
        }
        else
        {
          ret = HAL_ERROR;
 8010414:	2301      	movs	r3, #1
 8010416:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 801041a:	e17c      	b.n	8010716 <UART_SetConfig+0xa86>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 801041c:	687b      	ldr	r3, [r7, #4]
 801041e:	69db      	ldr	r3, [r3, #28]
 8010420:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8010424:	f040 80bf 	bne.w	80105a6 <UART_SetConfig+0x916>
  {
    switch (clocksource)
 8010428:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 801042c:	2b20      	cmp	r3, #32
 801042e:	dc49      	bgt.n	80104c4 <UART_SetConfig+0x834>
 8010430:	2b00      	cmp	r3, #0
 8010432:	db7c      	blt.n	801052e <UART_SetConfig+0x89e>
 8010434:	2b20      	cmp	r3, #32
 8010436:	d87a      	bhi.n	801052e <UART_SetConfig+0x89e>
 8010438:	a201      	add	r2, pc, #4	; (adr r2, 8010440 <UART_SetConfig+0x7b0>)
 801043a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801043e:	bf00      	nop
 8010440:	080104cb 	.word	0x080104cb
 8010444:	080104d3 	.word	0x080104d3
 8010448:	0801052f 	.word	0x0801052f
 801044c:	0801052f 	.word	0x0801052f
 8010450:	080104db 	.word	0x080104db
 8010454:	0801052f 	.word	0x0801052f
 8010458:	0801052f 	.word	0x0801052f
 801045c:	0801052f 	.word	0x0801052f
 8010460:	080104eb 	.word	0x080104eb
 8010464:	0801052f 	.word	0x0801052f
 8010468:	0801052f 	.word	0x0801052f
 801046c:	0801052f 	.word	0x0801052f
 8010470:	0801052f 	.word	0x0801052f
 8010474:	0801052f 	.word	0x0801052f
 8010478:	0801052f 	.word	0x0801052f
 801047c:	0801052f 	.word	0x0801052f
 8010480:	080104fb 	.word	0x080104fb
 8010484:	0801052f 	.word	0x0801052f
 8010488:	0801052f 	.word	0x0801052f
 801048c:	0801052f 	.word	0x0801052f
 8010490:	0801052f 	.word	0x0801052f
 8010494:	0801052f 	.word	0x0801052f
 8010498:	0801052f 	.word	0x0801052f
 801049c:	0801052f 	.word	0x0801052f
 80104a0:	0801052f 	.word	0x0801052f
 80104a4:	0801052f 	.word	0x0801052f
 80104a8:	0801052f 	.word	0x0801052f
 80104ac:	0801052f 	.word	0x0801052f
 80104b0:	0801052f 	.word	0x0801052f
 80104b4:	0801052f 	.word	0x0801052f
 80104b8:	0801052f 	.word	0x0801052f
 80104bc:	0801052f 	.word	0x0801052f
 80104c0:	08010521 	.word	0x08010521
 80104c4:	2b40      	cmp	r3, #64	; 0x40
 80104c6:	d02e      	beq.n	8010526 <UART_SetConfig+0x896>
 80104c8:	e031      	b.n	801052e <UART_SetConfig+0x89e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80104ca:	f7fb f8ff 	bl	800b6cc <HAL_RCC_GetPCLK1Freq>
 80104ce:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80104d0:	e033      	b.n	801053a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80104d2:	f7fb f911 	bl	800b6f8 <HAL_RCC_GetPCLK2Freq>
 80104d6:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 80104d8:	e02f      	b.n	801053a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80104da:	f107 0314 	add.w	r3, r7, #20
 80104de:	4618      	mov	r0, r3
 80104e0:	f7fc f876 	bl	800c5d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80104e4:	69bb      	ldr	r3, [r7, #24]
 80104e6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80104e8:	e027      	b.n	801053a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80104ea:	f107 0308 	add.w	r3, r7, #8
 80104ee:	4618      	mov	r0, r3
 80104f0:	f7fc f9c2 	bl	800c878 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80104f8:	e01f      	b.n	801053a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80104fa:	4b58      	ldr	r3, [pc, #352]	; (801065c <UART_SetConfig+0x9cc>)
 80104fc:	681b      	ldr	r3, [r3, #0]
 80104fe:	f003 0320 	and.w	r3, r3, #32
 8010502:	2b00      	cmp	r3, #0
 8010504:	d009      	beq.n	801051a <UART_SetConfig+0x88a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010506:	4b55      	ldr	r3, [pc, #340]	; (801065c <UART_SetConfig+0x9cc>)
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	08db      	lsrs	r3, r3, #3
 801050c:	f003 0303 	and.w	r3, r3, #3
 8010510:	4a53      	ldr	r2, [pc, #332]	; (8010660 <UART_SetConfig+0x9d0>)
 8010512:	fa22 f303 	lsr.w	r3, r2, r3
 8010516:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010518:	e00f      	b.n	801053a <UART_SetConfig+0x8aa>
          pclk = (uint32_t) HSI_VALUE;
 801051a:	4b51      	ldr	r3, [pc, #324]	; (8010660 <UART_SetConfig+0x9d0>)
 801051c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 801051e:	e00c      	b.n	801053a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010520:	4b4c      	ldr	r3, [pc, #304]	; (8010654 <UART_SetConfig+0x9c4>)
 8010522:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8010524:	e009      	b.n	801053a <UART_SetConfig+0x8aa>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010526:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801052a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 801052c:	e005      	b.n	801053a <UART_SetConfig+0x8aa>
      default:
        pclk = 0U;
 801052e:	2300      	movs	r3, #0
 8010530:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8010532:	2301      	movs	r3, #1
 8010534:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 8010538:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 801053a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801053c:	2b00      	cmp	r3, #0
 801053e:	f000 80ea 	beq.w	8010716 <UART_SetConfig+0xa86>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010546:	4a44      	ldr	r2, [pc, #272]	; (8010658 <UART_SetConfig+0x9c8>)
 8010548:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801054c:	461a      	mov	r2, r3
 801054e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010550:	fbb3 f3f2 	udiv	r3, r3, r2
 8010554:	005a      	lsls	r2, r3, #1
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	685b      	ldr	r3, [r3, #4]
 801055a:	085b      	lsrs	r3, r3, #1
 801055c:	441a      	add	r2, r3
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	685b      	ldr	r3, [r3, #4]
 8010562:	fbb2 f3f3 	udiv	r3, r2, r3
 8010566:	b29b      	uxth	r3, r3
 8010568:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 801056a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801056c:	2b0f      	cmp	r3, #15
 801056e:	d916      	bls.n	801059e <UART_SetConfig+0x90e>
 8010570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010572:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010576:	d212      	bcs.n	801059e <UART_SetConfig+0x90e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8010578:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801057a:	b29b      	uxth	r3, r3
 801057c:	f023 030f 	bic.w	r3, r3, #15
 8010580:	84fb      	strh	r3, [r7, #38]	; 0x26
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8010582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010584:	085b      	lsrs	r3, r3, #1
 8010586:	b29b      	uxth	r3, r3
 8010588:	f003 0307 	and.w	r3, r3, #7
 801058c:	b29a      	uxth	r2, r3
 801058e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8010590:	4313      	orrs	r3, r2
 8010592:	84fb      	strh	r3, [r7, #38]	; 0x26
        huart->Instance->BRR = brrtemp;
 8010594:	687b      	ldr	r3, [r7, #4]
 8010596:	681b      	ldr	r3, [r3, #0]
 8010598:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801059a:	60da      	str	r2, [r3, #12]
 801059c:	e0bb      	b.n	8010716 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 801059e:	2301      	movs	r3, #1
 80105a0:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 80105a4:	e0b7      	b.n	8010716 <UART_SetConfig+0xa86>
      }
    }
  }
  else
  {
    switch (clocksource)
 80105a6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80105aa:	2b20      	cmp	r3, #32
 80105ac:	dc4a      	bgt.n	8010644 <UART_SetConfig+0x9b4>
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	f2c0 8086 	blt.w	80106c0 <UART_SetConfig+0xa30>
 80105b4:	2b20      	cmp	r3, #32
 80105b6:	f200 8083 	bhi.w	80106c0 <UART_SetConfig+0xa30>
 80105ba:	a201      	add	r2, pc, #4	; (adr r2, 80105c0 <UART_SetConfig+0x930>)
 80105bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80105c0:	0801064b 	.word	0x0801064b
 80105c4:	08010665 	.word	0x08010665
 80105c8:	080106c1 	.word	0x080106c1
 80105cc:	080106c1 	.word	0x080106c1
 80105d0:	0801066d 	.word	0x0801066d
 80105d4:	080106c1 	.word	0x080106c1
 80105d8:	080106c1 	.word	0x080106c1
 80105dc:	080106c1 	.word	0x080106c1
 80105e0:	0801067d 	.word	0x0801067d
 80105e4:	080106c1 	.word	0x080106c1
 80105e8:	080106c1 	.word	0x080106c1
 80105ec:	080106c1 	.word	0x080106c1
 80105f0:	080106c1 	.word	0x080106c1
 80105f4:	080106c1 	.word	0x080106c1
 80105f8:	080106c1 	.word	0x080106c1
 80105fc:	080106c1 	.word	0x080106c1
 8010600:	0801068d 	.word	0x0801068d
 8010604:	080106c1 	.word	0x080106c1
 8010608:	080106c1 	.word	0x080106c1
 801060c:	080106c1 	.word	0x080106c1
 8010610:	080106c1 	.word	0x080106c1
 8010614:	080106c1 	.word	0x080106c1
 8010618:	080106c1 	.word	0x080106c1
 801061c:	080106c1 	.word	0x080106c1
 8010620:	080106c1 	.word	0x080106c1
 8010624:	080106c1 	.word	0x080106c1
 8010628:	080106c1 	.word	0x080106c1
 801062c:	080106c1 	.word	0x080106c1
 8010630:	080106c1 	.word	0x080106c1
 8010634:	080106c1 	.word	0x080106c1
 8010638:	080106c1 	.word	0x080106c1
 801063c:	080106c1 	.word	0x080106c1
 8010640:	080106b3 	.word	0x080106b3
 8010644:	2b40      	cmp	r3, #64	; 0x40
 8010646:	d037      	beq.n	80106b8 <UART_SetConfig+0xa28>
 8010648:	e03a      	b.n	80106c0 <UART_SetConfig+0xa30>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801064a:	f7fb f83f 	bl	800b6cc <HAL_RCC_GetPCLK1Freq>
 801064e:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 8010650:	e03c      	b.n	80106cc <UART_SetConfig+0xa3c>
 8010652:	bf00      	nop
 8010654:	003d0900 	.word	0x003d0900
 8010658:	0801441c 	.word	0x0801441c
 801065c:	58024400 	.word	0x58024400
 8010660:	03d09000 	.word	0x03d09000
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010664:	f7fb f848 	bl	800b6f8 <HAL_RCC_GetPCLK2Freq>
 8010668:	62f8      	str	r0, [r7, #44]	; 0x2c
        break;
 801066a:	e02f      	b.n	80106cc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801066c:	f107 0314 	add.w	r3, r7, #20
 8010670:	4618      	mov	r0, r3
 8010672:	f7fb ffad 	bl	800c5d0 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010676:	69bb      	ldr	r3, [r7, #24]
 8010678:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 801067a:	e027      	b.n	80106cc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801067c:	f107 0308 	add.w	r3, r7, #8
 8010680:	4618      	mov	r0, r3
 8010682:	f7fc f8f9 	bl	800c878 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010686:	68fb      	ldr	r3, [r7, #12]
 8010688:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 801068a:	e01f      	b.n	80106cc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801068c:	4b2c      	ldr	r3, [pc, #176]	; (8010740 <UART_SetConfig+0xab0>)
 801068e:	681b      	ldr	r3, [r3, #0]
 8010690:	f003 0320 	and.w	r3, r3, #32
 8010694:	2b00      	cmp	r3, #0
 8010696:	d009      	beq.n	80106ac <UART_SetConfig+0xa1c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010698:	4b29      	ldr	r3, [pc, #164]	; (8010740 <UART_SetConfig+0xab0>)
 801069a:	681b      	ldr	r3, [r3, #0]
 801069c:	08db      	lsrs	r3, r3, #3
 801069e:	f003 0303 	and.w	r3, r3, #3
 80106a2:	4a28      	ldr	r2, [pc, #160]	; (8010744 <UART_SetConfig+0xab4>)
 80106a4:	fa22 f303 	lsr.w	r3, r2, r3
 80106a8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80106aa:	e00f      	b.n	80106cc <UART_SetConfig+0xa3c>
          pclk = (uint32_t) HSI_VALUE;
 80106ac:	4b25      	ldr	r3, [pc, #148]	; (8010744 <UART_SetConfig+0xab4>)
 80106ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80106b0:	e00c      	b.n	80106cc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80106b2:	4b25      	ldr	r3, [pc, #148]	; (8010748 <UART_SetConfig+0xab8>)
 80106b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80106b6:	e009      	b.n	80106cc <UART_SetConfig+0xa3c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80106b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80106bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80106be:	e005      	b.n	80106cc <UART_SetConfig+0xa3c>
      default:
        pclk = 0U;
 80106c0:	2300      	movs	r3, #0
 80106c2:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80106c4:	2301      	movs	r3, #1
 80106c6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        break;
 80106ca:	bf00      	nop
    }

    if (pclk != 0U)
 80106cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d021      	beq.n	8010716 <UART_SetConfig+0xa86>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106d6:	4a1d      	ldr	r2, [pc, #116]	; (801074c <UART_SetConfig+0xabc>)
 80106d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80106dc:	461a      	mov	r2, r3
 80106de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106e0:	fbb3 f2f2 	udiv	r2, r3, r2
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	685b      	ldr	r3, [r3, #4]
 80106e8:	085b      	lsrs	r3, r3, #1
 80106ea:	441a      	add	r2, r3
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	685b      	ldr	r3, [r3, #4]
 80106f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80106f4:	b29b      	uxth	r3, r3
 80106f6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80106f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106fa:	2b0f      	cmp	r3, #15
 80106fc:	d908      	bls.n	8010710 <UART_SetConfig+0xa80>
 80106fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010700:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8010704:	d204      	bcs.n	8010710 <UART_SetConfig+0xa80>
      {
        huart->Instance->BRR = usartdiv;
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801070c:	60da      	str	r2, [r3, #12]
 801070e:	e002      	b.n	8010716 <UART_SetConfig+0xa86>
      }
      else
      {
        ret = HAL_ERROR;
 8010710:	2301      	movs	r3, #1
 8010712:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	2201      	movs	r2, #1
 801071a:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 801071e:	687b      	ldr	r3, [r7, #4]
 8010720:	2201      	movs	r2, #1
 8010722:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	2200      	movs	r2, #0
 801072a:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 801072c:	687b      	ldr	r3, [r7, #4]
 801072e:	2200      	movs	r2, #0
 8010730:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8010732:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
}
 8010736:	4618      	mov	r0, r3
 8010738:	3738      	adds	r7, #56	; 0x38
 801073a:	46bd      	mov	sp, r7
 801073c:	bdb0      	pop	{r4, r5, r7, pc}
 801073e:	bf00      	nop
 8010740:	58024400 	.word	0x58024400
 8010744:	03d09000 	.word	0x03d09000
 8010748:	003d0900 	.word	0x003d0900
 801074c:	0801441c 	.word	0x0801441c

08010750 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8010750:	b480      	push	{r7}
 8010752:	b083      	sub	sp, #12
 8010754:	af00      	add	r7, sp, #0
 8010756:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801075c:	f003 0301 	and.w	r3, r3, #1
 8010760:	2b00      	cmp	r3, #0
 8010762:	d00a      	beq.n	801077a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	681b      	ldr	r3, [r3, #0]
 8010768:	685b      	ldr	r3, [r3, #4]
 801076a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 801076e:	687b      	ldr	r3, [r7, #4]
 8010770:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010772:	687b      	ldr	r3, [r7, #4]
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	430a      	orrs	r2, r1
 8010778:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801077e:	f003 0302 	and.w	r3, r3, #2
 8010782:	2b00      	cmp	r3, #0
 8010784:	d00a      	beq.n	801079c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	681b      	ldr	r3, [r3, #0]
 801078a:	685b      	ldr	r3, [r3, #4]
 801078c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010794:	687b      	ldr	r3, [r7, #4]
 8010796:	681b      	ldr	r3, [r3, #0]
 8010798:	430a      	orrs	r2, r1
 801079a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 801079c:	687b      	ldr	r3, [r7, #4]
 801079e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80107a0:	f003 0304 	and.w	r3, r3, #4
 80107a4:	2b00      	cmp	r3, #0
 80107a6:	d00a      	beq.n	80107be <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	681b      	ldr	r3, [r3, #0]
 80107ac:	685b      	ldr	r3, [r3, #4]
 80107ae:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	681b      	ldr	r3, [r3, #0]
 80107ba:	430a      	orrs	r2, r1
 80107bc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80107c2:	f003 0308 	and.w	r3, r3, #8
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d00a      	beq.n	80107e0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	685b      	ldr	r3, [r3, #4]
 80107d0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80107d4:	687b      	ldr	r3, [r7, #4]
 80107d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	681b      	ldr	r3, [r3, #0]
 80107dc:	430a      	orrs	r2, r1
 80107de:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80107e0:	687b      	ldr	r3, [r7, #4]
 80107e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80107e4:	f003 0310 	and.w	r3, r3, #16
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d00a      	beq.n	8010802 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80107ec:	687b      	ldr	r3, [r7, #4]
 80107ee:	681b      	ldr	r3, [r3, #0]
 80107f0:	689b      	ldr	r3, [r3, #8]
 80107f2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	681b      	ldr	r3, [r3, #0]
 80107fe:	430a      	orrs	r2, r1
 8010800:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010806:	f003 0320 	and.w	r3, r3, #32
 801080a:	2b00      	cmp	r3, #0
 801080c:	d00a      	beq.n	8010824 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	681b      	ldr	r3, [r3, #0]
 8010812:	689b      	ldr	r3, [r3, #8]
 8010814:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801081c:	687b      	ldr	r3, [r7, #4]
 801081e:	681b      	ldr	r3, [r3, #0]
 8010820:	430a      	orrs	r2, r1
 8010822:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010824:	687b      	ldr	r3, [r7, #4]
 8010826:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010828:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801082c:	2b00      	cmp	r3, #0
 801082e:	d01a      	beq.n	8010866 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	685b      	ldr	r3, [r3, #4]
 8010836:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801083e:	687b      	ldr	r3, [r7, #4]
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	430a      	orrs	r2, r1
 8010844:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801084a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801084e:	d10a      	bne.n	8010866 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	685b      	ldr	r3, [r3, #4]
 8010856:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	430a      	orrs	r2, r1
 8010864:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8010866:	687b      	ldr	r3, [r7, #4]
 8010868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801086a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801086e:	2b00      	cmp	r3, #0
 8010870:	d00a      	beq.n	8010888 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	681b      	ldr	r3, [r3, #0]
 8010876:	685b      	ldr	r3, [r3, #4]
 8010878:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 801087c:	687b      	ldr	r3, [r7, #4]
 801087e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010880:	687b      	ldr	r3, [r7, #4]
 8010882:	681b      	ldr	r3, [r3, #0]
 8010884:	430a      	orrs	r2, r1
 8010886:	605a      	str	r2, [r3, #4]
  }
}
 8010888:	bf00      	nop
 801088a:	370c      	adds	r7, #12
 801088c:	46bd      	mov	sp, r7
 801088e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010892:	4770      	bx	lr

08010894 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8010894:	b580      	push	{r7, lr}
 8010896:	b086      	sub	sp, #24
 8010898:	af02      	add	r7, sp, #8
 801089a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	2200      	movs	r2, #0
 80108a0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80108a4:	f7f4 fbaa 	bl	8004ffc <HAL_GetTick>
 80108a8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80108aa:	687b      	ldr	r3, [r7, #4]
 80108ac:	681b      	ldr	r3, [r3, #0]
 80108ae:	681b      	ldr	r3, [r3, #0]
 80108b0:	f003 0308 	and.w	r3, r3, #8
 80108b4:	2b08      	cmp	r3, #8
 80108b6:	d10e      	bne.n	80108d6 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80108b8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80108bc:	9300      	str	r3, [sp, #0]
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	2200      	movs	r2, #0
 80108c2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80108c6:	6878      	ldr	r0, [r7, #4]
 80108c8:	f000 f82f 	bl	801092a <UART_WaitOnFlagUntilTimeout>
 80108cc:	4603      	mov	r3, r0
 80108ce:	2b00      	cmp	r3, #0
 80108d0:	d001      	beq.n	80108d6 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80108d2:	2303      	movs	r3, #3
 80108d4:	e025      	b.n	8010922 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80108d6:	687b      	ldr	r3, [r7, #4]
 80108d8:	681b      	ldr	r3, [r3, #0]
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	f003 0304 	and.w	r3, r3, #4
 80108e0:	2b04      	cmp	r3, #4
 80108e2:	d10e      	bne.n	8010902 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80108e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80108e8:	9300      	str	r3, [sp, #0]
 80108ea:	68fb      	ldr	r3, [r7, #12]
 80108ec:	2200      	movs	r2, #0
 80108ee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80108f2:	6878      	ldr	r0, [r7, #4]
 80108f4:	f000 f819 	bl	801092a <UART_WaitOnFlagUntilTimeout>
 80108f8:	4603      	mov	r3, r0
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d001      	beq.n	8010902 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80108fe:	2303      	movs	r3, #3
 8010900:	e00f      	b.n	8010922 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	2220      	movs	r2, #32
 8010906:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	2220      	movs	r2, #32
 801090e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	2200      	movs	r2, #0
 8010916:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	2200      	movs	r2, #0
 801091c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8010920:	2300      	movs	r3, #0
}
 8010922:	4618      	mov	r0, r3
 8010924:	3710      	adds	r7, #16
 8010926:	46bd      	mov	sp, r7
 8010928:	bd80      	pop	{r7, pc}

0801092a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 801092a:	b580      	push	{r7, lr}
 801092c:	b084      	sub	sp, #16
 801092e:	af00      	add	r7, sp, #0
 8010930:	60f8      	str	r0, [r7, #12]
 8010932:	60b9      	str	r1, [r7, #8]
 8010934:	603b      	str	r3, [r7, #0]
 8010936:	4613      	mov	r3, r2
 8010938:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801093a:	e062      	b.n	8010a02 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 801093c:	69bb      	ldr	r3, [r7, #24]
 801093e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010942:	d05e      	beq.n	8010a02 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8010944:	f7f4 fb5a 	bl	8004ffc <HAL_GetTick>
 8010948:	4602      	mov	r2, r0
 801094a:	683b      	ldr	r3, [r7, #0]
 801094c:	1ad3      	subs	r3, r2, r3
 801094e:	69ba      	ldr	r2, [r7, #24]
 8010950:	429a      	cmp	r2, r3
 8010952:	d302      	bcc.n	801095a <UART_WaitOnFlagUntilTimeout+0x30>
 8010954:	69bb      	ldr	r3, [r7, #24]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d11d      	bne.n	8010996 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 801095a:	68fb      	ldr	r3, [r7, #12]
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	681a      	ldr	r2, [r3, #0]
 8010960:	68fb      	ldr	r3, [r7, #12]
 8010962:	681b      	ldr	r3, [r3, #0]
 8010964:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8010968:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801096a:	68fb      	ldr	r3, [r7, #12]
 801096c:	681b      	ldr	r3, [r3, #0]
 801096e:	689a      	ldr	r2, [r3, #8]
 8010970:	68fb      	ldr	r3, [r7, #12]
 8010972:	681b      	ldr	r3, [r3, #0]
 8010974:	f022 0201 	bic.w	r2, r2, #1
 8010978:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 801097a:	68fb      	ldr	r3, [r7, #12]
 801097c:	2220      	movs	r2, #32
 801097e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8010982:	68fb      	ldr	r3, [r7, #12]
 8010984:	2220      	movs	r2, #32
 8010986:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 801098a:	68fb      	ldr	r3, [r7, #12]
 801098c:	2200      	movs	r2, #0
 801098e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8010992:	2303      	movs	r3, #3
 8010994:	e045      	b.n	8010a22 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8010996:	68fb      	ldr	r3, [r7, #12]
 8010998:	681b      	ldr	r3, [r3, #0]
 801099a:	681b      	ldr	r3, [r3, #0]
 801099c:	f003 0304 	and.w	r3, r3, #4
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d02e      	beq.n	8010a02 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80109a4:	68fb      	ldr	r3, [r7, #12]
 80109a6:	681b      	ldr	r3, [r3, #0]
 80109a8:	69db      	ldr	r3, [r3, #28]
 80109aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80109ae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80109b2:	d126      	bne.n	8010a02 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	681b      	ldr	r3, [r3, #0]
 80109b8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80109bc:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	681b      	ldr	r3, [r3, #0]
 80109c2:	681a      	ldr	r2, [r3, #0]
 80109c4:	68fb      	ldr	r3, [r7, #12]
 80109c6:	681b      	ldr	r3, [r3, #0]
 80109c8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80109cc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80109ce:	68fb      	ldr	r3, [r7, #12]
 80109d0:	681b      	ldr	r3, [r3, #0]
 80109d2:	689a      	ldr	r2, [r3, #8]
 80109d4:	68fb      	ldr	r3, [r7, #12]
 80109d6:	681b      	ldr	r3, [r3, #0]
 80109d8:	f022 0201 	bic.w	r2, r2, #1
 80109dc:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80109de:	68fb      	ldr	r3, [r7, #12]
 80109e0:	2220      	movs	r2, #32
 80109e2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80109e6:	68fb      	ldr	r3, [r7, #12]
 80109e8:	2220      	movs	r2, #32
 80109ea:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	2220      	movs	r2, #32
 80109f2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80109f6:	68fb      	ldr	r3, [r7, #12]
 80109f8:	2200      	movs	r2, #0
 80109fa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80109fe:	2303      	movs	r3, #3
 8010a00:	e00f      	b.n	8010a22 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010a02:	68fb      	ldr	r3, [r7, #12]
 8010a04:	681b      	ldr	r3, [r3, #0]
 8010a06:	69da      	ldr	r2, [r3, #28]
 8010a08:	68bb      	ldr	r3, [r7, #8]
 8010a0a:	4013      	ands	r3, r2
 8010a0c:	68ba      	ldr	r2, [r7, #8]
 8010a0e:	429a      	cmp	r2, r3
 8010a10:	bf0c      	ite	eq
 8010a12:	2301      	moveq	r3, #1
 8010a14:	2300      	movne	r3, #0
 8010a16:	b2db      	uxtb	r3, r3
 8010a18:	461a      	mov	r2, r3
 8010a1a:	79fb      	ldrb	r3, [r7, #7]
 8010a1c:	429a      	cmp	r2, r3
 8010a1e:	d08d      	beq.n	801093c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010a20:	2300      	movs	r3, #0
}
 8010a22:	4618      	mov	r0, r3
 8010a24:	3710      	adds	r7, #16
 8010a26:	46bd      	mov	sp, r7
 8010a28:	bd80      	pop	{r7, pc}
	...

08010a2c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8010a2c:	b580      	push	{r7, lr}
 8010a2e:	b084      	sub	sp, #16
 8010a30:	af00      	add	r7, sp, #0
 8010a32:	60f8      	str	r0, [r7, #12]
 8010a34:	60b9      	str	r1, [r7, #8]
 8010a36:	4613      	mov	r3, r2
 8010a38:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8010a3a:	68fb      	ldr	r3, [r7, #12]
 8010a3c:	68ba      	ldr	r2, [r7, #8]
 8010a3e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize = Size;
 8010a40:	68fb      	ldr	r3, [r7, #12]
 8010a42:	88fa      	ldrh	r2, [r7, #6]
 8010a44:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8010a48:	68fb      	ldr	r3, [r7, #12]
 8010a4a:	2200      	movs	r2, #0
 8010a4c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8010a50:	68fb      	ldr	r3, [r7, #12]
 8010a52:	2222      	movs	r2, #34	; 0x22
 8010a54:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  if (huart->hdmarx != NULL)
 8010a58:	68fb      	ldr	r3, [r7, #12]
 8010a5a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d02c      	beq.n	8010aba <UART_Start_Receive_DMA+0x8e>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8010a60:	68fb      	ldr	r3, [r7, #12]
 8010a62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010a64:	4a25      	ldr	r2, [pc, #148]	; (8010afc <UART_Start_Receive_DMA+0xd0>)
 8010a66:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8010a68:	68fb      	ldr	r3, [r7, #12]
 8010a6a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010a6c:	4a24      	ldr	r2, [pc, #144]	; (8010b00 <UART_Start_Receive_DMA+0xd4>)
 8010a6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8010a70:	68fb      	ldr	r3, [r7, #12]
 8010a72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010a74:	4a23      	ldr	r2, [pc, #140]	; (8010b04 <UART_Start_Receive_DMA+0xd8>)
 8010a76:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8010a78:	68fb      	ldr	r3, [r7, #12]
 8010a7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8010a7c:	2200      	movs	r2, #0
 8010a7e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8010a84:	68fb      	ldr	r3, [r7, #12]
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	3324      	adds	r3, #36	; 0x24
 8010a8a:	4619      	mov	r1, r3
 8010a8c:	68fb      	ldr	r3, [r7, #12]
 8010a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010a90:	461a      	mov	r2, r3
 8010a92:	88fb      	ldrh	r3, [r7, #6]
 8010a94:	f7f4 ff5a 	bl	800594c <HAL_DMA_Start_IT>
 8010a98:	4603      	mov	r3, r0
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d00d      	beq.n	8010aba <UART_Start_Receive_DMA+0x8e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8010a9e:	68fb      	ldr	r3, [r7, #12]
 8010aa0:	2210      	movs	r2, #16
 8010aa2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8010aa6:	68fb      	ldr	r3, [r7, #12]
 8010aa8:	2200      	movs	r2, #0
 8010aaa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	2220      	movs	r2, #32
 8010ab2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      return HAL_ERROR;
 8010ab6:	2301      	movs	r3, #1
 8010ab8:	e01c      	b.n	8010af4 <UART_Start_Receive_DMA+0xc8>
    }
  }
  __HAL_UNLOCK(huart);
 8010aba:	68fb      	ldr	r3, [r7, #12]
 8010abc:	2200      	movs	r2, #0
 8010abe:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	681b      	ldr	r3, [r3, #0]
 8010ac6:	681a      	ldr	r2, [r3, #0]
 8010ac8:	68fb      	ldr	r3, [r7, #12]
 8010aca:	681b      	ldr	r3, [r3, #0]
 8010acc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010ad0:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010ad2:	68fb      	ldr	r3, [r7, #12]
 8010ad4:	681b      	ldr	r3, [r3, #0]
 8010ad6:	689a      	ldr	r2, [r3, #8]
 8010ad8:	68fb      	ldr	r3, [r7, #12]
 8010ada:	681b      	ldr	r3, [r3, #0]
 8010adc:	f042 0201 	orr.w	r2, r2, #1
 8010ae0:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	681b      	ldr	r3, [r3, #0]
 8010ae6:	689a      	ldr	r2, [r3, #8]
 8010ae8:	68fb      	ldr	r3, [r7, #12]
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010af0:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8010af2:	2300      	movs	r3, #0
}
 8010af4:	4618      	mov	r0, r3
 8010af6:	3710      	adds	r7, #16
 8010af8:	46bd      	mov	sp, r7
 8010afa:	bd80      	pop	{r7, pc}
 8010afc:	08010c15 	.word	0x08010c15
 8010b00:	08010cab 	.word	0x08010cab
 8010b04:	08010ce3 	.word	0x08010ce3

08010b08 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8010b08:	b480      	push	{r7}
 8010b0a:	b083      	sub	sp, #12
 8010b0c:	af00      	add	r7, sp, #0
 8010b0e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8010b10:	687b      	ldr	r3, [r7, #4]
 8010b12:	681b      	ldr	r3, [r3, #0]
 8010b14:	681a      	ldr	r2, [r3, #0]
 8010b16:	687b      	ldr	r3, [r7, #4]
 8010b18:	681b      	ldr	r3, [r3, #0]
 8010b1a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8010b1e:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	681b      	ldr	r3, [r3, #0]
 8010b24:	689a      	ldr	r2, [r3, #8]
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	681b      	ldr	r3, [r3, #0]
 8010b2a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8010b2e:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010b30:	687b      	ldr	r3, [r7, #4]
 8010b32:	2220      	movs	r2, #32
 8010b34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8010b38:	bf00      	nop
 8010b3a:	370c      	adds	r7, #12
 8010b3c:	46bd      	mov	sp, r7
 8010b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b42:	4770      	bx	lr

08010b44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010b44:	b480      	push	{r7}
 8010b46:	b083      	sub	sp, #12
 8010b48:	af00      	add	r7, sp, #0
 8010b4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010b4c:	687b      	ldr	r3, [r7, #4]
 8010b4e:	681b      	ldr	r3, [r3, #0]
 8010b50:	681a      	ldr	r2, [r3, #0]
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	681b      	ldr	r3, [r3, #0]
 8010b56:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8010b5a:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	6899      	ldr	r1, [r3, #8]
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	681a      	ldr	r2, [r3, #0]
 8010b66:	4b0f      	ldr	r3, [pc, #60]	; (8010ba4 <UART_EndRxTransfer+0x60>)
 8010b68:	400b      	ands	r3, r1
 8010b6a:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010b6c:	687b      	ldr	r3, [r7, #4]
 8010b6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010b70:	2b01      	cmp	r3, #1
 8010b72:	d107      	bne.n	8010b84 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010b74:	687b      	ldr	r3, [r7, #4]
 8010b76:	681b      	ldr	r3, [r3, #0]
 8010b78:	681a      	ldr	r2, [r3, #0]
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	681b      	ldr	r3, [r3, #0]
 8010b7e:	f022 0210 	bic.w	r2, r2, #16
 8010b82:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	2220      	movs	r2, #32
 8010b88:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	2200      	movs	r2, #0
 8010b90:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	2200      	movs	r2, #0
 8010b96:	671a      	str	r2, [r3, #112]	; 0x70
}
 8010b98:	bf00      	nop
 8010b9a:	370c      	adds	r7, #12
 8010b9c:	46bd      	mov	sp, r7
 8010b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ba2:	4770      	bx	lr
 8010ba4:	effffffe 	.word	0xeffffffe

08010ba8 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8010ba8:	b580      	push	{r7, lr}
 8010baa:	b084      	sub	sp, #16
 8010bac:	af00      	add	r7, sp, #0
 8010bae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010bb4:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	69db      	ldr	r3, [r3, #28]
 8010bba:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010bbe:	d014      	beq.n	8010bea <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 8010bc0:	68fb      	ldr	r3, [r7, #12]
 8010bc2:	2200      	movs	r2, #0
 8010bc4:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8010bc8:	68fb      	ldr	r3, [r7, #12]
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	689a      	ldr	r2, [r3, #8]
 8010bce:	68fb      	ldr	r3, [r7, #12]
 8010bd0:	681b      	ldr	r3, [r3, #0]
 8010bd2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8010bd6:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010bd8:	68fb      	ldr	r3, [r7, #12]
 8010bda:	681b      	ldr	r3, [r3, #0]
 8010bdc:	681a      	ldr	r2, [r3, #0]
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	681b      	ldr	r3, [r3, #0]
 8010be2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8010be6:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010be8:	e002      	b.n	8010bf0 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 8010bea:	68f8      	ldr	r0, [r7, #12]
 8010bec:	f7ff f81c 	bl	800fc28 <HAL_UART_TxCpltCallback>
}
 8010bf0:	bf00      	nop
 8010bf2:	3710      	adds	r7, #16
 8010bf4:	46bd      	mov	sp, r7
 8010bf6:	bd80      	pop	{r7, pc}

08010bf8 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010bf8:	b580      	push	{r7, lr}
 8010bfa:	b084      	sub	sp, #16
 8010bfc:	af00      	add	r7, sp, #0
 8010bfe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c04:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8010c06:	68f8      	ldr	r0, [r7, #12]
 8010c08:	f7ff f818 	bl	800fc3c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010c0c:	bf00      	nop
 8010c0e:	3710      	adds	r7, #16
 8010c10:	46bd      	mov	sp, r7
 8010c12:	bd80      	pop	{r7, pc}

08010c14 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8010c14:	b580      	push	{r7, lr}
 8010c16:	b084      	sub	sp, #16
 8010c18:	af00      	add	r7, sp, #0
 8010c1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010c1c:	687b      	ldr	r3, [r7, #4]
 8010c1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c20:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	69db      	ldr	r3, [r3, #28]
 8010c26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010c2a:	d02b      	beq.n	8010c84 <UART_DMAReceiveCplt+0x70>
  {
    huart->RxXferCount = 0U;
 8010c2c:	68fb      	ldr	r3, [r7, #12]
 8010c2e:	2200      	movs	r2, #0
 8010c30:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010c34:	68fb      	ldr	r3, [r7, #12]
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	681a      	ldr	r2, [r3, #0]
 8010c3a:	68fb      	ldr	r3, [r7, #12]
 8010c3c:	681b      	ldr	r3, [r3, #0]
 8010c3e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8010c42:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010c44:	68fb      	ldr	r3, [r7, #12]
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	689a      	ldr	r2, [r3, #8]
 8010c4a:	68fb      	ldr	r3, [r7, #12]
 8010c4c:	681b      	ldr	r3, [r3, #0]
 8010c4e:	f022 0201 	bic.w	r2, r2, #1
 8010c52:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8010c54:	68fb      	ldr	r3, [r7, #12]
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	689a      	ldr	r2, [r3, #8]
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	681b      	ldr	r3, [r3, #0]
 8010c5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010c62:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8010c64:	68fb      	ldr	r3, [r7, #12]
 8010c66:	2220      	movs	r2, #32
 8010c68:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010c6c:	68fb      	ldr	r3, [r7, #12]
 8010c6e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010c70:	2b01      	cmp	r3, #1
 8010c72:	d107      	bne.n	8010c84 <UART_DMAReceiveCplt+0x70>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010c74:	68fb      	ldr	r3, [r7, #12]
 8010c76:	681b      	ldr	r3, [r3, #0]
 8010c78:	681a      	ldr	r2, [r3, #0]
 8010c7a:	68fb      	ldr	r3, [r7, #12]
 8010c7c:	681b      	ldr	r3, [r3, #0]
 8010c7e:	f022 0210 	bic.w	r2, r2, #16
 8010c82:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010c84:	68fb      	ldr	r3, [r7, #12]
 8010c86:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010c88:	2b01      	cmp	r3, #1
 8010c8a:	d107      	bne.n	8010c9c <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010c8c:	68fb      	ldr	r3, [r7, #12]
 8010c8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010c92:	4619      	mov	r1, r3
 8010c94:	68f8      	ldr	r0, [r7, #12]
 8010c96:	f7fe ffef 	bl	800fc78 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010c9a:	e002      	b.n	8010ca2 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 8010c9c:	68f8      	ldr	r0, [r7, #12]
 8010c9e:	f7f3 fa89 	bl	80041b4 <HAL_UART_RxCpltCallback>
}
 8010ca2:	bf00      	nop
 8010ca4:	3710      	adds	r7, #16
 8010ca6:	46bd      	mov	sp, r7
 8010ca8:	bd80      	pop	{r7, pc}

08010caa <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8010caa:	b580      	push	{r7, lr}
 8010cac:	b084      	sub	sp, #16
 8010cae:	af00      	add	r7, sp, #0
 8010cb0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010cb2:	687b      	ldr	r3, [r7, #4]
 8010cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010cb6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010cb8:	68fb      	ldr	r3, [r7, #12]
 8010cba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010cbc:	2b01      	cmp	r3, #1
 8010cbe:	d109      	bne.n	8010cd4 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8010cc0:	68fb      	ldr	r3, [r7, #12]
 8010cc2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010cc6:	085b      	lsrs	r3, r3, #1
 8010cc8:	b29b      	uxth	r3, r3
 8010cca:	4619      	mov	r1, r3
 8010ccc:	68f8      	ldr	r0, [r7, #12]
 8010cce:	f7fe ffd3 	bl	800fc78 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8010cd2:	e002      	b.n	8010cda <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 8010cd4:	68f8      	ldr	r0, [r7, #12]
 8010cd6:	f7fe ffbb 	bl	800fc50 <HAL_UART_RxHalfCpltCallback>
}
 8010cda:	bf00      	nop
 8010cdc:	3710      	adds	r7, #16
 8010cde:	46bd      	mov	sp, r7
 8010ce0:	bd80      	pop	{r7, pc}

08010ce2 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8010ce2:	b580      	push	{r7, lr}
 8010ce4:	b086      	sub	sp, #24
 8010ce6:	af00      	add	r7, sp, #0
 8010ce8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010cea:	687b      	ldr	r3, [r7, #4]
 8010cec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010cee:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8010cf0:	697b      	ldr	r3, [r7, #20]
 8010cf2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8010cf6:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8010cf8:	697b      	ldr	r3, [r7, #20]
 8010cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8010cfe:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8010d00:	697b      	ldr	r3, [r7, #20]
 8010d02:	681b      	ldr	r3, [r3, #0]
 8010d04:	689b      	ldr	r3, [r3, #8]
 8010d06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010d0a:	2b80      	cmp	r3, #128	; 0x80
 8010d0c:	d109      	bne.n	8010d22 <UART_DMAError+0x40>
 8010d0e:	693b      	ldr	r3, [r7, #16]
 8010d10:	2b21      	cmp	r3, #33	; 0x21
 8010d12:	d106      	bne.n	8010d22 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8010d14:	697b      	ldr	r3, [r7, #20]
 8010d16:	2200      	movs	r2, #0
 8010d18:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8010d1c:	6978      	ldr	r0, [r7, #20]
 8010d1e:	f7ff fef3 	bl	8010b08 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8010d22:	697b      	ldr	r3, [r7, #20]
 8010d24:	681b      	ldr	r3, [r3, #0]
 8010d26:	689b      	ldr	r3, [r3, #8]
 8010d28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010d2c:	2b40      	cmp	r3, #64	; 0x40
 8010d2e:	d109      	bne.n	8010d44 <UART_DMAError+0x62>
 8010d30:	68fb      	ldr	r3, [r7, #12]
 8010d32:	2b22      	cmp	r3, #34	; 0x22
 8010d34:	d106      	bne.n	8010d44 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8010d36:	697b      	ldr	r3, [r7, #20]
 8010d38:	2200      	movs	r2, #0
 8010d3a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8010d3e:	6978      	ldr	r0, [r7, #20]
 8010d40:	f7ff ff00 	bl	8010b44 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8010d44:	697b      	ldr	r3, [r7, #20]
 8010d46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8010d4a:	f043 0210 	orr.w	r2, r3, #16
 8010d4e:	697b      	ldr	r3, [r7, #20]
 8010d50:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010d54:	6978      	ldr	r0, [r7, #20]
 8010d56:	f7fe ff85 	bl	800fc64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010d5a:	bf00      	nop
 8010d5c:	3718      	adds	r7, #24
 8010d5e:	46bd      	mov	sp, r7
 8010d60:	bd80      	pop	{r7, pc}

08010d62 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8010d62:	b580      	push	{r7, lr}
 8010d64:	b084      	sub	sp, #16
 8010d66:	af00      	add	r7, sp, #0
 8010d68:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010d6e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8010d70:	68fb      	ldr	r3, [r7, #12]
 8010d72:	2200      	movs	r2, #0
 8010d74:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8010d78:	68fb      	ldr	r3, [r7, #12]
 8010d7a:	2200      	movs	r2, #0
 8010d7c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8010d80:	68f8      	ldr	r0, [r7, #12]
 8010d82:	f7fe ff6f 	bl	800fc64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010d86:	bf00      	nop
 8010d88:	3710      	adds	r7, #16
 8010d8a:	46bd      	mov	sp, r7
 8010d8c:	bd80      	pop	{r7, pc}

08010d8e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8010d8e:	b580      	push	{r7, lr}
 8010d90:	b082      	sub	sp, #8
 8010d92:	af00      	add	r7, sp, #0
 8010d94:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8010d96:	687b      	ldr	r3, [r7, #4]
 8010d98:	681b      	ldr	r3, [r3, #0]
 8010d9a:	681a      	ldr	r2, [r3, #0]
 8010d9c:	687b      	ldr	r3, [r7, #4]
 8010d9e:	681b      	ldr	r3, [r3, #0]
 8010da0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8010da4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8010da6:	687b      	ldr	r3, [r7, #4]
 8010da8:	2220      	movs	r2, #32
 8010daa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8010dae:	687b      	ldr	r3, [r7, #4]
 8010db0:	2200      	movs	r2, #0
 8010db2:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8010db4:	6878      	ldr	r0, [r7, #4]
 8010db6:	f7fe ff37 	bl	800fc28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8010dba:	bf00      	nop
 8010dbc:	3708      	adds	r7, #8
 8010dbe:	46bd      	mov	sp, r7
 8010dc0:	bd80      	pop	{r7, pc}

08010dc2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8010dc2:	b480      	push	{r7}
 8010dc4:	b083      	sub	sp, #12
 8010dc6:	af00      	add	r7, sp, #0
 8010dc8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8010dca:	bf00      	nop
 8010dcc:	370c      	adds	r7, #12
 8010dce:	46bd      	mov	sp, r7
 8010dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dd4:	4770      	bx	lr

08010dd6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8010dd6:	b480      	push	{r7}
 8010dd8:	b083      	sub	sp, #12
 8010dda:	af00      	add	r7, sp, #0
 8010ddc:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8010dde:	bf00      	nop
 8010de0:	370c      	adds	r7, #12
 8010de2:	46bd      	mov	sp, r7
 8010de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010de8:	4770      	bx	lr

08010dea <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8010dea:	b480      	push	{r7}
 8010dec:	b083      	sub	sp, #12
 8010dee:	af00      	add	r7, sp, #0
 8010df0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8010df2:	bf00      	nop
 8010df4:	370c      	adds	r7, #12
 8010df6:	46bd      	mov	sp, r7
 8010df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dfc:	4770      	bx	lr

08010dfe <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010dfe:	b480      	push	{r7}
 8010e00:	b085      	sub	sp, #20
 8010e02:	af00      	add	r7, sp, #0
 8010e04:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010e06:	687b      	ldr	r3, [r7, #4]
 8010e08:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010e0c:	2b01      	cmp	r3, #1
 8010e0e:	d101      	bne.n	8010e14 <HAL_UARTEx_DisableFifoMode+0x16>
 8010e10:	2302      	movs	r3, #2
 8010e12:	e027      	b.n	8010e64 <HAL_UARTEx_DisableFifoMode+0x66>
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	2201      	movs	r2, #1
 8010e18:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010e1c:	687b      	ldr	r3, [r7, #4]
 8010e1e:	2224      	movs	r2, #36	; 0x24
 8010e20:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010e24:	687b      	ldr	r3, [r7, #4]
 8010e26:	681b      	ldr	r3, [r3, #0]
 8010e28:	681b      	ldr	r3, [r3, #0]
 8010e2a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010e2c:	687b      	ldr	r3, [r7, #4]
 8010e2e:	681b      	ldr	r3, [r3, #0]
 8010e30:	681a      	ldr	r2, [r3, #0]
 8010e32:	687b      	ldr	r3, [r7, #4]
 8010e34:	681b      	ldr	r3, [r3, #0]
 8010e36:	f022 0201 	bic.w	r2, r2, #1
 8010e3a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8010e42:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	2200      	movs	r2, #0
 8010e48:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010e4a:	687b      	ldr	r3, [r7, #4]
 8010e4c:	681b      	ldr	r3, [r3, #0]
 8010e4e:	68fa      	ldr	r2, [r7, #12]
 8010e50:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	2220      	movs	r2, #32
 8010e56:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010e5a:	687b      	ldr	r3, [r7, #4]
 8010e5c:	2200      	movs	r2, #0
 8010e5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8010e62:	2300      	movs	r3, #0
}
 8010e64:	4618      	mov	r0, r3
 8010e66:	3714      	adds	r7, #20
 8010e68:	46bd      	mov	sp, r7
 8010e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e6e:	4770      	bx	lr

08010e70 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010e70:	b580      	push	{r7, lr}
 8010e72:	b084      	sub	sp, #16
 8010e74:	af00      	add	r7, sp, #0
 8010e76:	6078      	str	r0, [r7, #4]
 8010e78:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010e7a:	687b      	ldr	r3, [r7, #4]
 8010e7c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010e80:	2b01      	cmp	r3, #1
 8010e82:	d101      	bne.n	8010e88 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8010e84:	2302      	movs	r3, #2
 8010e86:	e02d      	b.n	8010ee4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	2201      	movs	r2, #1
 8010e8c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	2224      	movs	r2, #36	; 0x24
 8010e94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	681b      	ldr	r3, [r3, #0]
 8010e9c:	681b      	ldr	r3, [r3, #0]
 8010e9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	681b      	ldr	r3, [r3, #0]
 8010ea4:	681a      	ldr	r2, [r3, #0]
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	f022 0201 	bic.w	r2, r2, #1
 8010eae:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8010eb0:	687b      	ldr	r3, [r7, #4]
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	689b      	ldr	r3, [r3, #8]
 8010eb6:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	681b      	ldr	r3, [r3, #0]
 8010ebe:	683a      	ldr	r2, [r7, #0]
 8010ec0:	430a      	orrs	r2, r1
 8010ec2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010ec4:	6878      	ldr	r0, [r7, #4]
 8010ec6:	f000 f84f 	bl	8010f68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	681b      	ldr	r3, [r3, #0]
 8010ece:	68fa      	ldr	r2, [r7, #12]
 8010ed0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	2220      	movs	r2, #32
 8010ed6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	2200      	movs	r2, #0
 8010ede:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8010ee2:	2300      	movs	r3, #0
}
 8010ee4:	4618      	mov	r0, r3
 8010ee6:	3710      	adds	r7, #16
 8010ee8:	46bd      	mov	sp, r7
 8010eea:	bd80      	pop	{r7, pc}

08010eec <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010eec:	b580      	push	{r7, lr}
 8010eee:	b084      	sub	sp, #16
 8010ef0:	af00      	add	r7, sp, #0
 8010ef2:	6078      	str	r0, [r7, #4]
 8010ef4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8010efc:	2b01      	cmp	r3, #1
 8010efe:	d101      	bne.n	8010f04 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010f00:	2302      	movs	r3, #2
 8010f02:	e02d      	b.n	8010f60 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8010f04:	687b      	ldr	r3, [r7, #4]
 8010f06:	2201      	movs	r2, #1
 8010f08:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	2224      	movs	r2, #36	; 0x24
 8010f10:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010f1c:	687b      	ldr	r3, [r7, #4]
 8010f1e:	681b      	ldr	r3, [r3, #0]
 8010f20:	681a      	ldr	r2, [r3, #0]
 8010f22:	687b      	ldr	r3, [r7, #4]
 8010f24:	681b      	ldr	r3, [r3, #0]
 8010f26:	f022 0201 	bic.w	r2, r2, #1
 8010f2a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	689b      	ldr	r3, [r3, #8]
 8010f32:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	683a      	ldr	r2, [r7, #0]
 8010f3c:	430a      	orrs	r2, r1
 8010f3e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010f40:	6878      	ldr	r0, [r7, #4]
 8010f42:	f000 f811 	bl	8010f68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010f46:	687b      	ldr	r3, [r7, #4]
 8010f48:	681b      	ldr	r3, [r3, #0]
 8010f4a:	68fa      	ldr	r2, [r7, #12]
 8010f4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010f4e:	687b      	ldr	r3, [r7, #4]
 8010f50:	2220      	movs	r2, #32
 8010f52:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	2200      	movs	r2, #0
 8010f5a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8010f5e:	2300      	movs	r3, #0
}
 8010f60:	4618      	mov	r0, r3
 8010f62:	3710      	adds	r7, #16
 8010f64:	46bd      	mov	sp, r7
 8010f66:	bd80      	pop	{r7, pc}

08010f68 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8010f68:	b480      	push	{r7}
 8010f6a:	b085      	sub	sp, #20
 8010f6c:	af00      	add	r7, sp, #0
 8010f6e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8010f70:	687b      	ldr	r3, [r7, #4]
 8010f72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	d108      	bne.n	8010f8a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	2201      	movs	r2, #1
 8010f7c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	2201      	movs	r2, #1
 8010f84:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8010f88:	e031      	b.n	8010fee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8010f8a:	2310      	movs	r3, #16
 8010f8c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8010f8e:	2310      	movs	r3, #16
 8010f90:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8010f92:	687b      	ldr	r3, [r7, #4]
 8010f94:	681b      	ldr	r3, [r3, #0]
 8010f96:	689b      	ldr	r3, [r3, #8]
 8010f98:	0e5b      	lsrs	r3, r3, #25
 8010f9a:	b2db      	uxtb	r3, r3
 8010f9c:	f003 0307 	and.w	r3, r3, #7
 8010fa0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	689b      	ldr	r3, [r3, #8]
 8010fa8:	0f5b      	lsrs	r3, r3, #29
 8010faa:	b2db      	uxtb	r3, r3
 8010fac:	f003 0307 	and.w	r3, r3, #7
 8010fb0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010fb2:	7bbb      	ldrb	r3, [r7, #14]
 8010fb4:	7b3a      	ldrb	r2, [r7, #12]
 8010fb6:	4911      	ldr	r1, [pc, #68]	; (8010ffc <UARTEx_SetNbDataToProcess+0x94>)
 8010fb8:	5c8a      	ldrb	r2, [r1, r2]
 8010fba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8010fbe:	7b3a      	ldrb	r2, [r7, #12]
 8010fc0:	490f      	ldr	r1, [pc, #60]	; (8011000 <UARTEx_SetNbDataToProcess+0x98>)
 8010fc2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8010fc4:	fb93 f3f2 	sdiv	r3, r3, r2
 8010fc8:	b29a      	uxth	r2, r3
 8010fca:	687b      	ldr	r3, [r7, #4]
 8010fcc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010fd0:	7bfb      	ldrb	r3, [r7, #15]
 8010fd2:	7b7a      	ldrb	r2, [r7, #13]
 8010fd4:	4909      	ldr	r1, [pc, #36]	; (8010ffc <UARTEx_SetNbDataToProcess+0x94>)
 8010fd6:	5c8a      	ldrb	r2, [r1, r2]
 8010fd8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010fdc:	7b7a      	ldrb	r2, [r7, #13]
 8010fde:	4908      	ldr	r1, [pc, #32]	; (8011000 <UARTEx_SetNbDataToProcess+0x98>)
 8010fe0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010fe2:	fb93 f3f2 	sdiv	r3, r3, r2
 8010fe6:	b29a      	uxth	r2, r3
 8010fe8:	687b      	ldr	r3, [r7, #4]
 8010fea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8010fee:	bf00      	nop
 8010ff0:	3714      	adds	r7, #20
 8010ff2:	46bd      	mov	sp, r7
 8010ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ff8:	4770      	bx	lr
 8010ffa:	bf00      	nop
 8010ffc:	08014434 	.word	0x08014434
 8011000:	0801443c 	.word	0x0801443c

08011004 <__errno>:
 8011004:	4b01      	ldr	r3, [pc, #4]	; (801100c <__errno+0x8>)
 8011006:	6818      	ldr	r0, [r3, #0]
 8011008:	4770      	bx	lr
 801100a:	bf00      	nop
 801100c:	24000024 	.word	0x24000024

08011010 <__libc_init_array>:
 8011010:	b570      	push	{r4, r5, r6, lr}
 8011012:	4d0d      	ldr	r5, [pc, #52]	; (8011048 <__libc_init_array+0x38>)
 8011014:	4c0d      	ldr	r4, [pc, #52]	; (801104c <__libc_init_array+0x3c>)
 8011016:	1b64      	subs	r4, r4, r5
 8011018:	10a4      	asrs	r4, r4, #2
 801101a:	2600      	movs	r6, #0
 801101c:	42a6      	cmp	r6, r4
 801101e:	d109      	bne.n	8011034 <__libc_init_array+0x24>
 8011020:	4d0b      	ldr	r5, [pc, #44]	; (8011050 <__libc_init_array+0x40>)
 8011022:	4c0c      	ldr	r4, [pc, #48]	; (8011054 <__libc_init_array+0x44>)
 8011024:	f003 f992 	bl	801434c <_init>
 8011028:	1b64      	subs	r4, r4, r5
 801102a:	10a4      	asrs	r4, r4, #2
 801102c:	2600      	movs	r6, #0
 801102e:	42a6      	cmp	r6, r4
 8011030:	d105      	bne.n	801103e <__libc_init_array+0x2e>
 8011032:	bd70      	pop	{r4, r5, r6, pc}
 8011034:	f855 3b04 	ldr.w	r3, [r5], #4
 8011038:	4798      	blx	r3
 801103a:	3601      	adds	r6, #1
 801103c:	e7ee      	b.n	801101c <__libc_init_array+0xc>
 801103e:	f855 3b04 	ldr.w	r3, [r5], #4
 8011042:	4798      	blx	r3
 8011044:	3601      	adds	r6, #1
 8011046:	e7f2      	b.n	801102e <__libc_init_array+0x1e>
 8011048:	080148d8 	.word	0x080148d8
 801104c:	080148d8 	.word	0x080148d8
 8011050:	080148d8 	.word	0x080148d8
 8011054:	080148dc 	.word	0x080148dc

08011058 <memset>:
 8011058:	4402      	add	r2, r0
 801105a:	4603      	mov	r3, r0
 801105c:	4293      	cmp	r3, r2
 801105e:	d100      	bne.n	8011062 <memset+0xa>
 8011060:	4770      	bx	lr
 8011062:	f803 1b01 	strb.w	r1, [r3], #1
 8011066:	e7f9      	b.n	801105c <memset+0x4>

08011068 <__cvt>:
 8011068:	b5f0      	push	{r4, r5, r6, r7, lr}
 801106a:	ed2d 8b02 	vpush	{d8}
 801106e:	eeb0 8b40 	vmov.f64	d8, d0
 8011072:	b085      	sub	sp, #20
 8011074:	4617      	mov	r7, r2
 8011076:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8011078:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801107a:	ee18 2a90 	vmov	r2, s17
 801107e:	f025 0520 	bic.w	r5, r5, #32
 8011082:	2a00      	cmp	r2, #0
 8011084:	bfb6      	itet	lt
 8011086:	222d      	movlt	r2, #45	; 0x2d
 8011088:	2200      	movge	r2, #0
 801108a:	eeb1 8b40 	vneglt.f64	d8, d0
 801108e:	2d46      	cmp	r5, #70	; 0x46
 8011090:	460c      	mov	r4, r1
 8011092:	701a      	strb	r2, [r3, #0]
 8011094:	d004      	beq.n	80110a0 <__cvt+0x38>
 8011096:	2d45      	cmp	r5, #69	; 0x45
 8011098:	d100      	bne.n	801109c <__cvt+0x34>
 801109a:	3401      	adds	r4, #1
 801109c:	2102      	movs	r1, #2
 801109e:	e000      	b.n	80110a2 <__cvt+0x3a>
 80110a0:	2103      	movs	r1, #3
 80110a2:	ab03      	add	r3, sp, #12
 80110a4:	9301      	str	r3, [sp, #4]
 80110a6:	ab02      	add	r3, sp, #8
 80110a8:	9300      	str	r3, [sp, #0]
 80110aa:	4622      	mov	r2, r4
 80110ac:	4633      	mov	r3, r6
 80110ae:	eeb0 0b48 	vmov.f64	d0, d8
 80110b2:	f000 fdf5 	bl	8011ca0 <_dtoa_r>
 80110b6:	2d47      	cmp	r5, #71	; 0x47
 80110b8:	d109      	bne.n	80110ce <__cvt+0x66>
 80110ba:	07fb      	lsls	r3, r7, #31
 80110bc:	d407      	bmi.n	80110ce <__cvt+0x66>
 80110be:	9b03      	ldr	r3, [sp, #12]
 80110c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80110c2:	1a1b      	subs	r3, r3, r0
 80110c4:	6013      	str	r3, [r2, #0]
 80110c6:	b005      	add	sp, #20
 80110c8:	ecbd 8b02 	vpop	{d8}
 80110cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110ce:	2d46      	cmp	r5, #70	; 0x46
 80110d0:	eb00 0204 	add.w	r2, r0, r4
 80110d4:	d10c      	bne.n	80110f0 <__cvt+0x88>
 80110d6:	7803      	ldrb	r3, [r0, #0]
 80110d8:	2b30      	cmp	r3, #48	; 0x30
 80110da:	d107      	bne.n	80110ec <__cvt+0x84>
 80110dc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80110e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110e4:	bf1c      	itt	ne
 80110e6:	f1c4 0401 	rsbne	r4, r4, #1
 80110ea:	6034      	strne	r4, [r6, #0]
 80110ec:	6833      	ldr	r3, [r6, #0]
 80110ee:	441a      	add	r2, r3
 80110f0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80110f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110f8:	bf08      	it	eq
 80110fa:	9203      	streq	r2, [sp, #12]
 80110fc:	2130      	movs	r1, #48	; 0x30
 80110fe:	9b03      	ldr	r3, [sp, #12]
 8011100:	4293      	cmp	r3, r2
 8011102:	d2dc      	bcs.n	80110be <__cvt+0x56>
 8011104:	1c5c      	adds	r4, r3, #1
 8011106:	9403      	str	r4, [sp, #12]
 8011108:	7019      	strb	r1, [r3, #0]
 801110a:	e7f8      	b.n	80110fe <__cvt+0x96>

0801110c <__exponent>:
 801110c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801110e:	4603      	mov	r3, r0
 8011110:	2900      	cmp	r1, #0
 8011112:	bfb8      	it	lt
 8011114:	4249      	neglt	r1, r1
 8011116:	f803 2b02 	strb.w	r2, [r3], #2
 801111a:	bfb4      	ite	lt
 801111c:	222d      	movlt	r2, #45	; 0x2d
 801111e:	222b      	movge	r2, #43	; 0x2b
 8011120:	2909      	cmp	r1, #9
 8011122:	7042      	strb	r2, [r0, #1]
 8011124:	dd2a      	ble.n	801117c <__exponent+0x70>
 8011126:	f10d 0407 	add.w	r4, sp, #7
 801112a:	46a4      	mov	ip, r4
 801112c:	270a      	movs	r7, #10
 801112e:	46a6      	mov	lr, r4
 8011130:	460a      	mov	r2, r1
 8011132:	fb91 f6f7 	sdiv	r6, r1, r7
 8011136:	fb07 1516 	mls	r5, r7, r6, r1
 801113a:	3530      	adds	r5, #48	; 0x30
 801113c:	2a63      	cmp	r2, #99	; 0x63
 801113e:	f104 34ff 	add.w	r4, r4, #4294967295
 8011142:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011146:	4631      	mov	r1, r6
 8011148:	dcf1      	bgt.n	801112e <__exponent+0x22>
 801114a:	3130      	adds	r1, #48	; 0x30
 801114c:	f1ae 0502 	sub.w	r5, lr, #2
 8011150:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011154:	1c44      	adds	r4, r0, #1
 8011156:	4629      	mov	r1, r5
 8011158:	4561      	cmp	r1, ip
 801115a:	d30a      	bcc.n	8011172 <__exponent+0x66>
 801115c:	f10d 0209 	add.w	r2, sp, #9
 8011160:	eba2 020e 	sub.w	r2, r2, lr
 8011164:	4565      	cmp	r5, ip
 8011166:	bf88      	it	hi
 8011168:	2200      	movhi	r2, #0
 801116a:	4413      	add	r3, r2
 801116c:	1a18      	subs	r0, r3, r0
 801116e:	b003      	add	sp, #12
 8011170:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011172:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011176:	f804 2f01 	strb.w	r2, [r4, #1]!
 801117a:	e7ed      	b.n	8011158 <__exponent+0x4c>
 801117c:	2330      	movs	r3, #48	; 0x30
 801117e:	3130      	adds	r1, #48	; 0x30
 8011180:	7083      	strb	r3, [r0, #2]
 8011182:	70c1      	strb	r1, [r0, #3]
 8011184:	1d03      	adds	r3, r0, #4
 8011186:	e7f1      	b.n	801116c <__exponent+0x60>

08011188 <_printf_float>:
 8011188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801118c:	b08b      	sub	sp, #44	; 0x2c
 801118e:	460c      	mov	r4, r1
 8011190:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8011194:	4616      	mov	r6, r2
 8011196:	461f      	mov	r7, r3
 8011198:	4605      	mov	r5, r0
 801119a:	f001 fcbb 	bl	8012b14 <_localeconv_r>
 801119e:	f8d0 b000 	ldr.w	fp, [r0]
 80111a2:	4658      	mov	r0, fp
 80111a4:	f7ef f89c 	bl	80002e0 <strlen>
 80111a8:	2300      	movs	r3, #0
 80111aa:	9308      	str	r3, [sp, #32]
 80111ac:	f8d8 3000 	ldr.w	r3, [r8]
 80111b0:	f894 9018 	ldrb.w	r9, [r4, #24]
 80111b4:	6822      	ldr	r2, [r4, #0]
 80111b6:	3307      	adds	r3, #7
 80111b8:	f023 0307 	bic.w	r3, r3, #7
 80111bc:	f103 0108 	add.w	r1, r3, #8
 80111c0:	f8c8 1000 	str.w	r1, [r8]
 80111c4:	4682      	mov	sl, r0
 80111c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80111ca:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80111ce:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8011430 <_printf_float+0x2a8>
 80111d2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80111d6:	eeb0 6bc0 	vabs.f64	d6, d0
 80111da:	eeb4 6b47 	vcmp.f64	d6, d7
 80111de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111e2:	dd24      	ble.n	801122e <_printf_float+0xa6>
 80111e4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80111e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80111ec:	d502      	bpl.n	80111f4 <_printf_float+0x6c>
 80111ee:	232d      	movs	r3, #45	; 0x2d
 80111f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80111f4:	4b90      	ldr	r3, [pc, #576]	; (8011438 <_printf_float+0x2b0>)
 80111f6:	4891      	ldr	r0, [pc, #580]	; (801143c <_printf_float+0x2b4>)
 80111f8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80111fc:	bf94      	ite	ls
 80111fe:	4698      	movls	r8, r3
 8011200:	4680      	movhi	r8, r0
 8011202:	2303      	movs	r3, #3
 8011204:	6123      	str	r3, [r4, #16]
 8011206:	f022 0204 	bic.w	r2, r2, #4
 801120a:	2300      	movs	r3, #0
 801120c:	6022      	str	r2, [r4, #0]
 801120e:	9304      	str	r3, [sp, #16]
 8011210:	9700      	str	r7, [sp, #0]
 8011212:	4633      	mov	r3, r6
 8011214:	aa09      	add	r2, sp, #36	; 0x24
 8011216:	4621      	mov	r1, r4
 8011218:	4628      	mov	r0, r5
 801121a:	f000 f9d3 	bl	80115c4 <_printf_common>
 801121e:	3001      	adds	r0, #1
 8011220:	f040 808a 	bne.w	8011338 <_printf_float+0x1b0>
 8011224:	f04f 30ff 	mov.w	r0, #4294967295
 8011228:	b00b      	add	sp, #44	; 0x2c
 801122a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801122e:	eeb4 0b40 	vcmp.f64	d0, d0
 8011232:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011236:	d709      	bvc.n	801124c <_printf_float+0xc4>
 8011238:	ee10 3a90 	vmov	r3, s1
 801123c:	2b00      	cmp	r3, #0
 801123e:	bfbc      	itt	lt
 8011240:	232d      	movlt	r3, #45	; 0x2d
 8011242:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011246:	487e      	ldr	r0, [pc, #504]	; (8011440 <_printf_float+0x2b8>)
 8011248:	4b7e      	ldr	r3, [pc, #504]	; (8011444 <_printf_float+0x2bc>)
 801124a:	e7d5      	b.n	80111f8 <_printf_float+0x70>
 801124c:	6863      	ldr	r3, [r4, #4]
 801124e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8011252:	9104      	str	r1, [sp, #16]
 8011254:	1c59      	adds	r1, r3, #1
 8011256:	d13c      	bne.n	80112d2 <_printf_float+0x14a>
 8011258:	2306      	movs	r3, #6
 801125a:	6063      	str	r3, [r4, #4]
 801125c:	2300      	movs	r3, #0
 801125e:	9303      	str	r3, [sp, #12]
 8011260:	ab08      	add	r3, sp, #32
 8011262:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8011266:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801126a:	ab07      	add	r3, sp, #28
 801126c:	6861      	ldr	r1, [r4, #4]
 801126e:	9300      	str	r3, [sp, #0]
 8011270:	6022      	str	r2, [r4, #0]
 8011272:	f10d 031b 	add.w	r3, sp, #27
 8011276:	4628      	mov	r0, r5
 8011278:	f7ff fef6 	bl	8011068 <__cvt>
 801127c:	9b04      	ldr	r3, [sp, #16]
 801127e:	9907      	ldr	r1, [sp, #28]
 8011280:	2b47      	cmp	r3, #71	; 0x47
 8011282:	4680      	mov	r8, r0
 8011284:	d108      	bne.n	8011298 <_printf_float+0x110>
 8011286:	1cc8      	adds	r0, r1, #3
 8011288:	db02      	blt.n	8011290 <_printf_float+0x108>
 801128a:	6863      	ldr	r3, [r4, #4]
 801128c:	4299      	cmp	r1, r3
 801128e:	dd41      	ble.n	8011314 <_printf_float+0x18c>
 8011290:	f1a9 0902 	sub.w	r9, r9, #2
 8011294:	fa5f f989 	uxtb.w	r9, r9
 8011298:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801129c:	d820      	bhi.n	80112e0 <_printf_float+0x158>
 801129e:	3901      	subs	r1, #1
 80112a0:	464a      	mov	r2, r9
 80112a2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80112a6:	9107      	str	r1, [sp, #28]
 80112a8:	f7ff ff30 	bl	801110c <__exponent>
 80112ac:	9a08      	ldr	r2, [sp, #32]
 80112ae:	9004      	str	r0, [sp, #16]
 80112b0:	1813      	adds	r3, r2, r0
 80112b2:	2a01      	cmp	r2, #1
 80112b4:	6123      	str	r3, [r4, #16]
 80112b6:	dc02      	bgt.n	80112be <_printf_float+0x136>
 80112b8:	6822      	ldr	r2, [r4, #0]
 80112ba:	07d2      	lsls	r2, r2, #31
 80112bc:	d501      	bpl.n	80112c2 <_printf_float+0x13a>
 80112be:	3301      	adds	r3, #1
 80112c0:	6123      	str	r3, [r4, #16]
 80112c2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 80112c6:	2b00      	cmp	r3, #0
 80112c8:	d0a2      	beq.n	8011210 <_printf_float+0x88>
 80112ca:	232d      	movs	r3, #45	; 0x2d
 80112cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80112d0:	e79e      	b.n	8011210 <_printf_float+0x88>
 80112d2:	9904      	ldr	r1, [sp, #16]
 80112d4:	2947      	cmp	r1, #71	; 0x47
 80112d6:	d1c1      	bne.n	801125c <_printf_float+0xd4>
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d1bf      	bne.n	801125c <_printf_float+0xd4>
 80112dc:	2301      	movs	r3, #1
 80112de:	e7bc      	b.n	801125a <_printf_float+0xd2>
 80112e0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80112e4:	d118      	bne.n	8011318 <_printf_float+0x190>
 80112e6:	2900      	cmp	r1, #0
 80112e8:	6863      	ldr	r3, [r4, #4]
 80112ea:	dd0b      	ble.n	8011304 <_printf_float+0x17c>
 80112ec:	6121      	str	r1, [r4, #16]
 80112ee:	b913      	cbnz	r3, 80112f6 <_printf_float+0x16e>
 80112f0:	6822      	ldr	r2, [r4, #0]
 80112f2:	07d0      	lsls	r0, r2, #31
 80112f4:	d502      	bpl.n	80112fc <_printf_float+0x174>
 80112f6:	3301      	adds	r3, #1
 80112f8:	440b      	add	r3, r1
 80112fa:	6123      	str	r3, [r4, #16]
 80112fc:	2300      	movs	r3, #0
 80112fe:	65a1      	str	r1, [r4, #88]	; 0x58
 8011300:	9304      	str	r3, [sp, #16]
 8011302:	e7de      	b.n	80112c2 <_printf_float+0x13a>
 8011304:	b913      	cbnz	r3, 801130c <_printf_float+0x184>
 8011306:	6822      	ldr	r2, [r4, #0]
 8011308:	07d2      	lsls	r2, r2, #31
 801130a:	d501      	bpl.n	8011310 <_printf_float+0x188>
 801130c:	3302      	adds	r3, #2
 801130e:	e7f4      	b.n	80112fa <_printf_float+0x172>
 8011310:	2301      	movs	r3, #1
 8011312:	e7f2      	b.n	80112fa <_printf_float+0x172>
 8011314:	f04f 0967 	mov.w	r9, #103	; 0x67
 8011318:	9b08      	ldr	r3, [sp, #32]
 801131a:	4299      	cmp	r1, r3
 801131c:	db05      	blt.n	801132a <_printf_float+0x1a2>
 801131e:	6823      	ldr	r3, [r4, #0]
 8011320:	6121      	str	r1, [r4, #16]
 8011322:	07d8      	lsls	r0, r3, #31
 8011324:	d5ea      	bpl.n	80112fc <_printf_float+0x174>
 8011326:	1c4b      	adds	r3, r1, #1
 8011328:	e7e7      	b.n	80112fa <_printf_float+0x172>
 801132a:	2900      	cmp	r1, #0
 801132c:	bfd4      	ite	le
 801132e:	f1c1 0202 	rsble	r2, r1, #2
 8011332:	2201      	movgt	r2, #1
 8011334:	4413      	add	r3, r2
 8011336:	e7e0      	b.n	80112fa <_printf_float+0x172>
 8011338:	6823      	ldr	r3, [r4, #0]
 801133a:	055a      	lsls	r2, r3, #21
 801133c:	d407      	bmi.n	801134e <_printf_float+0x1c6>
 801133e:	6923      	ldr	r3, [r4, #16]
 8011340:	4642      	mov	r2, r8
 8011342:	4631      	mov	r1, r6
 8011344:	4628      	mov	r0, r5
 8011346:	47b8      	blx	r7
 8011348:	3001      	adds	r0, #1
 801134a:	d12a      	bne.n	80113a2 <_printf_float+0x21a>
 801134c:	e76a      	b.n	8011224 <_printf_float+0x9c>
 801134e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8011352:	f240 80e2 	bls.w	801151a <_printf_float+0x392>
 8011356:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801135a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801135e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011362:	d133      	bne.n	80113cc <_printf_float+0x244>
 8011364:	4a38      	ldr	r2, [pc, #224]	; (8011448 <_printf_float+0x2c0>)
 8011366:	2301      	movs	r3, #1
 8011368:	4631      	mov	r1, r6
 801136a:	4628      	mov	r0, r5
 801136c:	47b8      	blx	r7
 801136e:	3001      	adds	r0, #1
 8011370:	f43f af58 	beq.w	8011224 <_printf_float+0x9c>
 8011374:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8011378:	429a      	cmp	r2, r3
 801137a:	db02      	blt.n	8011382 <_printf_float+0x1fa>
 801137c:	6823      	ldr	r3, [r4, #0]
 801137e:	07d8      	lsls	r0, r3, #31
 8011380:	d50f      	bpl.n	80113a2 <_printf_float+0x21a>
 8011382:	4653      	mov	r3, sl
 8011384:	465a      	mov	r2, fp
 8011386:	4631      	mov	r1, r6
 8011388:	4628      	mov	r0, r5
 801138a:	47b8      	blx	r7
 801138c:	3001      	adds	r0, #1
 801138e:	f43f af49 	beq.w	8011224 <_printf_float+0x9c>
 8011392:	f04f 0800 	mov.w	r8, #0
 8011396:	f104 091a 	add.w	r9, r4, #26
 801139a:	9b08      	ldr	r3, [sp, #32]
 801139c:	3b01      	subs	r3, #1
 801139e:	4543      	cmp	r3, r8
 80113a0:	dc09      	bgt.n	80113b6 <_printf_float+0x22e>
 80113a2:	6823      	ldr	r3, [r4, #0]
 80113a4:	079b      	lsls	r3, r3, #30
 80113a6:	f100 8108 	bmi.w	80115ba <_printf_float+0x432>
 80113aa:	68e0      	ldr	r0, [r4, #12]
 80113ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80113ae:	4298      	cmp	r0, r3
 80113b0:	bfb8      	it	lt
 80113b2:	4618      	movlt	r0, r3
 80113b4:	e738      	b.n	8011228 <_printf_float+0xa0>
 80113b6:	2301      	movs	r3, #1
 80113b8:	464a      	mov	r2, r9
 80113ba:	4631      	mov	r1, r6
 80113bc:	4628      	mov	r0, r5
 80113be:	47b8      	blx	r7
 80113c0:	3001      	adds	r0, #1
 80113c2:	f43f af2f 	beq.w	8011224 <_printf_float+0x9c>
 80113c6:	f108 0801 	add.w	r8, r8, #1
 80113ca:	e7e6      	b.n	801139a <_printf_float+0x212>
 80113cc:	9b07      	ldr	r3, [sp, #28]
 80113ce:	2b00      	cmp	r3, #0
 80113d0:	dc3c      	bgt.n	801144c <_printf_float+0x2c4>
 80113d2:	4a1d      	ldr	r2, [pc, #116]	; (8011448 <_printf_float+0x2c0>)
 80113d4:	2301      	movs	r3, #1
 80113d6:	4631      	mov	r1, r6
 80113d8:	4628      	mov	r0, r5
 80113da:	47b8      	blx	r7
 80113dc:	3001      	adds	r0, #1
 80113de:	f43f af21 	beq.w	8011224 <_printf_float+0x9c>
 80113e2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80113e6:	4313      	orrs	r3, r2
 80113e8:	d102      	bne.n	80113f0 <_printf_float+0x268>
 80113ea:	6823      	ldr	r3, [r4, #0]
 80113ec:	07d9      	lsls	r1, r3, #31
 80113ee:	d5d8      	bpl.n	80113a2 <_printf_float+0x21a>
 80113f0:	4653      	mov	r3, sl
 80113f2:	465a      	mov	r2, fp
 80113f4:	4631      	mov	r1, r6
 80113f6:	4628      	mov	r0, r5
 80113f8:	47b8      	blx	r7
 80113fa:	3001      	adds	r0, #1
 80113fc:	f43f af12 	beq.w	8011224 <_printf_float+0x9c>
 8011400:	f04f 0900 	mov.w	r9, #0
 8011404:	f104 0a1a 	add.w	sl, r4, #26
 8011408:	9b07      	ldr	r3, [sp, #28]
 801140a:	425b      	negs	r3, r3
 801140c:	454b      	cmp	r3, r9
 801140e:	dc01      	bgt.n	8011414 <_printf_float+0x28c>
 8011410:	9b08      	ldr	r3, [sp, #32]
 8011412:	e795      	b.n	8011340 <_printf_float+0x1b8>
 8011414:	2301      	movs	r3, #1
 8011416:	4652      	mov	r2, sl
 8011418:	4631      	mov	r1, r6
 801141a:	4628      	mov	r0, r5
 801141c:	47b8      	blx	r7
 801141e:	3001      	adds	r0, #1
 8011420:	f43f af00 	beq.w	8011224 <_printf_float+0x9c>
 8011424:	f109 0901 	add.w	r9, r9, #1
 8011428:	e7ee      	b.n	8011408 <_printf_float+0x280>
 801142a:	bf00      	nop
 801142c:	f3af 8000 	nop.w
 8011430:	ffffffff 	.word	0xffffffff
 8011434:	7fefffff 	.word	0x7fefffff
 8011438:	08014448 	.word	0x08014448
 801143c:	0801444c 	.word	0x0801444c
 8011440:	08014454 	.word	0x08014454
 8011444:	08014450 	.word	0x08014450
 8011448:	08014458 	.word	0x08014458
 801144c:	9a08      	ldr	r2, [sp, #32]
 801144e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011450:	429a      	cmp	r2, r3
 8011452:	bfa8      	it	ge
 8011454:	461a      	movge	r2, r3
 8011456:	2a00      	cmp	r2, #0
 8011458:	4691      	mov	r9, r2
 801145a:	dc38      	bgt.n	80114ce <_printf_float+0x346>
 801145c:	2300      	movs	r3, #0
 801145e:	9305      	str	r3, [sp, #20]
 8011460:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011464:	f104 021a 	add.w	r2, r4, #26
 8011468:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801146a:	9905      	ldr	r1, [sp, #20]
 801146c:	9304      	str	r3, [sp, #16]
 801146e:	eba3 0309 	sub.w	r3, r3, r9
 8011472:	428b      	cmp	r3, r1
 8011474:	dc33      	bgt.n	80114de <_printf_float+0x356>
 8011476:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801147a:	429a      	cmp	r2, r3
 801147c:	db3c      	blt.n	80114f8 <_printf_float+0x370>
 801147e:	6823      	ldr	r3, [r4, #0]
 8011480:	07da      	lsls	r2, r3, #31
 8011482:	d439      	bmi.n	80114f8 <_printf_float+0x370>
 8011484:	9a08      	ldr	r2, [sp, #32]
 8011486:	9b04      	ldr	r3, [sp, #16]
 8011488:	9907      	ldr	r1, [sp, #28]
 801148a:	1ad3      	subs	r3, r2, r3
 801148c:	eba2 0901 	sub.w	r9, r2, r1
 8011490:	4599      	cmp	r9, r3
 8011492:	bfa8      	it	ge
 8011494:	4699      	movge	r9, r3
 8011496:	f1b9 0f00 	cmp.w	r9, #0
 801149a:	dc35      	bgt.n	8011508 <_printf_float+0x380>
 801149c:	f04f 0800 	mov.w	r8, #0
 80114a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80114a4:	f104 0a1a 	add.w	sl, r4, #26
 80114a8:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 80114ac:	1a9b      	subs	r3, r3, r2
 80114ae:	eba3 0309 	sub.w	r3, r3, r9
 80114b2:	4543      	cmp	r3, r8
 80114b4:	f77f af75 	ble.w	80113a2 <_printf_float+0x21a>
 80114b8:	2301      	movs	r3, #1
 80114ba:	4652      	mov	r2, sl
 80114bc:	4631      	mov	r1, r6
 80114be:	4628      	mov	r0, r5
 80114c0:	47b8      	blx	r7
 80114c2:	3001      	adds	r0, #1
 80114c4:	f43f aeae 	beq.w	8011224 <_printf_float+0x9c>
 80114c8:	f108 0801 	add.w	r8, r8, #1
 80114cc:	e7ec      	b.n	80114a8 <_printf_float+0x320>
 80114ce:	4613      	mov	r3, r2
 80114d0:	4631      	mov	r1, r6
 80114d2:	4642      	mov	r2, r8
 80114d4:	4628      	mov	r0, r5
 80114d6:	47b8      	blx	r7
 80114d8:	3001      	adds	r0, #1
 80114da:	d1bf      	bne.n	801145c <_printf_float+0x2d4>
 80114dc:	e6a2      	b.n	8011224 <_printf_float+0x9c>
 80114de:	2301      	movs	r3, #1
 80114e0:	4631      	mov	r1, r6
 80114e2:	4628      	mov	r0, r5
 80114e4:	9204      	str	r2, [sp, #16]
 80114e6:	47b8      	blx	r7
 80114e8:	3001      	adds	r0, #1
 80114ea:	f43f ae9b 	beq.w	8011224 <_printf_float+0x9c>
 80114ee:	9b05      	ldr	r3, [sp, #20]
 80114f0:	9a04      	ldr	r2, [sp, #16]
 80114f2:	3301      	adds	r3, #1
 80114f4:	9305      	str	r3, [sp, #20]
 80114f6:	e7b7      	b.n	8011468 <_printf_float+0x2e0>
 80114f8:	4653      	mov	r3, sl
 80114fa:	465a      	mov	r2, fp
 80114fc:	4631      	mov	r1, r6
 80114fe:	4628      	mov	r0, r5
 8011500:	47b8      	blx	r7
 8011502:	3001      	adds	r0, #1
 8011504:	d1be      	bne.n	8011484 <_printf_float+0x2fc>
 8011506:	e68d      	b.n	8011224 <_printf_float+0x9c>
 8011508:	9a04      	ldr	r2, [sp, #16]
 801150a:	464b      	mov	r3, r9
 801150c:	4442      	add	r2, r8
 801150e:	4631      	mov	r1, r6
 8011510:	4628      	mov	r0, r5
 8011512:	47b8      	blx	r7
 8011514:	3001      	adds	r0, #1
 8011516:	d1c1      	bne.n	801149c <_printf_float+0x314>
 8011518:	e684      	b.n	8011224 <_printf_float+0x9c>
 801151a:	9a08      	ldr	r2, [sp, #32]
 801151c:	2a01      	cmp	r2, #1
 801151e:	dc01      	bgt.n	8011524 <_printf_float+0x39c>
 8011520:	07db      	lsls	r3, r3, #31
 8011522:	d537      	bpl.n	8011594 <_printf_float+0x40c>
 8011524:	2301      	movs	r3, #1
 8011526:	4642      	mov	r2, r8
 8011528:	4631      	mov	r1, r6
 801152a:	4628      	mov	r0, r5
 801152c:	47b8      	blx	r7
 801152e:	3001      	adds	r0, #1
 8011530:	f43f ae78 	beq.w	8011224 <_printf_float+0x9c>
 8011534:	4653      	mov	r3, sl
 8011536:	465a      	mov	r2, fp
 8011538:	4631      	mov	r1, r6
 801153a:	4628      	mov	r0, r5
 801153c:	47b8      	blx	r7
 801153e:	3001      	adds	r0, #1
 8011540:	f43f ae70 	beq.w	8011224 <_printf_float+0x9c>
 8011544:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8011548:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801154c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011550:	d01b      	beq.n	801158a <_printf_float+0x402>
 8011552:	9b08      	ldr	r3, [sp, #32]
 8011554:	f108 0201 	add.w	r2, r8, #1
 8011558:	3b01      	subs	r3, #1
 801155a:	4631      	mov	r1, r6
 801155c:	4628      	mov	r0, r5
 801155e:	47b8      	blx	r7
 8011560:	3001      	adds	r0, #1
 8011562:	d10e      	bne.n	8011582 <_printf_float+0x3fa>
 8011564:	e65e      	b.n	8011224 <_printf_float+0x9c>
 8011566:	2301      	movs	r3, #1
 8011568:	464a      	mov	r2, r9
 801156a:	4631      	mov	r1, r6
 801156c:	4628      	mov	r0, r5
 801156e:	47b8      	blx	r7
 8011570:	3001      	adds	r0, #1
 8011572:	f43f ae57 	beq.w	8011224 <_printf_float+0x9c>
 8011576:	f108 0801 	add.w	r8, r8, #1
 801157a:	9b08      	ldr	r3, [sp, #32]
 801157c:	3b01      	subs	r3, #1
 801157e:	4543      	cmp	r3, r8
 8011580:	dcf1      	bgt.n	8011566 <_printf_float+0x3de>
 8011582:	9b04      	ldr	r3, [sp, #16]
 8011584:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011588:	e6db      	b.n	8011342 <_printf_float+0x1ba>
 801158a:	f04f 0800 	mov.w	r8, #0
 801158e:	f104 091a 	add.w	r9, r4, #26
 8011592:	e7f2      	b.n	801157a <_printf_float+0x3f2>
 8011594:	2301      	movs	r3, #1
 8011596:	4642      	mov	r2, r8
 8011598:	e7df      	b.n	801155a <_printf_float+0x3d2>
 801159a:	2301      	movs	r3, #1
 801159c:	464a      	mov	r2, r9
 801159e:	4631      	mov	r1, r6
 80115a0:	4628      	mov	r0, r5
 80115a2:	47b8      	blx	r7
 80115a4:	3001      	adds	r0, #1
 80115a6:	f43f ae3d 	beq.w	8011224 <_printf_float+0x9c>
 80115aa:	f108 0801 	add.w	r8, r8, #1
 80115ae:	68e3      	ldr	r3, [r4, #12]
 80115b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80115b2:	1a5b      	subs	r3, r3, r1
 80115b4:	4543      	cmp	r3, r8
 80115b6:	dcf0      	bgt.n	801159a <_printf_float+0x412>
 80115b8:	e6f7      	b.n	80113aa <_printf_float+0x222>
 80115ba:	f04f 0800 	mov.w	r8, #0
 80115be:	f104 0919 	add.w	r9, r4, #25
 80115c2:	e7f4      	b.n	80115ae <_printf_float+0x426>

080115c4 <_printf_common>:
 80115c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80115c8:	4616      	mov	r6, r2
 80115ca:	4699      	mov	r9, r3
 80115cc:	688a      	ldr	r2, [r1, #8]
 80115ce:	690b      	ldr	r3, [r1, #16]
 80115d0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80115d4:	4293      	cmp	r3, r2
 80115d6:	bfb8      	it	lt
 80115d8:	4613      	movlt	r3, r2
 80115da:	6033      	str	r3, [r6, #0]
 80115dc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80115e0:	4607      	mov	r7, r0
 80115e2:	460c      	mov	r4, r1
 80115e4:	b10a      	cbz	r2, 80115ea <_printf_common+0x26>
 80115e6:	3301      	adds	r3, #1
 80115e8:	6033      	str	r3, [r6, #0]
 80115ea:	6823      	ldr	r3, [r4, #0]
 80115ec:	0699      	lsls	r1, r3, #26
 80115ee:	bf42      	ittt	mi
 80115f0:	6833      	ldrmi	r3, [r6, #0]
 80115f2:	3302      	addmi	r3, #2
 80115f4:	6033      	strmi	r3, [r6, #0]
 80115f6:	6825      	ldr	r5, [r4, #0]
 80115f8:	f015 0506 	ands.w	r5, r5, #6
 80115fc:	d106      	bne.n	801160c <_printf_common+0x48>
 80115fe:	f104 0a19 	add.w	sl, r4, #25
 8011602:	68e3      	ldr	r3, [r4, #12]
 8011604:	6832      	ldr	r2, [r6, #0]
 8011606:	1a9b      	subs	r3, r3, r2
 8011608:	42ab      	cmp	r3, r5
 801160a:	dc26      	bgt.n	801165a <_printf_common+0x96>
 801160c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011610:	1e13      	subs	r3, r2, #0
 8011612:	6822      	ldr	r2, [r4, #0]
 8011614:	bf18      	it	ne
 8011616:	2301      	movne	r3, #1
 8011618:	0692      	lsls	r2, r2, #26
 801161a:	d42b      	bmi.n	8011674 <_printf_common+0xb0>
 801161c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011620:	4649      	mov	r1, r9
 8011622:	4638      	mov	r0, r7
 8011624:	47c0      	blx	r8
 8011626:	3001      	adds	r0, #1
 8011628:	d01e      	beq.n	8011668 <_printf_common+0xa4>
 801162a:	6823      	ldr	r3, [r4, #0]
 801162c:	68e5      	ldr	r5, [r4, #12]
 801162e:	6832      	ldr	r2, [r6, #0]
 8011630:	f003 0306 	and.w	r3, r3, #6
 8011634:	2b04      	cmp	r3, #4
 8011636:	bf08      	it	eq
 8011638:	1aad      	subeq	r5, r5, r2
 801163a:	68a3      	ldr	r3, [r4, #8]
 801163c:	6922      	ldr	r2, [r4, #16]
 801163e:	bf0c      	ite	eq
 8011640:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011644:	2500      	movne	r5, #0
 8011646:	4293      	cmp	r3, r2
 8011648:	bfc4      	itt	gt
 801164a:	1a9b      	subgt	r3, r3, r2
 801164c:	18ed      	addgt	r5, r5, r3
 801164e:	2600      	movs	r6, #0
 8011650:	341a      	adds	r4, #26
 8011652:	42b5      	cmp	r5, r6
 8011654:	d11a      	bne.n	801168c <_printf_common+0xc8>
 8011656:	2000      	movs	r0, #0
 8011658:	e008      	b.n	801166c <_printf_common+0xa8>
 801165a:	2301      	movs	r3, #1
 801165c:	4652      	mov	r2, sl
 801165e:	4649      	mov	r1, r9
 8011660:	4638      	mov	r0, r7
 8011662:	47c0      	blx	r8
 8011664:	3001      	adds	r0, #1
 8011666:	d103      	bne.n	8011670 <_printf_common+0xac>
 8011668:	f04f 30ff 	mov.w	r0, #4294967295
 801166c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011670:	3501      	adds	r5, #1
 8011672:	e7c6      	b.n	8011602 <_printf_common+0x3e>
 8011674:	18e1      	adds	r1, r4, r3
 8011676:	1c5a      	adds	r2, r3, #1
 8011678:	2030      	movs	r0, #48	; 0x30
 801167a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801167e:	4422      	add	r2, r4
 8011680:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011684:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011688:	3302      	adds	r3, #2
 801168a:	e7c7      	b.n	801161c <_printf_common+0x58>
 801168c:	2301      	movs	r3, #1
 801168e:	4622      	mov	r2, r4
 8011690:	4649      	mov	r1, r9
 8011692:	4638      	mov	r0, r7
 8011694:	47c0      	blx	r8
 8011696:	3001      	adds	r0, #1
 8011698:	d0e6      	beq.n	8011668 <_printf_common+0xa4>
 801169a:	3601      	adds	r6, #1
 801169c:	e7d9      	b.n	8011652 <_printf_common+0x8e>
	...

080116a0 <_printf_i>:
 80116a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80116a4:	460c      	mov	r4, r1
 80116a6:	4691      	mov	r9, r2
 80116a8:	7e27      	ldrb	r7, [r4, #24]
 80116aa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80116ac:	2f78      	cmp	r7, #120	; 0x78
 80116ae:	4680      	mov	r8, r0
 80116b0:	469a      	mov	sl, r3
 80116b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80116b6:	d807      	bhi.n	80116c8 <_printf_i+0x28>
 80116b8:	2f62      	cmp	r7, #98	; 0x62
 80116ba:	d80a      	bhi.n	80116d2 <_printf_i+0x32>
 80116bc:	2f00      	cmp	r7, #0
 80116be:	f000 80d8 	beq.w	8011872 <_printf_i+0x1d2>
 80116c2:	2f58      	cmp	r7, #88	; 0x58
 80116c4:	f000 80a3 	beq.w	801180e <_printf_i+0x16e>
 80116c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80116cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80116d0:	e03a      	b.n	8011748 <_printf_i+0xa8>
 80116d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80116d6:	2b15      	cmp	r3, #21
 80116d8:	d8f6      	bhi.n	80116c8 <_printf_i+0x28>
 80116da:	a001      	add	r0, pc, #4	; (adr r0, 80116e0 <_printf_i+0x40>)
 80116dc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80116e0:	08011739 	.word	0x08011739
 80116e4:	0801174d 	.word	0x0801174d
 80116e8:	080116c9 	.word	0x080116c9
 80116ec:	080116c9 	.word	0x080116c9
 80116f0:	080116c9 	.word	0x080116c9
 80116f4:	080116c9 	.word	0x080116c9
 80116f8:	0801174d 	.word	0x0801174d
 80116fc:	080116c9 	.word	0x080116c9
 8011700:	080116c9 	.word	0x080116c9
 8011704:	080116c9 	.word	0x080116c9
 8011708:	080116c9 	.word	0x080116c9
 801170c:	08011859 	.word	0x08011859
 8011710:	0801177d 	.word	0x0801177d
 8011714:	0801183b 	.word	0x0801183b
 8011718:	080116c9 	.word	0x080116c9
 801171c:	080116c9 	.word	0x080116c9
 8011720:	0801187b 	.word	0x0801187b
 8011724:	080116c9 	.word	0x080116c9
 8011728:	0801177d 	.word	0x0801177d
 801172c:	080116c9 	.word	0x080116c9
 8011730:	080116c9 	.word	0x080116c9
 8011734:	08011843 	.word	0x08011843
 8011738:	680b      	ldr	r3, [r1, #0]
 801173a:	1d1a      	adds	r2, r3, #4
 801173c:	681b      	ldr	r3, [r3, #0]
 801173e:	600a      	str	r2, [r1, #0]
 8011740:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8011744:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011748:	2301      	movs	r3, #1
 801174a:	e0a3      	b.n	8011894 <_printf_i+0x1f4>
 801174c:	6825      	ldr	r5, [r4, #0]
 801174e:	6808      	ldr	r0, [r1, #0]
 8011750:	062e      	lsls	r6, r5, #24
 8011752:	f100 0304 	add.w	r3, r0, #4
 8011756:	d50a      	bpl.n	801176e <_printf_i+0xce>
 8011758:	6805      	ldr	r5, [r0, #0]
 801175a:	600b      	str	r3, [r1, #0]
 801175c:	2d00      	cmp	r5, #0
 801175e:	da03      	bge.n	8011768 <_printf_i+0xc8>
 8011760:	232d      	movs	r3, #45	; 0x2d
 8011762:	426d      	negs	r5, r5
 8011764:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011768:	485e      	ldr	r0, [pc, #376]	; (80118e4 <_printf_i+0x244>)
 801176a:	230a      	movs	r3, #10
 801176c:	e019      	b.n	80117a2 <_printf_i+0x102>
 801176e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8011772:	6805      	ldr	r5, [r0, #0]
 8011774:	600b      	str	r3, [r1, #0]
 8011776:	bf18      	it	ne
 8011778:	b22d      	sxthne	r5, r5
 801177a:	e7ef      	b.n	801175c <_printf_i+0xbc>
 801177c:	680b      	ldr	r3, [r1, #0]
 801177e:	6825      	ldr	r5, [r4, #0]
 8011780:	1d18      	adds	r0, r3, #4
 8011782:	6008      	str	r0, [r1, #0]
 8011784:	0628      	lsls	r0, r5, #24
 8011786:	d501      	bpl.n	801178c <_printf_i+0xec>
 8011788:	681d      	ldr	r5, [r3, #0]
 801178a:	e002      	b.n	8011792 <_printf_i+0xf2>
 801178c:	0669      	lsls	r1, r5, #25
 801178e:	d5fb      	bpl.n	8011788 <_printf_i+0xe8>
 8011790:	881d      	ldrh	r5, [r3, #0]
 8011792:	4854      	ldr	r0, [pc, #336]	; (80118e4 <_printf_i+0x244>)
 8011794:	2f6f      	cmp	r7, #111	; 0x6f
 8011796:	bf0c      	ite	eq
 8011798:	2308      	moveq	r3, #8
 801179a:	230a      	movne	r3, #10
 801179c:	2100      	movs	r1, #0
 801179e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80117a2:	6866      	ldr	r6, [r4, #4]
 80117a4:	60a6      	str	r6, [r4, #8]
 80117a6:	2e00      	cmp	r6, #0
 80117a8:	bfa2      	ittt	ge
 80117aa:	6821      	ldrge	r1, [r4, #0]
 80117ac:	f021 0104 	bicge.w	r1, r1, #4
 80117b0:	6021      	strge	r1, [r4, #0]
 80117b2:	b90d      	cbnz	r5, 80117b8 <_printf_i+0x118>
 80117b4:	2e00      	cmp	r6, #0
 80117b6:	d04d      	beq.n	8011854 <_printf_i+0x1b4>
 80117b8:	4616      	mov	r6, r2
 80117ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80117be:	fb03 5711 	mls	r7, r3, r1, r5
 80117c2:	5dc7      	ldrb	r7, [r0, r7]
 80117c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80117c8:	462f      	mov	r7, r5
 80117ca:	42bb      	cmp	r3, r7
 80117cc:	460d      	mov	r5, r1
 80117ce:	d9f4      	bls.n	80117ba <_printf_i+0x11a>
 80117d0:	2b08      	cmp	r3, #8
 80117d2:	d10b      	bne.n	80117ec <_printf_i+0x14c>
 80117d4:	6823      	ldr	r3, [r4, #0]
 80117d6:	07df      	lsls	r7, r3, #31
 80117d8:	d508      	bpl.n	80117ec <_printf_i+0x14c>
 80117da:	6923      	ldr	r3, [r4, #16]
 80117dc:	6861      	ldr	r1, [r4, #4]
 80117de:	4299      	cmp	r1, r3
 80117e0:	bfde      	ittt	le
 80117e2:	2330      	movle	r3, #48	; 0x30
 80117e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80117e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80117ec:	1b92      	subs	r2, r2, r6
 80117ee:	6122      	str	r2, [r4, #16]
 80117f0:	f8cd a000 	str.w	sl, [sp]
 80117f4:	464b      	mov	r3, r9
 80117f6:	aa03      	add	r2, sp, #12
 80117f8:	4621      	mov	r1, r4
 80117fa:	4640      	mov	r0, r8
 80117fc:	f7ff fee2 	bl	80115c4 <_printf_common>
 8011800:	3001      	adds	r0, #1
 8011802:	d14c      	bne.n	801189e <_printf_i+0x1fe>
 8011804:	f04f 30ff 	mov.w	r0, #4294967295
 8011808:	b004      	add	sp, #16
 801180a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801180e:	4835      	ldr	r0, [pc, #212]	; (80118e4 <_printf_i+0x244>)
 8011810:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8011814:	6823      	ldr	r3, [r4, #0]
 8011816:	680e      	ldr	r6, [r1, #0]
 8011818:	061f      	lsls	r7, r3, #24
 801181a:	f856 5b04 	ldr.w	r5, [r6], #4
 801181e:	600e      	str	r6, [r1, #0]
 8011820:	d514      	bpl.n	801184c <_printf_i+0x1ac>
 8011822:	07d9      	lsls	r1, r3, #31
 8011824:	bf44      	itt	mi
 8011826:	f043 0320 	orrmi.w	r3, r3, #32
 801182a:	6023      	strmi	r3, [r4, #0]
 801182c:	b91d      	cbnz	r5, 8011836 <_printf_i+0x196>
 801182e:	6823      	ldr	r3, [r4, #0]
 8011830:	f023 0320 	bic.w	r3, r3, #32
 8011834:	6023      	str	r3, [r4, #0]
 8011836:	2310      	movs	r3, #16
 8011838:	e7b0      	b.n	801179c <_printf_i+0xfc>
 801183a:	6823      	ldr	r3, [r4, #0]
 801183c:	f043 0320 	orr.w	r3, r3, #32
 8011840:	6023      	str	r3, [r4, #0]
 8011842:	2378      	movs	r3, #120	; 0x78
 8011844:	4828      	ldr	r0, [pc, #160]	; (80118e8 <_printf_i+0x248>)
 8011846:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801184a:	e7e3      	b.n	8011814 <_printf_i+0x174>
 801184c:	065e      	lsls	r6, r3, #25
 801184e:	bf48      	it	mi
 8011850:	b2ad      	uxthmi	r5, r5
 8011852:	e7e6      	b.n	8011822 <_printf_i+0x182>
 8011854:	4616      	mov	r6, r2
 8011856:	e7bb      	b.n	80117d0 <_printf_i+0x130>
 8011858:	680b      	ldr	r3, [r1, #0]
 801185a:	6826      	ldr	r6, [r4, #0]
 801185c:	6960      	ldr	r0, [r4, #20]
 801185e:	1d1d      	adds	r5, r3, #4
 8011860:	600d      	str	r5, [r1, #0]
 8011862:	0635      	lsls	r5, r6, #24
 8011864:	681b      	ldr	r3, [r3, #0]
 8011866:	d501      	bpl.n	801186c <_printf_i+0x1cc>
 8011868:	6018      	str	r0, [r3, #0]
 801186a:	e002      	b.n	8011872 <_printf_i+0x1d2>
 801186c:	0671      	lsls	r1, r6, #25
 801186e:	d5fb      	bpl.n	8011868 <_printf_i+0x1c8>
 8011870:	8018      	strh	r0, [r3, #0]
 8011872:	2300      	movs	r3, #0
 8011874:	6123      	str	r3, [r4, #16]
 8011876:	4616      	mov	r6, r2
 8011878:	e7ba      	b.n	80117f0 <_printf_i+0x150>
 801187a:	680b      	ldr	r3, [r1, #0]
 801187c:	1d1a      	adds	r2, r3, #4
 801187e:	600a      	str	r2, [r1, #0]
 8011880:	681e      	ldr	r6, [r3, #0]
 8011882:	6862      	ldr	r2, [r4, #4]
 8011884:	2100      	movs	r1, #0
 8011886:	4630      	mov	r0, r6
 8011888:	f7ee fd32 	bl	80002f0 <memchr>
 801188c:	b108      	cbz	r0, 8011892 <_printf_i+0x1f2>
 801188e:	1b80      	subs	r0, r0, r6
 8011890:	6060      	str	r0, [r4, #4]
 8011892:	6863      	ldr	r3, [r4, #4]
 8011894:	6123      	str	r3, [r4, #16]
 8011896:	2300      	movs	r3, #0
 8011898:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801189c:	e7a8      	b.n	80117f0 <_printf_i+0x150>
 801189e:	6923      	ldr	r3, [r4, #16]
 80118a0:	4632      	mov	r2, r6
 80118a2:	4649      	mov	r1, r9
 80118a4:	4640      	mov	r0, r8
 80118a6:	47d0      	blx	sl
 80118a8:	3001      	adds	r0, #1
 80118aa:	d0ab      	beq.n	8011804 <_printf_i+0x164>
 80118ac:	6823      	ldr	r3, [r4, #0]
 80118ae:	079b      	lsls	r3, r3, #30
 80118b0:	d413      	bmi.n	80118da <_printf_i+0x23a>
 80118b2:	68e0      	ldr	r0, [r4, #12]
 80118b4:	9b03      	ldr	r3, [sp, #12]
 80118b6:	4298      	cmp	r0, r3
 80118b8:	bfb8      	it	lt
 80118ba:	4618      	movlt	r0, r3
 80118bc:	e7a4      	b.n	8011808 <_printf_i+0x168>
 80118be:	2301      	movs	r3, #1
 80118c0:	4632      	mov	r2, r6
 80118c2:	4649      	mov	r1, r9
 80118c4:	4640      	mov	r0, r8
 80118c6:	47d0      	blx	sl
 80118c8:	3001      	adds	r0, #1
 80118ca:	d09b      	beq.n	8011804 <_printf_i+0x164>
 80118cc:	3501      	adds	r5, #1
 80118ce:	68e3      	ldr	r3, [r4, #12]
 80118d0:	9903      	ldr	r1, [sp, #12]
 80118d2:	1a5b      	subs	r3, r3, r1
 80118d4:	42ab      	cmp	r3, r5
 80118d6:	dcf2      	bgt.n	80118be <_printf_i+0x21e>
 80118d8:	e7eb      	b.n	80118b2 <_printf_i+0x212>
 80118da:	2500      	movs	r5, #0
 80118dc:	f104 0619 	add.w	r6, r4, #25
 80118e0:	e7f5      	b.n	80118ce <_printf_i+0x22e>
 80118e2:	bf00      	nop
 80118e4:	0801445a 	.word	0x0801445a
 80118e8:	0801446b 	.word	0x0801446b

080118ec <iprintf>:
 80118ec:	b40f      	push	{r0, r1, r2, r3}
 80118ee:	4b0a      	ldr	r3, [pc, #40]	; (8011918 <iprintf+0x2c>)
 80118f0:	b513      	push	{r0, r1, r4, lr}
 80118f2:	681c      	ldr	r4, [r3, #0]
 80118f4:	b124      	cbz	r4, 8011900 <iprintf+0x14>
 80118f6:	69a3      	ldr	r3, [r4, #24]
 80118f8:	b913      	cbnz	r3, 8011900 <iprintf+0x14>
 80118fa:	4620      	mov	r0, r4
 80118fc:	f001 f86c 	bl	80129d8 <__sinit>
 8011900:	ab05      	add	r3, sp, #20
 8011902:	9a04      	ldr	r2, [sp, #16]
 8011904:	68a1      	ldr	r1, [r4, #8]
 8011906:	9301      	str	r3, [sp, #4]
 8011908:	4620      	mov	r0, r4
 801190a:	f001 fde7 	bl	80134dc <_vfiprintf_r>
 801190e:	b002      	add	sp, #8
 8011910:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011914:	b004      	add	sp, #16
 8011916:	4770      	bx	lr
 8011918:	24000024 	.word	0x24000024

0801191c <_puts_r>:
 801191c:	b570      	push	{r4, r5, r6, lr}
 801191e:	460e      	mov	r6, r1
 8011920:	4605      	mov	r5, r0
 8011922:	b118      	cbz	r0, 801192c <_puts_r+0x10>
 8011924:	6983      	ldr	r3, [r0, #24]
 8011926:	b90b      	cbnz	r3, 801192c <_puts_r+0x10>
 8011928:	f001 f856 	bl	80129d8 <__sinit>
 801192c:	69ab      	ldr	r3, [r5, #24]
 801192e:	68ac      	ldr	r4, [r5, #8]
 8011930:	b913      	cbnz	r3, 8011938 <_puts_r+0x1c>
 8011932:	4628      	mov	r0, r5
 8011934:	f001 f850 	bl	80129d8 <__sinit>
 8011938:	4b2c      	ldr	r3, [pc, #176]	; (80119ec <_puts_r+0xd0>)
 801193a:	429c      	cmp	r4, r3
 801193c:	d120      	bne.n	8011980 <_puts_r+0x64>
 801193e:	686c      	ldr	r4, [r5, #4]
 8011940:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011942:	07db      	lsls	r3, r3, #31
 8011944:	d405      	bmi.n	8011952 <_puts_r+0x36>
 8011946:	89a3      	ldrh	r3, [r4, #12]
 8011948:	0598      	lsls	r0, r3, #22
 801194a:	d402      	bmi.n	8011952 <_puts_r+0x36>
 801194c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801194e:	f001 f8e6 	bl	8012b1e <__retarget_lock_acquire_recursive>
 8011952:	89a3      	ldrh	r3, [r4, #12]
 8011954:	0719      	lsls	r1, r3, #28
 8011956:	d51d      	bpl.n	8011994 <_puts_r+0x78>
 8011958:	6923      	ldr	r3, [r4, #16]
 801195a:	b1db      	cbz	r3, 8011994 <_puts_r+0x78>
 801195c:	3e01      	subs	r6, #1
 801195e:	68a3      	ldr	r3, [r4, #8]
 8011960:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011964:	3b01      	subs	r3, #1
 8011966:	60a3      	str	r3, [r4, #8]
 8011968:	bb39      	cbnz	r1, 80119ba <_puts_r+0x9e>
 801196a:	2b00      	cmp	r3, #0
 801196c:	da38      	bge.n	80119e0 <_puts_r+0xc4>
 801196e:	4622      	mov	r2, r4
 8011970:	210a      	movs	r1, #10
 8011972:	4628      	mov	r0, r5
 8011974:	f000 f848 	bl	8011a08 <__swbuf_r>
 8011978:	3001      	adds	r0, #1
 801197a:	d011      	beq.n	80119a0 <_puts_r+0x84>
 801197c:	250a      	movs	r5, #10
 801197e:	e011      	b.n	80119a4 <_puts_r+0x88>
 8011980:	4b1b      	ldr	r3, [pc, #108]	; (80119f0 <_puts_r+0xd4>)
 8011982:	429c      	cmp	r4, r3
 8011984:	d101      	bne.n	801198a <_puts_r+0x6e>
 8011986:	68ac      	ldr	r4, [r5, #8]
 8011988:	e7da      	b.n	8011940 <_puts_r+0x24>
 801198a:	4b1a      	ldr	r3, [pc, #104]	; (80119f4 <_puts_r+0xd8>)
 801198c:	429c      	cmp	r4, r3
 801198e:	bf08      	it	eq
 8011990:	68ec      	ldreq	r4, [r5, #12]
 8011992:	e7d5      	b.n	8011940 <_puts_r+0x24>
 8011994:	4621      	mov	r1, r4
 8011996:	4628      	mov	r0, r5
 8011998:	f000 f888 	bl	8011aac <__swsetup_r>
 801199c:	2800      	cmp	r0, #0
 801199e:	d0dd      	beq.n	801195c <_puts_r+0x40>
 80119a0:	f04f 35ff 	mov.w	r5, #4294967295
 80119a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80119a6:	07da      	lsls	r2, r3, #31
 80119a8:	d405      	bmi.n	80119b6 <_puts_r+0x9a>
 80119aa:	89a3      	ldrh	r3, [r4, #12]
 80119ac:	059b      	lsls	r3, r3, #22
 80119ae:	d402      	bmi.n	80119b6 <_puts_r+0x9a>
 80119b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80119b2:	f001 f8b5 	bl	8012b20 <__retarget_lock_release_recursive>
 80119b6:	4628      	mov	r0, r5
 80119b8:	bd70      	pop	{r4, r5, r6, pc}
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	da04      	bge.n	80119c8 <_puts_r+0xac>
 80119be:	69a2      	ldr	r2, [r4, #24]
 80119c0:	429a      	cmp	r2, r3
 80119c2:	dc06      	bgt.n	80119d2 <_puts_r+0xb6>
 80119c4:	290a      	cmp	r1, #10
 80119c6:	d004      	beq.n	80119d2 <_puts_r+0xb6>
 80119c8:	6823      	ldr	r3, [r4, #0]
 80119ca:	1c5a      	adds	r2, r3, #1
 80119cc:	6022      	str	r2, [r4, #0]
 80119ce:	7019      	strb	r1, [r3, #0]
 80119d0:	e7c5      	b.n	801195e <_puts_r+0x42>
 80119d2:	4622      	mov	r2, r4
 80119d4:	4628      	mov	r0, r5
 80119d6:	f000 f817 	bl	8011a08 <__swbuf_r>
 80119da:	3001      	adds	r0, #1
 80119dc:	d1bf      	bne.n	801195e <_puts_r+0x42>
 80119de:	e7df      	b.n	80119a0 <_puts_r+0x84>
 80119e0:	6823      	ldr	r3, [r4, #0]
 80119e2:	250a      	movs	r5, #10
 80119e4:	1c5a      	adds	r2, r3, #1
 80119e6:	6022      	str	r2, [r4, #0]
 80119e8:	701d      	strb	r5, [r3, #0]
 80119ea:	e7db      	b.n	80119a4 <_puts_r+0x88>
 80119ec:	08014530 	.word	0x08014530
 80119f0:	08014550 	.word	0x08014550
 80119f4:	08014510 	.word	0x08014510

080119f8 <puts>:
 80119f8:	4b02      	ldr	r3, [pc, #8]	; (8011a04 <puts+0xc>)
 80119fa:	4601      	mov	r1, r0
 80119fc:	6818      	ldr	r0, [r3, #0]
 80119fe:	f7ff bf8d 	b.w	801191c <_puts_r>
 8011a02:	bf00      	nop
 8011a04:	24000024 	.word	0x24000024

08011a08 <__swbuf_r>:
 8011a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a0a:	460e      	mov	r6, r1
 8011a0c:	4614      	mov	r4, r2
 8011a0e:	4605      	mov	r5, r0
 8011a10:	b118      	cbz	r0, 8011a1a <__swbuf_r+0x12>
 8011a12:	6983      	ldr	r3, [r0, #24]
 8011a14:	b90b      	cbnz	r3, 8011a1a <__swbuf_r+0x12>
 8011a16:	f000 ffdf 	bl	80129d8 <__sinit>
 8011a1a:	4b21      	ldr	r3, [pc, #132]	; (8011aa0 <__swbuf_r+0x98>)
 8011a1c:	429c      	cmp	r4, r3
 8011a1e:	d12b      	bne.n	8011a78 <__swbuf_r+0x70>
 8011a20:	686c      	ldr	r4, [r5, #4]
 8011a22:	69a3      	ldr	r3, [r4, #24]
 8011a24:	60a3      	str	r3, [r4, #8]
 8011a26:	89a3      	ldrh	r3, [r4, #12]
 8011a28:	071a      	lsls	r2, r3, #28
 8011a2a:	d52f      	bpl.n	8011a8c <__swbuf_r+0x84>
 8011a2c:	6923      	ldr	r3, [r4, #16]
 8011a2e:	b36b      	cbz	r3, 8011a8c <__swbuf_r+0x84>
 8011a30:	6923      	ldr	r3, [r4, #16]
 8011a32:	6820      	ldr	r0, [r4, #0]
 8011a34:	1ac0      	subs	r0, r0, r3
 8011a36:	6963      	ldr	r3, [r4, #20]
 8011a38:	b2f6      	uxtb	r6, r6
 8011a3a:	4283      	cmp	r3, r0
 8011a3c:	4637      	mov	r7, r6
 8011a3e:	dc04      	bgt.n	8011a4a <__swbuf_r+0x42>
 8011a40:	4621      	mov	r1, r4
 8011a42:	4628      	mov	r0, r5
 8011a44:	f000 ff34 	bl	80128b0 <_fflush_r>
 8011a48:	bb30      	cbnz	r0, 8011a98 <__swbuf_r+0x90>
 8011a4a:	68a3      	ldr	r3, [r4, #8]
 8011a4c:	3b01      	subs	r3, #1
 8011a4e:	60a3      	str	r3, [r4, #8]
 8011a50:	6823      	ldr	r3, [r4, #0]
 8011a52:	1c5a      	adds	r2, r3, #1
 8011a54:	6022      	str	r2, [r4, #0]
 8011a56:	701e      	strb	r6, [r3, #0]
 8011a58:	6963      	ldr	r3, [r4, #20]
 8011a5a:	3001      	adds	r0, #1
 8011a5c:	4283      	cmp	r3, r0
 8011a5e:	d004      	beq.n	8011a6a <__swbuf_r+0x62>
 8011a60:	89a3      	ldrh	r3, [r4, #12]
 8011a62:	07db      	lsls	r3, r3, #31
 8011a64:	d506      	bpl.n	8011a74 <__swbuf_r+0x6c>
 8011a66:	2e0a      	cmp	r6, #10
 8011a68:	d104      	bne.n	8011a74 <__swbuf_r+0x6c>
 8011a6a:	4621      	mov	r1, r4
 8011a6c:	4628      	mov	r0, r5
 8011a6e:	f000 ff1f 	bl	80128b0 <_fflush_r>
 8011a72:	b988      	cbnz	r0, 8011a98 <__swbuf_r+0x90>
 8011a74:	4638      	mov	r0, r7
 8011a76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011a78:	4b0a      	ldr	r3, [pc, #40]	; (8011aa4 <__swbuf_r+0x9c>)
 8011a7a:	429c      	cmp	r4, r3
 8011a7c:	d101      	bne.n	8011a82 <__swbuf_r+0x7a>
 8011a7e:	68ac      	ldr	r4, [r5, #8]
 8011a80:	e7cf      	b.n	8011a22 <__swbuf_r+0x1a>
 8011a82:	4b09      	ldr	r3, [pc, #36]	; (8011aa8 <__swbuf_r+0xa0>)
 8011a84:	429c      	cmp	r4, r3
 8011a86:	bf08      	it	eq
 8011a88:	68ec      	ldreq	r4, [r5, #12]
 8011a8a:	e7ca      	b.n	8011a22 <__swbuf_r+0x1a>
 8011a8c:	4621      	mov	r1, r4
 8011a8e:	4628      	mov	r0, r5
 8011a90:	f000 f80c 	bl	8011aac <__swsetup_r>
 8011a94:	2800      	cmp	r0, #0
 8011a96:	d0cb      	beq.n	8011a30 <__swbuf_r+0x28>
 8011a98:	f04f 37ff 	mov.w	r7, #4294967295
 8011a9c:	e7ea      	b.n	8011a74 <__swbuf_r+0x6c>
 8011a9e:	bf00      	nop
 8011aa0:	08014530 	.word	0x08014530
 8011aa4:	08014550 	.word	0x08014550
 8011aa8:	08014510 	.word	0x08014510

08011aac <__swsetup_r>:
 8011aac:	4b32      	ldr	r3, [pc, #200]	; (8011b78 <__swsetup_r+0xcc>)
 8011aae:	b570      	push	{r4, r5, r6, lr}
 8011ab0:	681d      	ldr	r5, [r3, #0]
 8011ab2:	4606      	mov	r6, r0
 8011ab4:	460c      	mov	r4, r1
 8011ab6:	b125      	cbz	r5, 8011ac2 <__swsetup_r+0x16>
 8011ab8:	69ab      	ldr	r3, [r5, #24]
 8011aba:	b913      	cbnz	r3, 8011ac2 <__swsetup_r+0x16>
 8011abc:	4628      	mov	r0, r5
 8011abe:	f000 ff8b 	bl	80129d8 <__sinit>
 8011ac2:	4b2e      	ldr	r3, [pc, #184]	; (8011b7c <__swsetup_r+0xd0>)
 8011ac4:	429c      	cmp	r4, r3
 8011ac6:	d10f      	bne.n	8011ae8 <__swsetup_r+0x3c>
 8011ac8:	686c      	ldr	r4, [r5, #4]
 8011aca:	89a3      	ldrh	r3, [r4, #12]
 8011acc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011ad0:	0719      	lsls	r1, r3, #28
 8011ad2:	d42c      	bmi.n	8011b2e <__swsetup_r+0x82>
 8011ad4:	06dd      	lsls	r5, r3, #27
 8011ad6:	d411      	bmi.n	8011afc <__swsetup_r+0x50>
 8011ad8:	2309      	movs	r3, #9
 8011ada:	6033      	str	r3, [r6, #0]
 8011adc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011ae0:	81a3      	strh	r3, [r4, #12]
 8011ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8011ae6:	e03e      	b.n	8011b66 <__swsetup_r+0xba>
 8011ae8:	4b25      	ldr	r3, [pc, #148]	; (8011b80 <__swsetup_r+0xd4>)
 8011aea:	429c      	cmp	r4, r3
 8011aec:	d101      	bne.n	8011af2 <__swsetup_r+0x46>
 8011aee:	68ac      	ldr	r4, [r5, #8]
 8011af0:	e7eb      	b.n	8011aca <__swsetup_r+0x1e>
 8011af2:	4b24      	ldr	r3, [pc, #144]	; (8011b84 <__swsetup_r+0xd8>)
 8011af4:	429c      	cmp	r4, r3
 8011af6:	bf08      	it	eq
 8011af8:	68ec      	ldreq	r4, [r5, #12]
 8011afa:	e7e6      	b.n	8011aca <__swsetup_r+0x1e>
 8011afc:	0758      	lsls	r0, r3, #29
 8011afe:	d512      	bpl.n	8011b26 <__swsetup_r+0x7a>
 8011b00:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011b02:	b141      	cbz	r1, 8011b16 <__swsetup_r+0x6a>
 8011b04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011b08:	4299      	cmp	r1, r3
 8011b0a:	d002      	beq.n	8011b12 <__swsetup_r+0x66>
 8011b0c:	4630      	mov	r0, r6
 8011b0e:	f001 fc11 	bl	8013334 <_free_r>
 8011b12:	2300      	movs	r3, #0
 8011b14:	6363      	str	r3, [r4, #52]	; 0x34
 8011b16:	89a3      	ldrh	r3, [r4, #12]
 8011b18:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011b1c:	81a3      	strh	r3, [r4, #12]
 8011b1e:	2300      	movs	r3, #0
 8011b20:	6063      	str	r3, [r4, #4]
 8011b22:	6923      	ldr	r3, [r4, #16]
 8011b24:	6023      	str	r3, [r4, #0]
 8011b26:	89a3      	ldrh	r3, [r4, #12]
 8011b28:	f043 0308 	orr.w	r3, r3, #8
 8011b2c:	81a3      	strh	r3, [r4, #12]
 8011b2e:	6923      	ldr	r3, [r4, #16]
 8011b30:	b94b      	cbnz	r3, 8011b46 <__swsetup_r+0x9a>
 8011b32:	89a3      	ldrh	r3, [r4, #12]
 8011b34:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011b38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011b3c:	d003      	beq.n	8011b46 <__swsetup_r+0x9a>
 8011b3e:	4621      	mov	r1, r4
 8011b40:	4630      	mov	r0, r6
 8011b42:	f001 f813 	bl	8012b6c <__smakebuf_r>
 8011b46:	89a0      	ldrh	r0, [r4, #12]
 8011b48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011b4c:	f010 0301 	ands.w	r3, r0, #1
 8011b50:	d00a      	beq.n	8011b68 <__swsetup_r+0xbc>
 8011b52:	2300      	movs	r3, #0
 8011b54:	60a3      	str	r3, [r4, #8]
 8011b56:	6963      	ldr	r3, [r4, #20]
 8011b58:	425b      	negs	r3, r3
 8011b5a:	61a3      	str	r3, [r4, #24]
 8011b5c:	6923      	ldr	r3, [r4, #16]
 8011b5e:	b943      	cbnz	r3, 8011b72 <__swsetup_r+0xc6>
 8011b60:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011b64:	d1ba      	bne.n	8011adc <__swsetup_r+0x30>
 8011b66:	bd70      	pop	{r4, r5, r6, pc}
 8011b68:	0781      	lsls	r1, r0, #30
 8011b6a:	bf58      	it	pl
 8011b6c:	6963      	ldrpl	r3, [r4, #20]
 8011b6e:	60a3      	str	r3, [r4, #8]
 8011b70:	e7f4      	b.n	8011b5c <__swsetup_r+0xb0>
 8011b72:	2000      	movs	r0, #0
 8011b74:	e7f7      	b.n	8011b66 <__swsetup_r+0xba>
 8011b76:	bf00      	nop
 8011b78:	24000024 	.word	0x24000024
 8011b7c:	08014530 	.word	0x08014530
 8011b80:	08014550 	.word	0x08014550
 8011b84:	08014510 	.word	0x08014510

08011b88 <quorem>:
 8011b88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b8c:	6903      	ldr	r3, [r0, #16]
 8011b8e:	690c      	ldr	r4, [r1, #16]
 8011b90:	42a3      	cmp	r3, r4
 8011b92:	4607      	mov	r7, r0
 8011b94:	f2c0 8081 	blt.w	8011c9a <quorem+0x112>
 8011b98:	3c01      	subs	r4, #1
 8011b9a:	f101 0814 	add.w	r8, r1, #20
 8011b9e:	f100 0514 	add.w	r5, r0, #20
 8011ba2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011ba6:	9301      	str	r3, [sp, #4]
 8011ba8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011bac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011bb0:	3301      	adds	r3, #1
 8011bb2:	429a      	cmp	r2, r3
 8011bb4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011bb8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011bbc:	fbb2 f6f3 	udiv	r6, r2, r3
 8011bc0:	d331      	bcc.n	8011c26 <quorem+0x9e>
 8011bc2:	f04f 0e00 	mov.w	lr, #0
 8011bc6:	4640      	mov	r0, r8
 8011bc8:	46ac      	mov	ip, r5
 8011bca:	46f2      	mov	sl, lr
 8011bcc:	f850 2b04 	ldr.w	r2, [r0], #4
 8011bd0:	b293      	uxth	r3, r2
 8011bd2:	fb06 e303 	mla	r3, r6, r3, lr
 8011bd6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8011bda:	b29b      	uxth	r3, r3
 8011bdc:	ebaa 0303 	sub.w	r3, sl, r3
 8011be0:	0c12      	lsrs	r2, r2, #16
 8011be2:	f8dc a000 	ldr.w	sl, [ip]
 8011be6:	fb06 e202 	mla	r2, r6, r2, lr
 8011bea:	fa13 f38a 	uxtah	r3, r3, sl
 8011bee:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011bf2:	fa1f fa82 	uxth.w	sl, r2
 8011bf6:	f8dc 2000 	ldr.w	r2, [ip]
 8011bfa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8011bfe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011c02:	b29b      	uxth	r3, r3
 8011c04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011c08:	4581      	cmp	r9, r0
 8011c0a:	f84c 3b04 	str.w	r3, [ip], #4
 8011c0e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8011c12:	d2db      	bcs.n	8011bcc <quorem+0x44>
 8011c14:	f855 300b 	ldr.w	r3, [r5, fp]
 8011c18:	b92b      	cbnz	r3, 8011c26 <quorem+0x9e>
 8011c1a:	9b01      	ldr	r3, [sp, #4]
 8011c1c:	3b04      	subs	r3, #4
 8011c1e:	429d      	cmp	r5, r3
 8011c20:	461a      	mov	r2, r3
 8011c22:	d32e      	bcc.n	8011c82 <quorem+0xfa>
 8011c24:	613c      	str	r4, [r7, #16]
 8011c26:	4638      	mov	r0, r7
 8011c28:	f001 fa74 	bl	8013114 <__mcmp>
 8011c2c:	2800      	cmp	r0, #0
 8011c2e:	db24      	blt.n	8011c7a <quorem+0xf2>
 8011c30:	3601      	adds	r6, #1
 8011c32:	4628      	mov	r0, r5
 8011c34:	f04f 0c00 	mov.w	ip, #0
 8011c38:	f858 2b04 	ldr.w	r2, [r8], #4
 8011c3c:	f8d0 e000 	ldr.w	lr, [r0]
 8011c40:	b293      	uxth	r3, r2
 8011c42:	ebac 0303 	sub.w	r3, ip, r3
 8011c46:	0c12      	lsrs	r2, r2, #16
 8011c48:	fa13 f38e 	uxtah	r3, r3, lr
 8011c4c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8011c50:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8011c54:	b29b      	uxth	r3, r3
 8011c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011c5a:	45c1      	cmp	r9, r8
 8011c5c:	f840 3b04 	str.w	r3, [r0], #4
 8011c60:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8011c64:	d2e8      	bcs.n	8011c38 <quorem+0xb0>
 8011c66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011c6a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011c6e:	b922      	cbnz	r2, 8011c7a <quorem+0xf2>
 8011c70:	3b04      	subs	r3, #4
 8011c72:	429d      	cmp	r5, r3
 8011c74:	461a      	mov	r2, r3
 8011c76:	d30a      	bcc.n	8011c8e <quorem+0x106>
 8011c78:	613c      	str	r4, [r7, #16]
 8011c7a:	4630      	mov	r0, r6
 8011c7c:	b003      	add	sp, #12
 8011c7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011c82:	6812      	ldr	r2, [r2, #0]
 8011c84:	3b04      	subs	r3, #4
 8011c86:	2a00      	cmp	r2, #0
 8011c88:	d1cc      	bne.n	8011c24 <quorem+0x9c>
 8011c8a:	3c01      	subs	r4, #1
 8011c8c:	e7c7      	b.n	8011c1e <quorem+0x96>
 8011c8e:	6812      	ldr	r2, [r2, #0]
 8011c90:	3b04      	subs	r3, #4
 8011c92:	2a00      	cmp	r2, #0
 8011c94:	d1f0      	bne.n	8011c78 <quorem+0xf0>
 8011c96:	3c01      	subs	r4, #1
 8011c98:	e7eb      	b.n	8011c72 <quorem+0xea>
 8011c9a:	2000      	movs	r0, #0
 8011c9c:	e7ee      	b.n	8011c7c <quorem+0xf4>
	...

08011ca0 <_dtoa_r>:
 8011ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ca4:	ec59 8b10 	vmov	r8, r9, d0
 8011ca8:	b095      	sub	sp, #84	; 0x54
 8011caa:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011cac:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8011cae:	9107      	str	r1, [sp, #28]
 8011cb0:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8011cb4:	4606      	mov	r6, r0
 8011cb6:	9209      	str	r2, [sp, #36]	; 0x24
 8011cb8:	9310      	str	r3, [sp, #64]	; 0x40
 8011cba:	b975      	cbnz	r5, 8011cda <_dtoa_r+0x3a>
 8011cbc:	2010      	movs	r0, #16
 8011cbe:	f000 ff95 	bl	8012bec <malloc>
 8011cc2:	4602      	mov	r2, r0
 8011cc4:	6270      	str	r0, [r6, #36]	; 0x24
 8011cc6:	b920      	cbnz	r0, 8011cd2 <_dtoa_r+0x32>
 8011cc8:	4bab      	ldr	r3, [pc, #684]	; (8011f78 <_dtoa_r+0x2d8>)
 8011cca:	21ea      	movs	r1, #234	; 0xea
 8011ccc:	48ab      	ldr	r0, [pc, #684]	; (8011f7c <_dtoa_r+0x2dc>)
 8011cce:	f001 fd9b 	bl	8013808 <__assert_func>
 8011cd2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011cd6:	6005      	str	r5, [r0, #0]
 8011cd8:	60c5      	str	r5, [r0, #12]
 8011cda:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8011cdc:	6819      	ldr	r1, [r3, #0]
 8011cde:	b151      	cbz	r1, 8011cf6 <_dtoa_r+0x56>
 8011ce0:	685a      	ldr	r2, [r3, #4]
 8011ce2:	604a      	str	r2, [r1, #4]
 8011ce4:	2301      	movs	r3, #1
 8011ce6:	4093      	lsls	r3, r2
 8011ce8:	608b      	str	r3, [r1, #8]
 8011cea:	4630      	mov	r0, r6
 8011cec:	f000 ffd4 	bl	8012c98 <_Bfree>
 8011cf0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8011cf2:	2200      	movs	r2, #0
 8011cf4:	601a      	str	r2, [r3, #0]
 8011cf6:	f1b9 0300 	subs.w	r3, r9, #0
 8011cfa:	bfbb      	ittet	lt
 8011cfc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8011d00:	9303      	strlt	r3, [sp, #12]
 8011d02:	2300      	movge	r3, #0
 8011d04:	2201      	movlt	r2, #1
 8011d06:	bfac      	ite	ge
 8011d08:	6023      	strge	r3, [r4, #0]
 8011d0a:	6022      	strlt	r2, [r4, #0]
 8011d0c:	4b9c      	ldr	r3, [pc, #624]	; (8011f80 <_dtoa_r+0x2e0>)
 8011d0e:	9c03      	ldr	r4, [sp, #12]
 8011d10:	43a3      	bics	r3, r4
 8011d12:	d11a      	bne.n	8011d4a <_dtoa_r+0xaa>
 8011d14:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011d16:	f242 730f 	movw	r3, #9999	; 0x270f
 8011d1a:	6013      	str	r3, [r2, #0]
 8011d1c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8011d20:	ea53 0308 	orrs.w	r3, r3, r8
 8011d24:	f000 8512 	beq.w	801274c <_dtoa_r+0xaac>
 8011d28:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011d2a:	b953      	cbnz	r3, 8011d42 <_dtoa_r+0xa2>
 8011d2c:	4b95      	ldr	r3, [pc, #596]	; (8011f84 <_dtoa_r+0x2e4>)
 8011d2e:	e01f      	b.n	8011d70 <_dtoa_r+0xd0>
 8011d30:	4b95      	ldr	r3, [pc, #596]	; (8011f88 <_dtoa_r+0x2e8>)
 8011d32:	9300      	str	r3, [sp, #0]
 8011d34:	3308      	adds	r3, #8
 8011d36:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8011d38:	6013      	str	r3, [r2, #0]
 8011d3a:	9800      	ldr	r0, [sp, #0]
 8011d3c:	b015      	add	sp, #84	; 0x54
 8011d3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011d42:	4b90      	ldr	r3, [pc, #576]	; (8011f84 <_dtoa_r+0x2e4>)
 8011d44:	9300      	str	r3, [sp, #0]
 8011d46:	3303      	adds	r3, #3
 8011d48:	e7f5      	b.n	8011d36 <_dtoa_r+0x96>
 8011d4a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8011d4e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8011d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011d56:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8011d5a:	d10b      	bne.n	8011d74 <_dtoa_r+0xd4>
 8011d5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8011d5e:	2301      	movs	r3, #1
 8011d60:	6013      	str	r3, [r2, #0]
 8011d62:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	f000 84ee 	beq.w	8012746 <_dtoa_r+0xaa6>
 8011d6a:	4888      	ldr	r0, [pc, #544]	; (8011f8c <_dtoa_r+0x2ec>)
 8011d6c:	6018      	str	r0, [r3, #0]
 8011d6e:	1e43      	subs	r3, r0, #1
 8011d70:	9300      	str	r3, [sp, #0]
 8011d72:	e7e2      	b.n	8011d3a <_dtoa_r+0x9a>
 8011d74:	a913      	add	r1, sp, #76	; 0x4c
 8011d76:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8011d7a:	aa12      	add	r2, sp, #72	; 0x48
 8011d7c:	4630      	mov	r0, r6
 8011d7e:	f001 fa6d 	bl	801325c <__d2b>
 8011d82:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8011d86:	4605      	mov	r5, r0
 8011d88:	9812      	ldr	r0, [sp, #72]	; 0x48
 8011d8a:	2900      	cmp	r1, #0
 8011d8c:	d047      	beq.n	8011e1e <_dtoa_r+0x17e>
 8011d8e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8011d90:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8011d94:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011d98:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 8011d9c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8011da0:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8011da4:	2400      	movs	r4, #0
 8011da6:	ec43 2b16 	vmov	d6, r2, r3
 8011daa:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 8011dae:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 8011f60 <_dtoa_r+0x2c0>
 8011db2:	ee36 7b47 	vsub.f64	d7, d6, d7
 8011db6:	ed9f 6b6c 	vldr	d6, [pc, #432]	; 8011f68 <_dtoa_r+0x2c8>
 8011dba:	eea7 6b05 	vfma.f64	d6, d7, d5
 8011dbe:	eeb0 7b46 	vmov.f64	d7, d6
 8011dc2:	ee06 1a90 	vmov	s13, r1
 8011dc6:	eeb8 5be6 	vcvt.f64.s32	d5, s13
 8011dca:	ed9f 6b69 	vldr	d6, [pc, #420]	; 8011f70 <_dtoa_r+0x2d0>
 8011dce:	eea5 7b06 	vfma.f64	d7, d5, d6
 8011dd2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8011dd6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8011dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011dde:	ee16 ba90 	vmov	fp, s13
 8011de2:	9411      	str	r4, [sp, #68]	; 0x44
 8011de4:	d508      	bpl.n	8011df8 <_dtoa_r+0x158>
 8011de6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8011dea:	eeb4 6b47 	vcmp.f64	d6, d7
 8011dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011df2:	bf18      	it	ne
 8011df4:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8011df8:	f1bb 0f16 	cmp.w	fp, #22
 8011dfc:	d832      	bhi.n	8011e64 <_dtoa_r+0x1c4>
 8011dfe:	4b64      	ldr	r3, [pc, #400]	; (8011f90 <_dtoa_r+0x2f0>)
 8011e00:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8011e04:	ed93 7b00 	vldr	d7, [r3]
 8011e08:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8011e0c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8011e10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011e14:	d501      	bpl.n	8011e1a <_dtoa_r+0x17a>
 8011e16:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011e1a:	2300      	movs	r3, #0
 8011e1c:	e023      	b.n	8011e66 <_dtoa_r+0x1c6>
 8011e1e:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8011e20:	4401      	add	r1, r0
 8011e22:	f201 4332 	addw	r3, r1, #1074	; 0x432
 8011e26:	2b20      	cmp	r3, #32
 8011e28:	bfc3      	ittte	gt
 8011e2a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8011e2e:	fa04 f303 	lslgt.w	r3, r4, r3
 8011e32:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 8011e36:	f1c3 0320 	rsble	r3, r3, #32
 8011e3a:	bfc6      	itte	gt
 8011e3c:	fa28 f804 	lsrgt.w	r8, r8, r4
 8011e40:	ea43 0308 	orrgt.w	r3, r3, r8
 8011e44:	fa08 f303 	lslle.w	r3, r8, r3
 8011e48:	ee07 3a90 	vmov	s15, r3
 8011e4c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8011e50:	3901      	subs	r1, #1
 8011e52:	ed8d 7b00 	vstr	d7, [sp]
 8011e56:	9c01      	ldr	r4, [sp, #4]
 8011e58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8011e5c:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 8011e60:	2401      	movs	r4, #1
 8011e62:	e7a0      	b.n	8011da6 <_dtoa_r+0x106>
 8011e64:	2301      	movs	r3, #1
 8011e66:	930f      	str	r3, [sp, #60]	; 0x3c
 8011e68:	1a43      	subs	r3, r0, r1
 8011e6a:	1e5a      	subs	r2, r3, #1
 8011e6c:	bf45      	ittet	mi
 8011e6e:	f1c3 0301 	rsbmi	r3, r3, #1
 8011e72:	9305      	strmi	r3, [sp, #20]
 8011e74:	2300      	movpl	r3, #0
 8011e76:	2300      	movmi	r3, #0
 8011e78:	9206      	str	r2, [sp, #24]
 8011e7a:	bf54      	ite	pl
 8011e7c:	9305      	strpl	r3, [sp, #20]
 8011e7e:	9306      	strmi	r3, [sp, #24]
 8011e80:	f1bb 0f00 	cmp.w	fp, #0
 8011e84:	db18      	blt.n	8011eb8 <_dtoa_r+0x218>
 8011e86:	9b06      	ldr	r3, [sp, #24]
 8011e88:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8011e8c:	445b      	add	r3, fp
 8011e8e:	9306      	str	r3, [sp, #24]
 8011e90:	2300      	movs	r3, #0
 8011e92:	9a07      	ldr	r2, [sp, #28]
 8011e94:	2a09      	cmp	r2, #9
 8011e96:	d849      	bhi.n	8011f2c <_dtoa_r+0x28c>
 8011e98:	2a05      	cmp	r2, #5
 8011e9a:	bfc4      	itt	gt
 8011e9c:	3a04      	subgt	r2, #4
 8011e9e:	9207      	strgt	r2, [sp, #28]
 8011ea0:	9a07      	ldr	r2, [sp, #28]
 8011ea2:	f1a2 0202 	sub.w	r2, r2, #2
 8011ea6:	bfcc      	ite	gt
 8011ea8:	2400      	movgt	r4, #0
 8011eaa:	2401      	movle	r4, #1
 8011eac:	2a03      	cmp	r2, #3
 8011eae:	d848      	bhi.n	8011f42 <_dtoa_r+0x2a2>
 8011eb0:	e8df f002 	tbb	[pc, r2]
 8011eb4:	3a2c2e0b 	.word	0x3a2c2e0b
 8011eb8:	9b05      	ldr	r3, [sp, #20]
 8011eba:	2200      	movs	r2, #0
 8011ebc:	eba3 030b 	sub.w	r3, r3, fp
 8011ec0:	9305      	str	r3, [sp, #20]
 8011ec2:	920e      	str	r2, [sp, #56]	; 0x38
 8011ec4:	f1cb 0300 	rsb	r3, fp, #0
 8011ec8:	e7e3      	b.n	8011e92 <_dtoa_r+0x1f2>
 8011eca:	2200      	movs	r2, #0
 8011ecc:	9208      	str	r2, [sp, #32]
 8011ece:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011ed0:	2a00      	cmp	r2, #0
 8011ed2:	dc39      	bgt.n	8011f48 <_dtoa_r+0x2a8>
 8011ed4:	f04f 0a01 	mov.w	sl, #1
 8011ed8:	46d1      	mov	r9, sl
 8011eda:	4652      	mov	r2, sl
 8011edc:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8011ee0:	6a77      	ldr	r7, [r6, #36]	; 0x24
 8011ee2:	2100      	movs	r1, #0
 8011ee4:	6079      	str	r1, [r7, #4]
 8011ee6:	2004      	movs	r0, #4
 8011ee8:	f100 0c14 	add.w	ip, r0, #20
 8011eec:	4594      	cmp	ip, r2
 8011eee:	6879      	ldr	r1, [r7, #4]
 8011ef0:	d92f      	bls.n	8011f52 <_dtoa_r+0x2b2>
 8011ef2:	4630      	mov	r0, r6
 8011ef4:	930c      	str	r3, [sp, #48]	; 0x30
 8011ef6:	f000 fe8f 	bl	8012c18 <_Balloc>
 8011efa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8011efc:	9000      	str	r0, [sp, #0]
 8011efe:	4602      	mov	r2, r0
 8011f00:	2800      	cmp	r0, #0
 8011f02:	d149      	bne.n	8011f98 <_dtoa_r+0x2f8>
 8011f04:	4b23      	ldr	r3, [pc, #140]	; (8011f94 <_dtoa_r+0x2f4>)
 8011f06:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8011f0a:	e6df      	b.n	8011ccc <_dtoa_r+0x2c>
 8011f0c:	2201      	movs	r2, #1
 8011f0e:	e7dd      	b.n	8011ecc <_dtoa_r+0x22c>
 8011f10:	2200      	movs	r2, #0
 8011f12:	9208      	str	r2, [sp, #32]
 8011f14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011f16:	eb0b 0a02 	add.w	sl, fp, r2
 8011f1a:	f10a 0901 	add.w	r9, sl, #1
 8011f1e:	464a      	mov	r2, r9
 8011f20:	2a01      	cmp	r2, #1
 8011f22:	bfb8      	it	lt
 8011f24:	2201      	movlt	r2, #1
 8011f26:	e7db      	b.n	8011ee0 <_dtoa_r+0x240>
 8011f28:	2201      	movs	r2, #1
 8011f2a:	e7f2      	b.n	8011f12 <_dtoa_r+0x272>
 8011f2c:	2401      	movs	r4, #1
 8011f2e:	2200      	movs	r2, #0
 8011f30:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8011f34:	f04f 3aff 	mov.w	sl, #4294967295
 8011f38:	2100      	movs	r1, #0
 8011f3a:	46d1      	mov	r9, sl
 8011f3c:	2212      	movs	r2, #18
 8011f3e:	9109      	str	r1, [sp, #36]	; 0x24
 8011f40:	e7ce      	b.n	8011ee0 <_dtoa_r+0x240>
 8011f42:	2201      	movs	r2, #1
 8011f44:	9208      	str	r2, [sp, #32]
 8011f46:	e7f5      	b.n	8011f34 <_dtoa_r+0x294>
 8011f48:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8011f4c:	46d1      	mov	r9, sl
 8011f4e:	4652      	mov	r2, sl
 8011f50:	e7c6      	b.n	8011ee0 <_dtoa_r+0x240>
 8011f52:	3101      	adds	r1, #1
 8011f54:	6079      	str	r1, [r7, #4]
 8011f56:	0040      	lsls	r0, r0, #1
 8011f58:	e7c6      	b.n	8011ee8 <_dtoa_r+0x248>
 8011f5a:	bf00      	nop
 8011f5c:	f3af 8000 	nop.w
 8011f60:	636f4361 	.word	0x636f4361
 8011f64:	3fd287a7 	.word	0x3fd287a7
 8011f68:	8b60c8b3 	.word	0x8b60c8b3
 8011f6c:	3fc68a28 	.word	0x3fc68a28
 8011f70:	509f79fb 	.word	0x509f79fb
 8011f74:	3fd34413 	.word	0x3fd34413
 8011f78:	08014489 	.word	0x08014489
 8011f7c:	080144a0 	.word	0x080144a0
 8011f80:	7ff00000 	.word	0x7ff00000
 8011f84:	08014485 	.word	0x08014485
 8011f88:	0801447c 	.word	0x0801447c
 8011f8c:	08014459 	.word	0x08014459
 8011f90:	080145f8 	.word	0x080145f8
 8011f94:	080144ff 	.word	0x080144ff
 8011f98:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8011f9a:	9900      	ldr	r1, [sp, #0]
 8011f9c:	6011      	str	r1, [r2, #0]
 8011f9e:	f1b9 0f0e 	cmp.w	r9, #14
 8011fa2:	d872      	bhi.n	801208a <_dtoa_r+0x3ea>
 8011fa4:	2c00      	cmp	r4, #0
 8011fa6:	d070      	beq.n	801208a <_dtoa_r+0x3ea>
 8011fa8:	f1bb 0f00 	cmp.w	fp, #0
 8011fac:	f340 80a6 	ble.w	80120fc <_dtoa_r+0x45c>
 8011fb0:	49ca      	ldr	r1, [pc, #808]	; (80122dc <_dtoa_r+0x63c>)
 8011fb2:	f00b 020f 	and.w	r2, fp, #15
 8011fb6:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8011fba:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8011fbe:	ed92 7b00 	vldr	d7, [r2]
 8011fc2:	ea4f 112b 	mov.w	r1, fp, asr #4
 8011fc6:	f000 808d 	beq.w	80120e4 <_dtoa_r+0x444>
 8011fca:	4ac5      	ldr	r2, [pc, #788]	; (80122e0 <_dtoa_r+0x640>)
 8011fcc:	ed9d 5b0a 	vldr	d5, [sp, #40]	; 0x28
 8011fd0:	ed92 6b08 	vldr	d6, [r2, #32]
 8011fd4:	ee85 6b06 	vdiv.f64	d6, d5, d6
 8011fd8:	ed8d 6b02 	vstr	d6, [sp, #8]
 8011fdc:	f001 010f 	and.w	r1, r1, #15
 8011fe0:	2203      	movs	r2, #3
 8011fe2:	48bf      	ldr	r0, [pc, #764]	; (80122e0 <_dtoa_r+0x640>)
 8011fe4:	2900      	cmp	r1, #0
 8011fe6:	d17f      	bne.n	80120e8 <_dtoa_r+0x448>
 8011fe8:	ed9d 6b02 	vldr	d6, [sp, #8]
 8011fec:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8011ff0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8011ff4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8011ff6:	2900      	cmp	r1, #0
 8011ff8:	f000 80b2 	beq.w	8012160 <_dtoa_r+0x4c0>
 8011ffc:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8012000:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012004:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8012008:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801200c:	f140 80a8 	bpl.w	8012160 <_dtoa_r+0x4c0>
 8012010:	f1b9 0f00 	cmp.w	r9, #0
 8012014:	f000 80a4 	beq.w	8012160 <_dtoa_r+0x4c0>
 8012018:	f1ba 0f00 	cmp.w	sl, #0
 801201c:	dd31      	ble.n	8012082 <_dtoa_r+0x3e2>
 801201e:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8012022:	ee27 7b06 	vmul.f64	d7, d7, d6
 8012026:	ed8d 7b02 	vstr	d7, [sp, #8]
 801202a:	f10b 37ff 	add.w	r7, fp, #4294967295
 801202e:	3201      	adds	r2, #1
 8012030:	4650      	mov	r0, sl
 8012032:	ed9d 6b02 	vldr	d6, [sp, #8]
 8012036:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 801203a:	ee07 2a90 	vmov	s15, r2
 801203e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8012042:	eea7 5b06 	vfma.f64	d5, d7, d6
 8012046:	ed8d 5b02 	vstr	d5, [sp, #8]
 801204a:	9c03      	ldr	r4, [sp, #12]
 801204c:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 8012050:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 8012054:	2800      	cmp	r0, #0
 8012056:	f040 8086 	bne.w	8012166 <_dtoa_r+0x4c6>
 801205a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 801205e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8012062:	ec42 1b17 	vmov	d7, r1, r2
 8012066:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801206a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801206e:	f300 8272 	bgt.w	8012556 <_dtoa_r+0x8b6>
 8012072:	eeb1 7b47 	vneg.f64	d7, d7
 8012076:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801207a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801207e:	f100 8267 	bmi.w	8012550 <_dtoa_r+0x8b0>
 8012082:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 8012086:	e9cd 1202 	strd	r1, r2, [sp, #8]
 801208a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801208c:	2a00      	cmp	r2, #0
 801208e:	f2c0 8129 	blt.w	80122e4 <_dtoa_r+0x644>
 8012092:	f1bb 0f0e 	cmp.w	fp, #14
 8012096:	f300 8125 	bgt.w	80122e4 <_dtoa_r+0x644>
 801209a:	4b90      	ldr	r3, [pc, #576]	; (80122dc <_dtoa_r+0x63c>)
 801209c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80120a0:	ed93 6b00 	vldr	d6, [r3]
 80120a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	f280 80c3 	bge.w	8012232 <_dtoa_r+0x592>
 80120ac:	f1b9 0f00 	cmp.w	r9, #0
 80120b0:	f300 80bf 	bgt.w	8012232 <_dtoa_r+0x592>
 80120b4:	f040 824c 	bne.w	8012550 <_dtoa_r+0x8b0>
 80120b8:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80120bc:	ee26 6b07 	vmul.f64	d6, d6, d7
 80120c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 80120c4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80120c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80120cc:	464c      	mov	r4, r9
 80120ce:	464f      	mov	r7, r9
 80120d0:	f280 8222 	bge.w	8012518 <_dtoa_r+0x878>
 80120d4:	f8dd 8000 	ldr.w	r8, [sp]
 80120d8:	2331      	movs	r3, #49	; 0x31
 80120da:	f808 3b01 	strb.w	r3, [r8], #1
 80120de:	f10b 0b01 	add.w	fp, fp, #1
 80120e2:	e21e      	b.n	8012522 <_dtoa_r+0x882>
 80120e4:	2202      	movs	r2, #2
 80120e6:	e77c      	b.n	8011fe2 <_dtoa_r+0x342>
 80120e8:	07cc      	lsls	r4, r1, #31
 80120ea:	d504      	bpl.n	80120f6 <_dtoa_r+0x456>
 80120ec:	ed90 6b00 	vldr	d6, [r0]
 80120f0:	3201      	adds	r2, #1
 80120f2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80120f6:	1049      	asrs	r1, r1, #1
 80120f8:	3008      	adds	r0, #8
 80120fa:	e773      	b.n	8011fe4 <_dtoa_r+0x344>
 80120fc:	d02e      	beq.n	801215c <_dtoa_r+0x4bc>
 80120fe:	f1cb 0100 	rsb	r1, fp, #0
 8012102:	4a76      	ldr	r2, [pc, #472]	; (80122dc <_dtoa_r+0x63c>)
 8012104:	f001 000f 	and.w	r0, r1, #15
 8012108:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801210c:	ed92 7b00 	vldr	d7, [r2]
 8012110:	ed9d 6b0a 	vldr	d6, [sp, #40]	; 0x28
 8012114:	ee26 7b07 	vmul.f64	d7, d6, d7
 8012118:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 801211c:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 8012120:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8012124:	486e      	ldr	r0, [pc, #440]	; (80122e0 <_dtoa_r+0x640>)
 8012126:	1109      	asrs	r1, r1, #4
 8012128:	2400      	movs	r4, #0
 801212a:	2202      	movs	r2, #2
 801212c:	b939      	cbnz	r1, 801213e <_dtoa_r+0x49e>
 801212e:	2c00      	cmp	r4, #0
 8012130:	f43f af60 	beq.w	8011ff4 <_dtoa_r+0x354>
 8012134:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8012138:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801213c:	e75a      	b.n	8011ff4 <_dtoa_r+0x354>
 801213e:	07cf      	lsls	r7, r1, #31
 8012140:	d509      	bpl.n	8012156 <_dtoa_r+0x4b6>
 8012142:	ed9d 6b0c 	vldr	d6, [sp, #48]	; 0x30
 8012146:	ed90 7b00 	vldr	d7, [r0]
 801214a:	ee26 7b07 	vmul.f64	d7, d6, d7
 801214e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8012152:	3201      	adds	r2, #1
 8012154:	2401      	movs	r4, #1
 8012156:	1049      	asrs	r1, r1, #1
 8012158:	3008      	adds	r0, #8
 801215a:	e7e7      	b.n	801212c <_dtoa_r+0x48c>
 801215c:	2202      	movs	r2, #2
 801215e:	e749      	b.n	8011ff4 <_dtoa_r+0x354>
 8012160:	465f      	mov	r7, fp
 8012162:	4648      	mov	r0, r9
 8012164:	e765      	b.n	8012032 <_dtoa_r+0x392>
 8012166:	ec42 1b17 	vmov	d7, r1, r2
 801216a:	4a5c      	ldr	r2, [pc, #368]	; (80122dc <_dtoa_r+0x63c>)
 801216c:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8012170:	ed12 4b02 	vldr	d4, [r2, #-8]
 8012174:	9a00      	ldr	r2, [sp, #0]
 8012176:	1814      	adds	r4, r2, r0
 8012178:	9a08      	ldr	r2, [sp, #32]
 801217a:	b352      	cbz	r2, 80121d2 <_dtoa_r+0x532>
 801217c:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8012180:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8012184:	f8dd 8000 	ldr.w	r8, [sp]
 8012188:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801218c:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8012190:	ee35 7b47 	vsub.f64	d7, d5, d7
 8012194:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8012198:	ee14 2a90 	vmov	r2, s9
 801219c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80121a0:	3230      	adds	r2, #48	; 0x30
 80121a2:	ee36 6b45 	vsub.f64	d6, d6, d5
 80121a6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80121aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121ae:	f808 2b01 	strb.w	r2, [r8], #1
 80121b2:	d439      	bmi.n	8012228 <_dtoa_r+0x588>
 80121b4:	ee32 5b46 	vsub.f64	d5, d2, d6
 80121b8:	eeb4 5bc7 	vcmpe.f64	d5, d7
 80121bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80121c0:	d472      	bmi.n	80122a8 <_dtoa_r+0x608>
 80121c2:	45a0      	cmp	r8, r4
 80121c4:	f43f af5d 	beq.w	8012082 <_dtoa_r+0x3e2>
 80121c8:	ee27 7b03 	vmul.f64	d7, d7, d3
 80121cc:	ee26 6b03 	vmul.f64	d6, d6, d3
 80121d0:	e7e0      	b.n	8012194 <_dtoa_r+0x4f4>
 80121d2:	f8dd 8000 	ldr.w	r8, [sp]
 80121d6:	ee27 7b04 	vmul.f64	d7, d7, d4
 80121da:	4621      	mov	r1, r4
 80121dc:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80121e0:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80121e4:	ee14 2a90 	vmov	r2, s9
 80121e8:	3230      	adds	r2, #48	; 0x30
 80121ea:	f808 2b01 	strb.w	r2, [r8], #1
 80121ee:	45a0      	cmp	r8, r4
 80121f0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80121f4:	ee36 6b45 	vsub.f64	d6, d6, d5
 80121f8:	d118      	bne.n	801222c <_dtoa_r+0x58c>
 80121fa:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80121fe:	ee37 4b05 	vadd.f64	d4, d7, d5
 8012202:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8012206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801220a:	dc4d      	bgt.n	80122a8 <_dtoa_r+0x608>
 801220c:	ee35 7b47 	vsub.f64	d7, d5, d7
 8012210:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8012214:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012218:	f57f af33 	bpl.w	8012082 <_dtoa_r+0x3e2>
 801221c:	4688      	mov	r8, r1
 801221e:	3901      	subs	r1, #1
 8012220:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8012224:	2b30      	cmp	r3, #48	; 0x30
 8012226:	d0f9      	beq.n	801221c <_dtoa_r+0x57c>
 8012228:	46bb      	mov	fp, r7
 801222a:	e02a      	b.n	8012282 <_dtoa_r+0x5e2>
 801222c:	ee26 6b03 	vmul.f64	d6, d6, d3
 8012230:	e7d6      	b.n	80121e0 <_dtoa_r+0x540>
 8012232:	ed9d 7b02 	vldr	d7, [sp, #8]
 8012236:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 801223a:	f8dd 8000 	ldr.w	r8, [sp]
 801223e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8012242:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8012246:	ee15 3a10 	vmov	r3, s10
 801224a:	3330      	adds	r3, #48	; 0x30
 801224c:	f808 3b01 	strb.w	r3, [r8], #1
 8012250:	9b00      	ldr	r3, [sp, #0]
 8012252:	eba8 0303 	sub.w	r3, r8, r3
 8012256:	4599      	cmp	r9, r3
 8012258:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801225c:	eea3 7b46 	vfms.f64	d7, d3, d6
 8012260:	d133      	bne.n	80122ca <_dtoa_r+0x62a>
 8012262:	ee37 7b07 	vadd.f64	d7, d7, d7
 8012266:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801226a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801226e:	dc1a      	bgt.n	80122a6 <_dtoa_r+0x606>
 8012270:	eeb4 7b46 	vcmp.f64	d7, d6
 8012274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012278:	d103      	bne.n	8012282 <_dtoa_r+0x5e2>
 801227a:	ee15 3a10 	vmov	r3, s10
 801227e:	07d9      	lsls	r1, r3, #31
 8012280:	d411      	bmi.n	80122a6 <_dtoa_r+0x606>
 8012282:	4629      	mov	r1, r5
 8012284:	4630      	mov	r0, r6
 8012286:	f000 fd07 	bl	8012c98 <_Bfree>
 801228a:	2300      	movs	r3, #0
 801228c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801228e:	f888 3000 	strb.w	r3, [r8]
 8012292:	f10b 0301 	add.w	r3, fp, #1
 8012296:	6013      	str	r3, [r2, #0]
 8012298:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801229a:	2b00      	cmp	r3, #0
 801229c:	f43f ad4d 	beq.w	8011d3a <_dtoa_r+0x9a>
 80122a0:	f8c3 8000 	str.w	r8, [r3]
 80122a4:	e549      	b.n	8011d3a <_dtoa_r+0x9a>
 80122a6:	465f      	mov	r7, fp
 80122a8:	4643      	mov	r3, r8
 80122aa:	4698      	mov	r8, r3
 80122ac:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80122b0:	2a39      	cmp	r2, #57	; 0x39
 80122b2:	d106      	bne.n	80122c2 <_dtoa_r+0x622>
 80122b4:	9a00      	ldr	r2, [sp, #0]
 80122b6:	429a      	cmp	r2, r3
 80122b8:	d1f7      	bne.n	80122aa <_dtoa_r+0x60a>
 80122ba:	9900      	ldr	r1, [sp, #0]
 80122bc:	2230      	movs	r2, #48	; 0x30
 80122be:	3701      	adds	r7, #1
 80122c0:	700a      	strb	r2, [r1, #0]
 80122c2:	781a      	ldrb	r2, [r3, #0]
 80122c4:	3201      	adds	r2, #1
 80122c6:	701a      	strb	r2, [r3, #0]
 80122c8:	e7ae      	b.n	8012228 <_dtoa_r+0x588>
 80122ca:	ee27 7b04 	vmul.f64	d7, d7, d4
 80122ce:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80122d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80122d6:	d1b2      	bne.n	801223e <_dtoa_r+0x59e>
 80122d8:	e7d3      	b.n	8012282 <_dtoa_r+0x5e2>
 80122da:	bf00      	nop
 80122dc:	080145f8 	.word	0x080145f8
 80122e0:	080145d0 	.word	0x080145d0
 80122e4:	9908      	ldr	r1, [sp, #32]
 80122e6:	2900      	cmp	r1, #0
 80122e8:	f000 80d1 	beq.w	801248e <_dtoa_r+0x7ee>
 80122ec:	9907      	ldr	r1, [sp, #28]
 80122ee:	2901      	cmp	r1, #1
 80122f0:	f300 80b4 	bgt.w	801245c <_dtoa_r+0x7bc>
 80122f4:	9911      	ldr	r1, [sp, #68]	; 0x44
 80122f6:	2900      	cmp	r1, #0
 80122f8:	f000 80ac 	beq.w	8012454 <_dtoa_r+0x7b4>
 80122fc:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8012300:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8012304:	461c      	mov	r4, r3
 8012306:	930a      	str	r3, [sp, #40]	; 0x28
 8012308:	9b05      	ldr	r3, [sp, #20]
 801230a:	4413      	add	r3, r2
 801230c:	9305      	str	r3, [sp, #20]
 801230e:	9b06      	ldr	r3, [sp, #24]
 8012310:	2101      	movs	r1, #1
 8012312:	4413      	add	r3, r2
 8012314:	4630      	mov	r0, r6
 8012316:	9306      	str	r3, [sp, #24]
 8012318:	f000 fd7a 	bl	8012e10 <__i2b>
 801231c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801231e:	4607      	mov	r7, r0
 8012320:	f1b8 0f00 	cmp.w	r8, #0
 8012324:	dd0d      	ble.n	8012342 <_dtoa_r+0x6a2>
 8012326:	9a06      	ldr	r2, [sp, #24]
 8012328:	2a00      	cmp	r2, #0
 801232a:	dd0a      	ble.n	8012342 <_dtoa_r+0x6a2>
 801232c:	4542      	cmp	r2, r8
 801232e:	9905      	ldr	r1, [sp, #20]
 8012330:	bfa8      	it	ge
 8012332:	4642      	movge	r2, r8
 8012334:	1a89      	subs	r1, r1, r2
 8012336:	9105      	str	r1, [sp, #20]
 8012338:	9906      	ldr	r1, [sp, #24]
 801233a:	eba8 0802 	sub.w	r8, r8, r2
 801233e:	1a8a      	subs	r2, r1, r2
 8012340:	9206      	str	r2, [sp, #24]
 8012342:	b303      	cbz	r3, 8012386 <_dtoa_r+0x6e6>
 8012344:	9a08      	ldr	r2, [sp, #32]
 8012346:	2a00      	cmp	r2, #0
 8012348:	f000 80a6 	beq.w	8012498 <_dtoa_r+0x7f8>
 801234c:	2c00      	cmp	r4, #0
 801234e:	dd13      	ble.n	8012378 <_dtoa_r+0x6d8>
 8012350:	4639      	mov	r1, r7
 8012352:	4622      	mov	r2, r4
 8012354:	4630      	mov	r0, r6
 8012356:	930c      	str	r3, [sp, #48]	; 0x30
 8012358:	f000 fe16 	bl	8012f88 <__pow5mult>
 801235c:	462a      	mov	r2, r5
 801235e:	4601      	mov	r1, r0
 8012360:	4607      	mov	r7, r0
 8012362:	4630      	mov	r0, r6
 8012364:	f000 fd6a 	bl	8012e3c <__multiply>
 8012368:	4629      	mov	r1, r5
 801236a:	900a      	str	r0, [sp, #40]	; 0x28
 801236c:	4630      	mov	r0, r6
 801236e:	f000 fc93 	bl	8012c98 <_Bfree>
 8012372:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012374:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012376:	4615      	mov	r5, r2
 8012378:	1b1a      	subs	r2, r3, r4
 801237a:	d004      	beq.n	8012386 <_dtoa_r+0x6e6>
 801237c:	4629      	mov	r1, r5
 801237e:	4630      	mov	r0, r6
 8012380:	f000 fe02 	bl	8012f88 <__pow5mult>
 8012384:	4605      	mov	r5, r0
 8012386:	2101      	movs	r1, #1
 8012388:	4630      	mov	r0, r6
 801238a:	f000 fd41 	bl	8012e10 <__i2b>
 801238e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012390:	2b00      	cmp	r3, #0
 8012392:	4604      	mov	r4, r0
 8012394:	f340 8082 	ble.w	801249c <_dtoa_r+0x7fc>
 8012398:	461a      	mov	r2, r3
 801239a:	4601      	mov	r1, r0
 801239c:	4630      	mov	r0, r6
 801239e:	f000 fdf3 	bl	8012f88 <__pow5mult>
 80123a2:	9b07      	ldr	r3, [sp, #28]
 80123a4:	2b01      	cmp	r3, #1
 80123a6:	4604      	mov	r4, r0
 80123a8:	dd7b      	ble.n	80124a2 <_dtoa_r+0x802>
 80123aa:	2300      	movs	r3, #0
 80123ac:	930a      	str	r3, [sp, #40]	; 0x28
 80123ae:	6922      	ldr	r2, [r4, #16]
 80123b0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80123b4:	6910      	ldr	r0, [r2, #16]
 80123b6:	f000 fcdb 	bl	8012d70 <__hi0bits>
 80123ba:	f1c0 0020 	rsb	r0, r0, #32
 80123be:	9b06      	ldr	r3, [sp, #24]
 80123c0:	4418      	add	r0, r3
 80123c2:	f010 001f 	ands.w	r0, r0, #31
 80123c6:	f000 808d 	beq.w	80124e4 <_dtoa_r+0x844>
 80123ca:	f1c0 0220 	rsb	r2, r0, #32
 80123ce:	2a04      	cmp	r2, #4
 80123d0:	f340 8086 	ble.w	80124e0 <_dtoa_r+0x840>
 80123d4:	f1c0 001c 	rsb	r0, r0, #28
 80123d8:	9b05      	ldr	r3, [sp, #20]
 80123da:	4403      	add	r3, r0
 80123dc:	9305      	str	r3, [sp, #20]
 80123de:	9b06      	ldr	r3, [sp, #24]
 80123e0:	4403      	add	r3, r0
 80123e2:	4480      	add	r8, r0
 80123e4:	9306      	str	r3, [sp, #24]
 80123e6:	9b05      	ldr	r3, [sp, #20]
 80123e8:	2b00      	cmp	r3, #0
 80123ea:	dd05      	ble.n	80123f8 <_dtoa_r+0x758>
 80123ec:	4629      	mov	r1, r5
 80123ee:	461a      	mov	r2, r3
 80123f0:	4630      	mov	r0, r6
 80123f2:	f000 fe23 	bl	801303c <__lshift>
 80123f6:	4605      	mov	r5, r0
 80123f8:	9b06      	ldr	r3, [sp, #24]
 80123fa:	2b00      	cmp	r3, #0
 80123fc:	dd05      	ble.n	801240a <_dtoa_r+0x76a>
 80123fe:	4621      	mov	r1, r4
 8012400:	461a      	mov	r2, r3
 8012402:	4630      	mov	r0, r6
 8012404:	f000 fe1a 	bl	801303c <__lshift>
 8012408:	4604      	mov	r4, r0
 801240a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801240c:	2b00      	cmp	r3, #0
 801240e:	d06b      	beq.n	80124e8 <_dtoa_r+0x848>
 8012410:	4621      	mov	r1, r4
 8012412:	4628      	mov	r0, r5
 8012414:	f000 fe7e 	bl	8013114 <__mcmp>
 8012418:	2800      	cmp	r0, #0
 801241a:	da65      	bge.n	80124e8 <_dtoa_r+0x848>
 801241c:	2300      	movs	r3, #0
 801241e:	4629      	mov	r1, r5
 8012420:	220a      	movs	r2, #10
 8012422:	4630      	mov	r0, r6
 8012424:	f000 fc5a 	bl	8012cdc <__multadd>
 8012428:	9b08      	ldr	r3, [sp, #32]
 801242a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801242e:	4605      	mov	r5, r0
 8012430:	2b00      	cmp	r3, #0
 8012432:	f000 8192 	beq.w	801275a <_dtoa_r+0xaba>
 8012436:	4639      	mov	r1, r7
 8012438:	2300      	movs	r3, #0
 801243a:	220a      	movs	r2, #10
 801243c:	4630      	mov	r0, r6
 801243e:	f000 fc4d 	bl	8012cdc <__multadd>
 8012442:	f1ba 0f00 	cmp.w	sl, #0
 8012446:	4607      	mov	r7, r0
 8012448:	f300 808e 	bgt.w	8012568 <_dtoa_r+0x8c8>
 801244c:	9b07      	ldr	r3, [sp, #28]
 801244e:	2b02      	cmp	r3, #2
 8012450:	dc51      	bgt.n	80124f6 <_dtoa_r+0x856>
 8012452:	e089      	b.n	8012568 <_dtoa_r+0x8c8>
 8012454:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012456:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 801245a:	e751      	b.n	8012300 <_dtoa_r+0x660>
 801245c:	f109 34ff 	add.w	r4, r9, #4294967295
 8012460:	42a3      	cmp	r3, r4
 8012462:	bfbf      	itttt	lt
 8012464:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 8012466:	1ae3      	sublt	r3, r4, r3
 8012468:	18d2      	addlt	r2, r2, r3
 801246a:	4613      	movlt	r3, r2
 801246c:	bfb7      	itett	lt
 801246e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8012470:	1b1c      	subge	r4, r3, r4
 8012472:	4623      	movlt	r3, r4
 8012474:	2400      	movlt	r4, #0
 8012476:	f1b9 0f00 	cmp.w	r9, #0
 801247a:	bfb5      	itete	lt
 801247c:	9a05      	ldrlt	r2, [sp, #20]
 801247e:	f8dd 8014 	ldrge.w	r8, [sp, #20]
 8012482:	eba2 0809 	sublt.w	r8, r2, r9
 8012486:	464a      	movge	r2, r9
 8012488:	bfb8      	it	lt
 801248a:	2200      	movlt	r2, #0
 801248c:	e73b      	b.n	8012306 <_dtoa_r+0x666>
 801248e:	f8dd 8014 	ldr.w	r8, [sp, #20]
 8012492:	9f08      	ldr	r7, [sp, #32]
 8012494:	461c      	mov	r4, r3
 8012496:	e743      	b.n	8012320 <_dtoa_r+0x680>
 8012498:	461a      	mov	r2, r3
 801249a:	e76f      	b.n	801237c <_dtoa_r+0x6dc>
 801249c:	9b07      	ldr	r3, [sp, #28]
 801249e:	2b01      	cmp	r3, #1
 80124a0:	dc18      	bgt.n	80124d4 <_dtoa_r+0x834>
 80124a2:	9b02      	ldr	r3, [sp, #8]
 80124a4:	b9b3      	cbnz	r3, 80124d4 <_dtoa_r+0x834>
 80124a6:	9b03      	ldr	r3, [sp, #12]
 80124a8:	f3c3 0213 	ubfx	r2, r3, #0, #20
 80124ac:	b9a2      	cbnz	r2, 80124d8 <_dtoa_r+0x838>
 80124ae:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80124b2:	0d12      	lsrs	r2, r2, #20
 80124b4:	0512      	lsls	r2, r2, #20
 80124b6:	b18a      	cbz	r2, 80124dc <_dtoa_r+0x83c>
 80124b8:	9b05      	ldr	r3, [sp, #20]
 80124ba:	3301      	adds	r3, #1
 80124bc:	9305      	str	r3, [sp, #20]
 80124be:	9b06      	ldr	r3, [sp, #24]
 80124c0:	3301      	adds	r3, #1
 80124c2:	9306      	str	r3, [sp, #24]
 80124c4:	2301      	movs	r3, #1
 80124c6:	930a      	str	r3, [sp, #40]	; 0x28
 80124c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80124ca:	2b00      	cmp	r3, #0
 80124cc:	f47f af6f 	bne.w	80123ae <_dtoa_r+0x70e>
 80124d0:	2001      	movs	r0, #1
 80124d2:	e774      	b.n	80123be <_dtoa_r+0x71e>
 80124d4:	2300      	movs	r3, #0
 80124d6:	e7f6      	b.n	80124c6 <_dtoa_r+0x826>
 80124d8:	9b02      	ldr	r3, [sp, #8]
 80124da:	e7f4      	b.n	80124c6 <_dtoa_r+0x826>
 80124dc:	920a      	str	r2, [sp, #40]	; 0x28
 80124de:	e7f3      	b.n	80124c8 <_dtoa_r+0x828>
 80124e0:	d081      	beq.n	80123e6 <_dtoa_r+0x746>
 80124e2:	4610      	mov	r0, r2
 80124e4:	301c      	adds	r0, #28
 80124e6:	e777      	b.n	80123d8 <_dtoa_r+0x738>
 80124e8:	f1b9 0f00 	cmp.w	r9, #0
 80124ec:	dc37      	bgt.n	801255e <_dtoa_r+0x8be>
 80124ee:	9b07      	ldr	r3, [sp, #28]
 80124f0:	2b02      	cmp	r3, #2
 80124f2:	dd34      	ble.n	801255e <_dtoa_r+0x8be>
 80124f4:	46ca      	mov	sl, r9
 80124f6:	f1ba 0f00 	cmp.w	sl, #0
 80124fa:	d10d      	bne.n	8012518 <_dtoa_r+0x878>
 80124fc:	4621      	mov	r1, r4
 80124fe:	4653      	mov	r3, sl
 8012500:	2205      	movs	r2, #5
 8012502:	4630      	mov	r0, r6
 8012504:	f000 fbea 	bl	8012cdc <__multadd>
 8012508:	4601      	mov	r1, r0
 801250a:	4604      	mov	r4, r0
 801250c:	4628      	mov	r0, r5
 801250e:	f000 fe01 	bl	8013114 <__mcmp>
 8012512:	2800      	cmp	r0, #0
 8012514:	f73f adde 	bgt.w	80120d4 <_dtoa_r+0x434>
 8012518:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801251a:	f8dd 8000 	ldr.w	r8, [sp]
 801251e:	ea6f 0b03 	mvn.w	fp, r3
 8012522:	f04f 0900 	mov.w	r9, #0
 8012526:	4621      	mov	r1, r4
 8012528:	4630      	mov	r0, r6
 801252a:	f000 fbb5 	bl	8012c98 <_Bfree>
 801252e:	2f00      	cmp	r7, #0
 8012530:	f43f aea7 	beq.w	8012282 <_dtoa_r+0x5e2>
 8012534:	f1b9 0f00 	cmp.w	r9, #0
 8012538:	d005      	beq.n	8012546 <_dtoa_r+0x8a6>
 801253a:	45b9      	cmp	r9, r7
 801253c:	d003      	beq.n	8012546 <_dtoa_r+0x8a6>
 801253e:	4649      	mov	r1, r9
 8012540:	4630      	mov	r0, r6
 8012542:	f000 fba9 	bl	8012c98 <_Bfree>
 8012546:	4639      	mov	r1, r7
 8012548:	4630      	mov	r0, r6
 801254a:	f000 fba5 	bl	8012c98 <_Bfree>
 801254e:	e698      	b.n	8012282 <_dtoa_r+0x5e2>
 8012550:	2400      	movs	r4, #0
 8012552:	4627      	mov	r7, r4
 8012554:	e7e0      	b.n	8012518 <_dtoa_r+0x878>
 8012556:	46bb      	mov	fp, r7
 8012558:	4604      	mov	r4, r0
 801255a:	4607      	mov	r7, r0
 801255c:	e5ba      	b.n	80120d4 <_dtoa_r+0x434>
 801255e:	9b08      	ldr	r3, [sp, #32]
 8012560:	46ca      	mov	sl, r9
 8012562:	2b00      	cmp	r3, #0
 8012564:	f000 8100 	beq.w	8012768 <_dtoa_r+0xac8>
 8012568:	f1b8 0f00 	cmp.w	r8, #0
 801256c:	dd05      	ble.n	801257a <_dtoa_r+0x8da>
 801256e:	4639      	mov	r1, r7
 8012570:	4642      	mov	r2, r8
 8012572:	4630      	mov	r0, r6
 8012574:	f000 fd62 	bl	801303c <__lshift>
 8012578:	4607      	mov	r7, r0
 801257a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801257c:	2b00      	cmp	r3, #0
 801257e:	d05d      	beq.n	801263c <_dtoa_r+0x99c>
 8012580:	6879      	ldr	r1, [r7, #4]
 8012582:	4630      	mov	r0, r6
 8012584:	f000 fb48 	bl	8012c18 <_Balloc>
 8012588:	4680      	mov	r8, r0
 801258a:	b928      	cbnz	r0, 8012598 <_dtoa_r+0x8f8>
 801258c:	4b82      	ldr	r3, [pc, #520]	; (8012798 <_dtoa_r+0xaf8>)
 801258e:	4602      	mov	r2, r0
 8012590:	f240 21ea 	movw	r1, #746	; 0x2ea
 8012594:	f7ff bb9a 	b.w	8011ccc <_dtoa_r+0x2c>
 8012598:	693a      	ldr	r2, [r7, #16]
 801259a:	3202      	adds	r2, #2
 801259c:	0092      	lsls	r2, r2, #2
 801259e:	f107 010c 	add.w	r1, r7, #12
 80125a2:	300c      	adds	r0, #12
 80125a4:	f000 fb2a 	bl	8012bfc <memcpy>
 80125a8:	2201      	movs	r2, #1
 80125aa:	4641      	mov	r1, r8
 80125ac:	4630      	mov	r0, r6
 80125ae:	f000 fd45 	bl	801303c <__lshift>
 80125b2:	9b00      	ldr	r3, [sp, #0]
 80125b4:	3301      	adds	r3, #1
 80125b6:	9305      	str	r3, [sp, #20]
 80125b8:	9b00      	ldr	r3, [sp, #0]
 80125ba:	4453      	add	r3, sl
 80125bc:	9309      	str	r3, [sp, #36]	; 0x24
 80125be:	9b02      	ldr	r3, [sp, #8]
 80125c0:	f003 0301 	and.w	r3, r3, #1
 80125c4:	46b9      	mov	r9, r7
 80125c6:	9308      	str	r3, [sp, #32]
 80125c8:	4607      	mov	r7, r0
 80125ca:	9b05      	ldr	r3, [sp, #20]
 80125cc:	4621      	mov	r1, r4
 80125ce:	3b01      	subs	r3, #1
 80125d0:	4628      	mov	r0, r5
 80125d2:	9302      	str	r3, [sp, #8]
 80125d4:	f7ff fad8 	bl	8011b88 <quorem>
 80125d8:	4603      	mov	r3, r0
 80125da:	3330      	adds	r3, #48	; 0x30
 80125dc:	9006      	str	r0, [sp, #24]
 80125de:	4649      	mov	r1, r9
 80125e0:	4628      	mov	r0, r5
 80125e2:	930a      	str	r3, [sp, #40]	; 0x28
 80125e4:	f000 fd96 	bl	8013114 <__mcmp>
 80125e8:	463a      	mov	r2, r7
 80125ea:	4682      	mov	sl, r0
 80125ec:	4621      	mov	r1, r4
 80125ee:	4630      	mov	r0, r6
 80125f0:	f000 fdac 	bl	801314c <__mdiff>
 80125f4:	68c2      	ldr	r2, [r0, #12]
 80125f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80125f8:	4680      	mov	r8, r0
 80125fa:	bb0a      	cbnz	r2, 8012640 <_dtoa_r+0x9a0>
 80125fc:	4601      	mov	r1, r0
 80125fe:	4628      	mov	r0, r5
 8012600:	f000 fd88 	bl	8013114 <__mcmp>
 8012604:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012606:	4602      	mov	r2, r0
 8012608:	4641      	mov	r1, r8
 801260a:	4630      	mov	r0, r6
 801260c:	920e      	str	r2, [sp, #56]	; 0x38
 801260e:	930a      	str	r3, [sp, #40]	; 0x28
 8012610:	f000 fb42 	bl	8012c98 <_Bfree>
 8012614:	9b07      	ldr	r3, [sp, #28]
 8012616:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012618:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801261c:	ea43 0102 	orr.w	r1, r3, r2
 8012620:	9b08      	ldr	r3, [sp, #32]
 8012622:	430b      	orrs	r3, r1
 8012624:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012626:	d10d      	bne.n	8012644 <_dtoa_r+0x9a4>
 8012628:	2b39      	cmp	r3, #57	; 0x39
 801262a:	d029      	beq.n	8012680 <_dtoa_r+0x9e0>
 801262c:	f1ba 0f00 	cmp.w	sl, #0
 8012630:	dd01      	ble.n	8012636 <_dtoa_r+0x996>
 8012632:	9b06      	ldr	r3, [sp, #24]
 8012634:	3331      	adds	r3, #49	; 0x31
 8012636:	9a02      	ldr	r2, [sp, #8]
 8012638:	7013      	strb	r3, [r2, #0]
 801263a:	e774      	b.n	8012526 <_dtoa_r+0x886>
 801263c:	4638      	mov	r0, r7
 801263e:	e7b8      	b.n	80125b2 <_dtoa_r+0x912>
 8012640:	2201      	movs	r2, #1
 8012642:	e7e1      	b.n	8012608 <_dtoa_r+0x968>
 8012644:	f1ba 0f00 	cmp.w	sl, #0
 8012648:	db06      	blt.n	8012658 <_dtoa_r+0x9b8>
 801264a:	9907      	ldr	r1, [sp, #28]
 801264c:	ea41 0a0a 	orr.w	sl, r1, sl
 8012650:	9908      	ldr	r1, [sp, #32]
 8012652:	ea5a 0101 	orrs.w	r1, sl, r1
 8012656:	d120      	bne.n	801269a <_dtoa_r+0x9fa>
 8012658:	2a00      	cmp	r2, #0
 801265a:	ddec      	ble.n	8012636 <_dtoa_r+0x996>
 801265c:	4629      	mov	r1, r5
 801265e:	2201      	movs	r2, #1
 8012660:	4630      	mov	r0, r6
 8012662:	9305      	str	r3, [sp, #20]
 8012664:	f000 fcea 	bl	801303c <__lshift>
 8012668:	4621      	mov	r1, r4
 801266a:	4605      	mov	r5, r0
 801266c:	f000 fd52 	bl	8013114 <__mcmp>
 8012670:	2800      	cmp	r0, #0
 8012672:	9b05      	ldr	r3, [sp, #20]
 8012674:	dc02      	bgt.n	801267c <_dtoa_r+0x9dc>
 8012676:	d1de      	bne.n	8012636 <_dtoa_r+0x996>
 8012678:	07da      	lsls	r2, r3, #31
 801267a:	d5dc      	bpl.n	8012636 <_dtoa_r+0x996>
 801267c:	2b39      	cmp	r3, #57	; 0x39
 801267e:	d1d8      	bne.n	8012632 <_dtoa_r+0x992>
 8012680:	9a02      	ldr	r2, [sp, #8]
 8012682:	2339      	movs	r3, #57	; 0x39
 8012684:	7013      	strb	r3, [r2, #0]
 8012686:	4643      	mov	r3, r8
 8012688:	4698      	mov	r8, r3
 801268a:	3b01      	subs	r3, #1
 801268c:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8012690:	2a39      	cmp	r2, #57	; 0x39
 8012692:	d051      	beq.n	8012738 <_dtoa_r+0xa98>
 8012694:	3201      	adds	r2, #1
 8012696:	701a      	strb	r2, [r3, #0]
 8012698:	e745      	b.n	8012526 <_dtoa_r+0x886>
 801269a:	2a00      	cmp	r2, #0
 801269c:	dd03      	ble.n	80126a6 <_dtoa_r+0xa06>
 801269e:	2b39      	cmp	r3, #57	; 0x39
 80126a0:	d0ee      	beq.n	8012680 <_dtoa_r+0x9e0>
 80126a2:	3301      	adds	r3, #1
 80126a4:	e7c7      	b.n	8012636 <_dtoa_r+0x996>
 80126a6:	9a05      	ldr	r2, [sp, #20]
 80126a8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80126aa:	f802 3c01 	strb.w	r3, [r2, #-1]
 80126ae:	428a      	cmp	r2, r1
 80126b0:	d02b      	beq.n	801270a <_dtoa_r+0xa6a>
 80126b2:	4629      	mov	r1, r5
 80126b4:	2300      	movs	r3, #0
 80126b6:	220a      	movs	r2, #10
 80126b8:	4630      	mov	r0, r6
 80126ba:	f000 fb0f 	bl	8012cdc <__multadd>
 80126be:	45b9      	cmp	r9, r7
 80126c0:	4605      	mov	r5, r0
 80126c2:	f04f 0300 	mov.w	r3, #0
 80126c6:	f04f 020a 	mov.w	r2, #10
 80126ca:	4649      	mov	r1, r9
 80126cc:	4630      	mov	r0, r6
 80126ce:	d107      	bne.n	80126e0 <_dtoa_r+0xa40>
 80126d0:	f000 fb04 	bl	8012cdc <__multadd>
 80126d4:	4681      	mov	r9, r0
 80126d6:	4607      	mov	r7, r0
 80126d8:	9b05      	ldr	r3, [sp, #20]
 80126da:	3301      	adds	r3, #1
 80126dc:	9305      	str	r3, [sp, #20]
 80126de:	e774      	b.n	80125ca <_dtoa_r+0x92a>
 80126e0:	f000 fafc 	bl	8012cdc <__multadd>
 80126e4:	4639      	mov	r1, r7
 80126e6:	4681      	mov	r9, r0
 80126e8:	2300      	movs	r3, #0
 80126ea:	220a      	movs	r2, #10
 80126ec:	4630      	mov	r0, r6
 80126ee:	f000 faf5 	bl	8012cdc <__multadd>
 80126f2:	4607      	mov	r7, r0
 80126f4:	e7f0      	b.n	80126d8 <_dtoa_r+0xa38>
 80126f6:	f1ba 0f00 	cmp.w	sl, #0
 80126fa:	9a00      	ldr	r2, [sp, #0]
 80126fc:	bfcc      	ite	gt
 80126fe:	46d0      	movgt	r8, sl
 8012700:	f04f 0801 	movle.w	r8, #1
 8012704:	4490      	add	r8, r2
 8012706:	f04f 0900 	mov.w	r9, #0
 801270a:	4629      	mov	r1, r5
 801270c:	2201      	movs	r2, #1
 801270e:	4630      	mov	r0, r6
 8012710:	9302      	str	r3, [sp, #8]
 8012712:	f000 fc93 	bl	801303c <__lshift>
 8012716:	4621      	mov	r1, r4
 8012718:	4605      	mov	r5, r0
 801271a:	f000 fcfb 	bl	8013114 <__mcmp>
 801271e:	2800      	cmp	r0, #0
 8012720:	dcb1      	bgt.n	8012686 <_dtoa_r+0x9e6>
 8012722:	d102      	bne.n	801272a <_dtoa_r+0xa8a>
 8012724:	9b02      	ldr	r3, [sp, #8]
 8012726:	07db      	lsls	r3, r3, #31
 8012728:	d4ad      	bmi.n	8012686 <_dtoa_r+0x9e6>
 801272a:	4643      	mov	r3, r8
 801272c:	4698      	mov	r8, r3
 801272e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012732:	2a30      	cmp	r2, #48	; 0x30
 8012734:	d0fa      	beq.n	801272c <_dtoa_r+0xa8c>
 8012736:	e6f6      	b.n	8012526 <_dtoa_r+0x886>
 8012738:	9a00      	ldr	r2, [sp, #0]
 801273a:	429a      	cmp	r2, r3
 801273c:	d1a4      	bne.n	8012688 <_dtoa_r+0x9e8>
 801273e:	f10b 0b01 	add.w	fp, fp, #1
 8012742:	2331      	movs	r3, #49	; 0x31
 8012744:	e778      	b.n	8012638 <_dtoa_r+0x998>
 8012746:	4b15      	ldr	r3, [pc, #84]	; (801279c <_dtoa_r+0xafc>)
 8012748:	f7ff bb12 	b.w	8011d70 <_dtoa_r+0xd0>
 801274c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801274e:	2b00      	cmp	r3, #0
 8012750:	f47f aaee 	bne.w	8011d30 <_dtoa_r+0x90>
 8012754:	4b12      	ldr	r3, [pc, #72]	; (80127a0 <_dtoa_r+0xb00>)
 8012756:	f7ff bb0b 	b.w	8011d70 <_dtoa_r+0xd0>
 801275a:	f1ba 0f00 	cmp.w	sl, #0
 801275e:	dc03      	bgt.n	8012768 <_dtoa_r+0xac8>
 8012760:	9b07      	ldr	r3, [sp, #28]
 8012762:	2b02      	cmp	r3, #2
 8012764:	f73f aec7 	bgt.w	80124f6 <_dtoa_r+0x856>
 8012768:	f8dd 8000 	ldr.w	r8, [sp]
 801276c:	4621      	mov	r1, r4
 801276e:	4628      	mov	r0, r5
 8012770:	f7ff fa0a 	bl	8011b88 <quorem>
 8012774:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8012778:	f808 3b01 	strb.w	r3, [r8], #1
 801277c:	9a00      	ldr	r2, [sp, #0]
 801277e:	eba8 0202 	sub.w	r2, r8, r2
 8012782:	4592      	cmp	sl, r2
 8012784:	ddb7      	ble.n	80126f6 <_dtoa_r+0xa56>
 8012786:	4629      	mov	r1, r5
 8012788:	2300      	movs	r3, #0
 801278a:	220a      	movs	r2, #10
 801278c:	4630      	mov	r0, r6
 801278e:	f000 faa5 	bl	8012cdc <__multadd>
 8012792:	4605      	mov	r5, r0
 8012794:	e7ea      	b.n	801276c <_dtoa_r+0xacc>
 8012796:	bf00      	nop
 8012798:	080144ff 	.word	0x080144ff
 801279c:	08014458 	.word	0x08014458
 80127a0:	0801447c 	.word	0x0801447c

080127a4 <__sflush_r>:
 80127a4:	898a      	ldrh	r2, [r1, #12]
 80127a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80127aa:	4605      	mov	r5, r0
 80127ac:	0710      	lsls	r0, r2, #28
 80127ae:	460c      	mov	r4, r1
 80127b0:	d458      	bmi.n	8012864 <__sflush_r+0xc0>
 80127b2:	684b      	ldr	r3, [r1, #4]
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	dc05      	bgt.n	80127c4 <__sflush_r+0x20>
 80127b8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	dc02      	bgt.n	80127c4 <__sflush_r+0x20>
 80127be:	2000      	movs	r0, #0
 80127c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80127c6:	2e00      	cmp	r6, #0
 80127c8:	d0f9      	beq.n	80127be <__sflush_r+0x1a>
 80127ca:	2300      	movs	r3, #0
 80127cc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80127d0:	682f      	ldr	r7, [r5, #0]
 80127d2:	602b      	str	r3, [r5, #0]
 80127d4:	d032      	beq.n	801283c <__sflush_r+0x98>
 80127d6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80127d8:	89a3      	ldrh	r3, [r4, #12]
 80127da:	075a      	lsls	r2, r3, #29
 80127dc:	d505      	bpl.n	80127ea <__sflush_r+0x46>
 80127de:	6863      	ldr	r3, [r4, #4]
 80127e0:	1ac0      	subs	r0, r0, r3
 80127e2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80127e4:	b10b      	cbz	r3, 80127ea <__sflush_r+0x46>
 80127e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80127e8:	1ac0      	subs	r0, r0, r3
 80127ea:	2300      	movs	r3, #0
 80127ec:	4602      	mov	r2, r0
 80127ee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80127f0:	6a21      	ldr	r1, [r4, #32]
 80127f2:	4628      	mov	r0, r5
 80127f4:	47b0      	blx	r6
 80127f6:	1c43      	adds	r3, r0, #1
 80127f8:	89a3      	ldrh	r3, [r4, #12]
 80127fa:	d106      	bne.n	801280a <__sflush_r+0x66>
 80127fc:	6829      	ldr	r1, [r5, #0]
 80127fe:	291d      	cmp	r1, #29
 8012800:	d82c      	bhi.n	801285c <__sflush_r+0xb8>
 8012802:	4a2a      	ldr	r2, [pc, #168]	; (80128ac <__sflush_r+0x108>)
 8012804:	40ca      	lsrs	r2, r1
 8012806:	07d6      	lsls	r6, r2, #31
 8012808:	d528      	bpl.n	801285c <__sflush_r+0xb8>
 801280a:	2200      	movs	r2, #0
 801280c:	6062      	str	r2, [r4, #4]
 801280e:	04d9      	lsls	r1, r3, #19
 8012810:	6922      	ldr	r2, [r4, #16]
 8012812:	6022      	str	r2, [r4, #0]
 8012814:	d504      	bpl.n	8012820 <__sflush_r+0x7c>
 8012816:	1c42      	adds	r2, r0, #1
 8012818:	d101      	bne.n	801281e <__sflush_r+0x7a>
 801281a:	682b      	ldr	r3, [r5, #0]
 801281c:	b903      	cbnz	r3, 8012820 <__sflush_r+0x7c>
 801281e:	6560      	str	r0, [r4, #84]	; 0x54
 8012820:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012822:	602f      	str	r7, [r5, #0]
 8012824:	2900      	cmp	r1, #0
 8012826:	d0ca      	beq.n	80127be <__sflush_r+0x1a>
 8012828:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801282c:	4299      	cmp	r1, r3
 801282e:	d002      	beq.n	8012836 <__sflush_r+0x92>
 8012830:	4628      	mov	r0, r5
 8012832:	f000 fd7f 	bl	8013334 <_free_r>
 8012836:	2000      	movs	r0, #0
 8012838:	6360      	str	r0, [r4, #52]	; 0x34
 801283a:	e7c1      	b.n	80127c0 <__sflush_r+0x1c>
 801283c:	6a21      	ldr	r1, [r4, #32]
 801283e:	2301      	movs	r3, #1
 8012840:	4628      	mov	r0, r5
 8012842:	47b0      	blx	r6
 8012844:	1c41      	adds	r1, r0, #1
 8012846:	d1c7      	bne.n	80127d8 <__sflush_r+0x34>
 8012848:	682b      	ldr	r3, [r5, #0]
 801284a:	2b00      	cmp	r3, #0
 801284c:	d0c4      	beq.n	80127d8 <__sflush_r+0x34>
 801284e:	2b1d      	cmp	r3, #29
 8012850:	d001      	beq.n	8012856 <__sflush_r+0xb2>
 8012852:	2b16      	cmp	r3, #22
 8012854:	d101      	bne.n	801285a <__sflush_r+0xb6>
 8012856:	602f      	str	r7, [r5, #0]
 8012858:	e7b1      	b.n	80127be <__sflush_r+0x1a>
 801285a:	89a3      	ldrh	r3, [r4, #12]
 801285c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012860:	81a3      	strh	r3, [r4, #12]
 8012862:	e7ad      	b.n	80127c0 <__sflush_r+0x1c>
 8012864:	690f      	ldr	r7, [r1, #16]
 8012866:	2f00      	cmp	r7, #0
 8012868:	d0a9      	beq.n	80127be <__sflush_r+0x1a>
 801286a:	0793      	lsls	r3, r2, #30
 801286c:	680e      	ldr	r6, [r1, #0]
 801286e:	bf08      	it	eq
 8012870:	694b      	ldreq	r3, [r1, #20]
 8012872:	600f      	str	r7, [r1, #0]
 8012874:	bf18      	it	ne
 8012876:	2300      	movne	r3, #0
 8012878:	eba6 0807 	sub.w	r8, r6, r7
 801287c:	608b      	str	r3, [r1, #8]
 801287e:	f1b8 0f00 	cmp.w	r8, #0
 8012882:	dd9c      	ble.n	80127be <__sflush_r+0x1a>
 8012884:	6a21      	ldr	r1, [r4, #32]
 8012886:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8012888:	4643      	mov	r3, r8
 801288a:	463a      	mov	r2, r7
 801288c:	4628      	mov	r0, r5
 801288e:	47b0      	blx	r6
 8012890:	2800      	cmp	r0, #0
 8012892:	dc06      	bgt.n	80128a2 <__sflush_r+0xfe>
 8012894:	89a3      	ldrh	r3, [r4, #12]
 8012896:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801289a:	81a3      	strh	r3, [r4, #12]
 801289c:	f04f 30ff 	mov.w	r0, #4294967295
 80128a0:	e78e      	b.n	80127c0 <__sflush_r+0x1c>
 80128a2:	4407      	add	r7, r0
 80128a4:	eba8 0800 	sub.w	r8, r8, r0
 80128a8:	e7e9      	b.n	801287e <__sflush_r+0xda>
 80128aa:	bf00      	nop
 80128ac:	20400001 	.word	0x20400001

080128b0 <_fflush_r>:
 80128b0:	b538      	push	{r3, r4, r5, lr}
 80128b2:	690b      	ldr	r3, [r1, #16]
 80128b4:	4605      	mov	r5, r0
 80128b6:	460c      	mov	r4, r1
 80128b8:	b913      	cbnz	r3, 80128c0 <_fflush_r+0x10>
 80128ba:	2500      	movs	r5, #0
 80128bc:	4628      	mov	r0, r5
 80128be:	bd38      	pop	{r3, r4, r5, pc}
 80128c0:	b118      	cbz	r0, 80128ca <_fflush_r+0x1a>
 80128c2:	6983      	ldr	r3, [r0, #24]
 80128c4:	b90b      	cbnz	r3, 80128ca <_fflush_r+0x1a>
 80128c6:	f000 f887 	bl	80129d8 <__sinit>
 80128ca:	4b14      	ldr	r3, [pc, #80]	; (801291c <_fflush_r+0x6c>)
 80128cc:	429c      	cmp	r4, r3
 80128ce:	d11b      	bne.n	8012908 <_fflush_r+0x58>
 80128d0:	686c      	ldr	r4, [r5, #4]
 80128d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80128d6:	2b00      	cmp	r3, #0
 80128d8:	d0ef      	beq.n	80128ba <_fflush_r+0xa>
 80128da:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80128dc:	07d0      	lsls	r0, r2, #31
 80128de:	d404      	bmi.n	80128ea <_fflush_r+0x3a>
 80128e0:	0599      	lsls	r1, r3, #22
 80128e2:	d402      	bmi.n	80128ea <_fflush_r+0x3a>
 80128e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80128e6:	f000 f91a 	bl	8012b1e <__retarget_lock_acquire_recursive>
 80128ea:	4628      	mov	r0, r5
 80128ec:	4621      	mov	r1, r4
 80128ee:	f7ff ff59 	bl	80127a4 <__sflush_r>
 80128f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80128f4:	07da      	lsls	r2, r3, #31
 80128f6:	4605      	mov	r5, r0
 80128f8:	d4e0      	bmi.n	80128bc <_fflush_r+0xc>
 80128fa:	89a3      	ldrh	r3, [r4, #12]
 80128fc:	059b      	lsls	r3, r3, #22
 80128fe:	d4dd      	bmi.n	80128bc <_fflush_r+0xc>
 8012900:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012902:	f000 f90d 	bl	8012b20 <__retarget_lock_release_recursive>
 8012906:	e7d9      	b.n	80128bc <_fflush_r+0xc>
 8012908:	4b05      	ldr	r3, [pc, #20]	; (8012920 <_fflush_r+0x70>)
 801290a:	429c      	cmp	r4, r3
 801290c:	d101      	bne.n	8012912 <_fflush_r+0x62>
 801290e:	68ac      	ldr	r4, [r5, #8]
 8012910:	e7df      	b.n	80128d2 <_fflush_r+0x22>
 8012912:	4b04      	ldr	r3, [pc, #16]	; (8012924 <_fflush_r+0x74>)
 8012914:	429c      	cmp	r4, r3
 8012916:	bf08      	it	eq
 8012918:	68ec      	ldreq	r4, [r5, #12]
 801291a:	e7da      	b.n	80128d2 <_fflush_r+0x22>
 801291c:	08014530 	.word	0x08014530
 8012920:	08014550 	.word	0x08014550
 8012924:	08014510 	.word	0x08014510

08012928 <std>:
 8012928:	2300      	movs	r3, #0
 801292a:	b510      	push	{r4, lr}
 801292c:	4604      	mov	r4, r0
 801292e:	e9c0 3300 	strd	r3, r3, [r0]
 8012932:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8012936:	6083      	str	r3, [r0, #8]
 8012938:	8181      	strh	r1, [r0, #12]
 801293a:	6643      	str	r3, [r0, #100]	; 0x64
 801293c:	81c2      	strh	r2, [r0, #14]
 801293e:	6183      	str	r3, [r0, #24]
 8012940:	4619      	mov	r1, r3
 8012942:	2208      	movs	r2, #8
 8012944:	305c      	adds	r0, #92	; 0x5c
 8012946:	f7fe fb87 	bl	8011058 <memset>
 801294a:	4b05      	ldr	r3, [pc, #20]	; (8012960 <std+0x38>)
 801294c:	6263      	str	r3, [r4, #36]	; 0x24
 801294e:	4b05      	ldr	r3, [pc, #20]	; (8012964 <std+0x3c>)
 8012950:	62a3      	str	r3, [r4, #40]	; 0x28
 8012952:	4b05      	ldr	r3, [pc, #20]	; (8012968 <std+0x40>)
 8012954:	62e3      	str	r3, [r4, #44]	; 0x2c
 8012956:	4b05      	ldr	r3, [pc, #20]	; (801296c <std+0x44>)
 8012958:	6224      	str	r4, [r4, #32]
 801295a:	6323      	str	r3, [r4, #48]	; 0x30
 801295c:	bd10      	pop	{r4, pc}
 801295e:	bf00      	nop
 8012960:	0801375d 	.word	0x0801375d
 8012964:	0801377f 	.word	0x0801377f
 8012968:	080137b7 	.word	0x080137b7
 801296c:	080137db 	.word	0x080137db

08012970 <_cleanup_r>:
 8012970:	4901      	ldr	r1, [pc, #4]	; (8012978 <_cleanup_r+0x8>)
 8012972:	f000 b8af 	b.w	8012ad4 <_fwalk_reent>
 8012976:	bf00      	nop
 8012978:	080128b1 	.word	0x080128b1

0801297c <__sfmoreglue>:
 801297c:	b570      	push	{r4, r5, r6, lr}
 801297e:	1e4a      	subs	r2, r1, #1
 8012980:	2568      	movs	r5, #104	; 0x68
 8012982:	4355      	muls	r5, r2
 8012984:	460e      	mov	r6, r1
 8012986:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801298a:	f000 fd23 	bl	80133d4 <_malloc_r>
 801298e:	4604      	mov	r4, r0
 8012990:	b140      	cbz	r0, 80129a4 <__sfmoreglue+0x28>
 8012992:	2100      	movs	r1, #0
 8012994:	e9c0 1600 	strd	r1, r6, [r0]
 8012998:	300c      	adds	r0, #12
 801299a:	60a0      	str	r0, [r4, #8]
 801299c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80129a0:	f7fe fb5a 	bl	8011058 <memset>
 80129a4:	4620      	mov	r0, r4
 80129a6:	bd70      	pop	{r4, r5, r6, pc}

080129a8 <__sfp_lock_acquire>:
 80129a8:	4801      	ldr	r0, [pc, #4]	; (80129b0 <__sfp_lock_acquire+0x8>)
 80129aa:	f000 b8b8 	b.w	8012b1e <__retarget_lock_acquire_recursive>
 80129ae:	bf00      	nop
 80129b0:	240007e0 	.word	0x240007e0

080129b4 <__sfp_lock_release>:
 80129b4:	4801      	ldr	r0, [pc, #4]	; (80129bc <__sfp_lock_release+0x8>)
 80129b6:	f000 b8b3 	b.w	8012b20 <__retarget_lock_release_recursive>
 80129ba:	bf00      	nop
 80129bc:	240007e0 	.word	0x240007e0

080129c0 <__sinit_lock_acquire>:
 80129c0:	4801      	ldr	r0, [pc, #4]	; (80129c8 <__sinit_lock_acquire+0x8>)
 80129c2:	f000 b8ac 	b.w	8012b1e <__retarget_lock_acquire_recursive>
 80129c6:	bf00      	nop
 80129c8:	240007db 	.word	0x240007db

080129cc <__sinit_lock_release>:
 80129cc:	4801      	ldr	r0, [pc, #4]	; (80129d4 <__sinit_lock_release+0x8>)
 80129ce:	f000 b8a7 	b.w	8012b20 <__retarget_lock_release_recursive>
 80129d2:	bf00      	nop
 80129d4:	240007db 	.word	0x240007db

080129d8 <__sinit>:
 80129d8:	b510      	push	{r4, lr}
 80129da:	4604      	mov	r4, r0
 80129dc:	f7ff fff0 	bl	80129c0 <__sinit_lock_acquire>
 80129e0:	69a3      	ldr	r3, [r4, #24]
 80129e2:	b11b      	cbz	r3, 80129ec <__sinit+0x14>
 80129e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80129e8:	f7ff bff0 	b.w	80129cc <__sinit_lock_release>
 80129ec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80129f0:	6523      	str	r3, [r4, #80]	; 0x50
 80129f2:	4b13      	ldr	r3, [pc, #76]	; (8012a40 <__sinit+0x68>)
 80129f4:	4a13      	ldr	r2, [pc, #76]	; (8012a44 <__sinit+0x6c>)
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	62a2      	str	r2, [r4, #40]	; 0x28
 80129fa:	42a3      	cmp	r3, r4
 80129fc:	bf04      	itt	eq
 80129fe:	2301      	moveq	r3, #1
 8012a00:	61a3      	streq	r3, [r4, #24]
 8012a02:	4620      	mov	r0, r4
 8012a04:	f000 f820 	bl	8012a48 <__sfp>
 8012a08:	6060      	str	r0, [r4, #4]
 8012a0a:	4620      	mov	r0, r4
 8012a0c:	f000 f81c 	bl	8012a48 <__sfp>
 8012a10:	60a0      	str	r0, [r4, #8]
 8012a12:	4620      	mov	r0, r4
 8012a14:	f000 f818 	bl	8012a48 <__sfp>
 8012a18:	2200      	movs	r2, #0
 8012a1a:	60e0      	str	r0, [r4, #12]
 8012a1c:	2104      	movs	r1, #4
 8012a1e:	6860      	ldr	r0, [r4, #4]
 8012a20:	f7ff ff82 	bl	8012928 <std>
 8012a24:	68a0      	ldr	r0, [r4, #8]
 8012a26:	2201      	movs	r2, #1
 8012a28:	2109      	movs	r1, #9
 8012a2a:	f7ff ff7d 	bl	8012928 <std>
 8012a2e:	68e0      	ldr	r0, [r4, #12]
 8012a30:	2202      	movs	r2, #2
 8012a32:	2112      	movs	r1, #18
 8012a34:	f7ff ff78 	bl	8012928 <std>
 8012a38:	2301      	movs	r3, #1
 8012a3a:	61a3      	str	r3, [r4, #24]
 8012a3c:	e7d2      	b.n	80129e4 <__sinit+0xc>
 8012a3e:	bf00      	nop
 8012a40:	08014444 	.word	0x08014444
 8012a44:	08012971 	.word	0x08012971

08012a48 <__sfp>:
 8012a48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a4a:	4607      	mov	r7, r0
 8012a4c:	f7ff ffac 	bl	80129a8 <__sfp_lock_acquire>
 8012a50:	4b1e      	ldr	r3, [pc, #120]	; (8012acc <__sfp+0x84>)
 8012a52:	681e      	ldr	r6, [r3, #0]
 8012a54:	69b3      	ldr	r3, [r6, #24]
 8012a56:	b913      	cbnz	r3, 8012a5e <__sfp+0x16>
 8012a58:	4630      	mov	r0, r6
 8012a5a:	f7ff ffbd 	bl	80129d8 <__sinit>
 8012a5e:	3648      	adds	r6, #72	; 0x48
 8012a60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8012a64:	3b01      	subs	r3, #1
 8012a66:	d503      	bpl.n	8012a70 <__sfp+0x28>
 8012a68:	6833      	ldr	r3, [r6, #0]
 8012a6a:	b30b      	cbz	r3, 8012ab0 <__sfp+0x68>
 8012a6c:	6836      	ldr	r6, [r6, #0]
 8012a6e:	e7f7      	b.n	8012a60 <__sfp+0x18>
 8012a70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8012a74:	b9d5      	cbnz	r5, 8012aac <__sfp+0x64>
 8012a76:	4b16      	ldr	r3, [pc, #88]	; (8012ad0 <__sfp+0x88>)
 8012a78:	60e3      	str	r3, [r4, #12]
 8012a7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8012a7e:	6665      	str	r5, [r4, #100]	; 0x64
 8012a80:	f000 f84c 	bl	8012b1c <__retarget_lock_init_recursive>
 8012a84:	f7ff ff96 	bl	80129b4 <__sfp_lock_release>
 8012a88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8012a8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8012a90:	6025      	str	r5, [r4, #0]
 8012a92:	61a5      	str	r5, [r4, #24]
 8012a94:	2208      	movs	r2, #8
 8012a96:	4629      	mov	r1, r5
 8012a98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012a9c:	f7fe fadc 	bl	8011058 <memset>
 8012aa0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8012aa4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012aa8:	4620      	mov	r0, r4
 8012aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012aac:	3468      	adds	r4, #104	; 0x68
 8012aae:	e7d9      	b.n	8012a64 <__sfp+0x1c>
 8012ab0:	2104      	movs	r1, #4
 8012ab2:	4638      	mov	r0, r7
 8012ab4:	f7ff ff62 	bl	801297c <__sfmoreglue>
 8012ab8:	4604      	mov	r4, r0
 8012aba:	6030      	str	r0, [r6, #0]
 8012abc:	2800      	cmp	r0, #0
 8012abe:	d1d5      	bne.n	8012a6c <__sfp+0x24>
 8012ac0:	f7ff ff78 	bl	80129b4 <__sfp_lock_release>
 8012ac4:	230c      	movs	r3, #12
 8012ac6:	603b      	str	r3, [r7, #0]
 8012ac8:	e7ee      	b.n	8012aa8 <__sfp+0x60>
 8012aca:	bf00      	nop
 8012acc:	08014444 	.word	0x08014444
 8012ad0:	ffff0001 	.word	0xffff0001

08012ad4 <_fwalk_reent>:
 8012ad4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ad8:	4606      	mov	r6, r0
 8012ada:	4688      	mov	r8, r1
 8012adc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012ae0:	2700      	movs	r7, #0
 8012ae2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012ae6:	f1b9 0901 	subs.w	r9, r9, #1
 8012aea:	d505      	bpl.n	8012af8 <_fwalk_reent+0x24>
 8012aec:	6824      	ldr	r4, [r4, #0]
 8012aee:	2c00      	cmp	r4, #0
 8012af0:	d1f7      	bne.n	8012ae2 <_fwalk_reent+0xe>
 8012af2:	4638      	mov	r0, r7
 8012af4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012af8:	89ab      	ldrh	r3, [r5, #12]
 8012afa:	2b01      	cmp	r3, #1
 8012afc:	d907      	bls.n	8012b0e <_fwalk_reent+0x3a>
 8012afe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012b02:	3301      	adds	r3, #1
 8012b04:	d003      	beq.n	8012b0e <_fwalk_reent+0x3a>
 8012b06:	4629      	mov	r1, r5
 8012b08:	4630      	mov	r0, r6
 8012b0a:	47c0      	blx	r8
 8012b0c:	4307      	orrs	r7, r0
 8012b0e:	3568      	adds	r5, #104	; 0x68
 8012b10:	e7e9      	b.n	8012ae6 <_fwalk_reent+0x12>
	...

08012b14 <_localeconv_r>:
 8012b14:	4800      	ldr	r0, [pc, #0]	; (8012b18 <_localeconv_r+0x4>)
 8012b16:	4770      	bx	lr
 8012b18:	24000178 	.word	0x24000178

08012b1c <__retarget_lock_init_recursive>:
 8012b1c:	4770      	bx	lr

08012b1e <__retarget_lock_acquire_recursive>:
 8012b1e:	4770      	bx	lr

08012b20 <__retarget_lock_release_recursive>:
 8012b20:	4770      	bx	lr

08012b22 <__swhatbuf_r>:
 8012b22:	b570      	push	{r4, r5, r6, lr}
 8012b24:	460e      	mov	r6, r1
 8012b26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012b2a:	2900      	cmp	r1, #0
 8012b2c:	b096      	sub	sp, #88	; 0x58
 8012b2e:	4614      	mov	r4, r2
 8012b30:	461d      	mov	r5, r3
 8012b32:	da07      	bge.n	8012b44 <__swhatbuf_r+0x22>
 8012b34:	2300      	movs	r3, #0
 8012b36:	602b      	str	r3, [r5, #0]
 8012b38:	89b3      	ldrh	r3, [r6, #12]
 8012b3a:	061a      	lsls	r2, r3, #24
 8012b3c:	d410      	bmi.n	8012b60 <__swhatbuf_r+0x3e>
 8012b3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012b42:	e00e      	b.n	8012b62 <__swhatbuf_r+0x40>
 8012b44:	466a      	mov	r2, sp
 8012b46:	f000 fe9f 	bl	8013888 <_fstat_r>
 8012b4a:	2800      	cmp	r0, #0
 8012b4c:	dbf2      	blt.n	8012b34 <__swhatbuf_r+0x12>
 8012b4e:	9a01      	ldr	r2, [sp, #4]
 8012b50:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8012b54:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8012b58:	425a      	negs	r2, r3
 8012b5a:	415a      	adcs	r2, r3
 8012b5c:	602a      	str	r2, [r5, #0]
 8012b5e:	e7ee      	b.n	8012b3e <__swhatbuf_r+0x1c>
 8012b60:	2340      	movs	r3, #64	; 0x40
 8012b62:	2000      	movs	r0, #0
 8012b64:	6023      	str	r3, [r4, #0]
 8012b66:	b016      	add	sp, #88	; 0x58
 8012b68:	bd70      	pop	{r4, r5, r6, pc}
	...

08012b6c <__smakebuf_r>:
 8012b6c:	898b      	ldrh	r3, [r1, #12]
 8012b6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012b70:	079d      	lsls	r5, r3, #30
 8012b72:	4606      	mov	r6, r0
 8012b74:	460c      	mov	r4, r1
 8012b76:	d507      	bpl.n	8012b88 <__smakebuf_r+0x1c>
 8012b78:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012b7c:	6023      	str	r3, [r4, #0]
 8012b7e:	6123      	str	r3, [r4, #16]
 8012b80:	2301      	movs	r3, #1
 8012b82:	6163      	str	r3, [r4, #20]
 8012b84:	b002      	add	sp, #8
 8012b86:	bd70      	pop	{r4, r5, r6, pc}
 8012b88:	ab01      	add	r3, sp, #4
 8012b8a:	466a      	mov	r2, sp
 8012b8c:	f7ff ffc9 	bl	8012b22 <__swhatbuf_r>
 8012b90:	9900      	ldr	r1, [sp, #0]
 8012b92:	4605      	mov	r5, r0
 8012b94:	4630      	mov	r0, r6
 8012b96:	f000 fc1d 	bl	80133d4 <_malloc_r>
 8012b9a:	b948      	cbnz	r0, 8012bb0 <__smakebuf_r+0x44>
 8012b9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012ba0:	059a      	lsls	r2, r3, #22
 8012ba2:	d4ef      	bmi.n	8012b84 <__smakebuf_r+0x18>
 8012ba4:	f023 0303 	bic.w	r3, r3, #3
 8012ba8:	f043 0302 	orr.w	r3, r3, #2
 8012bac:	81a3      	strh	r3, [r4, #12]
 8012bae:	e7e3      	b.n	8012b78 <__smakebuf_r+0xc>
 8012bb0:	4b0d      	ldr	r3, [pc, #52]	; (8012be8 <__smakebuf_r+0x7c>)
 8012bb2:	62b3      	str	r3, [r6, #40]	; 0x28
 8012bb4:	89a3      	ldrh	r3, [r4, #12]
 8012bb6:	6020      	str	r0, [r4, #0]
 8012bb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012bbc:	81a3      	strh	r3, [r4, #12]
 8012bbe:	9b00      	ldr	r3, [sp, #0]
 8012bc0:	6163      	str	r3, [r4, #20]
 8012bc2:	9b01      	ldr	r3, [sp, #4]
 8012bc4:	6120      	str	r0, [r4, #16]
 8012bc6:	b15b      	cbz	r3, 8012be0 <__smakebuf_r+0x74>
 8012bc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012bcc:	4630      	mov	r0, r6
 8012bce:	f000 fe6d 	bl	80138ac <_isatty_r>
 8012bd2:	b128      	cbz	r0, 8012be0 <__smakebuf_r+0x74>
 8012bd4:	89a3      	ldrh	r3, [r4, #12]
 8012bd6:	f023 0303 	bic.w	r3, r3, #3
 8012bda:	f043 0301 	orr.w	r3, r3, #1
 8012bde:	81a3      	strh	r3, [r4, #12]
 8012be0:	89a0      	ldrh	r0, [r4, #12]
 8012be2:	4305      	orrs	r5, r0
 8012be4:	81a5      	strh	r5, [r4, #12]
 8012be6:	e7cd      	b.n	8012b84 <__smakebuf_r+0x18>
 8012be8:	08012971 	.word	0x08012971

08012bec <malloc>:
 8012bec:	4b02      	ldr	r3, [pc, #8]	; (8012bf8 <malloc+0xc>)
 8012bee:	4601      	mov	r1, r0
 8012bf0:	6818      	ldr	r0, [r3, #0]
 8012bf2:	f000 bbef 	b.w	80133d4 <_malloc_r>
 8012bf6:	bf00      	nop
 8012bf8:	24000024 	.word	0x24000024

08012bfc <memcpy>:
 8012bfc:	440a      	add	r2, r1
 8012bfe:	4291      	cmp	r1, r2
 8012c00:	f100 33ff 	add.w	r3, r0, #4294967295
 8012c04:	d100      	bne.n	8012c08 <memcpy+0xc>
 8012c06:	4770      	bx	lr
 8012c08:	b510      	push	{r4, lr}
 8012c0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012c0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012c12:	4291      	cmp	r1, r2
 8012c14:	d1f9      	bne.n	8012c0a <memcpy+0xe>
 8012c16:	bd10      	pop	{r4, pc}

08012c18 <_Balloc>:
 8012c18:	b570      	push	{r4, r5, r6, lr}
 8012c1a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012c1c:	4604      	mov	r4, r0
 8012c1e:	460d      	mov	r5, r1
 8012c20:	b976      	cbnz	r6, 8012c40 <_Balloc+0x28>
 8012c22:	2010      	movs	r0, #16
 8012c24:	f7ff ffe2 	bl	8012bec <malloc>
 8012c28:	4602      	mov	r2, r0
 8012c2a:	6260      	str	r0, [r4, #36]	; 0x24
 8012c2c:	b920      	cbnz	r0, 8012c38 <_Balloc+0x20>
 8012c2e:	4b18      	ldr	r3, [pc, #96]	; (8012c90 <_Balloc+0x78>)
 8012c30:	4818      	ldr	r0, [pc, #96]	; (8012c94 <_Balloc+0x7c>)
 8012c32:	2166      	movs	r1, #102	; 0x66
 8012c34:	f000 fde8 	bl	8013808 <__assert_func>
 8012c38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012c3c:	6006      	str	r6, [r0, #0]
 8012c3e:	60c6      	str	r6, [r0, #12]
 8012c40:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012c42:	68f3      	ldr	r3, [r6, #12]
 8012c44:	b183      	cbz	r3, 8012c68 <_Balloc+0x50>
 8012c46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012c48:	68db      	ldr	r3, [r3, #12]
 8012c4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012c4e:	b9b8      	cbnz	r0, 8012c80 <_Balloc+0x68>
 8012c50:	2101      	movs	r1, #1
 8012c52:	fa01 f605 	lsl.w	r6, r1, r5
 8012c56:	1d72      	adds	r2, r6, #5
 8012c58:	0092      	lsls	r2, r2, #2
 8012c5a:	4620      	mov	r0, r4
 8012c5c:	f000 fb5a 	bl	8013314 <_calloc_r>
 8012c60:	b160      	cbz	r0, 8012c7c <_Balloc+0x64>
 8012c62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012c66:	e00e      	b.n	8012c86 <_Balloc+0x6e>
 8012c68:	2221      	movs	r2, #33	; 0x21
 8012c6a:	2104      	movs	r1, #4
 8012c6c:	4620      	mov	r0, r4
 8012c6e:	f000 fb51 	bl	8013314 <_calloc_r>
 8012c72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012c74:	60f0      	str	r0, [r6, #12]
 8012c76:	68db      	ldr	r3, [r3, #12]
 8012c78:	2b00      	cmp	r3, #0
 8012c7a:	d1e4      	bne.n	8012c46 <_Balloc+0x2e>
 8012c7c:	2000      	movs	r0, #0
 8012c7e:	bd70      	pop	{r4, r5, r6, pc}
 8012c80:	6802      	ldr	r2, [r0, #0]
 8012c82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012c86:	2300      	movs	r3, #0
 8012c88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012c8c:	e7f7      	b.n	8012c7e <_Balloc+0x66>
 8012c8e:	bf00      	nop
 8012c90:	08014489 	.word	0x08014489
 8012c94:	08014570 	.word	0x08014570

08012c98 <_Bfree>:
 8012c98:	b570      	push	{r4, r5, r6, lr}
 8012c9a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8012c9c:	4605      	mov	r5, r0
 8012c9e:	460c      	mov	r4, r1
 8012ca0:	b976      	cbnz	r6, 8012cc0 <_Bfree+0x28>
 8012ca2:	2010      	movs	r0, #16
 8012ca4:	f7ff ffa2 	bl	8012bec <malloc>
 8012ca8:	4602      	mov	r2, r0
 8012caa:	6268      	str	r0, [r5, #36]	; 0x24
 8012cac:	b920      	cbnz	r0, 8012cb8 <_Bfree+0x20>
 8012cae:	4b09      	ldr	r3, [pc, #36]	; (8012cd4 <_Bfree+0x3c>)
 8012cb0:	4809      	ldr	r0, [pc, #36]	; (8012cd8 <_Bfree+0x40>)
 8012cb2:	218a      	movs	r1, #138	; 0x8a
 8012cb4:	f000 fda8 	bl	8013808 <__assert_func>
 8012cb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012cbc:	6006      	str	r6, [r0, #0]
 8012cbe:	60c6      	str	r6, [r0, #12]
 8012cc0:	b13c      	cbz	r4, 8012cd2 <_Bfree+0x3a>
 8012cc2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012cc4:	6862      	ldr	r2, [r4, #4]
 8012cc6:	68db      	ldr	r3, [r3, #12]
 8012cc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012ccc:	6021      	str	r1, [r4, #0]
 8012cce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012cd2:	bd70      	pop	{r4, r5, r6, pc}
 8012cd4:	08014489 	.word	0x08014489
 8012cd8:	08014570 	.word	0x08014570

08012cdc <__multadd>:
 8012cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ce0:	690e      	ldr	r6, [r1, #16]
 8012ce2:	4607      	mov	r7, r0
 8012ce4:	4698      	mov	r8, r3
 8012ce6:	460c      	mov	r4, r1
 8012ce8:	f101 0014 	add.w	r0, r1, #20
 8012cec:	2300      	movs	r3, #0
 8012cee:	6805      	ldr	r5, [r0, #0]
 8012cf0:	b2a9      	uxth	r1, r5
 8012cf2:	fb02 8101 	mla	r1, r2, r1, r8
 8012cf6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8012cfa:	0c2d      	lsrs	r5, r5, #16
 8012cfc:	fb02 c505 	mla	r5, r2, r5, ip
 8012d00:	b289      	uxth	r1, r1
 8012d02:	3301      	adds	r3, #1
 8012d04:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8012d08:	429e      	cmp	r6, r3
 8012d0a:	f840 1b04 	str.w	r1, [r0], #4
 8012d0e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8012d12:	dcec      	bgt.n	8012cee <__multadd+0x12>
 8012d14:	f1b8 0f00 	cmp.w	r8, #0
 8012d18:	d022      	beq.n	8012d60 <__multadd+0x84>
 8012d1a:	68a3      	ldr	r3, [r4, #8]
 8012d1c:	42b3      	cmp	r3, r6
 8012d1e:	dc19      	bgt.n	8012d54 <__multadd+0x78>
 8012d20:	6861      	ldr	r1, [r4, #4]
 8012d22:	4638      	mov	r0, r7
 8012d24:	3101      	adds	r1, #1
 8012d26:	f7ff ff77 	bl	8012c18 <_Balloc>
 8012d2a:	4605      	mov	r5, r0
 8012d2c:	b928      	cbnz	r0, 8012d3a <__multadd+0x5e>
 8012d2e:	4602      	mov	r2, r0
 8012d30:	4b0d      	ldr	r3, [pc, #52]	; (8012d68 <__multadd+0x8c>)
 8012d32:	480e      	ldr	r0, [pc, #56]	; (8012d6c <__multadd+0x90>)
 8012d34:	21b5      	movs	r1, #181	; 0xb5
 8012d36:	f000 fd67 	bl	8013808 <__assert_func>
 8012d3a:	6922      	ldr	r2, [r4, #16]
 8012d3c:	3202      	adds	r2, #2
 8012d3e:	f104 010c 	add.w	r1, r4, #12
 8012d42:	0092      	lsls	r2, r2, #2
 8012d44:	300c      	adds	r0, #12
 8012d46:	f7ff ff59 	bl	8012bfc <memcpy>
 8012d4a:	4621      	mov	r1, r4
 8012d4c:	4638      	mov	r0, r7
 8012d4e:	f7ff ffa3 	bl	8012c98 <_Bfree>
 8012d52:	462c      	mov	r4, r5
 8012d54:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8012d58:	3601      	adds	r6, #1
 8012d5a:	f8c3 8014 	str.w	r8, [r3, #20]
 8012d5e:	6126      	str	r6, [r4, #16]
 8012d60:	4620      	mov	r0, r4
 8012d62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d66:	bf00      	nop
 8012d68:	080144ff 	.word	0x080144ff
 8012d6c:	08014570 	.word	0x08014570

08012d70 <__hi0bits>:
 8012d70:	0c03      	lsrs	r3, r0, #16
 8012d72:	041b      	lsls	r3, r3, #16
 8012d74:	b9d3      	cbnz	r3, 8012dac <__hi0bits+0x3c>
 8012d76:	0400      	lsls	r0, r0, #16
 8012d78:	2310      	movs	r3, #16
 8012d7a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8012d7e:	bf04      	itt	eq
 8012d80:	0200      	lsleq	r0, r0, #8
 8012d82:	3308      	addeq	r3, #8
 8012d84:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8012d88:	bf04      	itt	eq
 8012d8a:	0100      	lsleq	r0, r0, #4
 8012d8c:	3304      	addeq	r3, #4
 8012d8e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8012d92:	bf04      	itt	eq
 8012d94:	0080      	lsleq	r0, r0, #2
 8012d96:	3302      	addeq	r3, #2
 8012d98:	2800      	cmp	r0, #0
 8012d9a:	db05      	blt.n	8012da8 <__hi0bits+0x38>
 8012d9c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8012da0:	f103 0301 	add.w	r3, r3, #1
 8012da4:	bf08      	it	eq
 8012da6:	2320      	moveq	r3, #32
 8012da8:	4618      	mov	r0, r3
 8012daa:	4770      	bx	lr
 8012dac:	2300      	movs	r3, #0
 8012dae:	e7e4      	b.n	8012d7a <__hi0bits+0xa>

08012db0 <__lo0bits>:
 8012db0:	6803      	ldr	r3, [r0, #0]
 8012db2:	f013 0207 	ands.w	r2, r3, #7
 8012db6:	4601      	mov	r1, r0
 8012db8:	d00b      	beq.n	8012dd2 <__lo0bits+0x22>
 8012dba:	07da      	lsls	r2, r3, #31
 8012dbc:	d424      	bmi.n	8012e08 <__lo0bits+0x58>
 8012dbe:	0798      	lsls	r0, r3, #30
 8012dc0:	bf49      	itett	mi
 8012dc2:	085b      	lsrmi	r3, r3, #1
 8012dc4:	089b      	lsrpl	r3, r3, #2
 8012dc6:	2001      	movmi	r0, #1
 8012dc8:	600b      	strmi	r3, [r1, #0]
 8012dca:	bf5c      	itt	pl
 8012dcc:	600b      	strpl	r3, [r1, #0]
 8012dce:	2002      	movpl	r0, #2
 8012dd0:	4770      	bx	lr
 8012dd2:	b298      	uxth	r0, r3
 8012dd4:	b9b0      	cbnz	r0, 8012e04 <__lo0bits+0x54>
 8012dd6:	0c1b      	lsrs	r3, r3, #16
 8012dd8:	2010      	movs	r0, #16
 8012dda:	f013 0fff 	tst.w	r3, #255	; 0xff
 8012dde:	bf04      	itt	eq
 8012de0:	0a1b      	lsreq	r3, r3, #8
 8012de2:	3008      	addeq	r0, #8
 8012de4:	071a      	lsls	r2, r3, #28
 8012de6:	bf04      	itt	eq
 8012de8:	091b      	lsreq	r3, r3, #4
 8012dea:	3004      	addeq	r0, #4
 8012dec:	079a      	lsls	r2, r3, #30
 8012dee:	bf04      	itt	eq
 8012df0:	089b      	lsreq	r3, r3, #2
 8012df2:	3002      	addeq	r0, #2
 8012df4:	07da      	lsls	r2, r3, #31
 8012df6:	d403      	bmi.n	8012e00 <__lo0bits+0x50>
 8012df8:	085b      	lsrs	r3, r3, #1
 8012dfa:	f100 0001 	add.w	r0, r0, #1
 8012dfe:	d005      	beq.n	8012e0c <__lo0bits+0x5c>
 8012e00:	600b      	str	r3, [r1, #0]
 8012e02:	4770      	bx	lr
 8012e04:	4610      	mov	r0, r2
 8012e06:	e7e8      	b.n	8012dda <__lo0bits+0x2a>
 8012e08:	2000      	movs	r0, #0
 8012e0a:	4770      	bx	lr
 8012e0c:	2020      	movs	r0, #32
 8012e0e:	4770      	bx	lr

08012e10 <__i2b>:
 8012e10:	b510      	push	{r4, lr}
 8012e12:	460c      	mov	r4, r1
 8012e14:	2101      	movs	r1, #1
 8012e16:	f7ff feff 	bl	8012c18 <_Balloc>
 8012e1a:	4602      	mov	r2, r0
 8012e1c:	b928      	cbnz	r0, 8012e2a <__i2b+0x1a>
 8012e1e:	4b05      	ldr	r3, [pc, #20]	; (8012e34 <__i2b+0x24>)
 8012e20:	4805      	ldr	r0, [pc, #20]	; (8012e38 <__i2b+0x28>)
 8012e22:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8012e26:	f000 fcef 	bl	8013808 <__assert_func>
 8012e2a:	2301      	movs	r3, #1
 8012e2c:	6144      	str	r4, [r0, #20]
 8012e2e:	6103      	str	r3, [r0, #16]
 8012e30:	bd10      	pop	{r4, pc}
 8012e32:	bf00      	nop
 8012e34:	080144ff 	.word	0x080144ff
 8012e38:	08014570 	.word	0x08014570

08012e3c <__multiply>:
 8012e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012e40:	4614      	mov	r4, r2
 8012e42:	690a      	ldr	r2, [r1, #16]
 8012e44:	6923      	ldr	r3, [r4, #16]
 8012e46:	429a      	cmp	r2, r3
 8012e48:	bfb8      	it	lt
 8012e4a:	460b      	movlt	r3, r1
 8012e4c:	460d      	mov	r5, r1
 8012e4e:	bfbc      	itt	lt
 8012e50:	4625      	movlt	r5, r4
 8012e52:	461c      	movlt	r4, r3
 8012e54:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8012e58:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8012e5c:	68ab      	ldr	r3, [r5, #8]
 8012e5e:	6869      	ldr	r1, [r5, #4]
 8012e60:	eb0a 0709 	add.w	r7, sl, r9
 8012e64:	42bb      	cmp	r3, r7
 8012e66:	b085      	sub	sp, #20
 8012e68:	bfb8      	it	lt
 8012e6a:	3101      	addlt	r1, #1
 8012e6c:	f7ff fed4 	bl	8012c18 <_Balloc>
 8012e70:	b930      	cbnz	r0, 8012e80 <__multiply+0x44>
 8012e72:	4602      	mov	r2, r0
 8012e74:	4b42      	ldr	r3, [pc, #264]	; (8012f80 <__multiply+0x144>)
 8012e76:	4843      	ldr	r0, [pc, #268]	; (8012f84 <__multiply+0x148>)
 8012e78:	f240 115d 	movw	r1, #349	; 0x15d
 8012e7c:	f000 fcc4 	bl	8013808 <__assert_func>
 8012e80:	f100 0614 	add.w	r6, r0, #20
 8012e84:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8012e88:	4633      	mov	r3, r6
 8012e8a:	2200      	movs	r2, #0
 8012e8c:	4543      	cmp	r3, r8
 8012e8e:	d31e      	bcc.n	8012ece <__multiply+0x92>
 8012e90:	f105 0c14 	add.w	ip, r5, #20
 8012e94:	f104 0314 	add.w	r3, r4, #20
 8012e98:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8012e9c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8012ea0:	9202      	str	r2, [sp, #8]
 8012ea2:	ebac 0205 	sub.w	r2, ip, r5
 8012ea6:	3a15      	subs	r2, #21
 8012ea8:	f022 0203 	bic.w	r2, r2, #3
 8012eac:	3204      	adds	r2, #4
 8012eae:	f105 0115 	add.w	r1, r5, #21
 8012eb2:	458c      	cmp	ip, r1
 8012eb4:	bf38      	it	cc
 8012eb6:	2204      	movcc	r2, #4
 8012eb8:	9201      	str	r2, [sp, #4]
 8012eba:	9a02      	ldr	r2, [sp, #8]
 8012ebc:	9303      	str	r3, [sp, #12]
 8012ebe:	429a      	cmp	r2, r3
 8012ec0:	d808      	bhi.n	8012ed4 <__multiply+0x98>
 8012ec2:	2f00      	cmp	r7, #0
 8012ec4:	dc55      	bgt.n	8012f72 <__multiply+0x136>
 8012ec6:	6107      	str	r7, [r0, #16]
 8012ec8:	b005      	add	sp, #20
 8012eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ece:	f843 2b04 	str.w	r2, [r3], #4
 8012ed2:	e7db      	b.n	8012e8c <__multiply+0x50>
 8012ed4:	f8b3 a000 	ldrh.w	sl, [r3]
 8012ed8:	f1ba 0f00 	cmp.w	sl, #0
 8012edc:	d020      	beq.n	8012f20 <__multiply+0xe4>
 8012ede:	f105 0e14 	add.w	lr, r5, #20
 8012ee2:	46b1      	mov	r9, r6
 8012ee4:	2200      	movs	r2, #0
 8012ee6:	f85e 4b04 	ldr.w	r4, [lr], #4
 8012eea:	f8d9 b000 	ldr.w	fp, [r9]
 8012eee:	b2a1      	uxth	r1, r4
 8012ef0:	fa1f fb8b 	uxth.w	fp, fp
 8012ef4:	fb0a b101 	mla	r1, sl, r1, fp
 8012ef8:	4411      	add	r1, r2
 8012efa:	f8d9 2000 	ldr.w	r2, [r9]
 8012efe:	0c24      	lsrs	r4, r4, #16
 8012f00:	0c12      	lsrs	r2, r2, #16
 8012f02:	fb0a 2404 	mla	r4, sl, r4, r2
 8012f06:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8012f0a:	b289      	uxth	r1, r1
 8012f0c:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8012f10:	45f4      	cmp	ip, lr
 8012f12:	f849 1b04 	str.w	r1, [r9], #4
 8012f16:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8012f1a:	d8e4      	bhi.n	8012ee6 <__multiply+0xaa>
 8012f1c:	9901      	ldr	r1, [sp, #4]
 8012f1e:	5072      	str	r2, [r6, r1]
 8012f20:	9a03      	ldr	r2, [sp, #12]
 8012f22:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8012f26:	3304      	adds	r3, #4
 8012f28:	f1b9 0f00 	cmp.w	r9, #0
 8012f2c:	d01f      	beq.n	8012f6e <__multiply+0x132>
 8012f2e:	6834      	ldr	r4, [r6, #0]
 8012f30:	f105 0114 	add.w	r1, r5, #20
 8012f34:	46b6      	mov	lr, r6
 8012f36:	f04f 0a00 	mov.w	sl, #0
 8012f3a:	880a      	ldrh	r2, [r1, #0]
 8012f3c:	f8be b002 	ldrh.w	fp, [lr, #2]
 8012f40:	fb09 b202 	mla	r2, r9, r2, fp
 8012f44:	4492      	add	sl, r2
 8012f46:	b2a4      	uxth	r4, r4
 8012f48:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8012f4c:	f84e 4b04 	str.w	r4, [lr], #4
 8012f50:	f851 4b04 	ldr.w	r4, [r1], #4
 8012f54:	f8be 2000 	ldrh.w	r2, [lr]
 8012f58:	0c24      	lsrs	r4, r4, #16
 8012f5a:	fb09 2404 	mla	r4, r9, r4, r2
 8012f5e:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8012f62:	458c      	cmp	ip, r1
 8012f64:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8012f68:	d8e7      	bhi.n	8012f3a <__multiply+0xfe>
 8012f6a:	9a01      	ldr	r2, [sp, #4]
 8012f6c:	50b4      	str	r4, [r6, r2]
 8012f6e:	3604      	adds	r6, #4
 8012f70:	e7a3      	b.n	8012eba <__multiply+0x7e>
 8012f72:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012f76:	2b00      	cmp	r3, #0
 8012f78:	d1a5      	bne.n	8012ec6 <__multiply+0x8a>
 8012f7a:	3f01      	subs	r7, #1
 8012f7c:	e7a1      	b.n	8012ec2 <__multiply+0x86>
 8012f7e:	bf00      	nop
 8012f80:	080144ff 	.word	0x080144ff
 8012f84:	08014570 	.word	0x08014570

08012f88 <__pow5mult>:
 8012f88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012f8c:	4615      	mov	r5, r2
 8012f8e:	f012 0203 	ands.w	r2, r2, #3
 8012f92:	4606      	mov	r6, r0
 8012f94:	460f      	mov	r7, r1
 8012f96:	d007      	beq.n	8012fa8 <__pow5mult+0x20>
 8012f98:	4c25      	ldr	r4, [pc, #148]	; (8013030 <__pow5mult+0xa8>)
 8012f9a:	3a01      	subs	r2, #1
 8012f9c:	2300      	movs	r3, #0
 8012f9e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8012fa2:	f7ff fe9b 	bl	8012cdc <__multadd>
 8012fa6:	4607      	mov	r7, r0
 8012fa8:	10ad      	asrs	r5, r5, #2
 8012faa:	d03d      	beq.n	8013028 <__pow5mult+0xa0>
 8012fac:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8012fae:	b97c      	cbnz	r4, 8012fd0 <__pow5mult+0x48>
 8012fb0:	2010      	movs	r0, #16
 8012fb2:	f7ff fe1b 	bl	8012bec <malloc>
 8012fb6:	4602      	mov	r2, r0
 8012fb8:	6270      	str	r0, [r6, #36]	; 0x24
 8012fba:	b928      	cbnz	r0, 8012fc8 <__pow5mult+0x40>
 8012fbc:	4b1d      	ldr	r3, [pc, #116]	; (8013034 <__pow5mult+0xac>)
 8012fbe:	481e      	ldr	r0, [pc, #120]	; (8013038 <__pow5mult+0xb0>)
 8012fc0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012fc4:	f000 fc20 	bl	8013808 <__assert_func>
 8012fc8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012fcc:	6004      	str	r4, [r0, #0]
 8012fce:	60c4      	str	r4, [r0, #12]
 8012fd0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012fd4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012fd8:	b94c      	cbnz	r4, 8012fee <__pow5mult+0x66>
 8012fda:	f240 2171 	movw	r1, #625	; 0x271
 8012fde:	4630      	mov	r0, r6
 8012fe0:	f7ff ff16 	bl	8012e10 <__i2b>
 8012fe4:	2300      	movs	r3, #0
 8012fe6:	f8c8 0008 	str.w	r0, [r8, #8]
 8012fea:	4604      	mov	r4, r0
 8012fec:	6003      	str	r3, [r0, #0]
 8012fee:	f04f 0900 	mov.w	r9, #0
 8012ff2:	07eb      	lsls	r3, r5, #31
 8012ff4:	d50a      	bpl.n	801300c <__pow5mult+0x84>
 8012ff6:	4639      	mov	r1, r7
 8012ff8:	4622      	mov	r2, r4
 8012ffa:	4630      	mov	r0, r6
 8012ffc:	f7ff ff1e 	bl	8012e3c <__multiply>
 8013000:	4639      	mov	r1, r7
 8013002:	4680      	mov	r8, r0
 8013004:	4630      	mov	r0, r6
 8013006:	f7ff fe47 	bl	8012c98 <_Bfree>
 801300a:	4647      	mov	r7, r8
 801300c:	106d      	asrs	r5, r5, #1
 801300e:	d00b      	beq.n	8013028 <__pow5mult+0xa0>
 8013010:	6820      	ldr	r0, [r4, #0]
 8013012:	b938      	cbnz	r0, 8013024 <__pow5mult+0x9c>
 8013014:	4622      	mov	r2, r4
 8013016:	4621      	mov	r1, r4
 8013018:	4630      	mov	r0, r6
 801301a:	f7ff ff0f 	bl	8012e3c <__multiply>
 801301e:	6020      	str	r0, [r4, #0]
 8013020:	f8c0 9000 	str.w	r9, [r0]
 8013024:	4604      	mov	r4, r0
 8013026:	e7e4      	b.n	8012ff2 <__pow5mult+0x6a>
 8013028:	4638      	mov	r0, r7
 801302a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801302e:	bf00      	nop
 8013030:	080146c0 	.word	0x080146c0
 8013034:	08014489 	.word	0x08014489
 8013038:	08014570 	.word	0x08014570

0801303c <__lshift>:
 801303c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013040:	460c      	mov	r4, r1
 8013042:	6849      	ldr	r1, [r1, #4]
 8013044:	6923      	ldr	r3, [r4, #16]
 8013046:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801304a:	68a3      	ldr	r3, [r4, #8]
 801304c:	4607      	mov	r7, r0
 801304e:	4691      	mov	r9, r2
 8013050:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013054:	f108 0601 	add.w	r6, r8, #1
 8013058:	42b3      	cmp	r3, r6
 801305a:	db0b      	blt.n	8013074 <__lshift+0x38>
 801305c:	4638      	mov	r0, r7
 801305e:	f7ff fddb 	bl	8012c18 <_Balloc>
 8013062:	4605      	mov	r5, r0
 8013064:	b948      	cbnz	r0, 801307a <__lshift+0x3e>
 8013066:	4602      	mov	r2, r0
 8013068:	4b28      	ldr	r3, [pc, #160]	; (801310c <__lshift+0xd0>)
 801306a:	4829      	ldr	r0, [pc, #164]	; (8013110 <__lshift+0xd4>)
 801306c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8013070:	f000 fbca 	bl	8013808 <__assert_func>
 8013074:	3101      	adds	r1, #1
 8013076:	005b      	lsls	r3, r3, #1
 8013078:	e7ee      	b.n	8013058 <__lshift+0x1c>
 801307a:	2300      	movs	r3, #0
 801307c:	f100 0114 	add.w	r1, r0, #20
 8013080:	f100 0210 	add.w	r2, r0, #16
 8013084:	4618      	mov	r0, r3
 8013086:	4553      	cmp	r3, sl
 8013088:	db33      	blt.n	80130f2 <__lshift+0xb6>
 801308a:	6920      	ldr	r0, [r4, #16]
 801308c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013090:	f104 0314 	add.w	r3, r4, #20
 8013094:	f019 091f 	ands.w	r9, r9, #31
 8013098:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801309c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80130a0:	d02b      	beq.n	80130fa <__lshift+0xbe>
 80130a2:	f1c9 0e20 	rsb	lr, r9, #32
 80130a6:	468a      	mov	sl, r1
 80130a8:	2200      	movs	r2, #0
 80130aa:	6818      	ldr	r0, [r3, #0]
 80130ac:	fa00 f009 	lsl.w	r0, r0, r9
 80130b0:	4302      	orrs	r2, r0
 80130b2:	f84a 2b04 	str.w	r2, [sl], #4
 80130b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80130ba:	459c      	cmp	ip, r3
 80130bc:	fa22 f20e 	lsr.w	r2, r2, lr
 80130c0:	d8f3      	bhi.n	80130aa <__lshift+0x6e>
 80130c2:	ebac 0304 	sub.w	r3, ip, r4
 80130c6:	3b15      	subs	r3, #21
 80130c8:	f023 0303 	bic.w	r3, r3, #3
 80130cc:	3304      	adds	r3, #4
 80130ce:	f104 0015 	add.w	r0, r4, #21
 80130d2:	4584      	cmp	ip, r0
 80130d4:	bf38      	it	cc
 80130d6:	2304      	movcc	r3, #4
 80130d8:	50ca      	str	r2, [r1, r3]
 80130da:	b10a      	cbz	r2, 80130e0 <__lshift+0xa4>
 80130dc:	f108 0602 	add.w	r6, r8, #2
 80130e0:	3e01      	subs	r6, #1
 80130e2:	4638      	mov	r0, r7
 80130e4:	612e      	str	r6, [r5, #16]
 80130e6:	4621      	mov	r1, r4
 80130e8:	f7ff fdd6 	bl	8012c98 <_Bfree>
 80130ec:	4628      	mov	r0, r5
 80130ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80130f2:	f842 0f04 	str.w	r0, [r2, #4]!
 80130f6:	3301      	adds	r3, #1
 80130f8:	e7c5      	b.n	8013086 <__lshift+0x4a>
 80130fa:	3904      	subs	r1, #4
 80130fc:	f853 2b04 	ldr.w	r2, [r3], #4
 8013100:	f841 2f04 	str.w	r2, [r1, #4]!
 8013104:	459c      	cmp	ip, r3
 8013106:	d8f9      	bhi.n	80130fc <__lshift+0xc0>
 8013108:	e7ea      	b.n	80130e0 <__lshift+0xa4>
 801310a:	bf00      	nop
 801310c:	080144ff 	.word	0x080144ff
 8013110:	08014570 	.word	0x08014570

08013114 <__mcmp>:
 8013114:	b530      	push	{r4, r5, lr}
 8013116:	6902      	ldr	r2, [r0, #16]
 8013118:	690c      	ldr	r4, [r1, #16]
 801311a:	1b12      	subs	r2, r2, r4
 801311c:	d10e      	bne.n	801313c <__mcmp+0x28>
 801311e:	f100 0314 	add.w	r3, r0, #20
 8013122:	3114      	adds	r1, #20
 8013124:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8013128:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 801312c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8013130:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8013134:	42a5      	cmp	r5, r4
 8013136:	d003      	beq.n	8013140 <__mcmp+0x2c>
 8013138:	d305      	bcc.n	8013146 <__mcmp+0x32>
 801313a:	2201      	movs	r2, #1
 801313c:	4610      	mov	r0, r2
 801313e:	bd30      	pop	{r4, r5, pc}
 8013140:	4283      	cmp	r3, r0
 8013142:	d3f3      	bcc.n	801312c <__mcmp+0x18>
 8013144:	e7fa      	b.n	801313c <__mcmp+0x28>
 8013146:	f04f 32ff 	mov.w	r2, #4294967295
 801314a:	e7f7      	b.n	801313c <__mcmp+0x28>

0801314c <__mdiff>:
 801314c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013150:	460c      	mov	r4, r1
 8013152:	4606      	mov	r6, r0
 8013154:	4611      	mov	r1, r2
 8013156:	4620      	mov	r0, r4
 8013158:	4617      	mov	r7, r2
 801315a:	f7ff ffdb 	bl	8013114 <__mcmp>
 801315e:	1e05      	subs	r5, r0, #0
 8013160:	d110      	bne.n	8013184 <__mdiff+0x38>
 8013162:	4629      	mov	r1, r5
 8013164:	4630      	mov	r0, r6
 8013166:	f7ff fd57 	bl	8012c18 <_Balloc>
 801316a:	b930      	cbnz	r0, 801317a <__mdiff+0x2e>
 801316c:	4b39      	ldr	r3, [pc, #228]	; (8013254 <__mdiff+0x108>)
 801316e:	4602      	mov	r2, r0
 8013170:	f240 2132 	movw	r1, #562	; 0x232
 8013174:	4838      	ldr	r0, [pc, #224]	; (8013258 <__mdiff+0x10c>)
 8013176:	f000 fb47 	bl	8013808 <__assert_func>
 801317a:	2301      	movs	r3, #1
 801317c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013180:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013184:	bfa4      	itt	ge
 8013186:	463b      	movge	r3, r7
 8013188:	4627      	movge	r7, r4
 801318a:	4630      	mov	r0, r6
 801318c:	6879      	ldr	r1, [r7, #4]
 801318e:	bfa6      	itte	ge
 8013190:	461c      	movge	r4, r3
 8013192:	2500      	movge	r5, #0
 8013194:	2501      	movlt	r5, #1
 8013196:	f7ff fd3f 	bl	8012c18 <_Balloc>
 801319a:	b920      	cbnz	r0, 80131a6 <__mdiff+0x5a>
 801319c:	4b2d      	ldr	r3, [pc, #180]	; (8013254 <__mdiff+0x108>)
 801319e:	4602      	mov	r2, r0
 80131a0:	f44f 7110 	mov.w	r1, #576	; 0x240
 80131a4:	e7e6      	b.n	8013174 <__mdiff+0x28>
 80131a6:	693e      	ldr	r6, [r7, #16]
 80131a8:	60c5      	str	r5, [r0, #12]
 80131aa:	6925      	ldr	r5, [r4, #16]
 80131ac:	f107 0114 	add.w	r1, r7, #20
 80131b0:	f104 0914 	add.w	r9, r4, #20
 80131b4:	f100 0e14 	add.w	lr, r0, #20
 80131b8:	f107 0210 	add.w	r2, r7, #16
 80131bc:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80131c0:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80131c4:	46f2      	mov	sl, lr
 80131c6:	2700      	movs	r7, #0
 80131c8:	f859 3b04 	ldr.w	r3, [r9], #4
 80131cc:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80131d0:	fa1f f883 	uxth.w	r8, r3
 80131d4:	fa17 f78b 	uxtah	r7, r7, fp
 80131d8:	0c1b      	lsrs	r3, r3, #16
 80131da:	eba7 0808 	sub.w	r8, r7, r8
 80131de:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80131e2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80131e6:	fa1f f888 	uxth.w	r8, r8
 80131ea:	141f      	asrs	r7, r3, #16
 80131ec:	454d      	cmp	r5, r9
 80131ee:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80131f2:	f84a 3b04 	str.w	r3, [sl], #4
 80131f6:	d8e7      	bhi.n	80131c8 <__mdiff+0x7c>
 80131f8:	1b2b      	subs	r3, r5, r4
 80131fa:	3b15      	subs	r3, #21
 80131fc:	f023 0303 	bic.w	r3, r3, #3
 8013200:	3304      	adds	r3, #4
 8013202:	3415      	adds	r4, #21
 8013204:	42a5      	cmp	r5, r4
 8013206:	bf38      	it	cc
 8013208:	2304      	movcc	r3, #4
 801320a:	4419      	add	r1, r3
 801320c:	4473      	add	r3, lr
 801320e:	469e      	mov	lr, r3
 8013210:	460d      	mov	r5, r1
 8013212:	4565      	cmp	r5, ip
 8013214:	d30e      	bcc.n	8013234 <__mdiff+0xe8>
 8013216:	f10c 0203 	add.w	r2, ip, #3
 801321a:	1a52      	subs	r2, r2, r1
 801321c:	f022 0203 	bic.w	r2, r2, #3
 8013220:	3903      	subs	r1, #3
 8013222:	458c      	cmp	ip, r1
 8013224:	bf38      	it	cc
 8013226:	2200      	movcc	r2, #0
 8013228:	441a      	add	r2, r3
 801322a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801322e:	b17b      	cbz	r3, 8013250 <__mdiff+0x104>
 8013230:	6106      	str	r6, [r0, #16]
 8013232:	e7a5      	b.n	8013180 <__mdiff+0x34>
 8013234:	f855 8b04 	ldr.w	r8, [r5], #4
 8013238:	fa17 f488 	uxtah	r4, r7, r8
 801323c:	1422      	asrs	r2, r4, #16
 801323e:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8013242:	b2a4      	uxth	r4, r4
 8013244:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8013248:	f84e 4b04 	str.w	r4, [lr], #4
 801324c:	1417      	asrs	r7, r2, #16
 801324e:	e7e0      	b.n	8013212 <__mdiff+0xc6>
 8013250:	3e01      	subs	r6, #1
 8013252:	e7ea      	b.n	801322a <__mdiff+0xde>
 8013254:	080144ff 	.word	0x080144ff
 8013258:	08014570 	.word	0x08014570

0801325c <__d2b>:
 801325c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013260:	4689      	mov	r9, r1
 8013262:	2101      	movs	r1, #1
 8013264:	ec57 6b10 	vmov	r6, r7, d0
 8013268:	4690      	mov	r8, r2
 801326a:	f7ff fcd5 	bl	8012c18 <_Balloc>
 801326e:	4604      	mov	r4, r0
 8013270:	b930      	cbnz	r0, 8013280 <__d2b+0x24>
 8013272:	4602      	mov	r2, r0
 8013274:	4b25      	ldr	r3, [pc, #148]	; (801330c <__d2b+0xb0>)
 8013276:	4826      	ldr	r0, [pc, #152]	; (8013310 <__d2b+0xb4>)
 8013278:	f240 310a 	movw	r1, #778	; 0x30a
 801327c:	f000 fac4 	bl	8013808 <__assert_func>
 8013280:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8013284:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013288:	bb35      	cbnz	r5, 80132d8 <__d2b+0x7c>
 801328a:	2e00      	cmp	r6, #0
 801328c:	9301      	str	r3, [sp, #4]
 801328e:	d028      	beq.n	80132e2 <__d2b+0x86>
 8013290:	4668      	mov	r0, sp
 8013292:	9600      	str	r6, [sp, #0]
 8013294:	f7ff fd8c 	bl	8012db0 <__lo0bits>
 8013298:	9900      	ldr	r1, [sp, #0]
 801329a:	b300      	cbz	r0, 80132de <__d2b+0x82>
 801329c:	9a01      	ldr	r2, [sp, #4]
 801329e:	f1c0 0320 	rsb	r3, r0, #32
 80132a2:	fa02 f303 	lsl.w	r3, r2, r3
 80132a6:	430b      	orrs	r3, r1
 80132a8:	40c2      	lsrs	r2, r0
 80132aa:	6163      	str	r3, [r4, #20]
 80132ac:	9201      	str	r2, [sp, #4]
 80132ae:	9b01      	ldr	r3, [sp, #4]
 80132b0:	61a3      	str	r3, [r4, #24]
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	bf14      	ite	ne
 80132b6:	2202      	movne	r2, #2
 80132b8:	2201      	moveq	r2, #1
 80132ba:	6122      	str	r2, [r4, #16]
 80132bc:	b1d5      	cbz	r5, 80132f4 <__d2b+0x98>
 80132be:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80132c2:	4405      	add	r5, r0
 80132c4:	f8c9 5000 	str.w	r5, [r9]
 80132c8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80132cc:	f8c8 0000 	str.w	r0, [r8]
 80132d0:	4620      	mov	r0, r4
 80132d2:	b003      	add	sp, #12
 80132d4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80132d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80132dc:	e7d5      	b.n	801328a <__d2b+0x2e>
 80132de:	6161      	str	r1, [r4, #20]
 80132e0:	e7e5      	b.n	80132ae <__d2b+0x52>
 80132e2:	a801      	add	r0, sp, #4
 80132e4:	f7ff fd64 	bl	8012db0 <__lo0bits>
 80132e8:	9b01      	ldr	r3, [sp, #4]
 80132ea:	6163      	str	r3, [r4, #20]
 80132ec:	2201      	movs	r2, #1
 80132ee:	6122      	str	r2, [r4, #16]
 80132f0:	3020      	adds	r0, #32
 80132f2:	e7e3      	b.n	80132bc <__d2b+0x60>
 80132f4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80132f8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80132fc:	f8c9 0000 	str.w	r0, [r9]
 8013300:	6918      	ldr	r0, [r3, #16]
 8013302:	f7ff fd35 	bl	8012d70 <__hi0bits>
 8013306:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801330a:	e7df      	b.n	80132cc <__d2b+0x70>
 801330c:	080144ff 	.word	0x080144ff
 8013310:	08014570 	.word	0x08014570

08013314 <_calloc_r>:
 8013314:	b513      	push	{r0, r1, r4, lr}
 8013316:	434a      	muls	r2, r1
 8013318:	4611      	mov	r1, r2
 801331a:	9201      	str	r2, [sp, #4]
 801331c:	f000 f85a 	bl	80133d4 <_malloc_r>
 8013320:	4604      	mov	r4, r0
 8013322:	b118      	cbz	r0, 801332c <_calloc_r+0x18>
 8013324:	9a01      	ldr	r2, [sp, #4]
 8013326:	2100      	movs	r1, #0
 8013328:	f7fd fe96 	bl	8011058 <memset>
 801332c:	4620      	mov	r0, r4
 801332e:	b002      	add	sp, #8
 8013330:	bd10      	pop	{r4, pc}
	...

08013334 <_free_r>:
 8013334:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8013336:	2900      	cmp	r1, #0
 8013338:	d048      	beq.n	80133cc <_free_r+0x98>
 801333a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801333e:	9001      	str	r0, [sp, #4]
 8013340:	2b00      	cmp	r3, #0
 8013342:	f1a1 0404 	sub.w	r4, r1, #4
 8013346:	bfb8      	it	lt
 8013348:	18e4      	addlt	r4, r4, r3
 801334a:	f000 fae3 	bl	8013914 <__malloc_lock>
 801334e:	4a20      	ldr	r2, [pc, #128]	; (80133d0 <_free_r+0x9c>)
 8013350:	9801      	ldr	r0, [sp, #4]
 8013352:	6813      	ldr	r3, [r2, #0]
 8013354:	4615      	mov	r5, r2
 8013356:	b933      	cbnz	r3, 8013366 <_free_r+0x32>
 8013358:	6063      	str	r3, [r4, #4]
 801335a:	6014      	str	r4, [r2, #0]
 801335c:	b003      	add	sp, #12
 801335e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8013362:	f000 badd 	b.w	8013920 <__malloc_unlock>
 8013366:	42a3      	cmp	r3, r4
 8013368:	d90b      	bls.n	8013382 <_free_r+0x4e>
 801336a:	6821      	ldr	r1, [r4, #0]
 801336c:	1862      	adds	r2, r4, r1
 801336e:	4293      	cmp	r3, r2
 8013370:	bf04      	itt	eq
 8013372:	681a      	ldreq	r2, [r3, #0]
 8013374:	685b      	ldreq	r3, [r3, #4]
 8013376:	6063      	str	r3, [r4, #4]
 8013378:	bf04      	itt	eq
 801337a:	1852      	addeq	r2, r2, r1
 801337c:	6022      	streq	r2, [r4, #0]
 801337e:	602c      	str	r4, [r5, #0]
 8013380:	e7ec      	b.n	801335c <_free_r+0x28>
 8013382:	461a      	mov	r2, r3
 8013384:	685b      	ldr	r3, [r3, #4]
 8013386:	b10b      	cbz	r3, 801338c <_free_r+0x58>
 8013388:	42a3      	cmp	r3, r4
 801338a:	d9fa      	bls.n	8013382 <_free_r+0x4e>
 801338c:	6811      	ldr	r1, [r2, #0]
 801338e:	1855      	adds	r5, r2, r1
 8013390:	42a5      	cmp	r5, r4
 8013392:	d10b      	bne.n	80133ac <_free_r+0x78>
 8013394:	6824      	ldr	r4, [r4, #0]
 8013396:	4421      	add	r1, r4
 8013398:	1854      	adds	r4, r2, r1
 801339a:	42a3      	cmp	r3, r4
 801339c:	6011      	str	r1, [r2, #0]
 801339e:	d1dd      	bne.n	801335c <_free_r+0x28>
 80133a0:	681c      	ldr	r4, [r3, #0]
 80133a2:	685b      	ldr	r3, [r3, #4]
 80133a4:	6053      	str	r3, [r2, #4]
 80133a6:	4421      	add	r1, r4
 80133a8:	6011      	str	r1, [r2, #0]
 80133aa:	e7d7      	b.n	801335c <_free_r+0x28>
 80133ac:	d902      	bls.n	80133b4 <_free_r+0x80>
 80133ae:	230c      	movs	r3, #12
 80133b0:	6003      	str	r3, [r0, #0]
 80133b2:	e7d3      	b.n	801335c <_free_r+0x28>
 80133b4:	6825      	ldr	r5, [r4, #0]
 80133b6:	1961      	adds	r1, r4, r5
 80133b8:	428b      	cmp	r3, r1
 80133ba:	bf04      	itt	eq
 80133bc:	6819      	ldreq	r1, [r3, #0]
 80133be:	685b      	ldreq	r3, [r3, #4]
 80133c0:	6063      	str	r3, [r4, #4]
 80133c2:	bf04      	itt	eq
 80133c4:	1949      	addeq	r1, r1, r5
 80133c6:	6021      	streq	r1, [r4, #0]
 80133c8:	6054      	str	r4, [r2, #4]
 80133ca:	e7c7      	b.n	801335c <_free_r+0x28>
 80133cc:	b003      	add	sp, #12
 80133ce:	bd30      	pop	{r4, r5, pc}
 80133d0:	2400024c 	.word	0x2400024c

080133d4 <_malloc_r>:
 80133d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80133d6:	1ccd      	adds	r5, r1, #3
 80133d8:	f025 0503 	bic.w	r5, r5, #3
 80133dc:	3508      	adds	r5, #8
 80133de:	2d0c      	cmp	r5, #12
 80133e0:	bf38      	it	cc
 80133e2:	250c      	movcc	r5, #12
 80133e4:	2d00      	cmp	r5, #0
 80133e6:	4606      	mov	r6, r0
 80133e8:	db01      	blt.n	80133ee <_malloc_r+0x1a>
 80133ea:	42a9      	cmp	r1, r5
 80133ec:	d903      	bls.n	80133f6 <_malloc_r+0x22>
 80133ee:	230c      	movs	r3, #12
 80133f0:	6033      	str	r3, [r6, #0]
 80133f2:	2000      	movs	r0, #0
 80133f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80133f6:	f000 fa8d 	bl	8013914 <__malloc_lock>
 80133fa:	4921      	ldr	r1, [pc, #132]	; (8013480 <_malloc_r+0xac>)
 80133fc:	680a      	ldr	r2, [r1, #0]
 80133fe:	4614      	mov	r4, r2
 8013400:	b99c      	cbnz	r4, 801342a <_malloc_r+0x56>
 8013402:	4f20      	ldr	r7, [pc, #128]	; (8013484 <_malloc_r+0xb0>)
 8013404:	683b      	ldr	r3, [r7, #0]
 8013406:	b923      	cbnz	r3, 8013412 <_malloc_r+0x3e>
 8013408:	4621      	mov	r1, r4
 801340a:	4630      	mov	r0, r6
 801340c:	f000 f996 	bl	801373c <_sbrk_r>
 8013410:	6038      	str	r0, [r7, #0]
 8013412:	4629      	mov	r1, r5
 8013414:	4630      	mov	r0, r6
 8013416:	f000 f991 	bl	801373c <_sbrk_r>
 801341a:	1c43      	adds	r3, r0, #1
 801341c:	d123      	bne.n	8013466 <_malloc_r+0x92>
 801341e:	230c      	movs	r3, #12
 8013420:	6033      	str	r3, [r6, #0]
 8013422:	4630      	mov	r0, r6
 8013424:	f000 fa7c 	bl	8013920 <__malloc_unlock>
 8013428:	e7e3      	b.n	80133f2 <_malloc_r+0x1e>
 801342a:	6823      	ldr	r3, [r4, #0]
 801342c:	1b5b      	subs	r3, r3, r5
 801342e:	d417      	bmi.n	8013460 <_malloc_r+0x8c>
 8013430:	2b0b      	cmp	r3, #11
 8013432:	d903      	bls.n	801343c <_malloc_r+0x68>
 8013434:	6023      	str	r3, [r4, #0]
 8013436:	441c      	add	r4, r3
 8013438:	6025      	str	r5, [r4, #0]
 801343a:	e004      	b.n	8013446 <_malloc_r+0x72>
 801343c:	6863      	ldr	r3, [r4, #4]
 801343e:	42a2      	cmp	r2, r4
 8013440:	bf0c      	ite	eq
 8013442:	600b      	streq	r3, [r1, #0]
 8013444:	6053      	strne	r3, [r2, #4]
 8013446:	4630      	mov	r0, r6
 8013448:	f000 fa6a 	bl	8013920 <__malloc_unlock>
 801344c:	f104 000b 	add.w	r0, r4, #11
 8013450:	1d23      	adds	r3, r4, #4
 8013452:	f020 0007 	bic.w	r0, r0, #7
 8013456:	1ac2      	subs	r2, r0, r3
 8013458:	d0cc      	beq.n	80133f4 <_malloc_r+0x20>
 801345a:	1a1b      	subs	r3, r3, r0
 801345c:	50a3      	str	r3, [r4, r2]
 801345e:	e7c9      	b.n	80133f4 <_malloc_r+0x20>
 8013460:	4622      	mov	r2, r4
 8013462:	6864      	ldr	r4, [r4, #4]
 8013464:	e7cc      	b.n	8013400 <_malloc_r+0x2c>
 8013466:	1cc4      	adds	r4, r0, #3
 8013468:	f024 0403 	bic.w	r4, r4, #3
 801346c:	42a0      	cmp	r0, r4
 801346e:	d0e3      	beq.n	8013438 <_malloc_r+0x64>
 8013470:	1a21      	subs	r1, r4, r0
 8013472:	4630      	mov	r0, r6
 8013474:	f000 f962 	bl	801373c <_sbrk_r>
 8013478:	3001      	adds	r0, #1
 801347a:	d1dd      	bne.n	8013438 <_malloc_r+0x64>
 801347c:	e7cf      	b.n	801341e <_malloc_r+0x4a>
 801347e:	bf00      	nop
 8013480:	2400024c 	.word	0x2400024c
 8013484:	24000250 	.word	0x24000250

08013488 <__sfputc_r>:
 8013488:	6893      	ldr	r3, [r2, #8]
 801348a:	3b01      	subs	r3, #1
 801348c:	2b00      	cmp	r3, #0
 801348e:	b410      	push	{r4}
 8013490:	6093      	str	r3, [r2, #8]
 8013492:	da08      	bge.n	80134a6 <__sfputc_r+0x1e>
 8013494:	6994      	ldr	r4, [r2, #24]
 8013496:	42a3      	cmp	r3, r4
 8013498:	db01      	blt.n	801349e <__sfputc_r+0x16>
 801349a:	290a      	cmp	r1, #10
 801349c:	d103      	bne.n	80134a6 <__sfputc_r+0x1e>
 801349e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80134a2:	f7fe bab1 	b.w	8011a08 <__swbuf_r>
 80134a6:	6813      	ldr	r3, [r2, #0]
 80134a8:	1c58      	adds	r0, r3, #1
 80134aa:	6010      	str	r0, [r2, #0]
 80134ac:	7019      	strb	r1, [r3, #0]
 80134ae:	4608      	mov	r0, r1
 80134b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80134b4:	4770      	bx	lr

080134b6 <__sfputs_r>:
 80134b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134b8:	4606      	mov	r6, r0
 80134ba:	460f      	mov	r7, r1
 80134bc:	4614      	mov	r4, r2
 80134be:	18d5      	adds	r5, r2, r3
 80134c0:	42ac      	cmp	r4, r5
 80134c2:	d101      	bne.n	80134c8 <__sfputs_r+0x12>
 80134c4:	2000      	movs	r0, #0
 80134c6:	e007      	b.n	80134d8 <__sfputs_r+0x22>
 80134c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80134cc:	463a      	mov	r2, r7
 80134ce:	4630      	mov	r0, r6
 80134d0:	f7ff ffda 	bl	8013488 <__sfputc_r>
 80134d4:	1c43      	adds	r3, r0, #1
 80134d6:	d1f3      	bne.n	80134c0 <__sfputs_r+0xa>
 80134d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080134dc <_vfiprintf_r>:
 80134dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134e0:	460d      	mov	r5, r1
 80134e2:	b09d      	sub	sp, #116	; 0x74
 80134e4:	4614      	mov	r4, r2
 80134e6:	4698      	mov	r8, r3
 80134e8:	4606      	mov	r6, r0
 80134ea:	b118      	cbz	r0, 80134f4 <_vfiprintf_r+0x18>
 80134ec:	6983      	ldr	r3, [r0, #24]
 80134ee:	b90b      	cbnz	r3, 80134f4 <_vfiprintf_r+0x18>
 80134f0:	f7ff fa72 	bl	80129d8 <__sinit>
 80134f4:	4b89      	ldr	r3, [pc, #548]	; (801371c <_vfiprintf_r+0x240>)
 80134f6:	429d      	cmp	r5, r3
 80134f8:	d11b      	bne.n	8013532 <_vfiprintf_r+0x56>
 80134fa:	6875      	ldr	r5, [r6, #4]
 80134fc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80134fe:	07d9      	lsls	r1, r3, #31
 8013500:	d405      	bmi.n	801350e <_vfiprintf_r+0x32>
 8013502:	89ab      	ldrh	r3, [r5, #12]
 8013504:	059a      	lsls	r2, r3, #22
 8013506:	d402      	bmi.n	801350e <_vfiprintf_r+0x32>
 8013508:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801350a:	f7ff fb08 	bl	8012b1e <__retarget_lock_acquire_recursive>
 801350e:	89ab      	ldrh	r3, [r5, #12]
 8013510:	071b      	lsls	r3, r3, #28
 8013512:	d501      	bpl.n	8013518 <_vfiprintf_r+0x3c>
 8013514:	692b      	ldr	r3, [r5, #16]
 8013516:	b9eb      	cbnz	r3, 8013554 <_vfiprintf_r+0x78>
 8013518:	4629      	mov	r1, r5
 801351a:	4630      	mov	r0, r6
 801351c:	f7fe fac6 	bl	8011aac <__swsetup_r>
 8013520:	b1c0      	cbz	r0, 8013554 <_vfiprintf_r+0x78>
 8013522:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013524:	07dc      	lsls	r4, r3, #31
 8013526:	d50e      	bpl.n	8013546 <_vfiprintf_r+0x6a>
 8013528:	f04f 30ff 	mov.w	r0, #4294967295
 801352c:	b01d      	add	sp, #116	; 0x74
 801352e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013532:	4b7b      	ldr	r3, [pc, #492]	; (8013720 <_vfiprintf_r+0x244>)
 8013534:	429d      	cmp	r5, r3
 8013536:	d101      	bne.n	801353c <_vfiprintf_r+0x60>
 8013538:	68b5      	ldr	r5, [r6, #8]
 801353a:	e7df      	b.n	80134fc <_vfiprintf_r+0x20>
 801353c:	4b79      	ldr	r3, [pc, #484]	; (8013724 <_vfiprintf_r+0x248>)
 801353e:	429d      	cmp	r5, r3
 8013540:	bf08      	it	eq
 8013542:	68f5      	ldreq	r5, [r6, #12]
 8013544:	e7da      	b.n	80134fc <_vfiprintf_r+0x20>
 8013546:	89ab      	ldrh	r3, [r5, #12]
 8013548:	0598      	lsls	r0, r3, #22
 801354a:	d4ed      	bmi.n	8013528 <_vfiprintf_r+0x4c>
 801354c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801354e:	f7ff fae7 	bl	8012b20 <__retarget_lock_release_recursive>
 8013552:	e7e9      	b.n	8013528 <_vfiprintf_r+0x4c>
 8013554:	2300      	movs	r3, #0
 8013556:	9309      	str	r3, [sp, #36]	; 0x24
 8013558:	2320      	movs	r3, #32
 801355a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801355e:	f8cd 800c 	str.w	r8, [sp, #12]
 8013562:	2330      	movs	r3, #48	; 0x30
 8013564:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8013728 <_vfiprintf_r+0x24c>
 8013568:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801356c:	f04f 0901 	mov.w	r9, #1
 8013570:	4623      	mov	r3, r4
 8013572:	469a      	mov	sl, r3
 8013574:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013578:	b10a      	cbz	r2, 801357e <_vfiprintf_r+0xa2>
 801357a:	2a25      	cmp	r2, #37	; 0x25
 801357c:	d1f9      	bne.n	8013572 <_vfiprintf_r+0x96>
 801357e:	ebba 0b04 	subs.w	fp, sl, r4
 8013582:	d00b      	beq.n	801359c <_vfiprintf_r+0xc0>
 8013584:	465b      	mov	r3, fp
 8013586:	4622      	mov	r2, r4
 8013588:	4629      	mov	r1, r5
 801358a:	4630      	mov	r0, r6
 801358c:	f7ff ff93 	bl	80134b6 <__sfputs_r>
 8013590:	3001      	adds	r0, #1
 8013592:	f000 80aa 	beq.w	80136ea <_vfiprintf_r+0x20e>
 8013596:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013598:	445a      	add	r2, fp
 801359a:	9209      	str	r2, [sp, #36]	; 0x24
 801359c:	f89a 3000 	ldrb.w	r3, [sl]
 80135a0:	2b00      	cmp	r3, #0
 80135a2:	f000 80a2 	beq.w	80136ea <_vfiprintf_r+0x20e>
 80135a6:	2300      	movs	r3, #0
 80135a8:	f04f 32ff 	mov.w	r2, #4294967295
 80135ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80135b0:	f10a 0a01 	add.w	sl, sl, #1
 80135b4:	9304      	str	r3, [sp, #16]
 80135b6:	9307      	str	r3, [sp, #28]
 80135b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80135bc:	931a      	str	r3, [sp, #104]	; 0x68
 80135be:	4654      	mov	r4, sl
 80135c0:	2205      	movs	r2, #5
 80135c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80135c6:	4858      	ldr	r0, [pc, #352]	; (8013728 <_vfiprintf_r+0x24c>)
 80135c8:	f7ec fe92 	bl	80002f0 <memchr>
 80135cc:	9a04      	ldr	r2, [sp, #16]
 80135ce:	b9d8      	cbnz	r0, 8013608 <_vfiprintf_r+0x12c>
 80135d0:	06d1      	lsls	r1, r2, #27
 80135d2:	bf44      	itt	mi
 80135d4:	2320      	movmi	r3, #32
 80135d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80135da:	0713      	lsls	r3, r2, #28
 80135dc:	bf44      	itt	mi
 80135de:	232b      	movmi	r3, #43	; 0x2b
 80135e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80135e4:	f89a 3000 	ldrb.w	r3, [sl]
 80135e8:	2b2a      	cmp	r3, #42	; 0x2a
 80135ea:	d015      	beq.n	8013618 <_vfiprintf_r+0x13c>
 80135ec:	9a07      	ldr	r2, [sp, #28]
 80135ee:	4654      	mov	r4, sl
 80135f0:	2000      	movs	r0, #0
 80135f2:	f04f 0c0a 	mov.w	ip, #10
 80135f6:	4621      	mov	r1, r4
 80135f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80135fc:	3b30      	subs	r3, #48	; 0x30
 80135fe:	2b09      	cmp	r3, #9
 8013600:	d94e      	bls.n	80136a0 <_vfiprintf_r+0x1c4>
 8013602:	b1b0      	cbz	r0, 8013632 <_vfiprintf_r+0x156>
 8013604:	9207      	str	r2, [sp, #28]
 8013606:	e014      	b.n	8013632 <_vfiprintf_r+0x156>
 8013608:	eba0 0308 	sub.w	r3, r0, r8
 801360c:	fa09 f303 	lsl.w	r3, r9, r3
 8013610:	4313      	orrs	r3, r2
 8013612:	9304      	str	r3, [sp, #16]
 8013614:	46a2      	mov	sl, r4
 8013616:	e7d2      	b.n	80135be <_vfiprintf_r+0xe2>
 8013618:	9b03      	ldr	r3, [sp, #12]
 801361a:	1d19      	adds	r1, r3, #4
 801361c:	681b      	ldr	r3, [r3, #0]
 801361e:	9103      	str	r1, [sp, #12]
 8013620:	2b00      	cmp	r3, #0
 8013622:	bfbb      	ittet	lt
 8013624:	425b      	neglt	r3, r3
 8013626:	f042 0202 	orrlt.w	r2, r2, #2
 801362a:	9307      	strge	r3, [sp, #28]
 801362c:	9307      	strlt	r3, [sp, #28]
 801362e:	bfb8      	it	lt
 8013630:	9204      	strlt	r2, [sp, #16]
 8013632:	7823      	ldrb	r3, [r4, #0]
 8013634:	2b2e      	cmp	r3, #46	; 0x2e
 8013636:	d10c      	bne.n	8013652 <_vfiprintf_r+0x176>
 8013638:	7863      	ldrb	r3, [r4, #1]
 801363a:	2b2a      	cmp	r3, #42	; 0x2a
 801363c:	d135      	bne.n	80136aa <_vfiprintf_r+0x1ce>
 801363e:	9b03      	ldr	r3, [sp, #12]
 8013640:	1d1a      	adds	r2, r3, #4
 8013642:	681b      	ldr	r3, [r3, #0]
 8013644:	9203      	str	r2, [sp, #12]
 8013646:	2b00      	cmp	r3, #0
 8013648:	bfb8      	it	lt
 801364a:	f04f 33ff 	movlt.w	r3, #4294967295
 801364e:	3402      	adds	r4, #2
 8013650:	9305      	str	r3, [sp, #20]
 8013652:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8013738 <_vfiprintf_r+0x25c>
 8013656:	7821      	ldrb	r1, [r4, #0]
 8013658:	2203      	movs	r2, #3
 801365a:	4650      	mov	r0, sl
 801365c:	f7ec fe48 	bl	80002f0 <memchr>
 8013660:	b140      	cbz	r0, 8013674 <_vfiprintf_r+0x198>
 8013662:	2340      	movs	r3, #64	; 0x40
 8013664:	eba0 000a 	sub.w	r0, r0, sl
 8013668:	fa03 f000 	lsl.w	r0, r3, r0
 801366c:	9b04      	ldr	r3, [sp, #16]
 801366e:	4303      	orrs	r3, r0
 8013670:	3401      	adds	r4, #1
 8013672:	9304      	str	r3, [sp, #16]
 8013674:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013678:	482c      	ldr	r0, [pc, #176]	; (801372c <_vfiprintf_r+0x250>)
 801367a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801367e:	2206      	movs	r2, #6
 8013680:	f7ec fe36 	bl	80002f0 <memchr>
 8013684:	2800      	cmp	r0, #0
 8013686:	d03f      	beq.n	8013708 <_vfiprintf_r+0x22c>
 8013688:	4b29      	ldr	r3, [pc, #164]	; (8013730 <_vfiprintf_r+0x254>)
 801368a:	bb1b      	cbnz	r3, 80136d4 <_vfiprintf_r+0x1f8>
 801368c:	9b03      	ldr	r3, [sp, #12]
 801368e:	3307      	adds	r3, #7
 8013690:	f023 0307 	bic.w	r3, r3, #7
 8013694:	3308      	adds	r3, #8
 8013696:	9303      	str	r3, [sp, #12]
 8013698:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801369a:	443b      	add	r3, r7
 801369c:	9309      	str	r3, [sp, #36]	; 0x24
 801369e:	e767      	b.n	8013570 <_vfiprintf_r+0x94>
 80136a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80136a4:	460c      	mov	r4, r1
 80136a6:	2001      	movs	r0, #1
 80136a8:	e7a5      	b.n	80135f6 <_vfiprintf_r+0x11a>
 80136aa:	2300      	movs	r3, #0
 80136ac:	3401      	adds	r4, #1
 80136ae:	9305      	str	r3, [sp, #20]
 80136b0:	4619      	mov	r1, r3
 80136b2:	f04f 0c0a 	mov.w	ip, #10
 80136b6:	4620      	mov	r0, r4
 80136b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80136bc:	3a30      	subs	r2, #48	; 0x30
 80136be:	2a09      	cmp	r2, #9
 80136c0:	d903      	bls.n	80136ca <_vfiprintf_r+0x1ee>
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	d0c5      	beq.n	8013652 <_vfiprintf_r+0x176>
 80136c6:	9105      	str	r1, [sp, #20]
 80136c8:	e7c3      	b.n	8013652 <_vfiprintf_r+0x176>
 80136ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80136ce:	4604      	mov	r4, r0
 80136d0:	2301      	movs	r3, #1
 80136d2:	e7f0      	b.n	80136b6 <_vfiprintf_r+0x1da>
 80136d4:	ab03      	add	r3, sp, #12
 80136d6:	9300      	str	r3, [sp, #0]
 80136d8:	462a      	mov	r2, r5
 80136da:	4b16      	ldr	r3, [pc, #88]	; (8013734 <_vfiprintf_r+0x258>)
 80136dc:	a904      	add	r1, sp, #16
 80136de:	4630      	mov	r0, r6
 80136e0:	f7fd fd52 	bl	8011188 <_printf_float>
 80136e4:	4607      	mov	r7, r0
 80136e6:	1c78      	adds	r0, r7, #1
 80136e8:	d1d6      	bne.n	8013698 <_vfiprintf_r+0x1bc>
 80136ea:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80136ec:	07d9      	lsls	r1, r3, #31
 80136ee:	d405      	bmi.n	80136fc <_vfiprintf_r+0x220>
 80136f0:	89ab      	ldrh	r3, [r5, #12]
 80136f2:	059a      	lsls	r2, r3, #22
 80136f4:	d402      	bmi.n	80136fc <_vfiprintf_r+0x220>
 80136f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80136f8:	f7ff fa12 	bl	8012b20 <__retarget_lock_release_recursive>
 80136fc:	89ab      	ldrh	r3, [r5, #12]
 80136fe:	065b      	lsls	r3, r3, #25
 8013700:	f53f af12 	bmi.w	8013528 <_vfiprintf_r+0x4c>
 8013704:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013706:	e711      	b.n	801352c <_vfiprintf_r+0x50>
 8013708:	ab03      	add	r3, sp, #12
 801370a:	9300      	str	r3, [sp, #0]
 801370c:	462a      	mov	r2, r5
 801370e:	4b09      	ldr	r3, [pc, #36]	; (8013734 <_vfiprintf_r+0x258>)
 8013710:	a904      	add	r1, sp, #16
 8013712:	4630      	mov	r0, r6
 8013714:	f7fd ffc4 	bl	80116a0 <_printf_i>
 8013718:	e7e4      	b.n	80136e4 <_vfiprintf_r+0x208>
 801371a:	bf00      	nop
 801371c:	08014530 	.word	0x08014530
 8013720:	08014550 	.word	0x08014550
 8013724:	08014510 	.word	0x08014510
 8013728:	080146cc 	.word	0x080146cc
 801372c:	080146d6 	.word	0x080146d6
 8013730:	08011189 	.word	0x08011189
 8013734:	080134b7 	.word	0x080134b7
 8013738:	080146d2 	.word	0x080146d2

0801373c <_sbrk_r>:
 801373c:	b538      	push	{r3, r4, r5, lr}
 801373e:	4d06      	ldr	r5, [pc, #24]	; (8013758 <_sbrk_r+0x1c>)
 8013740:	2300      	movs	r3, #0
 8013742:	4604      	mov	r4, r0
 8013744:	4608      	mov	r0, r1
 8013746:	602b      	str	r3, [r5, #0]
 8013748:	f7f0 fed8 	bl	80044fc <_sbrk>
 801374c:	1c43      	adds	r3, r0, #1
 801374e:	d102      	bne.n	8013756 <_sbrk_r+0x1a>
 8013750:	682b      	ldr	r3, [r5, #0]
 8013752:	b103      	cbz	r3, 8013756 <_sbrk_r+0x1a>
 8013754:	6023      	str	r3, [r4, #0]
 8013756:	bd38      	pop	{r3, r4, r5, pc}
 8013758:	240007e4 	.word	0x240007e4

0801375c <__sread>:
 801375c:	b510      	push	{r4, lr}
 801375e:	460c      	mov	r4, r1
 8013760:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013764:	f000 f8e2 	bl	801392c <_read_r>
 8013768:	2800      	cmp	r0, #0
 801376a:	bfab      	itete	ge
 801376c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801376e:	89a3      	ldrhlt	r3, [r4, #12]
 8013770:	181b      	addge	r3, r3, r0
 8013772:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013776:	bfac      	ite	ge
 8013778:	6563      	strge	r3, [r4, #84]	; 0x54
 801377a:	81a3      	strhlt	r3, [r4, #12]
 801377c:	bd10      	pop	{r4, pc}

0801377e <__swrite>:
 801377e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013782:	461f      	mov	r7, r3
 8013784:	898b      	ldrh	r3, [r1, #12]
 8013786:	05db      	lsls	r3, r3, #23
 8013788:	4605      	mov	r5, r0
 801378a:	460c      	mov	r4, r1
 801378c:	4616      	mov	r6, r2
 801378e:	d505      	bpl.n	801379c <__swrite+0x1e>
 8013790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013794:	2302      	movs	r3, #2
 8013796:	2200      	movs	r2, #0
 8013798:	f000 f898 	bl	80138cc <_lseek_r>
 801379c:	89a3      	ldrh	r3, [r4, #12]
 801379e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80137a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80137a6:	81a3      	strh	r3, [r4, #12]
 80137a8:	4632      	mov	r2, r6
 80137aa:	463b      	mov	r3, r7
 80137ac:	4628      	mov	r0, r5
 80137ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80137b2:	f000 b817 	b.w	80137e4 <_write_r>

080137b6 <__sseek>:
 80137b6:	b510      	push	{r4, lr}
 80137b8:	460c      	mov	r4, r1
 80137ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80137be:	f000 f885 	bl	80138cc <_lseek_r>
 80137c2:	1c43      	adds	r3, r0, #1
 80137c4:	89a3      	ldrh	r3, [r4, #12]
 80137c6:	bf15      	itete	ne
 80137c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80137ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80137ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80137d2:	81a3      	strheq	r3, [r4, #12]
 80137d4:	bf18      	it	ne
 80137d6:	81a3      	strhne	r3, [r4, #12]
 80137d8:	bd10      	pop	{r4, pc}

080137da <__sclose>:
 80137da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80137de:	f000 b831 	b.w	8013844 <_close_r>
	...

080137e4 <_write_r>:
 80137e4:	b538      	push	{r3, r4, r5, lr}
 80137e6:	4d07      	ldr	r5, [pc, #28]	; (8013804 <_write_r+0x20>)
 80137e8:	4604      	mov	r4, r0
 80137ea:	4608      	mov	r0, r1
 80137ec:	4611      	mov	r1, r2
 80137ee:	2200      	movs	r2, #0
 80137f0:	602a      	str	r2, [r5, #0]
 80137f2:	461a      	mov	r2, r3
 80137f4:	f7ef f9ee 	bl	8002bd4 <_write>
 80137f8:	1c43      	adds	r3, r0, #1
 80137fa:	d102      	bne.n	8013802 <_write_r+0x1e>
 80137fc:	682b      	ldr	r3, [r5, #0]
 80137fe:	b103      	cbz	r3, 8013802 <_write_r+0x1e>
 8013800:	6023      	str	r3, [r4, #0]
 8013802:	bd38      	pop	{r3, r4, r5, pc}
 8013804:	240007e4 	.word	0x240007e4

08013808 <__assert_func>:
 8013808:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801380a:	4614      	mov	r4, r2
 801380c:	461a      	mov	r2, r3
 801380e:	4b09      	ldr	r3, [pc, #36]	; (8013834 <__assert_func+0x2c>)
 8013810:	681b      	ldr	r3, [r3, #0]
 8013812:	4605      	mov	r5, r0
 8013814:	68d8      	ldr	r0, [r3, #12]
 8013816:	b14c      	cbz	r4, 801382c <__assert_func+0x24>
 8013818:	4b07      	ldr	r3, [pc, #28]	; (8013838 <__assert_func+0x30>)
 801381a:	9100      	str	r1, [sp, #0]
 801381c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8013820:	4906      	ldr	r1, [pc, #24]	; (801383c <__assert_func+0x34>)
 8013822:	462b      	mov	r3, r5
 8013824:	f000 f81e 	bl	8013864 <fiprintf>
 8013828:	f000 f89f 	bl	801396a <abort>
 801382c:	4b04      	ldr	r3, [pc, #16]	; (8013840 <__assert_func+0x38>)
 801382e:	461c      	mov	r4, r3
 8013830:	e7f3      	b.n	801381a <__assert_func+0x12>
 8013832:	bf00      	nop
 8013834:	24000024 	.word	0x24000024
 8013838:	080146dd 	.word	0x080146dd
 801383c:	080146ea 	.word	0x080146ea
 8013840:	08014718 	.word	0x08014718

08013844 <_close_r>:
 8013844:	b538      	push	{r3, r4, r5, lr}
 8013846:	4d06      	ldr	r5, [pc, #24]	; (8013860 <_close_r+0x1c>)
 8013848:	2300      	movs	r3, #0
 801384a:	4604      	mov	r4, r0
 801384c:	4608      	mov	r0, r1
 801384e:	602b      	str	r3, [r5, #0]
 8013850:	f7f0 fe1f 	bl	8004492 <_close>
 8013854:	1c43      	adds	r3, r0, #1
 8013856:	d102      	bne.n	801385e <_close_r+0x1a>
 8013858:	682b      	ldr	r3, [r5, #0]
 801385a:	b103      	cbz	r3, 801385e <_close_r+0x1a>
 801385c:	6023      	str	r3, [r4, #0]
 801385e:	bd38      	pop	{r3, r4, r5, pc}
 8013860:	240007e4 	.word	0x240007e4

08013864 <fiprintf>:
 8013864:	b40e      	push	{r1, r2, r3}
 8013866:	b503      	push	{r0, r1, lr}
 8013868:	4601      	mov	r1, r0
 801386a:	ab03      	add	r3, sp, #12
 801386c:	4805      	ldr	r0, [pc, #20]	; (8013884 <fiprintf+0x20>)
 801386e:	f853 2b04 	ldr.w	r2, [r3], #4
 8013872:	6800      	ldr	r0, [r0, #0]
 8013874:	9301      	str	r3, [sp, #4]
 8013876:	f7ff fe31 	bl	80134dc <_vfiprintf_r>
 801387a:	b002      	add	sp, #8
 801387c:	f85d eb04 	ldr.w	lr, [sp], #4
 8013880:	b003      	add	sp, #12
 8013882:	4770      	bx	lr
 8013884:	24000024 	.word	0x24000024

08013888 <_fstat_r>:
 8013888:	b538      	push	{r3, r4, r5, lr}
 801388a:	4d07      	ldr	r5, [pc, #28]	; (80138a8 <_fstat_r+0x20>)
 801388c:	2300      	movs	r3, #0
 801388e:	4604      	mov	r4, r0
 8013890:	4608      	mov	r0, r1
 8013892:	4611      	mov	r1, r2
 8013894:	602b      	str	r3, [r5, #0]
 8013896:	f7f0 fe08 	bl	80044aa <_fstat>
 801389a:	1c43      	adds	r3, r0, #1
 801389c:	d102      	bne.n	80138a4 <_fstat_r+0x1c>
 801389e:	682b      	ldr	r3, [r5, #0]
 80138a0:	b103      	cbz	r3, 80138a4 <_fstat_r+0x1c>
 80138a2:	6023      	str	r3, [r4, #0]
 80138a4:	bd38      	pop	{r3, r4, r5, pc}
 80138a6:	bf00      	nop
 80138a8:	240007e4 	.word	0x240007e4

080138ac <_isatty_r>:
 80138ac:	b538      	push	{r3, r4, r5, lr}
 80138ae:	4d06      	ldr	r5, [pc, #24]	; (80138c8 <_isatty_r+0x1c>)
 80138b0:	2300      	movs	r3, #0
 80138b2:	4604      	mov	r4, r0
 80138b4:	4608      	mov	r0, r1
 80138b6:	602b      	str	r3, [r5, #0]
 80138b8:	f7f0 fe07 	bl	80044ca <_isatty>
 80138bc:	1c43      	adds	r3, r0, #1
 80138be:	d102      	bne.n	80138c6 <_isatty_r+0x1a>
 80138c0:	682b      	ldr	r3, [r5, #0]
 80138c2:	b103      	cbz	r3, 80138c6 <_isatty_r+0x1a>
 80138c4:	6023      	str	r3, [r4, #0]
 80138c6:	bd38      	pop	{r3, r4, r5, pc}
 80138c8:	240007e4 	.word	0x240007e4

080138cc <_lseek_r>:
 80138cc:	b538      	push	{r3, r4, r5, lr}
 80138ce:	4d07      	ldr	r5, [pc, #28]	; (80138ec <_lseek_r+0x20>)
 80138d0:	4604      	mov	r4, r0
 80138d2:	4608      	mov	r0, r1
 80138d4:	4611      	mov	r1, r2
 80138d6:	2200      	movs	r2, #0
 80138d8:	602a      	str	r2, [r5, #0]
 80138da:	461a      	mov	r2, r3
 80138dc:	f7f0 fe00 	bl	80044e0 <_lseek>
 80138e0:	1c43      	adds	r3, r0, #1
 80138e2:	d102      	bne.n	80138ea <_lseek_r+0x1e>
 80138e4:	682b      	ldr	r3, [r5, #0]
 80138e6:	b103      	cbz	r3, 80138ea <_lseek_r+0x1e>
 80138e8:	6023      	str	r3, [r4, #0]
 80138ea:	bd38      	pop	{r3, r4, r5, pc}
 80138ec:	240007e4 	.word	0x240007e4

080138f0 <__ascii_mbtowc>:
 80138f0:	b082      	sub	sp, #8
 80138f2:	b901      	cbnz	r1, 80138f6 <__ascii_mbtowc+0x6>
 80138f4:	a901      	add	r1, sp, #4
 80138f6:	b142      	cbz	r2, 801390a <__ascii_mbtowc+0x1a>
 80138f8:	b14b      	cbz	r3, 801390e <__ascii_mbtowc+0x1e>
 80138fa:	7813      	ldrb	r3, [r2, #0]
 80138fc:	600b      	str	r3, [r1, #0]
 80138fe:	7812      	ldrb	r2, [r2, #0]
 8013900:	1e10      	subs	r0, r2, #0
 8013902:	bf18      	it	ne
 8013904:	2001      	movne	r0, #1
 8013906:	b002      	add	sp, #8
 8013908:	4770      	bx	lr
 801390a:	4610      	mov	r0, r2
 801390c:	e7fb      	b.n	8013906 <__ascii_mbtowc+0x16>
 801390e:	f06f 0001 	mvn.w	r0, #1
 8013912:	e7f8      	b.n	8013906 <__ascii_mbtowc+0x16>

08013914 <__malloc_lock>:
 8013914:	4801      	ldr	r0, [pc, #4]	; (801391c <__malloc_lock+0x8>)
 8013916:	f7ff b902 	b.w	8012b1e <__retarget_lock_acquire_recursive>
 801391a:	bf00      	nop
 801391c:	240007dc 	.word	0x240007dc

08013920 <__malloc_unlock>:
 8013920:	4801      	ldr	r0, [pc, #4]	; (8013928 <__malloc_unlock+0x8>)
 8013922:	f7ff b8fd 	b.w	8012b20 <__retarget_lock_release_recursive>
 8013926:	bf00      	nop
 8013928:	240007dc 	.word	0x240007dc

0801392c <_read_r>:
 801392c:	b538      	push	{r3, r4, r5, lr}
 801392e:	4d07      	ldr	r5, [pc, #28]	; (801394c <_read_r+0x20>)
 8013930:	4604      	mov	r4, r0
 8013932:	4608      	mov	r0, r1
 8013934:	4611      	mov	r1, r2
 8013936:	2200      	movs	r2, #0
 8013938:	602a      	str	r2, [r5, #0]
 801393a:	461a      	mov	r2, r3
 801393c:	f7f0 fd8c 	bl	8004458 <_read>
 8013940:	1c43      	adds	r3, r0, #1
 8013942:	d102      	bne.n	801394a <_read_r+0x1e>
 8013944:	682b      	ldr	r3, [r5, #0]
 8013946:	b103      	cbz	r3, 801394a <_read_r+0x1e>
 8013948:	6023      	str	r3, [r4, #0]
 801394a:	bd38      	pop	{r3, r4, r5, pc}
 801394c:	240007e4 	.word	0x240007e4

08013950 <__ascii_wctomb>:
 8013950:	b149      	cbz	r1, 8013966 <__ascii_wctomb+0x16>
 8013952:	2aff      	cmp	r2, #255	; 0xff
 8013954:	bf85      	ittet	hi
 8013956:	238a      	movhi	r3, #138	; 0x8a
 8013958:	6003      	strhi	r3, [r0, #0]
 801395a:	700a      	strbls	r2, [r1, #0]
 801395c:	f04f 30ff 	movhi.w	r0, #4294967295
 8013960:	bf98      	it	ls
 8013962:	2001      	movls	r0, #1
 8013964:	4770      	bx	lr
 8013966:	4608      	mov	r0, r1
 8013968:	4770      	bx	lr

0801396a <abort>:
 801396a:	b508      	push	{r3, lr}
 801396c:	2006      	movs	r0, #6
 801396e:	f000 f82b 	bl	80139c8 <raise>
 8013972:	2001      	movs	r0, #1
 8013974:	f7f0 fd66 	bl	8004444 <_exit>

08013978 <_raise_r>:
 8013978:	291f      	cmp	r1, #31
 801397a:	b538      	push	{r3, r4, r5, lr}
 801397c:	4604      	mov	r4, r0
 801397e:	460d      	mov	r5, r1
 8013980:	d904      	bls.n	801398c <_raise_r+0x14>
 8013982:	2316      	movs	r3, #22
 8013984:	6003      	str	r3, [r0, #0]
 8013986:	f04f 30ff 	mov.w	r0, #4294967295
 801398a:	bd38      	pop	{r3, r4, r5, pc}
 801398c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801398e:	b112      	cbz	r2, 8013996 <_raise_r+0x1e>
 8013990:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013994:	b94b      	cbnz	r3, 80139aa <_raise_r+0x32>
 8013996:	4620      	mov	r0, r4
 8013998:	f000 f830 	bl	80139fc <_getpid_r>
 801399c:	462a      	mov	r2, r5
 801399e:	4601      	mov	r1, r0
 80139a0:	4620      	mov	r0, r4
 80139a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80139a6:	f000 b817 	b.w	80139d8 <_kill_r>
 80139aa:	2b01      	cmp	r3, #1
 80139ac:	d00a      	beq.n	80139c4 <_raise_r+0x4c>
 80139ae:	1c59      	adds	r1, r3, #1
 80139b0:	d103      	bne.n	80139ba <_raise_r+0x42>
 80139b2:	2316      	movs	r3, #22
 80139b4:	6003      	str	r3, [r0, #0]
 80139b6:	2001      	movs	r0, #1
 80139b8:	e7e7      	b.n	801398a <_raise_r+0x12>
 80139ba:	2400      	movs	r4, #0
 80139bc:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80139c0:	4628      	mov	r0, r5
 80139c2:	4798      	blx	r3
 80139c4:	2000      	movs	r0, #0
 80139c6:	e7e0      	b.n	801398a <_raise_r+0x12>

080139c8 <raise>:
 80139c8:	4b02      	ldr	r3, [pc, #8]	; (80139d4 <raise+0xc>)
 80139ca:	4601      	mov	r1, r0
 80139cc:	6818      	ldr	r0, [r3, #0]
 80139ce:	f7ff bfd3 	b.w	8013978 <_raise_r>
 80139d2:	bf00      	nop
 80139d4:	24000024 	.word	0x24000024

080139d8 <_kill_r>:
 80139d8:	b538      	push	{r3, r4, r5, lr}
 80139da:	4d07      	ldr	r5, [pc, #28]	; (80139f8 <_kill_r+0x20>)
 80139dc:	2300      	movs	r3, #0
 80139de:	4604      	mov	r4, r0
 80139e0:	4608      	mov	r0, r1
 80139e2:	4611      	mov	r1, r2
 80139e4:	602b      	str	r3, [r5, #0]
 80139e6:	f7f0 fd1d 	bl	8004424 <_kill>
 80139ea:	1c43      	adds	r3, r0, #1
 80139ec:	d102      	bne.n	80139f4 <_kill_r+0x1c>
 80139ee:	682b      	ldr	r3, [r5, #0]
 80139f0:	b103      	cbz	r3, 80139f4 <_kill_r+0x1c>
 80139f2:	6023      	str	r3, [r4, #0]
 80139f4:	bd38      	pop	{r3, r4, r5, pc}
 80139f6:	bf00      	nop
 80139f8:	240007e4 	.word	0x240007e4

080139fc <_getpid_r>:
 80139fc:	f7f0 bd0a 	b.w	8004414 <_getpid>

08013a00 <atan2>:
 8013a00:	f000 b862 	b.w	8013ac8 <__ieee754_atan2>
 8013a04:	0000      	movs	r0, r0
	...

08013a08 <sqrt>:
 8013a08:	b508      	push	{r3, lr}
 8013a0a:	ed2d 8b04 	vpush	{d8-d9}
 8013a0e:	eeb0 8b40 	vmov.f64	d8, d0
 8013a12:	f000 f927 	bl	8013c64 <__ieee754_sqrt>
 8013a16:	4b10      	ldr	r3, [pc, #64]	; (8013a58 <sqrt+0x50>)
 8013a18:	f993 3000 	ldrsb.w	r3, [r3]
 8013a1c:	3301      	adds	r3, #1
 8013a1e:	d011      	beq.n	8013a44 <sqrt+0x3c>
 8013a20:	eeb4 8b48 	vcmp.f64	d8, d8
 8013a24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a28:	d60c      	bvs.n	8013a44 <sqrt+0x3c>
 8013a2a:	ed9f 9b09 	vldr	d9, [pc, #36]	; 8013a50 <sqrt+0x48>
 8013a2e:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8013a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a36:	d505      	bpl.n	8013a44 <sqrt+0x3c>
 8013a38:	f7fd fae4 	bl	8011004 <__errno>
 8013a3c:	ee89 0b09 	vdiv.f64	d0, d9, d9
 8013a40:	2321      	movs	r3, #33	; 0x21
 8013a42:	6003      	str	r3, [r0, #0]
 8013a44:	ecbd 8b04 	vpop	{d8-d9}
 8013a48:	bd08      	pop	{r3, pc}
 8013a4a:	bf00      	nop
 8013a4c:	f3af 8000 	nop.w
	...
 8013a58:	240001f4 	.word	0x240001f4

08013a5c <asinf>:
 8013a5c:	b508      	push	{r3, lr}
 8013a5e:	ed2d 8b02 	vpush	{d8}
 8013a62:	eeb0 8a40 	vmov.f32	s16, s0
 8013a66:	f000 f901 	bl	8013c6c <__ieee754_asinf>
 8013a6a:	4b13      	ldr	r3, [pc, #76]	; (8013ab8 <asinf+0x5c>)
 8013a6c:	f993 3000 	ldrsb.w	r3, [r3]
 8013a70:	3301      	adds	r3, #1
 8013a72:	eef0 8a40 	vmov.f32	s17, s0
 8013a76:	d01a      	beq.n	8013aae <asinf+0x52>
 8013a78:	eeb4 8a48 	vcmp.f32	s16, s16
 8013a7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a80:	d615      	bvs.n	8013aae <asinf+0x52>
 8013a82:	eeb0 0a48 	vmov.f32	s0, s16
 8013a86:	f000 fc53 	bl	8014330 <fabsf>
 8013a8a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013a8e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8013a92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013a96:	dd0a      	ble.n	8013aae <asinf+0x52>
 8013a98:	f7fd fab4 	bl	8011004 <__errno>
 8013a9c:	ecbd 8b02 	vpop	{d8}
 8013aa0:	2321      	movs	r3, #33	; 0x21
 8013aa2:	6003      	str	r3, [r0, #0]
 8013aa4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8013aa8:	4804      	ldr	r0, [pc, #16]	; (8013abc <asinf+0x60>)
 8013aaa:	f000 bc49 	b.w	8014340 <nanf>
 8013aae:	eeb0 0a68 	vmov.f32	s0, s17
 8013ab2:	ecbd 8b02 	vpop	{d8}
 8013ab6:	bd08      	pop	{r3, pc}
 8013ab8:	240001f4 	.word	0x240001f4
 8013abc:	08014718 	.word	0x08014718

08013ac0 <atan2f>:
 8013ac0:	f000 b9ba 	b.w	8013e38 <__ieee754_atan2f>
 8013ac4:	0000      	movs	r0, r0
	...

08013ac8 <__ieee754_atan2>:
 8013ac8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013aca:	ee11 6a10 	vmov	r6, s2
 8013ace:	ee11 0a90 	vmov	r0, s3
 8013ad2:	4273      	negs	r3, r6
 8013ad4:	4f60      	ldr	r7, [pc, #384]	; (8013c58 <__ieee754_atan2+0x190>)
 8013ad6:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8013ada:	4333      	orrs	r3, r6
 8013adc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8013ae0:	42bb      	cmp	r3, r7
 8013ae2:	ed8d 0b00 	vstr	d0, [sp]
 8013ae6:	d80b      	bhi.n	8013b00 <__ieee754_atan2+0x38>
 8013ae8:	e9dd c500 	ldrd	ip, r5, [sp]
 8013aec:	f1cc 0100 	rsb	r1, ip, #0
 8013af0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8013af4:	ea41 010c 	orr.w	r1, r1, ip
 8013af8:	ea43 71d1 	orr.w	r1, r3, r1, lsr #31
 8013afc:	42b9      	cmp	r1, r7
 8013afe:	d906      	bls.n	8013b0e <__ieee754_atan2+0x46>
 8013b00:	ed9d 7b00 	vldr	d7, [sp]
 8013b04:	ee37 7b01 	vadd.f64	d7, d7, d1
 8013b08:	ed8d 7b00 	vstr	d7, [sp]
 8013b0c:	e054      	b.n	8013bb8 <__ieee754_atan2+0xf0>
 8013b0e:	f100 4140 	add.w	r1, r0, #3221225472	; 0xc0000000
 8013b12:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 8013b16:	4331      	orrs	r1, r6
 8013b18:	d104      	bne.n	8013b24 <__ieee754_atan2+0x5c>
 8013b1a:	b003      	add	sp, #12
 8013b1c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8013b20:	f000 ba2e 	b.w	8013f80 <atan>
 8013b24:	1784      	asrs	r4, r0, #30
 8013b26:	f004 0402 	and.w	r4, r4, #2
 8013b2a:	ea53 010c 	orrs.w	r1, r3, ip
 8013b2e:	ea44 74d5 	orr.w	r4, r4, r5, lsr #31
 8013b32:	d109      	bne.n	8013b48 <__ieee754_atan2+0x80>
 8013b34:	2c02      	cmp	r4, #2
 8013b36:	d069      	beq.n	8013c0c <__ieee754_atan2+0x144>
 8013b38:	ed9f 7b39 	vldr	d7, [pc, #228]	; 8013c20 <__ieee754_atan2+0x158>
 8013b3c:	ed9d 6b00 	vldr	d6, [sp]
 8013b40:	2c03      	cmp	r4, #3
 8013b42:	fe07 7b06 	vseleq.f64	d7, d7, d6
 8013b46:	e7df      	b.n	8013b08 <__ieee754_atan2+0x40>
 8013b48:	ea52 0106 	orrs.w	r1, r2, r6
 8013b4c:	d107      	bne.n	8013b5e <__ieee754_atan2+0x96>
 8013b4e:	ed9f 6b36 	vldr	d6, [pc, #216]	; 8013c28 <__ieee754_atan2+0x160>
 8013b52:	ed9f 7b37 	vldr	d7, [pc, #220]	; 8013c30 <__ieee754_atan2+0x168>
 8013b56:	2d00      	cmp	r5, #0
 8013b58:	fe26 7b07 	vselge.f64	d7, d6, d7
 8013b5c:	e7d4      	b.n	8013b08 <__ieee754_atan2+0x40>
 8013b5e:	42ba      	cmp	r2, r7
 8013b60:	d10f      	bne.n	8013b82 <__ieee754_atan2+0xba>
 8013b62:	4293      	cmp	r3, r2
 8013b64:	f104 34ff 	add.w	r4, r4, #4294967295
 8013b68:	d107      	bne.n	8013b7a <__ieee754_atan2+0xb2>
 8013b6a:	2c02      	cmp	r4, #2
 8013b6c:	d851      	bhi.n	8013c12 <__ieee754_atan2+0x14a>
 8013b6e:	4b3b      	ldr	r3, [pc, #236]	; (8013c5c <__ieee754_atan2+0x194>)
 8013b70:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 8013b74:	ed94 7b00 	vldr	d7, [r4]
 8013b78:	e7c6      	b.n	8013b08 <__ieee754_atan2+0x40>
 8013b7a:	2c02      	cmp	r4, #2
 8013b7c:	d84c      	bhi.n	8013c18 <__ieee754_atan2+0x150>
 8013b7e:	4b38      	ldr	r3, [pc, #224]	; (8013c60 <__ieee754_atan2+0x198>)
 8013b80:	e7f6      	b.n	8013b70 <__ieee754_atan2+0xa8>
 8013b82:	42bb      	cmp	r3, r7
 8013b84:	d0e3      	beq.n	8013b4e <__ieee754_atan2+0x86>
 8013b86:	1a9b      	subs	r3, r3, r2
 8013b88:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8013b8c:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013b90:	da16      	bge.n	8013bc0 <__ieee754_atan2+0xf8>
 8013b92:	2800      	cmp	r0, #0
 8013b94:	da01      	bge.n	8013b9a <__ieee754_atan2+0xd2>
 8013b96:	323c      	adds	r2, #60	; 0x3c
 8013b98:	db17      	blt.n	8013bca <__ieee754_atan2+0x102>
 8013b9a:	ed9d 7b00 	vldr	d7, [sp]
 8013b9e:	ee87 0b01 	vdiv.f64	d0, d7, d1
 8013ba2:	f000 fae7 	bl	8014174 <fabs>
 8013ba6:	f000 f9eb 	bl	8013f80 <atan>
 8013baa:	ed8d 0b00 	vstr	d0, [sp]
 8013bae:	2c01      	cmp	r4, #1
 8013bb0:	d00e      	beq.n	8013bd0 <__ieee754_atan2+0x108>
 8013bb2:	2c02      	cmp	r4, #2
 8013bb4:	d014      	beq.n	8013be0 <__ieee754_atan2+0x118>
 8013bb6:	b9f4      	cbnz	r4, 8013bf6 <__ieee754_atan2+0x12e>
 8013bb8:	ed9d 0b00 	vldr	d0, [sp]
 8013bbc:	b003      	add	sp, #12
 8013bbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013bc0:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8013c28 <__ieee754_atan2+0x160>
 8013bc4:	ed8d 7b00 	vstr	d7, [sp]
 8013bc8:	e7f1      	b.n	8013bae <__ieee754_atan2+0xe6>
 8013bca:	ed9f 7b1b 	vldr	d7, [pc, #108]	; 8013c38 <__ieee754_atan2+0x170>
 8013bce:	e7f9      	b.n	8013bc4 <__ieee754_atan2+0xfc>
 8013bd0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013bd4:	9901      	ldr	r1, [sp, #4]
 8013bd6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013bda:	e9cd 2300 	strd	r2, r3, [sp]
 8013bde:	e7eb      	b.n	8013bb8 <__ieee754_atan2+0xf0>
 8013be0:	ed9d 6b00 	vldr	d6, [sp]
 8013be4:	ed9f 7b16 	vldr	d7, [pc, #88]	; 8013c40 <__ieee754_atan2+0x178>
 8013be8:	ee36 7b47 	vsub.f64	d7, d6, d7
 8013bec:	ed9f 6b16 	vldr	d6, [pc, #88]	; 8013c48 <__ieee754_atan2+0x180>
 8013bf0:	ee36 7b47 	vsub.f64	d7, d6, d7
 8013bf4:	e788      	b.n	8013b08 <__ieee754_atan2+0x40>
 8013bf6:	ed9d 6b00 	vldr	d6, [sp]
 8013bfa:	ed9f 7b11 	vldr	d7, [pc, #68]	; 8013c40 <__ieee754_atan2+0x178>
 8013bfe:	ee36 7b47 	vsub.f64	d7, d6, d7
 8013c02:	ed9f 6b11 	vldr	d6, [pc, #68]	; 8013c48 <__ieee754_atan2+0x180>
 8013c06:	ee37 7b46 	vsub.f64	d7, d7, d6
 8013c0a:	e77d      	b.n	8013b08 <__ieee754_atan2+0x40>
 8013c0c:	ed9f 7b0e 	vldr	d7, [pc, #56]	; 8013c48 <__ieee754_atan2+0x180>
 8013c10:	e77a      	b.n	8013b08 <__ieee754_atan2+0x40>
 8013c12:	ed9f 7b0f 	vldr	d7, [pc, #60]	; 8013c50 <__ieee754_atan2+0x188>
 8013c16:	e777      	b.n	8013b08 <__ieee754_atan2+0x40>
 8013c18:	ed9f 7b07 	vldr	d7, [pc, #28]	; 8013c38 <__ieee754_atan2+0x170>
 8013c1c:	e774      	b.n	8013b08 <__ieee754_atan2+0x40>
 8013c1e:	bf00      	nop
 8013c20:	54442d18 	.word	0x54442d18
 8013c24:	c00921fb 	.word	0xc00921fb
 8013c28:	54442d18 	.word	0x54442d18
 8013c2c:	3ff921fb 	.word	0x3ff921fb
 8013c30:	54442d18 	.word	0x54442d18
 8013c34:	bff921fb 	.word	0xbff921fb
	...
 8013c40:	33145c07 	.word	0x33145c07
 8013c44:	3ca1a626 	.word	0x3ca1a626
 8013c48:	54442d18 	.word	0x54442d18
 8013c4c:	400921fb 	.word	0x400921fb
 8013c50:	54442d18 	.word	0x54442d18
 8013c54:	3fe921fb 	.word	0x3fe921fb
 8013c58:	7ff00000 	.word	0x7ff00000
 8013c5c:	08014828 	.word	0x08014828
 8013c60:	08014840 	.word	0x08014840

08013c64 <__ieee754_sqrt>:
 8013c64:	eeb1 0bc0 	vsqrt.f64	d0, d0
 8013c68:	4770      	bx	lr
	...

08013c6c <__ieee754_asinf>:
 8013c6c:	b538      	push	{r3, r4, r5, lr}
 8013c6e:	ee10 5a10 	vmov	r5, s0
 8013c72:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8013c76:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8013c7a:	ed2d 8b04 	vpush	{d8-d9}
 8013c7e:	d10c      	bne.n	8013c9a <__ieee754_asinf+0x2e>
 8013c80:	eddf 7a5d 	vldr	s15, [pc, #372]	; 8013df8 <__ieee754_asinf+0x18c>
 8013c84:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8013dfc <__ieee754_asinf+0x190>
 8013c88:	ee60 7a27 	vmul.f32	s15, s0, s15
 8013c8c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013c90:	eeb0 0a67 	vmov.f32	s0, s15
 8013c94:	ecbd 8b04 	vpop	{d8-d9}
 8013c98:	bd38      	pop	{r3, r4, r5, pc}
 8013c9a:	dd04      	ble.n	8013ca6 <__ieee754_asinf+0x3a>
 8013c9c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8013ca0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8013ca4:	e7f6      	b.n	8013c94 <__ieee754_asinf+0x28>
 8013ca6:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8013caa:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8013cae:	da0b      	bge.n	8013cc8 <__ieee754_asinf+0x5c>
 8013cb0:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8013cb4:	da52      	bge.n	8013d5c <__ieee754_asinf+0xf0>
 8013cb6:	eddf 7a52 	vldr	s15, [pc, #328]	; 8013e00 <__ieee754_asinf+0x194>
 8013cba:	ee70 7a27 	vadd.f32	s15, s0, s15
 8013cbe:	eef4 7ae8 	vcmpe.f32	s15, s17
 8013cc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013cc6:	dce5      	bgt.n	8013c94 <__ieee754_asinf+0x28>
 8013cc8:	f000 fb32 	bl	8014330 <fabsf>
 8013ccc:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8013cd0:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8013cd4:	ee20 8a08 	vmul.f32	s16, s0, s16
 8013cd8:	eddf 7a4a 	vldr	s15, [pc, #296]	; 8013e04 <__ieee754_asinf+0x198>
 8013cdc:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8013e08 <__ieee754_asinf+0x19c>
 8013ce0:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 8013e0c <__ieee754_asinf+0x1a0>
 8013ce4:	eea8 7a27 	vfma.f32	s14, s16, s15
 8013ce8:	eddf 7a49 	vldr	s15, [pc, #292]	; 8013e10 <__ieee754_asinf+0x1a4>
 8013cec:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013cf0:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8013e14 <__ieee754_asinf+0x1a8>
 8013cf4:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013cf8:	eddf 7a47 	vldr	s15, [pc, #284]	; 8013e18 <__ieee754_asinf+0x1ac>
 8013cfc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013d00:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8013e1c <__ieee754_asinf+0x1b0>
 8013d04:	eea7 9a88 	vfma.f32	s18, s15, s16
 8013d08:	eddf 7a45 	vldr	s15, [pc, #276]	; 8013e20 <__ieee754_asinf+0x1b4>
 8013d0c:	eee8 7a07 	vfma.f32	s15, s16, s14
 8013d10:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8013e24 <__ieee754_asinf+0x1b8>
 8013d14:	eea7 7a88 	vfma.f32	s14, s15, s16
 8013d18:	eddf 7a43 	vldr	s15, [pc, #268]	; 8013e28 <__ieee754_asinf+0x1bc>
 8013d1c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8013d20:	eeb0 0a48 	vmov.f32	s0, s16
 8013d24:	eee7 8a88 	vfma.f32	s17, s15, s16
 8013d28:	f000 f924 	bl	8013f74 <__ieee754_sqrtf>
 8013d2c:	4b3f      	ldr	r3, [pc, #252]	; (8013e2c <__ieee754_asinf+0x1c0>)
 8013d2e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8013d32:	429c      	cmp	r4, r3
 8013d34:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8013d38:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8013d3c:	dd3d      	ble.n	8013dba <__ieee754_asinf+0x14e>
 8013d3e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8013d42:	eddf 7a3b 	vldr	s15, [pc, #236]	; 8013e30 <__ieee754_asinf+0x1c4>
 8013d46:	eee0 7a26 	vfma.f32	s15, s0, s13
 8013d4a:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 8013dfc <__ieee754_asinf+0x190>
 8013d4e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8013d52:	2d00      	cmp	r5, #0
 8013d54:	bfd8      	it	le
 8013d56:	eeb1 0a40 	vnegle.f32	s0, s0
 8013d5a:	e79b      	b.n	8013c94 <__ieee754_asinf+0x28>
 8013d5c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8013d60:	eddf 6a28 	vldr	s13, [pc, #160]	; 8013e04 <__ieee754_asinf+0x198>
 8013d64:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8013e08 <__ieee754_asinf+0x19c>
 8013d68:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 8013e1c <__ieee754_asinf+0x1b0>
 8013d6c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8013d70:	eddf 6a27 	vldr	s13, [pc, #156]	; 8013e10 <__ieee754_asinf+0x1a4>
 8013d74:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013d78:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8013e14 <__ieee754_asinf+0x1a8>
 8013d7c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013d80:	eddf 6a25 	vldr	s13, [pc, #148]	; 8013e18 <__ieee754_asinf+0x1ac>
 8013d84:	eee7 6a27 	vfma.f32	s13, s14, s15
 8013d88:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8013e0c <__ieee754_asinf+0x1a0>
 8013d8c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8013d90:	eddf 6a23 	vldr	s13, [pc, #140]	; 8013e20 <__ieee754_asinf+0x1b4>
 8013d94:	eee7 6a86 	vfma.f32	s13, s15, s12
 8013d98:	ed9f 6a22 	vldr	s12, [pc, #136]	; 8013e24 <__ieee754_asinf+0x1b8>
 8013d9c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8013da0:	eddf 6a21 	vldr	s13, [pc, #132]	; 8013e28 <__ieee754_asinf+0x1bc>
 8013da4:	eee6 6a27 	vfma.f32	s13, s12, s15
 8013da8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8013dac:	eee6 8aa7 	vfma.f32	s17, s13, s15
 8013db0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 8013db4:	eea0 0a27 	vfma.f32	s0, s0, s15
 8013db8:	e76c      	b.n	8013c94 <__ieee754_asinf+0x28>
 8013dba:	ee10 3a10 	vmov	r3, s0
 8013dbe:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8013dc2:	f023 030f 	bic.w	r3, r3, #15
 8013dc6:	ee07 3a10 	vmov	s14, r3
 8013dca:	eea7 8a47 	vfms.f32	s16, s14, s14
 8013dce:	ee70 7a07 	vadd.f32	s15, s0, s14
 8013dd2:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013dd6:	eec8 5a27 	vdiv.f32	s11, s16, s15
 8013dda:	eddf 7a07 	vldr	s15, [pc, #28]	; 8013df8 <__ieee754_asinf+0x18c>
 8013dde:	eee5 7ae6 	vfms.f32	s15, s11, s13
 8013de2:	eed0 7a06 	vfnms.f32	s15, s0, s12
 8013de6:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8013e34 <__ieee754_asinf+0x1c8>
 8013dea:	eeb0 6a40 	vmov.f32	s12, s0
 8013dee:	eea7 6a66 	vfms.f32	s12, s14, s13
 8013df2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8013df6:	e7aa      	b.n	8013d4e <__ieee754_asinf+0xe2>
 8013df8:	b33bbd2e 	.word	0xb33bbd2e
 8013dfc:	3fc90fdb 	.word	0x3fc90fdb
 8013e00:	7149f2ca 	.word	0x7149f2ca
 8013e04:	3811ef08 	.word	0x3811ef08
 8013e08:	3a4f7f04 	.word	0x3a4f7f04
 8013e0c:	3e2aaaab 	.word	0x3e2aaaab
 8013e10:	bd241146 	.word	0xbd241146
 8013e14:	3e4e0aa8 	.word	0x3e4e0aa8
 8013e18:	bea6b090 	.word	0xbea6b090
 8013e1c:	3d9dc62e 	.word	0x3d9dc62e
 8013e20:	bf303361 	.word	0xbf303361
 8013e24:	4001572d 	.word	0x4001572d
 8013e28:	c019d139 	.word	0xc019d139
 8013e2c:	3f799999 	.word	0x3f799999
 8013e30:	333bbd2e 	.word	0x333bbd2e
 8013e34:	3f490fdb 	.word	0x3f490fdb

08013e38 <__ieee754_atan2f>:
 8013e38:	ee10 2a90 	vmov	r2, s1
 8013e3c:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8013e40:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013e44:	b510      	push	{r4, lr}
 8013e46:	eef0 7a40 	vmov.f32	s15, s0
 8013e4a:	dc06      	bgt.n	8013e5a <__ieee754_atan2f+0x22>
 8013e4c:	ee10 0a10 	vmov	r0, s0
 8013e50:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8013e54:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013e58:	dd04      	ble.n	8013e64 <__ieee754_atan2f+0x2c>
 8013e5a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8013e5e:	eeb0 0a67 	vmov.f32	s0, s15
 8013e62:	bd10      	pop	{r4, pc}
 8013e64:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8013e68:	d103      	bne.n	8013e72 <__ieee754_atan2f+0x3a>
 8013e6a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013e6e:	f000 b98b 	b.w	8014188 <atanf>
 8013e72:	1794      	asrs	r4, r2, #30
 8013e74:	f004 0402 	and.w	r4, r4, #2
 8013e78:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8013e7c:	b93b      	cbnz	r3, 8013e8e <__ieee754_atan2f+0x56>
 8013e7e:	2c02      	cmp	r4, #2
 8013e80:	d05c      	beq.n	8013f3c <__ieee754_atan2f+0x104>
 8013e82:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8013f50 <__ieee754_atan2f+0x118>
 8013e86:	2c03      	cmp	r4, #3
 8013e88:	fe47 7a00 	vseleq.f32	s15, s14, s0
 8013e8c:	e7e7      	b.n	8013e5e <__ieee754_atan2f+0x26>
 8013e8e:	b939      	cbnz	r1, 8013ea0 <__ieee754_atan2f+0x68>
 8013e90:	eddf 7a30 	vldr	s15, [pc, #192]	; 8013f54 <__ieee754_atan2f+0x11c>
 8013e94:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8013f58 <__ieee754_atan2f+0x120>
 8013e98:	2800      	cmp	r0, #0
 8013e9a:	fe67 7a80 	vselge.f32	s15, s15, s0
 8013e9e:	e7de      	b.n	8013e5e <__ieee754_atan2f+0x26>
 8013ea0:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8013ea4:	d110      	bne.n	8013ec8 <__ieee754_atan2f+0x90>
 8013ea6:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013eaa:	f104 34ff 	add.w	r4, r4, #4294967295
 8013eae:	d107      	bne.n	8013ec0 <__ieee754_atan2f+0x88>
 8013eb0:	2c02      	cmp	r4, #2
 8013eb2:	d846      	bhi.n	8013f42 <__ieee754_atan2f+0x10a>
 8013eb4:	4b29      	ldr	r3, [pc, #164]	; (8013f5c <__ieee754_atan2f+0x124>)
 8013eb6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013eba:	edd4 7a00 	vldr	s15, [r4]
 8013ebe:	e7ce      	b.n	8013e5e <__ieee754_atan2f+0x26>
 8013ec0:	2c02      	cmp	r4, #2
 8013ec2:	d841      	bhi.n	8013f48 <__ieee754_atan2f+0x110>
 8013ec4:	4b26      	ldr	r3, [pc, #152]	; (8013f60 <__ieee754_atan2f+0x128>)
 8013ec6:	e7f6      	b.n	8013eb6 <__ieee754_atan2f+0x7e>
 8013ec8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013ecc:	d0e0      	beq.n	8013e90 <__ieee754_atan2f+0x58>
 8013ece:	1a5b      	subs	r3, r3, r1
 8013ed0:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8013ed4:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8013ed8:	da1a      	bge.n	8013f10 <__ieee754_atan2f+0xd8>
 8013eda:	2a00      	cmp	r2, #0
 8013edc:	da01      	bge.n	8013ee2 <__ieee754_atan2f+0xaa>
 8013ede:	313c      	adds	r1, #60	; 0x3c
 8013ee0:	db19      	blt.n	8013f16 <__ieee754_atan2f+0xde>
 8013ee2:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8013ee6:	f000 fa23 	bl	8014330 <fabsf>
 8013eea:	f000 f94d 	bl	8014188 <atanf>
 8013eee:	eef0 7a40 	vmov.f32	s15, s0
 8013ef2:	2c01      	cmp	r4, #1
 8013ef4:	d012      	beq.n	8013f1c <__ieee754_atan2f+0xe4>
 8013ef6:	2c02      	cmp	r4, #2
 8013ef8:	d017      	beq.n	8013f2a <__ieee754_atan2f+0xf2>
 8013efa:	2c00      	cmp	r4, #0
 8013efc:	d0af      	beq.n	8013e5e <__ieee754_atan2f+0x26>
 8013efe:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8013f64 <__ieee754_atan2f+0x12c>
 8013f02:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013f06:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8013f68 <__ieee754_atan2f+0x130>
 8013f0a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8013f0e:	e7a6      	b.n	8013e5e <__ieee754_atan2f+0x26>
 8013f10:	eddf 7a10 	vldr	s15, [pc, #64]	; 8013f54 <__ieee754_atan2f+0x11c>
 8013f14:	e7ed      	b.n	8013ef2 <__ieee754_atan2f+0xba>
 8013f16:	eddf 7a15 	vldr	s15, [pc, #84]	; 8013f6c <__ieee754_atan2f+0x134>
 8013f1a:	e7ea      	b.n	8013ef2 <__ieee754_atan2f+0xba>
 8013f1c:	ee17 3a90 	vmov	r3, s15
 8013f20:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8013f24:	ee07 3a90 	vmov	s15, r3
 8013f28:	e799      	b.n	8013e5e <__ieee754_atan2f+0x26>
 8013f2a:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8013f64 <__ieee754_atan2f+0x12c>
 8013f2e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8013f32:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8013f68 <__ieee754_atan2f+0x130>
 8013f36:	ee70 7a67 	vsub.f32	s15, s0, s15
 8013f3a:	e790      	b.n	8013e5e <__ieee754_atan2f+0x26>
 8013f3c:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8013f68 <__ieee754_atan2f+0x130>
 8013f40:	e78d      	b.n	8013e5e <__ieee754_atan2f+0x26>
 8013f42:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8013f70 <__ieee754_atan2f+0x138>
 8013f46:	e78a      	b.n	8013e5e <__ieee754_atan2f+0x26>
 8013f48:	eddf 7a08 	vldr	s15, [pc, #32]	; 8013f6c <__ieee754_atan2f+0x134>
 8013f4c:	e787      	b.n	8013e5e <__ieee754_atan2f+0x26>
 8013f4e:	bf00      	nop
 8013f50:	c0490fdb 	.word	0xc0490fdb
 8013f54:	3fc90fdb 	.word	0x3fc90fdb
 8013f58:	bfc90fdb 	.word	0xbfc90fdb
 8013f5c:	08014858 	.word	0x08014858
 8013f60:	08014864 	.word	0x08014864
 8013f64:	33bbbd2e 	.word	0x33bbbd2e
 8013f68:	40490fdb 	.word	0x40490fdb
 8013f6c:	00000000 	.word	0x00000000
 8013f70:	3f490fdb 	.word	0x3f490fdb

08013f74 <__ieee754_sqrtf>:
 8013f74:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8013f78:	4770      	bx	lr
 8013f7a:	0000      	movs	r0, r0
 8013f7c:	0000      	movs	r0, r0
	...

08013f80 <atan>:
 8013f80:	b538      	push	{r3, r4, r5, lr}
 8013f82:	eeb0 7b40 	vmov.f64	d7, d0
 8013f86:	ee17 5a90 	vmov	r5, s15
 8013f8a:	4b73      	ldr	r3, [pc, #460]	; (8014158 <atan+0x1d8>)
 8013f8c:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8013f90:	429c      	cmp	r4, r3
 8013f92:	dd13      	ble.n	8013fbc <atan+0x3c>
 8013f94:	4b71      	ldr	r3, [pc, #452]	; (801415c <atan+0x1dc>)
 8013f96:	429c      	cmp	r4, r3
 8013f98:	dc03      	bgt.n	8013fa2 <atan+0x22>
 8013f9a:	d107      	bne.n	8013fac <atan+0x2c>
 8013f9c:	ee10 3a10 	vmov	r3, s0
 8013fa0:	b123      	cbz	r3, 8013fac <atan+0x2c>
 8013fa2:	ee37 7b07 	vadd.f64	d7, d7, d7
 8013fa6:	eeb0 0b47 	vmov.f64	d0, d7
 8013faa:	bd38      	pop	{r3, r4, r5, pc}
 8013fac:	ed9f 6b4e 	vldr	d6, [pc, #312]	; 80140e8 <atan+0x168>
 8013fb0:	ed9f 7b4f 	vldr	d7, [pc, #316]	; 80140f0 <atan+0x170>
 8013fb4:	2d00      	cmp	r5, #0
 8013fb6:	fe36 7b07 	vselgt.f64	d7, d6, d7
 8013fba:	e7f4      	b.n	8013fa6 <atan+0x26>
 8013fbc:	4b68      	ldr	r3, [pc, #416]	; (8014160 <atan+0x1e0>)
 8013fbe:	429c      	cmp	r4, r3
 8013fc0:	dc11      	bgt.n	8013fe6 <atan+0x66>
 8013fc2:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8013fc6:	429c      	cmp	r4, r3
 8013fc8:	dc0a      	bgt.n	8013fe0 <atan+0x60>
 8013fca:	eeb7 5b00 	vmov.f64	d5, #112	; 0x3f800000  1.0
 8013fce:	ed9f 6b4a 	vldr	d6, [pc, #296]	; 80140f8 <atan+0x178>
 8013fd2:	ee30 6b06 	vadd.f64	d6, d0, d6
 8013fd6:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8013fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013fde:	dce2      	bgt.n	8013fa6 <atan+0x26>
 8013fe0:	f04f 33ff 	mov.w	r3, #4294967295
 8013fe4:	e013      	b.n	801400e <atan+0x8e>
 8013fe6:	f000 f8c5 	bl	8014174 <fabs>
 8013fea:	4b5e      	ldr	r3, [pc, #376]	; (8014164 <atan+0x1e4>)
 8013fec:	429c      	cmp	r4, r3
 8013fee:	dc4f      	bgt.n	8014090 <atan+0x110>
 8013ff0:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8013ff4:	429c      	cmp	r4, r3
 8013ff6:	dc41      	bgt.n	801407c <atan+0xfc>
 8013ff8:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8013ffc:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 8014000:	2300      	movs	r3, #0
 8014002:	eea0 6b07 	vfma.f64	d6, d0, d7
 8014006:	ee30 0b07 	vadd.f64	d0, d0, d7
 801400a:	ee86 7b00 	vdiv.f64	d7, d6, d0
 801400e:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8014100 <atan+0x180>
 8014012:	ee27 4b07 	vmul.f64	d4, d7, d7
 8014016:	ee24 5b04 	vmul.f64	d5, d4, d4
 801401a:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8014108 <atan+0x188>
 801401e:	eea5 3b06 	vfma.f64	d3, d5, d6
 8014022:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8014110 <atan+0x190>
 8014026:	eea3 6b05 	vfma.f64	d6, d3, d5
 801402a:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8014118 <atan+0x198>
 801402e:	eea6 3b05 	vfma.f64	d3, d6, d5
 8014032:	ed9f 6b3b 	vldr	d6, [pc, #236]	; 8014120 <atan+0x1a0>
 8014036:	eea3 6b05 	vfma.f64	d6, d3, d5
 801403a:	ed9f 3b3b 	vldr	d3, [pc, #236]	; 8014128 <atan+0x1a8>
 801403e:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 8014130 <atan+0x1b0>
 8014042:	eea6 3b05 	vfma.f64	d3, d6, d5
 8014046:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8014138 <atan+0x1b8>
 801404a:	eea5 2b06 	vfma.f64	d2, d5, d6
 801404e:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8014140 <atan+0x1c0>
 8014052:	eea2 6b05 	vfma.f64	d6, d2, d5
 8014056:	ed9f 2b3c 	vldr	d2, [pc, #240]	; 8014148 <atan+0x1c8>
 801405a:	eea6 2b05 	vfma.f64	d2, d6, d5
 801405e:	ed9f 6b3c 	vldr	d6, [pc, #240]	; 8014150 <atan+0x1d0>
 8014062:	1c5a      	adds	r2, r3, #1
 8014064:	eea2 6b05 	vfma.f64	d6, d2, d5
 8014068:	ee26 6b05 	vmul.f64	d6, d6, d5
 801406c:	eea3 6b04 	vfma.f64	d6, d3, d4
 8014070:	ee27 6b06 	vmul.f64	d6, d7, d6
 8014074:	d121      	bne.n	80140ba <atan+0x13a>
 8014076:	ee37 7b46 	vsub.f64	d7, d7, d6
 801407a:	e794      	b.n	8013fa6 <atan+0x26>
 801407c:	eeb7 7b00 	vmov.f64	d7, #112	; 0x3f800000  1.0
 8014080:	2301      	movs	r3, #1
 8014082:	ee30 6b47 	vsub.f64	d6, d0, d7
 8014086:	ee30 0b07 	vadd.f64	d0, d0, d7
 801408a:	ee86 7b00 	vdiv.f64	d7, d6, d0
 801408e:	e7be      	b.n	801400e <atan+0x8e>
 8014090:	4b35      	ldr	r3, [pc, #212]	; (8014168 <atan+0x1e8>)
 8014092:	429c      	cmp	r4, r3
 8014094:	da0b      	bge.n	80140ae <atan+0x12e>
 8014096:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 801409a:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 801409e:	ee30 5b47 	vsub.f64	d5, d0, d7
 80140a2:	eea0 6b07 	vfma.f64	d6, d0, d7
 80140a6:	2302      	movs	r3, #2
 80140a8:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80140ac:	e7af      	b.n	801400e <atan+0x8e>
 80140ae:	eebf 6b00 	vmov.f64	d6, #240	; 0xbf800000 -1.0
 80140b2:	2303      	movs	r3, #3
 80140b4:	ee86 7b00 	vdiv.f64	d7, d6, d0
 80140b8:	e7a9      	b.n	801400e <atan+0x8e>
 80140ba:	4a2c      	ldr	r2, [pc, #176]	; (801416c <atan+0x1ec>)
 80140bc:	492c      	ldr	r1, [pc, #176]	; (8014170 <atan+0x1f0>)
 80140be:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80140c2:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 80140c6:	ed93 5b00 	vldr	d5, [r3]
 80140ca:	ee36 6b45 	vsub.f64	d6, d6, d5
 80140ce:	ee36 7b47 	vsub.f64	d7, d6, d7
 80140d2:	ed92 6b00 	vldr	d6, [r2]
 80140d6:	2d00      	cmp	r5, #0
 80140d8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80140dc:	bfb8      	it	lt
 80140de:	eeb1 7b47 	vneglt.f64	d7, d7
 80140e2:	e760      	b.n	8013fa6 <atan+0x26>
 80140e4:	f3af 8000 	nop.w
 80140e8:	54442d18 	.word	0x54442d18
 80140ec:	3ff921fb 	.word	0x3ff921fb
 80140f0:	54442d18 	.word	0x54442d18
 80140f4:	bff921fb 	.word	0xbff921fb
 80140f8:	8800759c 	.word	0x8800759c
 80140fc:	7e37e43c 	.word	0x7e37e43c
 8014100:	e322da11 	.word	0xe322da11
 8014104:	3f90ad3a 	.word	0x3f90ad3a
 8014108:	24760deb 	.word	0x24760deb
 801410c:	3fa97b4b 	.word	0x3fa97b4b
 8014110:	a0d03d51 	.word	0xa0d03d51
 8014114:	3fb10d66 	.word	0x3fb10d66
 8014118:	c54c206e 	.word	0xc54c206e
 801411c:	3fb745cd 	.word	0x3fb745cd
 8014120:	920083ff 	.word	0x920083ff
 8014124:	3fc24924 	.word	0x3fc24924
 8014128:	5555550d 	.word	0x5555550d
 801412c:	3fd55555 	.word	0x3fd55555
 8014130:	52defd9a 	.word	0x52defd9a
 8014134:	bfadde2d 	.word	0xbfadde2d
 8014138:	2c6a6c2f 	.word	0x2c6a6c2f
 801413c:	bfa2b444 	.word	0xbfa2b444
 8014140:	af749a6d 	.word	0xaf749a6d
 8014144:	bfb3b0f2 	.word	0xbfb3b0f2
 8014148:	fe231671 	.word	0xfe231671
 801414c:	bfbc71c6 	.word	0xbfbc71c6
 8014150:	9998ebc4 	.word	0x9998ebc4
 8014154:	bfc99999 	.word	0xbfc99999
 8014158:	440fffff 	.word	0x440fffff
 801415c:	7ff00000 	.word	0x7ff00000
 8014160:	3fdbffff 	.word	0x3fdbffff
 8014164:	3ff2ffff 	.word	0x3ff2ffff
 8014168:	40038000 	.word	0x40038000
 801416c:	08014870 	.word	0x08014870
 8014170:	08014890 	.word	0x08014890

08014174 <fabs>:
 8014174:	ec51 0b10 	vmov	r0, r1, d0
 8014178:	ee10 2a10 	vmov	r2, s0
 801417c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8014180:	ec43 2b10 	vmov	d0, r2, r3
 8014184:	4770      	bx	lr
	...

08014188 <atanf>:
 8014188:	b538      	push	{r3, r4, r5, lr}
 801418a:	ee10 5a10 	vmov	r5, s0
 801418e:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8014192:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8014196:	eef0 7a40 	vmov.f32	s15, s0
 801419a:	db0f      	blt.n	80141bc <atanf+0x34>
 801419c:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80141a0:	dd04      	ble.n	80141ac <atanf+0x24>
 80141a2:	ee70 7a00 	vadd.f32	s15, s0, s0
 80141a6:	eeb0 0a67 	vmov.f32	s0, s15
 80141aa:	bd38      	pop	{r3, r4, r5, pc}
 80141ac:	eddf 7a4d 	vldr	s15, [pc, #308]	; 80142e4 <atanf+0x15c>
 80141b0:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 80142e8 <atanf+0x160>
 80141b4:	2d00      	cmp	r5, #0
 80141b6:	fe77 7a80 	vselgt.f32	s15, s15, s0
 80141ba:	e7f4      	b.n	80141a6 <atanf+0x1e>
 80141bc:	4b4b      	ldr	r3, [pc, #300]	; (80142ec <atanf+0x164>)
 80141be:	429c      	cmp	r4, r3
 80141c0:	dc10      	bgt.n	80141e4 <atanf+0x5c>
 80141c2:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 80141c6:	da0a      	bge.n	80141de <atanf+0x56>
 80141c8:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80142f0 <atanf+0x168>
 80141cc:	ee30 7a07 	vadd.f32	s14, s0, s14
 80141d0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80141d4:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80141d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80141dc:	dce3      	bgt.n	80141a6 <atanf+0x1e>
 80141de:	f04f 33ff 	mov.w	r3, #4294967295
 80141e2:	e013      	b.n	801420c <atanf+0x84>
 80141e4:	f000 f8a4 	bl	8014330 <fabsf>
 80141e8:	4b42      	ldr	r3, [pc, #264]	; (80142f4 <atanf+0x16c>)
 80141ea:	429c      	cmp	r4, r3
 80141ec:	dc4f      	bgt.n	801428e <atanf+0x106>
 80141ee:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 80141f2:	429c      	cmp	r4, r3
 80141f4:	dc41      	bgt.n	801427a <atanf+0xf2>
 80141f6:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80141fa:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80141fe:	eea0 7a27 	vfma.f32	s14, s0, s15
 8014202:	2300      	movs	r3, #0
 8014204:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014208:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801420c:	1c5a      	adds	r2, r3, #1
 801420e:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8014212:	eddf 5a39 	vldr	s11, [pc, #228]	; 80142f8 <atanf+0x170>
 8014216:	ed9f 6a39 	vldr	s12, [pc, #228]	; 80142fc <atanf+0x174>
 801421a:	ed9f 5a39 	vldr	s10, [pc, #228]	; 8014300 <atanf+0x178>
 801421e:	ed9f 0a39 	vldr	s0, [pc, #228]	; 8014304 <atanf+0x17c>
 8014222:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8014226:	eea7 6a25 	vfma.f32	s12, s14, s11
 801422a:	eddf 5a37 	vldr	s11, [pc, #220]	; 8014308 <atanf+0x180>
 801422e:	eee6 5a07 	vfma.f32	s11, s12, s14
 8014232:	ed9f 6a36 	vldr	s12, [pc, #216]	; 801430c <atanf+0x184>
 8014236:	eea5 6a87 	vfma.f32	s12, s11, s14
 801423a:	eddf 5a35 	vldr	s11, [pc, #212]	; 8014310 <atanf+0x188>
 801423e:	eee6 5a07 	vfma.f32	s11, s12, s14
 8014242:	ed9f 6a34 	vldr	s12, [pc, #208]	; 8014314 <atanf+0x18c>
 8014246:	eea5 6a87 	vfma.f32	s12, s11, s14
 801424a:	eddf 5a33 	vldr	s11, [pc, #204]	; 8014318 <atanf+0x190>
 801424e:	eee7 5a05 	vfma.f32	s11, s14, s10
 8014252:	ed9f 5a32 	vldr	s10, [pc, #200]	; 801431c <atanf+0x194>
 8014256:	eea5 5a87 	vfma.f32	s10, s11, s14
 801425a:	eddf 5a31 	vldr	s11, [pc, #196]	; 8014320 <atanf+0x198>
 801425e:	eee5 5a07 	vfma.f32	s11, s10, s14
 8014262:	eea5 0a87 	vfma.f32	s0, s11, s14
 8014266:	ee20 0a07 	vmul.f32	s0, s0, s14
 801426a:	eea6 0a26 	vfma.f32	s0, s12, s13
 801426e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8014272:	d121      	bne.n	80142b8 <atanf+0x130>
 8014274:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8014278:	e795      	b.n	80141a6 <atanf+0x1e>
 801427a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801427e:	ee30 7a67 	vsub.f32	s14, s0, s15
 8014282:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014286:	2301      	movs	r3, #1
 8014288:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801428c:	e7be      	b.n	801420c <atanf+0x84>
 801428e:	4b25      	ldr	r3, [pc, #148]	; (8014324 <atanf+0x19c>)
 8014290:	429c      	cmp	r4, r3
 8014292:	dc0b      	bgt.n	80142ac <atanf+0x124>
 8014294:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8014298:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801429c:	eea0 7a27 	vfma.f32	s14, s0, s15
 80142a0:	2302      	movs	r3, #2
 80142a2:	ee70 6a67 	vsub.f32	s13, s0, s15
 80142a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80142aa:	e7af      	b.n	801420c <atanf+0x84>
 80142ac:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80142b0:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80142b4:	2303      	movs	r3, #3
 80142b6:	e7a9      	b.n	801420c <atanf+0x84>
 80142b8:	4a1b      	ldr	r2, [pc, #108]	; (8014328 <atanf+0x1a0>)
 80142ba:	491c      	ldr	r1, [pc, #112]	; (801432c <atanf+0x1a4>)
 80142bc:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80142c0:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80142c4:	ed93 7a00 	vldr	s14, [r3]
 80142c8:	ee30 0a47 	vsub.f32	s0, s0, s14
 80142cc:	2d00      	cmp	r5, #0
 80142ce:	ee70 7a67 	vsub.f32	s15, s0, s15
 80142d2:	ed92 0a00 	vldr	s0, [r2]
 80142d6:	ee70 7a67 	vsub.f32	s15, s0, s15
 80142da:	bfb8      	it	lt
 80142dc:	eef1 7a67 	vneglt.f32	s15, s15
 80142e0:	e761      	b.n	80141a6 <atanf+0x1e>
 80142e2:	bf00      	nop
 80142e4:	3fc90fdb 	.word	0x3fc90fdb
 80142e8:	bfc90fdb 	.word	0xbfc90fdb
 80142ec:	3edfffff 	.word	0x3edfffff
 80142f0:	7149f2ca 	.word	0x7149f2ca
 80142f4:	3f97ffff 	.word	0x3f97ffff
 80142f8:	3c8569d7 	.word	0x3c8569d7
 80142fc:	3d4bda59 	.word	0x3d4bda59
 8014300:	bd15a221 	.word	0xbd15a221
 8014304:	be4ccccd 	.word	0xbe4ccccd
 8014308:	3d886b35 	.word	0x3d886b35
 801430c:	3dba2e6e 	.word	0x3dba2e6e
 8014310:	3e124925 	.word	0x3e124925
 8014314:	3eaaaaab 	.word	0x3eaaaaab
 8014318:	bd6ef16b 	.word	0xbd6ef16b
 801431c:	bd9d8795 	.word	0xbd9d8795
 8014320:	bde38e38 	.word	0xbde38e38
 8014324:	401bffff 	.word	0x401bffff
 8014328:	080148b0 	.word	0x080148b0
 801432c:	080148c0 	.word	0x080148c0

08014330 <fabsf>:
 8014330:	ee10 3a10 	vmov	r3, s0
 8014334:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014338:	ee00 3a10 	vmov	s0, r3
 801433c:	4770      	bx	lr
	...

08014340 <nanf>:
 8014340:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014348 <nanf+0x8>
 8014344:	4770      	bx	lr
 8014346:	bf00      	nop
 8014348:	7fc00000 	.word	0x7fc00000

0801434c <_init>:
 801434c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801434e:	bf00      	nop
 8014350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014352:	bc08      	pop	{r3}
 8014354:	469e      	mov	lr, r3
 8014356:	4770      	bx	lr

08014358 <_fini>:
 8014358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801435a:	bf00      	nop
 801435c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801435e:	bc08      	pop	{r3}
 8014360:	469e      	mov	lr, r3
 8014362:	4770      	bx	lr
