Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot top_behav xil_defaultlib.top -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8554] case statement does not cover all choices; 'others' clause is needed [C:/Xilinx/Projects/TERM_PROJECT/TERM_PROJECT.srcs/sources_1/new/bin_to.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit top in library work failed.
