[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~MaxN|MaxN>io_out",
    "sources":[
      "~MaxN|MaxN>io_ins_7",
      "~MaxN|MaxN>io_ins_6",
      "~MaxN|MaxN>io_ins_5",
      "~MaxN|MaxN>io_ins_4",
      "~MaxN|MaxN>io_ins_3",
      "~MaxN|MaxN>io_ins_2",
      "~MaxN|MaxN>io_ins_0",
      "~MaxN|MaxN>io_ins_1"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"test_run_dir/solutions/MaxN"
  },
  {
    "class":"firrtl.stage.phases.DriverCompatibility$TopNameAnnotation",
    "topName":"MaxN"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"MaxN"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/solutions/MaxN"
  }
]