# started on Tue Jan 14 11:30:48 2025

902.50	msec	task-clock:u	902499181	100.00	1.000	CPUs utilized
0		context-switches:u	902499181	100.00	0.000	/sec
0		cpu-migrations:u	902499181	100.00	0.000	/sec
33		page-faults:u	902499181	100.00	36.565	/sec
2162583815		cycles:u	451334850	50.00	2.396	GHz
6445458990		instructions:u	454496240	50.00	2.98	insn per cycle
2133094171		branches:u	454504755	50.00	2.364	G/sec
4293		branch-misses:u	454503944	50.00	0.00	of all branches
78318		L1-dcache-loads:u	454505998	50.00	86.779	K/sec
3860		L1-dcache-load-misses:u	454505088	50.00	4.93	of all L1-dcache accesses
7650		LLC-loads:u	454505813	50.00	8.476	K/sec
4		LLC-load-misses:u	384001203	42.00	0.05	of all LL-cache accesses
2146252302		L1-icache-loads:u	384001887	42.00	2.378	G/sec
0		L1-icache-load-misses:u	383994961	42.00		
0		dTLB-loads:u	383994110	42.00	0.000	/sec
0		dTLB-load-misses:u	383993388	42.00		
2140385052		iTLB-loads:u	383993683	42.00	2.372	G/sec
0		iTLB-load-misses:u	383994016	42.00		
<not supported>		L1-dcache-prefetches:u	0	100.00		
<not supported>		L1-dcache-prefetch-misses:u	0	100.00		
