// Seed: 2610799612
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  supply1 id_8;
  assign module_1.type_5 = 0;
  assign id_4 = -1'b0;
  id_9(
      id_1, 1, id_4
  );
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_8 = -1'h0;
endmodule
module module_1 (
    input supply1 id_0,
    id_20,
    input wor id_1,
    input tri1 id_2,
    input uwire id_3,
    input logic id_4,
    output tri0 id_5,
    input uwire id_6,
    output supply1 id_7,
    id_21,
    output supply1 id_8,
    input supply1 id_9,
    input uwire id_10,
    output tri id_11,
    output tri1 id_12,
    input supply1 id_13,
    input tri0 id_14,
    output supply1 id_15,
    input tri0 id_16,
    input wor id_17,
    input tri1 id_18
);
  always id_20 <= id_4;
  tri1 id_22;
  assign #1 id_21 = -1 + id_21;
  assign id_8 = id_22;
  wire id_23;
  module_0 modCall_1 (
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
