
---------- Begin Simulation Statistics ----------
final_tick                               179531930500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 441799                       # Simulator instruction rate (inst/s)
host_mem_usage                                 824996                       # Number of bytes of host memory used
host_op_rate                                   841802                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   226.35                       # Real time elapsed on the host
host_tick_rate                              793168655                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     190540041                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.179532                       # Number of seconds simulated
sim_ticks                                179531930500                       # Number of ticks simulated
system.cpu.Branches                          24000881                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     190540041                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                    21050178                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         23040                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    13829383                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2550                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                   137064821                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            47                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        359063861                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  359063861                       # Number of busy cycles
system.cpu.num_cc_register_reads            122908846                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            61435560                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     19459907                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                1569268                       # Number of float alu accesses
system.cpu.num_fp_insts                       1569268                       # number of float instructions
system.cpu.num_fp_register_reads              2390880                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             1344572                       # number of times the floating registers were written
system.cpu.num_func_calls                     1953960                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             188723558                       # Number of integer alu accesses
system.cpu.num_int_insts                    188723558                       # number of integer instructions
system.cpu.num_int_register_reads           361783354                       # number of times the integer registers were read
system.cpu.num_int_register_writes          151141398                       # number of times the integer registers were written
system.cpu.num_load_insts                    21042632                       # Number of load instructions
system.cpu.num_mem_refs                      34872014                       # number of memory refs
system.cpu.num_store_insts                   13829382                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                510687      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                 153440968     80.53%     80.80% # Class of executed instruction
system.cpu.op_class::IntMult                   472547      0.25%     81.04% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.00%     81.05% # Class of executed instruction
system.cpu.op_class::FloatAdd                   99508      0.05%     81.10% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdAlu                       98      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     81.10% # Class of executed instruction
system.cpu.op_class::SimdCvt                   224452      0.12%     81.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                  921012      0.48%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.70% # Class of executed instruction
system.cpu.op_class::MemRead                 20818188     10.93%     92.62% # Class of executed instruction
system.cpu.op_class::MemWrite                13829142      7.26%     99.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead              224444      0.12%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                240      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  190541314                       # Class of executed instruction
system.cpu.workload.numSyscalls                    98                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        73213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        163393                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        93644                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          712                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       189822                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            712                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              13406                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        73053                       # Transaction distribution
system.membus.trans_dist::CleanEvict              160                       # Transaction distribution
system.membus.trans_dist::ReadExReq             76774                       # Transaction distribution
system.membus.trans_dist::ReadExResp            76774                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13406                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       253573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       253573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 253573                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10446912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     10446912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10446912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             90180                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   90180    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               90180                       # Request fanout histogram
system.membus.reqLayer2.occupancy           459377500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          483252000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19404                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       165395                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2053                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            76774                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           76774                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           486                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18918                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          972                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       285028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                286000                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        31104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     12034176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               12065280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           73804                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4675392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           169982                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004195                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064630                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 169269     99.58%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    713      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             169982                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          187253000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         143538000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            729000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 5997                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5998                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::.cpu.data                5997                       # number of overall hits
system.l2.overall_hits::total                    5998                       # number of overall hits
system.l2.demand_misses::.cpu.inst                485                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              89695                       # number of demand (read+write) misses
system.l2.demand_misses::total                  90180                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               485                       # number of overall misses
system.l2.overall_misses::.cpu.data             89695                       # number of overall misses
system.l2.overall_misses::total                 90180                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36535000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   7348815500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7385350500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36535000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   7348815500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7385350500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              486                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            95692                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                96178                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             486                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           95692                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               96178                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997942                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.937330                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.937636                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997942                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.937330                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.937636                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75329.896907                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81931.161157                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81895.658683                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75329.896907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81931.161157                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81895.658683                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               73053                       # number of writebacks
system.l2.writebacks::total                     73053                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           485                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         89695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             90180                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          485                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        89695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            90180                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     31685000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   6451865500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6483550500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     31685000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   6451865500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6483550500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.937330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.937636                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.937330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.937636                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65329.896907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71931.161157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71895.658683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65329.896907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71931.161157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71895.658683                       # average overall mshr miss latency
system.l2.replacements                          73804                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        92342                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            92342                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        92342                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        92342                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          121                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           121                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           76774                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               76774                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6169713500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6169713500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         76774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             76774                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80362.017089                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80362.017089                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        76774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          76774                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5401973500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5401973500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70362.017089                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70362.017089                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              485                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36535000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36535000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75329.896907                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75329.896907                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          485                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     31685000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     31685000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997942                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65329.896907                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65329.896907                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5997                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5997                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        12921                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12921                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1179102000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1179102000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        18918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.683000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.683000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91254.701648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91254.701648                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12921                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12921                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1049892000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1049892000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.683000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.683000                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81254.701648                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81254.701648                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15996.236322                       # Cycle average of tags in use
system.l2.tags.total_refs                      189700                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     90188                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.103384                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.564247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.359371                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15971.312704                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001426                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.974812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.976333                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          342                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12852                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    849472                       # Number of tag accesses
system.l2.tags.data_accesses                   849472                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          31040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5740480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5771520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         31040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4675392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4675392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           89695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        73053                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              73053                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            172894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          31974702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32147596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       172894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           172894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26042120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26042120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26042120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           172894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         31974702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             58189716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     73053.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     89686.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003211022500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4199                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4199                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              298039                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              69003                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90180                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      73053                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90180                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    73053                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              5711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              5669                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              5661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             5841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             5590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4411                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4604                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4638                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.50                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1104518750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  450855000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2795225000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12249.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30999.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    51964                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   55414                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90180                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                73053                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   90171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        55827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    187.097999                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   129.664149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.484071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21981     39.37%     39.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23533     42.15%     81.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2455      4.40%     85.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2807      5.03%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1524      2.73%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1012      1.81%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          658      1.18%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          472      0.85%     97.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1385      2.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        55827                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4199                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.473684                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.519165                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    246.489551                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          4198     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4199                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.393427                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.368122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.923988                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1278     30.44%     30.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.10%     30.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2904     69.16%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4199                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5770944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4674240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5771520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4675392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        32.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.04                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.20                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  179528751500                       # Total gap between requests
system.mem_ctrls.avgGap                    1099831.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        31040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5739904                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4674240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 172894.035693555925                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 31971493.783942796290                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 26035702.880162592977                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          485                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        89695                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        73053                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     11882250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2783342750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4057147563000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24499.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31031.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  55537042.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    65.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            200755380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            106704015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           322749420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          190775340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14171754480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      39109086240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36006294240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        90108119115                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.905811                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  93223786750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5994820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  80313323750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            197856540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            105159450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           321071520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          190467360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14171754480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      39501744420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35675634720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        90163688490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.215334                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  92359080750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5994820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  81178029750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    137064335                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        137064335                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    137064335                       # number of overall hits
system.cpu.icache.overall_hits::total       137064335                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          486                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            486                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          486                       # number of overall misses
system.cpu.icache.overall_misses::total           486                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37761500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37761500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37761500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37761500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    137064821                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    137064821                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    137064821                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    137064821                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77698.559671                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77698.559671                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77698.559671                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77698.559671                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          486                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          486                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          486                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          486                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37275500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37275500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37275500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37275500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76698.559671                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76698.559671                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76698.559671                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76698.559671                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    137064335                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       137064335                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          486                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           486                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37761500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37761500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    137064821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    137064821                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77698.559671                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77698.559671                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          486                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37275500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37275500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76698.559671                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76698.559671                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           484.063565                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           137064821                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               486                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          282026.380658                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   484.063565                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.236359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.236359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          486                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.237305                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         548259770                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        548259770                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34782596                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34782596                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34782596                       # number of overall hits
system.cpu.dcache.overall_hits::total        34782596                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        95692                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          95692                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        95692                       # number of overall misses
system.cpu.dcache.overall_misses::total         95692                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7651014000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7651014000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7651014000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7651014000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34878288                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34878288                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34878288                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34878288                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002744                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002744                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002744                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002744                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79954.583455                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79954.583455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79954.583455                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79954.583455                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        92342                       # number of writebacks
system.cpu.dcache.writebacks::total             92342                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        95692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        95692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        95692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        95692                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7555322000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7555322000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7555322000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7555322000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002744                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002744                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002744                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002744                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78954.583455                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78954.583455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78954.583455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78954.583455                       # average overall mshr miss latency
system.cpu.dcache.replacements                  93644                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21031259                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21031259                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        18918                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         18918                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1289365500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1289365500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21050177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21050177                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000899                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000899                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68155.486838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68155.486838                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18918                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18918                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1270447500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1270447500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000899                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000899                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67155.486838                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67155.486838                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13751337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13751337                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        76774                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        76774                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6361648500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6361648500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13828111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13828111                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005552                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82862.017089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82862.017089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        76774                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        76774                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6284874500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6284874500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005552                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005552                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81862.017089                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81862.017089                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2041.821642                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34878288                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             95692                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            364.484889                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2041.821642                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1484                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          137                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         139608844                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        139608844                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 179531930500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 179531930500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
