<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Our SoC FPGA Ecosystem</title>

    <link rel="stylesheet" href="/css/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_our_SoC_FPGA_ecosystem.css">
    <link rel="stylesheet" href="/css/rushita_automotive.css">
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>

    <!-- --------------------------------------------------------------------- -->
    <!-- <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="">Programmable Solutions</a></li>
                    <li><a href="">FPGA Design Tools and Software</a></li>
                    <li><p class="mb-0">Intel SoC FPGA Embedded Development Suite</p></li>
                </ol>
            </div>
        </nav>
    </section> -->

    <section class="m_ai_tdrop">
        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                Programmable Solutions
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="#">FPGAs & Programmable Devices</a></li>
                <li><a class="dropdown-item m_dropActive" href="/Product/B10_intel_Quarts.html">FPGA Design Tools and Software</a></li>
                <li><a class="dropdown-item m_dropActive" href="/Product/B11_intel_intellectual.html">FPGA Intellectual Property</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Development Boards</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">FPGA Developer Support</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">FPGA Services</a></li>
            </ul>
        </div>
    
    
        <div class="m_ai_shlash">/</div>
        <div>
            <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false">
                FPGA Design Tools and Software
            </button>
            <ul class="dropdown-menu">
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_quartus_prime_design_software_overview.html">Intel Quartus Prime Design Software</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">Intel FPGA Design Tools</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_intel_high_level_synthesis_HLS_Compiler.html">Intel HLS Compiler</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">Intel FPGA SDK for OpenCL</a></li>
                <li><a class="dropdown-item m_dropActive" href="/vaidikhtml/mv_product/quartus_development_software_tools_digital_signal_processing_DSP_builder.html">DSP Builder for Intel FPGA</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">Intel FPGA Embedded Design Tools</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">Intel SoC FPGA Embedded Development Suite</a></li>
                <li><a class="dropdown-item m_dropActive" href="#">Nios II Embedded Design Suite</a></li>
            </ul>
        </div>
    
        <div class="m_ai_shlash">/</div>
        <div class="m_ai_httl">Intel SoC FPGA Embedded Development Suite</div>
    
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-------------------------------- Embedded Software ----------------------------------------->
    <section>
        <div style="background-color: #0068B5;" class="mv_intel_amx_bg_color">
            <h1 class="mb-0" style="font-weight: 350; color: #fff;">Embedded Software and Tools for Intel® SoC FPGA</h1>
        </div>
    </section>
    <!-- ----------------------------------------------------------------------------------------- -->

    <!------------------------- Intel FPGAs navs & tabs  ----------------------------->
    <section>
        <div class="mv_deploy_nav_tab">
            <div class="container">
                <ul class="nav nav-pills mv_deploy_nav_pills pt-4" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link active mv_deploy_nav_link" id="pills-home-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-home" type="button" role="tab" aria-controls="pills-home"
                            aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-profile-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-profile" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">Download</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-ecosystem-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-ecosystem" type="button" role="tab" aria-controls="pills-ecosystem"
                            aria-selected="false">Ecosystem</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-open-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-open" type="button" role="tab" aria-controls="pills-open"
                            aria-selected="false">Open Source</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-documentation-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-documentation" type="button" role="tab" aria-controls="pills-documentation"
                            aria-selected="false">Documentation and Support</button>
                    </li>
                </ul>
            </div>
            <div class="tab-content" id="pills-tabContent">
                <div class="tab-pane fade show active" id="pills-home" role="tabpanel"
                    aria-labelledby="pills-home-tab" tabindex="0">
                    <!-- The Intel -->
                    <div class="mv_coman_padd text-center">
                        <div class="container">
                            <p class="mb-0">The Intel® SoC FPGA Embedded Development Suite (SoC EDS) is a comprehensive tool suite for embedded software development on Intel® SoC FPGAs. It comprises of development tools, utility programs, run-time software, and application examples. Individual components of SoC EDS are now on GitHub.</p>
                        </div>
                    </div>
                    <!-- What's New -->
                    <div style="background-color: #F7F7F7;" class="mv_coman_padd  text-center">
                        <div class="container">
                            <h1 style="font-weight: 350;">What's New</h1>
                            <p class="mb-0">The Intel® SoC FPGA Embedded Development Suite (SoC EDS) is a comprehensive tool suite for embedded software development on Intel® SoC FPGAs. It comprises of development tools, utility programs, run-time software, and application examples. Individual components of SoC EDS are now on GitHub.</p>
                        </div>
                    </div>
                    <!-- Arm* Development -->
                    <div style="background-color: #0068B5; color: #fff;" class="mv_coman_padd">
                        <div class="container">
                            <div class="row mv_gpu_flex">
                                <div class="col-md-7 col-sm-12 align-content-center">
                                    <h1 style="font-weight: 350;" class="mb-2">Arm* Development Studio for Intel® SoC FPGA Edition</h1>
                                    <p>Powerful Eclipse IDE based on Arm* DS is power packed with features. Code, build, debug, and optimize in one IDE! Intel has migrated to the new Arm* Development Studio for Intel® SoC FPGA (Arm* DS for Intel® SoC FPGA) and support for Arm* DS-5 has been dropped starting with Intel® Quartus® Prime Pro and Standard software version 20.1. Arm* DS for Intel® SoC FPGA is no longer installed as a part of SoC EDS and is a separate download.</p>
                                    <a class="mv_watch_now_btn" href="/vaidikhtml/mv_product/quartus_development_software_tools_arm_development_studio_DS_for_altera_SoC_FPGAs.html">Learn more</a>
                                </div>
                                <div class="col-md-5 col-sm-12 align-content-center">
                                    <div class="mv_enable_img">
                                        <img class="w-100" src="/img/mv_image/fpga-adaptive-debug-rwd.png.rendition.intel.web.720.405.png" alt="">
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <!-- Videos -->
                    <div class="mv_coman_padd">
                        <div class="container">
                            <h1 style="font-weight: 350; text-align: center;">Videos</h1>
                        </div>
                    </div>
                    <div class="container">
                        <div class="row justify-content-center">
                            <div class="col-md-4 col-sm-6 ">
                                <div class="mv_feature_con">
                                    <video class="w-100" controls loop id="myVideo1">
                                        <source src="/img/mv_video/video.mp4" type="video/mp4">
                                    </video>
                                    <h3 style="color: #003c71; font-weight: 350;">Intel® Agilex™ FPGA Embedded Software Stack</h3>
                                    <p style="color: #003c71;">Intel Programmable Solutions Group and its ecosystem partners deliver embedded tools and runtime environments designed to enable you to efficiently and quickly move from concept to release. We provide you with all the components needed to create your embedded system using Intel® Agilex™ FPGA devices including open-source software, industry leading integrated development environments, compilers, debuggers, and profiling tools.</p>
                                </div>
                            </div>
                            <div class="col-md-4 col-sm-6 ">
                                <div class="mv_feature_con">
                                    <video class="w-100" controls loop id="myVideo1">
                                        <source src="/img/mv_video/video.mp4" type="video/mp4">
                                    </video>
                                    <h3 style="color: #003c71; font-weight: 350;">Embedded Software and Tools for Intel® Agilex™ SoC FPGAs</h3>
                                    <p style="color: #003c71;">Intel® Agilex™ FPGAs and SoCs bring Intel technology leadership in multiple areas including architecture, packaging, process technology, developer tools, power and performance. Learn how you can take advantage of these capabilities with our Embedded Software and Tools for Intel® Agilex™ SoC FPGAs.</p>
                                </div>
                            </div>
                            <div class="col-md-4 col-sm-6 ">
                                <div class="mv_feature_con">
                                    <video class="w-100" controls loop id="myVideo1">
                                        <source src="/img/mv_video/video.mp4" type="video/mp4">
                                    </video>
                                    <h3 style="color: #003c71; font-weight: 350;">Platform Designer: Easy to Use System Integration Tool</h3>
                                    <p style="color: #003c71;">Learn how easy and time saving it is to use Platform Designer, Intel’s easy to use system integration tool. Leverage our Linux community to get started quickly using ready to use hardware and software design examples, including the Intel® Agilex™ SoC Golden hardware reference design using Platform Designer in the Intel® Quartus® Prime Pro Edition Software v20.3.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
                <div class="tab-pane fade" id="pills-profile" role="tabpanel" aria-labelledby="pills-profile-tab"
                    tabindex="0">
                    <!-- Design Tools -->
                    <div class="mv_coman_padd">
                        <div class="container">
                            <h1 style="font-weight: 350;">Design Tools and Software</h1>
                            <p>Download the latest Intel® SoC FPGA Embedded Development Suite and Arm Development Studio.</p>
                            <div class="row">
                                <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-sm-6">
                                    <h4 style="font-weight: 350;">Intel® SoC FPGA EDS Pro Edition</h4>
                                    <p><a class="mv_download_btn" href="">Download for Windows</a></p>
                                    <p><a class="mv_download_btn" href="">Download for Linux</a></p>
                                </div>
                                <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-sm-6">
                                    <h4 style="font-weight: 350;">Intel® SoC FPGA EDS Standard Edition</h4>
                                    <p><a class="mv_download_btn" href="">Download for Windows</a></p>
                                    <p><a class="mv_download_btn" href="">Download for Linux</a></p>
                                </div>
                                <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-sm-6">
                                    <h4 style="font-weight: 350;">Arm DS for Intel® SoC FPGA</h4>
                                    <p class="mb-2">Every SoC FPGA-based embedded system design is unique due to the customized logic programmed into the FPGA. Intel and Arm developed the toolkit to give you an unprecedented level of FPGA visibility and control.</p>
                                    <p><a class="mv_download_btn" href="">Download here</a></p>
                                </div>
                                <div style="padding: 16px;" class="col-xl-3 col-lg-6 col-sm-6">
                                    <h4 style="font-weight: 350;">Intel® Quartus® Prime Design Software</h4>
                                    <p class="mb-2">Intel® Quartus® Prime Design Software provides everything you need to design with Intel® SoC FPGAs. It is a complete development package that comes with a user-friendly GUI and technology to help you bring your ideas into reality.</p>
                                    <p><a class="mv_download_btn" href="">Download here</a></p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
                <div class="tab-pane fade" id="pills-ecosystem" role="tabpanel" aria-labelledby="pills-ecosystem-tab"
                    tabindex="0">
                    <!-- Intel SoC FPGAs -->
                    <div style="background-color: #fff;" class="mv_coman_padd">
                        <div class="container">
                            <h1 style="font-weight: 350;">Intel SoC FPGAs Ecosystem</h1>
                            <p class="mb-0">Intel® SoC FPGAs are Arm processor-based and inherit the strength of the Arm ecosystem. Our ecosystem partners and the Intel® SoC FPGA user community provide a range of options to meet your SoC FPGA development needs.</p>
                            <p class="mb-0">&nbsp;</p>
                            <h3 style="font-weight: 350;" class="mb-4">Operating Systems</h3>
                            <p class="mb-2">Intel® SoC FPGAs include a sophisticated high-performance multicore Arm processor subsystem. This processor can be used for a wide range of functions from very simple bare-metal applications running on one of the available cores to high-bandwidth, low-latency, real-time operations. For a simple single-core application with minimal real-time constraints, bare-metal application can be build using the provided Hardware Libraries (HWLIBs). However, to take full advantage of the capabilities of the device, it is highly recommended to use an operating system (OS). The chosen operating system can be a simple real-time kernel running on a single-core or a full-featured operating system such as Linux, or one of a number of multicore-capable real-time operating systems.</p>
                            <p class="mb-2">In addition to open-source Linux operating system, there are a number of commercial operating systems available for Intel® SoC FPGAs.</p>
                            <p class="mb-2">You can obtain Linux operating system and open-source products for Intel® SoC FPGAs on RocketBoards.org. This site provides a development environment and collaboration for embedded developers using SoC FPGAs. For information about the Golden System Reference Design that comes pre-installed on the Intel® SoC FPGA boards, search rocketboards.org for “GSRD”.</p>
                            <a class="b_special_a1" href="">Go to RocketBoards.org ›</a>
                        </div>
                    </div>
                    <!-- Operating System table -->
                    <div class="mv_product_padd">
                        <div class="container">
                            <table class="mv_product_table w-100">
                                <thead>
                                    <tr>
                                        <th>
                                            <p class="mb-2">Operating System</p>
                                        </th>
                                        <th>
                                            <p class="mb-2">Company</p>
                                        </th>
                                    </tr>
                                </thead>
                                <tbody>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">Abassi</a></p></td>
                                        <td><p class="mb-2">Code Time Technologies</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">Bare-Metal/Hardware Libraries</a></p></td>
                                        <td><p class="mb-2">Intel</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">Carrier Grade Edition 7 (CGE7)</a></p></td>
                                        <td><p class="mb-2">MontaVista</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">DEOS</a></p></td>
                                        <td><p class="mb-2">DDC-I</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">eCosPro</a></p></td>
                                        <td><p class="mb-2">eCosCentric</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">eT-Kernel</a></p></td>
                                        <td><p class="mb-2">eSOL</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">FreeRTOS</a></p></td>
                                        <td><p class="mb-2">FreeRTOS.org</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">INTEGRITY RTOS</a></p></td>
                                        <td><p class="mb-2">Green Hills Software</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">Nucleus</a></p></td>
                                        <td><p class="mb-2">Siemens</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">QNX Neutrino RTOS</a></p></td>
                                        <td><p class="mb-2">QNX</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">RTXC</a></p></td>
                                        <td><p class="mb-2">Quadros Systems Inc.</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">ThreadX</a></p></td>
                                        <td><p class="mb-2">Microsoft</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">uC/OS-II, uC/OS-III</a></p></td>
                                        <td><p class="mb-2">Micrium</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">uC3</a>(Japanese language)</p></td>
                                        <td><p class="mb-2">eForce</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">VxWorks</a></p></td>
                                        <td><p class="mb-2">Wind River</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">Wind River Linux</a></p></td>
                                        <td><p class="mb-2">Wind River</p></td>
                                    </tr>
                                </tbody>
                            </table>
                        </div>
                    </div>
                    <!-- Development Tools -->
                    <div class="mv_product_padd">
                        <div class="container">
                            <div class="row">
                                <div class="col-md-8">
                                    <h3 class="mb-4" style="font-weight: 350;">Development Tools</h3>
                                    <p class="mb-2">For professional quality development tools including JTAG debuggers and instruction trace functions consider the following options:</p>
                                </div>
                            </div>
                            <table class="mv_product_table w-100">
                                <thead>
                                    <tr>
                                        <th>
                                            <p class="mb-2">Operating System</p>
                                        </th>
                                        <th>
                                            <p class="mb-2">Company</p>
                                        </th>
                                        <th>
                                            <p class="mb-2">Description</p>
                                        </th>
                                    </tr>
                                </thead>
                                <tbody>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">Arm Development Studio for Intel SoC FPGA</a></p></td>
                                        <td><p class="mb-2">Intel</p></td>
                                        <td><p class="mb-2">Software development and debug tools for the Intel SoC FPGA devices based on ARM Development Studio. Use with Intel FPGA Download Cable II JTAG debugger tool or with ARM DSTREAM tools for JTAG debugging and high-speed instruction Trace.</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">Multi</a></p></td>
                                        <td><p class="mb-2">Green Hills</p></td>
                                        <td><p class="mb-2">Software development and debug tools for Green Hills INTEGRITY real-time operating system. MULTI is complemented with the <a class="b_special_a1" href="">Green Hills Probe</a> for high-speed JTAG debugging.</p></td>
                                    </tr>
                                    <tr>
                                        <td>
                                            <p class="mb-2"><a class="b_special_a1" href="">Poly-Platform,</a></p>
                                            <p class="mb-2"><a class="b_special_a1" href="">uC/OS-II</a></p>
                                        </td>
                                        <td>
                                            <p class="mb-2">PolyCore Software,</p>
                                            <p class="mb-2">Micrium</p>
                                        </td>
                                        <td><p class="mb-2">PolyCore Software and Micrium support Cyclone® V SoCs with a multicore solution. This development environment gives users a time-tested message-passing programming model and a trusted Real Time Operating System (RTOS), and makes it easy to create new multicore designs.</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">Simulink Embedded Coder</a></p></td>
                                        <td><p class="mb-2">MathWorks</p></td>
                                        <td><p class="mb-2">Use Simulink and Embedded Coder from MathWorks to generate C/C++ code for Cyclone V SoCs. When used in combination with Intel® SoC FPGA support from HDL Coder, this solution can be utilized in a hardware/software workflow spanning simulation, prototyping, verification, and implementation on Intel® SoC FPGAs.</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">Sourcery CodeBench</a></p></td>
                                        <td><p class="mb-2">Siemens</p></td>
                                        <td><p class="mb-2">GNU toolchain support for the dual-core Arm Cortex-A9 MPCore processor-based SoC Virtual Target.</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">TRACE32</a></p></td>
                                        <td><p class="mb-2">Lauterbach</p></td>
                                        <td><p class="mb-2">Lauterbach TRACE32 is family of modular microprocessor development tools that include debug, trace, and instruction-set simulators that support the Nios® II processor and the dual-core Arm* Cortex*-A9 MPCore* processor-based SoC.</p></td>
                                    </tr>
                                    <tr>
                                        <td><p class="mb-2"><a class="b_special_a1" href="">Workbench</a></p></td>
                                        <td><p class="mb-2">Wind River</p></td>
                                        <td><p class="mb-2">Software development tools for VxWorks on the dual-core Arm Cortex-A9 MPCore processor in Cyclone® V SoCs and Arria® V SoCs.</p></td>
                                    </tr>
                                </tbody>
                            </table>
                        </div>
                    </div>
                    <!-- IP Cores -->
                    <div style="background-color: #fff;" class="mv_ip_core_padd">
                        <div class="container">
                            <h1 style="font-weight: 350;">IP Cores</h1>
                            <p class="">Intel® SoC FPGAs are supported by a wide range of third-party as well as soft intellectual property (IP) cores. These blocks can be instantiated in the FPGA portion of the SoC device.</p>
                            <a class="mv_find_ip_padd" href="">Find IP</a>
                        </div>
                    </div>
                    <!-- Nios® II -->
                    <div style="background-color: #fff;" class="mv_ip_core_padd">
                        <div class="container">
                            <h1 style="font-weight: 350;">Nios® II Soft Processor</h1>
                            <p class="">The Nios® II processor, the world's most versatile processor, according to Gartner Research, is the most widely used soft processor in the FPGA industry. The Nios® II processor delivers unprecedented flexibility for your cost-sensitive, real-time, safety-critical (DO-254), ASIC-optimized, and applications processing needs. The Nios® II processor supports all of our SoC and FPGA families.</p>
                            <a class="mv_find_ip_padd" href="">Learn more</a>
                        </div>
                    </div>
                    <!-- Intel® Partner -->
                    <div style="background-color: #fff;" class="mv_ip_core_padd">
                        <div class="container">
                            <h1 style="font-weight: 350;">Intel® Partner Alliance</h1>
                            <p class="">The Intel® Partner Alliance is a program designed to enhance the value, relevance, and the experience we deliver to our partners. The unification of former Intel partner programs, such as the Design Solutions Network and the FPGA Partner Program, allows Intel and its partners to continue to drive the industry to innovate solutions with powerful technology. These investments help enable disruption and accelerate new market opportunities in an increasingly data-centric world. From leading edge technologies to sophisticated sales enablement and powerful partner networking, the Intel® Partner Alliance connects partners to a world of innovation.</p>
                            <a class="mv_find_ip_padd" href="">Learn more</a>
                        </div>
                    </div>
                    <!-- Nios® II -->
                    <div style="background-color: #fff;" class="mv_ip_core_padd">
                        <div class="container">
                            <h1 style="font-weight: 350;">Standalone Boards</h1>
                            <p class="">Standalone boards are sometimes included as part of a development kit.  A development kit typically includes software and hardware. The Intel® SoC FPGA development kits include the board and all associated cables, documentation, and software development tools (SoC EDS and Arm Development Studio for Intel® SoC FPGAs (Arm DS for Intel® SoC FPGAs).</p>
                            <a class="mv_find_ip_padd" href="">Find an Intel FPGA Board</a>
                        </div>
                    </div>
                </div>
                <div class="tab-pane fade" id="pills-open" role="tabpanel" aria-labelledby="pills-open-tab"
                    tabindex="0">
                    <!-- Open Source -->
                    <div style="background-color: #fff;" class="mv_coman_padd">
                        <div class="container">
                            <h1 style="font-weight: 350;">Open Source and Linux for SoC FPGAs</h1>
                            <p class="mb-0">Intel contributes to the Linux community by supporting our SoC FPGA and Nios® II processor customers via the community portal RocketBoards.org. We ensure the availability of Linux kernels, U-boot, and the meta-Intel layers for Angstrom and the Yocto Project for the Intel® SoC FPGAs. Intel contributes to the open-source community to enable the Linux kernel to run on its SoC FPGA and Nios® II processor architectures. Contributions include improvements to the general kernel as well as new SoC FPGA and Nios® II processor-specific functions, such as the FPGA manager framework. By nature, these improvements benefit everyone in the Linux community.</p>
                            <p class="mb-0"><a class="b_special_a1" href="">Learn more about the Nios® II processor ›</a></p>
                            <p class="mb-0">&nbsp;</p>
                            <h3 style="font-weight: 350;" class="mb-4">Industry-Leading Linux Support</h3>
                            <p class="mb-2">Intel keeps up with the Linux community by upgrading to the latest stable kernel on <a class="b_special_a1" href="">kernel.org.</a> Additionally, Intel supports a modern release strategy by updating public git trees every two weeks on <a class="b_special_a1" href="">RocketBoards.org</a>.</p>
                            <p class="mb-0">&nbsp;</p>
                            <h3 style="font-weight: 350;" class="mb-4">Upstreaming</h3>
                            <p class="mb-2">Intel's approach to Linux for SoC FPGAs and the Nios® II processor is centered on upstreaming fixes and improvements of the SoC FPGA and Nios® II processor code primarily to <a class="b_special_a1" href="">kernel.org</a> and <a class="b_special_a1" href="">DENX.de</a>. Consequently, Intel assembled a Linux team with upstreaming as a key strategy.</p>
                            <p class="mb-0">&nbsp;</p>
                            <h3 style="font-weight: 350;" class="mb-4">Delivery</h3>
                            <p class="mb-2">In addition to providing the latest stable kernel for the SoC FPGA architecture, Intel also supports U-Boot, LTS kernel with and without PREEMPT_RT, and a meta-Intel layer. You can obtain the code via the public code repositories on <a class="b_special_a1" href="">RocketBoards.org</a>, which is a “one-stop-shop” for Linux developers working on Intel® SoC FPGAs.</p>
                            <p class="mb-2">RocketBoards.org code repositories include:</p>
                            <ul>
                                <li>Latest stable kernel<br>
                                </li>
                                <li>LTS kernel</li>
                                <li>U-Boot now mainlined</li>
                                <li>Arm Trusted Firmware upgraded and maintained</li>
                                <li>Yocto Project distribution</li>
                            </ul>
                            <h3 style="font-weight: 350;" class="mb-4">Intel® SoC FPGAs Linux Ongoing Innovation</h3>
                            <p class="mb-2">Intel contributes to the Linux kernel, <a class="b_special_a1" href="">kernel.org</a>. Specifically, Intel innovates by augmenting the Linux kernel with new features, such as an FPGA manager framework for programming and reconfiguring the FPGA. Furthermore, Intel is enhancing the kernel to better handle memory map reconfiguration via dynamic device trees.</p>
                        </div>
                    </div>
                </div>
                <div class="tab-pane fade" id="pills-documentation" role="tabpanel" aria-labelledby="pills-documentation-tab"
                    tabindex="0">
                    <!-- Linux Community -->
                    <div style="background-color: #fff;" class="mv_coman_padd">
                        <div class="container">
                            <h1 style="font-weight: 350;">Linux Community</h1>
                            <p>Visit RocketBoards for more SoC Linux and open-source products, including documentation. For information about the Linux-based Golden System Reference Design (GSRD) that is typically pre-programmed into the board, search rocketboards.org for GSRD.</p>
                            <a class="mv_download_btn" href="">Download for Windows</a>
                        </div>
                    </div>
                    <!-- SoC EDS components -->
                    <div style="background-color: #fff;" class="mv_coman_padd">
                        <div class="container">
                            <h1 style="font-weight: 350;">SoC EDS components on GitHub and Rocketboards</h1>
                            <ul>
                                <li><a class="b_special_a1" href="">U-Boot Source Code</a></li>
                                <li><a class="b_special_a1" href="">GHRD</a></li>
                                <li><a class="b_special_a1" href="">HWLIBs</a></li>
                                <li>Instructions for <a class="b_special_a1" href="">Baremetal Compiler</a></li>
                            </ul>
                        </div>
                    </div>
                    <!-- Get technical -->
                    <div style="background-color: #fff;" class="mv_coman_padd">
                        <div class="container">
                            <h1 style="font-weight: 350;">Get technical resources and more for Intel® SoC EDS</h1>
                            <p>Find technical documentation, videos, white papers, and training courses.</p>
                            <a class="mv_download_btn" href="">Get resources</a>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------ -->

    <!------------------------------ Get Started ------------------------------------>
    <section>
        <div style="background-color: #004A86; color: #fff;" class="mv_coman_padd">
            <div class="container">
                <h1 class="mb-1" style="font-weight: 350;">Get Started with Intel Today</h1>
                <div class="row">
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 350;">Intel® SoC FPGAs</h4>
                        <p class="mb-3">Explore these compatible devices for your design:</p>
                        <p><a class="b_special_a" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_FPGA_portfolio.html">Intel® Agilex™ FPGA and SoC FPGA</a></p>
                        <p><a class="b_special_a" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_overview.html">Intel® Stratix® 10 FPGA and SoC FPGA</a></p>
                        <p><a class="b_special_a" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_arria_series_arria_10_FPGAs_and_SoC_FPGAs.html">Intel® Arria® 10 FPGA and SoC FPGA</a></p>
                        <p><a class="b_special_a" href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_cyclone_FPGAs_and_SoC_FPGAs_cyclone_V_FPGAs_and_SoC_FPGAs.html">Cyclone® V FPGA and SoC FPGA</a></p>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a" href="">Intel® FPGA Development Kits</a></h4>
                        <p class="mb-3">Intel® FPGA Development Kits provide a complete, high-quality design environment for engineers.</p>
                    </div>
                    <div style="padding: 16px;" class="col-md-4 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a" href="">Intel® FPGA Development Kits</a></h4>
                        <p class="mb-3">Intel provides a complete suite of development tools for every stage of your design for Intel® FPGAs, CPLDs, and SoC FPGAs.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------ -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>

