// Seed: 4172649944
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  output id_4;
  inout id_3;
  inout id_2;
  input id_1;
  assign id_4[1'd0] = 1 ? id_1 : 1;
  type_7(
      1, 1, 1
  );
  logic id_5;
  logic id_6 = 1;
  assign id_2 = id_5;
endmodule
