// Seed: 1505672680
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    output wor id_3,
    output uwire id_4,
    output uwire id_5,
    output wire id_6,
    input tri1 id_7,
    output wand id_8,
    output uwire id_9
);
  initial $signed(30);
  ;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input tri0 id_5,
    output logic id_6,
    input wor id_7
);
  always @(negedge id_3) id_6 = id_3;
  wire id_9;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_6 = 0;
  assign id_2 = 1 < -1'b0;
endmodule
