git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/Simple-IPod-I.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462992458
git clone --depth 1 --no-tags https://github.com/mahiru23/31cpu-dynamic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462263012
git clone --depth 1 --no-tags https://github.com/BeityLuo/BUAA_MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461460247
git clone --depth 1 --no-tags https://github.com/WillyChennnn/B_ICC2016_preliminary_grad_cell-based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461934969
git clone --depth 1 --no-tags https://github.com/jldzen/Gaea.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458424534
git clone --depth 1 --no-tags https://github.com/reputation0809/IC_contest__univ_2010.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458521801
git clone --depth 1 --no-tags https://github.com/luoweiWHUT/wave_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463598087
git clone --depth 1 --no-tags https://github.com/rileydturner/basys3-alarm-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463019740
git clone --depth 1 --no-tags https://github.com/ayushya323/binary_neural_network_using_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463750835
git clone --depth 1 --no-tags https://github.com/DjSPIT/basic-verilog-codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463844204
git clone --depth 1 --no-tags https://github.com/DanielNasc/helloooooooooooooooooooooooooooo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456727748
git clone --depth 1 --no-tags https://github.com/thedrippster/Lab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457212364
git clone --depth 1 --no-tags https://github.com/frankyfrank666/FPGA_7_Segment_Display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458194456
git clone --depth 1 --no-tags https://github.com/Paul-31415/hera-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458335634
git clone --depth 1 --no-tags https://github.com/PRASANNA-416/Assignements-EC340.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458709032
git clone --depth 1 --no-tags https://github.com/JerryAZR/FPGA-Robotics-Edu-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458935738
git clone --depth 1 --no-tags https://github.com/ipgtestrepos/ipB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458996853
git clone --depth 1 --no-tags https://github.com/arsnb12/Hardware-Descriptive-Language-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458681822
git clone --depth 1 --no-tags https://github.com/Nalinkumar2002/window_comp_counter_mux_esim_ms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468379187
git clone --depth 1 --no-tags https://github.com/LawrenceTN/STOPLIGHT-GAME.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468524479
git clone --depth 1 --no-tags https://github.com/alitariq4589/RV32I_Single_Cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456131131
git clone --depth 1 --no-tags https://github.com/zgw598243565/AverageFliter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456818331
git clone --depth 1 --no-tags https://github.com/MadhuriKadam9/Design-of-Serializer-with-LVDS-Driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468307360
git clone --depth 1 --no-tags https://github.com/Aymontsh/Synchronous-FIFO-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460072030
git clone --depth 1 --no-tags https://github.com/CasKei/toying_with_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460698546
git clone --depth 1 --no-tags https://github.com/peterwu-1031/ntuee-logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464401878
git clone --depth 1 --no-tags https://github.com/Palacios1337/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465869836
git clone --depth 1 --no-tags https://github.com/oliviamatache/Verilog-Solving-a-Maze.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466447808
git clone --depth 1 --no-tags https://github.com/kimiasa/ReBNet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464495116
git clone --depth 1 --no-tags https://github.com/ftkovr9k/ARM-Single-Cycle-Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464660629
git clone --depth 1 --no-tags https://github.com/yuerbujin/VerilogHDL_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467425609
git clone --depth 1 --no-tags https://github.com/DebjitLP/logic_synthesis.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466158536
git clone --depth 1 --no-tags https://github.com/marcus-deans/mips-isa-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466269504
git clone --depth 1 --no-tags https://github.com/ikbalavsar/8-bit-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466829031
git clone --depth 1 --no-tags https://github.com/visionvlsi/opensta_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468291202
git clone --depth 1 --no-tags https://github.com/thebigshed/7Segment-Hex.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456174043
git clone --depth 1 --no-tags https://github.com/sam2468sam/DIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459017585
git clone --depth 1 --no-tags https://github.com/Taotu02feather/SPI_Slave_Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459939272
git clone --depth 1 --no-tags https://github.com/cuesta22/Lab_3_regfile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460188814
git clone --depth 1 --no-tags https://github.com/FredericoBresani/processing-unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458257485
git clone --depth 1 --no-tags https://github.com/jumzzz/learn_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458492267
git clone --depth 1 --no-tags https://github.com/wangxuechun7215/multiper.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459150002
git clone --depth 1 --no-tags https://github.com/alanswx/Laser500_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458870430
git clone --depth 1 --no-tags https://github.com/mahashunya/NocEpidemicRouting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464754997
git clone --depth 1 --no-tags https://github.com/Dasoveanu-Teodora/Maze-Solver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464897567
git clone --depth 1 --no-tags https://github.com/vikkisachdeva/openSTA_sta_workshop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467063689
git clone --depth 1 --no-tags https://github.com/CEK19/LSI_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466636763
git clone --depth 1 --no-tags https://github.com/EgoPlaZa/workshop_final-plaza-vasquez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466970908
git clone --depth 1 --no-tags https://github.com/ygjzdsg/A-Static-5-stage-Pipeline-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462693179
git clone --depth 1 --no-tags https://github.com/Yanglin-Tao/E15-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463210955
git clone --depth 1 --no-tags https://github.com/Adil-Kh/Lab4ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463197430
git clone --depth 1 --no-tags https://github.com/jimmysitu/verilog2smt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463198249
git clone --depth 1 --no-tags https://github.com/Igor542/fpga-uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462107412
git clone --depth 1 --no-tags https://github.com/lucaxchaves/IPLibrary.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461069000
git clone --depth 1 --no-tags https://github.com/Whee-il/COEN122.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461598158
git clone --depth 1 --no-tags https://github.com/DominicWasiewicz/Simulation-of-RISC-CPU-using-Verilog-Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457895358
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_FAS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459984304
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2016.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460343015
git clone --depth 1 --no-tags https://github.com/birdybro/Test_Pattern_YC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461047975
git clone --depth 1 --no-tags https://github.com/howie-zhao/gradu_proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456829815
git clone --depth 1 --no-tags https://github.com/ruichenZz/csm152a-group9-lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457151625
git clone --depth 1 --no-tags https://github.com/mohammadsaadati80/Restoring-Divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457738105
git clone --depth 1 --no-tags https://github.com/mohammadsaadati80/Stack-Based-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457747238
git clone --depth 1 --no-tags https://github.com/Alik-Mirzoyan/Verilog_home_work.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456645887
git clone --depth 1 --no-tags https://github.com/Sumanyu-Singh/Mixed-Signal-Design-of-3-bit-Flash-Type-ADC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468449555
git clone --depth 1 --no-tags https://github.com/AndraPescaru/Digital-Integrated-Circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467670240
git clone --depth 1 --no-tags https://github.com/nguyendao-uom/mpw5-eFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468093033
git clone --depth 1 --no-tags https://github.com/YoTuGi/DE0CV_4BitCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462775460
git clone --depth 1 --no-tags https://github.com/YoTuGi/DE0CV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462752294
git clone --depth 1 --no-tags https://github.com/fast-crypto-lab/sntrup761_fcl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463439324
git clone --depth 1 --no-tags https://github.com/Gaveroid/ECE09243-Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463325928
git clone --depth 1 --no-tags https://github.com/KLGR123/Digital_Circuit_homework.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463822087
git clone --depth 1 --no-tags https://github.com/TheSonders/SimpleSniffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463678643
git clone --depth 1 --no-tags https://github.com/SKrishnaPrasad-10/Half-Precision-FP-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464357333
git clone --depth 1 --no-tags https://github.com/YhelyO/GCD-Verilog-DVD-Course-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464566316
git clone --depth 1 --no-tags https://github.com/eric0219c/CVSD_Computer-Aided-VLSI-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465216255
git clone --depth 1 --no-tags https://github.com/adeelahmad81299/RISC-V_CORE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466119483
git clone --depth 1 --no-tags https://github.com/jc123488/B_ICC2014_preliminary_grad_cell-based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465614476
git clone --depth 1 --no-tags https://github.com/elvislzy/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466241681
git clone --depth 1 --no-tags https://github.com/DavidCussans/uob-hep-pc005a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467531507
git clone --depth 1 --no-tags https://github.com/yashpawar/HDLbits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467768192
git clone --depth 1 --no-tags https://github.com/AnDa-creator/TLC_ee705Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465389471
git clone --depth 1 --no-tags https://github.com/Chandrusankar7/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462309460
git clone --depth 1 --no-tags https://github.com/vignesh24g/Knockout_tournament.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467854085
git clone --depth 1 --no-tags https://github.com/northwoodlogic/riscv-robotsoc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466591636
git clone --depth 1 --no-tags https://github.com/Eldorado7621/image-processing-on-zynq-processing-system-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466557165
git clone --depth 1 --no-tags https://github.com/pavang19/4-bit-Carry-Look-Ahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467182899
git clone --depth 1 --no-tags https://github.com/CyberSoul21/digital-systems-II-final-project-UNAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467240814
git clone --depth 1 --no-tags https://github.com/lwshowl/RISCV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467341918
git clone --depth 1 --no-tags https://github.com/dongremayur777/3_Bit_Wallace_Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467194018
git clone --depth 1 --no-tags https://github.com/Mounika3105/FPGA-Based-System-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458113953
git clone --depth 1 --no-tags https://github.com/swood76/ADS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456729870
git clone --depth 1 --no-tags https://github.com/yuxiaoqing123/git_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456929432
git clone --depth 1 --no-tags https://github.com/Ronan-Harkins/Lab3_comparch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457888581
git clone --depth 1 --no-tags https://github.com/16uhrpasing/hwsw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459096966
git clone --depth 1 --no-tags https://github.com/RChandana/EDA-Playground-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461498097
git clone --depth 1 --no-tags https://github.com/hsdev1/ImageProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462395423
