Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Wed Feb 13 11:05:55 2019
| Host         : cyclops running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
| Design       : aes
| Device       : 7vx690t-ffg1761
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 481 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 258 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.198        0.000                      0                13650        0.006        0.000                      0                13650        1.450        0.000                       0                 10986  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk                       {0.000 5.000}        10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 2.000}        4.000           250.000         
  w_clkfbout_clk_wiz_gen  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         0.198        0.000                      0                13650        0.006        0.000                      0                13650        1.450        0.000                       0                 10982  
  w_clkfbout_clk_wiz_gen                                                                                                                                                    8.651        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            0.937         10.000      9.063                clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_counter_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2p/r_phase_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 2.714ns (74.234%)  route 0.942ns (25.766%))
  Logic Levels:           34  (CARRY4=32 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_counter_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage1/r_counter_reg[127]/Q
                         net (fo=5, unplaced)         0.198    -2.772    gcm_aes_instance/stage1/r_counter[127]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.365    -2.407 r  gcm_aes_instance/stage1/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.407    gcm_aes_instance/stage1/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.357 r  gcm_aes_instance/stage1/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.357    gcm_aes_instance/stage1/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.307 r  gcm_aes_instance/stage1/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.307    gcm_aes_instance/stage1/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.257 r  gcm_aes_instance/stage1/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.257    gcm_aes_instance/stage1/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.207 r  gcm_aes_instance/stage1/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.207    gcm_aes_instance/stage1/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.157 r  gcm_aes_instance/stage1/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.157    gcm_aes_instance/stage1/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.107 r  gcm_aes_instance/stage1/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.107    gcm_aes_instance/stage1/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.057 r  gcm_aes_instance/stage1/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.057    gcm_aes_instance/stage1/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.007 r  gcm_aes_instance/stage1/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.007    gcm_aes_instance/stage1/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.957 r  gcm_aes_instance/stage1/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.957    gcm_aes_instance/stage1/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.907 r  gcm_aes_instance/stage1/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.907    gcm_aes_instance/stage1/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.857 r  gcm_aes_instance/stage1/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.857    gcm_aes_instance/stage1/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.807 r  gcm_aes_instance/stage1/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.807    gcm_aes_instance/stage1/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.757 r  gcm_aes_instance/stage1/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.757    gcm_aes_instance/stage1/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.707 r  gcm_aes_instance/stage1/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.707    gcm_aes_instance/stage1/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.657 r  gcm_aes_instance/stage1/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.657    gcm_aes_instance/stage1/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.607 r  gcm_aes_instance/stage1/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.607    gcm_aes_instance/stage1/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.557 r  gcm_aes_instance/stage1/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.557    gcm_aes_instance/stage1/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.507 r  gcm_aes_instance/stage1/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.507    gcm_aes_instance/stage1/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.457 r  gcm_aes_instance/stage1/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.457    gcm_aes_instance/stage1/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.407 r  gcm_aes_instance/stage1/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.407    gcm_aes_instance/stage1/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.357 r  gcm_aes_instance/stage1/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.357    gcm_aes_instance/stage1/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.307 r  gcm_aes_instance/stage1/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.307    gcm_aes_instance/stage1/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.257 r  gcm_aes_instance/stage1/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.257    gcm_aes_instance/stage1/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.207 r  gcm_aes_instance/stage1/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.207    gcm_aes_instance/stage1/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.157 r  gcm_aes_instance/stage1/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007    -1.150    gcm_aes_instance/stage1/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.100 r  gcm_aes_instance/stage1/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.100    gcm_aes_instance/stage1/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.050 r  gcm_aes_instance/stage1/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.050    gcm_aes_instance/stage1/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.000 r  gcm_aes_instance/stage1/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.000    gcm_aes_instance/stage1/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -0.950 r  gcm_aes_instance/stage1/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -0.950    gcm_aes_instance/stage1/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154    -0.796 r  gcm_aes_instance/stage1/r_counter_reg[3]_i_2/O[3]
                         net (fo=6, unplaced)         0.336    -0.460    gcm_aes_instance/stage1/w_counter0[124]
                         LUT6 (Prop_lut6_I0_O)        0.120    -0.340 r  gcm_aes_instance/stage1/r_invalid_i_6/O
                         net (fo=1, unplaced)         0.000    -0.340    gcm_aes_instance/stage1/r_invalid_i_6_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277    -0.063 r  gcm_aes_instance/stage1/r_invalid_reg_i_2/CO[2]
                         net (fo=4, unplaced)         0.401     0.338    gcm_aes_instance/stage1/r_phase_reg[2][0]
                         LUT3 (Prop_lut3_I0_O)        0.122     0.460 r  gcm_aes_instance/stage1/r_phase[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.460    gcm_aes_instance/stage2p/D[0]
                         FDRE                                         r  gcm_aes_instance/stage2p/r_phase_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2p/r_phase_reg[2]/C
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         FDRE (Setup_fdre_C_D)        0.041     0.658    gcm_aes_instance/stage2p/r_phase_reg[2]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_counter_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2p/r_phase_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 2.627ns (72.389%)  route 1.002ns (27.611%))
  Logic Levels:           34  (CARRY4=32 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_counter_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage1/r_counter_reg[127]/Q
                         net (fo=5, unplaced)         0.198    -2.772    gcm_aes_instance/stage1/r_counter[127]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.365    -2.407 r  gcm_aes_instance/stage1/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.407    gcm_aes_instance/stage1/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.357 r  gcm_aes_instance/stage1/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.357    gcm_aes_instance/stage1/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.307 r  gcm_aes_instance/stage1/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.307    gcm_aes_instance/stage1/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.257 r  gcm_aes_instance/stage1/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.257    gcm_aes_instance/stage1/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.207 r  gcm_aes_instance/stage1/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.207    gcm_aes_instance/stage1/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.157 r  gcm_aes_instance/stage1/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.157    gcm_aes_instance/stage1/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.107 r  gcm_aes_instance/stage1/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.107    gcm_aes_instance/stage1/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.057 r  gcm_aes_instance/stage1/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.057    gcm_aes_instance/stage1/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.007 r  gcm_aes_instance/stage1/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.007    gcm_aes_instance/stage1/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.957 r  gcm_aes_instance/stage1/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.957    gcm_aes_instance/stage1/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.907 r  gcm_aes_instance/stage1/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.907    gcm_aes_instance/stage1/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.857 r  gcm_aes_instance/stage1/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.857    gcm_aes_instance/stage1/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.807 r  gcm_aes_instance/stage1/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.807    gcm_aes_instance/stage1/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.757 r  gcm_aes_instance/stage1/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.757    gcm_aes_instance/stage1/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.707 r  gcm_aes_instance/stage1/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.707    gcm_aes_instance/stage1/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.657 r  gcm_aes_instance/stage1/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.657    gcm_aes_instance/stage1/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.607 r  gcm_aes_instance/stage1/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.607    gcm_aes_instance/stage1/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.557 r  gcm_aes_instance/stage1/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.557    gcm_aes_instance/stage1/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.507 r  gcm_aes_instance/stage1/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.507    gcm_aes_instance/stage1/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.457 r  gcm_aes_instance/stage1/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.457    gcm_aes_instance/stage1/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.407 r  gcm_aes_instance/stage1/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.407    gcm_aes_instance/stage1/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.357 r  gcm_aes_instance/stage1/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.357    gcm_aes_instance/stage1/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.307 r  gcm_aes_instance/stage1/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.307    gcm_aes_instance/stage1/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.257 r  gcm_aes_instance/stage1/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.257    gcm_aes_instance/stage1/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.207 r  gcm_aes_instance/stage1/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.207    gcm_aes_instance/stage1/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.157 r  gcm_aes_instance/stage1/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007    -1.150    gcm_aes_instance/stage1/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.100 r  gcm_aes_instance/stage1/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.100    gcm_aes_instance/stage1/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.050 r  gcm_aes_instance/stage1/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.050    gcm_aes_instance/stage1/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.000 r  gcm_aes_instance/stage1/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.000    gcm_aes_instance/stage1/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -0.950 r  gcm_aes_instance/stage1/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -0.950    gcm_aes_instance/stage1/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.159    -0.791 r  gcm_aes_instance/stage1/r_counter_reg[3]_i_2/O[1]
                         net (fo=6, unplaced)         0.350    -0.441    gcm_aes_instance/stage1/w_counter0[122]
                         LUT4 (Prop_lut4_I2_O)        0.129    -0.312 r  gcm_aes_instance/stage1/r_phase[1]_i_11/O
                         net (fo=1, unplaced)         0.000    -0.312    gcm_aes_instance/stage1/r_phase[1]_i_11_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.255    -0.057 f  gcm_aes_instance/stage1/r_phase_reg[1]_i_3/CO[3]
                         net (fo=2, unplaced)         0.447     0.390    gcm_aes_instance/stage1/r_phase_reg[1]_i_3_n_0
                         LUT4 (Prop_lut4_I1_O)        0.043     0.433 r  gcm_aes_instance/stage1/r_phase[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.433    gcm_aes_instance/stage2p/D[1]
                         FDRE                                         r  gcm_aes_instance/stage2p/r_phase_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2p/r_phase_reg[1]/C
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         FDRE (Setup_fdre_C_D)        0.041     0.658    gcm_aes_instance/stage2p/r_phase_reg[1]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_counter_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage1/r_invalid_reg/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 2.714ns (77.037%)  route 0.809ns (22.963%))
  Logic Levels:           34  (CARRY4=32 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_counter_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage1/r_counter_reg[127]/Q
                         net (fo=5, unplaced)         0.198    -2.772    gcm_aes_instance/stage1/r_counter[127]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.365    -2.407 r  gcm_aes_instance/stage1/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.407    gcm_aes_instance/stage1/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.357 r  gcm_aes_instance/stage1/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.357    gcm_aes_instance/stage1/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.307 r  gcm_aes_instance/stage1/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.307    gcm_aes_instance/stage1/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.257 r  gcm_aes_instance/stage1/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.257    gcm_aes_instance/stage1/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.207 r  gcm_aes_instance/stage1/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.207    gcm_aes_instance/stage1/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.157 r  gcm_aes_instance/stage1/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.157    gcm_aes_instance/stage1/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.107 r  gcm_aes_instance/stage1/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.107    gcm_aes_instance/stage1/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.057 r  gcm_aes_instance/stage1/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.057    gcm_aes_instance/stage1/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.007 r  gcm_aes_instance/stage1/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.007    gcm_aes_instance/stage1/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.957 r  gcm_aes_instance/stage1/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.957    gcm_aes_instance/stage1/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.907 r  gcm_aes_instance/stage1/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.907    gcm_aes_instance/stage1/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.857 r  gcm_aes_instance/stage1/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.857    gcm_aes_instance/stage1/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.807 r  gcm_aes_instance/stage1/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.807    gcm_aes_instance/stage1/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.757 r  gcm_aes_instance/stage1/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.757    gcm_aes_instance/stage1/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.707 r  gcm_aes_instance/stage1/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.707    gcm_aes_instance/stage1/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.657 r  gcm_aes_instance/stage1/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.657    gcm_aes_instance/stage1/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.607 r  gcm_aes_instance/stage1/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.607    gcm_aes_instance/stage1/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.557 r  gcm_aes_instance/stage1/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.557    gcm_aes_instance/stage1/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.507 r  gcm_aes_instance/stage1/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.507    gcm_aes_instance/stage1/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.457 r  gcm_aes_instance/stage1/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.457    gcm_aes_instance/stage1/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.407 r  gcm_aes_instance/stage1/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.407    gcm_aes_instance/stage1/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.357 r  gcm_aes_instance/stage1/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.357    gcm_aes_instance/stage1/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.307 r  gcm_aes_instance/stage1/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.307    gcm_aes_instance/stage1/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.257 r  gcm_aes_instance/stage1/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.257    gcm_aes_instance/stage1/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.207 r  gcm_aes_instance/stage1/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.207    gcm_aes_instance/stage1/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.157 r  gcm_aes_instance/stage1/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007    -1.150    gcm_aes_instance/stage1/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.100 r  gcm_aes_instance/stage1/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.100    gcm_aes_instance/stage1/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.050 r  gcm_aes_instance/stage1/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.050    gcm_aes_instance/stage1/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.000 r  gcm_aes_instance/stage1/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.000    gcm_aes_instance/stage1/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -0.950 r  gcm_aes_instance/stage1/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -0.950    gcm_aes_instance/stage1/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154    -0.796 f  gcm_aes_instance/stage1/r_counter_reg[3]_i_2/O[3]
                         net (fo=6, unplaced)         0.336    -0.460    gcm_aes_instance/stage1/w_counter0[124]
                         LUT5 (Prop_lut5_I0_O)        0.120    -0.340 r  gcm_aes_instance/stage1/r_invalid_i_10/O
                         net (fo=1, unplaced)         0.000    -0.340    gcm_aes_instance/stage1/r_invalid_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277    -0.063 r  gcm_aes_instance/stage1/r_invalid_reg_i_3/CO[2]
                         net (fo=4, unplaced)         0.268     0.205    gcm_aes_instance/stage1_n_4
                         LUT2 (Prop_lut2_I1_O)        0.122     0.327 r  gcm_aes_instance/r_invalid_i_1/O
                         net (fo=1, unplaced)         0.000     0.327    gcm_aes_instance/stage1/r_new_instance_reg_0
                         FDRE                                         r  gcm_aes_instance/stage1/r_invalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_invalid_reg/C
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         FDRE (Setup_fdre_C_D)        0.041     0.658    gcm_aes_instance/stage1/r_invalid_reg
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage1/r_counter_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2p/r_phase_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 2.714ns (77.037%)  route 0.809ns (22.963%))
  Logic Levels:           34  (CARRY4=32 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage1/clk_out
                         FDRE                                         r  gcm_aes_instance/stage1/r_counter_reg[127]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage1/r_counter_reg[127]/Q
                         net (fo=5, unplaced)         0.198    -2.772    gcm_aes_instance/stage1/r_counter[127]
                         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.365    -2.407 r  gcm_aes_instance/stage1/r_counter_reg[123]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.407    gcm_aes_instance/stage1/r_counter_reg[123]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.357 r  gcm_aes_instance/stage1/r_counter_reg[119]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.357    gcm_aes_instance/stage1/r_counter_reg[119]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.307 r  gcm_aes_instance/stage1/r_counter_reg[115]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.307    gcm_aes_instance/stage1/r_counter_reg[115]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.257 r  gcm_aes_instance/stage1/r_counter_reg[111]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.257    gcm_aes_instance/stage1/r_counter_reg[111]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.207 r  gcm_aes_instance/stage1/r_counter_reg[107]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.207    gcm_aes_instance/stage1/r_counter_reg[107]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.157 r  gcm_aes_instance/stage1/r_counter_reg[103]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.157    gcm_aes_instance/stage1/r_counter_reg[103]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.107 r  gcm_aes_instance/stage1/r_counter_reg[99]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.107    gcm_aes_instance/stage1/r_counter_reg[99]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.057 r  gcm_aes_instance/stage1/r_counter_reg[95]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.057    gcm_aes_instance/stage1/r_counter_reg[95]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -2.007 r  gcm_aes_instance/stage1/r_counter_reg[91]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -2.007    gcm_aes_instance/stage1/r_counter_reg[91]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.957 r  gcm_aes_instance/stage1/r_counter_reg[87]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.957    gcm_aes_instance/stage1/r_counter_reg[87]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.907 r  gcm_aes_instance/stage1/r_counter_reg[83]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.907    gcm_aes_instance/stage1/r_counter_reg[83]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.857 r  gcm_aes_instance/stage1/r_counter_reg[79]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.857    gcm_aes_instance/stage1/r_counter_reg[79]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.807 r  gcm_aes_instance/stage1/r_counter_reg[75]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.807    gcm_aes_instance/stage1/r_counter_reg[75]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.757 r  gcm_aes_instance/stage1/r_counter_reg[71]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.757    gcm_aes_instance/stage1/r_counter_reg[71]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.707 r  gcm_aes_instance/stage1/r_counter_reg[67]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.707    gcm_aes_instance/stage1/r_counter_reg[67]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.657 r  gcm_aes_instance/stage1/r_counter_reg[63]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.657    gcm_aes_instance/stage1/r_counter_reg[63]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.607 r  gcm_aes_instance/stage1/r_counter_reg[59]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.607    gcm_aes_instance/stage1/r_counter_reg[59]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.557 r  gcm_aes_instance/stage1/r_counter_reg[55]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.557    gcm_aes_instance/stage1/r_counter_reg[55]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.507 r  gcm_aes_instance/stage1/r_counter_reg[51]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.507    gcm_aes_instance/stage1/r_counter_reg[51]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.457 r  gcm_aes_instance/stage1/r_counter_reg[47]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.457    gcm_aes_instance/stage1/r_counter_reg[47]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.407 r  gcm_aes_instance/stage1/r_counter_reg[43]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.407    gcm_aes_instance/stage1/r_counter_reg[43]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.357 r  gcm_aes_instance/stage1/r_counter_reg[39]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.357    gcm_aes_instance/stage1/r_counter_reg[39]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.307 r  gcm_aes_instance/stage1/r_counter_reg[35]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.307    gcm_aes_instance/stage1/r_counter_reg[35]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.257 r  gcm_aes_instance/stage1/r_counter_reg[31]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.257    gcm_aes_instance/stage1/r_counter_reg[31]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.207 r  gcm_aes_instance/stage1/r_counter_reg[27]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.207    gcm_aes_instance/stage1/r_counter_reg[27]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.157 r  gcm_aes_instance/stage1/r_counter_reg[23]_i_2/CO[3]
                         net (fo=1, unplaced)         0.007    -1.150    gcm_aes_instance/stage1/r_counter_reg[23]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.100 r  gcm_aes_instance/stage1/r_counter_reg[19]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.100    gcm_aes_instance/stage1/r_counter_reg[19]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.050 r  gcm_aes_instance/stage1/r_counter_reg[15]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.050    gcm_aes_instance/stage1/r_counter_reg[15]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -1.000 r  gcm_aes_instance/stage1/r_counter_reg[11]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -1.000    gcm_aes_instance/stage1/r_counter_reg[11]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050    -0.950 r  gcm_aes_instance/stage1/r_counter_reg[7]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000    -0.950    gcm_aes_instance/stage1/r_counter_reg[7]_i_2_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.154    -0.796 f  gcm_aes_instance/stage1/r_counter_reg[3]_i_2/O[3]
                         net (fo=6, unplaced)         0.336    -0.460    gcm_aes_instance/stage1/w_counter0[124]
                         LUT5 (Prop_lut5_I0_O)        0.120    -0.340 r  gcm_aes_instance/stage1/r_invalid_i_10/O
                         net (fo=1, unplaced)         0.000    -0.340    gcm_aes_instance/stage1/r_invalid_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.277    -0.063 r  gcm_aes_instance/stage1/r_invalid_reg_i_3/CO[2]
                         net (fo=4, unplaced)         0.268     0.205    gcm_aes_instance/stage2p/r_new_instance_reg_rep[0]
                         LUT3 (Prop_lut3_I2_O)        0.122     0.327 r  gcm_aes_instance/stage2p/r_phase[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.327    gcm_aes_instance/stage2p/w_s1_phase[0]
                         FDRE                                         r  gcm_aes_instance/stage2p/r_phase_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage2p/r_phase_reg[0]/C
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         FDRE (Setup_fdre_C_D)        0.041     0.658    gcm_aes_instance/stage2p/r_phase_reg[0]
  -------------------------------------------------------------------
                         required time                          0.658    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__7/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage4p/r_encrypted_j0_reg_rep_bsel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 1.650ns (56.978%)  route 1.246ns (43.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.564    -1.632 r  gcm_aes_instance/stage3/sel__7/DOBDO[0]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage3/p_25_in[0]
                         LUT6 (Prop_lut6_I5_O)        0.043    -1.155 r  gcm_aes_instance/stage3/r_encrypted_j0_reg_rep_bsel_i_27/O
                         net (fo=1, unplaced)         0.377    -0.778    gcm_aes_instance/stage3/r_encrypted_j0_reg_rep_bsel_i_27_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043    -0.735 r  gcm_aes_instance/stage3/r_encrypted_j0_reg_rep_bsel_i_7__5/O
                         net (fo=1, unplaced)         0.434    -0.300    gcm_aes_instance/stage4p/w_s3_encrypted_j0[6]
                         RAMB18E1                                     r  gcm_aes_instance/stage4p/r_encrypted_j0_reg_rep_bsel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage4p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4p/r_encrypted_j0_reg_rep_bsel/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage4p/r_encrypted_j0_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__7/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage4p/r_encrypted_j0_reg_rep_bsel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 1.650ns (56.978%)  route 1.246ns (43.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.564    -1.632 r  gcm_aes_instance/stage3/sel__7/DOBDO[3]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage3/p_25_in[3]
                         LUT6 (Prop_lut6_I5_O)        0.043    -1.155 r  gcm_aes_instance/stage3/r_encrypted_j0_reg_rep_bsel_i_24/O
                         net (fo=1, unplaced)         0.377    -0.778    gcm_aes_instance/stage3/r_encrypted_j0_reg_rep_bsel_i_24_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043    -0.735 r  gcm_aes_instance/stage3/r_encrypted_j0_reg_rep_bsel_i_5__5/O
                         net (fo=1, unplaced)         0.434    -0.300    gcm_aes_instance/stage4p/w_s3_encrypted_j0[4]
                         RAMB18E1                                     r  gcm_aes_instance/stage4p/r_encrypted_j0_reg_rep_bsel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage4p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4p/r_encrypted_j0_reg_rep_bsel/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage4p/r_encrypted_j0_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__7/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage4p/r_encrypted_j0_reg_rep_bsel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 1.650ns (56.978%)  route 1.246ns (43.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__7/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.564    -1.632 r  gcm_aes_instance/stage3/sel__7/DOBDO[3]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage3/p_25_in[3]
                         LUT6 (Prop_lut6_I5_O)        0.043    -1.155 r  gcm_aes_instance/stage3/r_encrypted_j0_reg_rep_bsel_i_22__5/O
                         net (fo=1, unplaced)         0.377    -0.778    gcm_aes_instance/stage3/r_encrypted_j0_reg_rep_bsel_i_22__5_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043    -0.735 r  gcm_aes_instance/stage3/r_encrypted_j0_reg_rep_bsel_i_4__5/O
                         net (fo=1, unplaced)         0.434    -0.300    gcm_aes_instance/stage4p/w_s3_encrypted_j0[3]
                         RAMB18E1                                     r  gcm_aes_instance/stage4p/r_encrypted_j0_reg_rep_bsel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage4p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4p/r_encrypted_j0_reg_rep_bsel/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage4p/r_encrypted_j0_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__10/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage4p/sel__7/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 1.650ns (56.978%)  route 1.246ns (43.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.564    -1.632 r  gcm_aes_instance/stage3/sel__10/DOBDO[0]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage3/p_16_in[0]
                         LUT6 (Prop_lut6_I5_O)        0.043    -1.155 r  gcm_aes_instance/stage3/sel__7_i_27/O
                         net (fo=1, unplaced)         0.377    -0.778    gcm_aes_instance/stage3/sel__7_i_27_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043    -0.735 r  gcm_aes_instance/stage3/sel__7_i_7__4/O
                         net (fo=1, unplaced)         0.434    -0.300    gcm_aes_instance/stage4p/w_s3_encrypted_j0[38]
                         RAMB18E1                                     r  gcm_aes_instance/stage4p/sel__7/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage4p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4p/sel__7/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage4p/sel__7
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__10/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage4p/sel__7/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 1.650ns (56.978%)  route 1.246ns (43.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.564    -1.632 r  gcm_aes_instance/stage3/sel__10/DOBDO[3]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage3/p_16_in[3]
                         LUT6 (Prop_lut6_I5_O)        0.043    -1.155 r  gcm_aes_instance/stage3/sel__7_i_24/O
                         net (fo=1, unplaced)         0.377    -0.778    gcm_aes_instance/stage3/sel__7_i_24_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043    -0.735 r  gcm_aes_instance/stage3/sel__7_i_5__4/O
                         net (fo=1, unplaced)         0.434    -0.300    gcm_aes_instance/stage4p/w_s3_encrypted_j0[36]
                         RAMB18E1                                     r  gcm_aes_instance/stage4p/sel__7/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage4p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4p/sel__7/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage4p/sel__7
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3/sel__10/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage4p/sel__7/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.896ns  (logic 1.650ns (56.978%)  route 1.246ns (43.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__10/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.564    -1.632 r  gcm_aes_instance/stage3/sel__10/DOBDO[3]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage3/p_16_in[3]
                         LUT6 (Prop_lut6_I5_O)        0.043    -1.155 r  gcm_aes_instance/stage3/sel__7_i_22__3/O
                         net (fo=1, unplaced)         0.377    -0.778    gcm_aes_instance/stage3/sel__7_i_22__3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043    -0.735 r  gcm_aes_instance/stage3/sel__7_i_4__4/O
                         net (fo=1, unplaced)         0.434    -0.300    gcm_aes_instance/stage4p/w_s3_encrypted_j0[35]
                         RAMB18E1                                     r  gcm_aes_instance/stage4p/sel__7/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage4p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage4p/sel__7/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage4p/sel__7
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.300    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg_rep_bsel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.663ns (23.557%)  route 2.151ns (76.443%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[7]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[88]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__31_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[120]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g1_b0__31/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g1_b0__31_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113    -1.868 r  gcm_aes_instance/stage3p/SBOX_inferred__15/r_cb_reg_rep_bsel_i_115/O
                         net (fo=2, unplaced)         0.388    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__15/r_cb_reg_rep_bsel_i_115_n_0
                         LUT6 (Prop_lut6_I3_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/gf_table_2_inferred__46/r_cb_reg_rep_bsel_i_40/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/gf_table_2_inferred__46/r_cb_reg_rep_bsel_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/r_cb_reg_rep_bsel_i_7/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[6]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/r_cb_reg_rep_bsel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/r_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage3/r_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg_rep_bsel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.663ns (23.557%)  route 2.151ns (76.443%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[7]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[88]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__31_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[120]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g1_b2__31/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g1_b2__31_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113    -1.868 r  gcm_aes_instance/stage3p/SBOX_inferred__15/r_cb_reg_rep_bsel_i_99/O
                         net (fo=2, unplaced)         0.388    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__15/r_cb_reg_rep_bsel_i_99_n_0
                         LUT6 (Prop_lut6_I3_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/gf_table_2_inferred__46/r_cb_reg_rep_bsel_i_33/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/gf_table_2_inferred__46/r_cb_reg_rep_bsel_i_33_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/r_cb_reg_rep_bsel_i_5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[4]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/r_cb_reg_rep_bsel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/r_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage3/r_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg_rep_bsel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.663ns (23.557%)  route 2.151ns (76.443%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[7]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[88]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__31_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[120]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g1_b3__31/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g1_b3__31_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113    -1.868 r  gcm_aes_instance/stage3p/SBOX_inferred__15/r_cb_reg_rep_bsel_i_89/O
                         net (fo=2, unplaced)         0.388    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__15/r_cb_reg_rep_bsel_i_89_n_0
                         LUT6 (Prop_lut6_I3_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/gf_table_2_inferred__46/r_cb_reg_rep_bsel_i_30/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/gf_table_2_inferred__46/r_cb_reg_rep_bsel_i_30_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/r_cb_reg_rep_bsel_i_4/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[3]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/r_cb_reg_rep_bsel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/r_cb_reg_rep_bsel/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage3/r_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg_rep_bsel/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.650ns (23.095%)  route 2.164ns (76.905%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[47]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[47]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[48]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__36_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[80]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g3_b7__36/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g3_b7__36_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.881 r  gcm_aes_instance/stage3p/SBOX_inferred__20/r_cb_reg_rep_bsel_i_65/O
                         net (fo=4, unplaced)         0.401    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__20/r_cb_reg_rep_bsel_i_65_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/r_cb_reg_rep_bsel_i_55/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/r_cb_reg_rep_bsel_i_55_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/r_cb_reg_rep_bsel_i_15/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[14]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/r_cb_reg_rep_bsel/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/r_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage3/r_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.650ns (23.095%)  route 2.164ns (76.905%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[47]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[47]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[48]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__36_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[80]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g3_b7__36/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g3_b7__36_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.881 r  gcm_aes_instance/stage3p/SBOX_inferred__20/r_cb_reg_rep_bsel_i_65/O
                         net (fo=4, unplaced)         0.401    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__20/r_cb_reg_rep_bsel_i_65_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/r_cb_reg_rep_bsel_i_51/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/r_cb_reg_rep_bsel_i_51_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/r_cb_reg_rep_bsel_i_13/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[12]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/r_cb_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/r_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage3/r_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/r_cb_reg_rep_bsel/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.650ns (23.095%)  route 2.164ns (76.905%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[47]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[47]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[48]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__36_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[80]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g3_b7__36/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g3_b7__36_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.881 r  gcm_aes_instance/stage3p/SBOX_inferred__20/r_cb_reg_rep_bsel_i_65/O
                         net (fo=4, unplaced)         0.401    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__20/r_cb_reg_rep_bsel_i_65_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/r_cb_reg_rep_bsel_i_47/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/r_cb_reg_rep_bsel_i_47_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/r_cb_reg_rep_bsel_i_12/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[11]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/r_cb_reg_rep_bsel/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/r_cb_reg_rep_bsel/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage3/r_cb_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__15/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.663ns (23.557%)  route 2.151ns (76.443%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[39]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[39]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[56]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__35_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[88]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g1_b0__35/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g1_b0__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113    -1.868 r  gcm_aes_instance/stage3p/SBOX_inferred__19/sel__15_i_115/O
                         net (fo=2, unplaced)         0.388    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__19/sel__15_i_115_n_0
                         LUT6 (Prop_lut6_I3_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/gf_table_2_inferred__42/sel__15_i_40/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/gf_table_2_inferred__42/sel__15_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__15_i_7__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[38]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__15/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__15/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__15
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__15/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.663ns (23.557%)  route 2.151ns (76.443%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[39]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[39]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[56]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__35_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[88]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g1_b2__35/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g1_b2__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113    -1.868 r  gcm_aes_instance/stage3p/SBOX_inferred__19/sel__15_i_99/O
                         net (fo=2, unplaced)         0.388    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__19/sel__15_i_99_n_0
                         LUT6 (Prop_lut6_I3_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/gf_table_2_inferred__42/sel__15_i_33/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/gf_table_2_inferred__42/sel__15_i_33_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__15_i_5__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[36]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__15/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__15/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__15
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__15/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.663ns (23.557%)  route 2.151ns (76.443%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[39]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[39]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[56]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__35_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[88]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g1_b3__35/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g1_b3__35_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113    -1.868 r  gcm_aes_instance/stage3p/SBOX_inferred__19/sel__15_i_89/O
                         net (fo=2, unplaced)         0.388    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__19/sel__15_i_89_n_0
                         LUT6 (Prop_lut6_I3_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/gf_table_2_inferred__42/sel__15_i_30/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/gf_table_2_inferred__42/sel__15_i_30_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__15_i_4__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[35]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__15/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__15/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__15
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__15/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.650ns (23.095%)  route 2.164ns (76.905%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[79]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[79]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[16]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__40_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[48]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g3_b7__40/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g3_b7__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.881 r  gcm_aes_instance/stage3p/SBOX_inferred__24/sel__15_i_65/O
                         net (fo=4, unplaced)         0.401    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__24/sel__15_i_65_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/sel__15_i_55/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/sel__15_i_55_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__15_i_15__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[46]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__15/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__15/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__15
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__15/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.650ns (23.095%)  route 2.164ns (76.905%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[79]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[79]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[16]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__40_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[48]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g3_b7__40/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g3_b7__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.881 r  gcm_aes_instance/stage3p/SBOX_inferred__24/sel__15_i_65/O
                         net (fo=4, unplaced)         0.401    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__24/sel__15_i_65_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/sel__15_i_51/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/sel__15_i_51_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__15_i_13__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[44]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__15/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__15/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__15
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__15/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.650ns (23.095%)  route 2.164ns (76.905%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[79]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[79]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[16]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__40_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[48]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g3_b7__40/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g3_b7__40_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.881 r  gcm_aes_instance/stage3p/SBOX_inferred__24/sel__15_i_65/O
                         net (fo=4, unplaced)         0.401    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__24/sel__15_i_65_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/sel__15_i_47/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/sel__15_i_47_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__15_i_12__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[43]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__15/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__15/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__15
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__17/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.663ns (23.557%)  route 2.151ns (76.443%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[71]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[24]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__39_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[56]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g1_b0__39/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g1_b0__39_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113    -1.868 r  gcm_aes_instance/stage3p/SBOX_inferred__23/sel__17_i_115/O
                         net (fo=2, unplaced)         0.388    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__23/sel__17_i_115_n_0
                         LUT6 (Prop_lut6_I3_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/gf_table_2_inferred__38/sel__17_i_40/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/gf_table_2_inferred__38/sel__17_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__17_i_7__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[70]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__17/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__17/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__17
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__17/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.663ns (23.557%)  route 2.151ns (76.443%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[71]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[24]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__39_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[56]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g1_b2__39/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g1_b2__39_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113    -1.868 r  gcm_aes_instance/stage3p/SBOX_inferred__23/sel__17_i_99/O
                         net (fo=2, unplaced)         0.388    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__23/sel__17_i_99_n_0
                         LUT6 (Prop_lut6_I3_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/gf_table_2_inferred__38/sel__17_i_33/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/gf_table_2_inferred__38/sel__17_i_33_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__17_i_5__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[68]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__17/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__17/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__17
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__17/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.663ns (23.557%)  route 2.151ns (76.443%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[71]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[71]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[24]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__39_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[56]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g1_b3__39/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g1_b3__39_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113    -1.868 r  gcm_aes_instance/stage3p/SBOX_inferred__23/sel__17_i_89/O
                         net (fo=2, unplaced)         0.388    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__23/sel__17_i_89_n_0
                         LUT6 (Prop_lut6_I3_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/gf_table_2_inferred__38/sel__17_i_30/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/gf_table_2_inferred__38/sel__17_i_30_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__17_i_4__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[67]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__17/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__17/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__17
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__17/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.650ns (23.095%)  route 2.164ns (76.905%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[111]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb[111]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__44_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[16]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g3_b7__44/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g3_b7__44_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.881 r  gcm_aes_instance/stage3p/SBOX_inferred__28/sel__17_i_65/O
                         net (fo=4, unplaced)         0.401    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__28/sel__17_i_65_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/sel__17_i_55/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/sel__17_i_55_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__17_i_15__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[78]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__17/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__17/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__17
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__17/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.650ns (23.095%)  route 2.164ns (76.905%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[111]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb[111]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__44_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[16]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g3_b7__44/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g3_b7__44_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.881 r  gcm_aes_instance/stage3p/SBOX_inferred__28/sel__17_i_65/O
                         net (fo=4, unplaced)         0.401    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__28/sel__17_i_65_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/sel__17_i_51/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/sel__17_i_51_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__17_i_13__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[76]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__17/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__17/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__17
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[111]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__17/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.650ns (23.095%)  route 2.164ns (76.905%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[111]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[111]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb[111]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__44_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[16]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g3_b7__44/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g3_b7__44_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.881 r  gcm_aes_instance/stage3p/SBOX_inferred__28/sel__17_i_65/O
                         net (fo=4, unplaced)         0.401    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__28/sel__17_i_65_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/sel__17_i_47/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/sel__17_i_47_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__17_i_12__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[75]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__17/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__17/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__17
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__19/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.663ns (23.557%)  route 2.151ns (76.443%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[103]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb[103]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__43_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[24]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g1_b0__43/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g1_b0__43_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113    -1.868 r  gcm_aes_instance/stage3p/SBOX_inferred__27/sel__19_i_115/O
                         net (fo=2, unplaced)         0.388    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__27/sel__19_i_115_n_0
                         LUT6 (Prop_lut6_I3_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/gf_table_2_inferred__34/sel__19_i_40/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/gf_table_2_inferred__34/sel__19_i_40_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__19_i_7__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[102]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__19/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__19/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__19
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__19/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.663ns (23.557%)  route 2.151ns (76.443%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[103]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb[103]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__43_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[24]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g1_b2__43/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g1_b2__43_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113    -1.868 r  gcm_aes_instance/stage3p/SBOX_inferred__27/sel__19_i_99/O
                         net (fo=2, unplaced)         0.388    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__27/sel__19_i_99_n_0
                         LUT6 (Prop_lut6_I3_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/gf_table_2_inferred__34/sel__19_i_33/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/gf_table_2_inferred__34/sel__19_i_33_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__19_i_5__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[100]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__19/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__19/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__19
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[103]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__19/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.663ns (23.557%)  route 2.151ns (76.443%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[103]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[103]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb[103]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__43_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[24]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g1_b3__43/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g1_b3__43_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.113    -1.868 r  gcm_aes_instance/stage3p/SBOX_inferred__27/sel__19_i_89/O
                         net (fo=2, unplaced)         0.388    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__27/sel__19_i_89_n_0
                         LUT6 (Prop_lut6_I3_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/gf_table_2_inferred__34/sel__19_i_30/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/gf_table_2_inferred__34/sel__19_i_30_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__19_i_4__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[99]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__19/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__19/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__19
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__19/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.650ns (23.095%)  route 2.164ns (76.905%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[15]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[80]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__32_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[112]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g3_b7__32/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g3_b7__32_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.881 r  gcm_aes_instance/stage3p/SBOX_inferred__16/sel__19_i_65/O
                         net (fo=4, unplaced)         0.401    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__16/sel__19_i_65_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/sel__19_i_55/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/sel__19_i_55_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__19_i_15__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[110]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__19/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__19/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__19
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__19/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.650ns (23.095%)  route 2.164ns (76.905%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[15]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[80]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__32_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[112]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g3_b7__32/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g3_b7__32_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.881 r  gcm_aes_instance/stage3p/SBOX_inferred__16/sel__19_i_65/O
                         net (fo=4, unplaced)         0.401    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__16/sel__19_i_65_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/sel__19_i_51/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/sel__19_i_51_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__19_i_13__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[108]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__19/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__19/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__19
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_cb_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__19/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.814ns  (logic 0.650ns (23.095%)  route 2.164ns (76.905%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_cb_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_cb_reg[15]/Q
                         net (fo=2, unplaced)         0.250    -2.720    gcm_aes_instance/stage3p/r_cb_reg[0]_0[80]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.601 r  gcm_aes_instance/stage3p/g0_b0__32_i_1/O
                         net (fo=32, unplaced)        0.577    -2.024    gcm_aes_instance/stage3p/SBOX12_out[112]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.981 r  gcm_aes_instance/stage3p/g3_b7__32/O
                         net (fo=1, unplaced)         0.000    -1.981    gcm_aes_instance/stage3p/g3_b7__32_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.881 r  gcm_aes_instance/stage3p/SBOX_inferred__16/sel__19_i_65/O
                         net (fo=4, unplaced)         0.401    -1.480    gcm_aes_instance/stage3p/SBOX_inferred__16/sel__19_i_65_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.361 r  gcm_aes_instance/stage3p/sel__19_i_47/O
                         net (fo=1, unplaced)         0.502    -0.859    gcm_aes_instance/stage3p/sel__19_i_47_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.816 r  gcm_aes_instance/stage3p/sel__19_i_12__5/O
                         net (fo=1, unplaced)         0.434    -0.382    gcm_aes_instance/stage3/w_s2p_encrypted_cb[107]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__19/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__19/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__19
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.382    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_j0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__12/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.650ns (23.186%)  route 2.153ns (76.814%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_j0_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_j0_reg[15]/Q
                         net (fo=1, unplaced)         0.239    -2.731    gcm_aes_instance/stage3p/r_j0[15]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.612 r  gcm_aes_instance/stage3p/g0_b0__16_i_1/O
                         net (fo=32, unplaced)        0.577    -2.035    gcm_aes_instance/stage3p/SBOX1[112]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.992 r  gcm_aes_instance/stage3p/g3_b7__16/O
                         net (fo=1, unplaced)         0.000    -1.992    gcm_aes_instance/stage3p/g3_b7__16_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.892 r  gcm_aes_instance/stage3p/SBOX_inferred__0/sel__12_i_64/O
                         net (fo=4, unplaced)         0.401    -1.491    gcm_aes_instance/stage3p/SBOX_inferred__0/sel__12_i_64_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.372 r  gcm_aes_instance/stage3p/sel__12_i_55/O
                         net (fo=1, unplaced)         0.502    -0.870    gcm_aes_instance/stage3p/sel__12_i_55_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.827 r  gcm_aes_instance/stage3p/sel__12_i_15__4/O
                         net (fo=1, unplaced)         0.434    -0.393    gcm_aes_instance/stage3/w_s2p_encrypted_j0[110]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__12/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__12/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__12
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_j0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__12/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.650ns (23.186%)  route 2.153ns (76.814%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_j0_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_j0_reg[15]/Q
                         net (fo=1, unplaced)         0.239    -2.731    gcm_aes_instance/stage3p/r_j0[15]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.612 r  gcm_aes_instance/stage3p/g0_b0__16_i_1/O
                         net (fo=32, unplaced)        0.577    -2.035    gcm_aes_instance/stage3p/SBOX1[112]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.992 r  gcm_aes_instance/stage3p/g3_b7__16/O
                         net (fo=1, unplaced)         0.000    -1.992    gcm_aes_instance/stage3p/g3_b7__16_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.892 r  gcm_aes_instance/stage3p/SBOX_inferred__0/sel__12_i_64/O
                         net (fo=4, unplaced)         0.401    -1.491    gcm_aes_instance/stage3p/SBOX_inferred__0/sel__12_i_64_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.372 r  gcm_aes_instance/stage3p/sel__12_i_51/O
                         net (fo=1, unplaced)         0.502    -0.870    gcm_aes_instance/stage3p/sel__12_i_51_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.827 r  gcm_aes_instance/stage3p/sel__12_i_13__4/O
                         net (fo=1, unplaced)         0.434    -0.393    gcm_aes_instance/stage3/w_s2p_encrypted_j0[108]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__12/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__12/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__12
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage3p/r_j0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage3/sel__12/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.650ns (23.186%)  route 2.153ns (76.814%))
  Logic Levels:           5  (LUT2=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage3p/clk_out
                         FDRE                                         r  gcm_aes_instance/stage3p/r_j0_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226    -2.970 r  gcm_aes_instance/stage3p/r_j0_reg[15]/Q
                         net (fo=1, unplaced)         0.239    -2.731    gcm_aes_instance/stage3p/r_j0[15]
                         LUT2 (Prop_lut2_I0_O)        0.119    -2.612 r  gcm_aes_instance/stage3p/g0_b0__16_i_1/O
                         net (fo=32, unplaced)        0.577    -2.035    gcm_aes_instance/stage3p/SBOX1[112]
                         LUT6 (Prop_lut6_I0_O)        0.043    -1.992 r  gcm_aes_instance/stage3p/g3_b7__16/O
                         net (fo=1, unplaced)         0.000    -1.992    gcm_aes_instance/stage3p/g3_b7__16_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.100    -1.892 r  gcm_aes_instance/stage3p/SBOX_inferred__0/sel__12_i_64/O
                         net (fo=4, unplaced)         0.401    -1.491    gcm_aes_instance/stage3p/SBOX_inferred__0/sel__12_i_64_n_0
                         LUT6 (Prop_lut6_I1_O)        0.119    -1.372 r  gcm_aes_instance/stage3p/sel__12_i_47/O
                         net (fo=1, unplaced)         0.502    -0.870    gcm_aes_instance/stage3p/sel__12_i_47_n_0
                         LUT6 (Prop_lut6_I1_O)        0.043    -0.827 r  gcm_aes_instance/stage3p/sel__12_i_12__4/O
                         net (fo=1, unplaced)         0.434    -0.393    gcm_aes_instance/stage3/w_s2p_encrypted_j0[107]
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__12/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage3/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage3/sel__12/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage3/sel__12
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage2p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.564    -1.632 r  gcm_aes_instance/stage2p/sel__1/DOBDO[0]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage2p/p_25_in[0]
                         LUT6 (Prop_lut6_I5_O)        0.043    -1.155 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_19/O
                         net (fo=1, unplaced)         0.244    -0.911    gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_19_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043    -0.868 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_7/O
                         net (fo=1, unplaced)         0.434    -0.433    gcm_aes_instance/stage2/w_s1p_h[6]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage2/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage2p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.564    -1.632 r  gcm_aes_instance/stage2p/sel__1/DOBDO[3]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage2p/p_25_in[3]
                         LUT6 (Prop_lut6_I5_O)        0.043    -1.155 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_18/O
                         net (fo=1, unplaced)         0.244    -0.911    gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_18_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043    -0.868 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_5/O
                         net (fo=1, unplaced)         0.434    -0.433    gcm_aes_instance/stage2/w_s1p_h[4]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage2/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage2p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.564    -1.632 r  gcm_aes_instance/stage2p/sel__1/DOBDO[3]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage2p/p_25_in[3]
                         LUT6 (Prop_lut6_I5_O)        0.043    -1.155 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_17/O
                         net (fo=1, unplaced)         0.244    -0.911    gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_17_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043    -0.868 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_4/O
                         net (fo=1, unplaced)         0.434    -0.433    gcm_aes_instance/stage2/w_s1p_h[3]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage2/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage2p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      1.564    -1.632 r  gcm_aes_instance/stage2p/sel__4/DOADO[1]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage2p/p_27_in[1]
                         LUT4 (Prop_lut4_I3_O)        0.043    -1.155 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_22/O
                         net (fo=1, unplaced)         0.244    -0.911    gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_22_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043    -0.868 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_15/O
                         net (fo=1, unplaced)         0.434    -0.433    gcm_aes_instance/stage2/w_s1p_h[14]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage2/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage2p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.564    -1.632 r  gcm_aes_instance/stage2p/sel__4/DOADO[2]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage2p/p_27_in[2]
                         LUT4 (Prop_lut4_I3_O)        0.043    -1.155 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_21/O
                         net (fo=1, unplaced)         0.244    -0.911    gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_21_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043    -0.868 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_13/O
                         net (fo=1, unplaced)         0.434    -0.433    gcm_aes_instance/stage2/w_s1p_h[12]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage2/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage2p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      1.564    -1.632 r  gcm_aes_instance/stage2p/sel__4/DOADO[4]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage2p/p_27_in[4]
                         LUT4 (Prop_lut4_I3_O)        0.043    -1.155 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_20/O
                         net (fo=1, unplaced)         0.244    -0.911    gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_20_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043    -0.868 r  gcm_aes_instance/stage2p/r_h_reg_rep_bsel_i_12/O
                         net (fo=1, unplaced)         0.434    -0.433    gcm_aes_instance/stage2/w_s1p_h[11]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2/r_h_reg_rep_bsel/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage2/r_h_reg_rep_bsel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2/sel/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage2p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.564    -1.632 r  gcm_aes_instance/stage2p/sel__4/DOADO[0]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage2p/p_27_in[0]
                         LUT5 (Prop_lut5_I4_O)        0.043    -1.155 r  gcm_aes_instance/stage2p/sel_i_19/O
                         net (fo=1, unplaced)         0.244    -0.911    gcm_aes_instance/stage2p/sel_i_19_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043    -0.868 r  gcm_aes_instance/stage2p/sel_i_7/O
                         net (fo=1, unplaced)         0.434    -0.433    gcm_aes_instance/stage2/w_s1p_h[22]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage2/sel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2/sel/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage2p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      1.564    -1.632 r  gcm_aes_instance/stage2p/sel__4/DOADO[2]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage2p/p_27_in[2]
                         LUT5 (Prop_lut5_I4_O)        0.043    -1.155 r  gcm_aes_instance/stage2p/sel_i_18/O
                         net (fo=1, unplaced)         0.244    -0.911    gcm_aes_instance/stage2p/sel_i_18_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043    -0.868 r  gcm_aes_instance/stage2p/sel_i_5/O
                         net (fo=1, unplaced)         0.434    -0.433    gcm_aes_instance/stage2/w_s1p_h[20]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage2/sel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__4/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2/sel/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage2p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__4/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      1.564    -1.632 r  gcm_aes_instance/stage2p/sel__4/DOADO[3]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage2p/p_27_in[3]
                         LUT5 (Prop_lut5_I4_O)        0.043    -1.155 r  gcm_aes_instance/stage2p/sel_i_17/O
                         net (fo=1, unplaced)         0.244    -0.911    gcm_aes_instance/stage2p/sel_i_17_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043    -0.868 r  gcm_aes_instance/stage2p/sel_i_4/O
                         net (fo=1, unplaced)         0.434    -0.433    gcm_aes_instance/stage2/w_s1p_h[19]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage2/sel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2/sel/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage2p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      1.564    -1.632 r  gcm_aes_instance/stage2p/sel__1/DOBDO[1]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage2p/p_25_in[1]
                         LUT5 (Prop_lut5_I4_O)        0.043    -1.155 r  gcm_aes_instance/stage2p/sel_i_22/O
                         net (fo=1, unplaced)         0.244    -0.911    gcm_aes_instance/stage2p/sel_i_22_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043    -0.868 r  gcm_aes_instance/stage2p/sel_i_15/O
                         net (fo=1, unplaced)         0.434    -0.433    gcm_aes_instance/stage2/w_s1p_h[30]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage2/sel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2/sel/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage2p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[3])
                                                      1.564    -1.632 r  gcm_aes_instance/stage2p/sel__1/DOBDO[3]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage2p/p_25_in[3]
                         LUT5 (Prop_lut5_I4_O)        0.043    -1.155 r  gcm_aes_instance/stage2p/sel_i_21/O
                         net (fo=1, unplaced)         0.244    -0.911    gcm_aes_instance/stage2p/sel_i_21_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043    -0.868 r  gcm_aes_instance/stage2p/sel_i_13/O
                         net (fo=1, unplaced)         0.434    -0.433    gcm_aes_instance/stage2/w_s1p_h[28]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.375     0.242    gcm_aes_instance/stage2/sel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2/sel/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage2p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[4])
                                                      1.564    -1.632 r  gcm_aes_instance/stage2p/sel__1/DOBDO[4]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage2p/p_25_in[4]
                         LUT5 (Prop_lut5_I4_O)        0.043    -1.155 r  gcm_aes_instance/stage2p/sel_i_20/O
                         net (fo=1, unplaced)         0.244    -0.911    gcm_aes_instance/stage2p/sel_i_20_n_0
                         LUT4 (Prop_lut4_I3_O)        0.043    -0.868 r  gcm_aes_instance/stage2p/sel_i_12/O
                         net (fo=1, unplaced)         0.434    -0.433    gcm_aes_instance/stage2/w_s1p_h[27]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel/CLKBWRCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.375     0.242    gcm_aes_instance/stage2/sel
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 gcm_aes_instance/stage2p/sel__3/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/stage2/sel__0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (w_clk_out_clk_wiz_gen rise@4.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.650ns (59.721%)  route 1.113ns (40.279%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.605ns = ( 1.395 - 4.000 ) 
    Source Clock Delay      (SCD):    -3.196ns
    Clock Pessimism Removal (CPR):    -0.736ns
  Clock Uncertainty:      0.042ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.047ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     0.584    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.878    -4.294 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.434    -3.860    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.080    -3.780 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.584    -3.196    gcm_aes_instance/stage2p/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2p/sel__3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
                         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[0])
                                                      1.564    -1.632 r  gcm_aes_instance/stage2p/sel__3/DOBDO[0]
                         net (fo=5, unplaced)         0.434    -1.198    gcm_aes_instance/stage2p/p_16_in[0]
                         LUT6 (Prop_lut6_I5_O)        0.043    -1.155 r  gcm_aes_instance/stage2p/sel__0_i_19/O
                         net (fo=1, unplaced)         0.244    -0.911    gcm_aes_instance/stage2p/sel__0_i_19_n_0
                         LUT3 (Prop_lut3_I2_O)        0.043    -0.868 r  gcm_aes_instance/stage2p/sel__0_i_7/O
                         net (fo=1, unplaced)         0.434    -0.433    gcm_aes_instance/stage2/w_s1p_h[38]
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      4.000     4.000 r  
    W5                                                0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     4.439    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.968     0.471 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.413     0.884    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.072     0.956 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.439     1.395    gcm_aes_instance/stage2/clk_out
                         RAMB18E1                                     r  gcm_aes_instance/stage2/sel__0/CLKARDCLK
                         clock pessimism             -0.736     0.659    
                         clock uncertainty           -0.042     0.617    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.375     0.242    gcm_aes_instance/stage2/sel__0
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1344]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[64]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1344]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1344]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[63]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[64]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[64]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[64]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1345]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[65]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1345]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1345]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[62]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[65]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[65]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[65]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1346]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[66]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1346]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1346]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[61]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[66]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[66]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[66]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1347]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[67]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1347]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1347]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[60]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[67]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[67]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[67]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1348]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[68]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1348]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1348]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[59]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[68]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[68]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[68]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1349]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[69]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1349]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1349]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[58]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[69]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[69]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[69]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1350]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[70]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1350]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1350]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[57]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[70]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[70]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[70]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1351]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[71]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1351]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1351]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[56]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[71]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[71]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[71]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1352]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[72]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1352]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1352]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[55]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[72]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[72]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[72]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1353]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[73]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1353]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1353]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[54]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[73]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[73]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[73]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1354]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[74]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1354]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1354]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[53]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[74]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[74]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[74]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1355]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[75]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1355]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1355]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[52]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[75]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[75]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[75]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1356]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[76]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1356]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1356]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[51]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[76]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[76]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[76]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1357]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[77]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1357]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1357]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[50]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[77]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[77]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[77]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1358]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[78]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1358]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1358]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[49]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[78]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[78]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[78]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1359]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[79]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1359]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1359]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[48]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[79]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[79]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[79]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1360]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[80]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1360]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1360]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[47]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[80]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[80]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[80]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1361]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[81]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1361]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1361]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[46]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[81]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[81]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[81]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1362]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[82]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1362]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1362]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[45]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[82]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[82]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[82]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1363]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[83]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1363]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1363]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[44]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[83]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[83]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[83]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1364]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[84]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1364]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1364]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[43]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[84]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[84]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[84]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1365]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[85]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1365]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1365]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[42]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[85]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[85]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[85]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1366]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[86]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1366]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1366]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[41]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[86]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[86]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[86]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1367]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[87]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1367]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1367]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[40]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[87]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[87]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[87]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1368]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[88]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1368]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1368]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[39]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[88]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[88]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[88]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1369]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[89]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1369]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1369]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[38]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[89]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[89]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[89]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1370]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[90]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1370]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1370]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[37]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[90]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[90]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[90]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1371]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[91]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1371]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1371]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[36]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[91]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[91]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[91]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1372]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[92]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1372]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1372]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[35]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[92]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[92]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[92]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1373]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[93]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1373]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1373]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[34]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[93]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[93]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[93]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1374]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[94]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1374]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1374]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[33]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[94]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[94]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[94]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1375]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[95]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.104ns (47.886%)  route 0.113ns (52.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1375]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1375]/Q
                         net (fo=4, unplaced)         0.113    -1.109    gcm_aes_instance/keygen2/w_s1_key_schedule[32]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[95]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[95]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[95]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1312]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[32]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1312]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1312]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[95]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[32]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[32]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[32]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1313]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[33]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1313]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1313]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[94]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[33]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[33]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[33]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1314]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[34]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1314]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1314]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[93]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[34]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[34]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[34]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1315]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[35]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1315]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1315]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[92]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[35]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[35]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[35]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1316]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[36]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1316]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1316]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[91]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[36]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[36]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[36]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1317]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[37]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1317]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1317]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[90]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[37]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[37]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[37]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1318]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[38]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1318]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1318]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[89]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[38]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[38]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[38]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1319]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[39]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1319]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1319]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[88]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[39]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[39]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[39]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1320]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[40]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1320]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1320]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[87]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[40]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[40]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[40]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1321]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[41]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1321]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1321]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[86]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[41]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[41]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[41]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1322]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[42]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1322]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1322]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[85]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[42]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[42]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[42]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1323]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[43]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1323]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1323]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[84]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[43]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[43]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[43]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1324]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[44]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1324]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1324]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[83]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[44]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[44]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[44]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1325]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[45]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1325]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1325]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[82]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[45]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[45]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[45]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1326]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[46]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1326]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1326]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[81]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[46]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[46]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[46]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1327]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[47]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1327]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1327]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[80]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[47]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[47]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[47]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1328]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[48]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1328]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1328]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[79]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[48]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[48]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[48]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 gcm_aes_instance/keygen0/r_key_schedule_reg[1329]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            gcm_aes_instance/keygen2/r_key_schedule_reg[49]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.104ns (47.377%)  route 0.116ns (52.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -1.326ns
    Clock Pessimism Removal (CPR):    -0.148ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.114    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.833    -1.719 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.253    -1.466    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.026    -1.440 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.114    -1.326    gcm_aes_instance/keygen0/clk_out
                         FDRE                                         r  gcm_aes_instance/keygen0/r_key_schedule_reg[1329]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.104    -1.222 r  gcm_aes_instance/keygen0/r_key_schedule_reg[1329]/Q
                         net (fo=5, unplaced)         0.116    -1.106    gcm_aes_instance/keygen2/w_s1_key_schedule[78]
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[49]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.259    clk_gen_instance/w_clk_in_clk_wiz_gen
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.144    -1.885 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.267    -1.618    clk_gen_instance/w_clk_out_clk_wiz_gen
                         BUFG (Prop_bufg_I_O)         0.030    -1.588 r  clk_gen_instance/clkout1_buf/O
                         net (fo=10980, unplaced)     0.259    -1.329    gcm_aes_instance/keygen2/clk_out
                         SRL16E                                       r  gcm_aes_instance/keygen2/r_key_schedule_reg[49]_srl2/CLK
                         clock pessimism              0.148    -1.181    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.066    -1.115    gcm_aes_instance/keygen2/r_key_schedule_reg[49]_srl2
  -------------------------------------------------------------------
                         required time                          1.115    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  0.009    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage7/sel__7/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage7/sel__7/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage4/sel__1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage4/sel__1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage4p/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage4p/sel__12/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5/sel__11/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5/sel__11/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5p/sel__13/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5p/sel__13/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage6/sel__25/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage6/sel__25/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage6p/sel__23/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage6p/sel__23/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage7/sel__8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage7/sel__8/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage7/sel__9/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage7/sel__9/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage4/sel__10/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage4/sel__10/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5/sel__12/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5p/sel__14/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5p/sel__14/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage4p/sel__13/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage4p/sel__13/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage6/sel__27/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage6/sel__27/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage6p/sel__25/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage6p/sel__25/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage3/sel/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage3/sel/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage4/sel__11/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage4/sel__11/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5/sel__13/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5/sel__13/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage4p/sel__14/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage4p/sel__14/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5/sel__14/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5/sel__14/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5p/sel__15/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5p/sel__15/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage6p/sel__27/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage6p/sel__27/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage3/sel__0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage3/sel__0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5/sel__15/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage5/sel__15/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage4/sel__12/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.663         4.000       2.337                gcm_aes_instance/stage4/sel__12/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360              clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1280]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1281]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1282]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1283]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1284]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1285]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1286]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1287]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1288]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1289]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1290]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1291]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1292]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1293]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1294]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1295]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1296]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1297]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1298]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1299]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1300]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1301]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[100]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[101]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[102]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[103]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[104]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[105]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[106]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[107]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[108]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1302]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1303]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1304]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1305]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1306]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1307]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1308]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1309]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1310]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1311]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1312]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1313]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1314]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[109]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[110]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[111]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[112]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1280]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1281]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1282]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1283]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1284]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1285]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1286]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1287]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1288]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1289]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1290]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1291]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1292]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1293]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1294]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1295]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1296]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1297]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1298]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1299]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1300]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1301]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[100]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[101]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[102]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[103]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[104]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[105]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[106]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[107]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[108]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1302]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1303]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1304]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1305]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1306]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1307]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1308]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1309]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1310]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1311]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1312]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1313]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage6p/r_key_schedule_reg[1314]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[109]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[110]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[111]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.550         2.000       1.450                gcm_aes_instance/stage7/r_h_reg[112]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.651ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            1.349         10.000      8.651                clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            0.937         10.000      9.063                clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            0.937         10.000      9.063                clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000               clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360              clk_gen_instance/mmcm_adv_inst/CLKFBOUT



