Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f2b160d8923e418d827fc168c28d4490 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench2_behav xil_defaultlib.testbench2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'addr' [D:/verilog/mips_final/project_2.srcs/sources_1/new/top.sv:38]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'a' [D:/verilog/mips_final/project_2.srcs/sources_1/new/datamemorydecoder.sv:53]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.MIPS
Compiling module xil_defaultlib.iMemory
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.IO
Compiling module xil_defaultlib.hex
Compiling module xil_defaultlib.mux7seg
Compiling module xil_defaultlib.dMemoryDecoder
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench2
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench2_behav
