// Seed: 1194888507
module module_0;
  always begin : LABEL_0
    id_1 <= 1;
    id_1 <= 1;
  end
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    output tri1 id_3,
    input wor id_4,
    output tri0 id_5,
    output uwire id_6,
    input tri id_7,
    input supply1 id_8,
    input wand id_9,
    output supply1 id_10,
    input wor id_11,
    output supply1 id_12
    , id_15,
    input tri0 id_13
    , id_16
);
  module_0 modCall_1 ();
  wire id_17;
  wire id_18;
endmodule
