TimeQuest Timing Analyzer report for ControlViaPuertoSerie
Mon Mar 06 19:52:42 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'uart_tx:inst7|current_state.idle'
 14. Slow 1200mV 85C Model Setup: 'PLL_sacaValorLeds:inst6|cnt[0]'
 15. Slow 1200mV 85C Model Hold: 'PLL_sacaValorLeds:inst6|cnt[0]'
 16. Slow 1200mV 85C Model Hold: 'uart_tx:inst7|current_state.idle'
 17. Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_sacaValorLeds:inst6|cnt[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'uart_tx:inst7|current_state.idle'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'reloj'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'uart_tx:inst7|current_state.idle'
 35. Slow 1200mV 0C Model Setup: 'PLL_sacaValorLeds:inst6|cnt[0]'
 36. Slow 1200mV 0C Model Hold: 'PLL_sacaValorLeds:inst6|cnt[0]'
 37. Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'uart_tx:inst7|current_state.idle'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_sacaValorLeds:inst6|cnt[0]'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'uart_tx:inst7|current_state.idle'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'reloj'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Slow 1200mV 0C Model Metastability Report
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Setup: 'uart_tx:inst7|current_state.idle'
 55. Fast 1200mV 0C Model Setup: 'PLL_sacaValorLeds:inst6|cnt[0]'
 56. Fast 1200mV 0C Model Hold: 'PLL_sacaValorLeds:inst6|cnt[0]'
 57. Fast 1200mV 0C Model Hold: 'uart_tx:inst7|current_state.idle'
 58. Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_sacaValorLeds:inst6|cnt[0]'
 60. Fast 1200mV 0C Model Minimum Pulse Width: 'uart_tx:inst7|current_state.idle'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'reloj'
 62. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'
 63. Setup Times
 64. Hold Times
 65. Clock to Output Times
 66. Minimum Clock to Output Times
 67. Fast 1200mV 0C Model Metastability Report
 68. Multicorner Timing Analysis Summary
 69. Setup Times
 70. Hold Times
 71. Clock to Output Times
 72. Minimum Clock to Output Times
 73. Board Trace Model Assignments
 74. Input Transition Times
 75. Slow Corner Signal Integrity Metrics
 76. Fast Corner Signal Integrity Metrics
 77. Setup Transfers
 78. Hold Transfers
 79. Report TCCS
 80. Report RSKM
 81. Unconstrained Paths
 82. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ControlViaPuertoSerie                                             ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 542.535 ; 1.84 MHz   ; 0.000 ; 271.267 ; 50.00      ; 1926      ; 71          ;       ;        ;           ;            ; false    ; reloj  ; inst1|altpll_component|auto_generated|pll1|inclk[0] ; { inst1|altpll_component|auto_generated|pll1|clk[0] } ;
; PLL_sacaValorLeds:inst6|cnt[0]                    ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { PLL_sacaValorLeds:inst6|cnt[0] }                    ;
; reloj                                             ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { reloj }                                             ;
; uart_tx:inst7|current_state.idle                  ; Base      ; 1.000   ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { uart_tx:inst7|current_state.idle }                  ;
+---------------------------------------------------+-----------+---------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 274.65 MHz ; 274.65 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -2.514 ; -37.819       ;
; uart_tx:inst7|current_state.idle                  ; -0.187 ; -0.334        ;
; PLL_sacaValorLeds:inst6|cnt[0]                    ; 0.622  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; PLL_sacaValorLeds:inst6|cnt[0]                    ; -3.767 ; -20.562       ;
; uart_tx:inst7|current_state.idle                  ; -0.343 ; -0.673        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.182 ; -0.182        ;
+---------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; PLL_sacaValorLeds:inst6|cnt[0]                    ; 0.411   ; 0.000         ;
; uart_tx:inst7|current_state.idle                  ; 0.425   ; 0.000         ;
; reloj                                             ; 9.825   ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 271.022 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                           ;
+---------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                              ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.514  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|data_counter[0]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.164     ; 1.295      ;
; -2.514  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|data_counter[2]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.164     ; 1.295      ;
; -2.514  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|current_state.send_data  ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.164     ; 1.295      ;
; -2.514  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|data_counter[1]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.164     ; 1.295      ;
; -2.136  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|ticker[2]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.164     ; 0.917      ;
; -2.134  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.164     ; 0.915      ;
; -2.133  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|ticker[1]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.164     ; 0.914      ;
; -1.900  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|ticker[3]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.164     ; 0.681      ;
; -1.898  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.164     ; 0.679      ;
; -1.424  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[20]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.475      ;
; -1.378  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[19]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.429      ;
; -1.372  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[20]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.423      ;
; -1.310  ; uart_tx:inst7|next_state.send_data_144 ; uart_tx:inst7|current_state.send_data  ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.164     ; 0.091      ;
; -1.308  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[18]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.359      ;
; -1.302  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[19]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.353      ;
; -1.262  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[17]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.313      ;
; -1.256  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[18]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.307      ;
; -1.192  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[16]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.243      ;
; -1.186  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[17]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.237      ;
; -1.146  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[15]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.197      ;
; -1.140  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[16]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.191      ;
; -1.076  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[14]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.127      ;
; -1.070  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[15]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.121      ;
; -1.030  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[13]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.081      ;
; -1.024  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[14]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.075      ;
; -0.960  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[12]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.011      ;
; -0.954  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[13]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 2.005      ;
; -0.914  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[11]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 1.965      ;
; -0.908  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[12]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 1.959      ;
; -0.844  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[10]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 1.895      ;
; -0.838  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[11]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 1.889      ;
; -0.796  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[9]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.849      ;
; -0.792  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[10]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.093     ; 1.843      ;
; -0.726  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[8]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.779      ;
; -0.720  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[9]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.773      ;
; -0.680  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[7]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.733      ;
; -0.674  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[8]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.727      ;
; -0.610  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[6]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.663      ;
; -0.604  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[7]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.657      ;
; -0.564  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[5]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.617      ;
; -0.558  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[6]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.611      ;
; -0.494  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[4]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.547      ;
; -0.488  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[5]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.541      ;
; -0.448  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[3]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.501      ;
; -0.442  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[4]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.495      ;
; -0.405  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[0]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.454      ;
; -0.405  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[2]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.454      ;
; -0.405  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.send_data  ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.454      ;
; -0.405  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[1]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.454      ;
; -0.378  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[2]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.431      ;
; -0.372  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[3]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.425      ;
; -0.353  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[0]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.402      ;
; -0.353  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[2]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.402      ;
; -0.353  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.send_data  ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.402      ;
; -0.353  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[1]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.402      ;
; -0.332  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[1]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.385      ;
; -0.326  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[2]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.379      ;
; -0.256  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[1]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.309      ;
; -0.027  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[2]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.076      ;
; -0.025  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.074      ;
; -0.024  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[1]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.073      ;
; 0.045   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[3]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 1.004      ;
; 0.050   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[2]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 0.999      ;
; 0.052   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 0.997      ;
; 0.052   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[1]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 0.997      ;
; 0.052   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 1.001      ;
; 0.082   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[3]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 0.967      ;
; 0.174   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.091     ; 0.879      ;
; 0.412   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 0.637      ;
; 0.427   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.095     ; 0.622      ;
; 538.894 ; uart_rx:inst|data_buffer[6]            ; uart_rx:inst|data_buffer[5]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.061     ; 3.575      ;
; 538.936 ; uart_rx:inst|data_buffer[7]            ; uart_rx:inst|data_buffer[6]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.061     ; 3.533      ;
; 539.398 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[7]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.067     ; 3.065      ;
; 539.398 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[6]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.067     ; 3.065      ;
; 539.398 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[5]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.067     ; 3.065      ;
; 539.398 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[4]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.067     ; 3.065      ;
; 539.495 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[7]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.067     ; 2.968      ;
; 539.495 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[6]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.067     ; 2.968      ;
; 539.495 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[5]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.067     ; 2.968      ;
; 539.495 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[4]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.067     ; 2.968      ;
; 539.653 ; uart_rx:inst|ticker[2]                 ; uart_rx:inst|data_buffer[7]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.067     ; 2.810      ;
; 539.653 ; uart_rx:inst|ticker[2]                 ; uart_rx:inst|data_buffer[6]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.067     ; 2.810      ;
; 539.653 ; uart_rx:inst|ticker[2]                 ; uart_rx:inst|data_buffer[5]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.067     ; 2.810      ;
; 539.653 ; uart_rx:inst|ticker[2]                 ; uart_rx:inst|data_buffer[4]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.067     ; 2.810      ;
; 539.737 ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|data_counter[0]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.061     ; 2.732      ;
; 539.737 ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|data_counter[2]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.061     ; 2.732      ;
; 539.737 ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|current_state.send_data  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.061     ; 2.732      ;
; 539.737 ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|data_counter[1]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.061     ; 2.732      ;
; 539.791 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[3]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.285      ; 3.024      ;
; 539.791 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.285      ; 3.024      ;
; 539.791 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[1]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.285      ; 3.024      ;
; 539.791 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[0]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.285      ; 3.024      ;
; 539.838 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|current_state.reset_state ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.062     ; 2.630      ;
; 539.838 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_counter[0]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.062     ; 2.630      ;
; 539.838 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_counter[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.062     ; 2.630      ;
; 539.838 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_counter[2]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.062     ; 2.630      ;
; 539.838 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|current_state.stop_bit    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.062     ; 2.630      ;
; 539.846 ; PLL_sacaValorLeds:inst6|cnt[2]         ; PLL_sacaValorLeds:inst6|cnt[20]        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.063     ; 2.621      ;
; 539.856 ; PLL_sacaValorLeds:inst6|cnt[2]         ; PLL_sacaValorLeds:inst6|cnt[19]        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.063     ; 2.611      ;
; 539.888 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[3]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.285      ; 2.927      ;
+---------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'uart_tx:inst7|current_state.idle'                                                                                                                                                         ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.187 ; uart_tx:inst7|data_counter[2]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 1.683      ; 2.194      ;
; -0.187 ; uart_tx:inst7|current_state.send_data ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 1.683      ; 2.194      ;
; -0.147 ; uart_tx:inst7|current_state.send_data ; uart_tx:inst7|next_state.idle_156      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 1.683      ; 2.117      ;
; -0.104 ; uart_tx:inst7|data_counter[0]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 1.683      ; 2.111      ;
; -0.092 ; uart_tx:inst7|data_counter[1]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 1.683      ; 2.099      ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_sacaValorLeds:inst6|cnt[0]'                                                                                                                                          ;
+-------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                            ; Launch Clock                                      ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+
; 0.622 ; uart_rx:inst|data_buffer[6] ; PLL_sacaValorLeds:inst6|dataOut[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.961      ; 3.476      ;
; 0.625 ; uart_rx:inst|data_buffer[4] ; PLL_sacaValorLeds:inst6|dataOut[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.957      ; 3.473      ;
; 0.724 ; uart_rx:inst|data_buffer[7] ; PLL_sacaValorLeds:inst6|dataOut[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.959      ; 3.538      ;
; 0.810 ; uart_rx:inst|data_buffer[5] ; PLL_sacaValorLeds:inst6|dataOut[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.958      ; 3.451      ;
; 3.182 ; uart_rx:inst|data_buffer[0] ; PLL_sacaValorLeds:inst6|dataOut[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.593      ; 0.548      ;
; 3.183 ; uart_rx:inst|data_buffer[2] ; PLL_sacaValorLeds:inst6|dataOut[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.592      ; 0.548      ;
; 3.188 ; uart_rx:inst|data_buffer[3] ; PLL_sacaValorLeds:inst6|dataOut[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.594      ; 0.548      ;
; 3.190 ; uart_rx:inst|data_buffer[1] ; PLL_sacaValorLeds:inst6|dataOut[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.595      ; 0.548      ;
+-------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_sacaValorLeds:inst6|cnt[0]'                                                                                                                                            ;
+--------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                            ; Launch Clock                                      ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+
; -3.767 ; uart_rx:inst|data_buffer[1] ; PLL_sacaValorLeds:inst6|dataOut[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 4.209      ; 0.512      ;
; -3.766 ; uart_rx:inst|data_buffer[3] ; PLL_sacaValorLeds:inst6|dataOut[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 4.208      ; 0.512      ;
; -3.766 ; uart_rx:inst|data_buffer[0] ; PLL_sacaValorLeds:inst6|dataOut[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 4.208      ; 0.512      ;
; -3.764 ; uart_rx:inst|data_buffer[2] ; PLL_sacaValorLeds:inst6|dataOut[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 4.206      ; 0.512      ;
; -1.422 ; uart_rx:inst|data_buffer[7] ; PLL_sacaValorLeds:inst6|dataOut[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 4.559      ; 3.207      ;
; -1.363 ; uart_rx:inst|data_buffer[6] ; PLL_sacaValorLeds:inst6|dataOut[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 4.561      ; 3.268      ;
; -1.361 ; uart_rx:inst|data_buffer[5] ; PLL_sacaValorLeds:inst6|dataOut[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 4.559      ; 3.268      ;
; -1.353 ; uart_rx:inst|data_buffer[4] ; PLL_sacaValorLeds:inst6|dataOut[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 4.557      ; 3.274      ;
+--------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'uart_tx:inst7|current_state.idle'                                                                                                                                                          ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.343 ; uart_tx:inst7|current_state.send_data ; uart_tx:inst7|next_state.idle_156      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 2.164      ; 1.891      ;
; -0.330 ; uart_tx:inst7|current_state.send_data ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 2.164      ; 1.904      ;
; -0.260 ; uart_tx:inst7|data_counter[1]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 2.164      ; 1.974      ;
; -0.258 ; uart_tx:inst7|data_counter[0]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 2.164      ; 1.976      ;
; -0.172 ; uart_tx:inst7|data_counter[2]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 2.164      ; 2.062      ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.182 ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 0.577      ;
; 0.032  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 0.795      ;
; 0.156  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|ticker[3]                 ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 0.915      ;
; 0.179  ; uart_rx:inst|data_buffer[4]             ; uart_rx:inst|data_buffer[3]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 0.763      ;
; 0.184  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|ticker[0]                 ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 0.943      ;
; 0.184  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|ticker[1]                 ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 0.943      ;
; 0.186  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|ticker[2]                 ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 0.945      ;
; 0.302  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[1]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.065      ;
; 0.304  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[2]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.067      ;
; 0.358  ; uart_rx:inst|rx_state[1]                ; uart_rx:inst|rx_state[1]                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; uart_rx:inst|rx_filtered                ; uart_rx:inst|rx_filtered                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; uart_rx:inst|data_counter[1]            ; uart_rx:inst|data_counter[1]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; uart_rx:inst|data_counter[2]            ; uart_rx:inst|data_counter[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|current_state.receive_data ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; uart_rx:inst|current_state.stop_bit     ; uart_rx:inst|current_state.stop_bit     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; uart_rx:inst|current_state.idle         ; uart_rx:inst|current_state.idle         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; uart_rx:inst|ticker[3]                  ; uart_rx:inst|ticker[3]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359  ; uart_rx:inst|ticker[1]                  ; uart_rx:inst|ticker[1]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; uart_rx:inst|ticker[2]                  ; uart_rx:inst|ticker[2]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; uart_tx:inst7|ticker[1]                 ; uart_tx:inst7|ticker[1]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; uart_tx:inst7|ticker[2]                 ; uart_tx:inst7|ticker[2]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; uart_tx:inst7|data_counter[2]           ; uart_tx:inst7|data_counter[2]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; uart_tx:inst7|ticker[3]                 ; uart_tx:inst7|ticker[3]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359  ; uart_tx:inst7|data_counter[1]           ; uart_tx:inst7|data_counter[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361  ; uart_rx:inst|rx_state[0]                ; uart_rx:inst|rx_state[0]                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361  ; uart_rx:inst|data_counter[0]            ; uart_rx:inst|data_counter[0]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362  ; uart_rx:inst|ticker[0]                  ; uart_rx:inst|ticker[0]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362  ; uart_tx:inst7|ticker[0]                 ; uart_tx:inst7|ticker[0]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362  ; uart_tx:inst7|data_counter[0]           ; uart_tx:inst7|data_counter[0]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.382  ; uart_rx:inst|rx_state[1]                ; uart_rx:inst|rx_filtered                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.392  ; uart_tx:inst7|ticker[3]                 ; uart_tx:inst7|current_state.idle        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.399  ; uart_rx:inst|data_buffer[5]             ; uart_rx:inst|data_buffer[4]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.617      ;
; 0.400  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|data_counter[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.619      ;
; 0.401  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|current_state.stop_bit     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.620      ;
; 0.402  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|data_counter[1]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.404  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|data_counter[0]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.623      ;
; 0.414  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[3]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.177      ;
; 0.416  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[4]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.179      ;
; 0.418  ; uart_rx:inst|rx_filtered                ; uart_rx:inst|current_state.idle         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.637      ;
; 0.423  ; uart_rx:inst|rx_filtered                ; uart_rx:inst|ticker[3]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.642      ;
; 0.526  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[5]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.289      ;
; 0.528  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[6]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.291      ;
; 0.540  ; uart_tx:inst7|data_counter[0]           ; uart_tx:inst7|data_counter[2]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.758      ;
; 0.542  ; uart_tx:inst7|data_counter[0]           ; uart_tx:inst7|data_counter[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.760      ;
; 0.557  ; PLL_sacaValorLeds:inst6|cnt[5]          ; PLL_sacaValorLeds:inst6|cnt[5]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.775      ;
; 0.557  ; PLL_sacaValorLeds:inst6|cnt[7]          ; PLL_sacaValorLeds:inst6|cnt[7]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.775      ;
; 0.561  ; PLL_sacaValorLeds:inst6|cnt[1]          ; PLL_sacaValorLeds:inst6|cnt[1]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.779      ;
; 0.561  ; PLL_sacaValorLeds:inst6|cnt[3]          ; PLL_sacaValorLeds:inst6|cnt[3]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.779      ;
; 0.561  ; PLL_sacaValorLeds:inst6|cnt[12]         ; PLL_sacaValorLeds:inst6|cnt[12]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.779      ;
; 0.561  ; uart_rx:inst|data_counter[1]            ; uart_rx:inst|data_counter[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562  ; PLL_sacaValorLeds:inst6|cnt[14]         ; PLL_sacaValorLeds:inst6|cnt[14]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.562  ; PLL_sacaValorLeds:inst6|cnt[17]         ; PLL_sacaValorLeds:inst6|cnt[17]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.780      ;
; 0.562  ; uart_rx:inst|rx_state[1]                ; uart_rx:inst|rx_state[0]                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.564  ; uart_rx:inst|rx_state[0]                ; uart_rx:inst|rx_state[1]                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.783      ;
; 0.567  ; uart_rx:inst|data_counter[0]            ; uart_rx:inst|data_counter[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.786      ;
; 0.569  ; PLL_sacaValorLeds:inst6|cnt[9]          ; PLL_sacaValorLeds:inst6|cnt[9]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569  ; uart_rx:inst|data_counter[0]            ; uart_rx:inst|data_counter[1]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.573  ; PLL_sacaValorLeds:inst6|cnt[8]          ; PLL_sacaValorLeds:inst6|cnt[8]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.587  ; uart_rx:inst|rx_state[0]                ; uart_rx:inst|rx_filtered                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.606  ; uart_rx:inst|current_state.idle         ; uart_rx:inst|ticker[3]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.825      ;
; 0.608  ; uart_rx:inst|ticker[1]                  ; uart_rx:inst|ticker[2]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.826      ;
; 0.619  ; uart_rx:inst|ticker[0]                  ; uart_rx:inst|ticker[2]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.837      ;
; 0.620  ; uart_rx:inst|ticker[0]                  ; uart_rx:inst|ticker[1]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.838      ;
; 0.626  ; uart_tx:inst7|ticker[0]                 ; uart_tx:inst7|ticker[2]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.844      ;
; 0.638  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[7]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.401      ;
; 0.640  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[8]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.403      ;
; 0.682  ; uart_rx:inst|data_counter[1]            ; uart_rx:inst|current_state.receive_data ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.901      ;
; 0.703  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|data_counter[0]           ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.462      ;
; 0.703  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|data_counter[2]           ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.462      ;
; 0.703  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|current_state.send_data   ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.462      ;
; 0.703  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|data_counter[1]           ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.303      ; 1.462      ;
; 0.705  ; PLL_sacaValorLeds:inst6|cnt[20]         ; PLL_sacaValorLeds:inst6|cnt[20]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.923      ;
; 0.708  ; PLL_sacaValorLeds:inst6|cnt[6]          ; PLL_sacaValorLeds:inst6|cnt[6]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.926      ;
; 0.708  ; PLL_sacaValorLeds:inst6|cnt[19]         ; PLL_sacaValorLeds:inst6|cnt[19]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.926      ;
; 0.712  ; PLL_sacaValorLeds:inst6|cnt[13]         ; PLL_sacaValorLeds:inst6|cnt[13]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.930      ;
; 0.712  ; PLL_sacaValorLeds:inst6|cnt[15]         ; PLL_sacaValorLeds:inst6|cnt[15]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.930      ;
; 0.713  ; PLL_sacaValorLeds:inst6|cnt[11]         ; PLL_sacaValorLeds:inst6|cnt[11]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.931      ;
; 0.750  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[9]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.307      ; 1.513      ;
; 0.754  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[10]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 1.515      ;
; 0.766  ; uart_rx:inst|rx_filtered                ; uart_rx:inst|current_state.stop_bit     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.985      ;
; 0.780  ; uart_rx:inst|data_counter[2]            ; uart_rx:inst|current_state.receive_data ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.999      ;
; 0.784  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.965       ; 0.303      ; 0.578      ;
; 0.832  ; PLL_sacaValorLeds:inst6|cnt[7]          ; PLL_sacaValorLeds:inst6|cnt[8]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.050      ;
; 0.832  ; PLL_sacaValorLeds:inst6|cnt[5]          ; PLL_sacaValorLeds:inst6|cnt[6]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.050      ;
; 0.835  ; PLL_sacaValorLeds:inst6|cnt[1]          ; PLL_sacaValorLeds:inst6|cnt[2]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.053      ;
; 0.835  ; PLL_sacaValorLeds:inst6|cnt[3]          ; PLL_sacaValorLeds:inst6|cnt[4]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.053      ;
; 0.836  ; PLL_sacaValorLeds:inst6|cnt[17]         ; PLL_sacaValorLeds:inst6|cnt[18]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.054      ;
; 0.845  ; PLL_sacaValorLeds:inst6|cnt[2]          ; PLL_sacaValorLeds:inst6|cnt[2]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.063      ;
; 0.846  ; PLL_sacaValorLeds:inst6|cnt[9]          ; PLL_sacaValorLeds:inst6|cnt[10]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.062      ;
; 0.848  ; PLL_sacaValorLeds:inst6|cnt[12]         ; PLL_sacaValorLeds:inst6|cnt[13]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.066      ;
; 0.848  ; PLL_sacaValorLeds:inst6|cnt[18]         ; PLL_sacaValorLeds:inst6|cnt[18]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.066      ;
; 0.849  ; PLL_sacaValorLeds:inst6|cnt[14]         ; PLL_sacaValorLeds:inst6|cnt[15]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.067      ;
; 0.850  ; PLL_sacaValorLeds:inst6|cnt[12]         ; PLL_sacaValorLeds:inst6|cnt[14]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.068      ;
; 0.851  ; PLL_sacaValorLeds:inst6|cnt[14]         ; PLL_sacaValorLeds:inst6|cnt[16]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.069      ;
; 0.852  ; uart_rx:inst|data_buffer[1]             ; uart_rx:inst|data_buffer[0]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 1.084      ;
; 0.860  ; uart_rx:inst|data_counter[1]            ; uart_rx:inst|current_state.stop_bit     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860  ; PLL_sacaValorLeds:inst6|cnt[8]          ; PLL_sacaValorLeds:inst6|cnt[9]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.078      ;
; 0.864  ; PLL_sacaValorLeds:inst6|cnt[8]          ; PLL_sacaValorLeds:inst6|cnt[10]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.080      ;
; 0.864  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[11]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 1.625      ;
; 0.866  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[12]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.305      ; 1.627      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'PLL_sacaValorLeds:inst6|cnt[0]'                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                             ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+
; 0.411 ; 0.411        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; inst6|Equal0~0|dataa               ;
; 0.427 ; 0.427        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~0|combout             ;
; 0.458 ; 0.458        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~4|datac               ;
; 0.459 ; 0.459        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~4|combout             ;
; 0.469 ; 0.469        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[5]|datad             ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[0]|datad             ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[1]|datad             ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[2]|datad             ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[3]|datad             ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[4]|datad             ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[6]|datad             ;
; 0.470 ; 0.470        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[7]|datad             ;
; 0.486 ; 0.486        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6|combout             ;
; 0.489 ; 0.489        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[5] ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[0] ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[1] ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[2] ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[3] ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[4] ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[6] ;
; 0.490 ; 0.490        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[7] ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6clkctrl|inclk[0]     ;
; 0.493 ; 0.493        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6clkctrl|outclk       ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6clkctrl|inclk[0]     ;
; 0.496 ; 0.496        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6clkctrl|outclk       ;
; 0.497 ; 0.497        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6|datab               ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[0] ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[2] ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[4] ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[5] ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[7] ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[1] ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[3] ;
; 0.499 ; 0.499        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[6] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; inst6|cnt[0]|q                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; inst6|cnt[0]|q                     ;
; 0.501 ; 0.501        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6|datab               ;
; 0.504 ; 0.504        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6|combout             ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[0]|datad             ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[2]|datad             ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[4]|datad             ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[5]|datad             ;
; 0.518 ; 0.518        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[7]|datad             ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[1]|datad             ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[3]|datad             ;
; 0.519 ; 0.519        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[6]|datad             ;
; 0.538 ; 0.538        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~4|combout             ;
; 0.539 ; 0.539        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~4|datac               ;
; 0.569 ; 0.569        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~0|combout             ;
; 0.585 ; 0.585        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; inst6|Equal0~0|dataa               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'uart_tx:inst7|current_state.idle'                                                                        ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+
; 0.425 ; 0.425        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; uart_tx:inst7|next_state.idle_156         ;
; 0.426 ; 0.426        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; uart_tx:inst7|next_state.send_data_144    ;
; 0.434 ; 0.434        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|next_state.idle_156|datad           ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|next_state.send_data_144|datad      ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle~clkctrl|inclk[0] ;
; 0.451 ; 0.451        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle|q                ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle~clkctrl|inclk[0] ;
; 0.547 ; 0.547        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle~clkctrl|outclk   ;
; 0.562 ; 0.562        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|next_state.send_data_144|datad      ;
; 0.563 ; 0.563        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|next_state.idle_156|datad           ;
; 0.571 ; 0.571        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; uart_tx:inst7|next_state.send_data_144    ;
; 0.572 ; 0.572        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; uart_tx:inst7|next_state.idle_156         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'reloj'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.825  ; 9.825        ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; reloj~input|o                                               ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; reloj~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; reloj~input|i                                               ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; reloj~input|o                                               ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.173 ; 10.173       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; reloj ; Rise       ; reloj                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------+
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]          ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[10]         ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[11]         ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[12]         ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[13]         ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[14]         ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[15]         ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[16]         ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[17]         ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[18]         ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[19]         ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[1]          ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[20]         ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[2]          ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[3]          ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[4]          ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[5]          ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[6]          ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[7]          ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[8]          ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[9]          ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[0]                  ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[1]                  ;
; 271.022 ; 271.238      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[2]                  ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.idle         ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.receive_data ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.reset_state  ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.stop_bit     ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[4]             ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[5]             ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[6]             ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[7]             ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[0]            ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[1]            ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[2]            ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_filtered                ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_state[0]                ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_state[1]                ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[3]                  ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|current_state.idle        ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|current_state.send_data   ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[0]           ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[1]           ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[2]           ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[0]                 ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[1]                 ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[2]                 ;
; 271.023 ; 271.239      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[3]                 ;
; 271.041 ; 271.257      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[0]             ;
; 271.041 ; 271.257      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[1]             ;
; 271.041 ; 271.257      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[2]             ;
; 271.041 ; 271.257      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[3]             ;
; 271.092 ; 271.276      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[0]             ;
; 271.092 ; 271.276      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[1]             ;
; 271.092 ; 271.276      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[2]             ;
; 271.092 ; 271.276      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[3]             ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]          ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[1]          ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[2]          ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[3]          ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[4]          ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[5]          ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[6]          ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[7]          ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[8]          ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[9]          ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.idle         ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.receive_data ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.reset_state  ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.stop_bit     ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[4]             ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[5]             ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[6]             ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[7]             ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[0]            ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[1]            ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[2]            ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_filtered                ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_state[0]                ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_state[1]                ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[0]                  ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[1]                  ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[2]                  ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[3]                  ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|current_state.idle        ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|current_state.send_data   ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[0]           ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[1]           ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[2]           ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[0]                 ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[1]                 ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[2]                 ;
; 271.111 ; 271.295      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[3]                 ;
; 271.112 ; 271.296      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[10]         ;
; 271.112 ; 271.296      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[11]         ;
; 271.112 ; 271.296      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[12]         ;
; 271.112 ; 271.296      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[13]         ;
; 271.112 ; 271.296      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[14]         ;
; 271.112 ; 271.296      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[15]         ;
; 271.112 ; 271.296      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[16]         ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; reset     ; reloj      ; 4.116 ; 4.506 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; rx        ; reloj      ; 5.234 ; 5.780 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; reset     ; reloj      ; -3.421 ; -3.813 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; rx        ; reloj      ; -4.218 ; -4.768 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-----------+--------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------+--------+--------+------------+---------------------------------------------------+
; dato[*]   ; PLL_sacaValorLeds:inst6|cnt[0] ; 8.399  ; 8.478  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[0]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.258  ; 7.247  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[1]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.410  ; 7.375  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[2]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 8.399  ; 8.478  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[3]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.040  ; 7.032  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[4]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.359  ; 7.383  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[5]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.359  ; 7.382  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[6]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.621  ; 7.638  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[7]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.651  ; 7.671  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
; tx        ; reloj                          ; 10.243 ; 10.413 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+
; dato[*]   ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.824 ; 6.816 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[0]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.032 ; 7.021 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[1]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.179 ; 7.145 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[2]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 8.177 ; 8.257 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[3]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.824 ; 6.816 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[4]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.131 ; 7.153 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[5]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.130 ; 7.151 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[6]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.383 ; 7.399 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[7]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.413 ; 7.430 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
; tx        ; reloj                          ; 6.098 ; 6.086 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 304.14 MHz ; 304.14 MHz      ; inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -2.046 ; -27.197       ;
; uart_tx:inst7|current_state.idle                  ; -0.223 ; -0.380        ;
; PLL_sacaValorLeds:inst6|cnt[0]                    ; 0.475  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; PLL_sacaValorLeds:inst6|cnt[0]                    ; -3.243 ; -17.155       ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.287 ; -0.380        ;
; uart_tx:inst7|current_state.idle                  ; -0.156 ; -0.300        ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; PLL_sacaValorLeds:inst6|cnt[0]                    ; 0.424   ; 0.000         ;
; uart_tx:inst7|current_state.idle                  ; 0.453   ; 0.000         ;
; reloj                                             ; 9.785   ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 271.015 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+---------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                              ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -2.046  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|data_counter[0]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.815     ; 1.176      ;
; -2.046  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|data_counter[2]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.815     ; 1.176      ;
; -2.046  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|current_state.send_data  ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.815     ; 1.176      ;
; -2.046  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|data_counter[1]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.815     ; 1.176      ;
; -1.697  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|ticker[2]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.815     ; 0.827      ;
; -1.695  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.815     ; 0.825      ;
; -1.695  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|ticker[1]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.815     ; 0.825      ;
; -1.477  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|ticker[3]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.815     ; 0.607      ;
; -1.468  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.815     ; 0.598      ;
; -1.021  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[20]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 2.177      ;
; -0.978  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[19]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 2.134      ;
; -0.960  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[20]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 2.116      ;
; -0.947  ; uart_tx:inst7|next_state.send_data_144 ; uart_tx:inst7|current_state.send_data  ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.814     ; 0.078      ;
; -0.921  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[18]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 2.077      ;
; -0.903  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[19]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 2.059      ;
; -0.878  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[17]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 2.034      ;
; -0.860  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[18]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 2.016      ;
; -0.821  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[16]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.977      ;
; -0.803  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[17]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.959      ;
; -0.778  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[15]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.934      ;
; -0.760  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[16]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.916      ;
; -0.721  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[14]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.877      ;
; -0.703  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[15]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.859      ;
; -0.678  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[13]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.834      ;
; -0.660  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[14]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.816      ;
; -0.621  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[12]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.777      ;
; -0.603  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[13]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.759      ;
; -0.578  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[11]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.734      ;
; -0.560  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[12]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.716      ;
; -0.521  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[10]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.677      ;
; -0.503  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[11]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.659      ;
; -0.477  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[9]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.634      ;
; -0.460  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[10]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.031      ; 1.616      ;
; -0.420  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[8]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.577      ;
; -0.402  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[9]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.559      ;
; -0.377  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[7]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.534      ;
; -0.359  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[8]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.516      ;
; -0.320  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[6]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.477      ;
; -0.302  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[7]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.459      ;
; -0.277  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[5]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.434      ;
; -0.259  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[6]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.416      ;
; -0.220  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[4]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.377      ;
; -0.202  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[5]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.359      ;
; -0.177  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[3]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.334      ;
; -0.159  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[0]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.313      ;
; -0.159  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[2]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.313      ;
; -0.159  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.send_data  ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.313      ;
; -0.159  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[1]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.313      ;
; -0.159  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[4]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.316      ;
; -0.120  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[2]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.277      ;
; -0.118  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[0]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.272      ;
; -0.118  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[2]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.272      ;
; -0.118  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.send_data  ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.272      ;
; -0.118  ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[1]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 1.272      ;
; -0.102  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[3]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.259      ;
; -0.077  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[1]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.234      ;
; -0.059  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[2]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.216      ;
; -0.002  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[1]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 1.159      ;
; 0.190   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[2]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 0.964      ;
; 0.192   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 0.962      ;
; 0.192   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[1]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 0.962      ;
; 0.253   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[2]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 0.901      ;
; 0.253   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[3]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 0.901      ;
; 0.254   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 0.900      ;
; 0.254   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[1]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 0.900      ;
; 0.266   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[3]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 0.888      ;
; 0.268   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 0.889      ;
; 0.362   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.032      ; 0.795      ;
; 0.592   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 0.562      ;
; 0.596   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.029      ; 0.558      ;
; 539.247 ; uart_rx:inst|data_buffer[6]            ; uart_rx:inst|data_buffer[5]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.054     ; 3.229      ;
; 539.347 ; uart_rx:inst|data_buffer[7]            ; uart_rx:inst|data_buffer[6]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.054     ; 3.129      ;
; 539.727 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[7]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.059     ; 2.744      ;
; 539.727 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[6]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.059     ; 2.744      ;
; 539.727 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[5]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.059     ; 2.744      ;
; 539.727 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[4]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.059     ; 2.744      ;
; 539.804 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[7]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.059     ; 2.667      ;
; 539.804 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[6]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.059     ; 2.667      ;
; 539.804 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[5]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.059     ; 2.667      ;
; 539.804 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[4]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.059     ; 2.667      ;
; 539.952 ; uart_rx:inst|ticker[2]                 ; uart_rx:inst|data_buffer[7]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.059     ; 2.519      ;
; 539.952 ; uart_rx:inst|ticker[2]                 ; uart_rx:inst|data_buffer[6]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.059     ; 2.519      ;
; 539.952 ; uart_rx:inst|ticker[2]                 ; uart_rx:inst|data_buffer[5]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.059     ; 2.519      ;
; 539.952 ; uart_rx:inst|ticker[2]                 ; uart_rx:inst|data_buffer[4]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.059     ; 2.519      ;
; 540.034 ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|data_counter[0]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.054     ; 2.442      ;
; 540.034 ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|data_counter[2]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.054     ; 2.442      ;
; 540.034 ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|current_state.send_data  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.054     ; 2.442      ;
; 540.034 ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|data_counter[1]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.054     ; 2.442      ;
; 540.083 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[3]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.261      ; 2.708      ;
; 540.083 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.261      ; 2.708      ;
; 540.083 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[1]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.261      ; 2.708      ;
; 540.083 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[0]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.261      ; 2.708      ;
; 540.118 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|current_state.reset_state ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.055     ; 2.357      ;
; 540.118 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_counter[0]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.055     ; 2.357      ;
; 540.118 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_counter[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.055     ; 2.357      ;
; 540.118 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_counter[2]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.055     ; 2.357      ;
; 540.118 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|current_state.stop_bit    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.055     ; 2.357      ;
; 540.147 ; PLL_sacaValorLeds:inst6|cnt[2]         ; PLL_sacaValorLeds:inst6|cnt[19]        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.056     ; 2.327      ;
; 540.160 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[3]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.261      ; 2.631      ;
; 540.160 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.261      ; 2.631      ;
+---------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'uart_tx:inst7|current_state.idle'                                                                                                                                                          ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.223 ; uart_tx:inst7|data_counter[2]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 1.388      ; 1.988      ;
; -0.173 ; uart_tx:inst7|current_state.send_data ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 1.388      ; 1.938      ;
; -0.157 ; uart_tx:inst7|current_state.send_data ; uart_tx:inst7|next_state.idle_156      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 1.388      ; 1.888      ;
; -0.138 ; uart_tx:inst7|data_counter[0]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 1.388      ; 1.903      ;
; -0.128 ; uart_tx:inst7|data_counter[1]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 1.388      ; 1.893      ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_sacaValorLeds:inst6|cnt[0]'                                                                                                                                           ;
+-------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                            ; Launch Clock                                      ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+
; 0.475 ; uart_rx:inst|data_buffer[4] ; PLL_sacaValorLeds:inst6|dataOut[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.412      ; 3.159      ;
; 0.500 ; uart_rx:inst|data_buffer[6] ; PLL_sacaValorLeds:inst6|dataOut[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.416      ; 3.134      ;
; 0.614 ; uart_rx:inst|data_buffer[5] ; PLL_sacaValorLeds:inst6|dataOut[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.414      ; 3.157      ;
; 0.648 ; uart_rx:inst|data_buffer[7] ; PLL_sacaValorLeds:inst6|dataOut[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.414      ; 3.123      ;
; 2.809 ; uart_rx:inst|data_buffer[2] ; PLL_sacaValorLeds:inst6|dataOut[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.080      ; 0.491      ;
; 2.809 ; uart_rx:inst|data_buffer[0] ; PLL_sacaValorLeds:inst6|dataOut[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.082      ; 0.491      ;
; 2.813 ; uart_rx:inst|data_buffer[3] ; PLL_sacaValorLeds:inst6|dataOut[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.082      ; 0.491      ;
; 2.816 ; uart_rx:inst|data_buffer[1] ; PLL_sacaValorLeds:inst6|dataOut[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 3.083      ; 0.491      ;
+-------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_sacaValorLeds:inst6|cnt[0]'                                                                                                                                             ;
+--------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                            ; Launch Clock                                      ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+
; -3.243 ; uart_rx:inst|data_buffer[1] ; PLL_sacaValorLeds:inst6|dataOut[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 3.627      ; 0.454      ;
; -3.241 ; uart_rx:inst|data_buffer[3] ; PLL_sacaValorLeds:inst6|dataOut[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 3.625      ; 0.454      ;
; -3.241 ; uart_rx:inst|data_buffer[0] ; PLL_sacaValorLeds:inst6|dataOut[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 3.625      ; 0.454      ;
; -3.240 ; uart_rx:inst|data_buffer[2] ; PLL_sacaValorLeds:inst6|dataOut[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 3.624      ; 0.454      ;
; -1.081 ; uart_rx:inst|data_buffer[5] ; PLL_sacaValorLeds:inst6|dataOut[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 3.944      ; 2.933      ;
; -1.052 ; uart_rx:inst|data_buffer[6] ; PLL_sacaValorLeds:inst6|dataOut[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 3.947      ; 2.965      ;
; -1.045 ; uart_rx:inst|data_buffer[7] ; PLL_sacaValorLeds:inst6|dataOut[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 3.945      ; 2.970      ;
; -1.012 ; uart_rx:inst|data_buffer[4] ; PLL_sacaValorLeds:inst6|dataOut[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 3.943      ; 3.001      ;
+--------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.287 ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.518      ;
; -0.093 ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.716      ;
; 0.036  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|ticker[3]                 ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.841      ;
; 0.047  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|ticker[0]                 ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.852      ;
; 0.048  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|ticker[1]                 ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.853      ;
; 0.049  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|ticker[2]                 ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.854      ;
; 0.141  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[1]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.950      ;
; 0.148  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[2]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.957      ;
; 0.157  ; uart_rx:inst|data_buffer[4]             ; uart_rx:inst|data_buffer[3]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.688      ;
; 0.237  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[3]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.046      ;
; 0.244  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[4]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.053      ;
; 0.312  ; uart_rx:inst|ticker[1]                  ; uart_rx:inst|ticker[1]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; uart_rx:inst|ticker[2]                  ; uart_rx:inst|ticker[2]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313  ; uart_rx:inst|rx_state[1]                ; uart_rx:inst|rx_state[1]                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; uart_rx:inst|rx_filtered                ; uart_rx:inst|rx_filtered                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; uart_rx:inst|data_counter[1]            ; uart_rx:inst|data_counter[1]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; uart_rx:inst|data_counter[2]            ; uart_rx:inst|data_counter[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|current_state.receive_data ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; uart_rx:inst|current_state.stop_bit     ; uart_rx:inst|current_state.stop_bit     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; uart_rx:inst|current_state.idle         ; uart_rx:inst|current_state.idle         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; uart_rx:inst|ticker[3]                  ; uart_rx:inst|ticker[3]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; uart_tx:inst7|ticker[1]                 ; uart_tx:inst7|ticker[1]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; uart_tx:inst7|ticker[2]                 ; uart_tx:inst7|ticker[2]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; uart_tx:inst7|data_counter[2]           ; uart_tx:inst7|data_counter[2]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; uart_tx:inst7|ticker[3]                 ; uart_tx:inst7|ticker[3]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313  ; uart_tx:inst7|data_counter[1]           ; uart_tx:inst7|data_counter[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320  ; uart_rx:inst|ticker[0]                  ; uart_rx:inst|ticker[0]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.321  ; uart_rx:inst|rx_state[0]                ; uart_rx:inst|rx_state[0]                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321  ; uart_rx:inst|data_counter[0]            ; uart_rx:inst|data_counter[0]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321  ; uart_tx:inst7|ticker[0]                 ; uart_tx:inst7|ticker[0]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.321  ; uart_tx:inst7|data_counter[0]           ; uart_tx:inst7|data_counter[0]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.333  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[5]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.142      ;
; 0.340  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[6]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.149      ;
; 0.347  ; uart_rx:inst|rx_state[1]                ; uart_rx:inst|rx_filtered                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.545      ;
; 0.349  ; uart_tx:inst7|ticker[3]                 ; uart_tx:inst7|current_state.idle        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.547      ;
; 0.362  ; uart_rx:inst|data_buffer[5]             ; uart_rx:inst|data_buffer[4]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.560      ;
; 0.363  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|data_counter[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.561      ;
; 0.364  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|current_state.stop_bit     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.562      ;
; 0.365  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|data_counter[1]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.563      ;
; 0.367  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|data_counter[0]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.565      ;
; 0.374  ; uart_rx:inst|rx_filtered                ; uart_rx:inst|current_state.idle         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.572      ;
; 0.385  ; uart_rx:inst|rx_filtered                ; uart_rx:inst|ticker[3]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.583      ;
; 0.429  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[7]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.238      ;
; 0.436  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[8]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.245      ;
; 0.495  ; uart_tx:inst7|data_counter[0]           ; uart_tx:inst7|data_counter[2]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.497  ; uart_tx:inst7|data_counter[0]           ; uart_tx:inst7|data_counter[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.695      ;
; 0.499  ; PLL_sacaValorLeds:inst6|cnt[7]          ; PLL_sacaValorLeds:inst6|cnt[7]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500  ; PLL_sacaValorLeds:inst6|cnt[5]          ; PLL_sacaValorLeds:inst6|cnt[5]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.502  ; PLL_sacaValorLeds:inst6|cnt[3]          ; PLL_sacaValorLeds:inst6|cnt[3]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503  ; PLL_sacaValorLeds:inst6|cnt[1]          ; PLL_sacaValorLeds:inst6|cnt[1]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504  ; PLL_sacaValorLeds:inst6|cnt[12]         ; PLL_sacaValorLeds:inst6|cnt[12]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.505  ; PLL_sacaValorLeds:inst6|cnt[14]         ; PLL_sacaValorLeds:inst6|cnt[14]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.505  ; PLL_sacaValorLeds:inst6|cnt[17]         ; PLL_sacaValorLeds:inst6|cnt[17]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.505  ; uart_rx:inst|data_counter[1]            ; uart_rx:inst|data_counter[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.506  ; uart_rx:inst|rx_state[1]                ; uart_rx:inst|rx_state[0]                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.704      ;
; 0.507  ; uart_rx:inst|rx_state[0]                ; uart_rx:inst|rx_state[1]                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.705      ;
; 0.510  ; PLL_sacaValorLeds:inst6|cnt[9]          ; PLL_sacaValorLeds:inst6|cnt[9]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511  ; uart_rx:inst|data_counter[0]            ; uart_rx:inst|data_counter[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.512  ; uart_rx:inst|data_counter[0]            ; uart_rx:inst|data_counter[1]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.515  ; PLL_sacaValorLeds:inst6|cnt[8]          ; PLL_sacaValorLeds:inst6|cnt[8]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.520  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|data_counter[0]           ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.325      ;
; 0.520  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|data_counter[2]           ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.325      ;
; 0.520  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|current_state.send_data   ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.325      ;
; 0.520  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|data_counter[1]           ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 1.325      ;
; 0.523  ; uart_rx:inst|rx_state[0]                ; uart_rx:inst|rx_filtered                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.721      ;
; 0.525  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[9]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 1.334      ;
; 0.534  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[10]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.341      ;
; 0.539  ; uart_rx:inst|current_state.idle         ; uart_rx:inst|ticker[3]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.737      ;
; 0.544  ; uart_rx:inst|ticker[1]                  ; uart_rx:inst|ticker[2]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.743      ;
; 0.553  ; uart_rx:inst|ticker[0]                  ; uart_rx:inst|ticker[2]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.752      ;
; 0.554  ; uart_rx:inst|ticker[0]                  ; uart_rx:inst|ticker[1]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.753      ;
; 0.561  ; uart_tx:inst7|ticker[0]                 ; uart_tx:inst7|ticker[2]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.759      ;
; 0.614  ; uart_rx:inst|data_counter[1]            ; uart_rx:inst|current_state.receive_data ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.812      ;
; 0.623  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[11]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.430      ;
; 0.630  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[12]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.437      ;
; 0.644  ; PLL_sacaValorLeds:inst6|cnt[6]          ; PLL_sacaValorLeds:inst6|cnt[6]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.843      ;
; 0.647  ; PLL_sacaValorLeds:inst6|cnt[20]         ; PLL_sacaValorLeds:inst6|cnt[20]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.845      ;
; 0.649  ; PLL_sacaValorLeds:inst6|cnt[19]         ; PLL_sacaValorLeds:inst6|cnt[19]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.847      ;
; 0.650  ; PLL_sacaValorLeds:inst6|cnt[13]         ; PLL_sacaValorLeds:inst6|cnt[13]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.848      ;
; 0.650  ; PLL_sacaValorLeds:inst6|cnt[15]         ; PLL_sacaValorLeds:inst6|cnt[15]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.848      ;
; 0.651  ; PLL_sacaValorLeds:inst6|cnt[11]         ; PLL_sacaValorLeds:inst6|cnt[11]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.849      ;
; 0.671  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.965       ; 0.381      ; 0.511      ;
; 0.701  ; uart_rx:inst|rx_filtered                ; uart_rx:inst|current_state.stop_bit     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.899      ;
; 0.701  ; uart_rx:inst|data_counter[2]            ; uart_rx:inst|current_state.receive_data ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.899      ;
; 0.719  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[13]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.526      ;
; 0.726  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[14]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 1.533      ;
; 0.743  ; PLL_sacaValorLeds:inst6|cnt[7]          ; PLL_sacaValorLeds:inst6|cnt[8]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.942      ;
; 0.744  ; PLL_sacaValorLeds:inst6|cnt[5]          ; PLL_sacaValorLeds:inst6|cnt[6]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.943      ;
; 0.747  ; PLL_sacaValorLeds:inst6|cnt[3]          ; PLL_sacaValorLeds:inst6|cnt[4]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.946      ;
; 0.748  ; PLL_sacaValorLeds:inst6|cnt[1]          ; PLL_sacaValorLeds:inst6|cnt[2]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.750  ; PLL_sacaValorLeds:inst6|cnt[17]         ; PLL_sacaValorLeds:inst6|cnt[18]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.948      ;
; 0.753  ; PLL_sacaValorLeds:inst6|cnt[12]         ; PLL_sacaValorLeds:inst6|cnt[13]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.951      ;
; 0.754  ; PLL_sacaValorLeds:inst6|cnt[14]         ; PLL_sacaValorLeds:inst6|cnt[15]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.952      ;
; 0.756  ; PLL_sacaValorLeds:inst6|cnt[9]          ; PLL_sacaValorLeds:inst6|cnt[10]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.953      ;
; 0.760  ; PLL_sacaValorLeds:inst6|cnt[12]         ; PLL_sacaValorLeds:inst6|cnt[14]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.761  ; PLL_sacaValorLeds:inst6|cnt[14]         ; PLL_sacaValorLeds:inst6|cnt[16]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.959      ;
; 0.764  ; PLL_sacaValorLeds:inst6|cnt[8]          ; PLL_sacaValorLeds:inst6|cnt[9]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.963      ;
; 0.773  ; PLL_sacaValorLeds:inst6|cnt[8]          ; PLL_sacaValorLeds:inst6|cnt[10]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.970      ;
; 0.775  ; uart_rx:inst|data_buffer[1]             ; uart_rx:inst|data_buffer[0]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 0.986      ;
; 0.778  ; uart_rx:inst|data_counter[0]            ; uart_rx:inst|current_state.receive_data ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.976      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'uart_tx:inst7|current_state.idle'                                                                                                                                                           ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.156 ; uart_tx:inst7|current_state.send_data ; uart_tx:inst7|next_state.idle_156      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 1.815      ; 1.729      ;
; -0.144 ; uart_tx:inst7|current_state.send_data ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 1.814      ; 1.740      ;
; -0.104 ; uart_tx:inst7|data_counter[0]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 1.814      ; 1.780      ;
; -0.101 ; uart_tx:inst7|data_counter[1]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 1.814      ; 1.783      ;
; -0.009 ; uart_tx:inst7|data_counter[2]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 1.814      ; 1.875      ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'PLL_sacaValorLeds:inst6|cnt[0]'                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                             ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+
; 0.424 ; 0.424        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; inst6|Equal0~0|dataa               ;
; 0.441 ; 0.441        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~0|combout             ;
; 0.452 ; 0.452        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~4|combout             ;
; 0.454 ; 0.454        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~4|datac               ;
; 0.459 ; 0.459        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[2] ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[0] ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[1] ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[3] ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[4] ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[5] ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[6] ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[7] ;
; 0.469 ; 0.469        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6|combout             ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6clkctrl|inclk[0]     ;
; 0.474 ; 0.474        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6clkctrl|outclk       ;
; 0.481 ; 0.481        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[2]|datad             ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[0]|datad             ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[1]|datad             ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[3]|datad             ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[4]|datad             ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[5]|datad             ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[6]|datad             ;
; 0.482 ; 0.482        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[7]|datad             ;
; 0.484 ; 0.484        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6|datab               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; inst6|cnt[0]|q                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; inst6|cnt[0]|q                     ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[1]|datad             ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[6]|datad             ;
; 0.509 ; 0.509        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[7]|datad             ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[0]|datad             ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[2]|datad             ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[3]|datad             ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[4]|datad             ;
; 0.510 ; 0.510        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[5]|datad             ;
; 0.515 ; 0.515        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6|datab               ;
; 0.518 ; 0.518        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6clkctrl|inclk[0]     ;
; 0.518 ; 0.518        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6clkctrl|outclk       ;
; 0.524 ; 0.524        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6|combout             ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[1] ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[6] ;
; 0.533 ; 0.533        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[7] ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[0] ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[2] ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[3] ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[4] ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[5] ;
; 0.544 ; 0.544        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~4|datac               ;
; 0.546 ; 0.546        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~4|combout             ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~0|combout             ;
; 0.573 ; 0.573        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; inst6|Equal0~0|dataa               ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'uart_tx:inst7|current_state.idle'                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; uart_tx:inst7|next_state.idle_156         ;
; 0.453 ; 0.453        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; uart_tx:inst7|next_state.send_data_144    ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|next_state.idle_156|datad           ;
; 0.463 ; 0.463        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|next_state.send_data_144|datad      ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle~clkctrl|inclk[0] ;
; 0.465 ; 0.465        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle|q                ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle~clkctrl|inclk[0] ;
; 0.534 ; 0.534        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle~clkctrl|outclk   ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|next_state.idle_156|datad           ;
; 0.536 ; 0.536        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|next_state.send_data_144|datad      ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; uart_tx:inst7|next_state.idle_156         ;
; 0.546 ; 0.546        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; uart_tx:inst7|next_state.send_data_144    ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'reloj'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.785  ; 9.785        ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; reloj~input|o                                               ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; reloj~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; reloj~input|i                                               ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; reloj~input|o                                               ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.212 ; 10.212       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; reloj ; Rise       ; reloj                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                         ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------+
; 271.015 ; 271.231      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[4]             ;
; 271.015 ; 271.231      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[5]             ;
; 271.015 ; 271.231      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[6]             ;
; 271.015 ; 271.231      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[7]             ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]          ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[10]         ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[11]         ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[12]         ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[13]         ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[14]         ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[15]         ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[16]         ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[17]         ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[18]         ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[19]         ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[1]          ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[20]         ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[2]          ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[3]          ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[4]          ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[5]          ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[6]          ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[7]          ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[8]          ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[9]          ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.idle         ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.receive_data ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.reset_state  ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.stop_bit     ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[0]            ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[1]            ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[2]            ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_filtered                ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_state[0]                ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_state[1]                ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[0]                  ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[1]                  ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[2]                  ;
; 271.017 ; 271.233      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[3]                  ;
; 271.018 ; 271.234      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|current_state.idle        ;
; 271.018 ; 271.234      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|current_state.send_data   ;
; 271.018 ; 271.234      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[0]           ;
; 271.018 ; 271.234      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[1]           ;
; 271.018 ; 271.234      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[2]           ;
; 271.018 ; 271.234      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[0]                 ;
; 271.018 ; 271.234      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[1]                 ;
; 271.018 ; 271.234      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[2]                 ;
; 271.018 ; 271.234      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[3]                 ;
; 271.020 ; 271.236      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[0]             ;
; 271.020 ; 271.236      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[1]             ;
; 271.020 ; 271.236      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[2]             ;
; 271.020 ; 271.236      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[3]             ;
; 271.115 ; 271.299      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[0]             ;
; 271.115 ; 271.299      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[1]             ;
; 271.115 ; 271.299      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[2]             ;
; 271.115 ; 271.299      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[3]             ;
; 271.116 ; 271.300      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|current_state.idle        ;
; 271.116 ; 271.300      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|current_state.send_data   ;
; 271.116 ; 271.300      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[0]           ;
; 271.116 ; 271.300      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[1]           ;
; 271.116 ; 271.300      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[2]           ;
; 271.116 ; 271.300      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[0]                 ;
; 271.116 ; 271.300      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[1]                 ;
; 271.116 ; 271.300      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[2]                 ;
; 271.116 ; 271.300      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[3]                 ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]          ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[1]          ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[2]          ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[3]          ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[4]          ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[5]          ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[6]          ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[7]          ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[8]          ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[9]          ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.idle         ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.receive_data ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.reset_state  ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.stop_bit     ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[0]            ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[1]            ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[2]            ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_filtered                ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_state[0]                ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_state[1]                ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[0]                  ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[1]                  ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[2]                  ;
; 271.117 ; 271.301      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[3]                  ;
; 271.118 ; 271.302      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[10]         ;
; 271.118 ; 271.302      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[11]         ;
; 271.118 ; 271.302      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[12]         ;
; 271.118 ; 271.302      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[13]         ;
; 271.118 ; 271.302      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[14]         ;
; 271.118 ; 271.302      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[15]         ;
; 271.118 ; 271.302      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[16]         ;
; 271.118 ; 271.302      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[17]         ;
; 271.118 ; 271.302      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[18]         ;
; 271.118 ; 271.302      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[19]         ;
; 271.118 ; 271.302      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[20]         ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; reset     ; reloj      ; 3.548 ; 3.888 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; rx        ; reloj      ; 4.581 ; 5.018 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; reset     ; reloj      ; -2.937 ; -3.276 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; rx        ; reloj      ; -3.682 ; -4.122 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+
; dato[*]   ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.882 ; 7.938 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[0]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.725 ; 6.692 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[1]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.876 ; 6.811 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[2]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.882 ; 7.938 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[3]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.522 ; 6.504 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[4]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.815 ; 6.814 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[5]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.814 ; 6.812 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[6]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.059 ; 7.033 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[7]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.086 ; 7.067 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
; tx        ; reloj                          ; 9.728 ; 9.618 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+
; dato[*]   ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.331 ; 6.314 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[0]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.526 ; 6.494 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[1]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.670 ; 6.607 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[2]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.684 ; 7.742 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[3]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.331 ; 6.314 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[4]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.612 ; 6.611 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[5]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.612 ; 6.610 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[6]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.847 ; 6.821 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[7]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 6.873 ; 6.855 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
; tx        ; reloj                          ; 5.886 ; 5.783 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -1.057 ; -11.334       ;
; uart_tx:inst7|current_state.idle                  ; 0.303  ; 0.000         ;
; PLL_sacaValorLeds:inst6|cnt[0]                    ; 0.698  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; PLL_sacaValorLeds:inst6|cnt[0]                    ; -2.312 ; -13.084       ;
; uart_tx:inst7|current_state.idle                  ; -0.344 ; -0.642        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; -0.134 ; -0.147        ;
+---------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; PLL_sacaValorLeds:inst6|cnt[0]                    ; 0.376   ; 0.000         ;
; uart_tx:inst7|current_state.idle                  ; 0.430   ; 0.000         ;
; reloj                                             ; 9.585   ; 0.000         ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; 271.051 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                            ;
+---------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                              ; To Node                                ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.057  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|data_counter[0]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.284     ; 0.710      ;
; -1.057  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|data_counter[2]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.284     ; 0.710      ;
; -1.057  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|current_state.send_data  ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.284     ; 0.710      ;
; -1.057  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|data_counter[1]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.284     ; 0.710      ;
; -0.847  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|ticker[2]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.284     ; 0.500      ;
; -0.845  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|ticker[1]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.284     ; 0.498      ;
; -0.843  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.284     ; 0.496      ;
; -0.728  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.284     ; 0.381      ;
; -0.727  ; uart_tx:inst7|next_state.idle_156      ; uart_tx:inst7|ticker[3]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.284     ; 0.380      ;
; -0.443  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[20]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.395      ;
; -0.415  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[20]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.367      ;
; -0.411  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[19]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.363      ;
; -0.396  ; uart_tx:inst7|next_state.send_data_144 ; uart_tx:inst7|current_state.send_data  ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.283     ; 0.050      ;
; -0.379  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[19]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.331      ;
; -0.375  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[18]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.327      ;
; -0.347  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[18]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.299      ;
; -0.343  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[17]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.295      ;
; -0.311  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[17]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.263      ;
; -0.307  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[16]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.259      ;
; -0.279  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[16]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.231      ;
; -0.275  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[15]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.227      ;
; -0.243  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[15]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.195      ;
; -0.239  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[14]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.191      ;
; -0.211  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[14]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.163      ;
; -0.207  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[13]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.159      ;
; -0.175  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[13]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.127      ;
; -0.171  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[12]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.123      ;
; -0.143  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[12]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.095      ;
; -0.139  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[11]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.091      ;
; -0.107  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[11]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.059      ;
; -0.103  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[10]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.055      ;
; -0.075  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[10]        ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.090     ; 1.027      ;
; -0.069  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[9]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 1.023      ;
; -0.037  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[9]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.991      ;
; -0.033  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[8]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.987      ;
; -0.005  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[8]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.959      ;
; -0.001  ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[7]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.955      ;
; 0.031   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[7]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.923      ;
; 0.035   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[6]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.919      ;
; 0.063   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[6]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.891      ;
; 0.067   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[5]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.887      ;
; 0.099   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[5]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.855      ;
; 0.103   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[4]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.851      ;
; 0.131   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[4]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.823      ;
; 0.135   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[3]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.819      ;
; 0.158   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[0]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.796      ;
; 0.158   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[2]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.796      ;
; 0.158   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.send_data  ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.796      ;
; 0.158   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[1]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.796      ;
; 0.167   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[3]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.787      ;
; 0.171   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[2]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.783      ;
; 0.197   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[0]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.757      ;
; 0.197   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[2]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.757      ;
; 0.197   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.send_data  ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.757      ;
; 0.197   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|data_counter[1]          ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.757      ;
; 0.199   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[2]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.755      ;
; 0.203   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[1]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.751      ;
; 0.235   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[1]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.719      ;
; 0.368   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[2]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.586      ;
; 0.370   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[1]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.584      ;
; 0.372   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.582      ;
; 0.399   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[3]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.555      ;
; 0.406   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.548      ;
; 0.415   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[1]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.539      ;
; 0.417   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.537      ;
; 0.417   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[2]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.537      ;
; 0.444   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|ticker[3]                ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.510      ;
; 0.481   ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[0]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.473      ;
; 0.604   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.350      ;
; 0.622   ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle       ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.088     ; 0.332      ;
; 540.355 ; uart_rx:inst|data_buffer[7]            ; uart_rx:inst|data_buffer[6]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.035     ; 2.132      ;
; 540.369 ; uart_rx:inst|data_buffer[6]            ; uart_rx:inst|data_buffer[5]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.035     ; 2.118      ;
; 540.738 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[7]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.040     ; 1.744      ;
; 540.738 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[6]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.040     ; 1.744      ;
; 540.738 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[5]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.040     ; 1.744      ;
; 540.738 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[4]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.040     ; 1.744      ;
; 540.800 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[7]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.040     ; 1.682      ;
; 540.800 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[6]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.040     ; 1.682      ;
; 540.800 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[5]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.040     ; 1.682      ;
; 540.800 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[4]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.040     ; 1.682      ;
; 540.886 ; uart_rx:inst|ticker[2]                 ; uart_rx:inst|data_buffer[7]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.040     ; 1.596      ;
; 540.886 ; uart_rx:inst|ticker[2]                 ; uart_rx:inst|data_buffer[6]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.040     ; 1.596      ;
; 540.886 ; uart_rx:inst|ticker[2]                 ; uart_rx:inst|data_buffer[5]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.040     ; 1.596      ;
; 540.886 ; uart_rx:inst|ticker[2]                 ; uart_rx:inst|data_buffer[4]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.040     ; 1.596      ;
; 540.953 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[3]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.149      ; 1.718      ;
; 540.953 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.149      ; 1.718      ;
; 540.953 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[1]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.149      ; 1.718      ;
; 540.953 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_buffer[0]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.149      ; 1.718      ;
; 540.960 ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|data_counter[0]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.035     ; 1.527      ;
; 540.960 ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|data_counter[2]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.035     ; 1.527      ;
; 540.960 ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|current_state.send_data  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.035     ; 1.527      ;
; 540.960 ; uart_tx:inst7|ticker[0]                ; uart_tx:inst7|data_counter[1]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.035     ; 1.527      ;
; 541.004 ; PLL_sacaValorLeds:inst6|cnt[2]         ; PLL_sacaValorLeds:inst6|cnt[20]        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.037     ; 1.481      ;
; 541.015 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[3]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.149      ; 1.656      ;
; 541.015 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.149      ; 1.656      ;
; 541.015 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[1]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.149      ; 1.656      ;
; 541.015 ; uart_rx:inst|ticker[0]                 ; uart_rx:inst|data_buffer[0]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; 0.149      ; 1.656      ;
; 541.020 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|current_state.reset_state ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.035     ; 1.467      ;
; 541.020 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_counter[0]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.035     ; 1.467      ;
; 541.020 ; uart_rx:inst|ticker[1]                 ; uart_rx:inst|data_counter[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 542.535      ; -0.035     ; 1.467      ;
+---------+----------------------------------------+----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'uart_tx:inst7|current_state.idle'                                                                                                                                                         ;
+-------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; 0.303 ; uart_tx:inst7|current_state.send_data ; uart_tx:inst7|next_state.idle_156      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 0.996      ; 1.257      ;
; 0.348 ; uart_tx:inst7|current_state.send_data ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 0.996      ; 1.233      ;
; 0.376 ; uart_tx:inst7|data_counter[2]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 0.996      ; 1.205      ;
; 0.422 ; uart_tx:inst7|data_counter[0]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 0.996      ; 1.159      ;
; 0.438 ; uart_tx:inst7|data_counter[1]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 1.000        ; 0.996      ; 1.143      ;
+-------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_sacaValorLeds:inst6|cnt[0]'                                                                                                                                           ;
+-------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                            ; Launch Clock                                      ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+
; 0.698 ; uart_rx:inst|data_buffer[4] ; PLL_sacaValorLeds:inst6|dataOut[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 2.342      ; 2.122      ;
; 0.752 ; uart_rx:inst|data_buffer[6] ; PLL_sacaValorLeds:inst6|dataOut[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 2.346      ; 2.072      ;
; 0.761 ; uart_rx:inst|data_buffer[7] ; PLL_sacaValorLeds:inst6|dataOut[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 2.344      ; 2.157      ;
; 0.821 ; uart_rx:inst|data_buffer[5] ; PLL_sacaValorLeds:inst6|dataOut[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 2.344      ; 2.097      ;
; 2.325 ; uart_rx:inst|data_buffer[0] ; PLL_sacaValorLeds:inst6|dataOut[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 2.148      ; 0.300      ;
; 2.326 ; uart_rx:inst|data_buffer[2] ; PLL_sacaValorLeds:inst6|dataOut[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 2.147      ; 0.300      ;
; 2.327 ; uart_rx:inst|data_buffer[3] ; PLL_sacaValorLeds:inst6|dataOut[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 2.148      ; 0.300      ;
; 2.328 ; uart_rx:inst|data_buffer[1] ; PLL_sacaValorLeds:inst6|dataOut[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 1.000        ; 2.149      ; 0.300      ;
+-------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_sacaValorLeds:inst6|cnt[0]'                                                                                                                                             ;
+--------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                            ; Launch Clock                                      ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+
; -2.312 ; uart_rx:inst|data_buffer[1] ; PLL_sacaValorLeds:inst6|dataOut[1] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 2.518      ; 0.276      ;
; -2.311 ; uart_rx:inst|data_buffer[3] ; PLL_sacaValorLeds:inst6|dataOut[3] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 2.517      ; 0.276      ;
; -2.311 ; uart_rx:inst|data_buffer[0] ; PLL_sacaValorLeds:inst6|dataOut[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 2.517      ; 0.276      ;
; -2.309 ; uart_rx:inst|data_buffer[2] ; PLL_sacaValorLeds:inst6|dataOut[2] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 2.515      ; 0.276      ;
; -0.970 ; uart_rx:inst|data_buffer[6] ; PLL_sacaValorLeds:inst6|dataOut[6] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 2.707      ; 1.807      ;
; -0.967 ; uart_rx:inst|data_buffer[5] ; PLL_sacaValorLeds:inst6|dataOut[5] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 2.705      ; 1.808      ;
; -0.953 ; uart_rx:inst|data_buffer[4] ; PLL_sacaValorLeds:inst6|dataOut[4] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 2.703      ; 1.820      ;
; -0.951 ; uart_rx:inst|data_buffer[7] ; PLL_sacaValorLeds:inst6|dataOut[7] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0] ; 0.000        ; 2.705      ; 1.824      ;
+--------+-----------------------------+------------------------------------+---------------------------------------------------+--------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'uart_tx:inst7|current_state.idle'                                                                                                                                                           ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                ; Launch Clock                                      ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+
; -0.344 ; uart_tx:inst7|current_state.send_data ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 1.283      ; 1.009      ;
; -0.298 ; uart_tx:inst7|current_state.send_data ; uart_tx:inst7|next_state.idle_156      ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 1.284      ; 1.056      ;
; -0.286 ; uart_tx:inst7|data_counter[1]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 1.283      ; 1.067      ;
; -0.281 ; uart_tx:inst7|data_counter[0]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 1.283      ; 1.072      ;
; -0.240 ; uart_tx:inst7|data_counter[2]         ; uart_tx:inst7|next_state.send_data_144 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle ; 0.000        ; 1.283      ; 1.113      ;
+--------+---------------------------------------+----------------------------------------+---------------------------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.134 ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.307      ;
; -0.013 ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.428      ;
; 0.042  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|ticker[3]                 ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.483      ;
; 0.066  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|ticker[2]                 ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.507      ;
; 0.067  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|ticker[0]                 ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.508      ;
; 0.069  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|ticker[1]                 ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.510      ;
; 0.088  ; uart_rx:inst|data_buffer[4]             ; uart_rx:inst|data_buffer[3]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.404      ;
; 0.136  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[1]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.577      ;
; 0.139  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[2]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.580      ;
; 0.188  ; uart_rx:inst|rx_state[1]                ; uart_rx:inst|rx_state[1]                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; uart_rx:inst|rx_filtered                ; uart_rx:inst|rx_filtered                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; uart_rx:inst|data_counter[1]            ; uart_rx:inst|data_counter[1]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; uart_rx:inst|data_counter[2]            ; uart_rx:inst|data_counter[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|current_state.receive_data ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; uart_rx:inst|current_state.stop_bit     ; uart_rx:inst|current_state.stop_bit     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; uart_rx:inst|current_state.idle         ; uart_rx:inst|current_state.idle         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; uart_rx:inst|ticker[1]                  ; uart_rx:inst|ticker[1]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; uart_rx:inst|ticker[2]                  ; uart_rx:inst|ticker[2]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; uart_rx:inst|ticker[3]                  ; uart_rx:inst|ticker[3]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; uart_tx:inst7|ticker[1]                 ; uart_tx:inst7|ticker[1]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; uart_tx:inst7|ticker[2]                 ; uart_tx:inst7|ticker[2]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; uart_tx:inst7|data_counter[2]           ; uart_tx:inst7|data_counter[2]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; uart_tx:inst7|ticker[3]                 ; uart_tx:inst7|ticker[3]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188  ; uart_tx:inst7|data_counter[1]           ; uart_tx:inst7|data_counter[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.195  ; uart_rx:inst|rx_state[0]                ; uart_rx:inst|rx_state[0]                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; uart_rx:inst|data_counter[0]            ; uart_rx:inst|data_counter[0]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; uart_rx:inst|ticker[0]                  ; uart_rx:inst|ticker[0]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; uart_tx:inst7|ticker[0]                 ; uart_tx:inst7|ticker[0]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195  ; uart_tx:inst7|data_counter[0]           ; uart_tx:inst7|data_counter[0]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.201  ; uart_rx:inst|rx_state[1]                ; uart_rx:inst|rx_filtered                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.320      ;
; 0.202  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[3]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.643      ;
; 0.205  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[4]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.646      ;
; 0.208  ; uart_tx:inst7|ticker[3]                 ; uart_tx:inst7|current_state.idle        ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.327      ;
; 0.209  ; uart_rx:inst|data_buffer[5]             ; uart_rx:inst|data_buffer[4]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.328      ;
; 0.211  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|data_counter[1]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.211  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|data_counter[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.211  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|data_counter[0]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.330      ;
; 0.214  ; uart_rx:inst|current_state.receive_data ; uart_rx:inst|current_state.stop_bit     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.333      ;
; 0.226  ; uart_rx:inst|rx_filtered                ; uart_rx:inst|ticker[3]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.345      ;
; 0.227  ; uart_rx:inst|rx_filtered                ; uart_rx:inst|current_state.idle         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.346      ;
; 0.268  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[5]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.709      ;
; 0.271  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[6]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.712      ;
; 0.280  ; uart_tx:inst7|data_counter[0]           ; uart_tx:inst7|data_counter[2]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.399      ;
; 0.282  ; uart_tx:inst7|data_counter[0]           ; uart_tx:inst7|data_counter[1]           ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.401      ;
; 0.298  ; PLL_sacaValorLeds:inst6|cnt[7]          ; PLL_sacaValorLeds:inst6|cnt[7]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.417      ;
; 0.299  ; PLL_sacaValorLeds:inst6|cnt[5]          ; PLL_sacaValorLeds:inst6|cnt[5]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.300  ; PLL_sacaValorLeds:inst6|cnt[1]          ; PLL_sacaValorLeds:inst6|cnt[1]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; PLL_sacaValorLeds:inst6|cnt[3]          ; PLL_sacaValorLeds:inst6|cnt[3]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; PLL_sacaValorLeds:inst6|cnt[12]         ; PLL_sacaValorLeds:inst6|cnt[12]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; PLL_sacaValorLeds:inst6|cnt[17]         ; PLL_sacaValorLeds:inst6|cnt[17]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; uart_rx:inst|data_counter[1]            ; uart_rx:inst|data_counter[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300  ; uart_rx:inst|rx_state[1]                ; uart_rx:inst|rx_state[0]                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.301  ; PLL_sacaValorLeds:inst6|cnt[14]         ; PLL_sacaValorLeds:inst6|cnt[14]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301  ; uart_rx:inst|rx_state[0]                ; uart_rx:inst|rx_state[1]                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.305  ; PLL_sacaValorLeds:inst6|cnt[9]          ; PLL_sacaValorLeds:inst6|cnt[9]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.305  ; uart_rx:inst|data_counter[0]            ; uart_rx:inst|data_counter[1]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.424      ;
; 0.307  ; PLL_sacaValorLeds:inst6|cnt[8]          ; PLL_sacaValorLeds:inst6|cnt[8]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307  ; uart_rx:inst|data_counter[0]            ; uart_rx:inst|data_counter[2]            ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.313  ; uart_rx:inst|rx_state[0]                ; uart_rx:inst|rx_filtered                ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.432      ;
; 0.325  ; uart_rx:inst|current_state.idle         ; uart_rx:inst|ticker[3]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.444      ;
; 0.329  ; uart_rx:inst|ticker[1]                  ; uart_rx:inst|ticker[2]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.448      ;
; 0.334  ; uart_rx:inst|ticker[0]                  ; uart_rx:inst|ticker[2]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.453      ;
; 0.334  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[7]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.775      ;
; 0.335  ; uart_rx:inst|ticker[0]                  ; uart_rx:inst|ticker[1]                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.454      ;
; 0.336  ; uart_tx:inst7|ticker[0]                 ; uart_tx:inst7|ticker[2]                 ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.455      ;
; 0.337  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[8]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.778      ;
; 0.349  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|data_counter[0]           ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.790      ;
; 0.349  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|data_counter[2]           ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.790      ;
; 0.349  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|current_state.send_data   ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.790      ;
; 0.349  ; uart_tx:inst7|current_state.idle        ; uart_tx:inst7|data_counter[1]           ; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.790      ;
; 0.357  ; PLL_sacaValorLeds:inst6|cnt[20]         ; PLL_sacaValorLeds:inst6|cnt[20]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.476      ;
; 0.365  ; uart_rx:inst|data_counter[1]            ; uart_rx:inst|current_state.receive_data ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.484      ;
; 0.374  ; PLL_sacaValorLeds:inst6|cnt[6]          ; PLL_sacaValorLeds:inst6|cnt[6]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.493      ;
; 0.374  ; PLL_sacaValorLeds:inst6|cnt[19]         ; PLL_sacaValorLeds:inst6|cnt[19]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.493      ;
; 0.375  ; PLL_sacaValorLeds:inst6|cnt[11]         ; PLL_sacaValorLeds:inst6|cnt[11]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.494      ;
; 0.375  ; PLL_sacaValorLeds:inst6|cnt[13]         ; PLL_sacaValorLeds:inst6|cnt[13]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.494      ;
; 0.375  ; PLL_sacaValorLeds:inst6|cnt[15]         ; PLL_sacaValorLeds:inst6|cnt[15]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.494      ;
; 0.400  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[9]          ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.152      ; 0.841      ;
; 0.403  ; uart_rx:inst|rx_filtered                ; uart_rx:inst|current_state.stop_bit     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.522      ;
; 0.405  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[10]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.844      ;
; 0.420  ; uart_rx:inst|data_counter[2]            ; uart_rx:inst|current_state.receive_data ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.539      ;
; 0.434  ; uart_rx:inst|data_buffer[1]             ; uart_rx:inst|data_buffer[0]             ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.561      ;
; 0.442  ; PLL_sacaValorLeds:inst6|cnt[2]          ; PLL_sacaValorLeds:inst6|cnt[2]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.561      ;
; 0.445  ; PLL_sacaValorLeds:inst6|cnt[18]         ; PLL_sacaValorLeds:inst6|cnt[18]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.564      ;
; 0.447  ; PLL_sacaValorLeds:inst6|cnt[7]          ; PLL_sacaValorLeds:inst6|cnt[8]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.566      ;
; 0.448  ; PLL_sacaValorLeds:inst6|cnt[5]          ; PLL_sacaValorLeds:inst6|cnt[6]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.567      ;
; 0.449  ; PLL_sacaValorLeds:inst6|cnt[3]          ; PLL_sacaValorLeds:inst6|cnt[4]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.449  ; PLL_sacaValorLeds:inst6|cnt[1]          ; PLL_sacaValorLeds:inst6|cnt[2]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.449  ; PLL_sacaValorLeds:inst6|cnt[17]         ; PLL_sacaValorLeds:inst6|cnt[18]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.568      ;
; 0.453  ; PLL_sacaValorLeds:inst6|cnt[16]         ; PLL_sacaValorLeds:inst6|cnt[16]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.572      ;
; 0.454  ; PLL_sacaValorLeds:inst6|cnt[4]          ; PLL_sacaValorLeds:inst6|cnt[4]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.573      ;
; 0.456  ; PLL_sacaValorLeds:inst6|cnt[9]          ; PLL_sacaValorLeds:inst6|cnt[10]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.033      ; 0.573      ;
; 0.458  ; uart_rx:inst|data_counter[1]            ; uart_rx:inst|current_state.stop_bit     ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.458  ; PLL_sacaValorLeds:inst6|cnt[12]         ; PLL_sacaValorLeds:inst6|cnt[13]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.577      ;
; 0.459  ; PLL_sacaValorLeds:inst6|cnt[14]         ; PLL_sacaValorLeds:inst6|cnt[15]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.578      ;
; 0.461  ; PLL_sacaValorLeds:inst6|cnt[12]         ; PLL_sacaValorLeds:inst6|cnt[14]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.580      ;
; 0.462  ; PLL_sacaValorLeds:inst6|cnt[14]         ; PLL_sacaValorLeds:inst6|cnt[16]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.581      ;
; 0.465  ; PLL_sacaValorLeds:inst6|cnt[8]          ; PLL_sacaValorLeds:inst6|cnt[9]          ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.465  ; PLL_sacaValorLeds:inst6|cnt[10]         ; PLL_sacaValorLeds:inst6|cnt[10]         ; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.584      ;
; 0.468  ; PLL_sacaValorLeds:inst6|cnt[0]          ; PLL_sacaValorLeds:inst6|cnt[11]         ; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.907      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'PLL_sacaValorLeds:inst6|cnt[0]'                                                                  ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                          ; Clock Edge ; Target                             ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[0]|datad             ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[1]|datad             ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[3]|datad             ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[5]|datad             ;
; 0.376 ; 0.376        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[6]|datad             ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[2]|datad             ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[4]|datad             ;
; 0.377 ; 0.377        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[7]|datad             ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[0] ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[1] ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[3] ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[5] ;
; 0.381 ; 0.381        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[6] ;
; 0.382 ; 0.382        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[2] ;
; 0.382 ; 0.382        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[4] ;
; 0.382 ; 0.382        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[7] ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6clkctrl|inclk[0]     ;
; 0.415 ; 0.415        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6clkctrl|outclk       ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~0|combout             ;
; 0.449 ; 0.449        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; inst6|Equal0~0|dataa               ;
; 0.460 ; 0.460        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6|combout             ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6|datab               ;
; 0.495 ; 0.495        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~4|combout             ;
; 0.498 ; 0.498        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~4|datac               ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; inst6|cnt[0]|q                     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; inst6|cnt[0]|q                     ;
; 0.501 ; 0.501        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~4|datac               ;
; 0.504 ; 0.504        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~4|combout             ;
; 0.525 ; 0.525        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6|combout             ;
; 0.530 ; 0.530        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6|datab               ;
; 0.549 ; 0.549        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; inst6|Equal0~0|dataa               ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~0|combout             ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6clkctrl|inclk[0]     ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|Equal0~6clkctrl|outclk       ;
; 0.600 ; 0.600        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[4] ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[0] ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[1] ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[2] ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[3] ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[5] ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[6] ;
; 0.601 ; 0.601        ; 0.000          ; Low Pulse Width  ; PLL_sacaValorLeds:inst6|cnt[0] ; Rise       ; PLL_sacaValorLeds:inst6|dataOut[7] ;
; 0.604 ; 0.604        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[4]|datad             ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[0]|datad             ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[1]|datad             ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[2]|datad             ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[3]|datad             ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[5]|datad             ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[6]|datad             ;
; 0.605 ; 0.605        ; 0.000          ; High Pulse Width ; PLL_sacaValorLeds:inst6|cnt[0] ; Fall       ; inst6|dataOut[7]|datad             ;
+-------+--------------+----------------+------------------+--------------------------------+------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'uart_tx:inst7|current_state.idle'                                                                         ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                    ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; uart_tx:inst7|next_state.send_data_144    ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; uart_tx:inst7|next_state.idle_156         ;
; 0.436 ; 0.436        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|next_state.send_data_144|datad      ;
; 0.437 ; 0.437        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|next_state.idle_156|datad           ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle~clkctrl|inclk[0] ;
; 0.467 ; 0.467        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle|q                ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle~clkctrl|inclk[0] ;
; 0.531 ; 0.531        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|current_state.idle~clkctrl|outclk   ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|next_state.idle_156|datad           ;
; 0.561 ; 0.561        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; inst7|next_state.send_data_144|datad      ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; uart_tx:inst7|next_state.idle_156         ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; uart_tx:inst7|current_state.idle ; Rise       ; uart_tx:inst7|next_state.send_data_144    ;
+-------+--------------+----------------+------------------+----------------------------------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'reloj'                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.585  ; 9.585        ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; reloj~input|o                                               ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; reloj~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; reloj ; Rise       ; reloj~input|i                                               ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; reloj~input|o                                               ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; reloj ; Rise       ; inst1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; reloj ; Rise       ; reloj                                                       ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                         ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------+
; 271.051 ; 271.235      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[0]             ;
; 271.051 ; 271.235      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[1]             ;
; 271.051 ; 271.235      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[2]             ;
; 271.051 ; 271.235      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[3]             ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]          ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[10]         ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[11]         ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[12]         ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[13]         ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[14]         ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[15]         ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[16]         ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[17]         ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[18]         ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[19]         ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[1]          ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[20]         ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[2]          ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[3]          ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[4]          ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[5]          ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[6]          ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[7]          ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[8]          ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[9]          ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.idle         ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.receive_data ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.reset_state  ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.stop_bit     ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[4]             ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[5]             ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[6]             ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[7]             ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[0]            ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[1]            ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[2]            ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_filtered                ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_state[0]                ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_state[1]                ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[0]                  ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[1]                  ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[2]                  ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|ticker[3]                  ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|current_state.idle        ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|current_state.send_data   ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[0]           ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[1]           ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[2]           ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[0]                 ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[1]                 ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[2]                 ;
; 271.052 ; 271.268      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[3]                 ;
; 271.080 ; 271.296      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[0]             ;
; 271.080 ; 271.296      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[1]             ;
; 271.080 ; 271.296      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[2]             ;
; 271.080 ; 271.296      ; 0.216          ; High Pulse Width ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[3]             ;
; 271.080 ; 271.264      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[4]             ;
; 271.080 ; 271.264      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[5]             ;
; 271.080 ; 271.264      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[6]             ;
; 271.080 ; 271.264      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_buffer[7]             ;
; 271.080 ; 271.264      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|current_state.idle        ;
; 271.080 ; 271.264      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|current_state.send_data   ;
; 271.080 ; 271.264      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[0]           ;
; 271.080 ; 271.264      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[1]           ;
; 271.080 ; 271.264      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|data_counter[2]           ;
; 271.080 ; 271.264      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[0]                 ;
; 271.080 ; 271.264      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[1]                 ;
; 271.080 ; 271.264      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[2]                 ;
; 271.080 ; 271.264      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_tx:inst7|ticker[3]                 ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]          ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[10]         ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[11]         ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[12]         ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[13]         ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[14]         ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[15]         ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[16]         ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[17]         ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[18]         ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[19]         ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[1]          ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[20]         ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[2]          ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[3]          ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[4]          ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[5]          ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[6]          ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[7]          ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[8]          ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; PLL_sacaValorLeds:inst6|cnt[9]          ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.idle         ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.receive_data ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.reset_state  ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|current_state.stop_bit     ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[0]            ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[1]            ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|data_counter[2]            ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_filtered                ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_state[0]                ;
; 271.081 ; 271.265      ; 0.184          ; Low Pulse Width  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; uart_rx:inst|rx_state[1]                ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; reset     ; reloj      ; 2.361 ; 2.912 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; rx        ; reloj      ; 3.050 ; 3.754 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; reset     ; reloj      ; -1.958 ; -2.503 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; rx        ; reloj      ; -2.469 ; -3.159 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+
; dato[*]   ; PLL_sacaValorLeds:inst6|cnt[0] ; 5.150 ; 5.299 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[0]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.376 ; 4.393 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[1]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.451 ; 4.470 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[2]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 5.150 ; 5.299 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[3]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.262 ; 4.266 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[4]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.462 ; 4.488 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[5]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.463 ; 4.487 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[6]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.610 ; 4.656 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[7]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.636 ; 4.684 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
; tx        ; reloj                          ; 5.852 ; 6.364 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+
; dato[*]   ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.134 ; 4.137 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[0]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.243 ; 4.259 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[1]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.315 ; 4.333 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[2]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 5.020 ; 5.168 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[3]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.134 ; 4.137 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[4]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.326 ; 4.350 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[5]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.327 ; 4.350 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[6]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.469 ; 4.513 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[7]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.494 ; 4.540 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
; tx        ; reloj                          ; 3.551 ; 3.699 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+----------------------------------------------------+---------+---------+----------+---------+---------------------+
; Clock                                              ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack                                   ; -2.514  ; -3.767  ; N/A      ; N/A     ; 0.376               ;
;  PLL_sacaValorLeds:inst6|cnt[0]                    ; 0.475   ; -3.767  ; N/A      ; N/A     ; 0.376               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; -2.514  ; -0.287  ; N/A      ; N/A     ; 271.015             ;
;  reloj                                             ; N/A     ; N/A     ; N/A      ; N/A     ; 9.585               ;
;  uart_tx:inst7|current_state.idle                  ; -0.223  ; -0.344  ; N/A      ; N/A     ; 0.425               ;
; Design-wide TNS                                    ; -38.153 ; -21.417 ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_sacaValorLeds:inst6|cnt[0]                    ; 0.000   ; -20.562 ; N/A      ; N/A     ; 0.000               ;
;  inst1|altpll_component|auto_generated|pll1|clk[0] ; -37.819 ; -0.380  ; N/A      ; N/A     ; 0.000               ;
;  reloj                                             ; N/A     ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  uart_tx:inst7|current_state.idle                  ; -0.380  ; -0.673  ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------+---------+---------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                             ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+
; reset     ; reloj      ; 4.116 ; 4.506 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; rx        ; reloj      ; 5.234 ; 5.780 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+
; reset     ; reloj      ; -1.958 ; -2.503 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
; rx        ; reloj      ; -2.469 ; -3.159 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+-----------+--------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                     ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------+--------+--------+------------+---------------------------------------------------+
; dato[*]   ; PLL_sacaValorLeds:inst6|cnt[0] ; 8.399  ; 8.478  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[0]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.258  ; 7.247  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[1]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.410  ; 7.375  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[2]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 8.399  ; 8.478  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[3]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.040  ; 7.032  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[4]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.359  ; 7.383  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[5]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.359  ; 7.382  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[6]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.621  ; 7.638  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[7]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 7.651  ; 7.671  ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
; tx        ; reloj                          ; 10.243 ; 10.413 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------+--------+--------+------------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                     ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+
; dato[*]   ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.134 ; 4.137 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[0]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.243 ; 4.259 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[1]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.315 ; 4.333 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[2]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 5.020 ; 5.168 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[3]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.134 ; 4.137 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[4]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.326 ; 4.350 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[5]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.327 ; 4.350 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[6]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.469 ; 4.513 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
;  dato[7]  ; PLL_sacaValorLeds:inst6|cnt[0] ; 4.494 ; 4.540 ; Rise       ; PLL_sacaValorLeds:inst6|cnt[0]                    ;
; tx        ; reloj                          ; 3.551 ; 3.699 ; Rise       ; inst1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+--------------------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dato[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dato[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dato[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dato[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dato[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dato[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dato[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dato[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reloj                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rx                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; dato[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; dato[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; dato[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; dato[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; dato[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; dato[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; dato[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; dato[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; dato[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; dato[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; dato[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; dato[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; dato[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; dato[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; dato[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; dato[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 414      ; 0        ; 0        ; 0        ;
; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 21       ; 21       ; 0        ; 0        ;
; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 19       ; 9        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0]                    ; 8        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle                  ; 5        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst1|altpll_component|auto_generated|pll1|clk[0] ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 414      ; 0        ; 0        ; 0        ;
; PLL_sacaValorLeds:inst6|cnt[0]                    ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 21       ; 21       ; 0        ; 0        ;
; uart_tx:inst7|current_state.idle                  ; inst1|altpll_component|auto_generated|pll1|clk[0] ; 19       ; 9        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; PLL_sacaValorLeds:inst6|cnt[0]                    ; 8        ; 0        ; 0        ; 0        ;
; inst1|altpll_component|auto_generated|pll1|clk[0] ; uart_tx:inst7|current_state.idle                  ; 5        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 55    ; 55   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 20    ; 20   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 06 19:52:40 2023
Info: Command: quartus_sta ControlViaPuertoSerie -c ControlViaPuertoSerie
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "PLL_1dot8432MHz" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz -sip PLL_1dot8432MHz.sip -library lib_PLL_1dot8432MHz was ignored
Warning (20013): Ignored assignments for entity "PLL_1dot8432MHz_0002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity PLL_1dot8432MHz_0002 -qip PLL_1dot8432MHz.qip -library PLL_1dot8432MHz was ignored
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ControlViaPuertoSerie.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name reloj reloj
    Info (332110): create_generated_clock -source {inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1926 -multiply_by 71 -duty_cycle 50.00 -name {inst1|altpll_component|auto_generated|pll1|clk[0]} {inst1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name uart_tx:inst7|current_state.idle uart_tx:inst7|current_state.idle
    Info (332105): create_clock -period 1.000 -name PLL_sacaValorLeds:inst6|cnt[0] PLL_sacaValorLeds:inst6|cnt[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.514
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.514       -37.819 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.187        -0.334 uart_tx:inst7|current_state.idle 
    Info (332119):     0.622         0.000 PLL_sacaValorLeds:inst6|cnt[0] 
Info (332146): Worst-case hold slack is -3.767
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.767       -20.562 PLL_sacaValorLeds:inst6|cnt[0] 
    Info (332119):    -0.343        -0.673 uart_tx:inst7|current_state.idle 
    Info (332119):    -0.182        -0.182 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.411
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.411         0.000 PLL_sacaValorLeds:inst6|cnt[0] 
    Info (332119):     0.425         0.000 uart_tx:inst7|current_state.idle 
    Info (332119):     9.825         0.000 reloj 
    Info (332119):   271.022         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.046
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.046       -27.197 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.223        -0.380 uart_tx:inst7|current_state.idle 
    Info (332119):     0.475         0.000 PLL_sacaValorLeds:inst6|cnt[0] 
Info (332146): Worst-case hold slack is -3.243
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.243       -17.155 PLL_sacaValorLeds:inst6|cnt[0] 
    Info (332119):    -0.287        -0.380 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.156        -0.300 uart_tx:inst7|current_state.idle 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.424
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.424         0.000 PLL_sacaValorLeds:inst6|cnt[0] 
    Info (332119):     0.453         0.000 uart_tx:inst7|current_state.idle 
    Info (332119):     9.785         0.000 reloj 
    Info (332119):   271.015         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.057
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.057       -11.334 inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.303         0.000 uart_tx:inst7|current_state.idle 
    Info (332119):     0.698         0.000 PLL_sacaValorLeds:inst6|cnt[0] 
Info (332146): Worst-case hold slack is -2.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.312       -13.084 PLL_sacaValorLeds:inst6|cnt[0] 
    Info (332119):    -0.344        -0.642 uart_tx:inst7|current_state.idle 
    Info (332119):    -0.134        -0.147 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.376
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.376         0.000 PLL_sacaValorLeds:inst6|cnt[0] 
    Info (332119):     0.430         0.000 uart_tx:inst7|current_state.idle 
    Info (332119):     9.585         0.000 reloj 
    Info (332119):   271.051         0.000 inst1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 4592 megabytes
    Info: Processing ended: Mon Mar 06 19:52:42 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


