//negative edge triggered d flipflop with asychronous active high reset

module d_ff_poedge_hi_rst(rst,clk,q,d);
input cl,rst,d;
output reg q;
always @(negedge clk , posedge rst)
  if(rst)
    q<=1'b0;
else 
    q<=d;
endmodule
