Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar  5 12:27:55 2020
| Host         : DESKTOP-DS21IC9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DisplayDemo_timing_summary_routed.rpt -pb DisplayDemo_timing_summary_routed.pb -rpx DisplayDemo_timing_summary_routed.rpx -warn_on_violation
| Design       : DisplayDemo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.888        0.000                      0                   87        0.159        0.000                      0                   87        4.500        0.000                       0                    46  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.888        0.000                      0                   87        0.159        0.000                      0                   87        4.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.888ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/blink1Hz_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.828ns (21.533%)  route 3.017ns (78.467%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.732     5.335    pulse_generator/CLK
    SLICE_X86Y93         FDRE                                         r  pulse_generator/s_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.456     5.791 f  pulse_generator/s_counter_reg[26]/Q
                         net (fo=6, routed)           0.840     6.631    pulse_generator/s_counter_reg[26]
    SLICE_X87Y92         LUT5 (Prop_lut5_I3_O)        0.124     6.755 r  pulse_generator/blink1Hz_i_19/O
                         net (fo=1, routed)           0.917     7.672    pulse_generator/blink1Hz_i_19_n_0
    SLICE_X87Y89         LUT6 (Prop_lut6_I4_O)        0.124     7.796 r  pulse_generator/blink1Hz_i_12/O
                         net (fo=1, routed)           0.640     8.435    pulse_generator/blink1Hz_i_12_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I5_O)        0.124     8.559 r  pulse_generator/blink1Hz_i_2/O
                         net (fo=1, routed)           0.621     9.180    pulse_generator/blink1Hz_i_2_n_0
    SLICE_X87Y91         FDRE                                         r  pulse_generator/blink1Hz_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.611    15.034    pulse_generator/CLK
    SLICE_X87Y91         FDRE                                         r  pulse_generator/blink1Hz_reg/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X87Y91         FDRE (Setup_fdre_C_CE)      -0.205    15.068    pulse_generator/blink1Hz_reg
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  5.888    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.828ns (23.099%)  route 2.757ns (76.901%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.730     5.333    pulse_generator/CLK
    SLICE_X86Y89         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[10]/Q
                         net (fo=3, routed)           0.870     6.659    pulse_generator/s_counter_reg[10]
    SLICE_X87Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  pulse_generator/blink1Hz_i_16/O
                         net (fo=4, routed)           0.327     7.110    pulse_generator/blink1Hz_i_16_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.234 r  pulse_generator/blink1Hz_i_6/O
                         net (fo=1, routed)           0.591     7.826    pulse_generator/blink1Hz_i_6_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.950 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=34, routed)          0.968     8.917    pulse_generator/clear
    SLICE_X86Y87         FDRE                                         r  pulse_generator/s_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.608    15.031    pulse_generator/CLK
    SLICE_X86Y87         FDRE                                         r  pulse_generator/s_counter_reg[0]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X86Y87         FDRE (Setup_fdre_C_R)       -0.429    14.841    pulse_generator/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.828ns (23.099%)  route 2.757ns (76.901%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.730     5.333    pulse_generator/CLK
    SLICE_X86Y89         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[10]/Q
                         net (fo=3, routed)           0.870     6.659    pulse_generator/s_counter_reg[10]
    SLICE_X87Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  pulse_generator/blink1Hz_i_16/O
                         net (fo=4, routed)           0.327     7.110    pulse_generator/blink1Hz_i_16_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.234 r  pulse_generator/blink1Hz_i_6/O
                         net (fo=1, routed)           0.591     7.826    pulse_generator/blink1Hz_i_6_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.950 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=34, routed)          0.968     8.917    pulse_generator/clear
    SLICE_X86Y87         FDRE                                         r  pulse_generator/s_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.608    15.031    pulse_generator/CLK
    SLICE_X86Y87         FDRE                                         r  pulse_generator/s_counter_reg[1]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X86Y87         FDRE (Setup_fdre_C_R)       -0.429    14.841    pulse_generator/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.828ns (23.099%)  route 2.757ns (76.901%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.730     5.333    pulse_generator/CLK
    SLICE_X86Y89         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[10]/Q
                         net (fo=3, routed)           0.870     6.659    pulse_generator/s_counter_reg[10]
    SLICE_X87Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  pulse_generator/blink1Hz_i_16/O
                         net (fo=4, routed)           0.327     7.110    pulse_generator/blink1Hz_i_16_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.234 r  pulse_generator/blink1Hz_i_6/O
                         net (fo=1, routed)           0.591     7.826    pulse_generator/blink1Hz_i_6_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.950 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=34, routed)          0.968     8.917    pulse_generator/clear
    SLICE_X86Y87         FDRE                                         r  pulse_generator/s_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.608    15.031    pulse_generator/CLK
    SLICE_X86Y87         FDRE                                         r  pulse_generator/s_counter_reg[2]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X86Y87         FDRE (Setup_fdre_C_R)       -0.429    14.841    pulse_generator/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 0.828ns (23.099%)  route 2.757ns (76.901%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.730     5.333    pulse_generator/CLK
    SLICE_X86Y89         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[10]/Q
                         net (fo=3, routed)           0.870     6.659    pulse_generator/s_counter_reg[10]
    SLICE_X87Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  pulse_generator/blink1Hz_i_16/O
                         net (fo=4, routed)           0.327     7.110    pulse_generator/blink1Hz_i_16_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.234 r  pulse_generator/blink1Hz_i_6/O
                         net (fo=1, routed)           0.591     7.826    pulse_generator/blink1Hz_i_6_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.950 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=34, routed)          0.968     8.917    pulse_generator/clear
    SLICE_X86Y87         FDRE                                         r  pulse_generator/s_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.608    15.031    pulse_generator/CLK
    SLICE_X86Y87         FDRE                                         r  pulse_generator/s_counter_reg[3]/C
                         clock pessimism              0.275    15.306    
                         clock uncertainty           -0.035    15.270    
    SLICE_X86Y87         FDRE (Setup_fdre_C_R)       -0.429    14.841    pulse_generator/s_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                          -8.917    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.828ns (24.044%)  route 2.616ns (75.956%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.730     5.333    pulse_generator/CLK
    SLICE_X86Y89         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[10]/Q
                         net (fo=3, routed)           0.870     6.659    pulse_generator/s_counter_reg[10]
    SLICE_X87Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  pulse_generator/blink1Hz_i_16/O
                         net (fo=4, routed)           0.327     7.110    pulse_generator/blink1Hz_i_16_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.234 r  pulse_generator/blink1Hz_i_6/O
                         net (fo=1, routed)           0.591     7.826    pulse_generator/blink1Hz_i_6_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.950 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=34, routed)          0.827     8.776    pulse_generator/clear
    SLICE_X86Y88         FDRE                                         r  pulse_generator/s_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    15.032    pulse_generator/CLK
    SLICE_X86Y88         FDRE                                         r  pulse_generator/s_counter_reg[4]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X86Y88         FDRE (Setup_fdre_C_R)       -0.429    14.842    pulse_generator/s_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.828ns (24.044%)  route 2.616ns (75.956%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.730     5.333    pulse_generator/CLK
    SLICE_X86Y89         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[10]/Q
                         net (fo=3, routed)           0.870     6.659    pulse_generator/s_counter_reg[10]
    SLICE_X87Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  pulse_generator/blink1Hz_i_16/O
                         net (fo=4, routed)           0.327     7.110    pulse_generator/blink1Hz_i_16_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.234 r  pulse_generator/blink1Hz_i_6/O
                         net (fo=1, routed)           0.591     7.826    pulse_generator/blink1Hz_i_6_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.950 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=34, routed)          0.827     8.776    pulse_generator/clear
    SLICE_X86Y88         FDRE                                         r  pulse_generator/s_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    15.032    pulse_generator/CLK
    SLICE_X86Y88         FDRE                                         r  pulse_generator/s_counter_reg[5]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X86Y88         FDRE (Setup_fdre_C_R)       -0.429    14.842    pulse_generator/s_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.828ns (24.044%)  route 2.616ns (75.956%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.730     5.333    pulse_generator/CLK
    SLICE_X86Y89         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[10]/Q
                         net (fo=3, routed)           0.870     6.659    pulse_generator/s_counter_reg[10]
    SLICE_X87Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  pulse_generator/blink1Hz_i_16/O
                         net (fo=4, routed)           0.327     7.110    pulse_generator/blink1Hz_i_16_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.234 r  pulse_generator/blink1Hz_i_6/O
                         net (fo=1, routed)           0.591     7.826    pulse_generator/blink1Hz_i_6_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.950 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=34, routed)          0.827     8.776    pulse_generator/clear
    SLICE_X86Y88         FDRE                                         r  pulse_generator/s_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    15.032    pulse_generator/CLK
    SLICE_X86Y88         FDRE                                         r  pulse_generator/s_counter_reg[6]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X86Y88         FDRE (Setup_fdre_C_R)       -0.429    14.842    pulse_generator/s_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.066ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.444ns  (logic 0.828ns (24.044%)  route 2.616ns (75.956%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.333ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.730     5.333    pulse_generator/CLK
    SLICE_X86Y89         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDRE (Prop_fdre_C_Q)         0.456     5.789 r  pulse_generator/s_counter_reg[10]/Q
                         net (fo=3, routed)           0.870     6.659    pulse_generator/s_counter_reg[10]
    SLICE_X87Y89         LUT5 (Prop_lut5_I0_O)        0.124     6.783 r  pulse_generator/blink1Hz_i_16/O
                         net (fo=4, routed)           0.327     7.110    pulse_generator/blink1Hz_i_16_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I0_O)        0.124     7.234 r  pulse_generator/blink1Hz_i_6/O
                         net (fo=1, routed)           0.591     7.826    pulse_generator/blink1Hz_i_6_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.950 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=34, routed)          0.827     8.776    pulse_generator/clear
    SLICE_X86Y88         FDRE                                         r  pulse_generator/s_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.609    15.032    pulse_generator/CLK
    SLICE_X86Y88         FDRE                                         r  pulse_generator/s_counter_reg[7]/C
                         clock pessimism              0.275    15.307    
                         clock uncertainty           -0.035    15.271    
    SLICE_X86Y88         FDRE (Setup_fdre_C_R)       -0.429    14.842    pulse_generator/s_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.066    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/pulse1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.828ns (22.173%)  route 2.906ns (77.827%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.731     5.334    pulse_generator/CLK
    SLICE_X86Y91         FDRE                                         r  pulse_generator/s_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.456     5.790 f  pulse_generator/s_counter_reg[16]/Q
                         net (fo=3, routed)           0.734     6.524    pulse_generator/s_counter_reg[16]
    SLICE_X87Y88         LUT4 (Prop_lut4_I0_O)        0.124     6.648 r  pulse_generator/blink1Hz_i_18/O
                         net (fo=1, routed)           0.401     7.049    pulse_generator/blink1Hz_i_18_n_0
    SLICE_X87Y87         LUT5 (Prop_lut5_I4_O)        0.124     7.173 r  pulse_generator/blink1Hz_i_11/O
                         net (fo=3, routed)           1.110     8.283    pulse_generator/blink1Hz_i_11_n_0
    SLICE_X87Y91         LUT6 (Prop_lut6_I2_O)        0.124     8.407 r  pulse_generator/blink1Hz_i_3/O
                         net (fo=2, routed)           0.661     9.068    pulse_generator/pulse1Hz
    SLICE_X87Y90         FDRE                                         r  pulse_generator/pulse1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          1.610    15.033    pulse_generator/CLK
    SLICE_X87Y90         FDRE                                         r  pulse_generator/pulse1Hz_reg/C
                         clock pessimism              0.275    15.308    
                         clock uncertainty           -0.035    15.272    
    SLICE_X87Y90         FDRE (Setup_fdre_C_D)       -0.047    15.225    pulse_generator/pulse1Hz_reg
  -------------------------------------------------------------------
                         required time                         15.225    
                         arrival time                          -9.068    
  -------------------------------------------------------------------
                         slack                                  6.157    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 pulse_generator/s_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/pulseDisplay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.726%)  route 0.077ns (29.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.606     1.525    pulse_generator/CLK
    SLICE_X86Y90         FDRE                                         r  pulse_generator/s_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y90         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  pulse_generator/s_counter_reg[14]/Q
                         net (fo=6, routed)           0.077     1.743    pulse_generator/s_counter_reg[14]
    SLICE_X87Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.788 r  pulse_generator/pulseDisplay_i_1/O
                         net (fo=1, routed)           0.000     1.788    pulse_generator/pulseDisplay_0
    SLICE_X87Y90         FDRE                                         r  pulse_generator/pulseDisplay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    pulse_generator/CLK
    SLICE_X87Y90         FDRE                                         r  pulse_generator/pulseDisplay_reg/C
                         clock pessimism             -0.504     1.538    
    SLICE_X87Y90         FDRE (Hold_fdre_C_D)         0.091     1.629    pulse_generator/pulseDisplay_reg
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 display_driver/s_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/s_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.212ns (52.774%)  route 0.190ns (47.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.606     1.525    display_driver/CLK
    SLICE_X88Y90         FDRE                                         r  display_driver/s_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  display_driver/s_counter_reg[0]/Q
                         net (fo=12, routed)          0.190     1.879    display_driver/s_counter[0]
    SLICE_X88Y91         LUT4 (Prop_lut4_I1_O)        0.048     1.927 r  display_driver/s_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.927    display_driver/s_counter[2]_i_1_n_0
    SLICE_X88Y91         FDRE                                         r  display_driver/s_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    display_driver/CLK
    SLICE_X88Y91         FDRE                                         r  display_driver/s_counter_reg[2]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X88Y91         FDRE (Hold_fdre_C_D)         0.131     1.672    display_driver/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 display_driver/s_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/s_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.419%)  route 0.190ns (47.581%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.606     1.525    display_driver/CLK
    SLICE_X88Y90         FDRE                                         r  display_driver/s_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  display_driver/s_counter_reg[0]/Q
                         net (fo=12, routed)          0.190     1.879    display_driver/s_counter[0]
    SLICE_X88Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.924 r  display_driver/s_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.924    display_driver/s_counter[1]_i_1_n_0
    SLICE_X88Y91         FDRE                                         r  display_driver/s_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.878     2.043    display_driver/CLK
    SLICE_X88Y91         FDRE                                         r  display_driver/s_counter_reg[1]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X88Y91         FDRE (Hold_fdre_C_D)         0.120     1.661    display_driver/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 reset_module/s_shiftReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_module/s_shiftReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    reset_module/CLK
    SLICE_X87Y89         FDCE                                         r  reset_module/s_shiftReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  reset_module/s_shiftReg_reg[1]/Q
                         net (fo=1, routed)           0.200     1.865    reset_module/s_shiftReg[1]
    SLICE_X87Y89         FDCE                                         r  reset_module/s_shiftReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.877     2.042    reset_module/CLK
    SLICE_X87Y89         FDCE                                         r  reset_module/s_shiftReg_reg[2]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y89         FDCE (Hold_fdce_C_D)         0.070     1.594    reset_module/s_shiftReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 counter/s_value_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/s_value_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.940%)  route 0.179ns (49.060%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    counter/CLK
    SLICE_X85Y90         FDSE                                         r  counter/s_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDSE (Prop_fdse_C_Q)         0.141     1.665 f  counter/s_value_reg[0]/Q
                         net (fo=11, routed)          0.179     1.844    counter/s_value_reg[0]
    SLICE_X85Y90         LUT1 (Prop_lut1_I0_O)        0.045     1.889 r  counter/s_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    counter/minusOp[0]
    SLICE_X85Y90         FDSE                                         r  counter/s_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.877     2.042    counter/CLK
    SLICE_X85Y90         FDSE                                         r  counter/s_value_reg[0]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X85Y90         FDSE (Hold_fdse_C_D)         0.091     1.615    counter/s_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 reset_module/s_shiftReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_module/s_shiftReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.347%)  route 0.200ns (58.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    reset_module/CLK
    SLICE_X87Y89         FDCE                                         r  reset_module/s_shiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  reset_module/s_shiftReg_reg[0]/Q
                         net (fo=1, routed)           0.200     1.865    reset_module/s_shiftReg[0]
    SLICE_X87Y89         FDCE                                         r  reset_module/s_shiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.877     2.042    reset_module/CLK
    SLICE_X87Y89         FDCE                                         r  reset_module/s_shiftReg_reg[1]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y89         FDCE (Hold_fdce_C_D)         0.066     1.590    reset_module/s_shiftReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pulse_generator/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.604     1.523    pulse_generator/CLK
    SLICE_X86Y87         FDRE                                         r  pulse_generator/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  pulse_generator/s_counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.797    pulse_generator/s_counter_reg[2]
    SLICE_X86Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  pulse_generator/s_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.908    pulse_generator/s_counter_reg[0]_i_1_n_5
    SLICE_X86Y87         FDRE                                         r  pulse_generator/s_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.875     2.040    pulse_generator/CLK
    SLICE_X86Y87         FDRE                                         r  pulse_generator/s_counter_reg[2]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X86Y87         FDRE (Hold_fdre_C_D)         0.105     1.628    pulse_generator/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 pulse_generator/s_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    pulse_generator/CLK
    SLICE_X86Y88         FDRE                                         r  pulse_generator/s_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  pulse_generator/s_counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.798    pulse_generator/s_counter_reg[6]
    SLICE_X86Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.909 r  pulse_generator/s_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    pulse_generator/s_counter_reg[4]_i_1_n_5
    SLICE_X86Y88         FDRE                                         r  pulse_generator/s_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.877     2.042    pulse_generator/CLK
    SLICE_X86Y88         FDRE                                         r  pulse_generator/s_counter_reg[6]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X86Y88         FDRE (Hold_fdre_C_D)         0.105     1.629    pulse_generator/s_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 pulse_generator/s_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.607     1.526    pulse_generator/CLK
    SLICE_X86Y94         FDRE                                         r  pulse_generator/s_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  pulse_generator/s_counter_reg[30]/Q
                         net (fo=3, routed)           0.134     1.801    pulse_generator/s_counter_reg[30]
    SLICE_X86Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.912 r  pulse_generator/s_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.912    pulse_generator/s_counter_reg[28]_i_1_n_5
    SLICE_X86Y94         FDRE                                         r  pulse_generator/s_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.879     2.044    pulse_generator/CLK
    SLICE_X86Y94         FDRE                                         r  pulse_generator/s_counter_reg[30]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X86Y94         FDRE (Hold_fdre_C_D)         0.105     1.631    pulse_generator/s_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 counter/s_value_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/s_value_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.249ns (60.396%)  route 0.163ns (39.604%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.605     1.524    counter/CLK
    SLICE_X84Y90         FDSE                                         r  counter/s_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y90         FDSE (Prop_fdse_C_Q)         0.148     1.672 r  counter/s_value_reg[2]/Q
                         net (fo=9, routed)           0.163     1.836    counter/s_value_reg[2]
    SLICE_X84Y90         LUT3 (Prop_lut3_I2_O)        0.101     1.937 r  counter/s_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.937    counter/minusOp[2]
    SLICE_X84Y90         FDSE                                         r  counter/s_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=45, routed)          0.877     2.042    counter/CLK
    SLICE_X84Y90         FDSE                                         r  counter/s_value_reg[2]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X84Y90         FDSE (Hold_fdse_C_D)         0.131     1.655    counter/s_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X85Y90    counter/s_value_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X84Y90    counter/s_value_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X84Y90    counter/s_value_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X84Y90    counter/s_value_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y90    display_driver/s_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y91    display_driver/s_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y91    display_driver/s_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y91    pulse_generator/blink1Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y90    pulse_generator/pulse1Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y88    pulse_generator/s_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y88    pulse_generator/s_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y88    pulse_generator/s_counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y88    pulse_generator/s_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    display_driver/s_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    display_driver/s_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    display_driver/s_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y91    pulse_generator/blink1Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y90    pulse_generator/pulse1Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y90    pulse_generator/pulseDisplay_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    pulse_generator/s_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    pulse_generator/s_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    pulse_generator/s_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    pulse_generator/s_counter_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X85Y90    counter/s_value_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y90    counter/s_value_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y90    counter/s_value_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y90    counter/s_value_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y90    display_driver/s_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y91    display_driver/s_counter_reg[1]/C



