
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13124
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:249]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:249]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:249]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:249]
WARNING: [Synth 8-6901] identifier 'i' is used before its declaration [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:251]
WARNING: [Synth 8-2292] literal value truncated to fit in 1 bits [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_stall_id.v:115]
WARNING: [Synth 8-6901] identifier 'flushPipeline' is used before its declaration [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/cpu.v:328]
WARNING: [Synth 8-6901] identifier 'flushPipeline' is used before its declaration [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/cpu.v:674]
WARNING: [Synth 8-6901] identifier 'flushPipeline' is used before its declaration [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/cpu.v:705]
WARNING: [Synth 8-992] memReady is already implicitly declared earlier [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:72]
WARNING: [Synth 8-992] clint_ren is already implicitly declared earlier [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:120]
WARNING: [Synth 8-992] clint_wen is already implicitly declared earlier [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:121]
WARNING: [Synth 8-992] clint_data_out is already implicitly declared earlier [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:122]
WARNING: [Synth 8-992] msw_irq is already implicitly declared earlier [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:123]
WARNING: [Synth 8-992] mtimer_irq is already implicitly declared earlier [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:124]
WARNING: [Synth 8-992] mext_irq is already implicitly declared earlier [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:125]
WARNING: [Synth 8-992] btn_ren is already implicitly declared earlier [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:150]
WARNING: [Synth 8-992] btn_out is already implicitly declared earlier [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:151]
WARNING: [Synth 8-992] flash_ren is already implicitly declared earlier [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:162]
WARNING: [Synth 8-992] flash_wen is already implicitly declared earlier [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:163]
WARNING: [Synth 8-992] flash_data_out is already implicitly declared earlier [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:164]
WARNING: [Synth 8-992] counter1M is already implicitly declared earlier [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:388]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1163.285 ; gain = 19.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:10]
	Parameter STATE_INIT bound to: 0 - type: integer 
	Parameter STATE_WAITING_BUTTON bound to: 1 - type: integer 
	Parameter STATE_DEBOUNCE bound to: 2 - type: integer 
	Parameter STATE_START bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/cpu.v:15]
	Parameter MEPC_IDLE bound to: 0 - type: integer 
	Parameter MEPC_WAITINGJUMP bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'signExtend' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/signExtend.v:10]
INFO: [Synth 8-6155] done synthesizing module 'signExtend' (1#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/signExtend.v:10]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/RegFile.v:13]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (2#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/RegFile.v:13]
INFO: [Synth 8-6157] synthesizing module 'vRegFile' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/vRegFile.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vRegFile' (3#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/vRegFile.v:9]
INFO: [Synth 8-6157] synthesizing module 'vsetvl' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/vsetvl.v:10]
INFO: [Synth 8-6155] done synthesizing module 'vsetvl' (4#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/vsetvl.v:10]
INFO: [Synth 8-6157] synthesizing module 'vl_setup' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/vl_setup.v:17]
	Parameter VLEN bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'vl_setup' (5#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/vl_setup.v:17]
INFO: [Synth 8-6157] synthesizing module 'SignExtendSelector' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/SignExtendSelector.v:10]
INFO: [Synth 8-6155] done synthesizing module 'SignExtendSelector' (6#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/SignExtendSelector.v:10]
INFO: [Synth 8-6157] synthesizing module 'CSRFile' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/CSRFile.v:11]
	Parameter FLUSH_COUNT bound to: 4'b1101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/CSRFile.v:96]
WARNING: [Synth 8-151] case item 12'b001100000001 is unreachable [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/CSRFile.v:115]
INFO: [Synth 8-6155] done synthesizing module 'CSRFile' (7#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/CSRFile.v:11]
INFO: [Synth 8-6157] synthesizing module 'control_main' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_main.v:11]
INFO: [Synth 8-6155] done synthesizing module 'control_main' (8#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_main.v:11]
INFO: [Synth 8-6157] synthesizing module 'vcontrol_unit' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_vunit.v:9]
INFO: [Synth 8-6155] done synthesizing module 'vcontrol_unit' (9#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_vunit.v:9]
INFO: [Synth 8-6157] synthesizing module 'grouping_selector' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/vgrouping_selector.v:7]
INFO: [Synth 8-6155] done synthesizing module 'grouping_selector' (10#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/vgrouping_selector.v:7]
INFO: [Synth 8-6157] synthesizing module 'control_stall_id' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_stall_id.v:11]
INFO: [Synth 8-6155] done synthesizing module 'control_stall_id' (11#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_stall_id.v:11]
WARNING: [Synth 8-7071] port 'bubble_memwb' of module 'control_stall_id' is unconnected for instance 'control_stall_id' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/cpu.v:792]
WARNING: [Synth 8-7023] instance 'control_stall_id' of module 'control_stall_id' has 26 connections declared, but only 25 given [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/cpu.v:792]
INFO: [Synth 8-6157] synthesizing module 'ALUCPU' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/ALUCPU.v:9]
	Parameter N bound to: 32 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/ALUCPU.v:51]
INFO: [Synth 8-6155] done synthesizing module 'ALUCPU' (12#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/ALUCPU.v:9]
INFO: [Synth 8-6157] synthesizing module 'sign_ext_64' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/sign_ext_64.v:9]
INFO: [Synth 8-6155] done synthesizing module 'sign_ext_64' (13#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/sign_ext_64.v:9]
INFO: [Synth 8-6157] synthesizing module 'sign_ext_64_selector' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/sign_ext_64_selector.v:9]
INFO: [Synth 8-226] default block is never used [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/sign_ext_64_selector.v:17]
INFO: [Synth 8-6155] done synthesizing module 'sign_ext_64_selector' (14#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/sign_ext_64_selector.v:9]
INFO: [Synth 8-6157] synthesizing module 'vALU' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/valu.v:13]
	Parameter VLEN bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'vALU' (15#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/valu.v:13]
INFO: [Synth 8-6157] synthesizing module 'vl_masking' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/vl_masking.v:1]
	Parameter VLEN bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'vl_masking' (16#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/vl_masking.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_alu' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_alu.v:10]
INFO: [Synth 8-226] default block is never used [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_alu.v:22]
INFO: [Synth 8-226] default block is never used [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_alu.v:24]
INFO: [Synth 8-226] default block is never used [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_alu.v:53]
INFO: [Synth 8-6155] done synthesizing module 'control_alu' (17#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_alu.v:10]
INFO: [Synth 8-6157] synthesizing module 'vcontrol_bypass' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/vcontrol_bypass.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vcontrol_bypass' (18#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/vcontrol_bypass.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_bypass_ex' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_bypass_ex.v:16]
INFO: [Synth 8-6155] done synthesizing module 'control_bypass_ex' (19#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_bypass_ex.v:16]
INFO: [Synth 8-6157] synthesizing module 'mem_write_selector' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/mem_write_selector.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mem_write_selector' (20#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/mem_write_selector.v:10]
INFO: [Synth 8-6157] synthesizing module 'vs_selector' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/vs_selector.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vs_selector' (21#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/vs_selector.v:1]
INFO: [Synth 8-6157] synthesizing module 'control_branch' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_branch.v:10]
INFO: [Synth 8-6155] done synthesizing module 'control_branch' (22#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/control_branch.v:10]
INFO: [Synth 8-6157] synthesizing module 'mem_read_selector' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/mem_read_selector.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mem_read_selector' (23#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/mem_read_selector.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (24#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/CPU/cpu.v:15]
INFO: [Synth 8-6157] synthesizing module 'bus' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/Buses/bus.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bus' (25#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/Buses/bus.v:6]
INFO: [Synth 8-6157] synthesizing module 'clint' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/InteruptControllers/CLINT.v:1]
	Parameter MSIP_ADDR bound to: 33554432 - type: integer 
	Parameter MTIME_ADDR bound to: 33603576 - type: integer 
	Parameter MTIMECMP_ADDR bound to: 33570816 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/InteruptControllers/CLINT.v:47]
INFO: [Synth 8-6155] done synthesizing module 'clint' (26#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/InteruptControllers/CLINT.v:1]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/Memories/memory.v:10]
	Parameter data_size bound to: 1024 - type: integer 
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_READING bound to: 2'b01 
	Parameter STATE_WRITING bound to: 2'b10 
	Parameter STATE_FINISHED bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'memory' (27#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/Memories/memory.v:10]
INFO: [Synth 8-6157] synthesizing module 'PPU' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:1]
	Parameter MAX_WIDTH bound to: 15'b000001010000000 
	Parameter MAX_OBJ bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DPBRAM' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/Memories/DPBRAM.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DPBRAM' (28#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/Memories/DPBRAM.v:1]
WARNING: [Synth 8-689] width (15) of port connection 'addr_a' does not match port width (11) of module 'DPBRAM' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:75]
WARNING: [Synth 8-689] width (15) of port connection 'addr_b' does not match port width (11) of module 'DPBRAM' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:80]
WARNING: [Synth 8-689] width (15) of port connection 'addr_a' does not match port width (11) of module 'DPBRAM' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:92]
WARNING: [Synth 8-689] width (15) of port connection 'addr_b' does not match port width (11) of module 'DPBRAM' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:97]
INFO: [Synth 8-6157] synthesizing module 'DPBRAM__parameterized0' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/Memories/DPBRAM.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DPBRAM__parameterized0' (28#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/Memories/DPBRAM.v:1]
WARNING: [Synth 8-689] width (16) of port connection 'addr_a' does not match port width (12) of module 'DPBRAM__parameterized0' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:154]
WARNING: [Synth 8-689] width (15) of port connection 'addr_b' does not match port width (12) of module 'DPBRAM__parameterized0' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:159]
WARNING: [Synth 8-567] referenced signal 'dataOutTxt' should be on the sensitivity list [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:342]
WARNING: [Synth 8-567] referenced signal 'dataOutSprite' should be on the sensitivity list [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:342]
WARNING: [Synth 8-567] referenced signal 'spriteCursor_x' should be on the sensitivity list [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:342]
WARNING: [Synth 8-567] referenced signal 'charMem' should be on the sensitivity list [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:342]
WARNING: [Synth 8-567] referenced signal 'yPos' should be on the sensitivity list [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:342]
WARNING: [Synth 8-567] referenced signal 'xPos' should be on the sensitivity list [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:342]
WARNING: [Synth 8-567] referenced signal 'dataOutAttr' should be on the sensitivity list [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:342]
WARNING: [Synth 8-567] referenced signal 'hblank' should be on the sensitivity list [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:342]
INFO: [Synth 8-6155] done synthesizing module 'PPU' (29#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/GPIO/PPU.v:1]
INFO: [Synth 8-6157] synthesizing module 'horizontal' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/vga_zedboard-master/hsync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'horizontal' (30#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/vga_zedboard-master/hsync.v:1]
INFO: [Synth 8-6157] synthesizing module 'vertical' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/vga_zedboard-master/vsync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vertical' (31#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/vga_zedboard-master/vsync.v:1]
WARNING: [Synth 8-689] width (10) of port connection 'vaddr' does not match port width (9) of module 'vertical' [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:292]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:413]
INFO: [Synth 8-6155] done synthesizing module 'top' (32#1) [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/sources_1/imports/RiscyVivadoWorking.srcs/sources_1/imports/src/soc.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1258.293 ; gain = 114.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.176 ; gain = 134.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1278.176 ; gain = 134.184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1278.176 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/constrs_1/imports/vga_zedboard-master/project_1.xdc]
Finished Parsing XDC File [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/constrs_1/imports/vga_zedboard-master/project_1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zacha/OneDrive/Desktop/Uth/Parallel Architecture/RiscYZedboard/RiscYZedboard.srcs/constrs_1/imports/vga_zedboard-master/project_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1416.191 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1416.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1416.191 ; gain = 272.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1416.191 ; gain = 272.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1416.191 ; gain = 272.199
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'memory'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                                0 |                               00
           STATE_READING |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'memory'
INFO: [Synth 8-3971] The signal "DPBRAM:/mem_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "DPBRAM__parameterized0:/mem_reg" was recognized as a true dual port RAM template.
