// Seed: 3233628694
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output tri id_2,
    output tri1 id_3,
    output wor id_4,
    input tri id_5,
    input supply1 id_6,
    output supply0 id_7,
    input wand id_8,
    input wire id_9
);
  assign id_4 = 1'b0;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri   id_1,
    output logic id_2,
    output wand  id_3,
    input  wire  id_4,
    input  logic id_5,
    input  tri1  id_6,
    input  wire  id_7,
    input  uwire id_8
);
  wire id_10;
  module_0(
      id_3, id_0, id_3, id_3, id_3, id_0, id_6, id_3, id_1, id_1
  );
  always @(posedge 1) begin
    id_2 <= id_5;
    $display(id_5);
  end
endmodule
