{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644770145975 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644770145975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 13 19:35:45 2022 " "Processing started: Sun Feb 13 19:35:45 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644770145975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770145975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft_pipeline -c fft_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft_pipeline -c fft_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770145976 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644770146366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/test_fft_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/test_fft_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fft_pipeline " "Found entity 1: test_fft_pipeline" {  } { { "Testbench/test_fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Testbench/test_fft_pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770153674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770153674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/test_controller_and_agu.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/test_controller_and_agu.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_controller_and_agu " "Found entity 1: test_controller_and_agu" {  } { { "Testbench/test_controller_and_agu.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Testbench/test_controller_and_agu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770153676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770153676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Verilog/rom.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770153678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770153678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "Verilog/ram.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770153680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770153680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B_re b_re fft_pipeline.v(467) " "Verilog HDL Declaration information at fft_pipeline.v(467): object \"B_re\" differs only in case from object \"b_re\" in the same scope" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 467 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644770153684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B_img b_img fft_pipeline.v(468) " "Verilog HDL Declaration information at fft_pipeline.v(468): object \"B_img\" differs only in case from object \"b_img\" in the same scope" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 468 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644770153684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET fft_pipeline.v(504) " "Verilog HDL Declaration information at fft_pipeline.v(504): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 504 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644770153684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE fft_pipeline.v(506) " "Verilog HDL Declaration information at fft_pipeline.v(506): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 506 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644770153684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/fft_pipeline.v 9 9 " "Found 9 design units, including 9 entities, in source file verilog/fft_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 fft_pipeline " "Found entity 1: fft_pipeline" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770153684 ""} { "Info" "ISGN_ENTITY_NAME" "2 agu " "Found entity 2: agu" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770153684 ""} { "Info" "ISGN_ENTITY_NAME" "3 rotate " "Found entity 3: rotate" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770153684 ""} { "Info" "ISGN_ENTITY_NAME" "4 mem_bank " "Found entity 4: mem_bank" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770153684 ""} { "Info" "ISGN_ENTITY_NAME" "5 dual_port_ram_single_clock " "Found entity 5: dual_port_ram_single_clock" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770153684 ""} { "Info" "ISGN_ENTITY_NAME" "6 data_path " "Found entity 6: data_path" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770153684 ""} { "Info" "ISGN_ENTITY_NAME" "7 my_rom " "Found entity 7: my_rom" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770153684 ""} { "Info" "ISGN_ENTITY_NAME" "8 butterfly " "Found entity 8: butterfly" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770153684 ""} { "Info" "ISGN_ENTITY_NAME" "9 controller " "Found entity 9: controller" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770153684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770153684 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "load LOAD test_fft_pipeline2.v(10) " "Verilog HDL Declaration information at test_fft_pipeline2.v(10): object \"load\" differs only in case from object \"LOAD\" in the same scope" {  } { { "Testbench/test_fft_pipeline2.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Testbench/test_fft_pipeline2.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644770153687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench/test_fft_pipeline2.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench/test_fft_pipeline2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fft_pipeline2 " "Found entity 1: test_fft_pipeline2" {  } { { "Testbench/test_fft_pipeline2.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Testbench/test_fft_pipeline2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770153687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770153687 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fft_pipeline " "Elaborating entity \"fft_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644770153772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agu agu:agu " "Elaborating entity \"agu\" for hierarchy \"agu:agu\"" {  } { { "Verilog/fft_pipeline.v" "agu" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644770153785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 fft_pipeline.v(154) " "Verilog HDL assignment warning at fft_pipeline.v(154): truncated value with size 32 to match size of target (4)" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644770153787 "|fft_pipeline|agu:agu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate agu:agu\|rotate:rot1 " "Elaborating entity \"rotate\" for hierarchy \"agu:agu\|rotate:rot1\"" {  } { { "Verilog/fft_pipeline.v" "rot1" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644770153792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:controller " "Elaborating entity \"controller\" for hierarchy \"controller:controller\"" {  } { { "Verilog/fft_pipeline.v" "controller" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644770153797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_path data_path:dp " "Elaborating entity \"data_path\" for hierarchy \"data_path:dp\"" {  } { { "Verilog/fft_pipeline.v" "dp" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644770153804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_bank data_path:dp\|mem_bank:mem_bank0 " "Elaborating entity \"mem_bank\" for hierarchy \"data_path:dp\|mem_bank:mem_bank0\"" {  } { { "Verilog/fft_pipeline.v" "mem_bank0" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644770153819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram_single_clock data_path:dp\|mem_bank:mem_bank0\|dual_port_ram_single_clock:ram " "Elaborating entity \"dual_port_ram_single_clock\" for hierarchy \"data_path:dp\|mem_bank:mem_bank0\|dual_port_ram_single_clock:ram\"" {  } { { "Verilog/fft_pipeline.v" "ram" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644770153827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_rom data_path:dp\|my_rom:rom " "Elaborating entity \"my_rom\" for hierarchy \"data_path:dp\|my_rom:rom\"" {  } { { "Verilog/fft_pipeline.v" "rom" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644770153874 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 fft_pipeline.v(430) " "Net \"rom.data_a\" at fft_pipeline.v(430) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 430 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644770153888 "|fft_pipeline|data_path:dp|my_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 fft_pipeline.v(430) " "Net \"rom.waddr_a\" at fft_pipeline.v(430) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 430 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644770153889 "|fft_pipeline|data_path:dp|my_rom:rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 fft_pipeline.v(430) " "Net \"rom.we_a\" at fft_pipeline.v(430) has no driver or initial value, using a default initial value '0'" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 430 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644770153889 "|fft_pipeline|data_path:dp|my_rom:rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly data_path:dp\|butterfly:butterfly " "Elaborating entity \"butterfly\" for hierarchy \"data_path:dp\|butterfly:butterfly\"" {  } { { "Verilog/fft_pipeline.v" "butterfly" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644770153896 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_path:dp\|mem_bank:mem_bank1\|dual_port_ram_single_clock:ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_path:dp\|mem_bank:mem_bank1\|dual_port_ram_single_clock:ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 42 " "Parameter WIDTH_A set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 42 " "Parameter WIDTH_B set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_path:dp\|mem_bank:mem_bank0\|dual_port_ram_single_clock:ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_path:dp\|mem_bank:mem_bank0\|dual_port_ram_single_clock:ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 42 " "Parameter WIDTH_A set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 42 " "Parameter WIDTH_B set to 42" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_path:dp\|my_rom:rom\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_path:dp\|my_rom:rom\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/fft_pipeline.ram0_my_rom_c6a8fa26.hdl.mif " "Parameter INIT_FILE set to db/fft_pipeline.ram0_my_rom_c6a8fa26.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "data_path:dp\|del_addr_A_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"data_path:dp\|del_addr_A_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 20 " "Parameter WIDTH set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1644770154536 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644770154536 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1644770154536 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "data_path:dp\|butterfly:butterfly\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_path:dp\|butterfly:butterfly\|Mult2\"" {  } { { "Verilog/fft_pipeline.v" "Mult2" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 481 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644770154538 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_path:dp\|butterfly:butterfly\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_path:dp\|butterfly:butterfly\|Mult3\"" {  } { { "Verilog/fft_pipeline.v" "Mult3" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 481 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644770154538 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_path:dp\|butterfly:butterfly\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_path:dp\|butterfly:butterfly\|Mult0\"" {  } { { "Verilog/fft_pipeline.v" "Mult0" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 480 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644770154538 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "data_path:dp\|butterfly:butterfly\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"data_path:dp\|butterfly:butterfly\|Mult1\"" {  } { { "Verilog/fft_pipeline.v" "Mult1" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 480 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1644770154538 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1644770154538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:dp\|mem_bank:mem_bank1\|dual_port_ram_single_clock:ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"data_path:dp\|mem_bank:mem_bank1\|dual_port_ram_single_clock:ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644770154631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:dp\|mem_bank:mem_bank1\|dual_port_ram_single_clock:ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"data_path:dp\|mem_bank:mem_bank1\|dual_port_ram_single_clock:ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 42 " "Parameter \"WIDTH_A\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 42 " "Parameter \"WIDTH_B\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154631 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644770154631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kmq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kmq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kmq1 " "Found entity 1: altsyncram_kmq1" {  } { { "db/altsyncram_kmq1.tdf" "" { Text "F:/Program/Quartus/FFT1024_pipeline/db/altsyncram_kmq1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770154687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770154687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:dp\|my_rom:rom\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"data_path:dp\|my_rom:rom\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644770154753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:dp\|my_rom:rom\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"data_path:dp\|my_rom:rom\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/fft_pipeline.ram0_my_rom_c6a8fa26.hdl.mif " "Parameter \"INIT_FILE\" = \"db/fft_pipeline.ram0_my_rom_c6a8fa26.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154753 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644770154753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ep61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ep61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ep61 " "Found entity 1: altsyncram_ep61" {  } { { "db/altsyncram_ep61.tdf" "" { Text "F:/Program/Quartus/FFT1024_pipeline/db/altsyncram_ep61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770154803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770154803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:dp\|altshift_taps:del_addr_A_rtl_0 " "Elaborated megafunction instantiation \"data_path:dp\|altshift_taps:del_addr_A_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644770154965 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:dp\|altshift_taps:del_addr_A_rtl_0 " "Instantiated megafunction \"data_path:dp\|altshift_taps:del_addr_A_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154965 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 20 " "Parameter \"WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770154965 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644770154965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_tgl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_tgl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_tgl " "Found entity 1: shift_taps_tgl" {  } { { "db/shift_taps_tgl.tdf" "" { Text "F:/Program/Quartus/FFT1024_pipeline/db/shift_taps_tgl.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770155010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770155010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fv21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fv21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fv21 " "Found entity 1: altsyncram_fv21" {  } { { "db/altsyncram_fv21.tdf" "" { Text "F:/Program/Quartus/FFT1024_pipeline/db/altsyncram_fv21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770155062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770155062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oed " "Found entity 1: add_sub_oed" {  } { { "db/add_sub_oed.tdf" "" { Text "F:/Program/Quartus/FFT1024_pipeline/db/add_sub_oed.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770155117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770155117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s3f " "Found entity 1: cntr_s3f" {  } { { "db/cntr_s3f.tdf" "" { Text "F:/Program/Quartus/FFT1024_pipeline/db/cntr_s3f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770155162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770155162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_erb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_erb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_erb " "Found entity 1: cmpr_erb" {  } { { "db/cmpr_erb.tdf" "" { Text "F:/Program/Quartus/FFT1024_pipeline/db/cmpr_erb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770155211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770155211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_path:dp\|butterfly:butterfly\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"data_path:dp\|butterfly:butterfly\|lpm_mult:Mult2\"" {  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 481 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644770155263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_path:dp\|butterfly:butterfly\|lpm_mult:Mult2 " "Instantiated megafunction \"data_path:dp\|butterfly:butterfly\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 21 " "Parameter \"LPM_WIDTHA\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770155263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770155263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770155263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770155263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770155263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770155263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770155263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770155263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1644770155263 ""}  } { { "Verilog/fft_pipeline.v" "" { Text "F:/Program/Quartus/FFT1024_pipeline/Verilog/fft_pipeline.v" 481 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1644770155263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "F:/Program/Quartus/FFT1024_pipeline/db/mult_qgs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644770155310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770155310 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "232 " "Ignored 232 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "232 " "Ignored 232 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1644770155540 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1644770155540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1644770155856 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1644770156376 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Program/Quartus/FFT1024_pipeline/output_files/fft_pipeline.map.smsg " "Generated suppressed messages file F:/Program/Quartus/FFT1024_pipeline/output_files/fft_pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770156439 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1644770156605 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644770156605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "805 " "Implemented 805 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1644770156730 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1644770156730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "576 " "Implemented 576 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1644770156730 ""} { "Info" "ICUT_CUT_TM_RAMS" "136 " "Implemented 136 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1644770156730 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1644770156730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1644770156730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1644770156747 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 13 19:35:56 2022 " "Processing ended: Sun Feb 13 19:35:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1644770156747 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1644770156747 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1644770156747 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1644770156747 ""}
