Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Fri Dec  9 16:29:13 2022
| Host         : zhang-x1.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 30492 |     0 |     70560 | 43.21 |
|   LUT as Logic             | 22586 |     0 |     70560 | 32.01 |
|   LUT as Memory            |  7906 |     0 |     28800 | 27.45 |
|     LUT as Distributed RAM |  7494 |     0 |           |       |
|     LUT as Shift Register  |   412 |     0 |           |       |
| CLB Registers              | 21541 |     0 |    141120 | 15.26 |
|   Register as Flip Flop    | 21541 |     0 |    141120 | 15.26 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   820 |     0 |      8820 |  9.30 |
| F7 Muxes                   |  1053 |     0 |     35280 |  2.98 |
| F8 Muxes                   |   357 |     0 |     17640 |  2.02 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 232   |          Yes |         Set |            - |
| 21309 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  5799 |     0 |      8820 | 65.75 |
|   CLBL                                     |  3349 |     0 |           |       |
|   CLBM                                     |  2450 |     0 |           |       |
| LUT as Logic                               | 22586 |     0 |     70560 | 32.01 |
|   using O5 output only                     |   485 |       |           |       |
|   using O6 output only                     | 17183 |       |           |       |
|   using O5 and O6                          |  4918 |       |           |       |
| LUT as Memory                              |  7906 |     0 |     28800 | 27.45 |
|   LUT as Distributed RAM                   |  7494 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |  2011 |       |           |       |
|     using O5 and O6                        |  5483 |       |           |       |
|   LUT as Shift Register                    |   412 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   372 |       |           |       |
|     using O5 and O6                        |    40 |       |           |       |
| CLB Registers                              | 21541 |     0 |    141120 | 15.26 |
|   Register driven from within the CLB      | 13253 |       |           |       |
|   Register driven from outside the CLB     |  8288 |       |           |       |
|     LUT in front of the register is unused |  5235 |       |           |       |
|     LUT in front of the register is used   |  3053 |       |           |       |
| Unique Control Sets                        |  1769 |       |     17640 | 10.03 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 66.5 |     0 |       216 | 30.79 |
|   RAMB36/FIFO*    |   52 |     0 |       216 | 24.07 |
|     RAMB36E2 only |   52 |       |           |       |
|   RAMB18          |   29 |     0 |       432 |  6.71 |
|     RAMB18E2 only |   29 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+--------+
|    Site Type   | Used | Fixed | Available |  Util% |
+----------------+------+-------+-----------+--------+
| DSPs           |  360 |     0 |       360 | 100.00 |
|   DSP48E2 only |  360 |       |           |        |
+----------------+------+-------+-----------+--------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       196 |  1.02 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 21309 |            Register |
| RAMS32   | 11016 |                 CLB |
| LUT6     | 10821 |                 CLB |
| LUT3     |  5682 |                 CLB |
| LUT2     |  4943 |                 CLB |
| LUT4     |  2918 |                 CLB |
| LUT5     |  2606 |                 CLB |
| RAMS64E  |  1095 |                 CLB |
| MUXF7    |  1053 |                 CLB |
| CARRY8   |   820 |                 CLB |
| RAMD32   |   716 |                 CLB |
| LUT1     |   534 |                 CLB |
| DSP48E2  |   360 |          Arithmetic |
| MUXF8    |   357 |                 CLB |
| SRLC32E  |   299 |                 CLB |
| FDSE     |   232 |            Register |
| SRL16E   |   153 |                 CLB |
| RAMD64E  |   150 |                 CLB |
| RAMB36E2 |    52 |           Block Ram |
| RAMB18E2 |    29 |           Block Ram |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_test_0_0            |    1 |
| design_1_rst_ps8_0_99M_0     |    1 |
| design_1_axi_smc_0           |    1 |
| design_1_auto_pc_0           |    1 |
+------------------------------+------+


