# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../vga_midi.gen/sources_1/ip/blk_pix_booleans/sim/blk_pix_booleans.v" \
"../../../../vga_midi.gen/sources_1/ip/blk_mem_gen_0_2/sim/blk_mem_gen_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
