-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity nnet is
port (
    fc3_out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    fc3_out_V_V_full_n : IN STD_LOGIC;
    fc3_out_V_V_write : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of nnet is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "nnet,hls_ip_2017_4_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=13.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=13.906000,HLS_SYN_LAT=70532,HLS_SYN_TPT=70515,HLS_SYN_MEM=96,HLS_SYN_DSP=158,HLS_SYN_FF=23069,HLS_SYN_LUT=30779}";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_logic_1 : STD_LOGIC := '1';

    signal Loop_1_proc137_U0_ap_start : STD_LOGIC;
    signal Loop_1_proc137_U0_ap_done : STD_LOGIC;
    signal Loop_1_proc137_U0_ap_continue : STD_LOGIC;
    signal Loop_1_proc137_U0_ap_idle : STD_LOGIC;
    signal Loop_1_proc137_U0_ap_ready : STD_LOGIC;
    signal Loop_1_proc137_U0_image_in_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal Loop_1_proc137_U0_image_in_V_V_write : STD_LOGIC;
    signal conv_layer1_U0_ap_start : STD_LOGIC := '0';
    signal conv_layer1_U0_ap_done : STD_LOGIC;
    signal conv_layer1_U0_ap_continue : STD_LOGIC;
    signal conv_layer1_U0_ap_idle : STD_LOGIC;
    signal conv_layer1_U0_ap_ready : STD_LOGIC;
    signal conv_layer1_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_layer1_U0_out_V_V_write : STD_LOGIC;
    signal conv_layer1_U0_in_V_V_read : STD_LOGIC;
    signal pool_layer1_U0_ap_start : STD_LOGIC := '0';
    signal pool_layer1_U0_ap_done : STD_LOGIC;
    signal pool_layer1_U0_ap_continue : STD_LOGIC;
    signal pool_layer1_U0_ap_idle : STD_LOGIC;
    signal pool_layer1_U0_ap_ready : STD_LOGIC;
    signal pool_layer1_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal pool_layer1_U0_out_V_V_write : STD_LOGIC;
    signal pool_layer1_U0_in_V_V_read : STD_LOGIC;
    signal conv_layer2_U0_ap_start : STD_LOGIC := '0';
    signal conv_layer2_U0_ap_done : STD_LOGIC;
    signal conv_layer2_U0_ap_continue : STD_LOGIC;
    signal conv_layer2_U0_ap_idle : STD_LOGIC;
    signal conv_layer2_U0_ap_ready : STD_LOGIC;
    signal conv_layer2_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal conv_layer2_U0_out_V_V_write : STD_LOGIC;
    signal conv_layer2_U0_in_V_V_read : STD_LOGIC;
    signal pool_layer2_U0_ap_start : STD_LOGIC := '0';
    signal pool_layer2_U0_ap_done : STD_LOGIC;
    signal pool_layer2_U0_ap_continue : STD_LOGIC;
    signal pool_layer2_U0_ap_idle : STD_LOGIC;
    signal pool_layer2_U0_ap_ready : STD_LOGIC;
    signal pool_layer2_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal pool_layer2_U0_out_V_V_write : STD_LOGIC;
    signal pool_layer2_U0_in_V_V_read : STD_LOGIC;
    signal fc_layer1_U0_ap_start : STD_LOGIC := '0';
    signal fc_layer1_U0_ap_done : STD_LOGIC;
    signal fc_layer1_U0_ap_continue : STD_LOGIC;
    signal fc_layer1_U0_ap_idle : STD_LOGIC;
    signal fc_layer1_U0_ap_ready : STD_LOGIC;
    signal fc_layer1_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal fc_layer1_U0_out_V_V_write : STD_LOGIC;
    signal fc_layer1_U0_in_V_V_read : STD_LOGIC;
    signal fc_layer2_U0_ap_start : STD_LOGIC := '0';
    signal fc_layer2_U0_ap_done : STD_LOGIC;
    signal fc_layer2_U0_ap_continue : STD_LOGIC;
    signal fc_layer2_U0_ap_idle : STD_LOGIC;
    signal fc_layer2_U0_ap_ready : STD_LOGIC;
    signal fc_layer2_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal fc_layer2_U0_out_V_V_write : STD_LOGIC;
    signal fc_layer2_U0_in_V_V_read : STD_LOGIC;
    signal fc_layer3_U0_ap_start : STD_LOGIC := '0';
    signal fc_layer3_U0_ap_done : STD_LOGIC;
    signal fc_layer3_U0_ap_continue : STD_LOGIC;
    signal fc_layer3_U0_ap_idle : STD_LOGIC;
    signal fc_layer3_U0_ap_ready : STD_LOGIC;
    signal fc_layer3_U0_out_V_V_din : STD_LOGIC_VECTOR (15 downto 0);
    signal fc_layer3_U0_out_V_V_write : STD_LOGIC;
    signal fc_layer3_U0_in_V_V_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal image_in_V_V_full_n : STD_LOGIC;
    signal image_in_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal image_in_V_V_empty_n : STD_LOGIC;
    signal conv1_out_V_V_full_n : STD_LOGIC;
    signal conv1_out_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal conv1_out_V_V_empty_n : STD_LOGIC;
    signal pool1_out_V_V_full_n : STD_LOGIC;
    signal pool1_out_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal pool1_out_V_V_empty_n : STD_LOGIC;
    signal conv2_out_V_V_full_n : STD_LOGIC;
    signal conv2_out_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal conv2_out_V_V_empty_n : STD_LOGIC;
    signal pool2_out_V_V_full_n : STD_LOGIC;
    signal pool2_out_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal pool2_out_V_V_empty_n : STD_LOGIC;
    signal fc1_out_V_V_full_n : STD_LOGIC;
    signal fc1_out_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal fc1_out_V_V_empty_n : STD_LOGIC;
    signal fc2_out_V_V_full_n : STD_LOGIC;
    signal fc2_out_V_V_dout : STD_LOGIC_VECTOR (15 downto 0);
    signal fc2_out_V_V_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal Loop_1_proc137_U0_start_full_n : STD_LOGIC;
    signal Loop_1_proc137_U0_start_write : STD_LOGIC;
    signal conv_layer1_U0_start_full_n : STD_LOGIC;
    signal conv_layer1_U0_start_write : STD_LOGIC;
    signal pool_layer1_U0_start_full_n : STD_LOGIC;
    signal pool_layer1_U0_start_write : STD_LOGIC;
    signal conv_layer2_U0_start_full_n : STD_LOGIC;
    signal conv_layer2_U0_start_write : STD_LOGIC;
    signal pool_layer2_U0_start_full_n : STD_LOGIC;
    signal pool_layer2_U0_start_write : STD_LOGIC;
    signal fc_layer1_U0_start_full_n : STD_LOGIC;
    signal fc_layer1_U0_start_write : STD_LOGIC;
    signal fc_layer2_U0_start_full_n : STD_LOGIC;
    signal fc_layer2_U0_start_write : STD_LOGIC;
    signal fc_layer3_U0_start_full_n : STD_LOGIC;
    signal fc_layer3_U0_start_write : STD_LOGIC;

    component Loop_1_proc137 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        image_in_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        image_in_V_V_full_n : IN STD_LOGIC;
        image_in_V_V_write : OUT STD_LOGIC );
    end component;


    component conv_layer1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC );
    end component;


    component pool_layer1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC );
    end component;


    component conv_layer2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC );
    end component;


    component pool_layer2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC );
    end component;


    component fc_layer1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC );
    end component;


    component fc_layer2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC );
    end component;


    component fc_layer3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_V_V_full_n : IN STD_LOGIC;
        out_V_V_write : OUT STD_LOGIC;
        in_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        in_V_V_empty_n : IN STD_LOGIC;
        in_V_V_read : OUT STD_LOGIC );
    end component;


    component fifo_w16_d1_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (15 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (15 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Loop_1_proc137_U0 : component Loop_1_proc137
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Loop_1_proc137_U0_ap_start,
        ap_done => Loop_1_proc137_U0_ap_done,
        ap_continue => Loop_1_proc137_U0_ap_continue,
        ap_idle => Loop_1_proc137_U0_ap_idle,
        ap_ready => Loop_1_proc137_U0_ap_ready,
        image_in_V_V_din => Loop_1_proc137_U0_image_in_V_V_din,
        image_in_V_V_full_n => image_in_V_V_full_n,
        image_in_V_V_write => Loop_1_proc137_U0_image_in_V_V_write);

    conv_layer1_U0 : component conv_layer1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => conv_layer1_U0_ap_start,
        ap_done => conv_layer1_U0_ap_done,
        ap_continue => conv_layer1_U0_ap_continue,
        ap_idle => conv_layer1_U0_ap_idle,
        ap_ready => conv_layer1_U0_ap_ready,
        out_V_V_din => conv_layer1_U0_out_V_V_din,
        out_V_V_full_n => conv1_out_V_V_full_n,
        out_V_V_write => conv_layer1_U0_out_V_V_write,
        in_V_V_dout => image_in_V_V_dout,
        in_V_V_empty_n => image_in_V_V_empty_n,
        in_V_V_read => conv_layer1_U0_in_V_V_read);

    pool_layer1_U0 : component pool_layer1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pool_layer1_U0_ap_start,
        ap_done => pool_layer1_U0_ap_done,
        ap_continue => pool_layer1_U0_ap_continue,
        ap_idle => pool_layer1_U0_ap_idle,
        ap_ready => pool_layer1_U0_ap_ready,
        out_V_V_din => pool_layer1_U0_out_V_V_din,
        out_V_V_full_n => pool1_out_V_V_full_n,
        out_V_V_write => pool_layer1_U0_out_V_V_write,
        in_V_V_dout => conv1_out_V_V_dout,
        in_V_V_empty_n => conv1_out_V_V_empty_n,
        in_V_V_read => pool_layer1_U0_in_V_V_read);

    conv_layer2_U0 : component conv_layer2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => conv_layer2_U0_ap_start,
        ap_done => conv_layer2_U0_ap_done,
        ap_continue => conv_layer2_U0_ap_continue,
        ap_idle => conv_layer2_U0_ap_idle,
        ap_ready => conv_layer2_U0_ap_ready,
        out_V_V_din => conv_layer2_U0_out_V_V_din,
        out_V_V_full_n => conv2_out_V_V_full_n,
        out_V_V_write => conv_layer2_U0_out_V_V_write,
        in_V_V_dout => pool1_out_V_V_dout,
        in_V_V_empty_n => pool1_out_V_V_empty_n,
        in_V_V_read => conv_layer2_U0_in_V_V_read);

    pool_layer2_U0 : component pool_layer2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => pool_layer2_U0_ap_start,
        ap_done => pool_layer2_U0_ap_done,
        ap_continue => pool_layer2_U0_ap_continue,
        ap_idle => pool_layer2_U0_ap_idle,
        ap_ready => pool_layer2_U0_ap_ready,
        out_V_V_din => pool_layer2_U0_out_V_V_din,
        out_V_V_full_n => pool2_out_V_V_full_n,
        out_V_V_write => pool_layer2_U0_out_V_V_write,
        in_V_V_dout => conv2_out_V_V_dout,
        in_V_V_empty_n => conv2_out_V_V_empty_n,
        in_V_V_read => pool_layer2_U0_in_V_V_read);

    fc_layer1_U0 : component fc_layer1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fc_layer1_U0_ap_start,
        ap_done => fc_layer1_U0_ap_done,
        ap_continue => fc_layer1_U0_ap_continue,
        ap_idle => fc_layer1_U0_ap_idle,
        ap_ready => fc_layer1_U0_ap_ready,
        out_V_V_din => fc_layer1_U0_out_V_V_din,
        out_V_V_full_n => fc1_out_V_V_full_n,
        out_V_V_write => fc_layer1_U0_out_V_V_write,
        in_V_V_dout => pool2_out_V_V_dout,
        in_V_V_empty_n => pool2_out_V_V_empty_n,
        in_V_V_read => fc_layer1_U0_in_V_V_read);

    fc_layer2_U0 : component fc_layer2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fc_layer2_U0_ap_start,
        ap_done => fc_layer2_U0_ap_done,
        ap_continue => fc_layer2_U0_ap_continue,
        ap_idle => fc_layer2_U0_ap_idle,
        ap_ready => fc_layer2_U0_ap_ready,
        out_V_V_din => fc_layer2_U0_out_V_V_din,
        out_V_V_full_n => fc2_out_V_V_full_n,
        out_V_V_write => fc_layer2_U0_out_V_V_write,
        in_V_V_dout => fc1_out_V_V_dout,
        in_V_V_empty_n => fc1_out_V_V_empty_n,
        in_V_V_read => fc_layer2_U0_in_V_V_read);

    fc_layer3_U0 : component fc_layer3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fc_layer3_U0_ap_start,
        ap_done => fc_layer3_U0_ap_done,
        ap_continue => fc_layer3_U0_ap_continue,
        ap_idle => fc_layer3_U0_ap_idle,
        ap_ready => fc_layer3_U0_ap_ready,
        out_V_V_din => fc_layer3_U0_out_V_V_din,
        out_V_V_full_n => fc3_out_V_V_full_n,
        out_V_V_write => fc_layer3_U0_out_V_V_write,
        in_V_V_dout => fc2_out_V_V_dout,
        in_V_V_empty_n => fc2_out_V_V_empty_n,
        in_V_V_read => fc_layer3_U0_in_V_V_read);

    image_in_V_V_U : component fifo_w16_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Loop_1_proc137_U0_image_in_V_V_din,
        if_full_n => image_in_V_V_full_n,
        if_write => Loop_1_proc137_U0_image_in_V_V_write,
        if_dout => image_in_V_V_dout,
        if_empty_n => image_in_V_V_empty_n,
        if_read => conv_layer1_U0_in_V_V_read);

    conv1_out_V_V_U : component fifo_w16_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_layer1_U0_out_V_V_din,
        if_full_n => conv1_out_V_V_full_n,
        if_write => conv_layer1_U0_out_V_V_write,
        if_dout => conv1_out_V_V_dout,
        if_empty_n => conv1_out_V_V_empty_n,
        if_read => pool_layer1_U0_in_V_V_read);

    pool1_out_V_V_U : component fifo_w16_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pool_layer1_U0_out_V_V_din,
        if_full_n => pool1_out_V_V_full_n,
        if_write => pool_layer1_U0_out_V_V_write,
        if_dout => pool1_out_V_V_dout,
        if_empty_n => pool1_out_V_V_empty_n,
        if_read => conv_layer2_U0_in_V_V_read);

    conv2_out_V_V_U : component fifo_w16_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => conv_layer2_U0_out_V_V_din,
        if_full_n => conv2_out_V_V_full_n,
        if_write => conv_layer2_U0_out_V_V_write,
        if_dout => conv2_out_V_V_dout,
        if_empty_n => conv2_out_V_V_empty_n,
        if_read => pool_layer2_U0_in_V_V_read);

    pool2_out_V_V_U : component fifo_w16_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => pool_layer2_U0_out_V_V_din,
        if_full_n => pool2_out_V_V_full_n,
        if_write => pool_layer2_U0_out_V_V_write,
        if_dout => pool2_out_V_V_dout,
        if_empty_n => pool2_out_V_V_empty_n,
        if_read => fc_layer1_U0_in_V_V_read);

    fc1_out_V_V_U : component fifo_w16_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fc_layer1_U0_out_V_V_din,
        if_full_n => fc1_out_V_V_full_n,
        if_write => fc_layer1_U0_out_V_V_write,
        if_dout => fc1_out_V_V_dout,
        if_empty_n => fc1_out_V_V_empty_n,
        if_read => fc_layer2_U0_in_V_V_read);

    fc2_out_V_V_U : component fifo_w16_d1_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fc_layer2_U0_out_V_V_din,
        if_full_n => fc2_out_V_V_full_n,
        if_write => fc_layer2_U0_out_V_V_write,
        if_dout => fc2_out_V_V_dout,
        if_empty_n => fc2_out_V_V_empty_n,
        if_read => fc_layer3_U0_in_V_V_read);





    conv_layer1_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                conv_layer1_U0_ap_start <= ap_const_logic_0;
            else
                conv_layer1_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    conv_layer2_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                conv_layer2_U0_ap_start <= ap_const_logic_0;
            else
                conv_layer2_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    fc_layer1_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                fc_layer1_U0_ap_start <= ap_const_logic_0;
            else
                fc_layer1_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    fc_layer2_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                fc_layer2_U0_ap_start <= ap_const_logic_0;
            else
                fc_layer2_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    fc_layer3_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                fc_layer3_U0_ap_start <= ap_const_logic_0;
            else
                fc_layer3_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    pool_layer1_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                pool_layer1_U0_ap_start <= ap_const_logic_0;
            else
                pool_layer1_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;


    pool_layer2_U0_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                pool_layer2_U0_ap_start <= ap_const_logic_0;
            else
                pool_layer2_U0_ap_start <= ap_const_logic_1;
            end if;
        end if;
    end process;

    Loop_1_proc137_U0_ap_continue <= ap_const_logic_1;
    Loop_1_proc137_U0_ap_start <= ap_start;
    Loop_1_proc137_U0_start_full_n <= ap_const_logic_1;
    Loop_1_proc137_U0_start_write <= ap_const_logic_0;
    ap_done <= fc_layer3_U0_ap_done;
    ap_idle <= (pool_layer2_U0_ap_idle and pool_layer1_U0_ap_idle and fc_layer3_U0_ap_idle and fc_layer2_U0_ap_idle and fc_layer1_U0_ap_idle and conv_layer2_U0_ap_idle and conv_layer1_U0_ap_idle and Loop_1_proc137_U0_ap_idle);
    ap_ready <= fc_layer3_U0_ap_done;
    ap_sync_continue <= ap_const_logic_1;
    ap_sync_done <= fc_layer3_U0_ap_done;
    ap_sync_ready <= ap_sync_done;
    conv_layer1_U0_ap_continue <= ap_const_logic_1;
    conv_layer1_U0_start_full_n <= ap_const_logic_1;
    conv_layer1_U0_start_write <= ap_const_logic_0;
    conv_layer2_U0_ap_continue <= ap_const_logic_1;
    conv_layer2_U0_start_full_n <= ap_const_logic_1;
    conv_layer2_U0_start_write <= ap_const_logic_0;
    fc3_out_V_V_din <= fc_layer3_U0_out_V_V_din;
    fc3_out_V_V_write <= fc_layer3_U0_out_V_V_write;
    fc_layer1_U0_ap_continue <= ap_const_logic_1;
    fc_layer1_U0_start_full_n <= ap_const_logic_1;
    fc_layer1_U0_start_write <= ap_const_logic_0;
    fc_layer2_U0_ap_continue <= ap_const_logic_1;
    fc_layer2_U0_start_full_n <= ap_const_logic_1;
    fc_layer2_U0_start_write <= ap_const_logic_0;
    fc_layer3_U0_ap_continue <= ap_const_logic_1;
    fc_layer3_U0_start_full_n <= ap_const_logic_1;
    fc_layer3_U0_start_write <= ap_const_logic_0;
    pool_layer1_U0_ap_continue <= ap_const_logic_1;
    pool_layer1_U0_start_full_n <= ap_const_logic_1;
    pool_layer1_U0_start_write <= ap_const_logic_0;
    pool_layer2_U0_ap_continue <= ap_const_logic_1;
    pool_layer2_U0_start_full_n <= ap_const_logic_1;
    pool_layer2_U0_start_write <= ap_const_logic_0;
end behav;
