	final_soc u0 (
		.clk_clk          (<connected-to-clk_clk>),          //        clk.clk
		.reset_reset_n    (<connected-to-reset_reset_n>),    //      reset.reset_n
		.sdram_clk_clk    (<connected-to-sdram_clk_clk>),    //  sdram_clk.clk
		.sdram_wire_addr  (<connected-to-sdram_wire_addr>),  // sdram_wire.addr
		.sdram_wire_ba    (<connected-to-sdram_wire_ba>),    //           .ba
		.sdram_wire_cas_n (<connected-to-sdram_wire_cas_n>), //           .cas_n
		.sdram_wire_cke   (<connected-to-sdram_wire_cke>),   //           .cke
		.sdram_wire_cs_n  (<connected-to-sdram_wire_cs_n>),  //           .cs_n
		.sdram_wire_dq    (<connected-to-sdram_wire_dq>),    //           .dq
		.sdram_wire_dqm   (<connected-to-sdram_wire_dqm>),   //           .dqm
		.sdram_wire_ras_n (<connected-to-sdram_wire_ras_n>), //           .ras_n
		.sdram_wire_we_n  (<connected-to-sdram_wire_we_n>),  //           .we_n
		.res_0_export     (<connected-to-res_0_export>),     //      res_0.export
		.res_1_export     (<connected-to-res_1_export>),     //      res_1.export
		.res_2_export     (<connected-to-res_2_export>),     //      res_2.export
		.res_3_export     (<connected-to-res_3_export>),     //      res_3.export
		.res_4_export     (<connected-to-res_4_export>),     //      res_4.export
		.res_5_export     (<connected-to-res_5_export>),     //      res_5.export
		.res_6_export     (<connected-to-res_6_export>),     //      res_6.export
		.res_7_export     (<connected-to-res_7_export>),     //      res_7.export
		.res_8_export     (<connected-to-res_8_export>),     //      res_8.export
		.res_9_export     (<connected-to-res_9_export>),     //      res_9.export
		.inference_export (<connected-to-inference_export>)  //  inference.export
	);

