

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sun Dec  6 03:29:02 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      4.09|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1  |    ?|    ?|         5|          -|          -|     ?|    no    |
        | + Loop 1.2  |    ?|    ?|         5|          -|          -|     ?|    no    |
        | + Loop 1.3  |    ?|    ?|         6|          -|          -|     ?|    no    |
        | + Loop 1.4  |    ?|    ?|   5 ~ 6  |          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    313|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    444|
|Register         |        -|      -|     588|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|     588|    757|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |        Memory       |           Module           | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |random_priorities_U  |runQueue_random_priorities  |        1|   200|    9|     1|         1800|
    +---------------------+----------------------------+---------+------+-----+------+-------------+
    |Total                |                            |        1|   200|    9|     1|         1800|
    +---------------------+----------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |count_1_fu_346_p2   |     +    |      0|  0|  32|          32|           1|
    |i_1_fu_383_p2       |     +    |      0|  0|  32|          32|           1|
    |i_3_fu_357_p2       |     +    |      0|  0|  32|          32|           1|
    |i_fu_336_p2         |     +    |      0|  0|  32|          32|           1|
    |j_1_fu_330_p2       |     +    |      0|  0|  32|          32|           1|
    |result_5_fu_377_p2  |     +    |      0|  0|  32|          32|          32|
    |result_6_fu_409_p2  |     +    |      0|  0|  32|          32|          32|
    |tmp_2_fu_399_p2     |   icmp   |      0|  0|   8|           8|           8|
    |tmp_4_fu_367_p2     |   icmp   |      0|  0|  40|          32|          32|
    |tmp_fu_325_p2       |   icmp   |      0|  0|  40|          32|          32|
    |ap_sig_bdd_79       |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 313|         297|         142|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |cmdOut_V            |   2|          4|    2|          8|
    |cmdOut_V_preg       |   2|          3|    2|          6|
    |count_fu_86         |  32|          2|   32|         64|
    |currentIteration    |  32|          2|   32|         64|
    |i_2_reg_251         |  32|          2|   32|         64|
    |iterations_in_sig   |  32|          2|   32|         64|
    |j_reg_181           |  32|          2|   32|         64|
    |last_reg_263        |   8|          2|    8|         16|
    |op2_assign_reg_216  |  32|          2|   32|         64|
    |priorityOut_V       |   8|          3|    8|         24|
    |priorityOut_V_preg  |   8|          2|    8|         16|
    |result_1_reg_228    |  32|          2|   32|         64|
    |result_2_reg_239    |  32|          2|   32|         64|
    |result_3_reg_275    |  32|          2|   32|         64|
    |result_4_reg_287    |  32|          2|   32|         64|
    |result_reg_193      |  32|          2|   32|         64|
    |total               |  32|          2|   32|         64|
    |val_assign_reg_205  |  32|          2|   32|         64|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 444|         40|  444|        902|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |cmdOut_V_preg                |   2|   0|    2|          0|
    |count_fu_86                  |  32|   0|   32|          0|
    |currentIteration_preg        |  32|   0|   32|          0|
    |fullOut_preg                 |   1|   0|    1|          0|
    |i_1_reg_480                  |  32|   0|   32|          0|
    |i_2_reg_251                  |  32|   0|   32|          0|
    |i_3_reg_463                  |  32|   0|   32|          0|
    |i_reg_450                    |  32|   0|   32|          0|
    |iterations_ap_vld_preg       |   1|   0|    1|          0|
    |iterations_preg              |  32|   0|   32|          0|
    |j_1_reg_442                  |  32|   0|   32|          0|
    |j_reg_181                    |  32|   0|   32|          0|
    |last_reg_263                 |   8|   0|    8|          0|
    |localEmpty_fu_94             |   1|   0|    1|          0|
    |localFull_fu_90              |   1|   0|    1|          0|
    |op2_assign_reg_216           |  32|   0|   32|          0|
    |priorityIn_V_read_4_reg_501  |   8|   0|    8|          0|
    |priorityOut_V_preg           |   8|   0|    8|          0|
    |result_1_reg_228             |  32|   0|   32|          0|
    |result_2_reg_239             |  32|   0|   32|          0|
    |result_3_reg_275             |  32|   0|   32|          0|
    |result_4_reg_287             |  32|   0|   32|          0|
    |result_reg_193               |  32|   0|   32|          0|
    |tmp_1_reg_455                |   8|   0|    8|          0|
    |tmp_4_reg_468                |   1|   0|    1|          0|
    |total_preg                   |  32|   0|   32|          0|
    |val_assign_reg_205           |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 588|   0|  588|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     runQueue     | return value |
|ap_return          | out |   32| ap_ctrl_hs |     runQueue     | return value |
|priorityOut_V      | out |    8|   ap_none  |   priorityOut_V  |    pointer   |
|priorityIn_V       |  in |    8|   ap_none  |   priorityIn_V   |    pointer   |
|cmdOut_V           | out |    2|   ap_none  |     cmdOut_V     |    pointer   |
|empty              |  in |    1|   ap_none  |       empty      |    pointer   |
|full               |  in |    1|   ap_none  |       full       |    pointer   |
|fullOut            | out |    1|   ap_none  |      fullOut     |    pointer   |
|iterations         |  in |   32|   ap_vld   |    iterations    |    scalar    |
|iterations_ap_vld  |  in |    1|   ap_vld   |    iterations    |    scalar    |
|finished           | out |    1|   ap_ovld  |     finished     |    pointer   |
|finished_ap_vld    | out |    1|   ap_ovld  |     finished     |    pointer   |
|currentIteration   | out |   32|   ap_none  | currentIteration |    pointer   |
|total              | out |   32|   ap_none  |       total      |    pointer   |
+-------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 28
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp)
3 --> 
	4  / true
4 --> 
	5  / (!localFull_load)
	9  / (localFull_load)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	4  / true
9 --> 
	10  / true
10 --> 
	11  / (!localEmpty_load)
	15  / (localEmpty_load)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	10  / true
15 --> 
	16  / true
16 --> 
	17  / (!localFull_load_1)
	22  / (localFull_load_1)
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	16  / true
22 --> 
	23  / (!localEmpty_load_1)
	28  / (localEmpty_load_1)
23 --> 
	24  / (tmp_2)
	25  / (!tmp_2)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	22  / true
28 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: count [1/1] 0.00ns
:0  %count = alloca i32, align 4

ST_1: stg_30 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %priorityOut_V), !map !7

ST_1: stg_31 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i8* %priorityIn_V), !map !11

ST_1: stg_32 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !15

ST_1: stg_33 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %empty), !map !19

ST_1: stg_34 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i1* %full), !map !23

ST_1: stg_35 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !27

ST_1: stg_36 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %iterations), !map !31

ST_1: stg_37 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %finished), !map !37

ST_1: stg_38 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32* %currentIteration), !map !41

ST_1: stg_39 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32* %total), !map !45

ST_1: stg_40 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !49

ST_1: stg_41 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_1: iterations_read [1/1] 0.00ns
:13  %iterations_read = call i32 @_ssdm_op_Read.ap_vld.i32(i32 %iterations)

ST_1: localFull [1/1] 0.00ns
:14  %localFull = alloca i1, align 1

ST_1: localEmpty [1/1] 0.00ns
:15  %localEmpty = alloca i1, align 1

ST_1: stg_45 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecWire(i32* %total, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_46 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecWire(i32* %currentIteration, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_47 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i1* %finished, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_48 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecIFCore(i32 %iterations, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_49 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i32 %iterations, [7 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_50 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_51 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i1* %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_52 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i1* %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_53 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_54 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecWire(i8* %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_55 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecWire(i8* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_56 [1/1] 0.00ns
:27  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str5, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_57 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: tmp_8 [1/1] 0.00ns
:29  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str6)

ST_1: stg_59 [1/1] 0.00ns
:30  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_1: stg_60 [1/1] 1.57ns
:31  store i32 0, i32* %count, align 4

ST_1: stg_61 [1/1] 1.57ns
:32  br label %1


 <State 2>: 2.52ns
ST_2: j [1/1] 0.00ns
:0  %j = phi i32 [ 0, %0 ], [ %j_1, %16 ]

ST_2: result [1/1] 0.00ns
:1  %result = phi i32 [ 0, %0 ], [ %result_3, %16 ]

ST_2: tmp [1/1] 2.52ns
:2  %tmp = icmp slt i32 %j, %iterations_read

ST_2: j_1 [1/1] 2.44ns
:3  %j_1 = add nsw i32 %j, 1

ST_2: stg_66 [1/1] 0.00ns
:4  br i1 %tmp, label %2, label %17

ST_2: stg_67 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.i32P(i32* %currentIteration, i32 %j)

ST_2: localFull_1 [1/1] 0.00ns
:2  %localFull_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_2: stg_69 [1/1] 1.52ns
:3  store volatile i1 %localFull_1, i1* %localFull, align 1

ST_2: stg_70 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_2: count_load [1/1] 0.00ns
:0  %count_load = load i32* %count, align 4

ST_2: empty_2 [1/1] 0.00ns
:1  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str6, i32 %tmp_8)

ST_2: stg_73 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.i32P(i32* %total, i32 %count_load)

ST_2: stg_74 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecIFCore(i32* %total, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_75 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_ovld.i1P(i1* %finished, i1 true)

ST_2: stg_76 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecIFCore(i1* %finished, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: stg_77 [1/1] 0.00ns
:6  ret i32 %result


 <State 3>: 1.57ns
ST_3: stg_78 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecIFCore(i32* %currentIteration, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_3: stg_79 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_3: stg_80 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_3: stg_81 [1/1] 1.57ns
:7  br label %3


 <State 4>: 2.44ns
ST_4: val_assign [1/1] 0.00ns
:0  %val_assign = phi i32 [ 0, %2 ], [ %i, %4 ]

ST_4: localFull_load [1/1] 0.00ns
:1  %localFull_load = load volatile i1* %localFull, align 1

ST_4: i [1/1] 2.44ns
:2  %i = add i32 %val_assign, 1

ST_4: stg_85 [1/1] 0.00ns
:3  br i1 %localFull_load, label %5, label %4

ST_4: stg_86 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_4: tmp_1 [1/1] 0.00ns
:3  %tmp_1 = trunc i32 %val_assign to i8

ST_4: stg_88 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: stg_89 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_4: localEmpty_1 [1/1] 0.00ns
:2  %localEmpty_1 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_4: stg_91 [1/1] 1.52ns
:3  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1


 <State 5>: 0.00ns
ST_5: stg_92 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_5: stg_93 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.volatile.i8P(i8* %priorityOut_V, i8 %tmp_1)

ST_5: full_read [1/1] 0.00ns
:5  %full_read = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_5: stg_95 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_read)


 <State 6>: 1.52ns
ST_6: localFull_2 [1/1] 0.00ns
:8  %localFull_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_6: stg_97 [1/1] 1.52ns
:9  store volatile i1 %localFull_2, i1* %localFull, align 1


 <State 7>: 0.00ns
ST_7: stg_98 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_7: stg_99 [1/1] 0.00ns
:12  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)


 <State 8>: 4.01ns
ST_8: count_load_1 [1/1] 0.00ns
:0  %count_load_1 = load i32* %count, align 4

ST_8: stg_101 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_8: count_1 [1/1] 2.44ns
:10  %count_1 = add nsw i32 %count_load_1, 1

ST_8: stg_103 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_8: stg_104 [1/1] 1.57ns
:14  store i32 %count_1, i32* %count, align 4

ST_8: stg_105 [1/1] 0.00ns
:15  br label %3


 <State 9>: 1.57ns
ST_9: stg_106 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_9: stg_107 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_9: stg_108 [1/1] 1.57ns
:6  br label %6


 <State 10>: 2.44ns
ST_10: op2_assign [1/1] 0.00ns
:0  %op2_assign = phi i32 [ 0, %5 ], [ %i_3, %._crit_edge ]

ST_10: result_1 [1/1] 0.00ns
:1  %result_1 = phi i32 [ %result, %5 ], [ %result_2, %._crit_edge ]

ST_10: localEmpty_load [1/1] 0.00ns
:2  %localEmpty_load = load volatile i1* %localEmpty, align 1

ST_10: i_3 [1/1] 2.44ns
:3  %i_3 = add i32 %op2_assign, 1

ST_10: stg_113 [1/1] 0.00ns
:4  br i1 %localEmpty_load, label %9, label %7

ST_10: stg_114 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_10: stg_115 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_10: stg_116 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_10: localFull_3 [1/1] 0.00ns
:2  %localFull_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_10: stg_118 [1/1] 1.52ns
:3  store volatile i1 %localFull_3, i1* %localFull, align 1


 <State 11>: 4.09ns
ST_11: stg_119 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: priorityIn_V_read [1/1] 0.00ns
:2  %priorityIn_V_read = call i8 @_ssdm_op_Read.ap_none.volatile.i8P(i8* %priorityIn_V)

ST_11: tmp_3 [1/1] 0.00ns
:3  %tmp_3 = zext i8 %priorityIn_V_read to i32

ST_11: tmp_4 [1/1] 2.52ns
:4  %tmp_4 = icmp eq i32 %tmp_3, %op2_assign

ST_11: stg_123 [1/1] 1.57ns
:5  br i1 %tmp_4, label %._crit_edge, label %8


 <State 12>: 4.01ns
ST_12: priorityIn_V_read_1 [1/1] 0.00ns
:0  %priorityIn_V_read_1 = call i8 @_ssdm_op_Read.ap_none.volatile.i8P(i8* %priorityIn_V)

ST_12: tmp_5 [1/1] 0.00ns
:1  %tmp_5 = zext i8 %priorityIn_V_read_1 to i32

ST_12: result_5 [1/1] 2.44ns
:2  %result_5 = add nsw i32 %result_1, %tmp_5

ST_12: stg_127 [1/1] 1.57ns
:3  br label %._crit_edge

ST_12: localEmpty_3 [1/1] 0.00ns
._crit_edge:1  %localEmpty_3 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_12: stg_129 [1/1] 1.52ns
._crit_edge:2  store volatile i1 %localEmpty_3, i1* %localEmpty, align 1


 <State 13>: 0.00ns
ST_13: result_2 [1/1] 0.00ns
._crit_edge:0  %result_2 = phi i32 [ %result_5, %8 ], [ %result_1, %7 ]

ST_13: stg_131 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_13: stg_132 [1/1] 0.00ns
._crit_edge:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)


 <State 14>: 0.00ns
ST_14: stg_133 [1/1] 0.00ns
._crit_edge:5  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_14: stg_134 [1/1] 0.00ns
._crit_edge:6  br label %6


 <State 15>: 1.57ns
ST_15: stg_135 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_15: stg_136 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_15: stg_137 [1/1] 1.57ns
:6  br label %10


 <State 16>: 2.44ns
ST_16: i_2 [1/1] 0.00ns
:0  %i_2 = phi i32 [ 0, %9 ], [ %i_1, %11 ]

ST_16: localFull_load_1 [1/1] 0.00ns
:1  %localFull_load_1 = load volatile i1* %localFull, align 1

ST_16: i_1 [1/1] 2.44ns
:2  %i_1 = add i32 %i_2, 1

ST_16: stg_141 [1/1] 0.00ns
:3  br i1 %localFull_load_1, label %12, label %11

ST_16: stg_142 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_16: stg_143 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_16: stg_144 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_16: localEmpty_2 [1/1] 0.00ns
:2  %localEmpty_2 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_16: stg_146 [1/1] 1.52ns
:3  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1

ST_16: stg_147 [1/1] 1.57ns
:4  br label %13


 <State 17>: 2.39ns
ST_17: stg_148 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_17: tmp_7 [1/1] 0.00ns
:2  %tmp_7 = zext i32 %i_2 to i64

ST_17: random_priorities_addr [1/1] 0.00ns
:3  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_7

ST_17: random_priorities_load [2/2] 2.39ns
:4  %random_priorities_load = load i9* %random_priorities_addr, align 2


 <State 18>: 2.39ns
ST_18: random_priorities_load [1/2] 2.39ns
:4  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_18: tmp_9 [1/1] 0.00ns
:5  %tmp_9 = trunc i9 %random_priorities_load to i8

ST_18: stg_154 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i8P(i8* %priorityOut_V, i8 %tmp_9)


 <State 19>: 1.52ns
ST_19: stg_155 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_19: localFull_4 [1/1] 0.00ns
:8  %localFull_4 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %full)

ST_19: stg_157 [1/1] 1.52ns
:9  store volatile i1 %localFull_4, i1* %localFull, align 1


 <State 20>: 0.00ns
ST_20: stg_158 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_20: stg_159 [1/1] 0.00ns
:11  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)


 <State 21>: 0.00ns
ST_21: stg_160 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_21: stg_161 [1/1] 0.00ns
:13  br label %10


 <State 22>: 0.00ns
ST_22: last [1/1] 0.00ns
:0  %last = phi i8 [ 0, %12 ], [ %priorityIn_V_read_4, %._crit_edge211 ]

ST_22: result_3 [1/1] 0.00ns
:1  %result_3 = phi i32 [ %result_1, %12 ], [ %result_4, %._crit_edge211 ]

ST_22: localEmpty_load_1 [1/1] 0.00ns
:2  %localEmpty_load_1 = load volatile i1* %localEmpty, align 1

ST_22: stg_165 [1/1] 0.00ns
:3  br i1 %localEmpty_load_1, label %16, label %14

ST_22: stg_166 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_22: stg_167 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_22: stg_168 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)


 <State 23>: 3.57ns
ST_23: stg_169 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_23: priorityIn_V_read_2 [1/1] 0.00ns
:2  %priorityIn_V_read_2 = call i8 @_ssdm_op_Read.ap_none.volatile.i8P(i8* %priorityIn_V)

ST_23: tmp_2 [1/1] 2.00ns
:3  %tmp_2 = icmp ugt i8 %last, %priorityIn_V_read_2

ST_23: stg_172 [1/1] 1.57ns
:4  br i1 %tmp_2, label %15, label %._crit_edge211


 <State 24>: 4.01ns
ST_24: priorityIn_V_read_3 [1/1] 0.00ns
:0  %priorityIn_V_read_3 = call i8 @_ssdm_op_Read.ap_none.volatile.i8P(i8* %priorityIn_V)

ST_24: tmp_6 [1/1] 0.00ns
:1  %tmp_6 = zext i8 %priorityIn_V_read_3 to i32

ST_24: result_6 [1/1] 2.44ns
:2  %result_6 = add nsw i32 %result_3, %tmp_6

ST_24: stg_176 [1/1] 1.57ns
:3  br label %._crit_edge211


 <State 25>: 1.52ns
ST_25: result_4 [1/1] 0.00ns
._crit_edge211:0  %result_4 = phi i32 [ %result_6, %15 ], [ %result_3, %14 ]

ST_25: stg_178 [1/1] 0.00ns
._crit_edge211:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_25: priorityIn_V_read_4 [1/1] 0.00ns
._crit_edge211:2  %priorityIn_V_read_4 = call i8 @_ssdm_op_Read.ap_none.volatile.i8P(i8* %priorityIn_V)

ST_25: localEmpty_4 [1/1] 0.00ns
._crit_edge211:3  %localEmpty_4 = call i1 @_ssdm_op_Read.ap_none.volatile.i1P(i1* %empty)

ST_25: stg_181 [1/1] 1.52ns
._crit_edge211:4  store volatile i1 %localEmpty_4, i1* %localEmpty, align 1


 <State 26>: 0.00ns
ST_26: stg_182 [1/1] 0.00ns
._crit_edge211:5  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_26: stg_183 [1/1] 0.00ns
._crit_edge211:6  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)


 <State 27>: 0.00ns
ST_27: stg_184 [1/1] 0.00ns
._crit_edge211:7  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_27: stg_185 [1/1] 0.00ns
._crit_edge211:8  br label %13


 <State 28>: 0.00ns
ST_28: stg_186 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_28: stg_187 [1/1] 0.00ns
:3  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4f85bf0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4f75210; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4f90530; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4f73dd0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4f8fac0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fullOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4f8f270; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iterations]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x4f77ae0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ finished]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4f8fba0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ currentIteration]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4f9eb80; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ total]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x4f9b270; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random_priorities]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x4f53990; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
count                  (alloca         ) [ 01111111111111111111111111111]
stg_30                 (specbitsmap    ) [ 00000000000000000000000000000]
stg_31                 (specbitsmap    ) [ 00000000000000000000000000000]
stg_32                 (specbitsmap    ) [ 00000000000000000000000000000]
stg_33                 (specbitsmap    ) [ 00000000000000000000000000000]
stg_34                 (specbitsmap    ) [ 00000000000000000000000000000]
stg_35                 (specbitsmap    ) [ 00000000000000000000000000000]
stg_36                 (specbitsmap    ) [ 00000000000000000000000000000]
stg_37                 (specbitsmap    ) [ 00000000000000000000000000000]
stg_38                 (specbitsmap    ) [ 00000000000000000000000000000]
stg_39                 (specbitsmap    ) [ 00000000000000000000000000000]
stg_40                 (specbitsmap    ) [ 00000000000000000000000000000]
stg_41                 (spectopmodule  ) [ 00000000000000000000000000000]
iterations_read        (read           ) [ 00111111111111111111111111111]
localFull              (alloca         ) [ 00111111111111111111111111111]
localEmpty             (alloca         ) [ 00111111111111111111111111111]
stg_45                 (specwire       ) [ 00000000000000000000000000000]
stg_46                 (specwire       ) [ 00000000000000000000000000000]
stg_47                 (specwire       ) [ 00000000000000000000000000000]
stg_48                 (specifcore     ) [ 00000000000000000000000000000]
stg_49                 (specwire       ) [ 00000000000000000000000000000]
stg_50                 (specwire       ) [ 00000000000000000000000000000]
stg_51                 (specwire       ) [ 00000000000000000000000000000]
stg_52                 (specwire       ) [ 00000000000000000000000000000]
stg_53                 (specwire       ) [ 00000000000000000000000000000]
stg_54                 (specwire       ) [ 00000000000000000000000000000]
stg_55                 (specwire       ) [ 00000000000000000000000000000]
stg_56                 (specwire       ) [ 00000000000000000000000000000]
stg_57                 (specifcore     ) [ 00000000000000000000000000000]
tmp_8                  (specregionbegin) [ 00111111111111111111111111111]
stg_59                 (write          ) [ 00000000000000000000000000000]
stg_60                 (store          ) [ 00000000000000000000000000000]
stg_61                 (br             ) [ 01111111111111111111111111111]
j                      (phi            ) [ 00100000000000000000000000000]
result                 (phi            ) [ 00111111111111100000000000000]
tmp                    (icmp           ) [ 00111111111111111111111111111]
j_1                    (add            ) [ 01111111111111111111111111111]
stg_66                 (br             ) [ 00000000000000000000000000000]
stg_67                 (write          ) [ 00000000000000000000000000000]
localFull_1            (read           ) [ 00000000000000000000000000000]
stg_69                 (store          ) [ 00000000000000000000000000000]
stg_70                 (write          ) [ 00000000000000000000000000000]
count_load             (load           ) [ 00000000000000000000000000000]
empty_2                (specregionend  ) [ 00000000000000000000000000000]
stg_73                 (write          ) [ 00000000000000000000000000000]
stg_74                 (specifcore     ) [ 00000000000000000000000000000]
stg_75                 (write          ) [ 00000000000000000000000000000]
stg_76                 (specifcore     ) [ 00000000000000000000000000000]
stg_77                 (ret            ) [ 00000000000000000000000000000]
stg_78                 (specifcore     ) [ 00000000000000000000000000000]
stg_79                 (wait           ) [ 00000000000000000000000000000]
stg_80                 (write          ) [ 00000000000000000000000000000]
stg_81                 (br             ) [ 00111111111111111111111111111]
val_assign             (phi            ) [ 00001000000000000000000000000]
localFull_load         (load           ) [ 00111111111111111111111111111]
i                      (add            ) [ 00111111111111111111111111111]
stg_85                 (br             ) [ 00000000000000000000000000000]
stg_86                 (write          ) [ 00000000000000000000000000000]
tmp_1                  (trunc          ) [ 00000100000000000000000000000]
stg_88                 (wait           ) [ 00000000000000000000000000000]
stg_89                 (write          ) [ 00000000000000000000000000000]
localEmpty_1           (read           ) [ 00000000000000000000000000000]
stg_91                 (store          ) [ 00000000000000000000000000000]
stg_92                 (wait           ) [ 00000000000000000000000000000]
stg_93                 (write          ) [ 00000000000000000000000000000]
full_read              (read           ) [ 00000000000000000000000000000]
stg_95                 (write          ) [ 00000000000000000000000000000]
localFull_2            (read           ) [ 00000000000000000000000000000]
stg_97                 (store          ) [ 00000000000000000000000000000]
stg_98                 (wait           ) [ 00000000000000000000000000000]
stg_99                 (write          ) [ 00000000000000000000000000000]
count_load_1           (load           ) [ 00000000000000000000000000000]
stg_101                (specifcore     ) [ 00000000000000000000000000000]
count_1                (add            ) [ 00000000000000000000000000000]
stg_103                (wait           ) [ 00000000000000000000000000000]
stg_104                (store          ) [ 00000000000000000000000000000]
stg_105                (br             ) [ 00111111111111111111111111111]
stg_106                (wait           ) [ 00000000000000000000000000000]
stg_107                (write          ) [ 00000000000000000000000000000]
stg_108                (br             ) [ 00111111111111111111111111111]
op2_assign             (phi            ) [ 00000000001100000000000000000]
result_1               (phi            ) [ 00000000001111011111111111110]
localEmpty_load        (load           ) [ 00111111111111111111111111111]
i_3                    (add            ) [ 00111111111111111111111111111]
stg_113                (br             ) [ 00000000000000000000000000000]
stg_114                (write          ) [ 00000000000000000000000000000]
stg_115                (wait           ) [ 00000000000000000000000000000]
stg_116                (write          ) [ 00000000000000000000000000000]
localFull_3            (read           ) [ 00000000000000000000000000000]
stg_118                (store          ) [ 00000000000000000000000000000]
stg_119                (wait           ) [ 00000000000000000000000000000]
priorityIn_V_read      (read           ) [ 00000000000000000000000000000]
tmp_3                  (zext           ) [ 00000000000000000000000000000]
tmp_4                  (icmp           ) [ 00000000000010000000000000000]
stg_123                (br             ) [ 00111111111111111111111111111]
priorityIn_V_read_1    (read           ) [ 00000000000000000000000000000]
tmp_5                  (zext           ) [ 00000000000000000000000000000]
result_5               (add            ) [ 00111111111111111111111111111]
stg_127                (br             ) [ 00111111111111111111111111111]
localEmpty_3           (read           ) [ 00000000000000000000000000000]
stg_129                (store          ) [ 00000000000000000000000000000]
result_2               (phi            ) [ 00111111111001111111111111111]
stg_131                (wait           ) [ 00000000000000000000000000000]
stg_132                (write          ) [ 00000000000000000000000000000]
stg_133                (wait           ) [ 00000000000000000000000000000]
stg_134                (br             ) [ 00111111111111111111111111111]
stg_135                (wait           ) [ 00000000000000000000000000000]
stg_136                (write          ) [ 00000000000000000000000000000]
stg_137                (br             ) [ 00111111111111111111111111111]
i_2                    (phi            ) [ 00000000000000001100000000000]
localFull_load_1       (load           ) [ 00111111111111111111111111111]
i_1                    (add            ) [ 00111111111111111111111111111]
stg_141                (br             ) [ 00000000000000000000000000000]
stg_142                (write          ) [ 00000000000000000000000000000]
stg_143                (wait           ) [ 00000000000000000000000000000]
stg_144                (write          ) [ 00000000000000000000000000000]
localEmpty_2           (read           ) [ 00000000000000000000000000000]
stg_146                (store          ) [ 00000000000000000000000000000]
stg_147                (br             ) [ 00111111111111111111111111111]
stg_148                (wait           ) [ 00000000000000000000000000000]
tmp_7                  (zext           ) [ 00000000000000000000000000000]
random_priorities_addr (getelementptr  ) [ 00000000000000000010000000000]
random_priorities_load (load           ) [ 00000000000000000000000000000]
tmp_9                  (trunc          ) [ 00000000000000000000000000000]
stg_154                (write          ) [ 00000000000000000000000000000]
stg_155                (wait           ) [ 00000000000000000000000000000]
localFull_4            (read           ) [ 00000000000000000000000000000]
stg_157                (store          ) [ 00000000000000000000000000000]
stg_158                (wait           ) [ 00000000000000000000000000000]
stg_159                (write          ) [ 00000000000000000000000000000]
stg_160                (wait           ) [ 00000000000000000000000000000]
stg_161                (br             ) [ 00111111111111111111111111111]
last                   (phi            ) [ 00000000000000000000001100000]
result_3               (phi            ) [ 01100000000000000000001111001]
localEmpty_load_1      (load           ) [ 00111111111111111111111111111]
stg_165                (br             ) [ 00000000000000000000000000000]
stg_166                (write          ) [ 00000000000000000000000000000]
stg_167                (wait           ) [ 00000000000000000000000000000]
stg_168                (write          ) [ 00000000000000000000000000000]
stg_169                (wait           ) [ 00000000000000000000000000000]
priorityIn_V_read_2    (read           ) [ 00000000000000000000000000000]
tmp_2                  (icmp           ) [ 00111111111111111111111111111]
stg_172                (br             ) [ 00111111111111111111111111111]
priorityIn_V_read_3    (read           ) [ 00000000000000000000000000000]
tmp_6                  (zext           ) [ 00000000000000000000000000000]
result_6               (add            ) [ 00111111111111111111111111111]
stg_176                (br             ) [ 00111111111111111111111111111]
result_4               (phi            ) [ 00111111111111111111111001111]
stg_178                (wait           ) [ 00000000000000000000000000000]
priorityIn_V_read_4    (read           ) [ 00111111111111111111111000111]
localEmpty_4           (read           ) [ 00000000000000000000000000000]
stg_181                (store          ) [ 00000000000000000000000000000]
stg_182                (wait           ) [ 00000000000000000000000000000]
stg_183                (write          ) [ 00000000000000000000000000000]
stg_184                (wait           ) [ 00000000000000000000000000000]
stg_185                (br             ) [ 00111111111111111111111111111]
stg_186                (wait           ) [ 00000000000000000000000000000]
stg_187                (br             ) [ 01111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fullOut">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullOut"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="iterations">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iterations"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="finished">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="finished"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="currentIteration">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentIteration"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="total">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="total"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="random_priorities">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.i1P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="count_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="localFull_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localFull/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="localEmpty_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localEmpty/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="iterations_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="iterations_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="2" slack="0"/>
<pin id="107" dir="0" index="2" bw="2" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_59/1 stg_70/2 stg_80/3 stg_86/4 stg_89/4 stg_99/7 stg_107/9 stg_114/10 stg_116/10 stg_132/13 stg_136/15 stg_142/16 stg_144/16 stg_159/20 stg_166/22 stg_168/22 stg_183/26 "/>
</bind>
</comp>

<comp id="112" class="1004" name="stg_67_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="0" index="2" bw="32" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_67/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_read_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="localFull_1/2 full_read/5 localFull_2/6 localFull_3/10 localFull_4/19 "/>
</bind>
</comp>

<comp id="125" class="1004" name="stg_73_write_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="0" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="32" slack="0"/>
<pin id="129" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_73/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="stg_75_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_75/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="localEmpty_1/4 localEmpty_3/12 localEmpty_2/16 localEmpty_4/25 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="0" index="2" bw="8" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_93/5 stg_154/18 "/>
</bind>
</comp>

<comp id="154" class="1004" name="stg_95_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_95/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_read_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/11 priorityIn_V_read_1/12 priorityIn_V_read_2/23 priorityIn_V_read_3/24 priorityIn_V_read_4/25 "/>
</bind>
</comp>

<comp id="169" class="1004" name="random_priorities_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="random_priorities_addr/17 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="179" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="random_priorities_load/17 "/>
</bind>
</comp>

<comp id="181" class="1005" name="j_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="j_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="32" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="193" class="1005" name="result_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result (phireg) "/>
</bind>
</comp>

<comp id="197" class="1004" name="result_phi_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="32" slack="1"/>
<pin id="201" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="val_assign_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val_assign (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="val_assign_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="val_assign/4 "/>
</bind>
</comp>

<comp id="216" class="1005" name="op2_assign_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="op2_assign_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="32" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign/10 "/>
</bind>
</comp>

<comp id="228" class="1005" name="result_1_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2"/>
<pin id="230" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_1 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="result_1_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="4"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="32" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1/10 "/>
</bind>
</comp>

<comp id="239" class="1005" name="result_2_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_2 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="result_2_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="32" slack="3"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_2/13 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i_2_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="i_2_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="32" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/16 "/>
</bind>
</comp>

<comp id="263" class="1005" name="last_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="1"/>
<pin id="265" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="last (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="last_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="8" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last/22 "/>
</bind>
</comp>

<comp id="275" class="1005" name="result_3_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="1"/>
<pin id="277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_3 (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="result_3_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="3"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="32" slack="1"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_3/22 "/>
</bind>
</comp>

<comp id="287" class="1005" name="result_4_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_4 (phireg) "/>
</bind>
</comp>

<comp id="291" class="1004" name="result_4_phi_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="294" dir="0" index="2" bw="32" slack="3"/>
<pin id="295" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="296" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_4/25 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="1"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_69/2 stg_97/6 stg_118/10 stg_157/19 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/2 count_load_1/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_load_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="3"/>
<pin id="311" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localFull_load/4 localFull_load_1/16 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="3"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_91/4 stg_129/12 stg_146/16 stg_181/25 "/>
</bind>
</comp>

<comp id="317" class="1004" name="grp_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="5"/>
<pin id="319" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localEmpty_load/10 localEmpty_load_1/22 "/>
</bind>
</comp>

<comp id="320" class="1004" name="stg_60_store_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_60/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="1"/>
<pin id="328" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="j_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="i_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="count_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_1/8 "/>
</bind>
</comp>

<comp id="352" class="1004" name="stg_104_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="7"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_104/8 "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="1"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_5_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="377" class="1004" name="result_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="2"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_5/12 "/>
</bind>
</comp>

<comp id="383" class="1004" name="i_1_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/16 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_7_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/17 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_9_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="9" slack="0"/>
<pin id="396" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/18 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/23 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_6_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/24 "/>
</bind>
</comp>

<comp id="409" class="1004" name="result_6_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="2"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_6/24 "/>
</bind>
</comp>

<comp id="415" class="1005" name="count_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count "/>
</bind>
</comp>

<comp id="422" class="1005" name="iterations_read_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iterations_read "/>
</bind>
</comp>

<comp id="427" class="1005" name="localFull_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="localFull "/>
</bind>
</comp>

<comp id="433" class="1005" name="localEmpty_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="3"/>
<pin id="435" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="localEmpty "/>
</bind>
</comp>

<comp id="442" class="1005" name="j_1_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="450" class="1005" name="i_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="455" class="1005" name="tmp_1_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="463" class="1005" name="i_3_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_4_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="472" class="1005" name="result_5_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_5 "/>
</bind>
</comp>

<comp id="480" class="1005" name="i_1_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="485" class="1005" name="random_priorities_addr_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="1"/>
<pin id="487" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="random_priorities_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="result_6_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_6 "/>
</bind>
</comp>

<comp id="501" class="1005" name="priorityIn_V_read_4_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="8" slack="1"/>
<pin id="503" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="priorityIn_V_read_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="22" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="56" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="60" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="62" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="66" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="68" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="140"><net_src comp="72" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="145"><net_src comp="62" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="152"><net_src comp="74" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="0" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="76" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="119" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="162"><net_src comp="78" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="167"><net_src comp="80" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="82" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="185" pin="4"/><net_sink comp="112" pin=2"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="197" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="208"><net_src comp="26" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="26" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="220" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="237"><net_src comp="193" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="231" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="242"><net_src comp="239" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="249"><net_src comp="228" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="250"><net_src comp="243" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="255" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="84" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="278"><net_src comp="275" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="285"><net_src comp="228" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="279" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="297"><net_src comp="275" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="298"><net_src comp="291" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="304"><net_src comp="119" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="305" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="316"><net_src comp="141" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="324"><net_src comp="26" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="185" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="185" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="58" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="209" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="58" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="209" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="305" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="220" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="58" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="163" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="216" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="163" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="228" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="255" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="58" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="392"><net_src comp="251" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="397"><net_src comp="176" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="403"><net_src comp="263" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="163" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="163" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="275" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="418"><net_src comp="86" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="421"><net_src comp="415" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="425"><net_src comp="98" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="430"><net_src comp="90" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="436"><net_src comp="94" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="438"><net_src comp="433" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="445"><net_src comp="330" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="453"><net_src comp="336" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="458"><net_src comp="342" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="466"><net_src comp="357" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="471"><net_src comp="367" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="377" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="483"><net_src comp="383" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="488"><net_src comp="169" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="499"><net_src comp="409" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="504"><net_src comp="163" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="267" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {5 18 }
	Port: cmdOut_V | {1 2 3 4 7 9 10 13 15 16 20 22 26 }
	Port: fullOut | {5 }
	Port: finished | {2 }
	Port: currentIteration | {2 }
	Port: total | {2 }
  - Chain level:
	State 1
		stg_60 : 1
	State 2
		tmp : 1
		j_1 : 1
		stg_66 : 2
		stg_67 : 1
		stg_73 : 1
		stg_77 : 1
	State 3
	State 4
		i : 1
		stg_85 : 1
		tmp_1 : 1
	State 5
	State 6
	State 7
	State 8
		count_1 : 1
		stg_104 : 2
	State 9
	State 10
		i_3 : 1
		stg_113 : 1
	State 11
		tmp_4 : 1
		stg_123 : 2
	State 12
		result_5 : 1
	State 13
	State 14
	State 15
	State 16
		i_1 : 1
		stg_141 : 1
	State 17
		random_priorities_addr : 1
		random_priorities_load : 2
	State 18
		tmp_9 : 1
		stg_154 : 2
	State 19
	State 20
	State 21
	State 22
		stg_165 : 1
	State 23
		stg_172 : 1
	State 24
		result_6 : 1
	State 25
	State 26
	State 27
	State 28


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |         j_1_fu_330         |    0    |    32   |
|          |          i_fu_336          |    0    |    32   |
|          |       count_1_fu_346       |    0    |    32   |
|    add   |         i_3_fu_357         |    0    |    32   |
|          |       result_5_fu_377      |    0    |    32   |
|          |         i_1_fu_383         |    0    |    32   |
|          |       result_6_fu_409      |    0    |    32   |
|----------|----------------------------|---------|---------|
|          |         tmp_fu_325         |    0    |    40   |
|   icmp   |        tmp_4_fu_367        |    0    |    40   |
|          |        tmp_2_fu_399        |    0    |    8    |
|----------|----------------------------|---------|---------|
|          | iterations_read_read_fu_98 |    0    |    0    |
|   read   |       grp_read_fu_119      |    0    |    0    |
|          |       grp_read_fu_141      |    0    |    0    |
|          |       grp_read_fu_163      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      grp_write_fu_104      |    0    |    0    |
|          |     stg_67_write_fu_112    |    0    |    0    |
|   write  |     stg_73_write_fu_125    |    0    |    0    |
|          |     stg_75_write_fu_132    |    0    |    0    |
|          |      grp_write_fu_147      |    0    |    0    |
|          |     stg_95_write_fu_154    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        tmp_1_fu_342        |    0    |    0    |
|          |        tmp_9_fu_394        |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        tmp_3_fu_363        |    0    |    0    |
|   zext   |        tmp_5_fu_373        |    0    |    0    |
|          |        tmp_7_fu_389        |    0    |    0    |
|          |        tmp_6_fu_405        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   312   |
|----------|----------------------------|---------|---------|

Memories:
+-----------------+--------+
|                 |  BRAM  |
+-----------------+--------+
|random_priorities|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|         count_reg_415        |   32   |
|          i_1_reg_480         |   32   |
|          i_2_reg_251         |   32   |
|          i_3_reg_463         |   32   |
|           i_reg_450          |   32   |
|    iterations_read_reg_422   |   32   |
|          j_1_reg_442         |   32   |
|           j_reg_181          |   32   |
|         last_reg_263         |    8   |
|      localEmpty_reg_433      |    1   |
|       localFull_reg_427      |    1   |
|      op2_assign_reg_216      |   32   |
|  priorityIn_V_read_4_reg_501 |    8   |
|random_priorities_addr_reg_485|    8   |
|       result_1_reg_228       |   32   |
|       result_2_reg_239       |   32   |
|       result_3_reg_275       |   32   |
|       result_4_reg_287       |   32   |
|       result_5_reg_472       |   32   |
|       result_6_reg_496       |   32   |
|        result_reg_193        |   32   |
|         tmp_1_reg_455        |    8   |
|         tmp_4_reg_468        |    1   |
|      val_assign_reg_205      |   32   |
+------------------------------+--------+
|             Total            |   579  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_104  |  p2  |   3  |   2  |    6   |
|  grp_write_fu_147  |  p2  |   2  |   8  |   16   ||    8    |
|  grp_access_fu_176 |  p0  |   2  |   8  |   16   ||    8    |
|   result_reg_193   |  p0  |   2  |  32  |   64   ||    32   |
| op2_assign_reg_216 |  p0  |   2  |  32  |   64   ||    32   |
|     i_2_reg_251    |  p0  |   2  |  32  |   64   ||    32   |
|    last_reg_263    |  p0  |   2  |   8  |   16   ||    8    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   246  || 10.3175 ||   120   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   312  |
|   Memory  |    1   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   120  |
|  Register |    -   |    -   |   579  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   10   |   579  |   432  |
+-----------+--------+--------+--------+--------+
