{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606385420289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606385420289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 26 18:10:20 2020 " "Processing started: Thu Nov 26 18:10:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606385420289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606385420289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exp3 -c exp3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exp3 -c exp3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606385420290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1606385420443 ""}
{ "Warning" "WSGN_SEARCH_FILE" "exp3.bdf 1 1 " "Using design file exp3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 exp3 " "Found entity 1: exp3" {  } { { "exp3.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385420507 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385420507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "exp3 " "Elaborating entity \"exp3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606385420509 ""}
{ "Warning" "WSGN_SEARCH_FILE" "beatgen.bdf 1 1 " "Using design file beatgen.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 beatGen " "Found entity 1: beatGen" {  } { { "beatgen.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/beatgen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385420526 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385420526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "beatGen beatGen:exp3_beatGen_1 " "Elaborating entity \"beatGen\" for hierarchy \"beatGen:exp3_beatGen_1\"" {  } { { "exp3.bdf" "exp3_beatGen_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 264 1168 1264 392 "exp3_beatGen_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420526 ""}
{ "Warning" "WSGN_SEARCH_FILE" "starter.bdf 1 1 " "Using design file starter.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 starter " "Found entity 1: starter" {  } { { "starter.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/starter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385420532 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385420532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "starter starter:exp3_starter_1 " "Elaborating entity \"starter\" for hierarchy \"starter:exp3_starter_1\"" {  } { { "exp3.bdf" "exp3_starter_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 264 1000 1160 392 "exp3_starter_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420532 ""}
{ "Warning" "WSGN_SEARCH_FILE" "crom.vhd 2 1 " "Using design file crom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crom-SYN " "Found design unit 1: crom-SYN" {  } { { "crom.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/crom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385420860 ""} { "Info" "ISGN_ENTITY_NAME" "1 CROM " "Found entity 1: CROM" {  } { { "crom.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/crom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385420860 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385420860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CROM CROM:exp3_CROM_1 " "Elaborating entity \"CROM\" for hierarchy \"CROM:exp3_CROM_1\"" {  } { { "exp3.bdf" "exp3_CROM_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 752 1144 1360 880 "exp3_CROM_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CROM:exp3_CROM_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\"" {  } { { "crom.vhd" "altsyncram_component" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/crom.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\"" {  } { { "crom.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/crom.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file CROM.mif " "Parameter \"init_file\" = \"CROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420944 ""}  } { { "crom.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/crom.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606385420944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eqb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eqb1 " "Found entity 1: altsyncram_eqb1" {  } { { "db/altsyncram_eqb1.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/altsyncram_eqb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385420989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606385420989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eqb1 CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_eqb1:auto_generated " "Elaborating entity \"altsyncram_eqb1\" for hierarchy \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_eqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/code/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385420990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m8d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m8d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m8d2 " "Found entity 1: altsyncram_m8d2" {  } { { "db/altsyncram_m8d2.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/altsyncram_m8d2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606385421048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m8d2 CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_eqb1:auto_generated\|altsyncram_m8d2:altsyncram1 " "Elaborating entity \"altsyncram_m8d2\" for hierarchy \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_eqb1:auto_generated\|altsyncram_m8d2:altsyncram1\"" {  } { { "db/altsyncram_eqb1.tdf" "altsyncram1" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/altsyncram_eqb1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_eqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_eqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_eqb1.tdf" "mgl_prim2" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/altsyncram_eqb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_eqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_eqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_eqb1.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/altsyncram_eqb1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606385421138 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_eqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_eqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129467725 " "Parameter \"NODE_NAME\" = \"1129467725\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421138 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421138 ""}  } { { "db/altsyncram_eqb1.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/altsyncram_eqb1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606385421138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_eqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"CROM:exp3_CROM_1\|altsyncram:altsyncram_component\|altsyncram_eqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/code/quartus/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421154 ""}
{ "Warning" "WSGN_SEARCH_FILE" "upc.bdf 1 1 " "Using design file upc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 uPC " "Found entity 1: uPC" {  } { { "upc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/upc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421162 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385421162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uPC uPC:exp3_uPC_1 " "Elaborating entity \"uPC\" for hierarchy \"uPC:exp3_uPC_1\"" {  } { { "exp3.bdf" "exp3_uPC_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 752 952 1096 880 "exp3_uPC_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 uPC:exp3_uPC_1\|74161:uPC_74161_1 " "Elaborating entity \"74161\" for hierarchy \"uPC:exp3_uPC_1\|74161:uPC_74161_1\"" {  } { { "upc.bdf" "uPC_74161_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/upc.bdf" { { 240 752 872 424 "uPC_74161_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:exp3_uPC_1\|74161:uPC_74161_1 " "Elaborated megafunction instantiation \"uPC:exp3_uPC_1\|74161:uPC_74161_1\"" {  } { { "upc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/upc.bdf" { { 240 752 872 424 "uPC_74161_1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606385421171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 uPC:exp3_uPC_1\|74161:uPC_74161_1\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"uPC:exp3_uPC_1\|74161:uPC_74161_1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/code/quartus/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421178 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "uPC:exp3_uPC_1\|74161:uPC_74161_1\|f74161:sub uPC:exp3_uPC_1\|74161:uPC_74161_1 " "Elaborated megafunction instantiation \"uPC:exp3_uPC_1\|74161:uPC_74161_1\|f74161:sub\", which is child of megafunction instantiation \"uPC:exp3_uPC_1\|74161:uPC_74161_1\"" {  } { { "74161.tdf" "" { Text "d:/code/quartus/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "upc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/upc.bdf" { { 240 752 872 424 "uPC_74161_1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 uPC:exp3_uPC_1\|74161:uPC_74161_2 " "Elaborating entity \"74161\" for hierarchy \"uPC:exp3_uPC_1\|74161:uPC_74161_2\"" {  } { { "upc.bdf" "uPC_74161_2" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/upc.bdf" { { 440 752 872 624 "uPC_74161_2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "uPC:exp3_uPC_1\|74161:uPC_74161_2 " "Elaborated megafunction instantiation \"uPC:exp3_uPC_1\|74161:uPC_74161_2\"" {  } { { "upc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/upc.bdf" { { 440 752 872 624 "uPC_74161_2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606385421180 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram.vhd 2 1 " "Using design file ram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "ram.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/ram.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421186 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "ram.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/ram.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421186 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385421186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:exp3_RAM_1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:exp3_RAM_1\"" {  } { { "exp3.bdf" "exp3_RAM_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 472 1312 1528 600 "exp3_RAM_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:exp3_RAM_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:exp3_RAM_1\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "altsyncram_component" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/ram.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:exp3_RAM_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:exp3_RAM_1\|altsyncram:altsyncram_component\"" {  } { { "ram.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/ram.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:exp3_RAM_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:exp3_RAM_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file fibonacci.mif " "Parameter \"init_file\" = \"fibonacci.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421223 ""}  } { { "ram.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/ram.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606385421223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d1i1 " "Found entity 1: altsyncram_d1i1" {  } { { "db/altsyncram_d1i1.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/altsyncram_d1i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606385421269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d1i1 RAM:exp3_RAM_1\|altsyncram:altsyncram_component\|altsyncram_d1i1:auto_generated " "Elaborating entity \"altsyncram_d1i1\" for hierarchy \"RAM:exp3_RAM_1\|altsyncram:altsyncram_component\|altsyncram_d1i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/code/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421270 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux21.bdf 1 1 " "Using design file mux21.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "mux21.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/mux21.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421290 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385421290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux21 mux21:exp3_mux21_1 " "Elaborating entity \"mux21\" for hierarchy \"mux21:exp3_mux21_1\"" {  } { { "exp3.bdf" "exp3_mux21_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 448 880 1040 576 "exp3_mux21_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421291 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder24.bdf 1 1 " "Using design file decoder24.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder24 " "Found entity 1: decoder24" {  } { { "decoder24.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/decoder24.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421296 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385421296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder24 decoder24:exp3_decoder24_1 " "Elaborating entity \"decoder24\" for hierarchy \"decoder24:exp3_decoder24_1\"" {  } { { "exp3.bdf" "exp3_decoder24_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 464 648 768 592 "exp3_decoder24_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421297 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pc.bdf 1 1 " "Using design file pc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/pc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421302 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385421302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:exp3_PC_1 " "Elaborating entity \"PC\" for hierarchy \"PC:exp3_PC_1\"" {  } { { "exp3.bdf" "exp3_PC_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1192 1112 1256 1320 "exp3_PC_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 PC:exp3_PC_1\|74161:PC_74161_1 " "Elaborating entity \"74161\" for hierarchy \"PC:exp3_PC_1\|74161:PC_74161_1\"" {  } { { "pc.bdf" "PC_74161_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/pc.bdf" { { 240 752 872 424 "PC_74161_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:exp3_PC_1\|74161:PC_74161_1 " "Elaborated megafunction instantiation \"PC:exp3_PC_1\|74161:PC_74161_1\"" {  } { { "pc.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/pc.bdf" { { 240 752 872 424 "PC_74161_1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606385421304 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg8.bdf 1 1 " "Using design file reg8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/reg8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421311 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385421311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:exp3_reg8_R0 " "Elaborating entity \"reg8\" for hierarchy \"reg8:exp3_reg8_R0\"" {  } { { "exp3.bdf" "exp3_reg8_R0" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 904 1112 1256 1000 "exp3_reg8_R0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 reg8:exp3_reg8_R0\|74273:reg8_74273_1 " "Elaborating entity \"74273\" for hierarchy \"reg8:exp3_reg8_R0\|74273:reg8_74273_1\"" {  } { { "reg8.bdf" "reg8_74273_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/reg8.bdf" { { 208 520 640 400 "reg8_74273_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg8:exp3_reg8_R0\|74273:reg8_74273_1 " "Elaborated megafunction instantiation \"reg8:exp3_reg8_R0\|74273:reg8_74273_1\"" {  } { { "reg8.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/reg8.bdf" { { 208 520 640 400 "reg8_74273_1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606385421319 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.bdf 1 1 " "Using design file alu.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421324 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385421324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:exp3_ALU_1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:exp3_ALU_1\"" {  } { { "exp3.bdf" "exp3_ALU_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/exp3.bdf" { { 1376 1144 1336 1600 "exp3_ALU_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421325 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplier.vhd 2 1 " "Using design file multiplier.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier-SYN " "Found design unit 1: multiplier-SYN" {  } { { "multiplier.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/multiplier.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421333 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier " "Found entity 1: multiplier" {  } { { "multiplier.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/multiplier.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421333 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385421333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplier ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1 " "Elaborating entity \"multiplier\" for hierarchy \"ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\"" {  } { { "alu.bdf" "ALU_multiplier_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/alu.bdf" { { 416 728 904 512 "ALU_multiplier_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.vhd" "lpm_mult_component" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/multiplier.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component\"" {  } { { "multiplier.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/multiplier.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606385421348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 8 " "Parameter \"lpm_widthb\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 16 " "Parameter \"lpm_widthp\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421348 ""}  } { { "multiplier.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/multiplier.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606385421348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p5n " "Found entity 1: mult_p5n" {  } { { "db/mult_p5n.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/mult_p5n.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606385421391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_p5n ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component\|mult_p5n:auto_generated " "Elaborating entity \"mult_p5n\" for hierarchy \"ALU:exp3_ALU_1\|multiplier:ALU_multiplier_1\|lpm_mult:lpm_mult_component\|mult_p5n:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/code/quartus/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421392 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divider.vhd 2 1 " "Using design file divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Found design unit 1: divider-SYN" {  } { { "divider.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/divider.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421401 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421401 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385421401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider ALU:exp3_ALU_1\|divider:ALU_divider_1 " "Elaborating entity \"divider\" for hierarchy \"ALU:exp3_ALU_1\|divider:ALU_divider_1\"" {  } { { "alu.bdf" "ALU_divider_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/alu.bdf" { { 528 728 904 624 "ALU_divider_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "LPM_DIVIDE_component" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/divider.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/divider.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606385421415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 8 " "Parameter \"lpm_widthd\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 8 " "Parameter \"lpm_widthn\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421415 ""}  } { { "divider.vhd" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/divider.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1606385421415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0ip.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0ip.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0ip " "Found entity 1: lpm_divide_0ip" {  } { { "db/lpm_divide_0ip.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/lpm_divide_0ip.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606385421459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_0ip ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated " "Elaborating entity \"lpm_divide_0ip\" for hierarchy \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/code/quartus/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_96h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_96h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_96h " "Found entity 1: sign_div_unsign_96h" {  } { { "db/sign_div_unsign_96h.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/sign_div_unsign_96h.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606385421467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_96h ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider " "Elaborating entity \"sign_div_unsign_96h\" for hierarchy \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider\"" {  } { { "db/lpm_divide_0ip.tdf" "divider" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/lpm_divide_0ip.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606385421477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_i4f ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider\|alt_u_div_i4f:divider " "Elaborating entity \"alt_u_div_i4f\" for hierarchy \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider\|alt_u_div_i4f:divider\"" {  } { { "db/sign_div_unsign_96h.tdf" "divider" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/sign_div_unsign_96h.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606385421522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider\|alt_u_div_i4f:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider\|alt_u_div_i4f:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_0" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/alt_u_div_i4f.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606385421565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider\|alt_u_div_i4f:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"ALU:exp3_ALU_1\|divider:ALU_divider_1\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_0ip:auto_generated\|sign_div_unsign_96h:divider\|alt_u_div_i4f:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_i4f.tdf" "add_sub_1" { Text "D:/2020/2020FallSeason/design/cpu-course-design/ex3/db/alt_u_div_i4f.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421565 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux31.bdf 1 1 " "Using design file mux31.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux31 " "Found entity 1: mux31" {  } { { "mux31.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/mux31.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385421573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux31 ALU:exp3_ALU_1\|mux31:ALU_mux31_1 " "Elaborating entity \"mux31\" for hierarchy \"ALU:exp3_ALU_1\|mux31:ALU_mux31_1\"" {  } { { "alu.bdf" "ALU_mux31_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/alu.bdf" { { 440 1056 1216 600 "ALU_mux31_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421574 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.bdf 1 1 " "Using design file adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606385421579 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606385421579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder ALU:exp3_ALU_1\|adder:ALU_adder_1 " "Elaborating entity \"adder\" for hierarchy \"ALU:exp3_ALU_1\|adder:ALU_adder_1\"" {  } { { "alu.bdf" "ALU_adder_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/alu.bdf" { { 280 728 872 408 "ALU_adder_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421580 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "adder.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/adder.bdf" { { 232 536 608 248 "B\[0\]" "" } { 216 560 608 232 "A\[0\]" "" } { 248 560 608 264 "A\[1\]" "" } { 312 560 608 328 "A\[3\]" "" } { 296 536 608 312 "B\[2\]" "" } { 280 560 608 296 "A\[2\]" "" } { 328 536 608 344 "B\[3\]" "" } { 488 536 608 504 "B\[4\]" "" } { 472 560 608 488 "A\[4\]" "" } { 504 560 608 520 "A\[5\]" "" } { 520 536 608 536 "B\[5\]" "" } { 568 560 608 584 "A\[7\]" "" } { 552 536 608 568 "B\[6\]" "" } { 536 560 608 552 "A\[6\]" "" } { 584 536 608 600 "B\[7\]" "" } { 200 384 560 200 "" "" } { 216 384 536 216 "" "" } { 280 536 560 280 "" "" } { 264 560 608 280 "B\[1\]" "" } { 312 536 536 344 "" "" } { 344 536 536 504 "" "" } { 504 536 536 536 "" "" } { 536 536 536 568 "" "" } { 568 536 536 600 "" "" } { 280 560 560 296 "" "" } { 296 560 560 328 "" "" } { 328 560 560 488 "" "" } { 488 560 560 520 "" "" } { 520 560 560 552 "" "" } { 552 560 560 584 "" "" } { 200 560 560 232 "" "" } { 232 560 560 264 "" "" } { 264 560 560 280 "" "" } { 216 536 536 248 "" "" } { 248 536 536 280 "" "" } { 280 536 536 312 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Quartus II" 0 -1 1606385421580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74181 ALU:exp3_ALU_1\|adder:ALU_adder_1\|74181:adder_74181_1 " "Elaborating entity \"74181\" for hierarchy \"ALU:exp3_ALU_1\|adder:ALU_adder_1\|74181:adder_74181_1\"" {  } { { "adder.bdf" "adder_74181_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/adder.bdf" { { 208 608 728 464 "adder_74181_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421587 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:exp3_ALU_1\|adder:ALU_adder_1\|74181:adder_74181_1 " "Elaborated megafunction instantiation \"ALU:exp3_ALU_1\|adder:ALU_adder_1\|74181:adder_74181_1\"" {  } { { "adder.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/adder.bdf" { { 208 608 728 464 "adder_74181_1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606385421588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74182 ALU:exp3_ALU_1\|adder:ALU_adder_1\|74182:adder_74182_1 " "Elaborating entity \"74182\" for hierarchy \"ALU:exp3_ALU_1\|adder:ALU_adder_1\|74182:adder_74182_1\"" {  } { { "adder.bdf" "adder_74182_1" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/adder.bdf" { { 360 840 944 536 "adder_74182_1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606385421594 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:exp3_ALU_1\|adder:ALU_adder_1\|74182:adder_74182_1 " "Elaborated megafunction instantiation \"ALU:exp3_ALU_1\|adder:ALU_adder_1\|74182:adder_74182_1\"" {  } { { "adder.bdf" "" { Schematic "D:/2020/2020FallSeason/design/cpu-course-design/ex3/adder.bdf" { { 360 840 944 536 "adder_74182_1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606385421595 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "46 " "Ignored 46 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "16 " "Ignored 16 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1606385422123 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "30 " "Ignored 30 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1606385422123 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1606385422123 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606385422974 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/code/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/code/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1606385423142 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1606385423143 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/code/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1606385423183 "|exp3|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1606385423183 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606385423244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606385423627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606385423627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "666 " "Implemented 666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606385423716 ""} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606385423716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "541 " "Implemented 541 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606385423716 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1606385423716 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1606385423716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606385423716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606385423748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 26 18:10:23 2020 " "Processing ended: Thu Nov 26 18:10:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606385423748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606385423748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606385423748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606385423748 ""}
