

================================================================
== Vitis HLS Report for 'recvFrame_logic_1'
================================================================
* Date:           Thu Jan 26 11:10:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                        |                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                        Instance                        |                    Module                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_recvFrame_logic_1_Pipeline_1_fu_663                 |recvFrame_logic_1_Pipeline_1                 |       94|       94|  0.940 us|  0.940 us|   94|   94|       no|
        |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2_fu_669  |recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_679  |recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1  |       12|       57|  0.120 us|  0.570 us|   12|   57|       no|
        |grp_write_ddr_1_fu_689                                  |write_ddr_1                                  |      138|      247|  1.380 us|  2.470 us|  138|  247|       no|
        +--------------------------------------------------------+---------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    744|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|    1206|   2142|    0|
|Memory           |        0|    -|      16|     12|    0|
|Multiplexer      |        -|    -|       -|    773|    -|
|Register         |        -|    -|     735|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|    1957|   3671|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |                        Instance                        |                    Module                   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |grp_recvFrame_logic_1_Pipeline_1_fu_663                 |recvFrame_logic_1_Pipeline_1                 |        0|   0|    9|    37|    0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_679  |recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1  |        0|   0|  156|   313|    0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2_fu_669  |recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2  |        0|   0|  208|   438|    0|
    |grp_write_ddr_1_fu_689                                  |write_ddr_1                                  |        0|   1|  833|  1354|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+
    |Total                                                   |                                             |        0|   1| 1206|  2142|    0|
    +--------------------------------------------------------+---------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory   |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |can_frame_U  |recvFrame_logic_1_can_frame_RAM_AUTO_1R1W  |        0|  16|  12|    0|    92|    8|     1|          736|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total        |                                           |        0|  16|  12|    0|    92|    8|     1|          736|
    +-------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add115_fu_1358_p2                 |         +|   0|  0|  15|          15|          14|
    |add_ln168_1_fu_757_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln168_2_fu_723_p2             |         +|   0|  0|  15|          15|          15|
    |add_ln168_fu_729_p2               |         +|   0|  0|  15|          15|          14|
    |add_ln191_1_fu_810_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln191_fu_783_p2               |         +|   0|  0|  15|          15|          14|
    |add_ln214_fu_1347_p2              |         +|   0|  0|   7|           7|           4|
    |add_ln223_1_fu_1500_p2            |         +|   0|  0|   7|           5|           1|
    |add_ln223_fu_1369_p2              |         +|   0|  0|   6|           6|           2|
    |add_ln253_fu_1441_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln257_fu_1429_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln261_fu_1417_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln265_fu_1405_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln269_fu_1453_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln280_fu_1469_p2              |         +|   0|  0|  32|          32|           1|
    |add_ln283_fu_1482_p2              |         +|   0|  0|  32|          32|           8|
    |id_can_fu_915_p2                  |         +|   0|  0|   7|           5|           4|
    |and_ln28_fu_1069_p2               |       and|   0|  0|   1|           1|           1|
    |ap_predicate_op213_call_state15   |       and|   0|  0|   1|           1|           1|
    |icmp_ln223_fu_1363_p2             |      icmp|   0|  0|   3|           7|           1|
    |icmp_ln28_fu_1064_p2              |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_10_fu_1217_p2           |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_11_fu_1223_p2           |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_12_fu_1229_p2           |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_13_fu_1235_p2           |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_14_fu_1241_p2           |      icmp|   0|  0|  12|          32|          30|
    |icmp_ln32_1_fu_1093_p2            |      icmp|   0|  0|  12|          32|          30|
    |icmp_ln32_2_fu_1099_p2            |      icmp|   0|  0|  12|          32|          30|
    |icmp_ln32_3_fu_1131_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_4_fu_1137_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_5_fu_1165_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_6_fu_1171_p2            |      icmp|   0|  0|  12|          32|          31|
    |icmp_ln32_7_fu_1199_p2            |      icmp|   0|  0|  12|          32|          33|
    |icmp_ln32_8_fu_1205_p2            |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_9_fu_1211_p2            |      icmp|   0|  0|  12|          32|          32|
    |icmp_ln32_fu_1083_p2              |      icmp|   0|  0|  12|          32|          29|
    |ap_block_state15_on_subcall_done  |        or|   0|  0|   1|           1|           1|
    |empty_92_fu_1326_p2               |        or|   0|  0|   1|           1|           1|
    |m_axi_can_addr_WDATA              |        or|   0|  0|  32|          32|           8|
    |or_ln32_1_fu_1151_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_2_fu_1185_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_3_fu_1257_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_4_fu_1280_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_5_fu_1303_p2              |        or|   0|  0|   1|           1|           1|
    |or_ln32_fu_1113_p2                |        or|   0|  0|   1|           1|           1|
    |FrameID_1_fu_984_p3               |    select|   0|  0|  29|           1|          29|
    |NofBytes_fu_1330_p3               |    select|   0|  0|   7|           1|           7|
    |empty_fu_1319_p3                  |    select|   0|  0|   8|           1|           8|
    |select_ln176_fu_979_p3            |    select|   0|  0|   2|           1|           1|
    |select_ln28_fu_1075_p3            |    select|   0|  0|  33|           1|          33|
    |select_ln32_10_fu_1296_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln32_11_fu_1307_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln32_1_fu_1119_p3          |    select|   0|  0|   2|           1|           2|
    |select_ln32_2_fu_1143_p3          |    select|   0|  0|   4|           1|           3|
    |select_ln32_3_fu_1157_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln32_4_fu_1177_p3          |    select|   0|  0|   3|           1|           2|
    |select_ln32_5_fu_1191_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln32_6_fu_1250_p3          |    select|   0|  0|   5|           1|           4|
    |select_ln32_7_fu_1261_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln32_8_fu_1273_p3          |    select|   0|  0|   6|           1|           5|
    |select_ln32_9_fu_1284_p3          |    select|   0|  0|   5|           1|           5|
    |select_ln32_fu_1105_p3            |    select|   0|  0|   3|           1|           2|
    |xor_ln28_fu_1059_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 744|         950|         789|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  145|         32|    1|         32|
    |can_addr_blk_n_AR               |    9|          2|    1|          2|
    |can_addr_blk_n_AW               |    9|          2|    1|          2|
    |can_addr_blk_n_B                |    9|          2|    1|          2|
    |can_addr_blk_n_R                |    9|          2|    1|          2|
    |can_addr_blk_n_W                |    9|          2|    1|          2|
    |can_frame_address0              |   61|         15|    7|        105|
    |can_frame_address1              |   53|         13|    7|         91|
    |can_frame_ce0                   |   25|          6|    1|          6|
    |can_frame_ce1                   |   17|          4|    1|          4|
    |can_frame_d0                    |   57|         14|    8|        112|
    |can_frame_d1                    |   49|         12|    8|         96|
    |can_frame_we0                   |   21|          5|    1|          5|
    |can_frame_we1                   |   17|          4|    1|          4|
    |counter_can_0_loc_0_reg_583     |    9|          2|   32|         64|
    |counter_can_1_loc_0_reg_599     |    9|          2|   32|         64|
    |counter_can_2_loc_0_reg_615     |    9|          2|   32|         64|
    |counter_can_3_loc_0_reg_631     |    9|          2|   32|         64|
    |counter_droped_1_loc_0_reg_647  |    9|          2|   32|         64|
    |m_axi_can_addr_ARADDR           |   25|          6|   32|        192|
    |m_axi_can_addr_ARBURST          |   13|          3|    2|          6|
    |m_axi_can_addr_ARCACHE          |   13|          3|    4|         12|
    |m_axi_can_addr_ARID             |   13|          3|    1|          3|
    |m_axi_can_addr_ARLEN            |   17|          4|   32|        128|
    |m_axi_can_addr_ARLOCK           |   13|          3|    2|          6|
    |m_axi_can_addr_ARPROT           |   13|          3|    3|          9|
    |m_axi_can_addr_ARQOS            |   13|          3|    4|         12|
    |m_axi_can_addr_ARREGION         |   13|          3|    4|         12|
    |m_axi_can_addr_ARSIZE           |   13|          3|    3|          9|
    |m_axi_can_addr_ARUSER           |   13|          3|    1|          3|
    |m_axi_can_addr_ARVALID          |   17|          4|    1|          4|
    |m_axi_can_addr_RREADY           |   17|          4|    1|          4|
    |m_axi_ps_ddr_ARVALID            |    9|          2|    1|          2|
    |m_axi_ps_ddr_AWVALID            |    9|          2|    1|          2|
    |m_axi_ps_ddr_BREADY             |    9|          2|    1|          2|
    |m_axi_ps_ddr_RREADY             |    9|          2|    1|          2|
    |m_axi_ps_ddr_WVALID             |    9|          2|    1|          2|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  773|        180|  295|       1195|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |                                 Name                                | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |NofBytes_reg_1706                                                    |   7|   0|    7|          0|
    |add115_reg_1711                                                      |  12|   0|   15|          3|
    |add_ln168_2_reg_1531                                                 |  12|   0|   15|          3|
    |add_ln223_1_reg_1796                                                 |   5|   0|    5|          0|
    |ap_CS_fsm                                                            |  31|   0|   31|          0|
    |can_addr_addr_2_read_reg_1808                                        |  32|   0|   32|          0|
    |can_addr_addr_2_reg_1801                                             |  32|   0|   32|          0|
    |counter_can_0                                                        |  32|   0|   32|          0|
    |counter_can_0_loc_0_reg_583                                          |  32|   0|   32|          0|
    |counter_can_1                                                        |  32|   0|   32|          0|
    |counter_can_1_loc_0_reg_599                                          |  32|   0|   32|          0|
    |counter_can_2                                                        |  32|   0|   32|          0|
    |counter_can_2_loc_0_reg_615                                          |  32|   0|   32|          0|
    |counter_can_3                                                        |  32|   0|   32|          0|
    |counter_can_3_loc_0_reg_631                                          |  32|   0|   32|          0|
    |counter_droped                                                       |  32|   0|   32|          0|
    |counter_droped_1_loc_0_reg_647                                       |  32|   0|   32|          0|
    |frameDLC_reg_1641                                                    |  32|   0|   32|          0|
    |grp_recvFrame_logic_1_Pipeline_1_fu_663_ap_start_reg                 |   1|   0|    1|          0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_679_ap_start_reg  |   1|   0|    1|          0|
    |grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2_fu_669_ap_start_reg  |   1|   0|    1|          0|
    |grp_write_ddr_1_fu_689_ap_start_reg                                  |   1|   0|    1|          0|
    |icmp_ln223_reg_1717                                                  |   1|   0|    1|          0|
    |icmp_ln32_10_reg_1673                                                |   1|   0|    1|          0|
    |icmp_ln32_11_reg_1679                                                |   1|   0|    1|          0|
    |icmp_ln32_12_reg_1684                                                |   1|   0|    1|          0|
    |icmp_ln32_13_reg_1690                                                |   1|   0|    1|          0|
    |icmp_ln32_14_reg_1695                                                |   1|   0|    1|          0|
    |icmp_ln32_7_reg_1657                                                 |   1|   0|    1|          0|
    |icmp_ln32_8_reg_1662                                                 |   1|   0|    1|          0|
    |icmp_ln32_9_reg_1668                                                 |   1|   0|    1|          0|
    |internal_can_counter                                                 |  32|   0|   32|          0|
    |select_ln32_5_reg_1652                                               |   3|   0|    3|          0|
    |tmp_2_reg_1598                                                       |   1|   0|    1|          0|
    |tmp_3_reg_1621                                                       |   5|   0|    5|          0|
    |tmp_6_reg_1611                                                       |   1|   0|    1|          0|
    |tmp_7_reg_1647                                                       |   1|   0|    1|          0|
    |trunc_ln11_reg_1553                                                  |   8|   0|    8|          0|
    |trunc_ln12_reg_1558                                                  |   8|   0|    8|          0|
    |trunc_ln13_reg_1563                                                  |   8|   0|    8|          0|
    |trunc_ln14_reg_1568                                                  |   8|   0|    8|          0|
    |trunc_ln15_reg_1573                                                  |   8|   0|    8|          0|
    |trunc_ln164_reg_1593                                                 |   1|   0|    1|          0|
    |trunc_ln168_1_reg_1537                                               |  30|   0|   30|          0|
    |trunc_ln16_reg_1721                                                  |   4|   0|    4|          0|
    |trunc_ln176_1_reg_1605                                               |  11|   0|   11|          0|
    |trunc_ln179_2_reg_1616                                               |  18|   0|   18|          0|
    |trunc_ln17_reg_1791                                                  |  30|   0|   30|          0|
    |trunc_ln186_reg_1636                                                 |   8|   0|    8|          0|
    |trunc_ln191_1_reg_1548                                               |  30|   0|   30|          0|
    |trunc_ln210_reg_1578                                                 |   8|   0|    8|          0|
    |trunc_ln8_reg_1631                                                   |   8|   0|    8|          0|
    |trunc_ln_reg_1626                                                    |   8|   0|    8|          0|
    +---------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                | 735|   0|  741|          6|
    +---------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  recvFrame_logic.1|  return value|
|m_axi_can_addr_AWVALID   |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWREADY   |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWADDR    |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWID      |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWLEN     |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWSIZE    |  out|    3|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWBURST   |  out|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWLOCK    |  out|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWCACHE   |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWPROT    |  out|    3|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWQOS     |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWREGION  |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_AWUSER    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WVALID    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WREADY    |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WDATA     |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WSTRB     |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WLAST     |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WID       |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_WUSER     |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARVALID   |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARREADY   |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARADDR    |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARID      |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARLEN     |  out|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARSIZE    |  out|    3|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARBURST   |  out|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARLOCK    |  out|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARCACHE   |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARPROT    |  out|    3|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARQOS     |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARREGION  |  out|    4|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_ARUSER    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RVALID    |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RREADY    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RDATA     |   in|   32|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RLAST     |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RID       |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RFIFONUM  |   in|    9|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RUSER     |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_RRESP     |   in|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BVALID    |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BREADY    |  out|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BRESP     |   in|    2|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BID       |   in|    1|       m_axi|           can_addr|       pointer|
|m_axi_can_addr_BUSER     |   in|    1|       m_axi|           can_addr|       pointer|
|canbase                  |   in|   32|     ap_none|            canbase|        scalar|
|m_axi_ps_ddr_AWVALID     |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWREADY     |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWADDR      |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWID        |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWLEN       |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWSIZE      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWBURST     |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWLOCK      |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWCACHE     |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWPROT      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWQOS       |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWREGION    |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_AWUSER      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WVALID      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WREADY      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WDATA       |  out|    8|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WSTRB       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WLAST       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WID         |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_WUSER       |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARVALID     |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARREADY     |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARADDR      |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARID        |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARLEN       |  out|   32|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARSIZE      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARBURST     |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARLOCK      |  out|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARCACHE     |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARPROT      |  out|    3|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARQOS       |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARREGION    |  out|    4|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_ARUSER      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RVALID      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RREADY      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RDATA       |   in|    8|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RLAST       |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RID         |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RFIFONUM    |   in|   11|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RUSER       |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_RRESP       |   in|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BVALID      |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BREADY      |  out|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BRESP       |   in|    2|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BID         |   in|    1|       m_axi|             ps_ddr|       pointer|
|m_axi_ps_ddr_BUSER       |   in|    1|       m_axi|             ps_ddr|       pointer|
|ddr                      |   in|   32|     ap_none|                ddr|        scalar|
|readIndex                |   in|    8|     ap_none|          readIndex|        scalar|
|EN                       |   in|    4|     ap_none|                 EN|        scalar|
|timestamp                |   in|   64|     ap_none|          timestamp|        scalar|
|can_0_received           |  out|   32|      ap_vld|     can_0_received|       pointer|
|can_0_received_ap_vld    |  out|    1|      ap_vld|     can_0_received|       pointer|
|can_1_received           |  out|   32|      ap_vld|     can_1_received|       pointer|
|can_1_received_ap_vld    |  out|    1|      ap_vld|     can_1_received|       pointer|
|can_2_received           |  out|   32|      ap_vld|     can_2_received|       pointer|
|can_2_received_ap_vld    |  out|    1|      ap_vld|     can_2_received|       pointer|
|can_3_received           |  out|   32|      ap_vld|     can_3_received|       pointer|
|can_3_received_ap_vld    |  out|    1|      ap_vld|     can_3_received|       pointer|
|can_dropped              |  out|   32|      ap_vld|        can_dropped|       pointer|
|can_dropped_ap_vld       |  out|    1|      ap_vld|        can_dropped|       pointer|
|received_can             |  out|   32|      ap_vld|       received_can|       pointer|
|received_can_ap_vld      |  out|    1|      ap_vld|       received_can|       pointer|
+-------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 15 16 
14 --> 15 
15 --> 17 
16 --> 15 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.96>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%readIndex_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %readIndex"   --->   Operation 32 'read' 'readIndex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%canbase_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %canbase"   --->   Operation 33 'read' 'canbase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.75ns)   --->   "%can_frame = alloca i32 1" [can.c:166]   --->   Operation 34 'alloca' 'can_frame' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_1 : Operation 35 [2/2] (0.00ns)   --->   "%call_ln0 = call void @recvFrame_logic.1_Pipeline_1, i8 %can_frame"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %readIndex_read, i6 0" [can.c:168]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i14 %shl_ln" [can.c:168]   --->   Operation 37 'zext' 'zext_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln168_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %readIndex_read, i3 0" [can.c:168]   --->   Operation 38 'bitconcatenate' 'shl_ln168_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i11 %shl_ln168_1" [can.c:168]   --->   Operation 39 'zext' 'zext_ln168_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.52ns)   --->   "%add_ln168_2 = add i15 %zext_ln168, i15 %zext_ln168_1" [can.c:168]   --->   Operation 40 'add' 'add_ln168_2' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.53ns)   --->   "%add_ln168 = add i15 %add_ln168_2, i15 8448" [can.c:168]   --->   Operation 41 'add' 'add_ln168' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln168, i32 2, i32 14" [can.c:168]   --->   Operation 42 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln168_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp, i2 0" [can.c:168]   --->   Operation 43 'bitconcatenate' 'shl_ln168_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln168_2 = zext i15 %shl_ln168_2" [can.c:168]   --->   Operation 44 'zext' 'zext_ln168_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.89ns)   --->   "%add_ln168_1 = add i32 %zext_ln168_2, i32 %canbase_read" [can.c:168]   --->   Operation 45 'add' 'add_ln168_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln168_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln168_1, i32 2, i32 31" [can.c:168]   --->   Operation 46 'partselect' 'trunc_ln168_1' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @recvFrame_logic.1_Pipeline_1, i8 %can_frame"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln168 = sext i30 %trunc_ln168_1" [can.c:168]   --->   Operation 48 'sext' 'sext_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%can_addr_addr = getelementptr i32 %can_addr, i32 %sext_ln168" [can.c:168]   --->   Operation 49 'getelementptr' 'can_addr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [7/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:168]   --->   Operation 50 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp"   --->   Operation 51 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [6/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:168]   --->   Operation 52 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 53 [1/1] (1.53ns)   --->   "%add_ln191 = add i15 %add_ln168_2, i15 8452" [can.c:191]   --->   Operation 53 'add' 'add_ln191' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln191, i32 2, i32 14" [can.c:191]   --->   Operation 54 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %tmp_4, i2 0" [can.c:191]   --->   Operation 55 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i15 %shl_ln1" [can.c:191]   --->   Operation 56 'zext' 'zext_ln191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.89ns)   --->   "%add_ln191_1 = add i32 %zext_ln191, i32 %canbase_read" [can.c:191]   --->   Operation 57 'add' 'add_ln191_1' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln191_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln191_1, i32 2, i32 31" [can.c:191]   --->   Operation 58 'partselect' 'trunc_ln191_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 56, i32 63" [can.c:203]   --->   Operation 59 'partselect' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%can_frame_addr_7 = getelementptr i8 %can_frame, i32 0, i32 0" [can.c:203]   --->   Operation 60 'getelementptr' 'can_frame_addr_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.75ns)   --->   "%store_ln203 = store i8 %trunc_ln9, i7 %can_frame_addr_7" [can.c:203]   --->   Operation 61 'store' 'store_ln203' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 48, i32 55" [can.c:204]   --->   Operation 62 'partselect' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%can_frame_addr_8 = getelementptr i8 %can_frame, i32 0, i32 1" [can.c:204]   --->   Operation 63 'getelementptr' 'can_frame_addr_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.75ns)   --->   "%store_ln204 = store i8 %trunc_ln10, i7 %can_frame_addr_8" [can.c:204]   --->   Operation 64 'store' 'store_ln204' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 40, i32 47" [can.c:205]   --->   Operation 65 'partselect' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 32, i32 39" [can.c:206]   --->   Operation 66 'partselect' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 24, i32 31" [can.c:207]   --->   Operation 67 'partselect' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 16, i32 23" [can.c:208]   --->   Operation 68 'partselect' 'trunc_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln15 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %timestamp_read, i32 8, i32 15" [can.c:209]   --->   Operation 69 'partselect' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i64 %timestamp_read" [can.c:210]   --->   Operation 70 'trunc' 'trunc_ln210' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 71 [5/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:168]   --->   Operation 71 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i30 %trunc_ln191_1" [can.c:191]   --->   Operation 72 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%can_addr_addr_1 = getelementptr i32 %can_addr, i32 %sext_ln191" [can.c:191]   --->   Operation 73 'getelementptr' 'can_addr_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [7/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [can.c:191]   --->   Operation 74 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%can_frame_addr_9 = getelementptr i8 %can_frame, i32 0, i32 2" [can.c:205]   --->   Operation 75 'getelementptr' 'can_frame_addr_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (1.75ns)   --->   "%store_ln205 = store i8 %trunc_ln11, i7 %can_frame_addr_9" [can.c:205]   --->   Operation 76 'store' 'store_ln205' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%can_frame_addr_10 = getelementptr i8 %can_frame, i32 0, i32 3" [can.c:206]   --->   Operation 77 'getelementptr' 'can_frame_addr_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (1.75ns)   --->   "%store_ln206 = store i8 %trunc_ln12, i7 %can_frame_addr_10" [can.c:206]   --->   Operation 78 'store' 'store_ln206' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 79 [4/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:168]   --->   Operation 79 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 80 [6/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [can.c:191]   --->   Operation 80 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%can_frame_addr_11 = getelementptr i8 %can_frame, i32 0, i32 4" [can.c:207]   --->   Operation 81 'getelementptr' 'can_frame_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.75ns)   --->   "%store_ln207 = store i8 %trunc_ln13, i7 %can_frame_addr_11" [can.c:207]   --->   Operation 82 'store' 'store_ln207' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%can_frame_addr_12 = getelementptr i8 %can_frame, i32 0, i32 5" [can.c:208]   --->   Operation 83 'getelementptr' 'can_frame_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.75ns)   --->   "%store_ln208 = store i8 %trunc_ln14, i7 %can_frame_addr_12" [can.c:208]   --->   Operation 84 'store' 'store_ln208' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 85 [3/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:168]   --->   Operation 85 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 86 [5/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [can.c:191]   --->   Operation 86 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%can_frame_addr_13 = getelementptr i8 %can_frame, i32 0, i32 6" [can.c:209]   --->   Operation 87 'getelementptr' 'can_frame_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.75ns)   --->   "%store_ln209 = store i8 %trunc_ln15, i7 %can_frame_addr_13" [can.c:209]   --->   Operation 88 'store' 'store_ln209' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%can_frame_addr_14 = getelementptr i8 %can_frame, i32 0, i32 7" [can.c:210]   --->   Operation 89 'getelementptr' 'can_frame_addr_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.75ns)   --->   "%store_ln210 = store i8 %trunc_ln210, i7 %can_frame_addr_14" [can.c:210]   --->   Operation 90 'store' 'store_ln210' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 91 [2/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:168]   --->   Operation 91 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 92 [4/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [can.c:191]   --->   Operation 92 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%can_frame_addr_15 = getelementptr i8 %can_frame, i32 0, i32 8" [can.c:211]   --->   Operation 93 'getelementptr' 'can_frame_addr_15' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (1.75ns)   --->   "%store_ln211 = store i8 2, i7 %can_frame_addr_15" [can.c:211]   --->   Operation 94 'store' 'store_ln211' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%EN_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %EN"   --->   Operation 95 'read' 'EN_read' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/7] (7.30ns)   --->   "%orFrameID_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr, i32 1" [can.c:168]   --->   Operation 96 'readreq' 'orFrameID_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 97 [3/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [can.c:191]   --->   Operation 97 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i4 %EN_read" [can.c:197]   --->   Operation 98 'zext' 'zext_ln197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (1.02ns)   --->   "%id_can = add i5 %zext_ln197, i5 8" [can.c:197]   --->   Operation 99 'add' 'id_can' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i5 %id_can" [can.c:197]   --->   Operation 100 'zext' 'zext_ln197_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%can_frame_addr_16 = getelementptr i8 %can_frame, i32 0, i32 9" [can.c:212]   --->   Operation 101 'getelementptr' 'can_frame_addr_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (1.75ns)   --->   "%store_ln212 = store i8 %zext_ln197_1, i7 %can_frame_addr_16" [can.c:212]   --->   Operation 102 'store' 'store_ln212' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%can_frame_addr_17 = getelementptr i8 %can_frame, i32 0, i32 10" [can.c:213]   --->   Operation 103 'getelementptr' 'can_frame_addr_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (1.75ns)   --->   "%store_ln213 = store i8 0, i7 %can_frame_addr_17" [can.c:213]   --->   Operation 104 'store' 'store_ln213' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 105 [1/1] (7.30ns)   --->   "%orFrameID = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr" [can.c:168]   --->   Operation 105 'read' 'orFrameID' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln164 = trunc i32 %orFrameID" [can.c:164]   --->   Operation 106 'trunc' 'trunc_ln164' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %orFrameID, i32 19" [can.c:171]   --->   Operation 107 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln176_1 = partselect i11 @_ssdm_op_PartSelect.i11.i32.i32.i32, i32 %orFrameID, i32 21, i32 31" [can.c:176]   --->   Operation 108 'partselect' 'trunc_ln176_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %orFrameID, i32 20" [can.c:179]   --->   Operation 109 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln179_2 = partselect i18 @_ssdm_op_PartSelect.i18.i32.i32.i32, i32 %orFrameID, i32 1, i32 18" [can.c:179]   --->   Operation 110 'partselect' 'trunc_ln179_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [2/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [can.c:191]   --->   Operation 111 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%can_frame_addr_19 = getelementptr i8 %can_frame, i32 0, i32 18" [can.c:216]   --->   Operation 112 'getelementptr' 'can_frame_addr_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (1.75ns)   --->   "%store_ln216 = store i8 0, i7 %can_frame_addr_19" [can.c:216]   --->   Operation 113 'store' 'store_ln216' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i1 %tmp_2" [can.c:171]   --->   Operation 114 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%can_frame_addr = getelementptr i8 %can_frame, i32 0, i32 16" [can.c:171]   --->   Operation 115 'getelementptr' 'can_frame_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (1.75ns)   --->   "%store_ln171 = store i8 %zext_ln171, i7 %can_frame_addr" [can.c:171]   --->   Operation 116 'store' 'store_ln171' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i11 %trunc_ln176_1" [can.c:176]   --->   Operation 117 'zext' 'zext_ln176' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%can_frame_addr_1 = getelementptr i8 %can_frame, i32 0, i32 17" [can.c:176]   --->   Operation 118 'getelementptr' 'can_frame_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%FrameID = bitconcatenate i29 @_ssdm_op_BitConcatenate.i29.i11.i18, i11 %trunc_ln176_1, i18 %trunc_ln179_2" [can.c:179]   --->   Operation 119 'bitconcatenate' 'FrameID' <Predicate = (tmp_2)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.81ns)   --->   "%select_ln176 = select i1 %tmp_2, i1 %trunc_ln164, i1 %tmp_6" [can.c:176]   --->   Operation 120 'select' 'select_ln176' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.73ns)   --->   "%FrameID_1 = select i1 %tmp_2, i29 %FrameID, i29 %zext_ln176" [can.c:172]   --->   Operation 121 'select' 'FrameID_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln176_1 = zext i1 %select_ln176" [can.c:176]   --->   Operation 122 'zext' 'zext_ln176_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (1.75ns)   --->   "%store_ln176 = store i8 %zext_ln176_1, i7 %can_frame_addr_1" [can.c:176]   --->   Operation 123 'store' 'store_ln176' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i29.i32.i32, i29 %FrameID_1, i32 24, i32 28" [can.c:183]   --->   Operation 124 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %FrameID_1, i32 16, i32 23" [can.c:184]   --->   Operation 125 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i29.i32.i32, i29 %FrameID_1, i32 8, i32 15" [can.c:185]   --->   Operation 126 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i29 %FrameID_1" [can.c:186]   --->   Operation 127 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/7] (7.30ns)   --->   "%frameDLC_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_1, i32 1" [can.c:191]   --->   Operation 128 'readreq' 'frameDLC_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln183 = zext i5 %tmp_3" [can.c:183]   --->   Operation 129 'zext' 'zext_ln183' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%can_frame_addr_3 = getelementptr i8 %can_frame, i32 0, i32 12" [can.c:183]   --->   Operation 130 'getelementptr' 'can_frame_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (1.75ns)   --->   "%store_ln183 = store i8 %zext_ln183, i7 %can_frame_addr_3" [can.c:183]   --->   Operation 131 'store' 'store_ln183' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%can_frame_addr_4 = getelementptr i8 %can_frame, i32 0, i32 13" [can.c:184]   --->   Operation 132 'getelementptr' 'can_frame_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (1.75ns)   --->   "%store_ln184 = store i8 %trunc_ln, i7 %can_frame_addr_4" [can.c:184]   --->   Operation 133 'store' 'store_ln184' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_11 : Operation 134 [1/1] (7.30ns)   --->   "%frameDLC = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr_1" [can.c:191]   --->   Operation 134 'read' 'frameDLC' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %frameDLC, i32 27" [can.c:28]   --->   Operation 135 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.15>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%can_frame_addr_5 = getelementptr i8 %can_frame, i32 0, i32 14" [can.c:185]   --->   Operation 136 'getelementptr' 'can_frame_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (1.75ns)   --->   "%store_ln185 = store i8 %trunc_ln8, i7 %can_frame_addr_5" [can.c:185]   --->   Operation 137 'store' 'store_ln185' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%can_frame_addr_6 = getelementptr i8 %can_frame, i32 0, i32 15" [can.c:186]   --->   Operation 138 'getelementptr' 'can_frame_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (1.75ns)   --->   "%store_ln186 = store i8 %trunc_ln186, i7 %can_frame_addr_6" [can.c:186]   --->   Operation 139 'store' 'store_ln186' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_12 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %frameDLC, i32 28, i32 31" [can.c:196]   --->   Operation 140 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%Dlc_assign = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i4.i28, i4 %tmp_5, i28 0" [can.c:196]   --->   Operation 141 'bitconcatenate' 'Dlc_assign' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%xor_ln28 = xor i1 %tmp_7, i1 1" [can.c:28]   --->   Operation 142 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 143 [1/1] (1.96ns)   --->   "%icmp_ln28 = icmp_ugt  i32 %frameDLC, i32 2415919103" [can.c:28]   --->   Operation 143 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %icmp_ln28, i1 %xor_ln28" [can.c:28]   --->   Operation 144 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 145 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, i32 2147483648, i32 %Dlc_assign" [can.c:28]   --->   Operation 145 'select' 'select_ln28' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 146 [1/1] (1.96ns)   --->   "%icmp_ln32 = icmp_eq  i32 %select_ln28, i32 268435456" [can.c:32]   --->   Operation 146 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%zext_ln32 = zext i1 %icmp_ln32" [can.c:32]   --->   Operation 147 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 148 [1/1] (1.96ns)   --->   "%icmp_ln32_1 = icmp_eq  i32 %select_ln28, i32 536870912" [can.c:32]   --->   Operation 148 'icmp' 'icmp_ln32_1' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 149 [1/1] (1.96ns)   --->   "%icmp_ln32_2 = icmp_eq  i32 %select_ln28, i32 805306368" [can.c:32]   --->   Operation 149 'icmp' 'icmp_ln32_2' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%select_ln32 = select i1 %icmp_ln32_2, i2 3, i2 2" [can.c:32]   --->   Operation 150 'select' 'select_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_1)   --->   "%or_ln32 = or i1 %icmp_ln32_2, i1 %icmp_ln32_1" [can.c:32]   --->   Operation 151 'or' 'or_ln32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 152 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln32_1 = select i1 %or_ln32, i2 %select_ln32, i2 %zext_ln32" [can.c:32]   --->   Operation 152 'select' 'select_ln32_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%zext_ln32_1 = zext i2 %select_ln32_1" [can.c:32]   --->   Operation 153 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (1.96ns)   --->   "%icmp_ln32_3 = icmp_eq  i32 %select_ln28, i32 1073741824" [can.c:32]   --->   Operation 154 'icmp' 'icmp_ln32_3' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 155 [1/1] (1.96ns)   --->   "%icmp_ln32_4 = icmp_eq  i32 %select_ln28, i32 1342177280" [can.c:32]   --->   Operation 155 'icmp' 'icmp_ln32_4' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%select_ln32_2 = select i1 %icmp_ln32_4, i3 5, i3 4" [can.c:32]   --->   Operation 156 'select' 'select_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_3)   --->   "%or_ln32_1 = or i1 %icmp_ln32_4, i1 %icmp_ln32_3" [can.c:32]   --->   Operation 157 'or' 'or_ln32_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 158 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln32_3 = select i1 %or_ln32_1, i3 %select_ln32_2, i3 %zext_ln32_1" [can.c:32]   --->   Operation 158 'select' 'select_ln32_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 159 [1/1] (1.96ns)   --->   "%icmp_ln32_5 = icmp_eq  i32 %select_ln28, i32 1610612736" [can.c:32]   --->   Operation 159 'icmp' 'icmp_ln32_5' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (1.96ns)   --->   "%icmp_ln32_6 = icmp_eq  i32 %select_ln28, i32 1879048192" [can.c:32]   --->   Operation 160 'icmp' 'icmp_ln32_6' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_5)   --->   "%select_ln32_4 = select i1 %icmp_ln32_6, i3 7, i3 6" [can.c:32]   --->   Operation 161 'select' 'select_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_5)   --->   "%or_ln32_2 = or i1 %icmp_ln32_6, i1 %icmp_ln32_5" [can.c:32]   --->   Operation 162 'or' 'or_ln32_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.81ns) (out node of the LUT)   --->   "%select_ln32_5 = select i1 %or_ln32_2, i3 %select_ln32_4, i3 %select_ln32_3" [can.c:32]   --->   Operation 163 'select' 'select_ln32_5' <Predicate = true> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 164 [1/1] (1.96ns)   --->   "%icmp_ln32_7 = icmp_eq  i32 %select_ln28, i32 2147483648" [can.c:32]   --->   Operation 164 'icmp' 'icmp_ln32_7' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 165 [1/1] (1.96ns)   --->   "%icmp_ln32_8 = icmp_eq  i32 %select_ln28, i32 2415919104" [can.c:32]   --->   Operation 165 'icmp' 'icmp_ln32_8' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (1.96ns)   --->   "%icmp_ln32_9 = icmp_eq  i32 %select_ln28, i32 2684354560" [can.c:32]   --->   Operation 166 'icmp' 'icmp_ln32_9' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 167 [1/1] (1.96ns)   --->   "%icmp_ln32_10 = icmp_eq  i32 %select_ln28, i32 2952790016" [can.c:32]   --->   Operation 167 'icmp' 'icmp_ln32_10' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 168 [1/1] (1.96ns)   --->   "%icmp_ln32_11 = icmp_eq  i32 %select_ln28, i32 3221225472" [can.c:32]   --->   Operation 168 'icmp' 'icmp_ln32_11' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (1.96ns)   --->   "%icmp_ln32_12 = icmp_eq  i32 %select_ln28, i32 3489660928" [can.c:32]   --->   Operation 169 'icmp' 'icmp_ln32_12' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (1.96ns)   --->   "%icmp_ln32_13 = icmp_eq  i32 %select_ln28, i32 3758096384" [can.c:32]   --->   Operation 170 'icmp' 'icmp_ln32_13' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 171 [1/1] (1.96ns)   --->   "%icmp_ln32_14 = icmp_eq  i32 %select_ln28, i32 4026531840" [can.c:32]   --->   Operation 171 'icmp' 'icmp_ln32_14' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.66>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%ddr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ddr"   --->   Operation 172 'read' 'ddr_read' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 10, void @empty_2, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 173 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_addr, void @empty_42, i32 0, i32 0, void @empty_43, i32 0, i32 1, void @empty_44, void @empty, void @empty_43, i32 16, i32 16, i32 16, i32 16, void @empty_43, void @empty_43, i32 4294967295, i32 0"   --->   Operation 174 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 175 [1/1] (0.00ns)   --->   "%specreset_ln153 = specreset void @_ssdm_op_SpecReset, i32 %counter_can_0, i64 1, void @empty_43" [can.c:153]   --->   Operation 175 'specreset' 'specreset_ln153' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 176 [1/1] (0.00ns)   --->   "%specreset_ln155 = specreset void @_ssdm_op_SpecReset, i32 %counter_can_1, i64 1, void @empty_43" [can.c:155]   --->   Operation 176 'specreset' 'specreset_ln155' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 177 [1/1] (0.00ns)   --->   "%specreset_ln157 = specreset void @_ssdm_op_SpecReset, i32 %counter_can_2, i64 1, void @empty_43" [can.c:157]   --->   Operation 177 'specreset' 'specreset_ln157' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 178 [1/1] (0.00ns)   --->   "%specreset_ln159 = specreset void @_ssdm_op_SpecReset, i32 %counter_can_3, i64 1, void @empty_43" [can.c:159]   --->   Operation 178 'specreset' 'specreset_ln159' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 179 [1/1] (0.00ns)   --->   "%specreset_ln161 = specreset void @_ssdm_op_SpecReset, i32 %counter_droped, i64 1, void @empty_43" [can.c:161]   --->   Operation 179 'specreset' 'specreset_ln161' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%zext_ln32_2 = zext i3 %select_ln32_5" [can.c:32]   --->   Operation 180 'zext' 'zext_ln32_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%select_ln32_6 = select i1 %icmp_ln32_8, i4 12, i4 8" [can.c:32]   --->   Operation 181 'select' 'select_ln32_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_7)   --->   "%or_ln32_3 = or i1 %icmp_ln32_8, i1 %icmp_ln32_7" [can.c:32]   --->   Operation 182 'or' 'or_ln32_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.83ns) (out node of the LUT)   --->   "%select_ln32_7 = select i1 %or_ln32_3, i4 %select_ln32_6, i4 %zext_ln32_2" [can.c:32]   --->   Operation 183 'select' 'select_ln32_7' <Predicate = true> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%zext_ln32_3 = zext i4 %select_ln32_7" [can.c:32]   --->   Operation 184 'zext' 'zext_ln32_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%select_ln32_8 = select i1 %icmp_ln32_10, i5 20, i5 16" [can.c:32]   --->   Operation 185 'select' 'select_ln32_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_9)   --->   "%or_ln32_4 = or i1 %icmp_ln32_10, i1 %icmp_ln32_9" [can.c:32]   --->   Operation 186 'or' 'or_ln32_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 187 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln32_9 = select i1 %or_ln32_4, i5 %select_ln32_8, i5 %zext_ln32_3" [can.c:32]   --->   Operation 187 'select' 'select_ln32_9' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%zext_ln32_4 = zext i5 %select_ln32_9" [can.c:32]   --->   Operation 188 'zext' 'zext_ln32_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%select_ln32_10 = select i1 %icmp_ln32_12, i6 32, i6 24" [can.c:32]   --->   Operation 189 'select' 'select_ln32_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln32_11)   --->   "%or_ln32_5 = or i1 %icmp_ln32_12, i1 %icmp_ln32_11" [can.c:32]   --->   Operation 190 'or' 'or_ln32_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 191 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln32_11 = select i1 %or_ln32_5, i6 %select_ln32_10, i6 %zext_ln32_4" [can.c:32]   --->   Operation 191 'select' 'select_ln32_11' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%zext_ln32_5 = zext i6 %select_ln32_11" [can.c:32]   --->   Operation 192 'zext' 'zext_ln32_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%empty = select i1 %icmp_ln32_14, i7 64, i7 48" [can.c:32]   --->   Operation 193 'select' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node NofBytes)   --->   "%empty_92 = or i1 %icmp_ln32_14, i1 %icmp_ln32_13" [can.c:32]   --->   Operation 194 'or' 'empty_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 195 [1/1] (0.80ns) (out node of the LUT)   --->   "%NofBytes = select i1 %empty_92, i7 %empty, i7 %zext_ln32_5" [can.c:214]   --->   Operation 195 'select' 'NofBytes' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i7 %NofBytes" [can.c:27]   --->   Operation 196 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i7 %NofBytes" [can.c:214]   --->   Operation 197 'zext' 'zext_ln214' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 198 [1/1] (1.31ns)   --->   "%add_ln214 = add i7 %NofBytes, i7 8" [can.c:214]   --->   Operation 198 'add' 'add_ln214' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i7 %add_ln214" [can.c:214]   --->   Operation 199 'zext' 'zext_ln214_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (0.00ns)   --->   "%can_frame_addr_18 = getelementptr i8 %can_frame, i32 0, i32 11" [can.c:214]   --->   Operation 200 'getelementptr' 'can_frame_addr_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 201 [1/1] (1.75ns)   --->   "%store_ln214 = store i8 %zext_ln214_1, i7 %can_frame_addr_18" [can.c:214]   --->   Operation 201 'store' 'store_ln214' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_13 : Operation 202 [1/1] (0.00ns)   --->   "%can_frame_addr_20 = getelementptr i8 %can_frame, i32 0, i32 19" [can.c:218]   --->   Operation 202 'getelementptr' 'can_frame_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 203 [1/1] (1.75ns)   --->   "%store_ln218 = store i8 %zext_ln214, i7 %can_frame_addr_20" [can.c:218]   --->   Operation 203 'store' 'store_ln218' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 92> <RAM>
ST_13 : Operation 204 [1/1] (1.53ns)   --->   "%add115 = add i15 %add_ln168_2, i15 8456" [can.c:168]   --->   Operation 204 'add' 'add115' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 205 [1/1] (1.06ns)   --->   "%icmp_ln223 = icmp_eq  i7 %NofBytes, i7 0" [can.c:223]   --->   Operation 205 'icmp' 'icmp_ln223' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln220 = br i1 %tmp_7, void %for.inc189.preheader, void %VITIS_LOOP_223_1" [can.c:220]   --->   Operation 206 'br' 'br_ln220' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln223 = br i1 %icmp_ln223, void %for.body.lr.ph, void %for.end" [can.c:223]   --->   Operation 207 'br' 'br_ln223' <Predicate = (tmp_7)> <Delay = 0.00>
ST_13 : Operation 208 [1/1] (1.28ns)   --->   "%add_ln223 = add i6 %trunc_ln27, i6 63" [can.c:223]   --->   Operation 208 'add' 'add_ln223' <Predicate = (tmp_7 & !icmp_ln223)> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln16 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln223, i32 2, i32 5" [can.c:223]   --->   Operation 209 'partselect' 'trunc_ln16' <Predicate = (tmp_7 & !icmp_ln223)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 3.26>
ST_14 : Operation 210 [2/2] (3.26ns)   --->   "%call_ln214 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_238_2, i7 %NofBytes, i15 %add115, i32 %canbase_read, i32 %can_addr, i8 %can_frame" [can.c:214]   --->   Operation 210 'call' 'call_ln214' <Predicate = true> <Delay = 3.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.89>
ST_15 : Operation 211 [1/2] (0.00ns)   --->   "%call_ln214 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_238_2, i7 %NofBytes, i15 %add115, i32 %canbase_read, i32 %can_addr, i8 %can_frame" [can.c:214]   --->   Operation 211 'call' 'call_ln214' <Predicate = (!tmp_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end192"   --->   Operation 212 'br' 'br_ln0' <Predicate = (!tmp_7)> <Delay = 0.00>
ST_15 : Operation 213 [1/2] (0.00ns)   --->   "%call_ln223 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1, i5 %add_ln223_1, i32 %canbase_read, i15 %add115, i32 %can_addr, i8 %can_frame" [can.c:223]   --->   Operation 213 'call' 'call_ln223' <Predicate = (tmp_7 & !icmp_ln223)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end"   --->   Operation 214 'br' 'br_ln0' <Predicate = (tmp_7 & !icmp_ln223)> <Delay = 0.00>
ST_15 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln235 = br void %if.end192" [can.c:235]   --->   Operation 215 'br' 'br_ln235' <Predicate = (tmp_7)> <Delay = 0.00>
ST_15 : Operation 216 [1/1] (0.00ns)   --->   "%counter_can_0_load = load i32 %counter_can_0" [can.c:253]   --->   Operation 216 'load' 'counter_can_0_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 217 [1/1] (0.00ns)   --->   "%counter_can_1_load = load i32 %counter_can_1" [can.c:257]   --->   Operation 217 'load' 'counter_can_1_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 218 [1/1] (0.00ns)   --->   "%counter_can_2_load = load i32 %counter_can_2" [can.c:261]   --->   Operation 218 'load' 'counter_can_2_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 219 [1/1] (0.00ns)   --->   "%counter_can_3_load = load i32 %counter_can_3" [can.c:265]   --->   Operation 219 'load' 'counter_can_3_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 220 [1/1] (0.00ns)   --->   "%counter_droped_load = load i32 %counter_droped" [can.c:269]   --->   Operation 220 'load' 'counter_droped_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 221 [1/1] (0.50ns)   --->   "%switch_ln251 = switch i4 %EN_read, void %sw.default, i4 0, void %sw.bb, i4 1, void %sw.bb196, i4 2, void %sw.bb198, i4 3, void %sw.bb200" [can.c:251]   --->   Operation 221 'switch' 'switch_ln251' <Predicate = true> <Delay = 0.50>
ST_15 : Operation 222 [1/1] (1.89ns)   --->   "%add_ln265 = add i32 %counter_can_3_load, i32 1" [can.c:265]   --->   Operation 222 'add' 'add_ln265' <Predicate = (EN_read == 3)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln265 = store i32 %add_ln265, i32 %counter_can_3" [can.c:265]   --->   Operation 223 'store' 'store_ln265' <Predicate = (EN_read == 3)> <Delay = 0.00>
ST_15 : Operation 224 [1/1] (1.29ns)   --->   "%br_ln267 = br void %sw.epilog" [can.c:267]   --->   Operation 224 'br' 'br_ln267' <Predicate = (EN_read == 3)> <Delay = 1.29>
ST_15 : Operation 225 [1/1] (1.89ns)   --->   "%add_ln261 = add i32 %counter_can_2_load, i32 1" [can.c:261]   --->   Operation 225 'add' 'add_ln261' <Predicate = (EN_read == 2)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 226 [1/1] (0.00ns)   --->   "%store_ln261 = store i32 %add_ln261, i32 %counter_can_2" [can.c:261]   --->   Operation 226 'store' 'store_ln261' <Predicate = (EN_read == 2)> <Delay = 0.00>
ST_15 : Operation 227 [1/1] (1.29ns)   --->   "%br_ln263 = br void %sw.epilog" [can.c:263]   --->   Operation 227 'br' 'br_ln263' <Predicate = (EN_read == 2)> <Delay = 1.29>
ST_15 : Operation 228 [1/1] (1.89ns)   --->   "%add_ln257 = add i32 %counter_can_1_load, i32 1" [can.c:257]   --->   Operation 228 'add' 'add_ln257' <Predicate = (EN_read == 1)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln257 = store i32 %add_ln257, i32 %counter_can_1" [can.c:257]   --->   Operation 229 'store' 'store_ln257' <Predicate = (EN_read == 1)> <Delay = 0.00>
ST_15 : Operation 230 [1/1] (1.29ns)   --->   "%br_ln259 = br void %sw.epilog" [can.c:259]   --->   Operation 230 'br' 'br_ln259' <Predicate = (EN_read == 1)> <Delay = 1.29>
ST_15 : Operation 231 [1/1] (1.89ns)   --->   "%add_ln253 = add i32 %counter_can_0_load, i32 1" [can.c:253]   --->   Operation 231 'add' 'add_ln253' <Predicate = (EN_read == 0)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln253 = store i32 %add_ln253, i32 %counter_can_0" [can.c:253]   --->   Operation 232 'store' 'store_ln253' <Predicate = (EN_read == 0)> <Delay = 0.00>
ST_15 : Operation 233 [1/1] (1.29ns)   --->   "%br_ln255 = br void %sw.epilog" [can.c:255]   --->   Operation 233 'br' 'br_ln255' <Predicate = (EN_read == 0)> <Delay = 1.29>
ST_15 : Operation 234 [1/1] (1.89ns)   --->   "%add_ln269 = add i32 %counter_droped_load, i32 1" [can.c:269]   --->   Operation 234 'add' 'add_ln269' <Predicate = (EN_read != 0 & EN_read != 1 & EN_read != 2 & EN_read != 3)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln269 = store i32 %add_ln269, i32 %counter_droped" [can.c:269]   --->   Operation 235 'store' 'store_ln269' <Predicate = (EN_read != 0 & EN_read != 1 & EN_read != 2 & EN_read != 3)> <Delay = 0.00>
ST_15 : Operation 236 [1/1] (1.29ns)   --->   "%br_ln271 = br void %sw.epilog" [can.c:271]   --->   Operation 236 'br' 'br_ln271' <Predicate = (EN_read != 0 & EN_read != 1 & EN_read != 2 & EN_read != 3)> <Delay = 1.29>
ST_15 : Operation 237 [1/1] (0.00ns)   --->   "%internal_can_counter_load = load i32 %internal_can_counter" [can.c:280]   --->   Operation 237 'load' 'internal_can_counter_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 238 [1/1] (1.89ns)   --->   "%add_ln280 = add i32 %internal_can_counter_load, i32 1" [can.c:280]   --->   Operation 238 'add' 'add_ln280' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln280 = store i32 %add_ln280, i32 %internal_can_counter" [can.c:280]   --->   Operation 239 'store' 'store_ln280' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%write_ln281 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %received_can, i32 %add_ln280" [can.c:281]   --->   Operation 240 'write' 'write_ln281' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (1.89ns)   --->   "%add_ln283 = add i32 %canbase_read, i32 232" [can.c:283]   --->   Operation 241 'add' 'add_ln283' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln17 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %add_ln283, i32 2, i32 31" [can.c:283]   --->   Operation 242 'partselect' 'trunc_ln17' <Predicate = true> <Delay = 0.00>

State 16 <SV = 13> <Delay = 4.58>
ST_16 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i4 %trunc_ln16" [can.c:223]   --->   Operation 243 'zext' 'zext_ln223' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 244 [1/1] (0.99ns)   --->   "%add_ln223_1 = add i5 %zext_ln223, i5 1" [can.c:223]   --->   Operation 244 'add' 'add_ln223_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 245 [2/2] (3.58ns)   --->   "%call_ln223 = call void @recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1, i5 %add_ln223_1, i32 %canbase_read, i15 %add115, i32 %can_addr, i8 %can_frame" [can.c:223]   --->   Operation 245 'call' 'call_ln223' <Predicate = true> <Delay = 3.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 7.30>
ST_17 : Operation 246 [1/1] (0.00ns)   --->   "%counter_can_0_loc_0 = phi i32 %counter_can_0_load, void %sw.default, i32 %counter_can_0_load, void %sw.bb200, i32 %counter_can_0_load, void %sw.bb198, i32 %counter_can_0_load, void %sw.bb196, i32 %add_ln253, void %sw.bb" [can.c:253]   --->   Operation 246 'phi' 'counter_can_0_loc_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 247 [1/1] (0.00ns)   --->   "%counter_can_1_loc_0 = phi i32 %counter_can_1_load, void %sw.default, i32 %counter_can_1_load, void %sw.bb200, i32 %counter_can_1_load, void %sw.bb198, i32 %add_ln257, void %sw.bb196, i32 %counter_can_1_load, void %sw.bb" [can.c:257]   --->   Operation 247 'phi' 'counter_can_1_loc_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 248 [1/1] (0.00ns)   --->   "%counter_can_2_loc_0 = phi i32 %counter_can_2_load, void %sw.default, i32 %counter_can_2_load, void %sw.bb200, i32 %add_ln261, void %sw.bb198, i32 %counter_can_2_load, void %sw.bb196, i32 %counter_can_2_load, void %sw.bb" [can.c:261]   --->   Operation 248 'phi' 'counter_can_2_loc_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 249 [1/1] (0.00ns)   --->   "%counter_can_3_loc_0 = phi i32 %counter_can_3_load, void %sw.default, i32 %add_ln265, void %sw.bb200, i32 %counter_can_3_load, void %sw.bb198, i32 %counter_can_3_load, void %sw.bb196, i32 %counter_can_3_load, void %sw.bb" [can.c:265]   --->   Operation 249 'phi' 'counter_can_3_loc_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 250 [1/1] (0.00ns)   --->   "%counter_droped_1_loc_0 = phi i32 %add_ln269, void %sw.default, i32 %counter_droped_load, void %sw.bb200, i32 %counter_droped_load, void %sw.bb198, i32 %counter_droped_load, void %sw.bb196, i32 %counter_droped_load, void %sw.bb" [can.c:269]   --->   Operation 250 'phi' 'counter_droped_1_loc_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 251 [1/1] (0.00ns)   --->   "%write_ln274 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_0_received, i32 %counter_can_0_loc_0" [can.c:274]   --->   Operation 251 'write' 'write_ln274' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 252 [1/1] (0.00ns)   --->   "%write_ln275 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_1_received, i32 %counter_can_1_loc_0" [can.c:275]   --->   Operation 252 'write' 'write_ln275' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 253 [1/1] (0.00ns)   --->   "%write_ln276 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_2_received, i32 %counter_can_2_loc_0" [can.c:276]   --->   Operation 253 'write' 'write_ln276' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%write_ln277 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_3_received, i32 %counter_can_3_loc_0" [can.c:277]   --->   Operation 254 'write' 'write_ln277' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (0.00ns)   --->   "%write_ln278 = write void @_ssdm_op_Write.ap_auto.volatile.i32P0A, i32 %can_dropped, i32 %counter_droped_1_loc_0" [can.c:278]   --->   Operation 255 'write' 'write_ln278' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 256 [2/2] (7.30ns)   --->   "%call_ln282 = call void @write_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %can_frame, i16 %dropped_can_counter" [can.c:282]   --->   Operation 256 'call' 'call_ln282' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln283 = sext i30 %trunc_ln17" [can.c:283]   --->   Operation 257 'sext' 'sext_ln283' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (0.00ns)   --->   "%can_addr_addr_2 = getelementptr i32 %can_addr, i32 %sext_ln283" [can.c:283]   --->   Operation 258 'getelementptr' 'can_addr_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 259 [7/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:283]   --->   Operation 259 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 16> <Delay = 7.30>
ST_18 : Operation 260 [1/2] (0.00ns)   --->   "%call_ln282 = call void @write_ddr.1, i8 %ps_ddr, i32 %ddr_read, i8 %can_frame, i16 %dropped_can_counter" [can.c:282]   --->   Operation 260 'call' 'call_ln282' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 261 [6/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:283]   --->   Operation 261 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 17> <Delay = 7.30>
ST_19 : Operation 262 [5/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:283]   --->   Operation 262 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 18> <Delay = 7.30>
ST_20 : Operation 263 [4/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:283]   --->   Operation 263 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 19> <Delay = 7.30>
ST_21 : Operation 264 [3/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:283]   --->   Operation 264 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 20> <Delay = 7.30>
ST_22 : Operation 265 [2/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:283]   --->   Operation 265 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 21> <Delay = 7.30>
ST_23 : Operation 266 [1/7] (7.30ns)   --->   "%can_addr_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:283]   --->   Operation 266 'readreq' 'can_addr_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 22> <Delay = 7.30>
ST_24 : Operation 267 [1/1] (7.30ns)   --->   "%can_addr_addr_2_read = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %can_addr_addr_2" [can.c:283]   --->   Operation 267 'read' 'can_addr_addr_2_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 23> <Delay = 7.30>
ST_25 : Operation 268 [1/1] (7.30ns)   --->   "%can_addr_addr_4_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %can_addr_addr_2, i32 1" [can.c:285]   --->   Operation 268 'writereq' 'can_addr_addr_4_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 24> <Delay = 7.30>
ST_26 : Operation 269 [1/1] (0.00ns)   --->   "%or_ln284 = or i32 %can_addr_addr_2_read, i32 128" [can.c:284]   --->   Operation 269 'or' 'or_ln284' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 270 [1/1] (7.30ns)   --->   "%write_ln285 = write void @_ssdm_op_Write.m_axi.volatile.i32P1A, i32 %can_addr_addr_2, i32 %or_ln284, i4 15" [can.c:285]   --->   Operation 270 'write' 'write_ln285' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 25> <Delay = 7.30>
ST_27 : Operation 271 [5/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [can.c:285]   --->   Operation 271 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 26> <Delay = 7.30>
ST_28 : Operation 272 [4/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [can.c:285]   --->   Operation 272 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 27> <Delay = 7.30>
ST_29 : Operation 273 [3/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [can.c:285]   --->   Operation 273 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 28> <Delay = 7.30>
ST_30 : Operation 274 [2/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [can.c:285]   --->   Operation 274 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 29> <Delay = 7.30>
ST_31 : Operation 275 [1/5] (7.30ns)   --->   "%can_addr_addr_4_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %can_addr_addr_2" [can.c:285]   --->   Operation 275 'writeresp' 'can_addr_addr_4_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 276 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 276 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ can_addr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ canbase]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ps_ddr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ ddr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ readIndex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ EN]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ timestamp]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ can_0_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_1_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_2_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_3_received]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ can_dropped]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ received_can]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ counter_can_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_can_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_can_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_can_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ counter_droped]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ internal_can_counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ dropped_can_counter]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
readIndex_read            (read          ) [ 00000000000000000000000000000000]
canbase_read              (read          ) [ 00111111111111111000000000000000]
can_frame                 (alloca        ) [ 00111111111111111110000000000000]
shl_ln                    (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln168                (zext          ) [ 00000000000000000000000000000000]
shl_ln168_1               (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln168_1              (zext          ) [ 00000000000000000000000000000000]
add_ln168_2               (add           ) [ 00111111111111000000000000000000]
add_ln168                 (add           ) [ 00000000000000000000000000000000]
tmp                       (partselect    ) [ 00000000000000000000000000000000]
shl_ln168_2               (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln168_2              (zext          ) [ 00000000000000000000000000000000]
add_ln168_1               (add           ) [ 00000000000000000000000000000000]
trunc_ln168_1             (partselect    ) [ 00100000000000000000000000000000]
call_ln0                  (call          ) [ 00000000000000000000000000000000]
sext_ln168                (sext          ) [ 00000000000000000000000000000000]
can_addr_addr             (getelementptr ) [ 00011111110000000000000000000000]
timestamp_read            (read          ) [ 00000000000000000000000000000000]
add_ln191                 (add           ) [ 00000000000000000000000000000000]
tmp_4                     (partselect    ) [ 00000000000000000000000000000000]
shl_ln1                   (bitconcatenate) [ 00000000000000000000000000000000]
zext_ln191                (zext          ) [ 00000000000000000000000000000000]
add_ln191_1               (add           ) [ 00000000000000000000000000000000]
trunc_ln191_1             (partselect    ) [ 00001000000000000000000000000000]
trunc_ln9                 (partselect    ) [ 00000000000000000000000000000000]
can_frame_addr_7          (getelementptr ) [ 00000000000000000000000000000000]
store_ln203               (store         ) [ 00000000000000000000000000000000]
trunc_ln10                (partselect    ) [ 00000000000000000000000000000000]
can_frame_addr_8          (getelementptr ) [ 00000000000000000000000000000000]
store_ln204               (store         ) [ 00000000000000000000000000000000]
trunc_ln11                (partselect    ) [ 00001000000000000000000000000000]
trunc_ln12                (partselect    ) [ 00001000000000000000000000000000]
trunc_ln13                (partselect    ) [ 00001100000000000000000000000000]
trunc_ln14                (partselect    ) [ 00001100000000000000000000000000]
trunc_ln15                (partselect    ) [ 00001110000000000000000000000000]
trunc_ln210               (trunc         ) [ 00001110000000000000000000000000]
sext_ln191                (sext          ) [ 00000000000000000000000000000000]
can_addr_addr_1           (getelementptr ) [ 00000111111100000000000000000000]
can_frame_addr_9          (getelementptr ) [ 00000000000000000000000000000000]
store_ln205               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_10         (getelementptr ) [ 00000000000000000000000000000000]
store_ln206               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_11         (getelementptr ) [ 00000000000000000000000000000000]
store_ln207               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_12         (getelementptr ) [ 00000000000000000000000000000000]
store_ln208               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_13         (getelementptr ) [ 00000000000000000000000000000000]
store_ln209               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_14         (getelementptr ) [ 00000000000000000000000000000000]
store_ln210               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_15         (getelementptr ) [ 00000000000000000000000000000000]
store_ln211               (store         ) [ 00000000000000000000000000000000]
EN_read                   (read          ) [ 00000000011111111000000000000000]
orFrameID_req             (readreq       ) [ 00000000000000000000000000000000]
zext_ln197                (zext          ) [ 00000000000000000000000000000000]
id_can                    (add           ) [ 00000000000000000000000000000000]
zext_ln197_1              (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_16         (getelementptr ) [ 00000000000000000000000000000000]
store_ln212               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_17         (getelementptr ) [ 00000000000000000000000000000000]
store_ln213               (store         ) [ 00000000000000000000000000000000]
orFrameID                 (read          ) [ 00000000000000000000000000000000]
trunc_ln164               (trunc         ) [ 00000000001000000000000000000000]
tmp_2                     (bitselect     ) [ 00000000001000000000000000000000]
trunc_ln176_1             (partselect    ) [ 00000000001000000000000000000000]
tmp_6                     (bitselect     ) [ 00000000001000000000000000000000]
trunc_ln179_2             (partselect    ) [ 00000000001000000000000000000000]
can_frame_addr_19         (getelementptr ) [ 00000000000000000000000000000000]
store_ln216               (store         ) [ 00000000000000000000000000000000]
zext_ln171                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr            (getelementptr ) [ 00000000000000000000000000000000]
store_ln171               (store         ) [ 00000000000000000000000000000000]
zext_ln176                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_1          (getelementptr ) [ 00000000000000000000000000000000]
FrameID                   (bitconcatenate) [ 00000000000000000000000000000000]
select_ln176              (select        ) [ 00000000000000000000000000000000]
FrameID_1                 (select        ) [ 00000000000000000000000000000000]
zext_ln176_1              (zext          ) [ 00000000000000000000000000000000]
store_ln176               (store         ) [ 00000000000000000000000000000000]
tmp_3                     (partselect    ) [ 00000000000100000000000000000000]
trunc_ln                  (partselect    ) [ 00000000000100000000000000000000]
trunc_ln8                 (partselect    ) [ 00000000000110000000000000000000]
trunc_ln186               (trunc         ) [ 00000000000110000000000000000000]
frameDLC_req              (readreq       ) [ 00000000000000000000000000000000]
zext_ln183                (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_3          (getelementptr ) [ 00000000000000000000000000000000]
store_ln183               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_4          (getelementptr ) [ 00000000000000000000000000000000]
store_ln184               (store         ) [ 00000000000000000000000000000000]
frameDLC                  (read          ) [ 00000000000010000000000000000000]
tmp_7                     (bitselect     ) [ 00000000000011111000000000000000]
can_frame_addr_5          (getelementptr ) [ 00000000000000000000000000000000]
store_ln185               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_6          (getelementptr ) [ 00000000000000000000000000000000]
store_ln186               (store         ) [ 00000000000000000000000000000000]
tmp_5                     (partselect    ) [ 00000000000000000000000000000000]
Dlc_assign                (bitconcatenate) [ 00000000000000000000000000000000]
xor_ln28                  (xor           ) [ 00000000000000000000000000000000]
icmp_ln28                 (icmp          ) [ 00000000000000000000000000000000]
and_ln28                  (and           ) [ 00000000000000000000000000000000]
select_ln28               (select        ) [ 00000000000000000000000000000000]
icmp_ln32                 (icmp          ) [ 00000000000000000000000000000000]
zext_ln32                 (zext          ) [ 00000000000000000000000000000000]
icmp_ln32_1               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_2               (icmp          ) [ 00000000000000000000000000000000]
select_ln32               (select        ) [ 00000000000000000000000000000000]
or_ln32                   (or            ) [ 00000000000000000000000000000000]
select_ln32_1             (select        ) [ 00000000000000000000000000000000]
zext_ln32_1               (zext          ) [ 00000000000000000000000000000000]
icmp_ln32_3               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_4               (icmp          ) [ 00000000000000000000000000000000]
select_ln32_2             (select        ) [ 00000000000000000000000000000000]
or_ln32_1                 (or            ) [ 00000000000000000000000000000000]
select_ln32_3             (select        ) [ 00000000000000000000000000000000]
icmp_ln32_5               (icmp          ) [ 00000000000000000000000000000000]
icmp_ln32_6               (icmp          ) [ 00000000000000000000000000000000]
select_ln32_4             (select        ) [ 00000000000000000000000000000000]
or_ln32_2                 (or            ) [ 00000000000000000000000000000000]
select_ln32_5             (select        ) [ 00000000000001000000000000000000]
icmp_ln32_7               (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_8               (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_9               (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_10              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_11              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_12              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_13              (icmp          ) [ 00000000000001000000000000000000]
icmp_ln32_14              (icmp          ) [ 00000000000001000000000000000000]
ddr_read                  (read          ) [ 00000000000000111110000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000000]
specinterface_ln0         (specinterface ) [ 00000000000000000000000000000000]
specreset_ln153           (specreset     ) [ 00000000000000000000000000000000]
specreset_ln155           (specreset     ) [ 00000000000000000000000000000000]
specreset_ln157           (specreset     ) [ 00000000000000000000000000000000]
specreset_ln159           (specreset     ) [ 00000000000000000000000000000000]
specreset_ln161           (specreset     ) [ 00000000000000000000000000000000]
zext_ln32_2               (zext          ) [ 00000000000000000000000000000000]
select_ln32_6             (select        ) [ 00000000000000000000000000000000]
or_ln32_3                 (or            ) [ 00000000000000000000000000000000]
select_ln32_7             (select        ) [ 00000000000000000000000000000000]
zext_ln32_3               (zext          ) [ 00000000000000000000000000000000]
select_ln32_8             (select        ) [ 00000000000000000000000000000000]
or_ln32_4                 (or            ) [ 00000000000000000000000000000000]
select_ln32_9             (select        ) [ 00000000000000000000000000000000]
zext_ln32_4               (zext          ) [ 00000000000000000000000000000000]
select_ln32_10            (select        ) [ 00000000000000000000000000000000]
or_ln32_5                 (or            ) [ 00000000000000000000000000000000]
select_ln32_11            (select        ) [ 00000000000000000000000000000000]
zext_ln32_5               (zext          ) [ 00000000000000000000000000000000]
empty                     (select        ) [ 00000000000000000000000000000000]
empty_92                  (or            ) [ 00000000000000000000000000000000]
NofBytes                  (select        ) [ 00000000000000111000000000000000]
trunc_ln27                (trunc         ) [ 00000000000000000000000000000000]
zext_ln214                (zext          ) [ 00000000000000000000000000000000]
add_ln214                 (add           ) [ 00000000000000000000000000000000]
zext_ln214_1              (zext          ) [ 00000000000000000000000000000000]
can_frame_addr_18         (getelementptr ) [ 00000000000000000000000000000000]
store_ln214               (store         ) [ 00000000000000000000000000000000]
can_frame_addr_20         (getelementptr ) [ 00000000000000000000000000000000]
store_ln218               (store         ) [ 00000000000000000000000000000000]
add115                    (add           ) [ 00000000000000111000000000000000]
icmp_ln223                (icmp          ) [ 00000000000001111000000000000000]
br_ln220                  (br            ) [ 00000000000000000000000000000000]
br_ln223                  (br            ) [ 00000000000000000000000000000000]
add_ln223                 (add           ) [ 00000000000000000000000000000000]
trunc_ln16                (partselect    ) [ 00000000000000001000000000000000]
call_ln214                (call          ) [ 00000000000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000000000]
call_ln223                (call          ) [ 00000000000000000000000000000000]
br_ln0                    (br            ) [ 00000000000000000000000000000000]
br_ln235                  (br            ) [ 00000000000000000000000000000000]
counter_can_0_load        (load          ) [ 00000000000000010100000000000000]
counter_can_1_load        (load          ) [ 00000000000000010100000000000000]
counter_can_2_load        (load          ) [ 00000000000000010100000000000000]
counter_can_3_load        (load          ) [ 00000000000000010100000000000000]
counter_droped_load       (load          ) [ 00000000000000010100000000000000]
switch_ln251              (switch        ) [ 00000000000000000000000000000000]
add_ln265                 (add           ) [ 00000000000000010100000000000000]
store_ln265               (store         ) [ 00000000000000000000000000000000]
br_ln267                  (br            ) [ 00000000000000010100000000000000]
add_ln261                 (add           ) [ 00000000000000010100000000000000]
store_ln261               (store         ) [ 00000000000000000000000000000000]
br_ln263                  (br            ) [ 00000000000000010100000000000000]
add_ln257                 (add           ) [ 00000000000000010100000000000000]
store_ln257               (store         ) [ 00000000000000000000000000000000]
br_ln259                  (br            ) [ 00000000000000010100000000000000]
add_ln253                 (add           ) [ 00000000000000010100000000000000]
store_ln253               (store         ) [ 00000000000000000000000000000000]
br_ln255                  (br            ) [ 00000000000000010100000000000000]
add_ln269                 (add           ) [ 00000000000000010100000000000000]
store_ln269               (store         ) [ 00000000000000000000000000000000]
br_ln271                  (br            ) [ 00000000000000010100000000000000]
internal_can_counter_load (load          ) [ 00000000000000000000000000000000]
add_ln280                 (add           ) [ 00000000000000000000000000000000]
store_ln280               (store         ) [ 00000000000000000000000000000000]
write_ln281               (write         ) [ 00000000000000000000000000000000]
add_ln283                 (add           ) [ 00000000000000000000000000000000]
trunc_ln17                (partselect    ) [ 00000000000000000100000000000000]
zext_ln223                (zext          ) [ 00000000000000000000000000000000]
add_ln223_1               (add           ) [ 00000000000000010000000000000000]
counter_can_0_loc_0       (phi           ) [ 00000000000000000100000000000000]
counter_can_1_loc_0       (phi           ) [ 00000000000000000100000000000000]
counter_can_2_loc_0       (phi           ) [ 00000000000000000100000000000000]
counter_can_3_loc_0       (phi           ) [ 00000000000000000100000000000000]
counter_droped_1_loc_0    (phi           ) [ 00000000000000000100000000000000]
write_ln274               (write         ) [ 00000000000000000000000000000000]
write_ln275               (write         ) [ 00000000000000000000000000000000]
write_ln276               (write         ) [ 00000000000000000000000000000000]
write_ln277               (write         ) [ 00000000000000000000000000000000]
write_ln278               (write         ) [ 00000000000000000000000000000000]
sext_ln283                (sext          ) [ 00000000000000000000000000000000]
can_addr_addr_2           (getelementptr ) [ 00000000000000000011111111111111]
call_ln282                (call          ) [ 00000000000000000000000000000000]
can_addr_load_req         (readreq       ) [ 00000000000000000000000000000000]
can_addr_addr_2_read      (read          ) [ 00000000000000000000000001100000]
can_addr_addr_4_req       (writereq      ) [ 00000000000000000000000000000000]
or_ln284                  (or            ) [ 00000000000000000000000000000000]
write_ln285               (write         ) [ 00000000000000000000000000000000]
can_addr_addr_4_resp      (writeresp     ) [ 00000000000000000000000000000000]
ret_ln0                   (ret           ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="can_addr">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_addr"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="canbase">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="canbase"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ps_ddr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps_ddr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ddr">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="readIndex">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readIndex"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="EN">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="EN"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="timestamp">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="timestamp"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="can_0_received">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_0_received"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="can_1_received">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_1_received"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="can_2_received">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_2_received"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="can_3_received">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_3_received"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="can_dropped">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="can_dropped"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="received_can">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="received_can"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="counter_can_0">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_can_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="counter_can_1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_can_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="counter_can_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_can_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="counter_can_3">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_can_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="counter_droped">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_droped"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="internal_can_counter">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="internal_can_counter"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="dropped_can_counter">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dropped_can_counter"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i29.i11.i18"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i4.i28"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_VITIS_LOOP_238_2"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="recvFrame_logic.1_Pipeline_VITIS_LOOP_223_1"/></StgValue>
</bind>
</comp>

<comp id="264" class="1001" name="const_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="266" class="1001" name="const_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="268" class="1001" name="const_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="270" class="1001" name="const_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="272" class="1001" name="const_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="274" class="1001" name="const_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="276" class="1001" name="const_276">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="278" class="1001" name="const_278">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_ddr.1"/></StgValue>
</bind>
</comp>

<comp id="280" class="1001" name="const_280">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="282" class="1001" name="const_282">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="284" class="1001" name="const_284">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="286" class="1001" name="const_286">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="288" class="1001" name="const_288">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="290" class="1004" name="can_frame_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="can_frame/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="readIndex_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="8" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="readIndex_read/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="canbase_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="canbase_read/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_readreq_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="orFrameID_req/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="timestamp_read_read_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="timestamp_read/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_readreq_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="0" index="2" bw="1" slack="0"/>
<pin id="323" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="frameDLC_req/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="EN_read_read_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="4" slack="0"/>
<pin id="328" dir="0" index="1" bw="4" slack="0"/>
<pin id="329" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="EN_read/8 "/>
</bind>
</comp>

<comp id="332" class="1004" name="orFrameID_read_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="7"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="orFrameID/9 "/>
</bind>
</comp>

<comp id="337" class="1004" name="frameDLC_read_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="7"/>
<pin id="340" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frameDLC/11 "/>
</bind>
</comp>

<comp id="342" class="1004" name="ddr_read_read_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_read/13 "/>
</bind>
</comp>

<comp id="348" class="1004" name="write_ln281_write_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="0" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="0"/>
<pin id="351" dir="0" index="2" bw="32" slack="0"/>
<pin id="352" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln281/15 "/>
</bind>
</comp>

<comp id="355" class="1004" name="write_ln274_write_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="0" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="0"/>
<pin id="358" dir="0" index="2" bw="32" slack="0"/>
<pin id="359" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln274/17 "/>
</bind>
</comp>

<comp id="362" class="1004" name="write_ln275_write_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="0" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="32" slack="0"/>
<pin id="366" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln275/17 "/>
</bind>
</comp>

<comp id="369" class="1004" name="write_ln276_write_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="0" slack="0"/>
<pin id="371" dir="0" index="1" bw="32" slack="0"/>
<pin id="372" dir="0" index="2" bw="32" slack="0"/>
<pin id="373" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln276/17 "/>
</bind>
</comp>

<comp id="376" class="1004" name="write_ln277_write_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="0" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="32" slack="0"/>
<pin id="380" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln277/17 "/>
</bind>
</comp>

<comp id="383" class="1004" name="write_ln278_write_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="0" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="0" index="2" bw="32" slack="0"/>
<pin id="387" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln278/17 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_writeresp_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="can_addr_load_req/17 can_addr_addr_4_req/25 can_addr_addr_4_resp/27 "/>
</bind>
</comp>

<comp id="397" class="1004" name="can_addr_addr_2_read_read_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="7"/>
<pin id="400" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="can_addr_addr_2_read/24 "/>
</bind>
</comp>

<comp id="403" class="1004" name="write_ln285_write_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="0" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="9"/>
<pin id="406" dir="0" index="2" bw="32" slack="0"/>
<pin id="407" dir="0" index="3" bw="1" slack="0"/>
<pin id="408" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln285/26 "/>
</bind>
</comp>

<comp id="412" class="1004" name="can_frame_addr_7_gep_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_7/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="grp_access_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="7" slack="0"/>
<pin id="421" dir="0" index="1" bw="8" slack="0"/>
<pin id="422" dir="0" index="2" bw="0" slack="0"/>
<pin id="424" dir="0" index="4" bw="7" slack="0"/>
<pin id="425" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="426" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="427" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln203/3 store_ln204/3 store_ln205/4 store_ln206/4 store_ln207/5 store_ln208/5 store_ln209/6 store_ln210/6 store_ln211/7 store_ln212/8 store_ln213/8 store_ln216/9 store_ln171/10 store_ln176/10 store_ln183/11 store_ln184/11 store_ln185/12 store_ln186/12 store_ln214/13 store_ln218/13 "/>
</bind>
</comp>

<comp id="429" class="1004" name="can_frame_addr_8_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_8/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="can_frame_addr_9_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="3" slack="0"/>
<pin id="441" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_9/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="can_frame_addr_10_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="3" slack="0"/>
<pin id="449" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_10/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="can_frame_addr_11_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="4" slack="0"/>
<pin id="457" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_11/5 "/>
</bind>
</comp>

<comp id="461" class="1004" name="can_frame_addr_12_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="4" slack="0"/>
<pin id="465" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_12/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="can_frame_addr_13_gep_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="0" index="2" bw="4" slack="0"/>
<pin id="473" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_13/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="can_frame_addr_14_gep_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="4" slack="0"/>
<pin id="481" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_14/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="can_frame_addr_15_gep_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="0" index="2" bw="5" slack="0"/>
<pin id="489" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_15/7 "/>
</bind>
</comp>

<comp id="494" class="1004" name="can_frame_addr_16_gep_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="5" slack="0"/>
<pin id="498" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_16/8 "/>
</bind>
</comp>

<comp id="502" class="1004" name="can_frame_addr_17_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="5" slack="0"/>
<pin id="506" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_17/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="can_frame_addr_19_gep_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="0" index="2" bw="6" slack="0"/>
<pin id="515" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_19/9 "/>
</bind>
</comp>

<comp id="519" class="1004" name="can_frame_addr_gep_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="0" index="2" bw="6" slack="0"/>
<pin id="523" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr/10 "/>
</bind>
</comp>

<comp id="527" class="1004" name="can_frame_addr_1_gep_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="529" dir="0" index="1" bw="1" slack="0"/>
<pin id="530" dir="0" index="2" bw="6" slack="0"/>
<pin id="531" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_1/10 "/>
</bind>
</comp>

<comp id="535" class="1004" name="can_frame_addr_3_gep_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="0" index="2" bw="5" slack="0"/>
<pin id="539" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_3/11 "/>
</bind>
</comp>

<comp id="543" class="1004" name="can_frame_addr_4_gep_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="5" slack="0"/>
<pin id="547" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_4/11 "/>
</bind>
</comp>

<comp id="551" class="1004" name="can_frame_addr_5_gep_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_5/12 "/>
</bind>
</comp>

<comp id="559" class="1004" name="can_frame_addr_6_gep_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="5" slack="0"/>
<pin id="563" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_6/12 "/>
</bind>
</comp>

<comp id="567" class="1004" name="can_frame_addr_18_gep_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="0" index="2" bw="5" slack="0"/>
<pin id="571" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_18/13 "/>
</bind>
</comp>

<comp id="575" class="1004" name="can_frame_addr_20_gep_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="0" index="2" bw="6" slack="0"/>
<pin id="579" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_frame_addr_20/13 "/>
</bind>
</comp>

<comp id="583" class="1005" name="counter_can_0_loc_0_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="585" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_can_0_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="586" class="1004" name="counter_can_0_loc_0_phi_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="589" dir="0" index="2" bw="32" slack="1"/>
<pin id="590" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="591" dir="0" index="4" bw="32" slack="1"/>
<pin id="592" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="593" dir="0" index="6" bw="32" slack="1"/>
<pin id="594" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="8" bw="32" slack="1"/>
<pin id="596" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="597" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_can_0_loc_0/17 "/>
</bind>
</comp>

<comp id="599" class="1005" name="counter_can_1_loc_0_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="601" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_can_1_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="602" class="1004" name="counter_can_1_loc_0_phi_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="1"/>
<pin id="604" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="605" dir="0" index="2" bw="32" slack="1"/>
<pin id="606" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="607" dir="0" index="4" bw="32" slack="1"/>
<pin id="608" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="609" dir="0" index="6" bw="32" slack="1"/>
<pin id="610" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="611" dir="0" index="8" bw="32" slack="1"/>
<pin id="612" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="613" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_can_1_loc_0/17 "/>
</bind>
</comp>

<comp id="615" class="1005" name="counter_can_2_loc_0_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="617" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_can_2_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="618" class="1004" name="counter_can_2_loc_0_phi_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="621" dir="0" index="2" bw="32" slack="1"/>
<pin id="622" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="623" dir="0" index="4" bw="32" slack="1"/>
<pin id="624" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="625" dir="0" index="6" bw="32" slack="1"/>
<pin id="626" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="627" dir="0" index="8" bw="32" slack="1"/>
<pin id="628" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="629" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_can_2_loc_0/17 "/>
</bind>
</comp>

<comp id="631" class="1005" name="counter_can_3_loc_0_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="633" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_can_3_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="634" class="1004" name="counter_can_3_loc_0_phi_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="637" dir="0" index="2" bw="32" slack="1"/>
<pin id="638" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="639" dir="0" index="4" bw="32" slack="1"/>
<pin id="640" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="641" dir="0" index="6" bw="32" slack="1"/>
<pin id="642" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="643" dir="0" index="8" bw="32" slack="1"/>
<pin id="644" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="645" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_can_3_loc_0/17 "/>
</bind>
</comp>

<comp id="647" class="1005" name="counter_droped_1_loc_0_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="649" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="counter_droped_1_loc_0 (phireg) "/>
</bind>
</comp>

<comp id="650" class="1004" name="counter_droped_1_loc_0_phi_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="653" dir="0" index="2" bw="32" slack="1"/>
<pin id="654" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="655" dir="0" index="4" bw="32" slack="1"/>
<pin id="656" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="657" dir="0" index="6" bw="32" slack="1"/>
<pin id="658" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="659" dir="0" index="8" bw="32" slack="1"/>
<pin id="660" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="661" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="counter_droped_1_loc_0/17 "/>
</bind>
</comp>

<comp id="663" class="1004" name="grp_recvFrame_logic_1_Pipeline_1_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="0" slack="0"/>
<pin id="665" dir="0" index="1" bw="8" slack="0"/>
<pin id="666" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="669" class="1004" name="grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="0" slack="0"/>
<pin id="671" dir="0" index="1" bw="7" slack="1"/>
<pin id="672" dir="0" index="2" bw="15" slack="1"/>
<pin id="673" dir="0" index="3" bw="32" slack="13"/>
<pin id="674" dir="0" index="4" bw="32" slack="0"/>
<pin id="675" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="676" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln214/14 "/>
</bind>
</comp>

<comp id="679" class="1004" name="grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="0" slack="0"/>
<pin id="681" dir="0" index="1" bw="5" slack="0"/>
<pin id="682" dir="0" index="2" bw="32" slack="13"/>
<pin id="683" dir="0" index="3" bw="15" slack="1"/>
<pin id="684" dir="0" index="4" bw="32" slack="0"/>
<pin id="685" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="686" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln223/16 "/>
</bind>
</comp>

<comp id="689" class="1004" name="grp_write_ddr_1_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="0" slack="0"/>
<pin id="691" dir="0" index="1" bw="8" slack="0"/>
<pin id="692" dir="0" index="2" bw="32" slack="3"/>
<pin id="693" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="694" dir="0" index="4" bw="16" slack="0"/>
<pin id="695" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln282/17 "/>
</bind>
</comp>

<comp id="699" class="1004" name="shl_ln_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="14" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="zext_ln168_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="14" slack="0"/>
<pin id="709" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="shl_ln168_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="11" slack="0"/>
<pin id="713" dir="0" index="1" bw="8" slack="0"/>
<pin id="714" dir="0" index="2" bw="1" slack="0"/>
<pin id="715" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln168_1/1 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln168_1_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="11" slack="0"/>
<pin id="721" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_1/1 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln168_2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="14" slack="0"/>
<pin id="725" dir="0" index="1" bw="11" slack="0"/>
<pin id="726" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168_2/1 "/>
</bind>
</comp>

<comp id="729" class="1004" name="add_ln168_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="15" slack="0"/>
<pin id="731" dir="0" index="1" bw="15" slack="0"/>
<pin id="732" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="tmp_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="13" slack="0"/>
<pin id="737" dir="0" index="1" bw="15" slack="0"/>
<pin id="738" dir="0" index="2" bw="3" slack="0"/>
<pin id="739" dir="0" index="3" bw="5" slack="0"/>
<pin id="740" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="745" class="1004" name="shl_ln168_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="15" slack="0"/>
<pin id="747" dir="0" index="1" bw="13" slack="0"/>
<pin id="748" dir="0" index="2" bw="1" slack="0"/>
<pin id="749" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln168_2/1 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln168_2_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="15" slack="0"/>
<pin id="755" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln168_2/1 "/>
</bind>
</comp>

<comp id="757" class="1004" name="add_ln168_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="15" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="0"/>
<pin id="760" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168_1/1 "/>
</bind>
</comp>

<comp id="763" class="1004" name="trunc_ln168_1_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="30" slack="0"/>
<pin id="765" dir="0" index="1" bw="32" slack="0"/>
<pin id="766" dir="0" index="2" bw="3" slack="0"/>
<pin id="767" dir="0" index="3" bw="6" slack="0"/>
<pin id="768" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln168_1/1 "/>
</bind>
</comp>

<comp id="773" class="1004" name="sext_ln168_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="30" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln168/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="can_addr_addr_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="0"/>
<pin id="779" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_addr_addr/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln191_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="15" slack="2"/>
<pin id="785" dir="0" index="1" bw="15" slack="0"/>
<pin id="786" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln191/3 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_4_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="13" slack="0"/>
<pin id="790" dir="0" index="1" bw="15" slack="0"/>
<pin id="791" dir="0" index="2" bw="3" slack="0"/>
<pin id="792" dir="0" index="3" bw="5" slack="0"/>
<pin id="793" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="798" class="1004" name="shl_ln1_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="15" slack="0"/>
<pin id="800" dir="0" index="1" bw="13" slack="0"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="806" class="1004" name="zext_ln191_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="15" slack="0"/>
<pin id="808" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln191/3 "/>
</bind>
</comp>

<comp id="810" class="1004" name="add_ln191_1_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="15" slack="0"/>
<pin id="812" dir="0" index="1" bw="32" slack="2"/>
<pin id="813" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln191_1/3 "/>
</bind>
</comp>

<comp id="815" class="1004" name="trunc_ln191_1_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="30" slack="0"/>
<pin id="817" dir="0" index="1" bw="32" slack="0"/>
<pin id="818" dir="0" index="2" bw="3" slack="0"/>
<pin id="819" dir="0" index="3" bw="6" slack="0"/>
<pin id="820" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln191_1/3 "/>
</bind>
</comp>

<comp id="825" class="1004" name="trunc_ln9_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="8" slack="0"/>
<pin id="827" dir="0" index="1" bw="64" slack="0"/>
<pin id="828" dir="0" index="2" bw="7" slack="0"/>
<pin id="829" dir="0" index="3" bw="7" slack="0"/>
<pin id="830" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln9/3 "/>
</bind>
</comp>

<comp id="836" class="1004" name="trunc_ln10_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="8" slack="0"/>
<pin id="838" dir="0" index="1" bw="64" slack="0"/>
<pin id="839" dir="0" index="2" bw="7" slack="0"/>
<pin id="840" dir="0" index="3" bw="7" slack="0"/>
<pin id="841" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10/3 "/>
</bind>
</comp>

<comp id="847" class="1004" name="trunc_ln11_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="8" slack="0"/>
<pin id="849" dir="0" index="1" bw="64" slack="0"/>
<pin id="850" dir="0" index="2" bw="7" slack="0"/>
<pin id="851" dir="0" index="3" bw="7" slack="0"/>
<pin id="852" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln11/3 "/>
</bind>
</comp>

<comp id="857" class="1004" name="trunc_ln12_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="0" index="1" bw="64" slack="0"/>
<pin id="860" dir="0" index="2" bw="7" slack="0"/>
<pin id="861" dir="0" index="3" bw="7" slack="0"/>
<pin id="862" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12/3 "/>
</bind>
</comp>

<comp id="867" class="1004" name="trunc_ln13_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="8" slack="0"/>
<pin id="869" dir="0" index="1" bw="64" slack="0"/>
<pin id="870" dir="0" index="2" bw="6" slack="0"/>
<pin id="871" dir="0" index="3" bw="6" slack="0"/>
<pin id="872" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13/3 "/>
</bind>
</comp>

<comp id="877" class="1004" name="trunc_ln14_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="8" slack="0"/>
<pin id="879" dir="0" index="1" bw="64" slack="0"/>
<pin id="880" dir="0" index="2" bw="6" slack="0"/>
<pin id="881" dir="0" index="3" bw="6" slack="0"/>
<pin id="882" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln14/3 "/>
</bind>
</comp>

<comp id="887" class="1004" name="trunc_ln15_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="8" slack="0"/>
<pin id="889" dir="0" index="1" bw="64" slack="0"/>
<pin id="890" dir="0" index="2" bw="5" slack="0"/>
<pin id="891" dir="0" index="3" bw="5" slack="0"/>
<pin id="892" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln15/3 "/>
</bind>
</comp>

<comp id="897" class="1004" name="trunc_ln210_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="64" slack="0"/>
<pin id="899" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln210/3 "/>
</bind>
</comp>

<comp id="901" class="1004" name="sext_ln191_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="30" slack="1"/>
<pin id="903" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln191/4 "/>
</bind>
</comp>

<comp id="904" class="1004" name="can_addr_addr_1_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="0"/>
<pin id="906" dir="0" index="1" bw="32" slack="0"/>
<pin id="907" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_addr_addr_1/4 "/>
</bind>
</comp>

<comp id="911" class="1004" name="zext_ln197_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="4" slack="0"/>
<pin id="913" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197/8 "/>
</bind>
</comp>

<comp id="915" class="1004" name="id_can_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="4" slack="0"/>
<pin id="917" dir="0" index="1" bw="5" slack="0"/>
<pin id="918" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="id_can/8 "/>
</bind>
</comp>

<comp id="921" class="1004" name="zext_ln197_1_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="5" slack="0"/>
<pin id="923" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln197_1/8 "/>
</bind>
</comp>

<comp id="926" class="1004" name="trunc_ln164_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="32" slack="0"/>
<pin id="928" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln164/9 "/>
</bind>
</comp>

<comp id="930" class="1004" name="tmp_2_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="0"/>
<pin id="933" dir="0" index="2" bw="6" slack="0"/>
<pin id="934" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/9 "/>
</bind>
</comp>

<comp id="938" class="1004" name="trunc_ln176_1_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="11" slack="0"/>
<pin id="940" dir="0" index="1" bw="32" slack="0"/>
<pin id="941" dir="0" index="2" bw="6" slack="0"/>
<pin id="942" dir="0" index="3" bw="6" slack="0"/>
<pin id="943" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln176_1/9 "/>
</bind>
</comp>

<comp id="948" class="1004" name="tmp_6_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="32" slack="0"/>
<pin id="951" dir="0" index="2" bw="6" slack="0"/>
<pin id="952" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="956" class="1004" name="trunc_ln179_2_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="18" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="0" index="2" bw="1" slack="0"/>
<pin id="960" dir="0" index="3" bw="6" slack="0"/>
<pin id="961" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln179_2/9 "/>
</bind>
</comp>

<comp id="966" class="1004" name="zext_ln171_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="1" slack="1"/>
<pin id="968" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln171/10 "/>
</bind>
</comp>

<comp id="970" class="1004" name="zext_ln176_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="11" slack="1"/>
<pin id="972" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176/10 "/>
</bind>
</comp>

<comp id="973" class="1004" name="FrameID_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="29" slack="0"/>
<pin id="975" dir="0" index="1" bw="11" slack="1"/>
<pin id="976" dir="0" index="2" bw="18" slack="1"/>
<pin id="977" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="FrameID/10 "/>
</bind>
</comp>

<comp id="979" class="1004" name="select_ln176_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="0" index="1" bw="1" slack="1"/>
<pin id="982" dir="0" index="2" bw="1" slack="1"/>
<pin id="983" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln176/10 "/>
</bind>
</comp>

<comp id="984" class="1004" name="FrameID_1_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="1"/>
<pin id="986" dir="0" index="1" bw="29" slack="0"/>
<pin id="987" dir="0" index="2" bw="29" slack="0"/>
<pin id="988" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="FrameID_1/10 "/>
</bind>
</comp>

<comp id="991" class="1004" name="zext_ln176_1_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="1" slack="0"/>
<pin id="993" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln176_1/10 "/>
</bind>
</comp>

<comp id="996" class="1004" name="tmp_3_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="5" slack="0"/>
<pin id="998" dir="0" index="1" bw="29" slack="0"/>
<pin id="999" dir="0" index="2" bw="6" slack="0"/>
<pin id="1000" dir="0" index="3" bw="6" slack="0"/>
<pin id="1001" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/10 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="trunc_ln_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="8" slack="0"/>
<pin id="1008" dir="0" index="1" bw="29" slack="0"/>
<pin id="1009" dir="0" index="2" bw="6" slack="0"/>
<pin id="1010" dir="0" index="3" bw="6" slack="0"/>
<pin id="1011" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/10 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="trunc_ln8_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="8" slack="0"/>
<pin id="1018" dir="0" index="1" bw="29" slack="0"/>
<pin id="1019" dir="0" index="2" bw="5" slack="0"/>
<pin id="1020" dir="0" index="3" bw="5" slack="0"/>
<pin id="1021" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/10 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="trunc_ln186_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="29" slack="0"/>
<pin id="1028" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln186/10 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="zext_ln183_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="5" slack="1"/>
<pin id="1032" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln183/11 "/>
</bind>
</comp>

<comp id="1034" class="1004" name="tmp_7_fu_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="1" slack="0"/>
<pin id="1036" dir="0" index="1" bw="32" slack="0"/>
<pin id="1037" dir="0" index="2" bw="6" slack="0"/>
<pin id="1038" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="tmp_5_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="4" slack="0"/>
<pin id="1044" dir="0" index="1" bw="32" slack="1"/>
<pin id="1045" dir="0" index="2" bw="6" slack="0"/>
<pin id="1046" dir="0" index="3" bw="6" slack="0"/>
<pin id="1047" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="1051" class="1004" name="Dlc_assign_fu_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="0"/>
<pin id="1053" dir="0" index="1" bw="4" slack="0"/>
<pin id="1054" dir="0" index="2" bw="1" slack="0"/>
<pin id="1055" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Dlc_assign/12 "/>
</bind>
</comp>

<comp id="1059" class="1004" name="xor_ln28_fu_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="1"/>
<pin id="1061" dir="0" index="1" bw="1" slack="0"/>
<pin id="1062" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/12 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="icmp_ln28_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="1"/>
<pin id="1066" dir="0" index="1" bw="32" slack="0"/>
<pin id="1067" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/12 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="and_ln28_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="1" slack="0"/>
<pin id="1071" dir="0" index="1" bw="1" slack="0"/>
<pin id="1072" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/12 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="select_ln28_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="1" slack="0"/>
<pin id="1077" dir="0" index="1" bw="32" slack="0"/>
<pin id="1078" dir="0" index="2" bw="32" slack="0"/>
<pin id="1079" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/12 "/>
</bind>
</comp>

<comp id="1083" class="1004" name="icmp_ln32_fu_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="32" slack="0"/>
<pin id="1085" dir="0" index="1" bw="32" slack="0"/>
<pin id="1086" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/12 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="zext_ln32_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="1" slack="0"/>
<pin id="1091" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/12 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="icmp_ln32_1_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="0"/>
<pin id="1095" dir="0" index="1" bw="32" slack="0"/>
<pin id="1096" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_1/12 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="icmp_ln32_2_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="32" slack="0"/>
<pin id="1101" dir="0" index="1" bw="32" slack="0"/>
<pin id="1102" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_2/12 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="select_ln32_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="1" slack="0"/>
<pin id="1107" dir="0" index="1" bw="2" slack="0"/>
<pin id="1108" dir="0" index="2" bw="2" slack="0"/>
<pin id="1109" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/12 "/>
</bind>
</comp>

<comp id="1113" class="1004" name="or_ln32_fu_1113">
<pin_list>
<pin id="1114" dir="0" index="0" bw="1" slack="0"/>
<pin id="1115" dir="0" index="1" bw="1" slack="0"/>
<pin id="1116" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/12 "/>
</bind>
</comp>

<comp id="1119" class="1004" name="select_ln32_1_fu_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="1" slack="0"/>
<pin id="1121" dir="0" index="1" bw="2" slack="0"/>
<pin id="1122" dir="0" index="2" bw="2" slack="0"/>
<pin id="1123" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_1/12 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="zext_ln32_1_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="2" slack="0"/>
<pin id="1129" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/12 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="icmp_ln32_3_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="32" slack="0"/>
<pin id="1133" dir="0" index="1" bw="32" slack="0"/>
<pin id="1134" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_3/12 "/>
</bind>
</comp>

<comp id="1137" class="1004" name="icmp_ln32_4_fu_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="0"/>
<pin id="1139" dir="0" index="1" bw="32" slack="0"/>
<pin id="1140" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_4/12 "/>
</bind>
</comp>

<comp id="1143" class="1004" name="select_ln32_2_fu_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="1" slack="0"/>
<pin id="1145" dir="0" index="1" bw="3" slack="0"/>
<pin id="1146" dir="0" index="2" bw="3" slack="0"/>
<pin id="1147" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_2/12 "/>
</bind>
</comp>

<comp id="1151" class="1004" name="or_ln32_1_fu_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="0"/>
<pin id="1153" dir="0" index="1" bw="1" slack="0"/>
<pin id="1154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_1/12 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="select_ln32_3_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="0"/>
<pin id="1159" dir="0" index="1" bw="3" slack="0"/>
<pin id="1160" dir="0" index="2" bw="3" slack="0"/>
<pin id="1161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_3/12 "/>
</bind>
</comp>

<comp id="1165" class="1004" name="icmp_ln32_5_fu_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="32" slack="0"/>
<pin id="1167" dir="0" index="1" bw="32" slack="0"/>
<pin id="1168" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_5/12 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="icmp_ln32_6_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="32" slack="0"/>
<pin id="1173" dir="0" index="1" bw="32" slack="0"/>
<pin id="1174" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_6/12 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="select_ln32_4_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="1" slack="0"/>
<pin id="1179" dir="0" index="1" bw="3" slack="0"/>
<pin id="1180" dir="0" index="2" bw="3" slack="0"/>
<pin id="1181" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_4/12 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="or_ln32_2_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="1" slack="0"/>
<pin id="1187" dir="0" index="1" bw="1" slack="0"/>
<pin id="1188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_2/12 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="select_ln32_5_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="1" slack="0"/>
<pin id="1193" dir="0" index="1" bw="3" slack="0"/>
<pin id="1194" dir="0" index="2" bw="3" slack="0"/>
<pin id="1195" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_5/12 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="icmp_ln32_7_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="32" slack="0"/>
<pin id="1201" dir="0" index="1" bw="32" slack="0"/>
<pin id="1202" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_7/12 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="icmp_ln32_8_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="32" slack="0"/>
<pin id="1207" dir="0" index="1" bw="32" slack="0"/>
<pin id="1208" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_8/12 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="icmp_ln32_9_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="32" slack="0"/>
<pin id="1213" dir="0" index="1" bw="32" slack="0"/>
<pin id="1214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_9/12 "/>
</bind>
</comp>

<comp id="1217" class="1004" name="icmp_ln32_10_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="32" slack="0"/>
<pin id="1219" dir="0" index="1" bw="32" slack="0"/>
<pin id="1220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_10/12 "/>
</bind>
</comp>

<comp id="1223" class="1004" name="icmp_ln32_11_fu_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="32" slack="0"/>
<pin id="1225" dir="0" index="1" bw="32" slack="0"/>
<pin id="1226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_11/12 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="icmp_ln32_12_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="32" slack="0"/>
<pin id="1231" dir="0" index="1" bw="32" slack="0"/>
<pin id="1232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_12/12 "/>
</bind>
</comp>

<comp id="1235" class="1004" name="icmp_ln32_13_fu_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="0"/>
<pin id="1237" dir="0" index="1" bw="32" slack="0"/>
<pin id="1238" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_13/12 "/>
</bind>
</comp>

<comp id="1241" class="1004" name="icmp_ln32_14_fu_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="32" slack="0"/>
<pin id="1243" dir="0" index="1" bw="32" slack="0"/>
<pin id="1244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32_14/12 "/>
</bind>
</comp>

<comp id="1247" class="1004" name="zext_ln32_2_fu_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="3" slack="1"/>
<pin id="1249" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_2/13 "/>
</bind>
</comp>

<comp id="1250" class="1004" name="select_ln32_6_fu_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="1" slack="1"/>
<pin id="1252" dir="0" index="1" bw="4" slack="0"/>
<pin id="1253" dir="0" index="2" bw="4" slack="0"/>
<pin id="1254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_6/13 "/>
</bind>
</comp>

<comp id="1257" class="1004" name="or_ln32_3_fu_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="1" slack="1"/>
<pin id="1259" dir="0" index="1" bw="1" slack="1"/>
<pin id="1260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_3/13 "/>
</bind>
</comp>

<comp id="1261" class="1004" name="select_ln32_7_fu_1261">
<pin_list>
<pin id="1262" dir="0" index="0" bw="1" slack="0"/>
<pin id="1263" dir="0" index="1" bw="4" slack="0"/>
<pin id="1264" dir="0" index="2" bw="4" slack="0"/>
<pin id="1265" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_7/13 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="zext_ln32_3_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="4" slack="0"/>
<pin id="1271" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_3/13 "/>
</bind>
</comp>

<comp id="1273" class="1004" name="select_ln32_8_fu_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="1" slack="1"/>
<pin id="1275" dir="0" index="1" bw="5" slack="0"/>
<pin id="1276" dir="0" index="2" bw="5" slack="0"/>
<pin id="1277" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_8/13 "/>
</bind>
</comp>

<comp id="1280" class="1004" name="or_ln32_4_fu_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="1" slack="1"/>
<pin id="1282" dir="0" index="1" bw="1" slack="1"/>
<pin id="1283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_4/13 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="select_ln32_9_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="0"/>
<pin id="1286" dir="0" index="1" bw="5" slack="0"/>
<pin id="1287" dir="0" index="2" bw="5" slack="0"/>
<pin id="1288" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_9/13 "/>
</bind>
</comp>

<comp id="1292" class="1004" name="zext_ln32_4_fu_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="5" slack="0"/>
<pin id="1294" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_4/13 "/>
</bind>
</comp>

<comp id="1296" class="1004" name="select_ln32_10_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="1" slack="1"/>
<pin id="1298" dir="0" index="1" bw="6" slack="0"/>
<pin id="1299" dir="0" index="2" bw="6" slack="0"/>
<pin id="1300" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_10/13 "/>
</bind>
</comp>

<comp id="1303" class="1004" name="or_ln32_5_fu_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="1" slack="1"/>
<pin id="1305" dir="0" index="1" bw="1" slack="1"/>
<pin id="1306" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln32_5/13 "/>
</bind>
</comp>

<comp id="1307" class="1004" name="select_ln32_11_fu_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="0"/>
<pin id="1309" dir="0" index="1" bw="6" slack="0"/>
<pin id="1310" dir="0" index="2" bw="6" slack="0"/>
<pin id="1311" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32_11/13 "/>
</bind>
</comp>

<comp id="1315" class="1004" name="zext_ln32_5_fu_1315">
<pin_list>
<pin id="1316" dir="0" index="0" bw="6" slack="0"/>
<pin id="1317" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_5/13 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="empty_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="1" slack="1"/>
<pin id="1321" dir="0" index="1" bw="7" slack="0"/>
<pin id="1322" dir="0" index="2" bw="7" slack="0"/>
<pin id="1323" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="1326" class="1004" name="empty_92_fu_1326">
<pin_list>
<pin id="1327" dir="0" index="0" bw="1" slack="1"/>
<pin id="1328" dir="0" index="1" bw="1" slack="1"/>
<pin id="1329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_92/13 "/>
</bind>
</comp>

<comp id="1330" class="1004" name="NofBytes_fu_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="1" slack="0"/>
<pin id="1332" dir="0" index="1" bw="7" slack="0"/>
<pin id="1333" dir="0" index="2" bw="7" slack="0"/>
<pin id="1334" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="NofBytes/13 "/>
</bind>
</comp>

<comp id="1338" class="1004" name="trunc_ln27_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="7" slack="0"/>
<pin id="1340" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/13 "/>
</bind>
</comp>

<comp id="1342" class="1004" name="zext_ln214_fu_1342">
<pin_list>
<pin id="1343" dir="0" index="0" bw="7" slack="0"/>
<pin id="1344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214/13 "/>
</bind>
</comp>

<comp id="1347" class="1004" name="add_ln214_fu_1347">
<pin_list>
<pin id="1348" dir="0" index="0" bw="7" slack="0"/>
<pin id="1349" dir="0" index="1" bw="5" slack="0"/>
<pin id="1350" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/13 "/>
</bind>
</comp>

<comp id="1353" class="1004" name="zext_ln214_1_fu_1353">
<pin_list>
<pin id="1354" dir="0" index="0" bw="7" slack="0"/>
<pin id="1355" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214_1/13 "/>
</bind>
</comp>

<comp id="1358" class="1004" name="add115_fu_1358">
<pin_list>
<pin id="1359" dir="0" index="0" bw="15" slack="12"/>
<pin id="1360" dir="0" index="1" bw="15" slack="0"/>
<pin id="1361" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add115/13 "/>
</bind>
</comp>

<comp id="1363" class="1004" name="icmp_ln223_fu_1363">
<pin_list>
<pin id="1364" dir="0" index="0" bw="7" slack="0"/>
<pin id="1365" dir="0" index="1" bw="7" slack="0"/>
<pin id="1366" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln223/13 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="add_ln223_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="6" slack="0"/>
<pin id="1371" dir="0" index="1" bw="1" slack="0"/>
<pin id="1372" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/13 "/>
</bind>
</comp>

<comp id="1375" class="1004" name="trunc_ln16_fu_1375">
<pin_list>
<pin id="1376" dir="0" index="0" bw="4" slack="0"/>
<pin id="1377" dir="0" index="1" bw="6" slack="0"/>
<pin id="1378" dir="0" index="2" bw="3" slack="0"/>
<pin id="1379" dir="0" index="3" bw="4" slack="0"/>
<pin id="1380" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln16/13 "/>
</bind>
</comp>

<comp id="1385" class="1004" name="counter_can_0_load_load_fu_1385">
<pin_list>
<pin id="1386" dir="0" index="0" bw="32" slack="0"/>
<pin id="1387" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_can_0_load/15 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="counter_can_1_load_load_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="32" slack="0"/>
<pin id="1391" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_can_1_load/15 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="counter_can_2_load_load_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="32" slack="0"/>
<pin id="1395" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_can_2_load/15 "/>
</bind>
</comp>

<comp id="1397" class="1004" name="counter_can_3_load_load_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="32" slack="0"/>
<pin id="1399" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_can_3_load/15 "/>
</bind>
</comp>

<comp id="1401" class="1004" name="counter_droped_load_load_fu_1401">
<pin_list>
<pin id="1402" dir="0" index="0" bw="32" slack="0"/>
<pin id="1403" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_droped_load/15 "/>
</bind>
</comp>

<comp id="1405" class="1004" name="add_ln265_fu_1405">
<pin_list>
<pin id="1406" dir="0" index="0" bw="32" slack="0"/>
<pin id="1407" dir="0" index="1" bw="1" slack="0"/>
<pin id="1408" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln265/15 "/>
</bind>
</comp>

<comp id="1411" class="1004" name="store_ln265_store_fu_1411">
<pin_list>
<pin id="1412" dir="0" index="0" bw="32" slack="0"/>
<pin id="1413" dir="0" index="1" bw="32" slack="0"/>
<pin id="1414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln265/15 "/>
</bind>
</comp>

<comp id="1417" class="1004" name="add_ln261_fu_1417">
<pin_list>
<pin id="1418" dir="0" index="0" bw="32" slack="0"/>
<pin id="1419" dir="0" index="1" bw="1" slack="0"/>
<pin id="1420" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln261/15 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="store_ln261_store_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="32" slack="0"/>
<pin id="1425" dir="0" index="1" bw="32" slack="0"/>
<pin id="1426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln261/15 "/>
</bind>
</comp>

<comp id="1429" class="1004" name="add_ln257_fu_1429">
<pin_list>
<pin id="1430" dir="0" index="0" bw="32" slack="0"/>
<pin id="1431" dir="0" index="1" bw="1" slack="0"/>
<pin id="1432" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln257/15 "/>
</bind>
</comp>

<comp id="1435" class="1004" name="store_ln257_store_fu_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="32" slack="0"/>
<pin id="1437" dir="0" index="1" bw="32" slack="0"/>
<pin id="1438" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/15 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="add_ln253_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="32" slack="0"/>
<pin id="1443" dir="0" index="1" bw="1" slack="0"/>
<pin id="1444" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln253/15 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="store_ln253_store_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="32" slack="0"/>
<pin id="1449" dir="0" index="1" bw="32" slack="0"/>
<pin id="1450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln253/15 "/>
</bind>
</comp>

<comp id="1453" class="1004" name="add_ln269_fu_1453">
<pin_list>
<pin id="1454" dir="0" index="0" bw="32" slack="0"/>
<pin id="1455" dir="0" index="1" bw="1" slack="0"/>
<pin id="1456" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln269/15 "/>
</bind>
</comp>

<comp id="1459" class="1004" name="store_ln269_store_fu_1459">
<pin_list>
<pin id="1460" dir="0" index="0" bw="32" slack="0"/>
<pin id="1461" dir="0" index="1" bw="32" slack="0"/>
<pin id="1462" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln269/15 "/>
</bind>
</comp>

<comp id="1465" class="1004" name="internal_can_counter_load_load_fu_1465">
<pin_list>
<pin id="1466" dir="0" index="0" bw="32" slack="0"/>
<pin id="1467" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="internal_can_counter_load/15 "/>
</bind>
</comp>

<comp id="1469" class="1004" name="add_ln280_fu_1469">
<pin_list>
<pin id="1470" dir="0" index="0" bw="32" slack="0"/>
<pin id="1471" dir="0" index="1" bw="1" slack="0"/>
<pin id="1472" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln280/15 "/>
</bind>
</comp>

<comp id="1476" class="1004" name="store_ln280_store_fu_1476">
<pin_list>
<pin id="1477" dir="0" index="0" bw="32" slack="0"/>
<pin id="1478" dir="0" index="1" bw="32" slack="0"/>
<pin id="1479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln280/15 "/>
</bind>
</comp>

<comp id="1482" class="1004" name="add_ln283_fu_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="32" slack="14"/>
<pin id="1484" dir="0" index="1" bw="9" slack="0"/>
<pin id="1485" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln283/15 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="trunc_ln17_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="30" slack="0"/>
<pin id="1489" dir="0" index="1" bw="32" slack="0"/>
<pin id="1490" dir="0" index="2" bw="3" slack="0"/>
<pin id="1491" dir="0" index="3" bw="6" slack="0"/>
<pin id="1492" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln17/15 "/>
</bind>
</comp>

<comp id="1497" class="1004" name="zext_ln223_fu_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="4" slack="1"/>
<pin id="1499" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/16 "/>
</bind>
</comp>

<comp id="1500" class="1004" name="add_ln223_1_fu_1500">
<pin_list>
<pin id="1501" dir="0" index="0" bw="4" slack="0"/>
<pin id="1502" dir="0" index="1" bw="1" slack="0"/>
<pin id="1503" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223_1/16 "/>
</bind>
</comp>

<comp id="1507" class="1004" name="sext_ln283_fu_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="30" slack="1"/>
<pin id="1509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln283/17 "/>
</bind>
</comp>

<comp id="1510" class="1004" name="can_addr_addr_2_fu_1510">
<pin_list>
<pin id="1511" dir="0" index="0" bw="32" slack="0"/>
<pin id="1512" dir="0" index="1" bw="32" slack="0"/>
<pin id="1513" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="can_addr_addr_2/17 "/>
</bind>
</comp>

<comp id="1517" class="1004" name="or_ln284_fu_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="32" slack="2"/>
<pin id="1519" dir="0" index="1" bw="32" slack="0"/>
<pin id="1520" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln284/26 "/>
</bind>
</comp>

<comp id="1523" class="1005" name="canbase_read_reg_1523">
<pin_list>
<pin id="1524" dir="0" index="0" bw="32" slack="2"/>
<pin id="1525" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="canbase_read "/>
</bind>
</comp>

<comp id="1531" class="1005" name="add_ln168_2_reg_1531">
<pin_list>
<pin id="1532" dir="0" index="0" bw="15" slack="2"/>
<pin id="1533" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="add_ln168_2 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="trunc_ln168_1_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="30" slack="1"/>
<pin id="1539" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln168_1 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="can_addr_addr_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="32" slack="1"/>
<pin id="1544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_addr_addr "/>
</bind>
</comp>

<comp id="1548" class="1005" name="trunc_ln191_1_reg_1548">
<pin_list>
<pin id="1549" dir="0" index="0" bw="30" slack="1"/>
<pin id="1550" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln191_1 "/>
</bind>
</comp>

<comp id="1553" class="1005" name="trunc_ln11_reg_1553">
<pin_list>
<pin id="1554" dir="0" index="0" bw="8" slack="1"/>
<pin id="1555" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="1558" class="1005" name="trunc_ln12_reg_1558">
<pin_list>
<pin id="1559" dir="0" index="0" bw="8" slack="1"/>
<pin id="1560" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln12 "/>
</bind>
</comp>

<comp id="1563" class="1005" name="trunc_ln13_reg_1563">
<pin_list>
<pin id="1564" dir="0" index="0" bw="8" slack="2"/>
<pin id="1565" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln13 "/>
</bind>
</comp>

<comp id="1568" class="1005" name="trunc_ln14_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="8" slack="2"/>
<pin id="1570" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln14 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="trunc_ln15_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="8" slack="3"/>
<pin id="1575" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln15 "/>
</bind>
</comp>

<comp id="1578" class="1005" name="trunc_ln210_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="8" slack="3"/>
<pin id="1580" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln210 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="can_addr_addr_1_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="32" slack="1"/>
<pin id="1585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_addr_addr_1 "/>
</bind>
</comp>

<comp id="1589" class="1005" name="EN_read_reg_1589">
<pin_list>
<pin id="1590" dir="0" index="0" bw="4" slack="7"/>
<pin id="1591" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="EN_read "/>
</bind>
</comp>

<comp id="1593" class="1005" name="trunc_ln164_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="1" slack="1"/>
<pin id="1595" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln164 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="tmp_2_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="1" slack="1"/>
<pin id="1600" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1605" class="1005" name="trunc_ln176_1_reg_1605">
<pin_list>
<pin id="1606" dir="0" index="0" bw="11" slack="1"/>
<pin id="1607" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln176_1 "/>
</bind>
</comp>

<comp id="1611" class="1005" name="tmp_6_reg_1611">
<pin_list>
<pin id="1612" dir="0" index="0" bw="1" slack="1"/>
<pin id="1613" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1616" class="1005" name="trunc_ln179_2_reg_1616">
<pin_list>
<pin id="1617" dir="0" index="0" bw="18" slack="1"/>
<pin id="1618" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln179_2 "/>
</bind>
</comp>

<comp id="1621" class="1005" name="tmp_3_reg_1621">
<pin_list>
<pin id="1622" dir="0" index="0" bw="5" slack="1"/>
<pin id="1623" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1626" class="1005" name="trunc_ln_reg_1626">
<pin_list>
<pin id="1627" dir="0" index="0" bw="8" slack="1"/>
<pin id="1628" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1631" class="1005" name="trunc_ln8_reg_1631">
<pin_list>
<pin id="1632" dir="0" index="0" bw="8" slack="2"/>
<pin id="1633" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="1636" class="1005" name="trunc_ln186_reg_1636">
<pin_list>
<pin id="1637" dir="0" index="0" bw="8" slack="2"/>
<pin id="1638" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln186 "/>
</bind>
</comp>

<comp id="1641" class="1005" name="frameDLC_reg_1641">
<pin_list>
<pin id="1642" dir="0" index="0" bw="32" slack="1"/>
<pin id="1643" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frameDLC "/>
</bind>
</comp>

<comp id="1647" class="1005" name="tmp_7_reg_1647">
<pin_list>
<pin id="1648" dir="0" index="0" bw="1" slack="1"/>
<pin id="1649" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1652" class="1005" name="select_ln32_5_reg_1652">
<pin_list>
<pin id="1653" dir="0" index="0" bw="3" slack="1"/>
<pin id="1654" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln32_5 "/>
</bind>
</comp>

<comp id="1657" class="1005" name="icmp_ln32_7_reg_1657">
<pin_list>
<pin id="1658" dir="0" index="0" bw="1" slack="1"/>
<pin id="1659" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_7 "/>
</bind>
</comp>

<comp id="1662" class="1005" name="icmp_ln32_8_reg_1662">
<pin_list>
<pin id="1663" dir="0" index="0" bw="1" slack="1"/>
<pin id="1664" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_8 "/>
</bind>
</comp>

<comp id="1668" class="1005" name="icmp_ln32_9_reg_1668">
<pin_list>
<pin id="1669" dir="0" index="0" bw="1" slack="1"/>
<pin id="1670" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_9 "/>
</bind>
</comp>

<comp id="1673" class="1005" name="icmp_ln32_10_reg_1673">
<pin_list>
<pin id="1674" dir="0" index="0" bw="1" slack="1"/>
<pin id="1675" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_10 "/>
</bind>
</comp>

<comp id="1679" class="1005" name="icmp_ln32_11_reg_1679">
<pin_list>
<pin id="1680" dir="0" index="0" bw="1" slack="1"/>
<pin id="1681" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_11 "/>
</bind>
</comp>

<comp id="1684" class="1005" name="icmp_ln32_12_reg_1684">
<pin_list>
<pin id="1685" dir="0" index="0" bw="1" slack="1"/>
<pin id="1686" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_12 "/>
</bind>
</comp>

<comp id="1690" class="1005" name="icmp_ln32_13_reg_1690">
<pin_list>
<pin id="1691" dir="0" index="0" bw="1" slack="1"/>
<pin id="1692" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_13 "/>
</bind>
</comp>

<comp id="1695" class="1005" name="icmp_ln32_14_reg_1695">
<pin_list>
<pin id="1696" dir="0" index="0" bw="1" slack="1"/>
<pin id="1697" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln32_14 "/>
</bind>
</comp>

<comp id="1701" class="1005" name="ddr_read_reg_1701">
<pin_list>
<pin id="1702" dir="0" index="0" bw="32" slack="3"/>
<pin id="1703" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ddr_read "/>
</bind>
</comp>

<comp id="1706" class="1005" name="NofBytes_reg_1706">
<pin_list>
<pin id="1707" dir="0" index="0" bw="7" slack="1"/>
<pin id="1708" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="NofBytes "/>
</bind>
</comp>

<comp id="1711" class="1005" name="add115_reg_1711">
<pin_list>
<pin id="1712" dir="0" index="0" bw="15" slack="1"/>
<pin id="1713" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add115 "/>
</bind>
</comp>

<comp id="1717" class="1005" name="icmp_ln223_reg_1717">
<pin_list>
<pin id="1718" dir="0" index="0" bw="1" slack="2"/>
<pin id="1719" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln223 "/>
</bind>
</comp>

<comp id="1721" class="1005" name="trunc_ln16_reg_1721">
<pin_list>
<pin id="1722" dir="0" index="0" bw="4" slack="1"/>
<pin id="1723" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln16 "/>
</bind>
</comp>

<comp id="1726" class="1005" name="counter_can_0_load_reg_1726">
<pin_list>
<pin id="1727" dir="0" index="0" bw="32" slack="1"/>
<pin id="1728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_can_0_load "/>
</bind>
</comp>

<comp id="1734" class="1005" name="counter_can_1_load_reg_1734">
<pin_list>
<pin id="1735" dir="0" index="0" bw="32" slack="1"/>
<pin id="1736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_can_1_load "/>
</bind>
</comp>

<comp id="1742" class="1005" name="counter_can_2_load_reg_1742">
<pin_list>
<pin id="1743" dir="0" index="0" bw="32" slack="1"/>
<pin id="1744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_can_2_load "/>
</bind>
</comp>

<comp id="1750" class="1005" name="counter_can_3_load_reg_1750">
<pin_list>
<pin id="1751" dir="0" index="0" bw="32" slack="1"/>
<pin id="1752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_can_3_load "/>
</bind>
</comp>

<comp id="1758" class="1005" name="counter_droped_load_reg_1758">
<pin_list>
<pin id="1759" dir="0" index="0" bw="32" slack="1"/>
<pin id="1760" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_droped_load "/>
</bind>
</comp>

<comp id="1766" class="1005" name="add_ln265_reg_1766">
<pin_list>
<pin id="1767" dir="0" index="0" bw="32" slack="1"/>
<pin id="1768" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln265 "/>
</bind>
</comp>

<comp id="1771" class="1005" name="add_ln261_reg_1771">
<pin_list>
<pin id="1772" dir="0" index="0" bw="32" slack="1"/>
<pin id="1773" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln261 "/>
</bind>
</comp>

<comp id="1776" class="1005" name="add_ln257_reg_1776">
<pin_list>
<pin id="1777" dir="0" index="0" bw="32" slack="1"/>
<pin id="1778" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln257 "/>
</bind>
</comp>

<comp id="1781" class="1005" name="add_ln253_reg_1781">
<pin_list>
<pin id="1782" dir="0" index="0" bw="32" slack="1"/>
<pin id="1783" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln253 "/>
</bind>
</comp>

<comp id="1786" class="1005" name="add_ln269_reg_1786">
<pin_list>
<pin id="1787" dir="0" index="0" bw="32" slack="1"/>
<pin id="1788" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln269 "/>
</bind>
</comp>

<comp id="1791" class="1005" name="trunc_ln17_reg_1791">
<pin_list>
<pin id="1792" dir="0" index="0" bw="30" slack="1"/>
<pin id="1793" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="1796" class="1005" name="add_ln223_1_reg_1796">
<pin_list>
<pin id="1797" dir="0" index="0" bw="5" slack="1"/>
<pin id="1798" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln223_1 "/>
</bind>
</comp>

<comp id="1801" class="1005" name="can_addr_addr_2_reg_1801">
<pin_list>
<pin id="1802" dir="0" index="0" bw="32" slack="1"/>
<pin id="1803" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="can_addr_addr_2 "/>
</bind>
</comp>

<comp id="1808" class="1005" name="can_addr_addr_2_read_reg_1808">
<pin_list>
<pin id="1809" dir="0" index="0" bw="32" slack="2"/>
<pin id="1810" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="can_addr_addr_2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="293"><net_src comp="44" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="40" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="8" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="72" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="44" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="317"><net_src comp="74" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="12" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="324"><net_src comp="72" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="44" pin="0"/><net_sink comp="319" pin=2"/></net>

<net id="330"><net_src comp="120" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="10" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="130" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="130" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="42" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="6" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="272" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="24" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="360"><net_src comp="272" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="14" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="367"><net_src comp="272" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="16" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="374"><net_src comp="272" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="18" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="381"><net_src comp="272" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="20" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="272" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="22" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="72" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="44" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="130" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="280" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="409"><net_src comp="284" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="286" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="411"><net_src comp="288" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="417"><net_src comp="84" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="418"><net_src comp="84" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="428"><net_src comp="412" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="434"><net_src comp="84" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="435"><net_src comp="44" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="436"><net_src comp="429" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="442"><net_src comp="84" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="60" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="444"><net_src comp="437" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="450"><net_src comp="84" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="451"><net_src comp="108" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="452"><net_src comp="445" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="458"><net_src comp="84" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="110" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="460"><net_src comp="453" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="466"><net_src comp="84" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="467"><net_src comp="112" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="468"><net_src comp="461" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="474"><net_src comp="84" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="475"><net_src comp="114" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="476"><net_src comp="469" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="482"><net_src comp="84" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="483"><net_src comp="116" pin="0"/><net_sink comp="477" pin=2"/></net>

<net id="484"><net_src comp="477" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="490"><net_src comp="84" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="491"><net_src comp="104" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="492"><net_src comp="118" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="493"><net_src comp="485" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="499"><net_src comp="84" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="500"><net_src comp="124" pin="0"/><net_sink comp="494" pin=2"/></net>

<net id="501"><net_src comp="494" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="507"><net_src comp="84" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="126" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="509"><net_src comp="128" pin="0"/><net_sink comp="419" pin=4"/></net>

<net id="510"><net_src comp="502" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="516"><net_src comp="84" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="517"><net_src comp="144" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="518"><net_src comp="511" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="524"><net_src comp="84" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="525"><net_src comp="100" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="526"><net_src comp="519" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="532"><net_src comp="84" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="533"><net_src comp="146" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="534"><net_src comp="527" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="540"><net_src comp="84" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="541"><net_src comp="156" pin="0"/><net_sink comp="535" pin=2"/></net>

<net id="542"><net_src comp="535" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="548"><net_src comp="84" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="549"><net_src comp="158" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="550"><net_src comp="543" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="556"><net_src comp="84" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="558"><net_src comp="551" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="564"><net_src comp="84" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="106" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="566"><net_src comp="559" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="572"><net_src comp="84" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="573"><net_src comp="250" pin="0"/><net_sink comp="567" pin=2"/></net>

<net id="574"><net_src comp="567" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="580"><net_src comp="84" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="581"><net_src comp="134" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="582"><net_src comp="575" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="598"><net_src comp="586" pin="10"/><net_sink comp="355" pin=2"/></net>

<net id="614"><net_src comp="602" pin="10"/><net_sink comp="362" pin=2"/></net>

<net id="630"><net_src comp="618" pin="10"/><net_sink comp="369" pin=2"/></net>

<net id="646"><net_src comp="634" pin="10"/><net_sink comp="376" pin=2"/></net>

<net id="662"><net_src comp="650" pin="10"/><net_sink comp="383" pin=2"/></net>

<net id="667"><net_src comp="46" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="290" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="677"><net_src comp="260" pin="0"/><net_sink comp="669" pin=0"/></net>

<net id="678"><net_src comp="0" pin="0"/><net_sink comp="669" pin=4"/></net>

<net id="687"><net_src comp="262" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="688"><net_src comp="0" pin="0"/><net_sink comp="679" pin=4"/></net>

<net id="696"><net_src comp="278" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="697"><net_src comp="4" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="38" pin="0"/><net_sink comp="689" pin=4"/></net>

<net id="704"><net_src comp="48" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="294" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="50" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="710"><net_src comp="699" pin="3"/><net_sink comp="707" pin=0"/></net>

<net id="716"><net_src comp="52" pin="0"/><net_sink comp="711" pin=0"/></net>

<net id="717"><net_src comp="294" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="718"><net_src comp="54" pin="0"/><net_sink comp="711" pin=2"/></net>

<net id="722"><net_src comp="711" pin="3"/><net_sink comp="719" pin=0"/></net>

<net id="727"><net_src comp="707" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="719" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="723" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="56" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="741"><net_src comp="58" pin="0"/><net_sink comp="735" pin=0"/></net>

<net id="742"><net_src comp="729" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="743"><net_src comp="60" pin="0"/><net_sink comp="735" pin=2"/></net>

<net id="744"><net_src comp="62" pin="0"/><net_sink comp="735" pin=3"/></net>

<net id="750"><net_src comp="64" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="751"><net_src comp="735" pin="4"/><net_sink comp="745" pin=1"/></net>

<net id="752"><net_src comp="66" pin="0"/><net_sink comp="745" pin=2"/></net>

<net id="756"><net_src comp="745" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="753" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="300" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="769"><net_src comp="68" pin="0"/><net_sink comp="763" pin=0"/></net>

<net id="770"><net_src comp="757" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="771"><net_src comp="60" pin="0"/><net_sink comp="763" pin=2"/></net>

<net id="772"><net_src comp="70" pin="0"/><net_sink comp="763" pin=3"/></net>

<net id="780"><net_src comp="0" pin="0"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="773" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="782"><net_src comp="776" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="787"><net_src comp="76" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="794"><net_src comp="58" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="795"><net_src comp="783" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="796"><net_src comp="60" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="797"><net_src comp="62" pin="0"/><net_sink comp="788" pin=3"/></net>

<net id="803"><net_src comp="64" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="788" pin="4"/><net_sink comp="798" pin=1"/></net>

<net id="805"><net_src comp="66" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="809"><net_src comp="798" pin="3"/><net_sink comp="806" pin=0"/></net>

<net id="814"><net_src comp="806" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="821"><net_src comp="68" pin="0"/><net_sink comp="815" pin=0"/></net>

<net id="822"><net_src comp="810" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="823"><net_src comp="60" pin="0"/><net_sink comp="815" pin=2"/></net>

<net id="824"><net_src comp="70" pin="0"/><net_sink comp="815" pin=3"/></net>

<net id="831"><net_src comp="78" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="313" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="80" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="82" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="835"><net_src comp="825" pin="4"/><net_sink comp="419" pin=4"/></net>

<net id="842"><net_src comp="78" pin="0"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="313" pin="2"/><net_sink comp="836" pin=1"/></net>

<net id="844"><net_src comp="86" pin="0"/><net_sink comp="836" pin=2"/></net>

<net id="845"><net_src comp="88" pin="0"/><net_sink comp="836" pin=3"/></net>

<net id="846"><net_src comp="836" pin="4"/><net_sink comp="419" pin=1"/></net>

<net id="853"><net_src comp="78" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="313" pin="2"/><net_sink comp="847" pin=1"/></net>

<net id="855"><net_src comp="90" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="856"><net_src comp="92" pin="0"/><net_sink comp="847" pin=3"/></net>

<net id="863"><net_src comp="78" pin="0"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="313" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="865"><net_src comp="94" pin="0"/><net_sink comp="857" pin=2"/></net>

<net id="866"><net_src comp="96" pin="0"/><net_sink comp="857" pin=3"/></net>

<net id="873"><net_src comp="78" pin="0"/><net_sink comp="867" pin=0"/></net>

<net id="874"><net_src comp="313" pin="2"/><net_sink comp="867" pin=1"/></net>

<net id="875"><net_src comp="98" pin="0"/><net_sink comp="867" pin=2"/></net>

<net id="876"><net_src comp="70" pin="0"/><net_sink comp="867" pin=3"/></net>

<net id="883"><net_src comp="78" pin="0"/><net_sink comp="877" pin=0"/></net>

<net id="884"><net_src comp="313" pin="2"/><net_sink comp="877" pin=1"/></net>

<net id="885"><net_src comp="100" pin="0"/><net_sink comp="877" pin=2"/></net>

<net id="886"><net_src comp="102" pin="0"/><net_sink comp="877" pin=3"/></net>

<net id="893"><net_src comp="78" pin="0"/><net_sink comp="887" pin=0"/></net>

<net id="894"><net_src comp="313" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="895"><net_src comp="104" pin="0"/><net_sink comp="887" pin=2"/></net>

<net id="896"><net_src comp="106" pin="0"/><net_sink comp="887" pin=3"/></net>

<net id="900"><net_src comp="313" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="908"><net_src comp="0" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="901" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="910"><net_src comp="904" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="914"><net_src comp="326" pin="2"/><net_sink comp="911" pin=0"/></net>

<net id="919"><net_src comp="911" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="122" pin="0"/><net_sink comp="915" pin=1"/></net>

<net id="924"><net_src comp="915" pin="2"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="929"><net_src comp="332" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="132" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="936"><net_src comp="332" pin="2"/><net_sink comp="930" pin=1"/></net>

<net id="937"><net_src comp="134" pin="0"/><net_sink comp="930" pin=2"/></net>

<net id="944"><net_src comp="136" pin="0"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="332" pin="2"/><net_sink comp="938" pin=1"/></net>

<net id="946"><net_src comp="138" pin="0"/><net_sink comp="938" pin=2"/></net>

<net id="947"><net_src comp="70" pin="0"/><net_sink comp="938" pin=3"/></net>

<net id="953"><net_src comp="132" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="332" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="140" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="962"><net_src comp="142" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="332" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="964"><net_src comp="44" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="965"><net_src comp="144" pin="0"/><net_sink comp="956" pin=3"/></net>

<net id="969"><net_src comp="966" pin="1"/><net_sink comp="419" pin=4"/></net>

<net id="978"><net_src comp="148" pin="0"/><net_sink comp="973" pin=0"/></net>

<net id="989"><net_src comp="973" pin="3"/><net_sink comp="984" pin=1"/></net>

<net id="990"><net_src comp="970" pin="1"/><net_sink comp="984" pin=2"/></net>

<net id="994"><net_src comp="979" pin="3"/><net_sink comp="991" pin=0"/></net>

<net id="995"><net_src comp="991" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1002"><net_src comp="150" pin="0"/><net_sink comp="996" pin=0"/></net>

<net id="1003"><net_src comp="984" pin="3"/><net_sink comp="996" pin=1"/></net>

<net id="1004"><net_src comp="98" pin="0"/><net_sink comp="996" pin=2"/></net>

<net id="1005"><net_src comp="152" pin="0"/><net_sink comp="996" pin=3"/></net>

<net id="1012"><net_src comp="154" pin="0"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="984" pin="3"/><net_sink comp="1006" pin=1"/></net>

<net id="1014"><net_src comp="100" pin="0"/><net_sink comp="1006" pin=2"/></net>

<net id="1015"><net_src comp="102" pin="0"/><net_sink comp="1006" pin=3"/></net>

<net id="1022"><net_src comp="154" pin="0"/><net_sink comp="1016" pin=0"/></net>

<net id="1023"><net_src comp="984" pin="3"/><net_sink comp="1016" pin=1"/></net>

<net id="1024"><net_src comp="104" pin="0"/><net_sink comp="1016" pin=2"/></net>

<net id="1025"><net_src comp="106" pin="0"/><net_sink comp="1016" pin=3"/></net>

<net id="1029"><net_src comp="984" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="1030" pin="1"/><net_sink comp="419" pin=4"/></net>

<net id="1039"><net_src comp="132" pin="0"/><net_sink comp="1034" pin=0"/></net>

<net id="1040"><net_src comp="337" pin="2"/><net_sink comp="1034" pin=1"/></net>

<net id="1041"><net_src comp="160" pin="0"/><net_sink comp="1034" pin=2"/></net>

<net id="1048"><net_src comp="162" pin="0"/><net_sink comp="1042" pin=0"/></net>

<net id="1049"><net_src comp="152" pin="0"/><net_sink comp="1042" pin=2"/></net>

<net id="1050"><net_src comp="70" pin="0"/><net_sink comp="1042" pin=3"/></net>

<net id="1056"><net_src comp="164" pin="0"/><net_sink comp="1051" pin=0"/></net>

<net id="1057"><net_src comp="1042" pin="4"/><net_sink comp="1051" pin=1"/></net>

<net id="1058"><net_src comp="166" pin="0"/><net_sink comp="1051" pin=2"/></net>

<net id="1063"><net_src comp="168" pin="0"/><net_sink comp="1059" pin=1"/></net>

<net id="1068"><net_src comp="170" pin="0"/><net_sink comp="1064" pin=1"/></net>

<net id="1073"><net_src comp="1064" pin="2"/><net_sink comp="1069" pin=0"/></net>

<net id="1074"><net_src comp="1059" pin="2"/><net_sink comp="1069" pin=1"/></net>

<net id="1080"><net_src comp="1069" pin="2"/><net_sink comp="1075" pin=0"/></net>

<net id="1081"><net_src comp="172" pin="0"/><net_sink comp="1075" pin=1"/></net>

<net id="1082"><net_src comp="1051" pin="3"/><net_sink comp="1075" pin=2"/></net>

<net id="1087"><net_src comp="1075" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1088"><net_src comp="174" pin="0"/><net_sink comp="1083" pin=1"/></net>

<net id="1092"><net_src comp="1083" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1097"><net_src comp="1075" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1098"><net_src comp="176" pin="0"/><net_sink comp="1093" pin=1"/></net>

<net id="1103"><net_src comp="1075" pin="3"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="178" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1110"><net_src comp="1099" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1111"><net_src comp="180" pin="0"/><net_sink comp="1105" pin=1"/></net>

<net id="1112"><net_src comp="182" pin="0"/><net_sink comp="1105" pin=2"/></net>

<net id="1117"><net_src comp="1099" pin="2"/><net_sink comp="1113" pin=0"/></net>

<net id="1118"><net_src comp="1093" pin="2"/><net_sink comp="1113" pin=1"/></net>

<net id="1124"><net_src comp="1113" pin="2"/><net_sink comp="1119" pin=0"/></net>

<net id="1125"><net_src comp="1105" pin="3"/><net_sink comp="1119" pin=1"/></net>

<net id="1126"><net_src comp="1089" pin="1"/><net_sink comp="1119" pin=2"/></net>

<net id="1130"><net_src comp="1119" pin="3"/><net_sink comp="1127" pin=0"/></net>

<net id="1135"><net_src comp="1075" pin="3"/><net_sink comp="1131" pin=0"/></net>

<net id="1136"><net_src comp="184" pin="0"/><net_sink comp="1131" pin=1"/></net>

<net id="1141"><net_src comp="1075" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1142"><net_src comp="186" pin="0"/><net_sink comp="1137" pin=1"/></net>

<net id="1148"><net_src comp="1137" pin="2"/><net_sink comp="1143" pin=0"/></net>

<net id="1149"><net_src comp="188" pin="0"/><net_sink comp="1143" pin=1"/></net>

<net id="1150"><net_src comp="190" pin="0"/><net_sink comp="1143" pin=2"/></net>

<net id="1155"><net_src comp="1137" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1156"><net_src comp="1131" pin="2"/><net_sink comp="1151" pin=1"/></net>

<net id="1162"><net_src comp="1151" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="1143" pin="3"/><net_sink comp="1157" pin=1"/></net>

<net id="1164"><net_src comp="1127" pin="1"/><net_sink comp="1157" pin=2"/></net>

<net id="1169"><net_src comp="1075" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1170"><net_src comp="192" pin="0"/><net_sink comp="1165" pin=1"/></net>

<net id="1175"><net_src comp="1075" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1176"><net_src comp="194" pin="0"/><net_sink comp="1171" pin=1"/></net>

<net id="1182"><net_src comp="1171" pin="2"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="196" pin="0"/><net_sink comp="1177" pin=1"/></net>

<net id="1184"><net_src comp="198" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1189"><net_src comp="1171" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1190"><net_src comp="1165" pin="2"/><net_sink comp="1185" pin=1"/></net>

<net id="1196"><net_src comp="1185" pin="2"/><net_sink comp="1191" pin=0"/></net>

<net id="1197"><net_src comp="1177" pin="3"/><net_sink comp="1191" pin=1"/></net>

<net id="1198"><net_src comp="1157" pin="3"/><net_sink comp="1191" pin=2"/></net>

<net id="1203"><net_src comp="1075" pin="3"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="172" pin="0"/><net_sink comp="1199" pin=1"/></net>

<net id="1209"><net_src comp="1075" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1210"><net_src comp="200" pin="0"/><net_sink comp="1205" pin=1"/></net>

<net id="1215"><net_src comp="1075" pin="3"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="202" pin="0"/><net_sink comp="1211" pin=1"/></net>

<net id="1221"><net_src comp="1075" pin="3"/><net_sink comp="1217" pin=0"/></net>

<net id="1222"><net_src comp="204" pin="0"/><net_sink comp="1217" pin=1"/></net>

<net id="1227"><net_src comp="1075" pin="3"/><net_sink comp="1223" pin=0"/></net>

<net id="1228"><net_src comp="206" pin="0"/><net_sink comp="1223" pin=1"/></net>

<net id="1233"><net_src comp="1075" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1234"><net_src comp="208" pin="0"/><net_sink comp="1229" pin=1"/></net>

<net id="1239"><net_src comp="1075" pin="3"/><net_sink comp="1235" pin=0"/></net>

<net id="1240"><net_src comp="210" pin="0"/><net_sink comp="1235" pin=1"/></net>

<net id="1245"><net_src comp="1075" pin="3"/><net_sink comp="1241" pin=0"/></net>

<net id="1246"><net_src comp="212" pin="0"/><net_sink comp="1241" pin=1"/></net>

<net id="1255"><net_src comp="232" pin="0"/><net_sink comp="1250" pin=1"/></net>

<net id="1256"><net_src comp="234" pin="0"/><net_sink comp="1250" pin=2"/></net>

<net id="1266"><net_src comp="1257" pin="2"/><net_sink comp="1261" pin=0"/></net>

<net id="1267"><net_src comp="1250" pin="3"/><net_sink comp="1261" pin=1"/></net>

<net id="1268"><net_src comp="1247" pin="1"/><net_sink comp="1261" pin=2"/></net>

<net id="1272"><net_src comp="1261" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1278"><net_src comp="236" pin="0"/><net_sink comp="1273" pin=1"/></net>

<net id="1279"><net_src comp="238" pin="0"/><net_sink comp="1273" pin=2"/></net>

<net id="1289"><net_src comp="1280" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1290"><net_src comp="1273" pin="3"/><net_sink comp="1284" pin=1"/></net>

<net id="1291"><net_src comp="1269" pin="1"/><net_sink comp="1284" pin=2"/></net>

<net id="1295"><net_src comp="1284" pin="3"/><net_sink comp="1292" pin=0"/></net>

<net id="1301"><net_src comp="240" pin="0"/><net_sink comp="1296" pin=1"/></net>

<net id="1302"><net_src comp="242" pin="0"/><net_sink comp="1296" pin=2"/></net>

<net id="1312"><net_src comp="1303" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1313"><net_src comp="1296" pin="3"/><net_sink comp="1307" pin=1"/></net>

<net id="1314"><net_src comp="1292" pin="1"/><net_sink comp="1307" pin=2"/></net>

<net id="1318"><net_src comp="1307" pin="3"/><net_sink comp="1315" pin=0"/></net>

<net id="1324"><net_src comp="244" pin="0"/><net_sink comp="1319" pin=1"/></net>

<net id="1325"><net_src comp="246" pin="0"/><net_sink comp="1319" pin=2"/></net>

<net id="1335"><net_src comp="1326" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1336"><net_src comp="1319" pin="3"/><net_sink comp="1330" pin=1"/></net>

<net id="1337"><net_src comp="1315" pin="1"/><net_sink comp="1330" pin=2"/></net>

<net id="1341"><net_src comp="1330" pin="3"/><net_sink comp="1338" pin=0"/></net>

<net id="1345"><net_src comp="1330" pin="3"/><net_sink comp="1342" pin=0"/></net>

<net id="1346"><net_src comp="1342" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1351"><net_src comp="1330" pin="3"/><net_sink comp="1347" pin=0"/></net>

<net id="1352"><net_src comp="248" pin="0"/><net_sink comp="1347" pin=1"/></net>

<net id="1356"><net_src comp="1347" pin="2"/><net_sink comp="1353" pin=0"/></net>

<net id="1357"><net_src comp="1353" pin="1"/><net_sink comp="419" pin=4"/></net>

<net id="1362"><net_src comp="252" pin="0"/><net_sink comp="1358" pin=1"/></net>

<net id="1367"><net_src comp="1330" pin="3"/><net_sink comp="1363" pin=0"/></net>

<net id="1368"><net_src comp="254" pin="0"/><net_sink comp="1363" pin=1"/></net>

<net id="1373"><net_src comp="1338" pin="1"/><net_sink comp="1369" pin=0"/></net>

<net id="1374"><net_src comp="256" pin="0"/><net_sink comp="1369" pin=1"/></net>

<net id="1381"><net_src comp="258" pin="0"/><net_sink comp="1375" pin=0"/></net>

<net id="1382"><net_src comp="1369" pin="2"/><net_sink comp="1375" pin=1"/></net>

<net id="1383"><net_src comp="60" pin="0"/><net_sink comp="1375" pin=2"/></net>

<net id="1384"><net_src comp="112" pin="0"/><net_sink comp="1375" pin=3"/></net>

<net id="1388"><net_src comp="26" pin="0"/><net_sink comp="1385" pin=0"/></net>

<net id="1392"><net_src comp="28" pin="0"/><net_sink comp="1389" pin=0"/></net>

<net id="1396"><net_src comp="30" pin="0"/><net_sink comp="1393" pin=0"/></net>

<net id="1400"><net_src comp="32" pin="0"/><net_sink comp="1397" pin=0"/></net>

<net id="1404"><net_src comp="34" pin="0"/><net_sink comp="1401" pin=0"/></net>

<net id="1409"><net_src comp="1397" pin="1"/><net_sink comp="1405" pin=0"/></net>

<net id="1410"><net_src comp="44" pin="0"/><net_sink comp="1405" pin=1"/></net>

<net id="1415"><net_src comp="1405" pin="2"/><net_sink comp="1411" pin=0"/></net>

<net id="1416"><net_src comp="32" pin="0"/><net_sink comp="1411" pin=1"/></net>

<net id="1421"><net_src comp="1393" pin="1"/><net_sink comp="1417" pin=0"/></net>

<net id="1422"><net_src comp="44" pin="0"/><net_sink comp="1417" pin=1"/></net>

<net id="1427"><net_src comp="1417" pin="2"/><net_sink comp="1423" pin=0"/></net>

<net id="1428"><net_src comp="30" pin="0"/><net_sink comp="1423" pin=1"/></net>

<net id="1433"><net_src comp="1389" pin="1"/><net_sink comp="1429" pin=0"/></net>

<net id="1434"><net_src comp="44" pin="0"/><net_sink comp="1429" pin=1"/></net>

<net id="1439"><net_src comp="1429" pin="2"/><net_sink comp="1435" pin=0"/></net>

<net id="1440"><net_src comp="28" pin="0"/><net_sink comp="1435" pin=1"/></net>

<net id="1445"><net_src comp="1385" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1446"><net_src comp="44" pin="0"/><net_sink comp="1441" pin=1"/></net>

<net id="1451"><net_src comp="1441" pin="2"/><net_sink comp="1447" pin=0"/></net>

<net id="1452"><net_src comp="26" pin="0"/><net_sink comp="1447" pin=1"/></net>

<net id="1457"><net_src comp="1401" pin="1"/><net_sink comp="1453" pin=0"/></net>

<net id="1458"><net_src comp="44" pin="0"/><net_sink comp="1453" pin=1"/></net>

<net id="1463"><net_src comp="1453" pin="2"/><net_sink comp="1459" pin=0"/></net>

<net id="1464"><net_src comp="34" pin="0"/><net_sink comp="1459" pin=1"/></net>

<net id="1468"><net_src comp="36" pin="0"/><net_sink comp="1465" pin=0"/></net>

<net id="1473"><net_src comp="1465" pin="1"/><net_sink comp="1469" pin=0"/></net>

<net id="1474"><net_src comp="44" pin="0"/><net_sink comp="1469" pin=1"/></net>

<net id="1475"><net_src comp="1469" pin="2"/><net_sink comp="348" pin=2"/></net>

<net id="1480"><net_src comp="1469" pin="2"/><net_sink comp="1476" pin=0"/></net>

<net id="1481"><net_src comp="36" pin="0"/><net_sink comp="1476" pin=1"/></net>

<net id="1486"><net_src comp="274" pin="0"/><net_sink comp="1482" pin=1"/></net>

<net id="1493"><net_src comp="68" pin="0"/><net_sink comp="1487" pin=0"/></net>

<net id="1494"><net_src comp="1482" pin="2"/><net_sink comp="1487" pin=1"/></net>

<net id="1495"><net_src comp="60" pin="0"/><net_sink comp="1487" pin=2"/></net>

<net id="1496"><net_src comp="70" pin="0"/><net_sink comp="1487" pin=3"/></net>

<net id="1504"><net_src comp="1497" pin="1"/><net_sink comp="1500" pin=0"/></net>

<net id="1505"><net_src comp="276" pin="0"/><net_sink comp="1500" pin=1"/></net>

<net id="1506"><net_src comp="1500" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="1514"><net_src comp="0" pin="0"/><net_sink comp="1510" pin=0"/></net>

<net id="1515"><net_src comp="1507" pin="1"/><net_sink comp="1510" pin=1"/></net>

<net id="1516"><net_src comp="1510" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="1521"><net_src comp="282" pin="0"/><net_sink comp="1517" pin=1"/></net>

<net id="1522"><net_src comp="1517" pin="2"/><net_sink comp="403" pin=2"/></net>

<net id="1526"><net_src comp="300" pin="2"/><net_sink comp="1523" pin=0"/></net>

<net id="1527"><net_src comp="1523" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="1528"><net_src comp="1523" pin="1"/><net_sink comp="669" pin=3"/></net>

<net id="1529"><net_src comp="1523" pin="1"/><net_sink comp="679" pin=2"/></net>

<net id="1530"><net_src comp="1523" pin="1"/><net_sink comp="1482" pin=0"/></net>

<net id="1534"><net_src comp="723" pin="2"/><net_sink comp="1531" pin=0"/></net>

<net id="1535"><net_src comp="1531" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1536"><net_src comp="1531" pin="1"/><net_sink comp="1358" pin=0"/></net>

<net id="1540"><net_src comp="763" pin="4"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="1545"><net_src comp="776" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="1547"><net_src comp="1542" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="1551"><net_src comp="815" pin="4"/><net_sink comp="1548" pin=0"/></net>

<net id="1552"><net_src comp="1548" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1556"><net_src comp="847" pin="4"/><net_sink comp="1553" pin=0"/></net>

<net id="1557"><net_src comp="1553" pin="1"/><net_sink comp="419" pin=4"/></net>

<net id="1561"><net_src comp="857" pin="4"/><net_sink comp="1558" pin=0"/></net>

<net id="1562"><net_src comp="1558" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1566"><net_src comp="867" pin="4"/><net_sink comp="1563" pin=0"/></net>

<net id="1567"><net_src comp="1563" pin="1"/><net_sink comp="419" pin=4"/></net>

<net id="1571"><net_src comp="877" pin="4"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1576"><net_src comp="887" pin="4"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="419" pin=4"/></net>

<net id="1581"><net_src comp="897" pin="1"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1586"><net_src comp="904" pin="2"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="1588"><net_src comp="1583" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="1592"><net_src comp="326" pin="2"/><net_sink comp="1589" pin=0"/></net>

<net id="1596"><net_src comp="926" pin="1"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="1601"><net_src comp="930" pin="3"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="1603"><net_src comp="1598" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="1604"><net_src comp="1598" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="1608"><net_src comp="938" pin="4"/><net_sink comp="1605" pin=0"/></net>

<net id="1609"><net_src comp="1605" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="1610"><net_src comp="1605" pin="1"/><net_sink comp="973" pin=1"/></net>

<net id="1614"><net_src comp="948" pin="3"/><net_sink comp="1611" pin=0"/></net>

<net id="1615"><net_src comp="1611" pin="1"/><net_sink comp="979" pin=2"/></net>

<net id="1619"><net_src comp="956" pin="4"/><net_sink comp="1616" pin=0"/></net>

<net id="1620"><net_src comp="1616" pin="1"/><net_sink comp="973" pin=2"/></net>

<net id="1624"><net_src comp="996" pin="4"/><net_sink comp="1621" pin=0"/></net>

<net id="1625"><net_src comp="1621" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1629"><net_src comp="1006" pin="4"/><net_sink comp="1626" pin=0"/></net>

<net id="1630"><net_src comp="1626" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1634"><net_src comp="1016" pin="4"/><net_sink comp="1631" pin=0"/></net>

<net id="1635"><net_src comp="1631" pin="1"/><net_sink comp="419" pin=4"/></net>

<net id="1639"><net_src comp="1026" pin="1"/><net_sink comp="1636" pin=0"/></net>

<net id="1640"><net_src comp="1636" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="1644"><net_src comp="337" pin="2"/><net_sink comp="1641" pin=0"/></net>

<net id="1645"><net_src comp="1641" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1646"><net_src comp="1641" pin="1"/><net_sink comp="1064" pin=0"/></net>

<net id="1650"><net_src comp="1034" pin="3"/><net_sink comp="1647" pin=0"/></net>

<net id="1651"><net_src comp="1647" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1655"><net_src comp="1191" pin="3"/><net_sink comp="1652" pin=0"/></net>

<net id="1656"><net_src comp="1652" pin="1"/><net_sink comp="1247" pin=0"/></net>

<net id="1660"><net_src comp="1199" pin="2"/><net_sink comp="1657" pin=0"/></net>

<net id="1661"><net_src comp="1657" pin="1"/><net_sink comp="1257" pin=1"/></net>

<net id="1665"><net_src comp="1205" pin="2"/><net_sink comp="1662" pin=0"/></net>

<net id="1666"><net_src comp="1662" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1667"><net_src comp="1662" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1671"><net_src comp="1211" pin="2"/><net_sink comp="1668" pin=0"/></net>

<net id="1672"><net_src comp="1668" pin="1"/><net_sink comp="1280" pin=1"/></net>

<net id="1676"><net_src comp="1217" pin="2"/><net_sink comp="1673" pin=0"/></net>

<net id="1677"><net_src comp="1673" pin="1"/><net_sink comp="1273" pin=0"/></net>

<net id="1678"><net_src comp="1673" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1682"><net_src comp="1223" pin="2"/><net_sink comp="1679" pin=0"/></net>

<net id="1683"><net_src comp="1679" pin="1"/><net_sink comp="1303" pin=1"/></net>

<net id="1687"><net_src comp="1229" pin="2"/><net_sink comp="1684" pin=0"/></net>

<net id="1688"><net_src comp="1684" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1689"><net_src comp="1684" pin="1"/><net_sink comp="1303" pin=0"/></net>

<net id="1693"><net_src comp="1235" pin="2"/><net_sink comp="1690" pin=0"/></net>

<net id="1694"><net_src comp="1690" pin="1"/><net_sink comp="1326" pin=1"/></net>

<net id="1698"><net_src comp="1241" pin="2"/><net_sink comp="1695" pin=0"/></net>

<net id="1699"><net_src comp="1695" pin="1"/><net_sink comp="1319" pin=0"/></net>

<net id="1700"><net_src comp="1695" pin="1"/><net_sink comp="1326" pin=0"/></net>

<net id="1704"><net_src comp="342" pin="2"/><net_sink comp="1701" pin=0"/></net>

<net id="1705"><net_src comp="1701" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="1709"><net_src comp="1330" pin="3"/><net_sink comp="1706" pin=0"/></net>

<net id="1710"><net_src comp="1706" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="1714"><net_src comp="1358" pin="2"/><net_sink comp="1711" pin=0"/></net>

<net id="1715"><net_src comp="1711" pin="1"/><net_sink comp="669" pin=2"/></net>

<net id="1716"><net_src comp="1711" pin="1"/><net_sink comp="679" pin=3"/></net>

<net id="1720"><net_src comp="1363" pin="2"/><net_sink comp="1717" pin=0"/></net>

<net id="1724"><net_src comp="1375" pin="4"/><net_sink comp="1721" pin=0"/></net>

<net id="1725"><net_src comp="1721" pin="1"/><net_sink comp="1497" pin=0"/></net>

<net id="1729"><net_src comp="1385" pin="1"/><net_sink comp="1726" pin=0"/></net>

<net id="1730"><net_src comp="1726" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="1731"><net_src comp="1726" pin="1"/><net_sink comp="586" pin=2"/></net>

<net id="1732"><net_src comp="1726" pin="1"/><net_sink comp="586" pin=4"/></net>

<net id="1733"><net_src comp="1726" pin="1"/><net_sink comp="586" pin=6"/></net>

<net id="1737"><net_src comp="1389" pin="1"/><net_sink comp="1734" pin=0"/></net>

<net id="1738"><net_src comp="1734" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="1739"><net_src comp="1734" pin="1"/><net_sink comp="602" pin=2"/></net>

<net id="1740"><net_src comp="1734" pin="1"/><net_sink comp="602" pin=4"/></net>

<net id="1741"><net_src comp="1734" pin="1"/><net_sink comp="602" pin=8"/></net>

<net id="1745"><net_src comp="1393" pin="1"/><net_sink comp="1742" pin=0"/></net>

<net id="1746"><net_src comp="1742" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1747"><net_src comp="1742" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="1748"><net_src comp="1742" pin="1"/><net_sink comp="618" pin=6"/></net>

<net id="1749"><net_src comp="1742" pin="1"/><net_sink comp="618" pin=8"/></net>

<net id="1753"><net_src comp="1397" pin="1"/><net_sink comp="1750" pin=0"/></net>

<net id="1754"><net_src comp="1750" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1755"><net_src comp="1750" pin="1"/><net_sink comp="634" pin=4"/></net>

<net id="1756"><net_src comp="1750" pin="1"/><net_sink comp="634" pin=6"/></net>

<net id="1757"><net_src comp="1750" pin="1"/><net_sink comp="634" pin=8"/></net>

<net id="1761"><net_src comp="1401" pin="1"/><net_sink comp="1758" pin=0"/></net>

<net id="1762"><net_src comp="1758" pin="1"/><net_sink comp="650" pin=2"/></net>

<net id="1763"><net_src comp="1758" pin="1"/><net_sink comp="650" pin=4"/></net>

<net id="1764"><net_src comp="1758" pin="1"/><net_sink comp="650" pin=6"/></net>

<net id="1765"><net_src comp="1758" pin="1"/><net_sink comp="650" pin=8"/></net>

<net id="1769"><net_src comp="1405" pin="2"/><net_sink comp="1766" pin=0"/></net>

<net id="1770"><net_src comp="1766" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="1774"><net_src comp="1417" pin="2"/><net_sink comp="1771" pin=0"/></net>

<net id="1775"><net_src comp="1771" pin="1"/><net_sink comp="618" pin=4"/></net>

<net id="1779"><net_src comp="1429" pin="2"/><net_sink comp="1776" pin=0"/></net>

<net id="1780"><net_src comp="1776" pin="1"/><net_sink comp="602" pin=6"/></net>

<net id="1784"><net_src comp="1441" pin="2"/><net_sink comp="1781" pin=0"/></net>

<net id="1785"><net_src comp="1781" pin="1"/><net_sink comp="586" pin=8"/></net>

<net id="1789"><net_src comp="1453" pin="2"/><net_sink comp="1786" pin=0"/></net>

<net id="1790"><net_src comp="1786" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="1794"><net_src comp="1487" pin="4"/><net_sink comp="1791" pin=0"/></net>

<net id="1795"><net_src comp="1791" pin="1"/><net_sink comp="1507" pin=0"/></net>

<net id="1799"><net_src comp="1500" pin="2"/><net_sink comp="1796" pin=0"/></net>

<net id="1800"><net_src comp="1796" pin="1"/><net_sink comp="679" pin=1"/></net>

<net id="1804"><net_src comp="1510" pin="2"/><net_sink comp="1801" pin=0"/></net>

<net id="1805"><net_src comp="1801" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="1806"><net_src comp="1801" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="1807"><net_src comp="1801" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1811"><net_src comp="397" pin="2"/><net_sink comp="1808" pin=0"/></net>

<net id="1812"><net_src comp="1808" pin="1"/><net_sink comp="1517" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: can_addr | {25 26 27 28 29 30 31 }
	Port: ps_ddr | {17 18 }
	Port: can_0_received | {17 }
	Port: can_1_received | {17 }
	Port: can_2_received | {17 }
	Port: can_3_received | {17 }
	Port: can_dropped | {17 }
	Port: received_can | {15 }
	Port: counter_can_0 | {15 }
	Port: counter_can_1 | {15 }
	Port: counter_can_2 | {15 }
	Port: counter_can_3 | {15 }
	Port: counter_droped | {15 }
	Port: internal_can_counter | {15 }
	Port: dropped_can_counter | {17 18 }
 - Input state : 
	Port: recvFrame_logic.1 : can_addr | {2 3 4 5 6 7 8 9 10 11 14 15 16 17 18 19 20 21 22 23 24 }
	Port: recvFrame_logic.1 : canbase | {1 }
	Port: recvFrame_logic.1 : ps_ddr | {17 18 }
	Port: recvFrame_logic.1 : ddr | {13 }
	Port: recvFrame_logic.1 : readIndex | {1 }
	Port: recvFrame_logic.1 : EN | {8 }
	Port: recvFrame_logic.1 : timestamp | {3 }
	Port: recvFrame_logic.1 : can_0_received | {}
	Port: recvFrame_logic.1 : can_1_received | {}
	Port: recvFrame_logic.1 : can_2_received | {}
	Port: recvFrame_logic.1 : can_3_received | {}
	Port: recvFrame_logic.1 : can_dropped | {}
	Port: recvFrame_logic.1 : received_can | {}
	Port: recvFrame_logic.1 : counter_can_0 | {15 }
	Port: recvFrame_logic.1 : counter_can_1 | {15 }
	Port: recvFrame_logic.1 : counter_can_2 | {15 }
	Port: recvFrame_logic.1 : counter_can_3 | {15 }
	Port: recvFrame_logic.1 : counter_droped | {15 }
	Port: recvFrame_logic.1 : internal_can_counter | {15 }
	Port: recvFrame_logic.1 : dropped_can_counter | {17 18 }
  - Chain level:
	State 1
		call_ln0 : 1
		zext_ln168 : 1
		zext_ln168_1 : 1
		add_ln168_2 : 2
		add_ln168 : 3
		tmp : 4
		shl_ln168_2 : 5
		zext_ln168_2 : 6
		add_ln168_1 : 7
		trunc_ln168_1 : 8
	State 2
		can_addr_addr : 1
		orFrameID_req : 2
	State 3
		tmp_4 : 1
		shl_ln1 : 2
		zext_ln191 : 3
		add_ln191_1 : 4
		trunc_ln191_1 : 5
		store_ln203 : 1
		store_ln204 : 1
	State 4
		can_addr_addr_1 : 1
		frameDLC_req : 2
		store_ln205 : 1
		store_ln206 : 1
	State 5
		store_ln207 : 1
		store_ln208 : 1
	State 6
		store_ln209 : 1
		store_ln210 : 1
	State 7
		store_ln211 : 1
	State 8
		id_can : 1
		zext_ln197_1 : 2
		store_ln212 : 3
		store_ln213 : 1
	State 9
		store_ln216 : 1
	State 10
		store_ln171 : 1
		FrameID_1 : 1
		zext_ln176_1 : 1
		store_ln176 : 2
		tmp_3 : 2
		trunc_ln : 2
		trunc_ln8 : 2
		trunc_ln186 : 2
	State 11
		store_ln183 : 1
		store_ln184 : 1
	State 12
		store_ln185 : 1
		store_ln186 : 1
		Dlc_assign : 1
		and_ln28 : 1
		select_ln28 : 1
		icmp_ln32 : 2
		zext_ln32 : 3
		icmp_ln32_1 : 2
		icmp_ln32_2 : 2
		select_ln32 : 3
		or_ln32 : 3
		select_ln32_1 : 3
		zext_ln32_1 : 4
		icmp_ln32_3 : 2
		icmp_ln32_4 : 2
		select_ln32_2 : 3
		or_ln32_1 : 3
		select_ln32_3 : 5
		icmp_ln32_5 : 2
		icmp_ln32_6 : 2
		select_ln32_4 : 3
		or_ln32_2 : 3
		select_ln32_5 : 6
		icmp_ln32_7 : 2
		icmp_ln32_8 : 2
		icmp_ln32_9 : 2
		icmp_ln32_10 : 2
		icmp_ln32_11 : 2
		icmp_ln32_12 : 2
		icmp_ln32_13 : 2
		icmp_ln32_14 : 2
	State 13
		zext_ln32_3 : 1
		select_ln32_9 : 2
		zext_ln32_4 : 3
		select_ln32_11 : 4
		zext_ln32_5 : 5
		NofBytes : 6
		trunc_ln27 : 7
		zext_ln214 : 7
		add_ln214 : 7
		zext_ln214_1 : 8
		store_ln214 : 9
		store_ln218 : 8
		icmp_ln223 : 7
		br_ln223 : 8
		add_ln223 : 8
		trunc_ln16 : 9
	State 14
	State 15
		add_ln265 : 1
		store_ln265 : 2
		add_ln261 : 1
		store_ln261 : 2
		add_ln257 : 1
		store_ln257 : 2
		add_ln253 : 1
		store_ln253 : 2
		add_ln269 : 1
		store_ln269 : 2
		add_ln280 : 1
		store_ln280 : 2
		write_ln281 : 2
		trunc_ln17 : 1
	State 16
		add_ln223_1 : 1
		call_ln223 : 2
	State 17
		write_ln274 : 1
		write_ln275 : 1
		write_ln276 : 1
		write_ln277 : 1
		write_ln278 : 1
		can_addr_addr_2 : 1
		can_addr_load_req : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                     Functional Unit                    |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |         grp_recvFrame_logic_1_Pipeline_1_fu_663        |    0    |    0    |    0    |    7    |    10   |    0    |
|   call   | grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_238_2_fu_669 |    0    |    0    |   6.49  |   262   |   337   |    0    |
|          | grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_679 |    0    |    0    |   6.49  |   114   |   153   |    0    |
|          |                 grp_write_ddr_1_fu_689                 |    0    |    1    | 22.6345 |   915   |   711   |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   add_ln168_2_fu_723                   |    0    |    0    |    0    |    0    |    14   |    0    |
|          |                    add_ln168_fu_729                    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                   add_ln168_1_fu_757                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln191_fu_783                    |    0    |    0    |    0    |    0    |    15   |    0    |
|          |                   add_ln191_1_fu_810                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                      id_can_fu_915                     |    0    |    0    |    0    |    0    |    7    |    0    |
|          |                    add_ln214_fu_1347                   |    0    |    0    |    0    |    0    |    7    |    0    |
|          |                     add115_fu_1358                     |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |                    add_ln223_fu_1369                   |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                    add_ln265_fu_1405                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln261_fu_1417                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln257_fu_1429                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln253_fu_1441                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln269_fu_1453                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln280_fu_1469                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                    add_ln283_fu_1482                   |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                   add_ln223_1_fu_1500                  |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    icmp_ln28_fu_1064                   |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                    icmp_ln32_fu_1083                   |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_1_fu_1093                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_2_fu_1099                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_3_fu_1131                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_4_fu_1137                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_5_fu_1165                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_6_fu_1171                  |    0    |    0    |    0    |    0    |    12   |    0    |
|   icmp   |                   icmp_ln32_7_fu_1199                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_8_fu_1205                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln32_9_fu_1211                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_10_fu_1217                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_11_fu_1223                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_12_fu_1229                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_13_fu_1235                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                  icmp_ln32_14_fu_1241                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                   icmp_ln223_fu_1363                   |    0    |    0    |    0    |    0    |    3    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   select_ln176_fu_979                  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                    FrameID_1_fu_984                    |    0    |    0    |    0    |    0    |    29   |    0    |
|          |                   select_ln28_fu_1075                  |    0    |    0    |    0    |    0    |    32   |    0    |
|          |                   select_ln32_fu_1105                  |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                  select_ln32_1_fu_1119                 |    0    |    0    |    0    |    0    |    2    |    0    |
|          |                  select_ln32_2_fu_1143                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln32_3_fu_1157                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln32_4_fu_1177                 |    0    |    0    |    0    |    0    |    3    |    0    |
|  select  |                  select_ln32_5_fu_1191                 |    0    |    0    |    0    |    0    |    3    |    0    |
|          |                  select_ln32_6_fu_1250                 |    0    |    0    |    0    |    0    |    4    |    0    |
|          |                  select_ln32_7_fu_1261                 |    0    |    0    |    0    |    0    |    4    |    0    |
|          |                  select_ln32_8_fu_1273                 |    0    |    0    |    0    |    0    |    5    |    0    |
|          |                  select_ln32_9_fu_1284                 |    0    |    0    |    0    |    0    |    5    |    0    |
|          |                 select_ln32_10_fu_1296                 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                 select_ln32_11_fu_1307                 |    0    |    0    |    0    |    0    |    6    |    0    |
|          |                      empty_fu_1319                     |    0    |    0    |    0    |    0    |    7    |    0    |
|          |                    NofBytes_fu_1330                    |    0    |    0    |    0    |    0    |    7    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                     or_ln32_fu_1113                    |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln32_1_fu_1151                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln32_2_fu_1185                   |    0    |    0    |    0    |    0    |    1    |    0    |
|    or    |                    or_ln32_3_fu_1257                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln32_4_fu_1280                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln32_5_fu_1303                   |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    empty_92_fu_1326                    |    0    |    0    |    0    |    0    |    1    |    0    |
|          |                    or_ln284_fu_1517                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    xor   |                    xor_ln28_fu_1059                    |    0    |    0    |    0    |    0    |    1    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |                    and_ln28_fu_1069                    |    0    |    0    |    0    |    0    |    1    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |               readIndex_read_read_fu_294               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                canbase_read_read_fu_300                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               timestamp_read_read_fu_313               |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                   EN_read_read_fu_326                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  orFrameID_read_fu_332                 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  frameDLC_read_fu_337                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  ddr_read_read_fu_342                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            can_addr_addr_2_read_read_fu_397            |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |                   grp_readreq_fu_306                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   grp_readreq_fu_319                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                write_ln281_write_fu_348                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln274_write_fu_355                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln275_write_fu_362                |    0    |    0    |    0    |    0    |    0    |    0    |
|   write  |                write_ln276_write_fu_369                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln277_write_fu_376                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln278_write_fu_383                |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                write_ln285_write_fu_403                |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| writeresp|                  grp_writeresp_fu_390                  |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                      shl_ln_fu_699                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   shl_ln168_1_fu_711                   |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                   shl_ln168_2_fu_745                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     shl_ln1_fu_798                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                     FrameID_fu_973                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   Dlc_assign_fu_1051                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    zext_ln168_fu_707                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln168_1_fu_719                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln168_2_fu_753                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln191_fu_806                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln197_fu_911                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln197_1_fu_921                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln171_fu_966                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln176_fu_970                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln176_1_fu_991                  |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |                   zext_ln183_fu_1030                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    zext_ln32_fu_1089                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_1_fu_1127                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_2_fu_1247                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_3_fu_1269                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_4_fu_1292                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln32_5_fu_1315                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln214_fu_1342                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  zext_ln214_1_fu_1353                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   zext_ln223_fu_1497                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                       tmp_fu_735                       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln168_1_fu_763                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_4_fu_788                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln191_1_fu_815                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln9_fu_825                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln10_fu_836                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln11_fu_847                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln12_fu_857                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln13_fu_867                   |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|                    trunc_ln14_fu_877                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln15_fu_887                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln176_1_fu_938                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  trunc_ln179_2_fu_956                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_3_fu_996                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln_fu_1006                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    trunc_ln8_fu_1016                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_5_fu_1042                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln16_fu_1375                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln17_fu_1487                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                    sext_ln168_fu_773                   |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |                    sext_ln191_fu_901                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   sext_ln283_fu_1507                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                   trunc_ln210_fu_897                   |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                   trunc_ln164_fu_926                   |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln186_fu_1026                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   trunc_ln27_fu_1338                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                      tmp_2_fu_930                      |    0    |    0    |    0    |    0    |    0    |    0    |
| bitselect|                      tmp_6_fu_948                      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      tmp_7_fu_1034                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                        |    0    |    1    | 35.6145 |   1298  |   1911  |    0    |
|----------|--------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|can_frame|    0   |   16   |   12   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    0   |   16   |   12   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       EN_read_reg_1589       |    4   |
|       NofBytes_reg_1706      |    7   |
|        add115_reg_1711       |   15   |
|     add_ln168_2_reg_1531     |   15   |
|     add_ln223_1_reg_1796     |    5   |
|      add_ln253_reg_1781      |   32   |
|      add_ln257_reg_1776      |   32   |
|      add_ln261_reg_1771      |   32   |
|      add_ln265_reg_1766      |   32   |
|      add_ln269_reg_1786      |   32   |
|   can_addr_addr_1_reg_1583   |   32   |
| can_addr_addr_2_read_reg_1808|   32   |
|   can_addr_addr_2_reg_1801   |   32   |
|    can_addr_addr_reg_1542    |   32   |
|     canbase_read_reg_1523    |   32   |
|  counter_can_0_load_reg_1726 |   32   |
|  counter_can_0_loc_0_reg_583 |   32   |
|  counter_can_1_load_reg_1734 |   32   |
|  counter_can_1_loc_0_reg_599 |   32   |
|  counter_can_2_load_reg_1742 |   32   |
|  counter_can_2_loc_0_reg_615 |   32   |
|  counter_can_3_load_reg_1750 |   32   |
|  counter_can_3_loc_0_reg_631 |   32   |
|counter_droped_1_loc_0_reg_647|   32   |
| counter_droped_load_reg_1758 |   32   |
|       ddr_read_reg_1701      |   32   |
|       frameDLC_reg_1641      |   32   |
|      icmp_ln223_reg_1717     |    1   |
|     icmp_ln32_10_reg_1673    |    1   |
|     icmp_ln32_11_reg_1679    |    1   |
|     icmp_ln32_12_reg_1684    |    1   |
|     icmp_ln32_13_reg_1690    |    1   |
|     icmp_ln32_14_reg_1695    |    1   |
|     icmp_ln32_7_reg_1657     |    1   |
|     icmp_ln32_8_reg_1662     |    1   |
|     icmp_ln32_9_reg_1668     |    1   |
|    select_ln32_5_reg_1652    |    3   |
|        tmp_2_reg_1598        |    1   |
|        tmp_3_reg_1621        |    5   |
|        tmp_6_reg_1611        |    1   |
|        tmp_7_reg_1647        |    1   |
|      trunc_ln11_reg_1553     |    8   |
|      trunc_ln12_reg_1558     |    8   |
|      trunc_ln13_reg_1563     |    8   |
|      trunc_ln14_reg_1568     |    8   |
|      trunc_ln15_reg_1573     |    8   |
|     trunc_ln164_reg_1593     |    1   |
|    trunc_ln168_1_reg_1537    |   30   |
|      trunc_ln16_reg_1721     |    4   |
|    trunc_ln176_1_reg_1605    |   11   |
|    trunc_ln179_2_reg_1616    |   18   |
|      trunc_ln17_reg_1791     |   30   |
|     trunc_ln186_reg_1636     |    8   |
|    trunc_ln191_1_reg_1548    |   30   |
|     trunc_ln210_reg_1578     |    8   |
|      trunc_ln8_reg_1631      |    8   |
|       trunc_ln_reg_1626      |    8   |
+------------------------------+--------+
|             Total            |   966  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                   grp_readreq_fu_306                   |  p1  |   2  |  32  |   64   ||    9    |
|                   grp_readreq_fu_319                   |  p1  |   2  |  32  |   64   ||    9    |
|                  grp_writeresp_fu_390                  |  p0  |   3  |   1  |    3   |
|                  grp_writeresp_fu_390                  |  p1  |   2  |  32  |   64   ||    9    |
|                    grp_access_fu_419                   |  p0  |  10  |   7  |   70   ||    41   |
|                    grp_access_fu_419                   |  p1  |  10  |   8  |   80   ||    41   |
|                    grp_access_fu_419                   |  p2  |  10  |   0  |    0   ||    41   |
|                    grp_access_fu_419                   |  p4  |   9  |   7  |   63   ||    37   |
| grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_223_1_fu_679 |  p1  |   2  |   5  |   10   ||    9    |
|--------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Total                         |      |      |      |   418  || 12.5483 ||   196   |
|--------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |    1   |   35   |  1298  |  1911  |    0   |
|   Memory  |    0   |    -   |    -   |   16   |   12   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   196  |    -   |
|  Register |    -   |    -   |    -   |   966  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   48   |  2280  |  2119  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
