$date
	Mon Dec 22 20:15:37 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module swap_nonblocking_tb $end
$var wire 4 ! b [3:0] $end
$var wire 4 " a [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 4 % a [3:0] $end
$var reg 4 & b [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1010 &
b101 %
1$
0#
b101 "
b1010 !
$end
#5
1#
#10
0#
0$
#15
b101 !
b101 &
b1010 "
b1010 %
1#
#20
0#
#25
b1010 !
b1010 &
b101 "
b101 %
1#
#30
0#
#35
b101 !
b101 &
b1010 "
b1010 %
1#
#40
0#
#45
b1010 !
b1010 &
b101 "
b101 %
1#
#50
0#
#55
b101 !
b101 &
b1010 "
b1010 %
1#
#60
0#
