Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programme/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4129bc98f0334ffc93d544bb2e8a3285 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot control_tb_behav xil_defaultlib.control_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbus_common.xtoolbox
Compiling package work.hadescomponents
Compiling architecture behavioral of entity xil_defaultlib.control [control_default]
Compiling architecture tb_architecture of entity xil_defaultlib.control_tb
Built simulation snapshot control_tb_behav
