// Seed: 865226426
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  supply1 id_3;
  assign id_1 = 1'd0;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1'b0 - 1;
  uwire id_4 = 1;
  id_5(
      .id_0((1)), .id_1(1), .id_2(id_3)
  );
  assign id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  assign modCall_1.type_4 = 0;
endmodule
