#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f3d210 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f3ce80 .scope module, "tb" "tb" 3 64;
 .timescale -12 -12;
L_0x1f710a0 .functor NOT 1, L_0x1f734d0, C4<0>, C4<0>, C4<0>;
L_0x1f73350 .functor XOR 7, L_0x1f72e60, L_0x1f732b0, C4<0000000>, C4<0000000>;
L_0x1f73460 .functor XOR 7, L_0x1f73350, L_0x1f733c0, C4<0000000>, C4<0000000>;
v0x1f6f870_0 .net *"_ivl_10", 6 0, L_0x1f733c0;  1 drivers
v0x1f6f970_0 .net *"_ivl_12", 6 0, L_0x1f73460;  1 drivers
v0x1f6fa50_0 .net *"_ivl_2", 6 0, L_0x1f72d70;  1 drivers
v0x1f6fb40_0 .net *"_ivl_4", 6 0, L_0x1f72e60;  1 drivers
v0x1f6fc20_0 .net *"_ivl_6", 6 0, L_0x1f732b0;  1 drivers
v0x1f6fd50_0 .net *"_ivl_8", 6 0, L_0x1f73350;  1 drivers
v0x1f6fe30_0 .net "a", 0 0, v0x1f6be40_0;  1 drivers
v0x1f6fed0_0 .net "b", 0 0, v0x1f6bee0_0;  1 drivers
v0x1f6ff70_0 .var "clk", 0 0;
v0x1f70010_0 .net "out_and_dut", 0 0, L_0x1f72710;  1 drivers
v0x1f700e0_0 .net "out_and_ref", 0 0, L_0x1f71170;  1 drivers
v0x1f701b0_0 .net "out_anotb_dut", 0 0, L_0x1f72c90;  1 drivers
v0x1f70280_0 .net "out_anotb_ref", 0 0, L_0x1f71c70;  1 drivers
v0x1f70350_0 .net "out_nand_dut", 0 0, L_0x1f729d0;  1 drivers
v0x1f70420_0 .net "out_nand_ref", 0 0, L_0x1f71400;  1 drivers
v0x1f704f0_0 .net "out_nor_dut", 0 0, L_0x1f72ab0;  1 drivers
v0x1f705c0_0 .net "out_nor_ref", 0 0, L_0x1f715c0;  1 drivers
v0x1f707a0_0 .net "out_or_dut", 0 0, L_0x1f72810;  1 drivers
v0x1f70870_0 .net "out_or_ref", 0 0, L_0x1f711e0;  1 drivers
v0x1f70940_0 .net "out_xnor_dut", 0 0, L_0x1f72b70;  1 drivers
v0x1f70a10_0 .net "out_xnor_ref", 0 0, L_0x1f716d0;  1 drivers
v0x1f70ae0_0 .net "out_xor_dut", 0 0, L_0x1f728f0;  1 drivers
v0x1f70bb0_0 .net "out_xor_ref", 0 0, L_0x1f712a0;  1 drivers
v0x1f70c80_0 .var/2u "stats1", 543 0;
v0x1f70d20_0 .var/2u "strobe", 0 0;
v0x1f70dc0_0 .net "tb_match", 0 0, L_0x1f734d0;  1 drivers
v0x1f70e60_0 .net "tb_mismatch", 0 0, L_0x1f710a0;  1 drivers
v0x1f70f00_0 .net "wavedrom_enable", 0 0, v0x1f6c020_0;  1 drivers
v0x1f70fd0_0 .net "wavedrom_title", 511 0, v0x1f6c0c0_0;  1 drivers
LS_0x1f72d70_0_0 .concat [ 1 1 1 1], L_0x1f71c70, L_0x1f716d0, L_0x1f715c0, L_0x1f71400;
LS_0x1f72d70_0_4 .concat [ 1 1 1 0], L_0x1f712a0, L_0x1f711e0, L_0x1f71170;
L_0x1f72d70 .concat [ 4 3 0 0], LS_0x1f72d70_0_0, LS_0x1f72d70_0_4;
LS_0x1f72e60_0_0 .concat [ 1 1 1 1], L_0x1f71c70, L_0x1f716d0, L_0x1f715c0, L_0x1f71400;
LS_0x1f72e60_0_4 .concat [ 1 1 1 0], L_0x1f712a0, L_0x1f711e0, L_0x1f71170;
L_0x1f72e60 .concat [ 4 3 0 0], LS_0x1f72e60_0_0, LS_0x1f72e60_0_4;
LS_0x1f732b0_0_0 .concat [ 1 1 1 1], L_0x1f72c90, L_0x1f72b70, L_0x1f72ab0, L_0x1f729d0;
LS_0x1f732b0_0_4 .concat [ 1 1 1 0], L_0x1f728f0, L_0x1f72810, L_0x1f72710;
L_0x1f732b0 .concat [ 4 3 0 0], LS_0x1f732b0_0_0, LS_0x1f732b0_0_4;
LS_0x1f733c0_0_0 .concat [ 1 1 1 1], L_0x1f71c70, L_0x1f716d0, L_0x1f715c0, L_0x1f71400;
LS_0x1f733c0_0_4 .concat [ 1 1 1 0], L_0x1f712a0, L_0x1f711e0, L_0x1f71170;
L_0x1f733c0 .concat [ 4 3 0 0], LS_0x1f733c0_0_0, LS_0x1f733c0_0_4;
L_0x1f734d0 .cmp/eeq 7, L_0x1f72d70, L_0x1f73460;
S_0x1f3caf0 .scope module, "good1" "reference_module" 3 129, 3 4 0, S_0x1f3ce80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_and";
    .port_info 3 /OUTPUT 1 "out_or";
    .port_info 4 /OUTPUT 1 "out_xor";
    .port_info 5 /OUTPUT 1 "out_nand";
    .port_info 6 /OUTPUT 1 "out_nor";
    .port_info 7 /OUTPUT 1 "out_xnor";
    .port_info 8 /OUTPUT 1 "out_anotb";
L_0x1f71170 .functor AND 1, v0x1f6be40_0, v0x1f6bee0_0, C4<1>, C4<1>;
L_0x1f711e0 .functor OR 1, v0x1f6be40_0, v0x1f6bee0_0, C4<0>, C4<0>;
L_0x1f712a0 .functor XOR 1, v0x1f6be40_0, v0x1f6bee0_0, C4<0>, C4<0>;
L_0x1f71360 .functor AND 1, v0x1f6be40_0, v0x1f6bee0_0, C4<1>, C4<1>;
L_0x1f71400 .functor NOT 1, L_0x1f71360, C4<0>, C4<0>, C4<0>;
L_0x1f71510 .functor OR 1, v0x1f6be40_0, v0x1f6bee0_0, C4<0>, C4<0>;
L_0x1f715c0 .functor NOT 1, L_0x1f71510, C4<0>, C4<0>, C4<0>;
L_0x1f716d0 .functor XNOR 1, v0x1f6be40_0, v0x1f6bee0_0, C4<0>, C4<0>;
L_0x1f71c00 .functor NOT 1, v0x1f6bee0_0, C4<0>, C4<0>, C4<0>;
L_0x1f71c70 .functor AND 1, v0x1f6be40_0, L_0x1f71c00, C4<1>, C4<1>;
v0x1f40930_0 .net *"_ivl_10", 0 0, L_0x1f71510;  1 drivers
v0x1f417f0_0 .net *"_ivl_16", 0 0, L_0x1f71c00;  1 drivers
v0x1f0c850_0 .net *"_ivl_6", 0 0, L_0x1f71360;  1 drivers
v0x1f0cb80_0 .net "a", 0 0, v0x1f6be40_0;  alias, 1 drivers
v0x1f0cea0_0 .net "b", 0 0, v0x1f6bee0_0;  alias, 1 drivers
v0x1f0d200_0 .net "out_and", 0 0, L_0x1f71170;  alias, 1 drivers
v0x1f6b0e0_0 .net "out_anotb", 0 0, L_0x1f71c70;  alias, 1 drivers
v0x1f6b1a0_0 .net "out_nand", 0 0, L_0x1f71400;  alias, 1 drivers
v0x1f6b260_0 .net "out_nor", 0 0, L_0x1f715c0;  alias, 1 drivers
v0x1f6b320_0 .net "out_or", 0 0, L_0x1f711e0;  alias, 1 drivers
v0x1f6b3e0_0 .net "out_xnor", 0 0, L_0x1f716d0;  alias, 1 drivers
v0x1f6b4a0_0 .net "out_xor", 0 0, L_0x1f712a0;  alias, 1 drivers
S_0x1f6b680 .scope module, "stim1" "stimulus_gen" 3 124, 3 27 0, S_0x1f3ce80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1f6be40_0 .var "a", 0 0;
v0x1f6bee0_0 .var "b", 0 0;
v0x1f6bf80_0 .net "clk", 0 0, v0x1f6ff70_0;  1 drivers
v0x1f6c020_0 .var "wavedrom_enable", 0 0;
v0x1f6c0c0_0 .var "wavedrom_title", 511 0;
E_0x1f16160/0 .event negedge, v0x1f6bf80_0;
E_0x1f16160/1 .event posedge, v0x1f6bf80_0;
E_0x1f16160 .event/or E_0x1f16160/0, E_0x1f16160/1;
E_0x1f163d0 .event negedge, v0x1f6bf80_0;
E_0x1f16620 .event posedge, v0x1f6bf80_0;
S_0x1f6b940 .scope task, "wavedrom_start" "wavedrom_start" 3 38, 3 38 0, S_0x1f6b680;
 .timescale -12 -12;
v0x1f6bb40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f6bc40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 41, 3 41 0, S_0x1f6b680;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f6c270 .scope module, "top_module1" "top_module" 3 140, 4 1 0, S_0x1f3ce80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "out_and";
    .port_info 3 /OUTPUT 1 "out_or";
    .port_info 4 /OUTPUT 1 "out_xor";
    .port_info 5 /OUTPUT 1 "out_nand";
    .port_info 6 /OUTPUT 1 "out_nor";
    .port_info 7 /OUTPUT 1 "out_xnor";
    .port_info 8 /OUTPUT 1 "out_anotb";
L_0x1f72710 .functor BUFZ 1, L_0x1f71de0, C4<0>, C4<0>, C4<0>;
L_0x1f72810 .functor BUFZ 1, L_0x1f71e50, C4<0>, C4<0>, C4<0>;
L_0x1f728f0 .functor BUFZ 1, L_0x1f71f10, C4<0>, C4<0>, C4<0>;
L_0x1f729d0 .functor BUFZ 1, L_0x1f720a0, C4<0>, C4<0>, C4<0>;
L_0x1f72ab0 .functor BUFZ 1, L_0x1f72260, C4<0>, C4<0>, C4<0>;
L_0x1f72b70 .functor BUFZ 1, L_0x1f72420, C4<0>, C4<0>, C4<0>;
L_0x1f72c90 .functor BUFZ 1, L_0x1f725e0, C4<0>, C4<0>, C4<0>;
v0x1f6ea00_0 .net "a", 0 0, v0x1f6be40_0;  alias, 1 drivers
v0x1f6eaa0_0 .net "and_output", 0 0, L_0x1f71de0;  1 drivers
v0x1f6eb90_0 .net "anotb_output", 0 0, L_0x1f725e0;  1 drivers
v0x1f6ec90_0 .net "b", 0 0, v0x1f6bee0_0;  alias, 1 drivers
v0x1f6ed30_0 .net "nand_output", 0 0, L_0x1f720a0;  1 drivers
v0x1f6ee20_0 .net "nor_output", 0 0, L_0x1f72260;  1 drivers
v0x1f6eef0_0 .net "or_output", 0 0, L_0x1f71e50;  1 drivers
v0x1f6efc0_0 .net "out_and", 0 0, L_0x1f72710;  alias, 1 drivers
v0x1f6f060_0 .net "out_anotb", 0 0, L_0x1f72c90;  alias, 1 drivers
v0x1f6f100_0 .net "out_nand", 0 0, L_0x1f729d0;  alias, 1 drivers
v0x1f6f1a0_0 .net "out_nor", 0 0, L_0x1f72ab0;  alias, 1 drivers
v0x1f6f240_0 .net "out_or", 0 0, L_0x1f72810;  alias, 1 drivers
v0x1f6f2e0_0 .net "out_xnor", 0 0, L_0x1f72b70;  alias, 1 drivers
v0x1f6f380_0 .net "out_xor", 0 0, L_0x1f728f0;  alias, 1 drivers
v0x1f6f420_0 .net "xnor_output", 0 0, L_0x1f72420;  1 drivers
v0x1f6f4f0_0 .net "xor_output", 0 0, L_0x1f71f10;  1 drivers
S_0x1f6c4a0 .scope module, "and1" "and_gate" 4 22, 4 40 0, S_0x1f6c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f71de0 .functor AND 1, v0x1f6be40_0, v0x1f6bee0_0, C4<1>, C4<1>;
v0x1f6c6a0_0 .net "a", 0 0, v0x1f6be40_0;  alias, 1 drivers
v0x1f6c7b0_0 .net "b", 0 0, v0x1f6bee0_0;  alias, 1 drivers
v0x1f6c8c0_0 .net "y", 0 0, L_0x1f71de0;  alias, 1 drivers
S_0x1f6c9c0 .scope module, "anotb1" "anotb_gate" 4 28, 4 82 0, S_0x1f6c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f72550 .functor NOT 1, v0x1f6bee0_0, C4<0>, C4<0>, C4<0>;
L_0x1f725e0 .functor AND 1, v0x1f6be40_0, L_0x1f72550, C4<1>, C4<1>;
v0x1f6cba0_0 .net *"_ivl_0", 0 0, L_0x1f72550;  1 drivers
v0x1f6cca0_0 .net "a", 0 0, v0x1f6be40_0;  alias, 1 drivers
v0x1f6cd60_0 .net "b", 0 0, v0x1f6bee0_0;  alias, 1 drivers
v0x1f6ce00_0 .net "y", 0 0, L_0x1f725e0;  alias, 1 drivers
S_0x1f6cf00 .scope module, "nand1" "nand_gate" 4 25, 4 61 0, S_0x1f6c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f72010 .functor AND 1, v0x1f6be40_0, v0x1f6bee0_0, C4<1>, C4<1>;
L_0x1f720a0 .functor NOT 1, L_0x1f72010, C4<0>, C4<0>, C4<0>;
v0x1f6d0e0_0 .net *"_ivl_0", 0 0, L_0x1f72010;  1 drivers
v0x1f6d1c0_0 .net "a", 0 0, v0x1f6be40_0;  alias, 1 drivers
v0x1f6d310_0 .net "b", 0 0, v0x1f6bee0_0;  alias, 1 drivers
v0x1f6d470_0 .net "y", 0 0, L_0x1f720a0;  alias, 1 drivers
S_0x1f6d570 .scope module, "nor1" "nor_gate" 4 26, 4 68 0, S_0x1f6c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f721d0 .functor OR 1, v0x1f6be40_0, v0x1f6bee0_0, C4<0>, C4<0>;
L_0x1f72260 .functor NOT 1, L_0x1f721d0, C4<0>, C4<0>, C4<0>;
v0x1f6d700_0 .net *"_ivl_0", 0 0, L_0x1f721d0;  1 drivers
v0x1f6d800_0 .net "a", 0 0, v0x1f6be40_0;  alias, 1 drivers
v0x1f6d8c0_0 .net "b", 0 0, v0x1f6bee0_0;  alias, 1 drivers
v0x1f6d990_0 .net "y", 0 0, L_0x1f72260;  alias, 1 drivers
S_0x1f6da90 .scope module, "or1" "or_gate" 4 23, 4 47 0, S_0x1f6c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f71e50 .functor OR 1, v0x1f6be40_0, v0x1f6bee0_0, C4<0>, C4<0>;
v0x1f6dc70_0 .net "a", 0 0, v0x1f6be40_0;  alias, 1 drivers
v0x1f6dd30_0 .net "b", 0 0, v0x1f6bee0_0;  alias, 1 drivers
v0x1f6ddf0_0 .net "y", 0 0, L_0x1f71e50;  alias, 1 drivers
S_0x1f6def0 .scope module, "xnor1" "xnor_gate" 4 27, 4 75 0, S_0x1f6c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f72390 .functor XOR 1, v0x1f6be40_0, v0x1f6bee0_0, C4<0>, C4<0>;
L_0x1f72420 .functor NOT 1, L_0x1f72390, C4<0>, C4<0>, C4<0>;
v0x1f6e0d0_0 .net *"_ivl_0", 0 0, L_0x1f72390;  1 drivers
v0x1f6e1d0_0 .net "a", 0 0, v0x1f6be40_0;  alias, 1 drivers
v0x1f6e290_0 .net "b", 0 0, v0x1f6bee0_0;  alias, 1 drivers
v0x1f6e360_0 .net "y", 0 0, L_0x1f72420;  alias, 1 drivers
S_0x1f6e460 .scope module, "xor1" "xor_gate" 4 24, 4 54 0, S_0x1f6c270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
L_0x1f71f10 .functor XOR 1, v0x1f6be40_0, v0x1f6bee0_0, C4<0>, C4<0>;
v0x1f6e640_0 .net "a", 0 0, v0x1f6be40_0;  alias, 1 drivers
v0x1f6e700_0 .net "b", 0 0, v0x1f6bee0_0;  alias, 1 drivers
v0x1f6e8d0_0 .net "y", 0 0, L_0x1f71f10;  alias, 1 drivers
S_0x1f6f6a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 153, 3 153 0, S_0x1f3ce80;
 .timescale -12 -12;
E_0x1efe9f0 .event anyedge, v0x1f70d20_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f70d20_0;
    %nor/r;
    %assign/vec4 v0x1f70d20_0, 0;
    %wait E_0x1efe9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f6b680;
T_3 ;
    %wait E_0x1f163d0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f6bee0_0, 0;
    %assign/vec4 v0x1f6be40_0, 0;
    %wait E_0x1f16620;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f6bee0_0, 0;
    %assign/vec4 v0x1f6be40_0, 0;
    %wait E_0x1f16620;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f6bee0_0, 0;
    %assign/vec4 v0x1f6be40_0, 0;
    %wait E_0x1f16620;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f6bee0_0, 0;
    %assign/vec4 v0x1f6be40_0, 0;
    %wait E_0x1f16620;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x1f6bee0_0, 0;
    %assign/vec4 v0x1f6be40_0, 0;
    %wait E_0x1f163d0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f6bc40;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f16160;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1f6bee0_0, 0;
    %assign/vec4 v0x1f6be40_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f3ce80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f6ff70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f70d20_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1f3ce80;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f6ff70_0;
    %inv;
    %store/vec4 v0x1f6ff70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1f3ce80;
T_6 ;
    %vpi_call/w 3 116 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 117 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f6bf80_0, v0x1f70e60_0, v0x1f6fe30_0, v0x1f6fed0_0, v0x1f700e0_0, v0x1f70010_0, v0x1f70870_0, v0x1f707a0_0, v0x1f70bb0_0, v0x1f70ae0_0, v0x1f70420_0, v0x1f70350_0, v0x1f705c0_0, v0x1f704f0_0, v0x1f70a10_0, v0x1f70940_0, v0x1f70280_0, v0x1f701b0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1f3ce80;
T_7 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_and", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_and" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 164 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 165 "$display", "Hint: Output '%s' has no mismatches.", "out_or" {0 0 0};
T_7.3 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 166 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 167 "$display", "Hint: Output '%s' has no mismatches.", "out_xor" {0 0 0};
T_7.5 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 168 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_nand", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 169 "$display", "Hint: Output '%s' has no mismatches.", "out_nand" {0 0 0};
T_7.7 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 170 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_nor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.9;
T_7.8 ;
    %vpi_call/w 3 171 "$display", "Hint: Output '%s' has no mismatches.", "out_nor" {0 0 0};
T_7.9 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 172 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xnor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.11;
T_7.10 ;
    %vpi_call/w 3 173 "$display", "Hint: Output '%s' has no mismatches.", "out_xnor" {0 0 0};
T_7.11 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.12, 4;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 174 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_anotb", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.13;
T_7.12 ;
    %vpi_call/w 3 175 "$display", "Hint: Output '%s' has no mismatches.", "out_anotb" {0 0 0};
T_7.13 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 177 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 178 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 179 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1f3ce80;
T_8 ;
    %wait E_0x1f16160;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f70c80_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
    %load/vec4 v0x1f70dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 190 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f70c80_0;
    %pushi/vec4 512, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1f700e0_0;
    %load/vec4 v0x1f700e0_0;
    %load/vec4 v0x1f70010_0;
    %xor;
    %load/vec4 v0x1f700e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 194 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x1f70870_0;
    %load/vec4 v0x1f70870_0;
    %load/vec4 v0x1f707a0_0;
    %xor;
    %load/vec4 v0x1f70870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 197 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x1f70bb0_0;
    %load/vec4 v0x1f70bb0_0;
    %load/vec4 v0x1f70ae0_0;
    %xor;
    %load/vec4 v0x1f70bb0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 200 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.12 ;
    %load/vec4 v0x1f70420_0;
    %load/vec4 v0x1f70420_0;
    %load/vec4 v0x1f70350_0;
    %xor;
    %load/vec4 v0x1f70420_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 203 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.18 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.16 ;
    %load/vec4 v0x1f705c0_0;
    %load/vec4 v0x1f705c0_0;
    %load/vec4 v0x1f704f0_0;
    %xor;
    %load/vec4 v0x1f705c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.20, 6;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.22, 4;
    %vpi_func 3 206 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.22 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.20 ;
    %load/vec4 v0x1f70a10_0;
    %load/vec4 v0x1f70a10_0;
    %load/vec4 v0x1f70940_0;
    %xor;
    %load/vec4 v0x1f70a10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.24, 6;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.26, 4;
    %vpi_func 3 209 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.26 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.24 ;
    %load/vec4 v0x1f70280_0;
    %load/vec4 v0x1f70280_0;
    %load/vec4 v0x1f701b0_0;
    %xor;
    %load/vec4 v0x1f70280_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.28, 6;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.30, 4;
    %vpi_func 3 212 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.30 ;
    %load/vec4 v0x1f70c80_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f70c80_0, 4, 32;
T_8.28 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gates/gates_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/gates/iter0/response12/top_module.sv";
