

================================================================
== Vitis HLS Report for 'pl_vecadd'
================================================================
* Date:           Sun Nov  3 17:13:10 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1045|     1045|  10.450 us|  10.450 us|  1046|  1046|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |     1042|     1042|        20|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 1, D = 20, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 23 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 3 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 24 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c" [pl_vecadd.cpp:5]   --->   Operation 25 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 26 [2/2] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b" [pl_vecadd.cpp:5]   --->   Operation 26 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [2/2] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a" [pl_vecadd.cpp:5]   --->   Operation 27 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln14 = store i11 0, i11 %i" [pl_vecadd.cpp:14]   --->   Operation 28 'store' 'store_ln14' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [pl_vecadd.cpp:5]   --->   Operation 29 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data0, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_0, void @empty_1, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data1, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_2, void @empty_1, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data2, void @empty, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data2"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_7, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %a, void @empty_8, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_7, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_9, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_7, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %b, void @empty_8, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_7, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_4, i32 1, i32 1, void @empty_5, i32 0, i32 0, void @empty_14, void @empty_10, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_7, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %c, void @empty_8, i32 1, i32 1, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_7, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_14, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (1.00ns)   --->   "%c_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %c" [pl_vecadd.cpp:5]   --->   Operation 43 'read' 'c_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 44 [1/2] (1.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %b" [pl_vecadd.cpp:5]   --->   Operation 44 'read' 'b_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 45 [1/2] (1.00ns)   --->   "%a_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %a" [pl_vecadd.cpp:5]   --->   Operation 45 'read' 'a_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%br_ln14 = br void %for.inc" [pl_vecadd.cpp:14]   --->   Operation 46 'br' 'br_ln14' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.22>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%first_iter_0 = phi i1 0, void %new.latch.for.inc.split, i1 1, void %entry"   --->   Operation 47 'phi' 'first_iter_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%i_1 = load i11 %i" [pl_vecadd.cpp:14]   --->   Operation 48 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln14 = icmp_eq  i11 %i_1, i11 1024" [pl_vecadd.cpp:14]   --->   Operation 49 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.79ns)   --->   "%add_ln14 = add i11 %i_1, i11 1" [pl_vecadd.cpp:14]   --->   Operation 50 'add' 'add_ln14' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %new.body.for.inc, void %for.end" [pl_vecadd.cpp:14]   --->   Operation 51 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %first_iter_0, void %for.inc.split, void %for.first.iter.for.inc" [pl_vecadd.cpp:14]   --->   Operation 52 'br' 'br_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln14 = store i11 %add_ln14, i11 %i" [pl_vecadd.cpp:14]   --->   Operation 53 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc" [pl_vecadd.cpp:14]   --->   Operation 54 'br' 'br_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %a_read, i32 2, i32 63" [pl_vecadd.cpp:14]   --->   Operation 55 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i62 %trunc_ln" [pl_vecadd.cpp:14]   --->   Operation 56 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%data0_addr = getelementptr i32 %data0, i64 %sext_ln14" [pl_vecadd.cpp:14]   --->   Operation 57 'getelementptr' 'data0_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln14_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %b_read, i32 2, i32 63" [pl_vecadd.cpp:14]   --->   Operation 58 'partselect' 'trunc_ln14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i62 %trunc_ln14_1" [pl_vecadd.cpp:14]   --->   Operation 59 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr i32 %data1, i64 %sext_ln14_1" [pl_vecadd.cpp:14]   --->   Operation 60 'getelementptr' 'data1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 61 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 62 [8/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 62 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 63 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 63 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 64 [7/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 64 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 65 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 65 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 66 [6/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 66 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 67 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 67 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 68 [5/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 68 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 69 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 69 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 70 [4/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 70 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 71 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 71 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 72 [3/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 72 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 73 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 73 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 74 [2/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 74 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 75 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data0_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 75 'readreq' 'empty' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 76 [1/8] (7.30ns)   --->   "%empty_20 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %data1_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 76 'readreq' 'empty_20' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 77 [1/1] (7.30ns)   --->   "%data0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data0_addr" [pl_vecadd.cpp:17]   --->   Operation 77 'read' 'data0_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 78 [1/1] (7.30ns)   --->   "%data1_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %data1_addr" [pl_vecadd.cpp:17]   --->   Operation 78 'read' 'data1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 79 [1/1] (0.79ns)   --->   "%icmp_ln14_1 = icmp_eq  i11 %add_ln14, i11 1024" [pl_vecadd.cpp:14]   --->   Operation 79 'icmp' 'icmp_ln14_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14_1, void %new.latch.for.inc.split, void %last.iter.for.inc.split" [pl_vecadd.cpp:14]   --->   Operation 80 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 81 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %data0_addr_read" [pl_vecadd.cpp:17]   --->   Operation 81 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln17_1 = bitcast i32 %data1_addr_read" [pl_vecadd.cpp:17]   --->   Operation 82 'bitcast' 'bitcast_ln17_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 83 [4/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln17, i32 %bitcast_ln17_1" [pl_vecadd.cpp:17]   --->   Operation 83 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 84 [3/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln17, i32 %bitcast_ln17_1" [pl_vecadd.cpp:17]   --->   Operation 84 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 85 [2/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln17, i32 %bitcast_ln17_1" [pl_vecadd.cpp:17]   --->   Operation 85 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln14_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %c_read, i32 2, i32 63" [pl_vecadd.cpp:14]   --->   Operation 86 'partselect' 'trunc_ln14_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln14_2 = sext i62 %trunc_ln14_2" [pl_vecadd.cpp:14]   --->   Operation 87 'sext' 'sext_ln14_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr i32 %data2, i64 %sext_ln14_2" [pl_vecadd.cpp:14]   --->   Operation 88 'getelementptr' 'data2_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 89 [1/1] (7.30ns)   --->   "%empty_21 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %data2_addr, i32 1024" [pl_vecadd.cpp:14]   --->   Operation 89 'writereq' 'empty_21' <Predicate = (first_iter_0)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.inc.split" [pl_vecadd.cpp:14]   --->   Operation 90 'br' 'br_ln14' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_16 : Operation 91 [1/4] (6.43ns)   --->   "%add = fadd i32 %bitcast_ln17, i32 %bitcast_ln17_1" [pl_vecadd.cpp:17]   --->   Operation 91 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_13" [pl_vecadd.cpp:16]   --->   Operation 92 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [pl_vecadd.cpp:14]   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [pl_vecadd.cpp:14]   --->   Operation 94 'specloopname' 'specloopname_ln14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln17_2 = bitcast i32 %add" [pl_vecadd.cpp:17]   --->   Operation 95 'bitcast' 'bitcast_ln17_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (7.30ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %data2_addr, i32 %bitcast_ln17_2, i4 15" [pl_vecadd.cpp:17]   --->   Operation 96 'write' 'write_ln17' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 97 [5/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %data2_addr" [pl_vecadd.cpp:20]   --->   Operation 97 'writeresp' 'empty_22' <Predicate = (icmp_ln14_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 98 [4/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %data2_addr" [pl_vecadd.cpp:20]   --->   Operation 98 'writeresp' 'empty_22' <Predicate = (icmp_ln14_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 99 [3/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %data2_addr" [pl_vecadd.cpp:20]   --->   Operation 99 'writeresp' 'empty_22' <Predicate = (icmp_ln14_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 100 [2/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %data2_addr" [pl_vecadd.cpp:20]   --->   Operation 100 'writeresp' 'empty_22' <Predicate = (icmp_ln14_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 101 [1/5] (7.30ns)   --->   "%empty_22 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %data2_addr" [pl_vecadd.cpp:20]   --->   Operation 101 'writeresp' 'empty_22' <Predicate = (icmp_ln14_1)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln14 = br void %new.latch.for.inc.split" [pl_vecadd.cpp:14]   --->   Operation 102 'br' 'br_ln14' <Predicate = (icmp_ln14_1)> <Delay = 0.00>

State 23 <SV = 3> <Delay = 0.00>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [pl_vecadd.cpp:20]   --->   Operation 103 'ret' 'ret_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('c_read', pl_vecadd.cpp:5) on port 'c' (pl_vecadd.cpp:5) [22]  (1.000 ns)

 <State 2>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('c_read', pl_vecadd.cpp:5) on port 'c' (pl_vecadd.cpp:5) [22]  (1.000 ns)

 <State 3>: 1.225ns
The critical path consists of the following:
	'load' operation ('i', pl_vecadd.cpp:14) on local variable 'i' [29]  (0.000 ns)
	'add' operation ('add_ln14', pl_vecadd.cpp:14) [31]  (0.798 ns)
	'store' operation ('store_ln14', pl_vecadd.cpp:14) of variable 'add_ln14', pl_vecadd.cpp:14 on local variable 'i' [66]  (0.427 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('data0_addr', pl_vecadd.cpp:14) [36]  (0.000 ns)
	bus request operation ('empty', pl_vecadd.cpp:14) on port 'data0' (pl_vecadd.cpp:14) [45]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', pl_vecadd.cpp:14) on port 'data0' (pl_vecadd.cpp:14) [45]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', pl_vecadd.cpp:14) on port 'data0' (pl_vecadd.cpp:14) [45]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', pl_vecadd.cpp:14) on port 'data0' (pl_vecadd.cpp:14) [45]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', pl_vecadd.cpp:14) on port 'data0' (pl_vecadd.cpp:14) [45]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', pl_vecadd.cpp:14) on port 'data0' (pl_vecadd.cpp:14) [45]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', pl_vecadd.cpp:14) on port 'data0' (pl_vecadd.cpp:14) [45]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', pl_vecadd.cpp:14) on port 'data0' (pl_vecadd.cpp:14) [45]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('data0_addr_read', pl_vecadd.cpp:17) on port 'data0' (pl_vecadd.cpp:17) [53]  (7.300 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', pl_vecadd.cpp:17) [57]  (6.437 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', pl_vecadd.cpp:17) [57]  (6.437 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', pl_vecadd.cpp:17) [57]  (6.437 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('data2_addr', pl_vecadd.cpp:14) [42]  (0.000 ns)
	bus request operation ('empty_21', pl_vecadd.cpp:14) on port 'data2' (pl_vecadd.cpp:14) [47]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus write operation ('write_ln17', pl_vecadd.cpp:17) on port 'data2' (pl_vecadd.cpp:17) [59]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_22', pl_vecadd.cpp:20) on port 'data2' (pl_vecadd.cpp:20) [63]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_22', pl_vecadd.cpp:20) on port 'data2' (pl_vecadd.cpp:20) [63]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_22', pl_vecadd.cpp:20) on port 'data2' (pl_vecadd.cpp:20) [63]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_22', pl_vecadd.cpp:20) on port 'data2' (pl_vecadd.cpp:20) [63]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_22', pl_vecadd.cpp:20) on port 'data2' (pl_vecadd.cpp:20) [63]  (7.300 ns)

 <State 23>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
