// Seed: 4073226200
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_7 = 1;
  import id_8::*;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    input wand id_2,
    output wire id_3,
    input uwire id_4,
    output tri1 id_5,
    input tri id_6,
    output supply0 id_7,
    input uwire id_8,
    output tri0 id_9,
    output wor id_10,
    input tri0 id_11,
    output wand id_12,
    output supply0 id_13,
    output wor id_14,
    input tri1 id_15,
    output uwire id_16,
    input wor id_17,
    output wire id_18,
    input tri0 id_19,
    output wor id_20,
    input wand id_21,
    input tri0 id_22
);
  assign id_10 = -1;
  wire id_24;
  assign id_9 = 1;
  wire id_25;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_25,
      id_25,
      id_24,
      id_25,
      id_24
  );
endmodule
