module wideexpr_00145(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (ctrl[6]?{4{4'b1100}}:(ctrl[1]?$unsigned((($signed((ctrl[7]?s2:{1{5'sb01010}})))!=(({1{u7}})^(~&($unsigned(s5)))))<<<({s5})):(({((s6)>>((3'b010)>>>(1'sb1)))<<(((ctrl[0]?4'sb1011:s7))<=(s3)),$signed({2'b11,u6})})^({(ctrl[7]?(1'sb1)^~(s2):+((1'sb0)&(6'sb100101))),(ctrl[2]?(s1)>>>((s0)<<(1'sb1)):((2'sb10)>>>(1'sb1))>>((5'sb10110)<<<(4'sb0001))),(s0)<<<(((ctrl[2]?u7:2'b11))>>((ctrl[0]?3'sb011:s1))),-(u1)}))<<($unsigned({+((ctrl[7]?(ctrl[4]?s4:5'b11100):(u4)!=(u3))),(((s6)&(s3))>>(s2))^~(((ctrl[0]?s7:s1))-(-(s1))),u1}))));
  assign y1 = +(~|((ctrl[4]?$signed(((5'sb01100)+(s3))>>>(3'b111)):((ctrl[7]?s3:$signed(5'sb11111)))<<<((ctrl[4]?{4'sb0000,2'sb01}:$signed(6'sb100011))))));
  assign y2 = 2'sb11;
  assign y3 = (5'sb00010)&((ctrl[5]?+(4'sb0010):($signed(($signed(s5))+((ctrl[2]?2'sb00:1'sb0))))&(+(((s0)>>>(4'sb1110))^~($signed(s1))))));
  assign y4 = (((ctrl[5]?+({((s7)^(u2))<<({4'sb0001,5'sb11101}),{{1{s3}},(ctrl[3]?4'sb0111:s6),$signed(2'sb10),4'sb1110},s0,((1'sb1)-(s4))>>((5'sb01101)!=(s6))}):$signed(+({4{(s1)>>(s6)}}))))<<(+((ctrl[6]?6'sb111010:2'sb11))))-(($signed({4{{(ctrl[7]?(2'sb01)^(s5):3'sb101),({2'sb01})<<<(s6),2'sb00}}}))+((3'sb101)<<<(3'sb000)));
  assign y5 = $signed((ctrl[3]?(ctrl[3]?2'b01:1'b0):5'b01010));
  assign y6 = s3;
  assign y7 = +(u7);
endmodule
