/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [39:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [35:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(celloutsig_0_1z ? in_data[76] : in_data[12]);
  assign celloutsig_1_6z = !(in_data[101] ? celloutsig_1_0z : celloutsig_1_1z[8]);
  assign celloutsig_1_4z = { in_data[141:140], celloutsig_1_1z } + { celloutsig_1_2z[12:11], celloutsig_1_1z };
  assign celloutsig_1_15z = { in_data[164:159], celloutsig_1_6z } <= { celloutsig_1_13z[6:3], celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_4z = celloutsig_0_0z[19:7] && { celloutsig_0_0z[11:2], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[123:113] && in_data[171:161];
  assign celloutsig_1_10z = { celloutsig_1_4z[8:3], celloutsig_1_0z } && { celloutsig_1_1z[8:3], celloutsig_1_8z };
  assign celloutsig_1_18z = celloutsig_1_1z[5:0] && celloutsig_1_7z[11:6];
  assign celloutsig_0_1z = celloutsig_0_0z[30:28] || celloutsig_0_0z[23:21];
  assign celloutsig_1_19z = { in_data[176:167], celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_15z } || { celloutsig_1_11z[6:0], celloutsig_1_11z, celloutsig_1_16z };
  assign celloutsig_1_2z = { in_data[105:97], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } * { in_data[164:154], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[112:100] * { in_data[181:171], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_16z = in_data[100:96] * { celloutsig_1_1z[3:0], celloutsig_1_15z };
  assign celloutsig_0_6z = - in_data[24:21];
  assign celloutsig_1_1z = - { in_data[153:146], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_9z = - { celloutsig_1_1z[10], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_7z = ^ { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_11z = celloutsig_1_9z[9:2] ^ { celloutsig_1_7z[7:2], celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_1_13z = in_data[106:100] ^ celloutsig_1_11z[6:0];
  always_latch
    if (clkin_data[0]) celloutsig_0_0z = 40'h0000000000;
    else if (!celloutsig_1_18z) celloutsig_0_0z = in_data[86:47];
  assign celloutsig_1_3z = ~((celloutsig_1_2z[11] & celloutsig_1_1z[3]) | (in_data[144] & celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_3z & celloutsig_1_4z[2]) | (celloutsig_1_2z[10] & in_data[128]));
  assign celloutsig_1_8z = ~((celloutsig_1_6z & celloutsig_1_6z) | (celloutsig_1_4z[12] & celloutsig_1_3z));
  assign celloutsig_0_2z = ~((celloutsig_0_0z[25] & celloutsig_0_1z) | (in_data[91] & celloutsig_0_1z));
  assign { out_data[128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_6z, celloutsig_0_7z };
endmodule
