

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_18_6_5_3_0_config2_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Thu Jan 11 15:19:11 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.740|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|     15|       0|     362|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      72|
|Register         |        -|      -|     421|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     15|     421|     434|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |r_V_10_0_1_fu_98_p2              |     *    |      1|  0|   6|          13|          18|
    |r_V_10_0_2_fu_101_p2             |     *    |      1|  0|   6|          11|          18|
    |r_V_10_0_3_fu_95_p2              |     *    |      1|  0|   6|          12|          18|
    |r_V_10_0_5_fu_97_p2              |     *    |      1|  0|   6|          13|          18|
    |r_V_10_0_6_fu_99_p2              |     *    |      1|  0|   6|          13|          18|
    |r_V_10_0_7_fu_96_p2              |     *    |      1|  0|   6|          13|          18|
    |r_V_10_1_1_fu_93_p2              |     *    |      1|  0|   6|          13|          18|
    |r_V_10_1_2_fu_103_p2             |     *    |      1|  0|   6|          13|          18|
    |r_V_10_1_3_fu_100_p2             |     *    |      1|  0|   6|          12|          18|
    |r_V_10_1_4_fu_92_p2              |     *    |      1|  0|   6|          12|          18|
    |r_V_10_1_5_fu_107_p2             |     *    |      1|  0|   6|          10|          18|
    |r_V_10_1_6_fu_105_p2             |     *    |      1|  0|   6|          12|          18|
    |r_V_10_1_7_fu_106_p2             |     *    |      1|  0|   6|          12|          18|
    |r_V_10_1_fu_102_p2               |     *    |      1|  0|   6|          11|          18|
    |r_V_s_fu_104_p2                  |     *    |      1|  0|   6|          12|          18|
    |acc_1_V_fu_1425_p2               |     +    |      0|  0|  18|          18|          18|
    |acc_2_V_fu_1430_p2               |     +    |      0|  0|  25|          18|          18|
    |acc_3_V_fu_1435_p2               |     +    |      0|  0|  25|          18|          18|
    |acc_4_V_fu_1439_p2               |     +    |      0|  0|  25|          18|          18|
    |acc_5_V_fu_1444_p2               |     +    |      0|  0|  25|          18|          18|
    |acc_6_V_fu_1454_p2               |     +    |      0|  0|  18|          18|          18|
    |acc_7_V_fu_1464_p2               |     +    |      0|  0|  18|          18|          18|
    |res_0_V_write_assign_fu_1415_p2  |     +    |      0|  0|  18|          18|          18|
    |tmp1_fu_1410_p2                  |     +    |      0|  0|  18|           8|          18|
    |tmp2_fu_1420_p2                  |     +    |      0|  0|  18|          13|          18|
    |tmp3_fu_1449_p2                  |     +    |      0|  0|  18|          13|          18|
    |tmp4_fu_1459_p2                  |     +    |      0|  0|  18|          13|          18|
    |r_V_10_0_4_fu_1249_p2            |     -    |      0|  0|  28|          21|          21|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |     15|  0| 362|         394|         507|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   18|         36|
    |ap_return_1  |   9|          2|   18|         36|
    |ap_return_2  |   9|          2|   18|         36|
    |ap_return_3  |   9|          2|   18|         36|
    |ap_return_4  |   9|          2|   18|         36|
    |ap_return_5  |   9|          2|   18|         36|
    |ap_return_6  |   9|          2|   18|         36|
    |ap_return_7  |   9|          2|   18|         36|
    +-------------+----+-----------+-----+-----------+
    |Total        |  72|         16|  144|        288|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_ce_reg            |   1|   0|    1|          0|
    |ap_return_0_int_reg  |  18|   0|   18|          0|
    |ap_return_1_int_reg  |  18|   0|   18|          0|
    |ap_return_2_int_reg  |  18|   0|   18|          0|
    |ap_return_3_int_reg  |  18|   0|   18|          0|
    |ap_return_4_int_reg  |  18|   0|   18|          0|
    |ap_return_5_int_reg  |  18|   0|   18|          0|
    |ap_return_6_int_reg  |  18|   0|   18|          0|
    |ap_return_7_int_reg  |  18|   0|   18|          0|
    |tmp_18_reg_1537      |   9|   0|    9|          0|
    |tmp_20_reg_1582      |  16|   0|   16|          0|
    |tmp_33_0_1_reg_1522  |  18|   0|   18|          0|
    |tmp_33_0_3_reg_1532  |  18|   0|   18|          0|
    |tmp_33_0_5_reg_1542  |  18|   0|   18|          0|
    |tmp_33_0_6_reg_1547  |  18|   0|   18|          0|
    |tmp_33_0_7_reg_1552  |  18|   0|   18|          0|
    |tmp_33_1_1_reg_1562  |  18|   0|   18|          0|
    |tmp_33_1_2_reg_1567  |  18|   0|   18|          0|
    |tmp_33_1_3_reg_1572  |  18|   0|   18|          0|
    |tmp_33_1_4_reg_1577  |  18|   0|   18|          0|
    |tmp_33_1_6_reg_1587  |  18|   0|   18|          0|
    |tmp_33_1_7_reg_1592  |  18|   0|   18|          0|
    |tmp_33_1_reg_1557    |  18|   0|   18|          0|
    |tmp_3_reg_1517       |  18|   0|   18|          0|
    |tmp_s_reg_1527       |  17|   0|   17|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 421|   0|  421|          0|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_0  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_1  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_2  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_3  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_4  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_5  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_6  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_return_7  | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|ap_ce        |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 | return value |
|data_V_read  |  in |   36|   ap_none  |                               data_V_read                              |    scalar    |
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

