# vsim -suppress 3839 -c -do "/eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/verif/scripts/run.macro" /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/work.top 
# Start time: 22:42:32 on Oct 12,2025
# Loading sv_std.std
# Loading /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/work.top
# Loading /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/work.clockgen
# Loading /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/work.design_wrapper
# Loading /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/work.pd2
# Loading /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/work.fetch
# Loading /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/work.memory
# Loading /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/work.decode_sv_unit
# Loading /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/work.decode
# Loading /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/work.igen_sv_unit
# Loading /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/work.igen
# Loading /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/work.control_sv_unit
# Loading /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/work.control
# do /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/verif/scripts/run.macro
# IMEMORY: Loaded 51 32-bit words from /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/verif/data/test3.x
# Check passed
# ** Note: $finish    : /eecs/home/salwan99/Desktop/EECS4201/RISC-V_Project/project/pd2/verif/tests/pattern_check.h(28)
#    Time: 112 ps  Iteration: 1  Region: /top/genblk3
# End time: 22:42:32 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
