 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LASER
Version: L-2016.03
Date   : Wed Jan 24 02:08:51 2024
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: item_addr_reg[2][0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: C2_opt_addr_Y_reg[3]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  LASER              tsmc13_wl10           slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.50       0.50
  item_addr_reg[2][0]/CK (DFFHQX8)                        0.00       0.50 r
  item_addr_reg[2][0]/Q (DFFHQX8)                         0.25       0.75 r
  U1800/Y (CLKINVX1)                                      0.21       0.95 f
  U1676/Y (NOR3X2)                                        0.79       1.74 r
  U2310/Y (AOI2BB2X1)                                     0.32       2.06 f
  U2314/Y (NAND4X1)                                       0.49       2.56 r
  U1530/Y (INVX3)                                         0.19       2.74 f
  U1520/Y (NOR2X2)                                        0.19       2.93 r
  U1425/CO (ADDFHX1)                                      0.39       3.32 r
  intadd_4/U3/CO (ADDFX1)                                 0.35       3.67 r
  U1418/CO (ADDFHX2)                                      0.37       4.04 r
  U1575/Y (AOI21X2)                                       0.18       4.22 f
  U1777/Y (NAND2XL)                                       0.26       4.48 r
  U1309/Y (OAI211XL)                                      0.27       4.75 f
  U1336/Y (NAND4BX1)                                      0.38       5.14 f
  U2882/Y (OAI31X1)                                       0.25       5.38 r
  DP_OP_686J1_122_9764/U29/CO (CMPR42X2)                  0.67       6.05 r
  U1333/Y (NAND2X4)                                       0.19       6.24 f
  U1523/Y (OAI21X4)                                       0.17       6.41 r
  U2472/Y (AOI21X4)                                       0.10       6.51 f
  U1316/Y (NOR2X2)                                        0.16       6.68 r
  U2473/Y (XNOR2X4)                                       0.24       6.92 r
  U1386/Y (OAI22X2)                                       0.18       7.09 f
  U2483/Y (AOI2BB2X4)                                     0.29       7.38 f
  U1330/Y (INVX4)                                         0.10       7.48 r
  U1549/Y (AND3X8)                                        0.24       7.72 r
  U1545/Y (NOR2X8)                                        0.13       7.85 f
  U1864/Y (AO22X1)                                        0.37       8.22 f
  C2_opt_addr_Y_reg[3]/D (DFFHQX4)                        0.00       8.22 f
  data arrival time                                                  8.22

  clock CLK (rise edge)                                   8.00       8.00
  clock network delay (ideal)                             0.50       8.50
  clock uncertainty                                      -0.10       8.40
  C2_opt_addr_Y_reg[3]/CK (DFFHQX4)                       0.00       8.40 r
  library setup time                                     -0.18       8.22
  data required time                                                 8.22
  --------------------------------------------------------------------------
  data required time                                                 8.22
  data arrival time                                                 -8.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
