module mux_wreg(
    input wire [2:0] selector,
    input wire [4:0] data_0, //instruction [20..16]
    input wire [15:0] data_3, //instruction [15..11]
    output wire [4:0] data_out
);

    always @(data_0 or data_1 or data_2 or data_3 or selector) begin
        case(selector)
            3'b00 : data_out = data_0
            3'b01 : data_out = 5'd29
            3'b10 : data_out = 5'd31
            3'b11 : data_out = data_3
        endcase 
    end
     
endmodule