{
  "module_name": "registers.h",
  "hash_id": "5bed4bd12454fd6c821cbe04a4ec29d028a04d2683694f790e80266c0e31921b",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/intel/catpt/registers.h",
  "human_readable_source": " \n \n\n#ifndef __SND_SOC_INTEL_CATPT_REGS_H\n#define __SND_SOC_INTEL_CATPT_REGS_H\n\n#include <linux/bitops.h>\n#include <linux/iopoll.h>\n#include <uapi/linux/pci_regs.h>\n\n#define CATPT_SHIM_REGS_SIZE\t4096\n#define CATPT_DMA_REGS_SIZE\t1024\n#define CATPT_DMA_COUNT\t\t2\n#define CATPT_SSP_REGS_SIZE\t512\n\n \n\n#define CATPT_SHIM_CS1\t\t0x00\n#define CATPT_SHIM_ISC\t\t0x18\n#define CATPT_SHIM_ISD\t\t0x20\n#define CATPT_SHIM_IMC\t\t0x28\n#define CATPT_SHIM_IMD\t\t0x30\n#define CATPT_SHIM_IPCC\t\t0x38\n#define CATPT_SHIM_IPCD\t\t0x40\n#define CATPT_SHIM_CLKCTL\t0x78\n#define CATPT_SHIM_CS2\t\t0x80\n#define CATPT_SHIM_LTRC\t\t0xE0\n#define CATPT_SHIM_HMDC\t\t0xE8\n\n#define CATPT_CS_LPCS\t\tBIT(31)\n#define CATPT_CS_SFCR(ssp)\tBIT(27 + (ssp))\n#define CATPT_CS_S1IOCS\t\tBIT(23)\n#define CATPT_CS_S0IOCS\t\tBIT(21)\n#define CATPT_CS_PCE\t\tBIT(15)\n#define CATPT_CS_SDPM(ssp)\tBIT(11 + (ssp))\n#define CATPT_CS_STALL\t\tBIT(10)\n#define CATPT_CS_DCS\t\tGENMASK(6, 4)\n \n#define CATPT_CS_DCS_HIGH\t(0x4 << 4)\n#define CATPT_CS_SBCS(ssp)\tBIT(2 + (ssp))\n#define CATPT_CS_RST\t\tBIT(1)\n\n#define CATPT_ISC_IPCDB\t\tBIT(1)\n#define CATPT_ISC_IPCCD\t\tBIT(0)\n#define CATPT_ISD_DCPWM\t\tBIT(31)\n#define CATPT_ISD_IPCCB\t\tBIT(1)\n#define CATPT_ISD_IPCDD\t\tBIT(0)\n\n#define CATPT_IMC_IPCDB\t\tBIT(1)\n#define CATPT_IMC_IPCCD\t\tBIT(0)\n#define CATPT_IMD_IPCCB\t\tBIT(1)\n#define CATPT_IMD_IPCDD\t\tBIT(0)\n\n#define CATPT_IPCC_BUSY\t\tBIT(31)\n#define CATPT_IPCC_DONE\t\tBIT(30)\n#define CATPT_IPCD_BUSY\t\tBIT(31)\n#define CATPT_IPCD_DONE\t\tBIT(30)\n\n#define CATPT_CLKCTL_CFCIP\tBIT(31)\n#define CATPT_CLKCTL_SMOS\tGENMASK(25, 24)\n\n#define CATPT_HMDC_HDDA(e, ch)\tBIT(8 * (e) + (ch))\n\n \n#define CATPT_CS_DEFAULT\t0x8480040E\n#define CATPT_ISC_DEFAULT\t0x0\n#define CATPT_ISD_DEFAULT\t0x0\n#define CATPT_IMC_DEFAULT\t0x7FFF0003\n#define CATPT_IMD_DEFAULT\t0x7FFF0003\n#define CATPT_IPCC_DEFAULT\t0x0\n#define CATPT_IPCD_DEFAULT\t0x0\n#define CATPT_CLKCTL_DEFAULT\t0x7FF\n#define CATPT_CS2_DEFAULT\t0x0\n#define CATPT_LTRC_DEFAULT\t0x0\n#define CATPT_HMDC_DEFAULT\t0x0\n\n \n\n#define CATPT_PCI_PMCAPID\t0x80\n#define CATPT_PCI_PMCS\t\t(CATPT_PCI_PMCAPID + PCI_PM_CTRL)\n#define CATPT_PCI_VDRTCTL0\t0xA0\n#define CATPT_PCI_VDRTCTL2\t0xA8\n\n#define CATPT_VDRTCTL2_DTCGE\tBIT(10)\n#define CATPT_VDRTCTL2_DCLCGE\tBIT(1)\n#define CATPT_VDRTCTL2_CGEALL\t0xF7F\n\n \n\n#define LPT_VDRTCTL0_DSRAMPGE(b)\tBIT(16 + (b))\n#define LPT_VDRTCTL0_DSRAMPGE_MASK\tGENMASK(31, 16)\n#define LPT_VDRTCTL0_ISRAMPGE(b)\tBIT(6 + (b))\n#define LPT_VDRTCTL0_ISRAMPGE_MASK\tGENMASK(15, 6)\n#define LPT_VDRTCTL0_D3SRAMPGD\t\tBIT(2)\n#define LPT_VDRTCTL0_D3PGD\t\tBIT(1)\n#define LPT_VDRTCTL0_APLLSE\t\tBIT(0)\n\n \n\n#define WPT_VDRTCTL0_DSRAMPGE(b)\tBIT(12 + (b))\n#define WPT_VDRTCTL0_DSRAMPGE_MASK\tGENMASK(31, 12)\n#define WPT_VDRTCTL0_ISRAMPGE(b)\tBIT(2 + (b))\n#define WPT_VDRTCTL0_ISRAMPGE_MASK\tGENMASK(11, 2)\n#define WPT_VDRTCTL0_D3SRAMPGD\t\tBIT(1)\n#define WPT_VDRTCTL0_D3PGD\t\tBIT(0)\n\n#define WPT_VDRTCTL2_APLLSE\t\tBIT(31)\n\n \n#define CATPT_SSC0_DEFAULT\t\t0x0\n#define CATPT_SSC1_DEFAULT\t\t0x0\n#define CATPT_SSS_DEFAULT\t\t0xF004\n#define CATPT_SSIT_DEFAULT\t\t0x0\n#define CATPT_SSD_DEFAULT\t\t0xC43893A3\n#define CATPT_SSTO_DEFAULT\t\t0x0\n#define CATPT_SSPSP_DEFAULT\t\t0x0\n#define CATPT_SSTSA_DEFAULT\t\t0x0\n#define CATPT_SSRSA_DEFAULT\t\t0x0\n#define CATPT_SSTSS_DEFAULT\t\t0x0\n#define CATPT_SSCR2_DEFAULT\t\t0x0\n#define CATPT_SSPSP2_DEFAULT\t\t0x0\n\n \n#define CATPT_DSP_DRAM_OFFSET\t\t0x400000\n#define catpt_to_host_offset(offset)\t((offset) & ~(CATPT_DSP_DRAM_OFFSET))\n#define catpt_to_dsp_offset(offset)\t((offset) | CATPT_DSP_DRAM_OFFSET)\n\n#define CATPT_MEMBLOCK_SIZE\t0x8000\n#define catpt_num_dram(cdev)\t(hweight_long((cdev)->spec->dram_mask))\n#define catpt_num_iram(cdev)\t(hweight_long((cdev)->spec->iram_mask))\n#define catpt_dram_size(cdev)\t(catpt_num_dram(cdev) * CATPT_MEMBLOCK_SIZE)\n#define catpt_iram_size(cdev)\t(catpt_num_iram(cdev) * CATPT_MEMBLOCK_SIZE)\n\n \n\n#define catpt_shim_addr(cdev) \\\n\t((cdev)->lpe_ba + (cdev)->spec->host_shim_offset)\n#define catpt_dma_addr(cdev, dma) \\\n\t((cdev)->lpe_ba + (cdev)->spec->host_dma_offset[dma])\n#define catpt_ssp_addr(cdev, ssp) \\\n\t((cdev)->lpe_ba + (cdev)->spec->host_ssp_offset[ssp])\n#define catpt_inbox_addr(cdev) \\\n\t((cdev)->lpe_ba + (cdev)->ipc.config.inbox_offset)\n#define catpt_outbox_addr(cdev) \\\n\t((cdev)->lpe_ba + (cdev)->ipc.config.outbox_offset)\n\n#define catpt_writel_ssp(cdev, ssp, reg, val) \\\n\twritel(val, catpt_ssp_addr(cdev, ssp) + (reg))\n\n#define catpt_readl_shim(cdev, reg) \\\n\treadl(catpt_shim_addr(cdev) + CATPT_SHIM_##reg)\n#define catpt_writel_shim(cdev, reg, val) \\\n\twritel(val, catpt_shim_addr(cdev) + CATPT_SHIM_##reg)\n#define catpt_updatel_shim(cdev, reg, mask, val) \\\n\tcatpt_writel_shim(cdev, reg, \\\n\t\t\t  (catpt_readl_shim(cdev, reg) & ~(mask)) | (val))\n\n#define catpt_readl_poll_shim(cdev, reg, val, cond, delay_us, timeout_us) \\\n\treadl_poll_timeout(catpt_shim_addr(cdev) + CATPT_SHIM_##reg, \\\n\t\t\t   val, cond, delay_us, timeout_us)\n\n#define catpt_readl_pci(cdev, reg) \\\n\treadl(cdev->pci_ba + CATPT_PCI_##reg)\n#define catpt_writel_pci(cdev, reg, val) \\\n\twritel(val, cdev->pci_ba + CATPT_PCI_##reg)\n#define catpt_updatel_pci(cdev, reg, mask, val) \\\n\tcatpt_writel_pci(cdev, reg, \\\n\t\t\t (catpt_readl_pci(cdev, reg) & ~(mask)) | (val))\n\n#define catpt_readl_poll_pci(cdev, reg, val, cond, delay_us, timeout_us) \\\n\treadl_poll_timeout((cdev)->pci_ba + CATPT_PCI_##reg, \\\n\t\t\t   val, cond, delay_us, timeout_us)\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}