vhdl xil_defaultlib  \
"../../../bd/RISC_V/ip/RISC_V_microblaze_riscv_0_0/sim/RISC_V_microblaze_riscv_0_0.vhd" \
"../../../bd/RISC_V/ip/RISC_V_dlmb_v10_0/sim/RISC_V_dlmb_v10_0.vhd" \
"../../../bd/RISC_V/ip/RISC_V_ilmb_v10_0/sim/RISC_V_ilmb_v10_0.vhd" \
"../../../bd/RISC_V/ip/RISC_V_dlmb_bram_if_cntlr_0/sim/RISC_V_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/RISC_V/ip/RISC_V_ilmb_bram_if_cntlr_0/sim/RISC_V_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/RISC_V/ip/RISC_V_mdm_1_0/sim/RISC_V_mdm_1_0.vhd" \
"../../../bd/RISC_V/ip/RISC_V_rst_clk_wiz_1_100M_0/sim/RISC_V_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/RISC_V/ip/RISC_V_axi_gpio_0_0/sim/RISC_V_axi_gpio_0_0.vhd" \
"../../../bd/RISC_V/ip/RISC_V_axi_gpio_1_0/sim/RISC_V_axi_gpio_1_0.vhd" \
"../../../bd/RISC_V/ip/RISC_V_axi_uartlite_0_0/sim/RISC_V_axi_uartlite_0_0.vhd" \
"../../../bd/RISC_V/ip/RISC_V_axi_smc_0/bd_0/ip/ip_1/sim/bd_33e2_psr_aclk_0.vhd" \
"../../../bd/RISC_V/sim/RISC_V.vhd" \

# Do not sort compile order
nosort
