<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="287" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="169" />
   <clocksource preferredWidth="169" />
   <frequency preferredWidth="150" />
  </columns>
 </clocktable>
 <window width="1100" height="764" x="106" y="14" />
 <library expandedCategories="Library,Project" />
 <generation path="/home/uoftmda/git/AquaTux/fpga/fpga_hw/top_level" />
 <hdlexample language="VERILOG" />
</preferences>
