m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard
vadder
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
!s110 1693350828
!i10b 1
!s100 jao`2Y40ZU?TJH6m`C;g82
IZaWIh4SVkOT5eYDe_`TG01
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 adder_sv_unit
S1
R0
Z3 w1692561849
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/adder.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/adder.sv
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1693350828.000000
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/adder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/adder.sv|
!i113 1
Z6 o-work work -sv
Z7 tCvgOpt 0
valu
R1
Z8 !s110 1693350829
!i10b 1
!s100 VmJ9QRaeoSCHN:GY60W`M3
I4[7T6E8O6g;EGW[4NDD:A0
R2
!s105 alu_sv_unit
S1
R0
w1693254471
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/alu.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/alu.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/alu.sv|
!i113 1
R6
R7
vALUController
R1
R8
!i10b 1
!s100 _jZ2=[o0TF1?:e<nBi?EC0
I3T4ORK64ml<4]19<R9>cn3
R2
!s105 ALUController_sv_unit
S1
R0
w1693256162
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ALUController.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ALUController.sv
L0 3
R4
r1
!s85 0
31
Z9 !s108 1693350829.000000
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ALUController.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ALUController.sv|
!i113 1
R6
R7
n@a@l@u@controller
vBranchUnit
R1
!s110 1693345810
!i10b 1
!s100 ZgMmg6:WVT;CC8W;E^3jD1
I6]OkBaCVboU=@fmhkC2He3
R2
!s105 BranchUnit_sv_unit
S1
R0
R3
8design/BranchUnit.sv
Fdesign/BranchUnit.sv
L0 3
R4
r1
!s85 0
31
!s108 1693345810.000000
!s107 verif/tb_top.sv|design/RISC_V.sv|design/Datapath.sv|design/instructionmemory.sv|design/datamemory.sv|design/mux4.sv|design/mux2.sv|design/imm_Gen.sv|design/HazardDetection.sv|design/ForwardingUnit.sv|design/flopr.sv|design/Controller.sv|design/BranchUnit.sv|design/ALUController.sv|design/alu.sv|design/RegFile.sv|design/RegPack.sv|design/Memoria32Data.sv|design/Memoria32.sv|design/ramOnChipData.v|design/ramOnChip32.v|design/adder.sv|
!s90 -reportprogress|300|-f|compile_verilog|
!i113 1
R7
n@branch@unit
vController
R1
R8
!i10b 1
!s100 hT<?96P7mPMK3CaQ0Re2C0
IeAz;TB@2ZCElFX_6=f>FK0
R2
!s105 Controller_sv_unit
S1
R0
w1693350552
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Controller.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Controller.sv
L0 3
R4
r1
!s85 0
31
R9
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Controller.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Controller.sv|
!i113 1
R6
R7
n@controller
vdatamemory
R1
Z10 !s110 1693350830
!i10b 1
!s100 P9hYB0o:J^z6RG2YNG>7K0
IS7iL>bHFj2XcJK@4fBQaO3
R2
!s105 datamemory_sv_unit
S1
R0
w1693107730
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/datamemory.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/datamemory.sv
L0 3
R4
r1
!s85 0
31
Z11 !s108 1693350830.000000
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/datamemory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/datamemory.sv|
!i113 1
R6
R7
vDatapath
R1
Z12 DXx4 work 16 Pipe_Buf_Reg_PKG 0 22 gaZjk=N1AHfA6?alMU?m>0
DXx4 work 16 Datapath_sv_unit 0 22 G=ZVXFdGJk[Pf=QONUoNY3
R2
r1
!s85 0
31
!i10b 1
!s100 4z?@1CCgjkjF4VR=hlzn^2
IF8kk0Tg8JaX:nYP^5oP9l1
!s105 Datapath_sv_unit
S1
R0
R3
Z13 8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Datapath.sv
Z14 FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Datapath.sv
L0 5
R4
R11
Z15 !s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Datapath.sv|
Z16 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Datapath.sv|
!i113 1
R6
R7
n@datapath
XDatapath_sv_unit
R1
R12
VG=ZVXFdGJk[Pf=QONUoNY3
r1
!s85 0
31
!i10b 1
!s100 CPJN@CQd:UTaBJLdeNeC=0
IG=ZVXFdGJk[Pf=QONUoNY3
!i103 1
S1
R0
R3
R13
R14
L0 3
R4
R11
R15
R16
!i113 1
R6
R7
n@datapath_sv_unit
vflopr
R1
R10
!i10b 1
!s100 K9zcn`CIkX<8ciGn1i:_K2
IRKH<6lK[^L<ED2n7mVdlz3
R2
!s105 flopr_sv_unit
S1
R0
R3
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/flopr.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/flopr.sv
L0 3
R4
r1
!s85 0
31
R11
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/flopr.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/flopr.sv|
!i113 1
R6
R7
vForwardingUnit
R1
Z17 !s110 1693350831
!i10b 1
!s100 7;[Y2emO[>6YmLAnc:Km:2
I5SN0Kg8Ub]X`zgKm0jl9>2
R2
!s105 ForwardingUnit_sv_unit
S1
R0
R3
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ForwardingUnit.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ForwardingUnit.sv
L0 3
R4
r1
!s85 0
31
Z18 !s108 1693350831.000000
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ForwardingUnit.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ForwardingUnit.sv|
!i113 1
R6
R7
n@forwarding@unit
vHazardDetection
R1
R17
!i10b 1
!s100 DV^VL=4Bbzeb]U6eNgVE83
I;eIdTdb9g24iSfB`R2m?A0
R2
!s105 HazardDetection_sv_unit
S1
R0
R3
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/HazardDetection.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/HazardDetection.sv
L0 3
R4
r1
!s85 0
31
R18
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/HazardDetection.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/HazardDetection.sv|
!i113 1
R6
R7
n@hazard@detection
vimm_Gen
R1
R17
!i10b 1
!s100 mZ9W2o]7NhS6=?4=HP3JI2
IMbIWf9gm@JT674>[4oIX?3
R2
!s105 imm_Gen_sv_unit
S1
R0
w1692581460
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/imm_Gen.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/imm_Gen.sv
L0 3
R4
r1
!s85 0
31
R18
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/imm_Gen.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/imm_Gen.sv|
!i113 1
R6
R7
nimm_@gen
vinstructionmemory
R1
R17
!i10b 1
!s100 DAFBVVFHf^flodQQSza181
IO3hCR<I3`^3RjK1eGPNYH0
R2
!s105 instructionmemory_sv_unit
S1
R0
R3
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/instructionmemory.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/instructionmemory.sv
L0 4
R4
r1
!s85 0
31
R18
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/instructionmemory.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/instructionmemory.sv|
!i113 1
R6
R7
vMemoria32
R1
Z19 !s110 1693350832
!i10b 1
!s100 <UB:;NPnM4`9J5U<QiS181
IChkdCJQ79`>OM<3[V:=?01
R2
!s105 Memoria32_sv_unit
S1
R0
R3
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Memoria32.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Memoria32.sv
Z20 L0 26
R4
r1
!s85 0
31
Z21 !s108 1693350832.000000
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Memoria32.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Memoria32.sv|
!i113 1
R6
R7
n@memoria32
vMemoria32Data
R1
R19
!i10b 1
!s100 ZU=<=_ncFfn80[:J@99oW3
IU5GReY]hk^a=Vi`P66eET2
R2
!s105 Memoria32Data_sv_unit
S1
R0
R3
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Memoria32Data.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Memoria32Data.sv
R20
R4
r1
!s85 0
31
R21
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Memoria32Data.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/Memoria32Data.sv|
!i113 1
R6
R7
n@memoria32@data
vmux2
R1
R19
!i10b 1
!s100 :49Wlfe?lUP_SL7cEf;Vz2
IQl7X_^Iz_E^cAJeV4PPS:0
R2
!s105 mux2_sv_unit
S1
R0
R3
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/mux2.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/mux2.sv
L0 3
R4
r1
!s85 0
31
R21
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/mux2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/mux2.sv|
!i113 1
R6
R7
vmux4
R1
R19
!i10b 1
!s100 T7nNRI5o3o@Uhejf5`z`L1
IPKL_0FTe3zD?:;Pe;Y41J2
R2
!s105 mux4_sv_unit
S1
R0
R3
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/mux4.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/mux4.sv
L0 3
R4
r1
!s85 0
31
R21
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/mux4.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/mux4.sv|
!i113 1
R6
R7
XPipe_Buf_Reg_PKG
R1
Z22 !s110 1693350834
!i10b 1
!s100 >oAXQUdE9miS2_Z_`3<Vd1
Izl5kTbb`Xh2Z97CB0zXL93
Vzl5kTbb`Xh2Z97CB0zXL93
S1
R0
w1693348544
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/RegPack.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/RegPack.sv
L0 1
R4
r1
!s85 0
31
Z23 !s108 1693350834.000000
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/RegPack.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/RegPack.sv|
!i113 1
R6
R7
n@pipe_@buf_@reg_@p@k@g
vramOnChip32
Z24 !s110 1693350833
!i10b 1
!s100 UaK7Z2?CFjC?UDMYYFK;A0
Il5^:PJXOceT0k`FdUm0510
R2
R0
R3
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ramOnChip32.v
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ramOnChip32.v
Z25 L0 40
R4
r1
!s85 0
31
Z26 !s108 1693350833.000000
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ramOnChip32.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ramOnChip32.v|
!i113 1
Z27 o-work work
R7
nram@on@chip32
vramOnChipData
R24
!i10b 1
!s100 55mVmei:_T48L0I6WQozS0
IQablE4AW?e>:glUUJZhD51
R2
R0
R3
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ramOnChipData.v
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ramOnChipData.v
R25
R4
r1
!s85 0
31
R26
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ramOnChipData.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/ramOnChipData.v|
!i113 1
R27
R7
nram@on@chip@data
vRegFile
R1
R22
!i10b 1
!s100 c[LDzi:JjhjBPHd09kf`_3
IzQW26N6AQN6mQoFKjLXLC3
R2
!s105 RegFile_sv_unit
S1
R0
R3
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/RegFile.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/RegFile.sv
L0 3
R4
r1
!s85 0
31
R26
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/RegFile.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/RegFile.sv|
!i113 1
R6
R7
n@reg@file
vriscv
R1
R22
!i10b 1
!s100 glj`[;Vn@bVSa3P6nV=n72
I9CC>7hCHhCoGUYB@gMi?L0
R2
!s105 RISC_V_sv_unit
S1
R0
w1693350305
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/RISC_V.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/RISC_V.sv
L0 3
R4
r1
!s85 0
31
R23
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/RISC_V.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/design/RISC_V.sv|
!i113 1
R6
R7
vtb_top
R1
R22
!i10b 1
!s100 MXiUS:`n9@@ac0aKggk3z3
ILTALHThQ0=LaKX]DBL2on1
R2
!s105 tb_top_sv_unit
S1
R0
R3
8C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/verif/tb_top.sv
FC:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/verif/tb_top.sv
L0 3
R4
r1
!s85 0
31
R23
!s107 C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/verif/tb_top.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/klari/OneDrive/Documentos/GitHub/ProjetoInfraHard/verif/tb_top.sv|
!i113 1
R6
R7
