Analysis & Synthesis report for alu_rf
Tue Dec 05 21:10:15 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Tue Dec 05 21:10:15 2023           ;
; Quartus Prime Version       ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name               ; alu_rf                                      ;
; Top-level Entity Name       ; bananachine                                 ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; bananachine        ; alu_rf             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; All                ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Dec 05 21:10:08 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu_rf -c alu_rf
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12019): Can't analyze file -- file vga_tb.v is missing
Warning (12019): Can't analyze file -- file reg_file.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file vga_control.v
    Info (12023): Found entity 1: vga_control File: C:/Data/GIT/Bananachine/ALU/vga_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bit_gen.v
    Info (12023): Found entity 1: bit_gen File: C:/Data/GIT/Bananachine/ALU/bit_gen.v Line: 1
Warning (12019): Can't analyze file -- file rom_async.v is missing
Warning (12019): Can't analyze file -- file sprite.v is missing
Warning (12019): Can't analyze file -- file bananachine_tb.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file bananachine.v
    Info (12023): Found entity 1: bananachine File: C:/Data/GIT/Bananachine/ALU/bananachine.v Line: 1
Warning (12019): Can't analyze file -- file cpu.v is missing
Warning (12019): Can't analyze file -- file basic_mem.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file datapath.v
    Info (12023): Found entity 1: datapath File: C:/Data/GIT/Bananachine/ALU/datapath.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_rf.v
    Info (12023): Found entity 1: alu_rf File: C:/Data/GIT/Bananachine/ALU/alu_rf.v Line: 11
Warning (12019): Can't analyze file -- file muxes.v is missing
Warning (12019): Can't analyze file -- file instruction_reg.v is missing
Warning (12019): Can't analyze file -- file controller.v is missing
Warning (12019): Can't analyze file -- file pc_counter.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file vga.v
    Info (12023): Found entity 1: vga File: C:/Data/GIT/Bananachine/ALU/vga.v Line: 1
Warning (12019): Can't analyze file -- file clut_mem.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file vga_counter.v
    Info (12023): Found entity 1: vga_counter File: C:/Data/GIT/Bananachine/ALU/vga_counter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file true_dual_port_ram_single_clock.v
    Info (12023): Found entity 1: true_dual_port_ram_single_clock File: C:/Data/GIT/Bananachine/ALU/true_dual_port_ram_single_clock.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file temp.v
    Info (12023): Found entity 1: temp File: C:/Data/GIT/Bananachine/ALU/temp.v Line: 39
Info (12127): Elaborating entity "bananachine" for the top level hierarchy
Info (12128): Elaborating entity "vga_counter" for hierarchy "vga_counter:vga_counter_i" File: C:/Data/GIT/Bananachine/ALU/bananachine.v Line: 58
Info (12128): Elaborating entity "true_dual_port_ram_single_clock" for hierarchy "true_dual_port_ram_single_clock:new_mem" File: C:/Data/GIT/Bananachine/ALU/bananachine.v Line: 128
Info (10648): Verilog HDL Display System Task info at true_dual_port_ram_single_clock.v(17): Loading memory File: C:/Data/GIT/Bananachine/ALU/true_dual_port_ram_single_clock.v Line: 17
Error (10054): Verilog HDL File I/O error at true_dual_port_ram_single_clock.v(18): can't open Verilog Design File "memory.dat" File: C:/Data/GIT/Bananachine/ALU/true_dual_port_ram_single_clock.v Line: 18
Info (10648): Verilog HDL Display System Task info at true_dual_port_ram_single_clock.v(19): done loading File: C:/Data/GIT/Bananachine/ALU/true_dual_port_ram_single_clock.v Line: 19
Error (12152): Can't elaborate user hierarchy "true_dual_port_ram_single_clock:new_mem" File: C:/Data/GIT/Bananachine/ALU/bananachine.v Line: 128
Info (144001): Generated suppressed messages file C:/Data/GIT/Bananachine/ALU/output_files/alu_rf.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings
    Error: Peak virtual memory: 4962 megabytes
    Error: Processing ended: Tue Dec 05 21:10:15 2023
    Error: Elapsed time: 00:00:07
    Error: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Data/GIT/Bananachine/ALU/output_files/alu_rf.map.smsg.


