-- Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
-- Date        : Fri Aug 12 13:33:03 2016
-- Host        : jgn-tv4 running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim
--               /home/aom/project_3/project_3.srcs/sources_1/ip/ten_gig_eth_pcs_pma_ip/ten_gig_eth_pcs_pma_ip_sim_netlist.vhdl
-- Design      : ten_gig_eth_pcs_pma_ip
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1761-3
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer is
  port (
    gt0_rxresetdone_i_reg_rxusrclk2 : out STD_LOGIC;
    gt0_rxbufreset_i_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(4),
      Q => gt0_rxresetdone_i_reg_rxusrclk2,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => D(0),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_0 is
  port (
    rx_resetdone : out STD_LOGIC;
    master_watchdog0 : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    core_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    core_in_testmode : in STD_LOGIC;
    data_out_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_0 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_0;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_0 is
  signal \^rx_resetdone\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  rx_resetdone <= \^rx_resetdone\;
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => \^rx_resetdone\,
      R => '0'
    );
\master_watchdog[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => core_status(0),
      I1 => core_in_testmode,
      I2 => \^rx_resetdone\,
      I3 => data_out_reg_0,
      O => master_watchdog0
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => D(0),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_1 is
  port (
    tx_resetdone : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txresetdone_reg1_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_1 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_1;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_1 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  signal \^tx_resetdone\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  tx_resetdone <= \^tx_resetdone\;
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => \^tx_resetdone\,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => gt0_txresetdone_reg1_reg(0),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
ten_gig_eth_pcs_pma_ip_core_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tx_resetdone\,
      I1 => D(0),
      O => resetdone
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_13 is
  port (
    rx_resetdone_dclk : out STD_LOGIC;
    dclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_13 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_13;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_13 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(4),
      Q => rx_resetdone_dclk,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => D(0),
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_14 is
  port (
    signal_detect_coreclk : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_14 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_14;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_14 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => signal_detect_coreclk,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => signal_detect,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_15 is
  port (
    signal_detect_dclk : out STD_LOGIC;
    dclk : in STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_15 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_15;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_15 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(4),
      Q => signal_detect_dclk,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => signal_detect,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_17 is
  port (
    cable_pull_reset_reg : out STD_LOGIC;
    cable_pull_reset_rising_reg : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    cable_pull_reset_reg_reg : in STD_LOGIC;
    cable_pull_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_17 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_17;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_17 is
  signal \^cable_pull_reset_reg\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  cable_pull_reset_reg <= \^cable_pull_reset_reg\;
cable_pull_reset_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cable_pull_reset_reg\,
      I1 => cable_pull_reset_reg_reg,
      O => cable_pull_reset_rising_reg
    );
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => \^cable_pull_reset_reg\,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => cable_pull_reset,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_19 is
  port (
    cable_unpull_reset_reg : out STD_LOGIC;
    cable_unpull_reset_rising_reg : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    cable_unpull_reset_reg_reg : in STD_LOGIC;
    cable_unpull_reset_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_19 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_19;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_19 is
  signal \^cable_unpull_reset_reg\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  cable_unpull_reset_reg <= \^cable_unpull_reset_reg\;
cable_unpull_reset_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cable_unpull_reset_reg\,
      I1 => cable_unpull_reset_reg_reg,
      O => cable_unpull_reset_rising_reg
    );
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => \^cable_unpull_reset_reg\,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => cable_unpull_reset_reg_0,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_2 is
  port (
    signal_detect_coreclk : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_2 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_2;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_2 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => signal_detect_coreclk,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => signal_detect,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_3 is
  port (
    signal_detect_comb_reg : out STD_LOGIC;
    gt0_rxbufreset_i_reg : in STD_LOGIC;
    cable_is_pulled : in STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_3 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_3;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_3 is
  signal signal_detect_rxusrclk2 : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(4),
      Q => signal_detect_rxusrclk2,
      R => '0'
    );
signal_detect_comb_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => signal_detect_rxusrclk2,
      I1 => cable_is_pulled,
      O => signal_detect_comb_reg
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => signal_detect,
      Q => sync1_r(0),
      R => '0'
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(0),
      Q => sync1_r(1),
      R => '0'
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(1),
      Q => sync1_r(2),
      R => '0'
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(2),
      Q => sync1_r(3),
      R => '0'
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(3),
      Q => sync1_r(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst is
  port (
    gtrxreset_coreclk : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    gtrxreset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => gtrxreset_coreclk,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => '0',
      PRE => gtrxreset,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      PRE => gtrxreset,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      PRE => gtrxreset,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      PRE => gtrxreset,
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      PRE => gtrxreset,
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_10 is
  port (
    gtrxreset_rxusrclk2 : out STD_LOGIC;
    \sync1_r_reg[0]_0\ : out STD_LOGIC;
    \sync1_r_reg[0]_1\ : out STD_LOGIC;
    \sync1_r_reg[0]_2\ : out STD_LOGIC;
    \sync1_r_reg[0]_3\ : out STD_LOGIC;
    \sync1_r_reg[0]_4\ : out STD_LOGIC;
    clear : out STD_LOGIC;
    gt0_rxbufreset_i_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    reset_counter_done : in STD_LOGIC;
    qplllock_rxusrclk2 : in STD_LOGIC;
    data_out_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_10 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_10;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_10 is
  signal \^gtrxreset_rxusrclk2\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  gtrxreset_rxusrclk2 <= \^gtrxreset_rxusrclk2\;
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(4),
      Q => \^gtrxreset_rxusrclk2\,
      R => '0'
    );
gthe2_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(13),
      I1 => \out\(14),
      I2 => \out\(11),
      I3 => \out\(12),
      I4 => \out\(16),
      I5 => \out\(15),
      O => \sync1_r_reg[0]_1\
    );
gthe2_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(7),
      I1 => \out\(8),
      I2 => \out\(5),
      I3 => \out\(6),
      I4 => \out\(10),
      I5 => \out\(9),
      O => \sync1_r_reg[0]_0\
    );
gthe2_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(25),
      I1 => \out\(26),
      I2 => \out\(23),
      I3 => \out\(24),
      I4 => \out\(28),
      I5 => \out\(27),
      O => \sync1_r_reg[0]_3\
    );
gthe2_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \out\(19),
      I1 => \out\(20),
      I2 => \out\(17),
      I3 => \out\(18),
      I4 => \out\(22),
      I5 => \out\(21),
      O => \sync1_r_reg[0]_4\
    );
gthe2_i_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(3),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(4),
      I5 => reset_counter_done,
      O => \sync1_r_reg[0]_2\
    );
\rxuserrdy_counter[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^gtrxreset_rxusrclk2\,
      I1 => qplllock_rxusrclk2,
      O => clear
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => '0',
      PRE => data_out_reg_0(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(0),
      PRE => data_out_reg_0(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(1),
      PRE => data_out_reg_0(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(2),
      PRE => data_out_reg_0(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(3),
      PRE => data_out_reg_0(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_11 is
  port (
    pma_resetout_rising_rxusrclk2 : out STD_LOGIC;
    gt0_rxbufreset_i_reg : in STD_LOGIC;
    pma_resetout : in STD_LOGIC;
    pma_resetout_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_11 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_11;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_11 is
  signal pma_resetout_rising : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(4),
      Q => pma_resetout_rising_rxusrclk2,
      R => '0'
    );
\sync1_r[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_resetout,
      I1 => pma_resetout_reg,
      O => pma_resetout_rising
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => '0',
      PRE => pma_resetout_rising,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(0),
      PRE => pma_resetout_rising,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(1),
      PRE => pma_resetout_rising,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(2),
      PRE => pma_resetout_rising,
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(3),
      PRE => pma_resetout_rising,
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_12 is
  port (
    rxreset_rxusrclk2 : out STD_LOGIC;
    gt0_rxbufreset_i_reg : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_12 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_12;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_12 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(4),
      Q => rxreset_rxusrclk2,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => '0',
      PRE => AS(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(0),
      PRE => AS(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(1),
      PRE => AS(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(2),
      PRE => AS(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(3),
      PRE => AS(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_16 is
  port (
    cable_pull_reset_rising_rxusrclk2 : out STD_LOGIC;
    \cable_pull_watchdog_reg[0]\ : out STD_LOGIC;
    cable_pull_reset_reg : out STD_LOGIC;
    CLK : in STD_LOGIC;
    cable_pull_watchdog_event : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_rxresetdone_i_reg_rxusrclk2 : in STD_LOGIC;
    cable_unpull_enable_reg : in STD_LOGIC;
    cable_pull_reset : in STD_LOGIC;
    \cable_pull_watchdog_reg[2]\ : in STD_LOGIC;
    \cable_pull_watchdog_reg[17]\ : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_16 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_16;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_16 is
  signal \^cable_pull_reset_rising_rxusrclk2\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  cable_pull_reset_rising_rxusrclk2 <= \^cable_pull_reset_rising_rxusrclk2\;
cable_pull_reset_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABAAAAA"
    )
        port map (
      I0 => cable_pull_reset,
      I1 => cable_unpull_enable_reg,
      I2 => gt0_rxresetdone_i_reg_rxusrclk2,
      I3 => \cable_pull_watchdog_reg[2]\,
      I4 => \cable_pull_watchdog_reg[17]\,
      I5 => \^cable_pull_reset_rising_rxusrclk2\,
      O => cable_pull_reset_reg
    );
\cable_pull_watchdog[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \^cable_pull_reset_rising_rxusrclk2\,
      I1 => cable_pull_watchdog_event(1),
      I2 => cable_pull_watchdog_event(0),
      I3 => gt0_rxresetdone_i_reg_rxusrclk2,
      I4 => cable_unpull_enable_reg,
      I5 => cable_pull_reset,
      O => \cable_pull_watchdog_reg[0]\
    );
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(4),
      Q => \^cable_pull_reset_rising_rxusrclk2\,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => AS(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(0),
      PRE => AS(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      PRE => AS(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(2),
      PRE => AS(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(3),
      PRE => AS(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_18 is
  port (
    cable_unpull_reset_rising_rxusrclk2 : out STD_LOGIC;
    \cable_unpull_watchdog_reg[0]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    \cable_unpull_watchdog_reg[12]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    cable_unpull_reset_reg : in STD_LOGIC;
    cable_unpull_enable_reg : in STD_LOGIC;
    gt0_rxresetdone_i_reg_rxusrclk2 : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_18 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_18;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_18 is
  signal \^cable_unpull_reset_rising_rxusrclk2\ : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cable_unpull_watchdog[0]_i_1\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \cable_unpull_watchdog_event[10]_i_1\ : label is "soft_lutpair439";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  cable_unpull_reset_rising_rxusrclk2 <= \^cable_unpull_reset_rising_rxusrclk2\;
\cable_unpull_watchdog[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFEAAAAAAAAAAAA"
    )
        port map (
      I0 => \^cable_unpull_reset_rising_rxusrclk2\,
      I1 => \cable_unpull_watchdog_reg[12]\,
      I2 => Q(0),
      I3 => cable_unpull_reset_reg,
      I4 => cable_unpull_enable_reg,
      I5 => gt0_rxresetdone_i_reg_rxusrclk2,
      O => \cable_unpull_watchdog_reg[0]\
    );
\cable_unpull_watchdog_event[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAAAA"
    )
        port map (
      I0 => \^cable_unpull_reset_rising_rxusrclk2\,
      I1 => \cable_unpull_watchdog_reg[12]\,
      I2 => cable_unpull_reset_reg,
      I3 => cable_unpull_enable_reg,
      I4 => gt0_rxresetdone_i_reg_rxusrclk2,
      O => SR(0)
    );
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(4),
      Q => \^cable_unpull_reset_rising_rxusrclk2\,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => AS(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(0),
      PRE => AS(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(1),
      PRE => AS(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(2),
      PRE => AS(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => sync1_r(3),
      PRE => AS(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_4 is
  port (
    areset_rxusrclk2 : out STD_LOGIC;
    gt0_rxbufreset_i_reg : in STD_LOGIC;
    areset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_4 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_4;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_4 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(4),
      Q => areset_rxusrclk2,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => '0',
      PRE => areset,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(0),
      PRE => areset,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(1),
      PRE => areset,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(2),
      PRE => areset,
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(3),
      PRE => areset,
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_5 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync1_r_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    signal_detect_coreclk : in STD_LOGIC;
    tx_resetdone : in STD_LOGIC;
    areset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_5 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_5;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_5 is
  signal coreclk_areset : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sync1_r[4]_i_1__0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \sync1_r[4]_i_1__3\ : label is "soft_lutpair444";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => coreclk_areset,
      R => '0'
    );
\sync1_r[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => D(0),
      I1 => coreclk_areset,
      I2 => signal_detect_coreclk,
      O => AS(0)
    );
\sync1_r[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => coreclk_areset,
      I1 => tx_resetdone,
      O => \sync1_r_reg[0]_0\(0)
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => '0',
      PRE => areset,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      PRE => areset,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      PRE => areset,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      PRE => areset,
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      PRE => areset,
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_6 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    data_out_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_6 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_6;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_6 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => AS(0),
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => '0',
      PRE => data_out_reg_0(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      PRE => data_out_reg_0(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      PRE => data_out_reg_0(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      PRE => data_out_reg_0(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      PRE => data_out_reg_0(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_7 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    data_out_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_7 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_7;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_7 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => AS(0),
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => '0',
      PRE => data_out_reg_0(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(0),
      PRE => data_out_reg_0(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(1),
      PRE => data_out_reg_0(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(2),
      PRE => data_out_reg_0(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(3),
      PRE => data_out_reg_0(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_8 is
  port (
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    dclk : in STD_LOGIC;
    rx_resetdone_dclk : in STD_LOGIC;
    signal_detect_dclk : in STD_LOGIC;
    areset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_8 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_8;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_8 is
  signal dclk_areset : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(4),
      Q => dclk_areset,
      R => '0'
    );
\sync1_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => dclk_areset,
      I1 => rx_resetdone_dclk,
      I2 => signal_detect_dclk,
      O => AS(0)
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => '0',
      PRE => areset,
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      PRE => areset,
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      PRE => areset,
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(2),
      PRE => areset,
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(3),
      PRE => areset,
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_9 is
  port (
    dclk_reset : out STD_LOGIC;
    dclk : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_9 : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_9;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_9 is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(4),
      Q => dclk_reset,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => '0',
      PRE => AS(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(0),
      PRE => AS(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(1),
      PRE => AS(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(2),
      PRE => AS(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => dclk,
      CE => '1',
      D => sync1_r(3),
      PRE => AS(0),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0\ is
  port (
    txreset_txusrclk2 : out STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0\ : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0\ is
  signal sync1_r : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[5]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[6]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[6]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(6),
      Q => txreset_txusrclk2,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => '0',
      PRE => AS(0),
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(0),
      PRE => AS(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(1),
      PRE => AS(0),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(2),
      PRE => AS(0),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(3),
      PRE => AS(0),
      Q => sync1_r(4)
    );
\sync1_r_reg[5]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(4),
      PRE => AS(0),
      Q => sync1_r(5)
    );
\sync1_r_reg[6]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(5),
      PRE => AS(0),
      Q => sync1_r(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized1\ is
  port (
    gt0_gttxreset_i : out STD_LOGIC;
    \sync1_r_reg[0]_0\ : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    gttxreset : in STD_LOGIC;
    reset_counter_done : in STD_LOGIC;
    pma_resetout_reg : in STD_LOGIC;
    pma_resetout : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized1\ : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized1\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized1\ is
  signal qplllock_coreclk : STD_LOGIC;
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gthe2_i_i_10 : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of gthe2_i_i_2 : label is "soft_lutpair443";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sync1_r(4),
      Q => qplllock_coreclk,
      R => '0'
    );
gthe2_i_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => pma_resetout_reg,
      I1 => pma_resetout,
      I2 => qplllock_coreclk,
      O => \sync1_r_reg[0]_0\
    );
gthe2_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C88CCCC"
    )
        port map (
      I0 => gttxreset,
      I1 => reset_counter_done,
      I2 => pma_resetout_reg,
      I3 => pma_resetout,
      I4 => qplllock_coreclk,
      O => gt0_gttxreset_i
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      CLR => AR(0),
      D => '1',
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(1),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(2),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(3),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized2\ is
  port (
    qplllock_txusrclk2 : out STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized2\ : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized2\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized2\ is
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => sync1_r(4),
      Q => qplllock_txusrclk2,
      R => '0'
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      CLR => AR(0),
      D => '1',
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(1),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(2),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      CLR => AR(0),
      D => sync1_r(3),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized3\ is
  port (
    qplllock_rxusrclk2 : out STD_LOGIC;
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_rxbufreset_i_reg : in STD_LOGIC;
    qplllock : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized3\ : entity is "ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized3\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized3\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sync1_r : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of sync1_r : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of sync1_r : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \sync1_r_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \sync1_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \sync1_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \sync1_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \sync1_r_reg[4]\ : label is "no";
begin
  AR(0) <= \^ar\(0);
data_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      D => sync1_r(4),
      Q => qplllock_rxusrclk2,
      R => '0'
    );
\sync1_r[4]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => qplllock,
      O => \^ar\(0)
    );
\sync1_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      CLR => \^ar\(0),
      D => '1',
      Q => sync1_r(0)
    );
\sync1_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      CLR => \^ar\(0),
      D => sync1_r(0),
      Q => sync1_r(1)
    );
\sync1_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      CLR => \^ar\(0),
      D => sync1_r(1),
      Q => sync1_r(2)
    );
\sync1_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      CLR => \^ar\(0),
      D => sync1_r(2),
      Q => sync1_r(3)
    );
\sync1_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => gt0_rxbufreset_i_reg,
      CE => '1',
      CLR => \^ar\(0),
      D => sync1_r(3),
      Q => sync1_r(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT is
  port (
    drp_drdy_o : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    drp_drpdo_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gt_rxd_d1_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxbufreset_i0 : out STD_LOGIC;
    gt0_rxresetdone_reg_reg0 : out STD_LOGIC;
    gt0_txresetdone_reg0 : out STD_LOGIC;
    dclk : in STD_LOGIC;
    drp_den_i : in STD_LOGIC;
    drp_dwe_i : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    qplloutclk : in STD_LOGIC;
    qplloutrefclk : in STD_LOGIC;
    gt0_rxbufreset_i : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_clear_rx_prbs_err_count_i : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    gt0_rxbufreset_i_reg : in STD_LOGIC;
    tx_disable : in STD_LOGIC;
    txuserrdy : in STD_LOGIC;
    txusrclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    drp_di_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback_ctrl : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RXPRBSSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    TXPRBSSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txd : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drp_daddr_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_rxresetdone_i_reg_rxusrclk2 : in STD_LOGIC;
    qplllock_rxusrclk2 : in STD_LOGIC;
    qplllock_txusrclk2 : in STD_LOGIC;
    pcs_resetout : in STD_LOGIC;
    pcs_resetout_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT : entity is "ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT is
  signal gt0_rxbufstatus_i : STD_LOGIC_VECTOR ( 2 to 2 );
  signal gt0_rxresetdone_i : STD_LOGIC;
  signal gt0_txresetdone_i : STD_LOGIC;
  signal gthe2_i_i_3_n_0 : STD_LOGIC;
  signal gthe2_i_n_112 : STD_LOGIC;
  signal gthe2_i_n_113 : STD_LOGIC;
  signal gthe2_i_n_115 : STD_LOGIC;
  signal gthe2_i_n_116 : STD_LOGIC;
  signal gthe2_i_n_33 : STD_LOGIC;
  signal gthe2_i_n_34 : STD_LOGIC;
  signal gthe2_i_n_4 : STD_LOGIC;
  signal gthe2_i_n_46 : STD_LOGIC;
  signal gthe2_i_n_47 : STD_LOGIC;
  signal gthe2_i_n_57 : STD_LOGIC;
  signal gthe2_i_n_58 : STD_LOGIC;
  signal gthe2_i_n_59 : STD_LOGIC;
  signal gthe2_i_n_60 : STD_LOGIC;
  signal gthe2_i_n_61 : STD_LOGIC;
  signal gthe2_i_n_62 : STD_LOGIC;
  signal gthe2_i_n_63 : STD_LOGIC;
  signal gthe2_i_n_64 : STD_LOGIC;
  signal gthe2_i_n_65 : STD_LOGIC;
  signal gthe2_i_n_66 : STD_LOGIC;
  signal gthe2_i_n_67 : STD_LOGIC;
  signal gthe2_i_n_68 : STD_LOGIC;
  signal gthe2_i_n_69 : STD_LOGIC;
  signal gthe2_i_n_70 : STD_LOGIC;
  signal gthe2_i_n_71 : STD_LOGIC;
  signal NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RSOSINTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMMADET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_TXSYNCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal NLW_gthe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_gthe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_gthe2_i_RXMONITOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_gthe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gthe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gthe2_i : label is "PRIMITIVE";
begin
gt0_rxbufreset_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gt0_rxbufstatus_i(2),
      I1 => gt0_rxresetdone_i_reg_rxusrclk2,
      O => gt0_rxbufreset_i0
    );
gt0_rxresetdone_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gt0_rxresetdone_i,
      I1 => qplllock_rxusrclk2,
      O => gt0_rxresetdone_reg_reg0
    );
gt0_txresetdone_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gt0_txresetdone_i,
      I1 => qplllock_txusrclk2,
      O => gt0_txresetdone_reg0
    );
gthe2_i: unisim.vcomponents.GTHE2_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"00C10",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 1,
      ALIGN_MCOMMA_DET => "FALSE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "FALSE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CFOK_CFG => X"24800040E80",
      CFOK_CFG2 => B"100000",
      CFOK_CFG3 => B"100000",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 19,
      CLK_COR_MIN_LAT => 15,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0000000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0000000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"00BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "FALSE",
      DEC_PCOMMA_DETECT => "FALSE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"001",
      IS_CLKRSVD0_INVERTED => '0',
      IS_CLKRSVD1_INVERTED => '0',
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DMONITORCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_SIGVALIDCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      LOOPBACK_CFG => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => B"00000000000000000000000010000000",
      PMA_RSV2 => B"00011100000000000000000000001010",
      PMA_RSV3 => B"00",
      PMA_RSV4 => B"000000000001000",
      PMA_RSV5 => B"0000",
      RESET_POWERSAVE_DISABLE => '0',
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"0002007FE2000C208001A",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "TRUE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00001000000000",
      RXLPM_LF_CFG => B"001001000000000000",
      RXOOB_CFG => B"0000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOSCALRESET_TIMEOUT => B"00000",
      RXOUT_DIV => 1,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"C00002",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_CFG0 => B"00",
      RXPI_CFG1 => B"11",
      RXPI_CFG2 => B"11",
      RXPI_CFG3 => B"11",
      RXPI_CFG4 => '0',
      RXPI_CFG5 => '0',
      RXPI_CFG6 => B"100",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '0',
      RX_BIAS_CFG => B"000011000000000000010000",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 7,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"1010",
      RX_DATA_WIDTH => 32,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"00000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFELPM_CFG0 => B"0110",
      RX_DFELPM_CFG1 => '0',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"00",
      RX_DFE_AGC_CFG1 => B"100",
      RX_DFE_AGC_CFG2 => B"0000",
      RX_DFE_AGC_OVRDEN => '1',
      RX_DFE_GAIN_CFG => X"0020C0",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011100000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_H6_CFG => B"00000100000",
      RX_DFE_H7_CFG => B"00000100000",
      RX_DFE_KL_CFG => B"001000001000000000000001100010000",
      RX_DFE_KL_LPM_KH_CFG0 => B"01",
      RX_DFE_KL_LPM_KH_CFG1 => B"010",
      RX_DFE_KL_LPM_KH_CFG2 => B"0010",
      RX_DFE_KL_LPM_KH_OVRDEN => '1',
      RX_DFE_KL_LPM_KL_CFG0 => B"10",
      RX_DFE_KL_LPM_KL_CFG1 => B"010",
      RX_DFE_KL_LPM_KL_CFG2 => B"0010",
      RX_DFE_KL_LPM_KL_OVRDEN => '1',
      RX_DFE_LPM_CFG => X"0080",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_ST_CFG => X"00E100000C003F",
      RX_DFE_UT_CFG => B"00011100000000000",
      RX_DFE_VP_CFG => B"00011101010100011",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 1,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "2.0",
      TERM_RCAL_CFG => B"100001000010000",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "TRUE",
      TXOOB_CFG => '0',
      TXOUT_DIV => 1,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '0',
      TXPI_CFG4 => '0',
      TXPI_CFG5 => B"100",
      TXPI_GREY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"000",
      TXPMARESET_TIME => B"00001",
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 32,
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 1,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_PRECHARGE_TIME => X"155CC",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0',
      USE_PCS_CLK_PHASE_SEL => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => NLW_gthe2_i_CPLLFBCLKLOST_UNCONNECTED,
      CPLLLOCK => NLW_gthe2_i_CPLLLOCK_UNCONNECTED,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => '1',
      CPLLREFCLKLOST => NLW_gthe2_i_CPLLREFCLKLOST_UNCONNECTED,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => '0',
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(14) => gthe2_i_n_57,
      DMONITOROUT(13) => gthe2_i_n_58,
      DMONITOROUT(12) => gthe2_i_n_59,
      DMONITOROUT(11) => gthe2_i_n_60,
      DMONITOROUT(10) => gthe2_i_n_61,
      DMONITOROUT(9) => gthe2_i_n_62,
      DMONITOROUT(8) => gthe2_i_n_63,
      DMONITOROUT(7) => gthe2_i_n_64,
      DMONITOROUT(6) => gthe2_i_n_65,
      DMONITOROUT(5) => gthe2_i_n_66,
      DMONITOROUT(4) => gthe2_i_n_67,
      DMONITOROUT(3) => gthe2_i_n_68,
      DMONITOROUT(2) => gthe2_i_n_69,
      DMONITOROUT(1) => gthe2_i_n_70,
      DMONITOROUT(0) => gthe2_i_n_71,
      DRPADDR(8 downto 0) => drp_daddr_i(8 downto 0),
      DRPCLK => dclk,
      DRPDI(15 downto 0) => drp_di_i(15 downto 0),
      DRPDO(15 downto 0) => drp_drpdo_o(15 downto 0),
      DRPEN => drp_den_i,
      DRPRDY => drp_drdy_o,
      DRPWE => drp_dwe_i,
      EYESCANDATAERROR => gthe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTHRXN => rxn,
      GTHRXP => rxp,
      GTHTXN => txn,
      GTHTXP => txp,
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => '0',
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gthe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => AS(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_i,
      LOOPBACK(2 downto 0) => loopback_ctrl(2 downto 0),
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gthe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gthe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      QPLLCLK => qplloutclk,
      QPLLREFCLK => qplloutrefclk,
      RESETOVRD => '0',
      RSOSINTDONE => NLW_gthe2_i_RSOSINTDONE_UNCONNECTED,
      RX8B10BEN => '0',
      RXADAPTSELTEST(13 downto 0) => B"00000000000000",
      RXBUFRESET => gt0_rxbufreset_i,
      RXBUFSTATUS(2) => gt0_rxbufstatus_i(2),
      RXBUFSTATUS(1) => gthe2_i_n_115,
      RXBUFSTATUS(0) => gthe2_i_n_116,
      RXBYTEISALIGNED => NLW_gthe2_i_RXBYTEISALIGNED_UNCONNECTED,
      RXBYTEREALIGN => NLW_gthe2_i_RXBYTEREALIGN_UNCONNECTED,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gthe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gthe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gthe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gthe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 0) => NLW_gthe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 0),
      RXCHARISK(7 downto 0) => NLW_gthe2_i_RXCHARISK_UNCONNECTED(7 downto 0),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gthe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gthe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gthe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => NLW_gthe2_i_RXCOMMADET_UNCONNECTED,
      RXCOMMADETEN => '0',
      RXCOMSASDET => NLW_gthe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gthe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 32) => NLW_gthe2_i_RXDATA_UNCONNECTED(63 downto 32),
      RXDATA(31) => \gt_rxd_d1_reg[31]\(0),
      RXDATA(30) => \gt_rxd_d1_reg[31]\(1),
      RXDATA(29) => \gt_rxd_d1_reg[31]\(2),
      RXDATA(28) => \gt_rxd_d1_reg[31]\(3),
      RXDATA(27) => \gt_rxd_d1_reg[31]\(4),
      RXDATA(26) => \gt_rxd_d1_reg[31]\(5),
      RXDATA(25) => \gt_rxd_d1_reg[31]\(6),
      RXDATA(24) => \gt_rxd_d1_reg[31]\(7),
      RXDATA(23) => \gt_rxd_d1_reg[31]\(8),
      RXDATA(22) => \gt_rxd_d1_reg[31]\(9),
      RXDATA(21) => \gt_rxd_d1_reg[31]\(10),
      RXDATA(20) => \gt_rxd_d1_reg[31]\(11),
      RXDATA(19) => \gt_rxd_d1_reg[31]\(12),
      RXDATA(18) => \gt_rxd_d1_reg[31]\(13),
      RXDATA(17) => \gt_rxd_d1_reg[31]\(14),
      RXDATA(16) => \gt_rxd_d1_reg[31]\(15),
      RXDATA(15) => \gt_rxd_d1_reg[31]\(16),
      RXDATA(14) => \gt_rxd_d1_reg[31]\(17),
      RXDATA(13) => \gt_rxd_d1_reg[31]\(18),
      RXDATA(12) => \gt_rxd_d1_reg[31]\(19),
      RXDATA(11) => \gt_rxd_d1_reg[31]\(20),
      RXDATA(10) => \gt_rxd_d1_reg[31]\(21),
      RXDATA(9) => \gt_rxd_d1_reg[31]\(22),
      RXDATA(8) => \gt_rxd_d1_reg[31]\(23),
      RXDATA(7) => \gt_rxd_d1_reg[31]\(24),
      RXDATA(6) => \gt_rxd_d1_reg[31]\(25),
      RXDATA(5) => \gt_rxd_d1_reg[31]\(26),
      RXDATA(4) => \gt_rxd_d1_reg[31]\(27),
      RXDATA(3) => \gt_rxd_d1_reg[31]\(28),
      RXDATA(2) => \gt_rxd_d1_reg[31]\(29),
      RXDATA(1) => \gt_rxd_d1_reg[31]\(30),
      RXDATA(0) => \gt_rxd_d1_reg[31]\(31),
      RXDATAVALID(1) => NLW_gthe2_i_RXDATAVALID_UNCONNECTED(1),
      RXDATAVALID(0) => D(2),
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFEAGCTRL(4 downto 0) => B"10000",
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFESLIDETAP(4 downto 0) => B"00000",
      RXDFESLIDETAPADAPTEN => '0',
      RXDFESLIDETAPHOLD => '0',
      RXDFESLIDETAPID(5 downto 0) => B"000000",
      RXDFESLIDETAPINITOVRDEN => '0',
      RXDFESLIDETAPONLYADAPTEN => '0',
      RXDFESLIDETAPOVRDEN => '0',
      RXDFESLIDETAPSTARTED => NLW_gthe2_i_RXDFESLIDETAPSTARTED_UNCONNECTED,
      RXDFESLIDETAPSTROBE => '0',
      RXDFESLIDETAPSTROBEDONE => NLW_gthe2_i_RXDFESLIDETAPSTROBEDONE_UNCONNECTED,
      RXDFESLIDETAPSTROBESTARTED => NLW_gthe2_i_RXDFESLIDETAPSTROBESTARTED_UNCONNECTED,
      RXDFESTADAPTDONE => NLW_gthe2_i_RXDFESTADAPTDONE_UNCONNECTED,
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDISPERR(7 downto 0) => NLW_gthe2_i_RXDISPERR_UNCONNECTED(7 downto 0),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gthe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gthe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => SS(0),
      RXHEADER(5 downto 2) => NLW_gthe2_i_RXHEADER_UNCONNECTED(5 downto 2),
      RXHEADER(1) => D(0),
      RXHEADER(0) => D(1),
      RXHEADERVALID(1) => NLW_gthe2_i_RXHEADERVALID_UNCONNECTED(1),
      RXHEADERVALID(0) => D(3),
      RXLPMEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => '0',
      RXMONITOROUT(6 downto 0) => NLW_gthe2_i_RXMONITOROUT_UNCONNECTED(6 downto 0),
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 0) => NLW_gthe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 0),
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTCFG(3 downto 0) => B"0110",
      RXOSINTEN => '1',
      RXOSINTHOLD => '0',
      RXOSINTID0(3 downto 0) => B"0000",
      RXOSINTNTRLEN => '0',
      RXOSINTOVRDEN => '0',
      RXOSINTSTARTED => NLW_gthe2_i_RXOSINTSTARTED_UNCONNECTED,
      RXOSINTSTROBE => '0',
      RXOSINTSTROBEDONE => NLW_gthe2_i_RXOSINTSTROBEDONE_UNCONNECTED,
      RXOSINTSTROBESTARTED => NLW_gthe2_i_RXOSINTSTROBESTARTED_UNCONNECTED,
      RXOSINTTESTOVRDEN => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => rxoutclk,
      RXOUTCLKFABRIC => NLW_gthe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gthe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => '0',
      RXPCSRESET => gthe2_i_i_3_n_0,
      RXPD(1 downto 0) => B"00",
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gthe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gthe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gthe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPMARESETDONE => gthe2_i_n_33,
      RXPOLARITY => '0',
      RXPRBSCNTRESET => gt0_clear_rx_prbs_err_count_i,
      RXPRBSERR => gthe2_i_n_34,
      RXPRBSSEL(2) => RXPRBSSEL(0),
      RXPRBSSEL(1 downto 0) => B"00",
      RXQPIEN => '0',
      RXQPISENN => NLW_gthe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gthe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gthe2_i_RXRATEDONE_UNCONNECTED,
      RXRATEMODE => '0',
      RXRESETDONE => gt0_rxresetdone_i,
      RXSLIDE => '0',
      RXSTARTOFSEQ(1 downto 0) => NLW_gthe2_i_RXSTARTOFSEQ_UNCONNECTED(1 downto 0),
      RXSTATUS(2 downto 0) => NLW_gthe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYNCALLIN => '0',
      RXSYNCDONE => NLW_gthe2_i_RXSYNCDONE_UNCONNECTED,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => NLW_gthe2_i_RXSYNCOUT_UNCONNECTED,
      RXSYSCLKSEL(1 downto 0) => B"11",
      RXUSERRDY => gt0_rxuserrdy_i,
      RXUSRCLK => gt0_rxbufreset_i_reg,
      RXUSRCLK2 => gt0_rxbufreset_i_reg,
      RXVALID => NLW_gthe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '0',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => gthe2_i_n_112,
      TXBUFSTATUS(0) => gthe2_i_n_113,
      TXCHARDISPMODE(7 downto 0) => B"00000000",
      TXCHARDISPVAL(7 downto 0) => B"00000000",
      TXCHARISK(7 downto 0) => B"00000000",
      TXCOMFINISH => NLW_gthe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 32) => B"00000000000000000000000000000000",
      TXDATA(31) => gt_txd(0),
      TXDATA(30) => gt_txd(1),
      TXDATA(29) => gt_txd(2),
      TXDATA(28) => gt_txd(3),
      TXDATA(27) => gt_txd(4),
      TXDATA(26) => gt_txd(5),
      TXDATA(25) => gt_txd(6),
      TXDATA(24) => gt_txd(7),
      TXDATA(23) => gt_txd(8),
      TXDATA(22) => gt_txd(9),
      TXDATA(21) => gt_txd(10),
      TXDATA(20) => gt_txd(11),
      TXDATA(19) => gt_txd(12),
      TXDATA(18) => gt_txd(13),
      TXDATA(17) => gt_txd(14),
      TXDATA(16) => gt_txd(15),
      TXDATA(15) => gt_txd(16),
      TXDATA(14) => gt_txd(17),
      TXDATA(13) => gt_txd(18),
      TXDATA(12) => gt_txd(19),
      TXDATA(11) => gt_txd(20),
      TXDATA(10) => gt_txd(21),
      TXDATA(9) => gt_txd(22),
      TXDATA(8) => gt_txd(23),
      TXDATA(7) => gt_txd(24),
      TXDATA(6) => gt_txd(25),
      TXDATA(5) => gt_txd(26),
      TXDATA(4) => gt_txd(27),
      TXDATA(3) => gt_txd(28),
      TXDATA(2) => gt_txd(29),
      TXDATA(1) => gt_txd(30),
      TXDATA(0) => gt_txd(31),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1110",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gthe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => '0',
      TXGEARBOXREADY => NLW_gthe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2) => '0',
      TXHEADER(1) => gt_txc(0),
      TXHEADER(0) => gt_txc(1),
      TXINHIBIT => tx_disable,
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => txoutclk,
      TXOUTCLKFABRIC => gthe2_i_n_46,
      TXOUTCLKPCS => gthe2_i_n_47,
      TXOUTCLKSEL(2 downto 0) => B"010",
      TXPCSRESET => gthe2_i_i_3_n_0,
      TXPD(1 downto 0) => B"00",
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gthe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gthe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '1',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPMARESETDONE => NLW_gthe2_i_TXPMARESETDONE_UNCONNECTED,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2) => TXPRBSSEL(0),
      TXPRBSSEL(1 downto 0) => B"00",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gthe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gthe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gthe2_i_TXRATEDONE_UNCONNECTED,
      TXRATEMODE => '0',
      TXRESETDONE => gt0_txresetdone_i,
      TXSEQUENCE(6) => '0',
      TXSEQUENCE(5 downto 0) => gt_txc(7 downto 2),
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => NLW_gthe2_i_TXSYNCDONE_UNCONNECTED,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => NLW_gthe2_i_TXSYNCOUT_UNCONNECTED,
      TXSYSCLKSEL(1 downto 0) => B"11",
      TXUSERRDY => txuserrdy,
      TXUSRCLK => txusrclk,
      TXUSRCLK2 => txusrclk2
    );
gthe2_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_resetout,
      I1 => pcs_resetout_reg,
      O => gthe2_i_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_sim_speedup_controller is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC;
    sim_speedup_control : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 20 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_sim_speedup_controller : entity is "ten_gig_eth_pcs_pma_ip_sim_speedup_controller";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_sim_speedup_controller;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_sim_speedup_controller is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal control_reg : STD_LOGIC;
  signal control_reg1 : STD_LOGIC;
  signal control_rising : STD_LOGIC;
  signal control_rising_i_1_n_0 : STD_LOGIC;
  signal load_sim_speedup_value : STD_LOGIC;
  signal load_sim_value_control : STD_LOGIC;
  signal load_sim_value_control_del : STD_LOGIC;
  signal rxuserrdy_i_10_n_0 : STD_LOGIC;
  signal rxuserrdy_i_11_n_0 : STD_LOGIC;
  signal rxuserrdy_i_5_n_0 : STD_LOGIC;
  signal rxuserrdy_i_6_n_0 : STD_LOGIC;
  signal rxuserrdy_i_7_n_0 : STD_LOGIC;
  signal rxuserrdy_i_8_n_0 : STD_LOGIC;
  signal rxuserrdy_i_9_n_0 : STD_LOGIC;
  signal rxuserrdy_reg_i_2_n_1 : STD_LOGIC;
  signal rxuserrdy_reg_i_2_n_2 : STD_LOGIC;
  signal rxuserrdy_reg_i_2_n_3 : STD_LOGIC;
  signal rxuserrdy_reg_i_3_n_0 : STD_LOGIC;
  signal rxuserrdy_reg_i_3_n_1 : STD_LOGIC;
  signal rxuserrdy_reg_i_3_n_2 : STD_LOGIC;
  signal rxuserrdy_reg_i_3_n_3 : STD_LOGIC;
  signal NLW_rxuserrdy_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_rxuserrdy_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of load_sim_speedup_value_reg : label is "PRIMITIVE";
  attribute BOX_TYPE of simple_delay_inst : label is "PRIMITIVE";
begin
  CO(0) <= \^co\(0);
control_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => control_reg,
      Q => control_reg1,
      R => '0'
    );
control_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => sim_speedup_control,
      Q => control_reg,
      R => '0'
    );
control_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => control_reg,
      I1 => control_reg1,
      O => control_rising_i_1_n_0
    );
control_rising_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => control_rising_i_1_n_0,
      Q => control_rising,
      R => '0'
    );
load_sim_speedup_value_reg: unisim.vcomponents.LDCE
    generic map(
      INIT => '0',
      IS_CLR_INVERTED => '0',
      IS_G_INVERTED => '0'
    )
        port map (
      CLR => '0',
      D => load_sim_value_control_del,
      G => load_sim_value_control,
      GE => '1',
      Q => load_sim_speedup_value
    );
\rxuserrdy_counter[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^co\(0),
      O => sel
    );
rxuserrdy_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0810"
    )
        port map (
      I0 => \out\(3),
      I1 => load_sim_speedup_value,
      I2 => \out\(5),
      I3 => \out\(4),
      O => rxuserrdy_i_10_n_0
    );
rxuserrdy_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1800"
    )
        port map (
      I0 => \out\(0),
      I1 => load_sim_speedup_value,
      I2 => \out\(2),
      I3 => \out\(1),
      O => rxuserrdy_i_11_n_0
    );
rxuserrdy_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \out\(19),
      I1 => load_sim_speedup_value,
      I2 => \out\(20),
      I3 => \out\(18),
      O => rxuserrdy_i_5_n_0
    );
rxuserrdy_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0210"
    )
        port map (
      I0 => \out\(15),
      I1 => \out\(17),
      I2 => load_sim_speedup_value,
      I3 => \out\(16),
      O => rxuserrdy_i_6_n_0
    );
rxuserrdy_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \out\(14),
      I1 => load_sim_speedup_value,
      I2 => \out\(13),
      I3 => \out\(12),
      O => rxuserrdy_i_7_n_0
    );
rxuserrdy_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0900"
    )
        port map (
      I0 => \out\(9),
      I1 => load_sim_speedup_value,
      I2 => \out\(11),
      I3 => \out\(10),
      O => rxuserrdy_i_8_n_0
    );
rxuserrdy_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \out\(8),
      I1 => load_sim_speedup_value,
      I2 => \out\(7),
      I3 => \out\(6),
      O => rxuserrdy_i_9_n_0
    );
rxuserrdy_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => rxuserrdy_reg_i_3_n_0,
      CO(3) => \^co\(0),
      CO(2) => rxuserrdy_reg_i_2_n_1,
      CO(1) => rxuserrdy_reg_i_2_n_2,
      CO(0) => rxuserrdy_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_rxuserrdy_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => S(0),
      S(2) => rxuserrdy_i_5_n_0,
      S(1) => rxuserrdy_i_6_n_0,
      S(0) => rxuserrdy_i_7_n_0
    );
rxuserrdy_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rxuserrdy_reg_i_3_n_0,
      CO(2) => rxuserrdy_reg_i_3_n_1,
      CO(1) => rxuserrdy_reg_i_3_n_2,
      CO(0) => rxuserrdy_reg_i_3_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_rxuserrdy_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => rxuserrdy_i_8_n_0,
      S(2) => rxuserrdy_i_9_n_0,
      S(1) => rxuserrdy_i_10_n_0,
      S(0) => rxuserrdy_i_11_n_0
    );
simple_delay_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => load_sim_value_control,
      O => load_sim_value_control_del
    );
simple_delay_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => control_rising,
      I1 => sim_speedup_control,
      O => load_sim_value_control
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_dp_ram is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_data : out STD_LOGIC_VECTOR ( 65 downto 0 );
    wr_clk_en : in STD_LOGIC;
    full_int_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_clk_en : in STD_LOGIC;
    empty_int_reg : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_data : in STD_LOGIC_VECTOR ( 65 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_addr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_dp_ram : entity is "ten_gig_eth_pcs_pma_v6_0_3_dp_ram";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_dp_ram;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_dp_ram is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rd_data[65]_i_1_n_0\ : STD_LOGIC;
  signal rd_data_unreg : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_48_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_54_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_60_65 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_6_11 : label is "";
begin
  E(0) <= \^e\(0);
\rd_data[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => rd_en,
      I1 => rd_clk_en,
      I2 => empty_int_reg,
      O => \rd_data[65]_i_1_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(0),
      Q => rd_data(0),
      R => '0'
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(10),
      Q => rd_data(10),
      R => '0'
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(11),
      Q => rd_data(11),
      R => '0'
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(12),
      Q => rd_data(12),
      R => '0'
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(13),
      Q => rd_data(13),
      R => '0'
    );
\rd_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(14),
      Q => rd_data(14),
      R => '0'
    );
\rd_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(15),
      Q => rd_data(15),
      R => '0'
    );
\rd_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(16),
      Q => rd_data(16),
      R => '0'
    );
\rd_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(17),
      Q => rd_data(17),
      R => '0'
    );
\rd_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(18),
      Q => rd_data(18),
      R => '0'
    );
\rd_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(19),
      Q => rd_data(19),
      R => '0'
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(1),
      Q => rd_data(1),
      R => '0'
    );
\rd_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(20),
      Q => rd_data(20),
      R => '0'
    );
\rd_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(21),
      Q => rd_data(21),
      R => '0'
    );
\rd_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(22),
      Q => rd_data(22),
      R => '0'
    );
\rd_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(23),
      Q => rd_data(23),
      R => '0'
    );
\rd_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(24),
      Q => rd_data(24),
      R => '0'
    );
\rd_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(25),
      Q => rd_data(25),
      R => '0'
    );
\rd_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(26),
      Q => rd_data(26),
      R => '0'
    );
\rd_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(27),
      Q => rd_data(27),
      R => '0'
    );
\rd_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(28),
      Q => rd_data(28),
      R => '0'
    );
\rd_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(29),
      Q => rd_data(29),
      R => '0'
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(2),
      Q => rd_data(2),
      R => '0'
    );
\rd_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(30),
      Q => rd_data(30),
      R => '0'
    );
\rd_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(31),
      Q => rd_data(31),
      R => '0'
    );
\rd_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(32),
      Q => rd_data(32),
      R => '0'
    );
\rd_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(33),
      Q => rd_data(33),
      R => '0'
    );
\rd_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(34),
      Q => rd_data(34),
      R => '0'
    );
\rd_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(35),
      Q => rd_data(35),
      R => '0'
    );
\rd_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(36),
      Q => rd_data(36),
      R => '0'
    );
\rd_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(37),
      Q => rd_data(37),
      R => '0'
    );
\rd_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(38),
      Q => rd_data(38),
      R => '0'
    );
\rd_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(39),
      Q => rd_data(39),
      R => '0'
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(3),
      Q => rd_data(3),
      R => '0'
    );
\rd_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(40),
      Q => rd_data(40),
      R => '0'
    );
\rd_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(41),
      Q => rd_data(41),
      R => '0'
    );
\rd_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(42),
      Q => rd_data(42),
      R => '0'
    );
\rd_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(43),
      Q => rd_data(43),
      R => '0'
    );
\rd_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(44),
      Q => rd_data(44),
      R => '0'
    );
\rd_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(45),
      Q => rd_data(45),
      R => '0'
    );
\rd_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(46),
      Q => rd_data(46),
      R => '0'
    );
\rd_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(47),
      Q => rd_data(47),
      R => '0'
    );
\rd_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(48),
      Q => rd_data(48),
      R => '0'
    );
\rd_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(49),
      Q => rd_data(49),
      R => '0'
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(4),
      Q => rd_data(4),
      R => '0'
    );
\rd_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(50),
      Q => rd_data(50),
      R => '0'
    );
\rd_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(51),
      Q => rd_data(51),
      R => '0'
    );
\rd_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(52),
      Q => rd_data(52),
      R => '0'
    );
\rd_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(53),
      Q => rd_data(53),
      R => '0'
    );
\rd_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(54),
      Q => rd_data(54),
      R => '0'
    );
\rd_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(55),
      Q => rd_data(55),
      R => '0'
    );
\rd_data_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(56),
      Q => rd_data(56),
      R => '0'
    );
\rd_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(57),
      Q => rd_data(57),
      R => '0'
    );
\rd_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(58),
      Q => rd_data(58),
      R => '0'
    );
\rd_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(59),
      Q => rd_data(59),
      R => '0'
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(5),
      Q => rd_data(5),
      R => '0'
    );
\rd_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(60),
      Q => rd_data(60),
      R => '0'
    );
\rd_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(61),
      Q => rd_data(61),
      R => '0'
    );
\rd_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(62),
      Q => rd_data(62),
      R => '0'
    );
\rd_data_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(63),
      Q => rd_data(63),
      R => '0'
    );
\rd_data_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(64),
      Q => rd_data(64),
      R => '0'
    );
\rd_data_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(65),
      Q => rd_data(65),
      R => '0'
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(6),
      Q => rd_data(6),
      R => '0'
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(7),
      Q => rd_data(7),
      R => '0'
    );
\rd_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(8),
      Q => rd_data(8),
      R => '0'
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[65]_i_1_n_0\,
      D => rd_data_unreg(9),
      Q => rd_data(9),
      R => '0'
    );
ten_gig_disti_ram_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(1 downto 0),
      DIB(1 downto 0) => wr_data(3 downto 2),
      DIC(1 downto 0) => wr_data(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(1 downto 0),
      DOB(1 downto 0) => rd_data_unreg(3 downto 2),
      DOC(1 downto 0) => rd_data_unreg(5 downto 4),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(13 downto 12),
      DIB(1 downto 0) => wr_data(15 downto 14),
      DIC(1 downto 0) => wr_data(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(13 downto 12),
      DOB(1 downto 0) => rd_data_unreg(15 downto 14),
      DOC(1 downto 0) => rd_data_unreg(17 downto 16),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(19 downto 18),
      DIB(1 downto 0) => wr_data(21 downto 20),
      DIC(1 downto 0) => wr_data(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(19 downto 18),
      DOB(1 downto 0) => rd_data_unreg(21 downto 20),
      DOC(1 downto 0) => rd_data_unreg(23 downto 22),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(25 downto 24),
      DIB(1 downto 0) => wr_data(27 downto 26),
      DIC(1 downto 0) => wr_data(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(25 downto 24),
      DOB(1 downto 0) => rd_data_unreg(27 downto 26),
      DOC(1 downto 0) => rd_data_unreg(29 downto 28),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(31 downto 30),
      DIB(1 downto 0) => wr_data(33 downto 32),
      DIC(1 downto 0) => wr_data(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(31 downto 30),
      DOB(1 downto 0) => rd_data_unreg(33 downto 32),
      DOC(1 downto 0) => rd_data_unreg(35 downto 34),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(37 downto 36),
      DIB(1 downto 0) => wr_data(39 downto 38),
      DIC(1 downto 0) => wr_data(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(37 downto 36),
      DOB(1 downto 0) => rd_data_unreg(39 downto 38),
      DOC(1 downto 0) => rd_data_unreg(41 downto 40),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(43 downto 42),
      DIB(1 downto 0) => wr_data(45 downto 44),
      DIC(1 downto 0) => wr_data(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(43 downto 42),
      DOB(1 downto 0) => rd_data_unreg(45 downto 44),
      DOC(1 downto 0) => rd_data_unreg(47 downto 46),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(49 downto 48),
      DIB(1 downto 0) => wr_data(51 downto 50),
      DIC(1 downto 0) => wr_data(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(49 downto 48),
      DOB(1 downto 0) => rd_data_unreg(51 downto 50),
      DOC(1 downto 0) => rd_data_unreg(53 downto 52),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(55 downto 54),
      DIB(1 downto 0) => wr_data(57 downto 56),
      DIC(1 downto 0) => wr_data(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(55 downto 54),
      DOB(1 downto 0) => rd_data_unreg(57 downto 56),
      DOC(1 downto 0) => rd_data_unreg(59 downto 58),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(61 downto 60),
      DIB(1 downto 0) => wr_data(63 downto 62),
      DIC(1 downto 0) => wr_data(65 downto 64),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(61 downto 60),
      DOB(1 downto 0) => rd_data_unreg(63 downto 62),
      DOC(1 downto 0) => rd_data_unreg(65 downto 64),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(7 downto 6),
      DIB(1 downto 0) => wr_data(9 downto 8),
      DIC(1 downto 0) => wr_data(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(7 downto 6),
      DOB(1 downto 0) => rd_data_unreg(9 downto 8),
      DOC(1 downto 0) => rd_data_unreg(11 downto 10),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => wr_clk_en,
      I1 => full_int_reg,
      I2 => wr_en,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_dp_ram__parameterized0\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rd_data : out STD_LOGIC_VECTOR ( 73 downto 0 );
    wr_clk_en : in STD_LOGIC;
    full_int_reg : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    rd_clk_en : in STD_LOGIC;
    empty_int_reg : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_data : in STD_LOGIC_VECTOR ( 73 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_addr_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_dp_ram__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_dp_ram";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_dp_ram__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_dp_ram__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rd_data[73]_i_1_n_0\ : STD_LOGIC;
  signal rd_data_unreg : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_66_71_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_72_73_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_72_73_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ten_gig_disti_ram_reg_0_31_72_73_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_0_5 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_12_17 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_18_23 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_24_29 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_30_35 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_36_41 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_42_47 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_48_53 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_54_59 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_60_65 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_66_71 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_6_11 : label is "";
  attribute METHODOLOGY_DRC_VIOS of ten_gig_disti_ram_reg_0_31_72_73 : label is "";
begin
  E(0) <= \^e\(0);
\rd_data[73]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => rd_en,
      I1 => rd_clk_en,
      I2 => empty_int_reg,
      O => \rd_data[73]_i_1_n_0\
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(0),
      Q => rd_data(0),
      R => '0'
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(10),
      Q => rd_data(10),
      R => '0'
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(11),
      Q => rd_data(11),
      R => '0'
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(12),
      Q => rd_data(12),
      R => '0'
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(13),
      Q => rd_data(13),
      R => '0'
    );
\rd_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(14),
      Q => rd_data(14),
      R => '0'
    );
\rd_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(15),
      Q => rd_data(15),
      R => '0'
    );
\rd_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(16),
      Q => rd_data(16),
      R => '0'
    );
\rd_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(17),
      Q => rd_data(17),
      R => '0'
    );
\rd_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(18),
      Q => rd_data(18),
      R => '0'
    );
\rd_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(19),
      Q => rd_data(19),
      R => '0'
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(1),
      Q => rd_data(1),
      R => '0'
    );
\rd_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(20),
      Q => rd_data(20),
      R => '0'
    );
\rd_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(21),
      Q => rd_data(21),
      R => '0'
    );
\rd_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(22),
      Q => rd_data(22),
      R => '0'
    );
\rd_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(23),
      Q => rd_data(23),
      R => '0'
    );
\rd_data_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(24),
      Q => rd_data(24),
      R => '0'
    );
\rd_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(25),
      Q => rd_data(25),
      R => '0'
    );
\rd_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(26),
      Q => rd_data(26),
      R => '0'
    );
\rd_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(27),
      Q => rd_data(27),
      R => '0'
    );
\rd_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(28),
      Q => rd_data(28),
      R => '0'
    );
\rd_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(29),
      Q => rd_data(29),
      R => '0'
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(2),
      Q => rd_data(2),
      R => '0'
    );
\rd_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(30),
      Q => rd_data(30),
      R => '0'
    );
\rd_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(31),
      Q => rd_data(31),
      R => '0'
    );
\rd_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(32),
      Q => rd_data(32),
      R => '0'
    );
\rd_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(33),
      Q => rd_data(33),
      R => '0'
    );
\rd_data_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(34),
      Q => rd_data(34),
      R => '0'
    );
\rd_data_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(35),
      Q => rd_data(35),
      R => '0'
    );
\rd_data_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(36),
      Q => rd_data(36),
      R => '0'
    );
\rd_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(37),
      Q => rd_data(37),
      R => '0'
    );
\rd_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(38),
      Q => rd_data(38),
      R => '0'
    );
\rd_data_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(39),
      Q => rd_data(39),
      R => '0'
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(3),
      Q => rd_data(3),
      R => '0'
    );
\rd_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(40),
      Q => rd_data(40),
      R => '0'
    );
\rd_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(41),
      Q => rd_data(41),
      R => '0'
    );
\rd_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(42),
      Q => rd_data(42),
      R => '0'
    );
\rd_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(43),
      Q => rd_data(43),
      R => '0'
    );
\rd_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(44),
      Q => rd_data(44),
      R => '0'
    );
\rd_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(45),
      Q => rd_data(45),
      R => '0'
    );
\rd_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(46),
      Q => rd_data(46),
      R => '0'
    );
\rd_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(47),
      Q => rd_data(47),
      R => '0'
    );
\rd_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(48),
      Q => rd_data(48),
      R => '0'
    );
\rd_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(49),
      Q => rd_data(49),
      R => '0'
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(4),
      Q => rd_data(4),
      R => '0'
    );
\rd_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(50),
      Q => rd_data(50),
      R => '0'
    );
\rd_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(51),
      Q => rd_data(51),
      R => '0'
    );
\rd_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(52),
      Q => rd_data(52),
      R => '0'
    );
\rd_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(53),
      Q => rd_data(53),
      R => '0'
    );
\rd_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(54),
      Q => rd_data(54),
      R => '0'
    );
\rd_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(55),
      Q => rd_data(55),
      R => '0'
    );
\rd_data_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(56),
      Q => rd_data(56),
      R => '0'
    );
\rd_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(57),
      Q => rd_data(57),
      R => '0'
    );
\rd_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(58),
      Q => rd_data(58),
      R => '0'
    );
\rd_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(59),
      Q => rd_data(59),
      R => '0'
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(5),
      Q => rd_data(5),
      R => '0'
    );
\rd_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(60),
      Q => rd_data(60),
      R => '0'
    );
\rd_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(61),
      Q => rd_data(61),
      R => '0'
    );
\rd_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(62),
      Q => rd_data(62),
      R => '0'
    );
\rd_data_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(63),
      Q => rd_data(63),
      R => '0'
    );
\rd_data_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(64),
      Q => rd_data(64),
      R => '0'
    );
\rd_data_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(65),
      Q => rd_data(65),
      R => '0'
    );
\rd_data_reg[66]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(66),
      Q => rd_data(66),
      R => '0'
    );
\rd_data_reg[67]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(67),
      Q => rd_data(67),
      R => '0'
    );
\rd_data_reg[68]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(68),
      Q => rd_data(68),
      R => '0'
    );
\rd_data_reg[69]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(69),
      Q => rd_data(69),
      R => '0'
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(6),
      Q => rd_data(6),
      R => '0'
    );
\rd_data_reg[70]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(70),
      Q => rd_data(70),
      R => '0'
    );
\rd_data_reg[71]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(71),
      Q => rd_data(71),
      R => '0'
    );
\rd_data_reg[72]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(72),
      Q => rd_data(72),
      R => '0'
    );
\rd_data_reg[73]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(73),
      Q => rd_data(73),
      R => '0'
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(7),
      Q => rd_data(7),
      R => '0'
    );
\rd_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(8),
      Q => rd_data(8),
      R => '0'
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \rd_data[73]_i_1_n_0\,
      D => rd_data_unreg(9),
      Q => rd_data(9),
      R => '0'
    );
ten_gig_disti_ram_reg_0_31_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(1 downto 0),
      DIB(1 downto 0) => wr_data(3 downto 2),
      DIC(1 downto 0) => wr_data(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(1 downto 0),
      DOB(1 downto 0) => rd_data_unreg(3 downto 2),
      DOC(1 downto 0) => rd_data_unreg(5 downto 4),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(13 downto 12),
      DIB(1 downto 0) => wr_data(15 downto 14),
      DIC(1 downto 0) => wr_data(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(13 downto 12),
      DOB(1 downto 0) => rd_data_unreg(15 downto 14),
      DOC(1 downto 0) => rd_data_unreg(17 downto 16),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(19 downto 18),
      DIB(1 downto 0) => wr_data(21 downto 20),
      DIC(1 downto 0) => wr_data(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(19 downto 18),
      DOB(1 downto 0) => rd_data_unreg(21 downto 20),
      DOC(1 downto 0) => rd_data_unreg(23 downto 22),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(25 downto 24),
      DIB(1 downto 0) => wr_data(27 downto 26),
      DIC(1 downto 0) => wr_data(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(25 downto 24),
      DOB(1 downto 0) => rd_data_unreg(27 downto 26),
      DOC(1 downto 0) => rd_data_unreg(29 downto 28),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_30_35: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(31 downto 30),
      DIB(1 downto 0) => wr_data(33 downto 32),
      DIC(1 downto 0) => wr_data(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(31 downto 30),
      DOB(1 downto 0) => rd_data_unreg(33 downto 32),
      DOC(1 downto 0) => rd_data_unreg(35 downto 34),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_36_41: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(37 downto 36),
      DIB(1 downto 0) => wr_data(39 downto 38),
      DIC(1 downto 0) => wr_data(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(37 downto 36),
      DOB(1 downto 0) => rd_data_unreg(39 downto 38),
      DOC(1 downto 0) => rd_data_unreg(41 downto 40),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_36_41_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_42_47: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(43 downto 42),
      DIB(1 downto 0) => wr_data(45 downto 44),
      DIC(1 downto 0) => wr_data(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(43 downto 42),
      DOB(1 downto 0) => rd_data_unreg(45 downto 44),
      DOC(1 downto 0) => rd_data_unreg(47 downto 46),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_42_47_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_48_53: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(49 downto 48),
      DIB(1 downto 0) => wr_data(51 downto 50),
      DIC(1 downto 0) => wr_data(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(49 downto 48),
      DOB(1 downto 0) => rd_data_unreg(51 downto 50),
      DOC(1 downto 0) => rd_data_unreg(53 downto 52),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_48_53_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_54_59: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(55 downto 54),
      DIB(1 downto 0) => wr_data(57 downto 56),
      DIC(1 downto 0) => wr_data(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(55 downto 54),
      DOB(1 downto 0) => rd_data_unreg(57 downto 56),
      DOC(1 downto 0) => rd_data_unreg(59 downto 58),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_54_59_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_60_65: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(61 downto 60),
      DIB(1 downto 0) => wr_data(63 downto 62),
      DIC(1 downto 0) => wr_data(65 downto 64),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(61 downto 60),
      DOB(1 downto 0) => rd_data_unreg(63 downto 62),
      DOC(1 downto 0) => rd_data_unreg(65 downto 64),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_60_65_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_66_71: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(67 downto 66),
      DIB(1 downto 0) => wr_data(69 downto 68),
      DIC(1 downto 0) => wr_data(71 downto 70),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(67 downto 66),
      DOB(1 downto 0) => rd_data_unreg(69 downto 68),
      DOC(1 downto 0) => rd_data_unreg(71 downto 70),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_66_71_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(7 downto 6),
      DIB(1 downto 0) => wr_data(9 downto 8),
      DIC(1 downto 0) => wr_data(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(7 downto 6),
      DOB(1 downto 0) => rd_data_unreg(9 downto 8),
      DOC(1 downto 0) => rd_data_unreg(11 downto 10),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
ten_gig_disti_ram_reg_0_31_72_73: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 0) => Q(4 downto 0),
      ADDRB(4 downto 0) => Q(4 downto 0),
      ADDRC(4 downto 0) => Q(4 downto 0),
      ADDRD(4 downto 0) => \wr_addr_reg[4]\(4 downto 0),
      DIA(1 downto 0) => wr_data(73 downto 72),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rd_data_unreg(73 downto 72),
      DOB(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_72_73_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_72_73_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ten_gig_disti_ram_reg_0_31_72_73_DOD_UNCONNECTED(1 downto 0),
      WCLK => wr_clk,
      WE => \^e\(0)
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => wr_clk_en,
      I1 => full_int_reg,
      I2 => wr_en,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register is
  port (
    loopback_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[0]\ : out STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    \shift_reg_reg[0]\ : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \addr_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register is
  signal \^loopback_ctrl\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  loopback_ctrl(0) <= \^loopback_ctrl\(0);
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[0]\,
      Q => \^loopback_ctrl\(0),
      R => data_out_reg
    );
\rddata_out[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000505F454"
    )
        port map (
      I0 => \addr_reg_reg[3]\(1),
      I1 => \^loopback_ctrl\(0),
      I2 => \addr_reg_reg[3]\(3),
      I3 => \q_reg[0]_0\,
      I4 => \addr_reg_reg[3]\(2),
      I5 => \addr_reg_reg[3]\(0),
      O => \rddata_out_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_36 is
  port (
    \rddata_out_reg[11]\ : out STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    \shift_reg_reg[11]\ : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_36 : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_36;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_36 is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[11]\,
      Q => \rddata_out_reg[11]\,
      R => data_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_37 is
  port (
    tx_disable_int : out STD_LOGIC;
    \rddata_out_reg[0]\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    \shift_reg_reg[0]\ : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    \addr_reg_reg[1]\ : in STD_LOGIC;
    \addr_reg_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[3]\ : in STD_LOGIC;
    \addr_reg_reg[1]_0\ : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \addr_reg_reg[18]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \addr_reg_reg[12]\ : in STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_37 : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_37;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_37 is
  signal \rddata_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[0]_i_5_n_0\ : STD_LOGIC;
  signal \^tx_disable_int\ : STD_LOGIC;
begin
  tx_disable_int <= \^tx_disable_int\;
\q[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addr_reg_reg[18]\(5),
      I1 => \addr_reg_reg[18]\(4),
      O => \q_reg[0]_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[0]\,
      Q => \^tx_disable_int\,
      R => data_out_reg
    );
\rddata_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \rddata_out[0]_i_2_n_0\,
      I1 => \q_reg[0]_1\,
      I2 => \addr_reg_reg[1]\,
      I3 => \addr_reg_reg[2]\,
      I4 => \addr_reg_reg[3]\,
      O => \rddata_out_reg[0]\
    );
\rddata_out[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000E"
    )
        port map (
      I0 => \rddata_out[0]_i_5_n_0\,
      I1 => \addr_reg_reg[1]_0\,
      I2 => p_0_in,
      I3 => \addr_reg_reg[18]\(4),
      I4 => \addr_reg_reg[12]\,
      O => \rddata_out[0]_i_2_n_0\
    );
\rddata_out[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0000A0A0000"
    )
        port map (
      I0 => \^tx_disable_int\,
      I1 => \addr_reg_reg[18]\(0),
      I2 => \addr_reg_reg[18]\(1),
      I3 => pma_pmd_type(0),
      I4 => \addr_reg_reg[18]\(3),
      I5 => \addr_reg_reg[18]\(2),
      O => \rddata_out[0]_i_5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_38 is
  port (
    \q_reg[0]_0\ : out STD_LOGIC;
    reg_3_0_15_we : out STD_LOGIC;
    \q_reg[0]_1\ : out STD_LOGIC;
    re_prev_reg : out STD_LOGIC;
    \rddata_out_reg[11]\ : out STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    \state_reg[2]\ : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \state_reg[2]_0\ : in STD_LOGIC;
    \addr_reg_reg[20]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \addr_reg_reg[14]\ : in STD_LOGIC;
    \state_reg[2]_1\ : in STD_LOGIC;
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[4]\ : in STD_LOGIC;
    \addr_reg_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_38 : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_38;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_38 is
  signal \q[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \q[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC;
  signal \^q_reg[0]_1\ : STD_LOGIC;
  signal \^re_prev_reg\ : STD_LOGIC;
begin
  \q_reg[0]_0\ <= \^q_reg[0]_0\;
  \q_reg[0]_1\ <= \^q_reg[0]_1\;
  re_prev_reg <= \^re_prev_reg\;
\q[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \state_reg[2]_0\,
      I1 => \addr_reg_reg[20]\(8),
      I2 => \addr_reg_reg[20]\(9),
      I3 => \addr_reg_reg[20]\(2),
      I4 => \q[0]_i_3__0_n_0\,
      I5 => \addr_reg_reg[14]\,
      O => reg_3_0_15_we
    );
\q[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \^q_reg[0]_1\,
      I1 => \q[0]_i_4__1_n_0\,
      I2 => \state_reg[2]_1\,
      I3 => \^re_prev_reg\,
      I4 => \addr_reg_reg[20]\(0),
      I5 => \addr_reg_reg[20]\(10),
      O => \q[0]_i_3__0_n_0\
    );
\q[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(11),
      I1 => \addr_reg_reg[20]\(12),
      I2 => \addr_reg_reg[20]\(5),
      I3 => \addr_reg_reg[20]\(6),
      O => \^q_reg[0]_1\
    );
\q[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addr_reg_reg[20]\(4),
      I1 => \addr_reg_reg[20]\(3),
      O => \q[0]_i_4__1_n_0\
    );
\q[9]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addr_reg_reg[20]\(7),
      I1 => \addr_reg_reg[20]\(1),
      O => \^re_prev_reg\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \state_reg[2]\,
      Q => \^q_reg[0]_0\,
      R => data_out_reg
    );
\rddata_out[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000A404"
    )
        port map (
      I0 => \addr_reg_reg[20]\(5),
      I1 => \^q_reg[0]_0\,
      I2 => \addr_reg_reg[20]\(3),
      I3 => pseudo_rand_seeds_int(0),
      I4 => \addr_reg_reg[4]\,
      I5 => \addr_reg_reg[2]\,
      O => \rddata_out_reg[11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_39 is
  port (
    d1_reg : out STD_LOGIC;
    core_in_testmode_wire : out STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    \state_reg[2]\ : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    prbs31_rx_enable_core_regb_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_39 : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_39;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_39 is
  signal \^d1_reg\ : STD_LOGIC;
begin
  d1_reg <= \^d1_reg\;
core_in_testmode_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^d1_reg\,
      I1 => prbs31_rx_enable_core_regb_reg,
      I2 => Q(0),
      O => core_in_testmode_wire
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \state_reg[2]\,
      Q => \^d1_reg\,
      R => data_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized0\ is
  port (
    p_0_in : out STD_LOGIC;
    \rddata_out_reg[1]\ : out STD_LOGIC;
    \rddata_out_reg[3]\ : out STD_LOGIC;
    \rddata_out_reg[13]\ : out STD_LOGIC;
    \rddata_out_reg[2]\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    reg_1_9_we : out STD_LOGIC;
    \q_reg[0]_1\ : out STD_LOGIC;
    \rddata_out_reg[9]\ : out STD_LOGIC;
    \rddata_out_reg[11]\ : out STD_LOGIC;
    \rddata_out_reg[5]\ : out STD_LOGIC;
    \rddata_out_reg[15]\ : out STD_LOGIC;
    \rddata_out_reg[7]\ : out STD_LOGIC;
    \q_reg[0]_2\ : out STD_LOGIC;
    \q_reg[0]_3\ : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    \addr_reg_reg[9]\ : in STD_LOGIC;
    \addr_reg_reg[0]\ : in STD_LOGIC;
    \addr_reg_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[0]_0\ : in STD_LOGIC;
    \addr_reg_reg[8]\ : in STD_LOGIC;
    \addr_reg_reg[5]\ : in STD_LOGIC;
    \addr_reg_reg[0]_1\ : in STD_LOGIC;
    \addr_reg_reg[1]\ : in STD_LOGIC;
    \q_reg[3]\ : in STD_LOGIC;
    \addr_reg_reg[20]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \addr_reg_reg[0]_2\ : in STD_LOGIC;
    \q_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[1]_0\ : in STD_LOGIC;
    \addr_reg_reg[0]_3\ : in STD_LOGIC;
    \addr_reg_reg[0]_4\ : in STD_LOGIC;
    \addr_reg_reg[16]\ : in STD_LOGIC;
    \state_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[0]_5\ : in STD_LOGIC;
    \addr_reg_reg[19]\ : in STD_LOGIC;
    \addr_reg_reg[18]\ : in STD_LOGIC;
    \addr_reg_reg[11]\ : in STD_LOGIC;
    \addr_reg_reg[15]\ : in STD_LOGIC;
    \addr_reg_reg[2]_0\ : in STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \addr_reg_reg[12]\ : in STD_LOGIC;
    \addr_reg_reg[1]_1\ : in STD_LOGIC;
    \addr_reg_reg[13]\ : in STD_LOGIC;
    \addr_reg_reg[6]\ : in STD_LOGIC;
    \addr_reg_reg[5]_0\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg_reg[5]_1\ : in STD_LOGIC;
    \q_reg[0]_4\ : in STD_LOGIC;
    \addr_reg_reg[1]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    loopback_ctrl : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_5\ : in STD_LOGIC;
    pcs_reset_clear_core_intr : in STD_LOGIC;
    resetdone : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized0\ is
  signal \^p_0_in\ : STD_LOGIC;
  signal \q[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \q[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \q[0]_i_5_n_0\ : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC;
  signal \^q_reg[0]_1\ : STD_LOGIC;
  signal \rddata_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \rddata_out[1]_i_11_n_0\ : STD_LOGIC;
  signal \rddata_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[1]_i_7_n_0\ : STD_LOGIC;
  signal \rddata_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_8_n_0\ : STD_LOGIC;
  signal \^rddata_out_reg[11]\ : STD_LOGIC;
  signal reg_1_0_15_we : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[0]_i_5__0\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rddata_out[14]_i_7\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rddata_out[1]_i_11\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rddata_out[3]_i_8\ : label is "soft_lutpair112";
begin
  p_0_in <= \^p_0_in\;
  \q_reg[0]_0\ <= \^q_reg[0]_0\;
  \q_reg[0]_1\ <= \^q_reg[0]_1\;
  \rddata_out_reg[11]\ <= \^rddata_out_reg[11]\;
pma_resetout_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reset,
      I1 => \^p_0_in\,
      O => \^q_reg[0]_1\
    );
\q[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F00000080"
    )
        port map (
      I0 => Q(0),
      I1 => \state_reg[2]\,
      I2 => reg_1_0_15_we,
      I3 => \^p_0_in\,
      I4 => reset,
      I5 => loopback_ctrl(0),
      O => \q_reg[0]_2\
    );
\q[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8F00000080"
    )
        port map (
      I0 => \state_reg[2]\,
      I1 => Q(1),
      I2 => reg_1_0_15_we,
      I3 => \^p_0_in\,
      I4 => reset,
      I5 => \q_reg[0]_5\,
      O => \q_reg[0]_3\
    );
\q[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2220000E222E222"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => reg_1_0_15_we,
      I2 => \state_reg[2]\,
      I3 => Q(2),
      I4 => pcs_reset_clear_core_intr,
      I5 => resetdone,
      O => \q[0]_i_1__4_n_0\
    );
\q[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \addr_reg_reg[0]_5\,
      I1 => \addr_reg_reg[19]\,
      I2 => \addr_reg_reg[18]\,
      I3 => \addr_reg_reg[20]\(2),
      I4 => \addr_reg_reg[20]\(11),
      I5 => \q[0]_i_5_n_0\,
      O => reg_1_9_we
    );
\q[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \addr_reg_reg[16]\,
      I1 => \addr_reg_reg[20]\(16),
      I2 => \addr_reg_reg[20]\(3),
      I3 => \state_reg[2]\,
      I4 => \^q_reg[0]_0\,
      I5 => \q[0]_i_5__0_n_0\,
      O => reg_1_0_15_we
    );
\q[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addr_reg_reg[20]\(2),
      I1 => \addr_reg_reg[20]\(1),
      O => \^q_reg[0]_0\
    );
\q[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \state_reg[2]\,
      I1 => \addr_reg_reg[20]\(3),
      I2 => \addr_reg_reg[20]\(12),
      I3 => \addr_reg_reg[20]\(4),
      I4 => \addr_reg_reg[20]\(1),
      I5 => \^q_reg[0]_1\,
      O => \q[0]_i_5_n_0\
    );
\q[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(13),
      I1 => \addr_reg_reg[20]\(14),
      I2 => \addr_reg_reg[20]\(0),
      I3 => \addr_reg_reg[20]\(15),
      O => \q[0]_i_5__0_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q[0]_i_1__4_n_0\,
      Q => \^p_0_in\,
      R => '0'
    );
\rddata_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \addr_reg_reg[8]\,
      I1 => \addr_reg_reg[15]\,
      I2 => \addr_reg_reg[20]\(3),
      I3 => \^rddata_out_reg[11]\,
      I4 => \addr_reg_reg[20]\(0),
      I5 => \^q_reg[0]_0\,
      O => \rddata_out_reg[9]\
    );
\rddata_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555545555554"
    )
        port map (
      I0 => \addr_reg_reg[20]\(13),
      I1 => \rddata_out[13]_i_5_n_0\,
      I2 => \addr_reg_reg[20]\(5),
      I3 => \addr_reg_reg[20]\(7),
      I4 => \addr_reg_reg[20]\(6),
      I5 => \addr_reg_reg[0]_2\,
      O => \rddata_out_reg[13]\
    );
\rddata_out[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFE"
    )
        port map (
      I0 => \addr_reg_reg[11]\,
      I1 => \addr_reg_reg[20]\(10),
      I2 => \addr_reg_reg[20]\(11),
      I3 => \addr_reg_reg[20]\(9),
      I4 => \^p_0_in\,
      O => \rddata_out[13]_i_5_n_0\
    );
\rddata_out[14]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => \addr_reg_reg[20]\(13),
      O => \^rddata_out_reg[11]\
    );
\rddata_out[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEFFFEC"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \addr_reg_reg[12]\,
      I2 => \^p_0_in\,
      I3 => \addr_reg_reg[20]\(0),
      I4 => \addr_reg_reg[1]_1\,
      I5 => \addr_reg_reg[20]\(13),
      O => \rddata_out_reg[15]\
    );
\rddata_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444444F"
    )
        port map (
      I0 => \rddata_out[1]_i_2_n_0\,
      I1 => \addr_reg_reg[9]\,
      I2 => \addr_reg_reg[0]\,
      I3 => \addr_reg_reg[2]\,
      I4 => \addr_reg_reg[0]_0\,
      O => \rddata_out_reg[1]\
    );
\rddata_out[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \addr_reg_reg[20]\(13),
      I1 => \^p_0_in\,
      I2 => \addr_reg_reg[20]\(0),
      O => \rddata_out[1]_i_11_n_0\
    );
\rddata_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF77FFFF4C"
    )
        port map (
      I0 => \addr_reg_reg[20]\(2),
      I1 => \addr_reg_reg[20]\(1),
      I2 => pma_pmd_type(0),
      I3 => \addr_reg_reg[20]\(4),
      I4 => \addr_reg_reg[20]\(3),
      I5 => \rddata_out[1]_i_7_n_0\,
      O => \rddata_out[1]_i_2_n_0\
    );
\rddata_out[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7EFFFF7E"
    )
        port map (
      I0 => \addr_reg_reg[20]\(6),
      I1 => \addr_reg_reg[20]\(5),
      I2 => \addr_reg_reg[20]\(4),
      I3 => \addr_reg_reg[20]\(10),
      I4 => \addr_reg_reg[20]\(11),
      I5 => \rddata_out[1]_i_11_n_0\,
      O => \rddata_out[1]_i_7_n_0\
    );
\rddata_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBABABAB"
    )
        port map (
      I0 => \rddata_out[2]_i_2_n_0\,
      I1 => \q_reg[2]\,
      I2 => \addr_reg_reg[1]_0\,
      I3 => \addr_reg_reg[0]_3\,
      I4 => \addr_reg_reg[20]\(1),
      I5 => \addr_reg_reg[0]_4\,
      O => \rddata_out_reg[2]\
    );
\rddata_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \addr_reg_reg[13]\,
      I1 => \rddata_out[3]_i_8_n_0\,
      I2 => \addr_reg_reg[20]\(11),
      I3 => \addr_reg_reg[20]\(3),
      I4 => \addr_reg_reg[6]\,
      I5 => \addr_reg_reg[5]_0\,
      O => \rddata_out[2]_i_2_n_0\
    );
\rddata_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111F111F1111111F"
    )
        port map (
      I0 => \rddata_out[3]_i_2_n_0\,
      I1 => \addr_reg_reg[8]\,
      I2 => \addr_reg_reg[5]\,
      I3 => \addr_reg_reg[0]_1\,
      I4 => \addr_reg_reg[1]\,
      I5 => \q_reg[3]\,
      O => \rddata_out_reg[3]\
    );
\rddata_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \rddata_out[3]_i_8_n_0\,
      I1 => \addr_reg_reg[20]\(9),
      I2 => \addr_reg_reg[20]\(8),
      I3 => \addr_reg_reg[20]\(2),
      I4 => \addr_reg_reg[20]\(11),
      I5 => \addr_reg_reg[1]_2\,
      O => \rddata_out[3]_i_2_n_0\
    );
\rddata_out[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \addr_reg_reg[20]\(10),
      I1 => \addr_reg_reg[20]\(0),
      I2 => \^p_0_in\,
      I3 => \addr_reg_reg[20]\(13),
      O => \rddata_out[3]_i_8_n_0\
    );
\rddata_out[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFEFFFEF"
    )
        port map (
      I0 => \addr_reg_reg[20]\(13),
      I1 => \^p_0_in\,
      I2 => \addr_reg_reg[20]\(3),
      I3 => \addr_reg_reg[2]_0\,
      I4 => pma_pmd_type(0),
      I5 => pma_pmd_type(1),
      O => \rddata_out_reg[5]\
    );
\rddata_out[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAB"
    )
        port map (
      I0 => \^rddata_out_reg[11]\,
      I1 => \addr_reg_reg[20]\(0),
      I2 => \addr_reg_reg[20]\(3),
      I3 => \addr_reg_reg[6]\,
      I4 => \addr_reg_reg[5]_1\,
      I5 => \q_reg[0]_4\,
      O => \rddata_out_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized1\ is
  port (
    \q_reg[0]_0\ : out STD_LOGIC;
    \rddata_out_reg[2]\ : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    read_reg_reg : in STD_LOGIC;
    \addr_reg_reg[20]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \state_reg[2]\ : in STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 0 to 0 );
    global_pmd_rx_signal_detect_core_i : in STD_LOGIC;
    reset : in STD_LOGIC;
    p_0_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized1\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized1\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized1\ is
  signal q0 : STD_LOGIC;
  signal \q[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC;
  signal re_prev : STD_LOGIC;
  signal \re_prev_i_2__1_n_0\ : STD_LOGIC;
  signal re_prev_i_4_n_0 : STD_LOGIC;
  signal reg_1_1_re : STD_LOGIC;
begin
  \q_reg[0]_0\ <= \^q_reg[0]_0\;
\q[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202AA02020202"
    )
        port map (
      I0 => global_pmd_rx_signal_detect_core_i,
      I1 => \re_prev_i_2__1_n_0\,
      I2 => re_prev,
      I3 => reset,
      I4 => p_0_in,
      I5 => q0,
      O => \q[0]_i_1__7_n_0\
    );
\q[15]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(10),
      I1 => \addr_reg_reg[20]\(9),
      I2 => \addr_reg_reg[20]\(8),
      O => \^q_reg[0]_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q[0]_i_1__7_n_0\,
      Q => q0,
      R => '0'
    );
\rddata_out[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFCFDFFFFFF"
    )
        port map (
      I0 => pma_pmd_type(0),
      I1 => \addr_reg_reg[20]\(5),
      I2 => \addr_reg_reg[20]\(4),
      I3 => \addr_reg_reg[20]\(1),
      I4 => \addr_reg_reg[20]\(2),
      I5 => q0,
      O => \rddata_out_reg[2]\
    );
\re_prev_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \re_prev_i_2__1_n_0\,
      O => reg_1_1_re
    );
\re_prev_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => read_reg_reg,
      I1 => re_prev_i_4_n_0,
      I2 => \addr_reg_reg[20]\(1),
      I3 => \addr_reg_reg[20]\(3),
      I4 => \state_reg[2]\,
      I5 => \^q_reg[0]_0\,
      O => \re_prev_i_2__1_n_0\
    );
re_prev_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \addr_reg_reg[20]\(7),
      I1 => \addr_reg_reg[20]\(2),
      I2 => \addr_reg_reg[20]\(0),
      I3 => \addr_reg_reg[20]\(6),
      O => re_prev_i_4_n_0
    );
re_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => reg_1_1_re,
      Q => re_prev,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized10\ is
  port (
    \rddata_out_reg[10]\ : out STD_LOGIC;
    \rddata_out_reg[11]\ : out STD_LOGIC;
    \rddata_out_reg[13]\ : out STD_LOGIC;
    \rddata_out_reg[12]\ : out STD_LOGIC;
    \rddata_out_reg[8]\ : out STD_LOGIC;
    \rddata_out_reg[9]\ : out STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    \q_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[15]\ : in STD_LOGIC;
    \addr_reg_reg[13]\ : in STD_LOGIC;
    \addr_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[10]_0\ : in STD_LOGIC;
    \addr_reg_reg[3]\ : in STD_LOGIC;
    \q_reg[10]_1\ : in STD_LOGIC;
    \addr_reg_reg[2]\ : in STD_LOGIC;
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \addr_reg_reg[4]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pcs_ber_count_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized10\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized10\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized10\ is
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_reg_n_0_[5]\ : STD_LOGIC;
  signal \rddata_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[10]_i_7_n_0\ : STD_LOGIC;
begin
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \pcs_ber_count_reg[5]\(0),
      Q => \q_reg_n_0_[0]\,
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \pcs_ber_count_reg[5]\(1),
      Q => \q_reg_n_0_[1]\,
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \pcs_ber_count_reg[5]\(2),
      Q => \q_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \pcs_ber_count_reg[5]\(3),
      Q => \q_reg_n_0_[3]\,
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \pcs_ber_count_reg[5]\(4),
      Q => \q_reg_n_0_[4]\,
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \pcs_ber_count_reg[5]\(5),
      Q => \q_reg_n_0_[5]\,
      R => SR(0)
    );
\rddata_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020002020202"
    )
        port map (
      I0 => \rddata_out[10]_i_2_n_0\,
      I1 => \q_reg[0]_0\,
      I2 => \q_reg[0]_1\,
      I3 => \q_reg[10]\(0),
      I4 => \addr_reg_reg[15]\,
      I5 => \addr_reg_reg[13]\,
      O => \rddata_out_reg[10]\
    );
\rddata_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C080C08FC080C080"
    )
        port map (
      I0 => \addr_reg_reg[5]\(5),
      I1 => \rddata_out[10]_i_7_n_0\,
      I2 => \addr_reg_reg[5]\(0),
      I3 => \addr_reg_reg[5]\(4),
      I4 => \q_reg[10]_0\,
      I5 => \addr_reg_reg[3]\,
      O => \rddata_out[10]_i_2_n_0\
    );
\rddata_out[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80018000"
    )
        port map (
      I0 => \addr_reg_reg[5]\(3),
      I1 => \addr_reg_reg[5]\(1),
      I2 => \addr_reg_reg[5]\(2),
      I3 => \addr_reg_reg[5]\(4),
      I4 => \q_reg_n_0_[2]\,
      I5 => \q_reg[10]_1\,
      O => \rddata_out[10]_i_7_n_0\
    );
\rddata_out[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF44F4F444444444"
    )
        port map (
      I0 => \addr_reg_reg[2]\,
      I1 => \q_reg_n_0_[3]\,
      I2 => pseudo_rand_seeds_int(0),
      I3 => Q(2),
      I4 => \addr_reg_reg[5]\(3),
      I5 => \addr_reg_reg[4]\,
      O => \rddata_out_reg[11]\
    );
\rddata_out[12]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0020002"
    )
        port map (
      I0 => \q_reg_n_0_[4]\,
      I1 => \addr_reg_reg[5]\(3),
      I2 => \addr_reg_reg[5]\(2),
      I3 => \addr_reg_reg[5]\(1),
      I4 => pseudo_rand_seeds_int(1),
      O => \rddata_out_reg[12]\
    );
\rddata_out[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000200000002"
    )
        port map (
      I0 => \q_reg_n_0_[5]\,
      I1 => \addr_reg_reg[5]\(3),
      I2 => \addr_reg_reg[5]\(4),
      I3 => \addr_reg_reg[5]\(1),
      I4 => \addr_reg_reg[5]\(2),
      I5 => pseudo_rand_seeds_int(2),
      O => \rddata_out_reg[13]\
    );
\rddata_out[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50015A01"
    )
        port map (
      I0 => \addr_reg_reg[5]\(1),
      I1 => \q_reg_n_0_[0]\,
      I2 => \addr_reg_reg[5]\(2),
      I3 => \addr_reg_reg[5]\(3),
      I4 => Q(0),
      O => \rddata_out_reg[8]\
    );
\rddata_out[9]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50015A01"
    )
        port map (
      I0 => \addr_reg_reg[5]\(1),
      I1 => \q_reg_n_0_[1]\,
      I2 => \addr_reg_reg[5]\(2),
      I3 => \addr_reg_reg[5]\(3),
      I4 => Q(1),
      O => \rddata_out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized11\ is
  port (
    \rddata_out_reg[3]\ : out STD_LOGIC;
    \rddata_out_reg[4]\ : out STD_LOGIC;
    \rddata_out_reg[5]\ : out STD_LOGIC;
    \rddata_out_reg[6]\ : out STD_LOGIC;
    \rddata_out_reg[2]\ : out STD_LOGIC;
    \rddata_out_reg[7]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \addr_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \addr_reg_reg[4]\ : in STD_LOGIC;
    \addr_reg_reg[6]\ : in STD_LOGIC;
    \addr_reg_reg[11]\ : in STD_LOGIC;
    \addr_reg_reg[1]\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    \addr_reg_reg[6]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[2]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pcs_error_block_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized11\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized11\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized11\ is
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_reg_n_0_[6]\ : STD_LOGIC;
  signal \rddata_out[6]_i_9_n_0\ : STD_LOGIC;
begin
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \pcs_error_block_count_reg[7]\(0),
      Q => \rddata_out_reg[7]\(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \pcs_error_block_count_reg[7]\(1),
      Q => \rddata_out_reg[7]\(1),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \pcs_error_block_count_reg[7]\(2),
      Q => \q_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \pcs_error_block_count_reg[7]\(3),
      Q => \q_reg_n_0_[3]\,
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \pcs_error_block_count_reg[7]\(4),
      Q => \q_reg_n_0_[4]\,
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \pcs_error_block_count_reg[7]\(5),
      Q => \q_reg_n_0_[5]\,
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \pcs_error_block_count_reg[7]\(6),
      Q => \q_reg_n_0_[6]\,
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \pcs_error_block_count_reg[7]\(7),
      Q => \rddata_out_reg[7]\(2),
      R => SR(0)
    );
\rddata_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \addr_reg_reg[15]\(0),
      I1 => \addr_reg_reg[15]\(2),
      I2 => \addr_reg_reg[15]\(1),
      I3 => \q_reg_n_0_[2]\,
      I4 => \addr_reg_reg[15]\(3),
      I5 => \q_reg[2]_0\,
      O => \rddata_out_reg[2]\
    );
\rddata_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF50C051C3"
    )
        port map (
      I0 => \addr_reg_reg[15]\(3),
      I1 => \addr_reg_reg[15]\(2),
      I2 => \addr_reg_reg[15]\(1),
      I3 => \addr_reg_reg[15]\(0),
      I4 => \q_reg_n_0_[3]\,
      I5 => \addr_reg_reg[4]\,
      O => \rddata_out_reg[3]\
    );
\rddata_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4041"
    )
        port map (
      I0 => \addr_reg_reg[15]\(0),
      I1 => \addr_reg_reg[15]\(2),
      I2 => \addr_reg_reg[15]\(1),
      I3 => \q_reg_n_0_[4]\,
      I4 => \addr_reg_reg[6]\,
      I5 => \addr_reg_reg[11]\,
      O => \rddata_out_reg[4]\
    );
\rddata_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45FFFFFFFFFF4545"
    )
        port map (
      I0 => \addr_reg_reg[1]\,
      I1 => \addr_reg_reg[15]\(1),
      I2 => \q_reg_n_0_[5]\,
      I3 => \q_reg[6]_0\(0),
      I4 => \addr_reg_reg[15]\(5),
      I5 => \addr_reg_reg[15]\(4),
      O => \rddata_out_reg[5]\
    );
\rddata_out[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004101"
    )
        port map (
      I0 => \rddata_out[6]_i_9_n_0\,
      I1 => \addr_reg_reg[15]\(4),
      I2 => \addr_reg_reg[15]\(5),
      I3 => \q_reg[6]_0\(1),
      I4 => \q_reg[0]_0\,
      I5 => \addr_reg_reg[6]_0\,
      O => \rddata_out_reg[6]\
    );
\rddata_out[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CC00CC0310CF10"
    )
        port map (
      I0 => \q_reg_n_0_[6]\,
      I1 => \addr_reg_reg[15]\(2),
      I2 => \addr_reg_reg[15]\(3),
      I3 => \addr_reg_reg[15]\(0),
      I4 => Q(0),
      I5 => \addr_reg_reg[15]\(1),
      O => \rddata_out[6]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized12\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[6]\ : out STD_LOGIC;
    \rddata_out_reg[12]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rddata_out_reg[7]\ : out STD_LOGIC;
    \rddata_out_reg[11]\ : out STD_LOGIC;
    \rddata_out_reg[2]\ : out STD_LOGIC;
    \rddata_out_reg[1]\ : out STD_LOGIC;
    \rddata_out_reg[5]\ : out STD_LOGIC;
    \rddata_out_reg[4]\ : out STD_LOGIC;
    \rddata_out_reg[3]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    \pma_pmd_type[1]\ : in STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[17]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \addr_reg_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[5]\ : in STD_LOGIC;
    \addr_reg_reg[3]\ : in STD_LOGIC;
    \addr_reg_reg[4]\ : in STD_LOGIC;
    \addr_reg_reg[18]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    read_reg_reg : in STD_LOGIC;
    reg_3_0_15 : in STD_LOGIC;
    \state_reg[2]\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    \addr_reg_reg[3]_0\ : in STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    \q_reg[15]_0\ : in STD_LOGIC;
    \addr_reg_reg[5]_0\ : in STD_LOGIC;
    \addr_reg_reg[14]\ : in STD_LOGIC;
    \addr_reg_reg[9]\ : in STD_LOGIC;
    \q_reg[15]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \addr_reg_reg[3]_1\ : in STD_LOGIC;
    \addr_reg_reg[5]_1\ : in STD_LOGIC;
    \addr_reg_reg[0]\ : in STD_LOGIC;
    \q_reg[12]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[12]_1\ : in STD_LOGIC;
    \addr_reg_reg[3]_2\ : in STD_LOGIC;
    \addr_reg_reg[3]_3\ : in STD_LOGIC;
    \addr_reg_reg[2]_0\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[6]_0\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data_out_reg : in STD_LOGIC;
    \shift_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized12\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized12\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized12\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pseudo_rand_seeds_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \rddata_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \rddata_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \rddata_out[7]_i_9_n_0\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  pseudo_rand_seeds_int(15 downto 0) <= \^pseudo_rand_seeds_int\(15 downto 0);
\q[0]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => Q(0),
      O => \q[0]_i_1__14_n_0\
    );
\q[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \addr_reg_reg[4]\,
      I1 => \addr_reg_reg[18]\,
      I2 => \addr_reg_reg[17]\(1),
      I3 => \addr_reg_reg[17]\(4),
      I4 => \state_reg[1]\,
      I5 => read_reg_reg,
      O => \^e\(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \q[0]_i_1__14_n_0\,
      Q => \^pseudo_rand_seeds_int\(0),
      R => data_out_reg
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(9),
      Q => \^pseudo_rand_seeds_int\(10),
      R => data_out_reg
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(10),
      Q => \^pseudo_rand_seeds_int\(11),
      R => data_out_reg
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(11),
      Q => \^pseudo_rand_seeds_int\(12),
      R => data_out_reg
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(12),
      Q => \^pseudo_rand_seeds_int\(13),
      R => data_out_reg
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(13),
      Q => \^pseudo_rand_seeds_int\(14),
      R => data_out_reg
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(14),
      Q => \^pseudo_rand_seeds_int\(15),
      R => data_out_reg
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(0),
      Q => \^pseudo_rand_seeds_int\(1),
      R => data_out_reg
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(1),
      Q => \^pseudo_rand_seeds_int\(2),
      R => data_out_reg
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(2),
      Q => \^pseudo_rand_seeds_int\(3),
      R => data_out_reg
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(3),
      Q => \^pseudo_rand_seeds_int\(4),
      R => data_out_reg
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(4),
      Q => \^pseudo_rand_seeds_int\(5),
      R => data_out_reg
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(5),
      Q => \^pseudo_rand_seeds_int\(6),
      R => data_out_reg
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(6),
      Q => \^pseudo_rand_seeds_int\(7),
      R => data_out_reg
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(7),
      Q => \^pseudo_rand_seeds_int\(8),
      R => data_out_reg
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(8),
      Q => \^pseudo_rand_seeds_int\(9),
      R => data_out_reg
    );
\rddata_out[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A0A0A8080000"
    )
        port map (
      I0 => \addr_reg_reg[3]_3\,
      I1 => \^pseudo_rand_seeds_int\(11),
      I2 => \addr_reg_reg[17]\(2),
      I3 => \q_reg[15]_1\(6),
      I4 => \addr_reg_reg[17]\(1),
      I5 => \q_reg[15]_1\(0),
      O => \rddata_out_reg[11]\
    );
\rddata_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \rddata_out[12]_i_2_n_0\,
      I1 => \addr_reg_reg[5]\,
      I2 => \addr_reg_reg[3]\,
      O => \rddata_out_reg[12]\
    );
\rddata_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFEE"
    )
        port map (
      I0 => \rddata_out[12]_i_5_n_0\,
      I1 => \addr_reg_reg[0]\,
      I2 => \q_reg[12]_0\(1),
      I3 => \addr_reg_reg[17]\(7),
      I4 => \addr_reg_reg[17]\(6),
      I5 => \q_reg[12]_1\,
      O => \rddata_out[12]_i_2_n_0\
    );
\rddata_out[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF57F7"
    )
        port map (
      I0 => \addr_reg_reg[17]\(1),
      I1 => \^pseudo_rand_seeds_int\(12),
      I2 => \addr_reg_reg[17]\(2),
      I3 => \q_reg[15]_1\(7),
      I4 => \addr_reg_reg[17]\(3),
      I5 => \addr_reg_reg[2]_0\,
      O => \rddata_out[12]_i_5_n_0\
    );
\rddata_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAFF0000"
    )
        port map (
      I0 => \rddata_out[15]_i_2_n_0\,
      I1 => \addr_reg_reg[2]\,
      I2 => reg_3_0_15,
      I3 => \addr_reg_reg[17]\(8),
      I4 => \state_reg[2]\,
      I5 => \q_reg[0]_1\,
      O => D(0)
    );
\rddata_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EAAA"
    )
        port map (
      I0 => \rddata_out[15]_i_6_n_0\,
      I1 => \addr_reg_reg[3]_0\,
      I2 => \addr_reg_reg[17]\(0),
      I3 => \addr_reg_reg[17]\(4),
      I4 => \q_reg[0]_2\,
      I5 => \q_reg[15]_0\,
      O => \rddata_out[15]_i_2_n_0\
    );
\rddata_out[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555FD5D"
    )
        port map (
      I0 => \addr_reg_reg[17]\(1),
      I1 => \^pseudo_rand_seeds_int\(15),
      I2 => \addr_reg_reg[17]\(2),
      I3 => \q_reg[15]_1\(8),
      I4 => \addr_reg_reg[3]_1\,
      I5 => \addr_reg_reg[5]_1\,
      O => \rddata_out[15]_i_6_n_0\
    );
\rddata_out[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EF00"
    )
        port map (
      I0 => \addr_reg_reg[17]\(2),
      I1 => \addr_reg_reg[17]\(3),
      I2 => \^pseudo_rand_seeds_int\(1),
      I3 => \addr_reg_reg[17]\(1),
      I4 => \addr_reg_reg[17]\(0),
      O => \rddata_out_reg[1]\
    );
\rddata_out[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8180AAAA"
    )
        port map (
      I0 => \addr_reg_reg[17]\(0),
      I1 => \addr_reg_reg[17]\(3),
      I2 => \addr_reg_reg[17]\(2),
      I3 => \^pseudo_rand_seeds_int\(2),
      I4 => \addr_reg_reg[17]\(4),
      O => \rddata_out_reg[2]\
    );
\rddata_out[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F557F7FFFF57F7"
    )
        port map (
      I0 => \addr_reg_reg[17]\(1),
      I1 => \^pseudo_rand_seeds_int\(3),
      I2 => \addr_reg_reg[17]\(3),
      I3 => \q_reg[5]_0\(0),
      I4 => \addr_reg_reg[17]\(2),
      I5 => \q_reg[15]_1\(1),
      O => \rddata_out_reg[3]\
    );
\rddata_out[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F557F7FFFF57F7"
    )
        port map (
      I0 => \addr_reg_reg[17]\(1),
      I1 => \^pseudo_rand_seeds_int\(4),
      I2 => \addr_reg_reg[17]\(3),
      I3 => \q_reg[5]_0\(1),
      I4 => \addr_reg_reg[17]\(2),
      I5 => \q_reg[15]_1\(2),
      O => \rddata_out_reg[4]\
    );
\rddata_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F557F7FFFF57F7"
    )
        port map (
      I0 => \addr_reg_reg[17]\(1),
      I1 => \^pseudo_rand_seeds_int\(5),
      I2 => \addr_reg_reg[17]\(3),
      I3 => \q_reg[5]_0\(2),
      I4 => \addr_reg_reg[17]\(2),
      I5 => \q_reg[15]_1\(3),
      O => \rddata_out_reg[5]\
    );
\rddata_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAABABBBB"
    )
        port map (
      I0 => \rddata_out[6]_i_2_n_0\,
      I1 => \q_reg[0]_0\,
      I2 => \pma_pmd_type[1]\,
      I3 => pma_pmd_type(0),
      I4 => \addr_reg_reg[17]\(3),
      I5 => \addr_reg_reg[2]\,
      O => \rddata_out_reg[6]\
    );
\rddata_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FD0D000000000000"
    )
        port map (
      I0 => \addr_reg_reg[17]\(4),
      I1 => \rddata_out[6]_i_4_n_0\,
      I2 => \addr_reg_reg[17]\(0),
      I3 => \addr_reg_reg[5]_0\,
      I4 => \addr_reg_reg[14]\,
      I5 => \addr_reg_reg[9]\,
      O => \rddata_out[6]_i_2_n_0\
    );
\rddata_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(6),
      I1 => \addr_reg_reg[17]\(2),
      I2 => \q_reg[15]_1\(4),
      I3 => \addr_reg_reg[17]\(3),
      I4 => \addr_reg_reg[17]\(1),
      I5 => \q_reg[6]_0\,
      O => \rddata_out[6]_i_4_n_0\
    );
\rddata_out[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFEFFFFFFFE"
    )
        port map (
      I0 => \rddata_out[7]_i_9_n_0\,
      I1 => \addr_reg_reg[3]_2\,
      I2 => \addr_reg_reg[17]\(7),
      I3 => \addr_reg_reg[17]\(6),
      I4 => \addr_reg_reg[17]\(5),
      I5 => \q_reg[12]_0\(0),
      O => \rddata_out_reg[7]\
    );
\rddata_out[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDFFFDF"
    )
        port map (
      I0 => \addr_reg_reg[17]\(1),
      I1 => \addr_reg_reg[17]\(3),
      I2 => \^pseudo_rand_seeds_int\(7),
      I3 => \addr_reg_reg[17]\(2),
      I4 => \q_reg[15]_1\(5),
      I5 => \q_reg[7]_0\,
      O => \rddata_out[7]_i_9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized13\ is
  port (
    \rddata_out_reg[13]\ : out STD_LOGIC;
    \rddata_out_reg[7]\ : out STD_LOGIC;
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rddata_out_reg[12]\ : out STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \addr_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q_reg[13]_0\ : in STD_LOGIC;
    \q_reg[13]_1\ : in STD_LOGIC;
    \q_reg[7]_0\ : in STD_LOGIC;
    \q_reg[4]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized13\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized13\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized13\ is
  signal \^pseudo_rand_seeds_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rddata_out[13]_i_7_n_0\ : STD_LOGIC;
begin
  pseudo_rand_seeds_int(15 downto 0) <= \^pseudo_rand_seeds_int\(15 downto 0);
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(0),
      Q => \^pseudo_rand_seeds_int\(0),
      R => data_out_reg
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(10),
      Q => \^pseudo_rand_seeds_int\(10),
      R => data_out_reg
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(11),
      Q => \^pseudo_rand_seeds_int\(11),
      R => data_out_reg
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(12),
      Q => \^pseudo_rand_seeds_int\(12),
      R => data_out_reg
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(13),
      Q => \^pseudo_rand_seeds_int\(13),
      R => data_out_reg
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(14),
      Q => \^pseudo_rand_seeds_int\(14),
      R => data_out_reg
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(15),
      Q => \^pseudo_rand_seeds_int\(15),
      R => data_out_reg
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(1),
      Q => \^pseudo_rand_seeds_int\(1),
      R => data_out_reg
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(2),
      Q => \^pseudo_rand_seeds_int\(2),
      R => data_out_reg
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(3),
      Q => \^pseudo_rand_seeds_int\(3),
      R => data_out_reg
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(4),
      Q => \^pseudo_rand_seeds_int\(4),
      R => data_out_reg
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(5),
      Q => \^pseudo_rand_seeds_int\(5),
      R => data_out_reg
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(6),
      Q => \^pseudo_rand_seeds_int\(6),
      R => data_out_reg
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(7),
      Q => \^pseudo_rand_seeds_int\(7),
      R => data_out_reg
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(8),
      Q => \^pseudo_rand_seeds_int\(8),
      R => data_out_reg
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(9),
      Q => \^pseudo_rand_seeds_int\(9),
      R => data_out_reg
    );
\rddata_out[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002A0A2A2A"
    )
        port map (
      I0 => \addr_reg_reg[5]\(0),
      I1 => \addr_reg_reg[5]\(3),
      I2 => \addr_reg_reg[5]\(1),
      I3 => \addr_reg_reg[5]\(2),
      I4 => \^pseudo_rand_seeds_int\(12),
      I5 => \q_reg[4]_0\,
      O => \rddata_out_reg[12]\
    );
\rddata_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D000FFFFD000D000"
    )
        port map (
      I0 => \rddata_out[13]_i_7_n_0\,
      I1 => \q_reg[5]_0\,
      I2 => \addr_reg_reg[5]\(5),
      I3 => \addr_reg_reg[5]\(0),
      I4 => \q_reg[13]_0\,
      I5 => \q_reg[13]_1\,
      O => \rddata_out_reg[13]\
    );
\rddata_out[13]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFFFFFFFF35FFFF"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(13),
      I1 => Q(0),
      I2 => \addr_reg_reg[5]\(3),
      I3 => \addr_reg_reg[5]\(4),
      I4 => \addr_reg_reg[5]\(1),
      I5 => \addr_reg_reg[5]\(2),
      O => \rddata_out[13]_i_7_n_0\
    );
\rddata_out[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EFEE0000"
    )
        port map (
      I0 => \addr_reg_reg[5]\(3),
      I1 => \addr_reg_reg[5]\(2),
      I2 => \^pseudo_rand_seeds_int\(7),
      I3 => \addr_reg_reg[5]\(1),
      I4 => \addr_reg_reg[5]\(0),
      I5 => \q_reg[7]_0\,
      O => \rddata_out_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized14\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[5]\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    \rddata_out_reg[14]\ : out STD_LOGIC;
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rddata_out_reg[15]\ : out STD_LOGIC;
    \rddata_out_reg[12]\ : out STD_LOGIC;
    \rddata_out_reg[4]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[1]\ : in STD_LOGIC;
    \addr_reg_reg[2]\ : in STD_LOGIC;
    \q_reg[5]_0\ : in STD_LOGIC;
    \addr_reg_reg[5]\ : in STD_LOGIC;
    \addr_reg_reg[17]\ : in STD_LOGIC;
    \addr_reg_reg[20]\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \state_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[14]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \addr_reg_reg[2]_0\ : in STD_LOGIC;
    \q_reg[12]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_reg[12]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_reg : in STD_LOGIC;
    \shift_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized14\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized14\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized14\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pseudo_rand_seeds_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \q[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC;
  signal \rddata_out[5]_i_2_n_0\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  pseudo_rand_seeds_int(15 downto 0) <= \^pseudo_rand_seeds_int\(15 downto 0);
  \q_reg[0]_0\ <= \^q_reg[0]_0\;
\q[0]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => Q(0),
      O => \q[0]_i_1__9_n_0\
    );
\q[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \addr_reg_reg[20]\(5),
      I1 => \state_reg[2]\,
      I2 => \q[15]_i_4__0_n_0\,
      I3 => \addr_reg_reg[14]\,
      I4 => \addr_reg_reg[20]\(9),
      I5 => \addr_reg_reg[20]\(6),
      O => \^e\(0)
    );
\q[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \addr_reg_reg[20]\(8),
      I2 => \addr_reg_reg[20]\(2),
      I3 => \addr_reg_reg[20]\(1),
      I4 => \addr_reg_reg[20]\(4),
      I5 => \state_reg[1]\,
      O => \q[15]_i_4__0_n_0\
    );
\q[15]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(10),
      I1 => \addr_reg_reg[20]\(11),
      I2 => \addr_reg_reg[20]\(12),
      I3 => \addr_reg_reg[20]\(7),
      I4 => \addr_reg_reg[20]\(3),
      I5 => \addr_reg_reg[20]\(0),
      O => \^q_reg[0]_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \q[0]_i_1__9_n_0\,
      Q => \^pseudo_rand_seeds_int\(0),
      R => data_out_reg
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(9),
      Q => \^pseudo_rand_seeds_int\(10),
      R => data_out_reg
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(10),
      Q => \^pseudo_rand_seeds_int\(11),
      R => data_out_reg
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(11),
      Q => \^pseudo_rand_seeds_int\(12),
      R => data_out_reg
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(12),
      Q => \^pseudo_rand_seeds_int\(13),
      R => data_out_reg
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(13),
      Q => \^pseudo_rand_seeds_int\(14),
      R => data_out_reg
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(14),
      Q => \^pseudo_rand_seeds_int\(15),
      R => data_out_reg
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(0),
      Q => \^pseudo_rand_seeds_int\(1),
      R => data_out_reg
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(1),
      Q => \^pseudo_rand_seeds_int\(2),
      R => data_out_reg
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(2),
      Q => \^pseudo_rand_seeds_int\(3),
      R => data_out_reg
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(3),
      Q => \^pseudo_rand_seeds_int\(4),
      R => data_out_reg
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(4),
      Q => \^pseudo_rand_seeds_int\(5),
      R => data_out_reg
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(5),
      Q => \^pseudo_rand_seeds_int\(6),
      R => data_out_reg
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(6),
      Q => \^pseudo_rand_seeds_int\(7),
      R => data_out_reg
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(7),
      Q => \^pseudo_rand_seeds_int\(8),
      R => data_out_reg
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(8),
      Q => \^pseudo_rand_seeds_int\(9),
      R => data_out_reg
    );
\rddata_out[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D0DC0C0CD0DC"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(12),
      I1 => \addr_reg_reg[20]\(3),
      I2 => \addr_reg_reg[20]\(2),
      I3 => \q_reg[12]_0\(2),
      I4 => \addr_reg_reg[20]\(1),
      I5 => \q_reg[12]_1\(0),
      O => \rddata_out_reg[12]\
    );
\rddata_out[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000007500000055"
    )
        port map (
      I0 => \addr_reg_reg[2]_0\,
      I1 => \addr_reg_reg[20]\(3),
      I2 => \addr_reg_reg[20]\(5),
      I3 => \addr_reg_reg[20]\(0),
      I4 => \addr_reg_reg[20]\(4),
      I5 => \^pseudo_rand_seeds_int\(14),
      O => \rddata_out_reg[14]\
    );
\rddata_out[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFF00"
    )
        port map (
      I0 => \addr_reg_reg[20]\(3),
      I1 => \addr_reg_reg[20]\(5),
      I2 => \^pseudo_rand_seeds_int\(15),
      I3 => \addr_reg_reg[20]\(0),
      I4 => \addr_reg_reg[2]_0\,
      I5 => \addr_reg_reg[20]\(4),
      O => \rddata_out_reg[15]\
    );
\rddata_out[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F888"
    )
        port map (
      I0 => \addr_reg_reg[20]\(2),
      I1 => \^pseudo_rand_seeds_int\(4),
      I2 => \q_reg[12]_0\(0),
      I3 => \addr_reg_reg[20]\(3),
      I4 => \addr_reg_reg[20]\(1),
      I5 => \addr_reg_reg[20]\(0),
      O => \rddata_out_reg[4]\
    );
\rddata_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B0000FFFFFFFF"
    )
        port map (
      I0 => \rddata_out[5]_i_2_n_0\,
      I1 => \addr_reg_reg[1]\,
      I2 => \addr_reg_reg[2]\,
      I3 => \q_reg[5]_0\,
      I4 => \addr_reg_reg[5]\,
      I5 => \addr_reg_reg[17]\,
      O => \rddata_out_reg[5]\
    );
\rddata_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F888"
    )
        port map (
      I0 => \addr_reg_reg[20]\(2),
      I1 => \^pseudo_rand_seeds_int\(5),
      I2 => \q_reg[12]_0\(1),
      I3 => \addr_reg_reg[20]\(3),
      I4 => \addr_reg_reg[20]\(1),
      I5 => \addr_reg_reg[20]\(0),
      O => \rddata_out[5]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized15\ is
  port (
    \rddata_out_reg[8]\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    \rddata_out_reg[3]\ : out STD_LOGIC;
    \rddata_out_reg[7]\ : out STD_LOGIC;
    \scr_reg_reg[57]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \addr_reg_reg[5]\ : in STD_LOGIC;
    \addr_reg_reg[3]\ : in STD_LOGIC;
    \addr_reg_reg[20]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[1]\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \addr_reg_reg[14]\ : in STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized15\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized15\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized15\ is
  signal \rddata_out[3]_i_13_n_0\ : STD_LOGIC;
  signal \rddata_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \^scr_reg_reg[57]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  \scr_reg_reg[57]\(9 downto 0) <= \^scr_reg_reg[57]\(9 downto 0);
\q[9]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(4),
      I1 => \addr_reg_reg[20]\(5),
      I2 => \addr_reg_reg[20]\(6),
      I3 => \addr_reg_reg[20]\(7),
      O => \q_reg[0]_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(0),
      Q => \^scr_reg_reg[57]\(0),
      R => data_out_reg
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(1),
      Q => \^scr_reg_reg[57]\(1),
      R => data_out_reg
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(2),
      Q => \^scr_reg_reg[57]\(2),
      R => data_out_reg
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(3),
      Q => \^scr_reg_reg[57]\(3),
      R => data_out_reg
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(4),
      Q => \^scr_reg_reg[57]\(4),
      R => data_out_reg
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(5),
      Q => \^scr_reg_reg[57]\(5),
      R => data_out_reg
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(6),
      Q => \^scr_reg_reg[57]\(6),
      R => data_out_reg
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(7),
      Q => \^scr_reg_reg[57]\(7),
      R => data_out_reg
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(8),
      Q => \^scr_reg_reg[57]\(8),
      R => data_out_reg
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(9),
      Q => \^scr_reg_reg[57]\(9),
      R => data_out_reg
    );
\rddata_out[3]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \addr_reg_reg[20]\(2),
      I1 => \^scr_reg_reg[57]\(3),
      I2 => \addr_reg_reg[20]\(3),
      I3 => pseudo_rand_seeds_int(3),
      I4 => \addr_reg_reg[20]\(1),
      O => \rddata_out[3]_i_13_n_0\
    );
\rddata_out[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAAABAAAAAAAAA"
    )
        port map (
      I0 => \addr_reg_reg[13]\,
      I1 => \rddata_out[3]_i_13_n_0\,
      I2 => \addr_reg_reg[20]\(0),
      I3 => Q(0),
      I4 => \addr_reg_reg[1]\,
      I5 => \q_reg[3]_0\,
      O => \rddata_out_reg[3]\
    );
\rddata_out[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCE2E2CCCCE2E2"
    )
        port map (
      I0 => \^scr_reg_reg[57]\(7),
      I1 => \addr_reg_reg[20]\(3),
      I2 => pseudo_rand_seeds_int(4),
      I3 => \addr_reg_reg[20]\(2),
      I4 => \addr_reg_reg[20]\(1),
      I5 => pseudo_rand_seeds_int(1),
      O => \rddata_out_reg[7]\
    );
\rddata_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \rddata_out[8]_i_2_n_0\,
      I1 => \addr_reg_reg[5]\,
      I2 => \addr_reg_reg[3]\,
      O => \rddata_out_reg[8]\
    );
\rddata_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04444444"
    )
        port map (
      I0 => \rddata_out[8]_i_3_n_0\,
      I1 => \addr_reg_reg[20]\(0),
      I2 => \addr_reg_reg[20]\(2),
      I3 => \addr_reg_reg[20]\(1),
      I4 => pseudo_rand_seeds_int(2),
      I5 => \addr_reg_reg[14]\,
      O => \rddata_out[8]_i_2_n_0\
    );
\rddata_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCEFEFCFCC2323"
    )
        port map (
      I0 => \^scr_reg_reg[57]\(8),
      I1 => \addr_reg_reg[20]\(3),
      I2 => \addr_reg_reg[20]\(2),
      I3 => pseudo_rand_seeds_int(0),
      I4 => \addr_reg_reg[20]\(1),
      I5 => pseudo_rand_seeds_int(5),
      O => \rddata_out[8]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized16\ is
  port (
    \rddata_out_reg[10]\ : out STD_LOGIC;
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rddata_out_reg[9]\ : out STD_LOGIC;
    \rddata_out_reg[8]\ : out STD_LOGIC;
    \rddata_out_reg[14]\ : out STD_LOGIC;
    \rddata_out_reg[1]\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[0]_1\ : out STD_LOGIC;
    \rddata_out_reg[13]\ : out STD_LOGIC;
    \rddata_out_reg[0]\ : out STD_LOGIC;
    \addr_reg_reg[17]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_reg[14]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \addr_reg_reg[2]\ : in STD_LOGIC;
    \q_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \addr_reg_reg[2]_0\ : in STD_LOGIC;
    \addr_reg_reg[1]\ : in STD_LOGIC;
    \addr_reg_reg[4]\ : in STD_LOGIC;
    \addr_reg_reg[5]\ : in STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized16\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized16\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized16\ is
  signal \^pseudo_rand_seeds_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^q_reg[0]_1\ : STD_LOGIC;
  signal \rddata_out[14]_i_12_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[15]_i_7__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \rddata_out[9]_i_6\ : label is "soft_lutpair120";
begin
  pseudo_rand_seeds_int(15 downto 0) <= \^pseudo_rand_seeds_int\(15 downto 0);
  \q_reg[0]_1\ <= \^q_reg[0]_1\;
\q[15]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q_reg[0]_1\,
      I1 => \addr_reg_reg[17]\(3),
      I2 => \addr_reg_reg[17]\(4),
      I3 => \addr_reg_reg[17]\(0),
      I4 => \addr_reg_reg[17]\(7),
      I5 => \addr_reg_reg[17]\(6),
      O => \q_reg[0]_0\
    );
\q[15]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \addr_reg_reg[17]\(2),
      I1 => \addr_reg_reg[17]\(1),
      O => \^q_reg[0]_1\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(0),
      Q => \^pseudo_rand_seeds_int\(0),
      R => data_out_reg
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(10),
      Q => \^pseudo_rand_seeds_int\(10),
      R => data_out_reg
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(11),
      Q => \^pseudo_rand_seeds_int\(11),
      R => data_out_reg
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(12),
      Q => \^pseudo_rand_seeds_int\(12),
      R => data_out_reg
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(13),
      Q => \^pseudo_rand_seeds_int\(13),
      R => data_out_reg
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(14),
      Q => \^pseudo_rand_seeds_int\(14),
      R => data_out_reg
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(15),
      Q => \^pseudo_rand_seeds_int\(15),
      R => data_out_reg
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(1),
      Q => \^pseudo_rand_seeds_int\(1),
      R => data_out_reg
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(2),
      Q => \^pseudo_rand_seeds_int\(2),
      R => data_out_reg
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(3),
      Q => \^pseudo_rand_seeds_int\(3),
      R => data_out_reg
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(4),
      Q => \^pseudo_rand_seeds_int\(4),
      R => data_out_reg
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(5),
      Q => \^pseudo_rand_seeds_int\(5),
      R => data_out_reg
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(6),
      Q => \^pseudo_rand_seeds_int\(6),
      R => data_out_reg
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(7),
      Q => \^pseudo_rand_seeds_int\(7),
      R => data_out_reg
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(8),
      Q => \^pseudo_rand_seeds_int\(8),
      R => data_out_reg
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(9),
      Q => \^pseudo_rand_seeds_int\(9),
      R => data_out_reg
    );
\rddata_out[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(0),
      I1 => \addr_reg_reg[17]\(2),
      I2 => Q(0),
      I3 => \addr_reg_reg[17]\(3),
      I4 => \q_reg[14]_0\(0),
      O => \rddata_out_reg[0]\
    );
\rddata_out[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40444000FFFFFFFF"
    )
        port map (
      I0 => \addr_reg_reg[17]\(3),
      I1 => \addr_reg_reg[17]\(5),
      I2 => \^pseudo_rand_seeds_int\(10),
      I3 => \addr_reg_reg[17]\(2),
      I4 => \q_reg[14]_0\(3),
      I5 => \addr_reg_reg[17]\(1),
      O => \rddata_out_reg[10]\
    );
\rddata_out[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4455505500550055"
    )
        port map (
      I0 => \addr_reg_reg[4]\,
      I1 => \^pseudo_rand_seeds_int\(13),
      I2 => \q_reg[14]_0\(4),
      I3 => \addr_reg_reg[17]\(1),
      I4 => \addr_reg_reg[17]\(2),
      I5 => \addr_reg_reg[5]\,
      O => \rddata_out_reg[13]\
    );
\rddata_out[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAA8A8A8AAAAAAA"
    )
        port map (
      I0 => \addr_reg_reg[17]\(1),
      I1 => \addr_reg_reg[17]\(3),
      I2 => \addr_reg_reg[17]\(5),
      I3 => \^pseudo_rand_seeds_int\(14),
      I4 => \addr_reg_reg[17]\(2),
      I5 => \q_reg[14]_0\(5),
      O => \rddata_out[14]_i_12_n_0\
    );
\rddata_out[14]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABBAABBBBBBABBBB"
    )
        port map (
      I0 => \rddata_out[14]_i_12_n_0\,
      I1 => \addr_reg_reg[2]\,
      I2 => \addr_reg_reg[17]\(3),
      I3 => \addr_reg_reg[17]\(5),
      I4 => \q_reg[0]_2\,
      I5 => \q_reg[14]_0\(6),
      O => \rddata_out_reg[14]\
    );
\rddata_out[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC7F70000"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(1),
      I1 => \addr_reg_reg[17]\(2),
      I2 => \addr_reg_reg[17]\(3),
      I3 => Q(1),
      I4 => \addr_reg_reg[2]_0\,
      I5 => \addr_reg_reg[1]\,
      O => \rddata_out_reg[1]\
    );
\rddata_out[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF47FFFF"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(8),
      I1 => \addr_reg_reg[17]\(2),
      I2 => \q_reg[14]_0\(1),
      I3 => \addr_reg_reg[17]\(3),
      I4 => \addr_reg_reg[17]\(1),
      O => \rddata_out_reg[8]\
    );
\rddata_out[9]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF47FFFF"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(9),
      I1 => \addr_reg_reg[17]\(2),
      I2 => \q_reg[14]_0\(2),
      I3 => \addr_reg_reg[17]\(3),
      I4 => \addr_reg_reg[17]\(1),
      O => \rddata_out_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized17\ is
  port (
    \rddata_out_reg[11]\ : out STD_LOGIC;
    \rddata_out_reg[9]\ : out STD_LOGIC;
    re_prev_reg : out STD_LOGIC;
    \rddata_out_reg[15]\ : out STD_LOGIC;
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rddata_out_reg[7]\ : out STD_LOGIC;
    \rddata_out_reg[10]\ : out STD_LOGIC;
    \rddata_out_reg[3]\ : out STD_LOGIC;
    \rddata_out_reg[5]\ : out STD_LOGIC;
    \rddata_out_reg[6]\ : out STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    \q_reg[0]_1\ : in STD_LOGIC;
    \addr_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    reg_1_8_11 : in STD_LOGIC;
    \addr_reg_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[5]\ : in STD_LOGIC;
    \addr_reg_reg[3]\ : in STD_LOGIC;
    \q_reg[11]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_2\ : in STD_LOGIC;
    \q_reg[3]_0\ : in STD_LOGIC;
    \addr_reg_reg[5]_0\ : in STD_LOGIC;
    \q_reg[11]_1\ : in STD_LOGIC;
    \q_reg[0]_3\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \addr_reg_reg[14]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \shift_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized17\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized17\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized17\ is
  signal \^pseudo_rand_seeds_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rddata_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \rddata_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \rddata_out[6]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \^rddata_out_reg[10]\ : STD_LOGIC;
begin
  pseudo_rand_seeds_int(15 downto 0) <= \^pseudo_rand_seeds_int\(15 downto 0);
  \rddata_out_reg[10]\ <= \^rddata_out_reg[10]\;
\q[15]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \addr_reg_reg[19]\(6),
      I1 => \addr_reg_reg[19]\(7),
      I2 => \addr_reg_reg[19]\(10),
      I3 => \addr_reg_reg[19]\(9),
      I4 => \addr_reg_reg[19]\(8),
      I5 => \^rddata_out_reg[10]\,
      O => \rddata_out_reg[7]\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(0),
      Q => \^pseudo_rand_seeds_int\(0),
      R => data_out_reg
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(10),
      Q => \^pseudo_rand_seeds_int\(10),
      R => data_out_reg
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(11),
      Q => \^pseudo_rand_seeds_int\(11),
      R => data_out_reg
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(12),
      Q => \^pseudo_rand_seeds_int\(12),
      R => data_out_reg
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(13),
      Q => \^pseudo_rand_seeds_int\(13),
      R => data_out_reg
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(14),
      Q => \^pseudo_rand_seeds_int\(14),
      R => data_out_reg
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(15),
      Q => \^pseudo_rand_seeds_int\(15),
      R => data_out_reg
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(1),
      Q => \^pseudo_rand_seeds_int\(1),
      R => data_out_reg
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(2),
      Q => \^pseudo_rand_seeds_int\(2),
      R => data_out_reg
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(3),
      Q => \^pseudo_rand_seeds_int\(3),
      R => data_out_reg
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(4),
      Q => \^pseudo_rand_seeds_int\(4),
      R => data_out_reg
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(5),
      Q => \^pseudo_rand_seeds_int\(5),
      R => data_out_reg
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(6),
      Q => \^pseudo_rand_seeds_int\(6),
      R => data_out_reg
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(7),
      Q => \^pseudo_rand_seeds_int\(7),
      R => data_out_reg
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(8),
      Q => \^pseudo_rand_seeds_int\(8),
      R => data_out_reg
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \shift_reg_reg[15]\(9),
      Q => \^pseudo_rand_seeds_int\(9),
      R => data_out_reg
    );
\rddata_out[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \addr_reg_reg[19]\(11),
      I1 => \addr_reg_reg[19]\(13),
      I2 => \addr_reg_reg[19]\(12),
      O => \^rddata_out_reg[10]\
    );
\rddata_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABBBAAABA"
    )
        port map (
      I0 => \rddata_out[11]_i_2_n_0\,
      I1 => \q_reg[0]_0\,
      I2 => \q_reg[0]_1\,
      I3 => \addr_reg_reg[19]\(3),
      I4 => reg_1_8_11,
      I5 => \addr_reg_reg[2]\,
      O => \rddata_out_reg[11]\
    );
\rddata_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080020002"
    )
        port map (
      I0 => \rddata_out[11]_i_3_n_0\,
      I1 => \addr_reg_reg[19]\(13),
      I2 => \addr_reg_reg[19]\(12),
      I3 => \addr_reg_reg[19]\(11),
      I4 => \q_reg[11]_0\(0),
      I5 => \q_reg[0]_2\,
      O => \rddata_out[11]_i_2_n_0\
    );
\rddata_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFD000"
    )
        port map (
      I0 => \rddata_out[11]_i_4_n_0\,
      I1 => \q_reg[3]_0\,
      I2 => \addr_reg_reg[19]\(5),
      I3 => \addr_reg_reg[19]\(0),
      I4 => \addr_reg_reg[5]_0\,
      I5 => \q_reg[11]_1\,
      O => \rddata_out[11]_i_3_n_0\
    );
\rddata_out[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFF7FFF"
    )
        port map (
      I0 => \addr_reg_reg[19]\(3),
      I1 => \addr_reg_reg[19]\(4),
      I2 => \addr_reg_reg[19]\(1),
      I3 => \addr_reg_reg[19]\(2),
      I4 => \^pseudo_rand_seeds_int\(11),
      O => \rddata_out[11]_i_4_n_0\
    );
\rddata_out[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80408000"
    )
        port map (
      I0 => \addr_reg_reg[19]\(3),
      I1 => \addr_reg_reg[19]\(1),
      I2 => \addr_reg_reg[19]\(2),
      I3 => \addr_reg_reg[19]\(4),
      I4 => \^pseudo_rand_seeds_int\(15),
      I5 => \q_reg[0]_3\,
      O => \rddata_out_reg[15]\
    );
\rddata_out[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0077FF0F00000000"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(3),
      I1 => \addr_reg_reg[19]\(1),
      I2 => \q_reg[9]_0\(0),
      I3 => \addr_reg_reg[19]\(3),
      I4 => \addr_reg_reg[19]\(2),
      I5 => \addr_reg_reg[19]\(5),
      O => \rddata_out_reg[3]\
    );
\rddata_out[5]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \addr_reg_reg[19]\(2),
      I1 => \^pseudo_rand_seeds_int\(5),
      I2 => \addr_reg_reg[19]\(1),
      I3 => \addr_reg_reg[19]\(3),
      I4 => Q(0),
      O => \rddata_out_reg[5]\
    );
\rddata_out[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA88A8AAAA88A888"
    )
        port map (
      I0 => \addr_reg_reg[19]\(5),
      I1 => \rddata_out[6]_i_8_n_0\,
      I2 => \q_reg[9]_0\(5),
      I3 => \addr_reg_reg[19]\(3),
      I4 => \addr_reg_reg[19]\(1),
      I5 => \q_reg[9]_0\(3),
      O => \rddata_out_reg[6]\
    );
\rddata_out[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088F3"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(6),
      I1 => \addr_reg_reg[19]\(1),
      I2 => \q_reg[9]_0\(1),
      I3 => \addr_reg_reg[19]\(2),
      I4 => \addr_reg_reg[19]\(3),
      O => \rddata_out[6]_i_8_n_0\
    );
\rddata_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => \rddata_out[9]_i_2_n_0\,
      I1 => \addr_reg_reg[5]\,
      I2 => \addr_reg_reg[3]\,
      O => \rddata_out_reg[9]\
    );
\rddata_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00044444"
    )
        port map (
      I0 => \rddata_out[9]_i_3_n_0\,
      I1 => \addr_reg_reg[19]\(0),
      I2 => \addr_reg_reg[19]\(1),
      I3 => \q_reg[9]_0\(6),
      I4 => \addr_reg_reg[19]\(3),
      I5 => \addr_reg_reg[14]\,
      O => \rddata_out[9]_i_2_n_0\
    );
\rddata_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A3A03333A3A00303"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(9),
      I1 => \addr_reg_reg[19]\(3),
      I2 => \addr_reg_reg[19]\(2),
      I3 => \q_reg[9]_0\(2),
      I4 => \addr_reg_reg[19]\(1),
      I5 => \q_reg[9]_0\(4),
      O => \rddata_out[9]_i_3_n_0\
    );
\re_prev_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \addr_reg_reg[19]\(16),
      I1 => \addr_reg_reg[19]\(15),
      I2 => \addr_reg_reg[19]\(14),
      I3 => \addr_reg_reg[19]\(5),
      O => re_prev_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized18\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[2]\ : out STD_LOGIC;
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rddata_out_reg[13]\ : out STD_LOGIC;
    \rddata_out_reg[10]\ : out STD_LOGIC;
    \rddata_out_reg[8]\ : out STD_LOGIC;
    \rddata_out_reg[9]\ : out STD_LOGIC;
    \rddata_out_reg[1]\ : out STD_LOGIC;
    \rddata_out_reg[3]\ : out STD_LOGIC;
    \rddata_out_reg[7]\ : out STD_LOGIC;
    \rddata_out_reg[6]\ : out STD_LOGIC;
    \rddata_out_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[17]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \q_reg[13]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \state_reg[1]\ : in STD_LOGIC;
    \addr_reg_reg[8]\ : in STD_LOGIC;
    \addr_reg_reg[18]\ : in STD_LOGIC;
    \state_reg[2]\ : in STD_LOGIC;
    \q_reg[8]_0\ : in STD_LOGIC;
    \addr_reg_reg[1]\ : in STD_LOGIC;
    \q_reg[9]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[9]_1\ : in STD_LOGIC;
    \addr_reg_reg[1]_0\ : in STD_LOGIC;
    \addr_reg_reg[3]\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \addr_reg_reg[1]_1\ : in STD_LOGIC;
    \addr_reg_reg[2]\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    reg_3_32_0 : in STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    \shift_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized18\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized18\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized18\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^pseudo_rand_seeds_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \q[15]_i_3__3_n_0\ : STD_LOGIC;
  signal \q[15]_i_4__3_n_0\ : STD_LOGIC;
  signal \q[15]_i_6_n_0\ : STD_LOGIC;
  signal \rddata_out[0]_i_11_n_0\ : STD_LOGIC;
  signal \rddata_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \rddata_out[9]_i_5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[15]_i_3__3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rddata_out[2]_i_13\ : label is "soft_lutpair121";
begin
  E(0) <= \^e\(0);
  pseudo_rand_seeds_int(15 downto 0) <= \^pseudo_rand_seeds_int\(15 downto 0);
\q[0]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => Q(0),
      O => \q[0]_i_1__17_n_0\
    );
\q[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \state_reg[1]\,
      I1 => \addr_reg_reg[8]\,
      I2 => \q[15]_i_3__3_n_0\,
      I3 => \q[15]_i_4__3_n_0\,
      I4 => \addr_reg_reg[18]\,
      I5 => \q[15]_i_6_n_0\,
      O => \^e\(0)
    );
\q[15]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \addr_reg_reg[17]\(3),
      I1 => \addr_reg_reg[17]\(5),
      O => \q[15]_i_3__3_n_0\
    );
\q[15]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \addr_reg_reg[17]\(4),
      I1 => \addr_reg_reg[17]\(7),
      I2 => \addr_reg_reg[17]\(6),
      O => \q[15]_i_4__3_n_0\
    );
\q[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBF"
    )
        port map (
      I0 => \addr_reg_reg[17]\(2),
      I1 => \addr_reg_reg[17]\(11),
      I2 => \addr_reg_reg[17]\(10),
      I3 => \state_reg[2]\,
      O => \q[15]_i_6_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \q[0]_i_1__17_n_0\,
      Q => \^pseudo_rand_seeds_int\(0),
      R => data_out_reg
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(9),
      Q => \^pseudo_rand_seeds_int\(10),
      R => data_out_reg
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(10),
      Q => \^pseudo_rand_seeds_int\(11),
      R => data_out_reg
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(11),
      Q => \^pseudo_rand_seeds_int\(12),
      R => data_out_reg
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(12),
      Q => \^pseudo_rand_seeds_int\(13),
      R => data_out_reg
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(13),
      Q => \^pseudo_rand_seeds_int\(14),
      R => data_out_reg
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(14),
      Q => \^pseudo_rand_seeds_int\(15),
      R => data_out_reg
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(0),
      Q => \^pseudo_rand_seeds_int\(1),
      R => data_out_reg
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(1),
      Q => \^pseudo_rand_seeds_int\(2),
      R => data_out_reg
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(2),
      Q => \^pseudo_rand_seeds_int\(3),
      R => data_out_reg
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(3),
      Q => \^pseudo_rand_seeds_int\(4),
      R => data_out_reg
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(4),
      Q => \^pseudo_rand_seeds_int\(5),
      R => data_out_reg
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(5),
      Q => \^pseudo_rand_seeds_int\(6),
      R => data_out_reg
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(6),
      Q => \^pseudo_rand_seeds_int\(7),
      R => data_out_reg
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(7),
      Q => \^pseudo_rand_seeds_int\(8),
      R => data_out_reg
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(8),
      Q => \^pseudo_rand_seeds_int\(9),
      R => data_out_reg
    );
\rddata_out[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(0),
      I1 => \addr_reg_reg[17]\(3),
      I2 => \q_reg[13]_0\(0),
      I3 => \addr_reg_reg[17]\(2),
      I4 => reg_3_32_0,
      O => \rddata_out[0]_i_11_n_0\
    );
\rddata_out[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F3FF43434F4F"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(10),
      I1 => \addr_reg_reg[17]\(5),
      I2 => \addr_reg_reg[17]\(3),
      I3 => \q_reg[13]_0\(7),
      I4 => \addr_reg_reg[17]\(1),
      I5 => \addr_reg_reg[17]\(2),
      O => \rddata_out_reg[10]\
    );
\rddata_out[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF3F5FF0"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(13),
      I1 => \q_reg[13]_0\(8),
      I2 => \addr_reg_reg[17]\(5),
      I3 => \addr_reg_reg[17]\(3),
      I4 => \addr_reg_reg[17]\(2),
      I5 => \addr_reg_reg[17]\(1),
      O => \rddata_out_reg[13]\
    );
\rddata_out[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01110000"
    )
        port map (
      I0 => \addr_reg_reg[17]\(0),
      I1 => \addr_reg_reg[17]\(1),
      I2 => \^pseudo_rand_seeds_int\(1),
      I3 => \addr_reg_reg[17]\(3),
      I4 => \addr_reg_reg[3]\,
      I5 => \q_reg[1]_0\,
      O => \rddata_out_reg[1]\
    );
\rddata_out[2]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22F2FFFF"
    )
        port map (
      I0 => \addr_reg_reg[17]\(3),
      I1 => \^pseudo_rand_seeds_int\(2),
      I2 => \addr_reg_reg[17]\(2),
      I3 => \q_reg[13]_0\(1),
      I4 => \addr_reg_reg[17]\(5),
      O => \rddata_out_reg[2]\
    );
\rddata_out[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF4444444"
    )
        port map (
      I0 => \addr_reg_reg[1]_1\,
      I1 => \^pseudo_rand_seeds_int\(3),
      I2 => \addr_reg_reg[2]\,
      I3 => \q_reg[13]_0\(2),
      I4 => \addr_reg_reg[17]\(5),
      I5 => \addr_reg_reg[17]\(0),
      O => \rddata_out_reg[3]\
    );
\rddata_out[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(6),
      I1 => \addr_reg_reg[17]\(3),
      I2 => \q_reg[13]_0\(3),
      I3 => \addr_reg_reg[17]\(2),
      O => \rddata_out_reg[6]\
    );
\rddata_out[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0F8F0F8F0F8"
    )
        port map (
      I0 => \^pseudo_rand_seeds_int\(7),
      I1 => \addr_reg_reg[17]\(3),
      I2 => \addr_reg_reg[17]\(0),
      I3 => \addr_reg_reg[17]\(1),
      I4 => \addr_reg_reg[17]\(2),
      I5 => \q_reg[13]_0\(4),
      O => \rddata_out_reg[7]\
    );
\rddata_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFFFF4FFFFFFF4"
    )
        port map (
      I0 => \rddata_out[8]_i_5_n_0\,
      I1 => \q_reg[8]_0\,
      I2 => \addr_reg_reg[1]\,
      I3 => \addr_reg_reg[17]\(8),
      I4 => \addr_reg_reg[17]\(9),
      I5 => \q_reg[9]_0\(0),
      O => \rddata_out_reg[8]\
    );
\rddata_out[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F888"
    )
        port map (
      I0 => \addr_reg_reg[17]\(3),
      I1 => \^pseudo_rand_seeds_int\(8),
      I2 => \q_reg[13]_0\(5),
      I3 => \addr_reg_reg[17]\(2),
      I4 => \addr_reg_reg[17]\(1),
      I5 => \addr_reg_reg[17]\(0),
      O => \rddata_out[8]_i_5_n_0\
    );
\rddata_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4FF4FFF4"
    )
        port map (
      I0 => \rddata_out[9]_i_5_n_0\,
      I1 => \q_reg[9]_1\,
      I2 => \addr_reg_reg[17]\(8),
      I3 => \addr_reg_reg[17]\(9),
      I4 => \q_reg[9]_0\(1),
      I5 => \addr_reg_reg[1]_0\,
      O => \rddata_out_reg[9]\
    );
\rddata_out[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F888"
    )
        port map (
      I0 => \addr_reg_reg[17]\(3),
      I1 => \^pseudo_rand_seeds_int\(9),
      I2 => \q_reg[13]_0\(6),
      I3 => \addr_reg_reg[17]\(2),
      I4 => \addr_reg_reg[17]\(1),
      I5 => \addr_reg_reg[17]\(0),
      O => \rddata_out[9]_i_5_n_0\
    );
\rddata_out_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rddata_out[0]_i_11_n_0\,
      I1 => \q_reg[0]_0\,
      O => \rddata_out_reg[0]\,
      S => \addr_reg_reg[17]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized19\ is
  port (
    \rddata_out_reg[4]\ : out STD_LOGIC;
    \rddata_out_reg[5]\ : out STD_LOGIC;
    \rddata_out_reg[0]\ : out STD_LOGIC;
    \scr_reg_reg[57]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \rddata_out_reg[2]\ : out STD_LOGIC;
    \rddata_out_reg[1]\ : out STD_LOGIC;
    \addr_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \addr_reg_reg[3]\ : in STD_LOGIC;
    \addr_reg_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[1]\ : in STD_LOGIC;
    \addr_reg_reg[3]_0\ : in STD_LOGIC;
    \q_reg[1]_0\ : in STD_LOGIC;
    \q_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q_reg[0]_0\ : in STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 9 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized19\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized19\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized19\ is
  signal \rddata_out[0]_i_9_n_0\ : STD_LOGIC;
  signal \rddata_out[1]_i_12_n_0\ : STD_LOGIC;
  signal \rddata_out[4]_i_9_n_0\ : STD_LOGIC;
  signal \rddata_out[5]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \^scr_reg_reg[57]\ : STD_LOGIC_VECTOR ( 9 downto 0 );
begin
  \scr_reg_reg[57]\(9 downto 0) <= \^scr_reg_reg[57]\(9 downto 0);
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(0),
      Q => \^scr_reg_reg[57]\(0),
      R => data_out_reg
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(1),
      Q => \^scr_reg_reg[57]\(1),
      R => data_out_reg
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(2),
      Q => \^scr_reg_reg[57]\(2),
      R => data_out_reg
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(3),
      Q => \^scr_reg_reg[57]\(3),
      R => data_out_reg
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(4),
      Q => \^scr_reg_reg[57]\(4),
      R => data_out_reg
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(5),
      Q => \^scr_reg_reg[57]\(5),
      R => data_out_reg
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(6),
      Q => \^scr_reg_reg[57]\(6),
      R => data_out_reg
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(7),
      Q => \^scr_reg_reg[57]\(7),
      R => data_out_reg
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(8),
      Q => \^scr_reg_reg[57]\(8),
      R => data_out_reg
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => D(9),
      Q => \^scr_reg_reg[57]\(9),
      R => data_out_reg
    );
\rddata_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FF07FF0000FF00"
    )
        port map (
      I0 => \addr_reg_reg[5]\(3),
      I1 => \addr_reg_reg[5]\(2),
      I2 => \rddata_out_reg[0]_i_7_n_0\,
      I3 => \addr_reg_reg[5]\(4),
      I4 => \addr_reg_reg[1]\,
      I5 => \addr_reg_reg[5]\(0),
      O => \rddata_out_reg[0]\
    );
\rddata_out[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^scr_reg_reg[57]\(0),
      I1 => \addr_reg_reg[5]\(3),
      I2 => pseudo_rand_seeds_int(2),
      I3 => \addr_reg_reg[5]\(2),
      I4 => \q_reg[1]_1\(0),
      O => \rddata_out[0]_i_9_n_0\
    );
\rddata_out[1]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \^scr_reg_reg[57]\(1),
      I1 => \addr_reg_reg[5]\(3),
      I2 => pseudo_rand_seeds_int(3),
      I3 => \addr_reg_reg[5]\(2),
      I4 => \q_reg[1]_1\(1),
      O => \rddata_out[1]_i_12_n_0\
    );
\rddata_out[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0777FFFF07770000"
    )
        port map (
      I0 => \^scr_reg_reg[57]\(2),
      I1 => \addr_reg_reg[5]\(3),
      I2 => pseudo_rand_seeds_int(4),
      I3 => \addr_reg_reg[5]\(2),
      I4 => \addr_reg_reg[5]\(0),
      I5 => \addr_reg_reg[3]_0\,
      O => \rddata_out_reg[2]\
    );
\rddata_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBBFFBBB"
    )
        port map (
      I0 => \rddata_out[4]_i_9_n_0\,
      I1 => \addr_reg_reg[5]\(0),
      I2 => \addr_reg_reg[5]\(2),
      I3 => \addr_reg_reg[5]\(3),
      I4 => pseudo_rand_seeds_int(0),
      I5 => \addr_reg_reg[3]\,
      O => \rddata_out_reg[4]\
    );
\rddata_out[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DD0D"
    )
        port map (
      I0 => \addr_reg_reg[5]\(3),
      I1 => \^scr_reg_reg[57]\(4),
      I2 => \addr_reg_reg[5]\(2),
      I3 => pseudo_rand_seeds_int(5),
      I4 => \addr_reg_reg[5]\(1),
      O => \rddata_out[4]_i_9_n_0\
    );
\rddata_out[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A0A020"
    )
        port map (
      I0 => \rddata_out[5]_i_8_n_0\,
      I1 => pseudo_rand_seeds_int(1),
      I2 => \addr_reg_reg[5]\(0),
      I3 => \addr_reg_reg[5]\(2),
      I4 => \addr_reg_reg[5]\(3),
      I5 => \addr_reg_reg[2]\,
      O => \rddata_out_reg[5]\
    );
\rddata_out[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \^scr_reg_reg[57]\(5),
      I1 => \addr_reg_reg[5]\(3),
      I2 => \addr_reg_reg[5]\(2),
      I3 => pseudo_rand_seeds_int(6),
      I4 => \addr_reg_reg[5]\(1),
      O => \rddata_out[5]_i_8_n_0\
    );
\rddata_out_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rddata_out[0]_i_9_n_0\,
      I1 => \q_reg[0]_0\,
      O => \rddata_out_reg[0]_i_7_n_0\,
      S => \addr_reg_reg[5]\(1)
    );
\rddata_out_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rddata_out[1]_i_12_n_0\,
      I1 => \q_reg[1]_0\,
      O => \rddata_out_reg[1]\,
      S => \addr_reg_reg[5]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized2\ is
  port (
    reg_1_8_11 : out STD_LOGIC;
    \rddata_out_reg[7]\ : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    read_reg_reg : in STD_LOGIC;
    \addr_reg_reg[20]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \state_reg[2]\ : in STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pma_pmd_status_tx_fault_core_int : in STD_LOGIC;
    reset : in STD_LOGIC;
    p_0_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized2\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized2\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized2\ is
  signal \q[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \re_prev_i_2__2_n_0\ : STD_LOGIC;
  signal \re_prev_i_3__1_n_0\ : STD_LOGIC;
  signal \reg_1_8_10/re_prev\ : STD_LOGIC;
  signal \^reg_1_8_11\ : STD_LOGIC;
  signal reg_1_8_re : STD_LOGIC;
begin
  reg_1_8_11 <= \^reg_1_8_11\;
\q[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202FE020202AA"
    )
        port map (
      I0 => pma_pmd_status_tx_fault_core_int,
      I1 => \reg_1_8_10/re_prev\,
      I2 => \re_prev_i_2__2_n_0\,
      I3 => reset,
      I4 => p_0_in,
      I5 => \^reg_1_8_11\,
      O => \q[0]_i_1__5_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q[0]_i_1__5_n_0\,
      Q => \^reg_1_8_11\,
      R => '0'
    );
\rddata_out[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0DDDDDDDDDDDDDD"
    )
        port map (
      I0 => \^reg_1_8_11\,
      I1 => \addr_reg_reg[20]\(3),
      I2 => \addr_reg_reg[20]\(0),
      I3 => pma_pmd_type(0),
      I4 => pma_pmd_type(2),
      I5 => pma_pmd_type(1),
      O => \rddata_out_reg[7]\
    );
\re_prev_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \re_prev_i_2__2_n_0\,
      O => reg_1_8_re
    );
\re_prev_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => read_reg_reg,
      I1 => \re_prev_i_3__1_n_0\,
      I2 => \addr_reg_reg[20]\(5),
      I3 => \addr_reg_reg[20]\(6),
      I4 => \addr_reg_reg[20]\(0),
      I5 => \addr_reg_reg[20]\(7),
      O => \re_prev_i_2__2_n_0\
    );
\re_prev_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \addr_reg_reg[20]\(3),
      I1 => \addr_reg_reg[20]\(4),
      I2 => \addr_reg_reg[20]\(8),
      I3 => \addr_reg_reg[20]\(2),
      I4 => \addr_reg_reg[20]\(1),
      I5 => \state_reg[2]\,
      O => \re_prev_i_3__1_n_0\
    );
re_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => reg_1_8_re,
      Q => \reg_1_8_10/re_prev\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized20\ is
  port (
    \scr_reg_reg[57]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \rd_data_reg[7]\ : out STD_LOGIC;
    tx_66_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prbs31_rx_enable_core_int : out STD_LOGIC;
    indirect_read_reg : out STD_LOGIC;
    prbs31_tx_enable_core_int : out STD_LOGIC;
    new_tx_test_seed : in STD_LOGIC;
    \tx_test_patt_seed_sel_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_66_enc_out_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \prbs31_err_count_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_out_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized20\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized20\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized20\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of asynch_fifo_i_i_80 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of indirect_read_i_2 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of prbs31_rx_enable_core_regb_i_1 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \prbs_err_count[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \prbs_err_count[8]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \scr_reg[57]_i_2\ : label is "soft_lutpair122";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
asynch_fifo_i_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \tx_66_enc_out_reg[0]\(0),
      O => tx_66_fifo(0)
    );
asynch_fifo_i_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \tx_test_patt_seed_sel_reg[0]\(0),
      O => \rd_data_reg[7]\
    );
indirect_read_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      O => indirect_read_reg
    );
prbs31_rx_enable_core_regb_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      O => prbs31_rx_enable_core_int
    );
prbs31_tx_enable_core_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      O => prbs31_tx_enable_core_int
    );
\prbs_err_count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(0),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(0),
      O => D(0)
    );
\prbs_err_count[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(10),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(10),
      O => D(10)
    );
\prbs_err_count[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(11),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(11),
      O => D(11)
    );
\prbs_err_count[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(12),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(12),
      O => D(12)
    );
\prbs_err_count[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(13),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(13),
      O => D(13)
    );
\prbs_err_count[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(14),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(14),
      O => D(14)
    );
\prbs_err_count[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(15),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(15),
      O => D(15)
    );
\prbs_err_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(1),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(1),
      O => D(1)
    );
\prbs_err_count[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(2),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(2),
      O => D(2)
    );
\prbs_err_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(3),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(3),
      O => D(3)
    );
\prbs_err_count[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(4),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(4),
      O => D(4)
    );
\prbs_err_count[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(5),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(5),
      O => D(5)
    );
\prbs_err_count[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(6),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(6),
      O => D(6)
    );
\prbs_err_count[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(7),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(7),
      O => D(7)
    );
\prbs_err_count[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(8),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(8),
      O => D(8)
    );
\prbs_err_count[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \out\(9),
      I1 => \^q\(2),
      I2 => \^q\(5),
      I3 => \prbs31_err_count_reg[15]\(9),
      O => D(9)
    );
\q[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => \addr_reg_reg[19]\(0),
      I1 => \addr_reg_reg[19]\(2),
      I2 => \addr_reg_reg[19]\(1),
      I3 => \addr_reg_reg[19]\(3),
      I4 => \addr_reg_reg[19]\(4),
      I5 => \addr_reg_reg[19]\(5),
      O => \q_reg[0]_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \state_reg[2]\(0),
      Q => \^q\(0),
      R => data_out_reg
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \state_reg[2]\(1),
      Q => \^q\(1),
      R => data_out_reg
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \state_reg[2]\(2),
      Q => \^q\(2),
      R => data_out_reg
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \state_reg[2]\(3),
      Q => \^q\(3),
      R => data_out_reg
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \state_reg[2]\(4),
      Q => \^q\(4),
      R => data_out_reg
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => E(0),
      D => \state_reg[2]\(5),
      Q => \^q\(5),
      R => data_out_reg
    );
\scr_reg[57]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => new_tx_test_seed,
      O => \scr_reg_reg[57]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized21\ is
  port (
    re_prev : out STD_LOGIC;
    reg_3_43_re : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    re_prev_reg_0 : out STD_LOGIC;
    \rddata_out_reg[14]\ : out STD_LOGIC;
    \q_reg[0]_1\ : out STD_LOGIC;
    \rddata_out_reg[10]\ : out STD_LOGIC;
    \rddata_out_reg[4]\ : out STD_LOGIC;
    \rddata_out_reg[2]\ : out STD_LOGIC;
    \rddata_out_reg[7]\ : out STD_LOGIC;
    \rddata_out_reg[1]\ : out STD_LOGIC;
    \rddata_out_reg[0]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    coreclk : in STD_LOGIC;
    \addr_reg_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \state_reg[2]\ : in STD_LOGIC;
    \state_reg[2]_0\ : in STD_LOGIC;
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \addr_reg_reg[4]\ : in STD_LOGIC;
    \addr_reg_reg[3]\ : in STD_LOGIC;
    \q_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \prbs_err_count_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized21\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized21\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized21\ is
  signal \^q_reg[0]_0\ : STD_LOGIC;
  signal \^q_reg[0]_1\ : STD_LOGIC;
  signal \q_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_reg_n_0_[10]\ : STD_LOGIC;
  signal \q_reg_n_0_[14]\ : STD_LOGIC;
  signal \q_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_reg_n_0_[7]\ : STD_LOGIC;
  signal \rddata_out[2]_i_12_n_0\ : STD_LOGIC;
  signal re_prev_i_2_n_0 : STD_LOGIC;
  signal \re_prev_i_3__2_n_0\ : STD_LOGIC;
  signal \^re_prev_reg_0\ : STD_LOGIC;
  signal \^reg_3_43_re\ : STD_LOGIC;
begin
  \q_reg[0]_0\ <= \^q_reg[0]_0\;
  \q_reg[0]_1\ <= \^q_reg[0]_1\;
  re_prev_reg_0 <= \^re_prev_reg_0\;
  reg_3_43_re <= \^reg_3_43_re\;
\q[15]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(15),
      I1 => \addr_reg_reg[20]\(2),
      I2 => \addr_reg_reg[20]\(20),
      I3 => \addr_reg_reg[20]\(19),
      I4 => \addr_reg_reg[20]\(18),
      I5 => \addr_reg_reg[20]\(4),
      O => \^re_prev_reg_0\
    );
\q[15]_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q_reg[0]_0\,
      I1 => \addr_reg_reg[20]\(14),
      I2 => \addr_reg_reg[20]\(7),
      O => \^q_reg[0]_1\
    );
\q[15]_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \addr_reg_reg[20]\(13),
      I1 => \addr_reg_reg[20]\(8),
      I2 => \addr_reg_reg[20]\(9),
      I3 => \addr_reg_reg[20]\(12),
      I4 => \addr_reg_reg[20]\(11),
      I5 => \addr_reg_reg[20]\(10),
      O => \^q_reg[0]_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(0),
      Q => \q_reg_n_0_[0]\,
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(10),
      Q => \q_reg_n_0_[10]\,
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(11),
      Q => Q(5),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(12),
      Q => Q(6),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(13),
      Q => Q(7),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(14),
      Q => \q_reg_n_0_[14]\,
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(15),
      Q => Q(8),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(1),
      Q => \q_reg_n_0_[1]\,
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(2),
      Q => \q_reg_n_0_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(3),
      Q => Q(0),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(4),
      Q => \q_reg_n_0_[4]\,
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(5),
      Q => Q(1),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(6),
      Q => Q(2),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(7),
      Q => \q_reg_n_0_[7]\,
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(8),
      Q => Q(3),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \prbs_err_count_reg[15]\(9),
      Q => Q(4),
      R => SR(0)
    );
\rddata_out[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q_reg_n_0_[0]\,
      I1 => \addr_reg_reg[20]\(3),
      I2 => pseudo_rand_seeds_int(6),
      I3 => \addr_reg_reg[20]\(2),
      I4 => pseudo_rand_seeds_int(0),
      O => \rddata_out_reg[0]\
    );
\rddata_out[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC00FFFFAC00AC00"
    )
        port map (
      I0 => \q_reg_n_0_[10]\,
      I1 => pseudo_rand_seeds_int(3),
      I2 => \addr_reg_reg[20]\(3),
      I3 => \addr_reg_reg[4]\,
      I4 => \addr_reg_reg[3]\,
      I5 => pseudo_rand_seeds_int(10),
      O => \rddata_out_reg[10]\
    );
\rddata_out[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"67EEFFFF67FFFFFF"
    )
        port map (
      I0 => \addr_reg_reg[20]\(2),
      I1 => \addr_reg_reg[20]\(4),
      I2 => \q_reg_n_0_[14]\,
      I3 => \addr_reg_reg[20]\(3),
      I4 => \addr_reg_reg[20]\(1),
      I5 => pseudo_rand_seeds_int(4),
      O => \rddata_out_reg[14]\
    );
\rddata_out[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q_reg_n_0_[1]\,
      I1 => \addr_reg_reg[20]\(3),
      I2 => pseudo_rand_seeds_int(7),
      I3 => \addr_reg_reg[20]\(2),
      I4 => pseudo_rand_seeds_int(1),
      O => \rddata_out_reg[1]\
    );
\rddata_out[2]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q_reg_n_0_[2]\,
      I1 => \addr_reg_reg[20]\(3),
      I2 => pseudo_rand_seeds_int(8),
      I3 => \addr_reg_reg[20]\(2),
      I4 => pseudo_rand_seeds_int(2),
      O => \rddata_out[2]_i_12_n_0\
    );
\rddata_out[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \rddata_out[2]_i_12_n_0\,
      I1 => \addr_reg_reg[20]\(0),
      I2 => pseudo_rand_seeds_int(5),
      I3 => \addr_reg_reg[20]\(2),
      I4 => \addr_reg_reg[20]\(3),
      I5 => \q_reg[2]_0\(0),
      O => \rddata_out_reg[2]\
    );
\rddata_out[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8008800"
    )
        port map (
      I0 => \addr_reg_reg[20]\(3),
      I1 => \q_reg_n_0_[4]\,
      I2 => \addr_reg_reg[20]\(2),
      I3 => \addr_reg_reg[20]\(1),
      I4 => pseudo_rand_seeds_int(9),
      O => \rddata_out_reg[4]\
    );
\rddata_out[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2323FFFC"
    )
        port map (
      I0 => \q_reg_n_0_[7]\,
      I1 => \addr_reg_reg[20]\(2),
      I2 => \addr_reg_reg[20]\(1),
      I3 => \q_reg[7]_0\(0),
      I4 => \addr_reg_reg[20]\(3),
      O => \rddata_out_reg[7]\
    );
re_prev_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => re_prev_i_2_n_0,
      I1 => \^re_prev_reg_0\,
      I2 => \addr_reg_reg[20]\(3),
      I3 => \addr_reg_reg[20]\(5),
      I4 => \state_reg[2]\,
      I5 => \re_prev_i_3__2_n_0\,
      O => \^reg_3_43_re\
    );
re_prev_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \addr_reg_reg[20]\(16),
      I1 => \state_reg[2]_0\,
      I2 => \addr_reg_reg[20]\(0),
      I3 => \addr_reg_reg[20]\(1),
      O => re_prev_i_2_n_0
    );
\re_prev_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^q_reg[0]_1\,
      I1 => \addr_reg_reg[20]\(17),
      I2 => \addr_reg_reg[20]\(6),
      O => \re_prev_i_3__2_n_0\
    );
re_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \^reg_3_43_re\,
      Q => re_prev,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized22\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    d1_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rddata_out_reg[15]\ : out STD_LOGIC;
    \rddata_out_reg[0]\ : out STD_LOGIC;
    \rddata_out_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[17]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \state_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[20]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \state_reg[2]_0\ : in STD_LOGIC;
    \addr_reg_reg[0]\ : in STD_LOGIC;
    \addr_reg_reg[1]\ : in STD_LOGIC;
    \addr_reg_reg[1]_0\ : in STD_LOGIC;
    \addr_reg_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[10]\ : in STD_LOGIC;
    \addr_reg_reg[14]\ : in STD_LOGIC;
    \addr_reg_reg[13]\ : in STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    \shift_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized22\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized22\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized22\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d1_reg\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \q[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \q[15]_i_4__5_n_0\ : STD_LOGIC;
  signal \q[15]_i_5__3_n_0\ : STD_LOGIC;
  signal \q[15]_i_6__1_n_0\ : STD_LOGIC;
  signal \q[15]_i_7_n_0\ : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC;
  signal \rddata_out[4]_i_2_n_0\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
  d1_reg(15 downto 0) <= \^d1_reg\(15 downto 0);
  \q_reg[0]_0\ <= \^q_reg[0]_0\;
\q[0]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => Q(0),
      O => \q[0]_i_1__16_n_0\
    );
\q[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \addr_reg_reg[17]\(17),
      I1 => \addr_reg_reg[17]\(16),
      I2 => \state_reg[2]\,
      I3 => \^q_reg[0]_0\,
      I4 => \addr_reg_reg[20]\,
      I5 => \state_reg[1]\,
      O => \^e\(0)
    );
\q[15]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFFFFF"
    )
        port map (
      I0 => \q[15]_i_4__5_n_0\,
      I1 => \q[15]_i_5__3_n_0\,
      I2 => \addr_reg_reg[17]\(9),
      I3 => \q[15]_i_6__1_n_0\,
      I4 => \addr_reg_reg[17]\(13),
      I5 => \q[15]_i_7_n_0\,
      O => \^q_reg[0]_0\
    );
\q[15]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \addr_reg_reg[17]\(5),
      I1 => \addr_reg_reg[17]\(6),
      I2 => \addr_reg_reg[17]\(7),
      I3 => \addr_reg_reg[17]\(4),
      O => \q[15]_i_4__5_n_0\
    );
\q[15]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \addr_reg_reg[17]\(10),
      I1 => \addr_reg_reg[17]\(11),
      O => \q[15]_i_5__3_n_0\
    );
\q[15]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \addr_reg_reg[17]\(14),
      I1 => \addr_reg_reg[17]\(15),
      O => \q[15]_i_6__1_n_0\
    );
\q[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \addr_reg_reg[17]\(0),
      I1 => \addr_reg_reg[17]\(2),
      I2 => \addr_reg_reg[17]\(1),
      I3 => \addr_reg_reg[17]\(3),
      I4 => \addr_reg_reg[17]\(8),
      I5 => \addr_reg_reg[17]\(12),
      O => \q[15]_i_7_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \q[0]_i_1__16_n_0\,
      Q => \^d1_reg\(0),
      S => data_out_reg
    );
\q_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(9),
      Q => \^d1_reg\(10),
      S => data_out_reg
    );
\q_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(10),
      Q => \^d1_reg\(11),
      S => data_out_reg
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(11),
      Q => \^d1_reg\(12),
      R => data_out_reg
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(12),
      Q => \^d1_reg\(13),
      R => data_out_reg
    );
\q_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(13),
      Q => \^d1_reg\(14),
      S => data_out_reg
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(14),
      Q => \^d1_reg\(15),
      R => data_out_reg
    );
\q_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(0),
      Q => \^d1_reg\(1),
      S => data_out_reg
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(1),
      Q => \^d1_reg\(2),
      R => data_out_reg
    );
\q_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(2),
      Q => \^d1_reg\(3),
      S => data_out_reg
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(3),
      Q => \^d1_reg\(4),
      R => data_out_reg
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(4),
      Q => \^d1_reg\(5),
      R => data_out_reg
    );
\q_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(5),
      Q => \^d1_reg\(6),
      S => data_out_reg
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(6),
      Q => \^d1_reg\(7),
      R => data_out_reg
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(7),
      Q => \^d1_reg\(8),
      R => data_out_reg
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => \^e\(0),
      D => \shift_reg_reg[15]\(8),
      Q => \^d1_reg\(9),
      R => data_out_reg
    );
\rddata_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00ABFFFF00AB00AB"
    )
        port map (
      I0 => \addr_reg_reg[17]\(1),
      I1 => \addr_reg_reg[17]\(3),
      I2 => \addr_reg_reg[17]\(2),
      I3 => \addr_reg_reg[17]\(5),
      I4 => \^d1_reg\(0),
      I5 => \addr_reg_reg[13]\,
      O => \rddata_out_reg[0]\
    );
\rddata_out[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFC"
    )
        port map (
      I0 => \^d1_reg\(15),
      I1 => \addr_reg_reg[17]\(14),
      I2 => \addr_reg_reg[17]\(15),
      I3 => \addr_reg_reg[17]\(13),
      I4 => \addr_reg_reg[17]\(12),
      I5 => \addr_reg_reg[17]\(11),
      O => \rddata_out_reg[15]\
    );
\rddata_out[1]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E0E"
    )
        port map (
      I0 => \addr_reg_reg[17]\(1),
      I1 => \addr_reg_reg[17]\(3),
      I2 => \addr_reg_reg[17]\(5),
      I3 => \^d1_reg\(1),
      I4 => \addr_reg_reg[13]\,
      O => \rddata_out_reg[1]\
    );
\rddata_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000000040"
    )
        port map (
      I0 => \rddata_out[4]_i_2_n_0\,
      I1 => \state_reg[2]_0\,
      I2 => \addr_reg_reg[0]\,
      I3 => \addr_reg_reg[1]\,
      I4 => \addr_reg_reg[1]_0\,
      I5 => \addr_reg_reg[2]\,
      O => D(0)
    );
\rddata_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFEFFFFFFFEF"
    )
        port map (
      I0 => \addr_reg_reg[10]\,
      I1 => \addr_reg_reg[14]\,
      I2 => \addr_reg_reg[17]\(5),
      I3 => \addr_reg_reg[17]\(14),
      I4 => \addr_reg_reg[17]\(15),
      I5 => \^d1_reg\(4),
      O => \rddata_out[4]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized23\ is
  port (
    \rddata_out_reg[0]\ : out STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    global_pmd_rx_signal_detect_core_i : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized23\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized23\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized23\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => global_pmd_rx_signal_detect_core_i,
      Q => \rddata_out_reg[0]\,
      R => data_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized24\ is
  port (
    reg_3_32_12 : out STD_LOGIC;
    \rddata_out_reg[12]\ : out STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    pcs_rx_link_up_core_sync_int : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \addr_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized24\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized24\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized24\ is
  signal \^reg_3_32_12\ : STD_LOGIC;
begin
  reg_3_32_12 <= \^reg_3_32_12\;
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => pcs_rx_link_up_core_sync_int,
      Q => \^reg_3_32_12\,
      R => data_out_reg
    );
\rddata_out[12]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFCFCFCE"
    )
        port map (
      I0 => \addr_reg_reg[3]\(2),
      I1 => \addr_reg_reg[3]\(0),
      I2 => \addr_reg_reg[3]\(1),
      I3 => \^reg_3_32_12\,
      I4 => \addr_reg_reg[3]\(3),
      O => \rddata_out_reg[12]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized25\ is
  port (
    reg_3_32_1 : out STD_LOGIC;
    \rddata_out_reg[1]\ : out STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    pcs_hi_ber_core_i : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \addr_reg_reg[5]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized25\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized25\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized25\ is
  signal \^reg_3_32_1\ : STD_LOGIC;
begin
  reg_3_32_1 <= \^reg_3_32_1\;
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => pcs_hi_ber_core_i,
      Q => \^reg_3_32_1\,
      R => data_out_reg
    );
\rddata_out[1]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFBF"
    )
        port map (
      I0 => \addr_reg_reg[5]\(1),
      I1 => \addr_reg_reg[5]\(2),
      I2 => \^reg_3_32_1\,
      I3 => \addr_reg_reg[5]\(0),
      I4 => pseudo_rand_seeds_int(0),
      O => \rddata_out_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized26\ is
  port (
    reg_3_32_0 : out STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    core_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized26\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized26\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized26\ is
begin
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => core_status(0),
      Q => reg_3_32_0,
      R => data_out_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized4\ is
  port (
    reg_3_0_15 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[14]\ : out STD_LOGIC;
    \rddata_out_reg[13]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[2]\ : out STD_LOGIC;
    \q_reg[0]_6\ : out STD_LOGIC;
    \q_reg[0]_7\ : out STD_LOGIC;
    \q_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pcs_test_pattern_error_count_reg[15]\ : out STD_LOGIC;
    clear_test_pattern_err_count : out STD_LOGIC;
    \pcs_ber_count_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pcs_error_block_count_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_10\ : out STD_LOGIC;
    \rddata_out_reg[3]\ : out STD_LOGIC;
    \rddata_out_reg[9]\ : out STD_LOGIC;
    \rddata_out_reg[9]_0\ : out STD_LOGIC;
    \rddata_out_reg[10]\ : out STD_LOGIC;
    \rddata_out_reg[1]\ : out STD_LOGIC;
    \rddata_out_reg[7]\ : out STD_LOGIC;
    \rddata_out_reg[2]\ : out STD_LOGIC;
    \rddata_out_reg[15]\ : out STD_LOGIC;
    \rddata_out_reg[4]\ : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_reg[0]_11\ : in STD_LOGIC;
    \addr_reg_reg[3]\ : in STD_LOGIC;
    \addr_reg_reg[3]_0\ : in STD_LOGIC;
    \q_reg[0]_12\ : in STD_LOGIC;
    \addr_reg_reg[9]\ : in STD_LOGIC;
    \q_reg[14]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg_reg[15]\ : in STD_LOGIC;
    \addr_reg_reg[13]\ : in STD_LOGIC;
    \addr_reg_reg[5]\ : in STD_LOGIC;
    \addr_reg_reg[20]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_3_43_re : in STD_LOGIC;
    re_prev : in STD_LOGIC;
    reg_3_0_15_we : in STD_LOGIC;
    \state_reg[2]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \q_reg[0]_13\ : in STD_LOGIC;
    \q_reg[0]_14\ : in STD_LOGIC;
    \state_reg[2]_0\ : in STD_LOGIC;
    \addr_reg_reg[6]\ : in STD_LOGIC;
    \addr_reg_reg[0]\ : in STD_LOGIC;
    \addr_reg_reg[8]\ : in STD_LOGIC;
    \addr_reg_reg[0]_0\ : in STD_LOGIC;
    \addr_reg_reg[5]_0\ : in STD_LOGIC;
    \addr_reg_reg[3]_1\ : in STD_LOGIC;
    \state_reg[2]_1\ : in STD_LOGIC;
    \addr_reg_reg[20]_0\ : in STD_LOGIC;
    read_reg_reg : in STD_LOGIC;
    \addr_reg_reg[15]_0\ : in STD_LOGIC;
    \addr_reg_reg[14]\ : in STD_LOGIC;
    reg_3_33_re : in STD_LOGIC;
    \addr_reg_reg[0]_1\ : in STD_LOGIC;
    \addr_reg_reg[4]\ : in STD_LOGIC;
    \addr_reg_reg[15]_1\ : in STD_LOGIC;
    \state_reg[2]_2\ : in STD_LOGIC;
    \addr_reg_reg[17]\ : in STD_LOGIC;
    \addr_reg_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[19]\ : in STD_LOGIC;
    \addr_reg_reg[2]_0\ : in STD_LOGIC;
    \addr_reg_reg[10]\ : in STD_LOGIC;
    \addr_reg_reg[9]_0\ : in STD_LOGIC;
    \addr_reg_reg[11]\ : in STD_LOGIC;
    \addr_reg_reg[1]\ : in STD_LOGIC;
    \addr_reg_reg[5]_1\ : in STD_LOGIC;
    \addr_reg_reg[14]_0\ : in STD_LOGIC;
    \addr_reg_reg[1]_0\ : in STD_LOGIC;
    \addr_reg_reg[4]_0\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \addr_reg_reg[2]_1\ : in STD_LOGIC;
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[3]_2\ : in STD_LOGIC;
    pcs_reset_clear_core_intr : in STD_LOGIC;
    resetdone : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized4\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized4\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized4\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \q[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q[15]_i_4__1_n_0\ : STD_LOGIC;
  signal \q[15]_i_4_n_0\ : STD_LOGIC;
  signal \q[9]_i_5_n_0\ : STD_LOGIC;
  signal \^q_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg[0]_10\ : STD_LOGIC;
  signal \^q_reg[0]_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg[0]_5\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg[2]\ : STD_LOGIC;
  signal \rddata_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_17_n_0\ : STD_LOGIC;
  signal \^rddata_out_reg[13]\ : STD_LOGIC;
  signal \^rddata_out_reg[7]\ : STD_LOGIC;
  signal \^rddata_out_reg[9]\ : STD_LOGIC;
  signal \^reg_3_0_15\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pcs_ber_count[5]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \pcs_error_block_count[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of pcs_resetout_INST_0 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \pcs_test_pattern_error_count[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \q[0]_i_1__11\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \q[0]_i_1__12\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \q[0]_i_1__13\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \q[0]_i_1__15\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \q[15]_i_1__7\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \rddata_out[12]_i_9\ : label is "soft_lutpair116";
begin
  E(0) <= \^e\(0);
  \q_reg[0]_1\(0) <= \^q_reg[0]_1\(0);
  \q_reg[0]_10\ <= \^q_reg[0]_10\;
  \q_reg[0]_3\(0) <= \^q_reg[0]_3\(0);
  \q_reg[0]_5\(0) <= \^q_reg[0]_5\(0);
  \q_reg[2]\ <= \^q_reg[2]\;
  \rddata_out_reg[13]\ <= \^rddata_out_reg[13]\;
  \rddata_out_reg[7]\ <= \^rddata_out_reg[7]\;
  \rddata_out_reg[9]\ <= \^rddata_out_reg[9]\;
  reg_3_0_15 <= \^reg_3_0_15\;
clear_test_pattern_err_count_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q_reg[2]\,
      I1 => reg_3_43_re,
      O => clear_test_pattern_err_count
    );
\pcs_ber_count[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q_reg[2]\,
      I1 => reg_3_33_re,
      O => \pcs_ber_count_reg[5]\(0)
    );
\pcs_error_block_count[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q_reg[2]\,
      I1 => reg_3_33_re,
      O => \pcs_error_block_count_reg[7]\(0)
    );
pcs_resetout_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reset,
      I1 => \^reg_3_0_15\,
      O => \^q_reg[2]\
    );
\pcs_test_pattern_error_count[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q_reg[2]\,
      I1 => reg_3_43_re,
      O => \pcs_test_pattern_error_count_reg[15]\
    );
\q[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2220000E222E222"
    )
        port map (
      I0 => \^reg_3_0_15\,
      I1 => reg_3_0_15_we,
      I2 => \state_reg[2]_1\,
      I3 => Q(3),
      I4 => pcs_reset_clear_core_intr,
      I5 => resetdone,
      O => \q[0]_i_1__0_n_0\
    );
\q[0]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => Q(0),
      O => D(0)
    );
\q[0]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg[0]_1\(0),
      I1 => Q(0),
      O => \q_reg[0]_0\(0)
    );
\q[0]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg[0]_3\(0),
      I1 => Q(0),
      O => \q_reg[0]_2\(0)
    );
\q[0]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q_reg[0]_5\(0),
      I1 => Q(0),
      O => \q_reg[0]_4\(0)
    );
\q[0]_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDDDD00200000"
    )
        port map (
      I0 => reg_3_0_15_we,
      I1 => \^q_reg[2]\,
      I2 => \state_reg[2]\,
      I3 => \state_reg[1]\,
      I4 => Q(2),
      I5 => \q_reg[0]_13\,
      O => \q_reg[0]_6\
    );
\q[0]_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDDDD00200000"
    )
        port map (
      I0 => reg_3_0_15_we,
      I1 => \^q_reg[2]\,
      I2 => \state_reg[2]\,
      I3 => \state_reg[1]\,
      I4 => Q(1),
      I5 => \q_reg[0]_14\,
      O => \q_reg[0]_7\
    );
\q[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \addr_reg_reg[5]_0\,
      I1 => \addr_reg_reg[3]_1\,
      I2 => \^q_reg[2]\,
      I3 => \state_reg[2]_1\,
      I4 => \addr_reg_reg[20]_0\,
      I5 => \addr_reg_reg[8]\,
      O => \^q_reg[0]_1\(0)
    );
\q[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \addr_reg_reg[20]\(1),
      I1 => \addr_reg_reg[20]\(0),
      I2 => read_reg_reg,
      I3 => \addr_reg_reg[15]_0\,
      I4 => \q[15]_i_4__1_n_0\,
      I5 => \addr_reg_reg[14]\,
      O => \^q_reg[0]_3\(0)
    );
\q[15]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[0]_10\,
      O => \q_reg[0]_9\(0)
    );
\q[15]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^q_reg[2]\,
      I1 => reg_3_43_re,
      I2 => re_prev,
      O => SR(0)
    );
\q[15]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \addr_reg_reg[8]\,
      I1 => \q[15]_i_4_n_0\,
      I2 => \addr_reg_reg[2]\,
      I3 => \addr_reg_reg[20]\(4),
      I4 => \addr_reg_reg[20]\(3),
      I5 => \addr_reg_reg[6]\,
      O => \^q_reg[0]_10\
    );
\q[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFFFFFF"
    )
        port map (
      I0 => \addr_reg_reg[19]\,
      I1 => \addr_reg_reg[20]\(15),
      I2 => \addr_reg_reg[20]\(0),
      I3 => \addr_reg_reg[20]\(14),
      I4 => \^q_reg[2]\,
      I5 => \state_reg[2]_1\,
      O => \q[15]_i_4_n_0\
    );
\q[15]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => \state_reg[2]_1\,
      I1 => \^q_reg[2]\,
      I2 => \addr_reg_reg[20]\(3),
      I3 => \addr_reg_reg[20]\(5),
      I4 => \addr_reg_reg[20]\(6),
      I5 => \addr_reg_reg[20]\(14),
      O => \q[15]_i_4__1_n_0\
    );
\q[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \state_reg[2]_0\,
      I1 => \addr_reg_reg[20]\(5),
      I2 => \addr_reg_reg[6]\,
      I3 => \q[9]_i_5_n_0\,
      I4 => \addr_reg_reg[0]\,
      I5 => \addr_reg_reg[8]\,
      O => \q_reg[0]_8\(0)
    );
\q[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \state_reg[2]_0\,
      I1 => \addr_reg_reg[20]\(5),
      I2 => \addr_reg_reg[6]\,
      I3 => \addr_reg_reg[0]_0\,
      I4 => \q[9]_i_5_n_0\,
      I5 => \addr_reg_reg[8]\,
      O => \^e\(0)
    );
\q[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \addr_reg_reg[0]_1\,
      I1 => \addr_reg_reg[4]\,
      I2 => \addr_reg_reg[20]\(2),
      I3 => \addr_reg_reg[20]\(13),
      I4 => \addr_reg_reg[15]_1\,
      I5 => \q[15]_i_4__1_n_0\,
      O => \^q_reg[0]_5\(0)
    );
\q[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFFFFFF"
    )
        port map (
      I0 => \state_reg[2]_1\,
      I1 => \^q_reg[2]\,
      I2 => \addr_reg_reg[20]\(15),
      I3 => \addr_reg_reg[20]\(13),
      I4 => \addr_reg_reg[20]\(3),
      I5 => \addr_reg_reg[20]\(4),
      O => \q[9]_i_5_n_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q[0]_i_1__0_n_0\,
      Q => \^reg_3_0_15\,
      R => '0'
    );
\rddata_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \addr_reg_reg[11]\,
      I1 => \^reg_3_0_15\,
      I2 => \addr_reg_reg[20]\(14),
      I3 => \addr_reg_reg[20]\(8),
      I4 => \addr_reg_reg[20]\(9),
      I5 => \addr_reg_reg[20]\(10),
      O => \rddata_out_reg[10]\
    );
\rddata_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000008"
    )
        port map (
      I0 => \addr_reg_reg[9]_0\,
      I1 => \addr_reg_reg[20]\(5),
      I2 => \addr_reg_reg[20]\(6),
      I3 => \addr_reg_reg[20]\(4),
      I4 => \addr_reg_reg[2]_0\,
      I5 => \^rddata_out_reg[9]\,
      O => \rddata_out_reg[9]_0\
    );
\rddata_out[12]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reg_3_0_15\,
      I1 => \addr_reg_reg[20]\(14),
      O => \^rddata_out_reg[9]\
    );
\rddata_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080020000"
    )
        port map (
      I0 => \rddata_out[13]_i_2_n_0\,
      I1 => \addr_reg_reg[20]\(10),
      I2 => \addr_reg_reg[20]\(9),
      I3 => \addr_reg_reg[20]\(8),
      I4 => \state_reg[2]_2\,
      I5 => \addr_reg_reg[17]\,
      O => \rddata_out_reg[13]_0\(0)
    );
\rddata_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04550000FFFFFFFF"
    )
        port map (
      I0 => \^rddata_out_reg[13]\,
      I1 => \q_reg[14]\(2),
      I2 => \addr_reg_reg[15]\,
      I3 => \addr_reg_reg[13]\,
      I4 => \addr_reg_reg[5]\,
      I5 => \addr_reg_reg[20]\(14),
      O => \rddata_out[13]_i_2_n_0\
    );
\rddata_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"454445444544FFFF"
    )
        port map (
      I0 => \rddata_out[14]_i_3_n_0\,
      I1 => \q_reg[0]_11\,
      I2 => \addr_reg_reg[3]\,
      I3 => \addr_reg_reg[3]_0\,
      I4 => \q_reg[0]_12\,
      I5 => \addr_reg_reg[9]\,
      O => \rddata_out_reg[14]\
    );
\rddata_out[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFA"
    )
        port map (
      I0 => \^rddata_out_reg[7]\,
      I1 => \q_reg[14]\(3),
      I2 => \addr_reg_reg[20]\(10),
      I3 => \addr_reg_reg[20]\(11),
      I4 => \addr_reg_reg[20]\(12),
      O => \rddata_out[14]_i_3_n_0\
    );
\rddata_out[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00444545"
    )
        port map (
      I0 => \addr_reg_reg[2]_1\,
      I1 => \addr_reg_reg[20]\(5),
      I2 => \^reg_3_0_15\,
      I3 => pseudo_rand_seeds_int(0),
      I4 => \addr_reg_reg[20]\(3),
      I5 => \addr_reg_reg[3]_2\,
      O => \rddata_out_reg[15]\
    );
\rddata_out[15]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFE"
    )
        port map (
      I0 => \^reg_3_0_15\,
      I1 => \addr_reg_reg[11]\,
      I2 => \addr_reg_reg[20]\(6),
      I3 => \addr_reg_reg[20]\(7),
      I4 => \addr_reg_reg[20]\(4),
      O => \^rddata_out_reg[13]\
    );
\rddata_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAABAAABAAA"
    )
        port map (
      I0 => \^rddata_out_reg[7]\,
      I1 => \addr_reg_reg[1]\,
      I2 => \addr_reg_reg[20]\(0),
      I3 => \addr_reg_reg[20]\(5),
      I4 => \addr_reg_reg[20]\(3),
      I5 => \addr_reg_reg[20]\(2),
      O => \rddata_out_reg[1]\
    );
\rddata_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBA"
    )
        port map (
      I0 => \^rddata_out_reg[7]\,
      I1 => \q_reg[14]\(0),
      I2 => \addr_reg_reg[13]\,
      I3 => \addr_reg_reg[5]_1\,
      I4 => \addr_reg_reg[14]_0\,
      I5 => \addr_reg_reg[1]_0\,
      O => \rddata_out_reg[2]\
    );
\rddata_out[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7EFFFF7E"
    )
        port map (
      I0 => \addr_reg_reg[2]_0\,
      I1 => \addr_reg_reg[20]\(4),
      I2 => \addr_reg_reg[20]\(6),
      I3 => \addr_reg_reg[20]\(12),
      I4 => \addr_reg_reg[20]\(11),
      I5 => \rddata_out[3]_i_17_n_0\,
      O => \rddata_out_reg[3]\
    );
\rddata_out[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEFFFF"
    )
        port map (
      I0 => \addr_reg_reg[10]\,
      I1 => \^rddata_out_reg[9]\,
      I2 => \q_reg[14]\(1),
      I3 => \addr_reg_reg[20]\(12),
      I4 => \addr_reg_reg[20]\(2),
      I5 => \addr_reg_reg[20]\(5),
      O => \rddata_out[3]_i_17_n_0\
    );
\rddata_out[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7EEEFFFFFFFF"
    )
        port map (
      I0 => \addr_reg_reg[20]\(6),
      I1 => \addr_reg_reg[20]\(4),
      I2 => \addr_reg_reg[20]\(3),
      I3 => \addr_reg_reg[20]\(2),
      I4 => \^reg_3_0_15\,
      I5 => \addr_reg_reg[20]\(14),
      O => \rddata_out_reg[4]\
    );
\rddata_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \addr_reg_reg[4]_0\,
      I1 => \^reg_3_0_15\,
      I2 => \addr_reg_reg[20]\(14),
      I3 => \addr_reg_reg[20]\(8),
      I4 => \addr_reg_reg[20]\(9),
      I5 => \addr_reg_reg[20]\(10),
      O => \^rddata_out_reg[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized5\ is
  port (
    \q_reg[0]_0\ : out STD_LOGIC;
    \rddata_out_reg[2]\ : out STD_LOGIC;
    reg_3_1_re : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \addr_reg_reg[19]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    reg_3_32_12 : in STD_LOGIC;
    data_out_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized5\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized5\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized5\ is
  signal q0 : STD_LOGIC;
  signal \q[0]_i_1__8_n_0\ : STD_LOGIC;
  signal re_prev : STD_LOGIC;
begin
\q[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AA2020"
    )
        port map (
      I0 => reg_3_32_12,
      I1 => re_prev,
      I2 => reg_3_1_re,
      I3 => data_out_reg,
      I4 => q0,
      O => \q[0]_i_1__8_n_0\
    );
\q[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => \addr_reg_reg[19]\(0),
      I1 => \addr_reg_reg[19]\(6),
      I2 => \addr_reg_reg[19]\(2),
      I3 => \addr_reg_reg[19]\(1),
      I4 => \addr_reg_reg[19]\(7),
      I5 => \addr_reg_reg[19]\(8),
      O => \q_reg[0]_0\
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q[0]_i_1__8_n_0\,
      Q => q0,
      R => '0'
    );
\rddata_out[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7FFFFFF3F30003"
    )
        port map (
      I0 => \addr_reg_reg[19]\(1),
      I1 => \addr_reg_reg[19]\(5),
      I2 => \addr_reg_reg[19]\(3),
      I3 => q0,
      I4 => \addr_reg_reg[19]\(2),
      I5 => \addr_reg_reg[19]\(4),
      O => \rddata_out_reg[2]\
    );
re_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => reg_3_1_re,
      Q => re_prev,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized6\ is
  port (
    \q_reg[0]\ : out STD_LOGIC;
    \rddata_out_reg[0]\ : out STD_LOGIC;
    \rddata_out_reg[3]\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    \q_reg[0]_1\ : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    read_reg_reg : in STD_LOGIC;
    \state_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    pcs_rx_link_up_core_sync_int : in STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    reg_3_8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized6\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized6\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized6\ is
  signal \^q_reg[0]\ : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_10_n_0\ : STD_LOGIC;
  signal \^rddata_out_reg[3]\ : STD_LOGIC;
  signal \re_prev_i_2__3_n_0\ : STD_LOGIC;
  signal \re_prev_i_3__3_n_0\ : STD_LOGIC;
  signal \reg_3_8_10/re_prev\ : STD_LOGIC;
  signal reg_3_8_re : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[0]_i_1__1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \re_prev_i_1__4\ : label is "soft_lutpair125";
begin
  \q_reg[0]\ <= \^q_reg[0]\;
  \q_reg[0]_0\ <= \^q_reg[0]_0\;
  \rddata_out_reg[3]\ <= \^rddata_out_reg[3]\;
\q[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FD0155"
    )
        port map (
      I0 => pcs_rx_link_up_core_sync_int,
      I1 => \reg_3_8_10/re_prev\,
      I2 => \re_prev_i_2__3_n_0\,
      I3 => data_out_reg,
      I4 => reg_3_8(0),
      O => \q_reg[0]_1\
    );
\q[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(18),
      I1 => \addr_reg_reg[20]\(19),
      I2 => \addr_reg_reg[20]\(20),
      I3 => \addr_reg_reg[20]\(0),
      I4 => \addr_reg_reg[20]\(1),
      O => \^q_reg[0]\
    );
\q[9]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addr_reg_reg[20]\(6),
      I1 => \addr_reg_reg[20]\(7),
      O => \^q_reg[0]_0\
    );
\rddata_out[15]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(12),
      I1 => \addr_reg_reg[20]\(13),
      I2 => \addr_reg_reg[20]\(14),
      I3 => \addr_reg_reg[20]\(15),
      I4 => \^rddata_out_reg[3]\,
      O => \rddata_out_reg[0]\
    );
\rddata_out[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addr_reg_reg[20]\(4),
      I1 => \addr_reg_reg[20]\(5),
      O => \rddata_out[3]_i_10_n_0\
    );
\rddata_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \rddata_out[3]_i_10_n_0\,
      I1 => \^q_reg[0]_0\,
      I2 => \addr_reg_reg[20]\(8),
      I3 => \addr_reg_reg[20]\(9),
      I4 => \addr_reg_reg[20]\(10),
      I5 => \addr_reg_reg[20]\(11),
      O => \^rddata_out_reg[3]\
    );
\re_prev_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \re_prev_i_2__3_n_0\,
      O => reg_3_8_re
    );
\re_prev_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => read_reg_reg,
      I1 => \state_reg[2]\,
      I2 => \re_prev_i_3__3_n_0\,
      I3 => \addr_reg_reg[20]\(17),
      I4 => \addr_reg_reg[20]\(16),
      I5 => \^q_reg[0]\,
      O => \re_prev_i_2__3_n_0\
    );
\re_prev_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \addr_reg_reg[20]\(2),
      I1 => \addr_reg_reg[20]\(3),
      O => \re_prev_i_3__3_n_0\
    );
re_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => reg_3_8_re,
      Q => \reg_3_8_10/re_prev\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized7\ is
  port (
    reg_3_8 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[7]\ : out STD_LOGIC;
    \rddata_out_reg[10]\ : out STD_LOGIC;
    q_reg : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \addr_reg_reg[4]\ : in STD_LOGIC;
    \q_reg[0]_0\ : in STD_LOGIC;
    \addr_reg_reg[15]\ : in STD_LOGIC;
    \addr_reg_reg[0]\ : in STD_LOGIC;
    \addr_reg_reg[8]\ : in STD_LOGIC;
    \addr_reg_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_reg[7]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized7\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized7\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized7\ is
  signal \rddata_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \^reg_3_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  reg_3_8(0) <= \^reg_3_8\(0);
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => q_reg,
      Q => \^reg_3_8\(0),
      R => '0'
    );
\rddata_out[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFFFFF1"
    )
        port map (
      I0 => \^reg_3_8\(0),
      I1 => \addr_reg_reg[7]\(2),
      I2 => \addr_reg_reg[7]\(1),
      I3 => \addr_reg_reg[7]\(4),
      I4 => \addr_reg_reg[7]\(3),
      O => \rddata_out_reg[10]\
    );
\rddata_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000D000D000DFFFF"
    )
        port map (
      I0 => \addr_reg_reg[4]\,
      I1 => \rddata_out[7]_i_3_n_0\,
      I2 => \q_reg[0]_0\,
      I3 => \addr_reg_reg[15]\,
      I4 => \addr_reg_reg[0]\,
      I5 => \addr_reg_reg[8]\,
      O => \rddata_out_reg[7]\
    );
\rddata_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040004"
    )
        port map (
      I0 => \addr_reg_reg[2]\,
      I1 => \^reg_3_8\(0),
      I2 => \addr_reg_reg[7]\(0),
      I3 => \addr_reg_reg[7]\(2),
      I4 => \q_reg[7]\,
      I5 => \addr_reg_reg[7]\(1),
      O => \rddata_out[7]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized8\ is
  port (
    reg_3_33_re : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : out STD_LOGIC;
    re_prev_reg_0 : out STD_LOGIC;
    \rddata_out_reg[15]\ : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    reg_3_32_0 : in STD_LOGIC;
    reg_3_32_1 : in STD_LOGIC;
    reg_3_33 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[19]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    \addr_reg_reg[15]\ : in STD_LOGIC;
    \state_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[17]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \addr_reg_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[4]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[14]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized8\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized8\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized8\ is
  signal q0 : STD_LOGIC;
  signal \q[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \^re_prev_reg_0\ : STD_LOGIC;
  signal \reg_3_33_7_0/re_prev\ : STD_LOGIC;
  signal \^reg_3_33_re\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q[0]_i_1__18\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \q[0]_i_1__19\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \q[5]_i_1__9\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \q[7]_i_1__8\ : label is "soft_lutpair119";
begin
  re_prev_reg_0 <= \^re_prev_reg_0\;
  reg_3_33_re <= \^reg_3_33_re\;
\q[0]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020F020"
    )
        port map (
      I0 => \^reg_3_33_re\,
      I1 => \reg_3_33_7_0/re_prev\,
      I2 => reg_3_32_0,
      I3 => q0,
      I4 => data_out_reg,
      O => \q[0]_i_1__18_n_0\
    );
\q[0]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FD20F0"
    )
        port map (
      I0 => \^reg_3_33_re\,
      I1 => \reg_3_33_7_0/re_prev\,
      I2 => reg_3_32_1,
      I3 => data_out_reg,
      I4 => reg_3_33(0),
      O => \q_reg[0]_0\
    );
\q[15]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \addr_reg_reg[14]\,
      I1 => \addr_reg_reg[17]\(3),
      I2 => \addr_reg_reg[17]\(1),
      I3 => \addr_reg_reg[17]\(4),
      I4 => \addr_reg_reg[17]\(5),
      O => \^re_prev_reg_0\
    );
\q[5]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^reg_3_33_re\,
      I1 => \reg_3_33_7_0/re_prev\,
      I2 => data_out_reg,
      O => SR(0)
    );
\q[7]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^reg_3_33_re\,
      I1 => \reg_3_33_7_0/re_prev\,
      I2 => data_out_reg,
      O => \q_reg[7]\(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \q[0]_i_1__18_n_0\,
      Q => q0,
      R => '0'
    );
\rddata_out[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F4444444"
    )
        port map (
      I0 => \addr_reg_reg[2]\,
      I1 => q0,
      I2 => \addr_reg_reg[4]\,
      I3 => Q(0),
      I4 => \addr_reg_reg[17]\(2),
      I5 => pseudo_rand_seeds_int(0),
      O => \rddata_out_reg[15]\
    );
\re_prev_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \^re_prev_reg_0\,
      I1 => \addr_reg_reg[19]\,
      I2 => \state_reg[1]\,
      I3 => \addr_reg_reg[15]\,
      I4 => \state_reg[2]\,
      I5 => \addr_reg_reg[17]\(0),
      O => \^reg_3_33_re\
    );
re_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \^reg_3_33_re\,
      Q => \reg_3_33_7_0/re_prev\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized9\ is
  port (
    reg_3_33 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rddata_out_reg[14]\ : out STD_LOGIC;
    re_prev_reg : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \addr_reg_reg[5]\ : in STD_LOGIC;
    \addr_reg_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[3]\ : in STD_LOGIC;
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg_reg[2]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized9\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_register";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized9\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized9\ is
  signal \^reg_3_33\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  reg_3_33(0) <= \^reg_3_33\(0);
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => re_prev_reg,
      Q => \^reg_3_33\(0),
      R => '0'
    );
\rddata_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \addr_reg_reg[5]\,
      I1 => \addr_reg_reg[2]\,
      I2 => \^reg_3_33\(0),
      I3 => \addr_reg_reg[3]\,
      I4 => pseudo_rand_seeds_int(0),
      I5 => \addr_reg_reg[2]_0\,
      O => \rddata_out_reg[14]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_detect is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    comp_0 : in STD_LOGIC;
    comp_1 : in STD_LOGIC;
    comp_2 : in STD_LOGIC;
    comp_3 : in STD_LOGIC;
    comp_4 : in STD_LOGIC;
    comp_5 : in STD_LOGIC;
    comp_6 : in STD_LOGIC;
    comp_7 : in STD_LOGIC;
    comp_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_detect : entity is "ten_gig_eth_pcs_pma_v6_0_3_idle_detect";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_detect;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_detect is
  signal muxcyo_3 : STD_LOGIC;
  signal muxcyo_7 : STD_LOGIC;
  signal NLW_muxcy_i0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_muxcy_i0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_muxcy_i4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of muxcy_i0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of muxcy_i0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i4_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of muxcy_i4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i4_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i8_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of muxcy_i8_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i8_CARRY4 : label is "LO:O";
begin
muxcy_i0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => muxcyo_3,
      CO(2 downto 0) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_muxcy_i0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => comp_3,
      S(2) => comp_2,
      S(1) => comp_1,
      S(0) => comp_0
    );
muxcy_i4_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => muxcyo_3,
      CO(3) => muxcyo_7,
      CO(2 downto 0) => NLW_muxcy_i4_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_muxcy_i4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => comp_7,
      S(2) => comp_6,
      S(1) => comp_5,
      S(0) => comp_4
    );
muxcy_i8_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => muxcyo_7,
      CO(3 downto 1) => NLW_muxcy_i8_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => D(0),
      CYINIT => '0',
      DI(3 downto 1) => NLW_muxcy_i8_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_muxcy_i8_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_muxcy_i8_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => comp_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_detect_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    comp_0_0 : in STD_LOGIC;
    comp_1_1 : in STD_LOGIC;
    comp_2_2 : in STD_LOGIC;
    comp_3_3 : in STD_LOGIC;
    comp_4_4 : in STD_LOGIC;
    comp_5_5 : in STD_LOGIC;
    comp_6_6 : in STD_LOGIC;
    comp_7_7 : in STD_LOGIC;
    comp_8_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_detect_43 : entity is "ten_gig_eth_pcs_pma_v6_0_3_idle_detect";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_detect_43;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_detect_43 is
  signal muxcyo_3 : STD_LOGIC;
  signal muxcyo_7 : STD_LOGIC;
  signal NLW_muxcy_i0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_muxcy_i0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_muxcy_i4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_muxcy_i8_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i8_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of muxcy_i0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of muxcy_i0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i4_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of muxcy_i4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i4_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of muxcy_i8_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of muxcy_i8_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i8_CARRY4 : label is "LO:O";
begin
muxcy_i0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => muxcyo_3,
      CO(2 downto 0) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_muxcy_i0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => comp_3_3,
      S(2) => comp_2_2,
      S(1) => comp_1_1,
      S(0) => comp_0_0
    );
muxcy_i4_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => muxcyo_3,
      CO(3) => muxcyo_7,
      CO(2 downto 0) => NLW_muxcy_i4_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_muxcy_i4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => comp_7_7,
      S(2) => comp_6_6,
      S(1) => comp_5_5,
      S(0) => comp_4_4
    );
muxcy_i8_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => muxcyo_7,
      CO(3 downto 1) => NLW_muxcy_i8_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => D(0),
      CYINIT => '0',
      DI(3 downto 1) => NLW_muxcy_i8_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_muxcy_i8_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_muxcy_i8_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => comp_8_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_insert is
  port (
    \rd_data_reg[73]\ : out STD_LOGIC;
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    can_insert_rd : in STD_LOGIC;
    empty : in STD_LOGIC;
    rd_data : in STD_LOGIC_VECTOR ( 73 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcs_loopback_core_int : in STD_LOGIC;
    \xgmii_txc_reg2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_insert : entity is "ten_gig_eth_pcs_pma_v6_0_3_idle_insert";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_insert;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_insert is
  signal \ctrl_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_out[7]_i_1_n_0\ : STD_LOGIC;
  signal data_out1 : STD_LOGIC;
  signal \data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[32]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[33]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[34]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[35]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[36]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[37]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[38]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[39]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[40]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[41]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[42]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[43]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[44]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[45]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[46]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[47]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[48]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[49]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[50]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[51]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[52]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[53]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[54]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[55]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[56]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[57]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[58]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[59]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[60]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[61]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[62]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[63]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_out[9]_i_1_n_0\ : STD_LOGIC;
  signal fifo_ctrl_delay : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal fifo_data_delay : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal jam_idle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal local_fault : STD_LOGIC;
  signal local_fault_i_1_n_0 : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal twist1_out : STD_LOGIC;
  signal xgmii_rxc_ebuff : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xgmii_rxd_ebuff : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \xgmii_rxc[0]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \xgmii_rxc[1]_INST_0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \xgmii_rxc[2]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \xgmii_rxc[3]_INST_0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \xgmii_rxc[4]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \xgmii_rxc[5]_INST_0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \xgmii_rxc[6]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \xgmii_rxc[7]_INST_0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \xgmii_rxd[0]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \xgmii_rxd[10]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \xgmii_rxd[11]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \xgmii_rxd[12]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \xgmii_rxd[13]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \xgmii_rxd[14]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \xgmii_rxd[15]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \xgmii_rxd[16]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \xgmii_rxd[17]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \xgmii_rxd[18]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \xgmii_rxd[19]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \xgmii_rxd[1]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \xgmii_rxd[20]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \xgmii_rxd[21]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \xgmii_rxd[22]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \xgmii_rxd[23]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \xgmii_rxd[24]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \xgmii_rxd[25]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \xgmii_rxd[26]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \xgmii_rxd[27]_INST_0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \xgmii_rxd[28]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \xgmii_rxd[29]_INST_0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \xgmii_rxd[2]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \xgmii_rxd[30]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \xgmii_rxd[31]_INST_0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \xgmii_rxd[32]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \xgmii_rxd[33]_INST_0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \xgmii_rxd[34]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \xgmii_rxd[35]_INST_0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \xgmii_rxd[36]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \xgmii_rxd[37]_INST_0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \xgmii_rxd[38]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \xgmii_rxd[39]_INST_0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \xgmii_rxd[3]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \xgmii_rxd[40]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \xgmii_rxd[41]_INST_0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \xgmii_rxd[42]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \xgmii_rxd[43]_INST_0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \xgmii_rxd[44]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \xgmii_rxd[45]_INST_0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \xgmii_rxd[46]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \xgmii_rxd[47]_INST_0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \xgmii_rxd[48]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \xgmii_rxd[49]_INST_0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \xgmii_rxd[4]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \xgmii_rxd[50]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \xgmii_rxd[51]_INST_0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \xgmii_rxd[52]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \xgmii_rxd[53]_INST_0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \xgmii_rxd[54]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \xgmii_rxd[55]_INST_0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \xgmii_rxd[56]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \xgmii_rxd[57]_INST_0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \xgmii_rxd[58]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \xgmii_rxd[59]_INST_0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \xgmii_rxd[5]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \xgmii_rxd[60]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \xgmii_rxd[61]_INST_0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \xgmii_rxd[62]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \xgmii_rxd[63]_INST_0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \xgmii_rxd[6]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \xgmii_rxd[7]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \xgmii_rxd[8]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \xgmii_rxd[9]_INST_0\ : label is "soft_lutpair54";
begin
asynch_fifo_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555155550505555"
    )
        port map (
      I0 => local_fault,
      I1 => rd_data(72),
      I2 => state(2),
      I3 => can_insert_rd,
      I4 => state(1),
      I5 => state(0),
      O => \rd_data_reg[73]\
    );
\ctrl_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => rd_data(64),
      I1 => twist1_out,
      I2 => fifo_ctrl_delay(4),
      I3 => jam_idle(0),
      I4 => empty,
      I5 => data_out1,
      O => \ctrl_out[0]_i_1_n_0\
    );
\ctrl_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(0),
      I2 => rd_data(65),
      I3 => fifo_ctrl_delay(5),
      I4 => twist1_out,
      I5 => data_out1,
      O => \ctrl_out[1]_i_1_n_0\
    );
\ctrl_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(0),
      I2 => rd_data(66),
      I3 => fifo_ctrl_delay(6),
      I4 => twist1_out,
      I5 => data_out1,
      O => \ctrl_out[2]_i_1_n_0\
    );
\ctrl_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(0),
      I2 => rd_data(67),
      I3 => fifo_ctrl_delay(7),
      I4 => twist1_out,
      I5 => data_out1,
      O => \ctrl_out[3]_i_1_n_0\
    );
\ctrl_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => rd_data(68),
      I1 => twist1_out,
      I2 => rd_data(64),
      I3 => jam_idle(1),
      I4 => empty,
      I5 => data_out1,
      O => \ctrl_out[4]_i_1_n_0\
    );
\ctrl_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(1),
      I2 => rd_data(69),
      I3 => rd_data(65),
      I4 => twist1_out,
      I5 => data_out1,
      O => \ctrl_out[5]_i_1_n_0\
    );
\ctrl_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(1),
      I2 => rd_data(70),
      I3 => rd_data(66),
      I4 => twist1_out,
      I5 => data_out1,
      O => \ctrl_out[6]_i_1_n_0\
    );
\ctrl_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(1),
      I2 => rd_data(71),
      I3 => rd_data(67),
      I4 => twist1_out,
      I5 => data_out1,
      O => \ctrl_out[7]_i_1_n_0\
    );
\ctrl_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[0]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(0),
      R => '0'
    );
\ctrl_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[1]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(1),
      R => '0'
    );
\ctrl_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[2]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(2),
      R => '0'
    );
\ctrl_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[3]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(3),
      R => '0'
    );
\ctrl_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[4]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(4),
      R => '0'
    );
\ctrl_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[5]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(5),
      R => '0'
    );
\ctrl_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[6]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(6),
      R => '0'
    );
\ctrl_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \ctrl_out[7]_i_1_n_0\,
      Q => xgmii_rxc_ebuff(7),
      R => '0'
    );
\data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00FA00EE"
    )
        port map (
      I0 => jam_idle(0),
      I1 => rd_data(0),
      I2 => fifo_data_delay(32),
      I3 => data_out1,
      I4 => twist1_out,
      I5 => empty,
      O => \data_out[0]_i_1_n_0\
    );
\data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(0),
      I2 => rd_data(10),
      I3 => fifo_data_delay(42),
      I4 => twist1_out,
      I5 => data_out1,
      O => \data_out[10]_i_1_n_0\
    );
\data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(11),
      I2 => fifo_data_delay(43),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[11]_i_1_n_0\
    );
\data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(12),
      I2 => fifo_data_delay(44),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[12]_i_1_n_0\
    );
\data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(13),
      I2 => fifo_data_delay(45),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[13]_i_1_n_0\
    );
\data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(14),
      I2 => fifo_data_delay(46),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[14]_i_1_n_0\
    );
\data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(15),
      I2 => fifo_data_delay(47),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[15]_i_1_n_0\
    );
\data_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00FA00EE"
    )
        port map (
      I0 => jam_idle(0),
      I1 => rd_data(16),
      I2 => fifo_data_delay(48),
      I3 => data_out1,
      I4 => twist1_out,
      I5 => empty,
      O => \data_out[16]_i_1_n_0\
    );
\data_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(0),
      I2 => rd_data(17),
      I3 => fifo_data_delay(49),
      I4 => twist1_out,
      I5 => data_out1,
      O => \data_out[17]_i_1_n_0\
    );
\data_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(0),
      I2 => rd_data(18),
      I3 => fifo_data_delay(50),
      I4 => twist1_out,
      I5 => data_out1,
      O => \data_out[18]_i_1_n_0\
    );
\data_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(19),
      I2 => fifo_data_delay(51),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[19]_i_1_n_0\
    );
\data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(0),
      I2 => rd_data(1),
      I3 => fifo_data_delay(33),
      I4 => twist1_out,
      I5 => data_out1,
      O => \data_out[1]_i_1_n_0\
    );
\data_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(20),
      I2 => fifo_data_delay(52),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[20]_i_1_n_0\
    );
\data_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(21),
      I2 => fifo_data_delay(53),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[21]_i_1_n_0\
    );
\data_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(22),
      I2 => fifo_data_delay(54),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[22]_i_1_n_0\
    );
\data_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(23),
      I2 => fifo_data_delay(55),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[23]_i_1_n_0\
    );
\data_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5404"
    )
        port map (
      I0 => empty,
      I1 => rd_data(24),
      I2 => twist1_out,
      I3 => fifo_data_delay(56),
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[24]_i_1_n_0\
    );
\data_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(0),
      I2 => rd_data(25),
      I3 => fifo_data_delay(57),
      I4 => twist1_out,
      I5 => data_out1,
      O => \data_out[25]_i_1_n_0\
    );
\data_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(0),
      I2 => rd_data(26),
      I3 => fifo_data_delay(58),
      I4 => twist1_out,
      I5 => data_out1,
      O => \data_out[26]_i_1_n_0\
    );
\data_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(27),
      I2 => fifo_data_delay(59),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[27]_i_1_n_0\
    );
\data_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(28),
      I2 => fifo_data_delay(60),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[28]_i_1_n_0\
    );
\data_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(29),
      I2 => fifo_data_delay(61),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[29]_i_1_n_0\
    );
\data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => rd_data(2),
      I1 => twist1_out,
      I2 => fifo_data_delay(34),
      I3 => jam_idle(0),
      I4 => empty,
      I5 => data_out1,
      O => \data_out[2]_i_1_n_0\
    );
\data_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(30),
      I2 => fifo_data_delay(62),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[30]_i_1_n_0\
    );
\data_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(31),
      I2 => fifo_data_delay(63),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[31]_i_1_n_0\
    );
\data_out[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => local_fault,
      I1 => state(1),
      I2 => state(2),
      I3 => state(0),
      O => jam_idle(0)
    );
\data_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00FA00EE"
    )
        port map (
      I0 => jam_idle(1),
      I1 => rd_data(32),
      I2 => rd_data(0),
      I3 => data_out1,
      I4 => twist1_out,
      I5 => empty,
      O => \data_out[32]_i_1_n_0\
    );
\data_out[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(1),
      I2 => rd_data(33),
      I3 => rd_data(1),
      I4 => twist1_out,
      I5 => data_out1,
      O => \data_out[33]_i_1_n_0\
    );
\data_out[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => rd_data(34),
      I1 => twist1_out,
      I2 => rd_data(2),
      I3 => jam_idle(1),
      I4 => empty,
      I5 => data_out1,
      O => \data_out[34]_i_1_n_0\
    );
\data_out[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFECCEECCFE"
    )
        port map (
      I0 => empty,
      I1 => data_out1,
      I2 => rd_data(35),
      I3 => jam_idle(1),
      I4 => twist1_out,
      I5 => rd_data(3),
      O => \data_out[35]_i_1_n_0\
    );
\data_out[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFECCEECCFE"
    )
        port map (
      I0 => empty,
      I1 => data_out1,
      I2 => rd_data(36),
      I3 => jam_idle(1),
      I4 => twist1_out,
      I5 => rd_data(4),
      O => \data_out[36]_i_1_n_0\
    );
\data_out[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(37),
      I2 => rd_data(5),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[37]_i_1_n_0\
    );
\data_out[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(38),
      I2 => rd_data(6),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[38]_i_1_n_0\
    );
\data_out[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFFCCFECCEECCFE"
    )
        port map (
      I0 => empty,
      I1 => data_out1,
      I2 => rd_data(39),
      I3 => jam_idle(1),
      I4 => twist1_out,
      I5 => rd_data(7),
      O => \data_out[39]_i_1_n_0\
    );
\data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCFFFEEEFE"
    )
        port map (
      I0 => empty,
      I1 => data_out1,
      I2 => rd_data(3),
      I3 => twist1_out,
      I4 => fifo_data_delay(35),
      I5 => jam_idle(0),
      O => \data_out[3]_i_1_n_0\
    );
\data_out[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00FA00EE"
    )
        port map (
      I0 => jam_idle(1),
      I1 => rd_data(40),
      I2 => rd_data(8),
      I3 => data_out1,
      I4 => twist1_out,
      I5 => empty,
      O => \data_out[40]_i_1_n_0\
    );
\data_out[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(1),
      I2 => rd_data(41),
      I3 => rd_data(9),
      I4 => twist1_out,
      I5 => data_out1,
      O => \data_out[41]_i_1_n_0\
    );
\data_out[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(1),
      I2 => rd_data(42),
      I3 => rd_data(10),
      I4 => twist1_out,
      I5 => data_out1,
      O => \data_out[42]_i_1_n_0\
    );
\data_out[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(43),
      I2 => rd_data(11),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[43]_i_1_n_0\
    );
\data_out[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(44),
      I2 => rd_data(12),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[44]_i_1_n_0\
    );
\data_out[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(45),
      I2 => rd_data(13),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[45]_i_1_n_0\
    );
\data_out[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(46),
      I2 => rd_data(14),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[46]_i_1_n_0\
    );
\data_out[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(47),
      I2 => rd_data(15),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[47]_i_1_n_0\
    );
\data_out[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00FA00EE"
    )
        port map (
      I0 => jam_idle(1),
      I1 => rd_data(48),
      I2 => rd_data(16),
      I3 => data_out1,
      I4 => twist1_out,
      I5 => empty,
      O => \data_out[48]_i_1_n_0\
    );
\data_out[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(1),
      I2 => rd_data(49),
      I3 => rd_data(17),
      I4 => twist1_out,
      I5 => data_out1,
      O => \data_out[49]_i_1_n_0\
    );
\data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCFFFEEEFE"
    )
        port map (
      I0 => empty,
      I1 => data_out1,
      I2 => rd_data(4),
      I3 => twist1_out,
      I4 => fifo_data_delay(36),
      I5 => jam_idle(0),
      O => \data_out[4]_i_1_n_0\
    );
\data_out[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(1),
      I2 => rd_data(50),
      I3 => rd_data(18),
      I4 => twist1_out,
      I5 => data_out1,
      O => \data_out[50]_i_1_n_0\
    );
\data_out[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(51),
      I2 => rd_data(19),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[51]_i_1_n_0\
    );
\data_out[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(52),
      I2 => rd_data(20),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[52]_i_1_n_0\
    );
\data_out[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(53),
      I2 => rd_data(21),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[53]_i_1_n_0\
    );
\data_out[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(54),
      I2 => rd_data(22),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[54]_i_1_n_0\
    );
\data_out[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(55),
      I2 => rd_data(23),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[55]_i_1_n_0\
    );
\data_out[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF5404"
    )
        port map (
      I0 => empty,
      I1 => rd_data(56),
      I2 => twist1_out,
      I3 => rd_data(24),
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[56]_i_1_n_0\
    );
\data_out[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(1),
      I2 => rd_data(57),
      I3 => rd_data(25),
      I4 => twist1_out,
      I5 => data_out1,
      O => \data_out[57]_i_1_n_0\
    );
\data_out[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(1),
      I2 => rd_data(58),
      I3 => rd_data(26),
      I4 => twist1_out,
      I5 => data_out1,
      O => \data_out[58]_i_1_n_0\
    );
\data_out[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(59),
      I2 => rd_data(27),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[59]_i_1_n_0\
    );
\data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(5),
      I2 => fifo_data_delay(37),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[5]_i_1_n_0\
    );
\data_out[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(60),
      I2 => rd_data(28),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[60]_i_1_n_0\
    );
\data_out[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(61),
      I2 => rd_data(29),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[61]_i_1_n_0\
    );
\data_out[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(62),
      I2 => rd_data(30),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[62]_i_1_n_0\
    );
\data_out[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(63),
      I2 => rd_data(31),
      I3 => twist1_out,
      I4 => jam_idle(1),
      I5 => data_out1,
      O => \data_out[63]_i_1_n_0\
    );
\data_out[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0074"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      I3 => local_fault,
      O => twist1_out
    );
\data_out[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003020202"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => state(2),
      I3 => can_insert_rd,
      I4 => rd_data(72),
      I5 => local_fault,
      O => jam_idle(1)
    );
\data_out[63]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => reset,
      I1 => local_fault,
      O => data_out1
    );
\data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FAEE"
    )
        port map (
      I0 => empty,
      I1 => rd_data(6),
      I2 => fifo_data_delay(38),
      I3 => twist1_out,
      I4 => jam_idle(0),
      I5 => data_out1,
      O => \data_out[6]_i_1_n_0\
    );
\data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCFFFEEEFE"
    )
        port map (
      I0 => empty,
      I1 => data_out1,
      I2 => rd_data(7),
      I3 => twist1_out,
      I4 => fifo_data_delay(39),
      I5 => jam_idle(0),
      O => \data_out[7]_i_1_n_0\
    );
\data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00FA00EE"
    )
        port map (
      I0 => jam_idle(0),
      I1 => rd_data(8),
      I2 => fifo_data_delay(40),
      I3 => data_out1,
      I4 => twist1_out,
      I5 => empty,
      O => \data_out[8]_i_1_n_0\
    );
\data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFEEFEFE"
    )
        port map (
      I0 => empty,
      I1 => jam_idle(0),
      I2 => rd_data(9),
      I3 => fifo_data_delay(41),
      I4 => twist1_out,
      I5 => data_out1,
      O => \data_out[9]_i_1_n_0\
    );
\data_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[0]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(0),
      R => '0'
    );
\data_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[10]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(10),
      R => '0'
    );
\data_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[11]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(11),
      R => '0'
    );
\data_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[12]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(12),
      R => '0'
    );
\data_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[13]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(13),
      R => '0'
    );
\data_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[14]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(14),
      R => '0'
    );
\data_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[15]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(15),
      R => '0'
    );
\data_out_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[16]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(16),
      R => '0'
    );
\data_out_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[17]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(17),
      R => '0'
    );
\data_out_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[18]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(18),
      R => '0'
    );
\data_out_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[19]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(19),
      R => '0'
    );
\data_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[1]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(1),
      R => '0'
    );
\data_out_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[20]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(20),
      R => '0'
    );
\data_out_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[21]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(21),
      R => '0'
    );
\data_out_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[22]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(22),
      R => '0'
    );
\data_out_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[23]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(23),
      R => '0'
    );
\data_out_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[24]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(24),
      R => '0'
    );
\data_out_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[25]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(25),
      R => '0'
    );
\data_out_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[26]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(26),
      R => '0'
    );
\data_out_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[27]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(27),
      R => '0'
    );
\data_out_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[28]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(28),
      R => '0'
    );
\data_out_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[29]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(29),
      R => '0'
    );
\data_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[2]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(2),
      R => '0'
    );
\data_out_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[30]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(30),
      R => '0'
    );
\data_out_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[31]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(31),
      R => '0'
    );
\data_out_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[32]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(32),
      R => '0'
    );
\data_out_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[33]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(33),
      R => '0'
    );
\data_out_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[34]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(34),
      R => '0'
    );
\data_out_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[35]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(35),
      R => '0'
    );
\data_out_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[36]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(36),
      R => '0'
    );
\data_out_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[37]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(37),
      R => '0'
    );
\data_out_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[38]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(38),
      R => '0'
    );
\data_out_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[39]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(39),
      R => '0'
    );
\data_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[3]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(3),
      R => '0'
    );
\data_out_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[40]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(40),
      R => '0'
    );
\data_out_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[41]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(41),
      R => '0'
    );
\data_out_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[42]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(42),
      R => '0'
    );
\data_out_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[43]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(43),
      R => '0'
    );
\data_out_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[44]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(44),
      R => '0'
    );
\data_out_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[45]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(45),
      R => '0'
    );
\data_out_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[46]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(46),
      R => '0'
    );
\data_out_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[47]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(47),
      R => '0'
    );
\data_out_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[48]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(48),
      R => '0'
    );
\data_out_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[49]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(49),
      R => '0'
    );
\data_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[4]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(4),
      R => '0'
    );
\data_out_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[50]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(50),
      R => '0'
    );
\data_out_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[51]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(51),
      R => '0'
    );
\data_out_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[52]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(52),
      R => '0'
    );
\data_out_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[53]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(53),
      R => '0'
    );
\data_out_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[54]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(54),
      R => '0'
    );
\data_out_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[55]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(55),
      R => '0'
    );
\data_out_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[56]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(56),
      R => '0'
    );
\data_out_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[57]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(57),
      R => '0'
    );
\data_out_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[58]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(58),
      R => '0'
    );
\data_out_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[59]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(59),
      R => '0'
    );
\data_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[5]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(5),
      R => '0'
    );
\data_out_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[60]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(60),
      R => '0'
    );
\data_out_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[61]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(61),
      R => '0'
    );
\data_out_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[62]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(62),
      R => '0'
    );
\data_out_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[63]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(63),
      R => '0'
    );
\data_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[6]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(6),
      R => '0'
    );
\data_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[7]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(7),
      R => '0'
    );
\data_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[8]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(8),
      R => '0'
    );
\data_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \data_out[9]_i_1_n_0\,
      Q => xgmii_rxd_ebuff(9),
      R => '0'
    );
\fifo_ctrl_delay_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(68),
      Q => fifo_ctrl_delay(4),
      S => reset
    );
\fifo_ctrl_delay_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(69),
      Q => fifo_ctrl_delay(5),
      R => reset
    );
\fifo_ctrl_delay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(70),
      Q => fifo_ctrl_delay(6),
      R => reset
    );
\fifo_ctrl_delay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(71),
      Q => fifo_ctrl_delay(7),
      R => reset
    );
\fifo_data_delay_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(32),
      Q => fifo_data_delay(32),
      R => reset
    );
\fifo_data_delay_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(33),
      Q => fifo_data_delay(33),
      R => reset
    );
\fifo_data_delay_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(34),
      Q => fifo_data_delay(34),
      S => reset
    );
\fifo_data_delay_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(35),
      Q => fifo_data_delay(35),
      S => reset
    );
\fifo_data_delay_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(36),
      Q => fifo_data_delay(36),
      S => reset
    );
\fifo_data_delay_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(37),
      Q => fifo_data_delay(37),
      R => reset
    );
\fifo_data_delay_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(38),
      Q => fifo_data_delay(38),
      R => reset
    );
\fifo_data_delay_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(39),
      Q => fifo_data_delay(39),
      S => reset
    );
\fifo_data_delay_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(40),
      Q => fifo_data_delay(40),
      R => reset
    );
\fifo_data_delay_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(41),
      Q => fifo_data_delay(41),
      R => reset
    );
\fifo_data_delay_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(42),
      Q => fifo_data_delay(42),
      R => reset
    );
\fifo_data_delay_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(43),
      Q => fifo_data_delay(43),
      R => reset
    );
\fifo_data_delay_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(44),
      Q => fifo_data_delay(44),
      R => reset
    );
\fifo_data_delay_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(45),
      Q => fifo_data_delay(45),
      R => reset
    );
\fifo_data_delay_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(46),
      Q => fifo_data_delay(46),
      R => reset
    );
\fifo_data_delay_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(47),
      Q => fifo_data_delay(47),
      R => reset
    );
\fifo_data_delay_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(48),
      Q => fifo_data_delay(48),
      R => reset
    );
\fifo_data_delay_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(49),
      Q => fifo_data_delay(49),
      R => reset
    );
\fifo_data_delay_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(50),
      Q => fifo_data_delay(50),
      R => reset
    );
\fifo_data_delay_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(51),
      Q => fifo_data_delay(51),
      R => reset
    );
\fifo_data_delay_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(52),
      Q => fifo_data_delay(52),
      R => reset
    );
\fifo_data_delay_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(53),
      Q => fifo_data_delay(53),
      R => reset
    );
\fifo_data_delay_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(54),
      Q => fifo_data_delay(54),
      R => reset
    );
\fifo_data_delay_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(55),
      Q => fifo_data_delay(55),
      R => reset
    );
\fifo_data_delay_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(56),
      Q => fifo_data_delay(56),
      S => reset
    );
\fifo_data_delay_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(57),
      Q => fifo_data_delay(57),
      R => reset
    );
\fifo_data_delay_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(58),
      Q => fifo_data_delay(58),
      R => reset
    );
\fifo_data_delay_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(59),
      Q => fifo_data_delay(59),
      R => reset
    );
\fifo_data_delay_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(60),
      Q => fifo_data_delay(60),
      R => reset
    );
\fifo_data_delay_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(61),
      Q => fifo_data_delay(61),
      R => reset
    );
\fifo_data_delay_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(62),
      Q => fifo_data_delay(62),
      R => reset
    );
\fifo_data_delay_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd_data(63),
      Q => fifo_data_delay(63),
      R => reset
    );
local_fault_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => local_fault,
      I1 => can_insert_rd,
      I2 => empty,
      I3 => reset,
      O => local_fault_i_1_n_0
    );
local_fault_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => local_fault_i_1_n_0,
      Q => local_fault,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2AAAEAEAEAA"
    )
        port map (
      I0 => state(0),
      I1 => can_insert_rd,
      I2 => state(1),
      I3 => rd_data(72),
      I4 => rd_data(73),
      I5 => state(2),
      O => next_state(0)
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00EA00AA44AA00"
    )
        port map (
      I0 => state(1),
      I1 => can_insert_rd,
      I2 => rd_data(73),
      I3 => state(2),
      I4 => rd_data(72),
      I5 => state(0),
      O => next_state(1)
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEECCCCAEEECCCC"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      I2 => can_insert_rd,
      I3 => rd_data(73),
      I4 => state(2),
      I5 => rd_data(72),
      O => next_state(2)
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => next_state(0),
      Q => state(0),
      R => reset
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => next_state(1),
      Q => state(1),
      R => reset
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => next_state(2),
      Q => state(2),
      R => reset
    );
\xgmii_rxc[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_txc_reg2_reg[7]\(0),
      I1 => xgmii_rxc_ebuff(0),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(0)
    );
\xgmii_rxc[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_txc_reg2_reg[7]\(1),
      I1 => xgmii_rxc_ebuff(1),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(1)
    );
\xgmii_rxc[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_txc_reg2_reg[7]\(2),
      I1 => xgmii_rxc_ebuff(2),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(2)
    );
\xgmii_rxc[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_txc_reg2_reg[7]\(3),
      I1 => xgmii_rxc_ebuff(3),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(3)
    );
\xgmii_rxc[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_txc_reg2_reg[7]\(4),
      I1 => xgmii_rxc_ebuff(4),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(4)
    );
\xgmii_rxc[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_txc_reg2_reg[7]\(5),
      I1 => xgmii_rxc_ebuff(5),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(5)
    );
\xgmii_rxc[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_txc_reg2_reg[7]\(6),
      I1 => xgmii_rxc_ebuff(6),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(6)
    );
\xgmii_rxc[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \xgmii_txc_reg2_reg[7]\(7),
      I1 => xgmii_rxc_ebuff(7),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxc(7)
    );
\xgmii_rxd[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(0),
      I1 => xgmii_rxd_ebuff(0),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(0)
    );
\xgmii_rxd[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(10),
      I1 => xgmii_rxd_ebuff(10),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(10)
    );
\xgmii_rxd[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(11),
      I1 => xgmii_rxd_ebuff(11),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(11)
    );
\xgmii_rxd[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(12),
      I1 => xgmii_rxd_ebuff(12),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(12)
    );
\xgmii_rxd[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(13),
      I1 => xgmii_rxd_ebuff(13),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(13)
    );
\xgmii_rxd[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(14),
      I1 => xgmii_rxd_ebuff(14),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(14)
    );
\xgmii_rxd[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(15),
      I1 => xgmii_rxd_ebuff(15),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(15)
    );
\xgmii_rxd[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(16),
      I1 => xgmii_rxd_ebuff(16),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(16)
    );
\xgmii_rxd[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(17),
      I1 => xgmii_rxd_ebuff(17),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(17)
    );
\xgmii_rxd[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(18),
      I1 => xgmii_rxd_ebuff(18),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(18)
    );
\xgmii_rxd[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(19),
      I1 => xgmii_rxd_ebuff(19),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(19)
    );
\xgmii_rxd[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(1),
      I1 => xgmii_rxd_ebuff(1),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(1)
    );
\xgmii_rxd[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(20),
      I1 => xgmii_rxd_ebuff(20),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(20)
    );
\xgmii_rxd[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(21),
      I1 => xgmii_rxd_ebuff(21),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(21)
    );
\xgmii_rxd[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(22),
      I1 => xgmii_rxd_ebuff(22),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(22)
    );
\xgmii_rxd[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(23),
      I1 => xgmii_rxd_ebuff(23),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(23)
    );
\xgmii_rxd[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(24),
      I1 => xgmii_rxd_ebuff(24),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(24)
    );
\xgmii_rxd[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(25),
      I1 => xgmii_rxd_ebuff(25),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(25)
    );
\xgmii_rxd[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(26),
      I1 => xgmii_rxd_ebuff(26),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(26)
    );
\xgmii_rxd[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(27),
      I1 => xgmii_rxd_ebuff(27),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(27)
    );
\xgmii_rxd[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(28),
      I1 => xgmii_rxd_ebuff(28),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(28)
    );
\xgmii_rxd[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(29),
      I1 => xgmii_rxd_ebuff(29),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(29)
    );
\xgmii_rxd[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(2),
      I1 => xgmii_rxd_ebuff(2),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(2)
    );
\xgmii_rxd[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(30),
      I1 => xgmii_rxd_ebuff(30),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(30)
    );
\xgmii_rxd[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(31),
      I1 => xgmii_rxd_ebuff(31),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(31)
    );
\xgmii_rxd[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(32),
      I1 => xgmii_rxd_ebuff(32),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(32)
    );
\xgmii_rxd[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(33),
      I1 => xgmii_rxd_ebuff(33),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(33)
    );
\xgmii_rxd[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(34),
      I1 => xgmii_rxd_ebuff(34),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(34)
    );
\xgmii_rxd[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(35),
      I1 => xgmii_rxd_ebuff(35),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(35)
    );
\xgmii_rxd[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(36),
      I1 => xgmii_rxd_ebuff(36),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(36)
    );
\xgmii_rxd[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(37),
      I1 => xgmii_rxd_ebuff(37),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(37)
    );
\xgmii_rxd[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(38),
      I1 => xgmii_rxd_ebuff(38),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(38)
    );
\xgmii_rxd[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(39),
      I1 => xgmii_rxd_ebuff(39),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(39)
    );
\xgmii_rxd[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(3),
      I1 => xgmii_rxd_ebuff(3),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(3)
    );
\xgmii_rxd[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(40),
      I1 => xgmii_rxd_ebuff(40),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(40)
    );
\xgmii_rxd[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(41),
      I1 => xgmii_rxd_ebuff(41),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(41)
    );
\xgmii_rxd[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(42),
      I1 => xgmii_rxd_ebuff(42),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(42)
    );
\xgmii_rxd[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(43),
      I1 => xgmii_rxd_ebuff(43),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(43)
    );
\xgmii_rxd[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(44),
      I1 => xgmii_rxd_ebuff(44),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(44)
    );
\xgmii_rxd[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(45),
      I1 => xgmii_rxd_ebuff(45),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(45)
    );
\xgmii_rxd[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(46),
      I1 => xgmii_rxd_ebuff(46),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(46)
    );
\xgmii_rxd[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(47),
      I1 => xgmii_rxd_ebuff(47),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(47)
    );
\xgmii_rxd[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(48),
      I1 => xgmii_rxd_ebuff(48),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(48)
    );
\xgmii_rxd[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(49),
      I1 => xgmii_rxd_ebuff(49),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(49)
    );
\xgmii_rxd[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(4),
      I1 => xgmii_rxd_ebuff(4),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(4)
    );
\xgmii_rxd[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(50),
      I1 => xgmii_rxd_ebuff(50),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(50)
    );
\xgmii_rxd[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(51),
      I1 => xgmii_rxd_ebuff(51),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(51)
    );
\xgmii_rxd[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(52),
      I1 => xgmii_rxd_ebuff(52),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(52)
    );
\xgmii_rxd[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(53),
      I1 => xgmii_rxd_ebuff(53),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(53)
    );
\xgmii_rxd[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(54),
      I1 => xgmii_rxd_ebuff(54),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(54)
    );
\xgmii_rxd[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(55),
      I1 => xgmii_rxd_ebuff(55),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(55)
    );
\xgmii_rxd[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(56),
      I1 => xgmii_rxd_ebuff(56),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(56)
    );
\xgmii_rxd[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(57),
      I1 => xgmii_rxd_ebuff(57),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(57)
    );
\xgmii_rxd[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(58),
      I1 => xgmii_rxd_ebuff(58),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(58)
    );
\xgmii_rxd[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(59),
      I1 => xgmii_rxd_ebuff(59),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(59)
    );
\xgmii_rxd[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(5),
      I1 => xgmii_rxd_ebuff(5),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(5)
    );
\xgmii_rxd[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(60),
      I1 => xgmii_rxd_ebuff(60),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(60)
    );
\xgmii_rxd[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(61),
      I1 => xgmii_rxd_ebuff(61),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(61)
    );
\xgmii_rxd[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(62),
      I1 => xgmii_rxd_ebuff(62),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(62)
    );
\xgmii_rxd[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(63),
      I1 => xgmii_rxd_ebuff(63),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(63)
    );
\xgmii_rxd[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(6),
      I1 => xgmii_rxd_ebuff(6),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(6)
    );
\xgmii_rxd[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(7),
      I1 => xgmii_rxd_ebuff(7),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(7)
    );
\xgmii_rxd[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(8),
      I1 => xgmii_rxd_ebuff(8),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(8)
    );
\xgmii_rxd[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \out\(9),
      I1 => xgmii_rxd_ebuff(9),
      I2 => pcs_loopback_core_int,
      O => xgmii_rxd(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ieee_counters is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    counter_out : in STD_LOGIC;
    counter_out_reg : in STD_LOGIC;
    counter_out_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    data_out_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ieee_counters : entity is "ten_gig_eth_pcs_pma_v6_0_3_ieee_counters";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ieee_counters;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ieee_counters is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pcs_ber_count0 : STD_LOGIC;
  signal \pcs_ber_count[5]_i_4_n_0\ : STD_LOGIC;
  signal pcs_error_block_count0 : STD_LOGIC;
  signal \pcs_error_block_count[7]_i_4_n_0\ : STD_LOGIC;
  signal pcs_test_pattern_error_count0 : STD_LOGIC;
  signal \pcs_test_pattern_error_count[0]_i_10_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[0]_i_11_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[0]_i_7_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[0]_i_8_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[0]_i_9_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[12]_i_2_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[12]_i_3_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[12]_i_4_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[12]_i_5_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[4]_i_2_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[8]_i_2_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[8]_i_3_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[8]_i_4_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count[8]_i_5_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \pcs_test_pattern_error_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^q_reg[5]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_pcs_test_pattern_error_count_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \pcs_ber_count[0]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pcs_ber_count[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pcs_ber_count[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \pcs_ber_count[3]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \pcs_ber_count[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \pcs_ber_count[5]_i_4\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \pcs_error_block_count[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pcs_error_block_count[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pcs_error_block_count[3]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \pcs_error_block_count[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \pcs_error_block_count[6]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \pcs_error_block_count[7]_i_3\ : label is "soft_lutpair109";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \out\(15 downto 0) <= \^out\(15 downto 0);
  \q_reg[5]\(5 downto 0) <= \^q_reg[5]\(5 downto 0);
\pcs_ber_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q_reg[5]\(0),
      O => \p_0_in__1\(0)
    );
\pcs_ber_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q_reg[5]\(0),
      I1 => \^q_reg[5]\(1),
      O => \p_0_in__1\(1)
    );
\pcs_ber_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q_reg[5]\(2),
      I1 => \^q_reg[5]\(1),
      I2 => \^q_reg[5]\(0),
      O => \p_0_in__1\(2)
    );
\pcs_ber_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q_reg[5]\(3),
      I1 => \^q_reg[5]\(0),
      I2 => \^q_reg[5]\(1),
      I3 => \^q_reg[5]\(2),
      O => \p_0_in__1\(3)
    );
\pcs_ber_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q_reg[5]\(4),
      I1 => \^q_reg[5]\(2),
      I2 => \^q_reg[5]\(1),
      I3 => \^q_reg[5]\(0),
      I4 => \^q_reg[5]\(3),
      O => \p_0_in__1\(4)
    );
\pcs_ber_count[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => counter_out_reg,
      I1 => \pcs_ber_count[5]_i_4_n_0\,
      I2 => \^q_reg[5]\(5),
      O => pcs_ber_count0
    );
\pcs_ber_count[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q_reg[5]\(5),
      I1 => \^q_reg[5]\(3),
      I2 => \^q_reg[5]\(0),
      I3 => \^q_reg[5]\(1),
      I4 => \^q_reg[5]\(2),
      I5 => \^q_reg[5]\(4),
      O => \p_0_in__1\(5)
    );
\pcs_ber_count[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q_reg[5]\(4),
      I1 => \^q_reg[5]\(2),
      I2 => \^q_reg[5]\(1),
      I3 => \^q_reg[5]\(0),
      I4 => \^q_reg[5]\(3),
      O => \pcs_ber_count[5]_i_4_n_0\
    );
\pcs_ber_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_ber_count0,
      D => \p_0_in__1\(0),
      Q => \^q_reg[5]\(0),
      R => data_out_reg(0)
    );
\pcs_ber_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_ber_count0,
      D => \p_0_in__1\(1),
      Q => \^q_reg[5]\(1),
      R => data_out_reg(0)
    );
\pcs_ber_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_ber_count0,
      D => \p_0_in__1\(2),
      Q => \^q_reg[5]\(2),
      R => data_out_reg(0)
    );
\pcs_ber_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_ber_count0,
      D => \p_0_in__1\(3),
      Q => \^q_reg[5]\(3),
      R => data_out_reg(0)
    );
\pcs_ber_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_ber_count0,
      D => \p_0_in__1\(4),
      Q => \^q_reg[5]\(4),
      R => data_out_reg(0)
    );
\pcs_ber_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_ber_count0,
      D => \p_0_in__1\(5),
      Q => \^q_reg[5]\(5),
      R => data_out_reg(0)
    );
\pcs_error_block_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \p_0_in__0\(0)
    );
\pcs_error_block_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \p_0_in__0\(1)
    );
\pcs_error_block_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \p_0_in__0\(2)
    );
\pcs_error_block_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \p_0_in__0\(3)
    );
\pcs_error_block_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      O => \p_0_in__0\(4)
    );
\pcs_error_block_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \p_0_in__0\(5)
    );
\pcs_error_block_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \pcs_error_block_count[7]_i_4_n_0\,
      I1 => \^q\(6),
      O => \p_0_in__0\(6)
    );
\pcs_error_block_count[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => counter_out,
      I1 => \^q\(6),
      I2 => \pcs_error_block_count[7]_i_4_n_0\,
      I3 => \^q\(7),
      O => pcs_error_block_count0
    );
\pcs_error_block_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \pcs_error_block_count[7]_i_4_n_0\,
      I2 => \^q\(6),
      O => \p_0_in__0\(7)
    );
\pcs_error_block_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(5),
      O => \pcs_error_block_count[7]_i_4_n_0\
    );
\pcs_error_block_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(0),
      Q => \^q\(0),
      R => SR(0)
    );
\pcs_error_block_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(1),
      Q => \^q\(1),
      R => SR(0)
    );
\pcs_error_block_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(2),
      Q => \^q\(2),
      R => SR(0)
    );
\pcs_error_block_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(3),
      Q => \^q\(3),
      R => SR(0)
    );
\pcs_error_block_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(4),
      Q => \^q\(4),
      R => SR(0)
    );
\pcs_error_block_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(5),
      Q => \^q\(5),
      R => SR(0)
    );
\pcs_error_block_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(6),
      Q => \^q\(6),
      R => SR(0)
    );
\pcs_error_block_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_error_block_count0,
      D => \p_0_in__0\(7),
      Q => \^q\(7),
      R => SR(0)
    );
\pcs_test_pattern_error_count[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(1),
      O => \pcs_test_pattern_error_count[0]_i_10_n_0\
    );
\pcs_test_pattern_error_count[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^out\(0),
      O => \pcs_test_pattern_error_count[0]_i_11_n_0\
    );
\pcs_test_pattern_error_count[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA8AA"
    )
        port map (
      I0 => counter_out_reg_0,
      I1 => \pcs_test_pattern_error_count[0]_i_4_n_0\,
      I2 => \pcs_test_pattern_error_count[0]_i_5_n_0\,
      I3 => \pcs_test_pattern_error_count[0]_i_6_n_0\,
      I4 => \pcs_test_pattern_error_count[0]_i_7_n_0\,
      O => pcs_test_pattern_error_count0
    );
\pcs_test_pattern_error_count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^out\(5),
      I1 => \^out\(3),
      I2 => \^out\(8),
      I3 => \^out\(4),
      O => \pcs_test_pattern_error_count[0]_i_4_n_0\
    );
\pcs_test_pattern_error_count[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^out\(10),
      I1 => \^out\(0),
      I2 => \^out\(9),
      I3 => \^out\(1),
      O => \pcs_test_pattern_error_count[0]_i_5_n_0\
    );
\pcs_test_pattern_error_count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^out\(14),
      I1 => \^out\(6),
      I2 => \^out\(11),
      I3 => \^out\(7),
      O => \pcs_test_pattern_error_count[0]_i_6_n_0\
    );
\pcs_test_pattern_error_count[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^out\(15),
      I1 => \^out\(13),
      I2 => \^out\(12),
      I3 => \^out\(2),
      O => \pcs_test_pattern_error_count[0]_i_7_n_0\
    );
\pcs_test_pattern_error_count[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(3),
      O => \pcs_test_pattern_error_count[0]_i_8_n_0\
    );
\pcs_test_pattern_error_count[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(2),
      O => \pcs_test_pattern_error_count[0]_i_9_n_0\
    );
\pcs_test_pattern_error_count[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(15),
      O => \pcs_test_pattern_error_count[12]_i_2_n_0\
    );
\pcs_test_pattern_error_count[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(14),
      O => \pcs_test_pattern_error_count[12]_i_3_n_0\
    );
\pcs_test_pattern_error_count[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(13),
      O => \pcs_test_pattern_error_count[12]_i_4_n_0\
    );
\pcs_test_pattern_error_count[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(12),
      O => \pcs_test_pattern_error_count[12]_i_5_n_0\
    );
\pcs_test_pattern_error_count[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(7),
      O => \pcs_test_pattern_error_count[4]_i_2_n_0\
    );
\pcs_test_pattern_error_count[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(6),
      O => \pcs_test_pattern_error_count[4]_i_3_n_0\
    );
\pcs_test_pattern_error_count[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(5),
      O => \pcs_test_pattern_error_count[4]_i_4_n_0\
    );
\pcs_test_pattern_error_count[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(4),
      O => \pcs_test_pattern_error_count[4]_i_5_n_0\
    );
\pcs_test_pattern_error_count[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(11),
      O => \pcs_test_pattern_error_count[8]_i_2_n_0\
    );
\pcs_test_pattern_error_count[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(10),
      O => \pcs_test_pattern_error_count[8]_i_3_n_0\
    );
\pcs_test_pattern_error_count[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(9),
      O => \pcs_test_pattern_error_count[8]_i_4_n_0\
    );
\pcs_test_pattern_error_count[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(8),
      O => \pcs_test_pattern_error_count[8]_i_5_n_0\
    );
\pcs_test_pattern_error_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[0]_i_3_n_7\,
      Q => \^out\(0),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pcs_test_pattern_error_count_reg[0]_i_3_n_0\,
      CO(2) => \pcs_test_pattern_error_count_reg[0]_i_3_n_1\,
      CO(1) => \pcs_test_pattern_error_count_reg[0]_i_3_n_2\,
      CO(0) => \pcs_test_pattern_error_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \pcs_test_pattern_error_count_reg[0]_i_3_n_4\,
      O(2) => \pcs_test_pattern_error_count_reg[0]_i_3_n_5\,
      O(1) => \pcs_test_pattern_error_count_reg[0]_i_3_n_6\,
      O(0) => \pcs_test_pattern_error_count_reg[0]_i_3_n_7\,
      S(3) => \pcs_test_pattern_error_count[0]_i_8_n_0\,
      S(2) => \pcs_test_pattern_error_count[0]_i_9_n_0\,
      S(1) => \pcs_test_pattern_error_count[0]_i_10_n_0\,
      S(0) => \pcs_test_pattern_error_count[0]_i_11_n_0\
    );
\pcs_test_pattern_error_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[8]_i_1_n_5\,
      Q => \^out\(10),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[8]_i_1_n_4\,
      Q => \^out\(11),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[12]_i_1_n_7\,
      Q => \^out\(12),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcs_test_pattern_error_count_reg[8]_i_1_n_0\,
      CO(3) => \NLW_pcs_test_pattern_error_count_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \pcs_test_pattern_error_count_reg[12]_i_1_n_1\,
      CO(1) => \pcs_test_pattern_error_count_reg[12]_i_1_n_2\,
      CO(0) => \pcs_test_pattern_error_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcs_test_pattern_error_count_reg[12]_i_1_n_4\,
      O(2) => \pcs_test_pattern_error_count_reg[12]_i_1_n_5\,
      O(1) => \pcs_test_pattern_error_count_reg[12]_i_1_n_6\,
      O(0) => \pcs_test_pattern_error_count_reg[12]_i_1_n_7\,
      S(3) => \pcs_test_pattern_error_count[12]_i_2_n_0\,
      S(2) => \pcs_test_pattern_error_count[12]_i_3_n_0\,
      S(1) => \pcs_test_pattern_error_count[12]_i_4_n_0\,
      S(0) => \pcs_test_pattern_error_count[12]_i_5_n_0\
    );
\pcs_test_pattern_error_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[12]_i_1_n_6\,
      Q => \^out\(13),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[12]_i_1_n_5\,
      Q => \^out\(14),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[12]_i_1_n_4\,
      Q => \^out\(15),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[0]_i_3_n_6\,
      Q => \^out\(1),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[0]_i_3_n_5\,
      Q => \^out\(2),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[0]_i_3_n_4\,
      Q => \^out\(3),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[4]_i_1_n_7\,
      Q => \^out\(4),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcs_test_pattern_error_count_reg[0]_i_3_n_0\,
      CO(3) => \pcs_test_pattern_error_count_reg[4]_i_1_n_0\,
      CO(2) => \pcs_test_pattern_error_count_reg[4]_i_1_n_1\,
      CO(1) => \pcs_test_pattern_error_count_reg[4]_i_1_n_2\,
      CO(0) => \pcs_test_pattern_error_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcs_test_pattern_error_count_reg[4]_i_1_n_4\,
      O(2) => \pcs_test_pattern_error_count_reg[4]_i_1_n_5\,
      O(1) => \pcs_test_pattern_error_count_reg[4]_i_1_n_6\,
      O(0) => \pcs_test_pattern_error_count_reg[4]_i_1_n_7\,
      S(3) => \pcs_test_pattern_error_count[4]_i_2_n_0\,
      S(2) => \pcs_test_pattern_error_count[4]_i_3_n_0\,
      S(1) => \pcs_test_pattern_error_count[4]_i_4_n_0\,
      S(0) => \pcs_test_pattern_error_count[4]_i_5_n_0\
    );
\pcs_test_pattern_error_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[4]_i_1_n_6\,
      Q => \^out\(5),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[4]_i_1_n_5\,
      Q => \^out\(6),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[4]_i_1_n_4\,
      Q => \^out\(7),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[8]_i_1_n_7\,
      Q => \^out\(8),
      R => data_out_reg_0
    );
\pcs_test_pattern_error_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcs_test_pattern_error_count_reg[4]_i_1_n_0\,
      CO(3) => \pcs_test_pattern_error_count_reg[8]_i_1_n_0\,
      CO(2) => \pcs_test_pattern_error_count_reg[8]_i_1_n_1\,
      CO(1) => \pcs_test_pattern_error_count_reg[8]_i_1_n_2\,
      CO(0) => \pcs_test_pattern_error_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcs_test_pattern_error_count_reg[8]_i_1_n_4\,
      O(2) => \pcs_test_pattern_error_count_reg[8]_i_1_n_5\,
      O(1) => \pcs_test_pattern_error_count_reg[8]_i_1_n_6\,
      O(0) => \pcs_test_pattern_error_count_reg[8]_i_1_n_7\,
      S(3) => \pcs_test_pattern_error_count[8]_i_2_n_0\,
      S(2) => \pcs_test_pattern_error_count[8]_i_3_n_0\,
      S(1) => \pcs_test_pattern_error_count[8]_i_4_n_0\,
      S(0) => \pcs_test_pattern_error_count[8]_i_5_n_0\
    );
\pcs_test_pattern_error_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_test_pattern_error_count0,
      D => \pcs_test_pattern_error_count_reg[8]_i_1_n_6\,
      Q => \^out\(9),
      R => data_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ipif_access is
  port (
    rdack_reg : out STD_LOGIC;
    \q_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    \state_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    control_reg_reg : out STD_LOGIC;
    \q_reg[0]_1\ : out STD_LOGIC;
    reg_3_1_re : out STD_LOGIC;
    re_prev_reg : out STD_LOGIC;
    \q_reg[0]_2\ : out STD_LOGIC;
    re_prev_reg_0 : out STD_LOGIC;
    rdack0 : out STD_LOGIC;
    \rddata_out_reg[4]\ : out STD_LOGIC;
    re_prev_reg_1 : out STD_LOGIC;
    \q_reg[0]_3\ : out STD_LOGIC;
    mgmt_rnw : out STD_LOGIC;
    re_prev_reg_2 : out STD_LOGIC;
    toggle_reg_reg : out STD_LOGIC;
    \q_reg[0]_4\ : out STD_LOGIC;
    \prbs_err_count_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    areset_coreclk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    reg_3_42_we : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \addr_reg_reg[20]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mdio_rd : in STD_LOGIC;
    regs_wrack : in STD_LOGIC;
    mdio_we_rising : in STD_LOGIC;
    drp_ack : in STD_LOGIC;
    regs_rdack : in STD_LOGIC;
    \q_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rddata_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_reg_reg[6]\ : in STD_LOGIC;
    \addr_reg_reg[0]\ : in STD_LOGIC;
    \addr_reg_reg[12]\ : in STD_LOGIC;
    \addr_reg_reg[14]\ : in STD_LOGIC;
    \addr_reg_reg[20]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    control_reg : in STD_LOGIC;
    toggle_reg : in STD_LOGIC;
    reg_1_9_we : in STD_LOGIC;
    tx_disable_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ipif_access : entity is "ten_gig_eth_pcs_pma_v6_0_3_ipif_access";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ipif_access;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ipif_access is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^control_reg_reg\ : STD_LOGIC;
  signal indirect_read : STD_LOGIC;
  signal mgmt_wrack : STD_LOGIC;
  signal prbs31_err_count0 : STD_LOGIC;
  signal \^rdack_reg\ : STD_LOGIC;
  signal \^re_prev_reg\ : STD_LOGIC;
  signal read_reg_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \^state_reg[1]_1\ : STD_LOGIC;
  signal \^state_reg[1]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of control_reg_i_1 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \d_reg[32]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \q[0]_i_1__10\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \q[0]_i_1__6\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \q[0]_i_2__1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \q[15]_i_3__5\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \q[15]_i_5\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \q[15]_i_6__2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \q[1]_i_1__8\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \q[2]_i_1__8\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \q[3]_i_1__8\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \q[4]_i_1__8\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \q[5]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of rdack_i_1 : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \re_prev_i_3__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \state[0]_i_3\ : label is "soft_lutpair140";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  control_reg_reg <= \^control_reg_reg\;
  rdack_reg <= \^rdack_reg\;
  re_prev_reg <= \^re_prev_reg\;
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
  \state_reg[1]_1\ <= \^state_reg[1]_1\;
  \state_reg[1]_2\(0) <= \^state_reg[1]_2\(0);
control_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \^rdack_reg\,
      I1 => \^state_reg[1]_1\,
      I2 => \^state_reg[1]_2\(0),
      I3 => \^state_reg[1]_0\,
      O => \^control_reg_reg\
    );
\d_reg[32]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^state_reg[1]_1\,
      I1 => \^state_reg[1]_0\,
      O => mgmt_rnw
    );
indirect_read_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in,
      Q => indirect_read,
      R => areset_coreclk
    );
\prbs31_err_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(0),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(0),
      O => \^d\(0)
    );
\prbs31_err_count[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(10),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(10),
      O => \^d\(10)
    );
\prbs31_err_count[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(11),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(11),
      O => \^d\(11)
    );
\prbs31_err_count[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(12),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(12),
      O => \^d\(12)
    );
\prbs31_err_count[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(13),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(13),
      O => \^d\(13)
    );
\prbs31_err_count[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(14),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(14),
      O => \^d\(14)
    );
\prbs31_err_count[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000022000000000"
    )
        port map (
      I0 => p_0_in,
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => drp_ack,
      O => prbs31_err_count0
    );
\prbs31_err_count[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(15),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(15),
      O => \^d\(15)
    );
\prbs31_err_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(1),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(1),
      O => \^d\(1)
    );
\prbs31_err_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(2),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(2),
      O => \^d\(2)
    );
\prbs31_err_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(3),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(3),
      O => \^d\(3)
    );
\prbs31_err_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(4),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(4),
      O => \^d\(4)
    );
\prbs31_err_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(5),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(5),
      O => \^d\(5)
    );
\prbs31_err_count[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(6),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(6),
      O => \^d\(6)
    );
\prbs31_err_count[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(7),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(7),
      O => \^d\(7)
    );
\prbs31_err_count[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(8),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(8),
      O => \^d\(8)
    );
\prbs31_err_count[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => \q_reg[15]\(9),
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => rddata_out(9),
      O => \^d\(9)
    );
\prbs31_err_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(0),
      Q => \prbs_err_count_reg[15]\(0),
      R => areset_coreclk
    );
\prbs31_err_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(10),
      Q => \prbs_err_count_reg[15]\(10),
      R => areset_coreclk
    );
\prbs31_err_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(11),
      Q => \prbs_err_count_reg[15]\(11),
      R => areset_coreclk
    );
\prbs31_err_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(12),
      Q => \prbs_err_count_reg[15]\(12),
      R => areset_coreclk
    );
\prbs31_err_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(13),
      Q => \prbs_err_count_reg[15]\(13),
      R => areset_coreclk
    );
\prbs31_err_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(14),
      Q => \prbs_err_count_reg[15]\(14),
      R => areset_coreclk
    );
\prbs31_err_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(15),
      Q => \prbs_err_count_reg[15]\(15),
      R => areset_coreclk
    );
\prbs31_err_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(1),
      Q => \prbs_err_count_reg[15]\(1),
      R => areset_coreclk
    );
\prbs31_err_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(2),
      Q => \prbs_err_count_reg[15]\(2),
      R => areset_coreclk
    );
\prbs31_err_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(3),
      Q => \prbs_err_count_reg[15]\(3),
      R => areset_coreclk
    );
\prbs31_err_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(4),
      Q => \prbs_err_count_reg[15]\(4),
      R => areset_coreclk
    );
\prbs31_err_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(5),
      Q => \prbs_err_count_reg[15]\(5),
      R => areset_coreclk
    );
\prbs31_err_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(6),
      Q => \prbs_err_count_reg[15]\(6),
      R => areset_coreclk
    );
\prbs31_err_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(7),
      Q => \prbs_err_count_reg[15]\(7),
      R => areset_coreclk
    );
\prbs31_err_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(8),
      Q => \prbs_err_count_reg[15]\(8),
      R => areset_coreclk
    );
\prbs31_err_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => prbs31_err_count0,
      D => \^d\(9),
      Q => \prbs_err_count_reg[15]\(9),
      R => areset_coreclk
    );
\q[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => reg_3_42_we,
      I1 => Q(0),
      I2 => \^state_reg[1]_0\,
      I3 => \^state_reg[1]_1\,
      O => \q_reg[5]\(0)
    );
\q[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => Q(0),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[1]_1\,
      I3 => reg_1_9_we,
      I4 => tx_disable_int,
      O => \q_reg[0]_4\
    );
\q[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => \^state_reg[1]_1\,
      O => re_prev_reg_2
    );
\q[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004444000004040"
    )
        port map (
      I0 => \addr_reg_reg[6]\,
      I1 => \addr_reg_reg[20]\(2),
      I2 => \^state_reg[1]_0\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_1\,
      I5 => \^rdack_reg\,
      O => \q_reg[0]_1\
    );
\q[15]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E1F5"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => \^state_reg[1]_2\(0),
      I2 => \^state_reg[1]_1\,
      I3 => \^rdack_reg\,
      O => \q_reg[0]_0\
    );
\q[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => SR(0),
      I1 => \^state_reg[1]_1\,
      I2 => \^state_reg[1]_0\,
      O => \q_reg[0]_3\
    );
\q[15]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCD7FFFF"
    )
        port map (
      I0 => \^rdack_reg\,
      I1 => \^state_reg[1]_1\,
      I2 => \^state_reg[1]_2\(0),
      I3 => \^state_reg[1]_0\,
      I4 => \addr_reg_reg[20]\(3),
      O => \q_reg[0]\
    );
\q[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => reg_3_42_we,
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[1]_1\,
      I3 => Q(1),
      O => \q_reg[5]\(1)
    );
\q[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => reg_3_42_we,
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[1]_1\,
      I3 => Q(2),
      O => \q_reg[5]\(2)
    );
\q[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => reg_3_42_we,
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[1]_1\,
      I3 => Q(3),
      O => \q_reg[5]\(3)
    );
\q[4]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => reg_3_42_we,
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[1]_1\,
      I3 => Q(4),
      O => \q_reg[5]\(4)
    );
\q[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => reg_3_42_we,
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[1]_1\,
      I3 => Q(5),
      O => \q_reg[5]\(5)
    );
\q[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004444000004040"
    )
        port map (
      I0 => \addr_reg_reg[14]\,
      I1 => \addr_reg_reg[20]\(0),
      I2 => \^state_reg[1]_0\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_1\,
      I5 => \^rdack_reg\,
      O => \q_reg[0]_2\
    );
rdack_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000208"
    )
        port map (
      I0 => \^rdack_reg\,
      I1 => \^state_reg[1]_2\(0),
      I2 => \^state_reg[1]_0\,
      I3 => \^state_reg[1]_1\,
      I4 => regs_rdack,
      O => rdack0
    );
\rddata_out[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000014000000"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => \^state_reg[1]_2\(0),
      I2 => \^state_reg[1]_1\,
      I3 => \^rdack_reg\,
      I4 => \addr_reg_reg[20]\(3),
      I5 => \addr_reg_reg[20]_0\,
      O => \rddata_out_reg[4]\
    );
\re_prev_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002022"
    )
        port map (
      I0 => \^re_prev_reg\,
      I1 => \addr_reg_reg[0]\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_0\,
      I4 => \addr_reg_reg[20]\(4),
      I5 => \addr_reg_reg[20]\(1),
      O => reg_3_1_re
    );
\re_prev_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002A80088"
    )
        port map (
      I0 => \addr_reg_reg[20]\(3),
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[1]_2\(0),
      I3 => \^state_reg[1]_1\,
      I4 => \^rdack_reg\,
      I5 => \addr_reg_reg[12]\,
      O => \^re_prev_reg\
    );
re_prev_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFCCD7"
    )
        port map (
      I0 => \^rdack_reg\,
      I1 => \^state_reg[1]_1\,
      I2 => \^state_reg[1]_2\(0),
      I3 => \^state_reg[1]_0\,
      I4 => \addr_reg_reg[12]\,
      O => re_prev_reg_0
    );
\re_prev_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \^state_reg[1]_1\,
      I1 => \^state_reg[1]_0\,
      I2 => \addr_reg_reg[20]\(4),
      I3 => \addr_reg_reg[20]\(1),
      O => re_prev_reg_1
    );
read_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABFBAAAA"
    )
        port map (
      I0 => mdio_rd,
      I1 => regs_rdack,
      I2 => \^control_reg_reg\,
      I3 => drp_ack,
      I4 => \^rdack_reg\,
      O => read_reg_i_1_n_0
    );
read_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => read_reg_i_1_n_0,
      Q => \^rdack_reg\,
      R => areset_coreclk
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFAFF030FAAAA"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => mgmt_wrack,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => mdio_rd,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00CC008B8B8B88"
    )
        port map (
      I0 => \state[0]_i_4_n_0\,
      I1 => \^state_reg[1]_1\,
      I2 => mdio_we_rising,
      I3 => indirect_read,
      I4 => mdio_rd,
      I5 => \^state_reg[1]_2\(0),
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA88A"
    )
        port map (
      I0 => regs_wrack,
      I1 => \^state_reg[1]_0\,
      I2 => \^state_reg[1]_2\(0),
      I3 => \^state_reg[1]_1\,
      I4 => \^rdack_reg\,
      O => mgmt_wrack
    );
\state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEF00000220"
    )
        port map (
      I0 => drp_ack,
      I1 => \^rdack_reg\,
      I2 => \^state_reg[1]_1\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_0\,
      I5 => regs_rdack,
      O => \state[0]_i_4_n_0\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010101400100014"
    )
        port map (
      I0 => areset_coreclk,
      I1 => \^state_reg[1]_1\,
      I2 => \^state_reg[1]_2\(0),
      I3 => \^state_reg[1]_0\,
      I4 => mdio_rd,
      I5 => regs_wrack,
      O => \state[1]_i_1__0_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000003032"
    )
        port map (
      I0 => mdio_we_rising,
      I1 => mdio_rd,
      I2 => \^state_reg[1]_0\,
      I3 => \^state_reg[1]_2\(0),
      I4 => \^state_reg[1]_1\,
      I5 => areset_coreclk,
      O => \state[2]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \^state_reg[1]_2\(0),
      R => areset_coreclk
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \state[1]_i_1__0_n_0\,
      Q => \^state_reg[1]_1\,
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \state[2]_i_1_n_0\,
      Q => \^state_reg[1]_0\,
      R => '0'
    );
toggle_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEB00000014"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => \^state_reg[1]_2\(0),
      I2 => \^state_reg[1]_1\,
      I3 => \^rdack_reg\,
      I4 => control_reg,
      I5 => toggle_reg,
      O => toggle_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_mdio_interface is
  port (
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    mdio_we : out STD_LOGIC;
    mdio_rd : out STD_LOGIC;
    mdio_we_rising_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_reg_reg[20]\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    p_0_in : out STD_LOGIC;
    \q_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \q_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_1\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_2\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[9]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \q_reg[15]_3\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_4\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_5\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    areset_coreclk : in STD_LOGIC;
    mdc_rising : in STD_LOGIC;
    mdio_in_reg5_reg : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    mdio_we_reg : in STD_LOGIC;
    regs_rdack : in STD_LOGIC;
    mgmt_drp_cs : in STD_LOGIC;
    drp_ack : in STD_LOGIC;
    read_reg : in STD_LOGIC;
    reg_3_36_we : in STD_LOGIC;
    reg_3_41_we : in STD_LOGIC;
    reg_3_38_we : in STD_LOGIC;
    reg_3_35_we : in STD_LOGIC;
    reg_3_34_we : in STD_LOGIC;
    reg_3_37_we : in STD_LOGIC;
    reg_3_65535_we : in STD_LOGIC;
    reg_3_40_we : in STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[4]\ : in STD_LOGIC;
    \q_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_mdio_interface : entity is "ten_gig_eth_pcs_pma_v6_0_3_mdio_interface";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_mdio_interface;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_mdio_interface is
  signal \FSM_sequential_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \addr_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \addr_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \addr_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \addr_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \addr_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \addr_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \addr_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \addr_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \addr_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \addr_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \addr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \^addr_reg_reg[20]\ : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal an_addr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal an_addr_int : STD_LOGIC;
  signal \an_addr_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[10]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[11]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[11]_i_3_n_0\ : STD_LOGIC;
  signal \an_addr_int[11]_i_4_n_0\ : STD_LOGIC;
  signal \an_addr_int[11]_i_5_n_0\ : STD_LOGIC;
  signal \an_addr_int[11]_i_6_n_0\ : STD_LOGIC;
  signal \an_addr_int[12]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[14]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_10_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_11_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_12_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_13_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_2_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_3_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_4_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_5_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_7_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_8_n_0\ : STD_LOGIC;
  signal \an_addr_int[15]_i_9_n_0\ : STD_LOGIC;
  signal \an_addr_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[3]_i_3_n_0\ : STD_LOGIC;
  signal \an_addr_int[3]_i_4_n_0\ : STD_LOGIC;
  signal \an_addr_int[3]_i_5_n_0\ : STD_LOGIC;
  signal \an_addr_int[3]_i_6_n_0\ : STD_LOGIC;
  signal \an_addr_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[7]_i_3_n_0\ : STD_LOGIC;
  signal \an_addr_int[7]_i_4_n_0\ : STD_LOGIC;
  signal \an_addr_int[7]_i_5_n_0\ : STD_LOGIC;
  signal \an_addr_int[7]_i_6_n_0\ : STD_LOGIC;
  signal \an_addr_int[8]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int[9]_i_1_n_0\ : STD_LOGIC;
  signal \an_addr_int_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \an_addr_int_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \an_addr_int_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \an_addr_int_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \an_addr_int_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \an_addr_int_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \an_addr_int_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \an_addr_int_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \an_addr_int_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \an_addr_int_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \an_addr_int_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \an_addr_int_reg[15]_i_6_n_4\ : STD_LOGIC;
  signal \an_addr_int_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \an_addr_int_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \an_addr_int_reg[15]_i_6_n_7\ : STD_LOGIC;
  signal \an_addr_int_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \an_addr_int_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \an_addr_int_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \an_addr_int_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \an_addr_int_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \an_addr_int_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \an_addr_int_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \an_addr_int_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \an_addr_int_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \an_addr_int_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \an_addr_int_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \an_addr_int_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \an_addr_int_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \an_addr_int_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \an_addr_int_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \an_addr_int_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \bit_count[2]_i_2_n_0\ : STD_LOGIC;
  signal \bit_count[2]_i_3_n_0\ : STD_LOGIC;
  signal \bit_count[2]_i_4_n_0\ : STD_LOGIC;
  signal \bit_count[2]_i_5_n_0\ : STD_LOGIC;
  signal \bit_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \bit_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \bit_count[4]_i_5_n_0\ : STD_LOGIC;
  signal bit_count_load_en : STD_LOGIC;
  signal bit_count_load_en0 : STD_LOGIC;
  signal bit_count_load_value : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bit_count_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data_captured : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_captured[15]_i_1_n_0\ : STD_LOGIC;
  signal data_captured_0 : STD_LOGIC;
  signal devad_comb : STD_LOGIC_VECTOR ( 0 to 0 );
  signal devad_match : STD_LOGIC;
  signal devad_match0 : STD_LOGIC;
  signal devad_match_i_2_n_0 : STD_LOGIC;
  signal devad_match_i_3_n_0 : STD_LOGIC;
  signal devad_match_i_4_n_0 : STD_LOGIC;
  signal devad_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal devad_reg0 : STD_LOGIC;
  signal indirect_read_i_3_n_0 : STD_LOGIC;
  signal indirect_read_i_4_n_0 : STD_LOGIC;
  signal indirect_read_i_5_n_0 : STD_LOGIC;
  signal indirect_read_i_6_n_0 : STD_LOGIC;
  signal mdc_just_rose : STD_LOGIC;
  signal \mdc_rising_reg__0\ : STD_LOGIC;
  signal mdio_out_i_2_n_0 : STD_LOGIC;
  signal mdio_out_i_3_n_0 : STD_LOGIC;
  signal mdio_out_int : STD_LOGIC;
  signal \^mdio_rd\ : STD_LOGIC;
  signal mdio_tri_int : STD_LOGIC;
  signal \^mdio_we\ : STD_LOGIC;
  signal new_state1 : STD_LOGIC;
  signal opcode0 : STD_LOGIC;
  signal \opcode[0]_i_1_n_0\ : STD_LOGIC;
  signal \opcode[1]_i_1_n_0\ : STD_LOGIC;
  signal \opcode[1]_i_3_n_0\ : STD_LOGIC;
  signal \opcode_reg_n_0_[0]\ : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pcs_addr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal pcs_addr_int : STD_LOGIC;
  signal \pcs_addr_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[10]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[11]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[11]_i_3_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[11]_i_4_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[11]_i_5_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[11]_i_6_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[12]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[14]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_10_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_11_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_2_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_3_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_4_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_5_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_7_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_8_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[15]_i_9_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[3]_i_3_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[3]_i_4_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[3]_i_5_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[3]_i_6_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[7]_i_3_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[7]_i_4_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[7]_i_5_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[7]_i_6_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[8]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int[9]_i_1_n_0\ : STD_LOGIC;
  signal \pcs_addr_int_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \pcs_addr_int_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \pcs_addr_int_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \pcs_addr_int_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \pcs_addr_int_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \pcs_addr_int_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \pcs_addr_int_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \pcs_addr_int_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \pcs_addr_int_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \pcs_addr_int_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \pcs_addr_int_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \pcs_addr_int_reg[15]_i_6_n_4\ : STD_LOGIC;
  signal \pcs_addr_int_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \pcs_addr_int_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \pcs_addr_int_reg[15]_i_6_n_7\ : STD_LOGIC;
  signal \pcs_addr_int_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \pcs_addr_int_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \pcs_addr_int_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \pcs_addr_int_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \pcs_addr_int_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \pcs_addr_int_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \pcs_addr_int_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \pcs_addr_int_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \pcs_addr_int_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \pcs_addr_int_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \pcs_addr_int_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \pcs_addr_int_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \pcs_addr_int_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \pcs_addr_int_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \pcs_addr_int_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \pcs_addr_int_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal pma_addr_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \pma_addr_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[10]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[11]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[11]_i_3_n_0\ : STD_LOGIC;
  signal \pma_addr_int[11]_i_4_n_0\ : STD_LOGIC;
  signal \pma_addr_int[11]_i_5_n_0\ : STD_LOGIC;
  signal \pma_addr_int[11]_i_6_n_0\ : STD_LOGIC;
  signal \pma_addr_int[12]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[13]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[14]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_10_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_11_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_12_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_2_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_3_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_4_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_6_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_7_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_8_n_0\ : STD_LOGIC;
  signal \pma_addr_int[15]_i_9_n_0\ : STD_LOGIC;
  signal \pma_addr_int[1]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[2]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[3]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[3]_i_3_n_0\ : STD_LOGIC;
  signal \pma_addr_int[3]_i_4_n_0\ : STD_LOGIC;
  signal \pma_addr_int[3]_i_5_n_0\ : STD_LOGIC;
  signal \pma_addr_int[3]_i_6_n_0\ : STD_LOGIC;
  signal \pma_addr_int[4]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[5]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[6]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[7]_i_3_n_0\ : STD_LOGIC;
  signal \pma_addr_int[7]_i_4_n_0\ : STD_LOGIC;
  signal \pma_addr_int[7]_i_5_n_0\ : STD_LOGIC;
  signal \pma_addr_int[7]_i_6_n_0\ : STD_LOGIC;
  signal \pma_addr_int[8]_i_1_n_0\ : STD_LOGIC;
  signal \pma_addr_int[9]_i_1_n_0\ : STD_LOGIC;
  signal pma_addr_int_1 : STD_LOGIC;
  signal \pma_addr_int_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \pma_addr_int_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \pma_addr_int_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \pma_addr_int_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \pma_addr_int_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \pma_addr_int_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \pma_addr_int_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \pma_addr_int_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \pma_addr_int_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \pma_addr_int_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \pma_addr_int_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \pma_addr_int_reg[15]_i_5_n_4\ : STD_LOGIC;
  signal \pma_addr_int_reg[15]_i_5_n_5\ : STD_LOGIC;
  signal \pma_addr_int_reg[15]_i_5_n_6\ : STD_LOGIC;
  signal \pma_addr_int_reg[15]_i_5_n_7\ : STD_LOGIC;
  signal \pma_addr_int_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \pma_addr_int_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \pma_addr_int_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \pma_addr_int_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \pma_addr_int_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \pma_addr_int_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \pma_addr_int_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \pma_addr_int_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \pma_addr_int_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \pma_addr_int_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \pma_addr_int_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \pma_addr_int_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \pma_addr_int_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \pma_addr_int_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \pma_addr_int_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \pma_addr_int_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal rd0 : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal rd_i_3_n_0 : STD_LOGIC;
  signal rd_i_4_n_0 : STD_LOGIC;
  signal rd_i_5_n_0 : STD_LOGIC;
  signal \shift_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \shift_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of state : signal is "yes";
  signal we0_out : STD_LOGIC;
  signal \NLW_an_addr_int_reg[15]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pcs_addr_int_reg[15]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_pma_addr_int_reg[15]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[3]_i_2\ : label is "soft_lutpair147";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM of \addr_reg[15]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \addr_reg[16]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \addr_reg[17]_i_2\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \addr_reg[17]_i_6\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \addr_reg[17]_i_8\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \addr_reg[18]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \addr_reg[19]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \addr_reg[20]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \an_addr_int[0]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \an_addr_int[10]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \an_addr_int[11]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \an_addr_int[12]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \an_addr_int[13]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \an_addr_int[14]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \an_addr_int[15]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \an_addr_int[15]_i_4\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \an_addr_int[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \an_addr_int[2]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \an_addr_int[3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \an_addr_int[4]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \an_addr_int[5]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \an_addr_int[6]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \an_addr_int[7]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \an_addr_int[8]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \an_addr_int[9]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \bit_count[0]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \bit_count[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \bit_count[2]_i_5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \bit_count[4]_i_5\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \bit_count[4]_i_6\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of devad_match_i_4 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of indirect_read_i_6 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of mdio_out_i_3 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \opcode[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \opcode[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \pcs_addr_int[0]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \pcs_addr_int[10]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \pcs_addr_int[11]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \pcs_addr_int[12]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \pcs_addr_int[13]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \pcs_addr_int[14]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \pcs_addr_int[15]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \pcs_addr_int[15]_i_7\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \pcs_addr_int[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \pcs_addr_int[2]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \pcs_addr_int[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \pcs_addr_int[4]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \pcs_addr_int[5]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \pcs_addr_int[6]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \pcs_addr_int[7]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \pcs_addr_int[8]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \pcs_addr_int[9]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \pma_addr_int[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \pma_addr_int[10]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \pma_addr_int[11]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \pma_addr_int[12]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \pma_addr_int[13]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \pma_addr_int[14]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \pma_addr_int[15]_i_2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \pma_addr_int[1]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \pma_addr_int[2]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \pma_addr_int[3]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \pma_addr_int[4]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \pma_addr_int[5]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \pma_addr_int[6]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \pma_addr_int[7]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \pma_addr_int[8]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \pma_addr_int[9]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \q[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \q[10]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \q[10]_i_1__0\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \q[10]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \q[10]_i_1__2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \q[10]_i_1__3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \q[10]_i_1__4\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \q[10]_i_1__5\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \q[11]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \q[11]_i_1__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \q[11]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \q[11]_i_1__2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \q[11]_i_1__3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \q[11]_i_1__4\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \q[11]_i_1__5\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \q[12]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \q[12]_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \q[12]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \q[12]_i_1__2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \q[12]_i_1__3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \q[12]_i_1__4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \q[12]_i_1__5\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \q[13]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \q[13]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \q[13]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \q[13]_i_1__2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \q[13]_i_1__3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \q[13]_i_1__4\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \q[13]_i_1__5\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \q[14]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \q[14]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \q[14]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \q[14]_i_1__2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \q[14]_i_1__3\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \q[14]_i_1__4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \q[14]_i_1__5\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \q[15]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \q[15]_i_2__0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \q[15]_i_2__1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \q[15]_i_2__2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \q[15]_i_2__3\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \q[15]_i_2__4\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \q[15]_i_2__5\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \q[1]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \q[1]_i_1__0\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \q[1]_i_1__1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \q[1]_i_1__2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \q[1]_i_1__3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \q[1]_i_1__4\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \q[1]_i_1__5\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \q[1]_i_1__6\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \q[1]_i_1__7\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \q[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \q[2]_i_1__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \q[2]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \q[2]_i_1__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \q[2]_i_1__3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \q[2]_i_1__4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \q[2]_i_1__5\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \q[2]_i_1__6\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \q[2]_i_1__7\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \q[3]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \q[3]_i_1__0\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \q[3]_i_1__1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \q[3]_i_1__2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \q[3]_i_1__3\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \q[3]_i_1__4\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \q[3]_i_1__5\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \q[3]_i_1__6\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \q[3]_i_1__7\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \q[4]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \q[4]_i_1__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \q[4]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \q[4]_i_1__2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \q[4]_i_1__3\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \q[4]_i_1__4\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \q[4]_i_1__5\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \q[4]_i_1__6\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \q[4]_i_1__7\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \q[5]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \q[5]_i_1__1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \q[5]_i_1__2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \q[5]_i_1__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \q[5]_i_1__4\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \q[5]_i_1__5\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \q[5]_i_1__6\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \q[5]_i_1__7\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \q[5]_i_1__8\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \q[6]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \q[6]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \q[6]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \q[6]_i_1__2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \q[6]_i_1__3\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \q[6]_i_1__4\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \q[6]_i_1__5\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \q[6]_i_1__6\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \q[6]_i_1__7\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \q[7]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \q[7]_i_1__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \q[7]_i_1__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \q[7]_i_1__2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \q[7]_i_1__3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \q[7]_i_1__4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \q[7]_i_1__5\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \q[7]_i_1__6\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \q[7]_i_1__7\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \q[8]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \q[8]_i_1__0\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \q[8]_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \q[8]_i_1__2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \q[8]_i_1__3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \q[8]_i_1__4\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \q[8]_i_1__5\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \q[8]_i_1__6\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \q[8]_i_1__7\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \q[9]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \q[9]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \q[9]_i_1__2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \q[9]_i_1__3\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \q[9]_i_1__5\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \q[9]_i_1__6\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \q[9]_i_1__7\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \q[9]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \q[9]_i_2__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of rd_i_1 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of rd_i_3 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of rd_i_4 : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \shift_reg[0]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \shift_reg[10]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \shift_reg[11]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \shift_reg[12]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \shift_reg[13]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \shift_reg[14]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \shift_reg[15]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \shift_reg[1]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \shift_reg[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \shift_reg[3]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \shift_reg[4]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \shift_reg[5]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \shift_reg[6]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \shift_reg[7]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \shift_reg[8]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \shift_reg[9]_i_1\ : label is "soft_lutpair164";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \addr_reg_reg[20]\(20 downto 0) <= \^addr_reg_reg[20]\(20 downto 0);
  mdio_rd <= \^mdio_rd\;
  mdio_we <= \^mdio_we\;
  p_0_in <= \^p_0_in\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000E015E"
    )
        port map (
      I0 => state(3),
      I1 => devad_comb(0),
      I2 => state(2),
      I3 => state(1),
      I4 => state(0),
      I5 => \FSM_sequential_state[0]_i_2_n_0\,
      O => \FSM_sequential_state[0]_i_1__0_n_0\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA1000000000"
    )
        port map (
      I0 => \FSM_sequential_state[3]_i_2_n_0\,
      I1 => rd_i_2_n_0,
      I2 => new_state1,
      I3 => state(0),
      I4 => state(3),
      I5 => state(2),
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_2_n_0\,
      I1 => state(1),
      I2 => \FSM_sequential_state[1]_i_2_n_0\,
      I3 => \FSM_sequential_state[1]_i_3_n_0\,
      O => \FSM_sequential_state[1]_i_1__0_n_0\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001C0000"
    )
        port map (
      I0 => \FSM_sequential_state[3]_i_2_n_0\,
      I1 => state(3),
      I2 => state(2),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state[1]_i_2_n_0\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000030044"
    )
        port map (
      I0 => \FSM_sequential_state[3]_i_2_n_0\,
      I1 => state(0),
      I2 => state(3),
      I3 => state(2),
      I4 => state(1),
      I5 => devad_comb(0),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABBEAABA"
    )
        port map (
      I0 => \FSM_sequential_state[2]_i_2_n_0\,
      I1 => state(3),
      I2 => state(2),
      I3 => state(1),
      I4 => state(0),
      O => \FSM_sequential_state[2]_i_1__0_n_0\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000000040000"
    )
        port map (
      I0 => state(0),
      I1 => new_state1,
      I2 => rd_i_2_n_0,
      I3 => state(3),
      I4 => state(2),
      I5 => \FSM_sequential_state[3]_i_2_n_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      I2 => state(3),
      I3 => state(0),
      I4 => \FSM_sequential_state[3]_i_2_n_0\,
      I5 => \FSM_sequential_state[3]_i_3_n_0\,
      O => \FSM_sequential_state[3]_i_1_n_0\
    );
\FSM_sequential_state[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bit_count_reg__0\(0),
      I1 => \bit_count_reg__0\(3),
      I2 => \bit_count_reg__0\(4),
      I3 => \bit_count_reg__0\(2),
      I4 => \bit_count_reg__0\(1),
      O => \FSM_sequential_state[3]_i_2_n_0\
    );
\FSM_sequential_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => rd_i_2_n_0,
      I1 => state(1),
      I2 => new_state1,
      I3 => state(0),
      I4 => state(3),
      I5 => state(2),
      O => \FSM_sequential_state[3]_i_3_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \FSM_sequential_state[0]_i_1__0_n_0\,
      Q => state(0),
      R => areset_coreclk
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \FSM_sequential_state[1]_i_1__0_n_0\,
      Q => state(1),
      R => areset_coreclk
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \FSM_sequential_state[2]_i_1__0_n_0\,
      Q => state(2),
      R => areset_coreclk
    );
\FSM_sequential_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \FSM_sequential_state[3]_i_1_n_0\,
      Q => state(3),
      R => areset_coreclk
    );
\addr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => an_addr(0),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => \addr_reg[8]_i_2_n_0\,
      I3 => pcs_addr(0),
      I4 => \addr_reg[17]_i_2_n_0\,
      I5 => pma_addr_int(0),
      O => \^addr_reg_reg[20]\(0)
    );
\addr_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => an_addr(10),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => pcs_addr(10),
      I3 => \addr_reg[17]_i_2_n_0\,
      I4 => pma_addr_int(10),
      O => \^addr_reg_reg[20]\(10)
    );
\addr_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => an_addr(11),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => pcs_addr(11),
      I3 => \addr_reg[17]_i_2_n_0\,
      I4 => pma_addr_int(11),
      O => \^addr_reg_reg[20]\(11)
    );
\addr_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => an_addr(12),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => pcs_addr(12),
      I3 => \addr_reg[17]_i_2_n_0\,
      I4 => pma_addr_int(12),
      O => \^addr_reg_reg[20]\(12)
    );
\addr_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => an_addr(13),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => pcs_addr(13),
      I3 => \addr_reg[17]_i_2_n_0\,
      I4 => pma_addr_int(13),
      O => \^addr_reg_reg[20]\(13)
    );
\addr_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => an_addr(14),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => pcs_addr(14),
      I3 => \addr_reg[17]_i_2_n_0\,
      I4 => pma_addr_int(14),
      O => \^addr_reg_reg[20]\(14)
    );
\addr_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => an_addr(15),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => pcs_addr(15),
      I3 => \addr_reg[17]_i_2_n_0\,
      I4 => pma_addr_int(15),
      O => \^addr_reg_reg[20]\(15)
    );
\addr_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFAFAFCFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => devad_reg(2),
      I2 => \addr_reg[15]_i_3_n_0\,
      I3 => devad_reg(0),
      I4 => devad_match_i_2_n_0,
      I5 => devad_comb(0),
      O => \addr_reg[15]_i_2_n_0\
    );
\addr_reg[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \^q\(2),
      I1 => devad_reg(3),
      I2 => \^q\(3),
      I3 => devad_match_i_2_n_0,
      I4 => devad_reg(4),
      O => \addr_reg[15]_i_3_n_0\
    );
\addr_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFD000000FD00"
    )
        port map (
      I0 => \addr_reg[17]_i_4_n_0\,
      I1 => \addr_reg[16]_i_2_n_0\,
      I2 => \addr_reg[17]_i_3_n_0\,
      I3 => devad_comb(0),
      I4 => devad_match_i_2_n_0,
      I5 => devad_reg(0),
      O => \^addr_reg_reg[20]\(16)
    );
\addr_reg[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => devad_reg(1),
      I1 => devad_match_i_2_n_0,
      I2 => \^q\(0),
      O => \addr_reg[16]_i_2_n_0\
    );
\addr_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA02A2AAAAAAAA"
    )
        port map (
      I0 => \addr_reg[17]_i_2_n_0\,
      I1 => devad_comb(0),
      I2 => devad_match_i_2_n_0,
      I3 => devad_reg(0),
      I4 => \addr_reg[17]_i_3_n_0\,
      I5 => \addr_reg[17]_i_4_n_0\,
      O => \^addr_reg_reg[20]\(17)
    );
\addr_reg[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => devad_reg(1),
      I1 => devad_match_i_2_n_0,
      I2 => \^q\(0),
      O => \addr_reg[17]_i_2_n_0\
    );
\addr_reg[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => read_reg,
      I1 => \^mdio_rd\,
      I2 => \addr_reg[17]_i_5_n_0\,
      I3 => \addr_reg[17]_i_6_n_0\,
      I4 => pcs_addr(0),
      O => \addr_reg[17]_i_3_n_0\
    );
\addr_reg[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101000051015"
    )
        port map (
      I0 => \^addr_reg_reg[20]\(18),
      I1 => devad_reg(4),
      I2 => devad_match_i_2_n_0,
      I3 => \^q\(3),
      I4 => devad_reg(3),
      I5 => \^q\(2),
      O => \addr_reg[17]_i_4_n_0\
    );
\addr_reg[17]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => pcs_addr(2),
      I1 => pcs_addr(8),
      I2 => pcs_addr(6),
      I3 => pcs_addr(7),
      I4 => \addr_reg[17]_i_7_n_0\,
      O => \addr_reg[17]_i_5_n_0\
    );
\addr_reg[17]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => pcs_addr(11),
      I1 => pcs_addr(12),
      I2 => pcs_addr(9),
      I3 => pcs_addr(10),
      I4 => \addr_reg[17]_i_8_n_0\,
      O => \addr_reg[17]_i_6_n_0\
    );
\addr_reg[17]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => pcs_addr(1),
      I1 => pcs_addr(5),
      I2 => pcs_addr(3),
      I3 => \q_reg[5]\(0),
      I4 => \q_reg[5]\(1),
      O => \addr_reg[17]_i_7_n_0\
    );
\addr_reg[17]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => pcs_addr(14),
      I1 => pcs_addr(13),
      I2 => pcs_addr(15),
      I3 => pcs_addr(4),
      O => \addr_reg[17]_i_8_n_0\
    );
\addr_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => devad_reg(2),
      I1 => devad_match_i_2_n_0,
      I2 => \^q\(1),
      O => \^addr_reg_reg[20]\(18)
    );
\addr_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => devad_reg(3),
      I1 => devad_match_i_2_n_0,
      I2 => \^q\(2),
      O => \^addr_reg_reg[20]\(19)
    );
\addr_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => an_addr(1),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => pcs_addr(1),
      I3 => \addr_reg[17]_i_2_n_0\,
      I4 => pma_addr_int(1),
      O => \^addr_reg_reg[20]\(1)
    );
\addr_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => devad_reg(4),
      I1 => devad_match_i_2_n_0,
      I2 => \^q\(3),
      O => \^addr_reg_reg[20]\(20)
    );
\addr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888BBB8BBB8"
    )
        port map (
      I0 => an_addr(2),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => \addr_reg[8]_i_2_n_0\,
      I3 => pcs_addr(2),
      I4 => pma_addr_int(2),
      I5 => \addr_reg[16]_i_2_n_0\,
      O => \^addr_reg_reg[20]\(2)
    );
\addr_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => an_addr(3),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => pcs_addr(3),
      I3 => \addr_reg[17]_i_2_n_0\,
      I4 => pma_addr_int(3),
      O => \^addr_reg_reg[20]\(3)
    );
\addr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888BBB8BBB8"
    )
        port map (
      I0 => an_addr(4),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => \addr_reg[8]_i_2_n_0\,
      I3 => pcs_addr(4),
      I4 => pma_addr_int(4),
      I5 => \addr_reg[16]_i_2_n_0\,
      O => \^addr_reg_reg[20]\(4)
    );
\addr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => an_addr(5),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => \addr_reg[8]_i_2_n_0\,
      I3 => pcs_addr(5),
      I4 => \addr_reg[17]_i_2_n_0\,
      I5 => pma_addr_int(5),
      O => \^addr_reg_reg[20]\(5)
    );
\addr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888BBB8BBB8"
    )
        port map (
      I0 => an_addr(6),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => \addr_reg[8]_i_2_n_0\,
      I3 => pcs_addr(6),
      I4 => pma_addr_int(6),
      I5 => \addr_reg[16]_i_2_n_0\,
      O => \^addr_reg_reg[20]\(6)
    );
\addr_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => an_addr(7),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => pcs_addr(7),
      I3 => \addr_reg[17]_i_2_n_0\,
      I4 => pma_addr_int(7),
      O => \^addr_reg_reg[20]\(7)
    );
\addr_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888BBB8BBB8"
    )
        port map (
      I0 => an_addr(8),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => \addr_reg[8]_i_2_n_0\,
      I3 => pcs_addr(8),
      I4 => pma_addr_int(8),
      I5 => \addr_reg[16]_i_2_n_0\,
      O => \^addr_reg_reg[20]\(8)
    );
\addr_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DFF1D1D1D1D"
    )
        port map (
      I0 => \^q\(0),
      I1 => devad_match_i_2_n_0,
      I2 => devad_reg(1),
      I3 => \^mdio_rd\,
      I4 => read_reg,
      I5 => \^p_0_in\,
      O => \addr_reg[8]_i_2_n_0\
    );
\addr_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => an_addr(9),
      I1 => \addr_reg[15]_i_2_n_0\,
      I2 => pcs_addr(9),
      I3 => \addr_reg[17]_i_2_n_0\,
      I4 => pma_addr_int(9),
      O => \^addr_reg_reg[20]\(9)
    );
\an_addr_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[3]_i_2_n_7\,
      I1 => new_state1,
      I2 => devad_comb(0),
      O => \an_addr_int[0]_i_1_n_0\
    );
\an_addr_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[11]_i_2_n_5\,
      I1 => new_state1,
      I2 => \^q\(9),
      O => \an_addr_int[10]_i_1_n_0\
    );
\an_addr_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[11]_i_2_n_4\,
      I1 => new_state1,
      I2 => \^q\(10),
      O => \an_addr_int[11]_i_1_n_0\
    );
\an_addr_int[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(11),
      O => \an_addr_int[11]_i_3_n_0\
    );
\an_addr_int[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(10),
      O => \an_addr_int[11]_i_4_n_0\
    );
\an_addr_int[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(9),
      O => \an_addr_int[11]_i_5_n_0\
    );
\an_addr_int[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(8),
      O => \an_addr_int[11]_i_6_n_0\
    );
\an_addr_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[15]_i_6_n_7\,
      I1 => new_state1,
      I2 => \^q\(11),
      O => \an_addr_int[12]_i_1_n_0\
    );
\an_addr_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[15]_i_6_n_6\,
      I1 => new_state1,
      I2 => \^q\(12),
      O => \an_addr_int[13]_i_1_n_0\
    );
\an_addr_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[15]_i_6_n_5\,
      I1 => new_state1,
      I2 => \^q\(13),
      O => \an_addr_int[14]_i_1_n_0\
    );
\an_addr_int[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \an_addr_int[15]_i_3_n_0\,
      I1 => \an_addr_int[15]_i_4_n_0\,
      I2 => devad_reg(2),
      I3 => devad_reg(4),
      I4 => devad_reg(3),
      I5 => \an_addr_int[15]_i_5_n_0\,
      O => an_addr_int
    );
\an_addr_int[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(15),
      O => \an_addr_int[15]_i_10_n_0\
    );
\an_addr_int[15]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(14),
      O => \an_addr_int[15]_i_11_n_0\
    );
\an_addr_int[15]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(13),
      O => \an_addr_int[15]_i_12_n_0\
    );
\an_addr_int[15]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(12),
      O => \an_addr_int[15]_i_13_n_0\
    );
\an_addr_int[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[15]_i_6_n_4\,
      I1 => new_state1,
      I2 => \^q\(14),
      O => \an_addr_int[15]_i_2_n_0\
    );
\an_addr_int[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => mdc_rising,
      I1 => state(1),
      I2 => state(0),
      I3 => state(2),
      I4 => state(3),
      I5 => mdio_out_i_3_n_0,
      O => \an_addr_int[15]_i_3_n_0\
    );
\an_addr_int[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => devad_reg(0),
      I1 => \opcode_reg_n_0_[0]\,
      I2 => devad_reg(1),
      O => \an_addr_int[15]_i_4_n_0\
    );
\an_addr_int[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \an_addr_int[15]_i_7_n_0\,
      I1 => \an_addr_int[15]_i_8_n_0\,
      I2 => \an_addr_int[15]_i_9_n_0\,
      I3 => an_addr(4),
      I4 => an_addr(9),
      I5 => an_addr(0),
      O => \an_addr_int[15]_i_5_n_0\
    );
\an_addr_int[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => an_addr(15),
      I1 => an_addr(11),
      I2 => new_state1,
      I3 => an_addr(12),
      I4 => an_addr(2),
      I5 => an_addr(5),
      O => \an_addr_int[15]_i_7_n_0\
    );
\an_addr_int[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => an_addr(14),
      I1 => an_addr(7),
      I2 => an_addr(10),
      I3 => an_addr(8),
      O => \an_addr_int[15]_i_8_n_0\
    );
\an_addr_int[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => an_addr(13),
      I1 => an_addr(6),
      I2 => an_addr(3),
      I3 => an_addr(1),
      O => \an_addr_int[15]_i_9_n_0\
    );
\an_addr_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[3]_i_2_n_6\,
      I1 => new_state1,
      I2 => \^q\(0),
      O => \an_addr_int[1]_i_1_n_0\
    );
\an_addr_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[3]_i_2_n_5\,
      I1 => new_state1,
      I2 => \^q\(1),
      O => \an_addr_int[2]_i_1_n_0\
    );
\an_addr_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[3]_i_2_n_4\,
      I1 => new_state1,
      I2 => \^q\(2),
      O => \an_addr_int[3]_i_1_n_0\
    );
\an_addr_int[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(3),
      O => \an_addr_int[3]_i_3_n_0\
    );
\an_addr_int[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(2),
      O => \an_addr_int[3]_i_4_n_0\
    );
\an_addr_int[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(1),
      O => \an_addr_int[3]_i_5_n_0\
    );
\an_addr_int[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => an_addr(0),
      O => \an_addr_int[3]_i_6_n_0\
    );
\an_addr_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[7]_i_2_n_7\,
      I1 => new_state1,
      I2 => \^q\(3),
      O => \an_addr_int[4]_i_1_n_0\
    );
\an_addr_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[7]_i_2_n_6\,
      I1 => new_state1,
      I2 => \^q\(4),
      O => \an_addr_int[5]_i_1_n_0\
    );
\an_addr_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[7]_i_2_n_5\,
      I1 => new_state1,
      I2 => \^q\(5),
      O => \an_addr_int[6]_i_1_n_0\
    );
\an_addr_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[7]_i_2_n_4\,
      I1 => new_state1,
      I2 => \^q\(6),
      O => \an_addr_int[7]_i_1_n_0\
    );
\an_addr_int[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(7),
      O => \an_addr_int[7]_i_3_n_0\
    );
\an_addr_int[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(6),
      O => \an_addr_int[7]_i_4_n_0\
    );
\an_addr_int[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(5),
      O => \an_addr_int[7]_i_5_n_0\
    );
\an_addr_int[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => an_addr(4),
      O => \an_addr_int[7]_i_6_n_0\
    );
\an_addr_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[11]_i_2_n_7\,
      I1 => new_state1,
      I2 => \^q\(7),
      O => \an_addr_int[8]_i_1_n_0\
    );
\an_addr_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \an_addr_int_reg[11]_i_2_n_6\,
      I1 => new_state1,
      I2 => \^q\(8),
      O => \an_addr_int[9]_i_1_n_0\
    );
\an_addr_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[0]_i_1_n_0\,
      Q => an_addr(0),
      R => areset_coreclk
    );
\an_addr_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[10]_i_1_n_0\,
      Q => an_addr(10),
      R => areset_coreclk
    );
\an_addr_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[11]_i_1_n_0\,
      Q => an_addr(11),
      R => areset_coreclk
    );
\an_addr_int_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \an_addr_int_reg[7]_i_2_n_0\,
      CO(3) => \an_addr_int_reg[11]_i_2_n_0\,
      CO(2) => \an_addr_int_reg[11]_i_2_n_1\,
      CO(1) => \an_addr_int_reg[11]_i_2_n_2\,
      CO(0) => \an_addr_int_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \an_addr_int_reg[11]_i_2_n_4\,
      O(2) => \an_addr_int_reg[11]_i_2_n_5\,
      O(1) => \an_addr_int_reg[11]_i_2_n_6\,
      O(0) => \an_addr_int_reg[11]_i_2_n_7\,
      S(3) => \an_addr_int[11]_i_3_n_0\,
      S(2) => \an_addr_int[11]_i_4_n_0\,
      S(1) => \an_addr_int[11]_i_5_n_0\,
      S(0) => \an_addr_int[11]_i_6_n_0\
    );
\an_addr_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[12]_i_1_n_0\,
      Q => an_addr(12),
      R => areset_coreclk
    );
\an_addr_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[13]_i_1_n_0\,
      Q => an_addr(13),
      R => areset_coreclk
    );
\an_addr_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[14]_i_1_n_0\,
      Q => an_addr(14),
      R => areset_coreclk
    );
\an_addr_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[15]_i_2_n_0\,
      Q => an_addr(15),
      R => areset_coreclk
    );
\an_addr_int_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \an_addr_int_reg[11]_i_2_n_0\,
      CO(3) => \NLW_an_addr_int_reg[15]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \an_addr_int_reg[15]_i_6_n_1\,
      CO(1) => \an_addr_int_reg[15]_i_6_n_2\,
      CO(0) => \an_addr_int_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \an_addr_int_reg[15]_i_6_n_4\,
      O(2) => \an_addr_int_reg[15]_i_6_n_5\,
      O(1) => \an_addr_int_reg[15]_i_6_n_6\,
      O(0) => \an_addr_int_reg[15]_i_6_n_7\,
      S(3) => \an_addr_int[15]_i_10_n_0\,
      S(2) => \an_addr_int[15]_i_11_n_0\,
      S(1) => \an_addr_int[15]_i_12_n_0\,
      S(0) => \an_addr_int[15]_i_13_n_0\
    );
\an_addr_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[1]_i_1_n_0\,
      Q => an_addr(1),
      R => areset_coreclk
    );
\an_addr_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[2]_i_1_n_0\,
      Q => an_addr(2),
      R => areset_coreclk
    );
\an_addr_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[3]_i_1_n_0\,
      Q => an_addr(3),
      R => areset_coreclk
    );
\an_addr_int_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \an_addr_int_reg[3]_i_2_n_0\,
      CO(2) => \an_addr_int_reg[3]_i_2_n_1\,
      CO(1) => \an_addr_int_reg[3]_i_2_n_2\,
      CO(0) => \an_addr_int_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => an_addr(0),
      O(3) => \an_addr_int_reg[3]_i_2_n_4\,
      O(2) => \an_addr_int_reg[3]_i_2_n_5\,
      O(1) => \an_addr_int_reg[3]_i_2_n_6\,
      O(0) => \an_addr_int_reg[3]_i_2_n_7\,
      S(3) => \an_addr_int[3]_i_3_n_0\,
      S(2) => \an_addr_int[3]_i_4_n_0\,
      S(1) => \an_addr_int[3]_i_5_n_0\,
      S(0) => \an_addr_int[3]_i_6_n_0\
    );
\an_addr_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[4]_i_1_n_0\,
      Q => an_addr(4),
      R => areset_coreclk
    );
\an_addr_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[5]_i_1_n_0\,
      Q => an_addr(5),
      R => areset_coreclk
    );
\an_addr_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[6]_i_1_n_0\,
      Q => an_addr(6),
      R => areset_coreclk
    );
\an_addr_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[7]_i_1_n_0\,
      Q => an_addr(7),
      R => areset_coreclk
    );
\an_addr_int_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \an_addr_int_reg[3]_i_2_n_0\,
      CO(3) => \an_addr_int_reg[7]_i_2_n_0\,
      CO(2) => \an_addr_int_reg[7]_i_2_n_1\,
      CO(1) => \an_addr_int_reg[7]_i_2_n_2\,
      CO(0) => \an_addr_int_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \an_addr_int_reg[7]_i_2_n_4\,
      O(2) => \an_addr_int_reg[7]_i_2_n_5\,
      O(1) => \an_addr_int_reg[7]_i_2_n_6\,
      O(0) => \an_addr_int_reg[7]_i_2_n_7\,
      S(3) => \an_addr_int[7]_i_3_n_0\,
      S(2) => \an_addr_int[7]_i_4_n_0\,
      S(1) => \an_addr_int[7]_i_5_n_0\,
      S(0) => \an_addr_int[7]_i_6_n_0\
    );
\an_addr_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[8]_i_1_n_0\,
      Q => an_addr(8),
      R => areset_coreclk
    );
\an_addr_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => an_addr_int,
      D => \an_addr_int[9]_i_1_n_0\,
      Q => an_addr(9),
      R => areset_coreclk
    );
\bit_count[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => bit_count_load_value(0),
      I1 => bit_count_load_en,
      I2 => \bit_count_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\bit_count[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => bit_count_load_value(0),
      I1 => bit_count_load_en,
      I2 => \bit_count_reg__0\(0),
      I3 => \bit_count_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\bit_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEEFEEFFFF"
    )
        port map (
      I0 => \bit_count[2]_i_2_n_0\,
      I1 => \bit_count[2]_i_3_n_0\,
      I2 => mdio_out_i_3_n_0,
      I3 => \bit_count[2]_i_4_n_0\,
      I4 => \bit_count[2]_i_5_n_0\,
      I5 => \bit_count_reg__0\(2),
      O => \p_0_in__0\(2)
    );
\bit_count[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000008F"
    )
        port map (
      I0 => bit_count_load_en0,
      I1 => state(2),
      I2 => state(1),
      I3 => state(0),
      I4 => state(3),
      O => \bit_count[2]_i_2_n_0\
    );
\bit_count[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      O => \bit_count[2]_i_3_n_0\
    );
\bit_count[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(1),
      O => \bit_count[2]_i_4_n_0\
    );
\bit_count[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bit_count_reg__0\(0),
      I1 => \bit_count_reg__0\(1),
      O => \bit_count[2]_i_5_n_0\
    );
\bit_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => bit_count_load_value(0),
      I1 => bit_count_load_en,
      I2 => \bit_count_reg__0\(2),
      I3 => \bit_count_reg__0\(1),
      I4 => \bit_count_reg__0\(0),
      I5 => \bit_count_reg__0\(3),
      O => \p_0_in__0\(3)
    );
\bit_count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02004141"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      I2 => state(0),
      I3 => bit_count_load_en0,
      I4 => state(1),
      O => bit_count_load_value(0)
    );
\bit_count[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => mdc_rising,
      I1 => mdio_out_i_3_n_0,
      I2 => bit_count_load_en,
      O => \bit_count[4]_i_1_n_0\
    );
\bit_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10FF1000100010FF"
    )
        port map (
      I0 => state(3),
      I1 => state(0),
      I2 => \bit_count[4]_i_4_n_0\,
      I3 => bit_count_load_en,
      I4 => \bit_count[4]_i_5_n_0\,
      I5 => \bit_count_reg__0\(4),
      O => \p_0_in__0\(4)
    );
\bit_count[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000220000CC3F33"
    )
        port map (
      I0 => bit_count_load_en0,
      I1 => state(0),
      I2 => mdio_out_i_3_n_0,
      I3 => state(2),
      I4 => state(3),
      I5 => state(1),
      O => bit_count_load_en
    );
\bit_count[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(1),
      I1 => state(2),
      O => \bit_count[4]_i_4_n_0\
    );
\bit_count[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bit_count_reg__0\(3),
      I1 => \bit_count_reg__0\(0),
      I2 => \bit_count_reg__0\(1),
      I3 => \bit_count_reg__0\(2),
      O => \bit_count[4]_i_5_n_0\
    );
\bit_count[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mdio_out_i_3_n_0,
      I1 => new_state1,
      I2 => rd_i_2_n_0,
      O => bit_count_load_en0
    );
\bit_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \bit_count[4]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => \bit_count_reg__0\(0),
      R => '0'
    );
\bit_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \bit_count[4]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => \bit_count_reg__0\(1),
      R => '0'
    );
\bit_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \bit_count[4]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => \bit_count_reg__0\(2),
      R => '0'
    );
\bit_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \bit_count[4]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => \bit_count_reg__0\(3),
      R => '0'
    );
\bit_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \bit_count[4]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => \bit_count_reg__0\(4),
      R => '0'
    );
\data_captured[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044400040"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => regs_rdack,
      I3 => mgmt_drp_cs,
      I4 => drp_ack,
      I5 => devad_match,
      O => \data_captured[15]_i_1_n_0\
    );
\data_captured[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44400040"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => regs_rdack,
      I3 => mgmt_drp_cs,
      I4 => drp_ack,
      O => data_captured_0
    );
\data_captured_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(0),
      Q => data_captured(0),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(10),
      Q => data_captured(10),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(11),
      Q => data_captured(11),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(12),
      Q => data_captured(12),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(13),
      Q => data_captured(13),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(14),
      Q => data_captured(14),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(15),
      Q => data_captured(15),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(1),
      Q => data_captured(1),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(2),
      Q => data_captured(2),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(3),
      Q => data_captured(3),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(4),
      Q => data_captured(4),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(5),
      Q => data_captured(5),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(6),
      Q => data_captured(6),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(7),
      Q => data_captured(7),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(8),
      Q => data_captured(8),
      R => \data_captured[15]_i_1_n_0\
    );
\data_captured_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => data_captured_0,
      D => D(9),
      Q => data_captured(9),
      R => \data_captured[15]_i_1_n_0\
    );
devad_match_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FCBBFF"
    )
        port map (
      I0 => devad_reg(1),
      I1 => devad_match_i_2_n_0,
      I2 => \^q\(0),
      I3 => devad_reg(2),
      I4 => \^q\(1),
      I5 => devad_match_i_3_n_0,
      O => devad_match0
    );
devad_match_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => mdio_out_i_3_n_0,
      I1 => state(1),
      I2 => state(2),
      I3 => state(3),
      I4 => state(0),
      O => devad_match_i_2_n_0
    );
devad_match_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => devad_match_i_4_n_0,
      I1 => devad_reg(4),
      I2 => devad_match_i_2_n_0,
      I3 => \^q\(3),
      I4 => devad_reg(3),
      I5 => \^q\(2),
      O => devad_match_i_3_n_0
    );
devad_match_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => devad_reg(0),
      I1 => devad_match_i_2_n_0,
      I2 => devad_comb(0),
      O => devad_match_i_4_n_0
    );
devad_match_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => devad_match0,
      Q => devad_match,
      R => areset_coreclk
    );
\devad_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mdc_rising,
      I1 => devad_match_i_2_n_0,
      O => devad_reg0
    );
\devad_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => devad_reg0,
      D => devad_comb(0),
      Q => devad_reg(0),
      R => areset_coreclk
    );
\devad_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => devad_reg0,
      D => \^q\(0),
      Q => devad_reg(1),
      R => areset_coreclk
    );
\devad_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => devad_reg0,
      D => \^q\(1),
      Q => devad_reg(2),
      R => areset_coreclk
    );
\devad_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => devad_reg0,
      D => \^q\(2),
      Q => devad_reg(3),
      R => areset_coreclk
    );
\devad_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => devad_reg0,
      D => \^q\(3),
      Q => devad_reg(4),
      R => areset_coreclk
    );
indirect_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \q_reg[2]\,
      I1 => pcs_addr(4),
      I2 => pcs_addr(2),
      I3 => indirect_read_i_3_n_0,
      I4 => indirect_read_i_4_n_0,
      I5 => indirect_read_i_5_n_0,
      O => \^p_0_in\
    );
indirect_read_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => pcs_addr(14),
      I1 => pcs_addr(8),
      I2 => pcs_addr(13),
      I3 => pcs_addr(11),
      O => indirect_read_i_3_n_0
    );
indirect_read_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => pcs_addr(7),
      I1 => pcs_addr(15),
      I2 => pcs_addr(6),
      I3 => pcs_addr(12),
      I4 => pcs_addr(3),
      I5 => indirect_read_i_6_n_0,
      O => indirect_read_i_4_n_0
    );
indirect_read_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pcs_addr(1),
      I1 => pcs_addr(5),
      I2 => pcs_addr(0),
      O => indirect_read_i_5_n_0
    );
indirect_read_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => pcs_addr(9),
      I1 => pcs_addr(10),
      O => indirect_read_i_6_n_0
    );
mdc_just_rose_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \mdc_rising_reg__0\,
      Q => mdc_just_rose,
      R => areset_coreclk
    );
mdc_rising_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdc_rising,
      Q => \mdc_rising_reg__0\,
      R => '0'
    );
mdio_in_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => mdio_in_reg5_reg,
      Q => devad_comb(0),
      R => areset_coreclk
    );
mdio_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFFFFFFFAFFFFF"
    )
        port map (
      I0 => mdio_out_i_2_n_0,
      I1 => \^q\(15),
      I2 => state(1),
      I3 => mdio_out_i_3_n_0,
      I4 => new_state1,
      I5 => state(0),
      O => mdio_out_int
    );
mdio_out_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      O => mdio_out_i_2_n_0
    );
mdio_out_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bit_count_reg__0\(4),
      I1 => \bit_count_reg__0\(2),
      I2 => \bit_count_reg__0\(1),
      I3 => \bit_count_reg__0\(0),
      I4 => \bit_count_reg__0\(3),
      O => mdio_out_i_3_n_0
    );
mdio_out_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => mdio_out_int,
      Q => mdio_out,
      R => areset_coreclk
    );
mdio_tri_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFFFFFFFBFFFFF"
    )
        port map (
      I0 => state(3),
      I1 => state(2),
      I2 => state(1),
      I3 => mdio_out_i_3_n_0,
      I4 => new_state1,
      I5 => state(0),
      O => mdio_tri_int
    );
mdio_tri_reg: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => mdio_tri_int,
      Q => mdio_tri,
      S => areset_coreclk
    );
mdio_we_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mdio_we\,
      I1 => mdio_we_reg,
      O => mdio_we_rising_reg
    );
\opcode[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => opcode0,
      I2 => \opcode_reg_n_0_[0]\,
      O => \opcode[0]_i_1_n_0\
    );
\opcode[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => opcode0,
      I2 => new_state1,
      O => \opcode[1]_i_1_n_0\
    );
\opcode[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \bit_count_reg__0\(4),
      I1 => mdc_rising,
      I2 => \bit_count_reg__0\(2),
      I3 => \opcode[1]_i_3_n_0\,
      I4 => \bit_count_reg__0\(0),
      I5 => \bit_count_reg__0\(1),
      O => opcode0
    );
\opcode[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFBF"
    )
        port map (
      I0 => \bit_count_reg__0\(3),
      I1 => state(0),
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      O => \opcode[1]_i_3_n_0\
    );
\opcode_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \opcode[0]_i_1_n_0\,
      Q => \opcode_reg_n_0_[0]\,
      R => areset_coreclk
    );
\opcode_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \opcode[1]_i_1_n_0\,
      Q => new_state1,
      R => areset_coreclk
    );
\pcs_addr_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[3]_i_2_n_7\,
      I1 => new_state1,
      I2 => devad_comb(0),
      O => \pcs_addr_int[0]_i_1_n_0\
    );
\pcs_addr_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[11]_i_2_n_5\,
      I1 => new_state1,
      I2 => \^q\(9),
      O => \pcs_addr_int[10]_i_1_n_0\
    );
\pcs_addr_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[11]_i_2_n_4\,
      I1 => new_state1,
      I2 => \^q\(10),
      O => \pcs_addr_int[11]_i_1_n_0\
    );
\pcs_addr_int[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(11),
      O => \pcs_addr_int[11]_i_3_n_0\
    );
\pcs_addr_int[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(10),
      O => \pcs_addr_int[11]_i_4_n_0\
    );
\pcs_addr_int[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(9),
      O => \pcs_addr_int[11]_i_5_n_0\
    );
\pcs_addr_int[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(8),
      O => \pcs_addr_int[11]_i_6_n_0\
    );
\pcs_addr_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[15]_i_6_n_7\,
      I1 => new_state1,
      I2 => \^q\(11),
      O => \pcs_addr_int[12]_i_1_n_0\
    );
\pcs_addr_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[15]_i_6_n_6\,
      I1 => new_state1,
      I2 => \^q\(12),
      O => \pcs_addr_int[13]_i_1_n_0\
    );
\pcs_addr_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[15]_i_6_n_5\,
      I1 => new_state1,
      I2 => \^q\(13),
      O => \pcs_addr_int[14]_i_1_n_0\
    );
\pcs_addr_int[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2202"
    )
        port map (
      I0 => \an_addr_int[15]_i_3_n_0\,
      I1 => \pcs_addr_int[15]_i_3_n_0\,
      I2 => \pcs_addr_int[15]_i_4_n_0\,
      I3 => \pcs_addr_int[15]_i_5_n_0\,
      O => pcs_addr_int
    );
\pcs_addr_int[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(13),
      O => \pcs_addr_int[15]_i_10_n_0\
    );
\pcs_addr_int[15]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(12),
      O => \pcs_addr_int[15]_i_11_n_0\
    );
\pcs_addr_int[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[15]_i_6_n_4\,
      I1 => new_state1,
      I2 => \^q\(14),
      O => \pcs_addr_int[15]_i_2_n_0\
    );
\pcs_addr_int[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => devad_reg(4),
      I1 => devad_reg(3),
      I2 => devad_reg(2),
      I3 => devad_reg(1),
      I4 => \opcode_reg_n_0_[0]\,
      I5 => devad_reg(0),
      O => \pcs_addr_int[15]_i_3_n_0\
    );
\pcs_addr_int[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pcs_addr(6),
      I1 => new_state1,
      I2 => pcs_addr(8),
      I3 => pcs_addr(3),
      I4 => pcs_addr(7),
      I5 => pcs_addr(10),
      O => \pcs_addr_int[15]_i_4_n_0\
    );
\pcs_addr_int[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => indirect_read_i_5_n_0,
      I1 => \pcs_addr_int[15]_i_7_n_0\,
      I2 => pcs_addr(14),
      I3 => pcs_addr(11),
      I4 => pcs_addr(12),
      I5 => pcs_addr(2),
      O => \pcs_addr_int[15]_i_5_n_0\
    );
\pcs_addr_int[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pcs_addr(4),
      I1 => pcs_addr(13),
      I2 => pcs_addr(15),
      I3 => pcs_addr(9),
      O => \pcs_addr_int[15]_i_7_n_0\
    );
\pcs_addr_int[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(15),
      O => \pcs_addr_int[15]_i_8_n_0\
    );
\pcs_addr_int[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(14),
      O => \pcs_addr_int[15]_i_9_n_0\
    );
\pcs_addr_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[3]_i_2_n_6\,
      I1 => new_state1,
      I2 => \^q\(0),
      O => \pcs_addr_int[1]_i_1_n_0\
    );
\pcs_addr_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[3]_i_2_n_5\,
      I1 => new_state1,
      I2 => \^q\(1),
      O => \pcs_addr_int[2]_i_1_n_0\
    );
\pcs_addr_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[3]_i_2_n_4\,
      I1 => new_state1,
      I2 => \^q\(2),
      O => \pcs_addr_int[3]_i_1_n_0\
    );
\pcs_addr_int[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(3),
      O => \pcs_addr_int[3]_i_3_n_0\
    );
\pcs_addr_int[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(2),
      O => \pcs_addr_int[3]_i_4_n_0\
    );
\pcs_addr_int[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(1),
      O => \pcs_addr_int[3]_i_5_n_0\
    );
\pcs_addr_int[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pcs_addr(0),
      O => \pcs_addr_int[3]_i_6_n_0\
    );
\pcs_addr_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[7]_i_2_n_7\,
      I1 => new_state1,
      I2 => \^q\(3),
      O => \pcs_addr_int[4]_i_1_n_0\
    );
\pcs_addr_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[7]_i_2_n_6\,
      I1 => new_state1,
      I2 => \^q\(4),
      O => \pcs_addr_int[5]_i_1_n_0\
    );
\pcs_addr_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[7]_i_2_n_5\,
      I1 => new_state1,
      I2 => \^q\(5),
      O => \pcs_addr_int[6]_i_1_n_0\
    );
\pcs_addr_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[7]_i_2_n_4\,
      I1 => new_state1,
      I2 => \^q\(6),
      O => \pcs_addr_int[7]_i_1_n_0\
    );
\pcs_addr_int[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(7),
      O => \pcs_addr_int[7]_i_3_n_0\
    );
\pcs_addr_int[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(6),
      O => \pcs_addr_int[7]_i_4_n_0\
    );
\pcs_addr_int[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(5),
      O => \pcs_addr_int[7]_i_5_n_0\
    );
\pcs_addr_int[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pcs_addr(4),
      O => \pcs_addr_int[7]_i_6_n_0\
    );
\pcs_addr_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[11]_i_2_n_7\,
      I1 => new_state1,
      I2 => \^q\(7),
      O => \pcs_addr_int[8]_i_1_n_0\
    );
\pcs_addr_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pcs_addr_int_reg[11]_i_2_n_6\,
      I1 => new_state1,
      I2 => \^q\(8),
      O => \pcs_addr_int[9]_i_1_n_0\
    );
\pcs_addr_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[0]_i_1_n_0\,
      Q => pcs_addr(0),
      R => areset_coreclk
    );
\pcs_addr_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[10]_i_1_n_0\,
      Q => pcs_addr(10),
      R => areset_coreclk
    );
\pcs_addr_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[11]_i_1_n_0\,
      Q => pcs_addr(11),
      R => areset_coreclk
    );
\pcs_addr_int_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcs_addr_int_reg[7]_i_2_n_0\,
      CO(3) => \pcs_addr_int_reg[11]_i_2_n_0\,
      CO(2) => \pcs_addr_int_reg[11]_i_2_n_1\,
      CO(1) => \pcs_addr_int_reg[11]_i_2_n_2\,
      CO(0) => \pcs_addr_int_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcs_addr_int_reg[11]_i_2_n_4\,
      O(2) => \pcs_addr_int_reg[11]_i_2_n_5\,
      O(1) => \pcs_addr_int_reg[11]_i_2_n_6\,
      O(0) => \pcs_addr_int_reg[11]_i_2_n_7\,
      S(3) => \pcs_addr_int[11]_i_3_n_0\,
      S(2) => \pcs_addr_int[11]_i_4_n_0\,
      S(1) => \pcs_addr_int[11]_i_5_n_0\,
      S(0) => \pcs_addr_int[11]_i_6_n_0\
    );
\pcs_addr_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[12]_i_1_n_0\,
      Q => pcs_addr(12),
      R => areset_coreclk
    );
\pcs_addr_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[13]_i_1_n_0\,
      Q => pcs_addr(13),
      R => areset_coreclk
    );
\pcs_addr_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[14]_i_1_n_0\,
      Q => pcs_addr(14),
      R => areset_coreclk
    );
\pcs_addr_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[15]_i_2_n_0\,
      Q => pcs_addr(15),
      R => areset_coreclk
    );
\pcs_addr_int_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcs_addr_int_reg[11]_i_2_n_0\,
      CO(3) => \NLW_pcs_addr_int_reg[15]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \pcs_addr_int_reg[15]_i_6_n_1\,
      CO(1) => \pcs_addr_int_reg[15]_i_6_n_2\,
      CO(0) => \pcs_addr_int_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcs_addr_int_reg[15]_i_6_n_4\,
      O(2) => \pcs_addr_int_reg[15]_i_6_n_5\,
      O(1) => \pcs_addr_int_reg[15]_i_6_n_6\,
      O(0) => \pcs_addr_int_reg[15]_i_6_n_7\,
      S(3) => \pcs_addr_int[15]_i_8_n_0\,
      S(2) => \pcs_addr_int[15]_i_9_n_0\,
      S(1) => \pcs_addr_int[15]_i_10_n_0\,
      S(0) => \pcs_addr_int[15]_i_11_n_0\
    );
\pcs_addr_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[1]_i_1_n_0\,
      Q => pcs_addr(1),
      R => areset_coreclk
    );
\pcs_addr_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[2]_i_1_n_0\,
      Q => pcs_addr(2),
      R => areset_coreclk
    );
\pcs_addr_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[3]_i_1_n_0\,
      Q => pcs_addr(3),
      R => areset_coreclk
    );
\pcs_addr_int_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pcs_addr_int_reg[3]_i_2_n_0\,
      CO(2) => \pcs_addr_int_reg[3]_i_2_n_1\,
      CO(1) => \pcs_addr_int_reg[3]_i_2_n_2\,
      CO(0) => \pcs_addr_int_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pcs_addr(0),
      O(3) => \pcs_addr_int_reg[3]_i_2_n_4\,
      O(2) => \pcs_addr_int_reg[3]_i_2_n_5\,
      O(1) => \pcs_addr_int_reg[3]_i_2_n_6\,
      O(0) => \pcs_addr_int_reg[3]_i_2_n_7\,
      S(3) => \pcs_addr_int[3]_i_3_n_0\,
      S(2) => \pcs_addr_int[3]_i_4_n_0\,
      S(1) => \pcs_addr_int[3]_i_5_n_0\,
      S(0) => \pcs_addr_int[3]_i_6_n_0\
    );
\pcs_addr_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[4]_i_1_n_0\,
      Q => pcs_addr(4),
      R => areset_coreclk
    );
\pcs_addr_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[5]_i_1_n_0\,
      Q => pcs_addr(5),
      R => areset_coreclk
    );
\pcs_addr_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[6]_i_1_n_0\,
      Q => pcs_addr(6),
      R => areset_coreclk
    );
\pcs_addr_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[7]_i_1_n_0\,
      Q => pcs_addr(7),
      R => areset_coreclk
    );
\pcs_addr_int_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pcs_addr_int_reg[3]_i_2_n_0\,
      CO(3) => \pcs_addr_int_reg[7]_i_2_n_0\,
      CO(2) => \pcs_addr_int_reg[7]_i_2_n_1\,
      CO(1) => \pcs_addr_int_reg[7]_i_2_n_2\,
      CO(0) => \pcs_addr_int_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pcs_addr_int_reg[7]_i_2_n_4\,
      O(2) => \pcs_addr_int_reg[7]_i_2_n_5\,
      O(1) => \pcs_addr_int_reg[7]_i_2_n_6\,
      O(0) => \pcs_addr_int_reg[7]_i_2_n_7\,
      S(3) => \pcs_addr_int[7]_i_3_n_0\,
      S(2) => \pcs_addr_int[7]_i_4_n_0\,
      S(1) => \pcs_addr_int[7]_i_5_n_0\,
      S(0) => \pcs_addr_int[7]_i_6_n_0\
    );
\pcs_addr_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[8]_i_1_n_0\,
      Q => pcs_addr(8),
      R => areset_coreclk
    );
\pcs_addr_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pcs_addr_int,
      D => \pcs_addr_int[9]_i_1_n_0\,
      Q => pcs_addr(9),
      R => areset_coreclk
    );
\pma_addr_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[3]_i_2_n_7\,
      I1 => new_state1,
      I2 => devad_comb(0),
      O => \pma_addr_int[0]_i_1_n_0\
    );
\pma_addr_int[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[11]_i_2_n_5\,
      I1 => new_state1,
      I2 => \^q\(9),
      O => \pma_addr_int[10]_i_1_n_0\
    );
\pma_addr_int[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[11]_i_2_n_4\,
      I1 => new_state1,
      I2 => \^q\(10),
      O => \pma_addr_int[11]_i_1_n_0\
    );
\pma_addr_int[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(11),
      O => \pma_addr_int[11]_i_3_n_0\
    );
\pma_addr_int[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(10),
      O => \pma_addr_int[11]_i_4_n_0\
    );
\pma_addr_int[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(9),
      O => \pma_addr_int[11]_i_5_n_0\
    );
\pma_addr_int[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(8),
      O => \pma_addr_int[11]_i_6_n_0\
    );
\pma_addr_int[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[15]_i_5_n_7\,
      I1 => new_state1,
      I2 => \^q\(11),
      O => \pma_addr_int[12]_i_1_n_0\
    );
\pma_addr_int[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[15]_i_5_n_6\,
      I1 => new_state1,
      I2 => \^q\(12),
      O => \pma_addr_int[13]_i_1_n_0\
    );
\pma_addr_int[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[15]_i_5_n_5\,
      I1 => new_state1,
      I2 => \^q\(13),
      O => \pma_addr_int[14]_i_1_n_0\
    );
\pma_addr_int[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \an_addr_int[15]_i_3_n_0\,
      I1 => \pma_addr_int[15]_i_3_n_0\,
      I2 => \opcode_reg_n_0_[0]\,
      I3 => devad_reg(0),
      I4 => devad_reg(1),
      I5 => \pma_addr_int[15]_i_4_n_0\,
      O => pma_addr_int_1
    );
\pma_addr_int[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(14),
      O => \pma_addr_int[15]_i_10_n_0\
    );
\pma_addr_int[15]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(13),
      O => \pma_addr_int[15]_i_11_n_0\
    );
\pma_addr_int[15]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(12),
      O => \pma_addr_int[15]_i_12_n_0\
    );
\pma_addr_int[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[15]_i_5_n_4\,
      I1 => new_state1,
      I2 => \^q\(14),
      O => \pma_addr_int[15]_i_2_n_0\
    );
\pma_addr_int[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => devad_reg(2),
      I1 => devad_reg(3),
      I2 => devad_reg(4),
      O => \pma_addr_int[15]_i_3_n_0\
    );
\pma_addr_int[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000000"
    )
        port map (
      I0 => \pma_addr_int[15]_i_6_n_0\,
      I1 => \pma_addr_int[15]_i_7_n_0\,
      I2 => \pma_addr_int[15]_i_8_n_0\,
      I3 => pma_addr_int(10),
      I4 => pma_addr_int(9),
      I5 => pma_addr_int(6),
      O => \pma_addr_int[15]_i_4_n_0\
    );
\pma_addr_int[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => pma_addr_int(3),
      I1 => pma_addr_int(1),
      I2 => pma_addr_int(0),
      I3 => pma_addr_int(2),
      I4 => pma_addr_int(11),
      I5 => pma_addr_int(15),
      O => \pma_addr_int[15]_i_6_n_0\
    );
\pma_addr_int[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pma_addr_int(14),
      I1 => pma_addr_int(7),
      I2 => pma_addr_int(8),
      I3 => pma_addr_int(5),
      O => \pma_addr_int[15]_i_7_n_0\
    );
\pma_addr_int[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => pma_addr_int(12),
      I1 => new_state1,
      I2 => pma_addr_int(13),
      I3 => pma_addr_int(4),
      O => \pma_addr_int[15]_i_8_n_0\
    );
\pma_addr_int[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(15),
      O => \pma_addr_int[15]_i_9_n_0\
    );
\pma_addr_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[3]_i_2_n_6\,
      I1 => new_state1,
      I2 => \^q\(0),
      O => \pma_addr_int[1]_i_1_n_0\
    );
\pma_addr_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[3]_i_2_n_5\,
      I1 => new_state1,
      I2 => \^q\(1),
      O => \pma_addr_int[2]_i_1_n_0\
    );
\pma_addr_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[3]_i_2_n_4\,
      I1 => new_state1,
      I2 => \^q\(2),
      O => \pma_addr_int[3]_i_1_n_0\
    );
\pma_addr_int[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(3),
      O => \pma_addr_int[3]_i_3_n_0\
    );
\pma_addr_int[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(2),
      O => \pma_addr_int[3]_i_4_n_0\
    );
\pma_addr_int[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(1),
      O => \pma_addr_int[3]_i_5_n_0\
    );
\pma_addr_int[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => pma_addr_int(0),
      O => \pma_addr_int[3]_i_6_n_0\
    );
\pma_addr_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[7]_i_2_n_7\,
      I1 => new_state1,
      I2 => \^q\(3),
      O => \pma_addr_int[4]_i_1_n_0\
    );
\pma_addr_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[7]_i_2_n_6\,
      I1 => new_state1,
      I2 => \^q\(4),
      O => \pma_addr_int[5]_i_1_n_0\
    );
\pma_addr_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[7]_i_2_n_5\,
      I1 => new_state1,
      I2 => \^q\(5),
      O => \pma_addr_int[6]_i_1_n_0\
    );
\pma_addr_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[7]_i_2_n_4\,
      I1 => new_state1,
      I2 => \^q\(6),
      O => \pma_addr_int[7]_i_1_n_0\
    );
\pma_addr_int[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(7),
      O => \pma_addr_int[7]_i_3_n_0\
    );
\pma_addr_int[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(6),
      O => \pma_addr_int[7]_i_4_n_0\
    );
\pma_addr_int[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(5),
      O => \pma_addr_int[7]_i_5_n_0\
    );
\pma_addr_int[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => pma_addr_int(4),
      O => \pma_addr_int[7]_i_6_n_0\
    );
\pma_addr_int[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[11]_i_2_n_7\,
      I1 => new_state1,
      I2 => \^q\(7),
      O => \pma_addr_int[8]_i_1_n_0\
    );
\pma_addr_int[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pma_addr_int_reg[11]_i_2_n_6\,
      I1 => new_state1,
      I2 => \^q\(8),
      O => \pma_addr_int[9]_i_1_n_0\
    );
\pma_addr_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[0]_i_1_n_0\,
      Q => pma_addr_int(0),
      R => areset_coreclk
    );
\pma_addr_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[10]_i_1_n_0\,
      Q => pma_addr_int(10),
      R => areset_coreclk
    );
\pma_addr_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[11]_i_1_n_0\,
      Q => pma_addr_int(11),
      R => areset_coreclk
    );
\pma_addr_int_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pma_addr_int_reg[7]_i_2_n_0\,
      CO(3) => \pma_addr_int_reg[11]_i_2_n_0\,
      CO(2) => \pma_addr_int_reg[11]_i_2_n_1\,
      CO(1) => \pma_addr_int_reg[11]_i_2_n_2\,
      CO(0) => \pma_addr_int_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pma_addr_int_reg[11]_i_2_n_4\,
      O(2) => \pma_addr_int_reg[11]_i_2_n_5\,
      O(1) => \pma_addr_int_reg[11]_i_2_n_6\,
      O(0) => \pma_addr_int_reg[11]_i_2_n_7\,
      S(3) => \pma_addr_int[11]_i_3_n_0\,
      S(2) => \pma_addr_int[11]_i_4_n_0\,
      S(1) => \pma_addr_int[11]_i_5_n_0\,
      S(0) => \pma_addr_int[11]_i_6_n_0\
    );
\pma_addr_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[12]_i_1_n_0\,
      Q => pma_addr_int(12),
      R => areset_coreclk
    );
\pma_addr_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[13]_i_1_n_0\,
      Q => pma_addr_int(13),
      R => areset_coreclk
    );
\pma_addr_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[14]_i_1_n_0\,
      Q => pma_addr_int(14),
      R => areset_coreclk
    );
\pma_addr_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[15]_i_2_n_0\,
      Q => pma_addr_int(15),
      R => areset_coreclk
    );
\pma_addr_int_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \pma_addr_int_reg[11]_i_2_n_0\,
      CO(3) => \NLW_pma_addr_int_reg[15]_i_5_CO_UNCONNECTED\(3),
      CO(2) => \pma_addr_int_reg[15]_i_5_n_1\,
      CO(1) => \pma_addr_int_reg[15]_i_5_n_2\,
      CO(0) => \pma_addr_int_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pma_addr_int_reg[15]_i_5_n_4\,
      O(2) => \pma_addr_int_reg[15]_i_5_n_5\,
      O(1) => \pma_addr_int_reg[15]_i_5_n_6\,
      O(0) => \pma_addr_int_reg[15]_i_5_n_7\,
      S(3) => \pma_addr_int[15]_i_9_n_0\,
      S(2) => \pma_addr_int[15]_i_10_n_0\,
      S(1) => \pma_addr_int[15]_i_11_n_0\,
      S(0) => \pma_addr_int[15]_i_12_n_0\
    );
\pma_addr_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[1]_i_1_n_0\,
      Q => pma_addr_int(1),
      R => areset_coreclk
    );
\pma_addr_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[2]_i_1_n_0\,
      Q => pma_addr_int(2),
      R => areset_coreclk
    );
\pma_addr_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[3]_i_1_n_0\,
      Q => pma_addr_int(3),
      R => areset_coreclk
    );
\pma_addr_int_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \pma_addr_int_reg[3]_i_2_n_0\,
      CO(2) => \pma_addr_int_reg[3]_i_2_n_1\,
      CO(1) => \pma_addr_int_reg[3]_i_2_n_2\,
      CO(0) => \pma_addr_int_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => pma_addr_int(0),
      O(3) => \pma_addr_int_reg[3]_i_2_n_4\,
      O(2) => \pma_addr_int_reg[3]_i_2_n_5\,
      O(1) => \pma_addr_int_reg[3]_i_2_n_6\,
      O(0) => \pma_addr_int_reg[3]_i_2_n_7\,
      S(3) => \pma_addr_int[3]_i_3_n_0\,
      S(2) => \pma_addr_int[3]_i_4_n_0\,
      S(1) => \pma_addr_int[3]_i_5_n_0\,
      S(0) => \pma_addr_int[3]_i_6_n_0\
    );
\pma_addr_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[4]_i_1_n_0\,
      Q => pma_addr_int(4),
      R => areset_coreclk
    );
\pma_addr_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[5]_i_1_n_0\,
      Q => pma_addr_int(5),
      R => areset_coreclk
    );
\pma_addr_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[6]_i_1_n_0\,
      Q => pma_addr_int(6),
      R => areset_coreclk
    );
\pma_addr_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[7]_i_1_n_0\,
      Q => pma_addr_int(7),
      R => areset_coreclk
    );
\pma_addr_int_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \pma_addr_int_reg[3]_i_2_n_0\,
      CO(3) => \pma_addr_int_reg[7]_i_2_n_0\,
      CO(2) => \pma_addr_int_reg[7]_i_2_n_1\,
      CO(1) => \pma_addr_int_reg[7]_i_2_n_2\,
      CO(0) => \pma_addr_int_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \pma_addr_int_reg[7]_i_2_n_4\,
      O(2) => \pma_addr_int_reg[7]_i_2_n_5\,
      O(1) => \pma_addr_int_reg[7]_i_2_n_6\,
      O(0) => \pma_addr_int_reg[7]_i_2_n_7\,
      S(3) => \pma_addr_int[7]_i_3_n_0\,
      S(2) => \pma_addr_int[7]_i_4_n_0\,
      S(1) => \pma_addr_int[7]_i_5_n_0\,
      S(0) => \pma_addr_int[7]_i_6_n_0\
    );
\pma_addr_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[8]_i_1_n_0\,
      Q => pma_addr_int(8),
      R => areset_coreclk
    );
\pma_addr_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => pma_addr_int_1,
      D => \pma_addr_int[9]_i_1_n_0\,
      Q => pma_addr_int(9),
      R => areset_coreclk
    );
\q[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(0)
    );
\q[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(10),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(9)
    );
\q[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(10),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(9)
    );
\q[10]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(10),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(9)
    );
\q[10]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(10),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(9)
    );
\q[10]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(10),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(9)
    );
\q[10]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(10),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(9)
    );
\q[10]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(10),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(10)
    );
\q[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(11),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(10)
    );
\q[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(11),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(10)
    );
\q[11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(11),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(10)
    );
\q[11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(11),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(10)
    );
\q[11]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(11),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(10)
    );
\q[11]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(11),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(10)
    );
\q[11]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(11),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(11)
    );
\q[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(12),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(11)
    );
\q[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(12),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(11)
    );
\q[12]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(12),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(11)
    );
\q[12]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(12),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(11)
    );
\q[12]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(12),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(11)
    );
\q[12]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(12),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(11)
    );
\q[12]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(12),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(12)
    );
\q[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(13),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(12)
    );
\q[13]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(13),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(12)
    );
\q[13]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(13),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(12)
    );
\q[13]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(13),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(12)
    );
\q[13]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(13),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(12)
    );
\q[13]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(13),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(12)
    );
\q[13]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(13),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(13)
    );
\q[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(14),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(13)
    );
\q[14]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(14),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(13)
    );
\q[14]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(14),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(13)
    );
\q[14]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(14),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(13)
    );
\q[14]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(14),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(13)
    );
\q[14]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(14),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(13)
    );
\q[14]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(14),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(14)
    );
\q[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(15),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(14)
    );
\q[15]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(15),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(14)
    );
\q[15]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(15),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(14)
    );
\q[15]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(15),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(14)
    );
\q[15]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(15),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(14)
    );
\q[15]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(15),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(14)
    );
\q[15]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(15),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(15)
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(0)
    );
\q[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => reg_3_41_we,
      O => \q_reg[9]\(0)
    );
\q[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(0)
    );
\q[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(0)
    );
\q[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(0)
    );
\q[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => reg_3_37_we,
      O => \q_reg[9]_0\(0)
    );
\q[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(0)
    );
\q[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(0)
    );
\q[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(1)
    );
\q[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(1)
    );
\q[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => reg_3_41_we,
      O => \q_reg[9]\(1)
    );
\q[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(1)
    );
\q[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(1)
    );
\q[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(1)
    );
\q[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => reg_3_37_we,
      O => \q_reg[9]_0\(1)
    );
\q[2]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(1)
    );
\q[2]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(1)
    );
\q[2]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(2)
    );
\q[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(2)
    );
\q[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => reg_3_41_we,
      O => \q_reg[9]\(2)
    );
\q[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(2)
    );
\q[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(2)
    );
\q[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(2)
    );
\q[3]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => reg_3_37_we,
      O => \q_reg[9]_0\(2)
    );
\q[3]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(2)
    );
\q[3]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(3),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(2)
    );
\q[3]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(3)
    );
\q[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(3)
    );
\q[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => reg_3_41_we,
      O => \q_reg[9]\(3)
    );
\q[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(3)
    );
\q[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(3)
    );
\q[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(3)
    );
\q[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => reg_3_37_we,
      O => \q_reg[9]_0\(3)
    );
\q[4]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(3)
    );
\q[4]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(3)
    );
\q[4]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(4)
    );
\q[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(4)
    );
\q[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => reg_3_41_we,
      O => \q_reg[9]\(4)
    );
\q[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(4)
    );
\q[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(4)
    );
\q[5]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(4)
    );
\q[5]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => reg_3_37_we,
      O => \q_reg[9]_0\(4)
    );
\q[5]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(4)
    );
\q[5]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(5),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(4)
    );
\q[5]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(5),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(5)
    );
\q[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(5)
    );
\q[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => reg_3_41_we,
      O => \q_reg[9]\(5)
    );
\q[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(5)
    );
\q[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(5)
    );
\q[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(5)
    );
\q[6]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => reg_3_37_we,
      O => \q_reg[9]_0\(5)
    );
\q[6]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(5)
    );
\q[6]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(5)
    );
\q[6]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(6),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(6)
    );
\q[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(6)
    );
\q[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => reg_3_41_we,
      O => \q_reg[9]\(6)
    );
\q[7]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(6)
    );
\q[7]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(6)
    );
\q[7]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(6)
    );
\q[7]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => reg_3_37_we,
      O => \q_reg[9]_0\(6)
    );
\q[7]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(6)
    );
\q[7]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(7),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(6)
    );
\q[7]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(7)
    );
\q[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(8),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(7)
    );
\q[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(8),
      I1 => reg_3_41_we,
      O => \q_reg[9]\(7)
    );
\q[8]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(8),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(7)
    );
\q[8]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(8),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(7)
    );
\q[8]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(8),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(7)
    );
\q[8]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(8),
      I1 => reg_3_37_we,
      O => \q_reg[9]_0\(7)
    );
\q[8]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(8),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(7)
    );
\q[8]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(8),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(7)
    );
\q[8]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(8),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(8)
    );
\q[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(9),
      I1 => reg_3_36_we,
      O => \q_reg[15]\(8)
    );
\q[9]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(9),
      I1 => reg_3_38_we,
      O => \q_reg[15]_0\(8)
    );
\q[9]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(9),
      I1 => reg_3_35_we,
      O => \q_reg[15]_1\(8)
    );
\q[9]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(9),
      I1 => reg_3_34_we,
      O => \q_reg[15]_2\(8)
    );
\q[9]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(9),
      I1 => reg_3_65535_we,
      O => \q_reg[15]_3\(8)
    );
\q[9]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(9),
      I1 => reg_3_40_we,
      O => \q_reg[15]_4\(8)
    );
\q[9]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \addr_reg_reg[4]\,
      O => \q_reg[15]_5\(9)
    );
\q[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(9),
      I1 => reg_3_41_we,
      O => \q_reg[9]\(8)
    );
\q[9]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(9),
      I1 => reg_3_37_we,
      O => \q_reg[9]_0\(8)
    );
rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => rd_i_2_n_0,
      I3 => mdc_just_rose,
      O => rd0
    );
rd_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBAFFFFFFFFFF"
    )
        port map (
      I0 => rd_i_3_n_0,
      I1 => prtad(4),
      I2 => \^q\(8),
      I3 => devad_match,
      I4 => rd_i_4_n_0,
      I5 => rd_i_5_n_0,
      O => rd_i_2_n_0
    );
rd_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => prtad(2),
      I1 => \^q\(6),
      I2 => prtad(3),
      I3 => \^q\(7),
      O => rd_i_3_n_0
    );
rd_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => prtad(1),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => prtad(0),
      O => rd_i_4_n_0
    );
rd_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => prtad(0),
      I1 => \^q\(4),
      I2 => prtad(4),
      I3 => \^q\(8),
      I4 => prtad(1),
      I5 => \^q\(5),
      O => rd_i_5_n_0
    );
rd_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => rd0,
      Q => \^mdio_rd\,
      R => areset_coreclk
    );
\shift_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => devad_comb(0),
      I3 => data_captured(0),
      O => \shift_reg[0]_i_1_n_0\
    );
\shift_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(9),
      I3 => data_captured(10),
      O => \shift_reg[10]_i_1_n_0\
    );
\shift_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(10),
      I3 => data_captured(11),
      O => \shift_reg[11]_i_1_n_0\
    );
\shift_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(11),
      I3 => data_captured(12),
      O => \shift_reg[12]_i_1_n_0\
    );
\shift_reg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(12),
      I3 => data_captured(13),
      O => \shift_reg[13]_i_1_n_0\
    );
\shift_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(13),
      I3 => data_captured(14),
      O => \shift_reg[14]_i_1_n_0\
    );
\shift_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(14),
      I3 => data_captured(15),
      O => \shift_reg[15]_i_1_n_0\
    );
\shift_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(0),
      I3 => data_captured(1),
      O => \shift_reg[1]_i_1_n_0\
    );
\shift_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(1),
      I3 => data_captured(2),
      O => \shift_reg[2]_i_1_n_0\
    );
\shift_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(2),
      I3 => data_captured(3),
      O => \shift_reg[3]_i_1_n_0\
    );
\shift_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(3),
      I3 => data_captured(4),
      O => \shift_reg[4]_i_1_n_0\
    );
\shift_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(4),
      I3 => data_captured(5),
      O => \shift_reg[5]_i_1_n_0\
    );
\shift_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(5),
      I3 => data_captured(6),
      O => \shift_reg[6]_i_1_n_0\
    );
\shift_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(6),
      I3 => data_captured(7),
      O => \shift_reg[7]_i_1_n_0\
    );
\shift_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(7),
      I3 => data_captured(8),
      O => \shift_reg[8]_i_1_n_0\
    );
\shift_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => devad_match_i_2_n_0,
      I1 => new_state1,
      I2 => \^q\(8),
      I3 => data_captured(9),
      O => \shift_reg[9]_i_1_n_0\
    );
\shift_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[0]_i_1_n_0\,
      Q => \^q\(0),
      R => '0'
    );
\shift_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[10]_i_1_n_0\,
      Q => \^q\(10),
      R => '0'
    );
\shift_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[11]_i_1_n_0\,
      Q => \^q\(11),
      R => '0'
    );
\shift_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[12]_i_1_n_0\,
      Q => \^q\(12),
      R => '0'
    );
\shift_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[13]_i_1_n_0\,
      Q => \^q\(13),
      R => '0'
    );
\shift_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[14]_i_1_n_0\,
      Q => \^q\(14),
      R => '0'
    );
\shift_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[15]_i_1_n_0\,
      Q => \^q\(15),
      R => '0'
    );
\shift_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[1]_i_1_n_0\,
      Q => \^q\(1),
      R => '0'
    );
\shift_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[2]_i_1_n_0\,
      Q => \^q\(2),
      R => '0'
    );
\shift_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[3]_i_1_n_0\,
      Q => \^q\(3),
      R => '0'
    );
\shift_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[4]_i_1_n_0\,
      Q => \^q\(4),
      R => '0'
    );
\shift_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[5]_i_1_n_0\,
      Q => \^q\(5),
      R => '0'
    );
\shift_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[6]_i_1_n_0\,
      Q => \^q\(6),
      R => '0'
    );
\shift_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[7]_i_1_n_0\,
      Q => \^q\(7),
      R => '0'
    );
\shift_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[8]_i_1_n_0\,
      Q => \^q\(8),
      R => '0'
    );
\shift_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => \shift_reg[9]_i_1_n_0\,
      Q => \^q\(9),
      R => '0'
    );
we_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => new_state1,
      I1 => \opcode_reg_n_0_[0]\,
      I2 => state(1),
      I3 => state(0),
      I4 => mdio_out_i_2_n_0,
      I5 => mdio_out_i_3_n_0,
      O => we0_out
    );
we_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => mdc_rising,
      D => we0_out,
      Q => \^mdio_we\,
      R => areset_coreclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_descramble is
  port (
    rx_66_enc : out STD_LOGIC_VECTOR ( 57 downto 0 );
    \mcp1_rx_66_raw_reg[65]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_en156_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_descramble : entity is "ten_gig_eth_pcs_pma_v6_0_3_pcs_descramble";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_descramble;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_descramble is
  signal \mcp1_descr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in102_in : STD_LOGIC;
  signal p_0_in105_in : STD_LOGIC;
  signal p_0_in108_in : STD_LOGIC;
  signal p_0_in111_in : STD_LOGIC;
  signal p_0_in114_in : STD_LOGIC;
  signal p_0_in117_in : STD_LOGIC;
  signal p_0_in120_in : STD_LOGIC;
  signal p_0_in123_in : STD_LOGIC;
  signal p_0_in126_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in36_in : STD_LOGIC;
  signal p_0_in40_in : STD_LOGIC;
  signal p_0_in44_in : STD_LOGIC;
  signal p_0_in48_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in52_in : STD_LOGIC;
  signal p_0_in56_in : STD_LOGIC;
  signal p_0_in60_in : STD_LOGIC;
  signal p_0_in64_in : STD_LOGIC;
  signal p_0_in68_in : STD_LOGIC;
  signal p_0_in72_in : STD_LOGIC;
  signal p_0_in75_in : STD_LOGIC;
  signal p_0_in78_in : STD_LOGIC;
  signal p_0_in81_in : STD_LOGIC;
  signal p_0_in84_in : STD_LOGIC;
  signal p_0_in87_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_0_in90_in : STD_LOGIC;
  signal p_0_in93_in : STD_LOGIC;
  signal p_0_in96_in : STD_LOGIC;
  signal p_0_in99_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in13_in : STD_LOGIC;
  signal p_2_in17_in : STD_LOGIC;
  signal p_2_in21_in : STD_LOGIC;
  signal p_2_in25_in : STD_LOGIC;
  signal p_2_in29_in : STD_LOGIC;
  signal p_2_in2_in : STD_LOGIC;
  signal p_2_in33_in : STD_LOGIC;
  signal p_2_in37_in : STD_LOGIC;
  signal p_2_in41_in : STD_LOGIC;
  signal p_2_in45_in : STD_LOGIC;
  signal p_2_in49_in : STD_LOGIC;
  signal p_2_in53_in : STD_LOGIC;
  signal p_2_in57_in : STD_LOGIC;
  signal p_2_in5_in : STD_LOGIC;
  signal p_2_in61_in : STD_LOGIC;
  signal p_2_in65_in : STD_LOGIC;
  signal p_2_in69_in : STD_LOGIC;
  signal p_2_in9_in : STD_LOGIC;
begin
\mcp1_descr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(63),
      Q => \mcp1_descr_reg_reg_n_0_[0]\,
      R => SR(0)
    );
\mcp1_descr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(53),
      Q => p_0_in99_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(52),
      Q => p_0_in96_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(51),
      Q => p_0_in93_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(50),
      Q => p_0_in90_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(49),
      Q => p_0_in87_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(48),
      Q => p_0_in84_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(47),
      Q => p_0_in81_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(46),
      Q => p_0_in78_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(45),
      Q => p_0_in75_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(44),
      Q => p_0_in72_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(62),
      Q => p_0_in126_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(43),
      Q => p_0_in68_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(42),
      Q => p_0_in64_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(41),
      Q => p_0_in60_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(40),
      Q => p_0_in56_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(39),
      Q => p_0_in52_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(38),
      Q => p_0_in48_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(37),
      Q => p_0_in44_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(36),
      Q => p_0_in40_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(35),
      Q => p_0_in36_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(34),
      Q => p_0_in32_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(61),
      Q => p_0_in123_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(33),
      Q => p_0_in28_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(32),
      Q => p_0_in24_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(31),
      Q => p_0_in20_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(30),
      Q => p_0_in16_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(29),
      Q => p_0_in12_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(28),
      Q => p_0_in8_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(27),
      Q => p_0_in4_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(26),
      Q => p_0_in1_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(25),
      Q => p_0_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(24),
      Q => p_2_in69_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(60),
      Q => p_0_in120_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(23),
      Q => p_2_in65_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(22),
      Q => p_2_in61_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(21),
      Q => p_2_in57_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(20),
      Q => p_2_in53_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(19),
      Q => p_2_in49_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(18),
      Q => p_2_in45_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(17),
      Q => p_2_in41_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(1),
      D => \mcp1_rx_66_raw_reg[65]\(16),
      Q => p_2_in37_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(1),
      D => \mcp1_rx_66_raw_reg[65]\(15),
      Q => p_2_in33_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(1),
      D => \mcp1_rx_66_raw_reg[65]\(14),
      Q => p_2_in29_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(59),
      Q => p_0_in117_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(1),
      D => \mcp1_rx_66_raw_reg[65]\(13),
      Q => p_2_in25_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(1),
      D => \mcp1_rx_66_raw_reg[65]\(12),
      Q => p_2_in21_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(1),
      D => \mcp1_rx_66_raw_reg[65]\(11),
      Q => p_2_in17_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(1),
      D => \mcp1_rx_66_raw_reg[65]\(10),
      Q => p_2_in13_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(1),
      D => \mcp1_rx_66_raw_reg[65]\(9),
      Q => p_2_in9_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(1),
      D => \mcp1_rx_66_raw_reg[65]\(8),
      Q => p_2_in5_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(1),
      D => \mcp1_rx_66_raw_reg[65]\(7),
      Q => p_2_in2_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(1),
      D => \mcp1_rx_66_raw_reg[65]\(6),
      Q => p_2_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(58),
      Q => p_0_in114_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(57),
      Q => p_0_in111_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(56),
      Q => p_0_in108_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(55),
      Q => p_0_in105_in,
      R => SR(0)
    );
\mcp1_descr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \mcp1_rx_66_raw_reg[65]\(54),
      Q => p_0_in102_in,
      R => SR(0)
    );
\rx_66_enc_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(8),
      I1 => p_0_in28_in,
      I2 => p_2_in29_in,
      O => rx_66_enc(8)
    );
\rx_66_enc_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(9),
      I1 => p_0_in32_in,
      I2 => p_2_in33_in,
      O => rx_66_enc(9)
    );
\rx_66_enc_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(10),
      I1 => p_0_in36_in,
      I2 => p_2_in37_in,
      O => rx_66_enc(10)
    );
\rx_66_enc_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(11),
      I1 => p_0_in40_in,
      I2 => p_2_in41_in,
      O => rx_66_enc(11)
    );
\rx_66_enc_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(12),
      I1 => p_0_in44_in,
      I2 => p_2_in45_in,
      O => rx_66_enc(12)
    );
\rx_66_enc_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(13),
      I1 => p_0_in48_in,
      I2 => p_2_in49_in,
      O => rx_66_enc(13)
    );
\rx_66_enc_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(14),
      I1 => p_0_in52_in,
      I2 => p_2_in53_in,
      O => rx_66_enc(14)
    );
\rx_66_enc_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(15),
      I1 => p_0_in56_in,
      I2 => p_2_in57_in,
      O => rx_66_enc(15)
    );
\rx_66_enc_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(16),
      I1 => p_0_in60_in,
      I2 => p_2_in61_in,
      O => rx_66_enc(16)
    );
\rx_66_enc_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(17),
      I1 => p_0_in64_in,
      I2 => p_2_in65_in,
      O => rx_66_enc(17)
    );
\rx_66_enc_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(18),
      I1 => p_0_in68_in,
      I2 => p_2_in69_in,
      O => rx_66_enc(18)
    );
\rx_66_enc_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(19),
      I1 => p_0_in72_in,
      I2 => p_0_in,
      O => rx_66_enc(19)
    );
\rx_66_enc_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(20),
      I1 => p_0_in75_in,
      I2 => p_0_in1_in,
      O => rx_66_enc(20)
    );
\rx_66_enc_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(21),
      I1 => p_0_in78_in,
      I2 => p_0_in4_in,
      O => rx_66_enc(21)
    );
\rx_66_enc_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(22),
      I1 => p_0_in81_in,
      I2 => p_0_in8_in,
      O => rx_66_enc(22)
    );
\rx_66_enc_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(23),
      I1 => p_0_in84_in,
      I2 => p_0_in12_in,
      O => rx_66_enc(23)
    );
\rx_66_enc_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(24),
      I1 => p_0_in87_in,
      I2 => p_0_in16_in,
      O => rx_66_enc(24)
    );
\rx_66_enc_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(25),
      I1 => p_0_in90_in,
      I2 => p_0_in20_in,
      O => rx_66_enc(25)
    );
\rx_66_enc_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(26),
      I1 => p_0_in93_in,
      I2 => p_0_in24_in,
      O => rx_66_enc(26)
    );
\rx_66_enc_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(27),
      I1 => p_0_in96_in,
      I2 => p_0_in28_in,
      O => rx_66_enc(27)
    );
\rx_66_enc_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(0),
      I1 => p_0_in,
      I2 => p_2_in,
      O => rx_66_enc(0)
    );
\rx_66_enc_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(28),
      I1 => p_0_in99_in,
      I2 => p_0_in32_in,
      O => rx_66_enc(28)
    );
\rx_66_enc_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(29),
      I1 => p_0_in102_in,
      I2 => p_0_in36_in,
      O => rx_66_enc(29)
    );
\rx_66_enc_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(30),
      I1 => p_0_in105_in,
      I2 => p_0_in40_in,
      O => rx_66_enc(30)
    );
\rx_66_enc_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(31),
      I1 => p_0_in108_in,
      I2 => p_0_in44_in,
      O => rx_66_enc(31)
    );
\rx_66_enc_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(32),
      I1 => p_0_in111_in,
      I2 => p_0_in48_in,
      O => rx_66_enc(32)
    );
\rx_66_enc_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(33),
      I1 => p_0_in114_in,
      I2 => p_0_in52_in,
      O => rx_66_enc(33)
    );
\rx_66_enc_reg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(34),
      I1 => p_0_in117_in,
      I2 => p_0_in56_in,
      O => rx_66_enc(34)
    );
\rx_66_enc_reg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(35),
      I1 => p_0_in120_in,
      I2 => p_0_in60_in,
      O => rx_66_enc(35)
    );
\rx_66_enc_reg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(36),
      I1 => p_0_in123_in,
      I2 => p_0_in64_in,
      O => rx_66_enc(36)
    );
\rx_66_enc_reg[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(37),
      I1 => p_0_in126_in,
      I2 => p_0_in68_in,
      O => rx_66_enc(37)
    );
\rx_66_enc_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(1),
      I1 => p_0_in1_in,
      I2 => p_2_in2_in,
      O => rx_66_enc(1)
    );
\rx_66_enc_reg[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(38),
      I1 => \mcp1_descr_reg_reg_n_0_[0]\,
      I2 => p_0_in72_in,
      O => rx_66_enc(38)
    );
\rx_66_enc_reg[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(39),
      I1 => \mcp1_rx_66_raw_reg[65]\(0),
      I2 => p_0_in75_in,
      O => rx_66_enc(39)
    );
\rx_66_enc_reg[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(40),
      I1 => \mcp1_rx_66_raw_reg[65]\(1),
      I2 => p_0_in78_in,
      O => rx_66_enc(40)
    );
\rx_66_enc_reg[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(41),
      I1 => \mcp1_rx_66_raw_reg[65]\(2),
      I2 => p_0_in81_in,
      O => rx_66_enc(41)
    );
\rx_66_enc_reg[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(42),
      I1 => \mcp1_rx_66_raw_reg[65]\(3),
      I2 => p_0_in84_in,
      O => rx_66_enc(42)
    );
\rx_66_enc_reg[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(43),
      I1 => \mcp1_rx_66_raw_reg[65]\(4),
      I2 => p_0_in87_in,
      O => rx_66_enc(43)
    );
\rx_66_enc_reg[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(44),
      I1 => \mcp1_rx_66_raw_reg[65]\(5),
      I2 => p_0_in90_in,
      O => rx_66_enc(44)
    );
\rx_66_enc_reg[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(45),
      I1 => \mcp1_rx_66_raw_reg[65]\(6),
      I2 => p_0_in93_in,
      O => rx_66_enc(45)
    );
\rx_66_enc_reg[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(46),
      I1 => \mcp1_rx_66_raw_reg[65]\(7),
      I2 => p_0_in96_in,
      O => rx_66_enc(46)
    );
\rx_66_enc_reg[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(47),
      I1 => \mcp1_rx_66_raw_reg[65]\(8),
      I2 => p_0_in99_in,
      O => rx_66_enc(47)
    );
\rx_66_enc_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(2),
      I1 => p_0_in4_in,
      I2 => p_2_in5_in,
      O => rx_66_enc(2)
    );
\rx_66_enc_reg[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(48),
      I1 => \mcp1_rx_66_raw_reg[65]\(9),
      I2 => p_0_in102_in,
      O => rx_66_enc(48)
    );
\rx_66_enc_reg[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(49),
      I1 => \mcp1_rx_66_raw_reg[65]\(10),
      I2 => p_0_in105_in,
      O => rx_66_enc(49)
    );
\rx_66_enc_reg[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(50),
      I1 => \mcp1_rx_66_raw_reg[65]\(11),
      I2 => p_0_in108_in,
      O => rx_66_enc(50)
    );
\rx_66_enc_reg[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(51),
      I1 => \mcp1_rx_66_raw_reg[65]\(12),
      I2 => p_0_in111_in,
      O => rx_66_enc(51)
    );
\rx_66_enc_reg[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(52),
      I1 => \mcp1_rx_66_raw_reg[65]\(13),
      I2 => p_0_in114_in,
      O => rx_66_enc(52)
    );
\rx_66_enc_reg[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(53),
      I1 => \mcp1_rx_66_raw_reg[65]\(14),
      I2 => p_0_in117_in,
      O => rx_66_enc(53)
    );
\rx_66_enc_reg[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(54),
      I1 => \mcp1_rx_66_raw_reg[65]\(15),
      I2 => p_0_in120_in,
      O => rx_66_enc(54)
    );
\rx_66_enc_reg[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(55),
      I1 => \mcp1_rx_66_raw_reg[65]\(16),
      I2 => p_0_in123_in,
      O => rx_66_enc(55)
    );
\rx_66_enc_reg[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(56),
      I1 => \mcp1_rx_66_raw_reg[65]\(17),
      I2 => p_0_in126_in,
      O => rx_66_enc(56)
    );
\rx_66_enc_reg[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(57),
      I1 => \mcp1_rx_66_raw_reg[65]\(18),
      I2 => \mcp1_descr_reg_reg_n_0_[0]\,
      O => rx_66_enc(57)
    );
\rx_66_enc_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(3),
      I1 => p_0_in8_in,
      I2 => p_2_in9_in,
      O => rx_66_enc(3)
    );
\rx_66_enc_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(4),
      I1 => p_0_in12_in,
      I2 => p_2_in13_in,
      O => rx_66_enc(4)
    );
\rx_66_enc_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(5),
      I1 => p_0_in16_in,
      I2 => p_2_in17_in,
      O => rx_66_enc(5)
    );
\rx_66_enc_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(6),
      I1 => p_0_in20_in,
      I2 => p_2_in21_in,
      O => rx_66_enc(6)
    );
\rx_66_enc_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(7),
      I1 => p_0_in24_in,
      I2 => p_2_in25_in,
      O => rx_66_enc(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_scramble is
  port (
    new_tx_test_seed : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_66_fifo : out STD_LOGIC_VECTOR ( 63 downto 0 );
    coreclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 115 downto 0 );
    \q_reg[3]_0\ : in STD_LOGIC;
    \tx_66_enc_out_reg[65]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \q_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_scramble : entity is "ten_gig_eth_pcs_pma_v6_0_3_pcs_scramble";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_scramble;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_scramble is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal asynch_fifo_i_i_67_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_68_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_69_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_70_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_71_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_72_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_73_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_74_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_75_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_76_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_77_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_78_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_79_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_81_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_82_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_83_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_84_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_85_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_86_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_87_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_88_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_89_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_90_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_91_n_0 : STD_LOGIC;
  signal asynch_fifo_i_i_92_n_0 : STD_LOGIC;
  signal \block_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \block_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal new_tx_test_seed_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in12_in : STD_LOGIC;
  signal p_0_in151_in : STD_LOGIC;
  signal p_0_in160_in : STD_LOGIC;
  signal p_0_in16_in : STD_LOGIC;
  signal p_0_in170_in : STD_LOGIC;
  signal p_0_in180_in : STD_LOGIC;
  signal p_0_in190_in : STD_LOGIC;
  signal p_0_in200_in : STD_LOGIC;
  signal p_0_in20_in : STD_LOGIC;
  signal p_0_in24_in : STD_LOGIC;
  signal p_0_in28_in : STD_LOGIC;
  signal p_0_in32_in : STD_LOGIC;
  signal p_0_in36_in : STD_LOGIC;
  signal p_0_in40_in : STD_LOGIC;
  signal p_0_in44_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_0_in_0 : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in103_in : STD_LOGIC;
  signal p_2_in109_in : STD_LOGIC;
  signal p_2_in115_in : STD_LOGIC;
  signal p_2_in121_in : STD_LOGIC;
  signal p_2_in127_in : STD_LOGIC;
  signal p_2_in133_in : STD_LOGIC;
  signal p_2_in139_in : STD_LOGIC;
  signal p_2_in13_in : STD_LOGIC;
  signal p_2_in145_in : STD_LOGIC;
  signal p_2_in152_in : STD_LOGIC;
  signal p_2_in161_in : STD_LOGIC;
  signal p_2_in171_in : STD_LOGIC;
  signal p_2_in17_in : STD_LOGIC;
  signal p_2_in181_in : STD_LOGIC;
  signal p_2_in191_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in201_in : STD_LOGIC;
  signal p_2_in21_in : STD_LOGIC;
  signal p_2_in25_in : STD_LOGIC;
  signal p_2_in29_in : STD_LOGIC;
  signal p_2_in33_in : STD_LOGIC;
  signal p_2_in37_in : STD_LOGIC;
  signal p_2_in41_in : STD_LOGIC;
  signal p_2_in45_in : STD_LOGIC;
  signal p_2_in48_in : STD_LOGIC;
  signal p_2_in52_in : STD_LOGIC;
  signal p_2_in56_in : STD_LOGIC;
  signal p_2_in5_in : STD_LOGIC;
  signal p_2_in60_in : STD_LOGIC;
  signal p_2_in64_in : STD_LOGIC;
  signal p_2_in68_in : STD_LOGIC;
  signal p_2_in74_in : STD_LOGIC;
  signal p_2_in79_in : STD_LOGIC;
  signal p_2_in85_in : STD_LOGIC;
  signal p_2_in91_in : STD_LOGIC;
  signal p_2_in97_in : STD_LOGIC;
  signal p_2_in9_in : STD_LOGIC;
  signal \scr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[32]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[33]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[33]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[34]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[34]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[35]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[35]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[36]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[36]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[37]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[37]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[38]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[38]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[40]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[41]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[42]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[43]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[44]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[45]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[46]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[48]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[49]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[50]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[51]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[52]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[53]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[54]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[55]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[56]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[57]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \scr_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \scr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal tx_test_patt_seed_sel : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \tx_test_patt_seed_sel[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_test_patt_seed_sel[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_test_patt_seed_sel[1]_i_2_n_0\ : STD_LOGIC;
  signal \tx_test_patt_seed_sel[1]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \block_count[1]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \block_count[2]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \block_count[3]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \block_count[4]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \block_count[6]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of new_tx_test_seed_i_1 : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \tx_test_patt_seed_sel[0]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \tx_test_patt_seed_sel[1]_i_2\ : label is "soft_lutpair369";
begin
  Q(0) <= \^q\(0);
asynch_fifo_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => asynch_fifo_i_i_67_n_0,
      I1 => asynch_fifo_i_i_68_n_0,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(63),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(63)
    );
asynch_fifo_i_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => p_0_in36_in,
      I1 => \tx_66_enc_out_reg[65]\(54),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_83_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(54)
    );
asynch_fifo_i_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => p_0_in32_in,
      I1 => \tx_66_enc_out_reg[65]\(53),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_84_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(53)
    );
asynch_fifo_i_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in28_in,
      I1 => \tx_66_enc_out_reg[65]\(52),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_85_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(52)
    );
asynch_fifo_i_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in24_in,
      I1 => \tx_66_enc_out_reg[65]\(51),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_86_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(51)
    );
asynch_fifo_i_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in20_in,
      I1 => \tx_66_enc_out_reg[65]\(50),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_87_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(50)
    );
asynch_fifo_i_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in16_in,
      I1 => \tx_66_enc_out_reg[65]\(49),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_88_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(49)
    );
asynch_fifo_i_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in12_in,
      I1 => \tx_66_enc_out_reg[65]\(48),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_89_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(48)
    );
asynch_fifo_i_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => \tx_66_enc_out_reg[65]\(47),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_90_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(47)
    );
asynch_fifo_i_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in4_in,
      I1 => \tx_66_enc_out_reg[65]\(46),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_91_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(46)
    );
asynch_fifo_i_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \tx_66_enc_out_reg[65]\(45),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_92_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(45)
    );
asynch_fifo_i_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_0_in_0,
      I1 => \tx_66_enc_out_reg[65]\(44),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_68_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(44)
    );
asynch_fifo_i_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_2_in68_in,
      I1 => \tx_66_enc_out_reg[65]\(43),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_70_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(43)
    );
asynch_fifo_i_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009966A55A9966"
    )
        port map (
      I0 => p_2_in64_in,
      I1 => \tx_66_enc_out_reg[65]\(42),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_72_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(42)
    );
asynch_fifo_i_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => p_2_in60_in,
      I1 => \tx_66_enc_out_reg[65]\(41),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_74_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(41)
    );
asynch_fifo_i_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => p_2_in56_in,
      I1 => \tx_66_enc_out_reg[65]\(40),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_76_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(40)
    );
asynch_fifo_i_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => p_2_in52_in,
      I1 => \tx_66_enc_out_reg[65]\(39),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_78_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(39)
    );
asynch_fifo_i_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in48_in,
      I1 => \scr_reg_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(38),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(38)
    );
asynch_fifo_i_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in45_in,
      I1 => p_0_in44_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(37),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(37)
    );
asynch_fifo_i_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in41_in,
      I1 => p_0_in40_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(36),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(36)
    );
asynch_fifo_i_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in37_in,
      I1 => p_0_in36_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(35),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(35)
    );
\asynch_fifo_i_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF66995AA56699"
    )
        port map (
      I0 => asynch_fifo_i_i_69_n_0,
      I1 => \tx_66_enc_out_reg[65]\(62),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_70_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(62)
    );
asynch_fifo_i_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF669969696699"
    )
        port map (
      I0 => asynch_fifo_i_i_71_n_0,
      I1 => asynch_fifo_i_i_72_n_0,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(61),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(61)
    );
asynch_fifo_i_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in33_in,
      I1 => p_0_in32_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(34),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(34)
    );
asynch_fifo_i_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in29_in,
      I1 => p_0_in28_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(33),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(33)
    );
asynch_fifo_i_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in25_in,
      I1 => p_0_in24_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(32),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(32)
    );
asynch_fifo_i_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in21_in,
      I1 => p_0_in20_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(31),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(31)
    );
asynch_fifo_i_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in17_in,
      I1 => p_0_in16_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(30),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(30)
    );
asynch_fifo_i_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in13_in,
      I1 => p_0_in12_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(29),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(29)
    );
asynch_fifo_i_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in9_in,
      I1 => p_0_in8_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(28),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(28)
    );
asynch_fifo_i_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in5_in,
      I1 => p_0_in4_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(27),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(27)
    );
asynch_fifo_i_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in1_in,
      I1 => p_0_in0_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(26),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(26)
    );
asynch_fifo_i_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in_0,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(25),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(25)
    );
asynch_fifo_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF66995AA56699"
    )
        port map (
      I0 => asynch_fifo_i_i_73_n_0,
      I1 => \tx_66_enc_out_reg[65]\(60),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_74_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(60)
    );
asynch_fifo_i_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000999696969996"
    )
        port map (
      I0 => p_0_in200_in,
      I1 => p_2_in68_in,
      I2 => \q_reg[1]\,
      I3 => \tx_66_enc_out_reg[65]\(24),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(24)
    );
asynch_fifo_i_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_0_in190_in,
      I1 => p_2_in64_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(23),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(23)
    );
asynch_fifo_i_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_0_in180_in,
      I1 => p_2_in60_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(22),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(22)
    );
asynch_fifo_i_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_0_in170_in,
      I1 => p_2_in56_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(21),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(21)
    );
asynch_fifo_i_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_0_in160_in,
      I1 => p_2_in52_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(20),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(20)
    );
asynch_fifo_i_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF969999FF966666"
    )
        port map (
      I0 => p_2_in48_in,
      I1 => p_0_in151_in,
      I2 => \^q\(0),
      I3 => \q_reg[3]\(0),
      I4 => \q_reg[3]\(1),
      I5 => \tx_66_enc_out_reg[65]\(19),
      O => tx_66_fifo(19)
    );
asynch_fifo_i_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in45_in,
      I1 => p_2_in145_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(18),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(18)
    );
asynch_fifo_i_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in41_in,
      I1 => p_2_in139_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(17),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(17)
    );
asynch_fifo_i_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in37_in,
      I1 => p_2_in133_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(16),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(16)
    );
asynch_fifo_i_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in33_in,
      I1 => p_2_in127_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(15),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(15)
    );
asynch_fifo_i_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF669969696699"
    )
        port map (
      I0 => asynch_fifo_i_i_75_n_0,
      I1 => asynch_fifo_i_i_76_n_0,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(59),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(59)
    );
asynch_fifo_i_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in29_in,
      I1 => p_2_in121_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(14),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(14)
    );
asynch_fifo_i_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in25_in,
      I1 => p_2_in115_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(13),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(13)
    );
asynch_fifo_i_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in21_in,
      I1 => p_2_in109_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(12),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(12)
    );
asynch_fifo_i_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in17_in,
      I1 => p_2_in103_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(11),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(11)
    );
asynch_fifo_i_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in13_in,
      I1 => p_2_in97_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(10),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(10)
    );
asynch_fifo_i_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF996696969966"
    )
        port map (
      I0 => p_2_in9_in,
      I1 => p_2_in91_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(9),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(9)
    );
asynch_fifo_i_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in5_in,
      I1 => p_2_in85_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(8),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(8)
    );
asynch_fifo_i_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_2_in1_in,
      I1 => p_2_in79_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(7),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(7)
    );
asynch_fifo_i_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000999699669996"
    )
        port map (
      I0 => p_2_in,
      I1 => p_2_in74_in,
      I2 => \tx_66_enc_out_reg[65]\(6),
      I3 => \q_reg[1]\,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(6)
    );
asynch_fifo_i_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_0_in200_in,
      I1 => p_2_in201_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(5),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(5)
    );
asynch_fifo_i_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF66995AA56699"
    )
        port map (
      I0 => asynch_fifo_i_i_77_n_0,
      I1 => \tx_66_enc_out_reg[65]\(58),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_78_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(58)
    );
asynch_fifo_i_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000999696969996"
    )
        port map (
      I0 => p_0_in190_in,
      I1 => p_2_in191_in,
      I2 => \q_reg[1]\,
      I3 => \tx_66_enc_out_reg[65]\(4),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(4)
    );
asynch_fifo_i_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_0_in180_in,
      I1 => p_2_in181_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(3),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(3)
    );
asynch_fifo_i_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000999696969996"
    )
        port map (
      I0 => p_0_in170_in,
      I1 => p_2_in171_in,
      I2 => \q_reg[1]\,
      I3 => \tx_66_enc_out_reg[65]\(2),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(2)
    );
asynch_fifo_i_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000996696969966"
    )
        port map (
      I0 => p_0_in160_in,
      I1 => p_2_in161_in,
      I2 => \^q\(0),
      I3 => \tx_66_enc_out_reg[65]\(1),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(1)
    );
asynch_fifo_i_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000999696969996"
    )
        port map (
      I0 => p_0_in151_in,
      I1 => p_2_in152_in,
      I2 => \q_reg[1]\,
      I3 => \tx_66_enc_out_reg[65]\(0),
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(0)
    );
asynch_fifo_i_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F20D0DF2"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(24),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[1]\,
      I3 => p_2_in68_in,
      I4 => p_0_in200_in,
      O => asynch_fifo_i_i_67_n_0
    );
asynch_fifo_i_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(5),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in201_in,
      I5 => p_0_in200_in,
      O => asynch_fifo_i_i_68_n_0
    );
asynch_fifo_i_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1DD2E222E22D1DD"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(23),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in64_in,
      I5 => p_0_in190_in,
      O => asynch_fifo_i_i_69_n_0
    );
asynch_fifo_i_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => \scr_reg_reg_n_0_[0]\,
      I1 => \tx_66_enc_out_reg[65]\(57),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_79_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(57)
    );
asynch_fifo_i_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F20D0DF2"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(4),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[1]\,
      I3 => p_2_in191_in,
      I4 => p_0_in190_in,
      O => asynch_fifo_i_i_70_n_0
    );
asynch_fifo_i_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1DD2E222E22D1DD"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(22),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in60_in,
      I5 => p_0_in180_in,
      O => asynch_fifo_i_i_71_n_0
    );
asynch_fifo_i_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(3),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in181_in,
      I5 => p_0_in180_in,
      O => asynch_fifo_i_i_72_n_0
    );
asynch_fifo_i_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1DD2E222E22D1DD"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(21),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in56_in,
      I5 => p_0_in170_in,
      O => asynch_fifo_i_i_73_n_0
    );
asynch_fifo_i_i_74: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F20D0DF2"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(2),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[1]\,
      I3 => p_2_in171_in,
      I4 => p_0_in170_in,
      O => asynch_fifo_i_i_74_n_0
    );
asynch_fifo_i_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1DD2E222E22D1DD"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(20),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in52_in,
      I5 => p_0_in160_in,
      O => asynch_fifo_i_i_75_n_0
    );
asynch_fifo_i_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(1),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in161_in,
      I5 => p_0_in160_in,
      O => asynch_fifo_i_i_76_n_0
    );
asynch_fifo_i_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1DD2E222E22D1DD"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(19),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_0_in151_in,
      I5 => p_2_in48_in,
      O => asynch_fifo_i_i_77_n_0
    );
asynch_fifo_i_i_78: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F20D0DF2"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(0),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[1]\,
      I3 => p_2_in152_in,
      I4 => p_0_in151_in,
      O => asynch_fifo_i_i_78_n_0
    );
asynch_fifo_i_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(18),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in145_in,
      I5 => p_2_in45_in,
      O => asynch_fifo_i_i_79_n_0
    );
asynch_fifo_i_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA956A55AA956"
    )
        port map (
      I0 => p_0_in44_in,
      I1 => \tx_66_enc_out_reg[65]\(56),
      I2 => \q_reg[1]\,
      I3 => asynch_fifo_i_i_81_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(56)
    );
asynch_fifo_i_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(17),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in139_in,
      I5 => p_2_in41_in,
      O => asynch_fifo_i_i_81_n_0
    );
asynch_fifo_i_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(16),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in133_in,
      I5 => p_2_in37_in,
      O => asynch_fifo_i_i_82_n_0
    );
asynch_fifo_i_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(15),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in127_in,
      I5 => p_2_in33_in,
      O => asynch_fifo_i_i_83_n_0
    );
asynch_fifo_i_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(14),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in121_in,
      I5 => p_2_in29_in,
      O => asynch_fifo_i_i_84_n_0
    );
asynch_fifo_i_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(13),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in115_in,
      I5 => p_2_in25_in,
      O => asynch_fifo_i_i_85_n_0
    );
asynch_fifo_i_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(12),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in109_in,
      I5 => p_2_in21_in,
      O => asynch_fifo_i_i_86_n_0
    );
asynch_fifo_i_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(11),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in103_in,
      I5 => p_2_in17_in,
      O => asynch_fifo_i_i_87_n_0
    );
asynch_fifo_i_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(10),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in97_in,
      I5 => p_2_in13_in,
      O => asynch_fifo_i_i_88_n_0
    );
asynch_fifo_i_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(9),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in91_in,
      I5 => p_2_in9_in,
      O => asynch_fifo_i_i_89_n_0
    );
asynch_fifo_i_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9966A55A9966"
    )
        port map (
      I0 => p_0_in40_in,
      I1 => \tx_66_enc_out_reg[65]\(55),
      I2 => \^q\(0),
      I3 => asynch_fifo_i_i_82_n_0,
      I4 => \q_reg[3]\(1),
      I5 => \q_reg[3]\(0),
      O => tx_66_fifo(55)
    );
asynch_fifo_i_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(8),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in85_in,
      I5 => p_2_in5_in,
      O => asynch_fifo_i_i_90_n_0
    );
asynch_fifo_i_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(7),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_2_in79_in,
      I5 => p_2_in1_in,
      O => asynch_fifo_i_i_91_n_0
    );
asynch_fifo_i_i_92: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE5151AE"
    )
        port map (
      I0 => \q_reg[1]\,
      I1 => \tx_66_enc_out_reg[65]\(6),
      I2 => \q_reg[3]\(1),
      I3 => p_2_in74_in,
      I4 => p_2_in,
      O => asynch_fifo_i_i_92_n_0
    );
\block_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \block_count_reg__0\(0),
      O => p_0_in(0)
    );
\block_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \block_count_reg__0\(0),
      I1 => \block_count_reg__0\(1),
      O => p_0_in(1)
    );
\block_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \block_count_reg__0\(2),
      I1 => \block_count_reg__0\(0),
      I2 => \block_count_reg__0\(1),
      O => p_0_in(2)
    );
\block_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \block_count_reg__0\(3),
      I1 => \block_count_reg__0\(1),
      I2 => \block_count_reg__0\(0),
      I3 => \block_count_reg__0\(2),
      O => p_0_in(3)
    );
\block_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \block_count_reg__0\(4),
      I1 => \block_count_reg__0\(3),
      I2 => \block_count_reg__0\(1),
      I3 => \block_count_reg__0\(0),
      I4 => \block_count_reg__0\(2),
      O => \block_count[4]_i_1_n_0\
    );
\block_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \block_count_reg__0\(5),
      I1 => \block_count_reg__0\(3),
      I2 => \block_count_reg__0\(1),
      I3 => \block_count_reg__0\(0),
      I4 => \block_count_reg__0\(2),
      I5 => \block_count_reg__0\(4),
      O => p_0_in(5)
    );
\block_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tx_test_patt_seed_sel[1]_i_3_n_0\,
      I1 => \block_count_reg__0\(6),
      O => p_0_in(6)
    );
\block_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in(0),
      Q => \block_count_reg__0\(0),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\block_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in(1),
      Q => \block_count_reg__0\(1),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\block_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in(2),
      Q => \block_count_reg__0\(2),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\block_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in(3),
      Q => \block_count_reg__0\(3),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\block_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_count[4]_i_1_n_0\,
      Q => \block_count_reg__0\(4),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\block_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in(5),
      Q => \block_count_reg__0\(5),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\block_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => p_0_in(6),
      Q => \block_count_reg__0\(6),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
new_tx_test_seed_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \block_count_reg__0\(6),
      I1 => \tx_test_patt_seed_sel[1]_i_3_n_0\,
      O => new_tx_test_seed_i_1_n_0
    );
new_tx_test_seed_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => new_tx_test_seed_i_1_n_0,
      Q => new_tx_test_seed,
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\scr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(0),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(58),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[0]_i_2_n_0\,
      O => \scr_reg[0]_i_1_n_0\
    );
\scr_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(63),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => asynch_fifo_i_i_68_n_0,
      I5 => asynch_fifo_i_i_67_n_0,
      O => \scr_reg[0]_i_2_n_0\
    );
\scr_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(10),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(68),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[10]_i_2_n_0\,
      O => \scr_reg[10]_i_1_n_0\
    );
\scr_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_84_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(53),
      I5 => p_0_in32_in,
      O => \scr_reg[10]_i_2_n_0\
    );
\scr_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(11),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(69),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[11]_i_2_n_0\,
      O => \scr_reg[11]_i_1_n_0\
    );
\scr_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_85_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(52),
      I5 => p_0_in28_in,
      O => \scr_reg[11]_i_2_n_0\
    );
\scr_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(12),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(70),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[12]_i_2_n_0\,
      O => \scr_reg[12]_i_1_n_0\
    );
\scr_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_86_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(51),
      I5 => p_0_in24_in,
      O => \scr_reg[12]_i_2_n_0\
    );
\scr_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(13),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(71),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[13]_i_2_n_0\,
      O => \scr_reg[13]_i_1_n_0\
    );
\scr_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_87_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(50),
      I5 => p_0_in20_in,
      O => \scr_reg[13]_i_2_n_0\
    );
\scr_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(14),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(72),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[14]_i_2_n_0\,
      O => \scr_reg[14]_i_1_n_0\
    );
\scr_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_88_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(49),
      I5 => p_0_in16_in,
      O => \scr_reg[14]_i_2_n_0\
    );
\scr_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(15),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(73),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[15]_i_2_n_0\,
      O => \scr_reg[15]_i_1_n_0\
    );
\scr_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_89_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(48),
      I5 => p_0_in12_in,
      O => \scr_reg[15]_i_2_n_0\
    );
\scr_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(16),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(74),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[16]_i_2_n_0\,
      O => \scr_reg[16]_i_1_n_0\
    );
\scr_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_90_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(47),
      I5 => p_0_in8_in,
      O => \scr_reg[16]_i_2_n_0\
    );
\scr_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(17),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(75),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[17]_i_2_n_0\,
      O => \scr_reg[17]_i_1_n_0\
    );
\scr_reg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_91_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(46),
      I5 => p_0_in4_in,
      O => \scr_reg[17]_i_2_n_0\
    );
\scr_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(18),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(76),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[18]_i_2_n_0\,
      O => \scr_reg[18]_i_1_n_0\
    );
\scr_reg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_92_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(45),
      I5 => p_0_in0_in,
      O => \scr_reg[18]_i_2_n_0\
    );
\scr_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(19),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(77),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[19]_i_2_n_0\,
      O => \scr_reg[19]_i_1_n_0\
    );
\scr_reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_68_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(44),
      I5 => p_0_in_0,
      O => \scr_reg[19]_i_2_n_0\
    );
\scr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(1),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(59),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[1]_i_2_n_0\,
      O => \scr_reg[1]_i_1_n_0\
    );
\scr_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6AA59AA5955"
    )
        port map (
      I0 => asynch_fifo_i_i_70_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(62),
      I5 => asynch_fifo_i_i_69_n_0,
      O => \scr_reg[1]_i_2_n_0\
    );
\scr_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(20),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(78),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[20]_i_2_n_0\,
      O => \scr_reg[20]_i_1_n_0\
    );
\scr_reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_70_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(43),
      I5 => p_2_in68_in,
      O => \scr_reg[20]_i_2_n_0\
    );
\scr_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(21),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(79),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[21]_i_2_n_0\,
      O => \scr_reg[21]_i_1_n_0\
    );
\scr_reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_72_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(42),
      I5 => p_2_in64_in,
      O => \scr_reg[21]_i_2_n_0\
    );
\scr_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(22),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(80),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[22]_i_2_n_0\,
      O => \scr_reg[22]_i_1_n_0\
    );
\scr_reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_74_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(41),
      I5 => p_2_in60_in,
      O => \scr_reg[22]_i_2_n_0\
    );
\scr_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(23),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(81),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[23]_i_2_n_0\,
      O => \scr_reg[23]_i_1_n_0\
    );
\scr_reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_76_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(40),
      I5 => p_2_in56_in,
      O => \scr_reg[23]_i_2_n_0\
    );
\scr_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(24),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(82),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[24]_i_2_n_0\,
      O => \scr_reg[24]_i_1_n_0\
    );
\scr_reg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_78_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(39),
      I5 => p_2_in52_in,
      O => \scr_reg[24]_i_2_n_0\
    );
\scr_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(25),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(83),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[25]_i_2_n_0\,
      O => \scr_reg[25]_i_1_n_0\
    );
\scr_reg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(38),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => \scr_reg_reg_n_0_[0]\,
      I5 => p_2_in48_in,
      O => \scr_reg[25]_i_2_n_0\
    );
\scr_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(26),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(84),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[26]_i_2_n_0\,
      O => \scr_reg[26]_i_1_n_0\
    );
\scr_reg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(37),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_0_in44_in,
      I5 => p_2_in45_in,
      O => \scr_reg[26]_i_2_n_0\
    );
\scr_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(27),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(85),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[27]_i_2_n_0\,
      O => \scr_reg[27]_i_1_n_0\
    );
\scr_reg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(36),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_0_in40_in,
      I5 => p_2_in41_in,
      O => \scr_reg[27]_i_2_n_0\
    );
\scr_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(28),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(86),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[28]_i_2_n_0\,
      O => \scr_reg[28]_i_1_n_0\
    );
\scr_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(35),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_0_in36_in,
      I5 => p_2_in37_in,
      O => \scr_reg[28]_i_2_n_0\
    );
\scr_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(29),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(87),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[29]_i_2_n_0\,
      O => \scr_reg[29]_i_1_n_0\
    );
\scr_reg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(34),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_0_in32_in,
      I5 => p_2_in33_in,
      O => \scr_reg[29]_i_2_n_0\
    );
\scr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(2),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(60),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[2]_i_2_n_0\,
      O => \scr_reg[2]_i_1_n_0\
    );
\scr_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1DD2E222E22D1DD"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(61),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => asynch_fifo_i_i_72_n_0,
      I5 => asynch_fifo_i_i_71_n_0,
      O => \scr_reg[2]_i_2_n_0\
    );
\scr_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(30),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(88),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[30]_i_2_n_0\,
      O => \scr_reg[30]_i_1_n_0\
    );
\scr_reg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(33),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_0_in28_in,
      I5 => p_2_in29_in,
      O => \scr_reg[30]_i_2_n_0\
    );
\scr_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(31),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(89),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[31]_i_2_n_0\,
      O => \scr_reg[31]_i_1_n_0\
    );
\scr_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(32),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_0_in24_in,
      I5 => p_2_in25_in,
      O => \scr_reg[31]_i_2_n_0\
    );
\scr_reg[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(32),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(90),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[32]_i_2_n_0\,
      O => \scr_reg[32]_i_1_n_0\
    );
\scr_reg[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(31),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_0_in20_in,
      I5 => p_2_in21_in,
      O => \scr_reg[32]_i_2_n_0\
    );
\scr_reg[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(33),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(91),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[33]_i_2_n_0\,
      O => \scr_reg[33]_i_1_n_0\
    );
\scr_reg[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(30),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_0_in16_in,
      I5 => p_2_in17_in,
      O => \scr_reg[33]_i_2_n_0\
    );
\scr_reg[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(34),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(92),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[34]_i_2_n_0\,
      O => \scr_reg[34]_i_1_n_0\
    );
\scr_reg[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(29),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_0_in12_in,
      I5 => p_2_in13_in,
      O => \scr_reg[34]_i_2_n_0\
    );
\scr_reg[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(35),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(93),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[35]_i_2_n_0\,
      O => \scr_reg[35]_i_1_n_0\
    );
\scr_reg[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(28),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_0_in8_in,
      I5 => p_2_in9_in,
      O => \scr_reg[35]_i_2_n_0\
    );
\scr_reg[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(36),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(94),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[36]_i_2_n_0\,
      O => \scr_reg[36]_i_1_n_0\
    );
\scr_reg[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(27),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_0_in4_in,
      I5 => p_2_in5_in,
      O => \scr_reg[36]_i_2_n_0\
    );
\scr_reg[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(37),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(95),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[37]_i_2_n_0\,
      O => \scr_reg[37]_i_1_n_0\
    );
\scr_reg[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(26),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_0_in0_in,
      I5 => p_2_in1_in,
      O => \scr_reg[37]_i_2_n_0\
    );
\scr_reg[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(38),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(96),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[38]_i_2_n_0\,
      O => \scr_reg[38]_i_1_n_0\
    );
\scr_reg[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22D1DDD1DD2E22"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(25),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => p_0_in_0,
      I5 => p_2_in,
      O => \scr_reg[38]_i_2_n_0\
    );
\scr_reg[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(39),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(97),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_67_n_0,
      O => \scr_reg[39]_i_1_n_0\
    );
\scr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(3),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(61),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[3]_i_2_n_0\,
      O => \scr_reg[3]_i_1_n_0\
    );
\scr_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6AA59AA5955"
    )
        port map (
      I0 => asynch_fifo_i_i_74_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(60),
      I5 => asynch_fifo_i_i_73_n_0,
      O => \scr_reg[3]_i_2_n_0\
    );
\scr_reg[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"333CCC3C55555555"
    )
        port map (
      I0 => asynch_fifo_i_i_69_n_0,
      I1 => \^q\(0),
      I2 => pseudo_rand_seeds_int(40),
      I3 => tx_test_patt_seed_sel(1),
      I4 => pseudo_rand_seeds_int(98),
      I5 => \q_reg[3]_0\,
      O => \scr_reg[40]_i_1_n_0\
    );
\scr_reg[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DD1D1D11DD1"
    )
        port map (
      I0 => asynch_fifo_i_i_71_n_0,
      I1 => \q_reg[3]_0\,
      I2 => \^q\(0),
      I3 => pseudo_rand_seeds_int(41),
      I4 => tx_test_patt_seed_sel(1),
      I5 => pseudo_rand_seeds_int(99),
      O => \scr_reg[41]_i_1_n_0\
    );
\scr_reg[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6000056A6FFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(42),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(100),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_73_n_0,
      O => \scr_reg[42]_i_1_n_0\
    );
\scr_reg[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DD1D1D11DD1"
    )
        port map (
      I0 => asynch_fifo_i_i_75_n_0,
      I1 => \q_reg[3]_0\,
      I2 => \^q\(0),
      I3 => pseudo_rand_seeds_int(43),
      I4 => tx_test_patt_seed_sel(1),
      I5 => pseudo_rand_seeds_int(101),
      O => \scr_reg[43]_i_1_n_0\
    );
\scr_reg[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DD1D1D11DD1"
    )
        port map (
      I0 => asynch_fifo_i_i_77_n_0,
      I1 => \q_reg[3]_0\,
      I2 => \^q\(0),
      I3 => pseudo_rand_seeds_int(44),
      I4 => tx_test_patt_seed_sel(1),
      I5 => pseudo_rand_seeds_int(102),
      O => \scr_reg[44]_i_1_n_0\
    );
\scr_reg[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(45),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(103),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_79_n_0,
      O => \scr_reg[45]_i_1_n_0\
    );
\scr_reg[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(46),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(104),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_81_n_0,
      O => \scr_reg[46]_i_1_n_0\
    );
\scr_reg[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(47),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(105),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_82_n_0,
      O => \scr_reg[47]_i_1_n_0\
    );
\scr_reg[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(48),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(106),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_83_n_0,
      O => \scr_reg[48]_i_1_n_0\
    );
\scr_reg[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(49),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(107),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_84_n_0,
      O => \scr_reg[49]_i_1_n_0\
    );
\scr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(4),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(62),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[4]_i_2_n_0\,
      O => \scr_reg[4]_i_1_n_0\
    );
\scr_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D1DD2E222E22D1DD"
    )
        port map (
      I0 => \tx_66_enc_out_reg[65]\(59),
      I1 => \q_reg[3]\(1),
      I2 => \q_reg[3]\(0),
      I3 => \^q\(0),
      I4 => asynch_fifo_i_i_76_n_0,
      I5 => asynch_fifo_i_i_75_n_0,
      O => \scr_reg[4]_i_2_n_0\
    );
\scr_reg[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(50),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(108),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_85_n_0,
      O => \scr_reg[50]_i_1_n_0\
    );
\scr_reg[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(51),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(109),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_86_n_0,
      O => \scr_reg[51]_i_1_n_0\
    );
\scr_reg[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(52),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(110),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_87_n_0,
      O => \scr_reg[52]_i_1_n_0\
    );
\scr_reg[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(53),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(111),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_88_n_0,
      O => \scr_reg[53]_i_1_n_0\
    );
\scr_reg[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(54),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(112),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_89_n_0,
      O => \scr_reg[54]_i_1_n_0\
    );
\scr_reg[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(55),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(113),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_90_n_0,
      O => \scr_reg[55]_i_1_n_0\
    );
\scr_reg[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(56),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(114),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_91_n_0,
      O => \scr_reg[56]_i_1_n_0\
    );
\scr_reg[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(57),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(115),
      I4 => \q_reg[3]_0\,
      I5 => asynch_fifo_i_i_92_n_0,
      O => \scr_reg[57]_i_1_n_0\
    );
\scr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(5),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(63),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[5]_i_2_n_0\,
      O => \scr_reg[5]_i_1_n_0\
    );
\scr_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A655A6AA59AA5955"
    )
        port map (
      I0 => asynch_fifo_i_i_78_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(58),
      I5 => asynch_fifo_i_i_77_n_0,
      O => \scr_reg[5]_i_2_n_0\
    );
\scr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(6),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(64),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[6]_i_2_n_0\,
      O => \scr_reg[6]_i_1_n_0\
    );
\scr_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_79_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(57),
      I5 => \scr_reg_reg_n_0_[0]\,
      O => \scr_reg[6]_i_2_n_0\
    );
\scr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(7),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(65),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[7]_i_2_n_0\,
      O => \scr_reg[7]_i_1_n_0\
    );
\scr_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A996566"
    )
        port map (
      I0 => asynch_fifo_i_i_81_n_0,
      I1 => \q_reg[1]\,
      I2 => \q_reg[3]\(1),
      I3 => \tx_66_enc_out_reg[65]\(56),
      I4 => p_0_in44_in,
      O => \scr_reg[7]_i_2_n_0\
    );
\scr_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(8),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(66),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[8]_i_2_n_0\,
      O => \scr_reg[8]_i_1_n_0\
    );
\scr_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_82_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(55),
      I5 => p_0_in40_in,
      O => \scr_reg[8]_i_2_n_0\
    );
\scr_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A6FFFF56A60000"
    )
        port map (
      I0 => \^q\(0),
      I1 => pseudo_rand_seeds_int(9),
      I2 => tx_test_patt_seed_sel(1),
      I3 => pseudo_rand_seeds_int(67),
      I4 => \q_reg[3]_0\,
      I5 => \scr_reg[9]_i_2_n_0\,
      O => \scr_reg[9]_i_1_n_0\
    );
\scr_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59AA5955A655A6AA"
    )
        port map (
      I0 => asynch_fifo_i_i_83_n_0,
      I1 => \^q\(0),
      I2 => \q_reg[3]\(0),
      I3 => \q_reg[3]\(1),
      I4 => \tx_66_enc_out_reg[65]\(54),
      I5 => p_0_in36_in,
      O => \scr_reg[9]_i_2_n_0\
    );
\scr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[0]_i_1_n_0\,
      Q => \scr_reg_reg_n_0_[0]\,
      R => SR(0)
    );
\scr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[10]_i_1_n_0\,
      Q => p_0_in8_in,
      R => SR(0)
    );
\scr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[11]_i_1_n_0\,
      Q => p_0_in4_in,
      R => SR(0)
    );
\scr_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[12]_i_1_n_0\,
      Q => p_0_in0_in,
      R => SR(0)
    );
\scr_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[13]_i_1_n_0\,
      Q => p_0_in_0,
      R => SR(0)
    );
\scr_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[14]_i_1_n_0\,
      Q => p_2_in68_in,
      R => SR(0)
    );
\scr_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[15]_i_1_n_0\,
      Q => p_2_in64_in,
      R => SR(0)
    );
\scr_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[16]_i_1_n_0\,
      Q => p_2_in60_in,
      R => SR(0)
    );
\scr_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[17]_i_1_n_0\,
      Q => p_2_in56_in,
      R => SR(0)
    );
\scr_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[18]_i_1_n_0\,
      Q => p_2_in52_in,
      R => SR(0)
    );
\scr_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[19]_i_1_n_0\,
      Q => p_2_in48_in,
      R => SR(0)
    );
\scr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[1]_i_1_n_0\,
      Q => p_0_in44_in,
      R => SR(0)
    );
\scr_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[20]_i_1_n_0\,
      Q => p_2_in45_in,
      R => SR(0)
    );
\scr_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[21]_i_1_n_0\,
      Q => p_2_in41_in,
      R => SR(0)
    );
\scr_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[22]_i_1_n_0\,
      Q => p_2_in37_in,
      R => SR(0)
    );
\scr_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[23]_i_1_n_0\,
      Q => p_2_in33_in,
      R => SR(0)
    );
\scr_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[24]_i_1_n_0\,
      Q => p_2_in29_in,
      R => SR(0)
    );
\scr_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[25]_i_1_n_0\,
      Q => p_2_in25_in,
      R => SR(0)
    );
\scr_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[26]_i_1_n_0\,
      Q => p_2_in21_in,
      R => SR(0)
    );
\scr_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[27]_i_1_n_0\,
      Q => p_2_in17_in,
      R => SR(0)
    );
\scr_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[28]_i_1_n_0\,
      Q => p_2_in13_in,
      R => SR(0)
    );
\scr_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[29]_i_1_n_0\,
      Q => p_2_in9_in,
      R => SR(0)
    );
\scr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[2]_i_1_n_0\,
      Q => p_0_in40_in,
      R => SR(0)
    );
\scr_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[30]_i_1_n_0\,
      Q => p_2_in5_in,
      R => SR(0)
    );
\scr_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[31]_i_1_n_0\,
      Q => p_2_in1_in,
      R => SR(0)
    );
\scr_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[32]_i_1_n_0\,
      Q => p_2_in,
      R => SR(0)
    );
\scr_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[33]_i_1_n_0\,
      Q => p_0_in200_in,
      R => SR(0)
    );
\scr_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[34]_i_1_n_0\,
      Q => p_0_in190_in,
      R => SR(0)
    );
\scr_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[35]_i_1_n_0\,
      Q => p_0_in180_in,
      R => SR(0)
    );
\scr_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[36]_i_1_n_0\,
      Q => p_0_in170_in,
      R => SR(0)
    );
\scr_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[37]_i_1_n_0\,
      Q => p_0_in160_in,
      R => SR(0)
    );
\scr_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[38]_i_1_n_0\,
      Q => p_0_in151_in,
      R => SR(0)
    );
\scr_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[39]_i_1_n_0\,
      Q => p_2_in145_in,
      R => SR(0)
    );
\scr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[3]_i_1_n_0\,
      Q => p_0_in36_in,
      R => SR(0)
    );
\scr_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[40]_i_1_n_0\,
      Q => p_2_in139_in,
      R => SR(0)
    );
\scr_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[41]_i_1_n_0\,
      Q => p_2_in133_in,
      R => SR(0)
    );
\scr_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[42]_i_1_n_0\,
      Q => p_2_in127_in,
      R => SR(0)
    );
\scr_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[43]_i_1_n_0\,
      Q => p_2_in121_in,
      R => SR(0)
    );
\scr_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[44]_i_1_n_0\,
      Q => p_2_in115_in,
      R => SR(0)
    );
\scr_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[45]_i_1_n_0\,
      Q => p_2_in109_in,
      R => SR(0)
    );
\scr_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[46]_i_1_n_0\,
      Q => p_2_in103_in,
      R => SR(0)
    );
\scr_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[47]_i_1_n_0\,
      Q => p_2_in97_in,
      R => SR(0)
    );
\scr_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[48]_i_1_n_0\,
      Q => p_2_in91_in,
      R => SR(0)
    );
\scr_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[49]_i_1_n_0\,
      Q => p_2_in85_in,
      R => SR(0)
    );
\scr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[4]_i_1_n_0\,
      Q => p_0_in32_in,
      R => SR(0)
    );
\scr_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[50]_i_1_n_0\,
      Q => p_2_in79_in,
      R => SR(0)
    );
\scr_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[51]_i_1_n_0\,
      Q => p_2_in74_in,
      R => SR(0)
    );
\scr_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[52]_i_1_n_0\,
      Q => p_2_in201_in,
      R => SR(0)
    );
\scr_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[53]_i_1_n_0\,
      Q => p_2_in191_in,
      R => SR(0)
    );
\scr_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[54]_i_1_n_0\,
      Q => p_2_in181_in,
      R => SR(0)
    );
\scr_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[55]_i_1_n_0\,
      Q => p_2_in171_in,
      R => SR(0)
    );
\scr_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[56]_i_1_n_0\,
      Q => p_2_in161_in,
      R => SR(0)
    );
\scr_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[57]_i_1_n_0\,
      Q => p_2_in152_in,
      R => SR(0)
    );
\scr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[5]_i_1_n_0\,
      Q => p_0_in28_in,
      R => SR(0)
    );
\scr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[6]_i_1_n_0\,
      Q => p_0_in24_in,
      R => SR(0)
    );
\scr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[7]_i_1_n_0\,
      Q => p_0_in20_in,
      R => SR(0)
    );
\scr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[8]_i_1_n_0\,
      Q => p_0_in16_in,
      R => SR(0)
    );
\scr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \scr_reg[9]_i_1_n_0\,
      Q => p_0_in12_in,
      R => SR(0)
    );
\tx_test_patt_seed_sel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^q\(0),
      I1 => \tx_test_patt_seed_sel[1]_i_3_n_0\,
      I2 => \block_count_reg__0\(6),
      O => \tx_test_patt_seed_sel[0]_i_1_n_0\
    );
\tx_test_patt_seed_sel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => SR(0),
      I1 => \q_reg[3]\(1),
      O => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\tx_test_patt_seed_sel[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => tx_test_patt_seed_sel(1),
      I1 => \block_count_reg__0\(6),
      I2 => \tx_test_patt_seed_sel[1]_i_3_n_0\,
      I3 => \^q\(0),
      O => \tx_test_patt_seed_sel[1]_i_2_n_0\
    );
\tx_test_patt_seed_sel[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \block_count_reg__0\(4),
      I1 => \block_count_reg__0\(2),
      I2 => \block_count_reg__0\(0),
      I3 => \block_count_reg__0\(1),
      I4 => \block_count_reg__0\(3),
      I5 => \block_count_reg__0\(5),
      O => \tx_test_patt_seed_sel[1]_i_3_n_0\
    );
\tx_test_patt_seed_sel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_test_patt_seed_sel[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
\tx_test_patt_seed_sel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_test_patt_seed_sel[1]_i_2_n_0\,
      Q => tx_test_patt_seed_sel(1),
      R => \tx_test_patt_seed_sel[1]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer is
  port (
    counter_sync_1 : out STD_LOGIC;
    counter_sync_extra_reg : out STD_LOGIC;
    mcp1_counter_1_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer : entity is "ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer is
  signal \^counter_sync_1\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__5_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute ASYNC_REG of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_1 <= \^counter_sync_1\;
\counter_sync_extra_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => counter_sync_extra,
      I1 => \^counter_sync_1\,
      I2 => counter_sync_3,
      I3 => counter_sync_2,
      O => counter_sync_extra_reg
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_1_reg,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => mcp1_counter_1_reg,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__5_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__5_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg4,
      I1 => newedge_reg3,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => \^counter_sync_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_24 is
  port (
    counter_sync_2 : out STD_LOGIC;
    counter_out0 : out STD_LOGIC;
    mcp1_counter_2_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    counter_sync_1 : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_24 : entity is "ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_24;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_24 is
  signal \^counter_sync_2\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__6_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute ASYNC_REG of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_2 <= \^counter_sync_2\;
\counter_out_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_sync_2\,
      I1 => counter_sync_1,
      I2 => counter_sync_3,
      I3 => counter_sync_extra,
      O => counter_out0
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_2_reg,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => mcp1_counter_2_reg,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__6_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__6_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg4,
      I1 => newedge_reg3,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => \^counter_sync_2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_25 is
  port (
    counter_sync_3 : out STD_LOGIC;
    mcp1_counter_3_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_25 : entity is "ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_25;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_25 is
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__7_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute ASYNC_REG of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_3_reg,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => mcp1_counter_3_reg,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__7_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__7_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg4,
      I1 => newedge_reg3,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => counter_sync_3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_30 is
  port (
    counter_sync_1 : out STD_LOGIC;
    counter_sync_extra_reg : out STD_LOGIC;
    mcp1_counter_1_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_30 : entity is "ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_30;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_30 is
  signal \^counter_sync_1\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal newedge_i_1_n_0 : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute ASYNC_REG of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_1 <= \^counter_sync_1\;
counter_sync_extra_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => counter_sync_extra,
      I1 => \^counter_sync_1\,
      I2 => counter_sync_3,
      I3 => counter_sync_2,
      O => counter_sync_extra_reg
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_1_reg,
      Q => dcapture,
      R => '0'
    );
newedge_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => mcp1_counter_1_reg,
      I2 => dcapture,
      I3 => newedge,
      O => newedge_i_1_n_0
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => newedge_i_1_n_0,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
q_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg4,
      I1 => newedge_reg3,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => \^counter_sync_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_31 is
  port (
    counter_sync_2 : out STD_LOGIC;
    counter_out0 : out STD_LOGIC;
    mcp1_counter_2_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    counter_sync_1 : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_31 : entity is "ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_31;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_31 is
  signal \^counter_sync_2\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__0_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute ASYNC_REG of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_2 <= \^counter_sync_2\;
counter_out_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_sync_2\,
      I1 => counter_sync_1,
      I2 => counter_sync_3,
      I3 => counter_sync_extra,
      O => counter_out0
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_2_reg,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => mcp1_counter_2_reg,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__0_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__0_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg4,
      I1 => newedge_reg3,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => \^counter_sync_2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_32 is
  port (
    counter_sync_3 : out STD_LOGIC;
    mcp1_counter_3_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_32 : entity is "ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_32;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_32 is
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__1_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute ASYNC_REG of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_3_reg,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => mcp1_counter_3_reg,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__1_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__1_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg4,
      I1 => newedge_reg3,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => counter_sync_3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_33 is
  port (
    counter_sync_1 : out STD_LOGIC;
    counter_sync_extra_reg : out STD_LOGIC;
    mcp1_counter_1_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_33 : entity is "ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_33;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_33 is
  signal \^counter_sync_1\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__2_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute ASYNC_REG of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_1 <= \^counter_sync_1\;
\counter_sync_extra_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEE8"
    )
        port map (
      I0 => counter_sync_extra,
      I1 => \^counter_sync_1\,
      I2 => counter_sync_3,
      I3 => counter_sync_2,
      O => counter_sync_extra_reg
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_1_reg,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => mcp1_counter_1_reg,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__2_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__2_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg4,
      I1 => newedge_reg3,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => \^counter_sync_1\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_34 is
  port (
    counter_sync_2 : out STD_LOGIC;
    counter_out0 : out STD_LOGIC;
    mcp1_counter_2_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    counter_sync_1 : in STD_LOGIC;
    counter_sync_3 : in STD_LOGIC;
    counter_sync_extra : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_34 : entity is "ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_34;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_34 is
  signal \^counter_sync_2\ : STD_LOGIC;
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__3_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute ASYNC_REG of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
  counter_sync_2 <= \^counter_sync_2\;
\counter_out_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^counter_sync_2\,
      I1 => counter_sync_1,
      I2 => counter_sync_3,
      I3 => counter_sync_extra,
      O => counter_out0
    );
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_2_reg,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => mcp1_counter_2_reg,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__3_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__3_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg4,
      I1 => newedge_reg3,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => \^counter_sync_2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_35 is
  port (
    counter_sync_3 : out STD_LOGIC;
    mcp1_counter_3_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_35 : entity is "ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_35;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_35 is
  signal dcapture : STD_LOGIC;
  signal newedge : STD_LOGIC;
  signal \newedge_i_1__4_n_0\ : STD_LOGIC;
  signal newedge_reg1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of newedge_reg1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of newedge_reg1 : signal is "no";
  signal newedge_reg2 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg2 : signal is "true";
  attribute shreg_extract of newedge_reg2 : signal is "no";
  signal newedge_reg3 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg3 : signal is "true";
  attribute shreg_extract of newedge_reg3 : signal is "no";
  signal newedge_reg4 : STD_LOGIC;
  attribute ASYNC_REG of newedge_reg4 : signal is "true";
  attribute shreg_extract of newedge_reg4 : signal is "no";
  signal \newedge_reg__0\ : STD_LOGIC;
  attribute ASYNC_REG of \newedge_reg__0\ : signal is "true";
  attribute shreg_extract of \newedge_reg__0\ : signal is "no";
  signal out_comb : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of newedge_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of newedge_reg1_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg1_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg2_reg : label is std.standard.true;
  attribute KEEP of newedge_reg2_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg2_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg3_reg : label is std.standard.true;
  attribute KEEP of newedge_reg3_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg3_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg4_reg : label is std.standard.true;
  attribute KEEP of newedge_reg4_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg4_reg : label is "no";
  attribute ASYNC_REG_boolean of newedge_reg_reg : label is std.standard.true;
  attribute KEEP of newedge_reg_reg : label is "yes";
  attribute SHREG_EXTRACT of newedge_reg_reg : label is "no";
begin
dcapture_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_3_reg,
      Q => dcapture,
      R => '0'
    );
\newedge_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => newedge,
      I1 => mcp1_counter_3_reg,
      I2 => dcapture,
      I3 => newedge,
      O => \newedge_i_1__4_n_0\
    );
newedge_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => \newedge_i_1__4_n_0\,
      Q => newedge,
      R => '0'
    );
newedge_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \newedge_reg__0\,
      Q => newedge_reg1,
      R => '0'
    );
newedge_reg2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg1,
      Q => newedge_reg2,
      R => '0'
    );
newedge_reg3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg2,
      Q => newedge_reg3,
      R => '0'
    );
newedge_reg4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge_reg3,
      Q => newedge_reg4,
      R => '0'
    );
newedge_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => newedge,
      Q => \newedge_reg__0\,
      R => '0'
    );
\q_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => newedge_reg4,
      I1 => newedge_reg3,
      O => out_comb
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => out_comb,
      Q => counter_sync_3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_ber_mon_fsm is
  port (
    ber_count_inc : out STD_LOGIC;
    d1_reg : out STD_LOGIC;
    rxreset_2_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    \mcp1_rx_66_raw_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxusrclk2_en156_reg_rep__11\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rxusrclk2_en156_reg_rep__10\ : in STD_LOGIC;
    rxreset_2_reg_0 : in STD_LOGIC;
    sh_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_ber_mon_fsm : entity is "ten_gig_eth_pcs_pma_v6_0_3_rx_ber_mon_fsm";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_ber_mon_fsm;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_ber_mon_fsm is
  signal \FSM_sequential_mcp1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \^ber_count_inc\ : STD_LOGIC;
  signal \^d1_reg\ : STD_LOGIC;
  signal \mcp1_ber_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_ber_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_ber_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_ber_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_ber_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_ber_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_ber_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_ber_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \mcp1_ber_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \mcp1_ber_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \mcp1_ber_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \mcp1_ber_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal mcp1_ber_count_inc_i_1_n_0 : STD_LOGIC;
  signal mcp1_ber_test_sh_i_1_n_0 : STD_LOGIC;
  signal mcp1_ber_test_sh_reg_n_0 : STD_LOGIC;
  signal mcp1_hiber_i_1_n_0 : STD_LOGIC;
  signal mcp1_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of mcp1_state : signal is "yes";
  signal mcp1_timer_125us : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \mcp1_timer_125us[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[10]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[11]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[11]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[11]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[11]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[11]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[12]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[13]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[14]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_10_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_11_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_7_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_8_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[15]_i_9_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[3]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[3]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[3]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[3]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[5]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[6]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[7]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[7]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[8]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us[9]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[11]_i_2_n_7\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[15]_i_4_n_4\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[15]_i_4_n_5\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \mcp1_timer_125us_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal timer_done : STD_LOGIC;
  signal \NLW_mcp1_timer_125us_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_mcp1_state[2]_i_7\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \FSM_sequential_mcp1_state[2]_i_8\ : label is "soft_lutpair255";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_mcp1_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_mcp1_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_mcp1_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of \mcp1_ber_cnt[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \mcp1_ber_cnt[3]_i_1\ : label is "soft_lutpair255";
begin
  ber_count_inc <= \^ber_count_inc\;
  d1_reg <= \^d1_reg\;
\FSM_sequential_mcp1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAA02AA"
    )
        port map (
      I0 => mcp1_state(0),
      I1 => \FSM_sequential_mcp1_state[2]_i_2__0_n_0\,
      I2 => \FSM_sequential_mcp1_state[2]_i_3_n_0\,
      I3 => \rxusrclk2_en156_reg_rep__11\,
      I4 => \FSM_sequential_mcp1_state[0]_i_2_n_0\,
      I5 => rxreset_2_reg_0,
      O => \FSM_sequential_mcp1_state[0]_i_1_n_0\
    );
\FSM_sequential_mcp1_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF510000FFFFFF"
    )
        port map (
      I0 => \FSM_sequential_mcp1_state[2]_i_7_n_0\,
      I1 => sh_valid,
      I2 => timer_done,
      I3 => mcp1_state(1),
      I4 => mcp1_state(2),
      I5 => mcp1_state(0),
      O => \FSM_sequential_mcp1_state[0]_i_2_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAA02AA"
    )
        port map (
      I0 => mcp1_state(1),
      I1 => \FSM_sequential_mcp1_state[2]_i_2__0_n_0\,
      I2 => \FSM_sequential_mcp1_state[2]_i_3_n_0\,
      I3 => \rxusrclk2_en156_reg_rep__11\,
      I4 => \FSM_sequential_mcp1_state[1]_i_2_n_0\,
      I5 => rxreset_2_reg_0,
      O => \FSM_sequential_mcp1_state[1]_i_1_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAFF0000C300"
    )
        port map (
      I0 => \FSM_sequential_mcp1_state[2]_i_8_n_0\,
      I1 => \mcp1_rx_66_raw_reg[1]\(1),
      I2 => \mcp1_rx_66_raw_reg[1]\(0),
      I3 => mcp1_state(1),
      I4 => mcp1_state(2),
      I5 => mcp1_state(0),
      O => \FSM_sequential_mcp1_state[1]_i_2_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FEAA02AA"
    )
        port map (
      I0 => mcp1_state(2),
      I1 => \FSM_sequential_mcp1_state[2]_i_2__0_n_0\,
      I2 => \FSM_sequential_mcp1_state[2]_i_3_n_0\,
      I3 => \rxusrclk2_en156_reg_rep__11\,
      I4 => \FSM_sequential_mcp1_state[2]_i_4_n_0\,
      I5 => rxreset_2_reg_0,
      O => \FSM_sequential_mcp1_state[2]_i_1_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55455045"
    )
        port map (
      I0 => mcp1_state(1),
      I1 => mcp1_ber_test_sh_reg_n_0,
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => timer_done,
      O => \FSM_sequential_mcp1_state[2]_i_2__0_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D080D080D080D00"
    )
        port map (
      I0 => mcp1_state(0),
      I1 => mcp1_state(1),
      I2 => mcp1_state(2),
      I3 => \FSM_sequential_mcp1_state[2]_i_6_n_0\,
      I4 => \FSM_sequential_mcp1_state[2]_i_7_n_0\,
      I5 => mcp1_ber_test_sh_reg_n_0,
      O => \FSM_sequential_mcp1_state[2]_i_3_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000022022220220"
    )
        port map (
      I0 => mcp1_state(1),
      I1 => mcp1_state(2),
      I2 => \mcp1_rx_66_raw_reg[1]\(0),
      I3 => \mcp1_rx_66_raw_reg[1]\(1),
      I4 => mcp1_state(0),
      I5 => \FSM_sequential_mcp1_state[2]_i_8_n_0\,
      O => \FSM_sequential_mcp1_state[2]_i_4_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => timer_done,
      I1 => \mcp1_rx_66_raw_reg[1]\(1),
      I2 => \mcp1_rx_66_raw_reg[1]\(0),
      O => \FSM_sequential_mcp1_state[2]_i_6_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \mcp1_ber_cnt_reg_n_0_[3]\,
      I1 => \mcp1_ber_cnt_reg_n_0_[1]\,
      I2 => \mcp1_ber_cnt_reg_n_0_[0]\,
      I3 => \mcp1_ber_cnt_reg_n_0_[2]\,
      O => \FSM_sequential_mcp1_state[2]_i_7_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15555555"
    )
        port map (
      I0 => timer_done,
      I1 => \mcp1_ber_cnt_reg_n_0_[2]\,
      I2 => \mcp1_ber_cnt_reg_n_0_[0]\,
      I3 => \mcp1_ber_cnt_reg_n_0_[1]\,
      I4 => \mcp1_ber_cnt_reg_n_0_[3]\,
      O => \FSM_sequential_mcp1_state[2]_i_8_n_0\
    );
\FSM_sequential_mcp1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \FSM_sequential_mcp1_state[0]_i_1_n_0\,
      Q => mcp1_state(0),
      R => '0'
    );
\FSM_sequential_mcp1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \FSM_sequential_mcp1_state[1]_i_1_n_0\,
      Q => mcp1_state(1),
      R => '0'
    );
\FSM_sequential_mcp1_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \FSM_sequential_mcp1_state[2]_i_1_n_0\,
      Q => mcp1_state(2),
      R => '0'
    );
\mcp1_ber_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mcp1_ber_cnt_reg_n_0_[0]\,
      O => \mcp1_ber_cnt[0]_i_1_n_0\
    );
\mcp1_ber_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mcp1_ber_cnt_reg_n_0_[1]\,
      I1 => \mcp1_ber_cnt_reg_n_0_[0]\,
      O => \mcp1_ber_cnt[1]_i_1_n_0\
    );
\mcp1_ber_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mcp1_ber_cnt_reg_n_0_[2]\,
      I1 => \mcp1_ber_cnt_reg_n_0_[0]\,
      I2 => \mcp1_ber_cnt_reg_n_0_[1]\,
      O => \mcp1_ber_cnt[2]_i_1_n_0\
    );
\mcp1_ber_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mcp1_ber_cnt_reg_n_0_[3]\,
      I1 => \mcp1_ber_cnt_reg_n_0_[1]\,
      I2 => \mcp1_ber_cnt_reg_n_0_[0]\,
      I3 => \mcp1_ber_cnt_reg_n_0_[2]\,
      O => \mcp1_ber_cnt[3]_i_1_n_0\
    );
\mcp1_ber_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \rxusrclk2_en156_reg_rep__10\,
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      O => \mcp1_ber_cnt[4]_i_1_n_0\
    );
\mcp1_ber_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010300000"
    )
        port map (
      I0 => mcp1_state(1),
      I1 => mcp1_state(2),
      I2 => mcp1_state(0),
      I3 => \mcp1_ber_cnt_reg_n_0_[4]\,
      I4 => \rxusrclk2_en156_reg_rep__11\,
      I5 => rxreset_2_reg,
      O => \mcp1_ber_cnt[4]_i_2_n_0\
    );
\mcp1_ber_cnt[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \mcp1_ber_cnt_reg_n_0_[4]\,
      I1 => \mcp1_ber_cnt_reg_n_0_[2]\,
      I2 => \mcp1_ber_cnt_reg_n_0_[0]\,
      I3 => \mcp1_ber_cnt_reg_n_0_[1]\,
      I4 => \mcp1_ber_cnt_reg_n_0_[3]\,
      O => \mcp1_ber_cnt[4]_i_3_n_0\
    );
\mcp1_ber_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_ber_cnt[4]_i_2_n_0\,
      D => \mcp1_ber_cnt[0]_i_1_n_0\,
      Q => \mcp1_ber_cnt_reg_n_0_[0]\,
      R => \mcp1_ber_cnt[4]_i_1_n_0\
    );
\mcp1_ber_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_ber_cnt[4]_i_2_n_0\,
      D => \mcp1_ber_cnt[1]_i_1_n_0\,
      Q => \mcp1_ber_cnt_reg_n_0_[1]\,
      R => \mcp1_ber_cnt[4]_i_1_n_0\
    );
\mcp1_ber_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_ber_cnt[4]_i_2_n_0\,
      D => \mcp1_ber_cnt[2]_i_1_n_0\,
      Q => \mcp1_ber_cnt_reg_n_0_[2]\,
      R => \mcp1_ber_cnt[4]_i_1_n_0\
    );
\mcp1_ber_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_ber_cnt[4]_i_2_n_0\,
      D => \mcp1_ber_cnt[3]_i_1_n_0\,
      Q => \mcp1_ber_cnt_reg_n_0_[3]\,
      R => \mcp1_ber_cnt[4]_i_1_n_0\
    );
\mcp1_ber_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_ber_cnt[4]_i_2_n_0\,
      D => \mcp1_ber_cnt[4]_i_3_n_0\,
      Q => \mcp1_ber_cnt_reg_n_0_[4]\,
      R => \mcp1_ber_cnt[4]_i_1_n_0\
    );
mcp1_ber_count_inc_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => mcp1_state(0),
      I1 => mcp1_state(1),
      I2 => mcp1_state(2),
      I3 => \rxusrclk2_en156_reg_rep__11\,
      I4 => \^ber_count_inc\,
      O => mcp1_ber_count_inc_i_1_n_0
    );
mcp1_ber_count_inc_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_ber_count_inc_i_1_n_0,
      Q => \^ber_count_inc\,
      R => rxreset_2_reg
    );
mcp1_ber_test_sh_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3EFF3E00"
    )
        port map (
      I0 => mcp1_state(0),
      I1 => mcp1_state(2),
      I2 => mcp1_state(1),
      I3 => \rxusrclk2_en156_reg_rep__11\,
      I4 => mcp1_ber_test_sh_reg_n_0,
      O => mcp1_ber_test_sh_i_1_n_0
    );
mcp1_ber_test_sh_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_ber_test_sh_i_1_n_0,
      Q => mcp1_ber_test_sh_reg_n_0,
      R => rxreset_2_reg
    );
mcp1_hiber_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFD0020"
    )
        port map (
      I0 => \rxusrclk2_en156_reg_rep__11\,
      I1 => mcp1_state(1),
      I2 => mcp1_state(2),
      I3 => mcp1_state(0),
      I4 => \^d1_reg\,
      O => mcp1_hiber_i_1_n_0
    );
mcp1_hiber_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_hiber_i_1_n_0,
      Q => \^d1_reg\,
      R => rxreset_2_reg
    );
\mcp1_timer_125us[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(0),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[3]_i_2_n_7\,
      O => \mcp1_timer_125us[0]_i_1_n_0\
    );
\mcp1_timer_125us[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(10),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[11]_i_2_n_5\,
      O => \mcp1_timer_125us[10]_i_1_n_0\
    );
\mcp1_timer_125us[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(11),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[11]_i_2_n_4\,
      O => \mcp1_timer_125us[11]_i_1_n_0\
    );
\mcp1_timer_125us[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(11),
      O => \mcp1_timer_125us[11]_i_3_n_0\
    );
\mcp1_timer_125us[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(10),
      O => \mcp1_timer_125us[11]_i_4_n_0\
    );
\mcp1_timer_125us[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(9),
      O => \mcp1_timer_125us[11]_i_5_n_0\
    );
\mcp1_timer_125us[11]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(8),
      O => \mcp1_timer_125us[11]_i_6_n_0\
    );
\mcp1_timer_125us[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(12),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[15]_i_4_n_7\,
      O => \mcp1_timer_125us[12]_i_1_n_0\
    );
\mcp1_timer_125us[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(13),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[15]_i_4_n_6\,
      O => \mcp1_timer_125us[13]_i_1_n_0\
    );
\mcp1_timer_125us[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(14),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[15]_i_4_n_5\,
      O => \mcp1_timer_125us[14]_i_1_n_0\
    );
\mcp1_timer_125us[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABBBBFBAAAAAAAA"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => timer_done,
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \rxusrclk2_en156_reg_rep__11\,
      O => \mcp1_timer_125us[15]_i_1_n_0\
    );
\mcp1_timer_125us[15]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(12),
      O => \mcp1_timer_125us[15]_i_10_n_0\
    );
\mcp1_timer_125us[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mcp1_timer_125us(2),
      I1 => mcp1_timer_125us(4),
      I2 => mcp1_timer_125us(15),
      I3 => mcp1_timer_125us(7),
      O => \mcp1_timer_125us[15]_i_11_n_0\
    );
\mcp1_timer_125us[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(15),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[15]_i_4_n_4\,
      O => \mcp1_timer_125us[15]_i_2_n_0\
    );
\mcp1_timer_125us[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \mcp1_timer_125us[15]_i_5_n_0\,
      I1 => mcp1_timer_125us(11),
      I2 => mcp1_timer_125us(5),
      I3 => mcp1_timer_125us(12),
      I4 => mcp1_timer_125us(6),
      I5 => \mcp1_timer_125us[15]_i_6_n_0\,
      O => timer_done
    );
\mcp1_timer_125us[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => mcp1_timer_125us(13),
      I1 => mcp1_timer_125us(9),
      I2 => mcp1_timer_125us(14),
      I3 => mcp1_timer_125us(3),
      O => \mcp1_timer_125us[15]_i_5_n_0\
    );
\mcp1_timer_125us[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => mcp1_timer_125us(0),
      I1 => mcp1_timer_125us(8),
      I2 => mcp1_timer_125us(1),
      I3 => mcp1_timer_125us(10),
      I4 => \mcp1_timer_125us[15]_i_11_n_0\,
      O => \mcp1_timer_125us[15]_i_6_n_0\
    );
\mcp1_timer_125us[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(15),
      O => \mcp1_timer_125us[15]_i_7_n_0\
    );
\mcp1_timer_125us[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(14),
      O => \mcp1_timer_125us[15]_i_8_n_0\
    );
\mcp1_timer_125us[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(13),
      O => \mcp1_timer_125us[15]_i_9_n_0\
    );
\mcp1_timer_125us[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(1),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[3]_i_2_n_6\,
      O => \mcp1_timer_125us[1]_i_1_n_0\
    );
\mcp1_timer_125us[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(2),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[3]_i_2_n_5\,
      O => \mcp1_timer_125us[2]_i_1_n_0\
    );
\mcp1_timer_125us[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(3),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[3]_i_2_n_4\,
      O => \mcp1_timer_125us[3]_i_1_n_0\
    );
\mcp1_timer_125us[3]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(3),
      O => \mcp1_timer_125us[3]_i_3_n_0\
    );
\mcp1_timer_125us[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(2),
      O => \mcp1_timer_125us[3]_i_4_n_0\
    );
\mcp1_timer_125us[3]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(1),
      O => \mcp1_timer_125us[3]_i_5_n_0\
    );
\mcp1_timer_125us[3]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(0),
      O => \mcp1_timer_125us[3]_i_6_n_0\
    );
\mcp1_timer_125us[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(4),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[7]_i_2_n_7\,
      O => \mcp1_timer_125us[4]_i_1_n_0\
    );
\mcp1_timer_125us[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(5),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[7]_i_2_n_6\,
      O => \mcp1_timer_125us[5]_i_1_n_0\
    );
\mcp1_timer_125us[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(6),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[7]_i_2_n_5\,
      O => \mcp1_timer_125us[6]_i_1_n_0\
    );
\mcp1_timer_125us[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(7),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[7]_i_2_n_4\,
      O => \mcp1_timer_125us[7]_i_1_n_0\
    );
\mcp1_timer_125us[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(7),
      O => \mcp1_timer_125us[7]_i_3_n_0\
    );
\mcp1_timer_125us[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(6),
      O => \mcp1_timer_125us[7]_i_4_n_0\
    );
\mcp1_timer_125us[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(5),
      O => \mcp1_timer_125us[7]_i_5_n_0\
    );
\mcp1_timer_125us[7]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_timer_125us(4),
      O => \mcp1_timer_125us[7]_i_6_n_0\
    );
\mcp1_timer_125us[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(8),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[11]_i_2_n_7\,
      O => \mcp1_timer_125us[8]_i_1_n_0\
    );
\mcp1_timer_125us[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88DDDDCD888888C8"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \out\(9),
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_timer_125us_reg[11]_i_2_n_6\,
      O => \mcp1_timer_125us[9]_i_1_n_0\
    );
\mcp1_timer_125us_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[0]_i_1_n_0\,
      Q => mcp1_timer_125us(0),
      R => '0'
    );
\mcp1_timer_125us_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[10]_i_1_n_0\,
      Q => mcp1_timer_125us(10),
      R => '0'
    );
\mcp1_timer_125us_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[11]_i_1_n_0\,
      Q => mcp1_timer_125us(11),
      R => '0'
    );
\mcp1_timer_125us_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcp1_timer_125us_reg[7]_i_2_n_0\,
      CO(3) => \mcp1_timer_125us_reg[11]_i_2_n_0\,
      CO(2) => \mcp1_timer_125us_reg[11]_i_2_n_1\,
      CO(1) => \mcp1_timer_125us_reg[11]_i_2_n_2\,
      CO(0) => \mcp1_timer_125us_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mcp1_timer_125us(11 downto 8),
      O(3) => \mcp1_timer_125us_reg[11]_i_2_n_4\,
      O(2) => \mcp1_timer_125us_reg[11]_i_2_n_5\,
      O(1) => \mcp1_timer_125us_reg[11]_i_2_n_6\,
      O(0) => \mcp1_timer_125us_reg[11]_i_2_n_7\,
      S(3) => \mcp1_timer_125us[11]_i_3_n_0\,
      S(2) => \mcp1_timer_125us[11]_i_4_n_0\,
      S(1) => \mcp1_timer_125us[11]_i_5_n_0\,
      S(0) => \mcp1_timer_125us[11]_i_6_n_0\
    );
\mcp1_timer_125us_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[12]_i_1_n_0\,
      Q => mcp1_timer_125us(12),
      R => '0'
    );
\mcp1_timer_125us_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[13]_i_1_n_0\,
      Q => mcp1_timer_125us(13),
      R => '0'
    );
\mcp1_timer_125us_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[14]_i_1_n_0\,
      Q => mcp1_timer_125us(14),
      R => '0'
    );
\mcp1_timer_125us_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[15]_i_2_n_0\,
      Q => mcp1_timer_125us(15),
      R => '0'
    );
\mcp1_timer_125us_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcp1_timer_125us_reg[11]_i_2_n_0\,
      CO(3) => \NLW_mcp1_timer_125us_reg[15]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \mcp1_timer_125us_reg[15]_i_4_n_1\,
      CO(1) => \mcp1_timer_125us_reg[15]_i_4_n_2\,
      CO(0) => \mcp1_timer_125us_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => mcp1_timer_125us(14 downto 12),
      O(3) => \mcp1_timer_125us_reg[15]_i_4_n_4\,
      O(2) => \mcp1_timer_125us_reg[15]_i_4_n_5\,
      O(1) => \mcp1_timer_125us_reg[15]_i_4_n_6\,
      O(0) => \mcp1_timer_125us_reg[15]_i_4_n_7\,
      S(3) => \mcp1_timer_125us[15]_i_7_n_0\,
      S(2) => \mcp1_timer_125us[15]_i_8_n_0\,
      S(1) => \mcp1_timer_125us[15]_i_9_n_0\,
      S(0) => \mcp1_timer_125us[15]_i_10_n_0\
    );
\mcp1_timer_125us_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[1]_i_1_n_0\,
      Q => mcp1_timer_125us(1),
      R => '0'
    );
\mcp1_timer_125us_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[2]_i_1_n_0\,
      Q => mcp1_timer_125us(2),
      R => '0'
    );
\mcp1_timer_125us_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[3]_i_1_n_0\,
      Q => mcp1_timer_125us(3),
      R => '0'
    );
\mcp1_timer_125us_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \mcp1_timer_125us_reg[3]_i_2_n_0\,
      CO(2) => \mcp1_timer_125us_reg[3]_i_2_n_1\,
      CO(1) => \mcp1_timer_125us_reg[3]_i_2_n_2\,
      CO(0) => \mcp1_timer_125us_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mcp1_timer_125us(3 downto 0),
      O(3) => \mcp1_timer_125us_reg[3]_i_2_n_4\,
      O(2) => \mcp1_timer_125us_reg[3]_i_2_n_5\,
      O(1) => \mcp1_timer_125us_reg[3]_i_2_n_6\,
      O(0) => \mcp1_timer_125us_reg[3]_i_2_n_7\,
      S(3) => \mcp1_timer_125us[3]_i_3_n_0\,
      S(2) => \mcp1_timer_125us[3]_i_4_n_0\,
      S(1) => \mcp1_timer_125us[3]_i_5_n_0\,
      S(0) => \mcp1_timer_125us[3]_i_6_n_0\
    );
\mcp1_timer_125us_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[4]_i_1_n_0\,
      Q => mcp1_timer_125us(4),
      R => '0'
    );
\mcp1_timer_125us_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[5]_i_1_n_0\,
      Q => mcp1_timer_125us(5),
      R => '0'
    );
\mcp1_timer_125us_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[6]_i_1_n_0\,
      Q => mcp1_timer_125us(6),
      R => '0'
    );
\mcp1_timer_125us_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[7]_i_1_n_0\,
      Q => mcp1_timer_125us(7),
      R => '0'
    );
\mcp1_timer_125us_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \mcp1_timer_125us_reg[3]_i_2_n_0\,
      CO(3) => \mcp1_timer_125us_reg[7]_i_2_n_0\,
      CO(2) => \mcp1_timer_125us_reg[7]_i_2_n_1\,
      CO(1) => \mcp1_timer_125us_reg[7]_i_2_n_2\,
      CO(0) => \mcp1_timer_125us_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => mcp1_timer_125us(7 downto 4),
      O(3) => \mcp1_timer_125us_reg[7]_i_2_n_4\,
      O(2) => \mcp1_timer_125us_reg[7]_i_2_n_5\,
      O(1) => \mcp1_timer_125us_reg[7]_i_2_n_6\,
      O(0) => \mcp1_timer_125us_reg[7]_i_2_n_7\,
      S(3) => \mcp1_timer_125us[7]_i_3_n_0\,
      S(2) => \mcp1_timer_125us[7]_i_4_n_0\,
      S(1) => \mcp1_timer_125us[7]_i_5_n_0\,
      S(0) => \mcp1_timer_125us[7]_i_6_n_0\
    );
\mcp1_timer_125us_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[8]_i_1_n_0\,
      Q => mcp1_timer_125us(8),
      R => '0'
    );
\mcp1_timer_125us_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_timer_125us[15]_i_1_n_0\,
      D => \mcp1_timer_125us[9]_i_1_n_0\,
      Q => mcp1_timer_125us(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_block_lock_fsm is
  port (
    d1_reg : out STD_LOGIC;
    gt_slip_int : out STD_LOGIC;
    sh_valid : out STD_LOGIC;
    pcs_rx_link_up_core_reg_reg : out STD_LOGIC;
    \mcp1_state_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[2]_0\ : out STD_LOGIC;
    mcp1_err_block_count_inc_out_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2 : in STD_LOGIC;
    \mcp1_rx_66_raw_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mcp1_hiber_reg : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__11\ : in STD_LOGIC;
    signal_ok_reg : in STD_LOGIC;
    rxreset_1_reg : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__10\ : in STD_LOGIC;
    \outreg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxreset_6_reg : in STD_LOGIC;
    rxreset_2_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcp1_ignore_next_mismatch : in STD_LOGIC;
    mcp1_state : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_block_lock_fsm : entity is "ten_gig_eth_pcs_pma_v6_0_3_rx_block_lock_fsm";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_block_lock_fsm;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_block_lock_fsm is
  signal \^d1_reg\ : STD_LOGIC;
  signal \^gt_slip_int\ : STD_LOGIC;
  signal mcp1_b_lock_i_1_n_0 : STD_LOGIC;
  signal mcp1_b_lock_i_2_n_0 : STD_LOGIC;
  signal mcp1_b_lock_i_3_n_0 : STD_LOGIC;
  signal mcp1_sh_cnt : STD_LOGIC;
  signal \mcp1_sh_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[5]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[5]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt[5]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_sh_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \mcp1_sh_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \mcp1_sh_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \mcp1_sh_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \mcp1_sh_cnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \mcp1_sh_cnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \mcp1_sh_invalid_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \mcp1_slip_done_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_slip_done_cnt_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal mcp1_slip_done_i_1_n_0 : STD_LOGIC;
  signal mcp1_slip_done_i_3_n_0 : STD_LOGIC;
  signal mcp1_slip_done_reg_n_0 : STD_LOGIC;
  signal mcp1_slip_i_1_n_0 : STD_LOGIC;
  signal \mcp1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_state[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \mcp1_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \mcp1_state_reg_n_0_[1]\ : STD_LOGIC;
  signal mcp1_test_sh : STD_LOGIC;
  signal mcp1_test_sh_i_1_n_0 : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal \^sh_valid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mcp1_sh_cnt[0]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \mcp1_sh_cnt[1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \mcp1_sh_cnt[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \mcp1_sh_cnt[3]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \mcp1_sh_invalid_cnt[0]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \mcp1_sh_invalid_cnt[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \mcp1_sh_invalid_cnt[2]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \mcp1_sh_invalid_cnt[3]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[0]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[1]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \mcp1_slip_done_cnt[4]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of mcp1_slip_done_i_2 : label is "soft_lutpair259";
begin
  d1_reg <= \^d1_reg\;
  gt_slip_int <= \^gt_slip_int\;
  sh_valid <= \^sh_valid\;
\FSM_sequential_mcp1_state[2]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF0D0"
    )
        port map (
      I0 => \^d1_reg\,
      I1 => \outreg_reg[2]\(0),
      I2 => \rxusrclk2_en156_reg_rep__10\,
      I3 => mcp1_hiber_reg,
      I4 => rxreset_6_reg,
      O => \FSM_sequential_mcp1_state_reg[2]\
    );
\FSM_sequential_mcp1_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => rxreset_2_reg,
      I1 => \^d1_reg\,
      I2 => \outreg_reg[2]\(0),
      I3 => \rxusrclk2_en156_reg_rep__10\,
      O => \FSM_sequential_mcp1_state_reg[2]_0\
    );
mcp1_b_lock_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => mcp1_b_lock_i_2_n_0,
      I1 => signal_ok_reg,
      I2 => rxreset_1_reg,
      O => mcp1_b_lock_i_1_n_0
    );
mcp1_b_lock_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55F7FF5F0000080A"
    )
        port map (
      I0 => \rxusrclk2_en156_reg_rep__11\,
      I1 => \^sh_valid\,
      I2 => mcp1_b_lock_i_3_n_0,
      I3 => \mcp1_state_reg_n_0_[1]\,
      I4 => \mcp1_state_reg_n_0_[0]\,
      I5 => \^d1_reg\,
      O => mcp1_b_lock_i_2_n_0
    );
mcp1_b_lock_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFDFF"
    )
        port map (
      I0 => \mcp1_sh_cnt[5]_i_4_n_0\,
      I1 => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      I2 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      I3 => \mcp1_state_reg_n_0_[1]\,
      I4 => \mcp1_sh_invalid_cnt_reg_n_0_[3]\,
      I5 => \mcp1_sh_invalid_cnt_reg_n_0_[2]\,
      O => mcp1_b_lock_i_3_n_0
    );
mcp1_b_lock_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_b_lock_i_1_n_0,
      Q => \^d1_reg\,
      R => '0'
    );
mcp1_ignore_next_mismatch_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => CO(0),
      I1 => \rx_66_enc_reg_reg[65]\(0),
      I2 => \^d1_reg\,
      I3 => \outreg_reg[2]\(0),
      I4 => mcp1_ignore_next_mismatch,
      I5 => \rxusrclk2_en156_reg_rep__10\,
      O => mcp1_err_block_count_inc_out_reg
    );
\mcp1_sh_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mcp1_state_reg_n_0_[1]\,
      I1 => \mcp1_sh_cnt_reg_n_0_[0]\,
      O => \mcp1_sh_cnt[0]_i_1_n_0\
    );
\mcp1_sh_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \mcp1_sh_cnt_reg_n_0_[0]\,
      I1 => \mcp1_sh_cnt_reg_n_0_[1]\,
      I2 => \mcp1_state_reg_n_0_[1]\,
      O => \mcp1_sh_cnt[1]_i_1_n_0\
    );
\mcp1_sh_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \mcp1_state_reg_n_0_[1]\,
      I1 => \mcp1_sh_cnt_reg_n_0_[1]\,
      I2 => \mcp1_sh_cnt_reg_n_0_[0]\,
      I3 => \mcp1_sh_cnt_reg_n_0_[2]\,
      O => \mcp1_sh_cnt[2]_i_1_n_0\
    );
\mcp1_sh_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \mcp1_state_reg_n_0_[1]\,
      I1 => \mcp1_sh_cnt_reg_n_0_[0]\,
      I2 => \mcp1_sh_cnt_reg_n_0_[1]\,
      I3 => \mcp1_sh_cnt_reg_n_0_[2]\,
      I4 => \mcp1_sh_cnt_reg_n_0_[3]\,
      O => \mcp1_sh_cnt[3]_i_1_n_0\
    );
\mcp1_sh_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \mcp1_state_reg_n_0_[1]\,
      I1 => \mcp1_sh_cnt_reg_n_0_[2]\,
      I2 => \mcp1_sh_cnt_reg_n_0_[1]\,
      I3 => \mcp1_sh_cnt_reg_n_0_[0]\,
      I4 => \mcp1_sh_cnt_reg_n_0_[3]\,
      I5 => \mcp1_sh_cnt_reg_n_0_[4]\,
      O => \mcp1_sh_cnt[4]_i_1_n_0\
    );
\mcp1_sh_cnt[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20282828"
    )
        port map (
      I0 => \rxusrclk2_en156_reg_rep__11\,
      I1 => \mcp1_state_reg_n_0_[1]\,
      I2 => \mcp1_state_reg_n_0_[0]\,
      I3 => \mcp1_sh_cnt[5]_i_4_n_0\,
      I4 => \mcp1_sh_cnt[5]_i_5_n_0\,
      O => mcp1_sh_cnt
    );
\mcp1_sh_cnt[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \mcp1_state_reg_n_0_[1]\,
      I1 => \mcp1_sh_cnt[5]_i_6_n_0\,
      I2 => \mcp1_sh_cnt_reg_n_0_[5]\,
      O => \mcp1_sh_cnt[5]_i_3_n_0\
    );
\mcp1_sh_cnt[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \mcp1_sh_cnt_reg_n_0_[4]\,
      I1 => \mcp1_sh_cnt_reg_n_0_[2]\,
      I2 => \mcp1_sh_cnt_reg_n_0_[1]\,
      I3 => \mcp1_sh_cnt_reg_n_0_[0]\,
      I4 => \mcp1_sh_cnt_reg_n_0_[3]\,
      I5 => \mcp1_sh_cnt_reg_n_0_[5]\,
      O => \mcp1_sh_cnt[5]_i_4_n_0\
    );
\mcp1_sh_cnt[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000055555555"
    )
        port map (
      I0 => \^sh_valid\,
      I1 => \mcp1_sh_invalid_cnt_reg_n_0_[3]\,
      I2 => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      I3 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      I4 => \mcp1_sh_invalid_cnt_reg_n_0_[2]\,
      I5 => \^d1_reg\,
      O => \mcp1_sh_cnt[5]_i_5_n_0\
    );
\mcp1_sh_cnt[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mcp1_sh_cnt_reg_n_0_[3]\,
      I1 => \mcp1_sh_cnt_reg_n_0_[0]\,
      I2 => \mcp1_sh_cnt_reg_n_0_[1]\,
      I3 => \mcp1_sh_cnt_reg_n_0_[2]\,
      I4 => \mcp1_sh_cnt_reg_n_0_[4]\,
      O => \mcp1_sh_cnt[5]_i_6_n_0\
    );
\mcp1_sh_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => mcp1_sh_cnt,
      D => \mcp1_sh_cnt[0]_i_1_n_0\,
      Q => \mcp1_sh_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\mcp1_sh_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => mcp1_sh_cnt,
      D => \mcp1_sh_cnt[1]_i_1_n_0\,
      Q => \mcp1_sh_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\mcp1_sh_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => mcp1_sh_cnt,
      D => \mcp1_sh_cnt[2]_i_1_n_0\,
      Q => \mcp1_sh_cnt_reg_n_0_[2]\,
      R => SR(0)
    );
\mcp1_sh_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => mcp1_sh_cnt,
      D => \mcp1_sh_cnt[3]_i_1_n_0\,
      Q => \mcp1_sh_cnt_reg_n_0_[3]\,
      R => SR(0)
    );
\mcp1_sh_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => mcp1_sh_cnt,
      D => \mcp1_sh_cnt[4]_i_1_n_0\,
      Q => \mcp1_sh_cnt_reg_n_0_[4]\,
      R => SR(0)
    );
\mcp1_sh_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => mcp1_sh_cnt,
      D => \mcp1_sh_cnt[5]_i_3_n_0\,
      Q => \mcp1_sh_cnt_reg_n_0_[5]\,
      R => SR(0)
    );
\mcp1_sh_invalid_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      I1 => \mcp1_sh_invalid_cnt[3]_i_4_n_0\,
      O => \mcp1_sh_invalid_cnt[0]_i_1_n_0\
    );
\mcp1_sh_invalid_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      I1 => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      I2 => \mcp1_sh_invalid_cnt[3]_i_4_n_0\,
      O => \mcp1_sh_invalid_cnt[1]_i_1_n_0\
    );
\mcp1_sh_invalid_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      I1 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      I2 => \mcp1_sh_invalid_cnt_reg_n_0_[2]\,
      I3 => \mcp1_sh_invalid_cnt[3]_i_4_n_0\,
      O => \mcp1_sh_invalid_cnt[2]_i_1_n_0\
    );
\mcp1_sh_invalid_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFEA0000000000"
    )
        port map (
      I0 => \mcp1_state[1]_i_2__0_n_0\,
      I1 => \mcp1_sh_cnt[5]_i_4_n_0\,
      I2 => \^sh_valid\,
      I3 => \mcp1_state_reg_n_0_[1]\,
      I4 => \mcp1_state_reg_n_0_[0]\,
      I5 => \rxusrclk2_en156_reg_rep__11\,
      O => \mcp1_sh_invalid_cnt[3]_i_1_n_0\
    );
\mcp1_sh_invalid_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \mcp1_sh_invalid_cnt_reg_n_0_[2]\,
      I1 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      I2 => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      I3 => \mcp1_sh_invalid_cnt_reg_n_0_[3]\,
      I4 => \mcp1_sh_invalid_cnt[3]_i_4_n_0\,
      O => \mcp1_sh_invalid_cnt[3]_i_2_n_0\
    );
\mcp1_sh_invalid_cnt[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[1]\(0),
      I1 => \mcp1_rx_66_raw_reg[1]\(1),
      O => \^sh_valid\
    );
\mcp1_sh_invalid_cnt[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FF8FFFF"
    )
        port map (
      I0 => \mcp1_state[0]_i_2_n_0\,
      I1 => \mcp1_sh_cnt[5]_i_4_n_0\,
      I2 => \mcp1_rx_66_raw_reg[1]\(0),
      I3 => \mcp1_rx_66_raw_reg[1]\(1),
      I4 => \mcp1_state_reg_n_0_[1]\,
      O => \mcp1_sh_invalid_cnt[3]_i_4_n_0\
    );
\mcp1_sh_invalid_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_sh_invalid_cnt[3]_i_1_n_0\,
      D => \mcp1_sh_invalid_cnt[0]_i_1_n_0\,
      Q => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      R => SR(0)
    );
\mcp1_sh_invalid_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_sh_invalid_cnt[3]_i_1_n_0\,
      D => \mcp1_sh_invalid_cnt[1]_i_1_n_0\,
      Q => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      R => SR(0)
    );
\mcp1_sh_invalid_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_sh_invalid_cnt[3]_i_1_n_0\,
      D => \mcp1_sh_invalid_cnt[2]_i_1_n_0\,
      Q => \mcp1_sh_invalid_cnt_reg_n_0_[2]\,
      R => SR(0)
    );
\mcp1_sh_invalid_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \mcp1_sh_invalid_cnt[3]_i_1_n_0\,
      D => \mcp1_sh_invalid_cnt[3]_i_2_n_0\,
      Q => \mcp1_sh_invalid_cnt_reg_n_0_[3]\,
      R => SR(0)
    );
\mcp1_slip_done_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mcp1_slip_done_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\mcp1_slip_done_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mcp1_slip_done_cnt_reg__0\(0),
      I1 => \mcp1_slip_done_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\mcp1_slip_done_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mcp1_slip_done_cnt_reg__0\(2),
      I1 => \mcp1_slip_done_cnt_reg__0\(1),
      I2 => \mcp1_slip_done_cnt_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\mcp1_slip_done_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mcp1_slip_done_cnt_reg__0\(3),
      I1 => \mcp1_slip_done_cnt_reg__0\(0),
      I2 => \mcp1_slip_done_cnt_reg__0\(1),
      I3 => \mcp1_slip_done_cnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\mcp1_slip_done_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0800FFFF"
    )
        port map (
      I0 => \mcp1_sh_cnt[5]_i_5_n_0\,
      I1 => \mcp1_state_reg_n_0_[1]\,
      I2 => \mcp1_state_reg_n_0_[0]\,
      I3 => \rxusrclk2_en156_reg_rep__11\,
      I4 => signal_ok_reg,
      I5 => rxreset_1_reg,
      O => \mcp1_slip_done_cnt[4]_i_1_n_0\
    );
\mcp1_slip_done_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \mcp1_slip_done_cnt_reg__0\(4),
      I1 => \mcp1_slip_done_cnt_reg__0\(2),
      I2 => \mcp1_slip_done_cnt_reg__0\(3),
      I3 => \mcp1_slip_done_cnt_reg__0\(0),
      I4 => \mcp1_slip_done_cnt_reg__0\(1),
      O => \p_0_in__0\(4)
    );
\mcp1_slip_done_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__0\(0),
      D => \p_0_in__0\(0),
      Q => \mcp1_slip_done_cnt_reg__0\(0),
      R => \mcp1_slip_done_cnt[4]_i_1_n_0\
    );
\mcp1_slip_done_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__0\(0),
      D => \p_0_in__0\(1),
      Q => \mcp1_slip_done_cnt_reg__0\(1),
      R => \mcp1_slip_done_cnt[4]_i_1_n_0\
    );
\mcp1_slip_done_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__0\(0),
      D => \p_0_in__0\(2),
      Q => \mcp1_slip_done_cnt_reg__0\(2),
      R => \mcp1_slip_done_cnt[4]_i_1_n_0\
    );
\mcp1_slip_done_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__0\(0),
      D => \p_0_in__0\(3),
      Q => \mcp1_slip_done_cnt_reg__0\(3),
      R => \mcp1_slip_done_cnt[4]_i_1_n_0\
    );
\mcp1_slip_done_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__0\(0),
      D => \p_0_in__0\(4),
      Q => \mcp1_slip_done_cnt_reg__0\(4),
      R => \mcp1_slip_done_cnt[4]_i_1_n_0\
    );
mcp1_slip_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => mcp1_slip_done_reg_n_0,
      I1 => \rxusrclk2_en156_reg_rep__11\,
      I2 => p_1_in,
      I3 => rxreset_1_reg,
      I4 => signal_ok_reg,
      I5 => mcp1_slip_done_i_3_n_0,
      O => mcp1_slip_done_i_1_n_0
    );
mcp1_slip_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \mcp1_slip_done_cnt_reg__0\(1),
      I1 => \mcp1_slip_done_cnt_reg__0\(0),
      I2 => \mcp1_slip_done_cnt_reg__0\(4),
      I3 => \mcp1_slip_done_cnt_reg__0\(2),
      I4 => \mcp1_slip_done_cnt_reg__0\(3),
      O => p_1_in
    );
mcp1_slip_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000020"
    )
        port map (
      I0 => \rxusrclk2_en156_reg_rep__10\,
      I1 => \mcp1_state_reg_n_0_[0]\,
      I2 => \mcp1_state_reg_n_0_[1]\,
      I3 => \mcp1_rx_66_raw_reg[1]\(1),
      I4 => \mcp1_rx_66_raw_reg[1]\(0),
      I5 => \mcp1_state[0]_i_2_n_0\,
      O => mcp1_slip_done_i_3_n_0
    );
mcp1_slip_done_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_slip_done_i_1_n_0,
      Q => mcp1_slip_done_reg_n_0,
      R => '0'
    );
mcp1_slip_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => \mcp1_sh_cnt[5]_i_5_n_0\,
      I1 => \mcp1_state_reg_n_0_[1]\,
      I2 => \mcp1_state_reg_n_0_[0]\,
      I3 => \rxusrclk2_en156_reg_rep__11\,
      I4 => \^gt_slip_int\,
      O => mcp1_slip_i_1_n_0
    );
mcp1_slip_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_slip_i_1_n_0,
      Q => \^gt_slip_int\,
      R => SR(0)
    );
\mcp1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFF55D70000"
    )
        port map (
      I0 => \mcp1_state_reg_n_0_[1]\,
      I1 => \mcp1_rx_66_raw_reg[1]\(1),
      I2 => \mcp1_rx_66_raw_reg[1]\(0),
      I3 => \mcp1_state[0]_i_2_n_0\,
      I4 => mcp1_state,
      I5 => \mcp1_state_reg_n_0_[0]\,
      O => \mcp1_state[0]_i_1_n_0\
    );
\mcp1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^d1_reg\,
      I1 => \mcp1_sh_invalid_cnt_reg_n_0_[2]\,
      I2 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      I3 => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      I4 => \mcp1_sh_invalid_cnt_reg_n_0_[3]\,
      O => \mcp1_state[0]_i_2_n_0\
    );
\mcp1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1333FFFFCCCC0000"
    )
        port map (
      I0 => \mcp1_state[1]_i_2__0_n_0\,
      I1 => \mcp1_state_reg_n_0_[0]\,
      I2 => \^d1_reg\,
      I3 => \mcp1_state[1]_i_3_n_0\,
      I4 => mcp1_state,
      I5 => \mcp1_state_reg_n_0_[1]\,
      O => \mcp1_state[1]_i_1_n_0\
    );
\mcp1_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0999999999999999"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[1]\(1),
      I1 => \mcp1_rx_66_raw_reg[1]\(0),
      I2 => \mcp1_sh_invalid_cnt_reg_n_0_[2]\,
      I3 => \mcp1_sh_invalid_cnt_reg_n_0_[0]\,
      I4 => \mcp1_sh_invalid_cnt_reg_n_0_[1]\,
      I5 => \mcp1_sh_invalid_cnt_reg_n_0_[3]\,
      O => \mcp1_state[1]_i_2__0_n_0\
    );
\mcp1_state[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_test_sh,
      I1 => \mcp1_sh_cnt[5]_i_4_n_0\,
      O => \mcp1_state[1]_i_3_n_0\
    );
\mcp1_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020202A2A2A7A"
    )
        port map (
      I0 => \mcp1_state_reg_n_0_[0]\,
      I1 => mcp1_slip_done_reg_n_0,
      I2 => \mcp1_state_reg_n_0_[1]\,
      I3 => \mcp1_sh_cnt[5]_i_5_n_0\,
      I4 => \mcp1_sh_cnt[5]_i_4_n_0\,
      I5 => mcp1_test_sh,
      O => \mcp1_state_reg[1]_0\
    );
\mcp1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_state[0]_i_1_n_0\,
      Q => \mcp1_state_reg_n_0_[0]\,
      R => SR(0)
    );
\mcp1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_state[1]_i_1_n_0\,
      Q => \mcp1_state_reg_n_0_[1]\,
      R => SR(0)
    );
mcp1_test_sh_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \mcp1_state_reg_n_0_[1]\,
      I1 => \mcp1_state_reg_n_0_[0]\,
      I2 => \rxusrclk2_en156_reg_rep__11\,
      I3 => mcp1_test_sh,
      O => mcp1_test_sh_i_1_n_0
    );
mcp1_test_sh_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_test_sh_i_1_n_0,
      Q => mcp1_test_sh,
      R => SR(0)
    );
pcs_rx_link_up_core_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^d1_reg\,
      I1 => mcp1_hiber_reg,
      O => pcs_rx_link_up_core_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_decoder is
  port (
    \mcp1_dec_c5_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c6_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_rx_ebuff_ctrl_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    next_state : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mcp1_rx_ebuff_data_reg[63]\ : out STD_LOGIC_VECTOR ( 61 downto 0 );
    \mcp1_rx_ebuff_data_reg[56]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mcp1_dec_c4_reg[2]_0\ : out STD_LOGIC;
    \mcp1_dec_c1_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c2_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c3_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c0_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[0]\ : out STD_LOGIC;
    \mcp1_rx_ebuff_data_reg[56]_0\ : out STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[0]_0\ : out STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[0]_1\ : out STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \FSM_sequential_mcp1_state_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxreset_5_reg : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__10\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rxusrclk2_en156_reg_rep__11\ : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__10_0\ : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxusrclk2_en156_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__7\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_decoder : entity is "ten_gig_eth_pcs_pma_v6_0_3_rx_decoder";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_decoder;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_decoder is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal DecodeWord : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DecodeWord0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DecodeWord1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DecodeWord2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DecodeWord3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DecodeWord4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DecodeWord5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal DecodeWord6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^fsm_sequential_mcp1_state_reg[0]\ : STD_LOGIC;
  signal data10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data12 : STD_LOGIC_VECTOR ( 33 to 33 );
  signal data13 : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal data14 : STD_LOGIC_VECTOR ( 63 downto 8 );
  signal \data14__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal mcp1_block_field_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \mcp1_dec_c0[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[4]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[4]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[7]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[7]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[7]_i_7_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[7]_i_8_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c0[7]_i_9_n_0\ : STD_LOGIC;
  signal \^mcp1_dec_c0_reg[2]_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[2]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[2]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[4]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[4]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c1[7]_i_5_n_0\ : STD_LOGIC;
  signal \^mcp1_dec_c1_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mcp1_dec_c2[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[2]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[2]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[4]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[5]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c2[7]_i_5_n_0\ : STD_LOGIC;
  signal \^mcp1_dec_c2_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mcp1_dec_c3[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[3]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[6]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c3[7]_i_5_n_0\ : STD_LOGIC;
  signal \^mcp1_dec_c3_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mcp1_dec_c4[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[2]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[2]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[4]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[4]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c4[7]_i_5_n_0\ : STD_LOGIC;
  signal \^mcp1_dec_c4_reg[2]_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[1]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[6]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[7]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[7]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[7]_i_7_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[7]_i_8_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c5[7]_i_9_n_0\ : STD_LOGIC;
  signal \^mcp1_dec_c5_reg[2]_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[2]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[2]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[4]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[4]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c6[7]_i_5_n_0\ : STD_LOGIC;
  signal \^mcp1_dec_c6_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \mcp1_dec_c7[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[2]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[2]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[4]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[4]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_dec_c7[7]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_26_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_27_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_28_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_29_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_31_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_39_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \mcp1_r_type_next_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal mcp1_rx_64_ctrl_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \mcp1_rx_64_ctrl_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[3]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \mcp1_rx_64_ctrl_out_reg_n_0_[7]\ : STD_LOGIC;
  signal mcp1_rx_64_data_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \mcp1_rx_64_data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[16]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[16]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[16]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[17]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[17]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[17]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[18]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[18]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[18]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[19]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[19]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[19]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[20]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[20]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[20]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[21]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[21]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[21]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[22]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[22]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[22]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[23]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[23]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[23]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[24]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[24]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[24]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[25]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[25]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[25]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[26]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[26]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[26]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[27]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[27]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[27]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[28]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[28]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[28]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[29]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[29]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[29]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[30]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[30]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[30]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[31]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[31]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[31]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[32]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[32]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[32]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[33]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[33]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[33]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[33]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[34]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[34]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[34]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[35]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[35]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[35]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[36]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[36]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[36]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[37]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[37]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[37]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[37]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[38]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[38]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[38]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[38]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[38]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[38]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[39]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[39]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[39]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[39]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[39]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[40]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[40]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[40]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[40]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[41]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[41]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[41]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[41]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[42]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[42]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[42]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[42]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[43]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[43]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[43]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[43]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[44]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[44]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[44]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[44]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[45]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[45]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[45]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[45]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[46]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[46]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[46]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[46]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[47]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[47]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[47]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[47]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[48]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[48]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[48]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[48]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[49]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[49]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[49]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[49]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[50]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[50]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[50]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[50]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[51]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[51]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[51]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[51]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[52]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[52]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[52]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[52]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[53]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[53]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[53]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[53]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[54]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[54]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[54]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[54]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[55]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[55]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[55]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[55]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[55]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[55]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[55]_i_7_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[56]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[56]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[57]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[57]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[58]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[58]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[59]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[59]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[60]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[60]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[61]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[61]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[62]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[62]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_10_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_11_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_12_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_13_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_7_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_8_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[63]_i_9_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \mcp1_rx_64_data_out_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_rx_66_enc_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \mcp1_rx_66_enc_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \mcp1_rx_66_enc_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \mcp1_rx_66_enc_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \mcp1_rx_66_enc_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \mcp1_rx_66_enc_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \mcp1_rx_66_enc_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \mcp1_rx_66_enc_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \mcp1_rx_66_enc_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \mcp1_rx_66_enc_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \mcp1_rx_ebuff_ctrl[7]_i_10_n_0\ : STD_LOGIC;
  signal \mcp1_rx_ebuff_ctrl[7]_i_6_n_0\ : STD_LOGIC;
  signal \mcp1_rx_ebuff_ctrl[7]_i_7_n_0\ : STD_LOGIC;
  signal \mcp1_rx_ebuff_ctrl[7]_i_9_n_0\ : STD_LOGIC;
  signal \^next_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_type : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_type_next : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mcp1_dec_c0[1]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \mcp1_dec_c0[4]_i_3\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \mcp1_dec_c0[4]_i_4\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \mcp1_dec_c0[5]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \mcp1_dec_c0[5]_i_3\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \mcp1_dec_c0[7]_i_4\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \mcp1_dec_c1[1]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \mcp1_dec_c1[4]_i_4\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \mcp1_dec_c1[5]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \mcp1_dec_c1[5]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \mcp1_dec_c1[5]_i_3\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \mcp1_dec_c1[7]_i_3\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \mcp1_dec_c2[1]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \mcp1_dec_c2[5]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \mcp1_dec_c2[5]_i_2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \mcp1_dec_c2[5]_i_4\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \mcp1_dec_c2[6]_i_2\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \mcp1_dec_c2[7]_i_3\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \mcp1_dec_c3[1]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \mcp1_dec_c3[4]_i_2\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \mcp1_dec_c3[5]_i_2\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \mcp1_dec_c3[5]_i_3\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \mcp1_dec_c3[7]_i_3\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \mcp1_dec_c4[1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \mcp1_dec_c4[4]_i_4\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \mcp1_dec_c4[5]_i_2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \mcp1_dec_c4[5]_i_3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \mcp1_dec_c4[6]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \mcp1_dec_c4[6]_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \mcp1_dec_c4[7]_i_3\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \mcp1_dec_c5[1]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \mcp1_dec_c5[5]_i_2\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \mcp1_dec_c6[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \mcp1_dec_c6[4]_i_4\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \mcp1_dec_c6[5]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \mcp1_dec_c6[5]_i_2\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \mcp1_dec_c6[5]_i_3\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \mcp1_dec_c6[7]_i_3\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \mcp1_dec_c7[1]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \mcp1_dec_c7[4]_i_3\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \mcp1_dec_c7[4]_i_4\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \mcp1_dec_c7[5]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \mcp1_dec_c7[5]_i_3\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \mcp1_dec_c7[7]_i_3\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[0]_i_10\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[0]_i_11\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[0]_i_12\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[0]_i_13\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[0]_i_14\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[0]_i_15\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[0]_i_16\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[0]_i_17\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[0]_i_6\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_11\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_12\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_13\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_21\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_22\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_23\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_24\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_27\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \mcp1_r_type_next_reg[2]_i_28\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[0]_i_3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[3]_i_5\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[3]_i_6\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[4]_i_4\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \mcp1_rx_64_ctrl_out[5]_i_4\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[10]_i_4\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[11]_i_4\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[12]_i_4\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[13]_i_4\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[14]_i_4\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[15]_i_4\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[16]_i_4\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[17]_i_4\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[18]_i_4\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[19]_i_4\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[20]_i_4\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[21]_i_4\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[22]_i_4\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[23]_i_4\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[24]_i_4\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[25]_i_4\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[26]_i_4\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[27]_i_4\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[28]_i_4\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[29]_i_4\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[30]_i_4\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[37]_i_4\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[38]_i_5\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[38]_i_6\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[40]_i_3\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[40]_i_4\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[41]_i_3\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[41]_i_4\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[42]_i_3\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[42]_i_4\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[43]_i_3\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[43]_i_4\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[44]_i_3\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[44]_i_4\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[45]_i_3\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[45]_i_4\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[46]_i_3\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[46]_i_4\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[47]_i_3\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[47]_i_4\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[48]_i_3\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[48]_i_4\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[49]_i_3\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[49]_i_4\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[50]_i_3\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[51]_i_3\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[51]_i_4\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[52]_i_3\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[52]_i_4\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[53]_i_3\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[53]_i_4\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[54]_i_3\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[54]_i_4\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[55]_i_4\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[55]_i_6\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[5]_i_5\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[63]_i_11\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[63]_i_12\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[63]_i_9\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[7]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[7]_i_5\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[8]_i_4\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \mcp1_rx_64_data_out[9]_i_4\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_ctrl[0]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_ctrl[1]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_ctrl[2]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_ctrl[3]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_ctrl[4]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_ctrl[5]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_ctrl[6]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_ctrl[7]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[0]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[10]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[11]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[12]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[13]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[14]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[15]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[16]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[17]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[18]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[19]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[1]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[20]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[21]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[22]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[23]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[25]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[26]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[27]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[28]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[29]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[2]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[30]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[31]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[32]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[33]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[34]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[35]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[36]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[37]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[38]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[39]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[3]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[40]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[41]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[42]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[43]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[44]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[45]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[46]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[47]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[48]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[49]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[4]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[50]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[51]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[52]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[53]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[54]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[55]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[57]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[58]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[59]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[5]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[60]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[61]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[62]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[63]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[6]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[7]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[8]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[9]_i_1\ : label is "soft_lutpair323";
begin
  D(0) <= \^d\(0);
  \FSM_sequential_mcp1_state_reg[0]\ <= \^fsm_sequential_mcp1_state_reg[0]\;
  \mcp1_dec_c0_reg[2]_0\ <= \^mcp1_dec_c0_reg[2]_0\;
  \mcp1_dec_c1_reg[2]_0\(0) <= \^mcp1_dec_c1_reg[2]_0\(0);
  \mcp1_dec_c2_reg[2]_0\(0) <= \^mcp1_dec_c2_reg[2]_0\(0);
  \mcp1_dec_c3_reg[2]_0\(0) <= \^mcp1_dec_c3_reg[2]_0\(0);
  \mcp1_dec_c4_reg[2]_0\ <= \^mcp1_dec_c4_reg[2]_0\;
  \mcp1_dec_c5_reg[2]_0\ <= \^mcp1_dec_c5_reg[2]_0\;
  \mcp1_dec_c6_reg[2]_0\(0) <= \^mcp1_dec_c6_reg[2]_0\(0);
  next_state(1 downto 0) <= \^next_state\(1 downto 0);
\FSM_sequential_mcp1_state[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE04FEFEFEEFFEFE"
    )
        port map (
      I0 => r_type(2),
      I1 => r_type(1),
      I2 => r_type(0),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \^fsm_sequential_mcp1_state_reg[0]\,
      O => \FSM_sequential_mcp1_state_reg[0]_1\
    );
\FSM_sequential_mcp1_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000E0000000F"
    )
        port map (
      I0 => r_type(2),
      I1 => r_type(1),
      I2 => \^fsm_sequential_mcp1_state_reg[0]\,
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => r_type(0),
      O => \FSM_sequential_mcp1_state_reg[0]_0\
    );
\FSM_sequential_mcp1_state[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E0004444F444"
    )
        port map (
      I0 => r_type(2),
      I1 => r_type(1),
      I2 => \^fsm_sequential_mcp1_state_reg[0]\,
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => r_type(0),
      O => \FSM_sequential_mcp1_state_reg[1]\
    );
\FSM_sequential_mcp1_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001411"
    )
        port map (
      I0 => r_type(1),
      I1 => r_type(0),
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => r_type(2),
      O => \FSM_sequential_mcp1_state_reg[2]_0\
    );
\FSM_sequential_mcp1_state[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => r_type(1),
      I1 => \^fsm_sequential_mcp1_state_reg[0]\,
      I2 => \out\(1),
      I3 => \out\(0),
      I4 => r_type(0),
      I5 => r_type(2),
      O => \FSM_sequential_mcp1_state_reg[2]\
    );
\FSM_sequential_mcp1_state[2]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => r_type(0),
      I1 => r_type(2),
      I2 => r_type_next(0),
      I3 => r_type_next(2),
      I4 => r_type(1),
      O => \^fsm_sequential_mcp1_state_reg[0]\
    );
\mcp1_block_field_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => Q(2),
      Q => mcp1_block_field_reg(0),
      R => rxreset_5_reg
    );
\mcp1_block_field_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => Q(3),
      Q => mcp1_block_field_reg(1),
      R => rxreset_5_reg
    );
\mcp1_block_field_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => Q(4),
      Q => mcp1_block_field_reg(2),
      R => rxreset_5_reg
    );
\mcp1_block_field_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => Q(5),
      Q => mcp1_block_field_reg(3),
      R => rxreset_5_reg
    );
\mcp1_block_field_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => Q(6),
      Q => mcp1_block_field_reg(4),
      R => rxreset_5_reg
    );
\mcp1_block_field_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => Q(7),
      Q => mcp1_block_field_reg(5),
      R => rxreset_5_reg
    );
\mcp1_block_field_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => Q(8),
      Q => mcp1_block_field_reg(6),
      R => rxreset_5_reg
    );
\mcp1_block_field_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => Q(9),
      Q => mcp1_block_field_reg(7),
      R => rxreset_5_reg
    );
\mcp1_dec_c0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000010000"
    )
        port map (
      I0 => Q(16),
      I1 => Q(10),
      I2 => Q(13),
      I3 => Q(15),
      I4 => \mcp1_dec_c0[0]_i_2_n_0\,
      I5 => Q(14),
      O => DecodeWord(0)
    );
\mcp1_dec_c0[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(12),
      I1 => Q(11),
      O => \mcp1_dec_c0[0]_i_2_n_0\
    );
\mcp1_dec_c0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01004001"
    )
        port map (
      I0 => \mcp1_dec_c0[4]_i_3_n_0\,
      I1 => Q(11),
      I2 => Q(12),
      I3 => Q(13),
      I4 => Q(15),
      O => DecodeWord(1)
    );
\mcp1_dec_c0[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mcp1_dec_c0_reg[2]_0\,
      O => DecodeWord(2)
    );
\mcp1_dec_c0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c0[4]_i_2_n_0\,
      I1 => Q(16),
      I2 => Q(15),
      I3 => \mcp1_dec_c0[3]_i_2_n_0\,
      I4 => Q(13),
      I5 => Q(14),
      O => DecodeWord(3)
    );
\mcp1_dec_c0[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(11),
      I1 => Q(12),
      I2 => Q(10),
      O => \mcp1_dec_c0[3]_i_2_n_0\
    );
\mcp1_dec_c0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBAAABAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c0[4]_i_2_n_0\,
      I1 => \mcp1_dec_c0[4]_i_3_n_0\,
      I2 => Q(11),
      I3 => Q(12),
      I4 => Q(13),
      I5 => Q(15),
      O => DecodeWord(4)
    );
\mcp1_dec_c0[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004102008"
    )
        port map (
      I0 => Q(12),
      I1 => Q(14),
      I2 => Q(13),
      I3 => Q(15),
      I4 => Q(11),
      I5 => \mcp1_dec_c0[4]_i_4_n_0\,
      O => \mcp1_dec_c0[4]_i_2_n_0\
    );
\mcp1_dec_c0[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(14),
      I1 => Q(13),
      I2 => Q(15),
      I3 => Q(16),
      I4 => Q(10),
      O => \mcp1_dec_c0[4]_i_3_n_0\
    );
\mcp1_dec_c0[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => Q(10),
      I1 => Q(16),
      I2 => Q(15),
      O => \mcp1_dec_c0[4]_i_4_n_0\
    );
\mcp1_dec_c0[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CC22002"
    )
        port map (
      I0 => \mcp1_dec_c0[5]_i_2_n_0\,
      I1 => Q(10),
      I2 => Q(16),
      I3 => Q(15),
      I4 => \mcp1_dec_c0[5]_i_3_n_0\,
      O => DecodeWord(5)
    );
\mcp1_dec_c0[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42000000"
    )
        port map (
      I0 => Q(15),
      I1 => Q(11),
      I2 => Q(12),
      I3 => Q(13),
      I4 => Q(14),
      O => \mcp1_dec_c0[5]_i_2_n_0\
    );
\mcp1_dec_c0[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000420"
    )
        port map (
      I0 => Q(11),
      I1 => Q(12),
      I2 => Q(13),
      I3 => Q(14),
      I4 => Q(15),
      O => \mcp1_dec_c0[5]_i_3_n_0\
    );
\mcp1_dec_c0[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c0[7]_i_4_n_0\,
      I1 => \mcp1_dec_c0[6]_i_2_n_0\,
      I2 => Q(15),
      I3 => Q(10),
      I4 => Q(16),
      O => DecodeWord(6)
    );
\mcp1_dec_c0[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      I2 => Q(11),
      I3 => Q(12),
      O => \mcp1_dec_c0[6]_i_2_n_0\
    );
\mcp1_dec_c0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c0[7]_i_4_n_0\,
      I1 => \mcp1_dec_c0[7]_i_5_n_0\,
      I2 => Q(14),
      I3 => \mcp1_dec_c0[7]_i_6_n_0\,
      I4 => Q(12),
      I5 => Q(11),
      O => DecodeWord(7)
    );
\mcp1_dec_c0[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF7FFFFF7FFFFE"
    )
        port map (
      I0 => \mcp1_dec_c0[7]_i_7_n_0\,
      I1 => \mcp1_dec_c0[7]_i_8_n_0\,
      I2 => Q(10),
      I3 => \mcp1_dec_c0[7]_i_9_n_0\,
      I4 => Q(12),
      I5 => Q(11),
      O => \^mcp1_dec_c0_reg[2]_0\
    );
\mcp1_dec_c0[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006008"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      I2 => Q(12),
      I3 => Q(11),
      I4 => \mcp1_dec_c0[4]_i_3_n_0\,
      O => \mcp1_dec_c0[7]_i_4_n_0\
    );
\mcp1_dec_c0[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(16),
      I1 => Q(10),
      O => \mcp1_dec_c0[7]_i_5_n_0\
    );
\mcp1_dec_c0[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => \mcp1_dec_c0[7]_i_6_n_0\
    );
\mcp1_dec_c0[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => Q(14),
      O => \mcp1_dec_c0[7]_i_7_n_0\
    );
\mcp1_dec_c0[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(16),
      O => \mcp1_dec_c0[7]_i_8_n_0\
    );
\mcp1_dec_c0[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => Q(13),
      O => \mcp1_dec_c0[7]_i_9_n_0\
    );
\mcp1_dec_c0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => DecodeWord(0),
      Q => data10(0),
      R => \rxusrclk2_en156_reg_rep__10_1\(0)
    );
\mcp1_dec_c0_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => DecodeWord(1),
      Q => data10(1),
      S => \rxusrclk2_en156_reg_rep__10_1\(0)
    );
\mcp1_dec_c0_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => DecodeWord(2),
      Q => data10(2),
      S => \rxusrclk2_en156_reg_rep__10_1\(0)
    );
\mcp1_dec_c0_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => DecodeWord(3),
      Q => data10(3),
      S => \rxusrclk2_en156_reg_rep__10_1\(0)
    );
\mcp1_dec_c0_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => DecodeWord(4),
      Q => data10(4),
      S => \rxusrclk2_en156_reg_rep__10_1\(0)
    );
\mcp1_dec_c0_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => DecodeWord(5),
      Q => data10(5),
      S => \rxusrclk2_en156_reg_rep__10_1\(0)
    );
\mcp1_dec_c0_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => DecodeWord(6),
      Q => data10(6),
      S => \rxusrclk2_en156_reg_rep__10_1\(0)
    );
\mcp1_dec_c0_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => DecodeWord(7),
      Q => data10(7),
      S => \rxusrclk2_en156_reg_rep__10_1\(0)
    );
\mcp1_dec_c1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000010000"
    )
        port map (
      I0 => Q(23),
      I1 => Q(17),
      I2 => Q(20),
      I3 => Q(22),
      I4 => \mcp1_dec_c1[0]_i_2_n_0\,
      I5 => Q(21),
      O => DecodeWord0(0)
    );
\mcp1_dec_c1[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      O => \mcp1_dec_c1[0]_i_2_n_0\
    );
\mcp1_dec_c1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01004001"
    )
        port map (
      I0 => \mcp1_dec_c1[4]_i_3_n_0\,
      I1 => Q(18),
      I2 => Q(19),
      I3 => Q(20),
      I4 => Q(22),
      O => DecodeWord0(1)
    );
\mcp1_dec_c1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2400000000000081"
    )
        port map (
      I0 => \mcp1_dec_c1[2]_i_2_n_0\,
      I1 => Q(19),
      I2 => Q(18),
      I3 => \mcp1_dec_c1[2]_i_3_n_0\,
      I4 => Q(17),
      I5 => \mcp1_dec_c1[2]_i_4_n_0\,
      O => \^mcp1_dec_c1_reg[2]_0\(0)
    );
\mcp1_dec_c1[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \mcp1_dec_c1[2]_i_2_n_0\
    );
\mcp1_dec_c1[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      O => \mcp1_dec_c1[2]_i_3_n_0\
    );
\mcp1_dec_c1[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      O => \mcp1_dec_c1[2]_i_4_n_0\
    );
\mcp1_dec_c1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAAAAAAAAAEA"
    )
        port map (
      I0 => \mcp1_dec_c1[4]_i_2_n_0\,
      I1 => Q(23),
      I2 => Q(22),
      I3 => \mcp1_dec_c1[3]_i_2_n_0\,
      I4 => Q(21),
      I5 => Q(20),
      O => DecodeWord0(3)
    );
\mcp1_dec_c1[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => Q(17),
      I1 => Q(18),
      I2 => Q(19),
      O => \mcp1_dec_c1[3]_i_2_n_0\
    );
\mcp1_dec_c1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBAAABAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c1[4]_i_2_n_0\,
      I1 => \mcp1_dec_c1[4]_i_3_n_0\,
      I2 => Q(18),
      I3 => Q(19),
      I4 => Q(20),
      I5 => Q(22),
      O => DecodeWord0(4)
    );
\mcp1_dec_c1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004102008"
    )
        port map (
      I0 => Q(19),
      I1 => Q(21),
      I2 => Q(20),
      I3 => Q(22),
      I4 => Q(18),
      I5 => \mcp1_dec_c1[4]_i_4_n_0\,
      O => \mcp1_dec_c1[4]_i_2_n_0\
    );
\mcp1_dec_c1[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FFFFF6"
    )
        port map (
      I0 => Q(22),
      I1 => Q(23),
      I2 => Q(17),
      I3 => Q(21),
      I4 => Q(20),
      O => \mcp1_dec_c1[4]_i_3_n_0\
    );
\mcp1_dec_c1[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => Q(17),
      I1 => Q(23),
      I2 => Q(22),
      O => \mcp1_dec_c1[4]_i_4_n_0\
    );
\mcp1_dec_c1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CC22002"
    )
        port map (
      I0 => \mcp1_dec_c1[5]_i_2_n_0\,
      I1 => Q(17),
      I2 => Q(23),
      I3 => Q(22),
      I4 => \mcp1_dec_c1[5]_i_3_n_0\,
      O => DecodeWord0(5)
    );
\mcp1_dec_c1[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42000000"
    )
        port map (
      I0 => Q(22),
      I1 => Q(18),
      I2 => Q(19),
      I3 => Q(20),
      I4 => Q(21),
      O => \mcp1_dec_c1[5]_i_2_n_0\
    );
\mcp1_dec_c1[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000420"
    )
        port map (
      I0 => Q(18),
      I1 => Q(19),
      I2 => Q(20),
      I3 => Q(21),
      I4 => Q(22),
      O => \mcp1_dec_c1[5]_i_3_n_0\
    );
\mcp1_dec_c1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c1[7]_i_3_n_0\,
      I1 => \mcp1_dec_c1[6]_i_2_n_0\,
      I2 => Q(22),
      I3 => Q(17),
      I4 => Q(23),
      O => DecodeWord0(6)
    );
\mcp1_dec_c1[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(20),
      I1 => Q(21),
      I2 => Q(18),
      I3 => Q(19),
      O => \mcp1_dec_c1[6]_i_2_n_0\
    );
\mcp1_dec_c1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c1[7]_i_3_n_0\,
      I1 => \mcp1_dec_c1[7]_i_4_n_0\,
      I2 => Q(21),
      I3 => \mcp1_dec_c1[7]_i_5_n_0\,
      I4 => Q(19),
      I5 => Q(18),
      O => DecodeWord0(7)
    );
\mcp1_dec_c1[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006008"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      I2 => Q(19),
      I3 => Q(18),
      I4 => \mcp1_dec_c1[4]_i_3_n_0\,
      O => \mcp1_dec_c1[7]_i_3_n_0\
    );
\mcp1_dec_c1[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(23),
      I1 => Q(17),
      O => \mcp1_dec_c1[7]_i_4_n_0\
    );
\mcp1_dec_c1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      O => \mcp1_dec_c1[7]_i_5_n_0\
    );
\mcp1_dec_c1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord0(0),
      Q => data10(8),
      R => \rxusrclk2_en156_reg_rep__10_2\(0)
    );
\mcp1_dec_c1_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => DecodeWord0(1),
      Q => data10(9),
      S => \rxusrclk2_en156_reg_rep__10_2\(0)
    );
\mcp1_dec_c1_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => \^mcp1_dec_c1_reg[2]_0\(0),
      Q => data10(10),
      S => \rxusrclk2_en156_reg_rep__10_2\(0)
    );
\mcp1_dec_c1_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => DecodeWord0(3),
      Q => data10(11),
      S => \rxusrclk2_en156_reg_rep__10_2\(0)
    );
\mcp1_dec_c1_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => DecodeWord0(4),
      Q => data10(12),
      S => \rxusrclk2_en156_reg_rep__10_2\(0)
    );
\mcp1_dec_c1_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => DecodeWord0(5),
      Q => data10(13),
      S => \rxusrclk2_en156_reg_rep__10_2\(0)
    );
\mcp1_dec_c1_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => DecodeWord0(6),
      Q => data10(14),
      S => \rxusrclk2_en156_reg_rep__10_2\(0)
    );
\mcp1_dec_c1_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => DecodeWord0(7),
      Q => data10(15),
      S => \rxusrclk2_en156_reg_rep__10_2\(0)
    );
\mcp1_dec_c2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000010000"
    )
        port map (
      I0 => Q(30),
      I1 => Q(24),
      I2 => Q(27),
      I3 => Q(29),
      I4 => \mcp1_dec_c2[0]_i_2_n_0\,
      I5 => Q(28),
      O => DecodeWord1(0)
    );
\mcp1_dec_c2[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(26),
      I1 => Q(25),
      O => \mcp1_dec_c2[0]_i_2_n_0\
    );
\mcp1_dec_c2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01004001"
    )
        port map (
      I0 => \mcp1_dec_c2[4]_i_3_n_0\,
      I1 => Q(25),
      I2 => Q(26),
      I3 => Q(27),
      I4 => Q(29),
      O => DecodeWord1(1)
    );
\mcp1_dec_c2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100800000800001"
    )
        port map (
      I0 => \mcp1_dec_c2[2]_i_2_n_0\,
      I1 => \mcp1_dec_c2[2]_i_3_n_0\,
      I2 => Q(24),
      I3 => \mcp1_dec_c2[2]_i_4_n_0\,
      I4 => Q(26),
      I5 => Q(25),
      O => \^mcp1_dec_c2_reg[2]_0\(0)
    );
\mcp1_dec_c2[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(27),
      I1 => Q(28),
      O => \mcp1_dec_c2[2]_i_2_n_0\
    );
\mcp1_dec_c2[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(29),
      I1 => Q(30),
      O => \mcp1_dec_c2[2]_i_3_n_0\
    );
\mcp1_dec_c2[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(29),
      I1 => Q(27),
      O => \mcp1_dec_c2[2]_i_4_n_0\
    );
\mcp1_dec_c2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c2[4]_i_2_n_0\,
      I1 => Q(30),
      I2 => Q(29),
      I3 => \mcp1_dec_c2[3]_i_2_n_0\,
      I4 => Q(27),
      I5 => Q(28),
      O => DecodeWord1(3)
    );
\mcp1_dec_c2[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(25),
      I1 => Q(26),
      I2 => Q(24),
      O => \mcp1_dec_c2[3]_i_2_n_0\
    );
\mcp1_dec_c2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBAAABAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c2[4]_i_2_n_0\,
      I1 => \mcp1_dec_c2[4]_i_3_n_0\,
      I2 => Q(25),
      I3 => Q(26),
      I4 => Q(27),
      I5 => Q(29),
      O => DecodeWord1(4)
    );
\mcp1_dec_c2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004102008"
    )
        port map (
      I0 => Q(26),
      I1 => Q(28),
      I2 => Q(27),
      I3 => Q(29),
      I4 => Q(25),
      I5 => \mcp1_dec_c2[5]_i_4_n_0\,
      O => \mcp1_dec_c2[4]_i_2_n_0\
    );
\mcp1_dec_c2[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(28),
      I1 => Q(27),
      I2 => Q(29),
      I3 => Q(30),
      I4 => Q(24),
      O => \mcp1_dec_c2[4]_i_3_n_0\
    );
\mcp1_dec_c2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4100"
    )
        port map (
      I0 => Q(24),
      I1 => Q(30),
      I2 => Q(29),
      I3 => \mcp1_dec_c2[5]_i_2_n_0\,
      I4 => \mcp1_dec_c2[5]_i_3_n_0\,
      O => DecodeWord1(5)
    );
\mcp1_dec_c2[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42000000"
    )
        port map (
      I0 => Q(29),
      I1 => Q(25),
      I2 => Q(26),
      I3 => Q(27),
      I4 => Q(28),
      O => \mcp1_dec_c2[5]_i_2_n_0\
    );
\mcp1_dec_c2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044200"
    )
        port map (
      I0 => Q(26),
      I1 => Q(25),
      I2 => Q(29),
      I3 => Q(28),
      I4 => Q(27),
      I5 => \mcp1_dec_c2[5]_i_4_n_0\,
      O => \mcp1_dec_c2[5]_i_3_n_0\
    );
\mcp1_dec_c2[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => Q(24),
      I1 => Q(30),
      I2 => Q(29),
      O => \mcp1_dec_c2[5]_i_4_n_0\
    );
\mcp1_dec_c2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c2[7]_i_3_n_0\,
      I1 => \mcp1_dec_c2[6]_i_2_n_0\,
      I2 => Q(29),
      I3 => Q(24),
      I4 => Q(30),
      O => DecodeWord1(6)
    );
\mcp1_dec_c2[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => Q(28),
      I1 => Q(27),
      I2 => Q(26),
      I3 => Q(25),
      O => \mcp1_dec_c2[6]_i_2_n_0\
    );
\mcp1_dec_c2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c2[7]_i_3_n_0\,
      I1 => \mcp1_dec_c2[7]_i_4_n_0\,
      I2 => Q(28),
      I3 => \mcp1_dec_c2[7]_i_5_n_0\,
      I4 => Q(25),
      I5 => Q(26),
      O => DecodeWord1(7)
    );
\mcp1_dec_c2[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006008"
    )
        port map (
      I0 => Q(29),
      I1 => Q(27),
      I2 => Q(26),
      I3 => Q(25),
      I4 => \mcp1_dec_c2[4]_i_3_n_0\,
      O => \mcp1_dec_c2[7]_i_3_n_0\
    );
\mcp1_dec_c2[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(30),
      I1 => Q(24),
      O => \mcp1_dec_c2[7]_i_4_n_0\
    );
\mcp1_dec_c2[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(29),
      I1 => Q(27),
      O => \mcp1_dec_c2[7]_i_5_n_0\
    );
\mcp1_dec_c2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => DecodeWord1(0),
      Q => data10(16),
      R => \rxusrclk2_en156_reg_rep__10_3\(0)
    );
\mcp1_dec_c2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => DecodeWord1(1),
      Q => data10(17),
      S => \rxusrclk2_en156_reg_rep__10_3\(0)
    );
\mcp1_dec_c2_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => \^mcp1_dec_c2_reg[2]_0\(0),
      Q => data10(18),
      S => \rxusrclk2_en156_reg_rep__10_3\(0)
    );
\mcp1_dec_c2_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => DecodeWord1(3),
      Q => data10(19),
      S => \rxusrclk2_en156_reg_rep__10_3\(0)
    );
\mcp1_dec_c2_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => DecodeWord1(4),
      Q => data10(20),
      S => \rxusrclk2_en156_reg_rep__10_3\(0)
    );
\mcp1_dec_c2_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => DecodeWord1(5),
      Q => data10(21),
      S => \rxusrclk2_en156_reg_rep__10_3\(0)
    );
\mcp1_dec_c2_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => DecodeWord1(6),
      Q => data10(22),
      S => \rxusrclk2_en156_reg_rep__10_3\(0)
    );
\mcp1_dec_c2_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => DecodeWord1(7),
      Q => data10(23),
      S => \rxusrclk2_en156_reg_rep__10_3\(0)
    );
\mcp1_dec_c3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000010"
    )
        port map (
      I0 => Q(34),
      I1 => Q(35),
      I2 => \mcp1_dec_c3[0]_i_2_n_0\,
      I3 => Q(37),
      I4 => Q(36),
      I5 => Q(31),
      O => DecodeWord2(0)
    );
\mcp1_dec_c3[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(33),
      I1 => Q(32),
      O => \mcp1_dec_c3[0]_i_2_n_0\
    );
\mcp1_dec_c3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001081"
    )
        port map (
      I0 => Q(33),
      I1 => Q(32),
      I2 => Q(34),
      I3 => Q(36),
      I4 => \mcp1_dec_c3[4]_i_2_n_0\,
      O => DecodeWord2(1)
    );
\mcp1_dec_c3[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0503305030500503"
    )
        port map (
      I0 => \mcp1_dec_c3[5]_i_2_n_0\,
      I1 => \mcp1_dec_c3[4]_i_2_n_0\,
      I2 => Q(32),
      I3 => Q(33),
      I4 => Q(36),
      I5 => Q(34),
      O => \^mcp1_dec_c3_reg[2]_0\(0)
    );
\mcp1_dec_c3[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c3[3]_i_2_n_0\,
      I1 => Q(36),
      I2 => Q(37),
      I3 => \mcp1_dec_c3[3]_i_3_n_0\,
      I4 => Q(35),
      I5 => Q(34),
      O => DecodeWord2(3)
    );
\mcp1_dec_c3[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004224"
    )
        port map (
      I0 => Q(32),
      I1 => Q(33),
      I2 => Q(36),
      I3 => Q(34),
      I4 => \mcp1_dec_c3[5]_i_2_n_0\,
      O => \mcp1_dec_c3[3]_i_2_n_0\
    );
\mcp1_dec_c3[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => Q(31),
      I1 => Q(32),
      I2 => Q(33),
      O => \mcp1_dec_c3[3]_i_3_n_0\
    );
\mcp1_dec_c3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0503305030500500"
    )
        port map (
      I0 => \mcp1_dec_c3[5]_i_2_n_0\,
      I1 => \mcp1_dec_c3[4]_i_2_n_0\,
      I2 => Q(32),
      I3 => Q(33),
      I4 => Q(36),
      I5 => Q(34),
      O => DecodeWord2(4)
    );
\mcp1_dec_c3[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => Q(37),
      I3 => Q(36),
      I4 => Q(31),
      O => \mcp1_dec_c3[4]_i_2_n_0\
    );
\mcp1_dec_c3[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011000F0F221100"
    )
        port map (
      I0 => Q(34),
      I1 => \mcp1_dec_c3[5]_i_2_n_0\,
      I2 => \mcp1_dec_c3[5]_i_3_n_0\,
      I3 => Q(33),
      I4 => Q(32),
      I5 => Q(36),
      O => DecodeWord2(5)
    );
\mcp1_dec_c3[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F9FFF"
    )
        port map (
      I0 => Q(34),
      I1 => Q(35),
      I2 => Q(31),
      I3 => Q(36),
      I4 => Q(37),
      O => \mcp1_dec_c3[5]_i_2_n_0\
    );
\mcp1_dec_c3[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FF7"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => Q(37),
      I3 => Q(36),
      I4 => Q(31),
      O => \mcp1_dec_c3[5]_i_3_n_0\
    );
\mcp1_dec_c3[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c3[7]_i_3_n_0\,
      I1 => \mcp1_dec_c3[6]_i_2_n_0\,
      I2 => \mcp1_dec_c3[6]_i_3_n_0\,
      I3 => Q(35),
      I4 => Q(31),
      I5 => Q(37),
      O => DecodeWord2(6)
    );
\mcp1_dec_c3[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(34),
      I1 => Q(36),
      O => \mcp1_dec_c3[6]_i_2_n_0\
    );
\mcp1_dec_c3[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(32),
      I1 => Q(33),
      O => \mcp1_dec_c3[6]_i_3_n_0\
    );
\mcp1_dec_c3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c3[7]_i_3_n_0\,
      I1 => Q(31),
      I2 => Q(37),
      I3 => Q(35),
      I4 => \mcp1_dec_c3[7]_i_4_n_0\,
      I5 => \mcp1_dec_c3[7]_i_5_n_0\,
      O => DecodeWord2(7)
    );
\mcp1_dec_c3[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006008"
    )
        port map (
      I0 => Q(34),
      I1 => Q(36),
      I2 => Q(33),
      I3 => Q(32),
      I4 => \mcp1_dec_c3[4]_i_2_n_0\,
      O => \mcp1_dec_c3[7]_i_3_n_0\
    );
\mcp1_dec_c3[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(33),
      I1 => Q(32),
      O => \mcp1_dec_c3[7]_i_4_n_0\
    );
\mcp1_dec_c3[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(34),
      I1 => Q(36),
      O => \mcp1_dec_c3[7]_i_5_n_0\
    );
\mcp1_dec_c3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord2(0),
      Q => data10(24),
      R => \rxusrclk2_en156_reg_rep__10_4\(0)
    );
\mcp1_dec_c3_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord2(1),
      Q => data10(25),
      S => \rxusrclk2_en156_reg_rep__10_4\(0)
    );
\mcp1_dec_c3_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \^mcp1_dec_c3_reg[2]_0\(0),
      Q => data10(26),
      S => \rxusrclk2_en156_reg_rep__10_4\(0)
    );
\mcp1_dec_c3_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord2(3),
      Q => data10(27),
      S => \rxusrclk2_en156_reg_rep__10_4\(0)
    );
\mcp1_dec_c3_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord2(4),
      Q => data10(28),
      S => \rxusrclk2_en156_reg_rep__10_4\(0)
    );
\mcp1_dec_c3_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord2(5),
      Q => data10(29),
      S => \rxusrclk2_en156_reg_rep__10_4\(0)
    );
\mcp1_dec_c3_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord2(6),
      Q => data10(30),
      S => \rxusrclk2_en156_reg_rep__10_4\(0)
    );
\mcp1_dec_c3_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord2(7),
      Q => data10(31),
      S => \rxusrclk2_en156_reg_rep__10_4\(0)
    );
\mcp1_dec_c4[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000010"
    )
        port map (
      I0 => Q(38),
      I1 => Q(44),
      I2 => \mcp1_dec_c4[0]_i_2_n_0\,
      I3 => Q(41),
      I4 => Q(42),
      I5 => Q(43),
      O => DecodeWord3(0)
    );
\mcp1_dec_c4[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(40),
      I1 => Q(39),
      O => \mcp1_dec_c4[0]_i_2_n_0\
    );
\mcp1_dec_c4[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000041"
    )
        port map (
      I0 => \mcp1_dec_c4[4]_i_3_n_0\,
      I1 => Q(43),
      I2 => Q(41),
      I3 => Q(40),
      I4 => Q(39),
      O => DecodeWord3(1)
    );
\mcp1_dec_c4[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100800000800001"
    )
        port map (
      I0 => \mcp1_dec_c4[2]_i_2_n_0\,
      I1 => \mcp1_dec_c4[2]_i_3_n_0\,
      I2 => Q(38),
      I3 => \mcp1_dec_c4[2]_i_4_n_0\,
      I4 => Q(40),
      I5 => Q(39),
      O => \^mcp1_dec_c4_reg[2]_0\
    );
\mcp1_dec_c4[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(41),
      I1 => Q(42),
      O => \mcp1_dec_c4[2]_i_2_n_0\
    );
\mcp1_dec_c4[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(43),
      I1 => Q(44),
      O => \mcp1_dec_c4[2]_i_3_n_0\
    );
\mcp1_dec_c4[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(43),
      I1 => Q(41),
      O => \mcp1_dec_c4[2]_i_4_n_0\
    );
\mcp1_dec_c4[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c4[4]_i_2_n_0\,
      I1 => Q(44),
      I2 => Q(43),
      I3 => \mcp1_dec_c4[3]_i_2_n_0\,
      I4 => Q(42),
      I5 => Q(41),
      O => DecodeWord3(3)
    );
\mcp1_dec_c4[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(39),
      I1 => Q(40),
      I2 => Q(38),
      O => \mcp1_dec_c4[3]_i_2_n_0\
    );
\mcp1_dec_c4[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBAAABAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c4[4]_i_2_n_0\,
      I1 => \mcp1_dec_c4[4]_i_3_n_0\,
      I2 => Q(39),
      I3 => Q(40),
      I4 => Q(41),
      I5 => Q(43),
      O => DecodeWord3(4)
    );
\mcp1_dec_c4[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008040040000080"
    )
        port map (
      I0 => Q(42),
      I1 => \mcp1_dec_c4[4]_i_4_n_0\,
      I2 => Q(40),
      I3 => Q(41),
      I4 => Q(43),
      I5 => Q(39),
      O => \mcp1_dec_c4[4]_i_2_n_0\
    );
\mcp1_dec_c4[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(42),
      I1 => Q(41),
      I2 => Q(43),
      I3 => Q(44),
      I4 => Q(38),
      O => \mcp1_dec_c4[4]_i_3_n_0\
    );
\mcp1_dec_c4[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => Q(44),
      I1 => Q(43),
      I2 => Q(38),
      O => \mcp1_dec_c4[4]_i_4_n_0\
    );
\mcp1_dec_c4[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0330A00A"
    )
        port map (
      I0 => \mcp1_dec_c4[5]_i_2_n_0\,
      I1 => \mcp1_dec_c4[5]_i_3_n_0\,
      I2 => Q(44),
      I3 => Q(43),
      I4 => Q(38),
      O => DecodeWord3(5)
    );
\mcp1_dec_c4[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42000000"
    )
        port map (
      I0 => Q(43),
      I1 => Q(39),
      I2 => Q(40),
      I3 => Q(41),
      I4 => Q(42),
      O => \mcp1_dec_c4[5]_i_2_n_0\
    );
\mcp1_dec_c4[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFBDF"
    )
        port map (
      I0 => Q(39),
      I1 => Q(40),
      I2 => Q(41),
      I3 => Q(42),
      I4 => Q(43),
      O => \mcp1_dec_c4[5]_i_3_n_0\
    );
\mcp1_dec_c4[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c4[7]_i_3_n_0\,
      I1 => \mcp1_dec_c4[6]_i_2_n_0\,
      I2 => Q(43),
      I3 => Q(38),
      I4 => Q(44),
      O => DecodeWord3(6)
    );
\mcp1_dec_c4[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(41),
      I1 => Q(42),
      I2 => Q(39),
      I3 => Q(40),
      O => \mcp1_dec_c4[6]_i_2_n_0\
    );
\mcp1_dec_c4[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c4[7]_i_3_n_0\,
      I1 => \mcp1_dec_c4[7]_i_4_n_0\,
      I2 => Q(42),
      I3 => \mcp1_dec_c4[7]_i_5_n_0\,
      I4 => Q(40),
      I5 => Q(39),
      O => DecodeWord3(7)
    );
\mcp1_dec_c4[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006008"
    )
        port map (
      I0 => Q(43),
      I1 => Q(41),
      I2 => Q(40),
      I3 => Q(39),
      I4 => \mcp1_dec_c4[4]_i_3_n_0\,
      O => \mcp1_dec_c4[7]_i_3_n_0\
    );
\mcp1_dec_c4[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(44),
      I1 => Q(38),
      O => \mcp1_dec_c4[7]_i_4_n_0\
    );
\mcp1_dec_c4[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(43),
      I1 => Q(41),
      O => \mcp1_dec_c4[7]_i_5_n_0\
    );
\mcp1_dec_c4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => DecodeWord3(0),
      Q => data14(32),
      R => \rxusrclk2_en156_reg_rep__10_5\(0)
    );
\mcp1_dec_c4_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => DecodeWord3(1),
      Q => data14(33),
      S => \rxusrclk2_en156_reg_rep__10_5\(0)
    );
\mcp1_dec_c4_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \^mcp1_dec_c4_reg[2]_0\,
      Q => data14(34),
      S => \rxusrclk2_en156_reg_rep__10_5\(0)
    );
\mcp1_dec_c4_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => DecodeWord3(3),
      Q => data14(35),
      S => \rxusrclk2_en156_reg_rep__10_5\(0)
    );
\mcp1_dec_c4_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => DecodeWord3(4),
      Q => data14(36),
      S => \rxusrclk2_en156_reg_rep__10_5\(0)
    );
\mcp1_dec_c4_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => DecodeWord3(5),
      Q => data14(37),
      S => \rxusrclk2_en156_reg_rep__10_5\(0)
    );
\mcp1_dec_c4_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => DecodeWord3(6),
      Q => data14(38),
      S => \rxusrclk2_en156_reg_rep__10_5\(0)
    );
\mcp1_dec_c4_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => DecodeWord3(7),
      Q => data14(39),
      S => \rxusrclk2_en156_reg_rep__10_5\(0)
    );
\mcp1_dec_c5[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000100000000"
    )
        port map (
      I0 => Q(45),
      I1 => Q(51),
      I2 => Q(49),
      I3 => Q(50),
      I4 => Q(48),
      I5 => \mcp1_dec_c5[0]_i_2_n_0\,
      O => DecodeWord4(0)
    );
\mcp1_dec_c5[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      O => \mcp1_dec_c5[0]_i_2_n_0\
    );
\mcp1_dec_c5[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010800001"
    )
        port map (
      I0 => Q(46),
      I1 => Q(47),
      I2 => Q(49),
      I3 => Q(50),
      I4 => Q(48),
      I5 => \mcp1_dec_c5[1]_i_2_n_0\,
      O => DecodeWord4(1)
    );
\mcp1_dec_c5[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => Q(45),
      I1 => Q(51),
      I2 => Q(50),
      O => \mcp1_dec_c5[1]_i_2_n_0\
    );
\mcp1_dec_c5[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^mcp1_dec_c5_reg[2]_0\,
      O => DecodeWord4(2)
    );
\mcp1_dec_c5[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c5[4]_i_2_n_0\,
      I1 => \mcp1_dec_c5[3]_i_2_n_0\,
      I2 => Q(49),
      I3 => Q(48),
      I4 => Q(50),
      I5 => Q(51),
      O => DecodeWord4(3)
    );
\mcp1_dec_c5[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(46),
      I1 => Q(47),
      I2 => Q(45),
      O => \mcp1_dec_c5[3]_i_2_n_0\
    );
\mcp1_dec_c5[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcp1_dec_c5[4]_i_2_n_0\,
      I1 => \mcp1_dec_c5[7]_i_4_n_0\,
      O => DecodeWord4(4)
    );
\mcp1_dec_c5[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004224"
    )
        port map (
      I0 => Q(46),
      I1 => Q(47),
      I2 => Q(48),
      I3 => Q(50),
      I4 => \mcp1_dec_c5[5]_i_2_n_0\,
      O => \mcp1_dec_c5[4]_i_2_n_0\
    );
\mcp1_dec_c5[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000442"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => Q(48),
      I3 => Q(50),
      I4 => \mcp1_dec_c5[5]_i_2_n_0\,
      I5 => \mcp1_dec_c5[5]_i_3_n_0\,
      O => DecodeWord4(5)
    );
\mcp1_dec_c5[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF9F9FFF"
    )
        port map (
      I0 => Q(48),
      I1 => Q(49),
      I2 => Q(45),
      I3 => Q(51),
      I4 => Q(50),
      O => \mcp1_dec_c5[5]_i_2_n_0\
    );
\mcp1_dec_c5[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004040000000"
    )
        port map (
      I0 => \mcp1_dec_c5[1]_i_2_n_0\,
      I1 => Q(49),
      I2 => Q(48),
      I3 => Q(47),
      I4 => Q(46),
      I5 => Q(50),
      O => \mcp1_dec_c5[5]_i_3_n_0\
    );
\mcp1_dec_c5[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAEAA"
    )
        port map (
      I0 => \mcp1_dec_c5[7]_i_4_n_0\,
      I1 => \mcp1_dec_c5[6]_i_2_n_0\,
      I2 => Q(49),
      I3 => Q(48),
      I4 => Q(50),
      I5 => \mcp1_dec_c5[6]_i_3_n_0\,
      O => DecodeWord4(6)
    );
\mcp1_dec_c5[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(46),
      I1 => Q(47),
      O => \mcp1_dec_c5[6]_i_2_n_0\
    );
\mcp1_dec_c5[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(51),
      I1 => Q(45),
      O => \mcp1_dec_c5[6]_i_3_n_0\
    );
\mcp1_dec_c5[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c5[7]_i_4_n_0\,
      I1 => Q(45),
      I2 => Q(51),
      I3 => Q(49),
      I4 => \mcp1_dec_c5[7]_i_5_n_0\,
      I5 => \mcp1_dec_c5[7]_i_6_n_0\,
      O => DecodeWord4(7)
    );
\mcp1_dec_c5[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF7FFFFF7FFFFE"
    )
        port map (
      I0 => \mcp1_dec_c5[7]_i_7_n_0\,
      I1 => \mcp1_dec_c5[7]_i_8_n_0\,
      I2 => Q(45),
      I3 => \mcp1_dec_c5[7]_i_9_n_0\,
      I4 => Q(47),
      I5 => Q(46),
      O => \^mcp1_dec_c5_reg[2]_0\
    );
\mcp1_dec_c5[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000004004000000"
    )
        port map (
      I0 => \mcp1_dec_c5[1]_i_2_n_0\,
      I1 => Q(50),
      I2 => Q(48),
      I3 => Q(47),
      I4 => Q(46),
      I5 => Q(49),
      O => \mcp1_dec_c5[7]_i_4_n_0\
    );
\mcp1_dec_c5[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      O => \mcp1_dec_c5[7]_i_5_n_0\
    );
\mcp1_dec_c5[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(50),
      I1 => Q(48),
      O => \mcp1_dec_c5[7]_i_6_n_0\
    );
\mcp1_dec_c5[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(48),
      I1 => Q(49),
      O => \mcp1_dec_c5[7]_i_7_n_0\
    );
\mcp1_dec_c5[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(50),
      I1 => Q(51),
      O => \mcp1_dec_c5[7]_i_8_n_0\
    );
\mcp1_dec_c5[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(50),
      I1 => Q(48),
      O => \mcp1_dec_c5[7]_i_9_n_0\
    );
\mcp1_dec_c5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => DecodeWord4(0),
      Q => data14(40),
      R => \rxusrclk2_en156_reg_rep__10_6\(0)
    );
\mcp1_dec_c5_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord4(1),
      Q => data14(41),
      S => \rxusrclk2_en156_reg_rep__10_6\(0)
    );
\mcp1_dec_c5_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord4(2),
      Q => data14(42),
      S => \rxusrclk2_en156_reg_rep__10_6\(0)
    );
\mcp1_dec_c5_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord4(3),
      Q => data14(43),
      S => \rxusrclk2_en156_reg_rep__10_6\(0)
    );
\mcp1_dec_c5_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord4(4),
      Q => data14(44),
      S => \rxusrclk2_en156_reg_rep__10_6\(0)
    );
\mcp1_dec_c5_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord4(5),
      Q => data14(45),
      S => \rxusrclk2_en156_reg_rep__10_6\(0)
    );
\mcp1_dec_c5_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord4(6),
      Q => data14(46),
      S => \rxusrclk2_en156_reg_rep__10_6\(0)
    );
\mcp1_dec_c5_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord4(7),
      Q => data14(47),
      S => \rxusrclk2_en156_reg_rep__10_6\(0)
    );
\mcp1_dec_c6[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000010000"
    )
        port map (
      I0 => Q(58),
      I1 => Q(52),
      I2 => Q(55),
      I3 => Q(57),
      I4 => \mcp1_dec_c6[0]_i_2_n_0\,
      I5 => Q(56),
      O => DecodeWord5(0)
    );
\mcp1_dec_c6[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(54),
      I1 => Q(53),
      O => \mcp1_dec_c6[0]_i_2_n_0\
    );
\mcp1_dec_c6[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01004001"
    )
        port map (
      I0 => \mcp1_dec_c6[4]_i_3_n_0\,
      I1 => Q(53),
      I2 => Q(54),
      I3 => Q(55),
      I4 => Q(57),
      O => DecodeWord5(1)
    );
\mcp1_dec_c6[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100800000800001"
    )
        port map (
      I0 => \mcp1_dec_c6[2]_i_2_n_0\,
      I1 => \mcp1_dec_c6[2]_i_3_n_0\,
      I2 => Q(52),
      I3 => \mcp1_dec_c6[2]_i_4_n_0\,
      I4 => Q(54),
      I5 => Q(53),
      O => \^mcp1_dec_c6_reg[2]_0\(0)
    );
\mcp1_dec_c6[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(55),
      I1 => Q(56),
      O => \mcp1_dec_c6[2]_i_2_n_0\
    );
\mcp1_dec_c6[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(58),
      I1 => Q(57),
      O => \mcp1_dec_c6[2]_i_3_n_0\
    );
\mcp1_dec_c6[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(57),
      I1 => Q(55),
      O => \mcp1_dec_c6[2]_i_4_n_0\
    );
\mcp1_dec_c6[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c6[4]_i_2_n_0\,
      I1 => Q(57),
      I2 => Q(58),
      I3 => \mcp1_dec_c6[3]_i_2_n_0\,
      I4 => Q(55),
      I5 => Q(56),
      O => DecodeWord5(3)
    );
\mcp1_dec_c6[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(53),
      I1 => Q(54),
      I2 => Q(52),
      O => \mcp1_dec_c6[3]_i_2_n_0\
    );
\mcp1_dec_c6[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBAAABAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c6[4]_i_2_n_0\,
      I1 => \mcp1_dec_c6[4]_i_3_n_0\,
      I2 => Q(53),
      I3 => Q(54),
      I4 => Q(55),
      I5 => Q(57),
      O => DecodeWord5(4)
    );
\mcp1_dec_c6[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004102008"
    )
        port map (
      I0 => Q(54),
      I1 => Q(56),
      I2 => Q(55),
      I3 => Q(57),
      I4 => Q(53),
      I5 => \mcp1_dec_c6[4]_i_4_n_0\,
      O => \mcp1_dec_c6[4]_i_2_n_0\
    );
\mcp1_dec_c6[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(56),
      I1 => Q(55),
      I2 => Q(58),
      I3 => Q(57),
      I4 => Q(52),
      O => \mcp1_dec_c6[4]_i_3_n_0\
    );
\mcp1_dec_c6[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => Q(52),
      I1 => Q(57),
      I2 => Q(58),
      O => \mcp1_dec_c6[4]_i_4_n_0\
    );
\mcp1_dec_c6[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CC22002"
    )
        port map (
      I0 => \mcp1_dec_c6[5]_i_2_n_0\,
      I1 => Q(52),
      I2 => Q(57),
      I3 => Q(58),
      I4 => \mcp1_dec_c6[5]_i_3_n_0\,
      O => DecodeWord5(5)
    );
\mcp1_dec_c6[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42000000"
    )
        port map (
      I0 => Q(57),
      I1 => Q(53),
      I2 => Q(54),
      I3 => Q(55),
      I4 => Q(56),
      O => \mcp1_dec_c6[5]_i_2_n_0\
    );
\mcp1_dec_c6[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000420"
    )
        port map (
      I0 => Q(53),
      I1 => Q(54),
      I2 => Q(55),
      I3 => Q(56),
      I4 => Q(57),
      O => \mcp1_dec_c6[5]_i_3_n_0\
    );
\mcp1_dec_c6[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c6[7]_i_3_n_0\,
      I1 => \mcp1_dec_c6[6]_i_2_n_0\,
      I2 => Q(57),
      I3 => Q(52),
      I4 => Q(58),
      O => DecodeWord5(6)
    );
\mcp1_dec_c6[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(55),
      I1 => Q(56),
      I2 => Q(53),
      I3 => Q(54),
      O => \mcp1_dec_c6[6]_i_2_n_0\
    );
\mcp1_dec_c6[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c6[7]_i_3_n_0\,
      I1 => \mcp1_dec_c6[7]_i_4_n_0\,
      I2 => Q(56),
      I3 => \mcp1_dec_c6[7]_i_5_n_0\,
      I4 => Q(54),
      I5 => Q(53),
      O => DecodeWord5(7)
    );
\mcp1_dec_c6[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006008"
    )
        port map (
      I0 => Q(57),
      I1 => Q(55),
      I2 => Q(54),
      I3 => Q(53),
      I4 => \mcp1_dec_c6[4]_i_3_n_0\,
      O => \mcp1_dec_c6[7]_i_3_n_0\
    );
\mcp1_dec_c6[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(58),
      I1 => Q(52),
      O => \mcp1_dec_c6[7]_i_4_n_0\
    );
\mcp1_dec_c6[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(57),
      I1 => Q(55),
      O => \mcp1_dec_c6[7]_i_5_n_0\
    );
\mcp1_dec_c6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => DecodeWord5(0),
      Q => data14(48),
      R => \rxusrclk2_en156_reg_rep__10_7\(0)
    );
\mcp1_dec_c6_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => DecodeWord5(1),
      Q => data14(49),
      S => \rxusrclk2_en156_reg_rep__10_7\(0)
    );
\mcp1_dec_c6_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \^mcp1_dec_c6_reg[2]_0\(0),
      Q => data14(50),
      S => \rxusrclk2_en156_reg_rep__10_7\(0)
    );
\mcp1_dec_c6_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => DecodeWord5(3),
      Q => data14(51),
      S => \rxusrclk2_en156_reg_rep__10_7\(0)
    );
\mcp1_dec_c6_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => DecodeWord5(4),
      Q => data14(52),
      S => \rxusrclk2_en156_reg_rep__10_7\(0)
    );
\mcp1_dec_c6_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => DecodeWord5(5),
      Q => data14(53),
      S => \rxusrclk2_en156_reg_rep__10_7\(0)
    );
\mcp1_dec_c6_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => DecodeWord5(6),
      Q => data14(54),
      S => \rxusrclk2_en156_reg_rep__10_7\(0)
    );
\mcp1_dec_c6_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => DecodeWord5(7),
      Q => data14(55),
      S => \rxusrclk2_en156_reg_rep__10_7\(0)
    );
\mcp1_dec_c7[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000010000"
    )
        port map (
      I0 => Q(65),
      I1 => Q(59),
      I2 => Q(64),
      I3 => Q(62),
      I4 => \mcp1_dec_c7[0]_i_2_n_0\,
      I5 => Q(63),
      O => DecodeWord6(0)
    );
\mcp1_dec_c7[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(61),
      I1 => Q(60),
      O => \mcp1_dec_c7[0]_i_2_n_0\
    );
\mcp1_dec_c7[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01400001"
    )
        port map (
      I0 => \mcp1_dec_c7[4]_i_3_n_0\,
      I1 => Q(60),
      I2 => Q(61),
      I3 => Q(64),
      I4 => Q(62),
      O => DecodeWord6(1)
    );
\mcp1_dec_c7[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100800000800001"
    )
        port map (
      I0 => \mcp1_dec_c7[2]_i_2_n_0\,
      I1 => \mcp1_dec_c7[2]_i_3_n_0\,
      I2 => Q(59),
      I3 => \mcp1_dec_c7[2]_i_4_n_0\,
      I4 => Q(61),
      I5 => Q(60),
      O => \^d\(0)
    );
\mcp1_dec_c7[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(62),
      I1 => Q(63),
      O => \mcp1_dec_c7[2]_i_2_n_0\
    );
\mcp1_dec_c7[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(64),
      I1 => Q(65),
      O => \mcp1_dec_c7[2]_i_3_n_0\
    );
\mcp1_dec_c7[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(64),
      I1 => Q(62),
      O => \mcp1_dec_c7[2]_i_4_n_0\
    );
\mcp1_dec_c7[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAEAAA"
    )
        port map (
      I0 => \mcp1_dec_c7[4]_i_2_n_0\,
      I1 => Q(65),
      I2 => Q(64),
      I3 => \mcp1_dec_c7[3]_i_2_n_0\,
      I4 => Q(63),
      I5 => Q(62),
      O => DecodeWord6(3)
    );
\mcp1_dec_c7[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Q(60),
      I1 => Q(61),
      I2 => Q(59),
      O => \mcp1_dec_c7[3]_i_2_n_0\
    );
\mcp1_dec_c7[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBAAABAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c7[4]_i_2_n_0\,
      I1 => \mcp1_dec_c7[4]_i_3_n_0\,
      I2 => Q(60),
      I3 => Q(61),
      I4 => Q(62),
      I5 => Q(64),
      O => DecodeWord6(4)
    );
\mcp1_dec_c7[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004102008"
    )
        port map (
      I0 => Q(61),
      I1 => Q(63),
      I2 => Q(62),
      I3 => Q(64),
      I4 => Q(60),
      I5 => \mcp1_dec_c7[4]_i_4_n_0\,
      O => \mcp1_dec_c7[4]_i_2_n_0\
    );
\mcp1_dec_c7[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => Q(64),
      I3 => Q(65),
      I4 => Q(59),
      O => \mcp1_dec_c7[4]_i_3_n_0\
    );
\mcp1_dec_c7[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D7"
    )
        port map (
      I0 => Q(59),
      I1 => Q(65),
      I2 => Q(64),
      O => \mcp1_dec_c7[4]_i_4_n_0\
    );
\mcp1_dec_c7[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2CC22002"
    )
        port map (
      I0 => \mcp1_dec_c7[5]_i_2_n_0\,
      I1 => Q(59),
      I2 => Q(65),
      I3 => Q(64),
      I4 => \mcp1_dec_c7[5]_i_3_n_0\,
      O => DecodeWord6(5)
    );
\mcp1_dec_c7[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42000000"
    )
        port map (
      I0 => Q(64),
      I1 => Q(60),
      I2 => Q(61),
      I3 => Q(62),
      I4 => Q(63),
      O => \mcp1_dec_c7[5]_i_2_n_0\
    );
\mcp1_dec_c7[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000420"
    )
        port map (
      I0 => Q(60),
      I1 => Q(61),
      I2 => Q(62),
      I3 => Q(63),
      I4 => Q(64),
      O => \mcp1_dec_c7[5]_i_3_n_0\
    );
\mcp1_dec_c7[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c7[7]_i_3_n_0\,
      I1 => \mcp1_dec_c7[6]_i_2_n_0\,
      I2 => Q(64),
      I3 => Q(59),
      I4 => Q(65),
      O => DecodeWord6(6)
    );
\mcp1_dec_c7[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(62),
      I1 => Q(63),
      I2 => Q(60),
      I3 => Q(61),
      O => \mcp1_dec_c7[6]_i_2_n_0\
    );
\mcp1_dec_c7[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABAAAAAAA"
    )
        port map (
      I0 => \mcp1_dec_c7[7]_i_3_n_0\,
      I1 => \mcp1_dec_c7[7]_i_4_n_0\,
      I2 => Q(63),
      I3 => \mcp1_dec_c7[7]_i_5_n_0\,
      I4 => Q(61),
      I5 => Q(60),
      O => DecodeWord6(7)
    );
\mcp1_dec_c7[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006008"
    )
        port map (
      I0 => Q(64),
      I1 => Q(62),
      I2 => Q(61),
      I3 => Q(60),
      I4 => \mcp1_dec_c7[4]_i_3_n_0\,
      O => \mcp1_dec_c7[7]_i_3_n_0\
    );
\mcp1_dec_c7[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(65),
      I1 => Q(59),
      O => \mcp1_dec_c7[7]_i_4_n_0\
    );
\mcp1_dec_c7[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(64),
      I1 => Q(62),
      O => \mcp1_dec_c7[7]_i_5_n_0\
    );
\mcp1_dec_c7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => DecodeWord6(0),
      Q => data14(56),
      R => \rxusrclk2_en156_reg_rep__10_8\(0)
    );
\mcp1_dec_c7_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord6(1),
      Q => data14(57),
      S => \rxusrclk2_en156_reg_rep__10_8\(0)
    );
\mcp1_dec_c7_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \^d\(0),
      Q => data14(58),
      S => \rxusrclk2_en156_reg_rep__10_8\(0)
    );
\mcp1_dec_c7_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord6(3),
      Q => data14(59),
      S => \rxusrclk2_en156_reg_rep__10_8\(0)
    );
\mcp1_dec_c7_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord6(4),
      Q => data14(60),
      S => \rxusrclk2_en156_reg_rep__10_8\(0)
    );
\mcp1_dec_c7_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord6(5),
      Q => data14(61),
      S => \rxusrclk2_en156_reg_rep__10_8\(0)
    );
\mcp1_dec_c7_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord6(6),
      Q => data14(62),
      S => \rxusrclk2_en156_reg_rep__10_8\(0)
    );
\mcp1_dec_c7_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => DecodeWord6(7),
      Q => data14(63),
      S => \rxusrclk2_en156_reg_rep__10_8\(0)
    );
\mcp1_r_type_next_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF0CAAAA"
    )
        port map (
      I0 => r_type_next(0),
      I1 => \mcp1_r_type_next_reg[0]_i_2_n_0\,
      I2 => \mcp1_r_type_next_reg[0]_i_3_n_0\,
      I3 => \mcp1_r_type_next_reg[0]_i_4_n_0\,
      I4 => \rxusrclk2_en156_reg_rep__11\,
      I5 => rxreset_5_reg,
      O => \mcp1_r_type_next_reg[0]_i_1_n_0\
    );
\mcp1_r_type_next_reg[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(8),
      I3 => Q(7),
      I4 => \mcp1_r_type_next_reg[0]_i_16_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_10_n_0\
    );
\mcp1_r_type_next_reg[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(9),
      I3 => Q(2),
      O => \mcp1_r_type_next_reg[0]_i_11_n_0\
    );
\mcp1_r_type_next_reg[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(9),
      I4 => \mcp1_r_type_next_reg[0]_i_17_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_12_n_0\
    );
\mcp1_r_type_next_reg[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => Q(2),
      I1 => Q(9),
      I2 => Q(4),
      I3 => Q(3),
      I4 => \mcp1_r_type_next_reg[2]_i_28_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_13_n_0\
    );
\mcp1_r_type_next_reg[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[0]_i_16_n_0\,
      I1 => Q(8),
      I2 => Q(7),
      I3 => Q(6),
      I4 => Q(5),
      O => \mcp1_r_type_next_reg[0]_i_14_n_0\
    );
\mcp1_r_type_next_reg[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(9),
      I4 => \mcp1_r_type_next_reg[0]_i_18_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_15_n_0\
    );
\mcp1_r_type_next_reg[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(4),
      O => \mcp1_r_type_next_reg[0]_i_16_n_0\
    );
\mcp1_r_type_next_reg[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => Q(8),
      I1 => Q(7),
      I2 => Q(6),
      I3 => Q(5),
      O => \mcp1_r_type_next_reg[0]_i_17_n_0\
    );
\mcp1_r_type_next_reg[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(6),
      I1 => Q(5),
      I2 => Q(7),
      I3 => Q(8),
      O => \mcp1_r_type_next_reg[0]_i_18_n_0\
    );
\mcp1_r_type_next_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAEFFAEAE"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[0]_i_5_n_0\,
      I1 => \mcp1_r_type_next_reg[0]_i_6_n_0\,
      I2 => \mcp1_r_type_next_reg[0]_i_7_n_0\,
      I3 => \mcp1_r_type_next_reg[0]_i_8_n_0\,
      I4 => \^mcp1_dec_c4_reg[2]_0\,
      I5 => \mcp1_r_type_next_reg[0]_i_9_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_2_n_0\
    );
\mcp1_r_type_next_reg[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \mcp1_r_type_next_reg[2]_i_3_n_0\,
      O => \mcp1_r_type_next_reg[0]_i_3_n_0\
    );
\mcp1_r_type_next_reg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \mcp1_r_type_next_reg[0]_i_4_n_0\
    );
\mcp1_r_type_next_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFFABABAAAAAAAA"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[0]_i_10_n_0\,
      I1 => \mcp1_r_type_next_reg[2]_i_24_n_0\,
      I2 => \mcp1_r_type_next_reg[0]_i_11_n_0\,
      I3 => \mcp1_r_type_next_reg[0]_i_12_n_0\,
      I4 => \^mcp1_dec_c6_reg[2]_0\(0),
      I5 => \^d\(0),
      O => \mcp1_r_type_next_reg[0]_i_5_n_0\
    );
\mcp1_r_type_next_reg[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C2000"
    )
        port map (
      I0 => \^mcp1_dec_c4_reg[2]_0\,
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      I4 => Q(8),
      O => \mcp1_r_type_next_reg[0]_i_6_n_0\
    );
\mcp1_r_type_next_reg[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(9),
      I3 => Q(2),
      O => \mcp1_r_type_next_reg[0]_i_7_n_0\
    );
\mcp1_r_type_next_reg[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AFF0000FFFFFFFF"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[0]_i_13_n_0\,
      I1 => \mcp1_r_type_next_reg[0]_i_14_n_0\,
      I2 => \^mcp1_dec_c1_reg[2]_0\(0),
      I3 => \^mcp1_dec_c2_reg[2]_0\(0),
      I4 => \mcp1_r_type_next_reg[0]_i_15_n_0\,
      I5 => \^mcp1_dec_c3_reg[2]_0\(0),
      O => \mcp1_r_type_next_reg[0]_i_8_n_0\
    );
\mcp1_r_type_next_reg[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \^mcp1_dec_c5_reg[2]_0\,
      I1 => \^d\(0),
      I2 => \^mcp1_dec_c6_reg[2]_0\(0),
      O => \mcp1_r_type_next_reg[0]_i_9_n_0\
    );
\mcp1_r_type_next_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF30AA"
    )
        port map (
      I0 => r_type_next(1),
      I1 => \mcp1_r_type_next_reg[0]_i_3_n_0\,
      I2 => \mcp1_r_type_next_reg[2]_i_2_n_0\,
      I3 => \rxusrclk2_en156_reg_rep__11\,
      I4 => rxreset_5_reg,
      O => \mcp1_r_type_next_reg[1]_i_1_n_0\
    );
\mcp1_r_type_next_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F1FFFF00F10000"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_2_n_0\,
      I1 => \mcp1_r_type_next_reg[2]_i_3_n_0\,
      I2 => \mcp1_r_type_next_reg[2]_i_4_n_0\,
      I3 => \mcp1_r_type_next_reg[2]_i_5_n_0\,
      I4 => \rxusrclk2_en156_reg_rep__10_0\,
      I5 => r_type_next(2),
      O => \mcp1_r_type_next_reg[2]_i_1_n_0\
    );
\mcp1_r_type_next_reg[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000500C000000"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_21_n_0\,
      I1 => \mcp1_r_type_next_reg[2]_i_14_n_0\,
      I2 => Q(6),
      I3 => Q(5),
      I4 => Q(7),
      I5 => Q(8),
      O => \mcp1_r_type_next_reg[2]_i_10_n_0\
    );
\mcp1_r_type_next_reg[2]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFBFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(2),
      I2 => Q(3),
      I3 => Q(4),
      I4 => \mcp1_r_type_next_reg[2]_i_22_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_11_n_0\
    );
\mcp1_r_type_next_reg[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(6),
      I3 => Q(5),
      O => \mcp1_r_type_next_reg[2]_i_12_n_0\
    );
\mcp1_r_type_next_reg[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(2),
      I3 => Q(9),
      O => \mcp1_r_type_next_reg[2]_i_13_n_0\
    );
\mcp1_r_type_next_reg[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^mcp1_dec_c2_reg[2]_0\(0),
      I1 => \^mcp1_dec_c3_reg[2]_0\(0),
      I2 => \^mcp1_dec_c1_reg[2]_0\(0),
      I3 => \^mcp1_dec_c0_reg[2]_0\,
      O => \mcp1_r_type_next_reg[2]_i_14_n_0\
    );
\mcp1_r_type_next_reg[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0300000A"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_23_n_0\,
      I1 => \mcp1_r_type_next_reg[2]_i_24_n_0\,
      I2 => \mcp1_r_type_next_reg[2]_i_25_n_0\,
      I3 => Q(4),
      I4 => Q(3),
      I5 => \mcp1_r_type_next_reg[2]_i_21_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_15_n_0\
    );
\mcp1_r_type_next_reg[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_26_n_0\,
      I1 => \mcp1_r_type_next_reg[2]_i_27_n_0\,
      I2 => \mcp1_r_type_next_reg[2]_i_28_n_0\,
      I3 => \mcp1_r_type_next_reg[2]_i_29_n_0\,
      I4 => \mcp1_r_type_next_reg[2]_i_30_n_0\,
      I5 => \mcp1_r_type_next_reg[2]_i_31_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_16_n_0\
    );
\mcp1_r_type_next_reg[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => Q(22),
      I1 => Q(20),
      I2 => Q(21),
      I3 => Q(17),
      I4 => \mcp1_r_type_next_reg[2]_i_32_n_0\,
      I5 => Q(23),
      O => \mcp1_r_type_next_reg[2]_i_17_n_0\
    );
\mcp1_r_type_next_reg[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => Q(52),
      I1 => \mcp1_r_type_next_reg[2]_i_33_n_0\,
      I2 => Q(55),
      I3 => Q(57),
      I4 => Q(56),
      I5 => Q(58),
      O => \mcp1_r_type_next_reg[2]_i_18_n_0\
    );
\mcp1_r_type_next_reg[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => Q(38),
      I1 => \mcp1_r_type_next_reg[2]_i_34_n_0\,
      I2 => Q(41),
      I3 => Q(42),
      I4 => Q(43),
      I5 => Q(44),
      O => \mcp1_r_type_next_reg[2]_i_19_n_0\
    );
\mcp1_r_type_next_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAEEFFFFEAEE"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[0]_i_2_n_0\,
      I1 => \mcp1_r_type_next_reg[2]_i_7_n_0\,
      I2 => \mcp1_r_type_next_reg[2]_i_8_n_0\,
      I3 => \mcp1_r_type_next_reg[2]_i_9_n_0\,
      I4 => \mcp1_r_type_next_reg[2]_i_10_n_0\,
      I5 => \mcp1_r_type_next_reg[2]_i_11_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_2_n_0\
    );
\mcp1_r_type_next_reg[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => Q(10),
      I1 => \mcp1_r_type_next_reg[2]_i_35_n_0\,
      I2 => Q(13),
      I3 => Q(15),
      I4 => Q(14),
      I5 => Q(16),
      O => \mcp1_r_type_next_reg[2]_i_20_n_0\
    );
\mcp1_r_type_next_reg[2]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => Q(37),
      I1 => Q(35),
      I2 => Q(36),
      I3 => Q(34),
      O => \mcp1_r_type_next_reg[2]_i_21_n_0\
    );
\mcp1_r_type_next_reg[2]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => Q(41),
      I1 => Q(38),
      I2 => Q(39),
      I3 => Q(40),
      O => \mcp1_r_type_next_reg[2]_i_22_n_0\
    );
\mcp1_r_type_next_reg[2]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(5),
      I3 => Q(6),
      O => \mcp1_r_type_next_reg[2]_i_23_n_0\
    );
\mcp1_r_type_next_reg[2]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => Q(7),
      I1 => Q(8),
      I2 => Q(5),
      I3 => Q(6),
      O => \mcp1_r_type_next_reg[2]_i_24_n_0\
    );
\mcp1_r_type_next_reg[2]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(9),
      O => \mcp1_r_type_next_reg[2]_i_25_n_0\
    );
\mcp1_r_type_next_reg[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => Q(45),
      I1 => \mcp1_r_type_next_reg[2]_i_36_n_0\,
      I2 => Q(48),
      I3 => Q(49),
      I4 => Q(50),
      I5 => Q(51),
      O => \mcp1_r_type_next_reg[2]_i_26_n_0\
    );
\mcp1_r_type_next_reg[2]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      I2 => Q(9),
      I3 => Q(2),
      O => \mcp1_r_type_next_reg[2]_i_27_n_0\
    );
\mcp1_r_type_next_reg[2]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(8),
      O => \mcp1_r_type_next_reg[2]_i_28_n_0\
    );
\mcp1_r_type_next_reg[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_37_n_0\,
      I1 => Q(31),
      I2 => Q(34),
      I3 => Q(35),
      I4 => Q(37),
      I5 => Q(36),
      O => \mcp1_r_type_next_reg[2]_i_29_n_0\
    );
\mcp1_r_type_next_reg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_12_n_0\,
      I1 => \mcp1_r_type_next_reg[2]_i_13_n_0\,
      I2 => \mcp1_r_type_next_reg[2]_i_14_n_0\,
      I3 => \mcp1_r_type_next_reg[2]_i_15_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_3_n_0\
    );
\mcp1_r_type_next_reg[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => Q(24),
      I1 => \mcp1_r_type_next_reg[2]_i_38_n_0\,
      I2 => Q(27),
      I3 => Q(29),
      I4 => Q(28),
      I5 => Q(30),
      O => \mcp1_r_type_next_reg[2]_i_30_n_0\
    );
\mcp1_r_type_next_reg[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => Q(59),
      I1 => \mcp1_r_type_next_reg[2]_i_39_n_0\,
      I2 => Q(62),
      I3 => Q(63),
      I4 => Q(64),
      I5 => Q(65),
      O => \mcp1_r_type_next_reg[2]_i_31_n_0\
    );
\mcp1_r_type_next_reg[2]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      O => \mcp1_r_type_next_reg[2]_i_32_n_0\
    );
\mcp1_r_type_next_reg[2]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(54),
      I1 => Q(53),
      O => \mcp1_r_type_next_reg[2]_i_33_n_0\
    );
\mcp1_r_type_next_reg[2]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(40),
      I1 => Q(39),
      O => \mcp1_r_type_next_reg[2]_i_34_n_0\
    );
\mcp1_r_type_next_reg[2]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(12),
      I1 => Q(11),
      O => \mcp1_r_type_next_reg[2]_i_35_n_0\
    );
\mcp1_r_type_next_reg[2]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      O => \mcp1_r_type_next_reg[2]_i_36_n_0\
    );
\mcp1_r_type_next_reg[2]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(33),
      I1 => Q(32),
      O => \mcp1_r_type_next_reg[2]_i_37_n_0\
    );
\mcp1_r_type_next_reg[2]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(26),
      I1 => Q(25),
      O => \mcp1_r_type_next_reg[2]_i_38_n_0\
    );
\mcp1_r_type_next_reg[2]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(61),
      I1 => Q(60),
      O => \mcp1_r_type_next_reg[2]_i_39_n_0\
    );
\mcp1_r_type_next_reg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \mcp1_r_type_next_reg[2]_i_4_n_0\
    );
\mcp1_r_type_next_reg[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => rxreset_5_reg,
      I1 => Q(0),
      I2 => Q(1),
      O => \mcp1_r_type_next_reg[2]_i_5_n_0\
    );
\mcp1_r_type_next_reg[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mcp1_dec_c4_reg[2]_0\,
      I1 => \mcp1_r_type_next_reg[0]_i_9_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_7_n_0\
    );
\mcp1_r_type_next_reg[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_14_n_0\,
      I1 => \mcp1_r_type_next_reg[2]_i_16_n_0\,
      I2 => \mcp1_r_type_next_reg[2]_i_17_n_0\,
      I3 => \mcp1_r_type_next_reg[2]_i_18_n_0\,
      I4 => \mcp1_r_type_next_reg[2]_i_19_n_0\,
      I5 => \mcp1_r_type_next_reg[2]_i_20_n_0\,
      O => \mcp1_r_type_next_reg[2]_i_8_n_0\
    );
\mcp1_r_type_next_reg[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEFFFFFFFFF"
    )
        port map (
      I0 => \mcp1_r_type_next_reg[2]_i_21_n_0\,
      I1 => \mcp1_r_type_next_reg[2]_i_13_n_0\,
      I2 => Q(8),
      I3 => Q(7),
      I4 => Q(6),
      I5 => Q(5),
      O => \mcp1_r_type_next_reg[2]_i_9_n_0\
    );
\mcp1_r_type_next_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_r_type_next_reg[0]_i_1_n_0\,
      Q => r_type_next(0),
      R => '0'
    );
\mcp1_r_type_next_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_r_type_next_reg[1]_i_1_n_0\,
      Q => r_type_next(1),
      R => '0'
    );
\mcp1_r_type_next_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_r_type_next_reg[2]_i_1_n_0\,
      Q => r_type_next(2),
      R => '0'
    );
\mcp1_r_type_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => r_type_next(0),
      Q => r_type(0),
      R => rxreset_5_reg
    );
\mcp1_r_type_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => r_type_next(1),
      Q => r_type(1),
      S => rxreset_5_reg
    );
\mcp1_r_type_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => r_type_next(2),
      Q => r_type(2),
      R => rxreset_5_reg
    );
\mcp1_rx_64_ctrl_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EFFFFEE0E0000"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[0]_i_2_n_0\,
      I1 => \mcp1_rx_64_ctrl_out[0]_i_3_n_0\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I3 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I4 => \rxusrclk2_en156_reg_rep__11\,
      I5 => \mcp1_rx_64_ctrl_out_reg_n_0_[0]\,
      O => \mcp1_rx_64_ctrl_out[0]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FF7FDDFFDDF7FF7"
    )
        port map (
      I0 => mcp1_block_field_reg(7),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(0),
      I5 => mcp1_block_field_reg(1),
      O => \mcp1_rx_64_ctrl_out[0]_i_2_n_0\
    );
\mcp1_rx_64_ctrl_out[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EDFE7BD"
    )
        port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(1),
      O => \mcp1_rx_64_ctrl_out[0]_i_3_n_0\
    );
\mcp1_rx_64_ctrl_out[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[1]_i_2_n_0\,
      I1 => \mcp1_rx_64_ctrl_out[3]_i_2_n_0\,
      O => mcp1_rx_64_ctrl_out(1)
    );
\mcp1_rx_64_ctrl_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => mcp1_block_field_reg(6),
      I1 => mcp1_block_field_reg(2),
      I2 => \mcp1_rx_64_ctrl_out[1]_i_3_n_0\,
      I3 => \mcp1_rx_64_ctrl_out[1]_i_4_n_0\,
      I4 => mcp1_block_field_reg(0),
      I5 => mcp1_block_field_reg(1),
      O => \mcp1_rx_64_ctrl_out[1]_i_2_n_0\
    );
\mcp1_rx_64_ctrl_out[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(7),
      O => \mcp1_rx_64_ctrl_out[1]_i_3_n_0\
    );
\mcp1_rx_64_ctrl_out[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(5),
      O => \mcp1_rx_64_ctrl_out[1]_i_4_n_0\
    );
\mcp1_rx_64_ctrl_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002282880"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[2]_i_2_n_0\,
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(7),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(6),
      O => mcp1_rx_64_ctrl_out(2)
    );
\mcp1_rx_64_ctrl_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6808204040200868"
    )
        port map (
      I0 => mcp1_block_field_reg(0),
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(5),
      O => \mcp1_rx_64_ctrl_out[2]_i_2_n_0\
    );
\mcp1_rx_64_ctrl_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[3]_i_2_n_0\,
      I1 => \mcp1_rx_64_ctrl_out[3]_i_3_n_0\,
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(0),
      I4 => \mcp1_rx_64_ctrl_out[3]_i_4_n_0\,
      I5 => \mcp1_rx_64_ctrl_out[3]_i_5_n_0\,
      O => mcp1_rx_64_ctrl_out(3)
    );
\mcp1_rx_64_ctrl_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000021001200000"
    )
        port map (
      I0 => mcp1_block_field_reg(3),
      I1 => \mcp1_rx_64_ctrl_out[3]_i_6_n_0\,
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(7),
      O => \mcp1_rx_64_ctrl_out[3]_i_2_n_0\
    );
\mcp1_rx_64_ctrl_out[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mcp1_block_field_reg(7),
      I1 => mcp1_block_field_reg(5),
      O => \mcp1_rx_64_ctrl_out[3]_i_3_n_0\
    );
\mcp1_rx_64_ctrl_out[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(7),
      O => \mcp1_rx_64_ctrl_out[3]_i_4_n_0\
    );
\mcp1_rx_64_ctrl_out[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10B00800"
    )
        port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(1),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(3),
      O => \mcp1_rx_64_ctrl_out[3]_i_5_n_0\
    );
\mcp1_rx_64_ctrl_out[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F9FF"
    )
        port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(0),
      O => \mcp1_rx_64_ctrl_out[3]_i_6_n_0\
    );
\mcp1_rx_64_ctrl_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2FFA200"
    )
        port map (
      I0 => mcp1_rx_64_ctrl_out(4),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \rxusrclk2_en156_reg_rep__11\,
      I4 => \mcp1_rx_64_ctrl_out_reg_n_0_[4]\,
      O => \mcp1_rx_64_ctrl_out[4]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFEFFBBF"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[4]_i_3_n_0\,
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(1),
      I5 => \mcp1_rx_64_ctrl_out[4]_i_4_n_0\,
      O => mcp1_rx_64_ctrl_out(4)
    );
\mcp1_rx_64_ctrl_out[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66FFAFFA"
    )
        port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(0),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(1),
      O => \mcp1_rx_64_ctrl_out[4]_i_3_n_0\
    );
\mcp1_rx_64_ctrl_out[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69FF"
    )
        port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(0),
      I3 => mcp1_block_field_reg(6),
      O => \mcp1_rx_64_ctrl_out[4]_i_4_n_0\
    );
\mcp1_rx_64_ctrl_out[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[5]_i_2_n_0\,
      I1 => \mcp1_rx_64_ctrl_out[5]_i_3_n_0\,
      O => mcp1_rx_64_ctrl_out(5)
    );
\mcp1_rx_64_ctrl_out[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABEAAAAAAAAAAAA"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[1]_i_2_n_0\,
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(5),
      I3 => mcp1_block_field_reg(0),
      I4 => mcp1_block_field_reg(7),
      I5 => \mcp1_rx_64_ctrl_out[5]_i_4_n_0\,
      O => \mcp1_rx_64_ctrl_out[5]_i_2_n_0\
    );
\mcp1_rx_64_ctrl_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1310000800000000"
    )
        port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(1),
      I5 => \mcp1_rx_64_ctrl_out[6]_i_3_n_0\,
      O => \mcp1_rx_64_ctrl_out[5]_i_3_n_0\
    );
\mcp1_rx_64_ctrl_out[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02044020"
    )
        port map (
      I0 => mcp1_block_field_reg(1),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(5),
      I4 => mcp1_block_field_reg(3),
      O => \mcp1_rx_64_ctrl_out[5]_i_4_n_0\
    );
\mcp1_rx_64_ctrl_out[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[7]_i_3_n_0\,
      I1 => \mcp1_rx_64_ctrl_out[6]_i_2_n_0\,
      O => mcp1_rx_64_ctrl_out(6)
    );
\mcp1_rx_64_ctrl_out[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020002020200000"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[6]_i_3_n_0\,
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(1),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(6),
      I5 => mcp1_block_field_reg(2),
      O => \mcp1_rx_64_ctrl_out[6]_i_2_n_0\
    );
\mcp1_rx_64_ctrl_out[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00444000"
    )
        port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(0),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(7),
      O => \mcp1_rx_64_ctrl_out[6]_i_3_n_0\
    );
\mcp1_rx_64_ctrl_out[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => rxreset_5_reg,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \rxusrclk2_en156_reg_rep__10\,
      O => \mcp1_rx_64_ctrl_out[7]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[7]_i_3_n_0\,
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(0),
      I3 => \mcp1_rx_64_ctrl_out[7]_i_4_n_0\,
      O => mcp1_rx_64_ctrl_out(7)
    );
\mcp1_rx_64_ctrl_out[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAAAABA"
    )
        port map (
      I0 => \mcp1_rx_64_ctrl_out[5]_i_2_n_0\,
      I1 => \mcp1_rx_64_ctrl_out[7]_i_5_n_0\,
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(6),
      I4 => mcp1_block_field_reg(5),
      O => \mcp1_rx_64_ctrl_out[7]_i_3_n_0\
    );
\mcp1_rx_64_ctrl_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000240"
    )
        port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(6),
      I3 => mcp1_block_field_reg(7),
      I4 => mcp1_block_field_reg(4),
      I5 => mcp1_block_field_reg(5),
      O => \mcp1_rx_64_ctrl_out[7]_i_4_n_0\
    );
\mcp1_rx_64_ctrl_out[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFBFFFFF"
    )
        port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(3),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(1),
      I4 => mcp1_block_field_reg(0),
      I5 => mcp1_block_field_reg(5),
      O => \mcp1_rx_64_ctrl_out[7]_i_5_n_0\
    );
\mcp1_rx_64_ctrl_out_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_rx_64_ctrl_out[0]_i_1_n_0\,
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[0]\,
      S => rxreset_5_reg
    );
\mcp1_rx_64_ctrl_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => mcp1_rx_64_ctrl_out(1),
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[1]\,
      R => \mcp1_rx_64_ctrl_out[7]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => mcp1_rx_64_ctrl_out(2),
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[2]\,
      R => \mcp1_rx_64_ctrl_out[7]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => mcp1_rx_64_ctrl_out(3),
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[3]\,
      R => \mcp1_rx_64_ctrl_out[7]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_rx_64_ctrl_out[4]_i_1_n_0\,
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[4]\,
      S => rxreset_5_reg
    );
\mcp1_rx_64_ctrl_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => mcp1_rx_64_ctrl_out(5),
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[5]\,
      R => \mcp1_rx_64_ctrl_out[7]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => mcp1_rx_64_ctrl_out(6),
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[6]\,
      R => \mcp1_rx_64_ctrl_out[7]_i_1_n_0\
    );
\mcp1_rx_64_ctrl_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => mcp1_rx_64_ctrl_out(7),
      Q => \mcp1_rx_64_ctrl_out_reg_n_0_[7]\,
      R => \mcp1_rx_64_ctrl_out[7]_i_1_n_0\
    );
\mcp1_rx_64_data_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB08FB08FB08"
    )
        port map (
      I0 => \mcp1_rx_66_enc_reg_reg_n_0_[2]\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[0]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[0]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[0]_i_1_n_0\
    );
\mcp1_rx_64_data_out[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAEA2A"
    )
        port map (
      I0 => data14(8),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data10(0),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I5 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[0]_i_2_n_0\
    );
\mcp1_rx_64_data_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF0000B800F000"
    )
        port map (
      I0 => data14(8),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(0),
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[0]_i_3_n_0\
    );
\mcp1_rx_64_data_out[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(10),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[10]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[10]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[10]_i_1_n_0\
    );
\mcp1_rx_64_data_out[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF0A000AFCFA0C0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[10]_i_4_n_0\,
      I1 => data10(10),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(10),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[10]_i_2_n_0\
    );
\mcp1_rx_64_data_out[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFF8B00"
    )
        port map (
      I0 => data10(10),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(18),
      O => \mcp1_rx_64_data_out[10]_i_3_n_0\
    );
\mcp1_rx_64_data_out[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data14(18),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(10),
      O => \mcp1_rx_64_data_out[10]_i_4_n_0\
    );
\mcp1_rx_64_data_out[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(11),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[11]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[11]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[11]_i_1_n_0\
    );
\mcp1_rx_64_data_out[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF0A000AFCFA0C0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[11]_i_4_n_0\,
      I1 => data10(11),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(11),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[11]_i_2_n_0\
    );
\mcp1_rx_64_data_out[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFF8B00"
    )
        port map (
      I0 => data10(11),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(19),
      O => \mcp1_rx_64_data_out[11]_i_3_n_0\
    );
\mcp1_rx_64_data_out[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data14(19),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(11),
      O => \mcp1_rx_64_data_out[11]_i_4_n_0\
    );
\mcp1_rx_64_data_out[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(12),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[12]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[12]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[12]_i_1_n_0\
    );
\mcp1_rx_64_data_out[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF0A000AFCFA0C0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[12]_i_4_n_0\,
      I1 => data10(12),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(12),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[12]_i_2_n_0\
    );
\mcp1_rx_64_data_out[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFF8B00"
    )
        port map (
      I0 => data10(12),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(20),
      O => \mcp1_rx_64_data_out[12]_i_3_n_0\
    );
\mcp1_rx_64_data_out[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data14(20),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(12),
      O => \mcp1_rx_64_data_out[12]_i_4_n_0\
    );
\mcp1_rx_64_data_out[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(13),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[13]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[13]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[13]_i_1_n_0\
    );
\mcp1_rx_64_data_out[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF0A000AFCFA0C0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[13]_i_4_n_0\,
      I1 => data10(13),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(13),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[13]_i_2_n_0\
    );
\mcp1_rx_64_data_out[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFF8B00"
    )
        port map (
      I0 => data10(13),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(21),
      O => \mcp1_rx_64_data_out[13]_i_3_n_0\
    );
\mcp1_rx_64_data_out[13]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data14(21),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(13),
      O => \mcp1_rx_64_data_out[13]_i_4_n_0\
    );
\mcp1_rx_64_data_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(14),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[14]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[14]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[14]_i_1_n_0\
    );
\mcp1_rx_64_data_out[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF0A000AFCFA0C0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[14]_i_4_n_0\,
      I1 => data10(14),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(14),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[14]_i_2_n_0\
    );
\mcp1_rx_64_data_out[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFF8B00"
    )
        port map (
      I0 => data10(14),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(22),
      O => \mcp1_rx_64_data_out[14]_i_3_n_0\
    );
\mcp1_rx_64_data_out[14]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data14(22),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(14),
      O => \mcp1_rx_64_data_out[14]_i_4_n_0\
    );
\mcp1_rx_64_data_out[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(15),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[15]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[15]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[15]_i_1_n_0\
    );
\mcp1_rx_64_data_out[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF0A000AFCFA0C0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[15]_i_4_n_0\,
      I1 => data10(15),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(15),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[15]_i_2_n_0\
    );
\mcp1_rx_64_data_out[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFF8B00"
    )
        port map (
      I0 => data10(15),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(23),
      O => \mcp1_rx_64_data_out[15]_i_3_n_0\
    );
\mcp1_rx_64_data_out[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data14(23),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(15),
      O => \mcp1_rx_64_data_out[15]_i_4_n_0\
    );
\mcp1_rx_64_data_out[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(16),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[16]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[16]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[16]_i_1_n_0\
    );
\mcp1_rx_64_data_out[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74777444C0F0C0F0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[16]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => data14(16),
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data10(16),
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[16]_i_2_n_0\
    );
\mcp1_rx_64_data_out[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data10(16),
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(24),
      O => \mcp1_rx_64_data_out[16]_i_3_n_0\
    );
\mcp1_rx_64_data_out[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data14(24),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(16),
      O => \mcp1_rx_64_data_out[16]_i_4_n_0\
    );
\mcp1_rx_64_data_out[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(17),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[17]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[17]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[17]_i_1_n_0\
    );
\mcp1_rx_64_data_out[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74777444C0F0C0F0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[17]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => data14(17),
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data10(17),
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[17]_i_2_n_0\
    );
\mcp1_rx_64_data_out[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CFF8C00"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I1 => data10(17),
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(25),
      O => \mcp1_rx_64_data_out[17]_i_3_n_0\
    );
\mcp1_rx_64_data_out[17]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data14(25),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(17),
      O => \mcp1_rx_64_data_out[17]_i_4_n_0\
    );
\mcp1_rx_64_data_out[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(18),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[18]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[18]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[18]_i_1_n_0\
    );
\mcp1_rx_64_data_out[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74777444C0F0C0F0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[18]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => data14(18),
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data10(18),
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[18]_i_2_n_0\
    );
\mcp1_rx_64_data_out[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data10(18),
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(26),
      O => \mcp1_rx_64_data_out[18]_i_3_n_0\
    );
\mcp1_rx_64_data_out[18]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data14(26),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(18),
      O => \mcp1_rx_64_data_out[18]_i_4_n_0\
    );
\mcp1_rx_64_data_out[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(19),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[19]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[19]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[19]_i_1_n_0\
    );
\mcp1_rx_64_data_out[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74777444C0F0C0F0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[19]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => data14(19),
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data10(19),
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[19]_i_2_n_0\
    );
\mcp1_rx_64_data_out[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data10(19),
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(27),
      O => \mcp1_rx_64_data_out[19]_i_3_n_0\
    );
\mcp1_rx_64_data_out[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data14(27),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(19),
      O => \mcp1_rx_64_data_out[19]_i_4_n_0\
    );
\mcp1_rx_64_data_out[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB08FB08FB08"
    )
        port map (
      I0 => \mcp1_rx_66_enc_reg_reg_n_0_[3]\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[1]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out_reg[1]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[1]_i_1_n_0\
    );
\mcp1_rx_64_data_out[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022F0F0F0"
    )
        port map (
      I0 => data10(1),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data14(9),
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[1]_i_2_n_0\
    );
\mcp1_rx_64_data_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA3FFFFFFC"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I1 => data13(32),
      I2 => data13(34),
      I3 => data13(33),
      I4 => data13(35),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[1]_i_4_n_0\
    );
\mcp1_rx_64_data_out[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => data14(9),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => data10(1),
      I3 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I4 => \data14__0\(1),
      O => \mcp1_rx_64_data_out[1]_i_5_n_0\
    );
\mcp1_rx_64_data_out[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(20),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[20]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[20]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[20]_i_1_n_0\
    );
\mcp1_rx_64_data_out[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74777444C0F0C0F0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[20]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => data14(20),
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data10(20),
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[20]_i_2_n_0\
    );
\mcp1_rx_64_data_out[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data10(20),
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(28),
      O => \mcp1_rx_64_data_out[20]_i_3_n_0\
    );
\mcp1_rx_64_data_out[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data14(28),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(20),
      O => \mcp1_rx_64_data_out[20]_i_4_n_0\
    );
\mcp1_rx_64_data_out[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(21),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[21]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[21]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[21]_i_1_n_0\
    );
\mcp1_rx_64_data_out[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74777444C0F0C0F0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[21]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => data14(21),
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data10(21),
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[21]_i_2_n_0\
    );
\mcp1_rx_64_data_out[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data10(21),
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(29),
      O => \mcp1_rx_64_data_out[21]_i_3_n_0\
    );
\mcp1_rx_64_data_out[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data14(29),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(21),
      O => \mcp1_rx_64_data_out[21]_i_4_n_0\
    );
\mcp1_rx_64_data_out[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(22),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[22]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[22]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[22]_i_1_n_0\
    );
\mcp1_rx_64_data_out[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74777444C0F0C0F0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[22]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => data14(22),
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data10(22),
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[22]_i_2_n_0\
    );
\mcp1_rx_64_data_out[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data10(22),
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(30),
      O => \mcp1_rx_64_data_out[22]_i_3_n_0\
    );
\mcp1_rx_64_data_out[22]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data14(30),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(22),
      O => \mcp1_rx_64_data_out[22]_i_4_n_0\
    );
\mcp1_rx_64_data_out[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(23),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[23]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[23]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[23]_i_1_n_0\
    );
\mcp1_rx_64_data_out[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"74777444C0F0C0F0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[23]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => data14(23),
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data10(23),
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[23]_i_2_n_0\
    );
\mcp1_rx_64_data_out[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data10(23),
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(31),
      O => \mcp1_rx_64_data_out[23]_i_3_n_0\
    );
\mcp1_rx_64_data_out[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data14(31),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(23),
      O => \mcp1_rx_64_data_out[23]_i_4_n_0\
    );
\mcp1_rx_64_data_out[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FB08FBFBFB0808"
    )
        port map (
      I0 => data14(24),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[24]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[24]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[24]_i_1_n_0\
    );
\mcp1_rx_64_data_out[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A000A030AFF0AF3F"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[24]_i_4_n_0\,
      I1 => data10(24),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I5 => data14(24),
      O => \mcp1_rx_64_data_out[24]_i_2_n_0\
    );
\mcp1_rx_64_data_out[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBB8B88"
    )
        port map (
      I0 => data10(24),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data13(32),
      O => \mcp1_rx_64_data_out[24]_i_3_n_0\
    );
\mcp1_rx_64_data_out[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => data10(24),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data13(32),
      O => \mcp1_rx_64_data_out[24]_i_4_n_0\
    );
\mcp1_rx_64_data_out[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808FBFBFB08FB"
    )
        port map (
      I0 => data14(25),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[25]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[25]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[25]_i_1_n_0\
    );
\mcp1_rx_64_data_out[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44747777"
    )
        port map (
      I0 => data10(25),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data13(33),
      O => \mcp1_rx_64_data_out[25]_i_2_n_0\
    );
\mcp1_rx_64_data_out[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FAFFFA030AF3F"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[25]_i_4_n_0\,
      I1 => data10(25),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(25),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[25]_i_3_n_0\
    );
\mcp1_rx_64_data_out[25]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data13(33),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(25),
      O => \mcp1_rx_64_data_out[25]_i_4_n_0\
    );
\mcp1_rx_64_data_out[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808FBFBFB08FB"
    )
        port map (
      I0 => data14(26),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[26]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[26]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[26]_i_1_n_0\
    );
\mcp1_rx_64_data_out[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44774447"
    )
        port map (
      I0 => data10(26),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(34),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[26]_i_2_n_0\
    );
\mcp1_rx_64_data_out[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FAFFFA030AF3F"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[26]_i_4_n_0\,
      I1 => data10(26),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(26),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[26]_i_3_n_0\
    );
\mcp1_rx_64_data_out[26]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data13(34),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(26),
      O => \mcp1_rx_64_data_out[26]_i_4_n_0\
    );
\mcp1_rx_64_data_out[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808FBFBFB08FB"
    )
        port map (
      I0 => data14(27),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[27]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[27]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[27]_i_1_n_0\
    );
\mcp1_rx_64_data_out[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44774447"
    )
        port map (
      I0 => data10(27),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(35),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[27]_i_2_n_0\
    );
\mcp1_rx_64_data_out[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FAFFFA030AF3F"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[27]_i_4_n_0\,
      I1 => data10(27),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(27),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[27]_i_3_n_0\
    );
\mcp1_rx_64_data_out[27]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data13(35),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(27),
      O => \mcp1_rx_64_data_out[27]_i_4_n_0\
    );
\mcp1_rx_64_data_out[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808FBFBFB08FB"
    )
        port map (
      I0 => data14(28),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[28]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[28]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[28]_i_1_n_0\
    );
\mcp1_rx_64_data_out[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44774447"
    )
        port map (
      I0 => data10(28),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(36),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[28]_i_2_n_0\
    );
\mcp1_rx_64_data_out[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FAFFFA030AF3F"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[28]_i_4_n_0\,
      I1 => data10(28),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(28),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[28]_i_3_n_0\
    );
\mcp1_rx_64_data_out[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data13(36),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(28),
      O => \mcp1_rx_64_data_out[28]_i_4_n_0\
    );
\mcp1_rx_64_data_out[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808FBFBFB08FB"
    )
        port map (
      I0 => data14(29),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[29]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[29]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[29]_i_1_n_0\
    );
\mcp1_rx_64_data_out[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44774447"
    )
        port map (
      I0 => data10(29),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(37),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[29]_i_2_n_0\
    );
\mcp1_rx_64_data_out[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FAFFFA030AF3F"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[29]_i_4_n_0\,
      I1 => data10(29),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(29),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[29]_i_3_n_0\
    );
\mcp1_rx_64_data_out[29]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data13(37),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(29),
      O => \mcp1_rx_64_data_out[29]_i_4_n_0\
    );
\mcp1_rx_64_data_out[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB08FB08FB08"
    )
        port map (
      I0 => \mcp1_rx_66_enc_reg_reg_n_0_[4]\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[2]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[2]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[2]_i_1_n_0\
    );
\mcp1_rx_64_data_out[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAEA2A"
    )
        port map (
      I0 => data14(10),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data10(2),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I5 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[2]_i_2_n_0\
    );
\mcp1_rx_64_data_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8FFF0FF"
    )
        port map (
      I0 => data14(10),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(2),
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[2]_i_3_n_0\
    );
\mcp1_rx_64_data_out[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808FBFBFB08FB"
    )
        port map (
      I0 => data14(30),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[30]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[30]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[30]_i_1_n_0\
    );
\mcp1_rx_64_data_out[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44774447"
    )
        port map (
      I0 => data10(30),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(38),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[30]_i_2_n_0\
    );
\mcp1_rx_64_data_out[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FAFFFA030AF3F"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[30]_i_4_n_0\,
      I1 => data10(30),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(30),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[30]_i_3_n_0\
    );
\mcp1_rx_64_data_out[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data13(38),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(30),
      O => \mcp1_rx_64_data_out[30]_i_4_n_0\
    );
\mcp1_rx_64_data_out[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808FBFBFB08FB"
    )
        port map (
      I0 => data14(31),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[31]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[31]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[31]_i_1_n_0\
    );
\mcp1_rx_64_data_out[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44774447"
    )
        port map (
      I0 => data10(31),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(39),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[31]_i_2_n_0\
    );
\mcp1_rx_64_data_out[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A00FAFFFA030AF3F"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[31]_i_4_n_0\,
      I1 => data10(31),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(31),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[31]_i_3_n_0\
    );
\mcp1_rx_64_data_out[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data13(39),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(31),
      O => \mcp1_rx_64_data_out[31]_i_4_n_0\
    );
\mcp1_rx_64_data_out[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(32),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[32]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[32]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[32]_i_1_n_0\
    );
\mcp1_rx_64_data_out[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA0FFA0F00C000C"
    )
        port map (
      I0 => data13(40),
      I1 => data14(32),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data13(32),
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[32]_i_2_n_0\
    );
\mcp1_rx_64_data_out[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F5F4A0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data14(32),
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data13(40),
      O => \mcp1_rx_64_data_out[32]_i_3_n_0\
    );
\mcp1_rx_64_data_out[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FB08FBFBFB08"
    )
        port map (
      I0 => data13(33),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[33]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[33]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[33]_i_1_n_0\
    );
\mcp1_rx_64_data_out[33]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE04FE04"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => data13(41),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data14(33),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[33]_i_2_n_0\
    );
\mcp1_rx_64_data_out[33]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0407FFFF04070000"
    )
        port map (
      I0 => data13(41),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data12(33),
      I4 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[33]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[33]_i_3_n_0\
    );
\mcp1_rx_64_data_out[33]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F5F303F"
    )
        port map (
      I0 => data13(33),
      I1 => data12(33),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data14(33),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[33]_i_4_n_0\
    );
\mcp1_rx_64_data_out[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(34),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[34]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[34]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[34]_i_1_n_0\
    );
\mcp1_rx_64_data_out[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFAFFF0FFCFC"
    )
        port map (
      I0 => data13(42),
      I1 => data14(34),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(34),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[34]_i_2_n_0\
    );
\mcp1_rx_64_data_out[34]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F5F4A0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data14(34),
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data13(42),
      O => \mcp1_rx_64_data_out[34]_i_3_n_0\
    );
\mcp1_rx_64_data_out[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(35),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[35]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[35]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[35]_i_1_n_0\
    );
\mcp1_rx_64_data_out[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAFFF0FFCFC"
    )
        port map (
      I0 => data13(43),
      I1 => data14(35),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(35),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[35]_i_2_n_0\
    );
\mcp1_rx_64_data_out[35]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F5F4A0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data14(35),
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data13(43),
      O => \mcp1_rx_64_data_out[35]_i_3_n_0\
    );
\mcp1_rx_64_data_out[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(36),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[36]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[36]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[36]_i_1_n_0\
    );
\mcp1_rx_64_data_out[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAFFF0FFCFC"
    )
        port map (
      I0 => data13(44),
      I1 => data14(36),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(36),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[36]_i_2_n_0\
    );
\mcp1_rx_64_data_out[36]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F5F4A0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data14(36),
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data13(44),
      O => \mcp1_rx_64_data_out[36]_i_3_n_0\
    );
\mcp1_rx_64_data_out[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FB08FBFBFB08"
    )
        port map (
      I0 => data13(37),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[37]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[37]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[37]_i_1_n_0\
    );
\mcp1_rx_64_data_out[37]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFE5404"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => data13(45),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data14(37),
      O => \mcp1_rx_64_data_out[37]_i_2_n_0\
    );
\mcp1_rx_64_data_out[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0407FFFF04070000"
    )
        port map (
      I0 => data13(45),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data12(33),
      I4 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[37]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[37]_i_3_n_0\
    );
\mcp1_rx_64_data_out[37]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => data13(39),
      I1 => data13(37),
      I2 => data13(38),
      I3 => data13(36),
      O => data12(33)
    );
\mcp1_rx_64_data_out[37]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5F5F303F"
    )
        port map (
      I0 => data13(37),
      I1 => data12(33),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data14(37),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[37]_i_5_n_0\
    );
\mcp1_rx_64_data_out[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FB08FBFBFB08"
    )
        port map (
      I0 => data13(38),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[38]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[38]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[38]_i_1_n_0\
    );
\mcp1_rx_64_data_out[38]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F5F4A0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data14(38),
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data13(46),
      O => \mcp1_rx_64_data_out[38]_i_2_n_0\
    );
\mcp1_rx_64_data_out[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACAC0CACA"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[38]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[38]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(38),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[38]_i_3_n_0\
    );
\mcp1_rx_64_data_out[38]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"337733773377337F"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => data13(36),
      I3 => data13(38),
      I4 => data13(37),
      I5 => data13(39),
      O => \mcp1_rx_64_data_out[38]_i_4_n_0\
    );
\mcp1_rx_64_data_out[38]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0704"
    )
        port map (
      I0 => data13(46),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[38]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[38]_i_5_n_0\
    );
\mcp1_rx_64_data_out[38]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data13(36),
      I1 => data13(38),
      I2 => data13(37),
      I3 => data13(39),
      O => \mcp1_rx_64_data_out[38]_i_6_n_0\
    );
\mcp1_rx_64_data_out[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808FB08FBFBFB08"
    )
        port map (
      I0 => data13(39),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[39]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[39]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[39]_i_1_n_0\
    );
\mcp1_rx_64_data_out[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F5F4A0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => data14(39),
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data13(47),
      O => \mcp1_rx_64_data_out[39]_i_2_n_0\
    );
\mcp1_rx_64_data_out[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A8AA"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[39]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data14(39),
      O => \mcp1_rx_64_data_out[39]_i_3_n_0\
    );
\mcp1_rx_64_data_out[39]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0074337433F333F3"
    )
        port map (
      I0 => data13(47),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[39]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data13(39),
      I5 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[39]_i_4_n_0\
    );
\mcp1_rx_64_data_out[39]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => data13(36),
      I1 => data13(38),
      I2 => data13(37),
      I3 => data13(39),
      O => \mcp1_rx_64_data_out[39]_i_5_n_0\
    );
\mcp1_rx_64_data_out[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB08FB08FB08"
    )
        port map (
      I0 => \mcp1_rx_66_enc_reg_reg_n_0_[5]\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[3]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[3]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[3]_i_1_n_0\
    );
\mcp1_rx_64_data_out[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAEA2A"
    )
        port map (
      I0 => data14(11),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data10(3),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I5 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[3]_i_2_n_0\
    );
\mcp1_rx_64_data_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAE0EAEFFFFFFFF"
    )
        port map (
      I0 => data10(3),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I4 => data14(11),
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[3]_i_3_n_0\
    );
\mcp1_rx_64_data_out[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(40),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[40]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[40]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[40]_i_1_n_0\
    );
\mcp1_rx_64_data_out[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(48),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(40),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[40]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[40]_i_2_n_0\
    );
\mcp1_rx_64_data_out[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8ABAB"
    )
        port map (
      I0 => data14(40),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(48),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[40]_i_3_n_0\
    );
\mcp1_rx_64_data_out[40]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(40),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[40]_i_4_n_0\
    );
\mcp1_rx_64_data_out[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(41),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[41]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[41]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[41]_i_1_n_0\
    );
\mcp1_rx_64_data_out[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(49),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(41),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[41]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[41]_i_2_n_0\
    );
\mcp1_rx_64_data_out[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8A8A8"
    )
        port map (
      I0 => data14(41),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => data13(49),
      O => \mcp1_rx_64_data_out[41]_i_3_n_0\
    );
\mcp1_rx_64_data_out[41]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(41),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[41]_i_4_n_0\
    );
\mcp1_rx_64_data_out[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(42),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[42]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[42]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[42]_i_1_n_0\
    );
\mcp1_rx_64_data_out[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(50),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(42),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[42]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[42]_i_2_n_0\
    );
\mcp1_rx_64_data_out[42]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8ABAB"
    )
        port map (
      I0 => data14(42),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(50),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[42]_i_3_n_0\
    );
\mcp1_rx_64_data_out[42]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(42),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[42]_i_4_n_0\
    );
\mcp1_rx_64_data_out[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(43),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[43]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[43]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[43]_i_1_n_0\
    );
\mcp1_rx_64_data_out[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(51),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(43),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[43]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[43]_i_2_n_0\
    );
\mcp1_rx_64_data_out[43]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8ABAB"
    )
        port map (
      I0 => data14(43),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(51),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[43]_i_3_n_0\
    );
\mcp1_rx_64_data_out[43]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(43),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[43]_i_4_n_0\
    );
\mcp1_rx_64_data_out[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(44),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[44]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[44]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[44]_i_1_n_0\
    );
\mcp1_rx_64_data_out[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(52),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(44),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[44]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[44]_i_2_n_0\
    );
\mcp1_rx_64_data_out[44]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8ABAB"
    )
        port map (
      I0 => data14(44),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(52),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[44]_i_3_n_0\
    );
\mcp1_rx_64_data_out[44]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(44),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[44]_i_4_n_0\
    );
\mcp1_rx_64_data_out[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(45),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[45]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[45]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[45]_i_1_n_0\
    );
\mcp1_rx_64_data_out[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(53),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(45),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[45]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[45]_i_2_n_0\
    );
\mcp1_rx_64_data_out[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8ABAB"
    )
        port map (
      I0 => data14(45),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(53),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[45]_i_3_n_0\
    );
\mcp1_rx_64_data_out[45]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(45),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[45]_i_4_n_0\
    );
\mcp1_rx_64_data_out[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(46),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[46]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[46]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[46]_i_1_n_0\
    );
\mcp1_rx_64_data_out[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(54),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(46),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[46]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[46]_i_2_n_0\
    );
\mcp1_rx_64_data_out[46]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8ABAB"
    )
        port map (
      I0 => data14(46),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(54),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[46]_i_3_n_0\
    );
\mcp1_rx_64_data_out[46]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(46),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[46]_i_4_n_0\
    );
\mcp1_rx_64_data_out[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(47),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[47]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[47]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[47]_i_1_n_0\
    );
\mcp1_rx_64_data_out[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(55),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(47),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[47]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[47]_i_2_n_0\
    );
\mcp1_rx_64_data_out[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABA8ABAB"
    )
        port map (
      I0 => data14(47),
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => data13(55),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[47]_i_3_n_0\
    );
\mcp1_rx_64_data_out[47]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(47),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[47]_i_4_n_0\
    );
\mcp1_rx_64_data_out[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(48),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[48]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[48]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[48]_i_1_n_0\
    );
\mcp1_rx_64_data_out[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(56),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(48),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[48]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[48]_i_2_n_0\
    );
\mcp1_rx_64_data_out[48]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data14(48),
      O => \mcp1_rx_64_data_out[48]_i_3_n_0\
    );
\mcp1_rx_64_data_out[48]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(48),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[48]_i_4_n_0\
    );
\mcp1_rx_64_data_out[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(49),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[49]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[49]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[49]_i_1_n_0\
    );
\mcp1_rx_64_data_out[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(57),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(49),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[49]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[49]_i_2_n_0\
    );
\mcp1_rx_64_data_out[49]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0F0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => data14(49),
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[49]_i_3_n_0\
    );
\mcp1_rx_64_data_out[49]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(49),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[49]_i_4_n_0\
    );
\mcp1_rx_64_data_out[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB08FB08FB08"
    )
        port map (
      I0 => \mcp1_rx_66_enc_reg_reg_n_0_[6]\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[4]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[4]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[4]_i_1_n_0\
    );
\mcp1_rx_64_data_out[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EAEAEA2A"
    )
        port map (
      I0 => data14(12),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data10(4),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I5 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[4]_i_2_n_0\
    );
\mcp1_rx_64_data_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAE0EAEFFFFFFFF"
    )
        port map (
      I0 => data10(4),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I4 => data14(12),
      I5 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[4]_i_3_n_0\
    );
\mcp1_rx_64_data_out[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(50),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[50]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[50]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[50]_i_1_n_0\
    );
\mcp1_rx_64_data_out[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(58),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(50),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[50]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[50]_i_2_n_0\
    );
\mcp1_rx_64_data_out[50]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data14(50),
      O => \mcp1_rx_64_data_out[50]_i_3_n_0\
    );
\mcp1_rx_64_data_out[50]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(50),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[50]_i_4_n_0\
    );
\mcp1_rx_64_data_out[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(51),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[51]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[51]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[51]_i_1_n_0\
    );
\mcp1_rx_64_data_out[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(59),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(51),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[51]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[51]_i_2_n_0\
    );
\mcp1_rx_64_data_out[51]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data14(51),
      O => \mcp1_rx_64_data_out[51]_i_3_n_0\
    );
\mcp1_rx_64_data_out[51]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(51),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[51]_i_4_n_0\
    );
\mcp1_rx_64_data_out[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(52),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[52]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[52]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[52]_i_1_n_0\
    );
\mcp1_rx_64_data_out[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(60),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(52),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[52]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[52]_i_2_n_0\
    );
\mcp1_rx_64_data_out[52]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data14(52),
      O => \mcp1_rx_64_data_out[52]_i_3_n_0\
    );
\mcp1_rx_64_data_out[52]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(52),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[52]_i_4_n_0\
    );
\mcp1_rx_64_data_out[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(53),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[53]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[53]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[53]_i_1_n_0\
    );
\mcp1_rx_64_data_out[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(61),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(53),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[53]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[53]_i_2_n_0\
    );
\mcp1_rx_64_data_out[53]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data14(53),
      O => \mcp1_rx_64_data_out[53]_i_3_n_0\
    );
\mcp1_rx_64_data_out[53]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(53),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[53]_i_4_n_0\
    );
\mcp1_rx_64_data_out[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(54),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[54]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[54]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[54]_i_1_n_0\
    );
\mcp1_rx_64_data_out[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(62),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(54),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[54]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[54]_i_2_n_0\
    );
\mcp1_rx_64_data_out[54]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data14(54),
      O => \mcp1_rx_64_data_out[54]_i_3_n_0\
    );
\mcp1_rx_64_data_out[54]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(54),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[54]_i_4_n_0\
    );
\mcp1_rx_64_data_out[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data13(55),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[55]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[55]_i_4_n_0\,
      O => \mcp1_rx_64_data_out[55]_i_1_n_0\
    );
\mcp1_rx_64_data_out[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FF0FBF80F000"
    )
        port map (
      I0 => data13(63),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => data13(55),
      I4 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I5 => \mcp1_rx_64_data_out[55]_i_6_n_0\,
      O => \mcp1_rx_64_data_out[55]_i_2_n_0\
    );
\mcp1_rx_64_data_out[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFEFBFBFEFEFBF"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[55]_i_7_n_0\,
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(3),
      I5 => mcp1_block_field_reg(4),
      O => \mcp1_rx_64_data_out[55]_i_3_n_0\
    );
\mcp1_rx_64_data_out[55]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => data14(55),
      O => \mcp1_rx_64_data_out[55]_i_4_n_0\
    );
\mcp1_rx_64_data_out[55]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A20208A"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_11_n_0\,
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(2),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(0),
      O => \mcp1_rx_64_data_out[55]_i_5_n_0\
    );
\mcp1_rx_64_data_out[55]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data14(55),
      I1 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[55]_i_6_n_0\
    );
\mcp1_rx_64_data_out[55]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFDFBEFFEBFDFF7"
    )
        port map (
      I0 => mcp1_block_field_reg(0),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(2),
      I5 => mcp1_block_field_reg(1),
      O => \mcp1_rx_64_data_out[55]_i_7_n_0\
    );
\mcp1_rx_64_data_out[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data13(56),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[56]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[56]_i_1_n_0\
    );
\mcp1_rx_64_data_out[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDEDFFFFCDE80000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => data13(56),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => data14(56),
      O => \mcp1_rx_64_data_out[56]_i_2_n_0\
    );
\mcp1_rx_64_data_out[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data13(57),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[57]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[57]_i_1_n_0\
    );
\mcp1_rx_64_data_out[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C84DFFFFC8480000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => data13(57),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => data14(57),
      O => \mcp1_rx_64_data_out[57]_i_2_n_0\
    );
\mcp1_rx_64_data_out[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data13(58),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[58]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[58]_i_1_n_0\
    );
\mcp1_rx_64_data_out[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8EDFFFFC8E80000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => data13(58),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => data14(58),
      O => \mcp1_rx_64_data_out[58]_i_2_n_0\
    );
\mcp1_rx_64_data_out[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data13(59),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[59]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[59]_i_1_n_0\
    );
\mcp1_rx_64_data_out[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8EDFFFFC8E80000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => data13(59),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => data14(59),
      O => \mcp1_rx_64_data_out[59]_i_2_n_0\
    );
\mcp1_rx_64_data_out[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \mcp1_rx_66_enc_reg_reg_n_0_[7]\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[5]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[5]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[5]_i_1_n_0\
    );
\mcp1_rx_64_data_out[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[5]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \data14__0\(1),
      I4 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[5]_i_2_n_0\
    );
\mcp1_rx_64_data_out[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I1 => data10(5),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(13),
      O => \mcp1_rx_64_data_out[5]_i_3_n_0\
    );
\mcp1_rx_64_data_out[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8F3B8C0"
    )
        port map (
      I0 => data14(13),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => data10(5),
      I3 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I4 => \data14__0\(1),
      O => \mcp1_rx_64_data_out[5]_i_4_n_0\
    );
\mcp1_rx_64_data_out[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFE"
    )
        port map (
      I0 => data13(35),
      I1 => data13(33),
      I2 => data13(34),
      I3 => data13(32),
      O => \data14__0\(1)
    );
\mcp1_rx_64_data_out[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data13(60),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[60]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[60]_i_1_n_0\
    );
\mcp1_rx_64_data_out[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8EDFFFFC8E80000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => data13(60),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => data14(60),
      O => \mcp1_rx_64_data_out[60]_i_2_n_0\
    );
\mcp1_rx_64_data_out[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data13(61),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[61]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[61]_i_1_n_0\
    );
\mcp1_rx_64_data_out[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8EDFFFFC8E80000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => data13(61),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => data14(61),
      O => \mcp1_rx_64_data_out[61]_i_2_n_0\
    );
\mcp1_rx_64_data_out[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data13(62),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[62]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[62]_i_1_n_0\
    );
\mcp1_rx_64_data_out[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8EDFFFFC8E80000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => data13(62),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => data14(62),
      O => \mcp1_rx_64_data_out[62]_i_2_n_0\
    );
\mcp1_rx_64_data_out[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data13(63),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[63]_i_2_n_0\,
      O => \mcp1_rx_64_data_out[63]_i_1_n_0\
    );
\mcp1_rx_64_data_out[63]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(3),
      O => \mcp1_rx_64_data_out[63]_i_10_n_0\
    );
\mcp1_rx_64_data_out[63]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008641"
    )
        port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(4),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(2),
      I4 => \mcp1_rx_64_data_out[63]_i_13_n_0\,
      O => \mcp1_rx_64_data_out[63]_i_11_n_0\
    );
\mcp1_rx_64_data_out[63]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"68"
    )
        port map (
      I0 => mcp1_block_field_reg(4),
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(5),
      O => \mcp1_rx_64_data_out[63]_i_12_n_0\
    );
\mcp1_rx_64_data_out[63]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6F99FF99FFFFF"
    )
        port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(6),
      I2 => mcp1_block_field_reg(1),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(3),
      I5 => mcp1_block_field_reg(4),
      O => \mcp1_rx_64_data_out[63]_i_13_n_0\
    );
\mcp1_rx_64_data_out[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8EDFFFFC8E80000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I1 => data13(63),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => data14(63),
      O => \mcp1_rx_64_data_out[63]_i_2_n_0\
    );
\mcp1_rx_64_data_out[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040041554"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_6_n_0\,
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(7),
      I3 => mcp1_block_field_reg(4),
      I4 => mcp1_block_field_reg(6),
      I5 => \mcp1_rx_64_data_out[63]_i_7_n_0\,
      O => \mcp1_rx_64_data_out[63]_i_3_n_0\
    );
\mcp1_rx_64_data_out[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000208A208A0000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_8_n_0\,
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(4),
      I3 => \mcp1_rx_64_data_out[63]_i_9_n_0\,
      I4 => mcp1_block_field_reg(0),
      I5 => \mcp1_rx_64_data_out[63]_i_10_n_0\,
      O => \mcp1_rx_64_data_out[63]_i_4_n_0\
    );
\mcp1_rx_64_data_out[63]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4BB4FFFF"
    )
        port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(2),
      I2 => mcp1_block_field_reg(3),
      I3 => mcp1_block_field_reg(0),
      I4 => \mcp1_rx_64_data_out[63]_i_11_n_0\,
      O => \mcp1_rx_64_data_out[63]_i_5_n_0\
    );
\mcp1_rx_64_data_out[63]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF36FF3F93F6FF3"
    )
        port map (
      I0 => mcp1_block_field_reg(2),
      I1 => mcp1_block_field_reg(1),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(3),
      I4 => mcp1_block_field_reg(5),
      I5 => mcp1_block_field_reg(6),
      O => \mcp1_rx_64_data_out[63]_i_6_n_0\
    );
\mcp1_rx_64_data_out[63]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF609FA05FFFFF"
    )
        port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(5),
      I2 => mcp1_block_field_reg(1),
      I3 => mcp1_block_field_reg(0),
      I4 => \mcp1_rx_64_data_out[63]_i_12_n_0\,
      I5 => mcp1_block_field_reg(2),
      O => \mcp1_rx_64_data_out[63]_i_7_n_0\
    );
\mcp1_rx_64_data_out[63]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000042004209000"
    )
        port map (
      I0 => mcp1_block_field_reg(5),
      I1 => mcp1_block_field_reg(7),
      I2 => mcp1_block_field_reg(4),
      I3 => mcp1_block_field_reg(2),
      I4 => mcp1_block_field_reg(3),
      I5 => mcp1_block_field_reg(1),
      O => \mcp1_rx_64_data_out[63]_i_8_n_0\
    );
\mcp1_rx_64_data_out[63]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mcp1_block_field_reg(3),
      I1 => mcp1_block_field_reg(6),
      O => \mcp1_rx_64_data_out[63]_i_9_n_0\
    );
\mcp1_rx_64_data_out[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \mcp1_rx_66_enc_reg_reg_n_0_[8]\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[6]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[6]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[6]_i_1_n_0\
    );
\mcp1_rx_64_data_out[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B888B8BB"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[6]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[6]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[6]_i_2_n_0\
    );
\mcp1_rx_64_data_out[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I1 => data10(6),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(14),
      O => \mcp1_rx_64_data_out[6]_i_3_n_0\
    );
\mcp1_rx_64_data_out[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8C0B8F3"
    )
        port map (
      I0 => data14(14),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => data10(6),
      I3 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[6]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[6]_i_4_n_0\
    );
\mcp1_rx_64_data_out[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => data13(32),
      I1 => data13(34),
      I2 => data13(33),
      I3 => data13(35),
      O => \mcp1_rx_64_data_out[6]_i_5_n_0\
    );
\mcp1_rx_64_data_out[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \mcp1_rx_66_enc_reg_reg_n_0_[9]\,
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[7]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[7]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[7]_i_1_n_0\
    );
\mcp1_rx_64_data_out[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8BB"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[7]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[7]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[7]_i_2_n_0\
    );
\mcp1_rx_64_data_out[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFE000"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I1 => data10(7),
      I2 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(15),
      O => \mcp1_rx_64_data_out[7]_i_3_n_0\
    );
\mcp1_rx_64_data_out[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8C0B8F3"
    )
        port map (
      I0 => data14(15),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => data10(7),
      I3 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I4 => \mcp1_rx_64_data_out[7]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[7]_i_4_n_0\
    );
\mcp1_rx_64_data_out[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => data13(32),
      I1 => data13(34),
      I2 => data13(33),
      I3 => data13(35),
      O => \mcp1_rx_64_data_out[7]_i_5_n_0\
    );
\mcp1_rx_64_data_out[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(8),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[8]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[8]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[8]_i_1_n_0\
    );
\mcp1_rx_64_data_out[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF0A000AFCFA0C0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[8]_i_4_n_0\,
      I1 => data10(8),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(8),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[8]_i_2_n_0\
    );
\mcp1_rx_64_data_out[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFF8B00"
    )
        port map (
      I0 => data10(8),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(16),
      O => \mcp1_rx_64_data_out[8]_i_3_n_0\
    );
\mcp1_rx_64_data_out[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data14(16),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(8),
      O => \mcp1_rx_64_data_out[8]_i_4_n_0\
    );
\mcp1_rx_64_data_out[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => data14(9),
      I1 => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      I2 => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      I3 => \mcp1_rx_64_data_out[9]_i_2_n_0\,
      I4 => \mcp1_rx_64_data_out[55]_i_3_n_0\,
      I5 => \mcp1_rx_64_data_out[9]_i_3_n_0\,
      O => \mcp1_rx_64_data_out[9]_i_1_n_0\
    );
\mcp1_rx_64_data_out[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFF0A000AFCFA0C0"
    )
        port map (
      I0 => \mcp1_rx_64_data_out[9]_i_4_n_0\,
      I1 => data10(9),
      I2 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I4 => data14(9),
      I5 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      O => \mcp1_rx_64_data_out[9]_i_2_n_0\
    );
\mcp1_rx_64_data_out[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FF8800"
    )
        port map (
      I0 => data10(9),
      I1 => \mcp1_rx_64_data_out[63]_i_4_n_0\,
      I2 => \mcp1_rx_64_data_out[63]_i_5_n_0\,
      I3 => \mcp1_rx_64_data_out[63]_i_3_n_0\,
      I4 => data14(17),
      O => \mcp1_rx_64_data_out[9]_i_3_n_0\
    );
\mcp1_rx_64_data_out[9]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data14(17),
      I1 => \mcp1_rx_64_data_out[55]_i_5_n_0\,
      I2 => data10(9),
      O => \mcp1_rx_64_data_out[9]_i_4_n_0\
    );
\mcp1_rx_64_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(0),
      D => \mcp1_rx_64_data_out[0]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(0),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(0),
      D => \mcp1_rx_64_data_out[10]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(10),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[11]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(11),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[12]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(12),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[13]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(13),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[14]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(14),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[15]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(15),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[16]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(16),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[17]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(17),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[18]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(18),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[19]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(19),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(0),
      D => \mcp1_rx_64_data_out[1]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(1),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mcp1_rx_64_data_out[1]_i_4_n_0\,
      I1 => \mcp1_rx_64_data_out[1]_i_5_n_0\,
      O => \mcp1_rx_64_data_out_reg[1]_i_3_n_0\,
      S => \mcp1_rx_64_data_out[63]_i_3_n_0\
    );
\mcp1_rx_64_data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[20]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(20),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[21]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(21),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[22]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(22),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[23]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(23),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[24]_i_1_n_0\,
      Q => \mcp1_rx_ebuff_data_reg[56]\(0),
      S => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[25]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(25),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[26]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(26),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[27]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(27),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[28]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(28),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[29]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(29),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[2]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(2),
      S => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[30]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(30),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[31]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(31),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[32]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(32),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[33]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(33),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[34]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(34),
      S => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[35]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(35),
      S => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[36]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(36),
      S => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[37]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(37),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[38]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(38),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[39]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(39),
      S => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[3]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(3),
      S => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[40]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(40),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[41]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(41),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[42]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(42),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[43]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(43),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[44]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(44),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[45]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(45),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[46]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(46),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[47]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(47),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[48]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(48),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[49]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(49),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[4]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(4),
      S => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[50]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(50),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[51]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(51),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[52]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(52),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[53]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(53),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[54]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(54),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[55]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(55),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[56]_i_1_n_0\,
      Q => \mcp1_rx_ebuff_data_reg[56]\(1),
      S => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[57]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(57),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[58]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(58),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[59]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(59),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(0),
      D => \mcp1_rx_64_data_out[5]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(5),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[60]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(60),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[61]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(61),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[62]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(62),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(1),
      D => \mcp1_rx_64_data_out[63]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(63),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(0),
      D => \mcp1_rx_64_data_out[6]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(6),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => \mcp1_rx_64_data_out[7]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(7),
      S => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(0),
      D => \mcp1_rx_64_data_out[8]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(8),
      R => rxreset_5_reg
    );
\mcp1_rx_64_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__7\(0),
      D => \mcp1_rx_64_data_out[9]_i_1_n_0\,
      Q => mcp1_rx_64_data_out(9),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(0),
      Q => \mcp1_rx_66_enc_reg_reg_n_0_[0]\,
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(10),
      Q => data14(8),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(11),
      Q => data14(9),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(12),
      Q => data14(10),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(13),
      Q => data14(11),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(14),
      Q => data14(12),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(15),
      Q => data14(13),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(16),
      Q => data14(14),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(17),
      Q => data14(15),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(18),
      Q => data14(16),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(19),
      Q => data14(17),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(1),
      Q => \mcp1_rx_66_enc_reg_reg_n_0_[1]\,
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(20),
      Q => data14(18),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(21),
      Q => data14(19),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(22),
      Q => data14(20),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(23),
      Q => data14(21),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(24),
      Q => data14(22),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(25),
      Q => data14(23),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(26),
      Q => data14(24),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(27),
      Q => data14(25),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(28),
      Q => data14(26),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(29),
      Q => data14(27),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(2),
      Q => \mcp1_rx_66_enc_reg_reg_n_0_[2]\,
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(30),
      Q => data14(28),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(31),
      Q => data14(29),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(32),
      Q => data14(30),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(33),
      Q => data14(31),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(34),
      Q => data13(32),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(35),
      Q => data13(33),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(36),
      Q => data13(34),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(37),
      Q => data13(35),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(38),
      Q => data13(36),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(39),
      Q => data13(37),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(3),
      Q => \mcp1_rx_66_enc_reg_reg_n_0_[3]\,
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(40),
      Q => data13(38),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(41),
      Q => data13(39),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(42),
      Q => data13(40),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(43),
      Q => data13(41),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(44),
      Q => data13(42),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(45),
      Q => data13(43),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(46),
      Q => data13(44),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(47),
      Q => data13(45),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(48),
      Q => data13(46),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(49),
      Q => data13(47),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(4),
      Q => \mcp1_rx_66_enc_reg_reg_n_0_[4]\,
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(50),
      Q => data13(48),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(51),
      Q => data13(49),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(52),
      Q => data13(50),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(53),
      Q => data13(51),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(54),
      Q => data13(52),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(55),
      Q => data13(53),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(56),
      Q => data13(54),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(57),
      Q => data13(55),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(58),
      Q => data13(56),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(59),
      Q => data13(57),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(5),
      Q => \mcp1_rx_66_enc_reg_reg_n_0_[5]\,
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(60),
      Q => data13(58),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(61),
      Q => data13(59),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(62),
      Q => data13(60),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(63),
      Q => data13(61),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(64),
      Q => data13(62),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(1),
      D => Q(65),
      Q => data13(63),
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(6),
      Q => \mcp1_rx_66_enc_reg_reg_n_0_[6]\,
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(7),
      Q => \mcp1_rx_66_enc_reg_reg_n_0_[7]\,
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(8),
      Q => \mcp1_rx_66_enc_reg_reg_n_0_[8]\,
      R => rxreset_5_reg
    );
\mcp1_rx_66_enc_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => E(0),
      D => Q(9),
      Q => \mcp1_rx_66_enc_reg_reg_n_0_[9]\,
      R => rxreset_5_reg
    );
\mcp1_rx_ebuff_ctrl[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \^next_state\(1),
      I3 => \mcp1_rx_64_ctrl_out_reg_n_0_[0]\,
      O => \mcp1_rx_ebuff_ctrl_reg[7]\(0)
    );
\mcp1_rx_ebuff_ctrl[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \mcp1_rx_64_ctrl_out_reg_n_0_[1]\,
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_ctrl_reg[7]\(1)
    );
\mcp1_rx_ebuff_ctrl[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \mcp1_rx_64_ctrl_out_reg_n_0_[2]\,
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_ctrl_reg[7]\(2)
    );
\mcp1_rx_ebuff_ctrl[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \mcp1_rx_64_ctrl_out_reg_n_0_[3]\,
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_ctrl_reg[7]\(3)
    );
\mcp1_rx_ebuff_ctrl[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \^next_state\(1),
      I3 => \mcp1_rx_64_ctrl_out_reg_n_0_[4]\,
      O => \mcp1_rx_ebuff_ctrl_reg[7]\(4)
    );
\mcp1_rx_ebuff_ctrl[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \mcp1_rx_64_ctrl_out_reg_n_0_[5]\,
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_ctrl_reg[7]\(5)
    );
\mcp1_rx_ebuff_ctrl[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \mcp1_rx_64_ctrl_out_reg_n_0_[6]\,
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_ctrl_reg[7]\(6)
    );
\mcp1_rx_ebuff_ctrl[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101111"
    )
        port map (
      I0 => \out\(1),
      I1 => \^fsm_sequential_mcp1_state_reg[0]\,
      I2 => r_type(1),
      I3 => r_type(2),
      I4 => r_type(0),
      I5 => \out\(0),
      O => \mcp1_rx_ebuff_ctrl[7]_i_10_n_0\
    );
\mcp1_rx_ebuff_ctrl[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \mcp1_rx_64_ctrl_out_reg_n_0_[7]\,
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_ctrl_reg[7]\(7)
    );
\mcp1_rx_ebuff_ctrl[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080008080CFB"
    )
        port map (
      I0 => \^fsm_sequential_mcp1_state_reg[0]\,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => r_type(0),
      I4 => r_type(2),
      I5 => r_type(1),
      O => \mcp1_rx_ebuff_ctrl[7]_i_6_n_0\
    );
\mcp1_rx_ebuff_ctrl[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044454444"
    )
        port map (
      I0 => \out\(1),
      I1 => \^fsm_sequential_mcp1_state_reg[0]\,
      I2 => r_type(1),
      I3 => r_type(2),
      I4 => r_type(0),
      I5 => \out\(0),
      O => \mcp1_rx_ebuff_ctrl[7]_i_7_n_0\
    );
\mcp1_rx_ebuff_ctrl[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808000808FF08"
    )
        port map (
      I0 => \^fsm_sequential_mcp1_state_reg[0]\,
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => r_type(1),
      I4 => r_type(2),
      I5 => r_type(0),
      O => \mcp1_rx_ebuff_data_reg[56]_0\
    );
\mcp1_rx_ebuff_ctrl[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FFF4FFF5F0010"
    )
        port map (
      I0 => \^fsm_sequential_mcp1_state_reg[0]\,
      I1 => r_type(1),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => r_type(2),
      I5 => r_type(0),
      O => \mcp1_rx_ebuff_ctrl[7]_i_9_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mcp1_rx_ebuff_ctrl[7]_i_6_n_0\,
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_7_n_0\,
      O => \^next_state\(0),
      S => \out\(2)
    );
\mcp1_rx_ebuff_ctrl_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mcp1_rx_ebuff_ctrl[7]_i_9_n_0\,
      I1 => \mcp1_rx_ebuff_ctrl[7]_i_10_n_0\,
      O => \^next_state\(1),
      S => \out\(2)
    );
\mcp1_rx_ebuff_data[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(0),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(0)
    );
\mcp1_rx_ebuff_data[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(10),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(10)
    );
\mcp1_rx_ebuff_data[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(11),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(11)
    );
\mcp1_rx_ebuff_data[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(12),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(12)
    );
\mcp1_rx_ebuff_data[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(13),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(13)
    );
\mcp1_rx_ebuff_data[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(14),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(14)
    );
\mcp1_rx_ebuff_data[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(15),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(15)
    );
\mcp1_rx_ebuff_data[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(16),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(16)
    );
\mcp1_rx_ebuff_data[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(17),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(17)
    );
\mcp1_rx_ebuff_data[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(18),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(18)
    );
\mcp1_rx_ebuff_data[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(19),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(19)
    );
\mcp1_rx_ebuff_data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(1),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(1)
    );
\mcp1_rx_ebuff_data[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(20),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(20)
    );
\mcp1_rx_ebuff_data[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(21),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(21)
    );
\mcp1_rx_ebuff_data[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(22),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(22)
    );
\mcp1_rx_ebuff_data[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(23),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(23)
    );
\mcp1_rx_ebuff_data[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(25),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(24)
    );
\mcp1_rx_ebuff_data[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(26),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(25)
    );
\mcp1_rx_ebuff_data[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(27),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(26)
    );
\mcp1_rx_ebuff_data[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(28),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(27)
    );
\mcp1_rx_ebuff_data[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(29),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(28)
    );
\mcp1_rx_ebuff_data[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \^next_state\(1),
      I3 => mcp1_rx_64_data_out(2),
      O => \mcp1_rx_ebuff_data_reg[63]\(2)
    );
\mcp1_rx_ebuff_data[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(30),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(29)
    );
\mcp1_rx_ebuff_data[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(31),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(30)
    );
\mcp1_rx_ebuff_data[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(32),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(31)
    );
\mcp1_rx_ebuff_data[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(33),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(32)
    );
\mcp1_rx_ebuff_data[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \^next_state\(1),
      I3 => mcp1_rx_64_data_out(34),
      O => \mcp1_rx_ebuff_data_reg[63]\(33)
    );
\mcp1_rx_ebuff_data[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \^next_state\(1),
      I3 => mcp1_rx_64_data_out(35),
      O => \mcp1_rx_ebuff_data_reg[63]\(34)
    );
\mcp1_rx_ebuff_data[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \^next_state\(1),
      I3 => mcp1_rx_64_data_out(36),
      O => \mcp1_rx_ebuff_data_reg[63]\(35)
    );
\mcp1_rx_ebuff_data[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(37),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(36)
    );
\mcp1_rx_ebuff_data[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(38),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(37)
    );
\mcp1_rx_ebuff_data[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \^next_state\(1),
      I3 => mcp1_rx_64_data_out(39),
      O => \mcp1_rx_ebuff_data_reg[63]\(38)
    );
\mcp1_rx_ebuff_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \^next_state\(1),
      I3 => mcp1_rx_64_data_out(3),
      O => \mcp1_rx_ebuff_data_reg[63]\(3)
    );
\mcp1_rx_ebuff_data[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(40),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(39)
    );
\mcp1_rx_ebuff_data[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(41),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(40)
    );
\mcp1_rx_ebuff_data[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(42),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(41)
    );
\mcp1_rx_ebuff_data[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(43),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(42)
    );
\mcp1_rx_ebuff_data[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(44),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(43)
    );
\mcp1_rx_ebuff_data[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(45),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(44)
    );
\mcp1_rx_ebuff_data[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(46),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(45)
    );
\mcp1_rx_ebuff_data[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(47),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(46)
    );
\mcp1_rx_ebuff_data[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(48),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(47)
    );
\mcp1_rx_ebuff_data[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(49),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(48)
    );
\mcp1_rx_ebuff_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \^next_state\(1),
      I3 => mcp1_rx_64_data_out(4),
      O => \mcp1_rx_ebuff_data_reg[63]\(4)
    );
\mcp1_rx_ebuff_data[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(50),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(49)
    );
\mcp1_rx_ebuff_data[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(51),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(50)
    );
\mcp1_rx_ebuff_data[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(52),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(51)
    );
\mcp1_rx_ebuff_data[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(53),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(52)
    );
\mcp1_rx_ebuff_data[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(54),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(53)
    );
\mcp1_rx_ebuff_data[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(55),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(54)
    );
\mcp1_rx_ebuff_data[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(57),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(55)
    );
\mcp1_rx_ebuff_data[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(58),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(56)
    );
\mcp1_rx_ebuff_data[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(59),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(57)
    );
\mcp1_rx_ebuff_data[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(5),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(5)
    );
\mcp1_rx_ebuff_data[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(60),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(58)
    );
\mcp1_rx_ebuff_data[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(61),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(59)
    );
\mcp1_rx_ebuff_data[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(62),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(60)
    );
\mcp1_rx_ebuff_data[63]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(63),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(61)
    );
\mcp1_rx_ebuff_data[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(6),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(6)
    );
\mcp1_rx_ebuff_data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF1"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => \^next_state\(1),
      I3 => mcp1_rx_64_data_out(7),
      O => \mcp1_rx_ebuff_data_reg[63]\(7)
    );
\mcp1_rx_ebuff_data[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(8),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(8)
    );
\mcp1_rx_ebuff_data[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"11E0"
    )
        port map (
      I0 => \^next_state\(0),
      I1 => \FSM_sequential_mcp1_state_reg[1]_0\(0),
      I2 => mcp1_rx_64_data_out(9),
      I3 => \^next_state\(1),
      O => \mcp1_rx_ebuff_data_reg[63]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_fsm is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    comp_7 : out STD_LOGIC;
    \mcp1_data_pipe_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    comp_6 : out STD_LOGIC;
    comp_5 : out STD_LOGIC;
    comp_4 : out STD_LOGIC;
    comp_3 : out STD_LOGIC;
    comp_2 : out STD_LOGIC;
    comp_7_0 : out STD_LOGIC;
    comp_6_1 : out STD_LOGIC;
    comp_5_2 : out STD_LOGIC;
    comp_4_3 : out STD_LOGIC;
    comp_3_4 : out STD_LOGIC;
    comp_2_5 : out STD_LOGIC;
    mcp1_err_block_count_inc_out_reg : out STD_LOGIC;
    \mcp1_rx_ebuff_data_reg[56]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_ctrl_pipe_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    comp_8 : out STD_LOGIC;
    comp_2_6 : out STD_LOGIC;
    comp_1 : out STD_LOGIC;
    comp_1_7 : out STD_LOGIC;
    comp_0 : out STD_LOGIC;
    comp_0_8 : out STD_LOGIC;
    comp_8_9 : out STD_LOGIC;
    comp_2_10 : out STD_LOGIC;
    comp_1_11 : out STD_LOGIC;
    comp_1_12 : out STD_LOGIC;
    comp_0_13 : out STD_LOGIC;
    comp_0_14 : out STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[65]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    mcp1_b_lock_reg : in STD_LOGIC;
    \outreg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxreset_6_reg : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__11\ : in STD_LOGIC;
    \mcp1_r_type_reg_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_mcp1_state_reg[0]_0\ : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rxusrclk2 : in STD_LOGIC;
    \mcp1_rx_64_data_out_reg[63]\ : in STD_LOGIC_VECTOR ( 61 downto 0 );
    \rxusrclk2_en156_reg_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_rx_64_data_out_reg[56]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    next_state : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \mcp1_r_type_reg_reg[1]\ : in STD_LOGIC;
    \mcp1_r_type_reg_reg[1]_0\ : in STD_LOGIC;
    mcp1_b_lock_reg_0 : in STD_LOGIC;
    \mcp1_r_type_reg_reg[2]\ : in STD_LOGIC;
    \mcp1_r_type_reg_reg[2]_0\ : in STD_LOGIC;
    \mcp1_r_type_reg_reg[2]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_fsm : entity is "ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_fsm";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_fsm;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_fsm is
  signal \FSM_sequential_mcp1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_mcp1_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \^mcp1_ctrl_pipe_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^mcp1_data_pipe_reg[63]\ : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal mcp1_err_block_count_inc_out_i_3_n_0 : STD_LOGIC;
  signal \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\ : STD_LOGIC;
  signal \^mcp1_rx_ebuff_data_reg[56]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal rx_ebuff_data_t : STD_LOGIC_VECTOR ( 56 downto 24 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_mcp1_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_mcp1_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_mcp1_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[24]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \mcp1_rx_ebuff_data[56]_i_1\ : label is "soft_lutpair364";
begin
  \mcp1_ctrl_pipe_reg[7]\(7 downto 0) <= \^mcp1_ctrl_pipe_reg[7]\(7 downto 0);
  \mcp1_data_pipe_reg[63]\(63 downto 0) <= \^mcp1_data_pipe_reg[63]\(63 downto 0);
  \mcp1_rx_ebuff_data_reg[56]_0\(0) <= \^mcp1_rx_ebuff_data_reg[56]_0\(0);
  \out\(2 downto 0) <= \^out\(2 downto 0);
\FSM_sequential_mcp1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \^out\(0),
      I1 => \rxusrclk2_en156_reg_rep__11\,
      I2 => \mcp1_r_type_reg_reg[2]_0\,
      I3 => \^out\(2),
      I4 => \mcp1_r_type_reg_reg[2]_1\,
      I5 => mcp1_b_lock_reg_0,
      O => \FSM_sequential_mcp1_state[0]_i_1__0_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \^out\(1),
      I1 => \rxusrclk2_en156_reg_rep__11\,
      I2 => \mcp1_r_type_reg_reg[2]\,
      I3 => \^out\(2),
      I4 => \FSM_sequential_mcp1_state[1]_i_3_n_0\,
      I5 => mcp1_b_lock_reg_0,
      O => \FSM_sequential_mcp1_state[1]_i_1__0_n_0\
    );
\FSM_sequential_mcp1_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \mcp1_r_type_reg_reg[0]\,
      O => \FSM_sequential_mcp1_state[1]_i_3_n_0\
    );
\FSM_sequential_mcp1_state[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \^out\(2),
      I1 => \rxusrclk2_en156_reg_rep__11\,
      I2 => \mcp1_r_type_reg_reg[1]\,
      I3 => \^out\(2),
      I4 => \mcp1_r_type_reg_reg[1]_0\,
      I5 => mcp1_b_lock_reg_0,
      O => \FSM_sequential_mcp1_state[2]_i_1__0_n_0\
    );
\FSM_sequential_mcp1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \FSM_sequential_mcp1_state[0]_i_1__0_n_0\,
      Q => \^out\(0),
      R => '0'
    );
\FSM_sequential_mcp1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \FSM_sequential_mcp1_state[1]_i_1__0_n_0\,
      Q => \^out\(1),
      R => '0'
    );
\FSM_sequential_mcp1_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \FSM_sequential_mcp1_state[2]_i_1__0_n_0\,
      Q => \^out\(2),
      R => '0'
    );
mcp1_err_block_count_inc_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800080008FFF8000"
    )
        port map (
      I0 => CO(0),
      I1 => \rx_66_enc_reg_reg[65]\(0),
      I2 => mcp1_b_lock_reg,
      I3 => \outreg_reg[2]\(0),
      I4 => mcp1_err_block_count_inc_out_i_3_n_0,
      I5 => \^out\(2),
      O => mcp1_err_block_count_inc_out_reg
    );
mcp1_err_block_count_inc_out_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      O => mcp1_err_block_count_inc_out_i_3_n_0
    );
\mcp1_rx_ebuff_ctrl[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => rxreset_6_reg,
      I1 => \^out\(0),
      I2 => \^out\(1),
      I3 => \^out\(2),
      I4 => \rxusrclk2_en156_reg_rep__11\,
      O => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^out\(1),
      I1 => \mcp1_r_type_reg_reg[0]\,
      I2 => \^out\(0),
      I3 => \^out\(2),
      I4 => \FSM_sequential_mcp1_state_reg[0]_0\,
      O => \^mcp1_rx_ebuff_data_reg[56]_0\(0)
    );
\mcp1_rx_ebuff_ctrl_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => D(0),
      Q => \^mcp1_ctrl_pipe_reg[7]\(0),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => D(1),
      Q => \^mcp1_ctrl_pipe_reg[7]\(1),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => D(2),
      Q => \^mcp1_ctrl_pipe_reg[7]\(2),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => D(3),
      Q => \^mcp1_ctrl_pipe_reg[7]\(3),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => D(4),
      Q => \^mcp1_ctrl_pipe_reg[7]\(4),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => D(5),
      Q => \^mcp1_ctrl_pipe_reg[7]\(5),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => D(6),
      Q => \^mcp1_ctrl_pipe_reg[7]\(6),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_ctrl_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => D(7),
      Q => \^mcp1_ctrl_pipe_reg[7]\(7),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE3"
    )
        port map (
      I0 => \mcp1_rx_64_data_out_reg[56]\(0),
      I1 => next_state(1),
      I2 => next_state(0),
      I3 => \^mcp1_rx_ebuff_data_reg[56]_0\(0),
      O => rx_ebuff_data_t(24)
    );
\mcp1_rx_ebuff_data[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE3"
    )
        port map (
      I0 => \mcp1_rx_64_data_out_reg[56]\(1),
      I1 => next_state(1),
      I2 => next_state(0),
      I3 => \^mcp1_rx_ebuff_data_reg[56]_0\(0),
      O => rx_ebuff_data_t(56)
    );
\mcp1_rx_ebuff_data_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(0),
      Q => \^mcp1_data_pipe_reg[63]\(0),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(10),
      Q => \^mcp1_data_pipe_reg[63]\(10),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(11),
      Q => \^mcp1_data_pipe_reg[63]\(11),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(12),
      Q => \^mcp1_data_pipe_reg[63]\(12),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(13),
      Q => \^mcp1_data_pipe_reg[63]\(13),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(14),
      Q => \^mcp1_data_pipe_reg[63]\(14),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(15),
      Q => \^mcp1_data_pipe_reg[63]\(15),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(16),
      Q => \^mcp1_data_pipe_reg[63]\(16),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(17),
      Q => \^mcp1_data_pipe_reg[63]\(17),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(18),
      Q => \^mcp1_data_pipe_reg[63]\(18),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(19),
      Q => \^mcp1_data_pipe_reg[63]\(19),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(1),
      Q => \^mcp1_data_pipe_reg[63]\(1),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(20),
      Q => \^mcp1_data_pipe_reg[63]\(20),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(21),
      Q => \^mcp1_data_pipe_reg[63]\(21),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(22),
      Q => \^mcp1_data_pipe_reg[63]\(22),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(23),
      Q => \^mcp1_data_pipe_reg[63]\(23),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => rx_ebuff_data_t(24),
      Q => \^mcp1_data_pipe_reg[63]\(24),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(24),
      Q => \^mcp1_data_pipe_reg[63]\(25),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(25),
      Q => \^mcp1_data_pipe_reg[63]\(26),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(26),
      Q => \^mcp1_data_pipe_reg[63]\(27),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(27),
      Q => \^mcp1_data_pipe_reg[63]\(28),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(28),
      Q => \^mcp1_data_pipe_reg[63]\(29),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(2),
      Q => \^mcp1_data_pipe_reg[63]\(2),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(29),
      Q => \^mcp1_data_pipe_reg[63]\(30),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(30),
      Q => \^mcp1_data_pipe_reg[63]\(31),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(31),
      Q => \^mcp1_data_pipe_reg[63]\(32),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(32),
      Q => \^mcp1_data_pipe_reg[63]\(33),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[34]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(33),
      Q => \^mcp1_data_pipe_reg[63]\(34),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[35]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(34),
      Q => \^mcp1_data_pipe_reg[63]\(35),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[36]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(35),
      Q => \^mcp1_data_pipe_reg[63]\(36),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(36),
      Q => \^mcp1_data_pipe_reg[63]\(37),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(37),
      Q => \^mcp1_data_pipe_reg[63]\(38),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[39]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(38),
      Q => \^mcp1_data_pipe_reg[63]\(39),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(3),
      Q => \^mcp1_data_pipe_reg[63]\(3),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(39),
      Q => \^mcp1_data_pipe_reg[63]\(40),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(40),
      Q => \^mcp1_data_pipe_reg[63]\(41),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(41),
      Q => \^mcp1_data_pipe_reg[63]\(42),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(42),
      Q => \^mcp1_data_pipe_reg[63]\(43),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(43),
      Q => \^mcp1_data_pipe_reg[63]\(44),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(44),
      Q => \^mcp1_data_pipe_reg[63]\(45),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(45),
      Q => \^mcp1_data_pipe_reg[63]\(46),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(46),
      Q => \^mcp1_data_pipe_reg[63]\(47),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(47),
      Q => \^mcp1_data_pipe_reg[63]\(48),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(48),
      Q => \^mcp1_data_pipe_reg[63]\(49),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(4),
      Q => \^mcp1_data_pipe_reg[63]\(4),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(49),
      Q => \^mcp1_data_pipe_reg[63]\(50),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(50),
      Q => \^mcp1_data_pipe_reg[63]\(51),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(51),
      Q => \^mcp1_data_pipe_reg[63]\(52),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(52),
      Q => \^mcp1_data_pipe_reg[63]\(53),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(53),
      Q => \^mcp1_data_pipe_reg[63]\(54),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(54),
      Q => \^mcp1_data_pipe_reg[63]\(55),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[56]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => rx_ebuff_data_t(56),
      Q => \^mcp1_data_pipe_reg[63]\(56),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(55),
      Q => \^mcp1_data_pipe_reg[63]\(57),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(56),
      Q => \^mcp1_data_pipe_reg[63]\(58),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(57),
      Q => \^mcp1_data_pipe_reg[63]\(59),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(5),
      Q => \^mcp1_data_pipe_reg[63]\(5),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(58),
      Q => \^mcp1_data_pipe_reg[63]\(60),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(59),
      Q => \^mcp1_data_pipe_reg[63]\(61),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(60),
      Q => \^mcp1_data_pipe_reg[63]\(62),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(61),
      Q => \^mcp1_data_pipe_reg[63]\(63),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(6),
      Q => \^mcp1_data_pipe_reg[63]\(6),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(7),
      Q => \^mcp1_data_pipe_reg[63]\(7),
      S => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(8),
      Q => \^mcp1_data_pipe_reg[63]\(8),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
\mcp1_rx_ebuff_data_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__1\(0),
      D => \mcp1_rx_64_data_out_reg[63]\(9),
      Q => \^mcp1_data_pipe_reg[63]\(9),
      R => \mcp1_rx_ebuff_ctrl[7]_i_1_n_0\
    );
muxcy_i0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(2),
      I1 => \^mcp1_data_pipe_reg[63]\(3),
      I2 => \^mcp1_data_pipe_reg[63]\(0),
      I3 => \^mcp1_data_pipe_reg[63]\(1),
      O => comp_0
    );
\muxcy_i0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(0),
      I1 => \^mcp1_data_pipe_reg[63]\(1),
      I2 => \^mcp1_data_pipe_reg[63]\(3),
      I3 => \^mcp1_data_pipe_reg[63]\(2),
      O => comp_0_8
    );
\muxcy_i0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(34),
      I1 => \^mcp1_data_pipe_reg[63]\(35),
      I2 => \^mcp1_data_pipe_reg[63]\(32),
      I3 => \^mcp1_data_pipe_reg[63]\(33),
      O => comp_0_13
    );
\muxcy_i0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(32),
      I1 => \^mcp1_data_pipe_reg[63]\(33),
      I2 => \^mcp1_data_pipe_reg[63]\(35),
      I3 => \^mcp1_data_pipe_reg[63]\(34),
      O => comp_0_14
    );
muxcy_i1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(7),
      I1 => \^mcp1_data_pipe_reg[63]\(6),
      I2 => \^mcp1_data_pipe_reg[63]\(4),
      I3 => \^mcp1_data_pipe_reg[63]\(5),
      O => comp_1
    );
\muxcy_i1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(5),
      I1 => \^mcp1_data_pipe_reg[63]\(6),
      I2 => \^mcp1_data_pipe_reg[63]\(4),
      I3 => \^mcp1_data_pipe_reg[63]\(7),
      O => comp_1_7
    );
\muxcy_i1_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(39),
      I1 => \^mcp1_data_pipe_reg[63]\(38),
      I2 => \^mcp1_data_pipe_reg[63]\(36),
      I3 => \^mcp1_data_pipe_reg[63]\(37),
      O => comp_1_11
    );
\muxcy_i1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(37),
      I1 => \^mcp1_data_pipe_reg[63]\(38),
      I2 => \^mcp1_data_pipe_reg[63]\(36),
      I3 => \^mcp1_data_pipe_reg[63]\(39),
      O => comp_1_12
    );
muxcy_i2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(10),
      I1 => \^mcp1_data_pipe_reg[63]\(11),
      I2 => \^mcp1_data_pipe_reg[63]\(8),
      I3 => \^mcp1_data_pipe_reg[63]\(9),
      O => comp_2
    );
\muxcy_i2_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(42),
      I1 => \^mcp1_data_pipe_reg[63]\(43),
      I2 => \^mcp1_data_pipe_reg[63]\(40),
      I3 => \^mcp1_data_pipe_reg[63]\(41),
      O => comp_2_5
    );
\muxcy_i2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^mcp1_ctrl_pipe_reg[7]\(3),
      I1 => \^mcp1_ctrl_pipe_reg[7]\(2),
      I2 => \^mcp1_ctrl_pipe_reg[7]\(0),
      I3 => \^mcp1_ctrl_pipe_reg[7]\(1),
      O => comp_2_6
    );
\muxcy_i2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^mcp1_ctrl_pipe_reg[7]\(7),
      I1 => \^mcp1_ctrl_pipe_reg[7]\(6),
      I2 => \^mcp1_ctrl_pipe_reg[7]\(4),
      I3 => \^mcp1_ctrl_pipe_reg[7]\(5),
      O => comp_2_10
    );
muxcy_i3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(15),
      I1 => \^mcp1_data_pipe_reg[63]\(14),
      I2 => \^mcp1_data_pipe_reg[63]\(12),
      I3 => \^mcp1_data_pipe_reg[63]\(13),
      O => comp_3
    );
\muxcy_i3_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(47),
      I1 => \^mcp1_data_pipe_reg[63]\(46),
      I2 => \^mcp1_data_pipe_reg[63]\(44),
      I3 => \^mcp1_data_pipe_reg[63]\(45),
      O => comp_3_4
    );
muxcy_i4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(18),
      I1 => \^mcp1_data_pipe_reg[63]\(19),
      I2 => \^mcp1_data_pipe_reg[63]\(16),
      I3 => \^mcp1_data_pipe_reg[63]\(17),
      O => comp_4
    );
\muxcy_i4_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(50),
      I1 => \^mcp1_data_pipe_reg[63]\(51),
      I2 => \^mcp1_data_pipe_reg[63]\(48),
      I3 => \^mcp1_data_pipe_reg[63]\(49),
      O => comp_4_3
    );
muxcy_i5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(23),
      I1 => \^mcp1_data_pipe_reg[63]\(22),
      I2 => \^mcp1_data_pipe_reg[63]\(20),
      I3 => \^mcp1_data_pipe_reg[63]\(21),
      O => comp_5
    );
\muxcy_i5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(55),
      I1 => \^mcp1_data_pipe_reg[63]\(54),
      I2 => \^mcp1_data_pipe_reg[63]\(52),
      I3 => \^mcp1_data_pipe_reg[63]\(53),
      O => comp_5_2
    );
muxcy_i6_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(26),
      I1 => \^mcp1_data_pipe_reg[63]\(27),
      I2 => \^mcp1_data_pipe_reg[63]\(24),
      I3 => \^mcp1_data_pipe_reg[63]\(25),
      O => comp_6
    );
\muxcy_i6_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(58),
      I1 => \^mcp1_data_pipe_reg[63]\(59),
      I2 => \^mcp1_data_pipe_reg[63]\(56),
      I3 => \^mcp1_data_pipe_reg[63]\(57),
      O => comp_6_1
    );
muxcy_i7_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(31),
      I1 => \^mcp1_data_pipe_reg[63]\(30),
      I2 => \^mcp1_data_pipe_reg[63]\(28),
      I3 => \^mcp1_data_pipe_reg[63]\(29),
      O => comp_7
    );
\muxcy_i7_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^mcp1_data_pipe_reg[63]\(63),
      I1 => \^mcp1_data_pipe_reg[63]\(62),
      I2 => \^mcp1_data_pipe_reg[63]\(60),
      I3 => \^mcp1_data_pipe_reg[63]\(61),
      O => comp_7_0
    );
muxcy_i8_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^mcp1_ctrl_pipe_reg[7]\(3),
      I1 => \^mcp1_ctrl_pipe_reg[7]\(2),
      I2 => \^mcp1_ctrl_pipe_reg[7]\(0),
      I3 => \^mcp1_ctrl_pipe_reg[7]\(1),
      O => comp_8
    );
\muxcy_i8_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^mcp1_ctrl_pipe_reg[7]\(7),
      I1 => \^mcp1_ctrl_pipe_reg[7]\(6),
      I2 => \^mcp1_ctrl_pipe_reg[7]\(4),
      I3 => \^mcp1_ctrl_pipe_reg[7]\(5),
      O => comp_8_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_test is
  port (
    mcp1_ignore_next_mismatch : out STD_LOGIC;
    err_block_count_inc : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__10\ : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__11\ : in STD_LOGIC;
    mcp1_b_lock_reg : in STD_LOGIC;
    mcp1_b_lock_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_en156_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_test : entity is "ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_test";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_test;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_test is
  signal \^err_block_count_inc\ : STD_LOGIC;
  signal \mcp1_block_count[6]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_block_count_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal mcp1_err_block_count_inc_out_i_1_n_0 : STD_LOGIC;
  signal \^mcp1_ignore_next_mismatch\ : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_1_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_3_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_4_n_0 : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mcp1_block_count[1]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \mcp1_block_count[2]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \mcp1_block_count[3]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \mcp1_block_count[4]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \mcp1_block_count[6]_i_2\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of mcp1_ignore_next_mismatch_i_4 : label is "soft_lutpair367";
begin
  err_block_count_inc <= \^err_block_count_inc\;
  mcp1_ignore_next_mismatch <= \^mcp1_ignore_next_mismatch\;
\mcp1_block_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mcp1_block_count_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\mcp1_block_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mcp1_block_count_reg__0\(1),
      I1 => \mcp1_block_count_reg__0\(0),
      O => \p_0_in__1\(1)
    );
\mcp1_block_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mcp1_block_count_reg__0\(2),
      I1 => \mcp1_block_count_reg__0\(0),
      I2 => \mcp1_block_count_reg__0\(1),
      O => \p_0_in__1\(2)
    );
\mcp1_block_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \mcp1_block_count_reg__0\(3),
      I1 => \mcp1_block_count_reg__0\(1),
      I2 => \mcp1_block_count_reg__0\(0),
      I3 => \mcp1_block_count_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\mcp1_block_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \mcp1_block_count_reg__0\(4),
      I1 => \mcp1_block_count_reg__0\(2),
      I2 => \mcp1_block_count_reg__0\(0),
      I3 => \mcp1_block_count_reg__0\(1),
      I4 => \mcp1_block_count_reg__0\(3),
      O => \p_0_in__1\(4)
    );
\mcp1_block_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \mcp1_block_count_reg__0\(5),
      I1 => \mcp1_block_count_reg__0\(3),
      I2 => \mcp1_block_count_reg__0\(1),
      I3 => \mcp1_block_count_reg__0\(0),
      I4 => \mcp1_block_count_reg__0\(2),
      I5 => \mcp1_block_count_reg__0\(4),
      O => \p_0_in__1\(5)
    );
\mcp1_block_count[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \mcp1_block_count_reg__0\(6),
      I1 => \mcp1_block_count[6]_i_2_n_0\,
      I2 => \mcp1_block_count_reg__0\(5),
      O => \p_0_in__1\(6)
    );
\mcp1_block_count[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \mcp1_block_count_reg__0\(4),
      I1 => \mcp1_block_count_reg__0\(2),
      I2 => \mcp1_block_count_reg__0\(0),
      I3 => \mcp1_block_count_reg__0\(1),
      I4 => \mcp1_block_count_reg__0\(3),
      O => \mcp1_block_count[6]_i_2_n_0\
    );
\mcp1_block_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \p_0_in__1\(0),
      Q => \mcp1_block_count_reg__0\(0),
      R => SR(0)
    );
\mcp1_block_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \p_0_in__1\(1),
      Q => \mcp1_block_count_reg__0\(1),
      R => SR(0)
    );
\mcp1_block_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \p_0_in__1\(2),
      Q => \mcp1_block_count_reg__0\(2),
      R => SR(0)
    );
\mcp1_block_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \p_0_in__1\(3),
      Q => \mcp1_block_count_reg__0\(3),
      R => SR(0)
    );
\mcp1_block_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \p_0_in__1\(4),
      Q => \mcp1_block_count_reg__0\(4),
      R => SR(0)
    );
\mcp1_block_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \p_0_in__1\(5),
      Q => \mcp1_block_count_reg__0\(5),
      R => SR(0)
    );
\mcp1_block_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_reg(0),
      D => \p_0_in__1\(6),
      Q => \mcp1_block_count_reg__0\(6),
      R => SR(0)
    );
mcp1_err_block_count_inc_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \^err_block_count_inc\,
      I1 => \rxusrclk2_en156_reg_rep__11\,
      I2 => mcp1_b_lock_reg,
      I3 => mcp1_b_lock_reg_0,
      I4 => SR(0),
      O => mcp1_err_block_count_inc_out_i_1_n_0
    );
mcp1_err_block_count_inc_out_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_err_block_count_inc_out_i_1_n_0,
      Q => \^err_block_count_inc\,
      R => '0'
    );
mcp1_ignore_next_mismatch_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => mcp1_b_lock_reg_0,
      I1 => \^mcp1_ignore_next_mismatch\,
      I2 => mcp1_ignore_next_mismatch_i_3_n_0,
      I3 => mcp1_ignore_next_mismatch_i_4_n_0,
      I4 => SR(0),
      O => mcp1_ignore_next_mismatch_i_1_n_0
    );
mcp1_ignore_next_mismatch_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \mcp1_block_count_reg__0\(2),
      I1 => \mcp1_block_count_reg__0\(3),
      I2 => \rxusrclk2_en156_reg_rep__10\,
      I3 => \mcp1_block_count_reg__0\(6),
      O => mcp1_ignore_next_mismatch_i_3_n_0
    );
mcp1_ignore_next_mismatch_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \mcp1_block_count_reg__0\(0),
      I1 => \mcp1_block_count_reg__0\(1),
      I2 => \mcp1_block_count_reg__0\(5),
      I3 => \mcp1_block_count_reg__0\(4),
      O => mcp1_ignore_next_mismatch_i_4_n_0
    );
mcp1_ignore_next_mismatch_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_ignore_next_mismatch_i_1_n_0,
      Q => \^mcp1_ignore_next_mismatch\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxratecounter is
  port (
    eq_rxusrclk2_en156 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mcp1_rx_ebuff_ctrl_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mcp1_rx_ebuff_data_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[46]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_rx_66_enc_reg_reg[18]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mcp1_rx_66_enc_reg_reg[65]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_rx_64_data_out_reg[63]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \mcp1_rx_66_raw_reg[46]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c6_reg[7]\ : out STD_LOGIC;
    mcp1_err_block_count_inc_out_reg : out STD_LOGIC;
    mcp1_state : out STD_LOGIC;
    \mcp1_r_type_next_reg_reg[2]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c0_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c2_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c3_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c7_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c5_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c4_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c6_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 65 downto 0 );
    rxusrclk2 : in STD_LOGIC;
    rxdatavalid : in STD_LOGIC;
    rxheadervalid : in STD_LOGIC;
    \mcp1_state_reg[0]\ : in STD_LOGIC;
    rxreset_5_reg : in STD_LOGIC;
    DecodeWord0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[10]\ : in STD_LOGIC;
    DecodeWord1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DecodeWord2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DecodeWord6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rx_66_enc_reg_reg[45]\ : in STD_LOGIC;
    DecodeWord3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DecodeWord5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdatavalid_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 33 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxratecounter : entity is "ten_gig_eth_pcs_pma_v6_0_3_rxratecounter";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxratecounter;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxratecounter is
  signal \^mcp1_dec_c6_reg[7]\ : STD_LOGIC;
  signal \^mcp1_err_block_count_inc_out_reg\ : STD_LOGIC;
  signal rxusrclk2_en156_dup1_reg_n_0 : STD_LOGIC;
  attribute MAX_FANOUT : string;
  attribute MAX_FANOUT of rxusrclk2_en156_dup1_reg_n_0 : signal is "50";
  attribute RTL_MAX_FANOUT : string;
  attribute RTL_MAX_FANOUT of rxusrclk2_en156_dup1_reg_n_0 : signal is "found";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of rxusrclk2_en156_dup1_reg_n_0 : signal is "no";
  signal rxusrclk2_en156_dup2_reg_n_0 : STD_LOGIC;
  attribute MAX_FANOUT of rxusrclk2_en156_dup2_reg_n_0 : signal is "50";
  attribute RTL_MAX_FANOUT of rxusrclk2_en156_dup2_reg_n_0 : signal is "found";
  attribute equivalent_register_removal of rxusrclk2_en156_dup2_reg_n_0 : signal is "no";
  signal rxusrclk2_en156_dup3_reg_n_0 : STD_LOGIC;
  attribute MAX_FANOUT of rxusrclk2_en156_dup3_reg_n_0 : signal is "50";
  attribute RTL_MAX_FANOUT of rxusrclk2_en156_dup3_reg_n_0 : signal is "found";
  attribute equivalent_register_removal of rxusrclk2_en156_dup3_reg_n_0 : signal is "no";
  signal rxusrclk2_en156_i_1_n_0 : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of eq_rxusrclk2_en156_reg : label is "yes";
  attribute equivalent_register_removal of eq_rxusrclk2_en156_reg : label is "no";
  attribute RTL_MAX_FANOUT of rxusrclk2_en156_dup1_reg : label is "found";
  attribute equivalent_register_removal of rxusrclk2_en156_dup1_reg : label is "no";
  attribute RTL_MAX_FANOUT of rxusrclk2_en156_dup2_reg : label is "found";
  attribute equivalent_register_removal of rxusrclk2_en156_dup2_reg : label is "no";
  attribute RTL_MAX_FANOUT of rxusrclk2_en156_dup3_reg : label is "found";
  attribute equivalent_register_removal of rxusrclk2_en156_dup3_reg : label is "no";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of rxusrclk2_en156_reg : label is "rxusrclk2_en156_reg";
  attribute ORIG_CELL_NAME of rxusrclk2_en156_reg_rep : label is "rxusrclk2_en156_reg";
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__0\ : label is "rxusrclk2_en156_reg";
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__1\ : label is "rxusrclk2_en156_reg";
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__10\ : label is "rxusrclk2_en156_reg";
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__11\ : label is "rxusrclk2_en156_reg";
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__2\ : label is "rxusrclk2_en156_reg";
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__3\ : label is "rxusrclk2_en156_reg";
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__4\ : label is "rxusrclk2_en156_reg";
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__5\ : label is "rxusrclk2_en156_reg";
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__6\ : label is "rxusrclk2_en156_reg";
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__7\ : label is "rxusrclk2_en156_reg";
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__8\ : label is "rxusrclk2_en156_reg";
  attribute ORIG_CELL_NAME of \rxusrclk2_en156_reg_rep__9\ : label is "rxusrclk2_en156_reg";
begin
  \mcp1_dec_c6_reg[7]\ <= \^mcp1_dec_c6_reg[7]\;
  mcp1_err_block_count_inc_out_reg <= \^mcp1_err_block_count_inc_out_reg\;
eq_rxusrclk2_en156_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => eq_rxusrclk2_en156,
      R => '0'
    );
\mcp1_dec_c0[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mcp1_dec_c6_reg[7]\,
      I1 => \rx_66_enc_reg_reg[10]\,
      O => \mcp1_dec_c0_reg[7]\(0)
    );
\mcp1_dec_c1[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mcp1_dec_c6_reg[7]\,
      I1 => DecodeWord0(0),
      O => SR(0)
    );
\mcp1_dec_c2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mcp1_dec_c6_reg[7]\,
      I1 => DecodeWord1(0),
      O => \mcp1_dec_c2_reg[7]\(0)
    );
\mcp1_dec_c3[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mcp1_dec_c6_reg[7]\,
      I1 => DecodeWord2(0),
      O => \mcp1_dec_c3_reg[7]\(0)
    );
\mcp1_dec_c4[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mcp1_dec_c6_reg[7]\,
      I1 => DecodeWord3(0),
      O => \mcp1_dec_c4_reg[7]\(0)
    );
\mcp1_dec_c5[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^mcp1_dec_c6_reg[7]\,
      I1 => \rx_66_enc_reg_reg[45]\,
      O => \mcp1_dec_c5_reg[7]\(0)
    );
\mcp1_dec_c6[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mcp1_dec_c6_reg[7]\,
      I1 => DecodeWord5(0),
      O => \mcp1_dec_c6_reg[7]_0\(0)
    );
\mcp1_dec_c7[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mcp1_dec_c6_reg[7]\,
      I1 => DecodeWord6(0),
      O => \mcp1_dec_c7_reg[7]\(0)
    );
\mcp1_r_type_next_reg[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^mcp1_dec_c6_reg[7]\,
      I1 => rxreset_5_reg,
      O => \mcp1_r_type_next_reg_reg[2]\
    );
\mcp1_state[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^mcp1_err_block_count_inc_out_reg\,
      I1 => \mcp1_state_reg[0]\,
      O => mcp1_state
    );
\rx_66_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(0),
      Q => D(0),
      R => '0'
    );
\rx_66_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(10),
      Q => D(10),
      R => '0'
    );
\rx_66_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(11),
      Q => D(11),
      R => '0'
    );
\rx_66_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(12),
      Q => D(12),
      R => '0'
    );
\rx_66_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(13),
      Q => D(13),
      R => '0'
    );
\rx_66_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(14),
      Q => D(14),
      R => '0'
    );
\rx_66_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(15),
      Q => D(15),
      R => '0'
    );
\rx_66_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(16),
      Q => D(16),
      R => '0'
    );
\rx_66_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(17),
      Q => D(17),
      R => '0'
    );
\rx_66_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(18),
      Q => D(18),
      R => '0'
    );
\rx_66_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(19),
      Q => D(19),
      R => '0'
    );
\rx_66_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(1),
      Q => D(1),
      R => '0'
    );
\rx_66_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(20),
      Q => D(20),
      R => '0'
    );
\rx_66_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(21),
      Q => D(21),
      R => '0'
    );
\rx_66_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(22),
      Q => D(22),
      R => '0'
    );
\rx_66_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(23),
      Q => D(23),
      R => '0'
    );
\rx_66_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(24),
      Q => D(24),
      R => '0'
    );
\rx_66_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(25),
      Q => D(25),
      R => '0'
    );
\rx_66_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(26),
      Q => D(26),
      R => '0'
    );
\rx_66_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(27),
      Q => D(27),
      R => '0'
    );
\rx_66_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(28),
      Q => D(28),
      R => '0'
    );
\rx_66_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(29),
      Q => D(29),
      R => '0'
    );
\rx_66_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(2),
      Q => D(2),
      R => '0'
    );
\rx_66_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(30),
      Q => D(30),
      R => '0'
    );
\rx_66_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(31),
      Q => D(31),
      R => '0'
    );
\rx_66_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(32),
      Q => D(32),
      R => '0'
    );
\rx_66_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(33),
      Q => D(33),
      R => '0'
    );
\rx_66_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(2),
      Q => D(34),
      R => '0'
    );
\rx_66_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(3),
      Q => D(35),
      R => '0'
    );
\rx_66_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(4),
      Q => D(36),
      R => '0'
    );
\rx_66_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(5),
      Q => D(37),
      R => '0'
    );
\rx_66_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(6),
      Q => D(38),
      R => '0'
    );
\rx_66_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(7),
      Q => D(39),
      R => '0'
    );
\rx_66_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(3),
      Q => D(3),
      R => '0'
    );
\rx_66_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(8),
      Q => D(40),
      R => '0'
    );
\rx_66_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(9),
      Q => D(41),
      R => '0'
    );
\rx_66_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(10),
      Q => D(42),
      R => '0'
    );
\rx_66_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(11),
      Q => D(43),
      R => '0'
    );
\rx_66_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(12),
      Q => D(44),
      R => '0'
    );
\rx_66_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(13),
      Q => D(45),
      R => '0'
    );
\rx_66_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(14),
      Q => D(46),
      R => '0'
    );
\rx_66_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(15),
      Q => D(47),
      R => '0'
    );
\rx_66_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(16),
      Q => D(48),
      R => '0'
    );
\rx_66_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(17),
      Q => D(49),
      R => '0'
    );
\rx_66_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(4),
      Q => D(4),
      R => '0'
    );
\rx_66_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(18),
      Q => D(50),
      R => '0'
    );
\rx_66_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(19),
      Q => D(51),
      R => '0'
    );
\rx_66_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(20),
      Q => D(52),
      R => '0'
    );
\rx_66_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(21),
      Q => D(53),
      R => '0'
    );
\rx_66_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(22),
      Q => D(54),
      R => '0'
    );
\rx_66_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(23),
      Q => D(55),
      R => '0'
    );
\rx_66_out_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(24),
      Q => D(56),
      R => '0'
    );
\rx_66_out_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(25),
      Q => D(57),
      R => '0'
    );
\rx_66_out_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(26),
      Q => D(58),
      R => '0'
    );
\rx_66_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(27),
      Q => D(59),
      R => '0'
    );
\rx_66_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(5),
      Q => D(5),
      R => '0'
    );
\rx_66_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(28),
      Q => D(60),
      R => '0'
    );
\rx_66_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(29),
      Q => D(61),
      R => '0'
    );
\rx_66_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(30),
      Q => D(62),
      R => '0'
    );
\rx_66_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(31),
      Q => D(63),
      R => '0'
    );
\rx_66_out_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(32),
      Q => D(64),
      R => '0'
    );
\rx_66_out_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxusrclk2_en156_i_1_n_0,
      D => Q(33),
      Q => D(65),
      R => '0'
    );
\rx_66_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(6),
      Q => D(6),
      R => '0'
    );
\rx_66_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(7),
      Q => D(7),
      R => '0'
    );
\rx_66_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(8),
      Q => D(8),
      R => '0'
    );
\rx_66_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => rxdatavalid_reg(0),
      D => Q(9),
      Q => D(9),
      R => '0'
    );
rxusrclk2_en156_dup1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => rxusrclk2_en156_dup1_reg_n_0,
      R => '0'
    );
rxusrclk2_en156_dup2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => rxusrclk2_en156_dup2_reg_n_0,
      R => '0'
    );
rxusrclk2_en156_dup3_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => rxusrclk2_en156_dup3_reg_n_0,
      R => '0'
    );
rxusrclk2_en156_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxdatavalid,
      I1 => rxheadervalid,
      O => rxusrclk2_en156_i_1_n_0
    );
rxusrclk2_en156_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => E(1),
      R => '0'
    );
rxusrclk2_en156_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => E(0),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => \mcp1_rx_ebuff_ctrl_reg[1]\(0),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => \mcp1_rx_ebuff_data_reg[0]\(0),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => \^mcp1_dec_c6_reg[7]\,
      R => '0'
    );
\rxusrclk2_en156_reg_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => \^mcp1_err_block_count_inc_out_reg\,
      R => '0'
    );
\rxusrclk2_en156_reg_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => \mcp1_rx_ebuff_ctrl_reg[1]\(1),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => \rx_66_enc_reg_reg[46]\(0),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => \mcp1_rx_66_enc_reg_reg[18]\(0),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => \mcp1_rx_66_enc_reg_reg[65]\(0),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => \mcp1_rx_66_enc_reg_reg[18]\(1),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => \mcp1_rx_64_data_out_reg[63]\(1),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => \mcp1_rx_64_data_out_reg[63]\(0),
      R => '0'
    );
\rxusrclk2_en156_reg_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxusrclk2_en156_i_1_n_0,
      Q => \mcp1_rx_66_raw_reg[46]\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_seq_detect is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    comp_0_9 : in STD_LOGIC;
    comp_1_10 : in STD_LOGIC;
    comp_2_11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_seq_detect : entity is "ten_gig_eth_pcs_pma_v6_0_3_seq_detect";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_seq_detect;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_seq_detect is
  signal NLW_muxcy_i0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i0_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_muxcy_i0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i0_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of muxcy_i0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of muxcy_i0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i0_CARRY4 : label is "LO:O";
begin
muxcy_i0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(3),
      CO(2) => D(0),
      CO(1 downto 0) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(1 downto 0),
      CYINIT => '1',
      DI(3) => NLW_muxcy_i0_CARRY4_DI_UNCONNECTED(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_muxcy_i0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => NLW_muxcy_i0_CARRY4_S_UNCONNECTED(3),
      S(2) => comp_2_11,
      S(1) => comp_1_10,
      S(0) => comp_0_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_seq_detect_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    comp_0_12 : in STD_LOGIC;
    comp_1_13 : in STD_LOGIC;
    comp_2_14 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_seq_detect_44 : entity is "ten_gig_eth_pcs_pma_v6_0_3_seq_detect";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_seq_detect_44;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_seq_detect_44 is
  signal NLW_muxcy_i0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i0_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_muxcy_i0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_muxcy_i0_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of muxcy_i0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of muxcy_i0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of muxcy_i0_CARRY4 : label is "LO:O";
begin
muxcy_i0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(3),
      CO(2) => D(0),
      CO(1 downto 0) => NLW_muxcy_i0_CARRY4_CO_UNCONNECTED(1 downto 0),
      CYINIT => '1',
      DI(3) => NLW_muxcy_i0_CARRY4_DI_UNCONNECTED(3),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => NLW_muxcy_i0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => NLW_muxcy_i0_CARRY4_S_UNCONNECTED(3),
      S(2) => comp_2_14,
      S(1) => comp_1_13,
      S(0) => comp_0_12
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer is
  port (
    pcs_rxreset_int : out STD_LOGIC;
    rxreset : out STD_LOGIC;
    pcs_reset_core_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  signal \^pcs_rxreset_int\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
  pcs_rxreset_int <= \^pcs_rxreset_int\;
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => pcs_reset_core_reg,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d4,
      Q => \^pcs_rxreset_int\,
      R => '0'
    );
rxreset_local_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rxreset_rxusrclk2,
      I1 => \^pcs_rxreset_int\,
      O => rxreset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_21 is
  port (
    tx_disable : out STD_LOGIC;
    tx_disable_int : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_21 : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_21;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_21 is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => tx_disable_int,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d4,
      Q => tx_disable,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_22 is
  port (
    signal_detect_sync : out STD_LOGIC;
    signal_detect : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_22 : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_22;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_22 is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => signal_detect,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d4,
      Q => signal_detect_sync,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_26 is
  port (
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    b_lock : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_26 : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_26;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_26 is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => b_lock,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d4,
      Q => core_status(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_27 is
  port (
    pcs_hi_ber_core_int : out STD_LOGIC;
    hiber : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_27 : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_27;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_27 is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => hiber,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d4,
      Q => pcs_hi_ber_core_int,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_28 is
  port (
    pcs_rx_link_up_core_sync_int : out STD_LOGIC;
    pcs_rx_link_up_core_reg : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_28 : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_28;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_28 is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => pcs_rx_link_up_core_reg,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d4,
      Q => pcs_rx_link_up_core_sync_int,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_29 is
  port (
    signal_ok_reg : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    signal_detect : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    rxreset_1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_29 : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_29;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_29 is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  signal \^signal_ok_reg\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
  signal_ok_reg <= \^signal_ok_reg\;
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => signal_detect,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
\mcp1_sh_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxreset_1_reg,
      I1 => \^signal_ok_reg\,
      O => SR(0)
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => d4,
      Q => \^signal_ok_reg\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_40 is
  port (
    toggle_rdclk : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    toggle_reg : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    toggle_rdclk_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_40 : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_40;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_40 is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  signal \^toggle_rdclk\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
  toggle_rdclk <= \^toggle_rdclk\;
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => toggle_reg,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
\q[15]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^toggle_rdclk\,
      I1 => toggle_rdclk_reg,
      O => E(0)
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d4,
      Q => \^toggle_rdclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_41 is
  port (
    toggle_rdclk : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    toggle_reg : in STD_LOGIC;
    dclk : in STD_LOGIC;
    toggle_rdclk_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_41 : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_41;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_41 is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  signal \^toggle_rdclk\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
  toggle_rdclk <= \^toggle_rdclk\;
control_out_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^toggle_rdclk\,
      I1 => toggle_rdclk_reg,
      O => E(0)
    );
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => toggle_reg,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => d4,
      Q => \^toggle_rdclk\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_42 is
  port (
    q : out STD_LOGIC;
    can_insert_wra_comb : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_42 : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_42;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_42 is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => can_insert_wra_comb,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_45 is
  port (
    tx_prbs31_en : out STD_LOGIC;
    prbs31_tx_enable_core_reg : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_45 : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_45;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_45 is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => prbs31_tx_enable_core_reg,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d4,
      Q => tx_prbs31_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_46 is
  port (
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_loopback_core_int : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_46 : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_46;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_46 is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => pcs_loopback_core_int,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => d4,
      Q => sel0(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__21\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__21\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__21\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__21\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__21\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__22\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__22\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__22\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__22\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__22\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__23\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__23\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__23\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__23\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__23\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__24\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__24\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__24\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__24\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__24\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__25\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__25\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__25\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__25\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__25\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__26\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__26\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__26\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__26\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__26\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__27\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__27\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__27\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__27\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__27\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__28\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__28\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__28\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__28\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__28\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__29\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__29\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__29\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__29\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__29\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__30\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__30\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__30\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__30\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__30\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__31\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__31\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__31\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__31\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__31\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__32\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__32\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__32\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__32\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__32\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__33\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__33\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__33\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__33\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__33\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__34\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__34\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__34\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__34\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__34\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__35\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__35\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__35\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__35\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__35\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__36\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__36\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__36\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__36\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__36\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__37\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__37\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__37\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__37\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__37\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__38\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__38\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__38\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__38\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__38\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__39\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__39\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__39\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__39\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__39\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__40\ is
  port (
    clk : in STD_LOGIC;
    d : in STD_LOGIC;
    en : in STD_LOGIC;
    q : out STD_LOGIC
  );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__40\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__40\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__40\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__40\ is
  signal d1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of d1 : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of d1 : signal is "no";
  signal d1b : STD_LOGIC;
  attribute ASYNC_REG of d1b : signal is "true";
  attribute shreg_extract of d1b : signal is "no";
  signal d2 : STD_LOGIC;
  attribute ASYNC_REG of d2 : signal is "true";
  attribute shreg_extract of d2 : signal is "no";
  signal d3 : STD_LOGIC;
  attribute ASYNC_REG of d3 : signal is "true";
  attribute shreg_extract of d3 : signal is "no";
  signal d4 : STD_LOGIC;
  attribute ASYNC_REG of d4 : signal is "true";
  attribute shreg_extract of d4 : signal is "no";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of d1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of d1_reg : label is "yes";
  attribute SHREG_EXTRACT of d1_reg : label is "no";
  attribute ASYNC_REG_boolean of d1b_reg : label is std.standard.true;
  attribute KEEP of d1b_reg : label is "yes";
  attribute SHREG_EXTRACT of d1b_reg : label is "no";
  attribute ASYNC_REG_boolean of d2_reg : label is std.standard.true;
  attribute KEEP of d2_reg : label is "yes";
  attribute SHREG_EXTRACT of d2_reg : label is "no";
  attribute ASYNC_REG_boolean of d3_reg : label is std.standard.true;
  attribute KEEP of d3_reg : label is "yes";
  attribute SHREG_EXTRACT of d3_reg : label is "no";
  attribute ASYNC_REG_boolean of d4_reg : label is std.standard.true;
  attribute KEEP of d4_reg : label is "yes";
  attribute SHREG_EXTRACT of d4_reg : label is "no";
begin
d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d,
      Q => d1,
      R => '0'
    );
d1b_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1,
      Q => d1b,
      R => '0'
    );
d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d1b,
      Q => d2,
      R => '0'
    );
d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d2,
      Q => d3,
      R => '0'
    );
d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d3,
      Q => d4,
      R => '0'
    );
q_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => en,
      D => d4,
      Q => q,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_encoder is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tx_66_enc_out_reg[65]\ : out STD_LOGIC_VECTOR ( 65 downto 0 );
    next_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    coreclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xgmii_txd_reg_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_encoder : entity is "ten_gig_eth_pcs_pma_v6_0_3_tx_encoder";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_encoder;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_encoder is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \block_field[0]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[0]_i_2_n_0\ : STD_LOGIC;
  signal \block_field[0]_i_3_n_0\ : STD_LOGIC;
  signal \block_field[0]_i_4_n_0\ : STD_LOGIC;
  signal \block_field[1]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[1]_i_2_n_0\ : STD_LOGIC;
  signal \block_field[1]_i_3_n_0\ : STD_LOGIC;
  signal \block_field[1]_i_4_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_2_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_3_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_4_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_5_n_0\ : STD_LOGIC;
  signal \block_field[2]_i_6_n_0\ : STD_LOGIC;
  signal \block_field[3]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[3]_i_2_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_2_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_3_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_4_n_0\ : STD_LOGIC;
  signal \block_field[4]_i_5_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_2_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_3_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_4_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_5_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_6_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_7_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_8_n_0\ : STD_LOGIC;
  signal \block_field[5]_i_9_n_0\ : STD_LOGIC;
  signal \block_field[6]_i_1_n_0\ : STD_LOGIC;
  signal \block_field[6]_i_2_n_0\ : STD_LOGIC;
  signal \block_field[6]_i_3_n_0\ : STD_LOGIC;
  signal \block_field[6]_i_4_n_0\ : STD_LOGIC;
  signal \block_field[7]_i_1_n_0\ : STD_LOGIC;
  signal c0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c0[0]_i_1_n_0\ : STD_LOGIC;
  signal \c0[0]_i_2_n_0\ : STD_LOGIC;
  signal \c0[1]_i_1_n_0\ : STD_LOGIC;
  signal \c0[2]_i_1_n_0\ : STD_LOGIC;
  signal \c0[2]_i_2_n_0\ : STD_LOGIC;
  signal \c0[3]_i_1_n_0\ : STD_LOGIC;
  signal \c0[4]_i_1_n_0\ : STD_LOGIC;
  signal \c0[4]_i_2_n_0\ : STD_LOGIC;
  signal \c0[4]_i_3_n_0\ : STD_LOGIC;
  signal \c0[4]_i_4_n_0\ : STD_LOGIC;
  signal \c0[4]_i_5_n_0\ : STD_LOGIC;
  signal \c0[5]_i_1_n_0\ : STD_LOGIC;
  signal \c0[5]_i_2_n_0\ : STD_LOGIC;
  signal \c0[5]_i_3_n_0\ : STD_LOGIC;
  signal \c0[5]_i_4_n_0\ : STD_LOGIC;
  signal \c0[6]_i_1_n_0\ : STD_LOGIC;
  signal \c0[6]_i_2_n_0\ : STD_LOGIC;
  signal \c0[6]_i_3_n_0\ : STD_LOGIC;
  signal \c0[6]_i_4_n_0\ : STD_LOGIC;
  signal \c0[6]_i_5_n_0\ : STD_LOGIC;
  signal \c0[6]_i_6_n_0\ : STD_LOGIC;
  signal \c0[6]_i_7_n_0\ : STD_LOGIC;
  signal c1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c1[0]_i_1_n_0\ : STD_LOGIC;
  signal \c1[0]_i_2_n_0\ : STD_LOGIC;
  signal \c1[1]_i_1_n_0\ : STD_LOGIC;
  signal \c1[1]_i_2_n_0\ : STD_LOGIC;
  signal \c1[2]_i_1_n_0\ : STD_LOGIC;
  signal \c1[2]_i_2_n_0\ : STD_LOGIC;
  signal \c1[3]_i_1_n_0\ : STD_LOGIC;
  signal \c1[4]_i_1_n_0\ : STD_LOGIC;
  signal \c1[4]_i_2_n_0\ : STD_LOGIC;
  signal \c1[4]_i_3_n_0\ : STD_LOGIC;
  signal \c1[4]_i_4_n_0\ : STD_LOGIC;
  signal \c1[5]_i_1_n_0\ : STD_LOGIC;
  signal \c1[5]_i_2_n_0\ : STD_LOGIC;
  signal \c1[5]_i_3_n_0\ : STD_LOGIC;
  signal \c1[5]_i_4_n_0\ : STD_LOGIC;
  signal \c1[5]_i_5_n_0\ : STD_LOGIC;
  signal \c1[6]_i_1_n_0\ : STD_LOGIC;
  signal \c1[6]_i_2_n_0\ : STD_LOGIC;
  signal \c1[6]_i_3_n_0\ : STD_LOGIC;
  signal \c1[6]_i_4_n_0\ : STD_LOGIC;
  signal c2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c2[0]_i_1_n_0\ : STD_LOGIC;
  signal \c2[0]_i_2_n_0\ : STD_LOGIC;
  signal \c2[1]_i_1_n_0\ : STD_LOGIC;
  signal \c2[1]_i_2_n_0\ : STD_LOGIC;
  signal \c2[2]_i_1_n_0\ : STD_LOGIC;
  signal \c2[2]_i_2_n_0\ : STD_LOGIC;
  signal \c2[3]_i_1_n_0\ : STD_LOGIC;
  signal \c2[4]_i_1_n_0\ : STD_LOGIC;
  signal \c2[4]_i_2_n_0\ : STD_LOGIC;
  signal \c2[4]_i_3_n_0\ : STD_LOGIC;
  signal \c2[4]_i_4_n_0\ : STD_LOGIC;
  signal \c2[5]_i_1_n_0\ : STD_LOGIC;
  signal \c2[5]_i_2_n_0\ : STD_LOGIC;
  signal \c2[5]_i_3_n_0\ : STD_LOGIC;
  signal \c2[5]_i_4_n_0\ : STD_LOGIC;
  signal \c2[5]_i_5_n_0\ : STD_LOGIC;
  signal \c2[6]_i_1_n_0\ : STD_LOGIC;
  signal \c2[6]_i_2_n_0\ : STD_LOGIC;
  signal \c2[6]_i_3_n_0\ : STD_LOGIC;
  signal \c2[6]_i_4_n_0\ : STD_LOGIC;
  signal c3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \c3[0]_i_1_n_0\ : STD_LOGIC;
  signal \c3[0]_i_2_n_0\ : STD_LOGIC;
  signal \c3[1]_i_1_n_0\ : STD_LOGIC;
  signal \c3[1]_i_2_n_0\ : STD_LOGIC;
  signal \c3[2]_i_1_n_0\ : STD_LOGIC;
  signal \c3[2]_i_2_n_0\ : STD_LOGIC;
  signal \c3[3]_i_1_n_0\ : STD_LOGIC;
  signal \c3[4]_i_1_n_0\ : STD_LOGIC;
  signal \c3[4]_i_2_n_0\ : STD_LOGIC;
  signal \c3[4]_i_3_n_0\ : STD_LOGIC;
  signal \c3[4]_i_4_n_0\ : STD_LOGIC;
  signal \c3[5]_i_1_n_0\ : STD_LOGIC;
  signal \c3[5]_i_2_n_0\ : STD_LOGIC;
  signal \c3[5]_i_3_n_0\ : STD_LOGIC;
  signal \c3[5]_i_4_n_0\ : STD_LOGIC;
  signal \c3[5]_i_5_n_0\ : STD_LOGIC;
  signal \c3[6]_i_1_n_0\ : STD_LOGIC;
  signal \c3[6]_i_2_n_0\ : STD_LOGIC;
  signal \c3[6]_i_3_n_0\ : STD_LOGIC;
  signal \c3[6]_i_4_n_0\ : STD_LOGIC;
  signal \c4[0]_i_1_n_0\ : STD_LOGIC;
  signal \c4[0]_i_2_n_0\ : STD_LOGIC;
  signal \c4[1]_i_1_n_0\ : STD_LOGIC;
  signal \c4[2]_i_1_n_0\ : STD_LOGIC;
  signal \c4[2]_i_2_n_0\ : STD_LOGIC;
  signal \c4[3]_i_1_n_0\ : STD_LOGIC;
  signal \c4[4]_i_1_n_0\ : STD_LOGIC;
  signal \c4[4]_i_2_n_0\ : STD_LOGIC;
  signal \c4[4]_i_3_n_0\ : STD_LOGIC;
  signal \c4[4]_i_4_n_0\ : STD_LOGIC;
  signal \c4[4]_i_5_n_0\ : STD_LOGIC;
  signal \c4[5]_i_1_n_0\ : STD_LOGIC;
  signal \c4[5]_i_2_n_0\ : STD_LOGIC;
  signal \c4[5]_i_3_n_0\ : STD_LOGIC;
  signal \c4[5]_i_4_n_0\ : STD_LOGIC;
  signal \c4[6]_i_1_n_0\ : STD_LOGIC;
  signal \c4[6]_i_2_n_0\ : STD_LOGIC;
  signal \c4[6]_i_3_n_0\ : STD_LOGIC;
  signal \c4[6]_i_4_n_0\ : STD_LOGIC;
  signal \c4[6]_i_5_n_0\ : STD_LOGIC;
  signal \c4[6]_i_6_n_0\ : STD_LOGIC;
  signal \c4[6]_i_7_n_0\ : STD_LOGIC;
  signal \c5[0]_i_1_n_0\ : STD_LOGIC;
  signal \c5[0]_i_2_n_0\ : STD_LOGIC;
  signal \c5[1]_i_1_n_0\ : STD_LOGIC;
  signal \c5[1]_i_2_n_0\ : STD_LOGIC;
  signal \c5[2]_i_1_n_0\ : STD_LOGIC;
  signal \c5[2]_i_2_n_0\ : STD_LOGIC;
  signal \c5[3]_i_1_n_0\ : STD_LOGIC;
  signal \c5[4]_i_1_n_0\ : STD_LOGIC;
  signal \c5[4]_i_2_n_0\ : STD_LOGIC;
  signal \c5[4]_i_3_n_0\ : STD_LOGIC;
  signal \c5[4]_i_4_n_0\ : STD_LOGIC;
  signal \c5[5]_i_1_n_0\ : STD_LOGIC;
  signal \c5[5]_i_2_n_0\ : STD_LOGIC;
  signal \c5[5]_i_3_n_0\ : STD_LOGIC;
  signal \c5[5]_i_4_n_0\ : STD_LOGIC;
  signal \c5[5]_i_5_n_0\ : STD_LOGIC;
  signal \c5[6]_i_1_n_0\ : STD_LOGIC;
  signal \c5[6]_i_2_n_0\ : STD_LOGIC;
  signal \c5[6]_i_3_n_0\ : STD_LOGIC;
  signal \c5[6]_i_4_n_0\ : STD_LOGIC;
  signal \c6[0]_i_1_n_0\ : STD_LOGIC;
  signal \c6[0]_i_2_n_0\ : STD_LOGIC;
  signal \c6[1]_i_1_n_0\ : STD_LOGIC;
  signal \c6[1]_i_2_n_0\ : STD_LOGIC;
  signal \c6[2]_i_1_n_0\ : STD_LOGIC;
  signal \c6[2]_i_2_n_0\ : STD_LOGIC;
  signal \c6[3]_i_1_n_0\ : STD_LOGIC;
  signal \c6[4]_i_1_n_0\ : STD_LOGIC;
  signal \c6[4]_i_2_n_0\ : STD_LOGIC;
  signal \c6[4]_i_3_n_0\ : STD_LOGIC;
  signal \c6[4]_i_4_n_0\ : STD_LOGIC;
  signal \c6[5]_i_1_n_0\ : STD_LOGIC;
  signal \c6[5]_i_2_n_0\ : STD_LOGIC;
  signal \c6[5]_i_3_n_0\ : STD_LOGIC;
  signal \c6[5]_i_4_n_0\ : STD_LOGIC;
  signal \c6[5]_i_5_n_0\ : STD_LOGIC;
  signal \c6[6]_i_1_n_0\ : STD_LOGIC;
  signal \c6[6]_i_2_n_0\ : STD_LOGIC;
  signal \c6[6]_i_3_n_0\ : STD_LOGIC;
  signal \c6[6]_i_4_n_0\ : STD_LOGIC;
  signal \c7[0]_i_1_n_0\ : STD_LOGIC;
  signal \c7[0]_i_2_n_0\ : STD_LOGIC;
  signal \c7[1]_i_1_n_0\ : STD_LOGIC;
  signal \c7[1]_i_2_n_0\ : STD_LOGIC;
  signal \c7[2]_i_1_n_0\ : STD_LOGIC;
  signal \c7[2]_i_2_n_0\ : STD_LOGIC;
  signal \c7[3]_i_1_n_0\ : STD_LOGIC;
  signal \c7[4]_i_1_n_0\ : STD_LOGIC;
  signal \c7[4]_i_2_n_0\ : STD_LOGIC;
  signal \c7[4]_i_3_n_0\ : STD_LOGIC;
  signal \c7[4]_i_4_n_0\ : STD_LOGIC;
  signal \c7[5]_i_1_n_0\ : STD_LOGIC;
  signal \c7[5]_i_2_n_0\ : STD_LOGIC;
  signal \c7[5]_i_3_n_0\ : STD_LOGIC;
  signal \c7[5]_i_4_n_0\ : STD_LOGIC;
  signal \c7[5]_i_5_n_0\ : STD_LOGIC;
  signal \c7[6]_i_1_n_0\ : STD_LOGIC;
  signal \c7[6]_i_2_n_0\ : STD_LOGIC;
  signal \c7[6]_i_3_n_0\ : STD_LOGIC;
  signal \c7[6]_i_4_n_0\ : STD_LOGIC;
  signal \d0[7]_i_1_n_0\ : STD_LOGIC;
  signal \d1[7]_i_1_n_0\ : STD_LOGIC;
  signal \d2[7]_i_1_n_0\ : STD_LOGIC;
  signal \d3[7]_i_1_n_0\ : STD_LOGIC;
  signal \d4[7]_i_1_n_0\ : STD_LOGIC;
  signal \d5[7]_i_1_n_0\ : STD_LOGIC;
  signal \d6[7]_i_1_n_0\ : STD_LOGIC;
  signal \d7[7]_i_1_n_0\ : STD_LOGIC;
  signal data11 : STD_LOGIC_VECTOR ( 65 downto 34 );
  signal data12 : STD_LOGIC_VECTOR ( 65 downto 2 );
  signal data8 : STD_LOGIC_VECTOR ( 17 downto 10 );
  signal o0 : STD_LOGIC;
  signal \o0[0]_i_1_n_0\ : STD_LOGIC;
  signal \o0[1]_i_1_n_0\ : STD_LOGIC;
  signal \o0[2]_i_1_n_0\ : STD_LOGIC;
  signal \o0[3]_i_2_n_0\ : STD_LOGIC;
  signal \o0[3]_i_3_n_0\ : STD_LOGIC;
  signal \o0[3]_i_4_n_0\ : STD_LOGIC;
  signal o4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \o4[0]_i_1_n_0\ : STD_LOGIC;
  signal \o4[1]_i_1_n_0\ : STD_LOGIC;
  signal \o4[2]_i_1_n_0\ : STD_LOGIC;
  signal \o4[3]_i_2_n_0\ : STD_LOGIC;
  signal \o4[3]_i_3_n_0\ : STD_LOGIC;
  signal \o4[3]_i_4_n_0\ : STD_LOGIC;
  signal o4_0 : STD_LOGIC;
  signal o_code_c0 : STD_LOGIC;
  signal o_code_c00 : STD_LOGIC;
  signal o_code_c4 : STD_LOGIC;
  signal o_code_c40 : STD_LOGIC;
  signal p_15_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_5_in : STD_LOGIC;
  signal p_8_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_code_c0 : STD_LOGIC;
  signal s_code_c0_i_2_n_0 : STD_LOGIC;
  signal s_code_c0_reg_n_0 : STD_LOGIC;
  signal s_code_c4 : STD_LOGIC;
  signal s_code_c4_i_2_n_0 : STD_LOGIC;
  signal s_code_c4_reg_n_0 : STD_LOGIC;
  signal \t_code[0]_i_2_n_0\ : STD_LOGIC;
  signal \t_code[1]_i_2_n_0\ : STD_LOGIC;
  signal \t_code[2]_i_2_n_0\ : STD_LOGIC;
  signal \t_code[3]_i_2_n_0\ : STD_LOGIC;
  signal \t_code[4]_i_2_n_0\ : STD_LOGIC;
  signal \t_code[5]_i_2_n_0\ : STD_LOGIC;
  signal \t_code[6]_i_2_n_0\ : STD_LOGIC;
  signal \t_code[7]_i_2_n_0\ : STD_LOGIC;
  signal \t_code_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_code_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_code_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_code_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_code_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_code_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_code_reg_n_0_[6]\ : STD_LOGIC;
  signal \t_code_reg_n_0_[7]\ : STD_LOGIC;
  signal \t_type_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \t_type_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \t_type_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \t_type_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \t_type_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \t_type_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \t_type_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \t_type_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \t_type_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \t_type_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_type_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_type_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal tx_encoded_data : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal \tx_encoded_data[10]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[10]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[11]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[11]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[11]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[12]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[12]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[12]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[13]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[13]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[13]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[14]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[14]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[15]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[15]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[16]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[16]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[16]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[16]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[17]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[17]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[17]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[17]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[18]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[18]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[18]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[19]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[19]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[19]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[1]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[1]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[1]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[20]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[20]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[20]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[21]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[21]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[21]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[22]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[22]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[22]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[23]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[23]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[23]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[24]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[24]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[24]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[25]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[25]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[25]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[25]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[26]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[26]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[26]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[27]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[27]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[27]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[28]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[28]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[28]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[29]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[29]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[29]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[2]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[30]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[30]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[30]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[31]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[31]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[31]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[32]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[32]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[32]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[32]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[33]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[33]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[33]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[33]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[34]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[34]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[34]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[34]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[35]_i_10_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[35]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[35]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[35]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[35]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[35]_i_6_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[35]_i_7_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[35]_i_8_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[35]_i_9_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[36]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[36]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[36]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[37]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[37]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[37]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[38]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[38]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[38]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[38]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[39]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[39]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[39]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[39]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[3]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[40]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[40]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[40]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[40]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[41]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[41]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[41]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[41]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[42]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[42]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[42]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[43]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[43]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[43]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[44]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[44]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[44]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[45]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[45]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[45]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[45]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[46]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[46]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[46]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[47]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[47]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[47]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[48]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[48]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[48]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[49]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[49]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[49]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[4]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[50]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[50]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[50]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[51]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[51]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[51]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[52]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[52]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[52]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[53]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[53]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[53]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[54]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[54]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[54]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[55]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[55]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[55]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[56]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[56]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[56]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[57]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[57]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[57]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[58]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[58]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[58]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[59]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[59]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[60]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[61]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[61]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[62]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[62]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[63]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[63]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[63]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[63]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[64]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[64]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[64]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[64]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[65]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[65]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[65]_i_4_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[65]_i_5_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[65]_i_6_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[65]_i_7_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[65]_i_8_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[8]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[9]_i_3_n_0\ : STD_LOGIC;
  signal \tx_encoded_data[9]_i_4_n_0\ : STD_LOGIC;
  signal tx_xgmii_ctrl_reg1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of tx_xgmii_ctrl_reg1 : signal is std.standard.true;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of tx_xgmii_ctrl_reg1 : signal is "no";
  signal tx_xgmii_ctrl_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of tx_xgmii_ctrl_reg2 : signal is std.standard.true;
  attribute equivalent_register_removal of tx_xgmii_ctrl_reg2 : signal is "no";
  signal \tx_xgmii_ctrl_reg2_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_xgmii_ctrl_reg2_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_xgmii_ctrl_reg2_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_xgmii_ctrl_reg2_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_xgmii_ctrl_reg2_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \tx_xgmii_ctrl_reg2_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal tx_xgmii_data_reg2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute DONT_TOUCH of tx_xgmii_data_reg2 : signal is std.standard.true;
  attribute equivalent_register_removal of tx_xgmii_data_reg2 : signal is "no";
  signal tx_xgmii_valid_code1 : STD_LOGIC;
  signal tx_xgmii_valid_code7 : STD_LOGIC;
  signal tx_xgmii_valid_code70_in : STD_LOGIC;
  signal tx_xgmii_valid_code71_in : STD_LOGIC;
  signal tx_xgmii_valid_code72_in : STD_LOGIC;
  signal tx_xgmii_valid_code73_in : STD_LOGIC;
  signal tx_xgmii_valid_code74_in : STD_LOGIC;
  signal tx_xgmii_valid_code75_in : STD_LOGIC;
  signal tx_xgmii_valid_code76_in : STD_LOGIC;
  signal \tx_xgmii_valid_code[0]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[0]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[1]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[1]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[2]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[2]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[3]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[3]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[4]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[4]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[5]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[5]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[6]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[6]_i_3_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_11_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_12_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_1_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_4_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_5_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code[7]_i_6_n_0\ : STD_LOGIC;
  signal \tx_xgmii_valid_code_reg_n_0_[0]\ : STD_LOGIC;
  signal \tx_xgmii_valid_code_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_xgmii_valid_code_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_xgmii_valid_code_reg_n_0_[3]\ : STD_LOGIC;
  signal \tx_xgmii_valid_code_reg_n_0_[4]\ : STD_LOGIC;
  signal \tx_xgmii_valid_code_reg_n_0_[5]\ : STD_LOGIC;
  signal \tx_xgmii_valid_code_reg_n_0_[6]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \block_field[5]_i_5\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \block_field[6]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \c0[0]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \c0[5]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \c4[0]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \c4[5]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of s_code_c0_i_1 : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of s_code_c4_i_1 : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \t_code[0]_i_2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \t_code[1]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \t_code[1]_i_2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \t_code[2]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \t_code[2]_i_2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \t_code[3]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \t_code[3]_i_2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \t_code[4]_i_2\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \t_code[5]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \t_code[5]_i_2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \t_code[6]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \t_code[6]_i_2\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \t_code[7]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \t_code[7]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \t_type_reg[0]_i_4\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \t_type_reg[2]_i_8\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \tx_encoded_data[12]_i_4\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \tx_encoded_data[13]_i_4\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \tx_encoded_data[16]_i_4\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \tx_encoded_data[16]_i_5\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \tx_encoded_data[17]_i_4\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \tx_encoded_data[17]_i_5\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \tx_encoded_data[18]_i_2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \tx_encoded_data[26]_i_4\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \tx_encoded_data[2]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \tx_encoded_data[31]_i_3\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \tx_encoded_data[32]_i_3\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \tx_encoded_data[33]_i_4\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \tx_encoded_data[34]_i_2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \tx_encoded_data[35]_i_2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \tx_encoded_data[35]_i_9\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \tx_encoded_data[38]_i_5\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \tx_encoded_data[40]_i_5\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \tx_encoded_data[41]_i_4\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \tx_encoded_data[41]_i_5\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \tx_encoded_data[45]_i_5\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \tx_encoded_data[59]_i_3\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \tx_encoded_data[63]_i_3\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \tx_encoded_data[65]_i_6\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \tx_encoded_data[65]_i_7\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \tx_encoded_data[65]_i_8\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \tx_encoded_data[7]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \tx_encoded_data[9]_i_2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \tx_encoded_data[9]_i_4\ : label is "soft_lutpair390";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[2]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[3]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[4]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[5]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[5]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[6]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[6]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg1_reg[7]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg1_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg1_reg[7]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[2]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[3]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[4]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[5]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[6]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_ctrl_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_ctrl_reg2_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_ctrl_reg2_reg[7]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[10]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[11]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[12]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[13]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[14]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[15]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[16]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[17]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[18]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[19]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[20]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[21]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[22]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[23]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[24]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[25]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[26]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[27]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[28]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[29]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[2]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[30]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[31]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[32]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[32]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[32]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[33]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[33]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[33]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[34]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[34]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[34]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[35]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[35]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[35]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[36]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[36]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[36]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[37]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[37]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[37]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[38]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[38]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[38]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[39]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[39]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[39]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[3]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[40]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[40]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[40]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[41]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[41]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[41]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[42]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[42]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[42]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[43]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[43]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[43]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[44]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[44]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[44]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[45]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[45]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[45]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[46]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[46]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[46]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[47]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[47]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[47]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[48]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[48]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[48]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[49]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[49]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[49]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[4]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[50]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[50]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[50]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[51]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[51]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[51]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[52]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[52]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[52]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[53]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[53]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[53]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[54]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[54]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[54]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[55]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[55]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[55]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[56]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[56]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[56]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[57]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[57]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[57]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[58]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[58]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[58]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[59]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[59]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[59]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[5]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[60]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[60]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[60]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[61]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[61]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[61]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[62]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[62]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[62]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[63]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[63]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[63]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[6]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[7]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[8]\ : label is "no";
  attribute DONT_TOUCH of \tx_xgmii_data_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \tx_xgmii_data_reg2_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \tx_xgmii_data_reg2_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[0]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[1]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[1]_i_3\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[2]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[2]_i_3\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[3]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[3]_i_3\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[4]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[5]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[5]_i_3\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[6]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[6]_i_3\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[7]_i_1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[7]_i_10\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[7]_i_13\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[7]_i_14\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[7]_i_15\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[7]_i_16\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[7]_i_4\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \tx_xgmii_valid_code[7]_i_8\ : label is "soft_lutpair388";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000EFDFCFEFEF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \out\(2),
      O => \FSM_sequential_state_reg[2]\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002121155"
    )
        port map (
      I0 => \^q\(0),
      I1 => \out\(2),
      I2 => \^q\(1),
      I3 => \out\(1),
      I4 => \out\(0),
      I5 => \^q\(2),
      O => \FSM_sequential_state_reg[2]\(1)
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(0),
      O => \FSM_sequential_state_reg[2]\(2)
    );
\block_field[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFAAAE"
    )
        port map (
      I0 => \t_type_reg[0]_i_4_n_0\,
      I1 => \block_field[0]_i_2_n_0\,
      I2 => \block_field[0]_i_3_n_0\,
      I3 => \block_field[0]_i_4_n_0\,
      I4 => \t_type_reg[1]_i_7_n_0\,
      O => \block_field[0]_i_1_n_0\
    );
\block_field[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8002"
    )
        port map (
      I0 => \block_field[6]_i_3_n_0\,
      I1 => tx_xgmii_ctrl_reg1(2),
      I2 => tx_xgmii_ctrl_reg1(1),
      I3 => tx_xgmii_ctrl_reg1(3),
      O => \block_field[0]_i_2_n_0\
    );
\block_field[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCFCFFF33113333"
    )
        port map (
      I0 => o_code_c0,
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => \t_type_reg[1]_i_16_n_0\,
      I3 => s_code_c4_reg_n_0,
      I4 => o_code_c4,
      I5 => tx_xgmii_ctrl_reg1(3),
      O => \block_field[0]_i_3_n_0\
    );
\block_field[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7DFF"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(4),
      I1 => tx_xgmii_ctrl_reg1(6),
      I2 => tx_xgmii_ctrl_reg1(5),
      I3 => tx_xgmii_ctrl_reg1(0),
      O => \block_field[0]_i_4_n_0\
    );
\block_field[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0002"
    )
        port map (
      I0 => \block_field[1]_i_2_n_0\,
      I1 => \block_field[1]_i_3_n_0\,
      I2 => \t_type_reg[2]_i_2_n_0\,
      I3 => \t_type_reg[1]_i_2_n_0\,
      I4 => \block_field[2]_i_5_n_0\,
      I5 => \t_type_reg[2]_i_4_n_0\,
      O => \block_field[1]_i_1_n_0\
    );
\block_field[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550155"
    )
        port map (
      I0 => \block_field[4]_i_2_n_0\,
      I1 => s_code_c0_reg_n_0,
      I2 => tx_xgmii_ctrl_reg1(4),
      I3 => \block_field[5]_i_4_n_0\,
      I4 => \block_field[1]_i_4_n_0\,
      O => \block_field[1]_i_2_n_0\
    );
\block_field[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \t_type_reg[1]_i_9_n_0\,
      I1 => \t_code_reg_n_0_[3]\,
      I2 => \t_type_reg[1]_i_11_n_0\,
      I3 => tx_xgmii_ctrl_reg1(1),
      I4 => tx_xgmii_ctrl_reg1(0),
      I5 => tx_xgmii_ctrl_reg1(2),
      O => \block_field[1]_i_3_n_0\
    );
\block_field[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF7FFC0CCCCCC"
    )
        port map (
      I0 => \t_type_reg[1]_i_16_n_0\,
      I1 => tx_xgmii_ctrl_reg1(4),
      I2 => s_code_c4_reg_n_0,
      I3 => o_code_c4,
      I4 => o_code_c0,
      I5 => tx_xgmii_ctrl_reg1(3),
      O => \block_field[1]_i_4_n_0\
    );
\block_field[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500004404"
    )
        port map (
      I0 => \t_type_reg[0]_i_5_n_0\,
      I1 => \block_field[2]_i_2_n_0\,
      I2 => \block_field[2]_i_3_n_0\,
      I3 => \block_field[2]_i_4_n_0\,
      I4 => \block_field[4]_i_2_n_0\,
      I5 => \block_field[2]_i_5_n_0\,
      O => \block_field[2]_i_1_n_0\
    );
\block_field[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \t_type_reg[0]_i_3_n_0\,
      I1 => \t_type_reg[2]_i_2_n_0\,
      I2 => \t_type_reg[1]_i_5_n_0\,
      O => \block_field[2]_i_2_n_0\
    );
\block_field[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008100"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(3),
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => tx_xgmii_ctrl_reg1(2),
      I3 => \block_field[6]_i_3_n_0\,
      I4 => \block_field[4]_i_4_n_0\,
      I5 => \block_field[2]_i_6_n_0\,
      O => \block_field[2]_i_3_n_0\
    );
\block_field[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEBEEEFEEEFEEEFE"
    )
        port map (
      I0 => \t_type_reg[2]_i_7_n_0\,
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => tx_xgmii_ctrl_reg1(4),
      I3 => tx_xgmii_ctrl_reg1(5),
      I4 => \t_type_reg[1]_i_16_n_0\,
      I5 => s_code_c4_reg_n_0,
      O => \block_field[2]_i_4_n_0\
    );
\block_field[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \t_type_reg[1]_i_11_n_0\,
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => tx_xgmii_ctrl_reg1(2),
      I3 => tx_xgmii_ctrl_reg1(0),
      O => \block_field[2]_i_5_n_0\
    );
\block_field[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(7),
      I1 => \t_type_reg[0]_i_6_n_0\,
      O => \block_field[2]_i_6_n_0\
    );
\block_field[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004500"
    )
        port map (
      I0 => \block_field[4]_i_2_n_0\,
      I1 => \block_field[3]_i_2_n_0\,
      I2 => \block_field[5]_i_4_n_0\,
      I3 => \t_type_reg[1]_i_3_n_0\,
      I4 => \t_type_reg[2]_i_4_n_0\,
      I5 => \t_type_reg[2]_i_5_n_0\,
      O => \block_field[3]_i_1_n_0\
    );
\block_field[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"73F373FF7FFF7FFF"
    )
        port map (
      I0 => \t_type_reg[1]_i_16_n_0\,
      I1 => tx_xgmii_ctrl_reg1(4),
      I2 => tx_xgmii_ctrl_reg1(3),
      I3 => s_code_c4_reg_n_0,
      I4 => o_code_c4,
      I5 => o_code_c0,
      O => \block_field[3]_i_2_n_0\
    );
\block_field[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \block_field[4]_i_2_n_0\,
      I1 => \block_field[4]_i_3_n_0\,
      I2 => \t_type_reg[1]_i_5_n_0\,
      I3 => \t_type_reg[0]_i_5_n_0\,
      I4 => \t_type_reg[2]_i_5_n_0\,
      I5 => \t_type_reg[1]_i_2_n_0\,
      O => \block_field[4]_i_1_n_0\
    );
\block_field[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \block_field[4]_i_4_n_0\,
      I1 => p_5_in,
      I2 => \t_code_reg_n_0_[6]\,
      O => \block_field[4]_i_2_n_0\
    );
\block_field[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABBBFFFFFFFF"
    )
        port map (
      I0 => \block_field[0]_i_4_n_0\,
      I1 => \block_field[4]_i_5_n_0\,
      I2 => s_code_c4_reg_n_0,
      I3 => o_code_c0,
      I4 => \t_type_reg[1]_i_14_n_0\,
      I5 => \block_field[2]_i_3_n_0\,
      O => \block_field[4]_i_3_n_0\
    );
\block_field[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \t_type_reg[1]_i_10_n_0\,
      I1 => tx_xgmii_ctrl_reg1(4),
      I2 => tx_xgmii_ctrl_reg1(3),
      I3 => tx_xgmii_ctrl_reg1(5),
      I4 => tx_xgmii_ctrl_reg1(7),
      I5 => tx_xgmii_ctrl_reg1(6),
      O => \block_field[4]_i_4_n_0\
    );
\block_field[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(3),
      I1 => tx_xgmii_ctrl_reg1(5),
      O => \block_field[4]_i_5_n_0\
    );
\block_field[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFBA"
    )
        port map (
      I0 => \block_field[5]_i_2_n_0\,
      I1 => \block_field[5]_i_3_n_0\,
      I2 => \block_field[5]_i_4_n_0\,
      I3 => \block_field[5]_i_5_n_0\,
      I4 => \t_type_reg[2]_i_4_n_0\,
      I5 => \block_field[5]_i_6_n_0\,
      O => \block_field[5]_i_1_n_0\
    );
\block_field[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \t_code_reg_n_0_[7]\,
      I1 => \t_type_reg[0]_i_6_n_0\,
      I2 => tx_xgmii_ctrl_reg1(7),
      O => \block_field[5]_i_2_n_0\
    );
\block_field[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8FBCBFBCBFBCBF"
    )
        port map (
      I0 => \block_field[5]_i_7_n_0\,
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => tx_xgmii_ctrl_reg1(4),
      I3 => s_code_c0_reg_n_0,
      I4 => o_code_c0,
      I5 => s_code_c4_reg_n_0,
      O => \block_field[5]_i_3_n_0\
    );
\block_field[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(6),
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => tx_xgmii_ctrl_reg1(7),
      I3 => tx_xgmii_ctrl_reg1(0),
      I4 => \block_field[5]_i_8_n_0\,
      O => \block_field[5]_i_4_n_0\
    );
\block_field[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \block_field[4]_i_2_n_0\,
      I1 => \t_type_reg[0]_i_2_n_0\,
      O => \block_field[5]_i_5_n_0\
    );
\block_field[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(2),
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => \block_field[5]_i_9_n_0\,
      I3 => tx_xgmii_ctrl_reg1(5),
      I4 => tx_xgmii_ctrl_reg1(6),
      I5 => tx_xgmii_ctrl_reg1(7),
      O => \block_field[5]_i_6_n_0\
    );
\block_field[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => o_code_c4,
      I1 => s_code_c4_reg_n_0,
      I2 => \tx_xgmii_valid_code_reg_n_0_[1]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[0]\,
      I4 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I5 => \tx_xgmii_valid_code_reg_n_0_[2]\,
      O => \block_field[5]_i_7_n_0\
    );
\block_field[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(3),
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => tx_xgmii_ctrl_reg1(2),
      O => \block_field[5]_i_8_n_0\
    );
\block_field[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(3),
      I1 => tx_xgmii_ctrl_reg1(4),
      O => \block_field[5]_i_9_n_0\
    );
\block_field[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_type_reg[1]_i_2_n_0\,
      I1 => \t_type_reg[0]_i_3_n_0\,
      I2 => \block_field[6]_i_2_n_0\,
      I3 => \t_type_reg[0]_i_4_n_0\,
      O => \block_field[6]_i_1_n_0\
    );
\block_field[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \block_field[6]_i_3_n_0\,
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => tx_xgmii_ctrl_reg1(2),
      I3 => tx_xgmii_ctrl_reg1(3),
      I4 => \block_field[6]_i_4_n_0\,
      I5 => \t_type_reg[2]_i_7_n_0\,
      O => \block_field[6]_i_2_n_0\
    );
\block_field[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"400F"
    )
        port map (
      I0 => \t_type_reg[1]_i_9_n_0\,
      I1 => o_code_c0,
      I2 => tx_xgmii_ctrl_reg1(6),
      I3 => tx_xgmii_ctrl_reg1(7),
      O => \block_field[6]_i_3_n_0\
    );
\block_field[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044444"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(5),
      I1 => tx_xgmii_ctrl_reg1(4),
      I2 => s_code_c4_reg_n_0,
      I3 => o_code_c4,
      I4 => o_code_c0,
      O => \block_field[6]_i_4_n_0\
    );
\block_field[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \t_type_reg[0]_i_2_n_0\,
      I1 => \t_type_reg[1]_i_2_n_0\,
      I2 => \t_type_reg[0]_i_3_n_0\,
      I3 => \t_type_reg[1]_i_7_n_0\,
      I4 => \t_type_reg[0]_i_4_n_0\,
      I5 => \t_type_reg[2]_i_4_n_0\,
      O => \block_field[7]_i_1_n_0\
    );
\block_field_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[0]_i_1_n_0\,
      Q => data12(2),
      S => SR(0)
    );
\block_field_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[1]_i_1_n_0\,
      Q => data12(3),
      R => '0'
    );
\block_field_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[2]_i_1_n_0\,
      Q => data12(4),
      S => SR(0)
    );
\block_field_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[3]_i_1_n_0\,
      Q => data12(5),
      R => '0'
    );
\block_field_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[4]_i_1_n_0\,
      Q => data12(6),
      S => SR(0)
    );
\block_field_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[5]_i_1_n_0\,
      Q => data12(7),
      R => '0'
    );
\block_field_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[6]_i_1_n_0\,
      Q => data12(8),
      S => SR(0)
    );
\block_field_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \block_field[7]_i_1_n_0\,
      Q => data12(9),
      R => '0'
    );
\c0[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c0[0]_i_2_n_0\,
      I1 => \c0[5]_i_3_n_0\,
      O => \c0[0]_i_1_n_0\
    );
\c0[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20B0FFFF20B00000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(5),
      I1 => tx_xgmii_data_reg2(7),
      I2 => \o0[3]_i_3_n_0\,
      I3 => tx_xgmii_data_reg2(6),
      I4 => \c0[4]_i_2_n_0\,
      I5 => c0(0),
      O => \c0[0]_i_2_n_0\
    );
\c0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFFF3C"
    )
        port map (
      I0 => \c0[2]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(5),
      I2 => tx_xgmii_data_reg2(7),
      I3 => \c0[4]_i_5_n_0\,
      I4 => tx_xgmii_data_reg2(6),
      O => \c0[1]_i_1_n_0\
    );
\c0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE4EFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(7),
      I1 => \c0[4]_i_5_n_0\,
      I2 => tx_xgmii_data_reg2(6),
      I3 => \c0[2]_i_2_n_0\,
      I4 => tx_xgmii_data_reg2(5),
      O => \c0[2]_i_1_n_0\
    );
\c0[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(4),
      I1 => tx_xgmii_data_reg2(1),
      I2 => tx_xgmii_data_reg2(3),
      I3 => tx_xgmii_data_reg2(2),
      I4 => tx_xgmii_data_reg2(0),
      O => \c0[2]_i_2_n_0\
    );
\c0[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF5"
    )
        port map (
      I0 => tx_xgmii_data_reg2(5),
      I1 => tx_xgmii_data_reg2(7),
      I2 => \c0[4]_i_5_n_0\,
      I3 => tx_xgmii_data_reg2(6),
      O => \c0[3]_i_1_n_0\
    );
\c0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(5),
      I1 => tx_xgmii_data_reg2(7),
      I2 => \c0[4]_i_4_n_0\,
      I3 => tx_xgmii_data_reg2(0),
      I4 => tx_xgmii_data_reg2(6),
      I5 => tx_xgmii_ctrl_reg2(0),
      O => \c0[4]_i_1_n_0\
    );
\c0[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFB0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(5),
      I1 => tx_xgmii_data_reg2(6),
      I2 => \c0[4]_i_5_n_0\,
      I3 => tx_xgmii_data_reg2(7),
      I4 => tx_xgmii_ctrl_reg2(0),
      O => \c0[4]_i_2_n_0\
    );
\c0[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF6"
    )
        port map (
      I0 => tx_xgmii_data_reg2(5),
      I1 => tx_xgmii_data_reg2(6),
      I2 => \c0[4]_i_5_n_0\,
      I3 => tx_xgmii_data_reg2(7),
      O => \c0[4]_i_3_n_0\
    );
\c0[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(2),
      I1 => tx_xgmii_data_reg2(1),
      I2 => tx_xgmii_data_reg2(3),
      I3 => tx_xgmii_data_reg2(4),
      O => \c0[4]_i_4_n_0\
    );
\c0[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(4),
      I1 => tx_xgmii_data_reg2(3),
      I2 => tx_xgmii_data_reg2(1),
      I3 => tx_xgmii_data_reg2(2),
      I4 => tx_xgmii_data_reg2(0),
      O => \c0[4]_i_5_n_0\
    );
\c0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => c0(5),
      I1 => \c0[4]_i_2_n_0\,
      I2 => \c0[5]_i_2_n_0\,
      I3 => \c0[5]_i_3_n_0\,
      O => \c0[5]_i_1_n_0\
    );
\c0[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800F00"
    )
        port map (
      I0 => \c0[6]_i_5_n_0\,
      I1 => tx_xgmii_data_reg2(5),
      I2 => tx_xgmii_data_reg2(6),
      I3 => \o0[3]_i_3_n_0\,
      I4 => tx_xgmii_data_reg2(7),
      O => \c0[5]_i_2_n_0\
    );
\c0[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2220000"
    )
        port map (
      I0 => \c0[5]_i_4_n_0\,
      I1 => tx_xgmii_data_reg2(5),
      I2 => tx_xgmii_data_reg2(6),
      I3 => \c0[6]_i_7_n_0\,
      I4 => tx_xgmii_ctrl_reg2(0),
      O => \c0[5]_i_3_n_0\
    );
\c0[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => tx_xgmii_data_reg2(7),
      I1 => \c0[4]_i_4_n_0\,
      I2 => tx_xgmii_data_reg2(0),
      I3 => tx_xgmii_data_reg2(6),
      O => \c0[5]_i_4_n_0\
    );
\c0[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => c0(6),
      I1 => \c0[6]_i_2_n_0\,
      I2 => \c0[6]_i_3_n_0\,
      I3 => \c0[6]_i_4_n_0\,
      O => \c0[6]_i_1_n_0\
    );
\c0[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(5),
      I1 => tx_xgmii_data_reg2(7),
      I2 => tx_xgmii_data_reg2(6),
      I3 => \c0[4]_i_5_n_0\,
      I4 => tx_xgmii_ctrl_reg2(0),
      O => \c0[6]_i_2_n_0\
    );
\c0[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \c0[6]_i_5_n_0\,
      I1 => tx_xgmii_data_reg2(5),
      I2 => tx_xgmii_data_reg2(7),
      I3 => \o0[3]_i_3_n_0\,
      I4 => tx_xgmii_data_reg2(6),
      O => \c0[6]_i_3_n_0\
    );
\c0[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(6),
      I1 => \c0[6]_i_6_n_0\,
      I2 => tx_xgmii_data_reg2(5),
      I3 => \o0[3]_i_4_n_0\,
      I4 => \c0[6]_i_7_n_0\,
      I5 => tx_xgmii_ctrl_reg2(0),
      O => \c0[6]_i_4_n_0\
    );
\c0[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(4),
      I1 => tx_xgmii_data_reg2(3),
      I2 => tx_xgmii_data_reg2(1),
      I3 => tx_xgmii_data_reg2(2),
      I4 => tx_xgmii_data_reg2(0),
      O => \c0[6]_i_5_n_0\
    );
\c0[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004002000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(4),
      I1 => tx_xgmii_data_reg2(1),
      I2 => tx_xgmii_data_reg2(3),
      I3 => tx_xgmii_data_reg2(2),
      I4 => tx_xgmii_data_reg2(0),
      I5 => tx_xgmii_data_reg2(7),
      O => \c0[6]_i_6_n_0\
    );
\c0[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(0),
      I1 => tx_xgmii_data_reg2(2),
      I2 => tx_xgmii_data_reg2(3),
      I3 => tx_xgmii_data_reg2(1),
      I4 => tx_xgmii_data_reg2(4),
      I5 => tx_xgmii_data_reg2(7),
      O => \c0[6]_i_7_n_0\
    );
\c0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c0[0]_i_1_n_0\,
      Q => c0(0),
      R => '0'
    );
\c0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c0[4]_i_2_n_0\,
      D => \c0[1]_i_1_n_0\,
      Q => c0(1),
      R => \c0[4]_i_1_n_0\
    );
\c0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c0[4]_i_2_n_0\,
      D => \c0[2]_i_1_n_0\,
      Q => c0(2),
      R => \c0[4]_i_1_n_0\
    );
\c0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c0[4]_i_2_n_0\,
      D => \c0[3]_i_1_n_0\,
      Q => c0(3),
      R => \c0[4]_i_1_n_0\
    );
\c0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c0[4]_i_2_n_0\,
      D => \c0[4]_i_3_n_0\,
      Q => c0(4),
      R => \c0[4]_i_1_n_0\
    );
\c0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c0[5]_i_1_n_0\,
      Q => c0(5),
      R => '0'
    );
\c0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c0[6]_i_1_n_0\,
      Q => c0(6),
      R => '0'
    );
\c1[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c1[0]_i_2_n_0\,
      I1 => \c1[5]_i_4_n_0\,
      O => \c1[0]_i_1_n_0\
    );
\c1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005DFFFF005D0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(14),
      I1 => tx_xgmii_data_reg2(13),
      I2 => tx_xgmii_data_reg2(15),
      I3 => \c1[4]_i_4_n_0\,
      I4 => tx_xgmii_ctrl_reg2(1),
      I5 => c1(0),
      O => \c1[0]_i_2_n_0\
    );
\c1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEBF"
    )
        port map (
      I0 => \c1[1]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(13),
      I2 => tx_xgmii_data_reg2(15),
      I3 => tx_xgmii_data_reg2(11),
      O => \c1[1]_i_1_n_0\
    );
\c1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(11),
      I1 => tx_xgmii_data_reg2(14),
      I2 => tx_xgmii_data_reg2(10),
      I3 => tx_xgmii_data_reg2(12),
      I4 => tx_xgmii_data_reg2(9),
      I5 => tx_xgmii_data_reg2(8),
      O => \c1[1]_i_2_n_0\
    );
\c1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFBFBF"
    )
        port map (
      I0 => \c1[2]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(13),
      I2 => tx_xgmii_data_reg2(11),
      I3 => tx_xgmii_data_reg2(14),
      I4 => tx_xgmii_data_reg2(15),
      O => \c1[2]_i_1_n_0\
    );
\c1[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF77FFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(12),
      I1 => tx_xgmii_data_reg2(10),
      I2 => tx_xgmii_data_reg2(9),
      I3 => tx_xgmii_data_reg2(8),
      I4 => tx_xgmii_data_reg2(11),
      O => \c1[2]_i_2_n_0\
    );
\c1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBEF"
    )
        port map (
      I0 => \c1[4]_i_4_n_0\,
      I1 => tx_xgmii_data_reg2(14),
      I2 => tx_xgmii_data_reg2(13),
      I3 => tx_xgmii_data_reg2(15),
      O => \c1[3]_i_1_n_0\
    );
\c1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \c1[4]_i_3_n_0\,
      I1 => tx_xgmii_data_reg2(14),
      I2 => tx_xgmii_data_reg2(15),
      I3 => tx_xgmii_data_reg2(13),
      I4 => tx_xgmii_ctrl_reg2(1),
      I5 => tx_xgmii_data_reg2(10),
      O => \c1[4]_i_1_n_0\
    );
\c1[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFBE"
    )
        port map (
      I0 => \c1[4]_i_4_n_0\,
      I1 => tx_xgmii_data_reg2(15),
      I2 => tx_xgmii_data_reg2(14),
      I3 => tx_xgmii_data_reg2(13),
      O => \c1[4]_i_2_n_0\
    );
\c1[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => tx_xgmii_data_reg2(12),
      I1 => tx_xgmii_data_reg2(8),
      I2 => tx_xgmii_data_reg2(11),
      I3 => tx_xgmii_data_reg2(9),
      O => \c1[4]_i_3_n_0\
    );
\c1[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(11),
      I1 => tx_xgmii_data_reg2(12),
      I2 => tx_xgmii_data_reg2(8),
      I3 => tx_xgmii_data_reg2(10),
      I4 => tx_xgmii_data_reg2(9),
      O => \c1[4]_i_4_n_0\
    );
\c1[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => c1(5),
      I1 => tx_xgmii_ctrl_reg2(1),
      I2 => \c1[5]_i_2_n_0\,
      I3 => \c1[5]_i_3_n_0\,
      I4 => \c1[5]_i_4_n_0\,
      O => \c1[5]_i_1_n_0\
    );
\c1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFF3FFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(13),
      I1 => tx_xgmii_data_reg2(11),
      I2 => tx_xgmii_data_reg2(12),
      I3 => tx_xgmii_data_reg2(15),
      I4 => tx_xgmii_data_reg2(14),
      I5 => tx_xgmii_data_reg2(10),
      O => \c1[5]_i_2_n_0\
    );
\c1[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => tx_xgmii_data_reg2(11),
      I1 => tx_xgmii_data_reg2(8),
      I2 => tx_xgmii_data_reg2(9),
      O => \c1[5]_i_3_n_0\
    );
\c1[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018100008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(11),
      I1 => tx_xgmii_data_reg2(12),
      I2 => tx_xgmii_data_reg2(8),
      I3 => tx_xgmii_data_reg2(13),
      I4 => tx_xgmii_data_reg2(9),
      I5 => \c1[5]_i_5_n_0\,
      O => \c1[5]_i_4_n_0\
    );
\c1[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFF7FF7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(1),
      I1 => tx_xgmii_data_reg2(10),
      I2 => tx_xgmii_data_reg2(12),
      I3 => tx_xgmii_data_reg2(15),
      I4 => tx_xgmii_data_reg2(14),
      I5 => tx_xgmii_data_reg2(13),
      O => \c1[5]_i_5_n_0\
    );
\c1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => c1(6),
      I1 => tx_xgmii_ctrl_reg2(1),
      I2 => \c1[6]_i_2_n_0\,
      I3 => \c1[6]_i_3_n_0\,
      O => \c1[6]_i_1_n_0\
    );
\c1[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AA2"
    )
        port map (
      I0 => tx_xgmii_data_reg2(11),
      I1 => tx_xgmii_data_reg2(14),
      I2 => tx_xgmii_data_reg2(15),
      I3 => tx_xgmii_data_reg2(13),
      I4 => \c1[2]_i_2_n_0\,
      O => \c1[6]_i_2_n_0\
    );
\c1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C9000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(14),
      I1 => tx_xgmii_data_reg2(9),
      I2 => tx_xgmii_data_reg2(11),
      I3 => tx_xgmii_data_reg2(12),
      I4 => tx_xgmii_data_reg2(8),
      I5 => \c1[6]_i_4_n_0\,
      O => \c1[6]_i_3_n_0\
    );
\c1[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFBFBFFFFFFFBF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(14),
      I1 => tx_xgmii_ctrl_reg2(1),
      I2 => tx_xgmii_data_reg2(10),
      I3 => tx_xgmii_data_reg2(15),
      I4 => tx_xgmii_data_reg2(13),
      I5 => tx_xgmii_data_reg2(12),
      O => \c1[6]_i_4_n_0\
    );
\c1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c1[0]_i_1_n_0\,
      Q => c1(0),
      R => '0'
    );
\c1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \c1[1]_i_1_n_0\,
      Q => c1(1),
      R => \c1[4]_i_1_n_0\
    );
\c1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \c1[2]_i_1_n_0\,
      Q => c1(2),
      R => \c1[4]_i_1_n_0\
    );
\c1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \c1[3]_i_1_n_0\,
      Q => c1(3),
      R => \c1[4]_i_1_n_0\
    );
\c1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(1),
      D => \c1[4]_i_2_n_0\,
      Q => c1(4),
      R => \c1[4]_i_1_n_0\
    );
\c1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c1[5]_i_1_n_0\,
      Q => c1(5),
      R => '0'
    );
\c1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c1[6]_i_1_n_0\,
      Q => c1(6),
      R => '0'
    );
\c2[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c2[0]_i_2_n_0\,
      I1 => \c2[5]_i_4_n_0\,
      O => \c2[0]_i_1_n_0\
    );
\c2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005DFFFF005D0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(22),
      I1 => tx_xgmii_data_reg2(21),
      I2 => tx_xgmii_data_reg2(23),
      I3 => \c2[4]_i_4_n_0\,
      I4 => tx_xgmii_ctrl_reg2(2),
      I5 => c2(0),
      O => \c2[0]_i_2_n_0\
    );
\c2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEBF"
    )
        port map (
      I0 => \c2[1]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(21),
      I2 => tx_xgmii_data_reg2(23),
      I3 => tx_xgmii_data_reg2(19),
      O => \c2[1]_i_1_n_0\
    );
\c2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(19),
      I1 => tx_xgmii_data_reg2(22),
      I2 => tx_xgmii_data_reg2(18),
      I3 => tx_xgmii_data_reg2(20),
      I4 => tx_xgmii_data_reg2(17),
      I5 => tx_xgmii_data_reg2(16),
      O => \c2[1]_i_2_n_0\
    );
\c2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFBFBF"
    )
        port map (
      I0 => \c2[2]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(21),
      I2 => tx_xgmii_data_reg2(19),
      I3 => tx_xgmii_data_reg2(22),
      I4 => tx_xgmii_data_reg2(23),
      O => \c2[2]_i_1_n_0\
    );
\c2[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF77FFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(20),
      I1 => tx_xgmii_data_reg2(18),
      I2 => tx_xgmii_data_reg2(17),
      I3 => tx_xgmii_data_reg2(16),
      I4 => tx_xgmii_data_reg2(19),
      O => \c2[2]_i_2_n_0\
    );
\c2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBEF"
    )
        port map (
      I0 => \c2[4]_i_4_n_0\,
      I1 => tx_xgmii_data_reg2(22),
      I2 => tx_xgmii_data_reg2(21),
      I3 => tx_xgmii_data_reg2(23),
      O => \c2[3]_i_1_n_0\
    );
\c2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \c2[4]_i_3_n_0\,
      I1 => tx_xgmii_data_reg2(22),
      I2 => tx_xgmii_data_reg2(23),
      I3 => tx_xgmii_data_reg2(21),
      I4 => tx_xgmii_ctrl_reg2(2),
      I5 => tx_xgmii_data_reg2(18),
      O => \c2[4]_i_1_n_0\
    );
\c2[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFBE"
    )
        port map (
      I0 => \c2[4]_i_4_n_0\,
      I1 => tx_xgmii_data_reg2(23),
      I2 => tx_xgmii_data_reg2(22),
      I3 => tx_xgmii_data_reg2(21),
      O => \c2[4]_i_2_n_0\
    );
\c2[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => tx_xgmii_data_reg2(20),
      I1 => tx_xgmii_data_reg2(16),
      I2 => tx_xgmii_data_reg2(19),
      I3 => tx_xgmii_data_reg2(17),
      O => \c2[4]_i_3_n_0\
    );
\c2[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(19),
      I1 => tx_xgmii_data_reg2(20),
      I2 => tx_xgmii_data_reg2(16),
      I3 => tx_xgmii_data_reg2(18),
      I4 => tx_xgmii_data_reg2(17),
      O => \c2[4]_i_4_n_0\
    );
\c2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => c2(5),
      I1 => tx_xgmii_ctrl_reg2(2),
      I2 => \c2[5]_i_2_n_0\,
      I3 => \c2[5]_i_3_n_0\,
      I4 => \c2[5]_i_4_n_0\,
      O => \c2[5]_i_1_n_0\
    );
\c2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFF3FFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(21),
      I1 => tx_xgmii_data_reg2(19),
      I2 => tx_xgmii_data_reg2(20),
      I3 => tx_xgmii_data_reg2(23),
      I4 => tx_xgmii_data_reg2(22),
      I5 => tx_xgmii_data_reg2(18),
      O => \c2[5]_i_2_n_0\
    );
\c2[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => tx_xgmii_data_reg2(19),
      I1 => tx_xgmii_data_reg2(16),
      I2 => tx_xgmii_data_reg2(17),
      O => \c2[5]_i_3_n_0\
    );
\c2[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018100008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(19),
      I1 => tx_xgmii_data_reg2(20),
      I2 => tx_xgmii_data_reg2(16),
      I3 => tx_xgmii_data_reg2(21),
      I4 => tx_xgmii_data_reg2(17),
      I5 => \c2[5]_i_5_n_0\,
      O => \c2[5]_i_4_n_0\
    );
\c2[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFF7FF7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(2),
      I1 => tx_xgmii_data_reg2(18),
      I2 => tx_xgmii_data_reg2(20),
      I3 => tx_xgmii_data_reg2(23),
      I4 => tx_xgmii_data_reg2(22),
      I5 => tx_xgmii_data_reg2(21),
      O => \c2[5]_i_5_n_0\
    );
\c2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => c2(6),
      I1 => tx_xgmii_ctrl_reg2(2),
      I2 => \c2[6]_i_2_n_0\,
      I3 => \c2[6]_i_3_n_0\,
      O => \c2[6]_i_1_n_0\
    );
\c2[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AA2"
    )
        port map (
      I0 => tx_xgmii_data_reg2(19),
      I1 => tx_xgmii_data_reg2(22),
      I2 => tx_xgmii_data_reg2(23),
      I3 => tx_xgmii_data_reg2(21),
      I4 => \c2[2]_i_2_n_0\,
      O => \c2[6]_i_2_n_0\
    );
\c2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C9000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(22),
      I1 => tx_xgmii_data_reg2(17),
      I2 => tx_xgmii_data_reg2(19),
      I3 => tx_xgmii_data_reg2(20),
      I4 => tx_xgmii_data_reg2(16),
      I5 => \c2[6]_i_4_n_0\,
      O => \c2[6]_i_3_n_0\
    );
\c2[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFBFBFFFFFFFBF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(22),
      I1 => tx_xgmii_ctrl_reg2(2),
      I2 => tx_xgmii_data_reg2(18),
      I3 => tx_xgmii_data_reg2(23),
      I4 => tx_xgmii_data_reg2(21),
      I5 => tx_xgmii_data_reg2(20),
      O => \c2[6]_i_4_n_0\
    );
\c2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c2[0]_i_1_n_0\,
      Q => c2(0),
      R => '0'
    );
\c2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \c2[1]_i_1_n_0\,
      Q => c2(1),
      R => \c2[4]_i_1_n_0\
    );
\c2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \c2[2]_i_1_n_0\,
      Q => c2(2),
      R => \c2[4]_i_1_n_0\
    );
\c2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \c2[3]_i_1_n_0\,
      Q => c2(3),
      R => \c2[4]_i_1_n_0\
    );
\c2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(2),
      D => \c2[4]_i_2_n_0\,
      Q => c2(4),
      R => \c2[4]_i_1_n_0\
    );
\c2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c2[5]_i_1_n_0\,
      Q => c2(5),
      R => '0'
    );
\c2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c2[6]_i_1_n_0\,
      Q => c2(6),
      R => '0'
    );
\c3[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c3[0]_i_2_n_0\,
      I1 => \c3[5]_i_4_n_0\,
      O => \c3[0]_i_1_n_0\
    );
\c3[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005DFFFF005D0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(30),
      I1 => tx_xgmii_data_reg2(29),
      I2 => tx_xgmii_data_reg2(31),
      I3 => \c3[4]_i_4_n_0\,
      I4 => tx_xgmii_ctrl_reg2(3),
      I5 => c3(0),
      O => \c3[0]_i_2_n_0\
    );
\c3[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEBF"
    )
        port map (
      I0 => \c3[1]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(29),
      I2 => tx_xgmii_data_reg2(31),
      I3 => tx_xgmii_data_reg2(27),
      O => \c3[1]_i_1_n_0\
    );
\c3[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(27),
      I1 => tx_xgmii_data_reg2(30),
      I2 => tx_xgmii_data_reg2(26),
      I3 => tx_xgmii_data_reg2(28),
      I4 => tx_xgmii_data_reg2(25),
      I5 => tx_xgmii_data_reg2(24),
      O => \c3[1]_i_2_n_0\
    );
\c3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFBFBF"
    )
        port map (
      I0 => \c3[2]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(29),
      I2 => tx_xgmii_data_reg2(27),
      I3 => tx_xgmii_data_reg2(30),
      I4 => tx_xgmii_data_reg2(31),
      O => \c3[2]_i_1_n_0\
    );
\c3[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF77FFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(28),
      I1 => tx_xgmii_data_reg2(26),
      I2 => tx_xgmii_data_reg2(25),
      I3 => tx_xgmii_data_reg2(24),
      I4 => tx_xgmii_data_reg2(27),
      O => \c3[2]_i_2_n_0\
    );
\c3[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBEF"
    )
        port map (
      I0 => \c3[4]_i_4_n_0\,
      I1 => tx_xgmii_data_reg2(30),
      I2 => tx_xgmii_data_reg2(29),
      I3 => tx_xgmii_data_reg2(31),
      O => \c3[3]_i_1_n_0\
    );
\c3[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \c3[4]_i_3_n_0\,
      I1 => tx_xgmii_data_reg2(30),
      I2 => tx_xgmii_data_reg2(31),
      I3 => tx_xgmii_data_reg2(29),
      I4 => tx_xgmii_ctrl_reg2(3),
      I5 => tx_xgmii_data_reg2(26),
      O => \c3[4]_i_1_n_0\
    );
\c3[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFBE"
    )
        port map (
      I0 => \c3[4]_i_4_n_0\,
      I1 => tx_xgmii_data_reg2(31),
      I2 => tx_xgmii_data_reg2(30),
      I3 => tx_xgmii_data_reg2(29),
      O => \c3[4]_i_2_n_0\
    );
\c3[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => tx_xgmii_data_reg2(28),
      I1 => tx_xgmii_data_reg2(24),
      I2 => tx_xgmii_data_reg2(27),
      I3 => tx_xgmii_data_reg2(25),
      O => \c3[4]_i_3_n_0\
    );
\c3[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(27),
      I1 => tx_xgmii_data_reg2(28),
      I2 => tx_xgmii_data_reg2(24),
      I3 => tx_xgmii_data_reg2(26),
      I4 => tx_xgmii_data_reg2(25),
      O => \c3[4]_i_4_n_0\
    );
\c3[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => c3(5),
      I1 => tx_xgmii_ctrl_reg2(3),
      I2 => \c3[5]_i_2_n_0\,
      I3 => \c3[5]_i_3_n_0\,
      I4 => \c3[5]_i_4_n_0\,
      O => \c3[5]_i_1_n_0\
    );
\c3[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFF3FFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(29),
      I1 => tx_xgmii_data_reg2(27),
      I2 => tx_xgmii_data_reg2(28),
      I3 => tx_xgmii_data_reg2(31),
      I4 => tx_xgmii_data_reg2(30),
      I5 => tx_xgmii_data_reg2(26),
      O => \c3[5]_i_2_n_0\
    );
\c3[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => tx_xgmii_data_reg2(27),
      I1 => tx_xgmii_data_reg2(24),
      I2 => tx_xgmii_data_reg2(25),
      O => \c3[5]_i_3_n_0\
    );
\c3[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018100008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(27),
      I1 => tx_xgmii_data_reg2(28),
      I2 => tx_xgmii_data_reg2(24),
      I3 => tx_xgmii_data_reg2(29),
      I4 => tx_xgmii_data_reg2(25),
      I5 => \c3[5]_i_5_n_0\,
      O => \c3[5]_i_4_n_0\
    );
\c3[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFF7FF7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(3),
      I1 => tx_xgmii_data_reg2(26),
      I2 => tx_xgmii_data_reg2(28),
      I3 => tx_xgmii_data_reg2(31),
      I4 => tx_xgmii_data_reg2(30),
      I5 => tx_xgmii_data_reg2(29),
      O => \c3[5]_i_5_n_0\
    );
\c3[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => c3(6),
      I1 => tx_xgmii_ctrl_reg2(3),
      I2 => \c3[6]_i_2_n_0\,
      I3 => \c3[6]_i_3_n_0\,
      O => \c3[6]_i_1_n_0\
    );
\c3[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AA2"
    )
        port map (
      I0 => tx_xgmii_data_reg2(27),
      I1 => tx_xgmii_data_reg2(30),
      I2 => tx_xgmii_data_reg2(31),
      I3 => tx_xgmii_data_reg2(29),
      I4 => \c3[2]_i_2_n_0\,
      O => \c3[6]_i_2_n_0\
    );
\c3[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C9000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(30),
      I1 => tx_xgmii_data_reg2(25),
      I2 => tx_xgmii_data_reg2(27),
      I3 => tx_xgmii_data_reg2(28),
      I4 => tx_xgmii_data_reg2(24),
      I5 => \c3[6]_i_4_n_0\,
      O => \c3[6]_i_3_n_0\
    );
\c3[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFBFBFFFFFFFBF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(30),
      I1 => tx_xgmii_ctrl_reg2(3),
      I2 => tx_xgmii_data_reg2(26),
      I3 => tx_xgmii_data_reg2(31),
      I4 => tx_xgmii_data_reg2(29),
      I5 => tx_xgmii_data_reg2(28),
      O => \c3[6]_i_4_n_0\
    );
\c3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c3[0]_i_1_n_0\,
      Q => c3(0),
      R => '0'
    );
\c3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \c3[1]_i_1_n_0\,
      Q => c3(1),
      R => \c3[4]_i_1_n_0\
    );
\c3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \c3[2]_i_1_n_0\,
      Q => c3(2),
      R => \c3[4]_i_1_n_0\
    );
\c3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \c3[3]_i_1_n_0\,
      Q => c3(3),
      R => \c3[4]_i_1_n_0\
    );
\c3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(3),
      D => \c3[4]_i_2_n_0\,
      Q => c3(4),
      R => \c3[4]_i_1_n_0\
    );
\c3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c3[5]_i_1_n_0\,
      Q => c3(5),
      R => '0'
    );
\c3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c3[6]_i_1_n_0\,
      Q => c3(6),
      R => '0'
    );
\c4[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c4[0]_i_2_n_0\,
      I1 => \c4[5]_i_3_n_0\,
      O => \c4[0]_i_1_n_0\
    );
\c4[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20B0FFFF20B00000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(37),
      I1 => tx_xgmii_data_reg2(39),
      I2 => \o4[3]_i_3_n_0\,
      I3 => tx_xgmii_data_reg2(38),
      I4 => \c4[4]_i_2_n_0\,
      I5 => data12(38),
      O => \c4[0]_i_2_n_0\
    );
\c4[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFFF3C"
    )
        port map (
      I0 => \c4[2]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(37),
      I2 => tx_xgmii_data_reg2(39),
      I3 => \c4[4]_i_5_n_0\,
      I4 => tx_xgmii_data_reg2(38),
      O => \c4[1]_i_1_n_0\
    );
\c4[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE4EFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(39),
      I1 => \c4[4]_i_5_n_0\,
      I2 => tx_xgmii_data_reg2(38),
      I3 => \c4[2]_i_2_n_0\,
      I4 => tx_xgmii_data_reg2(37),
      O => \c4[2]_i_1_n_0\
    );
\c4[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(36),
      I1 => tx_xgmii_data_reg2(33),
      I2 => tx_xgmii_data_reg2(35),
      I3 => tx_xgmii_data_reg2(34),
      I4 => tx_xgmii_data_reg2(32),
      O => \c4[2]_i_2_n_0\
    );
\c4[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF5"
    )
        port map (
      I0 => tx_xgmii_data_reg2(37),
      I1 => tx_xgmii_data_reg2(39),
      I2 => \c4[4]_i_5_n_0\,
      I3 => tx_xgmii_data_reg2(38),
      O => \c4[3]_i_1_n_0\
    );
\c4[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(37),
      I1 => tx_xgmii_data_reg2(39),
      I2 => \c4[4]_i_4_n_0\,
      I3 => tx_xgmii_data_reg2(32),
      I4 => tx_xgmii_data_reg2(38),
      I5 => tx_xgmii_ctrl_reg2(4),
      O => \c4[4]_i_1_n_0\
    );
\c4[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFB0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(37),
      I1 => tx_xgmii_data_reg2(38),
      I2 => \c4[4]_i_5_n_0\,
      I3 => tx_xgmii_data_reg2(39),
      I4 => tx_xgmii_ctrl_reg2(4),
      O => \c4[4]_i_2_n_0\
    );
\c4[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF6"
    )
        port map (
      I0 => tx_xgmii_data_reg2(37),
      I1 => tx_xgmii_data_reg2(38),
      I2 => \c4[4]_i_5_n_0\,
      I3 => tx_xgmii_data_reg2(39),
      O => \c4[4]_i_3_n_0\
    );
\c4[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(34),
      I1 => tx_xgmii_data_reg2(33),
      I2 => tx_xgmii_data_reg2(35),
      I3 => tx_xgmii_data_reg2(36),
      O => \c4[4]_i_4_n_0\
    );
\c4[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(36),
      I1 => tx_xgmii_data_reg2(35),
      I2 => tx_xgmii_data_reg2(33),
      I3 => tx_xgmii_data_reg2(34),
      I4 => tx_xgmii_data_reg2(32),
      O => \c4[4]_i_5_n_0\
    );
\c4[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data12(43),
      I1 => \c4[4]_i_2_n_0\,
      I2 => \c4[5]_i_2_n_0\,
      I3 => \c4[5]_i_3_n_0\,
      O => \c4[5]_i_1_n_0\
    );
\c4[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0800F00"
    )
        port map (
      I0 => \c4[6]_i_5_n_0\,
      I1 => tx_xgmii_data_reg2(37),
      I2 => tx_xgmii_data_reg2(38),
      I3 => \o4[3]_i_3_n_0\,
      I4 => tx_xgmii_data_reg2(39),
      O => \c4[5]_i_2_n_0\
    );
\c4[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2220000"
    )
        port map (
      I0 => \c4[5]_i_4_n_0\,
      I1 => tx_xgmii_data_reg2(37),
      I2 => tx_xgmii_data_reg2(38),
      I3 => \c4[6]_i_7_n_0\,
      I4 => tx_xgmii_ctrl_reg2(4),
      O => \c4[5]_i_3_n_0\
    );
\c4[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => tx_xgmii_data_reg2(39),
      I1 => \c4[4]_i_4_n_0\,
      I2 => tx_xgmii_data_reg2(32),
      I3 => tx_xgmii_data_reg2(38),
      O => \c4[5]_i_4_n_0\
    );
\c4[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data12(44),
      I1 => \c4[6]_i_2_n_0\,
      I2 => \c4[6]_i_3_n_0\,
      I3 => \c4[6]_i_4_n_0\,
      O => \c4[6]_i_1_n_0\
    );
\c4[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(37),
      I1 => tx_xgmii_data_reg2(39),
      I2 => tx_xgmii_data_reg2(38),
      I3 => \c4[4]_i_5_n_0\,
      I4 => tx_xgmii_ctrl_reg2(4),
      O => \c4[6]_i_2_n_0\
    );
\c4[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \c4[6]_i_5_n_0\,
      I1 => tx_xgmii_data_reg2(37),
      I2 => tx_xgmii_data_reg2(39),
      I3 => \o4[3]_i_3_n_0\,
      I4 => tx_xgmii_data_reg2(38),
      O => \c4[6]_i_3_n_0\
    );
\c4[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4A4540400000000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(38),
      I1 => \c4[6]_i_6_n_0\,
      I2 => tx_xgmii_data_reg2(37),
      I3 => \o4[3]_i_4_n_0\,
      I4 => \c4[6]_i_7_n_0\,
      I5 => tx_xgmii_ctrl_reg2(4),
      O => \c4[6]_i_4_n_0\
    );
\c4[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(36),
      I1 => tx_xgmii_data_reg2(35),
      I2 => tx_xgmii_data_reg2(33),
      I3 => tx_xgmii_data_reg2(34),
      I4 => tx_xgmii_data_reg2(32),
      O => \c4[6]_i_5_n_0\
    );
\c4[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004002000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(36),
      I1 => tx_xgmii_data_reg2(33),
      I2 => tx_xgmii_data_reg2(35),
      I3 => tx_xgmii_data_reg2(34),
      I4 => tx_xgmii_data_reg2(32),
      I5 => tx_xgmii_data_reg2(39),
      O => \c4[6]_i_6_n_0\
    );
\c4[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(32),
      I1 => tx_xgmii_data_reg2(34),
      I2 => tx_xgmii_data_reg2(35),
      I3 => tx_xgmii_data_reg2(33),
      I4 => tx_xgmii_data_reg2(36),
      I5 => tx_xgmii_data_reg2(39),
      O => \c4[6]_i_7_n_0\
    );
\c4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c4[0]_i_1_n_0\,
      Q => data12(38),
      R => '0'
    );
\c4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c4[4]_i_2_n_0\,
      D => \c4[1]_i_1_n_0\,
      Q => data12(39),
      R => \c4[4]_i_1_n_0\
    );
\c4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c4[4]_i_2_n_0\,
      D => \c4[2]_i_1_n_0\,
      Q => data12(40),
      R => \c4[4]_i_1_n_0\
    );
\c4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c4[4]_i_2_n_0\,
      D => \c4[3]_i_1_n_0\,
      Q => data12(41),
      R => \c4[4]_i_1_n_0\
    );
\c4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \c4[4]_i_2_n_0\,
      D => \c4[4]_i_3_n_0\,
      Q => data12(42),
      R => \c4[4]_i_1_n_0\
    );
\c4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c4[5]_i_1_n_0\,
      Q => data12(43),
      R => '0'
    );
\c4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c4[6]_i_1_n_0\,
      Q => data12(44),
      R => '0'
    );
\c5[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c5[0]_i_2_n_0\,
      I1 => \c5[5]_i_4_n_0\,
      O => \c5[0]_i_1_n_0\
    );
\c5[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005DFFFF005D0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(46),
      I1 => tx_xgmii_data_reg2(45),
      I2 => tx_xgmii_data_reg2(47),
      I3 => \c5[4]_i_4_n_0\,
      I4 => tx_xgmii_ctrl_reg2(5),
      I5 => data12(45),
      O => \c5[0]_i_2_n_0\
    );
\c5[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEBF"
    )
        port map (
      I0 => \c5[1]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(45),
      I2 => tx_xgmii_data_reg2(47),
      I3 => tx_xgmii_data_reg2(43),
      O => \c5[1]_i_1_n_0\
    );
\c5[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(43),
      I1 => tx_xgmii_data_reg2(46),
      I2 => tx_xgmii_data_reg2(42),
      I3 => tx_xgmii_data_reg2(44),
      I4 => tx_xgmii_data_reg2(41),
      I5 => tx_xgmii_data_reg2(40),
      O => \c5[1]_i_2_n_0\
    );
\c5[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFBFBF"
    )
        port map (
      I0 => \c5[2]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(45),
      I2 => tx_xgmii_data_reg2(43),
      I3 => tx_xgmii_data_reg2(46),
      I4 => tx_xgmii_data_reg2(47),
      O => \c5[2]_i_1_n_0\
    );
\c5[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF77FFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(44),
      I1 => tx_xgmii_data_reg2(42),
      I2 => tx_xgmii_data_reg2(41),
      I3 => tx_xgmii_data_reg2(40),
      I4 => tx_xgmii_data_reg2(43),
      O => \c5[2]_i_2_n_0\
    );
\c5[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBEF"
    )
        port map (
      I0 => \c5[4]_i_4_n_0\,
      I1 => tx_xgmii_data_reg2(46),
      I2 => tx_xgmii_data_reg2(45),
      I3 => tx_xgmii_data_reg2(47),
      O => \c5[3]_i_1_n_0\
    );
\c5[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \c5[4]_i_3_n_0\,
      I1 => tx_xgmii_data_reg2(46),
      I2 => tx_xgmii_data_reg2(47),
      I3 => tx_xgmii_data_reg2(45),
      I4 => tx_xgmii_ctrl_reg2(5),
      I5 => tx_xgmii_data_reg2(42),
      O => \c5[4]_i_1_n_0\
    );
\c5[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFBE"
    )
        port map (
      I0 => \c5[4]_i_4_n_0\,
      I1 => tx_xgmii_data_reg2(47),
      I2 => tx_xgmii_data_reg2(46),
      I3 => tx_xgmii_data_reg2(45),
      O => \c5[4]_i_2_n_0\
    );
\c5[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => tx_xgmii_data_reg2(44),
      I1 => tx_xgmii_data_reg2(40),
      I2 => tx_xgmii_data_reg2(43),
      I3 => tx_xgmii_data_reg2(41),
      O => \c5[4]_i_3_n_0\
    );
\c5[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(43),
      I1 => tx_xgmii_data_reg2(44),
      I2 => tx_xgmii_data_reg2(40),
      I3 => tx_xgmii_data_reg2(42),
      I4 => tx_xgmii_data_reg2(41),
      O => \c5[4]_i_4_n_0\
    );
\c5[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => data12(50),
      I1 => tx_xgmii_ctrl_reg2(5),
      I2 => \c5[5]_i_2_n_0\,
      I3 => \c5[5]_i_3_n_0\,
      I4 => \c5[5]_i_4_n_0\,
      O => \c5[5]_i_1_n_0\
    );
\c5[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFF3FFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(45),
      I1 => tx_xgmii_data_reg2(43),
      I2 => tx_xgmii_data_reg2(44),
      I3 => tx_xgmii_data_reg2(47),
      I4 => tx_xgmii_data_reg2(46),
      I5 => tx_xgmii_data_reg2(42),
      O => \c5[5]_i_2_n_0\
    );
\c5[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => tx_xgmii_data_reg2(43),
      I1 => tx_xgmii_data_reg2(40),
      I2 => tx_xgmii_data_reg2(41),
      O => \c5[5]_i_3_n_0\
    );
\c5[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018100008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(43),
      I1 => tx_xgmii_data_reg2(44),
      I2 => tx_xgmii_data_reg2(40),
      I3 => tx_xgmii_data_reg2(45),
      I4 => tx_xgmii_data_reg2(41),
      I5 => \c5[5]_i_5_n_0\,
      O => \c5[5]_i_4_n_0\
    );
\c5[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFF7FF7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(5),
      I1 => tx_xgmii_data_reg2(42),
      I2 => tx_xgmii_data_reg2(44),
      I3 => tx_xgmii_data_reg2(47),
      I4 => tx_xgmii_data_reg2(46),
      I5 => tx_xgmii_data_reg2(45),
      O => \c5[5]_i_5_n_0\
    );
\c5[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data12(51),
      I1 => tx_xgmii_ctrl_reg2(5),
      I2 => \c5[6]_i_2_n_0\,
      I3 => \c5[6]_i_3_n_0\,
      O => \c5[6]_i_1_n_0\
    );
\c5[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AA2"
    )
        port map (
      I0 => tx_xgmii_data_reg2(43),
      I1 => tx_xgmii_data_reg2(46),
      I2 => tx_xgmii_data_reg2(47),
      I3 => tx_xgmii_data_reg2(45),
      I4 => \c5[2]_i_2_n_0\,
      O => \c5[6]_i_2_n_0\
    );
\c5[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C9000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(46),
      I1 => tx_xgmii_data_reg2(41),
      I2 => tx_xgmii_data_reg2(43),
      I3 => tx_xgmii_data_reg2(44),
      I4 => tx_xgmii_data_reg2(40),
      I5 => \c5[6]_i_4_n_0\,
      O => \c5[6]_i_3_n_0\
    );
\c5[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFBFBFFFFFFFBF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(46),
      I1 => tx_xgmii_ctrl_reg2(5),
      I2 => tx_xgmii_data_reg2(42),
      I3 => tx_xgmii_data_reg2(47),
      I4 => tx_xgmii_data_reg2(45),
      I5 => tx_xgmii_data_reg2(44),
      O => \c5[6]_i_4_n_0\
    );
\c5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c5[0]_i_1_n_0\,
      Q => data12(45),
      R => '0'
    );
\c5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \c5[1]_i_1_n_0\,
      Q => data12(46),
      R => \c5[4]_i_1_n_0\
    );
\c5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \c5[2]_i_1_n_0\,
      Q => data12(47),
      R => \c5[4]_i_1_n_0\
    );
\c5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \c5[3]_i_1_n_0\,
      Q => data12(48),
      R => \c5[4]_i_1_n_0\
    );
\c5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(5),
      D => \c5[4]_i_2_n_0\,
      Q => data12(49),
      R => \c5[4]_i_1_n_0\
    );
\c5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c5[5]_i_1_n_0\,
      Q => data12(50),
      R => '0'
    );
\c5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c5[6]_i_1_n_0\,
      Q => data12(51),
      R => '0'
    );
\c6[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c6[0]_i_2_n_0\,
      I1 => \c6[5]_i_4_n_0\,
      O => \c6[0]_i_1_n_0\
    );
\c6[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005DFFFF005D0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(54),
      I1 => tx_xgmii_data_reg2(53),
      I2 => tx_xgmii_data_reg2(55),
      I3 => \c6[4]_i_4_n_0\,
      I4 => tx_xgmii_ctrl_reg2(6),
      I5 => data12(52),
      O => \c6[0]_i_2_n_0\
    );
\c6[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEBF"
    )
        port map (
      I0 => \c6[1]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(53),
      I2 => tx_xgmii_data_reg2(55),
      I3 => tx_xgmii_data_reg2(51),
      O => \c6[1]_i_1_n_0\
    );
\c6[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(51),
      I1 => tx_xgmii_data_reg2(54),
      I2 => tx_xgmii_data_reg2(50),
      I3 => tx_xgmii_data_reg2(52),
      I4 => tx_xgmii_data_reg2(49),
      I5 => tx_xgmii_data_reg2(48),
      O => \c6[1]_i_2_n_0\
    );
\c6[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFBFBF"
    )
        port map (
      I0 => \c6[2]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(53),
      I2 => tx_xgmii_data_reg2(51),
      I3 => tx_xgmii_data_reg2(54),
      I4 => tx_xgmii_data_reg2(55),
      O => \c6[2]_i_1_n_0\
    );
\c6[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF77FFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(52),
      I1 => tx_xgmii_data_reg2(50),
      I2 => tx_xgmii_data_reg2(49),
      I3 => tx_xgmii_data_reg2(48),
      I4 => tx_xgmii_data_reg2(51),
      O => \c6[2]_i_2_n_0\
    );
\c6[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBEF"
    )
        port map (
      I0 => \c6[4]_i_4_n_0\,
      I1 => tx_xgmii_data_reg2(54),
      I2 => tx_xgmii_data_reg2(53),
      I3 => tx_xgmii_data_reg2(55),
      O => \c6[3]_i_1_n_0\
    );
\c6[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \c6[4]_i_3_n_0\,
      I1 => tx_xgmii_data_reg2(54),
      I2 => tx_xgmii_data_reg2(55),
      I3 => tx_xgmii_data_reg2(53),
      I4 => tx_xgmii_ctrl_reg2(6),
      I5 => tx_xgmii_data_reg2(50),
      O => \c6[4]_i_1_n_0\
    );
\c6[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFBE"
    )
        port map (
      I0 => \c6[4]_i_4_n_0\,
      I1 => tx_xgmii_data_reg2(55),
      I2 => tx_xgmii_data_reg2(54),
      I3 => tx_xgmii_data_reg2(53),
      O => \c6[4]_i_2_n_0\
    );
\c6[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => tx_xgmii_data_reg2(52),
      I1 => tx_xgmii_data_reg2(48),
      I2 => tx_xgmii_data_reg2(51),
      I3 => tx_xgmii_data_reg2(49),
      O => \c6[4]_i_3_n_0\
    );
\c6[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(51),
      I1 => tx_xgmii_data_reg2(52),
      I2 => tx_xgmii_data_reg2(48),
      I3 => tx_xgmii_data_reg2(50),
      I4 => tx_xgmii_data_reg2(49),
      O => \c6[4]_i_4_n_0\
    );
\c6[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => data12(57),
      I1 => tx_xgmii_ctrl_reg2(6),
      I2 => \c6[5]_i_2_n_0\,
      I3 => \c6[5]_i_3_n_0\,
      I4 => \c6[5]_i_4_n_0\,
      O => \c6[5]_i_1_n_0\
    );
\c6[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFF3FFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(53),
      I1 => tx_xgmii_data_reg2(51),
      I2 => tx_xgmii_data_reg2(52),
      I3 => tx_xgmii_data_reg2(55),
      I4 => tx_xgmii_data_reg2(54),
      I5 => tx_xgmii_data_reg2(50),
      O => \c6[5]_i_2_n_0\
    );
\c6[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => tx_xgmii_data_reg2(51),
      I1 => tx_xgmii_data_reg2(48),
      I2 => tx_xgmii_data_reg2(49),
      O => \c6[5]_i_3_n_0\
    );
\c6[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018100008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(51),
      I1 => tx_xgmii_data_reg2(52),
      I2 => tx_xgmii_data_reg2(48),
      I3 => tx_xgmii_data_reg2(53),
      I4 => tx_xgmii_data_reg2(49),
      I5 => \c6[5]_i_5_n_0\,
      O => \c6[5]_i_4_n_0\
    );
\c6[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFF7FF7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(6),
      I1 => tx_xgmii_data_reg2(50),
      I2 => tx_xgmii_data_reg2(52),
      I3 => tx_xgmii_data_reg2(55),
      I4 => tx_xgmii_data_reg2(54),
      I5 => tx_xgmii_data_reg2(53),
      O => \c6[5]_i_5_n_0\
    );
\c6[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data12(58),
      I1 => tx_xgmii_ctrl_reg2(6),
      I2 => \c6[6]_i_2_n_0\,
      I3 => \c6[6]_i_3_n_0\,
      O => \c6[6]_i_1_n_0\
    );
\c6[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AA2"
    )
        port map (
      I0 => tx_xgmii_data_reg2(51),
      I1 => tx_xgmii_data_reg2(54),
      I2 => tx_xgmii_data_reg2(55),
      I3 => tx_xgmii_data_reg2(53),
      I4 => \c6[2]_i_2_n_0\,
      O => \c6[6]_i_2_n_0\
    );
\c6[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C9000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(54),
      I1 => tx_xgmii_data_reg2(49),
      I2 => tx_xgmii_data_reg2(51),
      I3 => tx_xgmii_data_reg2(52),
      I4 => tx_xgmii_data_reg2(48),
      I5 => \c6[6]_i_4_n_0\,
      O => \c6[6]_i_3_n_0\
    );
\c6[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFBFBFFFFFFFBF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(54),
      I1 => tx_xgmii_ctrl_reg2(6),
      I2 => tx_xgmii_data_reg2(50),
      I3 => tx_xgmii_data_reg2(55),
      I4 => tx_xgmii_data_reg2(53),
      I5 => tx_xgmii_data_reg2(52),
      O => \c6[6]_i_4_n_0\
    );
\c6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c6[0]_i_1_n_0\,
      Q => data12(52),
      R => '0'
    );
\c6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \c6[1]_i_1_n_0\,
      Q => data12(53),
      R => \c6[4]_i_1_n_0\
    );
\c6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \c6[2]_i_1_n_0\,
      Q => data12(54),
      R => \c6[4]_i_1_n_0\
    );
\c6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \c6[3]_i_1_n_0\,
      Q => data12(55),
      R => \c6[4]_i_1_n_0\
    );
\c6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(6),
      D => \c6[4]_i_2_n_0\,
      Q => data12(56),
      R => \c6[4]_i_1_n_0\
    );
\c6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c6[5]_i_1_n_0\,
      Q => data12(57),
      R => '0'
    );
\c6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c6[6]_i_1_n_0\,
      Q => data12(58),
      R => '0'
    );
\c7[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \c7[0]_i_2_n_0\,
      I1 => \c7[5]_i_4_n_0\,
      O => \c7[0]_i_1_n_0\
    );
\c7[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005DFFFF005D0000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(62),
      I1 => tx_xgmii_data_reg2(61),
      I2 => tx_xgmii_data_reg2(63),
      I3 => \c7[4]_i_4_n_0\,
      I4 => tx_xgmii_ctrl_reg2(7),
      I5 => data12(59),
      O => \c7[0]_i_2_n_0\
    );
\c7[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BEBF"
    )
        port map (
      I0 => \c7[1]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(61),
      I2 => tx_xgmii_data_reg2(63),
      I3 => tx_xgmii_data_reg2(59),
      O => \c7[1]_i_1_n_0\
    );
\c7[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFFFFFDFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(59),
      I1 => tx_xgmii_data_reg2(62),
      I2 => tx_xgmii_data_reg2(58),
      I3 => tx_xgmii_data_reg2(60),
      I4 => tx_xgmii_data_reg2(57),
      I5 => tx_xgmii_data_reg2(56),
      O => \c7[1]_i_2_n_0\
    );
\c7[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFBFBF"
    )
        port map (
      I0 => \c7[2]_i_2_n_0\,
      I1 => tx_xgmii_data_reg2(61),
      I2 => tx_xgmii_data_reg2(59),
      I3 => tx_xgmii_data_reg2(62),
      I4 => tx_xgmii_data_reg2(63),
      O => \c7[2]_i_1_n_0\
    );
\c7[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF77FFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(60),
      I1 => tx_xgmii_data_reg2(58),
      I2 => tx_xgmii_data_reg2(57),
      I3 => tx_xgmii_data_reg2(56),
      I4 => tx_xgmii_data_reg2(59),
      O => \c7[2]_i_2_n_0\
    );
\c7[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBEF"
    )
        port map (
      I0 => \c7[4]_i_4_n_0\,
      I1 => tx_xgmii_data_reg2(62),
      I2 => tx_xgmii_data_reg2(61),
      I3 => tx_xgmii_data_reg2(63),
      O => \c7[3]_i_1_n_0\
    );
\c7[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \c7[4]_i_3_n_0\,
      I1 => tx_xgmii_data_reg2(62),
      I2 => tx_xgmii_data_reg2(63),
      I3 => tx_xgmii_data_reg2(61),
      I4 => tx_xgmii_ctrl_reg2(7),
      I5 => tx_xgmii_data_reg2(58),
      O => \c7[4]_i_1_n_0\
    );
\c7[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFBE"
    )
        port map (
      I0 => \c7[4]_i_4_n_0\,
      I1 => tx_xgmii_data_reg2(63),
      I2 => tx_xgmii_data_reg2(62),
      I3 => tx_xgmii_data_reg2(61),
      O => \c7[4]_i_2_n_0\
    );
\c7[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => tx_xgmii_data_reg2(60),
      I1 => tx_xgmii_data_reg2(56),
      I2 => tx_xgmii_data_reg2(59),
      I3 => tx_xgmii_data_reg2(57),
      O => \c7[4]_i_3_n_0\
    );
\c7[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF7FF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(59),
      I1 => tx_xgmii_data_reg2(60),
      I2 => tx_xgmii_data_reg2(56),
      I3 => tx_xgmii_data_reg2(58),
      I4 => tx_xgmii_data_reg2(57),
      O => \c7[4]_i_4_n_0\
    );
\c7[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => data12(64),
      I1 => tx_xgmii_ctrl_reg2(7),
      I2 => \c7[5]_i_2_n_0\,
      I3 => \c7[5]_i_3_n_0\,
      I4 => \c7[5]_i_4_n_0\,
      O => \c7[5]_i_1_n_0\
    );
\c7[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9FFFFF3FFFFFFFFF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(61),
      I1 => tx_xgmii_data_reg2(59),
      I2 => tx_xgmii_data_reg2(60),
      I3 => tx_xgmii_data_reg2(63),
      I4 => tx_xgmii_data_reg2(62),
      I5 => tx_xgmii_data_reg2(58),
      O => \c7[5]_i_2_n_0\
    );
\c7[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => tx_xgmii_data_reg2(59),
      I1 => tx_xgmii_data_reg2(56),
      I2 => tx_xgmii_data_reg2(57),
      O => \c7[5]_i_3_n_0\
    );
\c7[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000018100008"
    )
        port map (
      I0 => tx_xgmii_data_reg2(59),
      I1 => tx_xgmii_data_reg2(60),
      I2 => tx_xgmii_data_reg2(56),
      I3 => tx_xgmii_data_reg2(61),
      I4 => tx_xgmii_data_reg2(57),
      I5 => \c7[5]_i_5_n_0\,
      O => \c7[5]_i_4_n_0\
    );
\c7[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFF7FF7"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(7),
      I1 => tx_xgmii_data_reg2(58),
      I2 => tx_xgmii_data_reg2(60),
      I3 => tx_xgmii_data_reg2(63),
      I4 => tx_xgmii_data_reg2(62),
      I5 => tx_xgmii_data_reg2(61),
      O => \c7[5]_i_5_n_0\
    );
\c7[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => data12(65),
      I1 => tx_xgmii_ctrl_reg2(7),
      I2 => \c7[6]_i_2_n_0\,
      I3 => \c7[6]_i_3_n_0\,
      O => \c7[6]_i_1_n_0\
    );
\c7[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AA2"
    )
        port map (
      I0 => tx_xgmii_data_reg2(59),
      I1 => tx_xgmii_data_reg2(62),
      I2 => tx_xgmii_data_reg2(63),
      I3 => tx_xgmii_data_reg2(61),
      I4 => \c7[2]_i_2_n_0\,
      O => \c7[6]_i_2_n_0\
    );
\c7[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C9000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(62),
      I1 => tx_xgmii_data_reg2(57),
      I2 => tx_xgmii_data_reg2(59),
      I3 => tx_xgmii_data_reg2(60),
      I4 => tx_xgmii_data_reg2(56),
      I5 => \c7[6]_i_4_n_0\,
      O => \c7[6]_i_3_n_0\
    );
\c7[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FBFBFBFFFFFFFBF"
    )
        port map (
      I0 => tx_xgmii_data_reg2(62),
      I1 => tx_xgmii_ctrl_reg2(7),
      I2 => tx_xgmii_data_reg2(58),
      I3 => tx_xgmii_data_reg2(63),
      I4 => tx_xgmii_data_reg2(61),
      I5 => tx_xgmii_data_reg2(60),
      O => \c7[6]_i_4_n_0\
    );
\c7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c7[0]_i_1_n_0\,
      Q => data12(59),
      R => '0'
    );
\c7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \c7[1]_i_1_n_0\,
      Q => data12(60),
      R => \c7[4]_i_1_n_0\
    );
\c7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \c7[2]_i_1_n_0\,
      Q => data12(61),
      R => \c7[4]_i_1_n_0\
    );
\c7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \c7[3]_i_1_n_0\,
      Q => data12(62),
      R => \c7[4]_i_1_n_0\
    );
\c7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => tx_xgmii_ctrl_reg2(7),
      D => \c7[4]_i_2_n_0\,
      Q => data12(63),
      R => \c7[4]_i_1_n_0\
    );
\c7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c7[5]_i_1_n_0\,
      Q => data12(64),
      R => '0'
    );
\c7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \c7[6]_i_1_n_0\,
      Q => data12(65),
      R => '0'
    );
\d0[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(0),
      O => \d0[7]_i_1_n_0\
    );
\d0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(0),
      Q => data8(10),
      R => '0'
    );
\d0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(1),
      Q => data8(11),
      R => '0'
    );
\d0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(2),
      Q => data8(12),
      R => '0'
    );
\d0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(3),
      Q => data8(13),
      R => '0'
    );
\d0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(4),
      Q => data8(14),
      R => '0'
    );
\d0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(5),
      Q => data8(15),
      R => '0'
    );
\d0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(6),
      Q => data8(16),
      R => '0'
    );
\d0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d0[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(7),
      Q => data8(17),
      R => '0'
    );
\d1[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(1),
      O => \d1[7]_i_1_n_0\
    );
\d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(8),
      Q => data12(10),
      R => '0'
    );
\d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(9),
      Q => data12(11),
      R => '0'
    );
\d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(10),
      Q => data12(12),
      R => '0'
    );
\d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(11),
      Q => data12(13),
      R => '0'
    );
\d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(12),
      Q => data12(14),
      R => '0'
    );
\d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(13),
      Q => data12(15),
      R => '0'
    );
\d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(14),
      Q => data12(16),
      R => '0'
    );
\d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d1[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(15),
      Q => data12(17),
      R => '0'
    );
\d2[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(2),
      O => \d2[7]_i_1_n_0\
    );
\d2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(16),
      Q => data12(18),
      R => '0'
    );
\d2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(17),
      Q => data12(19),
      R => '0'
    );
\d2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(18),
      Q => data12(20),
      R => '0'
    );
\d2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(19),
      Q => data12(21),
      R => '0'
    );
\d2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(20),
      Q => data12(22),
      R => '0'
    );
\d2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(21),
      Q => data12(23),
      R => '0'
    );
\d2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(22),
      Q => data12(24),
      R => '0'
    );
\d2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d2[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(23),
      Q => data12(25),
      R => '0'
    );
\d3[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(3),
      O => \d3[7]_i_1_n_0\
    );
\d3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(24),
      Q => data12(26),
      R => '0'
    );
\d3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(25),
      Q => data12(27),
      R => '0'
    );
\d3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(26),
      Q => data12(28),
      R => '0'
    );
\d3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(27),
      Q => data12(29),
      R => '0'
    );
\d3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(28),
      Q => data12(30),
      R => '0'
    );
\d3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(29),
      Q => data12(31),
      R => '0'
    );
\d3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(30),
      Q => data12(32),
      R => '0'
    );
\d3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d3[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(31),
      Q => data12(33),
      R => '0'
    );
\d4[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(4),
      O => \d4[7]_i_1_n_0\
    );
\d4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(32),
      Q => data11(34),
      R => '0'
    );
\d4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(33),
      Q => data11(35),
      R => '0'
    );
\d4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(34),
      Q => data11(36),
      R => '0'
    );
\d4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(35),
      Q => data11(37),
      R => '0'
    );
\d4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(36),
      Q => data11(38),
      R => '0'
    );
\d4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(37),
      Q => data11(39),
      R => '0'
    );
\d4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(38),
      Q => data11(40),
      R => '0'
    );
\d4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d4[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(39),
      Q => data11(41),
      R => '0'
    );
\d5[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(5),
      O => \d5[7]_i_1_n_0\
    );
\d5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(40),
      Q => data11(42),
      R => '0'
    );
\d5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(41),
      Q => data11(43),
      R => '0'
    );
\d5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(42),
      Q => data11(44),
      R => '0'
    );
\d5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(43),
      Q => data11(45),
      R => '0'
    );
\d5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(44),
      Q => data11(46),
      R => '0'
    );
\d5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(45),
      Q => data11(47),
      R => '0'
    );
\d5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(46),
      Q => data11(48),
      R => '0'
    );
\d5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d5[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(47),
      Q => data11(49),
      R => '0'
    );
\d6[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(6),
      O => \d6[7]_i_1_n_0\
    );
\d6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(48),
      Q => data11(50),
      R => '0'
    );
\d6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(49),
      Q => data11(51),
      R => '0'
    );
\d6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(50),
      Q => data11(52),
      R => '0'
    );
\d6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(51),
      Q => data11(53),
      R => '0'
    );
\d6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(52),
      Q => data11(54),
      R => '0'
    );
\d6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(53),
      Q => data11(55),
      R => '0'
    );
\d6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(54),
      Q => data11(56),
      R => '0'
    );
\d6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d6[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(55),
      Q => data11(57),
      R => '0'
    );
\d7[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg2(7),
      O => \d7[7]_i_1_n_0\
    );
\d7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(56),
      Q => data11(58),
      R => '0'
    );
\d7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(57),
      Q => data11(59),
      R => '0'
    );
\d7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(58),
      Q => data11(60),
      R => '0'
    );
\d7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(59),
      Q => data11(61),
      R => '0'
    );
\d7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(60),
      Q => data11(62),
      R => '0'
    );
\d7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(61),
      Q => data11(63),
      R => '0'
    );
\d7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(62),
      Q => data11(64),
      R => '0'
    );
\d7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => \d7[7]_i_1_n_0\,
      D => tx_xgmii_data_reg2(63),
      Q => data11(65),
      R => '0'
    );
\o0[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(5),
      I1 => \o0[3]_i_4_n_0\,
      I2 => tx_xgmii_data_reg2(6),
      I3 => tx_xgmii_ctrl_reg2(0),
      I4 => data12(34),
      O => \o0[0]_i_1_n_0\
    );
\o0[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(5),
      I1 => \o0[3]_i_4_n_0\,
      I2 => tx_xgmii_data_reg2(6),
      I3 => tx_xgmii_ctrl_reg2(0),
      I4 => data12(35),
      O => \o0[1]_i_1_n_0\
    );
\o0[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(5),
      I1 => \o0[3]_i_4_n_0\,
      I2 => tx_xgmii_data_reg2(6),
      I3 => tx_xgmii_ctrl_reg2(0),
      I4 => data12(36),
      O => \o0[2]_i_1_n_0\
    );
\o0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(5),
      I1 => tx_xgmii_data_reg2(7),
      I2 => \o0[3]_i_3_n_0\,
      I3 => tx_xgmii_data_reg2(6),
      I4 => tx_xgmii_ctrl_reg2(0),
      O => o0
    );
\o0[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(5),
      I1 => \o0[3]_i_4_n_0\,
      I2 => tx_xgmii_data_reg2(6),
      I3 => tx_xgmii_ctrl_reg2(0),
      I4 => data12(37),
      O => \o0[3]_i_2_n_0\
    );
\o0[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(4),
      I1 => tx_xgmii_data_reg2(1),
      I2 => tx_xgmii_data_reg2(3),
      I3 => tx_xgmii_data_reg2(2),
      I4 => tx_xgmii_data_reg2(0),
      O => \o0[3]_i_3_n_0\
    );
\o0[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(0),
      I1 => tx_xgmii_data_reg2(2),
      I2 => tx_xgmii_data_reg2(3),
      I3 => tx_xgmii_data_reg2(1),
      I4 => tx_xgmii_data_reg2(4),
      I5 => tx_xgmii_data_reg2(7),
      O => \o0[3]_i_4_n_0\
    );
\o0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \o0[0]_i_1_n_0\,
      Q => data12(34),
      R => o0
    );
\o0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \o0[1]_i_1_n_0\,
      Q => data12(35),
      R => o0
    );
\o0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \o0[2]_i_1_n_0\,
      Q => data12(36),
      R => o0
    );
\o0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \o0[3]_i_2_n_0\,
      Q => data12(37),
      R => o0
    );
\o4[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(37),
      I1 => \o4[3]_i_4_n_0\,
      I2 => tx_xgmii_data_reg2(38),
      I3 => tx_xgmii_ctrl_reg2(4),
      I4 => o4(0),
      O => \o4[0]_i_1_n_0\
    );
\o4[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(37),
      I1 => \o4[3]_i_4_n_0\,
      I2 => tx_xgmii_data_reg2(38),
      I3 => tx_xgmii_ctrl_reg2(4),
      I4 => o4(1),
      O => \o4[1]_i_1_n_0\
    );
\o4[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(37),
      I1 => \o4[3]_i_4_n_0\,
      I2 => tx_xgmii_data_reg2(38),
      I3 => tx_xgmii_ctrl_reg2(4),
      I4 => o4(2),
      O => \o4[2]_i_1_n_0\
    );
\o4[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(37),
      I1 => tx_xgmii_data_reg2(39),
      I2 => \o4[3]_i_3_n_0\,
      I3 => tx_xgmii_data_reg2(38),
      I4 => tx_xgmii_ctrl_reg2(4),
      O => o4_0
    );
\o4[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(37),
      I1 => \o4[3]_i_4_n_0\,
      I2 => tx_xgmii_data_reg2(38),
      I3 => tx_xgmii_ctrl_reg2(4),
      I4 => o4(3),
      O => \o4[3]_i_2_n_0\
    );
\o4[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(36),
      I1 => tx_xgmii_data_reg2(33),
      I2 => tx_xgmii_data_reg2(35),
      I3 => tx_xgmii_data_reg2(34),
      I4 => tx_xgmii_data_reg2(32),
      O => \o4[3]_i_3_n_0\
    );
\o4[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => tx_xgmii_data_reg2(32),
      I1 => tx_xgmii_data_reg2(34),
      I2 => tx_xgmii_data_reg2(35),
      I3 => tx_xgmii_data_reg2(33),
      I4 => tx_xgmii_data_reg2(36),
      I5 => tx_xgmii_data_reg2(39),
      O => \o4[3]_i_4_n_0\
    );
\o4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \o4[0]_i_1_n_0\,
      Q => o4(0),
      R => o4_0
    );
\o4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \o4[1]_i_1_n_0\,
      Q => o4(1),
      R => o4_0
    );
\o4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \o4[2]_i_1_n_0\,
      Q => o4(2),
      R => o4_0
    );
\o4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \o4[3]_i_2_n_0\,
      Q => o4(3),
      R => o4_0
    );
o_code_c0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(0),
      I1 => \t_code[0]_i_2_n_0\,
      I2 => \xgmii_txd_reg_reg[63]\(6),
      I3 => \xgmii_txd_reg_reg[63]\(7),
      I4 => \xgmii_txd_reg_reg[63]\(1),
      I5 => \xgmii_txd_reg_reg[63]\(5),
      O => o_code_c00
    );
o_code_c0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => o_code_c00,
      Q => o_code_c0,
      R => '0'
    );
o_code_c4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(32),
      I1 => \t_code[4]_i_2_n_0\,
      I2 => \xgmii_txd_reg_reg[63]\(38),
      I3 => \xgmii_txd_reg_reg[63]\(39),
      I4 => \xgmii_txd_reg_reg[63]\(33),
      I5 => \xgmii_txd_reg_reg[63]\(37),
      O => o_code_c40
    );
o_code_c4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => o_code_c40,
      Q => o_code_c4,
      R => '0'
    );
s_code_c0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(3),
      I1 => \xgmii_txd_reg_reg[63]\(4),
      I2 => \xgmii_txd_reg_reg[63]\(1),
      I3 => \xgmii_txd_reg_reg[63]\(2),
      I4 => s_code_c0_i_2_n_0,
      O => s_code_c0
    );
s_code_c0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(5),
      I1 => \xgmii_txd_reg_reg[63]\(6),
      I2 => \xgmii_txd_reg_reg[63]\(7),
      I3 => \xgmii_txd_reg_reg[63]\(0),
      O => s_code_c0_i_2_n_0
    );
s_code_c0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => s_code_c0,
      Q => s_code_c0_reg_n_0,
      R => '0'
    );
s_code_c4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(35),
      I1 => \xgmii_txd_reg_reg[63]\(36),
      I2 => \xgmii_txd_reg_reg[63]\(33),
      I3 => \xgmii_txd_reg_reg[63]\(34),
      I4 => s_code_c4_i_2_n_0,
      O => s_code_c4
    );
s_code_c4_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(37),
      I1 => \xgmii_txd_reg_reg[63]\(38),
      I2 => \xgmii_txd_reg_reg[63]\(39),
      I3 => \xgmii_txd_reg_reg[63]\(32),
      O => s_code_c4_i_2_n_0
    );
s_code_c4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => s_code_c4,
      Q => s_code_c4_reg_n_0,
      R => '0'
    );
\t_code[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(1),
      I1 => \t_code[0]_i_2_n_0\,
      I2 => \xgmii_txd_reg_reg[63]\(0),
      I3 => \xgmii_txd_reg_reg[63]\(7),
      I4 => \xgmii_txd_reg_reg[63]\(6),
      I5 => \xgmii_txd_reg_reg[63]\(5),
      O => p_8_out(0)
    );
\t_code[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(4),
      I1 => \xgmii_txd_reg_reg[63]\(3),
      I2 => \xgmii_txd_reg_reg[63]\(2),
      O => \t_code[0]_i_2_n_0\
    );
\t_code[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \t_code[1]_i_2_n_0\,
      I1 => \xgmii_txd_reg_reg[63]\(8),
      I2 => \xgmii_txd_reg_reg[63]\(9),
      I3 => \xgmii_txd_reg_reg[63]\(10),
      I4 => \xgmii_txd_reg_reg[63]\(11),
      O => p_8_out(1)
    );
\t_code[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(13),
      I1 => \xgmii_txd_reg_reg[63]\(12),
      I2 => \xgmii_txd_reg_reg[63]\(15),
      I3 => \xgmii_txd_reg_reg[63]\(14),
      O => \t_code[1]_i_2_n_0\
    );
\t_code[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \t_code[2]_i_2_n_0\,
      I1 => \xgmii_txd_reg_reg[63]\(16),
      I2 => \xgmii_txd_reg_reg[63]\(17),
      I3 => \xgmii_txd_reg_reg[63]\(18),
      I4 => \xgmii_txd_reg_reg[63]\(19),
      O => p_8_out(2)
    );
\t_code[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(21),
      I1 => \xgmii_txd_reg_reg[63]\(20),
      I2 => \xgmii_txd_reg_reg[63]\(23),
      I3 => \xgmii_txd_reg_reg[63]\(22),
      O => \t_code[2]_i_2_n_0\
    );
\t_code[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \t_code[3]_i_2_n_0\,
      I1 => \xgmii_txd_reg_reg[63]\(24),
      I2 => \xgmii_txd_reg_reg[63]\(25),
      I3 => \xgmii_txd_reg_reg[63]\(26),
      I4 => \xgmii_txd_reg_reg[63]\(27),
      O => p_8_out(3)
    );
\t_code[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(29),
      I1 => \xgmii_txd_reg_reg[63]\(28),
      I2 => \xgmii_txd_reg_reg[63]\(31),
      I3 => \xgmii_txd_reg_reg[63]\(30),
      O => \t_code[3]_i_2_n_0\
    );
\t_code[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(33),
      I1 => \t_code[4]_i_2_n_0\,
      I2 => \xgmii_txd_reg_reg[63]\(32),
      I3 => \xgmii_txd_reg_reg[63]\(39),
      I4 => \xgmii_txd_reg_reg[63]\(38),
      I5 => \xgmii_txd_reg_reg[63]\(37),
      O => p_8_out(4)
    );
\t_code[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(36),
      I1 => \xgmii_txd_reg_reg[63]\(35),
      I2 => \xgmii_txd_reg_reg[63]\(34),
      O => \t_code[4]_i_2_n_0\
    );
\t_code[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \t_code[5]_i_2_n_0\,
      I1 => \xgmii_txd_reg_reg[63]\(40),
      I2 => \xgmii_txd_reg_reg[63]\(41),
      I3 => \xgmii_txd_reg_reg[63]\(42),
      I4 => \xgmii_txd_reg_reg[63]\(43),
      O => p_8_out(5)
    );
\t_code[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(45),
      I1 => \xgmii_txd_reg_reg[63]\(44),
      I2 => \xgmii_txd_reg_reg[63]\(47),
      I3 => \xgmii_txd_reg_reg[63]\(46),
      O => \t_code[5]_i_2_n_0\
    );
\t_code[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \t_code[6]_i_2_n_0\,
      I1 => \xgmii_txd_reg_reg[63]\(48),
      I2 => \xgmii_txd_reg_reg[63]\(49),
      I3 => \xgmii_txd_reg_reg[63]\(50),
      I4 => \xgmii_txd_reg_reg[63]\(51),
      O => p_8_out(6)
    );
\t_code[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(53),
      I1 => \xgmii_txd_reg_reg[63]\(52),
      I2 => \xgmii_txd_reg_reg[63]\(55),
      I3 => \xgmii_txd_reg_reg[63]\(54),
      O => \t_code[6]_i_2_n_0\
    );
\t_code[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \t_code[7]_i_2_n_0\,
      I1 => \xgmii_txd_reg_reg[63]\(56),
      I2 => \xgmii_txd_reg_reg[63]\(57),
      I3 => \xgmii_txd_reg_reg[63]\(58),
      I4 => \xgmii_txd_reg_reg[63]\(59),
      O => p_8_out(7)
    );
\t_code[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(61),
      I1 => \xgmii_txd_reg_reg[63]\(60),
      I2 => \xgmii_txd_reg_reg[63]\(63),
      I3 => \xgmii_txd_reg_reg[63]\(62),
      O => \t_code[7]_i_2_n_0\
    );
\t_code_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => p_8_out(0),
      Q => \t_code_reg_n_0_[0]\,
      R => '0'
    );
\t_code_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => p_8_out(1),
      Q => \t_code_reg_n_0_[1]\,
      R => '0'
    );
\t_code_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => p_8_out(2),
      Q => \t_code_reg_n_0_[2]\,
      R => '0'
    );
\t_code_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => p_8_out(3),
      Q => \t_code_reg_n_0_[3]\,
      R => '0'
    );
\t_code_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => p_8_out(4),
      Q => \t_code_reg_n_0_[4]\,
      R => '0'
    );
\t_code_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => p_8_out(5),
      Q => \t_code_reg_n_0_[5]\,
      R => '0'
    );
\t_code_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => p_8_out(6),
      Q => \t_code_reg_n_0_[6]\,
      R => '0'
    );
\t_code_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => p_8_out(7),
      Q => \t_code_reg_n_0_[7]\,
      R => '0'
    );
\t_type_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \t_type_reg_reg_n_0_[0]\,
      Q => \^q\(0),
      R => SR(0)
    );
\t_type_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \t_type_reg[0]_i_2_n_0\,
      I1 => \t_type_reg[1]_i_2_n_0\,
      I2 => \t_type_reg[0]_i_3_n_0\,
      I3 => \t_type_reg[1]_i_7_n_0\,
      I4 => \t_type_reg[0]_i_4_n_0\,
      I5 => \t_type_reg[0]_i_5_n_0\,
      O => \t_type_reg[0]_i_1_n_0\
    );
\t_type_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000008F0080"
    )
        port map (
      I0 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I1 => \t_code_reg_n_0_[2]\,
      I2 => tx_xgmii_ctrl_reg1(2),
      I3 => \t_type_reg[1]_i_15_n_0\,
      I4 => \t_code_reg_n_0_[3]\,
      I5 => \t_type_reg[1]_i_9_n_0\,
      O => \t_type_reg[0]_i_2_n_0\
    );
\t_type_reg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \t_type_reg[1]_i_8_n_0\,
      I1 => tx_xgmii_ctrl_reg1(4),
      I2 => \t_code_reg_n_0_[5]\,
      I3 => p_5_in,
      I4 => \tx_xgmii_valid_code_reg_n_0_[6]\,
      O => \t_type_reg[0]_i_3_n_0\
    );
\t_type_reg[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \block_field[5]_i_2_n_0\,
      I1 => \block_field[4]_i_2_n_0\,
      O => \t_type_reg[0]_i_4_n_0\
    );
\t_type_reg[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(7),
      I1 => \t_type_reg[0]_i_6_n_0\,
      O => \t_type_reg[0]_i_5_n_0\
    );
\t_type_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(3),
      I1 => tx_xgmii_ctrl_reg1(2),
      I2 => \t_type_reg[0]_i_7_n_0\,
      I3 => tx_xgmii_ctrl_reg1(6),
      I4 => tx_xgmii_ctrl_reg1(5),
      I5 => tx_xgmii_ctrl_reg1(4),
      O => \t_type_reg[0]_i_6_n_0\
    );
\t_type_reg[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(0),
      I1 => tx_xgmii_ctrl_reg1(1),
      O => \t_type_reg[0]_i_7_n_0\
    );
\t_type_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \t_type_reg_reg_n_0_[1]\,
      Q => \^q\(1),
      S => SR(0)
    );
\t_type_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \t_type_reg[1]_i_2_n_0\,
      I1 => \t_type_reg[1]_i_3_n_0\,
      I2 => \t_type_reg[1]_i_4_n_0\,
      I3 => \t_type_reg[1]_i_5_n_0\,
      I4 => \t_type_reg[1]_i_6_n_0\,
      I5 => \t_type_reg[1]_i_7_n_0\,
      O => \t_type_reg[1]_i_1_n_0\
    );
\t_type_reg[1]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(2),
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => tx_xgmii_ctrl_reg1(0),
      O => \t_type_reg[1]_i_10_n_0\
    );
\t_type_reg[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(7),
      I1 => tx_xgmii_ctrl_reg1(6),
      I2 => tx_xgmii_ctrl_reg1(5),
      I3 => tx_xgmii_ctrl_reg1(4),
      I4 => tx_xgmii_ctrl_reg1(3),
      O => \t_type_reg[1]_i_11_n_0\
    );
\t_type_reg[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EFF"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(2),
      I1 => tx_xgmii_ctrl_reg1(1),
      I2 => tx_xgmii_ctrl_reg1(3),
      I3 => \block_field[6]_i_3_n_0\,
      O => \t_type_reg[1]_i_12_n_0\
    );
\t_type_reg[1]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10111111"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(5),
      I1 => tx_xgmii_ctrl_reg1(3),
      I2 => s_code_c4_reg_n_0,
      I3 => o_code_c4,
      I4 => o_code_c0,
      O => \t_type_reg[1]_i_13_n_0\
    );
\t_type_reg[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA2AA"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(3),
      I1 => o_code_c4,
      I2 => s_code_c4_reg_n_0,
      I3 => \t_type_reg[1]_i_16_n_0\,
      I4 => tx_xgmii_ctrl_reg1(5),
      O => \t_type_reg[1]_i_14_n_0\
    );
\t_type_reg[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \block_field[5]_i_9_n_0\,
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => tx_xgmii_ctrl_reg1(6),
      I3 => tx_xgmii_ctrl_reg1(7),
      I4 => tx_xgmii_ctrl_reg1(1),
      I5 => tx_xgmii_ctrl_reg1(0),
      O => \t_type_reg[1]_i_15_n_0\
    );
\t_type_reg[1]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tx_xgmii_valid_code_reg_n_0_[2]\,
      I1 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I2 => \tx_xgmii_valid_code_reg_n_0_[0]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[1]\,
      O => \t_type_reg[1]_i_16_n_0\
    );
\t_type_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \t_type_reg[1]_i_8_n_0\,
      I1 => tx_xgmii_ctrl_reg1(4),
      I2 => \t_code_reg_n_0_[4]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[6]\,
      I4 => p_5_in,
      I5 => \tx_xgmii_valid_code_reg_n_0_[5]\,
      O => \t_type_reg[1]_i_2_n_0\
    );
\t_type_reg[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => \t_code_reg_n_0_[3]\,
      I1 => \t_type_reg[1]_i_9_n_0\,
      I2 => \t_type_reg[1]_i_10_n_0\,
      I3 => \t_type_reg[1]_i_11_n_0\,
      I4 => \t_type_reg[0]_i_3_n_0\,
      O => \t_type_reg[1]_i_3_n_0\
    );
\t_type_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => \t_type_reg[1]_i_12_n_0\,
      I1 => \t_type_reg[1]_i_13_n_0\,
      I2 => \block_field[0]_i_4_n_0\,
      I3 => \t_type_reg[1]_i_14_n_0\,
      I4 => \t_type_reg[0]_i_4_n_0\,
      O => \t_type_reg[1]_i_4_n_0\
    );
\t_type_reg[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \t_type_reg[1]_i_15_n_0\,
      I1 => tx_xgmii_ctrl_reg1(2),
      I2 => \t_code_reg_n_0_[2]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I4 => \t_type_reg[1]_i_9_n_0\,
      O => \t_type_reg[1]_i_5_n_0\
    );
\t_type_reg[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \block_field[2]_i_5_n_0\,
      I1 => \t_type_reg[1]_i_16_n_0\,
      I2 => \t_code_reg_n_0_[0]\,
      I3 => \t_type_reg[1]_i_9_n_0\,
      O => \t_type_reg[1]_i_6_n_0\
    );
\t_type_reg[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \t_type_reg[2]_i_5_n_0\,
      I1 => tx_xgmii_ctrl_reg1(0),
      I2 => \t_type_reg[2]_i_2_n_0\,
      O => \t_type_reg[1]_i_7_n_0\
    );
\t_type_reg[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => \t_type_reg[1]_i_10_n_0\,
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => tx_xgmii_ctrl_reg1(6),
      I3 => tx_xgmii_ctrl_reg1(7),
      I4 => tx_xgmii_ctrl_reg1(3),
      O => \t_type_reg[1]_i_8_n_0\
    );
\t_type_reg[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \tx_xgmii_valid_code_reg_n_0_[6]\,
      I1 => p_5_in,
      I2 => \tx_xgmii_valid_code_reg_n_0_[5]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[4]\,
      O => \t_type_reg[1]_i_9_n_0\
    );
\t_type_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \t_type_reg_reg_n_0_[2]\,
      Q => \^q\(2),
      R => SR(0)
    );
\t_type_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B00"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(0),
      I1 => \t_type_reg[2]_i_2_n_0\,
      I2 => \t_type_reg[1]_i_6_n_0\,
      I3 => \t_type_reg[2]_i_3_n_0\,
      I4 => \t_type_reg[2]_i_4_n_0\,
      I5 => \t_type_reg[2]_i_5_n_0\,
      O => \t_type_reg[2]_i_1_n_0\
    );
\t_type_reg[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \block_field[5]_i_6_n_0\,
      I1 => \t_code_reg_n_0_[1]\,
      I2 => \tx_xgmii_valid_code_reg_n_0_[2]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I4 => \t_type_reg[1]_i_9_n_0\,
      O => \t_type_reg[2]_i_2_n_0\
    );
\t_type_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005554"
    )
        port map (
      I0 => \block_field[5]_i_2_n_0\,
      I1 => \t_type_reg[2]_i_6_n_0\,
      I2 => \t_type_reg[2]_i_7_n_0\,
      I3 => \t_type_reg[1]_i_12_n_0\,
      I4 => \block_field[5]_i_5_n_0\,
      I5 => \t_type_reg[2]_i_8_n_0\,
      O => \t_type_reg[2]_i_3_n_0\
    );
\t_type_reg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => SR(0),
      I1 => \t_type_reg[0]_i_5_n_0\,
      O => \t_type_reg[2]_i_4_n_0\
    );
\t_type_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \block_field[2]_i_5_n_0\,
      I1 => \tx_xgmii_valid_code_reg_n_0_[1]\,
      I2 => \tx_xgmii_valid_code_reg_n_0_[3]\,
      I3 => \tx_xgmii_valid_code_reg_n_0_[2]\,
      I4 => \t_code_reg_n_0_[0]\,
      I5 => \t_type_reg[1]_i_9_n_0\,
      O => \t_type_reg[2]_i_5_n_0\
    );
\t_type_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFDF30003030"
    )
        port map (
      I0 => \t_type_reg[1]_i_16_n_0\,
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => tx_xgmii_ctrl_reg1(4),
      I3 => \t_type_reg[2]_i_9_n_0\,
      I4 => o_code_c0,
      I5 => tx_xgmii_ctrl_reg1(3),
      O => \t_type_reg[2]_i_6_n_0\
    );
\t_type_reg[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77CDFFFF"
    )
        port map (
      I0 => tx_xgmii_ctrl_reg1(4),
      I1 => tx_xgmii_ctrl_reg1(5),
      I2 => s_code_c0_reg_n_0,
      I3 => tx_xgmii_ctrl_reg1(6),
      I4 => tx_xgmii_ctrl_reg1(0),
      O => \t_type_reg[2]_i_7_n_0\
    );
\t_type_reg[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \t_type_reg[0]_i_3_n_0\,
      I1 => \t_type_reg[1]_i_2_n_0\,
      O => \t_type_reg[2]_i_8_n_0\
    );
\t_type_reg[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_code_c4_reg_n_0,
      I1 => o_code_c4,
      O => \t_type_reg[2]_i_9_n_0\
    );
\t_type_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \t_type_reg[0]_i_1_n_0\,
      Q => \t_type_reg_reg_n_0_[0]\,
      R => SR(0)
    );
\t_type_reg_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => \t_type_reg[1]_i_1_n_0\,
      Q => \t_type_reg_reg_n_0_[1]\,
      S => SR(0)
    );
\t_type_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \t_type_reg[2]_i_1_n_0\,
      Q => \t_type_reg_reg_n_0_[2]\,
      R => '0'
    );
\tx_66_enc_out[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FF033303FF00C4"
    )
        port map (
      I0 => \^q\(1),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => \out\(2),
      I4 => \^q\(2),
      I5 => \^q\(0),
      O => next_state(0)
    );
\tx_encoded_data[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_4_n_0\,
      I1 => \tx_encoded_data[1]_i_3_n_0\,
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => \tx_encoded_data[65]_i_3_n_0\,
      O => tx_encoded_data(0)
    );
\tx_encoded_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \tx_encoded_data[10]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(10),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => \tx_encoded_data[10]_i_3_n_0\,
      O => tx_encoded_data(10)
    );
\tx_encoded_data[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => data8(10),
      I1 => \tx_encoded_data[16]_i_4_n_0\,
      I2 => \tx_encoded_data[16]_i_5_n_0\,
      I3 => c0(0),
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => data12(10),
      O => \tx_encoded_data[10]_i_2_n_0\
    );
\tx_encoded_data[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(10),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c0(0),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data8(10),
      O => \tx_encoded_data[10]_i_3_n_0\
    );
\tx_encoded_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFAAAA0000AAAA"
    )
        port map (
      I0 => \tx_encoded_data[11]_i_2_n_0\,
      I1 => data8(11),
      I2 => \tx_encoded_data[25]_i_2_n_0\,
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => \tx_encoded_data[65]_i_3_n_0\,
      I5 => \tx_encoded_data[11]_i_3_n_0\,
      O => tx_encoded_data(11)
    );
\tx_encoded_data[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCBB"
    )
        port map (
      I0 => data12(11),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[11]_i_4_n_0\,
      I3 => \tx_encoded_data[65]_i_5_n_0\,
      O => \tx_encoded_data[11]_i_2_n_0\
    );
\tx_encoded_data[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7733337F77"
    )
        port map (
      I0 => \tx_encoded_data[33]_i_4_n_0\,
      I1 => \tx_encoded_data[17]_i_4_n_0\,
      I2 => \t_type_reg_reg_n_0_[0]\,
      I3 => c0(1),
      I4 => \tx_encoded_data[64]_i_4_n_0\,
      I5 => data12(11),
      O => \tx_encoded_data[11]_i_3_n_0\
    );
\tx_encoded_data[11]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(11),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c0(1),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data8(11),
      O => \tx_encoded_data[11]_i_4_n_0\
    );
\tx_encoded_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[12]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(12),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[12]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(12)
    );
\tx_encoded_data[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => data8(12),
      I1 => \tx_encoded_data[25]_i_2_n_0\,
      I2 => \tx_encoded_data[35]_i_3_n_0\,
      I3 => data12(12),
      I4 => \tx_encoded_data[64]_i_4_n_0\,
      I5 => \tx_encoded_data[12]_i_4_n_0\,
      O => \tx_encoded_data[12]_i_2_n_0\
    );
\tx_encoded_data[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(12),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c0(2),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data8(12),
      O => \tx_encoded_data[12]_i_3_n_0\
    );
\tx_encoded_data[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \t_type_reg_reg_n_0_[2]\,
      I1 => \t_type_reg_reg_n_0_[1]\,
      I2 => c0(2),
      I3 => \t_type_reg_reg_n_0_[0]\,
      O => \tx_encoded_data[12]_i_4_n_0\
    );
\tx_encoded_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[13]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(13),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[13]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(13)
    );
\tx_encoded_data[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => data8(13),
      I1 => \tx_encoded_data[25]_i_2_n_0\,
      I2 => \tx_encoded_data[35]_i_3_n_0\,
      I3 => data12(13),
      I4 => \tx_encoded_data[64]_i_4_n_0\,
      I5 => \tx_encoded_data[13]_i_4_n_0\,
      O => \tx_encoded_data[13]_i_2_n_0\
    );
\tx_encoded_data[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(13),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c0(3),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data8(13),
      O => \tx_encoded_data[13]_i_3_n_0\
    );
\tx_encoded_data[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \t_type_reg_reg_n_0_[2]\,
      I1 => \t_type_reg_reg_n_0_[1]\,
      I2 => c0(3),
      I3 => \t_type_reg_reg_n_0_[0]\,
      O => \tx_encoded_data[13]_i_4_n_0\
    );
\tx_encoded_data[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCFAAAA0000AAAA"
    )
        port map (
      I0 => \tx_encoded_data[14]_i_2_n_0\,
      I1 => data8(14),
      I2 => \tx_encoded_data[25]_i_2_n_0\,
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => \tx_encoded_data[65]_i_3_n_0\,
      I5 => \tx_encoded_data[14]_i_3_n_0\,
      O => tx_encoded_data(14)
    );
\tx_encoded_data[14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCBB"
    )
        port map (
      I0 => data12(14),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[14]_i_4_n_0\,
      I3 => \tx_encoded_data[65]_i_5_n_0\,
      O => \tx_encoded_data[14]_i_2_n_0\
    );
\tx_encoded_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F7733337F77"
    )
        port map (
      I0 => \tx_encoded_data[33]_i_4_n_0\,
      I1 => \tx_encoded_data[17]_i_4_n_0\,
      I2 => \t_type_reg_reg_n_0_[0]\,
      I3 => c0(4),
      I4 => \tx_encoded_data[64]_i_4_n_0\,
      I5 => data12(14),
      O => \tx_encoded_data[14]_i_3_n_0\
    );
\tx_encoded_data[14]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(14),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c0(4),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data8(14),
      O => \tx_encoded_data[14]_i_4_n_0\
    );
\tx_encoded_data[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \tx_encoded_data[15]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(15),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => \tx_encoded_data[15]_i_3_n_0\,
      O => tx_encoded_data(15)
    );
\tx_encoded_data[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => data8(15),
      I1 => \tx_encoded_data[16]_i_4_n_0\,
      I2 => \tx_encoded_data[16]_i_5_n_0\,
      I3 => c0(5),
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => data12(15),
      O => \tx_encoded_data[15]_i_2_n_0\
    );
\tx_encoded_data[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(15),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c0(5),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data8(15),
      O => \tx_encoded_data[15]_i_3_n_0\
    );
\tx_encoded_data[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \tx_encoded_data[16]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(16),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => \tx_encoded_data[16]_i_3_n_0\,
      O => tx_encoded_data(16)
    );
\tx_encoded_data[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88BBBB8B888B88"
    )
        port map (
      I0 => data8(16),
      I1 => \tx_encoded_data[16]_i_4_n_0\,
      I2 => \tx_encoded_data[16]_i_5_n_0\,
      I3 => c0(6),
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => data12(16),
      O => \tx_encoded_data[16]_i_2_n_0\
    );
\tx_encoded_data[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(16),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c0(6),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data8(16),
      O => \tx_encoded_data[16]_i_3_n_0\
    );
\tx_encoded_data[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tx_encoded_data[25]_i_2_n_0\,
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      O => \tx_encoded_data[16]_i_4_n_0\
    );
\tx_encoded_data[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFB"
    )
        port map (
      I0 => \tx_encoded_data[64]_i_4_n_0\,
      I1 => \t_type_reg_reg_n_0_[1]\,
      I2 => \t_type_reg_reg_n_0_[2]\,
      I3 => \t_type_reg_reg_n_0_[0]\,
      O => \tx_encoded_data[16]_i_5_n_0\
    );
\tx_encoded_data[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \tx_encoded_data[17]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(17),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => \tx_encoded_data[17]_i_3_n_0\,
      O => tx_encoded_data(17)
    );
\tx_encoded_data[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E222E2E2E2222222"
    )
        port map (
      I0 => data8(17),
      I1 => \tx_encoded_data[17]_i_4_n_0\,
      I2 => \tx_encoded_data[17]_i_5_n_0\,
      I3 => c1(0),
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => data12(17),
      O => \tx_encoded_data[17]_i_2_n_0\
    );
\tx_encoded_data[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(17),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c1(0),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data8(17),
      O => \tx_encoded_data[17]_i_3_n_0\
    );
\tx_encoded_data[17]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      O => \tx_encoded_data[17]_i_4_n_0\
    );
\tx_encoded_data[17]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \tx_encoded_data[64]_i_4_n_0\,
      I1 => \t_type_reg_reg_n_0_[2]\,
      I2 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[17]_i_5_n_0\
    );
\tx_encoded_data[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[18]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(18),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[18]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(18)
    );
\tx_encoded_data[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0F5E0A0"
    )
        port map (
      I0 => \tx_encoded_data[25]_i_2_n_0\,
      I1 => \tx_encoded_data[1]_i_3_n_0\,
      I2 => data12(10),
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => \tx_encoded_data[18]_i_4_n_0\,
      O => \tx_encoded_data[18]_i_2_n_0\
    );
\tx_encoded_data[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(18),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c1(1),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(10),
      O => \tx_encoded_data[18]_i_3_n_0\
    );
\tx_encoded_data[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => data12(18),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => c1(1),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[18]_i_4_n_0\
    );
\tx_encoded_data[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[19]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(19),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[19]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(19)
    );
\tx_encoded_data[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0F5E0A0"
    )
        port map (
      I0 => \tx_encoded_data[25]_i_2_n_0\,
      I1 => \tx_encoded_data[1]_i_3_n_0\,
      I2 => data12(11),
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => \tx_encoded_data[19]_i_4_n_0\,
      O => \tx_encoded_data[19]_i_2_n_0\
    );
\tx_encoded_data[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(19),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c1(2),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(11),
      O => \tx_encoded_data[19]_i_3_n_0\
    );
\tx_encoded_data[19]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => data12(19),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => c1(2),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[19]_i_4_n_0\
    );
\tx_encoded_data[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_3_n_0\,
      I1 => \tx_encoded_data[1]_i_2_n_0\,
      I2 => \tx_encoded_data[1]_i_3_n_0\,
      I3 => \tx_encoded_data[35]_i_4_n_0\,
      O => tx_encoded_data(1)
    );
\tx_encoded_data[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFBFFFFFAA"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_7_n_0\,
      I1 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[5]\,
      I2 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4]\,
      I3 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3]\,
      I4 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[2]\,
      I5 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[1]_i_2_n_0\
    );
\tx_encoded_data[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE6FFF6EFFFFFFFF"
    )
        port map (
      I0 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[2]\,
      I1 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[1]\,
      I2 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3]\,
      I3 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[0]\,
      I4 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4]\,
      I5 => \tx_encoded_data[1]_i_4_n_0\,
      O => \tx_encoded_data[1]_i_3_n_0\
    );
\tx_encoded_data[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0410101"
    )
        port map (
      I0 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3]\,
      I1 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[5]\,
      I2 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[6]\,
      I3 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4]\,
      I4 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[7]\,
      O => \tx_encoded_data[1]_i_4_n_0\
    );
\tx_encoded_data[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[20]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(20),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[20]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(20)
    );
\tx_encoded_data[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0F5E0A0"
    )
        port map (
      I0 => \tx_encoded_data[25]_i_2_n_0\,
      I1 => \tx_encoded_data[1]_i_3_n_0\,
      I2 => data12(12),
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => \tx_encoded_data[20]_i_4_n_0\,
      O => \tx_encoded_data[20]_i_2_n_0\
    );
\tx_encoded_data[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(20),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c1(3),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(12),
      O => \tx_encoded_data[20]_i_3_n_0\
    );
\tx_encoded_data[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => data12(20),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => c1(3),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[20]_i_4_n_0\
    );
\tx_encoded_data[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[21]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(21),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[21]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(21)
    );
\tx_encoded_data[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0F5E0A0"
    )
        port map (
      I0 => \tx_encoded_data[25]_i_2_n_0\,
      I1 => \tx_encoded_data[1]_i_3_n_0\,
      I2 => data12(13),
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => \tx_encoded_data[21]_i_4_n_0\,
      O => \tx_encoded_data[21]_i_2_n_0\
    );
\tx_encoded_data[21]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(21),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c1(4),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(13),
      O => \tx_encoded_data[21]_i_3_n_0\
    );
\tx_encoded_data[21]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => data12(21),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => c1(4),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[21]_i_4_n_0\
    );
\tx_encoded_data[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \tx_encoded_data[22]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(22),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => \tx_encoded_data[22]_i_3_n_0\,
      O => tx_encoded_data(22)
    );
\tx_encoded_data[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0F5E0A0"
    )
        port map (
      I0 => \tx_encoded_data[25]_i_2_n_0\,
      I1 => \tx_encoded_data[1]_i_3_n_0\,
      I2 => data12(14),
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => \tx_encoded_data[22]_i_4_n_0\,
      O => \tx_encoded_data[22]_i_2_n_0\
    );
\tx_encoded_data[22]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(22),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c1(5),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(14),
      O => \tx_encoded_data[22]_i_3_n_0\
    );
\tx_encoded_data[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => data12(22),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => c1(5),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[22]_i_4_n_0\
    );
\tx_encoded_data[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \tx_encoded_data[23]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(23),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => \tx_encoded_data[23]_i_3_n_0\,
      O => tx_encoded_data(23)
    );
\tx_encoded_data[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0F5E0A0"
    )
        port map (
      I0 => \tx_encoded_data[25]_i_2_n_0\,
      I1 => \tx_encoded_data[1]_i_3_n_0\,
      I2 => data12(15),
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => \tx_encoded_data[23]_i_4_n_0\,
      O => \tx_encoded_data[23]_i_2_n_0\
    );
\tx_encoded_data[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(23),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c1(6),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(15),
      O => \tx_encoded_data[23]_i_3_n_0\
    );
\tx_encoded_data[23]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => data12(23),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => c1(6),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[23]_i_4_n_0\
    );
\tx_encoded_data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data12(16),
      I1 => \tx_encoded_data[25]_i_2_n_0\,
      I2 => \tx_encoded_data[24]_i_2_n_0\,
      I3 => \tx_encoded_data[65]_i_3_n_0\,
      I4 => \tx_encoded_data[24]_i_3_n_0\,
      O => tx_encoded_data(24)
    );
\tx_encoded_data[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CF0FAFA0C000"
    )
        port map (
      I0 => data12(24),
      I1 => \tx_encoded_data[33]_i_4_n_0\,
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => c2(0),
      I4 => \tx_encoded_data[64]_i_4_n_0\,
      I5 => data12(16),
      O => \tx_encoded_data[24]_i_2_n_0\
    );
\tx_encoded_data[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => data12(24),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[65]_i_5_n_0\,
      I3 => \tx_encoded_data[24]_i_4_n_0\,
      O => \tx_encoded_data[24]_i_3_n_0\
    );
\tx_encoded_data[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(24),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c2(0),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(16),
      O => \tx_encoded_data[24]_i_4_n_0\
    );
\tx_encoded_data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => data12(17),
      I1 => \tx_encoded_data[25]_i_2_n_0\,
      I2 => \tx_encoded_data[25]_i_3_n_0\,
      I3 => \tx_encoded_data[65]_i_3_n_0\,
      I4 => \tx_encoded_data[25]_i_4_n_0\,
      O => tx_encoded_data(25)
    );
\tx_encoded_data[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEEFAFFFFFFFF"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_9_n_0\,
      I1 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[7]\,
      I2 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3]\,
      I3 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[0]\,
      I4 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[5]\,
      I5 => \tx_encoded_data[35]_i_8_n_0\,
      O => \tx_encoded_data[25]_i_2_n_0\
    );
\tx_encoded_data[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0FF3FAFA0F030"
    )
        port map (
      I0 => data12(25),
      I1 => \tx_encoded_data[33]_i_4_n_0\,
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => c2(1),
      I4 => \tx_encoded_data[64]_i_4_n_0\,
      I5 => data12(17),
      O => \tx_encoded_data[25]_i_3_n_0\
    );
\tx_encoded_data[25]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCBB"
    )
        port map (
      I0 => data12(25),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[25]_i_5_n_0\,
      I3 => \tx_encoded_data[65]_i_5_n_0\,
      O => \tx_encoded_data[25]_i_4_n_0\
    );
\tx_encoded_data[25]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(25),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c2(1),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(17),
      O => \tx_encoded_data[25]_i_5_n_0\
    );
\tx_encoded_data[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[26]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(26),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[26]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(26)
    );
\tx_encoded_data[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => data12(18),
      I1 => \tx_encoded_data[25]_i_2_n_0\,
      I2 => c2(2),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => \tx_encoded_data[35]_i_3_n_0\,
      I5 => \tx_encoded_data[26]_i_4_n_0\,
      O => \tx_encoded_data[26]_i_2_n_0\
    );
\tx_encoded_data[26]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(26),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c2(2),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(18),
      O => \tx_encoded_data[26]_i_3_n_0\
    );
\tx_encoded_data[26]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => data12(26),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => c2(2),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[26]_i_4_n_0\
    );
\tx_encoded_data[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[27]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(27),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[27]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(27)
    );
\tx_encoded_data[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => data12(19),
      I1 => \tx_encoded_data[25]_i_2_n_0\,
      I2 => c2(3),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => \tx_encoded_data[35]_i_3_n_0\,
      I5 => \tx_encoded_data[27]_i_4_n_0\,
      O => \tx_encoded_data[27]_i_2_n_0\
    );
\tx_encoded_data[27]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(27),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c2(3),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(19),
      O => \tx_encoded_data[27]_i_3_n_0\
    );
\tx_encoded_data[27]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => data12(27),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => c2(3),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[27]_i_4_n_0\
    );
\tx_encoded_data[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[28]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(28),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[28]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(28)
    );
\tx_encoded_data[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => data12(20),
      I1 => \tx_encoded_data[25]_i_2_n_0\,
      I2 => c2(4),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => \tx_encoded_data[35]_i_3_n_0\,
      I5 => \tx_encoded_data[28]_i_4_n_0\,
      O => \tx_encoded_data[28]_i_2_n_0\
    );
\tx_encoded_data[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(28),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c2(4),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(20),
      O => \tx_encoded_data[28]_i_3_n_0\
    );
\tx_encoded_data[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => data12(28),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => c2(4),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[28]_i_4_n_0\
    );
\tx_encoded_data[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \tx_encoded_data[29]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(29),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => \tx_encoded_data[29]_i_3_n_0\,
      O => tx_encoded_data(29)
    );
\tx_encoded_data[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => data12(21),
      I1 => \tx_encoded_data[25]_i_2_n_0\,
      I2 => c2(5),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => \tx_encoded_data[35]_i_3_n_0\,
      I5 => \tx_encoded_data[29]_i_4_n_0\,
      O => \tx_encoded_data[29]_i_2_n_0\
    );
\tx_encoded_data[29]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(29),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c2(5),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(21),
      O => \tx_encoded_data[29]_i_3_n_0\
    );
\tx_encoded_data[29]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => data12(29),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => c2(5),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[29]_i_4_n_0\
    );
\tx_encoded_data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BFBFB0A0A0A0A0"
    )
        port map (
      I0 => \tx_encoded_data[2]_i_2_n_0\,
      I1 => \tx_encoded_data[63]_i_4_n_0\,
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => data12(2),
      O => tx_encoded_data(2)
    );
\tx_encoded_data[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_4_n_0\,
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => \tx_encoded_data[35]_i_3_n_0\,
      I3 => data8(10),
      O => \tx_encoded_data[2]_i_2_n_0\
    );
\tx_encoded_data[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \tx_encoded_data[30]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(30),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => \tx_encoded_data[30]_i_3_n_0\,
      O => tx_encoded_data(30)
    );
\tx_encoded_data[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => data12(22),
      I1 => \tx_encoded_data[25]_i_2_n_0\,
      I2 => c2(6),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => \tx_encoded_data[35]_i_3_n_0\,
      I5 => \tx_encoded_data[30]_i_4_n_0\,
      O => \tx_encoded_data[30]_i_2_n_0\
    );
\tx_encoded_data[30]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(30),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c2(6),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(22),
      O => \tx_encoded_data[30]_i_3_n_0\
    );
\tx_encoded_data[30]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => data12(30),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => c2(6),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[30]_i_4_n_0\
    );
\tx_encoded_data[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \tx_encoded_data[31]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(31),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => \tx_encoded_data[31]_i_3_n_0\,
      O => tx_encoded_data(31)
    );
\tx_encoded_data[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80008080"
    )
        port map (
      I0 => c3(0),
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => \tx_encoded_data[65]_i_7_n_0\,
      I3 => \tx_encoded_data[33]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      I5 => \tx_encoded_data[31]_i_4_n_0\,
      O => \tx_encoded_data[31]_i_2_n_0\
    );
\tx_encoded_data[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(31),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c3(0),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(23),
      O => \tx_encoded_data[31]_i_3_n_0\
    );
\tx_encoded_data[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_4_n_0\,
      I1 => data12(23),
      I2 => \tx_encoded_data[25]_i_2_n_0\,
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => data12(31),
      I5 => \tx_encoded_data[1]_i_3_n_0\,
      O => \tx_encoded_data[31]_i_4_n_0\
    );
\tx_encoded_data[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFBA"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_3_n_0\,
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[32]_i_2_n_0\,
      I3 => \tx_encoded_data[32]_i_3_n_0\,
      I4 => \tx_encoded_data[32]_i_4_n_0\,
      O => tx_encoded_data(32)
    );
\tx_encoded_data[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE200E2FFFFFFFF"
    )
        port map (
      I0 => data12(24),
      I1 => \tx_encoded_data[1]_i_3_n_0\,
      I2 => c3(1),
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => data12(32),
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => \tx_encoded_data[32]_i_2_n_0\
    );
\tx_encoded_data[32]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => data12(32),
      I1 => \tx_encoded_data[65]_i_5_n_0\,
      I2 => \tx_encoded_data[35]_i_3_n_0\,
      I3 => \tx_encoded_data[35]_i_4_n_0\,
      O => \tx_encoded_data[32]_i_3_n_0\
    );
\tx_encoded_data[32]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F001F000000FF00"
    )
        port map (
      I0 => \tx_encoded_data[1]_i_2_n_0\,
      I1 => c3(1),
      I2 => \tx_encoded_data[32]_i_5_n_0\,
      I3 => \tx_encoded_data[65]_i_3_n_0\,
      I4 => data12(24),
      I5 => \tx_encoded_data[35]_i_4_n_0\,
      O => \tx_encoded_data[32]_i_4_n_0\
    );
\tx_encoded_data[32]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFEFFFCFAAAA"
    )
        port map (
      I0 => data12(32),
      I1 => \t_type_reg_reg_n_0_[2]\,
      I2 => \t_type_reg_reg_n_0_[1]\,
      I3 => c3(1),
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => \tx_encoded_data[35]_i_3_n_0\,
      O => \tx_encoded_data[32]_i_5_n_0\
    );
\tx_encoded_data[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF4F"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_4_n_0\,
      I1 => data12(25),
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => \tx_encoded_data[33]_i_2_n_0\,
      I4 => \tx_encoded_data[33]_i_3_n_0\,
      O => tx_encoded_data(33)
    );
\tx_encoded_data[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFA0072"
    )
        port map (
      I0 => \tx_encoded_data[1]_i_3_n_0\,
      I1 => \tx_encoded_data[33]_i_4_n_0\,
      I2 => data12(33),
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => c3(2),
      I5 => \tx_encoded_data[25]_i_2_n_0\,
      O => \tx_encoded_data[33]_i_2_n_0\
    );
\tx_encoded_data[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000110C"
    )
        port map (
      I0 => data12(33),
      I1 => \tx_encoded_data[65]_i_5_n_0\,
      I2 => \tx_encoded_data[33]_i_5_n_0\,
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_3_n_0\,
      O => \tx_encoded_data[33]_i_3_n_0\
    );
\tx_encoded_data[33]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \t_type_reg_reg_n_0_[1]\,
      I1 => \t_type_reg_reg_n_0_[2]\,
      O => \tx_encoded_data[33]_i_4_n_0\
    );
\tx_encoded_data[33]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => data12(33),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => c3(2),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data12(25),
      O => \tx_encoded_data[33]_i_5_n_0\
    );
\tx_encoded_data[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAFE"
    )
        port map (
      I0 => \tx_encoded_data[34]_i_2_n_0\,
      I1 => data12(34),
      I2 => \tx_encoded_data[65]_i_5_n_0\,
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => \tx_encoded_data[35]_i_4_n_0\,
      I5 => \tx_encoded_data[34]_i_3_n_0\,
      O => tx_encoded_data(34)
    );
\tx_encoded_data[34]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABB"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_3_n_0\,
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[34]_i_4_n_0\,
      I3 => \tx_encoded_data[65]_i_5_n_0\,
      O => \tx_encoded_data[34]_i_2_n_0\
    );
\tx_encoded_data[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => \tx_encoded_data[34]_i_5_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(26),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => \tx_encoded_data[35]_i_3_n_0\,
      I5 => \tx_encoded_data[35]_i_4_n_0\,
      O => \tx_encoded_data[34]_i_3_n_0\
    );
\tx_encoded_data[34]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c3(3),
      I1 => data12(26),
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => data11(34),
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => data12(34),
      O => \tx_encoded_data[34]_i_4_n_0\
    );
\tx_encoded_data[34]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBAABAFFBA"
    )
        port map (
      I0 => \tx_encoded_data[25]_i_2_n_0\,
      I1 => c3(3),
      I2 => \tx_encoded_data[33]_i_4_n_0\,
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => data11(34),
      I5 => \tx_encoded_data[35]_i_3_n_0\,
      O => \tx_encoded_data[34]_i_5_n_0\
    );
\tx_encoded_data[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAFE"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_2_n_0\,
      I1 => data12(35),
      I2 => \tx_encoded_data[65]_i_5_n_0\,
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => \tx_encoded_data[35]_i_4_n_0\,
      I5 => \tx_encoded_data[35]_i_5_n_0\,
      O => tx_encoded_data(35)
    );
\tx_encoded_data[35]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBAABAFFBA"
    )
        port map (
      I0 => \tx_encoded_data[25]_i_2_n_0\,
      I1 => c3(4),
      I2 => \tx_encoded_data[33]_i_4_n_0\,
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => data11(35),
      I5 => \tx_encoded_data[35]_i_3_n_0\,
      O => \tx_encoded_data[35]_i_10_n_0\
    );
\tx_encoded_data[35]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BABB"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_3_n_0\,
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[35]_i_6_n_0\,
      I3 => \tx_encoded_data[65]_i_5_n_0\,
      O => \tx_encoded_data[35]_i_2_n_0\
    );
\tx_encoded_data[35]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008000800F"
    )
        port map (
      I0 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[5]\,
      I1 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4]\,
      I2 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3]\,
      I3 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[2]\,
      I4 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[1]\,
      I5 => \tx_encoded_data[35]_i_7_n_0\,
      O => \tx_encoded_data[35]_i_3_n_0\
    );
\tx_encoded_data[35]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222202020022"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_8_n_0\,
      I1 => \tx_encoded_data[35]_i_9_n_0\,
      I2 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[7]\,
      I3 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3]\,
      I4 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[0]\,
      I5 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[5]\,
      O => \tx_encoded_data[35]_i_4_n_0\
    );
\tx_encoded_data[35]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888808080888"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_10_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(27),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => \tx_encoded_data[35]_i_3_n_0\,
      I5 => \tx_encoded_data[35]_i_4_n_0\,
      O => \tx_encoded_data[35]_i_5_n_0\
    );
\tx_encoded_data[35]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c3(4),
      I1 => data12(27),
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => data11(35),
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => data12(35),
      O => \tx_encoded_data[35]_i_6_n_0\
    );
\tx_encoded_data[35]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFBFFFBCFFBCFFB"
    )
        port map (
      I0 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[5]\,
      I1 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[0]\,
      I2 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[6]\,
      I3 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[7]\,
      I4 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3]\,
      I5 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4]\,
      O => \tx_encoded_data[35]_i_7_n_0\
    );
\tx_encoded_data[35]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00000000F0F0D0D"
    )
        port map (
      I0 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4]\,
      I1 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[0]\,
      I2 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[5]\,
      I3 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[7]\,
      I4 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3]\,
      I5 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[6]\,
      O => \tx_encoded_data[35]_i_8_n_0\
    );
\tx_encoded_data[35]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFCFFFC"
    )
        port map (
      I0 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[0]\,
      I1 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[1]\,
      I2 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3]\,
      I3 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[2]\,
      I4 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4]\,
      O => \tx_encoded_data[35]_i_9_n_0\
    );
\tx_encoded_data[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF05400040"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_3_n_0\,
      I1 => data12(36),
      I2 => \tx_encoded_data[65]_i_4_n_0\,
      I3 => \tx_encoded_data[65]_i_5_n_0\,
      I4 => \tx_encoded_data[36]_i_2_n_0\,
      I5 => \tx_encoded_data[36]_i_3_n_0\,
      O => tx_encoded_data(36)
    );
\tx_encoded_data[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c3(5),
      I1 => data12(28),
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => data11(36),
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => data12(36),
      O => \tx_encoded_data[36]_i_2_n_0\
    );
\tx_encoded_data[36]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808880888080808"
    )
        port map (
      I0 => \tx_encoded_data[36]_i_4_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => \tx_encoded_data[25]_i_2_n_0\,
      I3 => data12(28),
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => \tx_encoded_data[35]_i_3_n_0\,
      O => \tx_encoded_data[36]_i_3_n_0\
    );
\tx_encoded_data[36]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444444F4"
    )
        port map (
      I0 => \tx_encoded_data[45]_i_5_n_0\,
      I1 => c3(5),
      I2 => data11(36),
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => \tx_encoded_data[25]_i_2_n_0\,
      O => \tx_encoded_data[36]_i_4_n_0\
    );
\tx_encoded_data[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \tx_encoded_data[37]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(37),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => \tx_encoded_data[37]_i_3_n_0\,
      O => tx_encoded_data(37)
    );
\tx_encoded_data[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC08F8FCFC08080"
    )
        port map (
      I0 => \tx_encoded_data[1]_i_3_n_0\,
      I1 => data12(29),
      I2 => \tx_encoded_data[25]_i_2_n_0\,
      I3 => c3(6),
      I4 => \tx_encoded_data[35]_i_3_n_0\,
      I5 => \tx_encoded_data[37]_i_4_n_0\,
      O => \tx_encoded_data[37]_i_2_n_0\
    );
\tx_encoded_data[37]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => c3(6),
      I1 => data12(29),
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => data11(37),
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => data12(37),
      O => \tx_encoded_data[37]_i_3_n_0\
    );
\tx_encoded_data[37]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => data11(37),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => c3(6),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[37]_i_4_n_0\
    );
\tx_encoded_data[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \tx_encoded_data[38]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(38),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => \tx_encoded_data[38]_i_3_n_0\,
      O => tx_encoded_data(38)
    );
\tx_encoded_data[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3B8BBC0C0B888"
    )
        port map (
      I0 => \tx_encoded_data[38]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data12(38),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[35]_i_3_n_0\,
      I5 => data12(30),
      O => \tx_encoded_data[38]_i_2_n_0\
    );
\tx_encoded_data[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data12(30),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => data11(38),
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => \tx_encoded_data[38]_i_5_n_0\,
      O => \tx_encoded_data[38]_i_3_n_0\
    );
\tx_encoded_data[38]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => data11(38),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => data12(38),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[38]_i_4_n_0\
    );
\tx_encoded_data[38]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => o4(0),
      I1 => \t_type_reg_reg_n_0_[2]\,
      I2 => \t_type_reg_reg_n_0_[1]\,
      I3 => \t_type_reg_reg_n_0_[0]\,
      O => \tx_encoded_data[38]_i_5_n_0\
    );
\tx_encoded_data[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[39]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(39),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[39]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(39)
    );
\tx_encoded_data[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0EF4FCFC0E040"
    )
        port map (
      I0 => \tx_encoded_data[64]_i_4_n_0\,
      I1 => data12(31),
      I2 => \tx_encoded_data[25]_i_2_n_0\,
      I3 => data12(39),
      I4 => \tx_encoded_data[35]_i_3_n_0\,
      I5 => \tx_encoded_data[39]_i_4_n_0\,
      O => \tx_encoded_data[39]_i_2_n_0\
    );
\tx_encoded_data[39]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data12(31),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => data11(39),
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => \tx_encoded_data[39]_i_5_n_0\,
      O => \tx_encoded_data[39]_i_3_n_0\
    );
\tx_encoded_data[39]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => data11(39),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => data12(39),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[39]_i_4_n_0\
    );
\tx_encoded_data[39]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => o4(1),
      I1 => \t_type_reg_reg_n_0_[2]\,
      I2 => \t_type_reg_reg_n_0_[1]\,
      I3 => \t_type_reg_reg_n_0_[0]\,
      O => \tx_encoded_data[39]_i_5_n_0\
    );
\tx_encoded_data[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFAFA0BFBFA0AF"
    )
        port map (
      I0 => \tx_encoded_data[3]_i_2_n_0\,
      I1 => \tx_encoded_data[63]_i_3_n_0\,
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => data12(3),
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(3)
    );
\tx_encoded_data[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000404444"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data8(11),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => \tx_encoded_data[64]_i_4_n_0\,
      I5 => \tx_encoded_data[33]_i_4_n_0\,
      O => \tx_encoded_data[3]_i_2_n_0\
    );
\tx_encoded_data[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[40]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(40),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[40]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(40)
    );
\tx_encoded_data[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0EF4FCFC0E040"
    )
        port map (
      I0 => \tx_encoded_data[64]_i_4_n_0\,
      I1 => data12(32),
      I2 => \tx_encoded_data[25]_i_2_n_0\,
      I3 => data12(40),
      I4 => \tx_encoded_data[35]_i_3_n_0\,
      I5 => \tx_encoded_data[40]_i_4_n_0\,
      O => \tx_encoded_data[40]_i_2_n_0\
    );
\tx_encoded_data[40]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data12(32),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => data11(40),
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => \tx_encoded_data[40]_i_5_n_0\,
      O => \tx_encoded_data[40]_i_3_n_0\
    );
\tx_encoded_data[40]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => data11(40),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => data12(40),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[40]_i_4_n_0\
    );
\tx_encoded_data[40]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => o4(2),
      I1 => \t_type_reg_reg_n_0_[2]\,
      I2 => \t_type_reg_reg_n_0_[1]\,
      I3 => \t_type_reg_reg_n_0_[0]\,
      O => \tx_encoded_data[40]_i_5_n_0\
    );
\tx_encoded_data[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[41]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(41),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[41]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(41)
    );
\tx_encoded_data[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC0EF4FCFC0E040"
    )
        port map (
      I0 => \tx_encoded_data[64]_i_4_n_0\,
      I1 => data12(33),
      I2 => \tx_encoded_data[25]_i_2_n_0\,
      I3 => data12(41),
      I4 => \tx_encoded_data[35]_i_3_n_0\,
      I5 => \tx_encoded_data[41]_i_4_n_0\,
      O => \tx_encoded_data[41]_i_2_n_0\
    );
\tx_encoded_data[41]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB0BFBF8F808080"
    )
        port map (
      I0 => data12(33),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => data11(41),
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => \tx_encoded_data[41]_i_5_n_0\,
      O => \tx_encoded_data[41]_i_3_n_0\
    );
\tx_encoded_data[41]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => data11(41),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => data12(41),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[41]_i_4_n_0\
    );
\tx_encoded_data[41]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => o4(3),
      I1 => \t_type_reg_reg_n_0_[2]\,
      I2 => \t_type_reg_reg_n_0_[1]\,
      I3 => \t_type_reg_reg_n_0_[0]\,
      O => \tx_encoded_data[41]_i_5_n_0\
    );
\tx_encoded_data[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[42]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(42),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[42]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(42)
    );
\tx_encoded_data[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC883088FCBB3088"
    )
        port map (
      I0 => \tx_encoded_data[42]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data11(34),
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => data12(42),
      I5 => \tx_encoded_data[1]_i_3_n_0\,
      O => \tx_encoded_data[42]_i_2_n_0\
    );
\tx_encoded_data[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0D0D0D0D0D0"
    )
        port map (
      I0 => \tx_encoded_data[64]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => data11(42),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data11(34),
      I5 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[42]_i_3_n_0\
    );
\tx_encoded_data[42]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8BBBB"
    )
        port map (
      I0 => data11(42),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => data12(42),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[42]_i_4_n_0\
    );
\tx_encoded_data[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF05400040"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_3_n_0\,
      I1 => data12(43),
      I2 => \tx_encoded_data[65]_i_4_n_0\,
      I3 => \tx_encoded_data[65]_i_5_n_0\,
      I4 => \tx_encoded_data[43]_i_2_n_0\,
      I5 => \tx_encoded_data[43]_i_3_n_0\,
      O => tx_encoded_data(43)
    );
\tx_encoded_data[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD0D0D0D0D0D0"
    )
        port map (
      I0 => \tx_encoded_data[64]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => data11(43),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => data11(35),
      I5 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[43]_i_2_n_0\
    );
\tx_encoded_data[43]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFFBA"
    )
        port map (
      I0 => \tx_encoded_data[25]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_7_n_0\,
      I2 => data11(43),
      I3 => data12(43),
      I4 => \tx_encoded_data[45]_i_5_n_0\,
      I5 => \tx_encoded_data[43]_i_4_n_0\,
      O => \tx_encoded_data[43]_i_3_n_0\
    );
\tx_encoded_data[43]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77470000FFFFFFFF"
    )
        port map (
      I0 => data11(35),
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => data12(43),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => \tx_encoded_data[25]_i_2_n_0\,
      I5 => \tx_encoded_data[65]_i_3_n_0\,
      O => \tx_encoded_data[43]_i_4_n_0\
    );
\tx_encoded_data[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3838380808083808"
    )
        port map (
      I0 => data12(44),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[65]_i_5_n_0\,
      I3 => data11(36),
      I4 => \tx_encoded_data[65]_i_7_n_0\,
      I5 => data11(44),
      O => \tx_encoded_data[44]_i_2_n_0\
    );
\tx_encoded_data[44]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC883088FCBB3088"
    )
        port map (
      I0 => \tx_encoded_data[44]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data11(36),
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => data12(44),
      I5 => \tx_encoded_data[1]_i_3_n_0\,
      O => \tx_encoded_data[44]_i_3_n_0\
    );
\tx_encoded_data[44]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88B88888"
    )
        port map (
      I0 => data11(44),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => data12(44),
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[44]_i_4_n_0\
    );
\tx_encoded_data[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3A0A"
    )
        port map (
      I0 => \tx_encoded_data[45]_i_2_n_0\,
      I1 => \tx_encoded_data[45]_i_3_n_0\,
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => \tx_encoded_data[45]_i_4_n_0\,
      O => tx_encoded_data(45)
    );
\tx_encoded_data[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3838380808083808"
    )
        port map (
      I0 => data12(45),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[65]_i_5_n_0\,
      I3 => data11(37),
      I4 => \tx_encoded_data[65]_i_7_n_0\,
      I5 => data11(45),
      O => \tx_encoded_data[45]_i_2_n_0\
    );
\tx_encoded_data[45]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \tx_encoded_data[25]_i_2_n_0\,
      I1 => data11(37),
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => data12(45),
      O => \tx_encoded_data[45]_i_3_n_0\
    );
\tx_encoded_data[45]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF444444F4"
    )
        port map (
      I0 => \tx_encoded_data[45]_i_5_n_0\,
      I1 => data12(45),
      I2 => data11(45),
      I3 => \tx_encoded_data[35]_i_3_n_0\,
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => \tx_encoded_data[25]_i_2_n_0\,
      O => \tx_encoded_data[45]_i_4_n_0\
    );
\tx_encoded_data[45]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4F4444"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => \t_type_reg_reg_n_0_[1]\,
      I3 => \t_type_reg_reg_n_0_[2]\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[45]_i_5_n_0\
    );
\tx_encoded_data[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCCCFCBBBBBBBB"
    )
        port map (
      I0 => data12(46),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => data11(38),
      I3 => \tx_encoded_data[65]_i_7_n_0\,
      I4 => data11(46),
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => \tx_encoded_data[46]_i_2_n_0\
    );
\tx_encoded_data[46]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tx_encoded_data[46]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data12(46),
      I3 => \tx_encoded_data[1]_i_2_n_0\,
      I4 => data11(38),
      O => \tx_encoded_data[46]_i_3_n_0\
    );
\tx_encoded_data[46]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF45EF40EF45EF45"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(46),
      I2 => \tx_encoded_data[64]_i_4_n_0\,
      I3 => data12(46),
      I4 => \t_type_reg_reg_n_0_[2]\,
      I5 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[46]_i_4_n_0\
    );
\tx_encoded_data[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[47]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(47),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[47]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(47)
    );
\tx_encoded_data[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tx_encoded_data[47]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data12(47),
      I3 => \tx_encoded_data[1]_i_2_n_0\,
      I4 => data11(39),
      O => \tx_encoded_data[47]_i_2_n_0\
    );
\tx_encoded_data[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8CC88CC"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(47),
      I2 => data11(39),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[47]_i_3_n_0\
    );
\tx_encoded_data[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF45EF40EF45EF45"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(47),
      I2 => \tx_encoded_data[64]_i_4_n_0\,
      I3 => data12(47),
      I4 => \t_type_reg_reg_n_0_[2]\,
      I5 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[47]_i_4_n_0\
    );
\tx_encoded_data[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[48]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(48),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[48]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(48)
    );
\tx_encoded_data[48]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tx_encoded_data[48]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data12(48),
      I3 => \tx_encoded_data[1]_i_2_n_0\,
      I4 => data11(40),
      O => \tx_encoded_data[48]_i_2_n_0\
    );
\tx_encoded_data[48]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8CC88CC"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(48),
      I2 => data11(40),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[48]_i_3_n_0\
    );
\tx_encoded_data[48]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF45EF40EF45EF45"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(48),
      I2 => \tx_encoded_data[64]_i_4_n_0\,
      I3 => data12(48),
      I4 => \t_type_reg_reg_n_0_[2]\,
      I5 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[48]_i_4_n_0\
    );
\tx_encoded_data[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[49]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(49),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[49]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(49)
    );
\tx_encoded_data[49]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \tx_encoded_data[49]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data12(49),
      I3 => \tx_encoded_data[1]_i_2_n_0\,
      I4 => data11(41),
      O => \tx_encoded_data[49]_i_2_n_0\
    );
\tx_encoded_data[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8CC88CC"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(49),
      I2 => data11(41),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[49]_i_3_n_0\
    );
\tx_encoded_data[49]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF45EF40EF45EF45"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(49),
      I2 => \tx_encoded_data[64]_i_4_n_0\,
      I3 => data12(49),
      I4 => \t_type_reg_reg_n_0_[2]\,
      I5 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[49]_i_4_n_0\
    );
\tx_encoded_data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFAFA0BFBFA0AF"
    )
        port map (
      I0 => \tx_encoded_data[4]_i_2_n_0\,
      I1 => \tx_encoded_data[63]_i_3_n_0\,
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => data12(4),
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(4)
    );
\tx_encoded_data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000404444"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data8(12),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => \tx_encoded_data[64]_i_4_n_0\,
      I5 => \tx_encoded_data[33]_i_4_n_0\,
      O => \tx_encoded_data[4]_i_2_n_0\
    );
\tx_encoded_data[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \tx_encoded_data[50]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(50),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => \tx_encoded_data[50]_i_3_n_0\,
      O => tx_encoded_data(50)
    );
\tx_encoded_data[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \tx_encoded_data[50]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data12(50),
      I3 => \tx_encoded_data[1]_i_2_n_0\,
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => data11(42),
      O => \tx_encoded_data[50]_i_2_n_0\
    );
\tx_encoded_data[50]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8CC88CC"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(50),
      I2 => data11(42),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[50]_i_3_n_0\
    );
\tx_encoded_data[50]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA40EF40EA40EA40"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(50),
      I2 => \tx_encoded_data[64]_i_4_n_0\,
      I3 => data12(50),
      I4 => \t_type_reg_reg_n_0_[2]\,
      I5 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[50]_i_4_n_0\
    );
\tx_encoded_data[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3838380808083808"
    )
        port map (
      I0 => data12(51),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[65]_i_5_n_0\,
      I3 => data11(43),
      I4 => \tx_encoded_data[65]_i_7_n_0\,
      I5 => data11(51),
      O => \tx_encoded_data[51]_i_2_n_0\
    );
\tx_encoded_data[51]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => \tx_encoded_data[51]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data12(51),
      I3 => \tx_encoded_data[1]_i_2_n_0\,
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => data11(43),
      O => \tx_encoded_data[51]_i_3_n_0\
    );
\tx_encoded_data[51]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA40EF40EA40EA40"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(51),
      I2 => \tx_encoded_data[64]_i_4_n_0\,
      I3 => data12(51),
      I4 => \t_type_reg_reg_n_0_[2]\,
      I5 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[51]_i_4_n_0\
    );
\tx_encoded_data[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3838380808083808"
    )
        port map (
      I0 => data12(52),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[65]_i_5_n_0\,
      I3 => data11(44),
      I4 => \tx_encoded_data[65]_i_7_n_0\,
      I5 => data11(52),
      O => \tx_encoded_data[52]_i_2_n_0\
    );
\tx_encoded_data[52]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \tx_encoded_data[52]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data12(52),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      I5 => data11(44),
      O => \tx_encoded_data[52]_i_3_n_0\
    );
\tx_encoded_data[52]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA40EF40EA40EA40"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(52),
      I2 => \tx_encoded_data[64]_i_4_n_0\,
      I3 => data12(52),
      I4 => \t_type_reg_reg_n_0_[2]\,
      I5 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[52]_i_4_n_0\
    );
\tx_encoded_data[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCCCFCBBBBBBBB"
    )
        port map (
      I0 => data12(53),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => data11(45),
      I3 => \tx_encoded_data[65]_i_7_n_0\,
      I4 => data11(53),
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => \tx_encoded_data[53]_i_2_n_0\
    );
\tx_encoded_data[53]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \tx_encoded_data[53]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data12(53),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      I5 => data11(45),
      O => \tx_encoded_data[53]_i_3_n_0\
    );
\tx_encoded_data[53]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF45EF40EF45EF45"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(53),
      I2 => \tx_encoded_data[64]_i_4_n_0\,
      I3 => data12(53),
      I4 => \t_type_reg_reg_n_0_[2]\,
      I5 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[53]_i_4_n_0\
    );
\tx_encoded_data[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[54]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(54),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[54]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(54)
    );
\tx_encoded_data[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \tx_encoded_data[54]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data12(54),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      I5 => data11(46),
      O => \tx_encoded_data[54]_i_2_n_0\
    );
\tx_encoded_data[54]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8CC88CC"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(54),
      I2 => data11(46),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[54]_i_3_n_0\
    );
\tx_encoded_data[54]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF45EF40EF45EF45"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(54),
      I2 => \tx_encoded_data[64]_i_4_n_0\,
      I3 => data12(54),
      I4 => \t_type_reg_reg_n_0_[2]\,
      I5 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[54]_i_4_n_0\
    );
\tx_encoded_data[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[55]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(55),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[55]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(55)
    );
\tx_encoded_data[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8FFFFABA80000"
    )
        port map (
      I0 => data12(55),
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => \tx_encoded_data[1]_i_2_n_0\,
      I3 => data11(47),
      I4 => \tx_encoded_data[25]_i_2_n_0\,
      I5 => \tx_encoded_data[55]_i_4_n_0\,
      O => \tx_encoded_data[55]_i_2_n_0\
    );
\tx_encoded_data[55]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8CC88CC"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(55),
      I2 => data11(47),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[55]_i_3_n_0\
    );
\tx_encoded_data[55]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF45EF40EF45EF45"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(55),
      I2 => \tx_encoded_data[64]_i_4_n_0\,
      I3 => data12(55),
      I4 => \t_type_reg_reg_n_0_[2]\,
      I5 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[55]_i_4_n_0\
    );
\tx_encoded_data[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBB88B8BBB8BB"
    )
        port map (
      I0 => \tx_encoded_data[56]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(56),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[56]_i_3_n_0\,
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(56)
    );
\tx_encoded_data[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \tx_encoded_data[56]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data12(56),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      I5 => data11(48),
      O => \tx_encoded_data[56]_i_2_n_0\
    );
\tx_encoded_data[56]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8CC88CC"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(56),
      I2 => data11(48),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[56]_i_3_n_0\
    );
\tx_encoded_data[56]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF45EF40EF45EF45"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(56),
      I2 => \tx_encoded_data[64]_i_4_n_0\,
      I3 => data12(56),
      I4 => \t_type_reg_reg_n_0_[2]\,
      I5 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[56]_i_4_n_0\
    );
\tx_encoded_data[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \tx_encoded_data[57]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => data12(57),
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => \tx_encoded_data[57]_i_3_n_0\,
      O => tx_encoded_data(57)
    );
\tx_encoded_data[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \tx_encoded_data[57]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data12(57),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      I5 => data11(49),
      O => \tx_encoded_data[57]_i_2_n_0\
    );
\tx_encoded_data[57]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8CC88CC"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(57),
      I2 => data11(49),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[57]_i_3_n_0\
    );
\tx_encoded_data[57]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA40EF40EA40EA40"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(57),
      I2 => \tx_encoded_data[64]_i_4_n_0\,
      I3 => data12(57),
      I4 => \t_type_reg_reg_n_0_[2]\,
      I5 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[57]_i_4_n_0\
    );
\tx_encoded_data[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3838380808083808"
    )
        port map (
      I0 => data12(58),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[65]_i_5_n_0\,
      I3 => data11(50),
      I4 => \tx_encoded_data[65]_i_7_n_0\,
      I5 => data11(58),
      O => \tx_encoded_data[58]_i_2_n_0\
    );
\tx_encoded_data[58]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8CFF8C00"
    )
        port map (
      I0 => \tx_encoded_data[1]_i_2_n_0\,
      I1 => data12(58),
      I2 => \tx_encoded_data[1]_i_3_n_0\,
      I3 => \tx_encoded_data[25]_i_2_n_0\,
      I4 => \tx_encoded_data[58]_i_4_n_0\,
      O => \tx_encoded_data[58]_i_3_n_0\
    );
\tx_encoded_data[58]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA40EF40EA40EA40"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(58),
      I2 => \tx_encoded_data[64]_i_4_n_0\,
      I3 => data12(58),
      I4 => \t_type_reg_reg_n_0_[2]\,
      I5 => \t_type_reg_reg_n_0_[1]\,
      O => \tx_encoded_data[58]_i_4_n_0\
    );
\tx_encoded_data[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA888A88A888888"
    )
        port map (
      I0 => \tx_encoded_data[59]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => \tx_encoded_data[65]_i_4_n_0\,
      I3 => \tx_encoded_data[65]_i_5_n_0\,
      I4 => \tx_encoded_data[59]_i_3_n_0\,
      I5 => data12(59),
      O => tx_encoded_data(59)
    );
\tx_encoded_data[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4F4FFF4F"
    )
        port map (
      I0 => \tx_encoded_data[63]_i_4_n_0\,
      I1 => data12(59),
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => data11(59),
      I4 => \tx_encoded_data[65]_i_7_n_0\,
      I5 => \tx_encoded_data[25]_i_2_n_0\,
      O => \tx_encoded_data[59]_i_2_n_0\
    );
\tx_encoded_data[59]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => data11(59),
      I1 => \tx_encoded_data[1]_i_3_n_0\,
      I2 => \tx_encoded_data[35]_i_3_n_0\,
      I3 => data11(51),
      O => \tx_encoded_data[59]_i_3_n_0\
    );
\tx_encoded_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFAFA0BFBFA0AF"
    )
        port map (
      I0 => \tx_encoded_data[5]_i_2_n_0\,
      I1 => \tx_encoded_data[63]_i_3_n_0\,
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => data12(5),
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(5)
    );
\tx_encoded_data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000404444"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data8(13),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => \tx_encoded_data[64]_i_4_n_0\,
      I5 => \tx_encoded_data[33]_i_4_n_0\,
      O => \tx_encoded_data[5]_i_2_n_0\
    );
\tx_encoded_data[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAA00AA"
    )
        port map (
      I0 => \tx_encoded_data[60]_i_2_n_0\,
      I1 => data11(60),
      I2 => \tx_encoded_data[63]_i_3_n_0\,
      I3 => \tx_encoded_data[65]_i_3_n_0\,
      I4 => data12(60),
      I5 => \tx_encoded_data[63]_i_4_n_0\,
      O => tx_encoded_data(60)
    );
\tx_encoded_data[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCCCFCBBBBBBBB"
    )
        port map (
      I0 => data12(60),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => data11(52),
      I3 => \tx_encoded_data[65]_i_7_n_0\,
      I4 => data11(60),
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => \tx_encoded_data[60]_i_2_n_0\
    );
\tx_encoded_data[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAA00AA"
    )
        port map (
      I0 => \tx_encoded_data[61]_i_2_n_0\,
      I1 => data11(61),
      I2 => \tx_encoded_data[63]_i_3_n_0\,
      I3 => \tx_encoded_data[65]_i_3_n_0\,
      I4 => data12(61),
      I5 => \tx_encoded_data[63]_i_4_n_0\,
      O => tx_encoded_data(61)
    );
\tx_encoded_data[61]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCBB"
    )
        port map (
      I0 => data12(61),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[61]_i_3_n_0\,
      I3 => \tx_encoded_data[65]_i_5_n_0\,
      O => \tx_encoded_data[61]_i_2_n_0\
    );
\tx_encoded_data[61]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8CC88CC"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(61),
      I2 => data11(53),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[61]_i_3_n_0\
    );
\tx_encoded_data[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAA00AA"
    )
        port map (
      I0 => \tx_encoded_data[62]_i_2_n_0\,
      I1 => data11(62),
      I2 => \tx_encoded_data[63]_i_3_n_0\,
      I3 => \tx_encoded_data[65]_i_3_n_0\,
      I4 => data12(62),
      I5 => \tx_encoded_data[63]_i_4_n_0\,
      O => tx_encoded_data(62)
    );
\tx_encoded_data[62]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCBB"
    )
        port map (
      I0 => data12(62),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[62]_i_3_n_0\,
      I3 => \tx_encoded_data[65]_i_5_n_0\,
      O => \tx_encoded_data[62]_i_2_n_0\
    );
\tx_encoded_data[62]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8CC88CC"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(62),
      I2 => data11(54),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[62]_i_3_n_0\
    );
\tx_encoded_data[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAACFAACFAA00AA"
    )
        port map (
      I0 => \tx_encoded_data[63]_i_2_n_0\,
      I1 => data11(63),
      I2 => \tx_encoded_data[63]_i_3_n_0\,
      I3 => \tx_encoded_data[65]_i_3_n_0\,
      I4 => data12(63),
      I5 => \tx_encoded_data[63]_i_4_n_0\,
      O => tx_encoded_data(63)
    );
\tx_encoded_data[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FCBB"
    )
        port map (
      I0 => data12(63),
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[63]_i_5_n_0\,
      I3 => \tx_encoded_data[65]_i_5_n_0\,
      O => \tx_encoded_data[63]_i_2_n_0\
    );
\tx_encoded_data[63]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => \tx_encoded_data[1]_i_3_n_0\,
      O => \tx_encoded_data[63]_i_3_n_0\
    );
\tx_encoded_data[63]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808880888088AAAA"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_4_n_0\,
      I1 => \tx_encoded_data[1]_i_2_n_0\,
      I2 => \t_type_reg_reg_n_0_[2]\,
      I3 => \t_type_reg_reg_n_0_[1]\,
      I4 => \tx_encoded_data[1]_i_3_n_0\,
      I5 => \tx_encoded_data[35]_i_3_n_0\,
      O => \tx_encoded_data[63]_i_4_n_0\
    );
\tx_encoded_data[63]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8CC88CC"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(63),
      I2 => data11(55),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[63]_i_5_n_0\
    );
\tx_encoded_data[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA888A88A888888"
    )
        port map (
      I0 => \tx_encoded_data[64]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => \tx_encoded_data[65]_i_4_n_0\,
      I3 => \tx_encoded_data[65]_i_5_n_0\,
      I4 => \tx_encoded_data[64]_i_3_n_0\,
      I5 => data12(64),
      O => tx_encoded_data(64)
    );
\tx_encoded_data[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4F4FFF4F"
    )
        port map (
      I0 => \tx_encoded_data[63]_i_4_n_0\,
      I1 => data12(64),
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => data11(64),
      I4 => \tx_encoded_data[65]_i_7_n_0\,
      I5 => \tx_encoded_data[25]_i_2_n_0\,
      O => \tx_encoded_data[64]_i_2_n_0\
    );
\tx_encoded_data[64]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8CC88CC"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => data11(64),
      I2 => data11(56),
      I3 => \tx_encoded_data[64]_i_4_n_0\,
      I4 => \tx_encoded_data[1]_i_2_n_0\,
      O => \tx_encoded_data[64]_i_3_n_0\
    );
\tx_encoded_data[64]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000008000A007"
    )
        port map (
      I0 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[7]\,
      I1 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4]\,
      I2 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[6]\,
      I3 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[5]\,
      I4 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3]\,
      I5 => \tx_encoded_data[64]_i_5_n_0\,
      O => \tx_encoded_data[64]_i_4_n_0\
    );
\tx_encoded_data[64]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFFFFFC6"
    )
        port map (
      I0 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4]\,
      I1 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[0]\,
      I2 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3]\,
      I3 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[1]\,
      I4 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[2]\,
      O => \tx_encoded_data[64]_i_5_n_0\
    );
\tx_encoded_data[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AA888A88A888888"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_2_n_0\,
      I1 => \tx_encoded_data[65]_i_3_n_0\,
      I2 => \tx_encoded_data[65]_i_4_n_0\,
      I3 => \tx_encoded_data[65]_i_5_n_0\,
      I4 => \tx_encoded_data[65]_i_6_n_0\,
      I5 => data12(65),
      O => tx_encoded_data(65)
    );
\tx_encoded_data[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4F4FFF4F"
    )
        port map (
      I0 => \tx_encoded_data[63]_i_4_n_0\,
      I1 => data12(65),
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => data11(65),
      I4 => \tx_encoded_data[65]_i_7_n_0\,
      I5 => \tx_encoded_data[25]_i_2_n_0\,
      O => \tx_encoded_data[65]_i_2_n_0\
    );
\tx_encoded_data[65]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008802"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_8_n_0\,
      I1 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[6]\,
      I2 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[5]\,
      I3 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[7]\,
      I4 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4]\,
      O => \tx_encoded_data[65]_i_3_n_0\
    );
\tx_encoded_data[65]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_encoded_data[25]_i_2_n_0\,
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      O => \tx_encoded_data[65]_i_4_n_0\
    );
\tx_encoded_data[65]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      I2 => \tx_encoded_data[1]_i_3_n_0\,
      O => \tx_encoded_data[65]_i_5_n_0\
    );
\tx_encoded_data[65]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => data11(65),
      I1 => \tx_encoded_data[1]_i_3_n_0\,
      I2 => \tx_encoded_data[35]_i_3_n_0\,
      I3 => data11(57),
      O => \tx_encoded_data[65]_i_6_n_0\
    );
\tx_encoded_data[65]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tx_encoded_data[1]_i_3_n_0\,
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      O => \tx_encoded_data[65]_i_7_n_0\
    );
\tx_encoded_data[65]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D1000101"
    )
        port map (
      I0 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[0]\,
      I1 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[1]\,
      I2 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[2]\,
      I3 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4]\,
      I4 => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3]\,
      O => \tx_encoded_data[65]_i_8_n_0\
    );
\tx_encoded_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFAFA0BFBFA0AF"
    )
        port map (
      I0 => \tx_encoded_data[6]_i_2_n_0\,
      I1 => \tx_encoded_data[63]_i_3_n_0\,
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => data12(6),
      I5 => \tx_encoded_data[65]_i_5_n_0\,
      O => tx_encoded_data(6)
    );
\tx_encoded_data[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000404444"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_3_n_0\,
      I1 => \tx_encoded_data[35]_i_4_n_0\,
      I2 => data8(14),
      I3 => \tx_encoded_data[1]_i_3_n_0\,
      I4 => \tx_encoded_data[64]_i_4_n_0\,
      I5 => \tx_encoded_data[33]_i_4_n_0\,
      O => \tx_encoded_data[6]_i_2_n_0\
    );
\tx_encoded_data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BFBFB0A0A0A0A0"
    )
        port map (
      I0 => \tx_encoded_data[7]_i_2_n_0\,
      I1 => \tx_encoded_data[63]_i_4_n_0\,
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => \tx_encoded_data[65]_i_4_n_0\,
      I4 => \tx_encoded_data[65]_i_5_n_0\,
      I5 => data12(7),
      O => tx_encoded_data(7)
    );
\tx_encoded_data[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_4_n_0\,
      I1 => \tx_encoded_data[64]_i_4_n_0\,
      I2 => \tx_encoded_data[35]_i_3_n_0\,
      I3 => data8(15),
      O => \tx_encoded_data[7]_i_2_n_0\
    );
\tx_encoded_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAABFAA"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_3_n_0\,
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[65]_i_5_n_0\,
      I3 => data12(8),
      I4 => \tx_encoded_data[9]_i_2_n_0\,
      I5 => \tx_encoded_data[8]_i_2_n_0\,
      O => tx_encoded_data(8)
    );
\tx_encoded_data[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0D0D0D0D0D0D0"
    )
        port map (
      I0 => data12(8),
      I1 => \tx_encoded_data[63]_i_4_n_0\,
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => \tx_encoded_data[35]_i_4_n_0\,
      I4 => \tx_encoded_data[9]_i_4_n_0\,
      I5 => data8(16),
      O => \tx_encoded_data[8]_i_2_n_0\
    );
\tx_encoded_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BAAABFAA"
    )
        port map (
      I0 => \tx_encoded_data[65]_i_3_n_0\,
      I1 => \tx_encoded_data[65]_i_4_n_0\,
      I2 => \tx_encoded_data[65]_i_5_n_0\,
      I3 => data12(9),
      I4 => \tx_encoded_data[9]_i_2_n_0\,
      I5 => \tx_encoded_data[9]_i_3_n_0\,
      O => tx_encoded_data(9)
    );
\tx_encoded_data[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tx_encoded_data[35]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      O => \tx_encoded_data[9]_i_2_n_0\
    );
\tx_encoded_data[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00D0D0D0D0D0D0D0"
    )
        port map (
      I0 => data12(9),
      I1 => \tx_encoded_data[63]_i_4_n_0\,
      I2 => \tx_encoded_data[65]_i_3_n_0\,
      I3 => \tx_encoded_data[35]_i_4_n_0\,
      I4 => \tx_encoded_data[9]_i_4_n_0\,
      I5 => data8(17),
      O => \tx_encoded_data[9]_i_3_n_0\
    );
\tx_encoded_data[9]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tx_encoded_data[64]_i_4_n_0\,
      I1 => \tx_encoded_data[35]_i_3_n_0\,
      O => \tx_encoded_data[9]_i_4_n_0\
    );
\tx_encoded_data_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(0),
      Q => \tx_66_enc_out_reg[65]\(0),
      S => SR(0)
    );
\tx_encoded_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(10),
      Q => \tx_66_enc_out_reg[65]\(10),
      R => SR(0)
    );
\tx_encoded_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(11),
      Q => \tx_66_enc_out_reg[65]\(11),
      R => SR(0)
    );
\tx_encoded_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(12),
      Q => \tx_66_enc_out_reg[65]\(12),
      R => SR(0)
    );
\tx_encoded_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(13),
      Q => \tx_66_enc_out_reg[65]\(13),
      R => SR(0)
    );
\tx_encoded_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(14),
      Q => \tx_66_enc_out_reg[65]\(14),
      R => SR(0)
    );
\tx_encoded_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(15),
      Q => \tx_66_enc_out_reg[65]\(15),
      R => SR(0)
    );
\tx_encoded_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(16),
      Q => \tx_66_enc_out_reg[65]\(16),
      R => SR(0)
    );
\tx_encoded_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(17),
      Q => \tx_66_enc_out_reg[65]\(17),
      R => SR(0)
    );
\tx_encoded_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(18),
      Q => \tx_66_enc_out_reg[65]\(18),
      R => SR(0)
    );
\tx_encoded_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(19),
      Q => \tx_66_enc_out_reg[65]\(19),
      R => SR(0)
    );
\tx_encoded_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(1),
      Q => \tx_66_enc_out_reg[65]\(1),
      R => SR(0)
    );
\tx_encoded_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(20),
      Q => \tx_66_enc_out_reg[65]\(20),
      R => SR(0)
    );
\tx_encoded_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(21),
      Q => \tx_66_enc_out_reg[65]\(21),
      R => SR(0)
    );
\tx_encoded_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(22),
      Q => \tx_66_enc_out_reg[65]\(22),
      R => SR(0)
    );
\tx_encoded_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(23),
      Q => \tx_66_enc_out_reg[65]\(23),
      R => SR(0)
    );
\tx_encoded_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(24),
      Q => \tx_66_enc_out_reg[65]\(24),
      R => SR(0)
    );
\tx_encoded_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(25),
      Q => \tx_66_enc_out_reg[65]\(25),
      R => SR(0)
    );
\tx_encoded_data_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(26),
      Q => \tx_66_enc_out_reg[65]\(26),
      S => SR(0)
    );
\tx_encoded_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(27),
      Q => \tx_66_enc_out_reg[65]\(27),
      R => SR(0)
    );
\tx_encoded_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(28),
      Q => \tx_66_enc_out_reg[65]\(28),
      R => SR(0)
    );
\tx_encoded_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(29),
      Q => \tx_66_enc_out_reg[65]\(29),
      R => SR(0)
    );
\tx_encoded_data_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(2),
      Q => \tx_66_enc_out_reg[65]\(2),
      S => SR(0)
    );
\tx_encoded_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(30),
      Q => \tx_66_enc_out_reg[65]\(30),
      R => SR(0)
    );
\tx_encoded_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(31),
      Q => \tx_66_enc_out_reg[65]\(31),
      R => SR(0)
    );
\tx_encoded_data_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(32),
      Q => \tx_66_enc_out_reg[65]\(32),
      R => SR(0)
    );
\tx_encoded_data_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(33),
      Q => \tx_66_enc_out_reg[65]\(33),
      R => SR(0)
    );
\tx_encoded_data_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(34),
      Q => \tx_66_enc_out_reg[65]\(34),
      R => SR(0)
    );
\tx_encoded_data_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(35),
      Q => \tx_66_enc_out_reg[65]\(35),
      R => SR(0)
    );
\tx_encoded_data_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(36),
      Q => \tx_66_enc_out_reg[65]\(36),
      R => SR(0)
    );
\tx_encoded_data_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(37),
      Q => \tx_66_enc_out_reg[65]\(37),
      R => SR(0)
    );
\tx_encoded_data_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(38),
      Q => \tx_66_enc_out_reg[65]\(38),
      R => SR(0)
    );
\tx_encoded_data_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(39),
      Q => \tx_66_enc_out_reg[65]\(39),
      R => SR(0)
    );
\tx_encoded_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(3),
      Q => \tx_66_enc_out_reg[65]\(3),
      R => SR(0)
    );
\tx_encoded_data_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(40),
      Q => \tx_66_enc_out_reg[65]\(40),
      R => SR(0)
    );
\tx_encoded_data_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(41),
      Q => \tx_66_enc_out_reg[65]\(41),
      R => SR(0)
    );
\tx_encoded_data_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(42),
      Q => \tx_66_enc_out_reg[65]\(42),
      R => SR(0)
    );
\tx_encoded_data_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(43),
      Q => \tx_66_enc_out_reg[65]\(43),
      R => SR(0)
    );
\tx_encoded_data_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(44),
      Q => \tx_66_enc_out_reg[65]\(44),
      R => SR(0)
    );
\tx_encoded_data_reg[44]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tx_encoded_data[44]_i_2_n_0\,
      I1 => \tx_encoded_data[44]_i_3_n_0\,
      O => tx_encoded_data(44),
      S => \tx_encoded_data[65]_i_3_n_0\
    );
\tx_encoded_data_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(45),
      Q => \tx_66_enc_out_reg[65]\(45),
      R => SR(0)
    );
\tx_encoded_data_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(46),
      Q => \tx_66_enc_out_reg[65]\(46),
      R => SR(0)
    );
\tx_encoded_data_reg[46]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tx_encoded_data[46]_i_2_n_0\,
      I1 => \tx_encoded_data[46]_i_3_n_0\,
      O => tx_encoded_data(46),
      S => \tx_encoded_data[65]_i_3_n_0\
    );
\tx_encoded_data_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(47),
      Q => \tx_66_enc_out_reg[65]\(47),
      R => SR(0)
    );
\tx_encoded_data_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(48),
      Q => \tx_66_enc_out_reg[65]\(48),
      R => SR(0)
    );
\tx_encoded_data_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(49),
      Q => \tx_66_enc_out_reg[65]\(49),
      R => SR(0)
    );
\tx_encoded_data_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(4),
      Q => \tx_66_enc_out_reg[65]\(4),
      S => SR(0)
    );
\tx_encoded_data_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(50),
      Q => \tx_66_enc_out_reg[65]\(50),
      R => SR(0)
    );
\tx_encoded_data_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(51),
      Q => \tx_66_enc_out_reg[65]\(51),
      R => SR(0)
    );
\tx_encoded_data_reg[51]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tx_encoded_data[51]_i_2_n_0\,
      I1 => \tx_encoded_data[51]_i_3_n_0\,
      O => tx_encoded_data(51),
      S => \tx_encoded_data[65]_i_3_n_0\
    );
\tx_encoded_data_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(52),
      Q => \tx_66_enc_out_reg[65]\(52),
      R => SR(0)
    );
\tx_encoded_data_reg[52]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tx_encoded_data[52]_i_2_n_0\,
      I1 => \tx_encoded_data[52]_i_3_n_0\,
      O => tx_encoded_data(52),
      S => \tx_encoded_data[65]_i_3_n_0\
    );
\tx_encoded_data_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(53),
      Q => \tx_66_enc_out_reg[65]\(53),
      R => SR(0)
    );
\tx_encoded_data_reg[53]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tx_encoded_data[53]_i_2_n_0\,
      I1 => \tx_encoded_data[53]_i_3_n_0\,
      O => tx_encoded_data(53),
      S => \tx_encoded_data[65]_i_3_n_0\
    );
\tx_encoded_data_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(54),
      Q => \tx_66_enc_out_reg[65]\(54),
      R => SR(0)
    );
\tx_encoded_data_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(55),
      Q => \tx_66_enc_out_reg[65]\(55),
      R => SR(0)
    );
\tx_encoded_data_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(56),
      Q => \tx_66_enc_out_reg[65]\(56),
      R => SR(0)
    );
\tx_encoded_data_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(57),
      Q => \tx_66_enc_out_reg[65]\(57),
      R => SR(0)
    );
\tx_encoded_data_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(58),
      Q => \tx_66_enc_out_reg[65]\(58),
      S => SR(0)
    );
\tx_encoded_data_reg[58]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \tx_encoded_data[58]_i_2_n_0\,
      I1 => \tx_encoded_data[58]_i_3_n_0\,
      O => tx_encoded_data(58),
      S => \tx_encoded_data[65]_i_3_n_0\
    );
\tx_encoded_data_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(59),
      Q => \tx_66_enc_out_reg[65]\(59),
      R => SR(0)
    );
\tx_encoded_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(5),
      Q => \tx_66_enc_out_reg[65]\(5),
      R => SR(0)
    );
\tx_encoded_data_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(60),
      Q => \tx_66_enc_out_reg[65]\(60),
      R => SR(0)
    );
\tx_encoded_data_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(61),
      Q => \tx_66_enc_out_reg[65]\(61),
      R => SR(0)
    );
\tx_encoded_data_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(62),
      Q => \tx_66_enc_out_reg[65]\(62),
      R => SR(0)
    );
\tx_encoded_data_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(63),
      Q => \tx_66_enc_out_reg[65]\(63),
      R => SR(0)
    );
\tx_encoded_data_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(64),
      Q => \tx_66_enc_out_reg[65]\(64),
      R => SR(0)
    );
\tx_encoded_data_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(65),
      Q => \tx_66_enc_out_reg[65]\(65),
      R => SR(0)
    );
\tx_encoded_data_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(6),
      Q => \tx_66_enc_out_reg[65]\(6),
      S => SR(0)
    );
\tx_encoded_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(7),
      Q => \tx_66_enc_out_reg[65]\(7),
      R => SR(0)
    );
\tx_encoded_data_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(8),
      Q => \tx_66_enc_out_reg[65]\(8),
      S => SR(0)
    );
\tx_encoded_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_encoded_data(9),
      Q => \tx_66_enc_out_reg[65]\(9),
      R => SR(0)
    );
\tx_xgmii_ctrl_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(0),
      Q => tx_xgmii_ctrl_reg1(0),
      R => '0'
    );
\tx_xgmii_ctrl_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(1),
      Q => tx_xgmii_ctrl_reg1(1),
      R => '0'
    );
\tx_xgmii_ctrl_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(2),
      Q => tx_xgmii_ctrl_reg1(2),
      R => '0'
    );
\tx_xgmii_ctrl_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(3),
      Q => tx_xgmii_ctrl_reg1(3),
      R => '0'
    );
\tx_xgmii_ctrl_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(4),
      Q => tx_xgmii_ctrl_reg1(4),
      R => '0'
    );
\tx_xgmii_ctrl_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(5),
      Q => tx_xgmii_ctrl_reg1(5),
      R => '0'
    );
\tx_xgmii_ctrl_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(6),
      Q => tx_xgmii_ctrl_reg1(6),
      R => '0'
    );
\tx_xgmii_ctrl_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(7),
      Q => tx_xgmii_ctrl_reg1(7),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(0),
      Q => tx_xgmii_ctrl_reg2(0),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(1),
      Q => tx_xgmii_ctrl_reg2(1),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(2),
      Q => tx_xgmii_ctrl_reg2(2),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(3),
      Q => tx_xgmii_ctrl_reg2(3),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(4),
      Q => tx_xgmii_ctrl_reg2(4),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(5),
      Q => tx_xgmii_ctrl_reg2(5),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(6),
      Q => tx_xgmii_ctrl_reg2(6),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(7),
      Q => tx_xgmii_ctrl_reg2(7),
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(0),
      Q => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[0]\,
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(1),
      Q => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[1]\,
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(2),
      Q => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[2]\,
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(3),
      Q => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[3]\,
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(4),
      Q => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[4]\,
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(5),
      Q => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[5]\,
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(6),
      Q => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[6]\,
      R => '0'
    );
\tx_xgmii_ctrl_reg2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_xgmii_ctrl_reg2(7),
      Q => \tx_xgmii_ctrl_reg2_reg_reg_n_0_[7]\,
      R => '0'
    );
\tx_xgmii_data_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(0),
      Q => tx_xgmii_data_reg2(0),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(10),
      Q => tx_xgmii_data_reg2(10),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(11),
      Q => tx_xgmii_data_reg2(11),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(12),
      Q => tx_xgmii_data_reg2(12),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(13),
      Q => tx_xgmii_data_reg2(13),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(14),
      Q => tx_xgmii_data_reg2(14),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(15),
      Q => tx_xgmii_data_reg2(15),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(16),
      Q => tx_xgmii_data_reg2(16),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(17),
      Q => tx_xgmii_data_reg2(17),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(18),
      Q => tx_xgmii_data_reg2(18),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(19),
      Q => tx_xgmii_data_reg2(19),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(1),
      Q => tx_xgmii_data_reg2(1),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(20),
      Q => tx_xgmii_data_reg2(20),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(21),
      Q => tx_xgmii_data_reg2(21),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(22),
      Q => tx_xgmii_data_reg2(22),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(23),
      Q => tx_xgmii_data_reg2(23),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(24),
      Q => tx_xgmii_data_reg2(24),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(25),
      Q => tx_xgmii_data_reg2(25),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(26),
      Q => tx_xgmii_data_reg2(26),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(27),
      Q => tx_xgmii_data_reg2(27),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(28),
      Q => tx_xgmii_data_reg2(28),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(29),
      Q => tx_xgmii_data_reg2(29),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(2),
      Q => tx_xgmii_data_reg2(2),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(30),
      Q => tx_xgmii_data_reg2(30),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(31),
      Q => tx_xgmii_data_reg2(31),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(32),
      Q => tx_xgmii_data_reg2(32),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(33),
      Q => tx_xgmii_data_reg2(33),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(34),
      Q => tx_xgmii_data_reg2(34),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(35),
      Q => tx_xgmii_data_reg2(35),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(36),
      Q => tx_xgmii_data_reg2(36),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(37),
      Q => tx_xgmii_data_reg2(37),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(38),
      Q => tx_xgmii_data_reg2(38),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(39),
      Q => tx_xgmii_data_reg2(39),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(3),
      Q => tx_xgmii_data_reg2(3),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(40),
      Q => tx_xgmii_data_reg2(40),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(41),
      Q => tx_xgmii_data_reg2(41),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(42),
      Q => tx_xgmii_data_reg2(42),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(43),
      Q => tx_xgmii_data_reg2(43),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(44),
      Q => tx_xgmii_data_reg2(44),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(45),
      Q => tx_xgmii_data_reg2(45),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(46),
      Q => tx_xgmii_data_reg2(46),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(47),
      Q => tx_xgmii_data_reg2(47),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(48),
      Q => tx_xgmii_data_reg2(48),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(49),
      Q => tx_xgmii_data_reg2(49),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(4),
      Q => tx_xgmii_data_reg2(4),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(50),
      Q => tx_xgmii_data_reg2(50),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(51),
      Q => tx_xgmii_data_reg2(51),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(52),
      Q => tx_xgmii_data_reg2(52),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(53),
      Q => tx_xgmii_data_reg2(53),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(54),
      Q => tx_xgmii_data_reg2(54),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(55),
      Q => tx_xgmii_data_reg2(55),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(56),
      Q => tx_xgmii_data_reg2(56),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(57),
      Q => tx_xgmii_data_reg2(57),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(58),
      Q => tx_xgmii_data_reg2(58),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(59),
      Q => tx_xgmii_data_reg2(59),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(5),
      Q => tx_xgmii_data_reg2(5),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(60),
      Q => tx_xgmii_data_reg2(60),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(61),
      Q => tx_xgmii_data_reg2(61),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(62),
      Q => tx_xgmii_data_reg2(62),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(63),
      Q => tx_xgmii_data_reg2(63),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(6),
      Q => tx_xgmii_data_reg2(6),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(7),
      Q => tx_xgmii_data_reg2(7),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(8),
      Q => tx_xgmii_data_reg2(8),
      R => '0'
    );
\tx_xgmii_data_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \xgmii_txd_reg_reg[63]\(9),
      Q => tx_xgmii_data_reg2(9),
      R => '0'
    );
\tx_xgmii_valid_code[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_15_out(0),
      I1 => D(0),
      I2 => tx_xgmii_valid_code1,
      O => \tx_xgmii_valid_code[0]_i_1_n_0\
    );
\tx_xgmii_valid_code[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20080000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[0]_i_3_n_0\,
      I1 => \xgmii_txd_reg_reg[63]\(3),
      I2 => \xgmii_txd_reg_reg[63]\(1),
      I3 => \xgmii_txd_reg_reg[63]\(0),
      I4 => \xgmii_txd_reg_reg[63]\(2),
      I5 => tx_xgmii_valid_code76_in,
      O => p_15_out(0)
    );
\tx_xgmii_valid_code[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"288A8001"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(4),
      I1 => \xgmii_txd_reg_reg[63]\(5),
      I2 => \xgmii_txd_reg_reg[63]\(6),
      I3 => \xgmii_txd_reg_reg[63]\(7),
      I4 => \xgmii_txd_reg_reg[63]\(3),
      O => \tx_xgmii_valid_code[0]_i_3_n_0\
    );
\tx_xgmii_valid_code[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_15_out(1),
      I1 => D(1),
      I2 => tx_xgmii_valid_code1,
      O => \tx_xgmii_valid_code[1]_i_1_n_0\
    );
\tx_xgmii_valid_code[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0005C000000"
    )
        port map (
      I0 => \t_code[1]_i_2_n_0\,
      I1 => \tx_xgmii_valid_code[1]_i_3_n_0\,
      I2 => \xgmii_txd_reg_reg[63]\(9),
      I3 => \xgmii_txd_reg_reg[63]\(10),
      I4 => \xgmii_txd_reg_reg[63]\(11),
      I5 => \xgmii_txd_reg_reg[63]\(8),
      O => p_15_out(1)
    );
\tx_xgmii_valid_code[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"288A8001"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(12),
      I1 => \xgmii_txd_reg_reg[63]\(13),
      I2 => \xgmii_txd_reg_reg[63]\(14),
      I3 => \xgmii_txd_reg_reg[63]\(15),
      I4 => \xgmii_txd_reg_reg[63]\(11),
      O => \tx_xgmii_valid_code[1]_i_3_n_0\
    );
\tx_xgmii_valid_code[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_15_out(2),
      I1 => D(2),
      I2 => tx_xgmii_valid_code1,
      O => \tx_xgmii_valid_code[2]_i_1_n_0\
    );
\tx_xgmii_valid_code[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0005C000000"
    )
        port map (
      I0 => \t_code[2]_i_2_n_0\,
      I1 => \tx_xgmii_valid_code[2]_i_3_n_0\,
      I2 => \xgmii_txd_reg_reg[63]\(17),
      I3 => \xgmii_txd_reg_reg[63]\(18),
      I4 => \xgmii_txd_reg_reg[63]\(19),
      I5 => \xgmii_txd_reg_reg[63]\(16),
      O => p_15_out(2)
    );
\tx_xgmii_valid_code[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"288A8001"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(20),
      I1 => \xgmii_txd_reg_reg[63]\(21),
      I2 => \xgmii_txd_reg_reg[63]\(22),
      I3 => \xgmii_txd_reg_reg[63]\(23),
      I4 => \xgmii_txd_reg_reg[63]\(19),
      O => \tx_xgmii_valid_code[2]_i_3_n_0\
    );
\tx_xgmii_valid_code[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_15_out(3),
      I1 => D(3),
      I2 => tx_xgmii_valid_code1,
      O => \tx_xgmii_valid_code[3]_i_1_n_0\
    );
\tx_xgmii_valid_code[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0005C000000"
    )
        port map (
      I0 => \t_code[3]_i_2_n_0\,
      I1 => \tx_xgmii_valid_code[3]_i_3_n_0\,
      I2 => \xgmii_txd_reg_reg[63]\(25),
      I3 => \xgmii_txd_reg_reg[63]\(26),
      I4 => \xgmii_txd_reg_reg[63]\(27),
      I5 => \xgmii_txd_reg_reg[63]\(24),
      O => p_15_out(3)
    );
\tx_xgmii_valid_code[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"288A8001"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(28),
      I1 => \xgmii_txd_reg_reg[63]\(29),
      I2 => \xgmii_txd_reg_reg[63]\(30),
      I3 => \xgmii_txd_reg_reg[63]\(31),
      I4 => \xgmii_txd_reg_reg[63]\(27),
      O => \tx_xgmii_valid_code[3]_i_3_n_0\
    );
\tx_xgmii_valid_code[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_15_out(4),
      I1 => D(4),
      I2 => tx_xgmii_valid_code1,
      O => \tx_xgmii_valid_code[4]_i_1_n_0\
    );
\tx_xgmii_valid_code[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF20080000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[4]_i_3_n_0\,
      I1 => \xgmii_txd_reg_reg[63]\(35),
      I2 => \xgmii_txd_reg_reg[63]\(33),
      I3 => \xgmii_txd_reg_reg[63]\(32),
      I4 => \xgmii_txd_reg_reg[63]\(34),
      I5 => tx_xgmii_valid_code72_in,
      O => p_15_out(4)
    );
\tx_xgmii_valid_code[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"288A8001"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(36),
      I1 => \xgmii_txd_reg_reg[63]\(37),
      I2 => \xgmii_txd_reg_reg[63]\(38),
      I3 => \xgmii_txd_reg_reg[63]\(39),
      I4 => \xgmii_txd_reg_reg[63]\(35),
      O => \tx_xgmii_valid_code[4]_i_3_n_0\
    );
\tx_xgmii_valid_code[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_15_out(5),
      I1 => D(5),
      I2 => tx_xgmii_valid_code1,
      O => \tx_xgmii_valid_code[5]_i_1_n_0\
    );
\tx_xgmii_valid_code[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0005C000000"
    )
        port map (
      I0 => \t_code[5]_i_2_n_0\,
      I1 => \tx_xgmii_valid_code[5]_i_3_n_0\,
      I2 => \xgmii_txd_reg_reg[63]\(41),
      I3 => \xgmii_txd_reg_reg[63]\(42),
      I4 => \xgmii_txd_reg_reg[63]\(43),
      I5 => \xgmii_txd_reg_reg[63]\(40),
      O => p_15_out(5)
    );
\tx_xgmii_valid_code[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"288A8001"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(44),
      I1 => \xgmii_txd_reg_reg[63]\(45),
      I2 => \xgmii_txd_reg_reg[63]\(46),
      I3 => \xgmii_txd_reg_reg[63]\(47),
      I4 => \xgmii_txd_reg_reg[63]\(43),
      O => \tx_xgmii_valid_code[5]_i_3_n_0\
    );
\tx_xgmii_valid_code[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_15_out(6),
      I1 => D(6),
      I2 => tx_xgmii_valid_code1,
      O => \tx_xgmii_valid_code[6]_i_1_n_0\
    );
\tx_xgmii_valid_code[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0005C000000"
    )
        port map (
      I0 => \t_code[6]_i_2_n_0\,
      I1 => \tx_xgmii_valid_code[6]_i_3_n_0\,
      I2 => \xgmii_txd_reg_reg[63]\(49),
      I3 => \xgmii_txd_reg_reg[63]\(50),
      I4 => \xgmii_txd_reg_reg[63]\(51),
      I5 => \xgmii_txd_reg_reg[63]\(48),
      O => p_15_out(6)
    );
\tx_xgmii_valid_code[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"288A8001"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(52),
      I1 => \xgmii_txd_reg_reg[63]\(53),
      I2 => \xgmii_txd_reg_reg[63]\(54),
      I3 => \xgmii_txd_reg_reg[63]\(55),
      I4 => \xgmii_txd_reg_reg[63]\(51),
      O => \tx_xgmii_valid_code[6]_i_3_n_0\
    );
\tx_xgmii_valid_code[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_15_out(7),
      I1 => D(7),
      I2 => tx_xgmii_valid_code1,
      O => \tx_xgmii_valid_code[7]_i_1_n_0\
    );
\tx_xgmii_valid_code[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(26),
      I1 => \xgmii_txd_reg_reg[63]\(27),
      I2 => \xgmii_txd_reg_reg[63]\(25),
      I3 => \xgmii_txd_reg_reg[63]\(24),
      I4 => \t_code[3]_i_2_n_0\,
      O => tx_xgmii_valid_code71_in
    );
\tx_xgmii_valid_code[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => D(1),
      I1 => D(0),
      I2 => D(3),
      I3 => D(2),
      O => \tx_xgmii_valid_code[7]_i_11_n_0\
    );
\tx_xgmii_valid_code[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \t_code[0]_i_2_n_0\,
      I1 => \xgmii_txd_reg_reg[63]\(1),
      I2 => \xgmii_txd_reg_reg[63]\(0),
      I3 => \xgmii_txd_reg_reg[63]\(7),
      I4 => \xgmii_txd_reg_reg[63]\(6),
      I5 => \xgmii_txd_reg_reg[63]\(5),
      O => \tx_xgmii_valid_code[7]_i_12_n_0\
    );
\tx_xgmii_valid_code[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(50),
      I1 => \xgmii_txd_reg_reg[63]\(51),
      I2 => \xgmii_txd_reg_reg[63]\(49),
      I3 => \xgmii_txd_reg_reg[63]\(48),
      I4 => \t_code[6]_i_2_n_0\,
      O => tx_xgmii_valid_code74_in
    );
\tx_xgmii_valid_code[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(42),
      I1 => \xgmii_txd_reg_reg[63]\(43),
      I2 => \xgmii_txd_reg_reg[63]\(41),
      I3 => \xgmii_txd_reg_reg[63]\(40),
      I4 => \t_code[5]_i_2_n_0\,
      O => tx_xgmii_valid_code73_in
    );
\tx_xgmii_valid_code[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(10),
      I1 => \xgmii_txd_reg_reg[63]\(11),
      I2 => \xgmii_txd_reg_reg[63]\(9),
      I3 => \xgmii_txd_reg_reg[63]\(8),
      I4 => \t_code[1]_i_2_n_0\,
      O => tx_xgmii_valid_code7
    );
\tx_xgmii_valid_code[7]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(18),
      I1 => \xgmii_txd_reg_reg[63]\(19),
      I2 => \xgmii_txd_reg_reg[63]\(17),
      I3 => \xgmii_txd_reg_reg[63]\(16),
      I4 => \t_code[2]_i_2_n_0\,
      O => tx_xgmii_valid_code70_in
    );
\tx_xgmii_valid_code[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000C0005C000000"
    )
        port map (
      I0 => \t_code[7]_i_2_n_0\,
      I1 => \tx_xgmii_valid_code[7]_i_4_n_0\,
      I2 => \xgmii_txd_reg_reg[63]\(57),
      I3 => \xgmii_txd_reg_reg[63]\(58),
      I4 => \xgmii_txd_reg_reg[63]\(59),
      I5 => \xgmii_txd_reg_reg[63]\(56),
      O => p_15_out(7)
    );
\tx_xgmii_valid_code[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA8"
    )
        port map (
      I0 => \tx_xgmii_valid_code[7]_i_5_n_0\,
      I1 => \tx_xgmii_valid_code[7]_i_6_n_0\,
      I2 => tx_xgmii_valid_code76_in,
      I3 => tx_xgmii_valid_code75_in,
      I4 => tx_xgmii_valid_code72_in,
      I5 => tx_xgmii_valid_code71_in,
      O => tx_xgmii_valid_code1
    );
\tx_xgmii_valid_code[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"288A8001"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(60),
      I1 => \xgmii_txd_reg_reg[63]\(61),
      I2 => \xgmii_txd_reg_reg[63]\(62),
      I3 => \xgmii_txd_reg_reg[63]\(63),
      I4 => \xgmii_txd_reg_reg[63]\(59),
      O => \tx_xgmii_valid_code[7]_i_4_n_0\
    );
\tx_xgmii_valid_code[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \tx_xgmii_valid_code[7]_i_11_n_0\,
      I1 => D(7),
      I2 => D(6),
      I3 => D(5),
      I4 => D(4),
      I5 => \tx_xgmii_valid_code[7]_i_12_n_0\,
      O => \tx_xgmii_valid_code[7]_i_5_n_0\
    );
\tx_xgmii_valid_code[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tx_xgmii_valid_code74_in,
      I1 => tx_xgmii_valid_code73_in,
      I2 => tx_xgmii_valid_code7,
      I3 => tx_xgmii_valid_code70_in,
      O => \tx_xgmii_valid_code[7]_i_6_n_0\
    );
\tx_xgmii_valid_code[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(7),
      I1 => \xgmii_txd_reg_reg[63]\(6),
      I2 => \xgmii_txd_reg_reg[63]\(5),
      I3 => \xgmii_txd_reg_reg[63]\(1),
      I4 => \xgmii_txd_reg_reg[63]\(0),
      I5 => \t_code[0]_i_2_n_0\,
      O => tx_xgmii_valid_code76_in
    );
\tx_xgmii_valid_code[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(58),
      I1 => \xgmii_txd_reg_reg[63]\(59),
      I2 => \xgmii_txd_reg_reg[63]\(57),
      I3 => \xgmii_txd_reg_reg[63]\(56),
      I4 => \t_code[7]_i_2_n_0\,
      O => tx_xgmii_valid_code75_in
    );
\tx_xgmii_valid_code[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \xgmii_txd_reg_reg[63]\(39),
      I1 => \xgmii_txd_reg_reg[63]\(38),
      I2 => \xgmii_txd_reg_reg[63]\(37),
      I3 => \xgmii_txd_reg_reg[63]\(33),
      I4 => \xgmii_txd_reg_reg[63]\(32),
      I5 => \t_code[4]_i_2_n_0\,
      O => tx_xgmii_valid_code72_in
    );
\tx_xgmii_valid_code_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[0]_i_1_n_0\,
      Q => \tx_xgmii_valid_code_reg_n_0_[0]\,
      R => '0'
    );
\tx_xgmii_valid_code_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[1]_i_1_n_0\,
      Q => \tx_xgmii_valid_code_reg_n_0_[1]\,
      R => '0'
    );
\tx_xgmii_valid_code_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[2]_i_1_n_0\,
      Q => \tx_xgmii_valid_code_reg_n_0_[2]\,
      R => '0'
    );
\tx_xgmii_valid_code_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[3]_i_1_n_0\,
      Q => \tx_xgmii_valid_code_reg_n_0_[3]\,
      R => '0'
    );
\tx_xgmii_valid_code_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[4]_i_1_n_0\,
      Q => \tx_xgmii_valid_code_reg_n_0_[4]\,
      R => '0'
    );
\tx_xgmii_valid_code_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[5]_i_1_n_0\,
      Q => \tx_xgmii_valid_code_reg_n_0_[5]\,
      R => '0'
    );
\tx_xgmii_valid_code_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[6]_i_1_n_0\,
      Q => \tx_xgmii_valid_code_reg_n_0_[6]\,
      R => '0'
    );
\tx_xgmii_valid_code_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \tx_xgmii_valid_code[7]_i_1_n_0\,
      Q => p_5_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_pcs_fsm is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_66_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rd_data_reg[61]\ : out STD_LOGIC_VECTOR ( 64 downto 0 );
    \tx_encoded_data_reg[65]\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    next_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_pcs_fsm : entity is "ten_gig_eth_pcs_pma_v6_0_3_tx_pcs_fsm";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_pcs_fsm;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_pcs_fsm is
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \out\ : signal is "yes";
  signal tx_66_enc_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \tx_66_enc_out[63]_i_2_n_0\ : STD_LOGIC;
  signal \tx_66_enc_out[65]_i_2_n_0\ : STD_LOGIC;
  signal tx_66_enc_out_t : STD_LOGIC_VECTOR ( 65 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute KEEP of \FSM_sequential_state_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tx_66_enc_out[0]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \tx_66_enc_out[10]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \tx_66_enc_out[11]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \tx_66_enc_out[12]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \tx_66_enc_out[13]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \tx_66_enc_out[14]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \tx_66_enc_out[15]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \tx_66_enc_out[16]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \tx_66_enc_out[17]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \tx_66_enc_out[18]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \tx_66_enc_out[19]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \tx_66_enc_out[1]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \tx_66_enc_out[20]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \tx_66_enc_out[21]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \tx_66_enc_out[22]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \tx_66_enc_out[23]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \tx_66_enc_out[24]_i_1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \tx_66_enc_out[25]_i_1\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \tx_66_enc_out[26]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \tx_66_enc_out[27]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \tx_66_enc_out[28]_i_1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \tx_66_enc_out[29]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \tx_66_enc_out[30]_i_1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \tx_66_enc_out[31]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \tx_66_enc_out[32]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \tx_66_enc_out[33]_i_1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \tx_66_enc_out[34]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \tx_66_enc_out[35]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \tx_66_enc_out[36]_i_1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \tx_66_enc_out[37]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \tx_66_enc_out[38]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \tx_66_enc_out[39]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \tx_66_enc_out[40]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \tx_66_enc_out[41]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \tx_66_enc_out[42]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \tx_66_enc_out[43]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \tx_66_enc_out[44]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \tx_66_enc_out[45]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \tx_66_enc_out[46]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \tx_66_enc_out[47]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \tx_66_enc_out[48]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \tx_66_enc_out[49]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \tx_66_enc_out[4]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \tx_66_enc_out[50]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \tx_66_enc_out[51]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \tx_66_enc_out[52]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \tx_66_enc_out[53]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \tx_66_enc_out[54]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \tx_66_enc_out[55]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \tx_66_enc_out[56]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \tx_66_enc_out[57]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \tx_66_enc_out[59]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \tx_66_enc_out[5]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \tx_66_enc_out[60]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \tx_66_enc_out[61]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \tx_66_enc_out[62]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \tx_66_enc_out[63]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \tx_66_enc_out[64]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \tx_66_enc_out[65]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \tx_66_enc_out[6]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \tx_66_enc_out[7]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \tx_66_enc_out[9]_i_1\ : label is "soft_lutpair436";
begin
  \out\(2 downto 0) <= \^out\(2 downto 0);
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(0),
      Q => \^out\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(1),
      Q => \^out\(1),
      R => SR(0)
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(2),
      Q => \^out\(2),
      R => SR(0)
    );
asynch_fifo_i_i_65: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_66_enc_fsm(1),
      I1 => \q_reg[3]\(0),
      O => tx_66_fifo(0)
    );
\tx_66_enc_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => next_state(0),
      I1 => \tx_encoded_data_reg[65]\(0),
      I2 => \tx_66_enc_out[63]_i_2_n_0\,
      O => tx_66_enc_out_t(0)
    );
\tx_66_enc_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(10),
      I2 => next_state(0),
      O => tx_66_enc_out_t(10)
    );
\tx_66_enc_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(11),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(11)
    );
\tx_66_enc_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(12),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(12)
    );
\tx_66_enc_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(13),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(13)
    );
\tx_66_enc_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(14),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(14)
    );
\tx_66_enc_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(15),
      I2 => next_state(0),
      O => tx_66_enc_out_t(15)
    );
\tx_66_enc_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(16),
      I2 => next_state(0),
      O => tx_66_enc_out_t(16)
    );
\tx_66_enc_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(17),
      I2 => next_state(0),
      O => tx_66_enc_out_t(17)
    );
\tx_66_enc_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(18),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(18)
    );
\tx_66_enc_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(19),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(19)
    );
\tx_66_enc_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(1),
      I2 => next_state(0),
      O => tx_66_enc_out_t(1)
    );
\tx_66_enc_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(20),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(20)
    );
\tx_66_enc_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(21),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(21)
    );
\tx_66_enc_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(22),
      I2 => next_state(0),
      O => tx_66_enc_out_t(22)
    );
\tx_66_enc_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(23),
      I2 => next_state(0),
      O => tx_66_enc_out_t(23)
    );
\tx_66_enc_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(24),
      I2 => next_state(0),
      O => tx_66_enc_out_t(24)
    );
\tx_66_enc_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(25),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(25)
    );
\tx_66_enc_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => next_state(0),
      I1 => \tx_encoded_data_reg[65]\(26),
      I2 => \tx_66_enc_out[63]_i_2_n_0\,
      O => tx_66_enc_out_t(26)
    );
\tx_66_enc_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(27),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(27)
    );
\tx_66_enc_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(28),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(28)
    );
\tx_66_enc_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(29),
      I2 => next_state(0),
      O => tx_66_enc_out_t(29)
    );
\tx_66_enc_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0FFE0"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \tx_encoded_data_reg[65]\(2),
      I4 => next_state(0),
      O => tx_66_enc_out_t(2)
    );
\tx_66_enc_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(30),
      I2 => next_state(0),
      O => tx_66_enc_out_t(30)
    );
\tx_66_enc_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(31),
      I2 => next_state(0),
      O => tx_66_enc_out_t(31)
    );
\tx_66_enc_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(32),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(32)
    );
\tx_66_enc_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(33),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(33)
    );
\tx_66_enc_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(34),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(34)
    );
\tx_66_enc_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(35),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(35)
    );
\tx_66_enc_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(36),
      I2 => next_state(0),
      O => tx_66_enc_out_t(36)
    );
\tx_66_enc_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(37),
      I2 => next_state(0),
      O => tx_66_enc_out_t(37)
    );
\tx_66_enc_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(38),
      I2 => next_state(0),
      O => tx_66_enc_out_t(38)
    );
\tx_66_enc_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(39),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(39)
    );
\tx_66_enc_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(3),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(3)
    );
\tx_66_enc_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(40),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(40)
    );
\tx_66_enc_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(41),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(41)
    );
\tx_66_enc_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(42),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(42)
    );
\tx_66_enc_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(43),
      I2 => next_state(0),
      O => tx_66_enc_out_t(43)
    );
\tx_66_enc_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(44),
      I2 => next_state(0),
      O => tx_66_enc_out_t(44)
    );
\tx_66_enc_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(45),
      I2 => next_state(0),
      O => tx_66_enc_out_t(45)
    );
\tx_66_enc_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(46),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(46)
    );
\tx_66_enc_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(47),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(47)
    );
\tx_66_enc_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(48),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(48)
    );
\tx_66_enc_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(49),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(49)
    );
\tx_66_enc_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => next_state(0),
      I1 => \tx_encoded_data_reg[65]\(4),
      I2 => \tx_66_enc_out[63]_i_2_n_0\,
      O => tx_66_enc_out_t(4)
    );
\tx_66_enc_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(50),
      I2 => next_state(0),
      O => tx_66_enc_out_t(50)
    );
\tx_66_enc_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(51),
      I2 => next_state(0),
      O => tx_66_enc_out_t(51)
    );
\tx_66_enc_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(52),
      I2 => next_state(0),
      O => tx_66_enc_out_t(52)
    );
\tx_66_enc_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(53),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(53)
    );
\tx_66_enc_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(54),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(54)
    );
\tx_66_enc_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(55),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(55)
    );
\tx_66_enc_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(56),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(56)
    );
\tx_66_enc_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(57),
      I2 => next_state(0),
      O => tx_66_enc_out_t(57)
    );
\tx_66_enc_out[58]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0FFE0"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \tx_encoded_data_reg[65]\(58),
      I4 => next_state(0),
      O => tx_66_enc_out_t(58)
    );
\tx_66_enc_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(59),
      I2 => next_state(0),
      O => tx_66_enc_out_t(59)
    );
\tx_66_enc_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(5),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(5)
    );
\tx_66_enc_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(60),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(60)
    );
\tx_66_enc_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(61),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(61)
    );
\tx_66_enc_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(62),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(62)
    );
\tx_66_enc_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => \tx_encoded_data_reg[65]\(63),
      I1 => \tx_66_enc_out[63]_i_2_n_0\,
      I2 => next_state(0),
      O => tx_66_enc_out_t(63)
    );
\tx_66_enc_out[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022003200111111"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^out\(2),
      I4 => \^out\(1),
      I5 => \^out\(0),
      O => \tx_66_enc_out[63]_i_2_n_0\
    );
\tx_66_enc_out[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(64),
      I2 => next_state(0),
      O => tx_66_enc_out_t(64)
    );
\tx_66_enc_out[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(65),
      I2 => next_state(0),
      O => tx_66_enc_out_t(65)
    );
\tx_66_enc_out[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCDFFEEEEEE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \^out\(2),
      I4 => \^out\(1),
      I5 => \^out\(0),
      O => \tx_66_enc_out[65]_i_2_n_0\
    );
\tx_66_enc_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => next_state(0),
      I1 => \tx_encoded_data_reg[65]\(6),
      I2 => \tx_66_enc_out[63]_i_2_n_0\,
      O => tx_66_enc_out_t(6)
    );
\tx_66_enc_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(7),
      I2 => next_state(0),
      O => tx_66_enc_out_t(7)
    );
\tx_66_enc_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0FFE0"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      I2 => \^out\(2),
      I3 => \tx_encoded_data_reg[65]\(8),
      I4 => next_state(0),
      O => tx_66_enc_out_t(8)
    );
\tx_66_enc_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tx_66_enc_out[65]_i_2_n_0\,
      I1 => \tx_encoded_data_reg[65]\(9),
      I2 => next_state(0),
      O => tx_66_enc_out_t(9)
    );
\tx_66_enc_out_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(0),
      Q => \rd_data_reg[61]\(0),
      S => SR(0)
    );
\tx_66_enc_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(10),
      Q => \rd_data_reg[61]\(9),
      R => SR(0)
    );
\tx_66_enc_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(11),
      Q => \rd_data_reg[61]\(10),
      R => SR(0)
    );
\tx_66_enc_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(12),
      Q => \rd_data_reg[61]\(11),
      R => SR(0)
    );
\tx_66_enc_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(13),
      Q => \rd_data_reg[61]\(12),
      R => SR(0)
    );
\tx_66_enc_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(14),
      Q => \rd_data_reg[61]\(13),
      R => SR(0)
    );
\tx_66_enc_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(15),
      Q => \rd_data_reg[61]\(14),
      R => SR(0)
    );
\tx_66_enc_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(16),
      Q => \rd_data_reg[61]\(15),
      R => SR(0)
    );
\tx_66_enc_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(17),
      Q => \rd_data_reg[61]\(16),
      R => SR(0)
    );
\tx_66_enc_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(18),
      Q => \rd_data_reg[61]\(17),
      R => SR(0)
    );
\tx_66_enc_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(19),
      Q => \rd_data_reg[61]\(18),
      R => SR(0)
    );
\tx_66_enc_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(1),
      Q => tx_66_enc_fsm(1),
      R => SR(0)
    );
\tx_66_enc_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(20),
      Q => \rd_data_reg[61]\(19),
      R => SR(0)
    );
\tx_66_enc_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(21),
      Q => \rd_data_reg[61]\(20),
      R => SR(0)
    );
\tx_66_enc_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(22),
      Q => \rd_data_reg[61]\(21),
      R => SR(0)
    );
\tx_66_enc_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(23),
      Q => \rd_data_reg[61]\(22),
      R => SR(0)
    );
\tx_66_enc_out_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(24),
      Q => \rd_data_reg[61]\(23),
      R => SR(0)
    );
\tx_66_enc_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(25),
      Q => \rd_data_reg[61]\(24),
      R => SR(0)
    );
\tx_66_enc_out_reg[26]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(26),
      Q => \rd_data_reg[61]\(25),
      S => SR(0)
    );
\tx_66_enc_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(27),
      Q => \rd_data_reg[61]\(26),
      R => SR(0)
    );
\tx_66_enc_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(28),
      Q => \rd_data_reg[61]\(27),
      R => SR(0)
    );
\tx_66_enc_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(29),
      Q => \rd_data_reg[61]\(28),
      R => SR(0)
    );
\tx_66_enc_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(2),
      Q => \rd_data_reg[61]\(1),
      S => SR(0)
    );
\tx_66_enc_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(30),
      Q => \rd_data_reg[61]\(29),
      R => SR(0)
    );
\tx_66_enc_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(31),
      Q => \rd_data_reg[61]\(30),
      R => SR(0)
    );
\tx_66_enc_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(32),
      Q => \rd_data_reg[61]\(31),
      R => SR(0)
    );
\tx_66_enc_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(33),
      Q => \rd_data_reg[61]\(32),
      R => SR(0)
    );
\tx_66_enc_out_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(34),
      Q => \rd_data_reg[61]\(33),
      R => SR(0)
    );
\tx_66_enc_out_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(35),
      Q => \rd_data_reg[61]\(34),
      R => SR(0)
    );
\tx_66_enc_out_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(36),
      Q => \rd_data_reg[61]\(35),
      R => SR(0)
    );
\tx_66_enc_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(37),
      Q => \rd_data_reg[61]\(36),
      R => SR(0)
    );
\tx_66_enc_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(38),
      Q => \rd_data_reg[61]\(37),
      R => SR(0)
    );
\tx_66_enc_out_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(39),
      Q => \rd_data_reg[61]\(38),
      R => SR(0)
    );
\tx_66_enc_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(3),
      Q => \rd_data_reg[61]\(2),
      R => SR(0)
    );
\tx_66_enc_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(40),
      Q => \rd_data_reg[61]\(39),
      R => SR(0)
    );
\tx_66_enc_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(41),
      Q => \rd_data_reg[61]\(40),
      R => SR(0)
    );
\tx_66_enc_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(42),
      Q => \rd_data_reg[61]\(41),
      R => SR(0)
    );
\tx_66_enc_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(43),
      Q => \rd_data_reg[61]\(42),
      R => SR(0)
    );
\tx_66_enc_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(44),
      Q => \rd_data_reg[61]\(43),
      R => SR(0)
    );
\tx_66_enc_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(45),
      Q => \rd_data_reg[61]\(44),
      R => SR(0)
    );
\tx_66_enc_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(46),
      Q => \rd_data_reg[61]\(45),
      R => SR(0)
    );
\tx_66_enc_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(47),
      Q => \rd_data_reg[61]\(46),
      R => SR(0)
    );
\tx_66_enc_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(48),
      Q => \rd_data_reg[61]\(47),
      R => SR(0)
    );
\tx_66_enc_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(49),
      Q => \rd_data_reg[61]\(48),
      R => SR(0)
    );
\tx_66_enc_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(4),
      Q => \rd_data_reg[61]\(3),
      S => SR(0)
    );
\tx_66_enc_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(50),
      Q => \rd_data_reg[61]\(49),
      R => SR(0)
    );
\tx_66_enc_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(51),
      Q => \rd_data_reg[61]\(50),
      R => SR(0)
    );
\tx_66_enc_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(52),
      Q => \rd_data_reg[61]\(51),
      R => SR(0)
    );
\tx_66_enc_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(53),
      Q => \rd_data_reg[61]\(52),
      R => SR(0)
    );
\tx_66_enc_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(54),
      Q => \rd_data_reg[61]\(53),
      R => SR(0)
    );
\tx_66_enc_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(55),
      Q => \rd_data_reg[61]\(54),
      R => SR(0)
    );
\tx_66_enc_out_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(56),
      Q => \rd_data_reg[61]\(55),
      R => SR(0)
    );
\tx_66_enc_out_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(57),
      Q => \rd_data_reg[61]\(56),
      R => SR(0)
    );
\tx_66_enc_out_reg[58]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(58),
      Q => \rd_data_reg[61]\(57),
      S => SR(0)
    );
\tx_66_enc_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(59),
      Q => \rd_data_reg[61]\(58),
      R => SR(0)
    );
\tx_66_enc_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(5),
      Q => \rd_data_reg[61]\(4),
      R => SR(0)
    );
\tx_66_enc_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(60),
      Q => \rd_data_reg[61]\(59),
      R => SR(0)
    );
\tx_66_enc_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(61),
      Q => \rd_data_reg[61]\(60),
      R => SR(0)
    );
\tx_66_enc_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(62),
      Q => \rd_data_reg[61]\(61),
      R => SR(0)
    );
\tx_66_enc_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(63),
      Q => \rd_data_reg[61]\(62),
      R => SR(0)
    );
\tx_66_enc_out_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(64),
      Q => \rd_data_reg[61]\(63),
      R => SR(0)
    );
\tx_66_enc_out_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(65),
      Q => \rd_data_reg[61]\(64),
      R => SR(0)
    );
\tx_66_enc_out_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(6),
      Q => \rd_data_reg[61]\(5),
      S => SR(0)
    );
\tx_66_enc_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(7),
      Q => \rd_data_reg[61]\(6),
      R => SR(0)
    );
\tx_66_enc_out_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(8),
      Q => \rd_data_reg[61]\(7),
      S => SR(0)
    );
\tx_66_enc_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => tx_66_enc_out_t(9),
      Q => \rd_data_reg[61]\(8),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_cable_pull_logic is
  port (
    cable_is_pulled : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    gt0_rxresetdone_i_reg_rxusrclk2 : in STD_LOGIC;
    \master_watchdog_reg[13]\ : in STD_LOGIC;
    \master_watchdog_reg[7]\ : in STD_LOGIC;
    \master_watchdog_reg[25]\ : in STD_LOGIC;
    \master_watchdog_reg[19]\ : in STD_LOGIC;
    \master_watchdog_reg[2]\ : in STD_LOGIC;
    signal_detect_coreclk : in STD_LOGIC;
    pma_resetout_reg_reg : in STD_LOGIC;
    reset_counter_done : in STD_LOGIC;
    gtrxreset_coreclk : in STD_LOGIC;
    pma_resetout_rising_rxusrclk2 : in STD_LOGIC;
    areset_rxusrclk2 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_cable_pull_logic : entity is "ten_gig_eth_pcs_pma_ip_cable_pull_logic";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_cable_pull_logic;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_cable_pull_logic is
  signal \^cable_is_pulled\ : STD_LOGIC;
  signal cable_pull_reset : STD_LOGIC;
  signal cable_pull_reset_i_2_n_0 : STD_LOGIC;
  signal cable_pull_reset_i_3_n_0 : STD_LOGIC;
  signal cable_pull_reset_i_4_n_0 : STD_LOGIC;
  signal cable_pull_reset_i_5_n_0 : STD_LOGIC;
  signal \cable_pull_reset_reg__0\ : STD_LOGIC;
  signal cable_pull_reset_reg_reg : STD_LOGIC;
  signal cable_pull_reset_rising : STD_LOGIC;
  signal \cable_pull_reset_rising_reg__0\ : STD_LOGIC;
  signal cable_pull_reset_rising_rxusrclk2 : STD_LOGIC;
  signal cable_pull_reset_rising_rxusrclk2_sync_i_n_1 : STD_LOGIC;
  signal cable_pull_reset_rising_rxusrclk2_sync_i_n_2 : STD_LOGIC;
  signal cable_pull_reset_sync_i_n_1 : STD_LOGIC;
  signal \cable_pull_watchdog[0]_i_4_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[0]_i_5_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[0]_i_6_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[0]_i_7_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[12]_i_2_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[12]_i_3_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[12]_i_4_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[12]_i_5_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[16]_i_2_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[16]_i_3_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[16]_i_4_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[16]_i_5_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[4]_i_2_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[4]_i_3_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[4]_i_4_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[4]_i_5_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[8]_i_2_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[8]_i_3_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[8]_i_4_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog[8]_i_5_n_0\ : STD_LOGIC;
  signal cable_pull_watchdog_event : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal cable_pull_watchdog_event0 : STD_LOGIC;
  signal cable_pull_watchdog_event1 : STD_LOGIC;
  signal \cable_pull_watchdog_event[0]_i_1_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog_event[1]_i_1_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog_event[1]_i_3_n_0\ : STD_LOGIC;
  signal cable_pull_watchdog_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \cable_pull_watchdog_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cable_pull_watchdog_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal cable_unpull_enable_i_1_n_0 : STD_LOGIC;
  signal cable_unpull_reset1 : STD_LOGIC;
  signal cable_unpull_reset_i_1_n_0 : STD_LOGIC;
  signal \cable_unpull_reset_reg__0\ : STD_LOGIC;
  signal cable_unpull_reset_reg_n_0 : STD_LOGIC;
  signal cable_unpull_reset_reg_reg : STD_LOGIC;
  signal cable_unpull_reset_rising : STD_LOGIC;
  signal \cable_unpull_reset_rising_reg__0\ : STD_LOGIC;
  signal cable_unpull_reset_rising_rxusrclk2 : STD_LOGIC;
  signal cable_unpull_reset_rising_rxusrclk2_sync_i_n_1 : STD_LOGIC;
  signal cable_unpull_reset_rising_rxusrclk2_sync_i_n_2 : STD_LOGIC;
  signal cable_unpull_reset_sync_i_n_1 : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_10_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_11_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_12_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_4_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_5_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_6_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_7_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_8_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[0]_i_9_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[12]_i_2_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[12]_i_3_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[12]_i_4_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[12]_i_5_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[16]_i_2_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[16]_i_3_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[16]_i_4_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[16]_i_5_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[4]_i_2_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[4]_i_3_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[4]_i_4_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[4]_i_5_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[8]_i_2_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[8]_i_3_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[8]_i_4_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog[8]_i_5_n_0\ : STD_LOGIC;
  signal cable_unpull_watchdog_event : STD_LOGIC;
  signal \cable_unpull_watchdog_event[10]_i_4_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[0]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[1]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[2]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[3]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[4]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[5]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[6]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[7]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[8]\ : STD_LOGIC;
  signal \cable_unpull_watchdog_event_reg_n_0_[9]\ : STD_LOGIC;
  signal cable_unpull_watchdog_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \cable_unpull_watchdog_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \cable_unpull_watchdog_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal gearboxslipignore : STD_LOGIC;
  signal gearboxslipignore_i_1_n_0 : STD_LOGIC;
  signal gearboxslipignorecount0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gearboxslipignorecount[1]_i_1_n_0\ : STD_LOGIC;
  signal \gearboxslipignorecount[2]_i_1_n_0\ : STD_LOGIC;
  signal \gearboxslipignorecount[3]_i_1_n_0\ : STD_LOGIC;
  signal \gearboxslipignorecount[3]_i_2_n_0\ : STD_LOGIC;
  signal \gearboxslipignorecount_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gthe2_i_i_4_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal rx_sample : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_sample[3]_i_1_n_0\ : STD_LOGIC;
  signal rx_sample_prev : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_cable_pull_watchdog_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_cable_unpull_watchdog_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cable_pull_watchdog_event[0]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \cable_pull_watchdog_event[1]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \cable_unpull_watchdog_event[3]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \cable_unpull_watchdog_event[4]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \cable_unpull_watchdog_event[8]_i_1\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \cable_unpull_watchdog_event[9]_i_1\ : label is "soft_lutpair440";
begin
  cable_is_pulled <= \^cable_is_pulled\;
cable_pull_reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => cable_pull_watchdog_reg(2),
      I1 => cable_pull_watchdog_reg(1),
      I2 => cable_pull_watchdog_reg(0),
      I3 => cable_pull_watchdog_reg(3),
      I4 => cable_pull_watchdog_reg(4),
      I5 => cable_pull_reset_i_4_n_0,
      O => cable_pull_reset_i_2_n_0
    );
cable_pull_reset_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => cable_pull_watchdog_reg(17),
      I1 => cable_pull_watchdog_reg(16),
      I2 => cable_pull_watchdog_reg(15),
      I3 => cable_pull_watchdog_reg(19),
      I4 => cable_pull_watchdog_reg(18),
      I5 => cable_pull_reset_i_5_n_0,
      O => cable_pull_reset_i_3_n_0
    );
cable_pull_reset_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => cable_pull_watchdog_reg(9),
      I1 => cable_pull_watchdog_reg(8),
      I2 => cable_pull_watchdog_reg(5),
      I3 => cable_pull_watchdog_reg(6),
      I4 => cable_pull_watchdog_reg(7),
      O => cable_pull_reset_i_4_n_0
    );
cable_pull_reset_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => cable_pull_watchdog_reg(12),
      I1 => cable_pull_watchdog_reg(10),
      I2 => cable_pull_watchdog_reg(11),
      I3 => cable_pull_watchdog_reg(14),
      I4 => cable_pull_watchdog_reg(13),
      O => cable_pull_reset_i_5_n_0
    );
cable_pull_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cable_pull_reset_rising_rxusrclk2_sync_i_n_2,
      Q => cable_pull_reset,
      R => '0'
    );
cable_pull_reset_reg_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \cable_pull_reset_reg__0\,
      Q => cable_pull_reset_reg_reg,
      R => '0'
    );
cable_pull_reset_rising_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => cable_pull_reset_sync_i_n_1,
      Q => cable_pull_reset_rising,
      R => '0'
    );
cable_pull_reset_rising_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => cable_pull_reset_rising,
      Q => \cable_pull_reset_rising_reg__0\,
      R => '0'
    );
cable_pull_reset_rising_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_16
     port map (
      AS(0) => cable_pull_reset_rising,
      CLK => CLK,
      cable_pull_reset => cable_pull_reset,
      cable_pull_reset_reg => cable_pull_reset_rising_rxusrclk2_sync_i_n_2,
      cable_pull_reset_rising_rxusrclk2 => cable_pull_reset_rising_rxusrclk2,
      cable_pull_watchdog_event(1 downto 0) => cable_pull_watchdog_event(1 downto 0),
      \cable_pull_watchdog_reg[0]\ => cable_pull_reset_rising_rxusrclk2_sync_i_n_1,
      \cable_pull_watchdog_reg[17]\ => cable_pull_reset_i_3_n_0,
      \cable_pull_watchdog_reg[2]\ => cable_pull_reset_i_2_n_0,
      cable_unpull_enable_reg => \^cable_is_pulled\,
      gt0_rxresetdone_i_reg_rxusrclk2 => gt0_rxresetdone_i_reg_rxusrclk2
    );
cable_pull_reset_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_17
     port map (
      cable_pull_reset => cable_pull_reset,
      cable_pull_reset_reg => \cable_pull_reset_reg__0\,
      cable_pull_reset_reg_reg => cable_pull_reset_reg_reg,
      cable_pull_reset_rising_reg => cable_pull_reset_sync_i_n_1,
      coreclk => coreclk
    );
\cable_pull_watchdog[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => gt0_rxresetdone_i_reg_rxusrclk2,
      I1 => \^cable_is_pulled\,
      I2 => cable_pull_reset,
      O => cable_pull_watchdog_event0
    );
\cable_pull_watchdog[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(3),
      O => \cable_pull_watchdog[0]_i_4_n_0\
    );
\cable_pull_watchdog[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(2),
      O => \cable_pull_watchdog[0]_i_5_n_0\
    );
\cable_pull_watchdog[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(1),
      O => \cable_pull_watchdog[0]_i_6_n_0\
    );
\cable_pull_watchdog[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(0),
      O => \cable_pull_watchdog[0]_i_7_n_0\
    );
\cable_pull_watchdog[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(15),
      O => \cable_pull_watchdog[12]_i_2_n_0\
    );
\cable_pull_watchdog[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(14),
      O => \cable_pull_watchdog[12]_i_3_n_0\
    );
\cable_pull_watchdog[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(13),
      O => \cable_pull_watchdog[12]_i_4_n_0\
    );
\cable_pull_watchdog[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(12),
      O => \cable_pull_watchdog[12]_i_5_n_0\
    );
\cable_pull_watchdog[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(19),
      O => \cable_pull_watchdog[16]_i_2_n_0\
    );
\cable_pull_watchdog[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(18),
      O => \cable_pull_watchdog[16]_i_3_n_0\
    );
\cable_pull_watchdog[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(17),
      O => \cable_pull_watchdog[16]_i_4_n_0\
    );
\cable_pull_watchdog[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(16),
      O => \cable_pull_watchdog[16]_i_5_n_0\
    );
\cable_pull_watchdog[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(7),
      O => \cable_pull_watchdog[4]_i_2_n_0\
    );
\cable_pull_watchdog[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(6),
      O => \cable_pull_watchdog[4]_i_3_n_0\
    );
\cable_pull_watchdog[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(5),
      O => \cable_pull_watchdog[4]_i_4_n_0\
    );
\cable_pull_watchdog[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(4),
      O => \cable_pull_watchdog[4]_i_5_n_0\
    );
\cable_pull_watchdog[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(11),
      O => \cable_pull_watchdog[8]_i_2_n_0\
    );
\cable_pull_watchdog[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(10),
      O => \cable_pull_watchdog[8]_i_3_n_0\
    );
\cable_pull_watchdog[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(9),
      O => \cable_pull_watchdog[8]_i_4_n_0\
    );
\cable_pull_watchdog[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_pull_watchdog_reg(8),
      O => \cable_pull_watchdog[8]_i_5_n_0\
    );
\cable_pull_watchdog_event[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002262"
    )
        port map (
      I0 => cable_pull_watchdog_event(0),
      I1 => cable_pull_watchdog_event0,
      I2 => cable_pull_watchdog_event1,
      I3 => cable_pull_watchdog_event(1),
      I4 => cable_pull_reset_rising_rxusrclk2,
      O => \cable_pull_watchdog_event[0]_i_1_n_0\
    );
\cable_pull_watchdog_event[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006222"
    )
        port map (
      I0 => cable_pull_watchdog_event(1),
      I1 => cable_pull_watchdog_event0,
      I2 => cable_pull_watchdog_event1,
      I3 => cable_pull_watchdog_event(0),
      I4 => cable_pull_reset_rising_rxusrclk2,
      O => \cable_pull_watchdog_event[1]_i_1_n_0\
    );
\cable_pull_watchdog_event[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F06E0F0EFF6EFF6"
    )
        port map (
      I0 => rx_sample(0),
      I1 => rx_sample(2),
      I2 => rx_sample(3),
      I3 => rx_sample(1),
      I4 => rx_sample_prev(3),
      I5 => \cable_pull_watchdog_event[1]_i_3_n_0\,
      O => cable_pull_watchdog_event1
    );
\cable_pull_watchdog_event[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rx_sample(0),
      I1 => rx_sample_prev(0),
      I2 => rx_sample_prev(2),
      I3 => rx_sample(2),
      I4 => rx_sample_prev(1),
      I5 => rx_sample(1),
      O => \cable_pull_watchdog_event[1]_i_3_n_0\
    );
\cable_pull_watchdog_event_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cable_pull_watchdog_event[0]_i_1_n_0\,
      Q => cable_pull_watchdog_event(0),
      R => '0'
    );
\cable_pull_watchdog_event_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \cable_pull_watchdog_event[1]_i_1_n_0\,
      Q => cable_pull_watchdog_event(1),
      R => '0'
    );
\cable_pull_watchdog_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[0]_i_3_n_7\,
      Q => cable_pull_watchdog_reg(0),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cable_pull_watchdog_reg[0]_i_3_n_0\,
      CO(2) => \cable_pull_watchdog_reg[0]_i_3_n_1\,
      CO(1) => \cable_pull_watchdog_reg[0]_i_3_n_2\,
      CO(0) => \cable_pull_watchdog_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_pull_watchdog_reg[0]_i_3_n_4\,
      O(2) => \cable_pull_watchdog_reg[0]_i_3_n_5\,
      O(1) => \cable_pull_watchdog_reg[0]_i_3_n_6\,
      O(0) => \cable_pull_watchdog_reg[0]_i_3_n_7\,
      S(3) => \cable_pull_watchdog[0]_i_4_n_0\,
      S(2) => \cable_pull_watchdog[0]_i_5_n_0\,
      S(1) => \cable_pull_watchdog[0]_i_6_n_0\,
      S(0) => \cable_pull_watchdog[0]_i_7_n_0\
    );
\cable_pull_watchdog_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[8]_i_1_n_5\,
      Q => cable_pull_watchdog_reg(10),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[8]_i_1_n_4\,
      Q => cable_pull_watchdog_reg(11),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[12]_i_1_n_7\,
      Q => cable_pull_watchdog_reg(12),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_pull_watchdog_reg[8]_i_1_n_0\,
      CO(3) => \cable_pull_watchdog_reg[12]_i_1_n_0\,
      CO(2) => \cable_pull_watchdog_reg[12]_i_1_n_1\,
      CO(1) => \cable_pull_watchdog_reg[12]_i_1_n_2\,
      CO(0) => \cable_pull_watchdog_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_pull_watchdog_reg[12]_i_1_n_4\,
      O(2) => \cable_pull_watchdog_reg[12]_i_1_n_5\,
      O(1) => \cable_pull_watchdog_reg[12]_i_1_n_6\,
      O(0) => \cable_pull_watchdog_reg[12]_i_1_n_7\,
      S(3) => \cable_pull_watchdog[12]_i_2_n_0\,
      S(2) => \cable_pull_watchdog[12]_i_3_n_0\,
      S(1) => \cable_pull_watchdog[12]_i_4_n_0\,
      S(0) => \cable_pull_watchdog[12]_i_5_n_0\
    );
\cable_pull_watchdog_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[12]_i_1_n_6\,
      Q => cable_pull_watchdog_reg(13),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[12]_i_1_n_5\,
      Q => cable_pull_watchdog_reg(14),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[12]_i_1_n_4\,
      Q => cable_pull_watchdog_reg(15),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[16]_i_1_n_7\,
      Q => cable_pull_watchdog_reg(16),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_pull_watchdog_reg[12]_i_1_n_0\,
      CO(3) => \NLW_cable_pull_watchdog_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cable_pull_watchdog_reg[16]_i_1_n_1\,
      CO(1) => \cable_pull_watchdog_reg[16]_i_1_n_2\,
      CO(0) => \cable_pull_watchdog_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \cable_pull_watchdog_reg[16]_i_1_n_4\,
      O(2) => \cable_pull_watchdog_reg[16]_i_1_n_5\,
      O(1) => \cable_pull_watchdog_reg[16]_i_1_n_6\,
      O(0) => \cable_pull_watchdog_reg[16]_i_1_n_7\,
      S(3) => \cable_pull_watchdog[16]_i_2_n_0\,
      S(2) => \cable_pull_watchdog[16]_i_3_n_0\,
      S(1) => \cable_pull_watchdog[16]_i_4_n_0\,
      S(0) => \cable_pull_watchdog[16]_i_5_n_0\
    );
\cable_pull_watchdog_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[16]_i_1_n_6\,
      Q => cable_pull_watchdog_reg(17),
      S => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[16]_i_1_n_5\,
      Q => cable_pull_watchdog_reg(18),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[16]_i_1_n_4\,
      Q => cable_pull_watchdog_reg(19),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[0]_i_3_n_6\,
      Q => cable_pull_watchdog_reg(1),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[0]_i_3_n_5\,
      Q => cable_pull_watchdog_reg(2),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[0]_i_3_n_4\,
      Q => cable_pull_watchdog_reg(3),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[4]_i_1_n_7\,
      Q => cable_pull_watchdog_reg(4),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_pull_watchdog_reg[0]_i_3_n_0\,
      CO(3) => \cable_pull_watchdog_reg[4]_i_1_n_0\,
      CO(2) => \cable_pull_watchdog_reg[4]_i_1_n_1\,
      CO(1) => \cable_pull_watchdog_reg[4]_i_1_n_2\,
      CO(0) => \cable_pull_watchdog_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_pull_watchdog_reg[4]_i_1_n_4\,
      O(2) => \cable_pull_watchdog_reg[4]_i_1_n_5\,
      O(1) => \cable_pull_watchdog_reg[4]_i_1_n_6\,
      O(0) => \cable_pull_watchdog_reg[4]_i_1_n_7\,
      S(3) => \cable_pull_watchdog[4]_i_2_n_0\,
      S(2) => \cable_pull_watchdog[4]_i_3_n_0\,
      S(1) => \cable_pull_watchdog[4]_i_4_n_0\,
      S(0) => \cable_pull_watchdog[4]_i_5_n_0\
    );
\cable_pull_watchdog_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[4]_i_1_n_6\,
      Q => cable_pull_watchdog_reg(5),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[4]_i_1_n_5\,
      Q => cable_pull_watchdog_reg(6),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[4]_i_1_n_4\,
      Q => cable_pull_watchdog_reg(7),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[8]_i_1_n_7\,
      Q => cable_pull_watchdog_reg(8),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_pull_watchdog_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_pull_watchdog_reg[4]_i_1_n_0\,
      CO(3) => \cable_pull_watchdog_reg[8]_i_1_n_0\,
      CO(2) => \cable_pull_watchdog_reg[8]_i_1_n_1\,
      CO(1) => \cable_pull_watchdog_reg[8]_i_1_n_2\,
      CO(0) => \cable_pull_watchdog_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_pull_watchdog_reg[8]_i_1_n_4\,
      O(2) => \cable_pull_watchdog_reg[8]_i_1_n_5\,
      O(1) => \cable_pull_watchdog_reg[8]_i_1_n_6\,
      O(0) => \cable_pull_watchdog_reg[8]_i_1_n_7\,
      S(3) => \cable_pull_watchdog[8]_i_2_n_0\,
      S(2) => \cable_pull_watchdog[8]_i_3_n_0\,
      S(1) => \cable_pull_watchdog[8]_i_4_n_0\,
      S(0) => \cable_pull_watchdog[8]_i_5_n_0\
    );
\cable_pull_watchdog_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_pull_watchdog_event0,
      D => \cable_pull_watchdog_reg[8]_i_1_n_6\,
      Q => cable_pull_watchdog_reg(9),
      R => cable_pull_reset_rising_rxusrclk2_sync_i_n_1
    );
cable_unpull_enable_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
        port map (
      I0 => \^cable_is_pulled\,
      I1 => cable_unpull_reset_reg_n_0,
      I2 => cable_pull_reset,
      I3 => pma_resetout_rising_rxusrclk2,
      I4 => areset_rxusrclk2,
      O => cable_unpull_enable_i_1_n_0
    );
cable_unpull_enable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cable_unpull_enable_i_1_n_0,
      Q => \^cable_is_pulled\,
      R => '0'
    );
cable_unpull_reset_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000ECCC"
    )
        port map (
      I0 => p_1_in,
      I1 => cable_unpull_reset_reg_n_0,
      I2 => \^cable_is_pulled\,
      I3 => gt0_rxresetdone_i_reg_rxusrclk2,
      I4 => cable_unpull_reset_rising_rxusrclk2,
      O => cable_unpull_reset_i_1_n_0
    );
cable_unpull_reset_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => cable_unpull_reset_i_1_n_0,
      Q => cable_unpull_reset_reg_n_0,
      R => '0'
    );
cable_unpull_reset_reg_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \cable_unpull_reset_reg__0\,
      Q => cable_unpull_reset_reg_reg,
      R => '0'
    );
cable_unpull_reset_rising_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => cable_unpull_reset_sync_i_n_1,
      Q => cable_unpull_reset_rising,
      R => '0'
    );
cable_unpull_reset_rising_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => cable_unpull_reset_rising,
      Q => \cable_unpull_reset_rising_reg__0\,
      R => '0'
    );
cable_unpull_reset_rising_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_18
     port map (
      AS(0) => cable_unpull_reset_rising,
      CLK => CLK,
      Q(0) => p_1_in,
      SR(0) => cable_unpull_reset_rising_rxusrclk2_sync_i_n_2,
      cable_unpull_enable_reg => \^cable_is_pulled\,
      cable_unpull_reset_reg => cable_unpull_reset_reg_n_0,
      cable_unpull_reset_rising_rxusrclk2 => cable_unpull_reset_rising_rxusrclk2,
      \cable_unpull_watchdog_reg[0]\ => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1,
      \cable_unpull_watchdog_reg[12]\ => \cable_unpull_watchdog[0]_i_4_n_0\,
      gt0_rxresetdone_i_reg_rxusrclk2 => gt0_rxresetdone_i_reg_rxusrclk2
    );
cable_unpull_reset_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_19
     port map (
      cable_unpull_reset_reg => \cable_unpull_reset_reg__0\,
      cable_unpull_reset_reg_0 => cable_unpull_reset_reg_n_0,
      cable_unpull_reset_reg_reg => cable_unpull_reset_reg_reg,
      cable_unpull_reset_rising_reg => cable_unpull_reset_sync_i_n_1,
      coreclk => coreclk
    );
\cable_unpull_watchdog[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(18),
      I1 => cable_unpull_watchdog_reg(19),
      I2 => cable_unpull_watchdog_reg(15),
      I3 => cable_unpull_watchdog_reg(16),
      I4 => cable_unpull_watchdog_reg(17),
      O => \cable_unpull_watchdog[0]_i_10_n_0\
    );
\cable_unpull_watchdog[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(9),
      I1 => cable_unpull_watchdog_reg(8),
      I2 => cable_unpull_watchdog_reg(5),
      I3 => cable_unpull_watchdog_reg(6),
      I4 => cable_unpull_watchdog_reg(7),
      O => \cable_unpull_watchdog[0]_i_11_n_0\
    );
\cable_unpull_watchdog[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(4),
      I1 => cable_unpull_watchdog_reg(3),
      I2 => cable_unpull_watchdog_reg(0),
      I3 => cable_unpull_watchdog_reg(1),
      I4 => cable_unpull_watchdog_reg(2),
      O => \cable_unpull_watchdog[0]_i_12_n_0\
    );
\cable_unpull_watchdog[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cable_unpull_reset_reg_n_0,
      I1 => \^cable_is_pulled\,
      I2 => gt0_rxresetdone_i_reg_rxusrclk2,
      O => cable_unpull_reset1
    );
\cable_unpull_watchdog[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \cable_unpull_watchdog[0]_i_9_n_0\,
      I1 => \cable_unpull_watchdog[0]_i_10_n_0\,
      I2 => \cable_unpull_watchdog[0]_i_11_n_0\,
      I3 => \cable_unpull_watchdog[0]_i_12_n_0\,
      O => \cable_unpull_watchdog[0]_i_4_n_0\
    );
\cable_unpull_watchdog[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(3),
      O => \cable_unpull_watchdog[0]_i_5_n_0\
    );
\cable_unpull_watchdog[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(2),
      O => \cable_unpull_watchdog[0]_i_6_n_0\
    );
\cable_unpull_watchdog[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(1),
      O => \cable_unpull_watchdog[0]_i_7_n_0\
    );
\cable_unpull_watchdog[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(0),
      O => \cable_unpull_watchdog[0]_i_8_n_0\
    );
\cable_unpull_watchdog[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(12),
      I1 => cable_unpull_watchdog_reg(10),
      I2 => cable_unpull_watchdog_reg(11),
      I3 => cable_unpull_watchdog_reg(14),
      I4 => cable_unpull_watchdog_reg(13),
      O => \cable_unpull_watchdog[0]_i_9_n_0\
    );
\cable_unpull_watchdog[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(15),
      O => \cable_unpull_watchdog[12]_i_2_n_0\
    );
\cable_unpull_watchdog[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(14),
      O => \cable_unpull_watchdog[12]_i_3_n_0\
    );
\cable_unpull_watchdog[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(13),
      O => \cable_unpull_watchdog[12]_i_4_n_0\
    );
\cable_unpull_watchdog[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(12),
      O => \cable_unpull_watchdog[12]_i_5_n_0\
    );
\cable_unpull_watchdog[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(19),
      O => \cable_unpull_watchdog[16]_i_2_n_0\
    );
\cable_unpull_watchdog[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(18),
      O => \cable_unpull_watchdog[16]_i_3_n_0\
    );
\cable_unpull_watchdog[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(17),
      O => \cable_unpull_watchdog[16]_i_4_n_0\
    );
\cable_unpull_watchdog[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(16),
      O => \cable_unpull_watchdog[16]_i_5_n_0\
    );
\cable_unpull_watchdog[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(7),
      O => \cable_unpull_watchdog[4]_i_2_n_0\
    );
\cable_unpull_watchdog[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(6),
      O => \cable_unpull_watchdog[4]_i_3_n_0\
    );
\cable_unpull_watchdog[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(5),
      O => \cable_unpull_watchdog[4]_i_4_n_0\
    );
\cable_unpull_watchdog[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(4),
      O => \cable_unpull_watchdog[4]_i_5_n_0\
    );
\cable_unpull_watchdog[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(11),
      O => \cable_unpull_watchdog[8]_i_2_n_0\
    );
\cable_unpull_watchdog[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(10),
      O => \cable_unpull_watchdog[8]_i_3_n_0\
    );
\cable_unpull_watchdog[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(9),
      O => \cable_unpull_watchdog[8]_i_4_n_0\
    );
\cable_unpull_watchdog[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cable_unpull_watchdog_reg(8),
      O => \cable_unpull_watchdog[8]_i_5_n_0\
    );
\cable_unpull_watchdog_event[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\cable_unpull_watchdog_event[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => gt0_rxresetdone_i_reg_rxusrclk2,
      I1 => \^cable_is_pulled\,
      I2 => cable_unpull_reset_reg_n_0,
      I3 => cable_pull_watchdog_event1,
      O => cable_unpull_watchdog_event
    );
\cable_unpull_watchdog_event[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[8]\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[6]\,
      I2 => \cable_unpull_watchdog_event[10]_i_4_n_0\,
      I3 => \cable_unpull_watchdog_event_reg_n_0_[7]\,
      I4 => \cable_unpull_watchdog_event_reg_n_0_[9]\,
      I5 => p_1_in,
      O => p_0_in(10)
    );
\cable_unpull_watchdog_event[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[5]\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[3]\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[1]\,
      I3 => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      I4 => \cable_unpull_watchdog_event_reg_n_0_[2]\,
      I5 => \cable_unpull_watchdog_event_reg_n_0_[4]\,
      O => \cable_unpull_watchdog_event[10]_i_4_n_0\
    );
\cable_unpull_watchdog_event[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[1]\,
      O => p_0_in(1)
    );
\cable_unpull_watchdog_event[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[1]\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[2]\,
      O => p_0_in(2)
    );
\cable_unpull_watchdog_event[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[1]\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[2]\,
      I3 => \cable_unpull_watchdog_event_reg_n_0_[3]\,
      O => p_0_in(3)
    );
\cable_unpull_watchdog_event[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[2]\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[1]\,
      I3 => \cable_unpull_watchdog_event_reg_n_0_[3]\,
      I4 => \cable_unpull_watchdog_event_reg_n_0_[4]\,
      O => p_0_in(4)
    );
\cable_unpull_watchdog_event[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[3]\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[1]\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      I3 => \cable_unpull_watchdog_event_reg_n_0_[2]\,
      I4 => \cable_unpull_watchdog_event_reg_n_0_[4]\,
      I5 => \cable_unpull_watchdog_event_reg_n_0_[5]\,
      O => p_0_in(5)
    );
\cable_unpull_watchdog_event[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \cable_unpull_watchdog_event[10]_i_4_n_0\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[6]\,
      O => p_0_in(6)
    );
\cable_unpull_watchdog_event[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \cable_unpull_watchdog_event[10]_i_4_n_0\,
      I1 => \cable_unpull_watchdog_event_reg_n_0_[6]\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[7]\,
      O => p_0_in(7)
    );
\cable_unpull_watchdog_event[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[6]\,
      I1 => \cable_unpull_watchdog_event[10]_i_4_n_0\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[7]\,
      I3 => \cable_unpull_watchdog_event_reg_n_0_[8]\,
      O => p_0_in(8)
    );
\cable_unpull_watchdog_event[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \cable_unpull_watchdog_event_reg_n_0_[7]\,
      I1 => \cable_unpull_watchdog_event[10]_i_4_n_0\,
      I2 => \cable_unpull_watchdog_event_reg_n_0_[6]\,
      I3 => \cable_unpull_watchdog_event_reg_n_0_[8]\,
      I4 => \cable_unpull_watchdog_event_reg_n_0_[9]\,
      O => p_0_in(9)
    );
\cable_unpull_watchdog_event_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(0),
      Q => \cable_unpull_watchdog_event_reg_n_0_[0]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_2
    );
\cable_unpull_watchdog_event_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(10),
      Q => p_1_in,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_2
    );
\cable_unpull_watchdog_event_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(1),
      Q => \cable_unpull_watchdog_event_reg_n_0_[1]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_2
    );
\cable_unpull_watchdog_event_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(2),
      Q => \cable_unpull_watchdog_event_reg_n_0_[2]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_2
    );
\cable_unpull_watchdog_event_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(3),
      Q => \cable_unpull_watchdog_event_reg_n_0_[3]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_2
    );
\cable_unpull_watchdog_event_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(4),
      Q => \cable_unpull_watchdog_event_reg_n_0_[4]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_2
    );
\cable_unpull_watchdog_event_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(5),
      Q => \cable_unpull_watchdog_event_reg_n_0_[5]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_2
    );
\cable_unpull_watchdog_event_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(6),
      Q => \cable_unpull_watchdog_event_reg_n_0_[6]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_2
    );
\cable_unpull_watchdog_event_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(7),
      Q => \cable_unpull_watchdog_event_reg_n_0_[7]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_2
    );
\cable_unpull_watchdog_event_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(8),
      Q => \cable_unpull_watchdog_event_reg_n_0_[8]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_2
    );
\cable_unpull_watchdog_event_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_watchdog_event,
      D => p_0_in(9),
      Q => \cable_unpull_watchdog_event_reg_n_0_[9]\,
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_2
    );
\cable_unpull_watchdog_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[0]_i_3_n_7\,
      Q => cable_unpull_watchdog_reg(0),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \cable_unpull_watchdog_reg[0]_i_3_n_0\,
      CO(2) => \cable_unpull_watchdog_reg[0]_i_3_n_1\,
      CO(1) => \cable_unpull_watchdog_reg[0]_i_3_n_2\,
      CO(0) => \cable_unpull_watchdog_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_unpull_watchdog_reg[0]_i_3_n_4\,
      O(2) => \cable_unpull_watchdog_reg[0]_i_3_n_5\,
      O(1) => \cable_unpull_watchdog_reg[0]_i_3_n_6\,
      O(0) => \cable_unpull_watchdog_reg[0]_i_3_n_7\,
      S(3) => \cable_unpull_watchdog[0]_i_5_n_0\,
      S(2) => \cable_unpull_watchdog[0]_i_6_n_0\,
      S(1) => \cable_unpull_watchdog[0]_i_7_n_0\,
      S(0) => \cable_unpull_watchdog[0]_i_8_n_0\
    );
\cable_unpull_watchdog_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[8]_i_1_n_5\,
      Q => cable_unpull_watchdog_reg(10),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[8]_i_1_n_4\,
      Q => cable_unpull_watchdog_reg(11),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[12]_i_1_n_7\,
      Q => cable_unpull_watchdog_reg(12),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_unpull_watchdog_reg[8]_i_1_n_0\,
      CO(3) => \cable_unpull_watchdog_reg[12]_i_1_n_0\,
      CO(2) => \cable_unpull_watchdog_reg[12]_i_1_n_1\,
      CO(1) => \cable_unpull_watchdog_reg[12]_i_1_n_2\,
      CO(0) => \cable_unpull_watchdog_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_unpull_watchdog_reg[12]_i_1_n_4\,
      O(2) => \cable_unpull_watchdog_reg[12]_i_1_n_5\,
      O(1) => \cable_unpull_watchdog_reg[12]_i_1_n_6\,
      O(0) => \cable_unpull_watchdog_reg[12]_i_1_n_7\,
      S(3) => \cable_unpull_watchdog[12]_i_2_n_0\,
      S(2) => \cable_unpull_watchdog[12]_i_3_n_0\,
      S(1) => \cable_unpull_watchdog[12]_i_4_n_0\,
      S(0) => \cable_unpull_watchdog[12]_i_5_n_0\
    );
\cable_unpull_watchdog_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[12]_i_1_n_6\,
      Q => cable_unpull_watchdog_reg(13),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[12]_i_1_n_5\,
      Q => cable_unpull_watchdog_reg(14),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[12]_i_1_n_4\,
      Q => cable_unpull_watchdog_reg(15),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[16]_i_1_n_7\,
      Q => cable_unpull_watchdog_reg(16),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_unpull_watchdog_reg[12]_i_1_n_0\,
      CO(3) => \NLW_cable_unpull_watchdog_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \cable_unpull_watchdog_reg[16]_i_1_n_1\,
      CO(1) => \cable_unpull_watchdog_reg[16]_i_1_n_2\,
      CO(0) => \cable_unpull_watchdog_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \cable_unpull_watchdog_reg[16]_i_1_n_4\,
      O(2) => \cable_unpull_watchdog_reg[16]_i_1_n_5\,
      O(1) => \cable_unpull_watchdog_reg[16]_i_1_n_6\,
      O(0) => \cable_unpull_watchdog_reg[16]_i_1_n_7\,
      S(3) => \cable_unpull_watchdog[16]_i_2_n_0\,
      S(2) => \cable_unpull_watchdog[16]_i_3_n_0\,
      S(1) => \cable_unpull_watchdog[16]_i_4_n_0\,
      S(0) => \cable_unpull_watchdog[16]_i_5_n_0\
    );
\cable_unpull_watchdog_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[16]_i_1_n_6\,
      Q => cable_unpull_watchdog_reg(17),
      S => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[16]_i_1_n_5\,
      Q => cable_unpull_watchdog_reg(18),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[16]_i_1_n_4\,
      Q => cable_unpull_watchdog_reg(19),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[0]_i_3_n_6\,
      Q => cable_unpull_watchdog_reg(1),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[0]_i_3_n_5\,
      Q => cable_unpull_watchdog_reg(2),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[0]_i_3_n_4\,
      Q => cable_unpull_watchdog_reg(3),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[4]_i_1_n_7\,
      Q => cable_unpull_watchdog_reg(4),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_unpull_watchdog_reg[0]_i_3_n_0\,
      CO(3) => \cable_unpull_watchdog_reg[4]_i_1_n_0\,
      CO(2) => \cable_unpull_watchdog_reg[4]_i_1_n_1\,
      CO(1) => \cable_unpull_watchdog_reg[4]_i_1_n_2\,
      CO(0) => \cable_unpull_watchdog_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_unpull_watchdog_reg[4]_i_1_n_4\,
      O(2) => \cable_unpull_watchdog_reg[4]_i_1_n_5\,
      O(1) => \cable_unpull_watchdog_reg[4]_i_1_n_6\,
      O(0) => \cable_unpull_watchdog_reg[4]_i_1_n_7\,
      S(3) => \cable_unpull_watchdog[4]_i_2_n_0\,
      S(2) => \cable_unpull_watchdog[4]_i_3_n_0\,
      S(1) => \cable_unpull_watchdog[4]_i_4_n_0\,
      S(0) => \cable_unpull_watchdog[4]_i_5_n_0\
    );
\cable_unpull_watchdog_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[4]_i_1_n_6\,
      Q => cable_unpull_watchdog_reg(5),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[4]_i_1_n_5\,
      Q => cable_unpull_watchdog_reg(6),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[4]_i_1_n_4\,
      Q => cable_unpull_watchdog_reg(7),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[8]_i_1_n_7\,
      Q => cable_unpull_watchdog_reg(8),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
\cable_unpull_watchdog_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \cable_unpull_watchdog_reg[4]_i_1_n_0\,
      CO(3) => \cable_unpull_watchdog_reg[8]_i_1_n_0\,
      CO(2) => \cable_unpull_watchdog_reg[8]_i_1_n_1\,
      CO(1) => \cable_unpull_watchdog_reg[8]_i_1_n_2\,
      CO(0) => \cable_unpull_watchdog_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \cable_unpull_watchdog_reg[8]_i_1_n_4\,
      O(2) => \cable_unpull_watchdog_reg[8]_i_1_n_5\,
      O(1) => \cable_unpull_watchdog_reg[8]_i_1_n_6\,
      O(0) => \cable_unpull_watchdog_reg[8]_i_1_n_7\,
      S(3) => \cable_unpull_watchdog[8]_i_2_n_0\,
      S(2) => \cable_unpull_watchdog[8]_i_3_n_0\,
      S(1) => \cable_unpull_watchdog[8]_i_4_n_0\,
      S(0) => \cable_unpull_watchdog[8]_i_5_n_0\
    );
\cable_unpull_watchdog_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => cable_unpull_reset1,
      D => \cable_unpull_watchdog_reg[8]_i_1_n_6\,
      Q => cable_unpull_watchdog_reg(9),
      R => cable_unpull_reset_rising_rxusrclk2_sync_i_n_1
    );
gearboxslipignore_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFE0000"
    )
        port map (
      I0 => \gearboxslipignorecount_reg__0\(3),
      I1 => \gearboxslipignorecount_reg__0\(2),
      I2 => \gearboxslipignorecount_reg__0\(0),
      I3 => \gearboxslipignorecount_reg__0\(1),
      I4 => gearboxslipignore,
      I5 => SS(0),
      O => gearboxslipignore_i_1_n_0
    );
gearboxslipignore_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gearboxslipignore_i_1_n_0,
      Q => gearboxslipignore,
      R => '0'
    );
\gearboxslipignorecount[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gearboxslipignorecount_reg__0\(0),
      O => gearboxslipignorecount0(0)
    );
\gearboxslipignorecount[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \gearboxslipignorecount_reg__0\(0),
      I1 => \gearboxslipignorecount_reg__0\(1),
      O => \gearboxslipignorecount[1]_i_1_n_0\
    );
\gearboxslipignorecount[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \gearboxslipignorecount_reg__0\(1),
      I1 => \gearboxslipignorecount_reg__0\(0),
      I2 => \gearboxslipignorecount_reg__0\(2),
      O => \gearboxslipignorecount[2]_i_1_n_0\
    );
\gearboxslipignorecount[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \gearboxslipignorecount_reg__0\(3),
      I1 => \gearboxslipignorecount_reg__0\(2),
      I2 => \gearboxslipignorecount_reg__0\(0),
      I3 => \gearboxslipignorecount_reg__0\(1),
      O => \gearboxslipignorecount[3]_i_1_n_0\
    );
\gearboxslipignorecount[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \gearboxslipignorecount_reg__0\(2),
      I1 => \gearboxslipignorecount_reg__0\(0),
      I2 => \gearboxslipignorecount_reg__0\(1),
      I3 => \gearboxslipignorecount_reg__0\(3),
      O => \gearboxslipignorecount[3]_i_2_n_0\
    );
\gearboxslipignorecount_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \gearboxslipignorecount[3]_i_1_n_0\,
      D => gearboxslipignorecount0(0),
      Q => \gearboxslipignorecount_reg__0\(0),
      S => SS(0)
    );
\gearboxslipignorecount_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \gearboxslipignorecount[3]_i_1_n_0\,
      D => \gearboxslipignorecount[1]_i_1_n_0\,
      Q => \gearboxslipignorecount_reg__0\(1),
      S => SS(0)
    );
\gearboxslipignorecount_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \gearboxslipignorecount[3]_i_1_n_0\,
      D => \gearboxslipignorecount[2]_i_1_n_0\,
      Q => \gearboxslipignorecount_reg__0\(2),
      S => SS(0)
    );
\gearboxslipignorecount_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => \gearboxslipignorecount[3]_i_1_n_0\,
      D => \gearboxslipignorecount[3]_i_2_n_0\,
      Q => \gearboxslipignorecount_reg__0\(3),
      S => SS(0)
    );
gthe2_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => gthe2_i_i_4_n_0,
      I1 => \master_watchdog_reg[13]\,
      I2 => \master_watchdog_reg[7]\,
      I3 => \master_watchdog_reg[25]\,
      I4 => \master_watchdog_reg[19]\,
      I5 => \master_watchdog_reg[2]\,
      O => AS(0)
    );
gthe2_i_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFD0000"
    )
        port map (
      I0 => signal_detect_coreclk,
      I1 => \cable_pull_reset_rising_reg__0\,
      I2 => \cable_unpull_reset_rising_reg__0\,
      I3 => pma_resetout_reg_reg,
      I4 => reset_counter_done,
      I5 => gtrxreset_coreclk,
      O => gthe2_i_i_4_n_0
    );
\rx_sample[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => gearboxslipignore,
      O => \rx_sample[3]_i_1_n_0\
    );
\rx_sample_prev_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => rx_sample(0),
      Q => rx_sample_prev(0),
      R => cable_pull_reset_rising_rxusrclk2
    );
\rx_sample_prev_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => rx_sample(1),
      Q => rx_sample_prev(1),
      R => cable_pull_reset_rising_rxusrclk2
    );
\rx_sample_prev_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => rx_sample(2),
      Q => rx_sample_prev(2),
      R => cable_pull_reset_rising_rxusrclk2
    );
\rx_sample_prev_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => rx_sample(3),
      Q => rx_sample_prev(3),
      R => cable_pull_reset_rising_rxusrclk2
    );
\rx_sample_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => D(0),
      Q => rx_sample(0),
      R => cable_pull_reset_rising_rxusrclk2
    );
\rx_sample_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => D(1),
      Q => rx_sample(1),
      R => cable_pull_reset_rising_rxusrclk2
    );
\rx_sample_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => D(2),
      Q => rx_sample(2),
      R => cable_pull_reset_rising_rxusrclk2
    );
\rx_sample_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => \rx_sample[3]_i_1_n_0\,
      D => D(3),
      Q => rx_sample(3),
      R => cable_pull_reset_rising_rxusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_multi_GT is
  port (
    drp_drdy_o : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    drp_drpdo_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \gt_rxd_d1_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt0_rxbufreset_i0 : out STD_LOGIC;
    gt0_rxresetdone_reg_reg0 : out STD_LOGIC;
    gt0_txresetdone_reg0 : out STD_LOGIC;
    dclk : in STD_LOGIC;
    drp_den_i : in STD_LOGIC;
    drp_dwe_i : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    AS : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_i : in STD_LOGIC;
    qplloutclk : in STD_LOGIC;
    qplloutrefclk : in STD_LOGIC;
    gt0_rxbufreset_i : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_clear_rx_prbs_err_count_i : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    gt0_rxbufreset_i_reg : in STD_LOGIC;
    tx_disable : in STD_LOGIC;
    txuserrdy : in STD_LOGIC;
    txusrclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    drp_di_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    loopback_ctrl : in STD_LOGIC_VECTOR ( 2 downto 0 );
    RXPRBSSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    TXPRBSSEL : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt_txd : in STD_LOGIC_VECTOR ( 31 downto 0 );
    drp_daddr_i : in STD_LOGIC_VECTOR ( 8 downto 0 );
    gt0_rxresetdone_i_reg_rxusrclk2 : in STD_LOGIC;
    qplllock_rxusrclk2 : in STD_LOGIC;
    qplllock_txusrclk2 : in STD_LOGIC;
    pcs_resetout : in STD_LOGIC;
    pcs_resetout_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_multi_GT : entity is "ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_multi_GT";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_multi_GT;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_multi_GT is
begin
gt0_gtwizard_gth_10gbaser_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_GT
     port map (
      AS(0) => AS(0),
      D(3 downto 0) => D(3 downto 0),
      RXPRBSSEL(0) => RXPRBSSEL(0),
      SS(0) => SS(0),
      TXPRBSSEL(0) => TXPRBSSEL(0),
      dclk => dclk,
      drp_daddr_i(8 downto 0) => drp_daddr_i(8 downto 0),
      drp_den_i => drp_den_i,
      drp_di_i(15 downto 0) => drp_di_i(15 downto 0),
      drp_drdy_o => drp_drdy_o,
      drp_drpdo_o(15 downto 0) => drp_drpdo_o(15 downto 0),
      drp_dwe_i => drp_dwe_i,
      gt0_clear_rx_prbs_err_count_i => gt0_clear_rx_prbs_err_count_i,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_rxbufreset_i => gt0_rxbufreset_i,
      gt0_rxbufreset_i0 => gt0_rxbufreset_i0,
      gt0_rxbufreset_i_reg => gt0_rxbufreset_i_reg,
      gt0_rxresetdone_i_reg_rxusrclk2 => gt0_rxresetdone_i_reg_rxusrclk2,
      gt0_rxresetdone_reg_reg0 => gt0_rxresetdone_reg_reg0,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txresetdone_reg0 => gt0_txresetdone_reg0,
      \gt_rxd_d1_reg[31]\(31 downto 0) => \gt_rxd_d1_reg[31]\(31 downto 0),
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      loopback_ctrl(2 downto 0) => loopback_ctrl(2 downto 0),
      pcs_resetout => pcs_resetout,
      pcs_resetout_reg => pcs_resetout_reg,
      qplllock_rxusrclk2 => qplllock_rxusrclk2,
      qplllock_txusrclk2 => qplllock_txusrclk2,
      qplloutclk => qplloutclk,
      qplloutrefclk => qplloutrefclk,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      tx_disable => tx_disable,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      txuserrdy => txuserrdy,
      txusrclk => txusrclk,
      txusrclk2 => txusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_local_clock_and_reset is
  port (
    rxrecclk_out : out STD_LOGIC;
    AS : out STD_LOGIC_VECTOR ( 0 to 0 );
    txreset_txusrclk2 : out STD_LOGIC;
    dclk_reset : out STD_LOGIC;
    rxreset_rxusrclk2 : out STD_LOGIC;
    areset_rxusrclk2 : out STD_LOGIC;
    pma_resetout_rising_rxusrclk2 : out STD_LOGIC;
    \sync1_r_reg[0]\ : out STD_LOGIC;
    \sync1_r_reg[0]_0\ : out STD_LOGIC;
    \sync1_r_reg[0]_1\ : out STD_LOGIC;
    \sync1_r_reg[0]_2\ : out STD_LOGIC;
    \sync1_r_reg[0]_3\ : out STD_LOGIC;
    gt0_rxuserrdy_i : out STD_LOGIC;
    rxoutclk : in STD_LOGIC;
    sim_speedup_control : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    dclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    pma_resetout : in STD_LOGIC;
    pma_resetout_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    reset_counter_done : in STD_LOGIC;
    qplllock_rxusrclk2 : in STD_LOGIC;
    tx_resetdone : in STD_LOGIC;
    areset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    data_out_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_local_clock_and_reset : entity is "ten_gig_eth_pcs_pma_ip_local_clock_and_reset";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_local_clock_and_reset;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_local_clock_and_reset is
  signal \^as\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coreclk_areset_sync_i_n_1 : STD_LOGIC;
  signal coreclk_reset_rx_sync_i_n_0 : STD_LOGIC;
  signal coreclk_reset_rx_tmp : STD_LOGIC;
  signal dclk_reset_rx_tmp : STD_LOGIC;
  signal \^gt0_rxuserrdy_i\ : STD_LOGIC;
  signal gtrxreset_rxusrclk2 : STD_LOGIC;
  signal gtrxreset_rxusrclk2_sync_i_n_6 : STD_LOGIC;
  signal rx_resetdone_dclk : STD_LOGIC;
  signal \^rxrecclk_out\ : STD_LOGIC;
  signal \rxuserrdy_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[0]_i_5_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[0]_i_6_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[0]_i_7_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[12]_i_2_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[12]_i_3_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[12]_i_4_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[12]_i_5_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[16]_i_2_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[16]_i_3_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[16]_i_4_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[16]_i_5_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[20]_i_2_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[20]_i_3_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[20]_i_4_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[20]_i_5_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[4]_i_2_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[4]_i_3_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[4]_i_4_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[4]_i_5_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[8]_i_2_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[8]_i_3_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[8]_i_4_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter[8]_i_5_n_0\ : STD_LOGIC;
  signal rxuserrdy_counter_reg : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \rxuserrdy_counter_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rxuserrdy_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal rxuserrdy_i_1_n_0 : STD_LOGIC;
  signal rxuserrdy_i_4_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal signal_detect_coreclk : STD_LOGIC;
  signal signal_detect_dclk : STD_LOGIC;
  signal sim_speedup_controller_inst_n_0 : STD_LOGIC;
  signal \NLW_rxuserrdy_counter_reg[20]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of rxoutclk_bufh_i : label is "PRIMITIVE";
begin
  AS(0) <= \^as\(0);
  gt0_rxuserrdy_i <= \^gt0_rxuserrdy_i\;
  rxrecclk_out <= \^rxrecclk_out\;
areset_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_4
     port map (
      areset => areset,
      areset_rxusrclk2 => areset_rxusrclk2,
      gt0_rxbufreset_i_reg => \^rxrecclk_out\
    );
coreclk_areset_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_5
     port map (
      AS(0) => coreclk_reset_rx_tmp,
      D(0) => D(0),
      areset => areset,
      coreclk => coreclk,
      signal_detect_coreclk => signal_detect_coreclk,
      \sync1_r_reg[0]_0\(0) => coreclk_areset_sync_i_n_1,
      tx_resetdone => tx_resetdone
    );
coreclk_reset_rx_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_6
     port map (
      AS(0) => coreclk_reset_rx_sync_i_n_0,
      coreclk => coreclk,
      data_out_reg_0(0) => coreclk_reset_rx_tmp
    );
coreclk_reset_tx_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_7
     port map (
      AS(0) => \^as\(0),
      coreclk => coreclk,
      data_out_reg_0(0) => coreclk_areset_sync_i_n_1
    );
dclk_areset_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_8
     port map (
      AS(0) => dclk_reset_rx_tmp,
      areset => areset,
      dclk => dclk,
      rx_resetdone_dclk => rx_resetdone_dclk,
      signal_detect_dclk => signal_detect_dclk
    );
dclk_reset_rx_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_9
     port map (
      AS(0) => dclk_reset_rx_tmp,
      dclk => dclk,
      dclk_reset => dclk_reset
    );
gtrxreset_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_10
     port map (
      clear => gtrxreset_rxusrclk2_sync_i_n_6,
      data_out_reg_0(0) => data_out_reg(0),
      gt0_rxbufreset_i_reg => \^rxrecclk_out\,
      gtrxreset_rxusrclk2 => gtrxreset_rxusrclk2,
      \out\(28 downto 0) => \out\(28 downto 0),
      qplllock_rxusrclk2 => qplllock_rxusrclk2,
      reset_counter_done => reset_counter_done,
      \sync1_r_reg[0]_0\ => \sync1_r_reg[0]\,
      \sync1_r_reg[0]_1\ => \sync1_r_reg[0]_0\,
      \sync1_r_reg[0]_2\ => \sync1_r_reg[0]_1\,
      \sync1_r_reg[0]_3\ => \sync1_r_reg[0]_2\,
      \sync1_r_reg[0]_4\ => \sync1_r_reg[0]_3\
    );
pma_resetout_rising_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_11
     port map (
      gt0_rxbufreset_i_reg => \^rxrecclk_out\,
      pma_resetout => pma_resetout,
      pma_resetout_reg => pma_resetout_reg,
      pma_resetout_rising_rxusrclk2 => pma_resetout_rising_rxusrclk2
    );
rxoutclk_bufh_i: unisim.vcomponents.BUFH
     port map (
      I => rxoutclk,
      O => \^rxrecclk_out\
    );
rxreset_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst_12
     port map (
      AS(0) => coreclk_reset_rx_sync_i_n_0,
      gt0_rxbufreset_i_reg => \^rxrecclk_out\,
      rxreset_rxusrclk2 => rxreset_rxusrclk2
    );
rxresetdone_dclk_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_13
     port map (
      D(0) => D(0),
      dclk => dclk,
      rx_resetdone_dclk => rx_resetdone_dclk
    );
\rxuserrdy_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(3),
      O => \rxuserrdy_counter[0]_i_4_n_0\
    );
\rxuserrdy_counter[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(2),
      O => \rxuserrdy_counter[0]_i_5_n_0\
    );
\rxuserrdy_counter[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(1),
      O => \rxuserrdy_counter[0]_i_6_n_0\
    );
\rxuserrdy_counter[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rxuserrdy_counter_reg(0),
      O => \rxuserrdy_counter[0]_i_7_n_0\
    );
\rxuserrdy_counter[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(15),
      O => \rxuserrdy_counter[12]_i_2_n_0\
    );
\rxuserrdy_counter[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(14),
      O => \rxuserrdy_counter[12]_i_3_n_0\
    );
\rxuserrdy_counter[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(13),
      O => \rxuserrdy_counter[12]_i_4_n_0\
    );
\rxuserrdy_counter[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(12),
      O => \rxuserrdy_counter[12]_i_5_n_0\
    );
\rxuserrdy_counter[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(19),
      O => \rxuserrdy_counter[16]_i_2_n_0\
    );
\rxuserrdy_counter[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(18),
      O => \rxuserrdy_counter[16]_i_3_n_0\
    );
\rxuserrdy_counter[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(17),
      O => \rxuserrdy_counter[16]_i_4_n_0\
    );
\rxuserrdy_counter[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(16),
      O => \rxuserrdy_counter[16]_i_5_n_0\
    );
\rxuserrdy_counter[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(23),
      O => \rxuserrdy_counter[20]_i_2_n_0\
    );
\rxuserrdy_counter[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(22),
      O => \rxuserrdy_counter[20]_i_3_n_0\
    );
\rxuserrdy_counter[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(21),
      O => \rxuserrdy_counter[20]_i_4_n_0\
    );
\rxuserrdy_counter[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(20),
      O => \rxuserrdy_counter[20]_i_5_n_0\
    );
\rxuserrdy_counter[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(7),
      O => \rxuserrdy_counter[4]_i_2_n_0\
    );
\rxuserrdy_counter[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(6),
      O => \rxuserrdy_counter[4]_i_3_n_0\
    );
\rxuserrdy_counter[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(5),
      O => \rxuserrdy_counter[4]_i_4_n_0\
    );
\rxuserrdy_counter[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(4),
      O => \rxuserrdy_counter[4]_i_5_n_0\
    );
\rxuserrdy_counter[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(11),
      O => \rxuserrdy_counter[8]_i_2_n_0\
    );
\rxuserrdy_counter[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(10),
      O => \rxuserrdy_counter[8]_i_3_n_0\
    );
\rxuserrdy_counter[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(9),
      O => \rxuserrdy_counter[8]_i_4_n_0\
    );
\rxuserrdy_counter[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rxuserrdy_counter_reg(8),
      O => \rxuserrdy_counter[8]_i_5_n_0\
    );
\rxuserrdy_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[0]_i_3_n_7\,
      Q => rxuserrdy_counter_reg(0),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rxuserrdy_counter_reg[0]_i_3_n_0\,
      CO(2) => \rxuserrdy_counter_reg[0]_i_3_n_1\,
      CO(1) => \rxuserrdy_counter_reg[0]_i_3_n_2\,
      CO(0) => \rxuserrdy_counter_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rxuserrdy_counter_reg[0]_i_3_n_4\,
      O(2) => \rxuserrdy_counter_reg[0]_i_3_n_5\,
      O(1) => \rxuserrdy_counter_reg[0]_i_3_n_6\,
      O(0) => \rxuserrdy_counter_reg[0]_i_3_n_7\,
      S(3) => \rxuserrdy_counter[0]_i_4_n_0\,
      S(2) => \rxuserrdy_counter[0]_i_5_n_0\,
      S(1) => \rxuserrdy_counter[0]_i_6_n_0\,
      S(0) => \rxuserrdy_counter[0]_i_7_n_0\
    );
\rxuserrdy_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[8]_i_1_n_5\,
      Q => rxuserrdy_counter_reg(10),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[8]_i_1_n_4\,
      Q => rxuserrdy_counter_reg(11),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[12]_i_1_n_7\,
      Q => rxuserrdy_counter_reg(12),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxuserrdy_counter_reg[8]_i_1_n_0\,
      CO(3) => \rxuserrdy_counter_reg[12]_i_1_n_0\,
      CO(2) => \rxuserrdy_counter_reg[12]_i_1_n_1\,
      CO(1) => \rxuserrdy_counter_reg[12]_i_1_n_2\,
      CO(0) => \rxuserrdy_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rxuserrdy_counter_reg[12]_i_1_n_4\,
      O(2) => \rxuserrdy_counter_reg[12]_i_1_n_5\,
      O(1) => \rxuserrdy_counter_reg[12]_i_1_n_6\,
      O(0) => \rxuserrdy_counter_reg[12]_i_1_n_7\,
      S(3) => \rxuserrdy_counter[12]_i_2_n_0\,
      S(2) => \rxuserrdy_counter[12]_i_3_n_0\,
      S(1) => \rxuserrdy_counter[12]_i_4_n_0\,
      S(0) => \rxuserrdy_counter[12]_i_5_n_0\
    );
\rxuserrdy_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[12]_i_1_n_6\,
      Q => rxuserrdy_counter_reg(13),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[12]_i_1_n_5\,
      Q => rxuserrdy_counter_reg(14),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[12]_i_1_n_4\,
      Q => rxuserrdy_counter_reg(15),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[16]_i_1_n_7\,
      Q => rxuserrdy_counter_reg(16),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxuserrdy_counter_reg[12]_i_1_n_0\,
      CO(3) => \rxuserrdy_counter_reg[16]_i_1_n_0\,
      CO(2) => \rxuserrdy_counter_reg[16]_i_1_n_1\,
      CO(1) => \rxuserrdy_counter_reg[16]_i_1_n_2\,
      CO(0) => \rxuserrdy_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rxuserrdy_counter_reg[16]_i_1_n_4\,
      O(2) => \rxuserrdy_counter_reg[16]_i_1_n_5\,
      O(1) => \rxuserrdy_counter_reg[16]_i_1_n_6\,
      O(0) => \rxuserrdy_counter_reg[16]_i_1_n_7\,
      S(3) => \rxuserrdy_counter[16]_i_2_n_0\,
      S(2) => \rxuserrdy_counter[16]_i_3_n_0\,
      S(1) => \rxuserrdy_counter[16]_i_4_n_0\,
      S(0) => \rxuserrdy_counter[16]_i_5_n_0\
    );
\rxuserrdy_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[16]_i_1_n_6\,
      Q => rxuserrdy_counter_reg(17),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[16]_i_1_n_5\,
      Q => rxuserrdy_counter_reg(18),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[16]_i_1_n_4\,
      Q => rxuserrdy_counter_reg(19),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[0]_i_3_n_6\,
      Q => rxuserrdy_counter_reg(1),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[20]_i_1_n_7\,
      Q => rxuserrdy_counter_reg(20),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxuserrdy_counter_reg[16]_i_1_n_0\,
      CO(3) => \NLW_rxuserrdy_counter_reg[20]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \rxuserrdy_counter_reg[20]_i_1_n_1\,
      CO(1) => \rxuserrdy_counter_reg[20]_i_1_n_2\,
      CO(0) => \rxuserrdy_counter_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rxuserrdy_counter_reg[20]_i_1_n_4\,
      O(2) => \rxuserrdy_counter_reg[20]_i_1_n_5\,
      O(1) => \rxuserrdy_counter_reg[20]_i_1_n_6\,
      O(0) => \rxuserrdy_counter_reg[20]_i_1_n_7\,
      S(3) => \rxuserrdy_counter[20]_i_2_n_0\,
      S(2) => \rxuserrdy_counter[20]_i_3_n_0\,
      S(1) => \rxuserrdy_counter[20]_i_4_n_0\,
      S(0) => \rxuserrdy_counter[20]_i_5_n_0\
    );
\rxuserrdy_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[20]_i_1_n_6\,
      Q => rxuserrdy_counter_reg(21),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[20]_i_1_n_5\,
      Q => rxuserrdy_counter_reg(22),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[20]_i_1_n_4\,
      Q => rxuserrdy_counter_reg(23),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[0]_i_3_n_5\,
      Q => rxuserrdy_counter_reg(2),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[0]_i_3_n_4\,
      Q => rxuserrdy_counter_reg(3),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[4]_i_1_n_7\,
      Q => rxuserrdy_counter_reg(4),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxuserrdy_counter_reg[0]_i_3_n_0\,
      CO(3) => \rxuserrdy_counter_reg[4]_i_1_n_0\,
      CO(2) => \rxuserrdy_counter_reg[4]_i_1_n_1\,
      CO(1) => \rxuserrdy_counter_reg[4]_i_1_n_2\,
      CO(0) => \rxuserrdy_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rxuserrdy_counter_reg[4]_i_1_n_4\,
      O(2) => \rxuserrdy_counter_reg[4]_i_1_n_5\,
      O(1) => \rxuserrdy_counter_reg[4]_i_1_n_6\,
      O(0) => \rxuserrdy_counter_reg[4]_i_1_n_7\,
      S(3) => \rxuserrdy_counter[4]_i_2_n_0\,
      S(2) => \rxuserrdy_counter[4]_i_3_n_0\,
      S(1) => \rxuserrdy_counter[4]_i_4_n_0\,
      S(0) => \rxuserrdy_counter[4]_i_5_n_0\
    );
\rxuserrdy_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[4]_i_1_n_6\,
      Q => rxuserrdy_counter_reg(5),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[4]_i_1_n_5\,
      Q => rxuserrdy_counter_reg(6),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[4]_i_1_n_4\,
      Q => rxuserrdy_counter_reg(7),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[8]_i_1_n_7\,
      Q => rxuserrdy_counter_reg(8),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
\rxuserrdy_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rxuserrdy_counter_reg[4]_i_1_n_0\,
      CO(3) => \rxuserrdy_counter_reg[8]_i_1_n_0\,
      CO(2) => \rxuserrdy_counter_reg[8]_i_1_n_1\,
      CO(1) => \rxuserrdy_counter_reg[8]_i_1_n_2\,
      CO(0) => \rxuserrdy_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rxuserrdy_counter_reg[8]_i_1_n_4\,
      O(2) => \rxuserrdy_counter_reg[8]_i_1_n_5\,
      O(1) => \rxuserrdy_counter_reg[8]_i_1_n_6\,
      O(0) => \rxuserrdy_counter_reg[8]_i_1_n_7\,
      S(3) => \rxuserrdy_counter[8]_i_2_n_0\,
      S(2) => \rxuserrdy_counter[8]_i_3_n_0\,
      S(1) => \rxuserrdy_counter[8]_i_4_n_0\,
      S(0) => \rxuserrdy_counter[8]_i_5_n_0\
    );
\rxuserrdy_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => sel,
      D => \rxuserrdy_counter_reg[8]_i_1_n_6\,
      Q => rxuserrdy_counter_reg(9),
      R => gtrxreset_rxusrclk2_sync_i_n_6
    );
rxuserrdy_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^gt0_rxuserrdy_i\,
      I1 => sim_speedup_controller_inst_n_0,
      I2 => gtrxreset_rxusrclk2,
      O => rxuserrdy_i_1_n_0
    );
rxuserrdy_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rxuserrdy_counter_reg(23),
      I1 => rxuserrdy_counter_reg(22),
      I2 => rxuserrdy_counter_reg(21),
      O => rxuserrdy_i_4_n_0
    );
rxuserrdy_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => rxuserrdy_i_1_n_0,
      Q => \^gt0_rxuserrdy_i\,
      R => '0'
    );
signal_detect_coreclk_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_14
     port map (
      coreclk => coreclk,
      signal_detect => signal_detect,
      signal_detect_coreclk => signal_detect_coreclk
    );
signal_detect_dclk_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_15
     port map (
      dclk => dclk,
      signal_detect => signal_detect,
      signal_detect_dclk => signal_detect_dclk
    );
sim_speedup_controller_inst: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_sim_speedup_controller
     port map (
      CO(0) => sim_speedup_controller_inst_n_0,
      S(0) => rxuserrdy_i_4_n_0,
      coreclk => coreclk,
      \out\(20 downto 0) => rxuserrdy_counter_reg(20 downto 0),
      sel => sel,
      sim_speedup_control => sim_speedup_control
    );
txreset_txusrclk2_sync_i: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized0\
     port map (
      AS(0) => \^as\(0),
      txreset_txusrclk2 => txreset_txusrclk2,
      txusrclk2 => txusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo is
  port (
    wr_clk : in STD_LOGIC;
    wr_clk_en : in STD_LOGIC;
    wr_reset : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_data : in STD_LOGIC_VECTOR ( 65 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_clk_en : in STD_LOGIC;
    rd_reset : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    rd_data : out STD_LOGIC_VECTOR ( 65 downto 0 );
    fifo_wr_addr : out STD_LOGIC_VECTOR ( 4 downto 0 );
    fifo_rd_addr : out STD_LOGIC_VECTOR ( 4 downto 0 );
    status : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo : entity is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo : entity is "ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo";
  attribute WIDTH : integer;
  attribute WIDTH of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo : entity is 66;
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo is
  signal ecomp_0 : STD_LOGIC;
  signal ecomp_1 : STD_LOGIC;
  signal ecomp_2 : STD_LOGIC;
  signal ecomp_3 : STD_LOGIC;
  signal ecomp_4 : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal empty_allow0 : STD_LOGIC;
  signal empty_int_i_1_n_0 : STD_LOGIC;
  signal emptyg : STD_LOGIC;
  signal emuxcyo_3 : STD_LOGIC;
  signal fcomp_0 : STD_LOGIC;
  signal fcomp_01 : STD_LOGIC;
  signal fcomp_1 : STD_LOGIC;
  signal fcomp_2 : STD_LOGIC;
  signal fcomp_3 : STD_LOGIC;
  signal fcomp_4 : STD_LOGIC;
  signal \^fifo_rd_addr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^fifo_wr_addr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fmuxcyo_3 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal full_int_i_1_n_0 : STD_LOGIC;
  signal fullg : STD_LOGIC;
  signal p_0_in23_in : STD_LOGIC;
  signal p_0_in27_in : STD_LOGIC;
  signal p_0_in31_in : STD_LOGIC;
  signal p_0_in35_in : STD_LOGIC;
  signal p_0_in42_in : STD_LOGIC;
  signal p_0_in46_in : STD_LOGIC;
  signal p_0_in50_in : STD_LOGIC;
  signal p_0_in54_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_in44_in : STD_LOGIC;
  signal p_3_in48_in : STD_LOGIC;
  signal p_3_in52_in : STD_LOGIC;
  signal p_3_in56_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rag_writesync : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rag_writesync : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rag_writesync : signal is "no";
  signal rag_writesync0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of rag_writesync0 : signal is "true";
  attribute shreg_extract of rag_writesync0 : signal is "no";
  signal rag_writesync1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of rag_writesync1 : signal is "true";
  attribute shreg_extract of rag_writesync1 : signal is "no";
  signal rag_writesync2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of rag_writesync2 : signal is "true";
  attribute shreg_extract of rag_writesync2 : signal is "no";
  signal ram_wr_en : STD_LOGIC;
  signal \rd_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal rd_lastgray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_lastgray_wrclk : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of rd_lastgray_wrclk : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk : signal is "no";
  signal rd_lastgray_wrclk0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of rd_lastgray_wrclk0 : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk0 : signal is "no";
  signal rd_lastgray_wrclk1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of rd_lastgray_wrclk1 : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk1 : signal is "no";
  signal rd_lastgray_wrclk2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of rd_lastgray_wrclk2 : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk2 : signal is "no";
  signal rd_nextgray0 : STD_LOGIC;
  signal rd_nextgray018_out : STD_LOGIC;
  signal rd_nextgray020_out : STD_LOGIC;
  signal rd_nextgray022_out : STD_LOGIC;
  signal \rd_nextgray_reg_n_0_[0]\ : STD_LOGIC;
  signal rd_truegray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal status0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \status[0]_i_1_n_0\ : STD_LOGIC;
  signal \status[2]_i_2_n_0\ : STD_LOGIC;
  signal \status[4]_i_3_n_0\ : STD_LOGIC;
  signal wr_addr_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_addr_pipe0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_addr_pipe1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_gray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_gray_rdclk : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of wr_gray_rdclk : signal is "true";
  attribute shreg_extract of wr_gray_rdclk : signal is "no";
  signal wr_gray_rdclk0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of wr_gray_rdclk0 : signal is "true";
  attribute shreg_extract of wr_gray_rdclk0 : signal is "no";
  signal wr_gray_rdclk1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of wr_gray_rdclk1 : signal is "true";
  attribute shreg_extract of wr_gray_rdclk1 : signal is "no";
  signal wr_gray_rdclk2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of wr_gray_rdclk2 : signal is "true";
  attribute shreg_extract of wr_gray_rdclk2 : signal is "no";
  signal \wr_nextgray_reg_n_0_[0]\ : STD_LOGIC;
  signal NLW_emuxcy0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_emuxcy0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_emuxcy4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_emuxcy4_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_emuxcy4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_emuxcy4_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fmuxcy0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fmuxcy4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy4_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fmuxcy4_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of emuxcy0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of emuxcy0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of emuxcy0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of emuxcy4_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of emuxcy4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of emuxcy4_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of fmuxcy0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of fmuxcy0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of fmuxcy0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of fmuxcy4_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of fmuxcy4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of fmuxcy4_CARRY4 : label is "LO:O";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \rag_writesync0_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[4]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_addr[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rd_addr[4]_i_2\ : label is "soft_lutpair0";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[4]\ : label is "no";
  attribute SOFT_HLUTNM of \wr_addr[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \wr_addr[1]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \wr_addr[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \wr_addr[3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \wr_addr[4]_i_2\ : label is "soft_lutpair1";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[4]\ : label is "no";
  attribute SOFT_HLUTNM of \wr_nextgray[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \wr_nextgray[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \wr_nextgray[3]_i_1\ : label is "soft_lutpair4";
begin
  empty <= \^empty\;
  fifo_rd_addr(4 downto 0) <= \^fifo_rd_addr\(4 downto 0);
  fifo_wr_addr(4 downto 0) <= \^fifo_wr_addr\(4 downto 0);
  full <= \^full\;
dp_ram_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_dp_ram
     port map (
      E(0) => ram_wr_en,
      Q(4 downto 0) => \^fifo_rd_addr\(4 downto 0),
      empty_int_reg => \^empty\,
      full_int_reg => \^full\,
      rd_clk => rd_clk,
      rd_clk_en => rd_clk_en,
      rd_data(65 downto 0) => rd_data(65 downto 0),
      rd_en => rd_en,
      \wr_addr_reg[4]\(4 downto 0) => \^fifo_wr_addr\(4 downto 0),
      wr_clk => wr_clk,
      wr_clk_en => wr_clk_en,
      wr_data(65 downto 0) => wr_data(65 downto 0),
      wr_en => wr_en
    );
empty_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8CC"
    )
        port map (
      I0 => emptyg,
      I1 => \^empty\,
      I2 => rd_en,
      I3 => rd_clk_en,
      O => empty_int_i_1_n_0
    );
empty_int_reg: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => '1',
      D => empty_int_i_1_n_0,
      Q => \^empty\,
      S => rd_reset
    );
emuxcy0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => emuxcyo_3,
      CO(2 downto 0) => NLW_emuxcy0_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_emuxcy0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => ecomp_3,
      S(2) => ecomp_2,
      S(1) => ecomp_1,
      S(0) => ecomp_0
    );
emuxcy0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => wr_gray_rdclk(0),
      I1 => \rd_gray_reg_n_0_[0]\,
      I2 => \^empty\,
      I3 => \rd_nextgray_reg_n_0_[0]\,
      O => ecomp_0
    );
emuxcy1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => wr_gray_rdclk(1),
      I1 => p_3_in56_in,
      I2 => \^empty\,
      I3 => p_0_in54_in,
      O => ecomp_1
    );
emuxcy2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => wr_gray_rdclk(2),
      I1 => p_3_in52_in,
      I2 => \^empty\,
      I3 => p_0_in50_in,
      O => ecomp_2
    );
emuxcy3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => wr_gray_rdclk(3),
      I1 => p_3_in48_in,
      I2 => \^empty\,
      I3 => p_0_in46_in,
      O => ecomp_3
    );
emuxcy4_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => emuxcyo_3,
      CO(3 downto 1) => NLW_emuxcy4_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => emptyg,
      CYINIT => '0',
      DI(3 downto 1) => NLW_emuxcy4_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_emuxcy4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_emuxcy4_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => ecomp_4
    );
emuxcy4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => wr_gray_rdclk(4),
      I1 => p_3_in44_in,
      I2 => \^empty\,
      I3 => p_0_in42_in,
      O => ecomp_4
    );
fmuxcy0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => fmuxcyo_3,
      CO(2 downto 0) => NLW_fmuxcy0_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_fmuxcy0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => fcomp_3,
      S(2) => fcomp_2,
      S(1) => fcomp_1,
      S(0) => fcomp_0
    );
fmuxcy0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => rd_lastgray_wrclk(0),
      I1 => wr_gray(0),
      I2 => \^full\,
      I3 => \wr_nextgray_reg_n_0_[0]\,
      O => fcomp_0
    );
fmuxcy1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => rd_lastgray_wrclk(1),
      I1 => wr_gray(1),
      I2 => \^full\,
      I3 => p_0_in35_in,
      O => fcomp_1
    );
fmuxcy2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => rd_lastgray_wrclk(2),
      I1 => wr_gray(2),
      I2 => \^full\,
      I3 => p_0_in31_in,
      O => fcomp_2
    );
fmuxcy3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => rd_lastgray_wrclk(3),
      I1 => wr_gray(3),
      I2 => \^full\,
      I3 => p_0_in27_in,
      O => fcomp_3
    );
fmuxcy4_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => fmuxcyo_3,
      CO(3 downto 1) => NLW_fmuxcy4_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => fullg,
      CYINIT => '0',
      DI(3 downto 1) => NLW_fmuxcy4_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_fmuxcy4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_fmuxcy4_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => fcomp_4
    );
fmuxcy4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => rd_lastgray_wrclk(4),
      I1 => wr_gray(4),
      I2 => \^full\,
      I3 => p_0_in23_in,
      O => fcomp_4
    );
full_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8A0"
    )
        port map (
      I0 => fullg,
      I1 => wr_en,
      I2 => \^full\,
      I3 => wr_clk_en,
      O => full_int_i_1_n_0
    );
full_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => full_int_i_1_n_0,
      Q => \^full\,
      R => wr_reset
    );
\rag_writesync0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(0),
      Q => rag_writesync0(0),
      R => wr_reset
    );
\rag_writesync0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(1),
      Q => rag_writesync0(1),
      R => wr_reset
    );
\rag_writesync0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(2),
      Q => rag_writesync0(2),
      R => wr_reset
    );
\rag_writesync0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(3),
      Q => rag_writesync0(3),
      R => wr_reset
    );
\rag_writesync0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(4),
      Q => rag_writesync0(4),
      R => wr_reset
    );
\rag_writesync1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(0),
      Q => rag_writesync1(0),
      R => wr_reset
    );
\rag_writesync1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(1),
      Q => rag_writesync1(1),
      R => wr_reset
    );
\rag_writesync1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(2),
      Q => rag_writesync1(2),
      R => wr_reset
    );
\rag_writesync1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(3),
      Q => rag_writesync1(3),
      R => wr_reset
    );
\rag_writesync1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(4),
      Q => rag_writesync1(4),
      R => wr_reset
    );
\rag_writesync2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(0),
      Q => rag_writesync2(0),
      R => wr_reset
    );
\rag_writesync2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(1),
      Q => rag_writesync2(1),
      R => wr_reset
    );
\rag_writesync2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(2),
      Q => rag_writesync2(2),
      R => wr_reset
    );
\rag_writesync2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(3),
      Q => rag_writesync2(3),
      R => wr_reset
    );
\rag_writesync2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(4),
      Q => rag_writesync2(4),
      R => wr_reset
    );
\rag_writesync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(0),
      Q => rag_writesync(0),
      R => wr_reset
    );
\rag_writesync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(1),
      Q => rag_writesync(1),
      R => wr_reset
    );
\rag_writesync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(2),
      Q => rag_writesync(2),
      R => wr_reset
    );
\rag_writesync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(3),
      Q => rag_writesync(3),
      R => wr_reset
    );
\rag_writesync_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(4),
      Q => rag_writesync(4),
      R => wr_reset
    );
\rd_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fifo_rd_addr\(0),
      O => \p_0_in__1\(0)
    );
\rd_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(0),
      I1 => \^fifo_rd_addr\(1),
      O => \p_0_in__1\(1)
    );
\rd_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^fifo_rd_addr\(0),
      I1 => \^fifo_rd_addr\(1),
      I2 => \^fifo_rd_addr\(2),
      O => \p_0_in__1\(2)
    );
\rd_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^fifo_rd_addr\(1),
      I1 => \^fifo_rd_addr\(0),
      I2 => \^fifo_rd_addr\(2),
      I3 => \^fifo_rd_addr\(3),
      O => \p_0_in__1\(3)
    );
\rd_addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^empty\,
      I1 => rd_en,
      I2 => rd_clk_en,
      O => empty_allow0
    );
\rd_addr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^fifo_rd_addr\(2),
      I1 => \^fifo_rd_addr\(0),
      I2 => \^fifo_rd_addr\(1),
      I3 => \^fifo_rd_addr\(3),
      I4 => \^fifo_rd_addr\(4),
      O => \p_0_in__1\(4)
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(0),
      Q => \^fifo_rd_addr\(0),
      R => rd_reset
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(1),
      Q => \^fifo_rd_addr\(1),
      R => rd_reset
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(2),
      Q => \^fifo_rd_addr\(2),
      R => rd_reset
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(3),
      Q => \^fifo_rd_addr\(3),
      R => rd_reset
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(4),
      Q => \^fifo_rd_addr\(4),
      R => rd_reset
    );
\rd_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \rd_nextgray_reg_n_0_[0]\,
      Q => \rd_gray_reg_n_0_[0]\,
      S => rd_reset
    );
\rd_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in54_in,
      Q => p_3_in56_in,
      R => rd_reset
    );
\rd_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in50_in,
      Q => p_3_in52_in,
      R => rd_reset
    );
\rd_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in46_in,
      Q => p_3_in48_in,
      R => rd_reset
    );
\rd_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in42_in,
      Q => p_3_in44_in,
      S => rd_reset
    );
\rd_lastgray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \rd_gray_reg_n_0_[0]\,
      Q => rd_lastgray(0),
      S => rd_reset
    );
\rd_lastgray_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in56_in,
      Q => rd_lastgray(1),
      S => rd_reset
    );
\rd_lastgray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in52_in,
      Q => rd_lastgray(2),
      R => rd_reset
    );
\rd_lastgray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in48_in,
      Q => rd_lastgray(3),
      R => rd_reset
    );
\rd_lastgray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in44_in,
      Q => rd_lastgray(4),
      S => rd_reset
    );
\rd_lastgray_wrclk0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(0),
      Q => rd_lastgray_wrclk0(0),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(1),
      Q => rd_lastgray_wrclk0(1),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(2),
      Q => rd_lastgray_wrclk0(2),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(3),
      Q => rd_lastgray_wrclk0(3),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(4),
      Q => rd_lastgray_wrclk0(4),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(0),
      Q => rd_lastgray_wrclk1(0),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(1),
      Q => rd_lastgray_wrclk1(1),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(2),
      Q => rd_lastgray_wrclk1(2),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(3),
      Q => rd_lastgray_wrclk1(3),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(4),
      Q => rd_lastgray_wrclk1(4),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(0),
      Q => rd_lastgray_wrclk2(0),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(1),
      Q => rd_lastgray_wrclk2(1),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(2),
      Q => rd_lastgray_wrclk2(2),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(3),
      Q => rd_lastgray_wrclk2(3),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(4),
      Q => rd_lastgray_wrclk2(4),
      R => '0'
    );
\rd_lastgray_wrclk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(0),
      Q => rd_lastgray_wrclk(0),
      R => '0'
    );
\rd_lastgray_wrclk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(1),
      Q => rd_lastgray_wrclk(1),
      R => '0'
    );
\rd_lastgray_wrclk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(2),
      Q => rd_lastgray_wrclk(2),
      R => '0'
    );
\rd_lastgray_wrclk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(3),
      Q => rd_lastgray_wrclk(3),
      R => '0'
    );
\rd_lastgray_wrclk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(4),
      Q => rd_lastgray_wrclk(4),
      R => '0'
    );
\rd_nextgray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray0,
      Q => \rd_nextgray_reg_n_0_[0]\,
      R => rd_reset
    );
\rd_nextgray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray018_out,
      Q => p_0_in54_in,
      R => rd_reset
    );
\rd_nextgray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray020_out,
      Q => p_0_in50_in,
      R => rd_reset
    );
\rd_nextgray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray022_out,
      Q => p_0_in46_in,
      R => rd_reset
    );
\rd_nextgray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \^fifo_rd_addr\(4),
      Q => p_0_in42_in,
      S => rd_reset
    );
\rd_truegray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(1),
      I1 => \^fifo_rd_addr\(0),
      O => rd_nextgray0
    );
\rd_truegray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(2),
      I1 => \^fifo_rd_addr\(1),
      O => rd_nextgray018_out
    );
\rd_truegray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(3),
      I1 => \^fifo_rd_addr\(2),
      O => rd_nextgray020_out
    );
\rd_truegray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(4),
      I1 => \^fifo_rd_addr\(3),
      O => rd_nextgray022_out
    );
\rd_truegray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray0,
      Q => rd_truegray(0),
      R => rd_reset
    );
\rd_truegray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray018_out,
      Q => rd_truegray(1),
      R => rd_reset
    );
\rd_truegray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray020_out,
      Q => rd_truegray(2),
      R => rd_reset
    );
\rd_truegray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray022_out,
      Q => rd_truegray(3),
      R => rd_reset
    );
\rd_truegray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => \^fifo_rd_addr\(4),
      Q => rd_truegray(4),
      R => rd_reset
    );
\status[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => wr_addr_pipe(0),
      I1 => rag_writesync(2),
      I2 => rag_writesync(3),
      I3 => rag_writesync(4),
      I4 => rag_writesync(0),
      I5 => rag_writesync(1),
      O => \status[0]_i_1_n_0\
    );
\status[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DD1E22E"
    )
        port map (
      I0 => rag_writesync(0),
      I1 => wr_addr_pipe(0),
      I2 => rag_writesync(1),
      I3 => \status[2]_i_2_n_0\,
      I4 => wr_addr_pipe(1),
      O => status0(1)
    );
\status[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8EF10575710EFA8"
    )
        port map (
      I0 => wr_addr_pipe(1),
      I1 => wr_addr_pipe(0),
      I2 => rag_writesync(0),
      I3 => rag_writesync(1),
      I4 => \status[2]_i_2_n_0\,
      I5 => wr_addr_pipe(2),
      O => status0(2)
    );
\status[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => rag_writesync(2),
      I1 => rag_writesync(3),
      I2 => rag_writesync(4),
      O => \status[2]_i_2_n_0\
    );
\status[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \status[4]_i_3_n_0\,
      I1 => rag_writesync(4),
      I2 => rag_writesync(3),
      I3 => wr_addr_pipe(3),
      O => status0(3)
    );
\status[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^full\,
      O => fcomp_01
    );
\status[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB22BD4"
    )
        port map (
      I0 => wr_addr_pipe(3),
      I1 => \status[4]_i_3_n_0\,
      I2 => rag_writesync(3),
      I3 => wr_addr_pipe(4),
      I4 => rag_writesync(4),
      O => status0(4)
    );
\status[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010005075F7F1F0F"
    )
        port map (
      I0 => wr_addr_pipe(1),
      I1 => wr_addr_pipe(0),
      I2 => \status[2]_i_2_n_0\,
      I3 => rag_writesync(0),
      I4 => rag_writesync(1),
      I5 => wr_addr_pipe(2),
      O => \status[4]_i_3_n_0\
    );
\status_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => \status[0]_i_1_n_0\,
      Q => status(0),
      R => wr_reset
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(1),
      Q => status(1),
      R => wr_reset
    );
\status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(2),
      Q => status(2),
      R => wr_reset
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(3),
      Q => status(3),
      R => wr_reset
    );
\status_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(4),
      Q => status(4),
      R => wr_reset
    );
\wr_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fifo_wr_addr\(0),
      O => \p_0_in__0\(0)
    );
\wr_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(0),
      I1 => \^fifo_wr_addr\(1),
      O => \p_0_in__0\(1)
    );
\wr_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^fifo_wr_addr\(0),
      I1 => \^fifo_wr_addr\(1),
      I2 => \^fifo_wr_addr\(2),
      O => \p_0_in__0\(2)
    );
\wr_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^fifo_wr_addr\(1),
      I1 => \^fifo_wr_addr\(0),
      I2 => \^fifo_wr_addr\(2),
      I3 => \^fifo_wr_addr\(3),
      O => \p_0_in__0\(3)
    );
\wr_addr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^fifo_wr_addr\(2),
      I1 => \^fifo_wr_addr\(0),
      I2 => \^fifo_wr_addr\(1),
      I3 => \^fifo_wr_addr\(3),
      I4 => \^fifo_wr_addr\(4),
      O => \p_0_in__0\(4)
    );
\wr_addr_pipe0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(0),
      Q => wr_addr_pipe0(0),
      R => wr_reset
    );
\wr_addr_pipe0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(1),
      Q => wr_addr_pipe0(1),
      R => wr_reset
    );
\wr_addr_pipe0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(2),
      Q => wr_addr_pipe0(2),
      R => wr_reset
    );
\wr_addr_pipe0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(3),
      Q => wr_addr_pipe0(3),
      R => wr_reset
    );
\wr_addr_pipe0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(4),
      Q => wr_addr_pipe0(4),
      R => wr_reset
    );
\wr_addr_pipe1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(0),
      Q => wr_addr_pipe1(0),
      R => wr_reset
    );
\wr_addr_pipe1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(1),
      Q => wr_addr_pipe1(1),
      R => wr_reset
    );
\wr_addr_pipe1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(2),
      Q => wr_addr_pipe1(2),
      R => wr_reset
    );
\wr_addr_pipe1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(3),
      Q => wr_addr_pipe1(3),
      R => wr_reset
    );
\wr_addr_pipe1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(4),
      Q => wr_addr_pipe1(4),
      R => wr_reset
    );
\wr_addr_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(0),
      Q => wr_addr_pipe(0),
      R => wr_reset
    );
\wr_addr_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(1),
      Q => wr_addr_pipe(1),
      R => wr_reset
    );
\wr_addr_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(2),
      Q => wr_addr_pipe(2),
      R => wr_reset
    );
\wr_addr_pipe_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(3),
      Q => wr_addr_pipe(3),
      R => wr_reset
    );
\wr_addr_pipe_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(4),
      Q => wr_addr_pipe(4),
      R => wr_reset
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(0),
      Q => \^fifo_wr_addr\(0),
      R => wr_reset
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(1),
      Q => \^fifo_wr_addr\(1),
      R => wr_reset
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(2),
      Q => \^fifo_wr_addr\(2),
      R => wr_reset
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(3),
      Q => \^fifo_wr_addr\(3),
      R => wr_reset
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(4),
      Q => \^fifo_wr_addr\(4),
      R => wr_reset
    );
\wr_gray_rdclk0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(0),
      Q => wr_gray_rdclk0(0),
      R => '0'
    );
\wr_gray_rdclk0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(1),
      Q => wr_gray_rdclk0(1),
      R => '0'
    );
\wr_gray_rdclk0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(2),
      Q => wr_gray_rdclk0(2),
      R => '0'
    );
\wr_gray_rdclk0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(3),
      Q => wr_gray_rdclk0(3),
      R => '0'
    );
\wr_gray_rdclk0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(4),
      Q => wr_gray_rdclk0(4),
      R => '0'
    );
\wr_gray_rdclk1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(0),
      Q => wr_gray_rdclk1(0),
      R => '0'
    );
\wr_gray_rdclk1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(1),
      Q => wr_gray_rdclk1(1),
      R => '0'
    );
\wr_gray_rdclk1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(2),
      Q => wr_gray_rdclk1(2),
      R => '0'
    );
\wr_gray_rdclk1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(3),
      Q => wr_gray_rdclk1(3),
      R => '0'
    );
\wr_gray_rdclk1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(4),
      Q => wr_gray_rdclk1(4),
      R => '0'
    );
\wr_gray_rdclk2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(0),
      Q => wr_gray_rdclk2(0),
      R => '0'
    );
\wr_gray_rdclk2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(1),
      Q => wr_gray_rdclk2(1),
      R => '0'
    );
\wr_gray_rdclk2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(2),
      Q => wr_gray_rdclk2(2),
      R => '0'
    );
\wr_gray_rdclk2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(3),
      Q => wr_gray_rdclk2(3),
      R => '0'
    );
\wr_gray_rdclk2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(4),
      Q => wr_gray_rdclk2(4),
      R => '0'
    );
\wr_gray_rdclk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(0),
      Q => wr_gray_rdclk(0),
      R => '0'
    );
\wr_gray_rdclk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(1),
      Q => wr_gray_rdclk(1),
      R => '0'
    );
\wr_gray_rdclk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(2),
      Q => wr_gray_rdclk(2),
      R => '0'
    );
\wr_gray_rdclk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(3),
      Q => wr_gray_rdclk(3),
      R => '0'
    );
\wr_gray_rdclk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(4),
      Q => wr_gray_rdclk(4),
      R => '0'
    );
\wr_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \wr_nextgray_reg_n_0_[0]\,
      Q => wr_gray(0),
      S => wr_reset
    );
\wr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in35_in,
      Q => wr_gray(1),
      R => wr_reset
    );
\wr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in31_in,
      Q => wr_gray(2),
      R => wr_reset
    );
\wr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in27_in,
      Q => wr_gray(3),
      R => wr_reset
    );
\wr_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in23_in,
      Q => wr_gray(4),
      S => wr_reset
    );
\wr_nextgray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(1),
      I1 => \^fifo_wr_addr\(0),
      O => p_4_out(0)
    );
\wr_nextgray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(2),
      I1 => \^fifo_wr_addr\(1),
      O => p_4_out(1)
    );
\wr_nextgray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(3),
      I1 => \^fifo_wr_addr\(2),
      O => p_4_out(2)
    );
\wr_nextgray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(4),
      I1 => \^fifo_wr_addr\(3),
      O => p_4_out(3)
    );
\wr_nextgray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(0),
      Q => \wr_nextgray_reg_n_0_[0]\,
      R => wr_reset
    );
\wr_nextgray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(1),
      Q => p_0_in35_in,
      R => wr_reset
    );
\wr_nextgray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(2),
      Q => p_0_in31_in,
      R => wr_reset
    );
\wr_nextgray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(3),
      Q => p_0_in27_in,
      R => wr_reset
    );
\wr_nextgray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^fifo_wr_addr\(4),
      Q => p_0_in23_in,
      S => wr_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo__parameterized0\ is
  port (
    wr_clk : in STD_LOGIC;
    wr_clk_en : in STD_LOGIC;
    wr_reset : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    wr_data : in STD_LOGIC_VECTOR ( 73 downto 0 );
    rd_clk : in STD_LOGIC;
    rd_clk_en : in STD_LOGIC;
    rd_reset : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    rd_data : out STD_LOGIC_VECTOR ( 73 downto 0 );
    fifo_wr_addr : out STD_LOGIC_VECTOR ( 4 downto 0 );
    fifo_rd_addr : out STD_LOGIC_VECTOR ( 4 downto 0 );
    status : out STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo__parameterized0\ : entity is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo__parameterized0\ : entity is "true";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo";
  attribute WIDTH : integer;
  attribute WIDTH of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo__parameterized0\ : entity is 74;
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo__parameterized0\ is
  signal ecomp_0 : STD_LOGIC;
  signal ecomp_1 : STD_LOGIC;
  signal ecomp_2 : STD_LOGIC;
  signal ecomp_3 : STD_LOGIC;
  signal ecomp_4 : STD_LOGIC;
  signal \^empty\ : STD_LOGIC;
  signal empty_allow0 : STD_LOGIC;
  signal empty_int_i_1_n_0 : STD_LOGIC;
  signal emptyg : STD_LOGIC;
  signal emuxcyo_3 : STD_LOGIC;
  signal fcomp_0 : STD_LOGIC;
  signal fcomp_01 : STD_LOGIC;
  signal fcomp_1 : STD_LOGIC;
  signal fcomp_2 : STD_LOGIC;
  signal fcomp_3 : STD_LOGIC;
  signal fcomp_4 : STD_LOGIC;
  signal \^fifo_rd_addr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^fifo_wr_addr\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fmuxcyo_3 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal full_int_i_1_n_0 : STD_LOGIC;
  signal fullg : STD_LOGIC;
  signal p_0_in23_in : STD_LOGIC;
  signal p_0_in27_in : STD_LOGIC;
  signal p_0_in31_in : STD_LOGIC;
  signal p_0_in35_in : STD_LOGIC;
  signal p_0_in42_in : STD_LOGIC;
  signal p_0_in46_in : STD_LOGIC;
  signal p_0_in50_in : STD_LOGIC;
  signal p_0_in54_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_3_in44_in : STD_LOGIC;
  signal p_3_in48_in : STD_LOGIC;
  signal p_3_in52_in : STD_LOGIC;
  signal p_3_in56_in : STD_LOGIC;
  signal p_4_out : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rag_writesync : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of rag_writesync : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of rag_writesync : signal is "no";
  signal rag_writesync0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of rag_writesync0 : signal is "true";
  attribute shreg_extract of rag_writesync0 : signal is "no";
  signal rag_writesync1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of rag_writesync1 : signal is "true";
  attribute shreg_extract of rag_writesync1 : signal is "no";
  signal rag_writesync2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of rag_writesync2 : signal is "true";
  attribute shreg_extract of rag_writesync2 : signal is "no";
  signal ram_wr_en : STD_LOGIC;
  signal \rd_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal rd_lastgray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_lastgray_wrclk : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of rd_lastgray_wrclk : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk : signal is "no";
  signal rd_lastgray_wrclk0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of rd_lastgray_wrclk0 : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk0 : signal is "no";
  signal rd_lastgray_wrclk1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of rd_lastgray_wrclk1 : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk1 : signal is "no";
  signal rd_lastgray_wrclk2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of rd_lastgray_wrclk2 : signal is "true";
  attribute shreg_extract of rd_lastgray_wrclk2 : signal is "no";
  signal rd_nextgray0 : STD_LOGIC;
  signal rd_nextgray018_out : STD_LOGIC;
  signal rd_nextgray020_out : STD_LOGIC;
  signal rd_nextgray022_out : STD_LOGIC;
  signal \rd_nextgray_reg_n_0_[0]\ : STD_LOGIC;
  signal rd_truegray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal status0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \status[0]_i_1_n_0\ : STD_LOGIC;
  signal \status[2]_i_2_n_0\ : STD_LOGIC;
  signal \status[4]_i_3_n_0\ : STD_LOGIC;
  signal wr_addr_pipe : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_addr_pipe0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_addr_pipe1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_gray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal wr_gray_rdclk : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of wr_gray_rdclk : signal is "true";
  attribute shreg_extract of wr_gray_rdclk : signal is "no";
  signal wr_gray_rdclk0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of wr_gray_rdclk0 : signal is "true";
  attribute shreg_extract of wr_gray_rdclk0 : signal is "no";
  signal wr_gray_rdclk1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of wr_gray_rdclk1 : signal is "true";
  attribute shreg_extract of wr_gray_rdclk1 : signal is "no";
  signal wr_gray_rdclk2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG of wr_gray_rdclk2 : signal is "true";
  attribute shreg_extract of wr_gray_rdclk2 : signal is "no";
  signal \wr_nextgray_reg_n_0_[0]\ : STD_LOGIC;
  signal NLW_emuxcy0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_emuxcy0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_emuxcy4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_emuxcy4_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_emuxcy4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_emuxcy4_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy0_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_fmuxcy0_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fmuxcy4_CARRY4_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy4_CARRY4_DI_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_fmuxcy4_CARRY4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_fmuxcy4_CARRY4_S_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of emuxcy0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of emuxcy0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of emuxcy0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of emuxcy4_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of emuxcy4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of emuxcy4_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of fmuxcy0_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of fmuxcy0_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of fmuxcy0_CARRY4 : label is "LO:O";
  attribute BOX_TYPE of fmuxcy4_CARRY4 : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of fmuxcy4_CARRY4 : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of fmuxcy4_CARRY4 : label is "LO:O";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \rag_writesync0_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync0_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync0_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync1_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync1_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync2_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync2_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rag_writesync_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rag_writesync_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rag_writesync_reg[4]\ : label is "no";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rd_addr[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rd_addr[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \rd_addr[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rd_addr[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \rd_addr[4]_i_2\ : label is "soft_lutpair7";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk0_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk0_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk1_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk1_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk2_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk2_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[0]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[1]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[2]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[3]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \rd_lastgray_wrclk_reg[4]\ : label is std.standard.true;
  attribute KEEP of \rd_lastgray_wrclk_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \rd_lastgray_wrclk_reg[4]\ : label is "no";
  attribute SOFT_HLUTNM of \rd_truegray[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \rd_truegray[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \rd_truegray[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \wr_addr[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \wr_addr[4]_i_2\ : label is "soft_lutpair8";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk0_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk0_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk0_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk1_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk1_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk1_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk2_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk2_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[0]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[1]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[2]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[3]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \wr_gray_rdclk_reg[4]\ : label is std.standard.true;
  attribute KEEP of \wr_gray_rdclk_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \wr_gray_rdclk_reg[4]\ : label is "no";
begin
  empty <= \^empty\;
  fifo_rd_addr(4 downto 0) <= \^fifo_rd_addr\(4 downto 0);
  fifo_wr_addr(4 downto 0) <= \^fifo_wr_addr\(4 downto 0);
  full <= \^full\;
dp_ram_i: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_dp_ram__parameterized0\
     port map (
      E(0) => ram_wr_en,
      Q(4 downto 0) => \^fifo_rd_addr\(4 downto 0),
      empty_int_reg => \^empty\,
      full_int_reg => \^full\,
      rd_clk => rd_clk,
      rd_clk_en => rd_clk_en,
      rd_data(73 downto 0) => rd_data(73 downto 0),
      rd_en => rd_en,
      \wr_addr_reg[4]\(4 downto 0) => \^fifo_wr_addr\(4 downto 0),
      wr_clk => wr_clk,
      wr_clk_en => wr_clk_en,
      wr_data(73 downto 0) => wr_data(73 downto 0),
      wr_en => wr_en
    );
empty_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8CC"
    )
        port map (
      I0 => emptyg,
      I1 => \^empty\,
      I2 => rd_en,
      I3 => rd_clk_en,
      O => empty_int_i_1_n_0
    );
empty_int_reg: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => '1',
      D => empty_int_i_1_n_0,
      Q => \^empty\,
      S => rd_reset
    );
emuxcy0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => emuxcyo_3,
      CO(2 downto 0) => NLW_emuxcy0_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_emuxcy0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => ecomp_3,
      S(2) => ecomp_2,
      S(1) => ecomp_1,
      S(0) => ecomp_0
    );
emuxcy0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => wr_gray_rdclk(0),
      I1 => \rd_gray_reg_n_0_[0]\,
      I2 => \^empty\,
      I3 => \rd_nextgray_reg_n_0_[0]\,
      O => ecomp_0
    );
emuxcy1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => wr_gray_rdclk(1),
      I1 => p_3_in56_in,
      I2 => \^empty\,
      I3 => p_0_in54_in,
      O => ecomp_1
    );
emuxcy2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => wr_gray_rdclk(2),
      I1 => p_3_in52_in,
      I2 => \^empty\,
      I3 => p_0_in50_in,
      O => ecomp_2
    );
emuxcy3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => wr_gray_rdclk(3),
      I1 => p_3_in48_in,
      I2 => \^empty\,
      I3 => p_0_in46_in,
      O => ecomp_3
    );
emuxcy4_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => emuxcyo_3,
      CO(3 downto 1) => NLW_emuxcy4_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => emptyg,
      CYINIT => '0',
      DI(3 downto 1) => NLW_emuxcy4_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_emuxcy4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_emuxcy4_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => ecomp_4
    );
emuxcy4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => wr_gray_rdclk(4),
      I1 => p_3_in44_in,
      I2 => \^empty\,
      I3 => p_0_in42_in,
      O => ecomp_4
    );
fmuxcy0_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => fmuxcyo_3,
      CO(2 downto 0) => NLW_fmuxcy0_CARRY4_CO_UNCONNECTED(2 downto 0),
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_fmuxcy0_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3) => fcomp_3,
      S(2) => fcomp_2,
      S(1) => fcomp_1,
      S(0) => fcomp_0
    );
fmuxcy0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => rd_lastgray_wrclk(0),
      I1 => wr_gray(0),
      I2 => \^full\,
      I3 => \wr_nextgray_reg_n_0_[0]\,
      O => fcomp_0
    );
fmuxcy1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => rd_lastgray_wrclk(1),
      I1 => wr_gray(1),
      I2 => \^full\,
      I3 => p_0_in35_in,
      O => fcomp_1
    );
fmuxcy2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => rd_lastgray_wrclk(2),
      I1 => wr_gray(2),
      I2 => \^full\,
      I3 => p_0_in31_in,
      O => fcomp_2
    );
fmuxcy3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => rd_lastgray_wrclk(3),
      I1 => wr_gray(3),
      I2 => \^full\,
      I3 => p_0_in27_in,
      O => fcomp_3
    );
fmuxcy4_CARRY4: unisim.vcomponents.CARRY4
     port map (
      CI => fmuxcyo_3,
      CO(3 downto 1) => NLW_fmuxcy4_CARRY4_CO_UNCONNECTED(3 downto 1),
      CO(0) => fullg,
      CYINIT => '0',
      DI(3 downto 1) => NLW_fmuxcy4_CARRY4_DI_UNCONNECTED(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => NLW_fmuxcy4_CARRY4_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => NLW_fmuxcy4_CARRY4_S_UNCONNECTED(3 downto 1),
      S(0) => fcomp_4
    );
fmuxcy4_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A95"
    )
        port map (
      I0 => rd_lastgray_wrclk(4),
      I1 => wr_gray(4),
      I2 => \^full\,
      I3 => p_0_in23_in,
      O => fcomp_4
    );
full_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A8A0"
    )
        port map (
      I0 => fullg,
      I1 => wr_en,
      I2 => \^full\,
      I3 => wr_clk_en,
      O => full_int_i_1_n_0
    );
full_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => full_int_i_1_n_0,
      Q => \^full\,
      R => wr_reset
    );
\rag_writesync0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(0),
      Q => rag_writesync0(0),
      R => wr_reset
    );
\rag_writesync0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(1),
      Q => rag_writesync0(1),
      R => wr_reset
    );
\rag_writesync0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(2),
      Q => rag_writesync0(2),
      R => wr_reset
    );
\rag_writesync0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(3),
      Q => rag_writesync0(3),
      R => wr_reset
    );
\rag_writesync0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_truegray(4),
      Q => rag_writesync0(4),
      R => wr_reset
    );
\rag_writesync1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(0),
      Q => rag_writesync1(0),
      R => wr_reset
    );
\rag_writesync1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(1),
      Q => rag_writesync1(1),
      R => wr_reset
    );
\rag_writesync1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(2),
      Q => rag_writesync1(2),
      R => wr_reset
    );
\rag_writesync1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(3),
      Q => rag_writesync1(3),
      R => wr_reset
    );
\rag_writesync1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync0(4),
      Q => rag_writesync1(4),
      R => wr_reset
    );
\rag_writesync2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(0),
      Q => rag_writesync2(0),
      R => wr_reset
    );
\rag_writesync2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(1),
      Q => rag_writesync2(1),
      R => wr_reset
    );
\rag_writesync2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(2),
      Q => rag_writesync2(2),
      R => wr_reset
    );
\rag_writesync2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(3),
      Q => rag_writesync2(3),
      R => wr_reset
    );
\rag_writesync2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync1(4),
      Q => rag_writesync2(4),
      R => wr_reset
    );
\rag_writesync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(0),
      Q => rag_writesync(0),
      R => wr_reset
    );
\rag_writesync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(1),
      Q => rag_writesync(1),
      R => wr_reset
    );
\rag_writesync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(2),
      Q => rag_writesync(2),
      R => wr_reset
    );
\rag_writesync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(3),
      Q => rag_writesync(3),
      R => wr_reset
    );
\rag_writesync_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rag_writesync2(4),
      Q => rag_writesync(4),
      R => wr_reset
    );
\rd_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fifo_rd_addr\(0),
      O => \p_0_in__1\(0)
    );
\rd_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(0),
      I1 => \^fifo_rd_addr\(1),
      O => \p_0_in__1\(1)
    );
\rd_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^fifo_rd_addr\(0),
      I1 => \^fifo_rd_addr\(1),
      I2 => \^fifo_rd_addr\(2),
      O => \p_0_in__1\(2)
    );
\rd_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^fifo_rd_addr\(1),
      I1 => \^fifo_rd_addr\(0),
      I2 => \^fifo_rd_addr\(2),
      I3 => \^fifo_rd_addr\(3),
      O => \p_0_in__1\(3)
    );
\rd_addr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^empty\,
      I1 => rd_en,
      I2 => rd_clk_en,
      O => empty_allow0
    );
\rd_addr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^fifo_rd_addr\(2),
      I1 => \^fifo_rd_addr\(0),
      I2 => \^fifo_rd_addr\(1),
      I3 => \^fifo_rd_addr\(3),
      I4 => \^fifo_rd_addr\(4),
      O => \p_0_in__1\(4)
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(0),
      Q => \^fifo_rd_addr\(0),
      R => rd_reset
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(1),
      Q => \^fifo_rd_addr\(1),
      R => rd_reset
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(2),
      Q => \^fifo_rd_addr\(2),
      R => rd_reset
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(3),
      Q => \^fifo_rd_addr\(3),
      R => rd_reset
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \p_0_in__1\(4),
      Q => \^fifo_rd_addr\(4),
      R => rd_reset
    );
\rd_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \rd_nextgray_reg_n_0_[0]\,
      Q => \rd_gray_reg_n_0_[0]\,
      S => rd_reset
    );
\rd_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in54_in,
      Q => p_3_in56_in,
      R => rd_reset
    );
\rd_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in50_in,
      Q => p_3_in52_in,
      R => rd_reset
    );
\rd_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in46_in,
      Q => p_3_in48_in,
      R => rd_reset
    );
\rd_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_0_in42_in,
      Q => p_3_in44_in,
      S => rd_reset
    );
\rd_lastgray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \rd_gray_reg_n_0_[0]\,
      Q => rd_lastgray(0),
      S => rd_reset
    );
\rd_lastgray_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in56_in,
      Q => rd_lastgray(1),
      S => rd_reset
    );
\rd_lastgray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in52_in,
      Q => rd_lastgray(2),
      R => rd_reset
    );
\rd_lastgray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in48_in,
      Q => rd_lastgray(3),
      R => rd_reset
    );
\rd_lastgray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => p_3_in44_in,
      Q => rd_lastgray(4),
      S => rd_reset
    );
\rd_lastgray_wrclk0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(0),
      Q => rd_lastgray_wrclk0(0),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(1),
      Q => rd_lastgray_wrclk0(1),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(2),
      Q => rd_lastgray_wrclk0(2),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(3),
      Q => rd_lastgray_wrclk0(3),
      R => '0'
    );
\rd_lastgray_wrclk0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray(4),
      Q => rd_lastgray_wrclk0(4),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(0),
      Q => rd_lastgray_wrclk1(0),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(1),
      Q => rd_lastgray_wrclk1(1),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(2),
      Q => rd_lastgray_wrclk1(2),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(3),
      Q => rd_lastgray_wrclk1(3),
      R => '0'
    );
\rd_lastgray_wrclk1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk0(4),
      Q => rd_lastgray_wrclk1(4),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(0),
      Q => rd_lastgray_wrclk2(0),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(1),
      Q => rd_lastgray_wrclk2(1),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(2),
      Q => rd_lastgray_wrclk2(2),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(3),
      Q => rd_lastgray_wrclk2(3),
      R => '0'
    );
\rd_lastgray_wrclk2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk1(4),
      Q => rd_lastgray_wrclk2(4),
      R => '0'
    );
\rd_lastgray_wrclk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(0),
      Q => rd_lastgray_wrclk(0),
      R => '0'
    );
\rd_lastgray_wrclk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(1),
      Q => rd_lastgray_wrclk(1),
      R => '0'
    );
\rd_lastgray_wrclk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(2),
      Q => rd_lastgray_wrclk(2),
      R => '0'
    );
\rd_lastgray_wrclk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(3),
      Q => rd_lastgray_wrclk(3),
      R => '0'
    );
\rd_lastgray_wrclk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => rd_lastgray_wrclk2(4),
      Q => rd_lastgray_wrclk(4),
      R => '0'
    );
\rd_nextgray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray0,
      Q => \rd_nextgray_reg_n_0_[0]\,
      R => rd_reset
    );
\rd_nextgray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray018_out,
      Q => p_0_in54_in,
      R => rd_reset
    );
\rd_nextgray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray020_out,
      Q => p_0_in50_in,
      R => rd_reset
    );
\rd_nextgray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => rd_nextgray022_out,
      Q => p_0_in46_in,
      R => rd_reset
    );
\rd_nextgray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rd_clk,
      CE => empty_allow0,
      D => \^fifo_rd_addr\(4),
      Q => p_0_in42_in,
      S => rd_reset
    );
\rd_truegray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(1),
      I1 => \^fifo_rd_addr\(0),
      O => rd_nextgray0
    );
\rd_truegray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(2),
      I1 => \^fifo_rd_addr\(1),
      O => rd_nextgray018_out
    );
\rd_truegray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(3),
      I1 => \^fifo_rd_addr\(2),
      O => rd_nextgray020_out
    );
\rd_truegray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_rd_addr\(4),
      I1 => \^fifo_rd_addr\(3),
      O => rd_nextgray022_out
    );
\rd_truegray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray0,
      Q => rd_truegray(0),
      R => rd_reset
    );
\rd_truegray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray018_out,
      Q => rd_truegray(1),
      R => rd_reset
    );
\rd_truegray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray020_out,
      Q => rd_truegray(2),
      R => rd_reset
    );
\rd_truegray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => rd_nextgray022_out,
      Q => rd_truegray(3),
      R => rd_reset
    );
\rd_truegray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => rd_clk_en,
      D => \^fifo_rd_addr\(4),
      Q => rd_truegray(4),
      R => rd_reset
    );
\status[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => wr_addr_pipe(0),
      I1 => rag_writesync(2),
      I2 => rag_writesync(3),
      I3 => rag_writesync(4),
      I4 => rag_writesync(0),
      I5 => rag_writesync(1),
      O => \status[0]_i_1_n_0\
    );
\status[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DD1E22E"
    )
        port map (
      I0 => rag_writesync(0),
      I1 => wr_addr_pipe(0),
      I2 => rag_writesync(1),
      I3 => \status[2]_i_2_n_0\,
      I4 => wr_addr_pipe(1),
      O => status0(1)
    );
\status[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8EF10575710EFA8"
    )
        port map (
      I0 => wr_addr_pipe(1),
      I1 => wr_addr_pipe(0),
      I2 => rag_writesync(0),
      I3 => rag_writesync(1),
      I4 => \status[2]_i_2_n_0\,
      I5 => wr_addr_pipe(2),
      O => status0(2)
    );
\status[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => rag_writesync(2),
      I1 => rag_writesync(3),
      I2 => rag_writesync(4),
      O => \status[2]_i_2_n_0\
    );
\status[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \status[4]_i_3_n_0\,
      I1 => rag_writesync(4),
      I2 => rag_writesync(3),
      I3 => wr_addr_pipe(3),
      O => status0(3)
    );
\status[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^full\,
      O => fcomp_01
    );
\status[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4DB22BD4"
    )
        port map (
      I0 => wr_addr_pipe(3),
      I1 => \status[4]_i_3_n_0\,
      I2 => rag_writesync(3),
      I3 => wr_addr_pipe(4),
      I4 => rag_writesync(4),
      O => status0(4)
    );
\status[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010005075F7F1F0F"
    )
        port map (
      I0 => wr_addr_pipe(1),
      I1 => wr_addr_pipe(0),
      I2 => \status[2]_i_2_n_0\,
      I3 => rag_writesync(0),
      I4 => rag_writesync(1),
      I5 => wr_addr_pipe(2),
      O => \status[4]_i_3_n_0\
    );
\status_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => \status[0]_i_1_n_0\,
      Q => status(0),
      R => wr_reset
    );
\status_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(1),
      Q => status(1),
      R => wr_reset
    );
\status_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(2),
      Q => status(2),
      R => wr_reset
    );
\status_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(3),
      Q => status(3),
      R => wr_reset
    );
\status_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => fcomp_01,
      D => status0(4),
      Q => status(4),
      R => wr_reset
    );
\wr_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fifo_wr_addr\(0),
      O => \p_0_in__0\(0)
    );
\wr_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(0),
      I1 => \^fifo_wr_addr\(1),
      O => \p_0_in__0\(1)
    );
\wr_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^fifo_wr_addr\(0),
      I1 => \^fifo_wr_addr\(1),
      I2 => \^fifo_wr_addr\(2),
      O => \p_0_in__0\(2)
    );
\wr_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^fifo_wr_addr\(1),
      I1 => \^fifo_wr_addr\(0),
      I2 => \^fifo_wr_addr\(2),
      I3 => \^fifo_wr_addr\(3),
      O => \p_0_in__0\(3)
    );
\wr_addr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^fifo_wr_addr\(2),
      I1 => \^fifo_wr_addr\(0),
      I2 => \^fifo_wr_addr\(1),
      I3 => \^fifo_wr_addr\(3),
      I4 => \^fifo_wr_addr\(4),
      O => \p_0_in__0\(4)
    );
\wr_addr_pipe0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(0),
      Q => wr_addr_pipe0(0),
      R => wr_reset
    );
\wr_addr_pipe0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(1),
      Q => wr_addr_pipe0(1),
      R => wr_reset
    );
\wr_addr_pipe0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(2),
      Q => wr_addr_pipe0(2),
      R => wr_reset
    );
\wr_addr_pipe0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(3),
      Q => wr_addr_pipe0(3),
      R => wr_reset
    );
\wr_addr_pipe0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \^fifo_wr_addr\(4),
      Q => wr_addr_pipe0(4),
      R => wr_reset
    );
\wr_addr_pipe1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(0),
      Q => wr_addr_pipe1(0),
      R => wr_reset
    );
\wr_addr_pipe1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(1),
      Q => wr_addr_pipe1(1),
      R => wr_reset
    );
\wr_addr_pipe1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(2),
      Q => wr_addr_pipe1(2),
      R => wr_reset
    );
\wr_addr_pipe1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(3),
      Q => wr_addr_pipe1(3),
      R => wr_reset
    );
\wr_addr_pipe1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe0(4),
      Q => wr_addr_pipe1(4),
      R => wr_reset
    );
\wr_addr_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(0),
      Q => wr_addr_pipe(0),
      R => wr_reset
    );
\wr_addr_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(1),
      Q => wr_addr_pipe(1),
      R => wr_reset
    );
\wr_addr_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(2),
      Q => wr_addr_pipe(2),
      R => wr_reset
    );
\wr_addr_pipe_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(3),
      Q => wr_addr_pipe(3),
      R => wr_reset
    );
\wr_addr_pipe_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => wr_addr_pipe1(4),
      Q => wr_addr_pipe(4),
      R => wr_reset
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(0),
      Q => \^fifo_wr_addr\(0),
      R => wr_reset
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(1),
      Q => \^fifo_wr_addr\(1),
      R => wr_reset
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(2),
      Q => \^fifo_wr_addr\(2),
      R => wr_reset
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(3),
      Q => \^fifo_wr_addr\(3),
      R => wr_reset
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \p_0_in__0\(4),
      Q => \^fifo_wr_addr\(4),
      R => wr_reset
    );
\wr_gray_rdclk0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(0),
      Q => wr_gray_rdclk0(0),
      R => '0'
    );
\wr_gray_rdclk0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(1),
      Q => wr_gray_rdclk0(1),
      R => '0'
    );
\wr_gray_rdclk0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(2),
      Q => wr_gray_rdclk0(2),
      R => '0'
    );
\wr_gray_rdclk0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(3),
      Q => wr_gray_rdclk0(3),
      R => '0'
    );
\wr_gray_rdclk0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray(4),
      Q => wr_gray_rdclk0(4),
      R => '0'
    );
\wr_gray_rdclk1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(0),
      Q => wr_gray_rdclk1(0),
      R => '0'
    );
\wr_gray_rdclk1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(1),
      Q => wr_gray_rdclk1(1),
      R => '0'
    );
\wr_gray_rdclk1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(2),
      Q => wr_gray_rdclk1(2),
      R => '0'
    );
\wr_gray_rdclk1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(3),
      Q => wr_gray_rdclk1(3),
      R => '0'
    );
\wr_gray_rdclk1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk0(4),
      Q => wr_gray_rdclk1(4),
      R => '0'
    );
\wr_gray_rdclk2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(0),
      Q => wr_gray_rdclk2(0),
      R => '0'
    );
\wr_gray_rdclk2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(1),
      Q => wr_gray_rdclk2(1),
      R => '0'
    );
\wr_gray_rdclk2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(2),
      Q => wr_gray_rdclk2(2),
      R => '0'
    );
\wr_gray_rdclk2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(3),
      Q => wr_gray_rdclk2(3),
      R => '0'
    );
\wr_gray_rdclk2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk1(4),
      Q => wr_gray_rdclk2(4),
      R => '0'
    );
\wr_gray_rdclk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(0),
      Q => wr_gray_rdclk(0),
      R => '0'
    );
\wr_gray_rdclk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(1),
      Q => wr_gray_rdclk(1),
      R => '0'
    );
\wr_gray_rdclk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(2),
      Q => wr_gray_rdclk(2),
      R => '0'
    );
\wr_gray_rdclk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(3),
      Q => wr_gray_rdclk(3),
      R => '0'
    );
\wr_gray_rdclk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => wr_gray_rdclk2(4),
      Q => wr_gray_rdclk(4),
      R => '0'
    );
\wr_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \wr_nextgray_reg_n_0_[0]\,
      Q => wr_gray(0),
      S => wr_reset
    );
\wr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in35_in,
      Q => wr_gray(1),
      R => wr_reset
    );
\wr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in31_in,
      Q => wr_gray(2),
      R => wr_reset
    );
\wr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in27_in,
      Q => wr_gray(3),
      R => wr_reset
    );
\wr_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_0_in23_in,
      Q => wr_gray(4),
      S => wr_reset
    );
\wr_nextgray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(1),
      I1 => \^fifo_wr_addr\(0),
      O => p_4_out(0)
    );
\wr_nextgray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(2),
      I1 => \^fifo_wr_addr\(1),
      O => p_4_out(1)
    );
\wr_nextgray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(3),
      I1 => \^fifo_wr_addr\(2),
      O => p_4_out(2)
    );
\wr_nextgray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^fifo_wr_addr\(4),
      I1 => \^fifo_wr_addr\(3),
      O => p_4_out(3)
    );
\wr_nextgray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(0),
      Q => \wr_nextgray_reg_n_0_[0]\,
      R => wr_reset
    );
\wr_nextgray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(1),
      Q => p_0_in35_in,
      R => wr_reset
    );
\wr_nextgray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(2),
      Q => p_0_in31_in,
      R => wr_reset
    );
\wr_nextgray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => p_4_out(3),
      Q => p_0_in27_in,
      R => wr_reset
    );
\wr_nextgray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => wr_clk,
      CE => ram_wr_en,
      D => \^fifo_wr_addr\(4),
      Q => p_0_in23_in,
      S => wr_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxusrclk2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en : entity is "ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en is
  signal comp_res : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \comp_res[0]_i_3_n_0\ : STD_LOGIC;
  signal \comp_res[0]_i_4_n_0\ : STD_LOGIC;
  signal \comp_res[0]_i_5_n_0\ : STD_LOGIC;
  signal \comp_res[0]_i_6_n_0\ : STD_LOGIC;
  signal \comp_res[0]_i_7_n_0\ : STD_LOGIC;
  signal \comp_res[0]_i_8_n_0\ : STD_LOGIC;
  signal \comp_res_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \comp_res_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \comp_res_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \comp_res_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \comp_res_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal d4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of d4 : signal is "true";
  signal d5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP of d5 : signal is "true";
  signal outreg : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute RTL_KEEP of outreg : signal is "true";
  signal outreg_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_comp_res_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_comp_res_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_comp_res_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute KEEP : string;
  attribute KEEP of \d5_reg[0]\ : label is "yes";
  attribute KEEP of \d5_reg[10]\ : label is "yes";
  attribute KEEP of \d5_reg[11]\ : label is "yes";
  attribute KEEP of \d5_reg[12]\ : label is "yes";
  attribute KEEP of \d5_reg[13]\ : label is "yes";
  attribute KEEP of \d5_reg[14]\ : label is "yes";
  attribute KEEP of \d5_reg[15]\ : label is "yes";
  attribute KEEP of \d5_reg[1]\ : label is "yes";
  attribute KEEP of \d5_reg[2]\ : label is "yes";
  attribute KEEP of \d5_reg[3]\ : label is "yes";
  attribute KEEP of \d5_reg[4]\ : label is "yes";
  attribute KEEP of \d5_reg[5]\ : label is "yes";
  attribute KEEP of \d5_reg[6]\ : label is "yes";
  attribute KEEP of \d5_reg[7]\ : label is "yes";
  attribute KEEP of \d5_reg[8]\ : label is "yes";
  attribute KEEP of \d5_reg[9]\ : label is "yes";
  attribute KEEP of \outreg_reg[0]\ : label is "yes";
  attribute KEEP of \outreg_reg[10]\ : label is "yes";
  attribute KEEP of \outreg_reg[11]\ : label is "yes";
  attribute KEEP of \outreg_reg[12]\ : label is "yes";
  attribute KEEP of \outreg_reg[13]\ : label is "yes";
  attribute KEEP of \outreg_reg[14]\ : label is "yes";
  attribute KEEP of \outreg_reg[15]\ : label is "yes";
  attribute KEEP of \outreg_reg[1]\ : label is "yes";
  attribute KEEP of \outreg_reg[2]\ : label is "yes";
  attribute KEEP of \outreg_reg[3]\ : label is "yes";
  attribute KEEP of \outreg_reg[4]\ : label is "yes";
  attribute KEEP of \outreg_reg[5]\ : label is "yes";
  attribute KEEP of \outreg_reg[6]\ : label is "yes";
  attribute KEEP of \outreg_reg[7]\ : label is "yes";
  attribute KEEP of \outreg_reg[8]\ : label is "yes";
  attribute KEEP of \outreg_reg[9]\ : label is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \resynch[0].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[10].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[11].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[12].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[13].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[14].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[15].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[1].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[2].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[3].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[4].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[5].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[6].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[7].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[8].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[9].synchc_inst\ : label is "true";
begin
  \out\(15 downto 0) <= outreg(15 downto 0);
\comp_res[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => d5(15),
      I1 => d4(15),
      O => \comp_res[0]_i_3_n_0\
    );
\comp_res[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => d5(14),
      I1 => d4(14),
      I2 => d5(13),
      I3 => d4(13),
      I4 => d4(12),
      I5 => d5(12),
      O => \comp_res[0]_i_4_n_0\
    );
\comp_res[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => d5(11),
      I1 => d4(11),
      I2 => d5(9),
      I3 => d4(9),
      I4 => d4(10),
      I5 => d5(10),
      O => \comp_res[0]_i_5_n_0\
    );
\comp_res[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => d5(8),
      I1 => d4(8),
      I2 => d5(7),
      I3 => d4(7),
      I4 => d4(6),
      I5 => d5(6),
      O => \comp_res[0]_i_6_n_0\
    );
\comp_res[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => d5(5),
      I1 => d4(5),
      I2 => d5(4),
      I3 => d4(4),
      I4 => d4(3),
      I5 => d5(3),
      O => \comp_res[0]_i_7_n_0\
    );
\comp_res[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => d5(2),
      I1 => d4(2),
      I2 => d5(1),
      I3 => d4(1),
      I4 => d4(0),
      I5 => d5(0),
      O => \comp_res[0]_i_8_n_0\
    );
\comp_res_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \p_0_in__0\(0),
      Q => \p_0_in__0\(1),
      R => '0'
    );
\comp_res_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \comp_res_reg[0]_i_2_n_0\,
      CO(3 downto 2) => \NLW_comp_res_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_in__0\(0),
      CO(0) => \comp_res_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_comp_res_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \comp_res[0]_i_3_n_0\,
      S(0) => \comp_res[0]_i_4_n_0\
    );
\comp_res_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \comp_res_reg[0]_i_2_n_0\,
      CO(2) => \comp_res_reg[0]_i_2_n_1\,
      CO(1) => \comp_res_reg[0]_i_2_n_2\,
      CO(0) => \comp_res_reg[0]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_comp_res_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \comp_res[0]_i_5_n_0\,
      S(2) => \comp_res[0]_i_6_n_0\,
      S(1) => \comp_res[0]_i_7_n_0\,
      S(0) => \comp_res[0]_i_8_n_0\
    );
\comp_res_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(0),
      D => \p_0_in__0\(1),
      Q => comp_res(1),
      R => '0'
    );
\d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(0),
      Q => d5(0),
      R => '0'
    );
\d5_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(10),
      Q => d5(10),
      R => '0'
    );
\d5_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(11),
      Q => d5(11),
      R => '0'
    );
\d5_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(12),
      Q => d5(12),
      R => '0'
    );
\d5_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(13),
      Q => d5(13),
      R => '0'
    );
\d5_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(14),
      Q => d5(14),
      R => '0'
    );
\d5_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(15),
      Q => d5(15),
      R => '0'
    );
\d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(1),
      Q => d5(1),
      R => '0'
    );
\d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(2),
      Q => d5(2),
      R => '0'
    );
\d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(3),
      Q => d5(3),
      R => '0'
    );
\d5_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(4),
      Q => d5(4),
      R => '0'
    );
\d5_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(5),
      Q => d5(5),
      R => '0'
    );
\d5_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(6),
      Q => d5(6),
      R => '0'
    );
\d5_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(7),
      Q => d5(7),
      R => '0'
    );
\d5_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(8),
      Q => d5(8),
      R => '0'
    );
\d5_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => d4(9),
      Q => d5(9),
      R => '0'
    );
\outreg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(0),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(0),
      O => outreg_in(0)
    );
\outreg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(10),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(10),
      O => outreg_in(10)
    );
\outreg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(11),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(11),
      O => outreg_in(11)
    );
\outreg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(12),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(12),
      O => outreg_in(12)
    );
\outreg[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(13),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(13),
      O => outreg_in(13)
    );
\outreg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(14),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(14),
      O => outreg_in(14)
    );
\outreg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(15),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(15),
      O => outreg_in(15)
    );
\outreg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(1),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(1),
      O => outreg_in(1)
    );
\outreg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(2),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(2),
      O => outreg_in(2)
    );
\outreg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(3),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(3),
      O => outreg_in(3)
    );
\outreg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(4),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(4),
      O => outreg_in(4)
    );
\outreg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(5),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(5),
      O => outreg_in(5)
    );
\outreg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(6),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(6),
      O => outreg_in(6)
    );
\outreg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(7),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(7),
      O => outreg_in(7)
    );
\outreg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(8),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(8),
      O => outreg_in(8)
    );
\outreg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => d5(9),
      I1 => comp_res(1),
      I2 => \p_0_in__0\(1),
      I3 => outreg(9),
      O => outreg_in(9)
    );
\outreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(0),
      Q => outreg(0),
      R => '0'
    );
\outreg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(10),
      Q => outreg(10),
      R => '0'
    );
\outreg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(11),
      Q => outreg(11),
      R => '0'
    );
\outreg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(12),
      Q => outreg(12),
      R => '0'
    );
\outreg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(13),
      Q => outreg(13),
      R => '0'
    );
\outreg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(14),
      Q => outreg(14),
      R => '0'
    );
\outreg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(15),
      Q => outreg(15),
      R => '0'
    );
\outreg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(1),
      Q => outreg(1),
      R => '0'
    );
\outreg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(2),
      Q => outreg(2),
      R => '0'
    );
\outreg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(3),
      Q => outreg(3),
      R => '0'
    );
\outreg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(4),
      Q => outreg(4),
      R => '0'
    );
\outreg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(5),
      Q => outreg(5),
      R => '0'
    );
\outreg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(6),
      Q => outreg(6),
      R => '0'
    );
\outreg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(7),
      Q => outreg(7),
      R => '0'
    );
\outreg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(8),
      Q => outreg(8),
      R => '0'
    );
\outreg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__4\(0),
      D => outreg_in(9),
      Q => outreg(9),
      R => '0'
    );
\resynch[0].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__21\
     port map (
      clk => rxusrclk2,
      d => Q(0),
      en => E(0),
      q => d4(0)
    );
\resynch[10].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__31\
     port map (
      clk => rxusrclk2,
      d => Q(10),
      en => E(0),
      q => d4(10)
    );
\resynch[11].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__32\
     port map (
      clk => rxusrclk2,
      d => Q(11),
      en => E(0),
      q => d4(11)
    );
\resynch[12].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__33\
     port map (
      clk => rxusrclk2,
      d => Q(12),
      en => E(0),
      q => d4(12)
    );
\resynch[13].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__34\
     port map (
      clk => rxusrclk2,
      d => Q(13),
      en => E(0),
      q => d4(13)
    );
\resynch[14].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__35\
     port map (
      clk => rxusrclk2,
      d => Q(14),
      en => E(0),
      q => d4(14)
    );
\resynch[15].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__36\
     port map (
      clk => rxusrclk2,
      d => Q(15),
      en => E(0),
      q => d4(15)
    );
\resynch[1].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__22\
     port map (
      clk => rxusrclk2,
      d => Q(1),
      en => E(0),
      q => d4(1)
    );
\resynch[2].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__23\
     port map (
      clk => rxusrclk2,
      d => Q(2),
      en => E(0),
      q => d4(2)
    );
\resynch[3].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__24\
     port map (
      clk => rxusrclk2,
      d => Q(3),
      en => E(0),
      q => d4(3)
    );
\resynch[4].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__25\
     port map (
      clk => rxusrclk2,
      d => Q(4),
      en => E(0),
      q => d4(4)
    );
\resynch[5].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__26\
     port map (
      clk => rxusrclk2,
      d => Q(5),
      en => E(0),
      q => d4(5)
    );
\resynch[6].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__27\
     port map (
      clk => rxusrclk2,
      d => Q(6),
      en => E(0),
      q => d4(6)
    );
\resynch[7].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__28\
     port map (
      clk => rxusrclk2,
      d => Q(7),
      en => E(0),
      q => d4(7)
    );
\resynch[8].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__29\
     port map (
      clk => rxusrclk2,
      d => Q(8),
      en => E(0),
      q => d4(8)
    );
\resynch[9].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__30\
     port map (
      clk => rxusrclk2,
      d => Q(9),
      en => E(0),
      q => d4(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en__parameterized0\ is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clear_rx_prbs_err_count0 : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    data_pattern_select_core : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    test_pattern_select_core : in STD_LOGIC;
    rx_test_pattern_enable_core : in STD_LOGIC;
    prbs31_rx_enable_core_rega_reg : in STD_LOGIC;
    clear_test_pattern_error_count : in STD_LOGIC;
    pcs_rxreset_int : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en__parameterized0\ is
  signal comp_res : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \comp_res[0]_i_2_n_0\ : STD_LOGIC;
  signal d4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of d4 : signal is "true";
  signal d5 : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of d5 : signal is "true";
  signal outreg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP of outreg : signal is "true";
  signal outreg_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal stable : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \d5_reg[0]\ : label is "yes";
  attribute KEEP of \d5_reg[1]\ : label is "yes";
  attribute KEEP of \d5_reg[2]\ : label is "yes";
  attribute KEEP of \d5_reg[3]\ : label is "yes";
  attribute KEEP of \outreg_reg[0]\ : label is "yes";
  attribute KEEP of \outreg_reg[1]\ : label is "yes";
  attribute KEEP of \outreg_reg[2]\ : label is "yes";
  attribute KEEP of \outreg_reg[3]\ : label is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \resynch[0].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[1].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[2].synchc_inst\ : label is "true";
  attribute KEEP_HIERARCHY of \resynch[3].synchc_inst\ : label is "true";
begin
  \out\(3 downto 0) <= outreg(3 downto 0);
clear_rx_prbs_err_count_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => outreg(2),
      I1 => clear_test_pattern_error_count,
      I2 => outreg(3),
      I3 => pcs_rxreset_int,
      I4 => rxreset_rxusrclk2,
      O => clear_rx_prbs_err_count0
    );
\comp_res[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009009"
    )
        port map (
      I0 => d5(1),
      I1 => d4(1),
      I2 => d5(0),
      I3 => d4(0),
      I4 => \comp_res[0]_i_2_n_0\,
      O => stable
    );
\comp_res[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => d4(3),
      I1 => d5(3),
      I2 => d4(2),
      I3 => d5(2),
      O => \comp_res[0]_i_2_n_0\
    );
\comp_res_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__8\(0),
      D => stable,
      Q => comp_res(0),
      R => '0'
    );
\comp_res_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__8\(0),
      D => comp_res(0),
      Q => comp_res(1),
      R => '0'
    );
\d5_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__8\(0),
      D => d4(0),
      Q => d5(0),
      R => '0'
    );
\d5_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__8\(0),
      D => d4(1),
      Q => d5(1),
      R => '0'
    );
\d5_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__8\(0),
      D => d4(2),
      Q => d5(2),
      R => '0'
    );
\d5_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__8\(0),
      D => d4(3),
      Q => d5(3),
      R => '0'
    );
\outreg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => outreg(0),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => d5(0),
      O => outreg_in(0)
    );
\outreg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => outreg(1),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => d5(1),
      O => outreg_in(1)
    );
\outreg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => outreg(2),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => d5(2),
      O => outreg_in(2)
    );
\outreg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => outreg(3),
      I1 => comp_res(1),
      I2 => comp_res(0),
      I3 => d5(3),
      O => outreg_in(3)
    );
\outreg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__8\(0),
      D => outreg_in(0),
      Q => outreg(0),
      R => '0'
    );
\outreg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__8\(0),
      D => outreg_in(1),
      Q => outreg(1),
      R => '0'
    );
\outreg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__8\(0),
      D => outreg_in(2),
      Q => outreg(2),
      R => '0'
    );
\outreg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__8\(0),
      D => outreg_in(3),
      Q => outreg(3),
      R => '0'
    );
\resynch[0].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__37\
     port map (
      clk => rxusrclk2,
      d => data_pattern_select_core,
      en => E(0),
      q => d4(0)
    );
\resynch[1].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__38\
     port map (
      clk => rxusrclk2,
      d => test_pattern_select_core,
      en => E(0),
      q => d4(1)
    );
\resynch[2].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__39\
     port map (
      clk => rxusrclk2,
      d => rx_test_pattern_enable_core,
      en => E(0),
      q => d4(2)
    );
\resynch[3].synchc_inst\: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable__40\
     port map (
      clk => rxusrclk2,
      d => prbs31_rx_enable_core_rega_reg,
      en => E(0),
      q => d4(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_common_ieee_registers is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]\ : out STD_LOGIC;
    regs_rdack : out STD_LOGIC;
    regs_wrack : out STD_LOGIC;
    d1_reg : out STD_LOGIC;
    loopback_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_disable_int : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    d1_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 115 downto 0 );
    core_in_testmode_wire : out STD_LOGIC;
    \prbs_err_count_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \scr_reg_reg[57]\ : out STD_LOGIC;
    \rd_data_reg[7]\ : out STD_LOGIC;
    tx_66_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_7\ : out STD_LOGIC;
    \q_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_9\ : out STD_LOGIC;
    \q_reg[0]_10\ : out STD_LOGIC;
    \q_reg[0]_11\ : out STD_LOGIC;
    \pcs_test_pattern_error_count_reg[15]\ : out STD_LOGIC;
    clear_test_pattern_err_count : out STD_LOGIC;
    \pcs_ber_count_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pcs_error_block_count_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_1_9_we : out STD_LOGIC;
    \q_reg[0]_12\ : out STD_LOGIC;
    \rddata_out_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prbs31_rx_enable_core_int : out STD_LOGIC;
    indirect_read_reg : out STD_LOGIC;
    prbs31_tx_enable_core_int : out STD_LOGIC;
    rddata_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    core_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    pcs_hi_ber_core_i : in STD_LOGIC;
    pcs_rx_link_up_core_sync_int : in STD_LOGIC;
    global_pmd_rx_signal_detect_core_i : in STD_LOGIC;
    reg_3_1_re : in STD_LOGIC;
    rdack0 : in STD_LOGIC;
    mgmt_rnw : in STD_LOGIC;
    \shift_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \addr_reg_reg[20]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    prbs31_rx_enable_core_regb_reg : in STD_LOGIC;
    new_tx_test_seed : in STD_LOGIC;
    \tx_test_patt_seed_sel_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_66_enc_out_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : in STD_LOGIC;
    \addr_reg_reg[5]\ : in STD_LOGIC;
    \state_reg[2]_1\ : in STD_LOGIC;
    read_reg_reg : in STD_LOGIC;
    \addr_reg_reg[16]\ : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    \state_reg[1]_1\ : in STD_LOGIC;
    \addr_reg_reg[0]\ : in STD_LOGIC;
    read_reg_reg_0 : in STD_LOGIC;
    \state_reg[2]_2\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \prbs31_err_count_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcs_reset_clear_core_intr : in STD_LOGIC;
    resetdone : in STD_LOGIC;
    pma_pmd_status_tx_fault_core_int : in STD_LOGIC;
    \pcs_error_block_count_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pcs_ber_count_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \shift_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \shift_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \shift_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \shift_reg_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \shift_reg_reg[15]_2\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \shift_reg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \shift_reg_reg[15]_4\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \shift_reg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \state_reg[2]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \prbs_err_count_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \shift_reg_reg[15]_5\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    read_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_common_ieee_registers : entity is "ten_gig_eth_pcs_pma_v6_0_3_common_ieee_registers";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_common_ieee_registers;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_common_ieee_registers is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^d1_reg\ : STD_LOGIC;
  signal \^d1_reg_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^loopback_ctrl\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC;
  signal \^prbs_err_count_reg[0]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^pseudo_rand_seeds_int\ : STD_LOGIC_VECTOR ( 115 downto 0 );
  signal \^q_reg[0]\ : STD_LOGIC;
  signal \^q_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg[0]_10\ : STD_LOGIC;
  signal \^q_reg[0]_11\ : STD_LOGIC;
  signal \^q_reg[0]_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg[0]_4\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg[0]_7\ : STD_LOGIC;
  signal \^q_reg[0]_8\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q_reg[0]_9\ : STD_LOGIC;
  signal rddata : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \rddata_out[10]_i_10_n_0\ : STD_LOGIC;
  signal \rddata_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \rddata_out[11]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[12]_i_10_n_0\ : STD_LOGIC;
  signal \rddata_out[12]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[13]_i_11_n_0\ : STD_LOGIC;
  signal \rddata_out[13]_i_12_n_0\ : STD_LOGIC;
  signal \rddata_out[13]_i_6_n_0\ : STD_LOGIC;
  signal \rddata_out[14]_i_10_n_0\ : STD_LOGIC;
  signal \rddata_out[14]_i_13_n_0\ : STD_LOGIC;
  signal \rddata_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \rddata_out[14]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[14]_i_9_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_11_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_12_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_16_n_0\ : STD_LOGIC;
  signal \rddata_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \rddata_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \rddata_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \rddata_out[2]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[2]_i_9_n_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_12_n_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_14_n_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_16_n_0\ : STD_LOGIC;
  signal \rddata_out[3]_i_9_n_0\ : STD_LOGIC;
  signal \rddata_out[4]_i_12_n_0\ : STD_LOGIC;
  signal \rddata_out[4]_i_7_n_0\ : STD_LOGIC;
  signal \rddata_out[4]_i_8_n_0\ : STD_LOGIC;
  signal \rddata_out[5]_i_7_n_0\ : STD_LOGIC;
  signal \rddata_out[6]_i_10_n_0\ : STD_LOGIC;
  signal \rddata_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \rddata_out[7]_i_11_n_0\ : STD_LOGIC;
  signal \rddata_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \rddata_out[7]_i_8_n_0\ : STD_LOGIC;
  signal \^rddata_out_reg[0]_0\ : STD_LOGIC;
  signal re_prev : STD_LOGIC;
  signal reg_1_0_0_n_1 : STD_LOGIC;
  signal reg_1_0_11_n_0 : STD_LOGIC;
  signal reg_1_0_15_n_1 : STD_LOGIC;
  signal reg_1_0_15_n_10 : STD_LOGIC;
  signal reg_1_0_15_n_11 : STD_LOGIC;
  signal reg_1_0_15_n_12 : STD_LOGIC;
  signal reg_1_0_15_n_13 : STD_LOGIC;
  signal reg_1_0_15_n_14 : STD_LOGIC;
  signal reg_1_0_15_n_2 : STD_LOGIC;
  signal reg_1_0_15_n_3 : STD_LOGIC;
  signal reg_1_0_15_n_4 : STD_LOGIC;
  signal reg_1_0_15_n_5 : STD_LOGIC;
  signal reg_1_0_15_n_8 : STD_LOGIC;
  signal reg_1_0_15_n_9 : STD_LOGIC;
  signal reg_1_10_0_n_0 : STD_LOGIC;
  signal reg_1_1_2_n_1 : STD_LOGIC;
  signal \reg_1_8_11__0\ : STD_LOGIC;
  signal reg_1_8_11_n_1 : STD_LOGIC;
  signal reg_1_9_0_n_1 : STD_LOGIC;
  signal reg_1_9_0_n_2 : STD_LOGIC;
  signal reg_3_0_11_n_0 : STD_LOGIC;
  signal reg_3_0_11_n_2 : STD_LOGIC;
  signal reg_3_0_11_n_3 : STD_LOGIC;
  signal reg_3_0_11_n_4 : STD_LOGIC;
  signal \reg_3_0_15__0\ : STD_LOGIC;
  signal reg_3_0_15_n_1 : STD_LOGIC;
  signal reg_3_0_15_n_10 : STD_LOGIC;
  signal reg_3_0_15_n_11 : STD_LOGIC;
  signal reg_3_0_15_n_13 : STD_LOGIC;
  signal reg_3_0_15_n_14 : STD_LOGIC;
  signal reg_3_0_15_n_23 : STD_LOGIC;
  signal reg_3_0_15_n_24 : STD_LOGIC;
  signal reg_3_0_15_n_25 : STD_LOGIC;
  signal reg_3_0_15_n_26 : STD_LOGIC;
  signal reg_3_0_15_n_27 : STD_LOGIC;
  signal reg_3_0_15_n_28 : STD_LOGIC;
  signal reg_3_0_15_n_29 : STD_LOGIC;
  signal reg_3_0_15_n_3 : STD_LOGIC;
  signal reg_3_0_15_n_30 : STD_LOGIC;
  signal reg_3_0_15_n_31 : STD_LOGIC;
  signal reg_3_0_15_n_5 : STD_LOGIC;
  signal reg_3_0_15_n_7 : STD_LOGIC;
  signal reg_3_0_15_n_9 : STD_LOGIC;
  signal reg_3_0_15_we : STD_LOGIC;
  signal reg_3_1_2_n_1 : STD_LOGIC;
  signal \reg_3_32_0__0\ : STD_LOGIC;
  signal \reg_3_32_12__0\ : STD_LOGIC;
  signal reg_3_32_12_n_1 : STD_LOGIC;
  signal \reg_3_32_1__0\ : STD_LOGIC;
  signal reg_3_32_1_n_1 : STD_LOGIC;
  signal reg_3_33 : STD_LOGIC_VECTOR ( 14 to 14 );
  signal reg_3_33_13_8_n_0 : STD_LOGIC;
  signal reg_3_33_13_8_n_1 : STD_LOGIC;
  signal reg_3_33_13_8_n_2 : STD_LOGIC;
  signal reg_3_33_13_8_n_3 : STD_LOGIC;
  signal reg_3_33_13_8_n_4 : STD_LOGIC;
  signal reg_3_33_13_8_n_5 : STD_LOGIC;
  signal reg_3_33_14_n_1 : STD_LOGIC;
  signal reg_3_33_15_n_1 : STD_LOGIC;
  signal reg_3_33_15_n_2 : STD_LOGIC;
  signal reg_3_33_15_n_3 : STD_LOGIC;
  signal reg_3_33_15_n_4 : STD_LOGIC;
  signal reg_3_33_15_n_5 : STD_LOGIC;
  signal reg_3_33_7_0_n_0 : STD_LOGIC;
  signal reg_3_33_7_0_n_1 : STD_LOGIC;
  signal reg_3_33_7_0_n_2 : STD_LOGIC;
  signal reg_3_33_7_0_n_3 : STD_LOGIC;
  signal reg_3_33_7_0_n_4 : STD_LOGIC;
  signal reg_3_33_7_0_n_5 : STD_LOGIC;
  signal reg_3_33_7_0_n_6 : STD_LOGIC;
  signal reg_3_33_7_0_n_7 : STD_LOGIC;
  signal reg_3_33_re : STD_LOGIC;
  signal reg_3_34_all_n_1 : STD_LOGIC;
  signal reg_3_34_all_n_2 : STD_LOGIC;
  signal reg_3_34_all_n_20 : STD_LOGIC;
  signal reg_3_34_all_n_21 : STD_LOGIC;
  signal reg_3_34_all_n_22 : STD_LOGIC;
  signal reg_3_34_all_n_23 : STD_LOGIC;
  signal reg_3_34_all_n_24 : STD_LOGIC;
  signal reg_3_34_all_n_25 : STD_LOGIC;
  signal reg_3_34_all_n_26 : STD_LOGIC;
  signal reg_3_35_all_n_0 : STD_LOGIC;
  signal reg_3_35_all_n_1 : STD_LOGIC;
  signal reg_3_35_all_n_18 : STD_LOGIC;
  signal reg_3_36_all_n_1 : STD_LOGIC;
  signal reg_3_36_all_n_2 : STD_LOGIC;
  signal reg_3_36_all_n_20 : STD_LOGIC;
  signal reg_3_36_all_n_21 : STD_LOGIC;
  signal reg_3_36_all_n_22 : STD_LOGIC;
  signal reg_3_36_all_n_3 : STD_LOGIC;
  signal reg_3_37_9_0_n_0 : STD_LOGIC;
  signal reg_3_37_9_0_n_1 : STD_LOGIC;
  signal reg_3_37_9_0_n_2 : STD_LOGIC;
  signal reg_3_37_9_0_n_3 : STD_LOGIC;
  signal reg_3_38_all_n_0 : STD_LOGIC;
  signal reg_3_38_all_n_17 : STD_LOGIC;
  signal reg_3_38_all_n_18 : STD_LOGIC;
  signal reg_3_38_all_n_19 : STD_LOGIC;
  signal reg_3_38_all_n_20 : STD_LOGIC;
  signal reg_3_38_all_n_21 : STD_LOGIC;
  signal reg_3_38_all_n_22 : STD_LOGIC;
  signal reg_3_38_all_n_23 : STD_LOGIC;
  signal reg_3_38_all_n_24 : STD_LOGIC;
  signal reg_3_39_all_n_0 : STD_LOGIC;
  signal reg_3_39_all_n_1 : STD_LOGIC;
  signal reg_3_39_all_n_2 : STD_LOGIC;
  signal reg_3_39_all_n_20 : STD_LOGIC;
  signal reg_3_39_all_n_21 : STD_LOGIC;
  signal reg_3_39_all_n_22 : STD_LOGIC;
  signal reg_3_39_all_n_23 : STD_LOGIC;
  signal reg_3_39_all_n_24 : STD_LOGIC;
  signal reg_3_39_all_n_3 : STD_LOGIC;
  signal reg_3_39_we : STD_LOGIC;
  signal reg_3_40_all_n_1 : STD_LOGIC;
  signal reg_3_40_all_n_18 : STD_LOGIC;
  signal reg_3_40_all_n_19 : STD_LOGIC;
  signal reg_3_40_all_n_20 : STD_LOGIC;
  signal reg_3_40_all_n_21 : STD_LOGIC;
  signal reg_3_40_all_n_22 : STD_LOGIC;
  signal reg_3_40_all_n_23 : STD_LOGIC;
  signal reg_3_40_all_n_24 : STD_LOGIC;
  signal reg_3_40_all_n_25 : STD_LOGIC;
  signal reg_3_40_all_n_26 : STD_LOGIC;
  signal reg_3_41_9_0_n_0 : STD_LOGIC;
  signal reg_3_41_9_0_n_1 : STD_LOGIC;
  signal reg_3_41_9_0_n_13 : STD_LOGIC;
  signal reg_3_41_9_0_n_14 : STD_LOGIC;
  signal reg_3_41_9_0_n_2 : STD_LOGIC;
  signal reg_3_42 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal reg_3_42_5_0_n_9 : STD_LOGIC;
  signal reg_3_43_all_n_10 : STD_LOGIC;
  signal reg_3_43_all_n_11 : STD_LOGIC;
  signal reg_3_43_all_n_12 : STD_LOGIC;
  signal reg_3_43_all_n_13 : STD_LOGIC;
  signal reg_3_43_all_n_14 : STD_LOGIC;
  signal reg_3_43_all_n_15 : STD_LOGIC;
  signal reg_3_43_all_n_16 : STD_LOGIC;
  signal reg_3_43_all_n_17 : STD_LOGIC;
  signal reg_3_43_all_n_18 : STD_LOGIC;
  signal reg_3_43_all_n_19 : STD_LOGIC;
  signal reg_3_43_all_n_2 : STD_LOGIC;
  signal reg_3_43_all_n_20 : STD_LOGIC;
  signal reg_3_43_all_n_3 : STD_LOGIC;
  signal reg_3_43_all_n_4 : STD_LOGIC;
  signal reg_3_43_all_n_6 : STD_LOGIC;
  signal reg_3_43_all_n_7 : STD_LOGIC;
  signal reg_3_43_all_n_8 : STD_LOGIC;
  signal reg_3_43_all_n_9 : STD_LOGIC;
  signal reg_3_43_re : STD_LOGIC;
  signal reg_3_65535_all_n_1 : STD_LOGIC;
  signal reg_3_65535_all_n_19 : STD_LOGIC;
  signal reg_3_65535_all_n_20 : STD_LOGIC;
  signal reg_3_65535_all_n_21 : STD_LOGIC;
  signal reg_3_8 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal reg_3_8_10_n_1 : STD_LOGIC;
  signal reg_3_8_10_n_2 : STD_LOGIC;
  signal reg_3_8_11_n_0 : STD_LOGIC;
  signal reg_3_8_11_n_2 : STD_LOGIC;
  signal reg_3_8_11_n_4 : STD_LOGIC;
  signal \^regs_wrack\ : STD_LOGIC;
  signal wrack_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rddata_out[10]_i_10\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rddata_out[10]_i_5\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rddata_out[11]_i_8\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rddata_out[12]_i_10\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rddata_out[12]_i_8\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rddata_out[13]_i_11\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \rddata_out[13]_i_12\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rddata_out[14]_i_10\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rddata_out[14]_i_13\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rddata_out[14]_i_8\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rddata_out[14]_i_9\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rddata_out[15]_i_11\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rddata_out[15]_i_12\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rddata_out[15]_i_16\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rddata_out[15]_i_3\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \rddata_out[2]_i_8\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \rddata_out[3]_i_12\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rddata_out[3]_i_14\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rddata_out[3]_i_9\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rddata_out[4]_i_7\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \rddata_out[4]_i_8\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rddata_out[5]_i_7\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \rddata_out[6]_i_10\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rddata_out[7]_i_11\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rddata_out[7]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rddata_out[7]_i_8\ : label is "soft_lutpair129";
begin
  SR(0) <= \^sr\(0);
  d1_reg <= \^d1_reg\;
  d1_reg_0(15 downto 0) <= \^d1_reg_0\(15 downto 0);
  loopback_ctrl(0) <= \^loopback_ctrl\(0);
  \prbs_err_count_reg[0]\(4 downto 0) <= \^prbs_err_count_reg[0]\(4 downto 0);
  pseudo_rand_seeds_int(115 downto 0) <= \^pseudo_rand_seeds_int\(115 downto 0);
  \q_reg[0]\ <= \^q_reg[0]\;
  \q_reg[0]_0\(0) <= \^q_reg[0]_0\(0);
  \q_reg[0]_1\(0) <= \^q_reg[0]_1\(0);
  \q_reg[0]_10\ <= \^q_reg[0]_10\;
  \q_reg[0]_11\ <= \^q_reg[0]_11\;
  \q_reg[0]_2\(0) <= \^q_reg[0]_2\(0);
  \q_reg[0]_4\(0) <= \^q_reg[0]_4\(0);
  \q_reg[0]_7\ <= \^q_reg[0]_7\;
  \q_reg[0]_8\(0) <= \^q_reg[0]_8\(0);
  \q_reg[0]_9\ <= \^q_reg[0]_9\;
  \rddata_out_reg[0]_0\ <= \^rddata_out_reg[0]_0\;
  regs_wrack <= \^regs_wrack\;
rdack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rdack0,
      Q => regs_rdack,
      R => '0'
    );
\rddata_out[10]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(11),
      I1 => \addr_reg_reg[20]\(10),
      I2 => \addr_reg_reg[20]\(9),
      I3 => \addr_reg_reg[20]\(8),
      I4 => \addr_reg_reg[20]\(7),
      O => \rddata_out[10]_i_10_n_0\
    );
\rddata_out[10]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \addr_reg_reg[20]\(15),
      I1 => \addr_reg_reg[20]\(14),
      I2 => \addr_reg_reg[20]\(13),
      O => \rddata_out[10]_i_5_n_0\
    );
\rddata_out[11]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \addr_reg_reg[20]\(3),
      I1 => \addr_reg_reg[20]\(5),
      I2 => \addr_reg_reg[20]\(0),
      I3 => \addr_reg_reg[20]\(4),
      O => \rddata_out[11]_i_8_n_0\
    );
\rddata_out[12]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(15),
      I1 => \addr_reg_reg[20]\(14),
      I2 => \addr_reg_reg[20]\(13),
      I3 => \addr_reg_reg[20]\(12),
      O => \rddata_out[12]_i_10_n_0\
    );
\rddata_out[12]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \addr_reg_reg[20]\(2),
      I1 => \addr_reg_reg[20]\(3),
      O => \rddata_out[12]_i_8_n_0\
    );
\rddata_out[13]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addr_reg_reg[20]\(4),
      I1 => \addr_reg_reg[20]\(0),
      O => \rddata_out[13]_i_11_n_0\
    );
\rddata_out[13]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addr_reg_reg[20]\(5),
      I1 => \addr_reg_reg[20]\(3),
      O => \rddata_out[13]_i_12_n_0\
    );
\rddata_out[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFEFFFFFFFE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(0),
      I1 => \addr_reg_reg[20]\(1),
      I2 => \addr_reg_reg[20]\(2),
      I3 => \addr_reg_reg[20]\(5),
      I4 => \addr_reg_reg[20]\(4),
      I5 => \addr_reg_reg[20]\(3),
      O => \rddata_out[13]_i_6_n_0\
    );
\rddata_out[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFBFFF"
    )
        port map (
      I0 => \^q_reg[0]_11\,
      I1 => \addr_reg_reg[20]\(16),
      I2 => read_reg,
      I3 => \state_reg[1]\,
      I4 => \state_reg[0]\(0),
      I5 => \state_reg[2]\,
      O => \rddata_out[14]_i_1_n_0\
    );
\rddata_out[14]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \addr_reg_reg[20]\(3),
      I1 => \addr_reg_reg[20]\(4),
      I2 => \addr_reg_reg[20]\(1),
      I3 => \addr_reg_reg[20]\(2),
      O => \rddata_out[14]_i_10_n_0\
    );
\rddata_out[14]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \addr_reg_reg[20]\(2),
      I1 => \addr_reg_reg[20]\(1),
      O => \rddata_out[14]_i_13_n_0\
    );
\rddata_out[14]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \addr_reg_reg[20]\(5),
      I1 => \addr_reg_reg[20]\(0),
      O => \rddata_out[14]_i_8_n_0\
    );
\rddata_out[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(2),
      I1 => \addr_reg_reg[20]\(4),
      I2 => \addr_reg_reg[20]\(3),
      I3 => \addr_reg_reg[20]\(1),
      O => \rddata_out[14]_i_9_n_0\
    );
\rddata_out[15]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \addr_reg_reg[20]\(1),
      I1 => \addr_reg_reg[20]\(3),
      I2 => \addr_reg_reg[20]\(2),
      O => \rddata_out[15]_i_11_n_0\
    );
\rddata_out[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \addr_reg_reg[20]\(3),
      I1 => \addr_reg_reg[20]\(5),
      O => \rddata_out[15]_i_12_n_0\
    );
\rddata_out[15]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \addr_reg_reg[20]\(4),
      I1 => \addr_reg_reg[20]\(1),
      I2 => \addr_reg_reg[20]\(2),
      O => \rddata_out[15]_i_16_n_0\
    );
\rddata_out[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rddata_out_reg[0]_0\,
      I1 => \addr_reg_reg[20]\(2),
      I2 => \addr_reg_reg[20]\(1),
      I3 => \addr_reg_reg[20]\(0),
      O => \rddata_out[15]_i_3_n_0\
    );
\rddata_out[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4001"
    )
        port map (
      I0 => \rddata_out[3]_i_12_n_0\,
      I1 => \addr_reg_reg[20]\(9),
      I2 => \addr_reg_reg[20]\(8),
      I3 => \addr_reg_reg[20]\(10),
      O => \rddata_out[1]_i_3_n_0\
    );
\rddata_out[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFEAFFEAFFEAFFEA"
    )
        port map (
      I0 => \rddata_out[2]_i_9_n_0\,
      I1 => \addr_reg_reg[20]\(2),
      I2 => \addr_reg_reg[20]\(3),
      I3 => \addr_reg_reg[20]\(4),
      I4 => \addr_reg_reg[20]\(1),
      I5 => \addr_reg_reg[20]\(5),
      O => \rddata_out[1]_i_5_n_0\
    );
\rddata_out[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \addr_reg_reg[20]\(5),
      I1 => \addr_reg_reg[20]\(3),
      I2 => \addr_reg_reg[20]\(1),
      O => \rddata_out[2]_i_8_n_0\
    );
\rddata_out[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \addr_reg_reg[20]\(14),
      I1 => \addr_reg_reg[20]\(15),
      I2 => \addr_reg_reg[20]\(13),
      O => \rddata_out[2]_i_9_n_0\
    );
\rddata_out[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFE"
    )
        port map (
      I0 => \rddata_out[4]_i_12_n_0\,
      I1 => \addr_reg_reg[20]\(13),
      I2 => \addr_reg_reg[20]\(12),
      I3 => \addr_reg_reg[20]\(14),
      O => \rddata_out[3]_i_12_n_0\
    );
\rddata_out[3]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \addr_reg_reg[20]\(1),
      I1 => \addr_reg_reg[20]\(3),
      O => \rddata_out[3]_i_14_n_0\
    );
\rddata_out[3]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \addr_reg_reg[20]\(1),
      I1 => \addr_reg_reg[20]\(3),
      O => \rddata_out[3]_i_16_n_0\
    );
\rddata_out[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \addr_reg_reg[20]\(1),
      I1 => \addr_reg_reg[20]\(3),
      O => \rddata_out[3]_i_9_n_0\
    );
\rddata_out[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFFFFFFFFFFF7E"
    )
        port map (
      I0 => \addr_reg_reg[20]\(11),
      I1 => \addr_reg_reg[20]\(10),
      I2 => \addr_reg_reg[20]\(12),
      I3 => \addr_reg_reg[20]\(7),
      I4 => \addr_reg_reg[20]\(6),
      I5 => \addr_reg_reg[20]\(8),
      O => \rddata_out[4]_i_12_n_0\
    );
\rddata_out[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \addr_reg_reg[20]\(10),
      I1 => \addr_reg_reg[20]\(8),
      I2 => \addr_reg_reg[20]\(9),
      O => \rddata_out[4]_i_7_n_0\
    );
\rddata_out[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7E"
    )
        port map (
      I0 => \addr_reg_reg[20]\(14),
      I1 => \addr_reg_reg[20]\(12),
      I2 => \addr_reg_reg[20]\(13),
      O => \rddata_out[4]_i_8_n_0\
    );
\rddata_out[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(1),
      I1 => \addr_reg_reg[20]\(3),
      I2 => \addr_reg_reg[20]\(2),
      O => \rddata_out[5]_i_7_n_0\
    );
\rddata_out[6]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FEFEFEE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(6),
      I1 => \addr_reg_reg[20]\(4),
      I2 => \addr_reg_reg[20]\(5),
      I3 => \addr_reg_reg[20]\(2),
      I4 => \addr_reg_reg[20]\(3),
      O => \rddata_out[6]_i_10_n_0\
    );
\rddata_out[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pma_pmd_type(2),
      I1 => pma_pmd_type(1),
      O => \rddata_out[6]_i_3_n_0\
    );
\rddata_out[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \addr_reg_reg[20]\(5),
      I1 => \addr_reg_reg[20]\(4),
      I2 => \addr_reg_reg[20]\(1),
      I3 => \addr_reg_reg[20]\(2),
      O => \rddata_out[7]_i_11_n_0\
    );
\rddata_out[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \addr_reg_reg[20]\(4),
      I1 => \addr_reg_reg[20]\(2),
      I2 => \addr_reg_reg[20]\(1),
      I3 => \addr_reg_reg[20]\(3),
      I4 => \addr_reg_reg[20]\(5),
      O => \rddata_out[7]_i_2_n_0\
    );
\rddata_out[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7E"
    )
        port map (
      I0 => \addr_reg_reg[20]\(4),
      I1 => \addr_reg_reg[20]\(7),
      I2 => \addr_reg_reg[20]\(6),
      I3 => \rddata_out[10]_i_10_n_0\,
      O => \rddata_out[7]_i_8_n_0\
    );
\rddata_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => reg_1_9_0_n_1,
      Q => rddata_out(0),
      R => \rddata_out[14]_i_1_n_0\
    );
\rddata_out_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => reg_3_33_13_8_n_0,
      Q => rddata_out(10),
      R => \rddata_out[14]_i_1_n_0\
    );
\rddata_out_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => reg_3_39_all_n_0,
      Q => rddata_out(11),
      R => \rddata_out[14]_i_1_n_0\
    );
\rddata_out_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => reg_3_34_all_n_2,
      Q => rddata_out(12),
      R => \rddata_out[14]_i_1_n_0\
    );
\rddata_out_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(13),
      Q => rddata_out(13),
      R => '0'
    );
\rddata_out_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => reg_3_0_15_n_9,
      Q => rddata_out(14),
      R => \rddata_out[14]_i_1_n_0\
    );
\rddata_out_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(15),
      Q => rddata_out(15),
      R => '0'
    );
\rddata_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => reg_1_0_15_n_1,
      Q => rddata_out(1),
      R => \rddata_out[14]_i_1_n_0\
    );
\rddata_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => reg_1_0_15_n_4,
      Q => rddata_out(2),
      R => \rddata_out[14]_i_1_n_0\
    );
\rddata_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => reg_1_0_15_n_2,
      Q => rddata_out(3),
      R => \rddata_out[14]_i_1_n_0\
    );
\rddata_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => rddata(4),
      Q => rddata_out(4),
      R => '0'
    );
\rddata_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => reg_3_36_all_n_1,
      Q => rddata_out(5),
      R => \rddata_out[14]_i_1_n_0\
    );
\rddata_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => reg_3_34_all_n_1,
      Q => rddata_out(6),
      R => \rddata_out[14]_i_1_n_0\
    );
\rddata_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => reg_3_8_10_n_1,
      Q => rddata_out(7),
      R => \rddata_out[14]_i_1_n_0\
    );
\rddata_out_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => reg_3_37_9_0_n_0,
      Q => rddata_out(8),
      R => \rddata_out[14]_i_1_n_0\
    );
\rddata_out_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => reg_3_39_all_n_1,
      Q => rddata_out(9),
      R => \rddata_out[14]_i_1_n_0\
    );
reg_1_0_0: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register
     port map (
      \addr_reg_reg[3]\(3 downto 0) => \addr_reg_reg[20]\(3 downto 0),
      coreclk => coreclk,
      data_out_reg => \^q_reg[0]\,
      loopback_ctrl(0) => \^loopback_ctrl\(0),
      \q_reg[0]_0\ => reg_1_10_0_n_0,
      \rddata_out_reg[0]\ => reg_1_0_0_n_1,
      \shift_reg_reg[0]\ => reg_1_0_15_n_13
    );
reg_1_0_11: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_36
     port map (
      coreclk => coreclk,
      data_out_reg => \^q_reg[0]\,
      \rddata_out_reg[11]\ => reg_1_0_11_n_0,
      \shift_reg_reg[11]\ => reg_1_0_15_n_14
    );
reg_1_0_15: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized0\
     port map (
      Q(2) => Q(3),
      Q(1 downto 0) => Q(1 downto 0),
      \addr_reg_reg[0]\ => reg_3_0_15_n_27,
      \addr_reg_reg[0]_0\ => reg_3_40_all_n_22,
      \addr_reg_reg[0]_1\ => reg_3_37_9_0_n_2,
      \addr_reg_reg[0]_2\ => \rddata_out[13]_i_6_n_0\,
      \addr_reg_reg[0]_3\ => reg_3_43_all_n_8,
      \addr_reg_reg[0]_4\ => reg_3_34_all_n_22,
      \addr_reg_reg[0]_5\ => \addr_reg_reg[0]\,
      \addr_reg_reg[11]\ => \rddata_out[10]_i_10_n_0\,
      \addr_reg_reg[12]\ => \^rddata_out_reg[0]_0\,
      \addr_reg_reg[13]\ => reg_3_43_all_n_2,
      \addr_reg_reg[15]\ => \rddata_out[12]_i_10_n_0\,
      \addr_reg_reg[16]\ => \addr_reg_reg[16]\,
      \addr_reg_reg[18]\ => reg_1_9_0_n_2,
      \addr_reg_reg[19]\ => reg_3_0_11_n_2,
      \addr_reg_reg[1]\ => reg_3_34_all_n_26,
      \addr_reg_reg[1]_0\ => reg_3_33_7_0_n_4,
      \addr_reg_reg[1]_1\ => \rddata_out[15]_i_11_n_0\,
      \addr_reg_reg[1]_2\ => \rddata_out[3]_i_9_n_0\,
      \addr_reg_reg[20]\(16 downto 8) => \addr_reg_reg[20]\(20 downto 12),
      \addr_reg_reg[20]\(7 downto 0) => \addr_reg_reg[20]\(7 downto 0),
      \addr_reg_reg[2]\ => \rddata_out[1]_i_5_n_0\,
      \addr_reg_reg[2]_0\ => \rddata_out[15]_i_3_n_0\,
      \addr_reg_reg[5]\ => reg_3_33_7_0_n_0,
      \addr_reg_reg[5]_0\ => reg_1_1_2_n_1,
      \addr_reg_reg[5]_1\ => \rddata_out[7]_i_11_n_0\,
      \addr_reg_reg[6]\ => \^q_reg[0]_9\,
      \addr_reg_reg[8]\ => reg_3_8_11_n_2,
      \addr_reg_reg[9]\ => \rddata_out[1]_i_3_n_0\,
      coreclk => coreclk,
      loopback_ctrl(0) => \^loopback_ctrl\(0),
      p_0_in => p_0_in,
      pcs_reset_clear_core_intr => pcs_reset_clear_core_intr,
      pma_pmd_type(1 downto 0) => pma_pmd_type(2 downto 1),
      \q_reg[0]_0\ => reg_1_0_15_n_5,
      \q_reg[0]_1\ => \^q_reg[0]\,
      \q_reg[0]_2\ => reg_1_0_15_n_13,
      \q_reg[0]_3\ => reg_1_0_15_n_14,
      \q_reg[0]_4\ => reg_1_8_11_n_1,
      \q_reg[0]_5\ => reg_1_0_11_n_0,
      \q_reg[2]\ => reg_3_0_15_n_29,
      \q_reg[3]\ => reg_3_40_all_n_23,
      \rddata_out_reg[11]\ => reg_1_0_15_n_9,
      \rddata_out_reg[13]\ => reg_1_0_15_n_3,
      \rddata_out_reg[15]\ => reg_1_0_15_n_11,
      \rddata_out_reg[1]\ => reg_1_0_15_n_1,
      \rddata_out_reg[2]\ => reg_1_0_15_n_4,
      \rddata_out_reg[3]\ => reg_1_0_15_n_2,
      \rddata_out_reg[5]\ => reg_1_0_15_n_10,
      \rddata_out_reg[7]\ => reg_1_0_15_n_12,
      \rddata_out_reg[9]\ => reg_1_0_15_n_8,
      reg_1_9_we => reg_1_9_we,
      reset => reset,
      resetdone => resetdone,
      \state_reg[2]\ => \state_reg[2]_1\
    );
reg_1_10_0: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized23\
     port map (
      coreclk => coreclk,
      data_out_reg => \^q_reg[0]\,
      global_pmd_rx_signal_detect_core_i => global_pmd_rx_signal_detect_core_i,
      \rddata_out_reg[0]\ => reg_1_10_0_n_0
    );
reg_1_1_2: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized1\
     port map (
      \addr_reg_reg[20]\(10 downto 6) => \addr_reg_reg[20]\(20 downto 16),
      \addr_reg_reg[20]\(5 downto 0) => \addr_reg_reg[20]\(5 downto 0),
      coreclk => coreclk,
      global_pmd_rx_signal_detect_core_i => global_pmd_rx_signal_detect_core_i,
      p_0_in => p_0_in,
      pma_pmd_type(0) => pma_pmd_type(2),
      \q_reg[0]_0\ => \^q_reg[0]_11\,
      \rddata_out_reg[2]\ => reg_1_1_2_n_1,
      read_reg_reg => read_reg_reg_0,
      reset => reset,
      \state_reg[2]\ => \state_reg[2]_1\
    );
reg_1_8_11: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized2\
     port map (
      \addr_reg_reg[20]\(8 downto 4) => \addr_reg_reg[20]\(20 downto 16),
      \addr_reg_reg[20]\(3 downto 0) => \addr_reg_reg[20]\(3 downto 0),
      coreclk => coreclk,
      p_0_in => p_0_in,
      pma_pmd_status_tx_fault_core_int => pma_pmd_status_tx_fault_core_int,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      \rddata_out_reg[7]\ => reg_1_8_11_n_1,
      read_reg_reg => read_reg_reg_0,
      reg_1_8_11 => \reg_1_8_11__0\,
      reset => reset,
      \state_reg[2]\ => \state_reg[2]_1\
    );
reg_1_9_0: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_37
     port map (
      \addr_reg_reg[12]\ => \^rddata_out_reg[0]_0\,
      \addr_reg_reg[18]\(5 downto 4) => \addr_reg_reg[20]\(18 downto 17),
      \addr_reg_reg[18]\(3 downto 0) => \addr_reg_reg[20]\(3 downto 0),
      \addr_reg_reg[1]\ => reg_3_65535_all_n_20,
      \addr_reg_reg[1]_0\ => reg_1_0_0_n_1,
      \addr_reg_reg[2]\ => \rddata_out[1]_i_5_n_0\,
      \addr_reg_reg[3]\ => reg_3_41_9_0_n_2,
      coreclk => coreclk,
      data_out_reg => \^q_reg[0]\,
      p_0_in => p_0_in,
      pma_pmd_type(0) => pma_pmd_type(0),
      \q_reg[0]_0\ => reg_1_9_0_n_2,
      \q_reg[0]_1\ => reg_3_0_15_n_28,
      \rddata_out_reg[0]\ => reg_1_9_0_n_1,
      \shift_reg_reg[0]\ => \shift_reg_reg[0]\,
      tx_disable_int => tx_disable_int
    );
reg_3_0_11: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_38
     port map (
      \addr_reg_reg[14]\ => \^q_reg[0]_7\,
      \addr_reg_reg[20]\(12 downto 7) => \addr_reg_reg[20]\(20 downto 15),
      \addr_reg_reg[20]\(6 downto 0) => \addr_reg_reg[20]\(6 downto 0),
      \addr_reg_reg[2]\ => reg_1_0_15_n_5,
      \addr_reg_reg[4]\ => \rddata_out[13]_i_11_n_0\,
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      pseudo_rand_seeds_int(0) => \^pseudo_rand_seeds_int\(101),
      \q_reg[0]_0\ => reg_3_0_11_n_0,
      \q_reg[0]_1\ => reg_3_0_11_n_2,
      \rddata_out_reg[11]\ => reg_3_0_11_n_4,
      re_prev_reg => reg_3_0_11_n_3,
      reg_3_0_15_we => reg_3_0_15_we,
      \state_reg[2]\ => reg_3_0_15_n_14,
      \state_reg[2]_0\ => \state_reg[2]_0\,
      \state_reg[2]_1\ => \state_reg[2]_1\
    );
reg_3_0_14: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register_39
     port map (
      Q(0) => \^prbs_err_count_reg[0]\(2),
      core_in_testmode_wire => core_in_testmode_wire,
      coreclk => coreclk,
      d1_reg => \^d1_reg\,
      data_out_reg => \^sr\(0),
      prbs31_rx_enable_core_regb_reg => prbs31_rx_enable_core_regb_reg,
      \state_reg[2]\ => reg_3_0_15_n_13
    );
reg_3_0_15: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized4\
     port map (
      D(0) => reg_3_0_15_n_1,
      E(0) => \^q_reg[0]_0\(0),
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => reg_3_0_15_n_11,
      \addr_reg_reg[0]\ => reg_3_42_5_0_n_9,
      \addr_reg_reg[0]_0\ => \^q_reg[0]_10\,
      \addr_reg_reg[0]_1\ => \addr_reg_reg[0]\,
      \addr_reg_reg[10]\ => \rddata_out[4]_i_7_n_0\,
      \addr_reg_reg[11]\ => \rddata_out[10]_i_10_n_0\,
      \addr_reg_reg[13]\ => reg_3_39_all_n_21,
      \addr_reg_reg[14]\ => \^q_reg[0]_7\,
      \addr_reg_reg[14]_0\ => \rddata_out[2]_i_9_n_0\,
      \addr_reg_reg[15]\ => \rddata_out[10]_i_5_n_0\,
      \addr_reg_reg[15]_0\ => reg_3_43_all_n_3,
      \addr_reg_reg[15]_1\ => reg_3_0_11_n_3,
      \addr_reg_reg[17]\ => reg_1_0_15_n_3,
      \addr_reg_reg[19]\ => reg_3_39_all_n_2,
      \addr_reg_reg[1]\ => reg_3_41_9_0_n_14,
      \addr_reg_reg[1]_0\ => reg_3_1_2_n_1,
      \addr_reg_reg[20]\(15) => \addr_reg_reg[20]\(20),
      \addr_reg_reg[20]\(14 downto 8) => \addr_reg_reg[20]\(17 downto 11),
      \addr_reg_reg[20]\(7 downto 0) => \addr_reg_reg[20]\(7 downto 0),
      \addr_reg_reg[20]_0\ => \^q_reg[0]_11\,
      \addr_reg_reg[2]\ => reg_3_38_all_n_22,
      \addr_reg_reg[2]_0\ => \rddata_out[12]_i_8_n_0\,
      \addr_reg_reg[2]_1\ => reg_1_0_15_n_5,
      \addr_reg_reg[3]\ => reg_3_38_all_n_19,
      \addr_reg_reg[3]_0\ => reg_3_36_all_n_3,
      \addr_reg_reg[3]_1\ => reg_3_38_all_n_21,
      \addr_reg_reg[3]_2\ => reg_3_36_all_n_20,
      \addr_reg_reg[4]\ => reg_3_37_9_0_n_1,
      \addr_reg_reg[4]_0\ => \rddata_out[7]_i_8_n_0\,
      \addr_reg_reg[5]\ => reg_3_35_all_n_0,
      \addr_reg_reg[5]_0\ => \addr_reg_reg[5]\,
      \addr_reg_reg[5]_1\ => \rddata_out[2]_i_8_n_0\,
      \addr_reg_reg[6]\ => \^q_reg[0]_9\,
      \addr_reg_reg[8]\ => reg_3_39_all_n_20,
      \addr_reg_reg[9]\ => reg_3_65535_all_n_1,
      \addr_reg_reg[9]_0\ => \rddata_out[1]_i_3_n_0\,
      clear_test_pattern_err_count => clear_test_pattern_err_count,
      coreclk => coreclk,
      \pcs_ber_count_reg[5]\(0) => \pcs_ber_count_reg[5]\(0),
      \pcs_error_block_count_reg[7]\(0) => \pcs_error_block_count_reg[7]\(0),
      pcs_reset_clear_core_intr => pcs_reset_clear_core_intr,
      \pcs_test_pattern_error_count_reg[15]\ => \pcs_test_pattern_error_count_reg[15]\,
      pseudo_rand_seeds_int(0) => \^pseudo_rand_seeds_int\(105),
      \q_reg[0]_0\(0) => reg_3_0_15_n_3,
      \q_reg[0]_1\(0) => \^q_reg[0]_1\(0),
      \q_reg[0]_10\ => \q_reg[0]_12\,
      \q_reg[0]_11\ => reg_3_33_14_n_1,
      \q_reg[0]_12\ => reg_1_0_15_n_9,
      \q_reg[0]_13\ => \^d1_reg\,
      \q_reg[0]_14\ => reg_3_0_11_n_0,
      \q_reg[0]_2\(0) => reg_3_0_15_n_5,
      \q_reg[0]_3\(0) => \^q_reg[0]_2\(0),
      \q_reg[0]_4\(0) => reg_3_0_15_n_7,
      \q_reg[0]_5\(0) => \^q_reg[0]_4\(0),
      \q_reg[0]_6\ => reg_3_0_15_n_13,
      \q_reg[0]_7\ => reg_3_0_15_n_14,
      \q_reg[0]_8\(0) => \^q_reg[0]_8\(0),
      \q_reg[0]_9\(0) => reg_3_39_we,
      \q_reg[14]\(3 downto 2) => \^d1_reg_0\(14 downto 13),
      \q_reg[14]\(1 downto 0) => \^d1_reg_0\(3 downto 2),
      \q_reg[2]\ => \^sr\(0),
      \rddata_out_reg[10]\ => reg_3_0_15_n_26,
      \rddata_out_reg[13]\ => reg_3_0_15_n_10,
      \rddata_out_reg[13]_0\(0) => rddata(13),
      \rddata_out_reg[14]\ => reg_3_0_15_n_9,
      \rddata_out_reg[15]\ => reg_3_0_15_n_30,
      \rddata_out_reg[1]\ => reg_3_0_15_n_27,
      \rddata_out_reg[2]\ => reg_3_0_15_n_29,
      \rddata_out_reg[3]\ => reg_3_0_15_n_23,
      \rddata_out_reg[4]\ => reg_3_0_15_n_31,
      \rddata_out_reg[7]\ => reg_3_0_15_n_28,
      \rddata_out_reg[9]\ => reg_3_0_15_n_24,
      \rddata_out_reg[9]_0\ => reg_3_0_15_n_25,
      re_prev => re_prev,
      read_reg_reg => read_reg_reg,
      reg_3_0_15 => \reg_3_0_15__0\,
      reg_3_0_15_we => reg_3_0_15_we,
      reg_3_33_re => reg_3_33_re,
      reg_3_43_re => reg_3_43_re,
      reset => reset,
      resetdone => resetdone,
      \state_reg[1]\ => \state_reg[1]\,
      \state_reg[2]\ => \state_reg[2]\,
      \state_reg[2]_0\ => \state_reg[2]_0\,
      \state_reg[2]_1\ => \state_reg[2]_1\,
      \state_reg[2]_2\ => \state_reg[2]_2\
    );
reg_3_1_2: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized5\
     port map (
      \addr_reg_reg[19]\(8 downto 6) => \addr_reg_reg[20]\(19 downto 17),
      \addr_reg_reg[19]\(5 downto 0) => \addr_reg_reg[20]\(5 downto 0),
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      \q_reg[0]_0\ => \^q_reg[0]_10\,
      \rddata_out_reg[2]\ => reg_3_1_2_n_1,
      reg_3_1_re => reg_3_1_re,
      reg_3_32_12 => \reg_3_32_12__0\
    );
reg_3_32_0: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized26\
     port map (
      core_status(0) => core_status(0),
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      reg_3_32_0 => \reg_3_32_0__0\
    );
reg_3_32_1: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized25\
     port map (
      \addr_reg_reg[5]\(2) => \addr_reg_reg[20]\(5),
      \addr_reg_reg[5]\(1 downto 0) => \addr_reg_reg[20]\(3 downto 2),
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      pcs_hi_ber_core_i => pcs_hi_ber_core_i,
      pseudo_rand_seeds_int(0) => \^pseudo_rand_seeds_int\(33),
      \rddata_out_reg[1]\ => reg_3_32_1_n_1,
      reg_3_32_1 => \reg_3_32_1__0\
    );
reg_3_32_12: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized24\
     port map (
      \addr_reg_reg[3]\(3 downto 0) => \addr_reg_reg[20]\(3 downto 0),
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int,
      \rddata_out_reg[12]\ => reg_3_32_12_n_1,
      reg_3_32_12 => \reg_3_32_12__0\
    );
reg_3_33_13_8: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized10\
     port map (
      Q(2) => reg_3_43_all_n_15,
      Q(1) => reg_3_43_all_n_16,
      Q(0) => reg_3_43_all_n_17,
      SR(0) => reg_3_33_15_n_1,
      \addr_reg_reg[13]\ => reg_3_39_all_n_21,
      \addr_reg_reg[15]\ => \rddata_out[10]_i_5_n_0\,
      \addr_reg_reg[2]\ => \rddata_out[14]_i_9_n_0\,
      \addr_reg_reg[3]\ => reg_3_38_all_n_0,
      \addr_reg_reg[4]\ => \rddata_out[15]_i_16_n_0\,
      \addr_reg_reg[5]\(5 downto 0) => \addr_reg_reg[20]\(5 downto 0),
      coreclk => coreclk,
      \pcs_ber_count_reg[5]\(5 downto 0) => \pcs_ber_count_reg[5]_0\(5 downto 0),
      pseudo_rand_seeds_int(2 downto 1) => \^pseudo_rand_seeds_int\(87 downto 86),
      pseudo_rand_seeds_int(0) => \^pseudo_rand_seeds_int\(27),
      \q_reg[0]_0\ => reg_3_0_15_n_26,
      \q_reg[0]_1\ => reg_3_8_10_n_2,
      \q_reg[10]\(0) => \^d1_reg_0\(10),
      \q_reg[10]_0\ => reg_3_40_all_n_19,
      \q_reg[10]_1\ => reg_3_43_all_n_6,
      \rddata_out_reg[10]\ => reg_3_33_13_8_n_0,
      \rddata_out_reg[11]\ => reg_3_33_13_8_n_1,
      \rddata_out_reg[12]\ => reg_3_33_13_8_n_3,
      \rddata_out_reg[13]\ => reg_3_33_13_8_n_2,
      \rddata_out_reg[8]\ => reg_3_33_13_8_n_4,
      \rddata_out_reg[9]\ => reg_3_33_13_8_n_5
    );
reg_3_33_14: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized9\
     port map (
      \addr_reg_reg[2]\ => \rddata_out[14]_i_9_n_0\,
      \addr_reg_reg[2]_0\ => reg_3_43_all_n_4,
      \addr_reg_reg[3]\ => \rddata_out[14]_i_10_n_0\,
      \addr_reg_reg[5]\ => \rddata_out[14]_i_8_n_0\,
      coreclk => coreclk,
      pseudo_rand_seeds_int(0) => \^pseudo_rand_seeds_int\(88),
      \rddata_out_reg[14]\ => reg_3_33_14_n_1,
      re_prev_reg => reg_3_33_15_n_3,
      reg_3_33(0) => reg_3_33(14)
    );
reg_3_33_15: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized8\
     port map (
      Q(0) => reg_3_43_all_n_12,
      SR(0) => reg_3_33_15_n_1,
      \addr_reg_reg[14]\ => \^q_reg[0]_7\,
      \addr_reg_reg[15]\ => reg_3_0_11_n_3,
      \addr_reg_reg[17]\(5) => \addr_reg_reg[20]\(17),
      \addr_reg_reg[17]\(4) => \addr_reg_reg[20]\(6),
      \addr_reg_reg[17]\(3 downto 1) => \addr_reg_reg[20]\(4 downto 2),
      \addr_reg_reg[17]\(0) => \addr_reg_reg[20]\(0),
      \addr_reg_reg[19]\ => reg_3_39_all_n_2,
      \addr_reg_reg[2]\ => \rddata_out[14]_i_9_n_0\,
      \addr_reg_reg[4]\ => \rddata_out[15]_i_16_n_0\,
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      pseudo_rand_seeds_int(0) => \^pseudo_rand_seeds_int\(31),
      \q_reg[0]_0\ => reg_3_33_15_n_3,
      \q_reg[7]\(0) => reg_3_33_15_n_2,
      \rddata_out_reg[15]\ => reg_3_33_15_n_5,
      re_prev_reg_0 => reg_3_33_15_n_4,
      reg_3_32_0 => \reg_3_32_0__0\,
      reg_3_32_1 => \reg_3_32_1__0\,
      reg_3_33(0) => reg_3_33(14),
      reg_3_33_re => reg_3_33_re,
      \state_reg[1]\ => \state_reg[1]_1\,
      \state_reg[2]\ => \state_reg[2]_0\
    );
reg_3_33_7_0: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized11\
     port map (
      Q(0) => reg_3_43_all_n_18,
      SR(0) => reg_3_33_15_n_2,
      \addr_reg_reg[11]\ => \rddata_out[4]_i_12_n_0\,
      \addr_reg_reg[15]\(5 downto 4) => \addr_reg_reg[20]\(15 downto 14),
      \addr_reg_reg[15]\(3) => \addr_reg_reg[20]\(5),
      \addr_reg_reg[15]\(2 downto 0) => \addr_reg_reg[20]\(3 downto 1),
      \addr_reg_reg[1]\ => \rddata_out[5]_i_7_n_0\,
      \addr_reg_reg[4]\ => reg_3_0_15_n_23,
      \addr_reg_reg[6]\ => reg_3_0_15_n_31,
      \addr_reg_reg[6]_0\ => \rddata_out[6]_i_10_n_0\,
      coreclk => coreclk,
      \pcs_error_block_count_reg[7]\(7 downto 0) => \pcs_error_block_count_reg[7]_0\(7 downto 0),
      \q_reg[0]_0\ => reg_3_0_15_n_24,
      \q_reg[2]_0\ => reg_3_41_9_0_n_13,
      \q_reg[6]_0\(1 downto 0) => \^d1_reg_0\(6 downto 5),
      \rddata_out_reg[2]\ => reg_3_33_7_0_n_4,
      \rddata_out_reg[3]\ => reg_3_33_7_0_n_0,
      \rddata_out_reg[4]\ => reg_3_33_7_0_n_1,
      \rddata_out_reg[5]\ => reg_3_33_7_0_n_2,
      \rddata_out_reg[6]\ => reg_3_33_7_0_n_3,
      \rddata_out_reg[7]\(2) => reg_3_33_7_0_n_5,
      \rddata_out_reg[7]\(1) => reg_3_33_7_0_n_6,
      \rddata_out_reg[7]\(0) => reg_3_33_7_0_n_7
    );
reg_3_34_all: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized12\
     port map (
      D(0) => rddata(15),
      E(0) => \q_reg[0]_3\(0),
      Q(0) => Q(0),
      \addr_reg_reg[0]\ => reg_3_35_all_n_18,
      \addr_reg_reg[14]\ => reg_3_33_7_0_n_3,
      \addr_reg_reg[17]\(8) => \addr_reg_reg[20]\(17),
      \addr_reg_reg[17]\(7 downto 5) => \addr_reg_reg[20]\(15 downto 13),
      \addr_reg_reg[17]\(4) => \addr_reg_reg[20]\(5),
      \addr_reg_reg[17]\(3 downto 0) => \addr_reg_reg[20]\(3 downto 0),
      \addr_reg_reg[18]\ => reg_3_36_all_n_2,
      \addr_reg_reg[2]\ => \rddata_out[15]_i_3_n_0\,
      \addr_reg_reg[2]_0\ => reg_3_32_12_n_1,
      \addr_reg_reg[3]\ => reg_1_0_15_n_8,
      \addr_reg_reg[3]_0\ => reg_3_39_all_n_3,
      \addr_reg_reg[3]_1\ => \rddata_out[15]_i_12_n_0\,
      \addr_reg_reg[3]_2\ => reg_3_35_all_n_1,
      \addr_reg_reg[3]_3\ => \rddata_out[11]_i_8_n_0\,
      \addr_reg_reg[4]\ => reg_3_33_15_n_4,
      \addr_reg_reg[5]\ => reg_3_0_15_n_25,
      \addr_reg_reg[5]_0\ => reg_3_39_all_n_24,
      \addr_reg_reg[5]_1\ => reg_3_0_15_n_30,
      \addr_reg_reg[9]\ => \rddata_out[1]_i_3_n_0\,
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      pma_pmd_type(0) => pma_pmd_type(0),
      \pma_pmd_type[1]\ => \rddata_out[6]_i_3_n_0\,
      pseudo_rand_seeds_int(15 downto 0) => \^pseudo_rand_seeds_int\(15 downto 0),
      \q_reg[0]_0\ => reg_1_0_15_n_9,
      \q_reg[0]_1\ => reg_1_0_15_n_11,
      \q_reg[0]_2\ => reg_3_0_15_n_10,
      \q_reg[12]_0\(1) => \^d1_reg_0\(12),
      \q_reg[12]_0\(0) => \^d1_reg_0\(7),
      \q_reg[12]_1\ => reg_3_36_all_n_21,
      \q_reg[15]_0\ => reg_3_65535_all_n_19,
      \q_reg[15]_1\(8) => \^pseudo_rand_seeds_int\(73),
      \q_reg[15]_1\(7 downto 6) => \^pseudo_rand_seeds_int\(70 downto 69),
      \q_reg[15]_1\(5 downto 1) => \^pseudo_rand_seeds_int\(65 downto 61),
      \q_reg[15]_1\(0) => \^pseudo_rand_seeds_int\(43),
      \q_reg[5]_0\(2) => \^prbs_err_count_reg[0]\(4),
      \q_reg[5]_0\(1) => reg_3_42(4),
      \q_reg[5]_0\(0) => \^prbs_err_count_reg[0]\(3),
      \q_reg[6]_0\ => reg_3_40_all_n_25,
      \q_reg[7]_0\ => reg_3_40_all_n_24,
      \rddata_out_reg[11]\ => reg_3_34_all_n_21,
      \rddata_out_reg[12]\ => reg_3_34_all_n_2,
      \rddata_out_reg[1]\ => reg_3_34_all_n_23,
      \rddata_out_reg[2]\ => reg_3_34_all_n_22,
      \rddata_out_reg[3]\ => reg_3_34_all_n_26,
      \rddata_out_reg[4]\ => reg_3_34_all_n_25,
      \rddata_out_reg[5]\ => reg_3_34_all_n_24,
      \rddata_out_reg[6]\ => reg_3_34_all_n_1,
      \rddata_out_reg[7]\ => reg_3_34_all_n_20,
      read_reg_reg => read_reg_reg,
      reg_3_0_15 => \reg_3_0_15__0\,
      \shift_reg_reg[15]\(14 downto 0) => \shift_reg_reg[15]\(14 downto 0),
      \state_reg[1]\ => \state_reg[1]_0\,
      \state_reg[2]\ => \state_reg[2]_2\
    );
reg_3_35_all: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized13\
     port map (
      D(15 downto 1) => \shift_reg_reg[15]_0\(14 downto 0),
      D(0) => reg_3_0_15_n_5,
      E(0) => \^q_reg[0]_2\(0),
      Q(0) => reg_3_43_all_n_13,
      \addr_reg_reg[5]\(5 downto 0) => \addr_reg_reg[20]\(5 downto 0),
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      pseudo_rand_seeds_int(15 downto 0) => \^pseudo_rand_seeds_int\(31 downto 16),
      \q_reg[13]_0\ => reg_3_40_all_n_18,
      \q_reg[13]_1\ => reg_3_38_all_n_23,
      \q_reg[4]_0\ => reg_3_33_13_8_n_3,
      \q_reg[5]_0\ => reg_3_33_13_8_n_2,
      \q_reg[7]_0\ => reg_3_37_9_0_n_3,
      \rddata_out_reg[12]\ => reg_3_35_all_n_18,
      \rddata_out_reg[13]\ => reg_3_35_all_n_0,
      \rddata_out_reg[7]\ => reg_3_35_all_n_1
    );
reg_3_36_all: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized14\
     port map (
      E(0) => E(0),
      Q(0) => Q(0),
      \addr_reg_reg[14]\ => \^q_reg[0]_7\,
      \addr_reg_reg[17]\ => reg_1_0_15_n_10,
      \addr_reg_reg[1]\ => reg_3_34_all_n_24,
      \addr_reg_reg[20]\(12 downto 7) => \addr_reg_reg[20]\(20 downto 15),
      \addr_reg_reg[20]\(6 downto 0) => \addr_reg_reg[20]\(6 downto 0),
      \addr_reg_reg[2]\ => reg_3_33_7_0_n_2,
      \addr_reg_reg[2]_0\ => \rddata_out[14]_i_13_n_0\,
      \addr_reg_reg[5]\ => reg_3_0_15_n_25,
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      pseudo_rand_seeds_int(15 downto 0) => \^pseudo_rand_seeds_int\(47 downto 32),
      \q_reg[0]_0\ => reg_3_36_all_n_2,
      \q_reg[12]_0\(2) => \^pseudo_rand_seeds_int\(102),
      \q_reg[12]_0\(1 downto 0) => \^pseudo_rand_seeds_int\(95 downto 94),
      \q_reg[12]_1\(0) => reg_3_43_all_n_14,
      \q_reg[5]_0\ => reg_3_41_9_0_n_1,
      \rddata_out_reg[12]\ => reg_3_36_all_n_21,
      \rddata_out_reg[14]\ => reg_3_36_all_n_3,
      \rddata_out_reg[15]\ => reg_3_36_all_n_20,
      \rddata_out_reg[4]\ => reg_3_36_all_n_22,
      \rddata_out_reg[5]\ => reg_3_36_all_n_1,
      \shift_reg_reg[15]\(14 downto 0) => \shift_reg_reg[15]_1\(14 downto 0),
      \state_reg[1]\ => \state_reg[1]_0\,
      \state_reg[2]\ => \state_reg[2]_0\
    );
reg_3_37_9_0: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized15\
     port map (
      D(9 downto 1) => \shift_reg_reg[9]\(8 downto 0),
      D(0) => reg_3_0_15_n_7,
      E(0) => \^q_reg[0]_4\(0),
      Q(0) => reg_3_43_all_n_20,
      \addr_reg_reg[13]\ => \rddata_out[3]_i_12_n_0\,
      \addr_reg_reg[14]\ => reg_3_40_all_n_20,
      \addr_reg_reg[1]\ => \rddata_out[3]_i_14_n_0\,
      \addr_reg_reg[20]\(7 downto 5) => \addr_reg_reg[20]\(20 downto 18),
      \addr_reg_reg[20]\(4 downto 0) => \addr_reg_reg[20]\(4 downto 0),
      \addr_reg_reg[3]\ => reg_1_0_15_n_8,
      \addr_reg_reg[5]\ => reg_3_0_15_n_25,
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      pseudo_rand_seeds_int(5 downto 4) => \^pseudo_rand_seeds_int\(114 downto 113),
      pseudo_rand_seeds_int(3) => \^pseudo_rand_seeds_int\(109),
      pseudo_rand_seeds_int(2 downto 1) => \^pseudo_rand_seeds_int\(82 downto 81),
      pseudo_rand_seeds_int(0) => \^pseudo_rand_seeds_int\(24),
      \q_reg[0]_0\ => reg_3_37_9_0_n_1,
      \q_reg[3]_0\ => reg_3_39_all_n_22,
      \rddata_out_reg[3]\ => reg_3_37_9_0_n_2,
      \rddata_out_reg[7]\ => reg_3_37_9_0_n_3,
      \rddata_out_reg[8]\ => reg_3_37_9_0_n_0,
      \scr_reg_reg[57]\(9 downto 0) => \^pseudo_rand_seeds_int\(57 downto 48)
    );
reg_3_38_all: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized16\
     port map (
      D(15 downto 1) => \shift_reg_reg[15]_2\(14 downto 0),
      D(0) => reg_3_0_15_n_3,
      E(0) => \^q_reg[0]_1\(0),
      Q(1 downto 0) => \^prbs_err_count_reg[0]\(1 downto 0),
      \addr_reg_reg[17]\(7 downto 6) => \addr_reg_reg[20]\(17 downto 16),
      \addr_reg_reg[17]\(5 downto 0) => \addr_reg_reg[20]\(5 downto 0),
      \addr_reg_reg[1]\ => reg_3_65535_all_n_21,
      \addr_reg_reg[2]\ => reg_1_0_15_n_5,
      \addr_reg_reg[2]_0\ => reg_3_34_all_n_23,
      \addr_reg_reg[4]\ => \rddata_out[13]_i_11_n_0\,
      \addr_reg_reg[5]\ => \rddata_out[13]_i_12_n_0\,
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      pseudo_rand_seeds_int(15 downto 0) => \^pseudo_rand_seeds_int\(73 downto 58),
      \q_reg[0]_0\ => reg_3_38_all_n_21,
      \q_reg[0]_1\ => reg_3_38_all_n_22,
      \q_reg[0]_2\ => \^d1_reg\,
      \q_reg[14]_0\(6) => \^pseudo_rand_seeds_int\(104),
      \q_reg[14]_0\(5 downto 4) => \^pseudo_rand_seeds_int\(14 downto 13),
      \q_reg[14]_0\(3 downto 1) => \^pseudo_rand_seeds_int\(10 downto 8),
      \q_reg[14]_0\(0) => \^pseudo_rand_seeds_int\(0),
      \rddata_out_reg[0]\ => reg_3_38_all_n_24,
      \rddata_out_reg[10]\ => reg_3_38_all_n_0,
      \rddata_out_reg[13]\ => reg_3_38_all_n_23,
      \rddata_out_reg[14]\ => reg_3_38_all_n_19,
      \rddata_out_reg[1]\ => reg_3_38_all_n_20,
      \rddata_out_reg[8]\ => reg_3_38_all_n_18,
      \rddata_out_reg[9]\ => reg_3_38_all_n_17
    );
reg_3_39_all: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized17\
     port map (
      E(0) => reg_3_39_we,
      Q(0) => reg_3_43_all_n_19,
      \addr_reg_reg[14]\ => reg_3_40_all_n_21,
      \addr_reg_reg[19]\(16 downto 15) => \addr_reg_reg[20]\(19 downto 18),
      \addr_reg_reg[19]\(14 downto 6) => \addr_reg_reg[20]\(16 downto 8),
      \addr_reg_reg[19]\(5 downto 0) => \addr_reg_reg[20]\(5 downto 0),
      \addr_reg_reg[2]\ => \rddata_out[15]_i_3_n_0\,
      \addr_reg_reg[3]\ => reg_1_0_15_n_8,
      \addr_reg_reg[5]\ => reg_3_0_15_n_25,
      \addr_reg_reg[5]_0\ => reg_3_0_11_n_4,
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      pseudo_rand_seeds_int(15 downto 0) => \^pseudo_rand_seeds_int\(89 downto 74),
      \q_reg[0]_0\ => reg_1_0_15_n_9,
      \q_reg[0]_1\ => reg_1_0_11_n_0,
      \q_reg[0]_2\ => reg_3_0_15_n_28,
      \q_reg[0]_3\ => reg_3_33_15_n_5,
      \q_reg[11]_0\(0) => \^d1_reg_0\(11),
      \q_reg[11]_1\ => reg_3_34_all_n_21,
      \q_reg[3]_0\ => reg_3_33_13_8_n_1,
      \q_reg[9]_0\(6) => \^pseudo_rand_seeds_int\(115),
      \q_reg[9]_0\(5) => \^pseudo_rand_seeds_int\(112),
      \q_reg[9]_0\(4) => \^pseudo_rand_seeds_int\(57),
      \q_reg[9]_0\(3) => \^pseudo_rand_seeds_int\(54),
      \q_reg[9]_0\(2) => \^pseudo_rand_seeds_int\(25),
      \q_reg[9]_0\(1) => \^pseudo_rand_seeds_int\(22),
      \q_reg[9]_0\(0) => \^pseudo_rand_seeds_int\(19),
      \rddata_out_reg[10]\ => reg_3_39_all_n_21,
      \rddata_out_reg[11]\ => reg_3_39_all_n_0,
      \rddata_out_reg[15]\ => reg_3_39_all_n_3,
      \rddata_out_reg[3]\ => reg_3_39_all_n_22,
      \rddata_out_reg[5]\ => reg_3_39_all_n_23,
      \rddata_out_reg[6]\ => reg_3_39_all_n_24,
      \rddata_out_reg[7]\ => reg_3_39_all_n_20,
      \rddata_out_reg[9]\ => reg_3_39_all_n_1,
      re_prev_reg => reg_3_39_all_n_2,
      reg_1_8_11 => \reg_1_8_11__0\,
      \shift_reg_reg[15]\(15 downto 0) => \shift_reg_reg[15]_3\(15 downto 0)
    );
reg_3_40_all: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized18\
     port map (
      E(0) => \q_reg[0]_6\(0),
      Q(0) => Q(0),
      \addr_reg_reg[17]\(11 downto 8) => \addr_reg_reg[20]\(17 downto 14),
      \addr_reg_reg[17]\(7 downto 0) => \addr_reg_reg[20]\(7 downto 0),
      \addr_reg_reg[18]\ => reg_3_8_11_n_0,
      \addr_reg_reg[1]\ => reg_3_33_13_8_n_4,
      \addr_reg_reg[1]_0\ => reg_3_33_13_8_n_5,
      \addr_reg_reg[1]_1\ => \rddata_out[3]_i_16_n_0\,
      \addr_reg_reg[2]\ => \rddata_out[14]_i_13_n_0\,
      \addr_reg_reg[3]\ => reg_3_32_1_n_1,
      \addr_reg_reg[8]\ => reg_3_39_all_n_20,
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      pseudo_rand_seeds_int(15 downto 0) => \^pseudo_rand_seeds_int\(105 downto 90),
      \q_reg[0]_0\ => reg_3_38_all_n_24,
      \q_reg[13]_0\(8) => \^pseudo_rand_seeds_int\(45),
      \q_reg[13]_0\(7 downto 3) => \^pseudo_rand_seeds_int\(42 downto 38),
      \q_reg[13]_0\(2 downto 1) => \^pseudo_rand_seeds_int\(35 downto 34),
      \q_reg[13]_0\(0) => \^pseudo_rand_seeds_int\(32),
      \q_reg[1]_0\ => reg_3_38_all_n_20,
      \q_reg[8]_0\ => reg_3_38_all_n_18,
      \q_reg[9]_0\(1 downto 0) => \^d1_reg_0\(9 downto 8),
      \q_reg[9]_1\ => reg_3_38_all_n_17,
      \rddata_out_reg[0]\ => reg_3_40_all_n_26,
      \rddata_out_reg[10]\ => reg_3_40_all_n_19,
      \rddata_out_reg[13]\ => reg_3_40_all_n_18,
      \rddata_out_reg[1]\ => reg_3_40_all_n_22,
      \rddata_out_reg[2]\ => reg_3_40_all_n_1,
      \rddata_out_reg[3]\ => reg_3_40_all_n_23,
      \rddata_out_reg[6]\ => reg_3_40_all_n_25,
      \rddata_out_reg[7]\ => reg_3_40_all_n_24,
      \rddata_out_reg[8]\ => reg_3_40_all_n_20,
      \rddata_out_reg[9]\ => reg_3_40_all_n_21,
      reg_3_32_0 => \reg_3_32_0__0\,
      \shift_reg_reg[15]\(14 downto 0) => \shift_reg_reg[15]_4\(14 downto 0),
      \state_reg[1]\ => \state_reg[1]_0\,
      \state_reg[2]\ => \state_reg[2]_0\
    );
reg_3_41_9_0: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized19\
     port map (
      D(9 downto 1) => \shift_reg_reg[9]_0\(8 downto 0),
      D(0) => reg_3_0_15_n_1,
      E(0) => \^q_reg[0]_0\(0),
      \addr_reg_reg[1]\ => reg_3_40_all_n_26,
      \addr_reg_reg[2]\ => reg_3_39_all_n_23,
      \addr_reg_reg[3]\ => reg_3_43_all_n_7,
      \addr_reg_reg[3]_0\ => reg_3_40_all_n_1,
      \addr_reg_reg[5]\(4) => \addr_reg_reg[20]\(5),
      \addr_reg_reg[5]\(3 downto 0) => \addr_reg_reg[20]\(3 downto 0),
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      pseudo_rand_seeds_int(6 downto 5) => \^pseudo_rand_seeds_int\(53 downto 52),
      pseudo_rand_seeds_int(4 downto 2) => \^pseudo_rand_seeds_int\(50 downto 48),
      pseudo_rand_seeds_int(1 downto 0) => \^pseudo_rand_seeds_int\(21 downto 20),
      \q_reg[0]_0\ => reg_3_43_all_n_11,
      \q_reg[1]_0\ => reg_3_43_all_n_10,
      \q_reg[1]_1\(1) => reg_3_33_7_0_n_6,
      \q_reg[1]_1\(0) => reg_3_33_7_0_n_7,
      \rddata_out_reg[0]\ => reg_3_41_9_0_n_2,
      \rddata_out_reg[1]\ => reg_3_41_9_0_n_14,
      \rddata_out_reg[2]\ => reg_3_41_9_0_n_13,
      \rddata_out_reg[4]\ => reg_3_41_9_0_n_0,
      \rddata_out_reg[5]\ => reg_3_41_9_0_n_1,
      \scr_reg_reg[57]\(9 downto 0) => \^pseudo_rand_seeds_int\(115 downto 106)
    );
reg_3_42_5_0: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized20\
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => \^q_reg[0]_8\(0),
      Q(5) => \^prbs_err_count_reg[0]\(4),
      Q(4) => reg_3_42(4),
      Q(3 downto 0) => \^prbs_err_count_reg[0]\(3 downto 0),
      \addr_reg_reg[19]\(5 downto 3) => \addr_reg_reg[20]\(19 downto 17),
      \addr_reg_reg[19]\(2 downto 0) => \addr_reg_reg[20]\(2 downto 0),
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      indirect_read_reg => indirect_read_reg,
      new_tx_test_seed => new_tx_test_seed,
      \out\(15 downto 0) => \out\(15 downto 0),
      \prbs31_err_count_reg[15]\(15 downto 0) => \prbs31_err_count_reg[15]\(15 downto 0),
      prbs31_rx_enable_core_int => prbs31_rx_enable_core_int,
      prbs31_tx_enable_core_int => prbs31_tx_enable_core_int,
      \q_reg[0]_0\ => reg_3_42_5_0_n_9,
      \rd_data_reg[7]\ => \rd_data_reg[7]\,
      \scr_reg_reg[57]\ => \scr_reg_reg[57]\,
      \state_reg[2]\(5 downto 0) => \state_reg[2]_3\(5 downto 0),
      \tx_66_enc_out_reg[0]\(0) => \tx_66_enc_out_reg[0]\(0),
      tx_66_fifo(0) => tx_66_fifo(0),
      \tx_test_patt_seed_sel_reg[0]\(0) => \tx_test_patt_seed_sel_reg[0]\(0)
    );
reg_3_43_all: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized21\
     port map (
      Q(8) => reg_3_43_all_n_12,
      Q(7) => reg_3_43_all_n_13,
      Q(6) => reg_3_43_all_n_14,
      Q(5) => reg_3_43_all_n_15,
      Q(4) => reg_3_43_all_n_16,
      Q(3) => reg_3_43_all_n_17,
      Q(2) => reg_3_43_all_n_18,
      Q(1) => reg_3_43_all_n_19,
      Q(0) => reg_3_43_all_n_20,
      SR(0) => reg_3_0_15_n_11,
      \addr_reg_reg[20]\(20 downto 0) => \addr_reg_reg[20]\(20 downto 0),
      \addr_reg_reg[3]\ => \rddata_out[14]_i_10_n_0\,
      \addr_reg_reg[4]\ => \rddata_out[15]_i_16_n_0\,
      coreclk => coreclk,
      \prbs_err_count_reg[15]\(15 downto 0) => \prbs_err_count_reg[15]\(15 downto 0),
      pseudo_rand_seeds_int(10) => \^pseudo_rand_seeds_int\(84),
      pseudo_rand_seeds_int(9) => \^pseudo_rand_seeds_int\(78),
      pseudo_rand_seeds_int(8 downto 6) => \^pseudo_rand_seeds_int\(76 downto 74),
      pseudo_rand_seeds_int(5) => \^pseudo_rand_seeds_int\(60),
      pseudo_rand_seeds_int(4) => \^pseudo_rand_seeds_int\(30),
      pseudo_rand_seeds_int(3) => \^pseudo_rand_seeds_int\(26),
      pseudo_rand_seeds_int(2 downto 0) => \^pseudo_rand_seeds_int\(18 downto 16),
      \q_reg[0]_0\ => reg_3_43_all_n_2,
      \q_reg[0]_1\ => \^q_reg[0]_7\,
      \q_reg[2]_0\(0) => \^prbs_err_count_reg[0]\(2),
      \q_reg[7]_0\(0) => reg_3_33_7_0_n_5,
      \rddata_out_reg[0]\ => reg_3_43_all_n_11,
      \rddata_out_reg[10]\ => reg_3_43_all_n_6,
      \rddata_out_reg[14]\ => reg_3_43_all_n_4,
      \rddata_out_reg[1]\ => reg_3_43_all_n_10,
      \rddata_out_reg[2]\ => reg_3_43_all_n_8,
      \rddata_out_reg[4]\ => reg_3_43_all_n_7,
      \rddata_out_reg[7]\ => reg_3_43_all_n_9,
      re_prev => re_prev,
      re_prev_reg_0 => reg_3_43_all_n_3,
      reg_3_43_re => reg_3_43_re,
      \state_reg[2]\ => \state_reg[2]_1\,
      \state_reg[2]_0\ => \state_reg[2]_0\
    );
reg_3_65535_all: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized22\
     port map (
      D(0) => rddata(4),
      E(0) => \q_reg[0]_5\(0),
      Q(0) => Q(0),
      \addr_reg_reg[0]\ => reg_3_41_9_0_n_0,
      \addr_reg_reg[10]\ => \rddata_out[4]_i_7_n_0\,
      \addr_reg_reg[13]\ => reg_3_39_all_n_21,
      \addr_reg_reg[14]\ => \rddata_out[4]_i_8_n_0\,
      \addr_reg_reg[17]\(17 downto 0) => \addr_reg_reg[20]\(17 downto 0),
      \addr_reg_reg[1]\ => reg_3_33_7_0_n_1,
      \addr_reg_reg[1]_0\ => reg_3_34_all_n_25,
      \addr_reg_reg[20]\ => \^q_reg[0]_11\,
      \addr_reg_reg[2]\ => reg_3_36_all_n_22,
      coreclk => coreclk,
      d1_reg(15 downto 0) => \^d1_reg_0\(15 downto 0),
      data_out_reg => \^sr\(0),
      \q_reg[0]_0\ => reg_3_65535_all_n_1,
      \rddata_out_reg[0]\ => reg_3_65535_all_n_20,
      \rddata_out_reg[15]\ => reg_3_65535_all_n_19,
      \rddata_out_reg[1]\ => reg_3_65535_all_n_21,
      \shift_reg_reg[15]\(14 downto 0) => \shift_reg_reg[15]_5\(14 downto 0),
      \state_reg[1]\ => \state_reg[1]_0\,
      \state_reg[2]\ => \state_reg[2]_0\,
      \state_reg[2]_0\ => \state_reg[2]_2\
    );
reg_3_8_10: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized7\
     port map (
      \addr_reg_reg[0]\ => reg_1_0_15_n_12,
      \addr_reg_reg[15]\ => reg_3_34_all_n_20,
      \addr_reg_reg[2]\ => reg_1_0_15_n_5,
      \addr_reg_reg[4]\ => \rddata_out[7]_i_2_n_0\,
      \addr_reg_reg[7]\(4 downto 0) => \addr_reg_reg[20]\(7 downto 3),
      \addr_reg_reg[8]\ => reg_3_39_all_n_20,
      coreclk => coreclk,
      q_reg => reg_3_8_11_n_4,
      \q_reg[0]_0\ => reg_3_0_15_n_28,
      \q_reg[7]\ => reg_3_43_all_n_9,
      \rddata_out_reg[10]\ => reg_3_8_10_n_2,
      \rddata_out_reg[7]\ => reg_3_8_10_n_1,
      reg_3_8(0) => reg_3_8(10)
    );
reg_3_8_11: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_register__parameterized6\
     port map (
      \addr_reg_reg[20]\(20 downto 0) => \addr_reg_reg[20]\(20 downto 0),
      coreclk => coreclk,
      data_out_reg => \^sr\(0),
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int,
      \q_reg[0]\ => reg_3_8_11_n_0,
      \q_reg[0]_0\ => \^q_reg[0]_9\,
      \q_reg[0]_1\ => reg_3_8_11_n_4,
      \rddata_out_reg[0]\ => \^rddata_out_reg[0]_0\,
      \rddata_out_reg[3]\ => reg_3_8_11_n_2,
      read_reg_reg => read_reg_reg_0,
      reg_3_8(0) => reg_3_8(10),
      \state_reg[2]\ => \state_reg[2]_1\
    );
wrack_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^regs_wrack\,
      O => wrack_i_1_n_0
    );
wrack_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => wrack_i_1_n_0,
      Q => \^regs_wrack\,
      R => mgmt_rnw
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs is
  port (
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_hi_ber_core_int : out STD_LOGIC;
    pcs_rx_link_up_core_sync_int : out STD_LOGIC;
    b_lock : in STD_LOGIC;
    hiber : in STD_LOGIC;
    pcs_rx_link_up_core_reg : in STD_LOGIC;
    coreclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_resyncs";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs is
begin
\resynch[0].synch_inst\: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_26
     port map (
      b_lock => b_lock,
      core_status(0) => core_status(0),
      coreclk => coreclk
    );
\resynch[1].synch_inst\: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_27
     port map (
      coreclk => coreclk,
      hiber => hiber,
      pcs_hi_ber_core_int => pcs_hi_ber_core_int
    );
\resynch[2].synch_inst\: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_28
     port map (
      coreclk => coreclk,
      pcs_rx_link_up_core_reg => pcs_rx_link_up_core_reg,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs__parameterized0\ is
  port (
    tx_prbs31_en : out STD_LOGIC;
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    prbs31_tx_enable_core_reg : in STD_LOGIC;
    pcs_loopback_core_int : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_resyncs";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs__parameterized0\ is
begin
\resynch[0].synch_inst\: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_45
     port map (
      prbs31_tx_enable_core_reg => prbs31_tx_enable_core_reg,
      tx_prbs31_en => tx_prbs31_en,
      txusrclk2 => txusrclk2
    );
\resynch[1].synch_inst\: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_46
     port map (
      pcs_loopback_core_int => pcs_loopback_core_int,
      sel0(0) => sel0(0),
      txusrclk2 => txusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs_en is
  port (
    clear_test_pattern_error_count : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    clear_test_pattern_err_count_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs_en : entity is "ten_gig_eth_pcs_pma_v6_0_3_g_resyncs_en";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs_en;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs_en is
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \resynch[0].synch_inst\ : label is "true";
begin
\resynch[0].synch_inst\: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_enable
     port map (
      clk => rxusrclk2,
      d => clear_test_pattern_err_count_reg,
      en => E(0),
      q => clear_test_pattern_error_count
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_delete is
  port (
    \wr_addr_reg[4]\ : out STD_LOGIC;
    wr_data : out STD_LOGIC_VECTOR ( 73 downto 0 );
    comp_0 : in STD_LOGIC;
    comp_1 : in STD_LOGIC;
    comp_2 : in STD_LOGIC;
    comp_3 : in STD_LOGIC;
    comp_4 : in STD_LOGIC;
    comp_5 : in STD_LOGIC;
    comp_6 : in STD_LOGIC;
    comp_7 : in STD_LOGIC;
    comp_8 : in STD_LOGIC;
    comp_0_0 : in STD_LOGIC;
    comp_1_1 : in STD_LOGIC;
    comp_2_2 : in STD_LOGIC;
    comp_3_3 : in STD_LOGIC;
    comp_4_4 : in STD_LOGIC;
    comp_5_5 : in STD_LOGIC;
    comp_6_6 : in STD_LOGIC;
    comp_7_7 : in STD_LOGIC;
    comp_8_8 : in STD_LOGIC;
    comp_0_9 : in STD_LOGIC;
    comp_1_10 : in STD_LOGIC;
    comp_2_11 : in STD_LOGIC;
    comp_0_12 : in STD_LOGIC;
    comp_1_13 : in STD_LOGIC;
    comp_2_14 : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    eq_rxusrclk2_en156_reg : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \mcp1_rx_ebuff_ctrl_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    status : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_delete : entity is "ten_gig_eth_pcs_pma_v6_0_3_idle_delete";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_delete;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_delete is
  signal input_is_idle_comb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal input_is_seq_comb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal mcp1_ctrl_delay : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal mcp1_ctrl_pipe : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mcp1_data_delay : STD_LOGIC_VECTOR ( 63 downto 32 );
  signal mcp1_data_pipe : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \mcp1_fifo_cc_seq_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_cc_seq_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_ctrl_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[10]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[11]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[12]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[13]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[14]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[15]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[16]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[17]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[18]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[19]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[20]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[21]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[22]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[23]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[24]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[25]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[26]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[27]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[28]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[29]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[2]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[30]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[31]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[31]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[32]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[33]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[34]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[35]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[36]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[37]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[38]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[39]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[3]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[40]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[41]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[42]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[43]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[44]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[45]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[46]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[47]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[48]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[49]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[4]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[50]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[51]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[52]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[53]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[54]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[55]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[56]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[57]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[58]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[59]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[5]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[60]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[61]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[62]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[63]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[63]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[63]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[6]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[7]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[8]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_fifo_data_out[9]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_input_is_idle_reg_n_0_[0]\ : STD_LOGIC;
  signal \mcp1_input_is_idle_reg_n_0_[1]\ : STD_LOGIC;
  signal mcp1_input_is_seq_or_idle : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mcp1_input_is_seq_or_idle[0]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_input_is_seq_or_idle[1]_i_1_n_0\ : STD_LOGIC;
  signal \mcp1_input_is_seq_reg_n_0_[0]\ : STD_LOGIC;
  signal \mcp1_input_is_seq_reg_n_0_[1]\ : STD_LOGIC;
  signal mcp1_input_was_idle : STD_LOGIC;
  signal mcp1_input_was_seq : STD_LOGIC;
  signal mcp1_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mcp1_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \mcp1_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \mcp1_state[2]_i_4_n_0\ : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mcp1_fifo_cc_seq_out[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mcp1_fifo_cc_seq_out[1]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \mcp1_fifo_ctrl_out[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mcp1_fifo_ctrl_out[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mcp1_fifo_ctrl_out[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mcp1_fifo_ctrl_out[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mcp1_fifo_ctrl_out[4]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \mcp1_fifo_ctrl_out[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \mcp1_fifo_ctrl_out[6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \mcp1_fifo_ctrl_out[7]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[10]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[11]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[12]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[13]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[14]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[15]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[16]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[17]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[18]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[19]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[20]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[21]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[22]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[23]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[24]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[25]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[26]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[27]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[28]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[29]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[30]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[31]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[32]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[33]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[34]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[35]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[36]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[37]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[38]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[39]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[3]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[40]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[41]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[42]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[43]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[44]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[45]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[46]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[47]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[48]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[49]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[4]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[50]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[51]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[52]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[53]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[54]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[55]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[56]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[57]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[58]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[59]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[60]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[61]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[62]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[63]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[63]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[7]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[8]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \mcp1_fifo_data_out[9]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \mcp1_state[2]_i_3\ : label is "soft_lutpair12";
begin
\asynch_fifo_i_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EB"
    )
        port map (
      I0 => mcp1_state(2),
      I1 => mcp1_state(1),
      I2 => mcp1_state(0),
      O => \wr_addr_reg[4]\
    );
idle_detect_i0: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_detect
     port map (
      D(0) => input_is_idle_comb(0),
      comp_0 => comp_0,
      comp_1 => comp_1,
      comp_2 => comp_2,
      comp_3 => comp_3,
      comp_4 => comp_4,
      comp_5 => comp_5,
      comp_6 => comp_6,
      comp_7 => comp_7,
      comp_8 => comp_8
    );
idle_detect_i1: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_detect_43
     port map (
      D(0) => input_is_idle_comb(1),
      comp_0_0 => comp_0_0,
      comp_1_1 => comp_1_1,
      comp_2_2 => comp_2_2,
      comp_3_3 => comp_3_3,
      comp_4_4 => comp_4_4,
      comp_5_5 => comp_5_5,
      comp_6_6 => comp_6_6,
      comp_7_7 => comp_7_7,
      comp_8_8 => comp_8_8
    );
\mcp1_ctrl_delay_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_ctrl_pipe(4),
      Q => mcp1_ctrl_delay(4),
      S => rxreset_rxusrclk2
    );
\mcp1_ctrl_delay_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_ctrl_pipe(5),
      Q => mcp1_ctrl_delay(5),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_delay_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_ctrl_pipe(6),
      Q => mcp1_ctrl_delay(6),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_delay_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_ctrl_pipe(7),
      Q => mcp1_ctrl_delay(7),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_rx_ebuff_ctrl_reg[7]\(0),
      Q => mcp1_ctrl_pipe(0),
      S => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_rx_ebuff_ctrl_reg[7]\(1),
      Q => mcp1_ctrl_pipe(1),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_rx_ebuff_ctrl_reg[7]\(2),
      Q => mcp1_ctrl_pipe(2),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_rx_ebuff_ctrl_reg[7]\(3),
      Q => mcp1_ctrl_pipe(3),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_rx_ebuff_ctrl_reg[7]\(4),
      Q => mcp1_ctrl_pipe(4),
      S => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_rx_ebuff_ctrl_reg[7]\(5),
      Q => mcp1_ctrl_pipe(5),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_rx_ebuff_ctrl_reg[7]\(6),
      Q => mcp1_ctrl_pipe(6),
      R => rxreset_rxusrclk2
    );
\mcp1_ctrl_pipe_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_rx_ebuff_ctrl_reg[7]\(7),
      Q => mcp1_ctrl_pipe(7),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(32),
      Q => mcp1_data_delay(32),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(33),
      Q => mcp1_data_delay(33),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(34),
      Q => mcp1_data_delay(34),
      S => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(35),
      Q => mcp1_data_delay(35),
      S => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(36),
      Q => mcp1_data_delay(36),
      S => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(37),
      Q => mcp1_data_delay(37),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(38),
      Q => mcp1_data_delay(38),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(39),
      Q => mcp1_data_delay(39),
      S => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(40),
      Q => mcp1_data_delay(40),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(41),
      Q => mcp1_data_delay(41),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(42),
      Q => mcp1_data_delay(42),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(43),
      Q => mcp1_data_delay(43),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(44),
      Q => mcp1_data_delay(44),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(45),
      Q => mcp1_data_delay(45),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(46),
      Q => mcp1_data_delay(46),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(47),
      Q => mcp1_data_delay(47),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(48),
      Q => mcp1_data_delay(48),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(49),
      Q => mcp1_data_delay(49),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(50),
      Q => mcp1_data_delay(50),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(51),
      Q => mcp1_data_delay(51),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(52),
      Q => mcp1_data_delay(52),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(53),
      Q => mcp1_data_delay(53),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(54),
      Q => mcp1_data_delay(54),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(55),
      Q => mcp1_data_delay(55),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(56),
      Q => mcp1_data_delay(56),
      S => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(57),
      Q => mcp1_data_delay(57),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(58),
      Q => mcp1_data_delay(58),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(59),
      Q => mcp1_data_delay(59),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(60),
      Q => mcp1_data_delay(60),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(61),
      Q => mcp1_data_delay(61),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(62),
      Q => mcp1_data_delay(62),
      R => rxreset_rxusrclk2
    );
\mcp1_data_delay_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_data_pipe(63),
      Q => mcp1_data_delay(63),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(0),
      Q => mcp1_data_pipe(0),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(10),
      Q => mcp1_data_pipe(10),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(11),
      Q => mcp1_data_pipe(11),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(12),
      Q => mcp1_data_pipe(12),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(13),
      Q => mcp1_data_pipe(13),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(14),
      Q => mcp1_data_pipe(14),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(15),
      Q => mcp1_data_pipe(15),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(16),
      Q => mcp1_data_pipe(16),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(17),
      Q => mcp1_data_pipe(17),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(18),
      Q => mcp1_data_pipe(18),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(19),
      Q => mcp1_data_pipe(19),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(1),
      Q => mcp1_data_pipe(1),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(20),
      Q => mcp1_data_pipe(20),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(21),
      Q => mcp1_data_pipe(21),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(22),
      Q => mcp1_data_pipe(22),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(23),
      Q => mcp1_data_pipe(23),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(24),
      Q => mcp1_data_pipe(24),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(25),
      Q => mcp1_data_pipe(25),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(26),
      Q => mcp1_data_pipe(26),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(27),
      Q => mcp1_data_pipe(27),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(28),
      Q => mcp1_data_pipe(28),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(29),
      Q => mcp1_data_pipe(29),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(2),
      Q => mcp1_data_pipe(2),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(30),
      Q => mcp1_data_pipe(30),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(31),
      Q => mcp1_data_pipe(31),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(32),
      Q => mcp1_data_pipe(32),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(33),
      Q => mcp1_data_pipe(33),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(34),
      Q => mcp1_data_pipe(34),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(35),
      Q => mcp1_data_pipe(35),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(36),
      Q => mcp1_data_pipe(36),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(37),
      Q => mcp1_data_pipe(37),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(38),
      Q => mcp1_data_pipe(38),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(39),
      Q => mcp1_data_pipe(39),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(3),
      Q => mcp1_data_pipe(3),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(40),
      Q => mcp1_data_pipe(40),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(41),
      Q => mcp1_data_pipe(41),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(42),
      Q => mcp1_data_pipe(42),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(43),
      Q => mcp1_data_pipe(43),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(44),
      Q => mcp1_data_pipe(44),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(45),
      Q => mcp1_data_pipe(45),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(46),
      Q => mcp1_data_pipe(46),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(47),
      Q => mcp1_data_pipe(47),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(48),
      Q => mcp1_data_pipe(48),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(49),
      Q => mcp1_data_pipe(49),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(4),
      Q => mcp1_data_pipe(4),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(50),
      Q => mcp1_data_pipe(50),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(51),
      Q => mcp1_data_pipe(51),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(52),
      Q => mcp1_data_pipe(52),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(53),
      Q => mcp1_data_pipe(53),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(54),
      Q => mcp1_data_pipe(54),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(55),
      Q => mcp1_data_pipe(55),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(56),
      Q => mcp1_data_pipe(56),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(57),
      Q => mcp1_data_pipe(57),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(58),
      Q => mcp1_data_pipe(58),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(59),
      Q => mcp1_data_pipe(59),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(5),
      Q => mcp1_data_pipe(5),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(60),
      Q => mcp1_data_pipe(60),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(61),
      Q => mcp1_data_pipe(61),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(62),
      Q => mcp1_data_pipe(62),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(63),
      Q => mcp1_data_pipe(63),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(6),
      Q => mcp1_data_pipe(6),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(7),
      Q => mcp1_data_pipe(7),
      S => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(8),
      Q => mcp1_data_pipe(8),
      R => rxreset_rxusrclk2
    );
\mcp1_data_pipe_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => Q(9),
      Q => mcp1_data_pipe(9),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_cc_seq_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_input_is_seq_or_idle(0),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => p_0_in,
      O => \mcp1_fifo_cc_seq_out[0]_i_1_n_0\
    );
\mcp1_fifo_cc_seq_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_input_is_seq_or_idle(0),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_input_is_seq_or_idle(1),
      O => \mcp1_fifo_cc_seq_out[1]_i_1_n_0\
    );
\mcp1_fifo_cc_seq_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_cc_seq_out[0]_i_1_n_0\,
      Q => wr_data(72),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_cc_seq_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_cc_seq_out[1]_i_1_n_0\,
      Q => wr_data(73),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_pipe(0),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_ctrl_delay(4),
      O => \mcp1_fifo_ctrl_out[0]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_pipe(1),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_ctrl_delay(5),
      O => \mcp1_fifo_ctrl_out[1]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_pipe(2),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_ctrl_delay(6),
      O => \mcp1_fifo_ctrl_out[2]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_pipe(3),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_ctrl_delay(7),
      O => \mcp1_fifo_ctrl_out[3]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_pipe(0),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_ctrl_pipe(4),
      O => \mcp1_fifo_ctrl_out[4]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_pipe(1),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_ctrl_pipe(5),
      O => \mcp1_fifo_ctrl_out[5]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_pipe(2),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_ctrl_pipe(6),
      O => \mcp1_fifo_ctrl_out[6]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_ctrl_pipe(3),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_ctrl_pipe(7),
      O => \mcp1_fifo_ctrl_out[7]_i_1_n_0\
    );
\mcp1_fifo_ctrl_out_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_ctrl_out[0]_i_1_n_0\,
      Q => wr_data(64),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_ctrl_out[1]_i_1_n_0\,
      Q => wr_data(65),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_ctrl_out[2]_i_1_n_0\,
      Q => wr_data(66),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_ctrl_out[3]_i_1_n_0\,
      Q => wr_data(67),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_ctrl_out[4]_i_1_n_0\,
      Q => wr_data(68),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_ctrl_out[5]_i_1_n_0\,
      Q => wr_data(69),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_ctrl_out[6]_i_1_n_0\,
      Q => wr_data(70),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_ctrl_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_ctrl_out[7]_i_1_n_0\,
      Q => wr_data(71),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(0),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(32),
      O => \mcp1_fifo_data_out[0]_i_1_n_0\
    );
\mcp1_fifo_data_out[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(10),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(42),
      O => \mcp1_fifo_data_out[10]_i_1_n_0\
    );
\mcp1_fifo_data_out[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(11),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(43),
      O => \mcp1_fifo_data_out[11]_i_1_n_0\
    );
\mcp1_fifo_data_out[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(12),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(44),
      O => \mcp1_fifo_data_out[12]_i_1_n_0\
    );
\mcp1_fifo_data_out[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(13),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(45),
      O => \mcp1_fifo_data_out[13]_i_1_n_0\
    );
\mcp1_fifo_data_out[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(14),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(46),
      O => \mcp1_fifo_data_out[14]_i_1_n_0\
    );
\mcp1_fifo_data_out[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(15),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(47),
      O => \mcp1_fifo_data_out[15]_i_1_n_0\
    );
\mcp1_fifo_data_out[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(16),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(48),
      O => \mcp1_fifo_data_out[16]_i_1_n_0\
    );
\mcp1_fifo_data_out[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(17),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(49),
      O => \mcp1_fifo_data_out[17]_i_1_n_0\
    );
\mcp1_fifo_data_out[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(18),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(50),
      O => \mcp1_fifo_data_out[18]_i_1_n_0\
    );
\mcp1_fifo_data_out[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(19),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(51),
      O => \mcp1_fifo_data_out[19]_i_1_n_0\
    );
\mcp1_fifo_data_out[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(1),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(33),
      O => \mcp1_fifo_data_out[1]_i_1_n_0\
    );
\mcp1_fifo_data_out[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(20),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(52),
      O => \mcp1_fifo_data_out[20]_i_1_n_0\
    );
\mcp1_fifo_data_out[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(21),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(53),
      O => \mcp1_fifo_data_out[21]_i_1_n_0\
    );
\mcp1_fifo_data_out[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(22),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(54),
      O => \mcp1_fifo_data_out[22]_i_1_n_0\
    );
\mcp1_fifo_data_out[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(23),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(55),
      O => \mcp1_fifo_data_out[23]_i_1_n_0\
    );
\mcp1_fifo_data_out[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(24),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(56),
      O => \mcp1_fifo_data_out[24]_i_1_n_0\
    );
\mcp1_fifo_data_out[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(25),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(57),
      O => \mcp1_fifo_data_out[25]_i_1_n_0\
    );
\mcp1_fifo_data_out[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(26),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(58),
      O => \mcp1_fifo_data_out[26]_i_1_n_0\
    );
\mcp1_fifo_data_out[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(27),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(59),
      O => \mcp1_fifo_data_out[27]_i_1_n_0\
    );
\mcp1_fifo_data_out[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(28),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(60),
      O => \mcp1_fifo_data_out[28]_i_1_n_0\
    );
\mcp1_fifo_data_out[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(29),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(61),
      O => \mcp1_fifo_data_out[29]_i_1_n_0\
    );
\mcp1_fifo_data_out[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(2),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(34),
      O => \mcp1_fifo_data_out[2]_i_1_n_0\
    );
\mcp1_fifo_data_out[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(30),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(62),
      O => \mcp1_fifo_data_out[30]_i_1_n_0\
    );
\mcp1_fifo_data_out[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(31),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(63),
      O => \mcp1_fifo_data_out[31]_i_1_n_0\
    );
\mcp1_fifo_data_out[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEE99999111"
    )
        port map (
      I0 => mcp1_state(1),
      I1 => mcp1_state(0),
      I2 => mcp1_input_was_idle,
      I3 => \mcp1_input_is_idle_reg_n_0_[0]\,
      I4 => \mcp1_fifo_data_out[63]_i_3_n_0\,
      I5 => mcp1_state(2),
      O => \mcp1_fifo_data_out[31]_i_2_n_0\
    );
\mcp1_fifo_data_out[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(0),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(32),
      O => \mcp1_fifo_data_out[32]_i_1_n_0\
    );
\mcp1_fifo_data_out[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(1),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(33),
      O => \mcp1_fifo_data_out[33]_i_1_n_0\
    );
\mcp1_fifo_data_out[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(2),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(34),
      O => \mcp1_fifo_data_out[34]_i_1_n_0\
    );
\mcp1_fifo_data_out[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(3),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(35),
      O => \mcp1_fifo_data_out[35]_i_1_n_0\
    );
\mcp1_fifo_data_out[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(4),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(36),
      O => \mcp1_fifo_data_out[36]_i_1_n_0\
    );
\mcp1_fifo_data_out[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(5),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(37),
      O => \mcp1_fifo_data_out[37]_i_1_n_0\
    );
\mcp1_fifo_data_out[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(6),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(38),
      O => \mcp1_fifo_data_out[38]_i_1_n_0\
    );
\mcp1_fifo_data_out[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(7),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(39),
      O => \mcp1_fifo_data_out[39]_i_1_n_0\
    );
\mcp1_fifo_data_out[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(3),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(35),
      O => \mcp1_fifo_data_out[3]_i_1_n_0\
    );
\mcp1_fifo_data_out[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(8),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(40),
      O => \mcp1_fifo_data_out[40]_i_1_n_0\
    );
\mcp1_fifo_data_out[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(9),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(41),
      O => \mcp1_fifo_data_out[41]_i_1_n_0\
    );
\mcp1_fifo_data_out[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(10),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(42),
      O => \mcp1_fifo_data_out[42]_i_1_n_0\
    );
\mcp1_fifo_data_out[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(11),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(43),
      O => \mcp1_fifo_data_out[43]_i_1_n_0\
    );
\mcp1_fifo_data_out[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(12),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(44),
      O => \mcp1_fifo_data_out[44]_i_1_n_0\
    );
\mcp1_fifo_data_out[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(13),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(45),
      O => \mcp1_fifo_data_out[45]_i_1_n_0\
    );
\mcp1_fifo_data_out[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(14),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(46),
      O => \mcp1_fifo_data_out[46]_i_1_n_0\
    );
\mcp1_fifo_data_out[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(15),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(47),
      O => \mcp1_fifo_data_out[47]_i_1_n_0\
    );
\mcp1_fifo_data_out[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(16),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(48),
      O => \mcp1_fifo_data_out[48]_i_1_n_0\
    );
\mcp1_fifo_data_out[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(17),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(49),
      O => \mcp1_fifo_data_out[49]_i_1_n_0\
    );
\mcp1_fifo_data_out[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(4),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(36),
      O => \mcp1_fifo_data_out[4]_i_1_n_0\
    );
\mcp1_fifo_data_out[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(18),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(50),
      O => \mcp1_fifo_data_out[50]_i_1_n_0\
    );
\mcp1_fifo_data_out[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(19),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(51),
      O => \mcp1_fifo_data_out[51]_i_1_n_0\
    );
\mcp1_fifo_data_out[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(20),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(52),
      O => \mcp1_fifo_data_out[52]_i_1_n_0\
    );
\mcp1_fifo_data_out[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(21),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(53),
      O => \mcp1_fifo_data_out[53]_i_1_n_0\
    );
\mcp1_fifo_data_out[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(22),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(54),
      O => \mcp1_fifo_data_out[54]_i_1_n_0\
    );
\mcp1_fifo_data_out[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(23),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(55),
      O => \mcp1_fifo_data_out[55]_i_1_n_0\
    );
\mcp1_fifo_data_out[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(24),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(56),
      O => \mcp1_fifo_data_out[56]_i_1_n_0\
    );
\mcp1_fifo_data_out[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(25),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(57),
      O => \mcp1_fifo_data_out[57]_i_1_n_0\
    );
\mcp1_fifo_data_out[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(26),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(58),
      O => \mcp1_fifo_data_out[58]_i_1_n_0\
    );
\mcp1_fifo_data_out[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(27),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(59),
      O => \mcp1_fifo_data_out[59]_i_1_n_0\
    );
\mcp1_fifo_data_out[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(5),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(37),
      O => \mcp1_fifo_data_out[5]_i_1_n_0\
    );
\mcp1_fifo_data_out[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(28),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(60),
      O => \mcp1_fifo_data_out[60]_i_1_n_0\
    );
\mcp1_fifo_data_out[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(29),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(61),
      O => \mcp1_fifo_data_out[61]_i_1_n_0\
    );
\mcp1_fifo_data_out[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(30),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(62),
      O => \mcp1_fifo_data_out[62]_i_1_n_0\
    );
\mcp1_fifo_data_out[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(31),
      I1 => \mcp1_fifo_data_out[63]_i_2_n_0\,
      I2 => mcp1_data_pipe(63),
      O => \mcp1_fifo_data_out[63]_i_1_n_0\
    );
\mcp1_fifo_data_out[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FF00FFFF00"
    )
        port map (
      I0 => mcp1_input_was_idle,
      I1 => \mcp1_input_is_idle_reg_n_0_[0]\,
      I2 => \mcp1_fifo_data_out[63]_i_3_n_0\,
      I3 => mcp1_state(1),
      I4 => mcp1_state(2),
      I5 => mcp1_state(0),
      O => \mcp1_fifo_data_out[63]_i_2_n_0\
    );
\mcp1_fifo_data_out[63]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \mcp1_input_is_seq_reg_n_0_[0]\,
      I1 => mcp1_input_was_seq,
      O => \mcp1_fifo_data_out[63]_i_3_n_0\
    );
\mcp1_fifo_data_out[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(6),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(38),
      O => \mcp1_fifo_data_out[6]_i_1_n_0\
    );
\mcp1_fifo_data_out[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(7),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(39),
      O => \mcp1_fifo_data_out[7]_i_1_n_0\
    );
\mcp1_fifo_data_out[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(8),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(40),
      O => \mcp1_fifo_data_out[8]_i_1_n_0\
    );
\mcp1_fifo_data_out[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => mcp1_data_pipe(9),
      I1 => \mcp1_fifo_data_out[31]_i_2_n_0\,
      I2 => mcp1_data_delay(41),
      O => \mcp1_fifo_data_out[9]_i_1_n_0\
    );
\mcp1_fifo_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[0]_i_1_n_0\,
      Q => wr_data(0),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[10]_i_1_n_0\,
      Q => wr_data(10),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[11]_i_1_n_0\,
      Q => wr_data(11),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[12]_i_1_n_0\,
      Q => wr_data(12),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[13]_i_1_n_0\,
      Q => wr_data(13),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[14]_i_1_n_0\,
      Q => wr_data(14),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[15]_i_1_n_0\,
      Q => wr_data(15),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[16]_i_1_n_0\,
      Q => wr_data(16),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[17]_i_1_n_0\,
      Q => wr_data(17),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[18]_i_1_n_0\,
      Q => wr_data(18),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[19]_i_1_n_0\,
      Q => wr_data(19),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[1]_i_1_n_0\,
      Q => wr_data(1),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[20]_i_1_n_0\,
      Q => wr_data(20),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[21]_i_1_n_0\,
      Q => wr_data(21),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[22]_i_1_n_0\,
      Q => wr_data(22),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[23]_i_1_n_0\,
      Q => wr_data(23),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[24]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[24]_i_1_n_0\,
      Q => wr_data(24),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[25]_i_1_n_0\,
      Q => wr_data(25),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[26]_i_1_n_0\,
      Q => wr_data(26),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[27]_i_1_n_0\,
      Q => wr_data(27),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[28]_i_1_n_0\,
      Q => wr_data(28),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[29]_i_1_n_0\,
      Q => wr_data(29),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[2]_i_1_n_0\,
      Q => wr_data(2),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[30]_i_1_n_0\,
      Q => wr_data(30),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[31]_i_1_n_0\,
      Q => wr_data(31),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[32]_i_1_n_0\,
      Q => wr_data(32),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[33]_i_1_n_0\,
      Q => wr_data(33),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[34]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[34]_i_1_n_0\,
      Q => wr_data(34),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[35]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[35]_i_1_n_0\,
      Q => wr_data(35),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[36]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[36]_i_1_n_0\,
      Q => wr_data(36),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[37]_i_1_n_0\,
      Q => wr_data(37),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[38]_i_1_n_0\,
      Q => wr_data(38),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[39]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[39]_i_1_n_0\,
      Q => wr_data(39),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[3]_i_1_n_0\,
      Q => wr_data(3),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[40]_i_1_n_0\,
      Q => wr_data(40),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[41]_i_1_n_0\,
      Q => wr_data(41),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[42]_i_1_n_0\,
      Q => wr_data(42),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[43]_i_1_n_0\,
      Q => wr_data(43),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[44]_i_1_n_0\,
      Q => wr_data(44),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[45]_i_1_n_0\,
      Q => wr_data(45),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[46]_i_1_n_0\,
      Q => wr_data(46),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[47]_i_1_n_0\,
      Q => wr_data(47),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[48]_i_1_n_0\,
      Q => wr_data(48),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[49]_i_1_n_0\,
      Q => wr_data(49),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[4]_i_1_n_0\,
      Q => wr_data(4),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[50]_i_1_n_0\,
      Q => wr_data(50),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[51]_i_1_n_0\,
      Q => wr_data(51),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[52]_i_1_n_0\,
      Q => wr_data(52),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[53]_i_1_n_0\,
      Q => wr_data(53),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[54]_i_1_n_0\,
      Q => wr_data(54),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[55]_i_1_n_0\,
      Q => wr_data(55),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[56]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[56]_i_1_n_0\,
      Q => wr_data(56),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[57]_i_1_n_0\,
      Q => wr_data(57),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[58]_i_1_n_0\,
      Q => wr_data(58),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[59]_i_1_n_0\,
      Q => wr_data(59),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[5]_i_1_n_0\,
      Q => wr_data(5),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[60]_i_1_n_0\,
      Q => wr_data(60),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[61]_i_1_n_0\,
      Q => wr_data(61),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[62]_i_1_n_0\,
      Q => wr_data(62),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[63]_i_1_n_0\,
      Q => wr_data(63),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[6]_i_1_n_0\,
      Q => wr_data(6),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[7]_i_1_n_0\,
      Q => wr_data(7),
      S => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[8]_i_1_n_0\,
      Q => wr_data(8),
      R => rxreset_rxusrclk2
    );
\mcp1_fifo_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_fifo_data_out[9]_i_1_n_0\,
      Q => wr_data(9),
      R => rxreset_rxusrclk2
    );
\mcp1_input_is_idle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => input_is_idle_comb(0),
      Q => \mcp1_input_is_idle_reg_n_0_[0]\,
      R => rxreset_rxusrclk2
    );
\mcp1_input_is_idle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => input_is_idle_comb(1),
      Q => \mcp1_input_is_idle_reg_n_0_[1]\,
      R => rxreset_rxusrclk2
    );
\mcp1_input_is_seq_or_idle[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => input_is_idle_comb(0),
      I1 => input_is_seq_comb(0),
      O => \mcp1_input_is_seq_or_idle[0]_i_1_n_0\
    );
\mcp1_input_is_seq_or_idle[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => input_is_idle_comb(1),
      I1 => input_is_seq_comb(1),
      O => \mcp1_input_is_seq_or_idle[1]_i_1_n_0\
    );
\mcp1_input_is_seq_or_idle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_input_is_seq_or_idle[0]_i_1_n_0\,
      Q => mcp1_input_is_seq_or_idle(0),
      R => rxreset_rxusrclk2
    );
\mcp1_input_is_seq_or_idle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_input_is_seq_or_idle[1]_i_1_n_0\,
      Q => mcp1_input_is_seq_or_idle(1),
      R => rxreset_rxusrclk2
    );
\mcp1_input_is_seq_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => input_is_seq_comb(0),
      Q => \mcp1_input_is_seq_reg_n_0_[0]\,
      S => rxreset_rxusrclk2
    );
\mcp1_input_is_seq_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => input_is_seq_comb(1),
      Q => \mcp1_input_is_seq_reg_n_0_[1]\,
      S => rxreset_rxusrclk2
    );
mcp1_input_was_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_input_is_idle_reg_n_0_[1]\,
      Q => mcp1_input_was_idle,
      R => rxreset_rxusrclk2
    );
\mcp1_input_was_seq_or_idle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => mcp1_input_is_seq_or_idle(1),
      Q => p_0_in,
      R => rxreset_rxusrclk2
    );
mcp1_input_was_seq_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => \mcp1_input_is_seq_reg_n_0_[1]\,
      Q => mcp1_input_was_seq,
      R => rxreset_rxusrclk2
    );
\mcp1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000F02FF000002"
    )
        port map (
      I0 => \mcp1_state[2]_i_3_n_0\,
      I1 => \mcp1_state[2]_i_2_n_0\,
      I2 => mcp1_state(1),
      I3 => mcp1_state(2),
      I4 => mcp1_state(0),
      I5 => \mcp1_state[2]_i_4_n_0\,
      O => next_state(0)
    );
\mcp1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000AA0003"
    )
        port map (
      I0 => \mcp1_state[2]_i_4_n_0\,
      I1 => \mcp1_state[1]_i_2_n_0\,
      I2 => \mcp1_state[2]_i_3_n_0\,
      I3 => mcp1_state(0),
      I4 => mcp1_state(2),
      I5 => mcp1_state(1),
      O => next_state(1)
    );
\mcp1_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => eq_rxusrclk2_en156_reg,
      I1 => status(0),
      O => \mcp1_state[1]_i_2_n_0\
    );
\mcp1_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFF0F0FFCFFAF0"
    )
        port map (
      I0 => \mcp1_state[2]_i_2_n_0\,
      I1 => \mcp1_state[2]_i_3_n_0\,
      I2 => mcp1_state(0),
      I3 => mcp1_state(2),
      I4 => mcp1_state(1),
      I5 => \mcp1_state[2]_i_4_n_0\,
      O => next_state(2)
    );
\mcp1_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777FFF7FFF7FFF"
    )
        port map (
      I0 => status(0),
      I1 => eq_rxusrclk2_en156_reg,
      I2 => \mcp1_input_is_idle_reg_n_0_[0]\,
      I3 => \mcp1_input_is_idle_reg_n_0_[1]\,
      I4 => \mcp1_input_is_seq_reg_n_0_[0]\,
      I5 => \mcp1_input_is_seq_reg_n_0_[1]\,
      O => \mcp1_state[2]_i_2_n_0\
    );
\mcp1_state[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => mcp1_input_was_idle,
      I1 => \mcp1_input_is_idle_reg_n_0_[0]\,
      I2 => mcp1_input_was_seq,
      I3 => \mcp1_input_is_seq_reg_n_0_[0]\,
      O => \mcp1_state[2]_i_3_n_0\
    );
\mcp1_state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080888800800080"
    )
        port map (
      I0 => status(0),
      I1 => eq_rxusrclk2_en156_reg,
      I2 => \mcp1_input_is_idle_reg_n_0_[1]\,
      I3 => \mcp1_input_is_idle_reg_n_0_[0]\,
      I4 => \mcp1_input_is_seq_reg_n_0_[0]\,
      I5 => \mcp1_input_is_seq_reg_n_0_[1]\,
      O => \mcp1_state[2]_i_4_n_0\
    );
\mcp1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => next_state(0),
      Q => mcp1_state(0),
      R => rxreset_rxusrclk2
    );
\mcp1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => next_state(1),
      Q => mcp1_state(1),
      R => rxreset_rxusrclk2
    );
\mcp1_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => eq_rxusrclk2_en156_reg,
      D => next_state(2),
      Q => mcp1_state(2),
      R => rxreset_rxusrclk2
    );
seq_detect_i0: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_seq_detect
     port map (
      D(0) => input_is_seq_comb(0),
      comp_0_9 => comp_0_9,
      comp_1_10 => comp_1_10,
      comp_2_11 => comp_2_11
    );
seq_detect_i1: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_seq_detect_44
     port map (
      D(0) => input_is_seq_comb(1),
      comp_0_12 => comp_0_12,
      comp_1_13 => comp_1_13,
      comp_2_14 => comp_2_14
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_management_mdio is
  port (
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    read_reg : out STD_LOGIC;
    \q_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \state_reg[1]\ : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[0]\ : out STD_LOGIC;
    \state_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : out STD_LOGIC;
    mgmt_drp_cs : out STD_LOGIC;
    \addr_reg_reg[20]\ : out STD_LOGIC_VECTOR ( 20 downto 0 );
    \q_reg[15]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[9]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \q_reg[15]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[0]_1\ : out STD_LOGIC;
    \q_reg[15]_1\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    reg_3_1_re : out STD_LOGIC;
    re_prev_reg : out STD_LOGIC;
    \q_reg[15]_2\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[9]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \q_reg[0]_2\ : out STD_LOGIC;
    \q_reg[15]_3\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \q_reg[15]_4\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    re_prev_reg_0 : out STD_LOGIC;
    rdack0 : out STD_LOGIC;
    \rddata_out_reg[4]\ : out STD_LOGIC;
    re_prev_reg_1 : out STD_LOGIC;
    \q_reg[15]_5\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[0]_3\ : out STD_LOGIC;
    mgmt_rnw : out STD_LOGIC;
    re_prev_reg_2 : out STD_LOGIC;
    toggle_reg_reg : out STD_LOGIC;
    \q_reg[0]_4\ : out STD_LOGIC;
    \prbs_err_count_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    areset_coreclk : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    reg_3_42_we : in STD_LOGIC;
    \addr_reg_reg[20]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    regs_wrack : in STD_LOGIC;
    regs_rdack : in STD_LOGIC;
    drp_ack : in STD_LOGIC;
    \q_reg[15]_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rddata_out : in STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_3_36_we : in STD_LOGIC;
    reg_3_41_we : in STD_LOGIC;
    reg_3_38_we : in STD_LOGIC;
    \addr_reg_reg[6]\ : in STD_LOGIC;
    reg_3_35_we : in STD_LOGIC;
    \addr_reg_reg[0]\ : in STD_LOGIC;
    \addr_reg_reg[12]\ : in STD_LOGIC;
    reg_3_34_we : in STD_LOGIC;
    reg_3_37_we : in STD_LOGIC;
    \addr_reg_reg[14]\ : in STD_LOGIC;
    reg_3_65535_we : in STD_LOGIC;
    reg_3_40_we : in STD_LOGIC;
    \addr_reg_reg[20]_1\ : in STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q_reg[2]\ : in STD_LOGIC;
    \addr_reg_reg[4]\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    control_reg : in STD_LOGIC;
    toggle_reg : in STD_LOGIC;
    reg_1_9_we : in STD_LOGIC;
    tx_disable_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_management_mdio : entity is "ten_gig_eth_pcs_pma_v6_0_3_management_mdio";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_management_mdio;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_management_mdio is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal mdc_reg1 : STD_LOGIC;
  attribute ASYNC_REG : string;
  attribute ASYNC_REG of mdc_reg1 : signal is "true";
  signal mdc_reg2 : STD_LOGIC;
  attribute ASYNC_REG of mdc_reg2 : signal is "true";
  signal mdc_reg3 : STD_LOGIC;
  attribute ASYNC_REG of mdc_reg3 : signal is "true";
  signal mdc_reg4 : STD_LOGIC;
  attribute ASYNC_REG of mdc_reg4 : signal is "true";
  signal mdc_reg5 : STD_LOGIC;
  attribute ASYNC_REG of mdc_reg5 : signal is "true";
  signal mdc_rising : STD_LOGIC;
  signal mdc_rising_i_1_n_0 : STD_LOGIC;
  signal mdio_in_reg1 : STD_LOGIC;
  attribute ASYNC_REG of mdio_in_reg1 : signal is "true";
  signal mdio_in_reg2 : STD_LOGIC;
  attribute ASYNC_REG of mdio_in_reg2 : signal is "true";
  signal mdio_in_reg3 : STD_LOGIC;
  attribute ASYNC_REG of mdio_in_reg3 : signal is "true";
  signal mdio_in_reg4 : STD_LOGIC;
  attribute ASYNC_REG of mdio_in_reg4 : signal is "true";
  signal mdio_in_reg5 : STD_LOGIC;
  attribute ASYNC_REG of mdio_in_reg5 : signal is "true";
  signal mdio_interface_i_n_4 : STD_LOGIC;
  signal mdio_rd : STD_LOGIC;
  signal mdio_we : STD_LOGIC;
  signal mdio_we_reg : STD_LOGIC;
  signal mdio_we_rising : STD_LOGIC;
  signal \^mgmt_drp_cs\ : STD_LOGIC;
  signal mgmt_rddata : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \^read_reg\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of mdc_reg1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of mdc_reg1_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdc_reg2_reg : label is std.standard.true;
  attribute KEEP of mdc_reg2_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdc_reg3_reg : label is std.standard.true;
  attribute KEEP of mdc_reg3_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdc_reg4_reg : label is std.standard.true;
  attribute KEEP of mdc_reg4_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdc_reg5_reg : label is std.standard.true;
  attribute KEEP of mdc_reg5_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdio_in_reg1_reg : label is std.standard.true;
  attribute KEEP of mdio_in_reg1_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdio_in_reg2_reg : label is std.standard.true;
  attribute KEEP of mdio_in_reg2_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdio_in_reg3_reg : label is std.standard.true;
  attribute KEEP of mdio_in_reg3_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdio_in_reg4_reg : label is std.standard.true;
  attribute KEEP of mdio_in_reg4_reg : label is "yes";
  attribute ASYNC_REG_boolean of mdio_in_reg5_reg : label is std.standard.true;
  attribute KEEP of mdio_in_reg5_reg : label is "yes";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  mgmt_drp_cs <= \^mgmt_drp_cs\;
  read_reg <= \^read_reg\;
ipif_access_inst: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ipif_access
     port map (
      D(15 downto 0) => mgmt_rddata(15 downto 0),
      Q(5 downto 0) => \^q\(5 downto 0),
      SR(0) => SR(0),
      \addr_reg_reg[0]\ => \addr_reg_reg[0]\,
      \addr_reg_reg[12]\ => \addr_reg_reg[12]\,
      \addr_reg_reg[14]\ => \addr_reg_reg[14]\,
      \addr_reg_reg[20]\(4 downto 0) => \addr_reg_reg[20]_0\(4 downto 0),
      \addr_reg_reg[20]_0\ => \addr_reg_reg[20]_1\,
      \addr_reg_reg[6]\ => \addr_reg_reg[6]\,
      areset_coreclk => areset_coreclk,
      control_reg => control_reg,
      control_reg_reg => \^mgmt_drp_cs\,
      coreclk => coreclk,
      drp_ack => drp_ack,
      mdio_rd => mdio_rd,
      mdio_we_rising => mdio_we_rising,
      mgmt_rnw => mgmt_rnw,
      p_0_in => p_0_in,
      \prbs_err_count_reg[15]\(15 downto 0) => \prbs_err_count_reg[15]\(15 downto 0),
      \q_reg[0]\ => \q_reg[0]\,
      \q_reg[0]_0\ => \q_reg[0]_0\,
      \q_reg[0]_1\ => \q_reg[0]_1\,
      \q_reg[0]_2\ => \q_reg[0]_2\,
      \q_reg[0]_3\ => \q_reg[0]_3\,
      \q_reg[0]_4\ => \q_reg[0]_4\,
      \q_reg[15]\(15 downto 0) => \q_reg[15]_6\(15 downto 0),
      \q_reg[5]\(5 downto 0) => \q_reg[5]\(5 downto 0),
      rdack0 => rdack0,
      rdack_reg => \^read_reg\,
      rddata_out(15 downto 0) => rddata_out(15 downto 0),
      \rddata_out_reg[4]\ => \rddata_out_reg[4]\,
      re_prev_reg => re_prev_reg,
      re_prev_reg_0 => re_prev_reg_0,
      re_prev_reg_1 => re_prev_reg_1,
      re_prev_reg_2 => re_prev_reg_2,
      reg_1_9_we => reg_1_9_we,
      reg_3_1_re => reg_3_1_re,
      reg_3_42_we => reg_3_42_we,
      regs_rdack => regs_rdack,
      regs_wrack => regs_wrack,
      \state_reg[1]_0\ => \state_reg[1]\,
      \state_reg[1]_1\ => \state_reg[1]_0\,
      \state_reg[1]_2\(0) => \state_reg[1]_1\(0),
      toggle_reg => toggle_reg,
      toggle_reg_reg => toggle_reg_reg,
      tx_disable_int => tx_disable_int
    );
mdc_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdc,
      Q => mdc_reg1,
      R => areset_coreclk
    );
mdc_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdc_reg1,
      Q => mdc_reg2,
      R => areset_coreclk
    );
mdc_reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdc_reg2,
      Q => mdc_reg3,
      R => areset_coreclk
    );
mdc_reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdc_reg3,
      Q => mdc_reg4,
      R => areset_coreclk
    );
mdc_reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdc_reg4,
      Q => mdc_reg5,
      R => areset_coreclk
    );
mdc_rising_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mdc_reg4,
      I1 => mdc_reg5,
      O => mdc_rising_i_1_n_0
    );
mdc_rising_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdc_rising_i_1_n_0,
      Q => mdc_rising,
      R => areset_coreclk
    );
mdio_in_reg1_reg: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => mdio_in,
      Q => mdio_in_reg1,
      S => areset_coreclk
    );
mdio_in_reg2_reg: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => mdio_in_reg1,
      Q => mdio_in_reg2,
      S => areset_coreclk
    );
mdio_in_reg3_reg: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => mdio_in_reg2,
      Q => mdio_in_reg3,
      S => areset_coreclk
    );
mdio_in_reg4_reg: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => mdio_in_reg3,
      Q => mdio_in_reg4,
      S => areset_coreclk
    );
mdio_in_reg5_reg: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => mdio_in_reg4,
      Q => mdio_in_reg5,
      S => areset_coreclk
    );
mdio_interface_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_mdio_interface
     port map (
      D(15 downto 0) => mgmt_rddata(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \addr_reg_reg[20]\(20 downto 0) => \addr_reg_reg[20]\(20 downto 0),
      \addr_reg_reg[4]\ => \addr_reg_reg[4]\,
      areset_coreclk => areset_coreclk,
      coreclk => coreclk,
      drp_ack => drp_ack,
      mdc_rising => mdc_rising,
      mdio_in_reg5_reg => mdio_in_reg5,
      mdio_out => mdio_out,
      mdio_rd => mdio_rd,
      mdio_tri => mdio_tri,
      mdio_we => mdio_we,
      mdio_we_reg => mdio_we_reg,
      mdio_we_rising_reg => mdio_interface_i_n_4,
      mgmt_drp_cs => \^mgmt_drp_cs\,
      p_0_in => p_0_in,
      prtad(4 downto 0) => prtad(4 downto 0),
      \q_reg[15]\(14 downto 0) => \q_reg[15]\(14 downto 0),
      \q_reg[15]_0\(14 downto 0) => \q_reg[15]_0\(14 downto 0),
      \q_reg[15]_1\(14 downto 0) => \q_reg[15]_1\(14 downto 0),
      \q_reg[15]_2\(14 downto 0) => \q_reg[15]_2\(14 downto 0),
      \q_reg[15]_3\(14 downto 0) => \q_reg[15]_3\(14 downto 0),
      \q_reg[15]_4\(14 downto 0) => \q_reg[15]_4\(14 downto 0),
      \q_reg[15]_5\(15 downto 0) => \q_reg[15]_5\(15 downto 0),
      \q_reg[2]\ => \q_reg[2]\,
      \q_reg[5]\(1 downto 0) => \q_reg[5]_0\(1 downto 0),
      \q_reg[9]\(8 downto 0) => \q_reg[9]\(8 downto 0),
      \q_reg[9]_0\(8 downto 0) => \q_reg[9]_0\(8 downto 0),
      read_reg => \^read_reg\,
      reg_3_34_we => reg_3_34_we,
      reg_3_35_we => reg_3_35_we,
      reg_3_36_we => reg_3_36_we,
      reg_3_37_we => reg_3_37_we,
      reg_3_38_we => reg_3_38_we,
      reg_3_40_we => reg_3_40_we,
      reg_3_41_we => reg_3_41_we,
      reg_3_65535_we => reg_3_65535_we,
      regs_rdack => regs_rdack
    );
mdio_we_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdio_we,
      Q => mdio_we_reg,
      R => areset_coreclk
    );
mdio_we_rising_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => mdio_interface_i_n_4,
      Q => mdio_we_rising,
      R => areset_coreclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    d1_reg : out STD_LOGIC;
    gt_slip_int : out STD_LOGIC;
    ber_count_inc : out STD_LOGIC;
    d1_reg_0 : out STD_LOGIC;
    err_block_count_inc : out STD_LOGIC;
    \mcp1_dec_c5_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c6_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_rx_link_up_core_reg_reg : out STD_LOGIC;
    comp_7 : out STD_LOGIC;
    \mcp1_data_pipe_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    comp_6 : out STD_LOGIC;
    comp_5 : out STD_LOGIC;
    comp_4 : out STD_LOGIC;
    comp_3 : out STD_LOGIC;
    comp_2 : out STD_LOGIC;
    comp_7_0 : out STD_LOGIC;
    comp_6_1 : out STD_LOGIC;
    comp_5_2 : out STD_LOGIC;
    comp_4_3 : out STD_LOGIC;
    comp_3_4 : out STD_LOGIC;
    comp_2_5 : out STD_LOGIC;
    \mcp1_state_reg[1]\ : out STD_LOGIC;
    \mcp1_dec_c4_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c1_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c2_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c3_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c0_reg[2]\ : out STD_LOGIC;
    \mcp1_ctrl_pipe_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    comp_8 : out STD_LOGIC;
    comp_2_6 : out STD_LOGIC;
    comp_1 : out STD_LOGIC;
    comp_1_7 : out STD_LOGIC;
    comp_0 : out STD_LOGIC;
    comp_0_8 : out STD_LOGIC;
    comp_8_9 : out STD_LOGIC;
    comp_2_10 : out STD_LOGIC;
    comp_1_11 : out STD_LOGIC;
    comp_1_12 : out STD_LOGIC;
    comp_0_13 : out STD_LOGIC;
    comp_0_14 : out STD_LOGIC;
    signal_detect : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    rxreset_local_reg : in STD_LOGIC;
    \mcp1_rx_66_raw_reg[65]\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \rxusrclk2_en156_reg_rep__11\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \outreg_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rxusrclk2_en156_reg_rep__10\ : in STD_LOGIC;
    mcp1_state : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxusrclk2_en156_reg_rep__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxusrclk2_en156_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxusrclk2_en156_reg_rep__10_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxusrclk2_en156_reg_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs : entity is "ten_gig_eth_pcs_pma_v6_0_3_rx_pcs";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs is
  signal block_field : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^d1_reg\ : STD_LOGIC;
  signal \^d1_reg_0\ : STD_LOGIC;
  signal mcp1_err_block_count_inc_out1 : STD_LOGIC;
  signal mcp1_err_block_count_inc_out10_out : STD_LOGIC;
  signal mcp1_ignore_next_mismatch : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_11_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_12_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_14_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_15_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_16_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_17_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_19_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_20_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_21_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_22_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_24_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_25_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_26_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_27_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_29_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_30_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_31_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_32_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_34_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_35_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_36_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_37_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_39_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_40_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_41_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_42_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_44_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_45_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_46_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_47_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_49_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_50_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_51_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_52_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_53_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_54_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_55_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_56_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_57_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_58_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_59_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_60_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_8_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_i_9_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_10_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_10_n_1 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_10_n_2 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_10_n_3 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_13_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_13_n_1 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_13_n_2 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_13_n_3 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_18_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_18_n_1 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_18_n_2 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_18_n_3 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_23_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_23_n_1 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_23_n_2 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_23_n_3 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_28_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_28_n_1 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_28_n_2 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_28_n_3 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_33_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_33_n_1 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_33_n_2 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_33_n_3 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_38_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_38_n_1 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_38_n_2 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_38_n_3 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_43_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_43_n_1 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_43_n_2 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_43_n_3 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_48_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_48_n_1 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_48_n_2 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_48_n_3 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_5_n_3 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_6_n_3 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_7_n_0 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_7_n_1 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_7_n_2 : STD_LOGIC;
  signal mcp1_ignore_next_mismatch_reg_i_7_n_3 : STD_LOGIC;
  signal mcp1_rx_64_data_out : STD_LOGIC_VECTOR ( 56 downto 24 );
  signal mcp1_state0 : STD_LOGIC;
  signal next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rx_66_enc : STD_LOGIC_VECTOR ( 65 downto 2 );
  signal rx_66_enc_reg : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal rx_block_lock_fsm_i_n_5 : STD_LOGIC;
  signal rx_block_lock_fsm_i_n_6 : STD_LOGIC;
  signal rx_block_lock_fsm_i_n_7 : STD_LOGIC;
  signal rx_decoder_i_n_82 : STD_LOGIC;
  signal rx_decoder_i_n_83 : STD_LOGIC;
  signal rx_decoder_i_n_84 : STD_LOGIC;
  signal rx_decoder_i_n_85 : STD_LOGIC;
  signal rx_decoder_i_n_86 : STD_LOGIC;
  signal rx_decoder_i_n_87 : STD_LOGIC;
  signal rx_decoder_i_n_88 : STD_LOGIC;
  signal rx_ebuff_ctrl_t : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_ebuff_data_t : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rx_pcs_fsm_i_n_0 : STD_LOGIC;
  signal rx_pcs_fsm_i_n_1 : STD_LOGIC;
  signal rx_pcs_fsm_i_n_2 : STD_LOGIC;
  signal rx_pcs_fsm_i_n_79 : STD_LOGIC;
  signal rxreset_1 : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of rxreset_1 : signal is std.standard.true;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of rxreset_1 : signal is "no";
  signal rxreset_2 : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_2 : signal is std.standard.true;
  attribute equivalent_register_removal of rxreset_2 : signal is "no";
  signal rxreset_3 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of rxreset_3 : signal is "true";
  attribute equivalent_register_removal of rxreset_3 : signal is "no";
  signal rxreset_4 : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_4 : signal is std.standard.true;
  attribute equivalent_register_removal of rxreset_4 : signal is "no";
  signal rxreset_5 : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_5 : signal is std.standard.true;
  attribute equivalent_register_removal of rxreset_5 : signal is "no";
  signal rxreset_6 : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_6 : signal is std.standard.true;
  attribute equivalent_register_removal of rxreset_6 : signal is "no";
  signal sh_valid : STD_LOGIC;
  signal signal_ok_reg : STD_LOGIC;
  signal NLW_mcp1_ignore_next_mismatch_reg_i_10_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_13_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_18_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_28_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_33_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_38_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_43_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_48_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_6_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_6_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mcp1_ignore_next_mismatch_reg_i_7_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DONT_TOUCH of rxreset_1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rxreset_1_reg : label is "yes";
  attribute equivalent_register_removal of rxreset_1_reg : label is "no";
  attribute DONT_TOUCH of rxreset_2_reg : label is std.standard.true;
  attribute KEEP of rxreset_2_reg : label is "yes";
  attribute equivalent_register_removal of rxreset_2_reg : label is "no";
  attribute KEEP of rxreset_3_reg : label is "yes";
  attribute equivalent_register_removal of rxreset_3_reg : label is "no";
  attribute DONT_TOUCH of rxreset_4_reg : label is std.standard.true;
  attribute KEEP of rxreset_4_reg : label is "yes";
  attribute equivalent_register_removal of rxreset_4_reg : label is "no";
  attribute DONT_TOUCH of rxreset_5_reg : label is std.standard.true;
  attribute KEEP of rxreset_5_reg : label is "yes";
  attribute equivalent_register_removal of rxreset_5_reg : label is "no";
  attribute DONT_TOUCH of rxreset_6_reg : label is std.standard.true;
  attribute KEEP of rxreset_6_reg : label is "yes";
  attribute equivalent_register_removal of rxreset_6_reg : label is "no";
begin
  SR(0) <= rxreset_5;
  d1_reg <= \^d1_reg\;
  d1_reg_0 <= \^d1_reg_0\;
mcp1_ignore_next_mismatch_i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_66_enc_reg(65),
      O => mcp1_ignore_next_mismatch_i_11_n_0
    );
mcp1_ignore_next_mismatch_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(62),
      I1 => rx_66_enc_reg(63),
      I2 => rx_66_enc_reg(64),
      O => mcp1_ignore_next_mismatch_i_12_n_0
    );
mcp1_ignore_next_mismatch_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(59),
      I1 => rx_66_enc_reg(60),
      I2 => rx_66_enc_reg(61),
      O => mcp1_ignore_next_mismatch_i_14_n_0
    );
mcp1_ignore_next_mismatch_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1000000"
    )
        port map (
      I0 => \outreg_reg[2]\(0),
      I1 => \outreg_reg[2]\(1),
      I2 => rx_66_enc_reg(58),
      I3 => rx_66_enc_reg(56),
      I4 => rx_66_enc_reg(57),
      O => mcp1_ignore_next_mismatch_i_15_n_0
    );
mcp1_ignore_next_mismatch_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(53),
      I1 => rx_66_enc_reg(54),
      I2 => rx_66_enc_reg(55),
      O => mcp1_ignore_next_mismatch_i_16_n_0
    );
mcp1_ignore_next_mismatch_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(50),
      I1 => rx_66_enc_reg(51),
      I2 => rx_66_enc_reg(52),
      O => mcp1_ignore_next_mismatch_i_17_n_0
    );
mcp1_ignore_next_mismatch_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(59),
      I1 => rx_66_enc_reg(60),
      I2 => rx_66_enc_reg(61),
      O => mcp1_ignore_next_mismatch_i_19_n_0
    );
mcp1_ignore_next_mismatch_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011110"
    )
        port map (
      I0 => rx_66_enc_reg(56),
      I1 => rx_66_enc_reg(57),
      I2 => \outreg_reg[2]\(0),
      I3 => \outreg_reg[2]\(1),
      I4 => rx_66_enc_reg(58),
      O => mcp1_ignore_next_mismatch_i_20_n_0
    );
mcp1_ignore_next_mismatch_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(53),
      I1 => rx_66_enc_reg(54),
      I2 => rx_66_enc_reg(55),
      O => mcp1_ignore_next_mismatch_i_21_n_0
    );
mcp1_ignore_next_mismatch_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(50),
      I1 => rx_66_enc_reg(51),
      I2 => rx_66_enc_reg(52),
      O => mcp1_ignore_next_mismatch_i_22_n_0
    );
mcp1_ignore_next_mismatch_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(47),
      I1 => rx_66_enc_reg(48),
      I2 => rx_66_enc_reg(49),
      O => mcp1_ignore_next_mismatch_i_24_n_0
    );
mcp1_ignore_next_mismatch_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(44),
      I1 => rx_66_enc_reg(45),
      I2 => rx_66_enc_reg(46),
      O => mcp1_ignore_next_mismatch_i_25_n_0
    );
mcp1_ignore_next_mismatch_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(41),
      I1 => rx_66_enc_reg(42),
      I2 => rx_66_enc_reg(43),
      O => mcp1_ignore_next_mismatch_i_26_n_0
    );
mcp1_ignore_next_mismatch_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(38),
      I1 => rx_66_enc_reg(39),
      I2 => rx_66_enc_reg(40),
      O => mcp1_ignore_next_mismatch_i_27_n_0
    );
mcp1_ignore_next_mismatch_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(47),
      I1 => rx_66_enc_reg(48),
      I2 => rx_66_enc_reg(49),
      O => mcp1_ignore_next_mismatch_i_29_n_0
    );
mcp1_ignore_next_mismatch_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(44),
      I1 => rx_66_enc_reg(45),
      I2 => rx_66_enc_reg(46),
      O => mcp1_ignore_next_mismatch_i_30_n_0
    );
mcp1_ignore_next_mismatch_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(41),
      I1 => rx_66_enc_reg(42),
      I2 => rx_66_enc_reg(43),
      O => mcp1_ignore_next_mismatch_i_31_n_0
    );
mcp1_ignore_next_mismatch_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(38),
      I1 => rx_66_enc_reg(39),
      I2 => rx_66_enc_reg(40),
      O => mcp1_ignore_next_mismatch_i_32_n_0
    );
mcp1_ignore_next_mismatch_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(35),
      I1 => rx_66_enc_reg(36),
      I2 => rx_66_enc_reg(37),
      O => mcp1_ignore_next_mismatch_i_34_n_0
    );
mcp1_ignore_next_mismatch_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(32),
      I1 => rx_66_enc_reg(33),
      I2 => rx_66_enc_reg(34),
      O => mcp1_ignore_next_mismatch_i_35_n_0
    );
mcp1_ignore_next_mismatch_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(29),
      I1 => rx_66_enc_reg(30),
      I2 => rx_66_enc_reg(31),
      O => mcp1_ignore_next_mismatch_i_36_n_0
    );
mcp1_ignore_next_mismatch_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800008"
    )
        port map (
      I0 => rx_66_enc_reg(27),
      I1 => rx_66_enc_reg(28),
      I2 => \outreg_reg[2]\(0),
      I3 => \outreg_reg[2]\(1),
      I4 => rx_66_enc_reg(26),
      O => mcp1_ignore_next_mismatch_i_37_n_0
    );
mcp1_ignore_next_mismatch_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(35),
      I1 => rx_66_enc_reg(36),
      I2 => rx_66_enc_reg(37),
      O => mcp1_ignore_next_mismatch_i_39_n_0
    );
mcp1_ignore_next_mismatch_i_40: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(32),
      I1 => rx_66_enc_reg(33),
      I2 => rx_66_enc_reg(34),
      O => mcp1_ignore_next_mismatch_i_40_n_0
    );
mcp1_ignore_next_mismatch_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(29),
      I1 => rx_66_enc_reg(30),
      I2 => rx_66_enc_reg(31),
      O => mcp1_ignore_next_mismatch_i_41_n_0
    );
mcp1_ignore_next_mismatch_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001E"
    )
        port map (
      I0 => \outreg_reg[2]\(0),
      I1 => \outreg_reg[2]\(1),
      I2 => rx_66_enc_reg(26),
      I3 => rx_66_enc_reg(27),
      I4 => rx_66_enc_reg(28),
      O => mcp1_ignore_next_mismatch_i_42_n_0
    );
mcp1_ignore_next_mismatch_i_44: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(23),
      I1 => rx_66_enc_reg(24),
      I2 => rx_66_enc_reg(25),
      O => mcp1_ignore_next_mismatch_i_44_n_0
    );
mcp1_ignore_next_mismatch_i_45: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(20),
      I1 => rx_66_enc_reg(21),
      I2 => rx_66_enc_reg(22),
      O => mcp1_ignore_next_mismatch_i_45_n_0
    );
mcp1_ignore_next_mismatch_i_46: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(17),
      I1 => rx_66_enc_reg(18),
      I2 => rx_66_enc_reg(19),
      O => mcp1_ignore_next_mismatch_i_46_n_0
    );
mcp1_ignore_next_mismatch_i_47: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(14),
      I1 => rx_66_enc_reg(15),
      I2 => rx_66_enc_reg(16),
      O => mcp1_ignore_next_mismatch_i_47_n_0
    );
mcp1_ignore_next_mismatch_i_49: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(23),
      I1 => rx_66_enc_reg(24),
      I2 => rx_66_enc_reg(25),
      O => mcp1_ignore_next_mismatch_i_49_n_0
    );
mcp1_ignore_next_mismatch_i_50: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(20),
      I1 => rx_66_enc_reg(21),
      I2 => rx_66_enc_reg(22),
      O => mcp1_ignore_next_mismatch_i_50_n_0
    );
mcp1_ignore_next_mismatch_i_51: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(17),
      I1 => rx_66_enc_reg(18),
      I2 => rx_66_enc_reg(19),
      O => mcp1_ignore_next_mismatch_i_51_n_0
    );
mcp1_ignore_next_mismatch_i_52: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(14),
      I1 => rx_66_enc_reg(15),
      I2 => rx_66_enc_reg(16),
      O => mcp1_ignore_next_mismatch_i_52_n_0
    );
mcp1_ignore_next_mismatch_i_53: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(11),
      I1 => rx_66_enc_reg(12),
      I2 => rx_66_enc_reg(13),
      O => mcp1_ignore_next_mismatch_i_53_n_0
    );
mcp1_ignore_next_mismatch_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1000000"
    )
        port map (
      I0 => \outreg_reg[2]\(0),
      I1 => \outreg_reg[2]\(1),
      I2 => block_field(6),
      I3 => block_field(7),
      I4 => rx_66_enc_reg(10),
      O => mcp1_ignore_next_mismatch_i_54_n_0
    );
mcp1_ignore_next_mismatch_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E1000000"
    )
        port map (
      I0 => \outreg_reg[2]\(0),
      I1 => \outreg_reg[2]\(1),
      I2 => block_field(4),
      I3 => block_field(3),
      I4 => block_field(5),
      O => mcp1_ignore_next_mismatch_i_55_n_0
    );
mcp1_ignore_next_mismatch_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88810000"
    )
        port map (
      I0 => block_field(2),
      I1 => block_field(0),
      I2 => \outreg_reg[2]\(1),
      I3 => \outreg_reg[2]\(0),
      I4 => block_field(1),
      O => mcp1_ignore_next_mismatch_i_56_n_0
    );
mcp1_ignore_next_mismatch_i_57: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => rx_66_enc_reg(11),
      I1 => rx_66_enc_reg(12),
      I2 => rx_66_enc_reg(13),
      O => mcp1_ignore_next_mismatch_i_57_n_0
    );
mcp1_ignore_next_mismatch_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011110"
    )
        port map (
      I0 => block_field(7),
      I1 => rx_66_enc_reg(10),
      I2 => \outreg_reg[2]\(0),
      I3 => \outreg_reg[2]\(1),
      I4 => block_field(6),
      O => mcp1_ignore_next_mismatch_i_58_n_0
    );
mcp1_ignore_next_mismatch_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00011110"
    )
        port map (
      I0 => block_field(3),
      I1 => block_field(5),
      I2 => \outreg_reg[2]\(0),
      I3 => \outreg_reg[2]\(1),
      I4 => block_field(4),
      O => mcp1_ignore_next_mismatch_i_59_n_0
    );
mcp1_ignore_next_mismatch_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00021110"
    )
        port map (
      I0 => block_field(0),
      I1 => block_field(1),
      I2 => \outreg_reg[2]\(0),
      I3 => \outreg_reg[2]\(1),
      I4 => block_field(2),
      O => mcp1_ignore_next_mismatch_i_60_n_0
    );
mcp1_ignore_next_mismatch_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_66_enc_reg(65),
      O => mcp1_ignore_next_mismatch_i_8_n_0
    );
mcp1_ignore_next_mismatch_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_66_enc_reg(62),
      I1 => rx_66_enc_reg(63),
      I2 => rx_66_enc_reg(64),
      O => mcp1_ignore_next_mismatch_i_9_n_0
    );
mcp1_ignore_next_mismatch_reg_i_10: unisim.vcomponents.CARRY4
     port map (
      CI => mcp1_ignore_next_mismatch_reg_i_18_n_0,
      CO(3) => mcp1_ignore_next_mismatch_reg_i_10_n_0,
      CO(2) => mcp1_ignore_next_mismatch_reg_i_10_n_1,
      CO(1) => mcp1_ignore_next_mismatch_reg_i_10_n_2,
      CO(0) => mcp1_ignore_next_mismatch_reg_i_10_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_10_O_UNCONNECTED(3 downto 0),
      S(3) => mcp1_ignore_next_mismatch_i_19_n_0,
      S(2) => mcp1_ignore_next_mismatch_i_20_n_0,
      S(1) => mcp1_ignore_next_mismatch_i_21_n_0,
      S(0) => mcp1_ignore_next_mismatch_i_22_n_0
    );
mcp1_ignore_next_mismatch_reg_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => mcp1_ignore_next_mismatch_reg_i_23_n_0,
      CO(3) => mcp1_ignore_next_mismatch_reg_i_13_n_0,
      CO(2) => mcp1_ignore_next_mismatch_reg_i_13_n_1,
      CO(1) => mcp1_ignore_next_mismatch_reg_i_13_n_2,
      CO(0) => mcp1_ignore_next_mismatch_reg_i_13_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_13_O_UNCONNECTED(3 downto 0),
      S(3) => mcp1_ignore_next_mismatch_i_24_n_0,
      S(2) => mcp1_ignore_next_mismatch_i_25_n_0,
      S(1) => mcp1_ignore_next_mismatch_i_26_n_0,
      S(0) => mcp1_ignore_next_mismatch_i_27_n_0
    );
mcp1_ignore_next_mismatch_reg_i_18: unisim.vcomponents.CARRY4
     port map (
      CI => mcp1_ignore_next_mismatch_reg_i_28_n_0,
      CO(3) => mcp1_ignore_next_mismatch_reg_i_18_n_0,
      CO(2) => mcp1_ignore_next_mismatch_reg_i_18_n_1,
      CO(1) => mcp1_ignore_next_mismatch_reg_i_18_n_2,
      CO(0) => mcp1_ignore_next_mismatch_reg_i_18_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_18_O_UNCONNECTED(3 downto 0),
      S(3) => mcp1_ignore_next_mismatch_i_29_n_0,
      S(2) => mcp1_ignore_next_mismatch_i_30_n_0,
      S(1) => mcp1_ignore_next_mismatch_i_31_n_0,
      S(0) => mcp1_ignore_next_mismatch_i_32_n_0
    );
mcp1_ignore_next_mismatch_reg_i_23: unisim.vcomponents.CARRY4
     port map (
      CI => mcp1_ignore_next_mismatch_reg_i_33_n_0,
      CO(3) => mcp1_ignore_next_mismatch_reg_i_23_n_0,
      CO(2) => mcp1_ignore_next_mismatch_reg_i_23_n_1,
      CO(1) => mcp1_ignore_next_mismatch_reg_i_23_n_2,
      CO(0) => mcp1_ignore_next_mismatch_reg_i_23_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_23_O_UNCONNECTED(3 downto 0),
      S(3) => mcp1_ignore_next_mismatch_i_34_n_0,
      S(2) => mcp1_ignore_next_mismatch_i_35_n_0,
      S(1) => mcp1_ignore_next_mismatch_i_36_n_0,
      S(0) => mcp1_ignore_next_mismatch_i_37_n_0
    );
mcp1_ignore_next_mismatch_reg_i_28: unisim.vcomponents.CARRY4
     port map (
      CI => mcp1_ignore_next_mismatch_reg_i_38_n_0,
      CO(3) => mcp1_ignore_next_mismatch_reg_i_28_n_0,
      CO(2) => mcp1_ignore_next_mismatch_reg_i_28_n_1,
      CO(1) => mcp1_ignore_next_mismatch_reg_i_28_n_2,
      CO(0) => mcp1_ignore_next_mismatch_reg_i_28_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_28_O_UNCONNECTED(3 downto 0),
      S(3) => mcp1_ignore_next_mismatch_i_39_n_0,
      S(2) => mcp1_ignore_next_mismatch_i_40_n_0,
      S(1) => mcp1_ignore_next_mismatch_i_41_n_0,
      S(0) => mcp1_ignore_next_mismatch_i_42_n_0
    );
mcp1_ignore_next_mismatch_reg_i_33: unisim.vcomponents.CARRY4
     port map (
      CI => mcp1_ignore_next_mismatch_reg_i_43_n_0,
      CO(3) => mcp1_ignore_next_mismatch_reg_i_33_n_0,
      CO(2) => mcp1_ignore_next_mismatch_reg_i_33_n_1,
      CO(1) => mcp1_ignore_next_mismatch_reg_i_33_n_2,
      CO(0) => mcp1_ignore_next_mismatch_reg_i_33_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_33_O_UNCONNECTED(3 downto 0),
      S(3) => mcp1_ignore_next_mismatch_i_44_n_0,
      S(2) => mcp1_ignore_next_mismatch_i_45_n_0,
      S(1) => mcp1_ignore_next_mismatch_i_46_n_0,
      S(0) => mcp1_ignore_next_mismatch_i_47_n_0
    );
mcp1_ignore_next_mismatch_reg_i_38: unisim.vcomponents.CARRY4
     port map (
      CI => mcp1_ignore_next_mismatch_reg_i_48_n_0,
      CO(3) => mcp1_ignore_next_mismatch_reg_i_38_n_0,
      CO(2) => mcp1_ignore_next_mismatch_reg_i_38_n_1,
      CO(1) => mcp1_ignore_next_mismatch_reg_i_38_n_2,
      CO(0) => mcp1_ignore_next_mismatch_reg_i_38_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_38_O_UNCONNECTED(3 downto 0),
      S(3) => mcp1_ignore_next_mismatch_i_49_n_0,
      S(2) => mcp1_ignore_next_mismatch_i_50_n_0,
      S(1) => mcp1_ignore_next_mismatch_i_51_n_0,
      S(0) => mcp1_ignore_next_mismatch_i_52_n_0
    );
mcp1_ignore_next_mismatch_reg_i_43: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mcp1_ignore_next_mismatch_reg_i_43_n_0,
      CO(2) => mcp1_ignore_next_mismatch_reg_i_43_n_1,
      CO(1) => mcp1_ignore_next_mismatch_reg_i_43_n_2,
      CO(0) => mcp1_ignore_next_mismatch_reg_i_43_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_43_O_UNCONNECTED(3 downto 0),
      S(3) => mcp1_ignore_next_mismatch_i_53_n_0,
      S(2) => mcp1_ignore_next_mismatch_i_54_n_0,
      S(1) => mcp1_ignore_next_mismatch_i_55_n_0,
      S(0) => mcp1_ignore_next_mismatch_i_56_n_0
    );
mcp1_ignore_next_mismatch_reg_i_48: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => mcp1_ignore_next_mismatch_reg_i_48_n_0,
      CO(2) => mcp1_ignore_next_mismatch_reg_i_48_n_1,
      CO(1) => mcp1_ignore_next_mismatch_reg_i_48_n_2,
      CO(0) => mcp1_ignore_next_mismatch_reg_i_48_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_48_O_UNCONNECTED(3 downto 0),
      S(3) => mcp1_ignore_next_mismatch_i_57_n_0,
      S(2) => mcp1_ignore_next_mismatch_i_58_n_0,
      S(1) => mcp1_ignore_next_mismatch_i_59_n_0,
      S(0) => mcp1_ignore_next_mismatch_i_60_n_0
    );
mcp1_ignore_next_mismatch_reg_i_5: unisim.vcomponents.CARRY4
     port map (
      CI => mcp1_ignore_next_mismatch_reg_i_7_n_0,
      CO(3 downto 2) => NLW_mcp1_ignore_next_mismatch_reg_i_5_CO_UNCONNECTED(3 downto 2),
      CO(1) => mcp1_err_block_count_inc_out1,
      CO(0) => mcp1_ignore_next_mismatch_reg_i_5_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_5_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => mcp1_ignore_next_mismatch_i_8_n_0,
      S(0) => mcp1_ignore_next_mismatch_i_9_n_0
    );
mcp1_ignore_next_mismatch_reg_i_6: unisim.vcomponents.CARRY4
     port map (
      CI => mcp1_ignore_next_mismatch_reg_i_10_n_0,
      CO(3 downto 2) => NLW_mcp1_ignore_next_mismatch_reg_i_6_CO_UNCONNECTED(3 downto 2),
      CO(1) => mcp1_err_block_count_inc_out10_out,
      CO(0) => mcp1_ignore_next_mismatch_reg_i_6_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_6_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => mcp1_ignore_next_mismatch_i_11_n_0,
      S(0) => mcp1_ignore_next_mismatch_i_12_n_0
    );
mcp1_ignore_next_mismatch_reg_i_7: unisim.vcomponents.CARRY4
     port map (
      CI => mcp1_ignore_next_mismatch_reg_i_13_n_0,
      CO(3) => mcp1_ignore_next_mismatch_reg_i_7_n_0,
      CO(2) => mcp1_ignore_next_mismatch_reg_i_7_n_1,
      CO(1) => mcp1_ignore_next_mismatch_reg_i_7_n_2,
      CO(0) => mcp1_ignore_next_mismatch_reg_i_7_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_mcp1_ignore_next_mismatch_reg_i_7_O_UNCONNECTED(3 downto 0),
      S(3) => mcp1_ignore_next_mismatch_i_14_n_0,
      S(2) => mcp1_ignore_next_mismatch_i_15_n_0,
      S(1) => mcp1_ignore_next_mismatch_i_16_n_0,
      S(0) => mcp1_ignore_next_mismatch_i_17_n_0
    );
pcs_descramble_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_descramble
     port map (
      SR(0) => rxreset_4,
      \mcp1_rx_66_raw_reg[65]\(63 downto 0) => \mcp1_rx_66_raw_reg[65]\(65 downto 2),
      rx_66_enc(57 downto 0) => rx_66_enc(59 downto 2),
      rxusrclk2 => rxusrclk2,
      rxusrclk2_en156_reg(1 downto 0) => rxusrclk2_en156_reg(1 downto 0)
    );
\rx_66_enc_reg[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(60),
      I1 => \mcp1_rx_66_raw_reg[65]\(21),
      I2 => \mcp1_rx_66_raw_reg[65]\(2),
      O => rx_66_enc(60)
    );
\rx_66_enc_reg[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(61),
      I1 => \mcp1_rx_66_raw_reg[65]\(22),
      I2 => \mcp1_rx_66_raw_reg[65]\(3),
      O => rx_66_enc(61)
    );
\rx_66_enc_reg[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(62),
      I1 => \mcp1_rx_66_raw_reg[65]\(23),
      I2 => \mcp1_rx_66_raw_reg[65]\(4),
      O => rx_66_enc(62)
    );
\rx_66_enc_reg[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(63),
      I1 => \mcp1_rx_66_raw_reg[65]\(24),
      I2 => \mcp1_rx_66_raw_reg[65]\(5),
      O => rx_66_enc(63)
    );
\rx_66_enc_reg[64]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(64),
      I1 => \mcp1_rx_66_raw_reg[65]\(25),
      I2 => \mcp1_rx_66_raw_reg[65]\(6),
      O => rx_66_enc(64)
    );
\rx_66_enc_reg[65]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mcp1_rx_66_raw_reg[65]\(65),
      I1 => \mcp1_rx_66_raw_reg[65]\(26),
      I2 => \mcp1_rx_66_raw_reg[65]\(7),
      O => rx_66_enc(65)
    );
\rx_66_enc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => \mcp1_rx_66_raw_reg[65]\(0),
      Q => rx_66_enc_reg(0),
      R => '0'
    );
\rx_66_enc_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(10),
      Q => rx_66_enc_reg(10),
      R => '0'
    );
\rx_66_enc_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(11),
      Q => rx_66_enc_reg(11),
      R => '0'
    );
\rx_66_enc_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(12),
      Q => rx_66_enc_reg(12),
      R => '0'
    );
\rx_66_enc_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(13),
      Q => rx_66_enc_reg(13),
      R => '0'
    );
\rx_66_enc_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(14),
      Q => rx_66_enc_reg(14),
      R => '0'
    );
\rx_66_enc_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(15),
      Q => rx_66_enc_reg(15),
      R => '0'
    );
\rx_66_enc_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(16),
      Q => rx_66_enc_reg(16),
      R => '0'
    );
\rx_66_enc_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(17),
      Q => rx_66_enc_reg(17),
      R => '0'
    );
\rx_66_enc_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(18),
      Q => rx_66_enc_reg(18),
      R => '0'
    );
\rx_66_enc_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(19),
      Q => rx_66_enc_reg(19),
      R => '0'
    );
\rx_66_enc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => \mcp1_rx_66_raw_reg[65]\(1),
      Q => rx_66_enc_reg(1),
      R => '0'
    );
\rx_66_enc_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(20),
      Q => rx_66_enc_reg(20),
      R => '0'
    );
\rx_66_enc_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(21),
      Q => rx_66_enc_reg(21),
      R => '0'
    );
\rx_66_enc_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(22),
      Q => rx_66_enc_reg(22),
      R => '0'
    );
\rx_66_enc_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(23),
      Q => rx_66_enc_reg(23),
      R => '0'
    );
\rx_66_enc_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(24),
      Q => rx_66_enc_reg(24),
      R => '0'
    );
\rx_66_enc_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(25),
      Q => rx_66_enc_reg(25),
      R => '0'
    );
\rx_66_enc_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(26),
      Q => rx_66_enc_reg(26),
      R => '0'
    );
\rx_66_enc_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(27),
      Q => rx_66_enc_reg(27),
      R => '0'
    );
\rx_66_enc_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(28),
      Q => rx_66_enc_reg(28),
      R => '0'
    );
\rx_66_enc_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(29),
      Q => rx_66_enc_reg(29),
      R => '0'
    );
\rx_66_enc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(2),
      Q => block_field(0),
      R => '0'
    );
\rx_66_enc_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(30),
      Q => rx_66_enc_reg(30),
      R => '0'
    );
\rx_66_enc_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(31),
      Q => rx_66_enc_reg(31),
      R => '0'
    );
\rx_66_enc_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(32),
      Q => rx_66_enc_reg(32),
      R => '0'
    );
\rx_66_enc_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(33),
      Q => rx_66_enc_reg(33),
      R => '0'
    );
\rx_66_enc_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(34),
      Q => rx_66_enc_reg(34),
      R => '0'
    );
\rx_66_enc_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(35),
      Q => rx_66_enc_reg(35),
      R => '0'
    );
\rx_66_enc_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(36),
      Q => rx_66_enc_reg(36),
      R => '0'
    );
\rx_66_enc_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(37),
      Q => rx_66_enc_reg(37),
      R => '0'
    );
\rx_66_enc_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(38),
      Q => rx_66_enc_reg(38),
      R => '0'
    );
\rx_66_enc_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(39),
      Q => rx_66_enc_reg(39),
      R => '0'
    );
\rx_66_enc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(3),
      Q => block_field(1),
      R => '0'
    );
\rx_66_enc_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(40),
      Q => rx_66_enc_reg(40),
      R => '0'
    );
\rx_66_enc_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(41),
      Q => rx_66_enc_reg(41),
      R => '0'
    );
\rx_66_enc_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(42),
      Q => rx_66_enc_reg(42),
      R => '0'
    );
\rx_66_enc_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(43),
      Q => rx_66_enc_reg(43),
      R => '0'
    );
\rx_66_enc_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(44),
      Q => rx_66_enc_reg(44),
      R => '0'
    );
\rx_66_enc_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(45),
      Q => rx_66_enc_reg(45),
      R => '0'
    );
\rx_66_enc_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(46),
      Q => rx_66_enc_reg(46),
      R => '0'
    );
\rx_66_enc_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(47),
      Q => rx_66_enc_reg(47),
      R => '0'
    );
\rx_66_enc_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(48),
      Q => rx_66_enc_reg(48),
      R => '0'
    );
\rx_66_enc_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(49),
      Q => rx_66_enc_reg(49),
      R => '0'
    );
\rx_66_enc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(4),
      Q => block_field(2),
      R => '0'
    );
\rx_66_enc_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(50),
      Q => rx_66_enc_reg(50),
      R => '0'
    );
\rx_66_enc_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(51),
      Q => rx_66_enc_reg(51),
      R => '0'
    );
\rx_66_enc_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(52),
      Q => rx_66_enc_reg(52),
      R => '0'
    );
\rx_66_enc_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(53),
      Q => rx_66_enc_reg(53),
      R => '0'
    );
\rx_66_enc_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(54),
      Q => rx_66_enc_reg(54),
      R => '0'
    );
\rx_66_enc_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(55),
      Q => rx_66_enc_reg(55),
      R => '0'
    );
\rx_66_enc_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(56),
      Q => rx_66_enc_reg(56),
      R => '0'
    );
\rx_66_enc_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(57),
      Q => rx_66_enc_reg(57),
      R => '0'
    );
\rx_66_enc_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(58),
      Q => rx_66_enc_reg(58),
      R => '0'
    );
\rx_66_enc_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(59),
      Q => rx_66_enc_reg(59),
      R => '0'
    );
\rx_66_enc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(5),
      Q => block_field(3),
      R => '0'
    );
\rx_66_enc_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(60),
      Q => rx_66_enc_reg(60),
      R => '0'
    );
\rx_66_enc_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(61),
      Q => rx_66_enc_reg(61),
      R => '0'
    );
\rx_66_enc_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(62),
      Q => rx_66_enc_reg(62),
      R => '0'
    );
\rx_66_enc_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(63),
      Q => rx_66_enc_reg(63),
      R => '0'
    );
\rx_66_enc_reg_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(64),
      Q => rx_66_enc_reg(64),
      R => '0'
    );
\rx_66_enc_reg_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__2\(1),
      D => rx_66_enc(65),
      Q => rx_66_enc_reg(65),
      R => '0'
    );
\rx_66_enc_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(6),
      Q => block_field(4),
      R => '0'
    );
\rx_66_enc_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(7),
      Q => block_field(5),
      R => '0'
    );
\rx_66_enc_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(8),
      Q => block_field(6),
      R => '0'
    );
\rx_66_enc_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => \rxusrclk2_en156_reg_rep__3\(0),
      D => rx_66_enc(9),
      Q => block_field(7),
      R => '0'
    );
rx_ber_mon_fsm_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_ber_mon_fsm
     port map (
      ber_count_inc => ber_count_inc,
      d1_reg => \^d1_reg_0\,
      \mcp1_rx_66_raw_reg[1]\(1 downto 0) => \mcp1_rx_66_raw_reg[65]\(1 downto 0),
      \out\(15 downto 0) => \out\(15 downto 0),
      rxreset_2_reg => rxreset_2,
      rxreset_2_reg_0 => rx_block_lock_fsm_i_n_6,
      rxusrclk2 => rxusrclk2,
      \rxusrclk2_en156_reg_rep__10\ => \rxusrclk2_en156_reg_rep__10\,
      \rxusrclk2_en156_reg_rep__11\ => \rxusrclk2_en156_reg_rep__11\,
      sh_valid => sh_valid
    );
rx_block_lock_fsm_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_block_lock_fsm
     port map (
      CO(0) => mcp1_err_block_count_inc_out1,
      \FSM_sequential_mcp1_state_reg[2]\ => rx_block_lock_fsm_i_n_5,
      \FSM_sequential_mcp1_state_reg[2]_0\ => rx_block_lock_fsm_i_n_6,
      SR(0) => mcp1_state0,
      d1_reg => \^d1_reg\,
      gt_slip_int => gt_slip_int,
      mcp1_err_block_count_inc_out_reg => rx_block_lock_fsm_i_n_7,
      mcp1_hiber_reg => \^d1_reg_0\,
      mcp1_ignore_next_mismatch => mcp1_ignore_next_mismatch,
      \mcp1_rx_66_raw_reg[1]\(1 downto 0) => \mcp1_rx_66_raw_reg[65]\(1 downto 0),
      mcp1_state => mcp1_state,
      \mcp1_state_reg[1]_0\ => \mcp1_state_reg[1]\,
      \outreg_reg[2]\(0) => \outreg_reg[2]\(2),
      pcs_rx_link_up_core_reg_reg => pcs_rx_link_up_core_reg_reg,
      \rx_66_enc_reg_reg[65]\(0) => mcp1_err_block_count_inc_out10_out,
      rxreset_1_reg => rxreset_1,
      rxreset_2_reg => rxreset_2,
      rxreset_6_reg => rxreset_6,
      rxusrclk2 => rxusrclk2,
      \rxusrclk2_en156_reg_rep__0\(0) => \rxusrclk2_en156_reg_rep__2\(0),
      \rxusrclk2_en156_reg_rep__10\ => \rxusrclk2_en156_reg_rep__10\,
      \rxusrclk2_en156_reg_rep__11\ => \rxusrclk2_en156_reg_rep__11\,
      sh_valid => sh_valid,
      signal_ok_reg => signal_ok_reg
    );
rx_decoder_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_decoder
     port map (
      D(0) => D(0),
      E(1 downto 0) => E(1 downto 0),
      \FSM_sequential_mcp1_state_reg[0]\ => rx_decoder_i_n_82,
      \FSM_sequential_mcp1_state_reg[0]_0\ => rx_decoder_i_n_84,
      \FSM_sequential_mcp1_state_reg[0]_1\ => rx_decoder_i_n_86,
      \FSM_sequential_mcp1_state_reg[1]\ => rx_decoder_i_n_88,
      \FSM_sequential_mcp1_state_reg[1]_0\(0) => next_state(0),
      \FSM_sequential_mcp1_state_reg[2]\ => rx_decoder_i_n_85,
      \FSM_sequential_mcp1_state_reg[2]_0\ => rx_decoder_i_n_87,
      Q(65 downto 10) => rx_66_enc_reg(65 downto 10),
      Q(9 downto 2) => block_field(7 downto 0),
      Q(1 downto 0) => rx_66_enc_reg(1 downto 0),
      \mcp1_dec_c0_reg[2]_0\ => \mcp1_dec_c0_reg[2]\,
      \mcp1_dec_c1_reg[2]_0\(0) => \mcp1_dec_c1_reg[2]\(0),
      \mcp1_dec_c2_reg[2]_0\(0) => \mcp1_dec_c2_reg[2]\(0),
      \mcp1_dec_c3_reg[2]_0\(0) => \mcp1_dec_c3_reg[2]\(0),
      \mcp1_dec_c4_reg[2]_0\ => \mcp1_dec_c4_reg[2]\(0),
      \mcp1_dec_c5_reg[2]_0\ => \mcp1_dec_c5_reg[2]\,
      \mcp1_dec_c6_reg[2]_0\(0) => \mcp1_dec_c6_reg[2]\(0),
      \mcp1_rx_ebuff_ctrl_reg[7]\(7 downto 0) => rx_ebuff_ctrl_t(7 downto 0),
      \mcp1_rx_ebuff_data_reg[56]\(1) => mcp1_rx_64_data_out(56),
      \mcp1_rx_ebuff_data_reg[56]\(0) => mcp1_rx_64_data_out(24),
      \mcp1_rx_ebuff_data_reg[56]_0\ => rx_decoder_i_n_83,
      \mcp1_rx_ebuff_data_reg[63]\(61 downto 55) => rx_ebuff_data_t(63 downto 57),
      \mcp1_rx_ebuff_data_reg[63]\(54 downto 24) => rx_ebuff_data_t(55 downto 25),
      \mcp1_rx_ebuff_data_reg[63]\(23 downto 0) => rx_ebuff_data_t(23 downto 0),
      next_state(1 downto 0) => next_state(2 downto 1),
      \out\(2) => rx_pcs_fsm_i_n_0,
      \out\(1) => rx_pcs_fsm_i_n_1,
      \out\(0) => rx_pcs_fsm_i_n_2,
      rxreset_5_reg => rxreset_5,
      rxusrclk2 => rxusrclk2,
      rxusrclk2_en156_reg(0) => rxusrclk2_en156_reg(1),
      \rxusrclk2_en156_reg_rep__10\ => \rxusrclk2_en156_reg_rep__10\,
      \rxusrclk2_en156_reg_rep__10_0\ => \rxusrclk2_en156_reg_rep__10_0\,
      \rxusrclk2_en156_reg_rep__10_1\(0) => \rxusrclk2_en156_reg_rep__10_1\(0),
      \rxusrclk2_en156_reg_rep__10_2\(0) => \rxusrclk2_en156_reg_rep__10_2\(0),
      \rxusrclk2_en156_reg_rep__10_3\(0) => \rxusrclk2_en156_reg_rep__10_3\(0),
      \rxusrclk2_en156_reg_rep__10_4\(0) => \rxusrclk2_en156_reg_rep__10_4\(0),
      \rxusrclk2_en156_reg_rep__10_5\(0) => \rxusrclk2_en156_reg_rep__10_5\(0),
      \rxusrclk2_en156_reg_rep__10_6\(0) => \rxusrclk2_en156_reg_rep__10_6\(0),
      \rxusrclk2_en156_reg_rep__10_7\(0) => \rxusrclk2_en156_reg_rep__10_7\(0),
      \rxusrclk2_en156_reg_rep__10_8\(0) => \rxusrclk2_en156_reg_rep__10_8\(0),
      \rxusrclk2_en156_reg_rep__11\ => \rxusrclk2_en156_reg_rep__11\,
      \rxusrclk2_en156_reg_rep__2\(1 downto 0) => \rxusrclk2_en156_reg_rep__2\(1 downto 0),
      \rxusrclk2_en156_reg_rep__4\(0) => \rxusrclk2_en156_reg_rep__4\(0),
      \rxusrclk2_en156_reg_rep__7\(1 downto 0) => \rxusrclk2_en156_reg_rep__7\(1 downto 0)
    );
rx_pcs_fsm_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_fsm
     port map (
      CO(0) => mcp1_err_block_count_inc_out1,
      D(7 downto 0) => rx_ebuff_ctrl_t(7 downto 0),
      \FSM_sequential_mcp1_state_reg[0]_0\ => rx_decoder_i_n_83,
      comp_0 => comp_0,
      comp_0_13 => comp_0_13,
      comp_0_14 => comp_0_14,
      comp_0_8 => comp_0_8,
      comp_1 => comp_1,
      comp_1_11 => comp_1_11,
      comp_1_12 => comp_1_12,
      comp_1_7 => comp_1_7,
      comp_2 => comp_2,
      comp_2_10 => comp_2_10,
      comp_2_5 => comp_2_5,
      comp_2_6 => comp_2_6,
      comp_3 => comp_3,
      comp_3_4 => comp_3_4,
      comp_4 => comp_4,
      comp_4_3 => comp_4_3,
      comp_5 => comp_5,
      comp_5_2 => comp_5_2,
      comp_6 => comp_6,
      comp_6_1 => comp_6_1,
      comp_7 => comp_7,
      comp_7_0 => comp_7_0,
      comp_8 => comp_8,
      comp_8_9 => comp_8_9,
      mcp1_b_lock_reg => \^d1_reg\,
      mcp1_b_lock_reg_0 => rx_block_lock_fsm_i_n_5,
      \mcp1_ctrl_pipe_reg[7]\(7 downto 0) => \mcp1_ctrl_pipe_reg[7]\(7 downto 0),
      \mcp1_data_pipe_reg[63]\(63 downto 0) => \mcp1_data_pipe_reg[63]\(63 downto 0),
      mcp1_err_block_count_inc_out_reg => rx_pcs_fsm_i_n_79,
      \mcp1_r_type_reg_reg[0]\ => rx_decoder_i_n_82,
      \mcp1_r_type_reg_reg[1]\ => rx_decoder_i_n_87,
      \mcp1_r_type_reg_reg[1]_0\ => rx_decoder_i_n_85,
      \mcp1_r_type_reg_reg[2]\ => rx_decoder_i_n_88,
      \mcp1_r_type_reg_reg[2]_0\ => rx_decoder_i_n_86,
      \mcp1_r_type_reg_reg[2]_1\ => rx_decoder_i_n_84,
      \mcp1_rx_64_data_out_reg[56]\(1) => mcp1_rx_64_data_out(56),
      \mcp1_rx_64_data_out_reg[56]\(0) => mcp1_rx_64_data_out(24),
      \mcp1_rx_64_data_out_reg[63]\(61 downto 55) => rx_ebuff_data_t(63 downto 57),
      \mcp1_rx_64_data_out_reg[63]\(54 downto 24) => rx_ebuff_data_t(55 downto 25),
      \mcp1_rx_64_data_out_reg[63]\(23 downto 0) => rx_ebuff_data_t(23 downto 0),
      \mcp1_rx_ebuff_data_reg[56]_0\(0) => next_state(0),
      next_state(1 downto 0) => next_state(2 downto 1),
      \out\(2) => rx_pcs_fsm_i_n_0,
      \out\(1) => rx_pcs_fsm_i_n_1,
      \out\(0) => rx_pcs_fsm_i_n_2,
      \outreg_reg[2]\(0) => \outreg_reg[2]\(2),
      \rx_66_enc_reg_reg[65]\(0) => mcp1_err_block_count_inc_out10_out,
      rxreset_6_reg => rxreset_6,
      rxusrclk2 => rxusrclk2,
      \rxusrclk2_en156_reg_rep__1\(0) => \rxusrclk2_en156_reg_rep__1\(0),
      \rxusrclk2_en156_reg_rep__11\ => \rxusrclk2_en156_reg_rep__11\,
      \rxusrclk2_en156_reg_rep__2\(1 downto 0) => \rxusrclk2_en156_reg_rep__2\(1 downto 0)
    );
rx_pcs_test_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs_test
     port map (
      SR(0) => rxreset_3,
      err_block_count_inc => err_block_count_inc,
      mcp1_b_lock_reg => rx_pcs_fsm_i_n_79,
      mcp1_b_lock_reg_0 => rx_block_lock_fsm_i_n_7,
      mcp1_ignore_next_mismatch => mcp1_ignore_next_mismatch,
      rxusrclk2 => rxusrclk2,
      rxusrclk2_en156_reg(0) => rxusrclk2_en156_reg(1),
      \rxusrclk2_en156_reg_rep__10\ => \rxusrclk2_en156_reg_rep__10\,
      \rxusrclk2_en156_reg_rep__11\ => \rxusrclk2_en156_reg_rep__11\
    );
rxreset_1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxreset_local_reg,
      Q => rxreset_1,
      R => '0'
    );
rxreset_2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxreset_local_reg,
      Q => rxreset_2,
      R => '0'
    );
rxreset_3_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxreset_local_reg,
      Q => rxreset_3,
      R => '0'
    );
rxreset_4_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxreset_local_reg,
      Q => rxreset_4,
      R => '0'
    );
rxreset_5_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxreset_local_reg,
      Q => rxreset_5,
      R => '0'
    );
rxreset_6_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxreset_local_reg,
      Q => rxreset_6,
      R => '0'
    );
synch_signal_ok: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_29
     port map (
      SR(0) => mcp1_state0,
      rxreset_1_reg => rxreset_1,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect,
      signal_ok_reg => signal_ok_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync is
  port (
    counter_out : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__10\ : in STD_LOGIC;
    rx_test_mode_int_reg : in STD_LOGIC;
    err_block_count_inc : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync : entity is "ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync is
  signal counter_out0 : STD_LOGIC;
  signal counter_sync_1 : STD_LOGIC;
  signal counter_sync_2 : STD_LOGIC;
  signal counter_sync_3 : STD_LOGIC;
  signal counter_sync_extra : STD_LOGIC;
  signal \mcp1_counter_1_i_1__0_n_0\ : STD_LOGIC;
  signal mcp1_counter_1_reg_n_0 : STD_LOGIC;
  signal \mcp1_counter_2_i_1__0_n_0\ : STD_LOGIC;
  signal mcp1_counter_2_reg_n_0 : STD_LOGIC;
  signal \mcp1_counter_3_i_1__0_n_0\ : STD_LOGIC;
  signal mcp1_counter_3_reg_n_0 : STD_LOGIC;
  signal psynch_1_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mcp1_counter_1_i_1__0\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \mcp1_counter_2_i_1__0\ : label is "soft_lutpair253";
begin
counter_out_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => counter_out0,
      Q => counter_out,
      R => '0'
    );
counter_sync_extra_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => psynch_1_n_1,
      Q => counter_sync_extra,
      R => '0'
    );
\mcp1_counter_1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550020"
    )
        port map (
      I0 => \rxusrclk2_en156_reg_rep__10\,
      I1 => rx_test_mode_int_reg,
      I2 => err_block_count_inc,
      I3 => mcp1_counter_2_reg_n_0,
      I4 => mcp1_counter_1_reg_n_0,
      O => \mcp1_counter_1_i_1__0_n_0\
    );
mcp1_counter_1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_counter_1_i_1__0_n_0\,
      Q => mcp1_counter_1_reg_n_0,
      R => rxreset_rxusrclk2
    );
\mcp1_counter_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55552000"
    )
        port map (
      I0 => \rxusrclk2_en156_reg_rep__10\,
      I1 => rx_test_mode_int_reg,
      I2 => err_block_count_inc,
      I3 => mcp1_counter_1_reg_n_0,
      I4 => mcp1_counter_2_reg_n_0,
      O => \mcp1_counter_2_i_1__0_n_0\
    );
mcp1_counter_2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_counter_2_i_1__0_n_0\,
      Q => mcp1_counter_2_reg_n_0,
      R => rxreset_rxusrclk2
    );
\mcp1_counter_3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55552000"
    )
        port map (
      I0 => \rxusrclk2_en156_reg_rep__10\,
      I1 => rx_test_mode_int_reg,
      I2 => err_block_count_inc,
      I3 => mcp1_counter_2_reg_n_0,
      I4 => mcp1_counter_3_reg_n_0,
      O => \mcp1_counter_3_i_1__0_n_0\
    );
mcp1_counter_3_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_counter_3_i_1__0_n_0\,
      Q => mcp1_counter_3_reg_n_0,
      R => rxreset_rxusrclk2
    );
psynch_1: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_33
     port map (
      coreclk => coreclk,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      counter_sync_extra_reg => psynch_1_n_1,
      mcp1_counter_1_reg => mcp1_counter_1_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
psynch_2: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_34
     port map (
      coreclk => coreclk,
      counter_out0 => counter_out0,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      mcp1_counter_2_reg => mcp1_counter_2_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
psynch_3: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_35
     port map (
      coreclk => coreclk,
      counter_sync_3 => counter_sync_3,
      mcp1_counter_3_reg => mcp1_counter_3_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync_20 is
  port (
    counter_out : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__10\ : in STD_LOGIC;
    ber_count_inc : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync_20 : entity is "ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync_20;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync_20 is
  signal counter_out0 : STD_LOGIC;
  signal counter_sync_1 : STD_LOGIC;
  signal counter_sync_2 : STD_LOGIC;
  signal counter_sync_3 : STD_LOGIC;
  signal counter_sync_extra : STD_LOGIC;
  signal mcp1_counter_1_i_1_n_0 : STD_LOGIC;
  signal mcp1_counter_1_reg_n_0 : STD_LOGIC;
  signal mcp1_counter_2_i_1_n_0 : STD_LOGIC;
  signal mcp1_counter_2_reg_n_0 : STD_LOGIC;
  signal mcp1_counter_3_i_1_n_0 : STD_LOGIC;
  signal mcp1_counter_3_reg_n_0 : STD_LOGIC;
  signal psynch_1_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of mcp1_counter_1_i_1 : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of mcp1_counter_2_i_1 : label is "soft_lutpair254";
begin
counter_out_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => counter_out0,
      Q => counter_out,
      R => '0'
    );
counter_sync_extra_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => psynch_1_n_1,
      Q => counter_sync_extra,
      R => '0'
    );
mcp1_counter_1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5508"
    )
        port map (
      I0 => \rxusrclk2_en156_reg_rep__10\,
      I1 => ber_count_inc,
      I2 => mcp1_counter_2_reg_n_0,
      I3 => mcp1_counter_1_reg_n_0,
      O => mcp1_counter_1_i_1_n_0
    );
mcp1_counter_1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_1_i_1_n_0,
      Q => mcp1_counter_1_reg_n_0,
      R => rxreset_rxusrclk2
    );
mcp1_counter_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5580"
    )
        port map (
      I0 => \rxusrclk2_en156_reg_rep__10\,
      I1 => ber_count_inc,
      I2 => mcp1_counter_1_reg_n_0,
      I3 => mcp1_counter_2_reg_n_0,
      O => mcp1_counter_2_i_1_n_0
    );
mcp1_counter_2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_2_i_1_n_0,
      Q => mcp1_counter_2_reg_n_0,
      R => rxreset_rxusrclk2
    );
mcp1_counter_3_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5580"
    )
        port map (
      I0 => \rxusrclk2_en156_reg_rep__10\,
      I1 => ber_count_inc,
      I2 => mcp1_counter_2_reg_n_0,
      I3 => mcp1_counter_3_reg_n_0,
      O => mcp1_counter_3_i_1_n_0
    );
mcp1_counter_3_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_counter_3_i_1_n_0,
      Q => mcp1_counter_3_reg_n_0,
      R => rxreset_rxusrclk2
    );
psynch_1: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_30
     port map (
      coreclk => coreclk,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      counter_sync_extra_reg => psynch_1_n_1,
      mcp1_counter_1_reg => mcp1_counter_1_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
psynch_2: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_31
     port map (
      coreclk => coreclk,
      counter_out0 => counter_out0,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      mcp1_counter_2_reg => mcp1_counter_2_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
psynch_3: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_32
     port map (
      coreclk => coreclk,
      counter_sync_3 => counter_sync_3,
      mcp1_counter_3_reg => mcp1_counter_3_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync_23 is
  port (
    counter_out : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__10\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    err_block_count_inc : in STD_LOGIC;
    rx_test_mode_int_reg : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync_23 : entity is "ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync_23;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync_23 is
  signal counter_out0 : STD_LOGIC;
  signal counter_sync_1 : STD_LOGIC;
  signal counter_sync_2 : STD_LOGIC;
  signal counter_sync_3 : STD_LOGIC;
  signal counter_sync_extra : STD_LOGIC;
  signal \mcp1_counter_1_i_1__1_n_0\ : STD_LOGIC;
  signal mcp1_counter_1_reg_n_0 : STD_LOGIC;
  signal \mcp1_counter_2_i_1__1_n_0\ : STD_LOGIC;
  signal mcp1_counter_2_reg_n_0 : STD_LOGIC;
  signal \mcp1_counter_3_i_1__1_n_0\ : STD_LOGIC;
  signal mcp1_counter_3_reg_n_0 : STD_LOGIC;
  signal psynch_1_n_1 : STD_LOGIC;
begin
counter_out_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => counter_out0,
      Q => counter_out,
      R => '0'
    );
counter_sync_extra_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => psynch_1_n_1,
      Q => counter_sync_extra,
      R => '0'
    );
\mcp1_counter_1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500002000"
    )
        port map (
      I0 => \rxusrclk2_en156_reg_rep__10\,
      I1 => \out\(0),
      I2 => err_block_count_inc,
      I3 => rx_test_mode_int_reg,
      I4 => mcp1_counter_2_reg_n_0,
      I5 => mcp1_counter_1_reg_n_0,
      O => \mcp1_counter_1_i_1__1_n_0\
    );
mcp1_counter_1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_counter_1_i_1__1_n_0\,
      Q => mcp1_counter_1_reg_n_0,
      R => rxreset_rxusrclk2
    );
\mcp1_counter_2_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555520000000"
    )
        port map (
      I0 => \rxusrclk2_en156_reg_rep__10\,
      I1 => \out\(0),
      I2 => err_block_count_inc,
      I3 => rx_test_mode_int_reg,
      I4 => mcp1_counter_1_reg_n_0,
      I5 => mcp1_counter_2_reg_n_0,
      O => \mcp1_counter_2_i_1__1_n_0\
    );
mcp1_counter_2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_counter_2_i_1__1_n_0\,
      Q => mcp1_counter_2_reg_n_0,
      R => rxreset_rxusrclk2
    );
\mcp1_counter_3_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555520000000"
    )
        port map (
      I0 => \rxusrclk2_en156_reg_rep__10\,
      I1 => \out\(0),
      I2 => err_block_count_inc,
      I3 => rx_test_mode_int_reg,
      I4 => mcp1_counter_2_reg_n_0,
      I5 => mcp1_counter_3_reg_n_0,
      O => \mcp1_counter_3_i_1__1_n_0\
    );
mcp1_counter_3_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => \mcp1_counter_3_i_1__1_n_0\,
      Q => mcp1_counter_3_reg_n_0,
      R => rxreset_rxusrclk2
    );
psynch_1: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer
     port map (
      coreclk => coreclk,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      counter_sync_extra_reg => psynch_1_n_1,
      mcp1_counter_1_reg => mcp1_counter_1_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
psynch_2: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_24
     port map (
      coreclk => coreclk,
      counter_out0 => counter_out0,
      counter_sync_1 => counter_sync_1,
      counter_sync_2 => counter_sync_2,
      counter_sync_3 => counter_sync_3,
      counter_sync_extra => counter_sync_extra,
      mcp1_counter_2_reg => mcp1_counter_2_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
psynch_3: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pulse_synchronizer_25
     port map (
      coreclk => coreclk,
      counter_sync_3 => counter_sync_3,
      mcp1_counter_3_reg => mcp1_counter_3_reg_n_0,
      rxusrclk2 => rxusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer is
  port (
    toggle_reg : out STD_LOGIC;
    control_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ipif_cs_dclk_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 32 downto 0 );
    dclk : in STD_LOGIC;
    mgmt_drp_cs : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    \state_reg[2]\ : in STD_LOGIC;
    ipif_cs_dclk_reg : in STD_LOGIC;
    dclk_reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \shift_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer : entity is "ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer is
  signal d_reg : STD_LOGIC_VECTOR ( 32 downto 0 );
  signal ipif_cs_dclk : STD_LOGIC;
  signal toggle_rdclk : STD_LOGIC;
  signal toggle_rdclk_reg : STD_LOGIC;
  signal \^toggle_reg\ : STD_LOGIC;
  signal toggle_sync_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ipif_addr_dclk[15]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of ipif_cs_dclk_reg_i_1 : label is "soft_lutpair86";
begin
  toggle_reg <= \^toggle_reg\;
control_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => toggle_sync_n_1,
      Q => ipif_cs_dclk,
      R => '0'
    );
control_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => mgmt_drp_cs,
      Q => control_reg,
      R => '0'
    );
\d_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(0),
      Q => d_reg(0),
      R => D(16)
    );
\d_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(10),
      Q => d_reg(10),
      R => D(16)
    );
\d_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(11),
      Q => d_reg(11),
      R => D(16)
    );
\d_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(12),
      Q => d_reg(12),
      R => D(16)
    );
\d_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(13),
      Q => d_reg(13),
      R => D(16)
    );
\d_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(14),
      Q => d_reg(14),
      R => D(16)
    );
\d_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(15),
      Q => d_reg(15),
      R => D(16)
    );
\d_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(0),
      Q => d_reg(16),
      R => '0'
    );
\d_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(1),
      Q => d_reg(17),
      R => '0'
    );
\d_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(2),
      Q => d_reg(18),
      R => '0'
    );
\d_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(3),
      Q => d_reg(19),
      R => '0'
    );
\d_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(1),
      Q => d_reg(1),
      R => D(16)
    );
\d_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(4),
      Q => d_reg(20),
      R => '0'
    );
\d_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(5),
      Q => d_reg(21),
      R => '0'
    );
\d_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(6),
      Q => d_reg(22),
      R => '0'
    );
\d_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(7),
      Q => d_reg(23),
      R => '0'
    );
\d_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(8),
      Q => d_reg(24),
      R => '0'
    );
\d_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(9),
      Q => d_reg(25),
      R => '0'
    );
\d_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(10),
      Q => d_reg(26),
      R => '0'
    );
\d_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(11),
      Q => d_reg(27),
      R => '0'
    );
\d_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(12),
      Q => d_reg(28),
      R => '0'
    );
\d_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(13),
      Q => d_reg(29),
      R => '0'
    );
\d_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(2),
      Q => d_reg(2),
      R => D(16)
    );
\d_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(14),
      Q => d_reg(30),
      R => '0'
    );
\d_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(15),
      Q => d_reg(31),
      R => '0'
    );
\d_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => D(16),
      Q => d_reg(32),
      R => '0'
    );
\d_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(3),
      Q => d_reg(3),
      R => D(16)
    );
\d_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(4),
      Q => d_reg(4),
      R => D(16)
    );
\d_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(5),
      Q => d_reg(5),
      R => D(16)
    );
\d_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(6),
      Q => d_reg(6),
      R => D(16)
    );
\d_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(7),
      Q => d_reg(7),
      R => D(16)
    );
\d_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(8),
      Q => d_reg(8),
      R => D(16)
    );
\d_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \shift_reg_reg[15]\(9),
      Q => d_reg(9),
      R => D(16)
    );
\ipif_addr_dclk[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ipif_cs_dclk,
      I1 => ipif_cs_dclk_reg,
      O => E(0)
    );
ipif_cs_dclk_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ipif_cs_dclk,
      I1 => dclk_reset,
      O => ipif_cs_dclk_reg_reg
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(0),
      Q => Q(0),
      R => '0'
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(10),
      Q => Q(10),
      R => '0'
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(11),
      Q => Q(11),
      R => '0'
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(12),
      Q => Q(12),
      R => '0'
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(13),
      Q => Q(13),
      R => '0'
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(14),
      Q => Q(14),
      R => '0'
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(15),
      Q => Q(15),
      R => '0'
    );
\q_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(16),
      Q => Q(16),
      R => '0'
    );
\q_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(17),
      Q => Q(17),
      R => '0'
    );
\q_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(18),
      Q => Q(18),
      R => '0'
    );
\q_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(19),
      Q => Q(19),
      R => '0'
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(1),
      Q => Q(1),
      R => '0'
    );
\q_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(20),
      Q => Q(20),
      R => '0'
    );
\q_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(21),
      Q => Q(21),
      R => '0'
    );
\q_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(22),
      Q => Q(22),
      R => '0'
    );
\q_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(23),
      Q => Q(23),
      R => '0'
    );
\q_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(24),
      Q => Q(24),
      R => '0'
    );
\q_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(25),
      Q => Q(25),
      R => '0'
    );
\q_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(26),
      Q => Q(26),
      R => '0'
    );
\q_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(27),
      Q => Q(27),
      R => '0'
    );
\q_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(28),
      Q => Q(28),
      R => '0'
    );
\q_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(29),
      Q => Q(29),
      R => '0'
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(2),
      Q => Q(2),
      R => '0'
    );
\q_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(30),
      Q => Q(30),
      R => '0'
    );
\q_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(31),
      Q => Q(31),
      R => '0'
    );
\q_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(32),
      Q => Q(32),
      R => '0'
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(3),
      Q => Q(3),
      R => '0'
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(4),
      Q => Q(4),
      R => '0'
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(5),
      Q => Q(5),
      R => '0'
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(6),
      Q => Q(6),
      R => '0'
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(7),
      Q => Q(7),
      R => '0'
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(8),
      Q => Q(8),
      R => '0'
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => toggle_sync_n_1,
      D => d_reg(9),
      Q => Q(9),
      R => '0'
    );
toggle_rdclk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => toggle_rdclk,
      Q => toggle_rdclk_reg,
      R => '0'
    );
toggle_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \state_reg[2]\,
      Q => \^toggle_reg\,
      R => '0'
    );
toggle_sync: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_41
     port map (
      E(0) => toggle_sync_n_1,
      dclk => dclk,
      toggle_rdclk => toggle_rdclk,
      toggle_rdclk_reg => toggle_rdclk_reg,
      toggle_reg => \^toggle_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer__parameterized0\ is
  port (
    drp_ack : out STD_LOGIC;
    \prbs31_err_count_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    coreclk : in STD_LOGIC;
    drp_drdy : in STD_LOGIC;
    dclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer__parameterized0\ : entity is "ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer";
end \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer__parameterized0\;

architecture STRUCTURE of \ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer__parameterized0\ is
  signal control_reg : STD_LOGIC;
  signal \d_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \d_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal toggle_rdclk : STD_LOGIC;
  signal toggle_rdclk_reg : STD_LOGIC;
  signal toggle_reg : STD_LOGIC;
  signal \toggle_reg_i_1__0_n_0\ : STD_LOGIC;
  signal toggle_sync_n_1 : STD_LOGIC;
begin
control_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => toggle_sync_n_1,
      Q => drp_ack,
      R => '0'
    );
control_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => drp_drdy,
      Q => control_reg,
      R => '0'
    );
\d_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(0),
      Q => \d_reg_reg_n_0_[0]\,
      R => '0'
    );
\d_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(10),
      Q => \d_reg_reg_n_0_[10]\,
      R => '0'
    );
\d_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(11),
      Q => \d_reg_reg_n_0_[11]\,
      R => '0'
    );
\d_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(12),
      Q => \d_reg_reg_n_0_[12]\,
      R => '0'
    );
\d_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(13),
      Q => \d_reg_reg_n_0_[13]\,
      R => '0'
    );
\d_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(14),
      Q => \d_reg_reg_n_0_[14]\,
      R => '0'
    );
\d_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(15),
      Q => \d_reg_reg_n_0_[15]\,
      R => '0'
    );
\d_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(1),
      Q => \d_reg_reg_n_0_[1]\,
      R => '0'
    );
\d_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(2),
      Q => \d_reg_reg_n_0_[2]\,
      R => '0'
    );
\d_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(3),
      Q => \d_reg_reg_n_0_[3]\,
      R => '0'
    );
\d_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(4),
      Q => \d_reg_reg_n_0_[4]\,
      R => '0'
    );
\d_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(5),
      Q => \d_reg_reg_n_0_[5]\,
      R => '0'
    );
\d_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(6),
      Q => \d_reg_reg_n_0_[6]\,
      R => '0'
    );
\d_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(7),
      Q => \d_reg_reg_n_0_[7]\,
      R => '0'
    );
\d_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(8),
      Q => \d_reg_reg_n_0_[8]\,
      R => '0'
    );
\d_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => Q(9),
      Q => \d_reg_reg_n_0_[9]\,
      R => '0'
    );
\q_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[0]\,
      Q => \prbs31_err_count_reg[15]\(0),
      R => '0'
    );
\q_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[10]\,
      Q => \prbs31_err_count_reg[15]\(10),
      R => '0'
    );
\q_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[11]\,
      Q => \prbs31_err_count_reg[15]\(11),
      R => '0'
    );
\q_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[12]\,
      Q => \prbs31_err_count_reg[15]\(12),
      R => '0'
    );
\q_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[13]\,
      Q => \prbs31_err_count_reg[15]\(13),
      R => '0'
    );
\q_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[14]\,
      Q => \prbs31_err_count_reg[15]\(14),
      R => '0'
    );
\q_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[15]\,
      Q => \prbs31_err_count_reg[15]\(15),
      R => '0'
    );
\q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[1]\,
      Q => \prbs31_err_count_reg[15]\(1),
      R => '0'
    );
\q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[2]\,
      Q => \prbs31_err_count_reg[15]\(2),
      R => '0'
    );
\q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[3]\,
      Q => \prbs31_err_count_reg[15]\(3),
      R => '0'
    );
\q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[4]\,
      Q => \prbs31_err_count_reg[15]\(4),
      R => '0'
    );
\q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[5]\,
      Q => \prbs31_err_count_reg[15]\(5),
      R => '0'
    );
\q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[6]\,
      Q => \prbs31_err_count_reg[15]\(6),
      R => '0'
    );
\q_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[7]\,
      Q => \prbs31_err_count_reg[15]\(7),
      R => '0'
    );
\q_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[8]\,
      Q => \prbs31_err_count_reg[15]\(8),
      R => '0'
    );
\q_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => toggle_sync_n_1,
      D => \d_reg_reg_n_0_[9]\,
      Q => \prbs31_err_count_reg[15]\(9),
      R => '0'
    );
toggle_rdclk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => toggle_rdclk,
      Q => toggle_rdclk_reg,
      R => '0'
    );
\toggle_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => drp_drdy,
      I1 => control_reg,
      I2 => toggle_reg,
      O => \toggle_reg_i_1__0_n_0\
    );
toggle_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => \toggle_reg_i_1__0_n_0\,
      Q => toggle_reg,
      R => '0'
    );
toggle_sync: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_40
     port map (
      E(0) => toggle_sync_n_1,
      coreclk => coreclk,
      toggle_rdclk => toggle_rdclk,
      toggle_rdclk_reg => toggle_rdclk_reg,
      toggle_reg => toggle_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_pcs is
  port (
    new_tx_test_seed : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_66_fifo : out STD_LOGIC_VECTOR ( 64 downto 0 );
    \rd_data_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 115 downto 0 );
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xgmii_txd_reg_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_pcs : entity is "ten_gig_eth_pcs_pma_v6_0_3_tx_pcs";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_pcs;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_pcs is
  signal next_state : STD_LOGIC_VECTOR ( 2 to 2 );
  signal t_type : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tx_encoded_data : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal tx_encoder_i_n_70 : STD_LOGIC;
  signal tx_encoder_i_n_71 : STD_LOGIC;
  signal tx_encoder_i_n_72 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_0 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_1 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_10 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_11 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_12 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_13 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_14 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_15 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_16 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_17 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_18 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_19 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_2 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_20 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_21 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_22 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_23 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_24 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_25 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_26 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_27 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_28 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_29 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_30 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_31 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_32 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_33 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_34 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_35 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_36 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_37 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_38 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_39 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_4 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_40 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_41 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_42 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_43 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_44 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_45 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_46 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_47 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_48 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_49 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_5 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_50 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_51 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_52 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_53 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_54 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_55 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_56 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_57 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_58 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_59 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_6 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_60 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_61 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_62 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_63 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_64 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_65 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_66 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_67 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_7 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_8 : STD_LOGIC;
  signal tx_pcs_fsm_i_n_9 : STD_LOGIC;
begin
pcs_scramble_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_scramble
     port map (
      Q(0) => Q(0),
      SR(0) => SR(0),
      coreclk => coreclk,
      new_tx_test_seed => new_tx_test_seed,
      pseudo_rand_seeds_int(115 downto 0) => pseudo_rand_seeds_int(115 downto 0),
      \q_reg[1]\ => \q_reg[1]\,
      \q_reg[3]\(1 downto 0) => \q_reg[3]\(1 downto 0),
      \q_reg[3]_0\ => \q_reg[3]_0\,
      \tx_66_enc_out_reg[65]\(63) => tx_pcs_fsm_i_n_4,
      \tx_66_enc_out_reg[65]\(62) => tx_pcs_fsm_i_n_5,
      \tx_66_enc_out_reg[65]\(61) => tx_pcs_fsm_i_n_6,
      \tx_66_enc_out_reg[65]\(60) => tx_pcs_fsm_i_n_7,
      \tx_66_enc_out_reg[65]\(59) => tx_pcs_fsm_i_n_8,
      \tx_66_enc_out_reg[65]\(58) => tx_pcs_fsm_i_n_9,
      \tx_66_enc_out_reg[65]\(57) => tx_pcs_fsm_i_n_10,
      \tx_66_enc_out_reg[65]\(56) => tx_pcs_fsm_i_n_11,
      \tx_66_enc_out_reg[65]\(55) => tx_pcs_fsm_i_n_12,
      \tx_66_enc_out_reg[65]\(54) => tx_pcs_fsm_i_n_13,
      \tx_66_enc_out_reg[65]\(53) => tx_pcs_fsm_i_n_14,
      \tx_66_enc_out_reg[65]\(52) => tx_pcs_fsm_i_n_15,
      \tx_66_enc_out_reg[65]\(51) => tx_pcs_fsm_i_n_16,
      \tx_66_enc_out_reg[65]\(50) => tx_pcs_fsm_i_n_17,
      \tx_66_enc_out_reg[65]\(49) => tx_pcs_fsm_i_n_18,
      \tx_66_enc_out_reg[65]\(48) => tx_pcs_fsm_i_n_19,
      \tx_66_enc_out_reg[65]\(47) => tx_pcs_fsm_i_n_20,
      \tx_66_enc_out_reg[65]\(46) => tx_pcs_fsm_i_n_21,
      \tx_66_enc_out_reg[65]\(45) => tx_pcs_fsm_i_n_22,
      \tx_66_enc_out_reg[65]\(44) => tx_pcs_fsm_i_n_23,
      \tx_66_enc_out_reg[65]\(43) => tx_pcs_fsm_i_n_24,
      \tx_66_enc_out_reg[65]\(42) => tx_pcs_fsm_i_n_25,
      \tx_66_enc_out_reg[65]\(41) => tx_pcs_fsm_i_n_26,
      \tx_66_enc_out_reg[65]\(40) => tx_pcs_fsm_i_n_27,
      \tx_66_enc_out_reg[65]\(39) => tx_pcs_fsm_i_n_28,
      \tx_66_enc_out_reg[65]\(38) => tx_pcs_fsm_i_n_29,
      \tx_66_enc_out_reg[65]\(37) => tx_pcs_fsm_i_n_30,
      \tx_66_enc_out_reg[65]\(36) => tx_pcs_fsm_i_n_31,
      \tx_66_enc_out_reg[65]\(35) => tx_pcs_fsm_i_n_32,
      \tx_66_enc_out_reg[65]\(34) => tx_pcs_fsm_i_n_33,
      \tx_66_enc_out_reg[65]\(33) => tx_pcs_fsm_i_n_34,
      \tx_66_enc_out_reg[65]\(32) => tx_pcs_fsm_i_n_35,
      \tx_66_enc_out_reg[65]\(31) => tx_pcs_fsm_i_n_36,
      \tx_66_enc_out_reg[65]\(30) => tx_pcs_fsm_i_n_37,
      \tx_66_enc_out_reg[65]\(29) => tx_pcs_fsm_i_n_38,
      \tx_66_enc_out_reg[65]\(28) => tx_pcs_fsm_i_n_39,
      \tx_66_enc_out_reg[65]\(27) => tx_pcs_fsm_i_n_40,
      \tx_66_enc_out_reg[65]\(26) => tx_pcs_fsm_i_n_41,
      \tx_66_enc_out_reg[65]\(25) => tx_pcs_fsm_i_n_42,
      \tx_66_enc_out_reg[65]\(24) => tx_pcs_fsm_i_n_43,
      \tx_66_enc_out_reg[65]\(23) => tx_pcs_fsm_i_n_44,
      \tx_66_enc_out_reg[65]\(22) => tx_pcs_fsm_i_n_45,
      \tx_66_enc_out_reg[65]\(21) => tx_pcs_fsm_i_n_46,
      \tx_66_enc_out_reg[65]\(20) => tx_pcs_fsm_i_n_47,
      \tx_66_enc_out_reg[65]\(19) => tx_pcs_fsm_i_n_48,
      \tx_66_enc_out_reg[65]\(18) => tx_pcs_fsm_i_n_49,
      \tx_66_enc_out_reg[65]\(17) => tx_pcs_fsm_i_n_50,
      \tx_66_enc_out_reg[65]\(16) => tx_pcs_fsm_i_n_51,
      \tx_66_enc_out_reg[65]\(15) => tx_pcs_fsm_i_n_52,
      \tx_66_enc_out_reg[65]\(14) => tx_pcs_fsm_i_n_53,
      \tx_66_enc_out_reg[65]\(13) => tx_pcs_fsm_i_n_54,
      \tx_66_enc_out_reg[65]\(12) => tx_pcs_fsm_i_n_55,
      \tx_66_enc_out_reg[65]\(11) => tx_pcs_fsm_i_n_56,
      \tx_66_enc_out_reg[65]\(10) => tx_pcs_fsm_i_n_57,
      \tx_66_enc_out_reg[65]\(9) => tx_pcs_fsm_i_n_58,
      \tx_66_enc_out_reg[65]\(8) => tx_pcs_fsm_i_n_59,
      \tx_66_enc_out_reg[65]\(7) => tx_pcs_fsm_i_n_60,
      \tx_66_enc_out_reg[65]\(6) => tx_pcs_fsm_i_n_61,
      \tx_66_enc_out_reg[65]\(5) => tx_pcs_fsm_i_n_62,
      \tx_66_enc_out_reg[65]\(4) => tx_pcs_fsm_i_n_63,
      \tx_66_enc_out_reg[65]\(3) => tx_pcs_fsm_i_n_64,
      \tx_66_enc_out_reg[65]\(2) => tx_pcs_fsm_i_n_65,
      \tx_66_enc_out_reg[65]\(1) => tx_pcs_fsm_i_n_66,
      \tx_66_enc_out_reg[65]\(0) => tx_pcs_fsm_i_n_67,
      tx_66_fifo(63 downto 0) => tx_66_fifo(64 downto 1)
    );
tx_encoder_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_encoder
     port map (
      D(7 downto 0) => D(7 downto 0),
      \FSM_sequential_state_reg[2]\(2) => tx_encoder_i_n_70,
      \FSM_sequential_state_reg[2]\(1) => tx_encoder_i_n_71,
      \FSM_sequential_state_reg[2]\(0) => tx_encoder_i_n_72,
      Q(2 downto 0) => t_type(2 downto 0),
      SR(0) => SR(0),
      coreclk => coreclk,
      next_state(0) => next_state(2),
      \out\(2) => tx_pcs_fsm_i_n_0,
      \out\(1) => tx_pcs_fsm_i_n_1,
      \out\(0) => tx_pcs_fsm_i_n_2,
      \tx_66_enc_out_reg[65]\(65 downto 0) => tx_encoded_data(65 downto 0),
      \xgmii_txd_reg_reg[63]\(63 downto 0) => \xgmii_txd_reg_reg[63]\(63 downto 0)
    );
tx_pcs_fsm_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_pcs_fsm
     port map (
      D(2) => tx_encoder_i_n_70,
      D(1) => tx_encoder_i_n_71,
      D(0) => tx_encoder_i_n_72,
      Q(2 downto 0) => t_type(2 downto 0),
      SR(0) => SR(0),
      coreclk => coreclk,
      next_state(0) => next_state(2),
      \out\(2) => tx_pcs_fsm_i_n_0,
      \out\(1) => tx_pcs_fsm_i_n_1,
      \out\(0) => tx_pcs_fsm_i_n_2,
      \q_reg[3]\(0) => \q_reg[3]\(1),
      \rd_data_reg[61]\(64) => tx_pcs_fsm_i_n_4,
      \rd_data_reg[61]\(63) => tx_pcs_fsm_i_n_5,
      \rd_data_reg[61]\(62) => tx_pcs_fsm_i_n_6,
      \rd_data_reg[61]\(61) => tx_pcs_fsm_i_n_7,
      \rd_data_reg[61]\(60) => tx_pcs_fsm_i_n_8,
      \rd_data_reg[61]\(59) => tx_pcs_fsm_i_n_9,
      \rd_data_reg[61]\(58) => tx_pcs_fsm_i_n_10,
      \rd_data_reg[61]\(57) => tx_pcs_fsm_i_n_11,
      \rd_data_reg[61]\(56) => tx_pcs_fsm_i_n_12,
      \rd_data_reg[61]\(55) => tx_pcs_fsm_i_n_13,
      \rd_data_reg[61]\(54) => tx_pcs_fsm_i_n_14,
      \rd_data_reg[61]\(53) => tx_pcs_fsm_i_n_15,
      \rd_data_reg[61]\(52) => tx_pcs_fsm_i_n_16,
      \rd_data_reg[61]\(51) => tx_pcs_fsm_i_n_17,
      \rd_data_reg[61]\(50) => tx_pcs_fsm_i_n_18,
      \rd_data_reg[61]\(49) => tx_pcs_fsm_i_n_19,
      \rd_data_reg[61]\(48) => tx_pcs_fsm_i_n_20,
      \rd_data_reg[61]\(47) => tx_pcs_fsm_i_n_21,
      \rd_data_reg[61]\(46) => tx_pcs_fsm_i_n_22,
      \rd_data_reg[61]\(45) => tx_pcs_fsm_i_n_23,
      \rd_data_reg[61]\(44) => tx_pcs_fsm_i_n_24,
      \rd_data_reg[61]\(43) => tx_pcs_fsm_i_n_25,
      \rd_data_reg[61]\(42) => tx_pcs_fsm_i_n_26,
      \rd_data_reg[61]\(41) => tx_pcs_fsm_i_n_27,
      \rd_data_reg[61]\(40) => tx_pcs_fsm_i_n_28,
      \rd_data_reg[61]\(39) => tx_pcs_fsm_i_n_29,
      \rd_data_reg[61]\(38) => tx_pcs_fsm_i_n_30,
      \rd_data_reg[61]\(37) => tx_pcs_fsm_i_n_31,
      \rd_data_reg[61]\(36) => tx_pcs_fsm_i_n_32,
      \rd_data_reg[61]\(35) => tx_pcs_fsm_i_n_33,
      \rd_data_reg[61]\(34) => tx_pcs_fsm_i_n_34,
      \rd_data_reg[61]\(33) => tx_pcs_fsm_i_n_35,
      \rd_data_reg[61]\(32) => tx_pcs_fsm_i_n_36,
      \rd_data_reg[61]\(31) => tx_pcs_fsm_i_n_37,
      \rd_data_reg[61]\(30) => tx_pcs_fsm_i_n_38,
      \rd_data_reg[61]\(29) => tx_pcs_fsm_i_n_39,
      \rd_data_reg[61]\(28) => tx_pcs_fsm_i_n_40,
      \rd_data_reg[61]\(27) => tx_pcs_fsm_i_n_41,
      \rd_data_reg[61]\(26) => tx_pcs_fsm_i_n_42,
      \rd_data_reg[61]\(25) => tx_pcs_fsm_i_n_43,
      \rd_data_reg[61]\(24) => tx_pcs_fsm_i_n_44,
      \rd_data_reg[61]\(23) => tx_pcs_fsm_i_n_45,
      \rd_data_reg[61]\(22) => tx_pcs_fsm_i_n_46,
      \rd_data_reg[61]\(21) => tx_pcs_fsm_i_n_47,
      \rd_data_reg[61]\(20) => tx_pcs_fsm_i_n_48,
      \rd_data_reg[61]\(19) => tx_pcs_fsm_i_n_49,
      \rd_data_reg[61]\(18) => tx_pcs_fsm_i_n_50,
      \rd_data_reg[61]\(17) => tx_pcs_fsm_i_n_51,
      \rd_data_reg[61]\(16) => tx_pcs_fsm_i_n_52,
      \rd_data_reg[61]\(15) => tx_pcs_fsm_i_n_53,
      \rd_data_reg[61]\(14) => tx_pcs_fsm_i_n_54,
      \rd_data_reg[61]\(13) => tx_pcs_fsm_i_n_55,
      \rd_data_reg[61]\(12) => tx_pcs_fsm_i_n_56,
      \rd_data_reg[61]\(11) => tx_pcs_fsm_i_n_57,
      \rd_data_reg[61]\(10) => tx_pcs_fsm_i_n_58,
      \rd_data_reg[61]\(9) => tx_pcs_fsm_i_n_59,
      \rd_data_reg[61]\(8) => tx_pcs_fsm_i_n_60,
      \rd_data_reg[61]\(7) => tx_pcs_fsm_i_n_61,
      \rd_data_reg[61]\(6) => tx_pcs_fsm_i_n_62,
      \rd_data_reg[61]\(5) => tx_pcs_fsm_i_n_63,
      \rd_data_reg[61]\(4) => tx_pcs_fsm_i_n_64,
      \rd_data_reg[61]\(3) => tx_pcs_fsm_i_n_65,
      \rd_data_reg[61]\(2) => tx_pcs_fsm_i_n_66,
      \rd_data_reg[61]\(1) => tx_pcs_fsm_i_n_67,
      \rd_data_reg[61]\(0) => \rd_data_reg[1]\(0),
      tx_66_fifo(0) => tx_66_fifo(0),
      \tx_encoded_data_reg[65]\(65 downto 0) => tx_encoded_data(65 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_drp_ipif is
  port (
    toggle_reg : out STD_LOGIC;
    control_reg : out STD_LOGIC;
    drp_ack : out STD_LOGIC;
    drp_den : out STD_LOGIC;
    drp_daddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_req : out STD_LOGIC;
    drp_dwe : out STD_LOGIC;
    dclk : in STD_LOGIC;
    mgmt_drp_cs : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    drp_drdy : in STD_LOGIC;
    \state_reg[2]\ : in STD_LOGIC;
    dclk_reset : in STD_LOGIC;
    drp_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_gnt : in STD_LOGIC;
    mgmt_rnw : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \shift_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_drp_ipif : entity is "ten_gig_eth_pcs_pma_v6_0_3_drp_ipif";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_drp_ipif;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_drp_ipif is
  signal ipif_addr_dclk : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ipif_cs_dclk_reg : STD_LOGIC;
  signal ipif_rddata_dclk : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ipif_rddata_dclk0 : STD_LOGIC;
  signal ipif_rnw_dclk : STD_LOGIC;
  signal ipif_wrdata_dclk : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal synch_1_n_2 : STD_LOGIC;
  signal synch_1_n_21 : STD_LOGIC;
  signal synch_1_n_22 : STD_LOGIC;
  signal synch_1_n_23 : STD_LOGIC;
  signal synch_1_n_24 : STD_LOGIC;
  signal synch_1_n_25 : STD_LOGIC;
  signal synch_1_n_26 : STD_LOGIC;
  signal synch_1_n_27 : STD_LOGIC;
  signal synch_1_n_28 : STD_LOGIC;
  signal synch_1_n_29 : STD_LOGIC;
  signal synch_1_n_3 : STD_LOGIC;
  signal synch_1_n_30 : STD_LOGIC;
  signal synch_1_n_31 : STD_LOGIC;
  signal synch_1_n_32 : STD_LOGIC;
  signal synch_1_n_33 : STD_LOGIC;
  signal synch_1_n_34 : STD_LOGIC;
  signal synch_1_n_35 : STD_LOGIC;
  signal synch_1_n_36 : STD_LOGIC;
  signal synch_1_n_4 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \drp_daddr[0]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \drp_daddr[10]_INST_0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \drp_daddr[11]_INST_0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \drp_daddr[12]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \drp_daddr[13]_INST_0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \drp_daddr[14]_INST_0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \drp_daddr[15]_INST_0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \drp_daddr[1]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \drp_daddr[2]_INST_0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \drp_daddr[3]_INST_0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \drp_daddr[4]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \drp_daddr[5]_INST_0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \drp_daddr[6]_INST_0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \drp_daddr[7]_INST_0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \drp_daddr[8]_INST_0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \drp_daddr[9]_INST_0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of drp_den_INST_0 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \drp_di[0]_INST_0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \drp_di[10]_INST_0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \drp_di[11]_INST_0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \drp_di[12]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \drp_di[13]_INST_0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \drp_di[14]_INST_0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \drp_di[15]_INST_0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \drp_di[1]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \drp_di[2]_INST_0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \drp_di[3]_INST_0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \drp_di[4]_INST_0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \drp_di[5]_INST_0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \drp_di[6]_INST_0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \drp_di[7]_INST_0\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \drp_di[8]_INST_0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \drp_di[9]_INST_0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of drp_dwe_INST_0 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of drp_req_INST_0 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair87";
begin
\drp_daddr[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(0),
      O => drp_daddr(0)
    );
\drp_daddr[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(10),
      O => drp_daddr(10)
    );
\drp_daddr[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(11),
      O => drp_daddr(11)
    );
\drp_daddr[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(12),
      O => drp_daddr(12)
    );
\drp_daddr[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(13),
      O => drp_daddr(13)
    );
\drp_daddr[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(14),
      O => drp_daddr(14)
    );
\drp_daddr[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(15),
      O => drp_daddr(15)
    );
\drp_daddr[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(1),
      O => drp_daddr(1)
    );
\drp_daddr[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(2),
      O => drp_daddr(2)
    );
\drp_daddr[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(3),
      O => drp_daddr(3)
    );
\drp_daddr[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(4),
      O => drp_daddr(4)
    );
\drp_daddr[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(5),
      O => drp_daddr(5)
    );
\drp_daddr[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(6),
      O => drp_daddr(6)
    );
\drp_daddr[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(7),
      O => drp_daddr(7)
    );
\drp_daddr[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(8),
      O => drp_daddr(8)
    );
\drp_daddr[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_addr_dclk(9),
      O => drp_daddr(9)
    );
drp_den_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => drp_den
    );
\drp_di[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(0),
      O => drp_di(0)
    );
\drp_di[10]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(10),
      O => drp_di(10)
    );
\drp_di[11]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(11),
      O => drp_di(11)
    );
\drp_di[12]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(12),
      O => drp_di(12)
    );
\drp_di[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(13),
      O => drp_di(13)
    );
\drp_di[14]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(14),
      O => drp_di(14)
    );
\drp_di[15]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(15),
      O => drp_di(15)
    );
\drp_di[1]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(1),
      O => drp_di(1)
    );
\drp_di[2]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(2),
      O => drp_di(2)
    );
\drp_di[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(3),
      O => drp_di(3)
    );
\drp_di[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(4),
      O => drp_di(4)
    );
\drp_di[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(5),
      O => drp_di(5)
    );
\drp_di[6]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(6),
      O => drp_di(6)
    );
\drp_di[7]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(7),
      O => drp_di(7)
    );
\drp_di[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(8),
      O => drp_di(8)
    );
\drp_di[9]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => state(1),
      I1 => ipif_wrdata_dclk(9),
      O => drp_di(9)
    );
drp_dwe_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => ipif_rnw_dclk,
      O => drp_dwe
    );
drp_req_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      O => drp_req
    );
\ipif_addr_dclk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(0),
      Q => ipif_addr_dclk(0),
      R => '0'
    );
\ipif_addr_dclk_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(10),
      Q => ipif_addr_dclk(10),
      R => '0'
    );
\ipif_addr_dclk_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(11),
      Q => ipif_addr_dclk(11),
      R => '0'
    );
\ipif_addr_dclk_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(12),
      Q => ipif_addr_dclk(12),
      R => '0'
    );
\ipif_addr_dclk_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(13),
      Q => ipif_addr_dclk(13),
      R => '0'
    );
\ipif_addr_dclk_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(14),
      Q => ipif_addr_dclk(14),
      R => '0'
    );
\ipif_addr_dclk_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(15),
      Q => ipif_addr_dclk(15),
      R => '0'
    );
\ipif_addr_dclk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(1),
      Q => ipif_addr_dclk(1),
      R => '0'
    );
\ipif_addr_dclk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(2),
      Q => ipif_addr_dclk(2),
      R => '0'
    );
\ipif_addr_dclk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(3),
      Q => ipif_addr_dclk(3),
      R => '0'
    );
\ipif_addr_dclk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(4),
      Q => ipif_addr_dclk(4),
      R => '0'
    );
\ipif_addr_dclk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(5),
      Q => ipif_addr_dclk(5),
      R => '0'
    );
\ipif_addr_dclk_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(6),
      Q => ipif_addr_dclk(6),
      R => '0'
    );
\ipif_addr_dclk_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(7),
      Q => ipif_addr_dclk(7),
      R => '0'
    );
\ipif_addr_dclk_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(8),
      Q => ipif_addr_dclk(8),
      R => '0'
    );
\ipif_addr_dclk_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => p_1_in(9),
      Q => ipif_addr_dclk(9),
      R => '0'
    );
ipif_cs_dclk_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => '1',
      D => synch_1_n_3,
      Q => ipif_cs_dclk_reg,
      R => '0'
    );
\ipif_rddata_dclk[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_drdy,
      I1 => ipif_rnw_dclk,
      O => ipif_rddata_dclk0
    );
\ipif_rddata_dclk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(0),
      Q => ipif_rddata_dclk(0),
      R => '0'
    );
\ipif_rddata_dclk_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(10),
      Q => ipif_rddata_dclk(10),
      R => '0'
    );
\ipif_rddata_dclk_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(11),
      Q => ipif_rddata_dclk(11),
      R => '0'
    );
\ipif_rddata_dclk_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(12),
      Q => ipif_rddata_dclk(12),
      R => '0'
    );
\ipif_rddata_dclk_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(13),
      Q => ipif_rddata_dclk(13),
      R => '0'
    );
\ipif_rddata_dclk_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(14),
      Q => ipif_rddata_dclk(14),
      R => '0'
    );
\ipif_rddata_dclk_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(15),
      Q => ipif_rddata_dclk(15),
      R => '0'
    );
\ipif_rddata_dclk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(1),
      Q => ipif_rddata_dclk(1),
      R => '0'
    );
\ipif_rddata_dclk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(2),
      Q => ipif_rddata_dclk(2),
      R => '0'
    );
\ipif_rddata_dclk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(3),
      Q => ipif_rddata_dclk(3),
      R => '0'
    );
\ipif_rddata_dclk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(4),
      Q => ipif_rddata_dclk(4),
      R => '0'
    );
\ipif_rddata_dclk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(5),
      Q => ipif_rddata_dclk(5),
      R => '0'
    );
\ipif_rddata_dclk_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(6),
      Q => ipif_rddata_dclk(6),
      R => '0'
    );
\ipif_rddata_dclk_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(7),
      Q => ipif_rddata_dclk(7),
      R => '0'
    );
\ipif_rddata_dclk_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(8),
      Q => ipif_rddata_dclk(8),
      R => '0'
    );
\ipif_rddata_dclk_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => ipif_rddata_dclk0,
      D => drp_drpdo(9),
      Q => ipif_rddata_dclk(9),
      R => '0'
    );
ipif_rnw_dclk_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_4,
      Q => ipif_rnw_dclk,
      R => '0'
    );
\ipif_wrdata_dclk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_36,
      Q => ipif_wrdata_dclk(0),
      R => '0'
    );
\ipif_wrdata_dclk_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_26,
      Q => ipif_wrdata_dclk(10),
      R => '0'
    );
\ipif_wrdata_dclk_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_25,
      Q => ipif_wrdata_dclk(11),
      R => '0'
    );
\ipif_wrdata_dclk_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_24,
      Q => ipif_wrdata_dclk(12),
      R => '0'
    );
\ipif_wrdata_dclk_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_23,
      Q => ipif_wrdata_dclk(13),
      R => '0'
    );
\ipif_wrdata_dclk_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_22,
      Q => ipif_wrdata_dclk(14),
      R => '0'
    );
\ipif_wrdata_dclk_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_21,
      Q => ipif_wrdata_dclk(15),
      R => '0'
    );
\ipif_wrdata_dclk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_35,
      Q => ipif_wrdata_dclk(1),
      R => '0'
    );
\ipif_wrdata_dclk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_34,
      Q => ipif_wrdata_dclk(2),
      R => '0'
    );
\ipif_wrdata_dclk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_33,
      Q => ipif_wrdata_dclk(3),
      R => '0'
    );
\ipif_wrdata_dclk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_32,
      Q => ipif_wrdata_dclk(4),
      R => '0'
    );
\ipif_wrdata_dclk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_31,
      Q => ipif_wrdata_dclk(5),
      R => '0'
    );
\ipif_wrdata_dclk_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_30,
      Q => ipif_wrdata_dclk(6),
      R => '0'
    );
\ipif_wrdata_dclk_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_29,
      Q => ipif_wrdata_dclk(7),
      R => '0'
    );
\ipif_wrdata_dclk_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_28,
      Q => ipif_wrdata_dclk(8),
      R => '0'
    );
\ipif_wrdata_dclk_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dclk,
      CE => synch_1_n_2,
      D => synch_1_n_27,
      Q => ipif_wrdata_dclk(9),
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003734F7F4"
    )
        port map (
      I0 => drp_gnt,
      I1 => state(0),
      I2 => state(1),
      I3 => synch_1_n_2,
      I4 => drp_drdy,
      I5 => dclk_reset,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000058F8"
    )
        port map (
      I0 => state(0),
      I1 => drp_gnt,
      I2 => state(1),
      I3 => drp_drdy,
      I4 => dclk_reset,
      O => \state[1]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => '0'
    );
synch_1: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer
     port map (
      D(16) => mgmt_rnw,
      D(15 downto 0) => D(15 downto 0),
      E(0) => synch_1_n_2,
      Q(32) => synch_1_n_4,
      Q(31 downto 16) => p_1_in(15 downto 0),
      Q(15) => synch_1_n_21,
      Q(14) => synch_1_n_22,
      Q(13) => synch_1_n_23,
      Q(12) => synch_1_n_24,
      Q(11) => synch_1_n_25,
      Q(10) => synch_1_n_26,
      Q(9) => synch_1_n_27,
      Q(8) => synch_1_n_28,
      Q(7) => synch_1_n_29,
      Q(6) => synch_1_n_30,
      Q(5) => synch_1_n_31,
      Q(4) => synch_1_n_32,
      Q(3) => synch_1_n_33,
      Q(2) => synch_1_n_34,
      Q(1) => synch_1_n_35,
      Q(0) => synch_1_n_36,
      control_reg => control_reg,
      coreclk => coreclk,
      dclk => dclk,
      dclk_reset => dclk_reset,
      ipif_cs_dclk_reg => ipif_cs_dclk_reg,
      ipif_cs_dclk_reg_reg => synch_1_n_3,
      mgmt_drp_cs => mgmt_drp_cs,
      \shift_reg_reg[15]\(15 downto 0) => \shift_reg_reg[15]\(15 downto 0),
      \state_reg[2]\ => \state_reg[2]\,
      toggle_reg => toggle_reg
    );
synch_2: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_toggle_synchronizer__parameterized0\
     port map (
      Q(15 downto 0) => ipif_rddata_dclk(15 downto 0),
      coreclk => coreclk,
      dclk => dclk,
      drp_ack => drp_ack,
      drp_drdy => drp_drdy,
      \prbs31_err_count_reg[15]\(15 downto 0) => Q(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer is
  port (
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    comp_0 : in STD_LOGIC;
    comp_1 : in STD_LOGIC;
    comp_2 : in STD_LOGIC;
    comp_3 : in STD_LOGIC;
    comp_4 : in STD_LOGIC;
    comp_5 : in STD_LOGIC;
    comp_6 : in STD_LOGIC;
    comp_7 : in STD_LOGIC;
    comp_8 : in STD_LOGIC;
    comp_0_0 : in STD_LOGIC;
    comp_1_1 : in STD_LOGIC;
    comp_2_2 : in STD_LOGIC;
    comp_3_3 : in STD_LOGIC;
    comp_4_4 : in STD_LOGIC;
    comp_5_5 : in STD_LOGIC;
    comp_6_6 : in STD_LOGIC;
    comp_7_7 : in STD_LOGIC;
    comp_8_8 : in STD_LOGIC;
    comp_0_9 : in STD_LOGIC;
    comp_1_10 : in STD_LOGIC;
    comp_2_11 : in STD_LOGIC;
    comp_0_12 : in STD_LOGIC;
    comp_1_13 : in STD_LOGIC;
    comp_2_14 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    eq_rxusrclk2_en156_reg : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \mcp1_rx_ebuff_ctrl_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcs_loopback_core_int : in STD_LOGIC;
    \xgmii_txc_reg2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer : entity is "ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer is
  signal asynch_fifo_i_n_76 : STD_LOGIC;
  signal asynch_fifo_i_n_77 : STD_LOGIC;
  signal asynch_fifo_i_n_78 : STD_LOGIC;
  signal asynch_fifo_i_n_79 : STD_LOGIC;
  signal asynch_fifo_i_n_80 : STD_LOGIC;
  signal asynch_fifo_i_n_81 : STD_LOGIC;
  signal asynch_fifo_i_n_82 : STD_LOGIC;
  signal asynch_fifo_i_n_83 : STD_LOGIC;
  signal asynch_fifo_i_n_84 : STD_LOGIC;
  signal asynch_fifo_i_n_85 : STD_LOGIC;
  signal can_insert_rd : STD_LOGIC;
  signal can_insert_wra : STD_LOGIC;
  signal can_insert_wra2 : STD_LOGIC;
  signal can_insert_wra_comb : STD_LOGIC;
  signal can_insert_wra_comb_i_1_n_0 : STD_LOGIC;
  signal can_insert_wra_i_1_n_0 : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal fifo_rd_data : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal fifo_status : STD_LOGIC_VECTOR ( 4 to 4 );
  signal fifo_wr_data : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal idle_delete_i_n_0 : STD_LOGIC;
  signal idle_insert_i_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  signal NLW_asynch_fifo_i_full_UNCONNECTED : STD_LOGIC;
  signal NLW_asynch_fifo_i_status_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of asynch_fifo_i : label is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of asynch_fifo_i : label is "true";
  attribute WIDTH : integer;
  attribute WIDTH of asynch_fifo_i : label is 74;
begin
asynch_fifo_i: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo__parameterized0\
     port map (
      empty => empty,
      fifo_rd_addr(4) => asynch_fifo_i_n_81,
      fifo_rd_addr(3) => asynch_fifo_i_n_82,
      fifo_rd_addr(2) => asynch_fifo_i_n_83,
      fifo_rd_addr(1) => asynch_fifo_i_n_84,
      fifo_rd_addr(0) => asynch_fifo_i_n_85,
      fifo_wr_addr(4) => asynch_fifo_i_n_76,
      fifo_wr_addr(3) => asynch_fifo_i_n_77,
      fifo_wr_addr(2) => asynch_fifo_i_n_78,
      fifo_wr_addr(1) => asynch_fifo_i_n_79,
      fifo_wr_addr(0) => asynch_fifo_i_n_80,
      full => NLW_asynch_fifo_i_full_UNCONNECTED,
      rd_clk => coreclk,
      rd_clk_en => '1',
      rd_data(73 downto 0) => fifo_rd_data(73 downto 0),
      rd_en => idle_insert_i_n_0,
      rd_reset => reset,
      status(4) => fifo_status(4),
      status(3 downto 0) => NLW_asynch_fifo_i_status_UNCONNECTED(3 downto 0),
      wr_clk => rxusrclk2,
      wr_clk_en => eq_rxusrclk2_en156_reg,
      wr_data(73 downto 0) => fifo_wr_data(73 downto 0),
      wr_en => idle_delete_i_n_0,
      wr_reset => rxreset_rxusrclk2
    );
can_insert_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \^q\,
      Q => can_insert_rd,
      R => reset
    );
can_insert_synch: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_42
     port map (
      can_insert_wra_comb => can_insert_wra_comb,
      coreclk => coreclk,
      q => \^q\
    );
can_insert_wra2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => can_insert_wra,
      Q => can_insert_wra2,
      R => rxreset_rxusrclk2
    );
can_insert_wra_comb_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => can_insert_wra,
      I1 => can_insert_wra2,
      O => can_insert_wra_comb_i_1_n_0
    );
can_insert_wra_comb_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => can_insert_wra_comb_i_1_n_0,
      Q => can_insert_wra_comb,
      R => rxreset_rxusrclk2
    );
can_insert_wra_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_status(4),
      O => can_insert_wra_i_1_n_0
    );
can_insert_wra_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => can_insert_wra_i_1_n_0,
      Q => can_insert_wra,
      R => rxreset_rxusrclk2
    );
idle_delete_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_delete
     port map (
      Q(63 downto 0) => Q(63 downto 0),
      comp_0 => comp_0,
      comp_0_0 => comp_0_0,
      comp_0_12 => comp_0_12,
      comp_0_9 => comp_0_9,
      comp_1 => comp_1,
      comp_1_1 => comp_1_1,
      comp_1_10 => comp_1_10,
      comp_1_13 => comp_1_13,
      comp_2 => comp_2,
      comp_2_11 => comp_2_11,
      comp_2_14 => comp_2_14,
      comp_2_2 => comp_2_2,
      comp_3 => comp_3,
      comp_3_3 => comp_3_3,
      comp_4 => comp_4,
      comp_4_4 => comp_4_4,
      comp_5 => comp_5,
      comp_5_5 => comp_5_5,
      comp_6 => comp_6,
      comp_6_6 => comp_6_6,
      comp_7 => comp_7,
      comp_7_7 => comp_7_7,
      comp_8 => comp_8,
      comp_8_8 => comp_8_8,
      eq_rxusrclk2_en156_reg => eq_rxusrclk2_en156_reg,
      \mcp1_rx_ebuff_ctrl_reg[7]\(7 downto 0) => \mcp1_rx_ebuff_ctrl_reg[7]\(7 downto 0),
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      status(0) => fifo_status(4),
      \wr_addr_reg[4]\ => idle_delete_i_n_0,
      wr_data(73 downto 0) => fifo_wr_data(73 downto 0)
    );
idle_insert_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_idle_insert
     port map (
      can_insert_rd => can_insert_rd,
      coreclk => coreclk,
      empty => empty,
      \out\(63 downto 0) => \out\(63 downto 0),
      pcs_loopback_core_int => pcs_loopback_core_int,
      rd_data(73 downto 0) => fifo_rd_data(73 downto 0),
      \rd_data_reg[73]\ => idle_insert_i_n_0,
      reset => reset,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      \xgmii_txc_reg2_reg[7]\(7 downto 0) => \xgmii_txc_reg2_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ieee_registers is
  port (
    \q_reg[2]\ : out STD_LOGIC;
    \q_reg[0]\ : out STD_LOGIC;
    regs_rdack : out STD_LOGIC;
    regs_wrack : out STD_LOGIC;
    d1_reg : out STD_LOGIC;
    loopback_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_disable_int : out STD_LOGIC;
    reg_3_36_we : out STD_LOGIC;
    reg_3_41_we : out STD_LOGIC;
    reg_3_38_we : out STD_LOGIC;
    reg_3_35_we : out STD_LOGIC;
    reg_3_34_we : out STD_LOGIC;
    reg_3_37_we : out STD_LOGIC;
    reg_3_65535_we : out STD_LOGIC;
    reg_3_40_we : out STD_LOGIC;
    re_prev_reg : out STD_LOGIC_VECTOR ( 4 downto 0 );
    d1_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 115 downto 0 );
    core_in_testmode_wire : out STD_LOGIC;
    \prbs_err_count_reg[0]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \scr_reg_reg[57]\ : out STD_LOGIC;
    \rd_data_reg[7]\ : out STD_LOGIC;
    tx_66_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]_0\ : out STD_LOGIC;
    reg_3_42_we : out STD_LOGIC;
    \q_reg[0]_1\ : out STD_LOGIC;
    \q_reg[0]_2\ : out STD_LOGIC;
    \q_reg[0]_3\ : out STD_LOGIC;
    \pcs_test_pattern_error_count_reg[15]\ : out STD_LOGIC;
    clear_test_pattern_err_count : out STD_LOGIC;
    \pcs_ber_count_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_1_9_we : out STD_LOGIC;
    \q_reg[0]_4\ : out STD_LOGIC;
    \rddata_out_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    prbs31_rx_enable_core_int : out STD_LOGIC;
    indirect_read_reg : out STD_LOGIC;
    prbs31_tx_enable_core_int : out STD_LOGIC;
    rddata_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    core_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    pcs_hi_ber_core_i : in STD_LOGIC;
    pcs_rx_link_up_core_sync_int : in STD_LOGIC;
    global_pmd_rx_signal_detect_core_i : in STD_LOGIC;
    reg_3_1_re : in STD_LOGIC;
    rdack0 : in STD_LOGIC;
    mgmt_rnw : in STD_LOGIC;
    \shift_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \state_reg[2]\ : in STD_LOGIC;
    \state_reg[1]\ : in STD_LOGIC;
    prbs31_rx_enable_core_regb_reg : in STD_LOGIC;
    new_tx_test_seed : in STD_LOGIC;
    \tx_test_patt_seed_sel_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_66_enc_out_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[2]_0\ : in STD_LOGIC;
    \addr_reg_reg[5]_0\ : in STD_LOGIC;
    \state_reg[2]_1\ : in STD_LOGIC;
    read_reg_reg : in STD_LOGIC;
    \addr_reg_reg[16]_0\ : in STD_LOGIC;
    \state_reg[1]_0\ : in STD_LOGIC;
    \state_reg[1]_1\ : in STD_LOGIC;
    \addr_reg_reg[0]_0\ : in STD_LOGIC;
    read_reg_reg_0 : in STD_LOGIC;
    \state_reg[2]_2\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \prbs31_err_count_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcs_reset_clear_core_intr : in STD_LOGIC;
    resetdone : in STD_LOGIC;
    pma_pmd_status_tx_fault_core_int : in STD_LOGIC;
    \devad_reg_reg[4]\ : in STD_LOGIC_VECTOR ( 20 downto 0 );
    \pcs_error_block_count_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \pcs_ber_count_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \shift_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \shift_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \shift_reg_reg[15]_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \shift_reg_reg[9]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \shift_reg_reg[15]_2\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \shift_reg_reg[15]_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \shift_reg_reg[15]_4\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \shift_reg_reg[9]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \state_reg[2]_3\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \prbs_err_count_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \shift_reg_reg[15]_5\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    read_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ieee_registers : entity is "ten_gig_eth_pcs_pma_v6_0_3_ieee_registers";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ieee_registers;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ieee_registers is
  signal addr_reg : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \^re_prev_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
begin
  re_prev_reg(4 downto 0) <= \^re_prev_reg\(4 downto 0);
\addr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(0),
      Q => \^re_prev_reg\(0),
      R => reset
    );
\addr_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(10),
      Q => addr_reg(10),
      R => reset
    );
\addr_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(11),
      Q => addr_reg(11),
      R => reset
    );
\addr_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(12),
      Q => addr_reg(12),
      R => reset
    );
\addr_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(13),
      Q => addr_reg(13),
      R => reset
    );
\addr_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(14),
      Q => addr_reg(14),
      R => reset
    );
\addr_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(15),
      Q => addr_reg(15),
      R => reset
    );
\addr_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(16),
      Q => \^re_prev_reg\(3),
      R => reset
    );
\addr_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(17),
      Q => addr_reg(17),
      R => reset
    );
\addr_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(18),
      Q => addr_reg(18),
      R => reset
    );
\addr_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(19),
      Q => addr_reg(19),
      R => reset
    );
\addr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(1),
      Q => addr_reg(1),
      R => reset
    );
\addr_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(20),
      Q => \^re_prev_reg\(4),
      R => reset
    );
\addr_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(2),
      Q => addr_reg(2),
      R => reset
    );
\addr_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(3),
      Q => \^re_prev_reg\(1),
      R => reset
    );
\addr_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(4),
      Q => addr_reg(4),
      R => reset
    );
\addr_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(5),
      Q => \^re_prev_reg\(2),
      R => reset
    );
\addr_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(6),
      Q => addr_reg(6),
      R => reset
    );
\addr_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(7),
      Q => addr_reg(7),
      R => reset
    );
\addr_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(8),
      Q => addr_reg(8),
      R => reset
    );
\addr_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => \devad_reg_reg[4]\(9),
      Q => addr_reg(9),
      R => reset
    );
common_reg_block: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_common_ieee_registers
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => reg_3_36_we,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => \q_reg[2]\,
      \addr_reg_reg[0]\ => \addr_reg_reg[0]_0\,
      \addr_reg_reg[16]\ => \addr_reg_reg[16]_0\,
      \addr_reg_reg[20]\(20) => \^re_prev_reg\(4),
      \addr_reg_reg[20]\(19 downto 17) => addr_reg(19 downto 17),
      \addr_reg_reg[20]\(16) => \^re_prev_reg\(3),
      \addr_reg_reg[20]\(15 downto 6) => addr_reg(15 downto 6),
      \addr_reg_reg[20]\(5) => \^re_prev_reg\(2),
      \addr_reg_reg[20]\(4) => addr_reg(4),
      \addr_reg_reg[20]\(3) => \^re_prev_reg\(1),
      \addr_reg_reg[20]\(2 downto 1) => addr_reg(2 downto 1),
      \addr_reg_reg[20]\(0) => \^re_prev_reg\(0),
      \addr_reg_reg[5]\ => \addr_reg_reg[5]_0\,
      clear_test_pattern_err_count => clear_test_pattern_err_count,
      core_in_testmode_wire => core_in_testmode_wire,
      core_status(0) => core_status(0),
      coreclk => coreclk,
      d1_reg => d1_reg,
      d1_reg_0(15 downto 0) => d1_reg_0(15 downto 0),
      global_pmd_rx_signal_detect_core_i => global_pmd_rx_signal_detect_core_i,
      indirect_read_reg => indirect_read_reg,
      loopback_ctrl(0) => loopback_ctrl(0),
      mgmt_rnw => mgmt_rnw,
      new_tx_test_seed => new_tx_test_seed,
      \out\(15 downto 0) => \out\(15 downto 0),
      \pcs_ber_count_reg[5]\(0) => \pcs_ber_count_reg[5]\(0),
      \pcs_ber_count_reg[5]_0\(5 downto 0) => \pcs_ber_count_reg[5]_0\(5 downto 0),
      \pcs_error_block_count_reg[7]\(0) => SR(0),
      \pcs_error_block_count_reg[7]_0\(7 downto 0) => \pcs_error_block_count_reg[7]\(7 downto 0),
      pcs_hi_ber_core_i => pcs_hi_ber_core_i,
      pcs_reset_clear_core_intr => pcs_reset_clear_core_intr,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int,
      \pcs_test_pattern_error_count_reg[15]\ => \pcs_test_pattern_error_count_reg[15]\,
      pma_pmd_status_tx_fault_core_int => pma_pmd_status_tx_fault_core_int,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      \prbs31_err_count_reg[15]\(15 downto 0) => \prbs31_err_count_reg[15]\(15 downto 0),
      prbs31_rx_enable_core_int => prbs31_rx_enable_core_int,
      prbs31_rx_enable_core_regb_reg => prbs31_rx_enable_core_regb_reg,
      prbs31_tx_enable_core_int => prbs31_tx_enable_core_int,
      \prbs_err_count_reg[0]\(4 downto 0) => \prbs_err_count_reg[0]\(4 downto 0),
      \prbs_err_count_reg[15]\(15 downto 0) => \prbs_err_count_reg[15]\(15 downto 0),
      pseudo_rand_seeds_int(115 downto 0) => pseudo_rand_seeds_int(115 downto 0),
      \q_reg[0]\ => \q_reg[0]\,
      \q_reg[0]_0\(0) => reg_3_41_we,
      \q_reg[0]_1\(0) => reg_3_38_we,
      \q_reg[0]_10\ => \q_reg[0]_2\,
      \q_reg[0]_11\ => \q_reg[0]_3\,
      \q_reg[0]_12\ => \q_reg[0]_4\,
      \q_reg[0]_2\(0) => reg_3_35_we,
      \q_reg[0]_3\(0) => reg_3_34_we,
      \q_reg[0]_4\(0) => reg_3_37_we,
      \q_reg[0]_5\(0) => reg_3_65535_we,
      \q_reg[0]_6\(0) => reg_3_40_we,
      \q_reg[0]_7\ => \q_reg[0]_0\,
      \q_reg[0]_8\(0) => reg_3_42_we,
      \q_reg[0]_9\ => \q_reg[0]_1\,
      \rd_data_reg[7]\ => \rd_data_reg[7]\,
      rdack0 => rdack0,
      rddata_out(15 downto 0) => rddata_out(15 downto 0),
      \rddata_out_reg[0]_0\ => \rddata_out_reg[0]\,
      read_reg => read_reg,
      read_reg_reg => read_reg_reg,
      read_reg_reg_0 => read_reg_reg_0,
      reg_1_9_we => reg_1_9_we,
      reg_3_1_re => reg_3_1_re,
      regs_rdack => regs_rdack,
      regs_wrack => regs_wrack,
      reset => reset,
      resetdone => resetdone,
      \scr_reg_reg[57]\ => \scr_reg_reg[57]\,
      \shift_reg_reg[0]\ => \shift_reg_reg[0]\,
      \shift_reg_reg[15]\(14 downto 0) => \shift_reg_reg[15]\(14 downto 0),
      \shift_reg_reg[15]_0\(14 downto 0) => \shift_reg_reg[15]_0\(14 downto 0),
      \shift_reg_reg[15]_1\(14 downto 0) => \shift_reg_reg[15]_1\(14 downto 0),
      \shift_reg_reg[15]_2\(14 downto 0) => \shift_reg_reg[15]_2\(14 downto 0),
      \shift_reg_reg[15]_3\(15 downto 0) => \shift_reg_reg[15]_3\(15 downto 0),
      \shift_reg_reg[15]_4\(14 downto 0) => \shift_reg_reg[15]_4\(14 downto 0),
      \shift_reg_reg[15]_5\(14 downto 0) => \shift_reg_reg[15]_5\(14 downto 0),
      \shift_reg_reg[9]\(8 downto 0) => \shift_reg_reg[9]\(8 downto 0),
      \shift_reg_reg[9]_0\(8 downto 0) => \shift_reg_reg[9]_0\(8 downto 0),
      \state_reg[0]\(0) => \state_reg[0]\(0),
      \state_reg[1]\ => \state_reg[1]\,
      \state_reg[1]_0\ => \state_reg[1]_0\,
      \state_reg[1]_1\ => \state_reg[1]_1\,
      \state_reg[2]\ => \state_reg[2]\,
      \state_reg[2]_0\ => \state_reg[2]_0\,
      \state_reg[2]_1\ => \state_reg[2]_1\,
      \state_reg[2]_2\ => \state_reg[2]_2\,
      \state_reg[2]_3\(5 downto 0) => \state_reg[2]_3\(5 downto 0),
      \tx_66_enc_out_reg[0]\(0) => \tx_66_enc_out_reg[0]\(0),
      tx_66_fifo(0) => tx_66_fifo(0),
      tx_disable_int => tx_disable_int,
      \tx_test_patt_seed_sel_reg[0]\(0) => \tx_test_patt_seed_sel_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_top is
  port (
    new_tx_test_seed : out STD_LOGIC;
    \mcp1_rx_64_ctrl_out_reg[4]\ : out STD_LOGIC;
    b_lock : out STD_LOGIC;
    gt_slip_int : out STD_LOGIC;
    ber_count_inc : out STD_LOGIC;
    hiber : out STD_LOGIC;
    err_block_count_inc : out STD_LOGIC;
    \mcp1_dec_c5_reg[2]\ : out STD_LOGIC;
    \mcp1_dec_c7_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c6_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_rx_link_up_core_reg_reg : out STD_LOGIC;
    comp_7 : out STD_LOGIC;
    \mcp1_data_pipe_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    comp_6 : out STD_LOGIC;
    comp_5 : out STD_LOGIC;
    comp_4 : out STD_LOGIC;
    comp_3 : out STD_LOGIC;
    comp_2 : out STD_LOGIC;
    comp_7_0 : out STD_LOGIC;
    comp_6_1 : out STD_LOGIC;
    comp_5_2 : out STD_LOGIC;
    comp_4_3 : out STD_LOGIC;
    comp_3_4 : out STD_LOGIC;
    comp_2_5 : out STD_LOGIC;
    \tx_test_patt_seed_sel_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_66_fifo : out STD_LOGIC_VECTOR ( 64 downto 0 );
    \rd_data_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_state_reg[1]\ : out STD_LOGIC;
    \mcp1_dec_c4_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c1_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c2_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c3_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mcp1_dec_c0_reg[2]\ : out STD_LOGIC;
    \mcp1_ctrl_pipe_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    comp_8 : out STD_LOGIC;
    comp_2_6 : out STD_LOGIC;
    comp_1 : out STD_LOGIC;
    comp_1_7 : out STD_LOGIC;
    comp_0 : out STD_LOGIC;
    comp_0_8 : out STD_LOGIC;
    comp_8_9 : out STD_LOGIC;
    comp_2_10 : out STD_LOGIC;
    comp_1_11 : out STD_LOGIC;
    comp_1_12 : out STD_LOGIC;
    comp_0_13 : out STD_LOGIC;
    comp_0_14 : out STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    E : in STD_LOGIC_VECTOR ( 1 downto 0 );
    coreclk : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    \mcp1_rx_66_raw_reg[65]\ : in STD_LOGIC_VECTOR ( 65 downto 0 );
    \q_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pseudo_rand_seeds_int : in STD_LOGIC_VECTOR ( 115 downto 0 );
    \q_reg[3]_0\ : in STD_LOGIC;
    \q_reg[1]\ : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__11\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rxusrclk2_en156_reg_rep__10\ : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxusrclk2_en156_reg_rep__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xgmii_txd_reg_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    mcp1_state : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_0\ : in STD_LOGIC;
    \rxusrclk2_en156_reg_rep__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__10_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rxusrclk2_en156_reg_rep__7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxusrclk2_en156_reg_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxreset : in STD_LOGIC;
    data_out_reg : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_top : entity is "ten_gig_eth_pcs_pma_v6_0_3_pcs_top";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_top;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_top is
  signal mcp1_timer_125us_cycles_sync : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reset_local : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of reset_local : signal is std.standard.true;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of reset_local : signal is "no";
  signal rxreset_local : STD_LOGIC;
  attribute DONT_TOUCH of rxreset_local : signal is std.standard.true;
  attribute equivalent_register_removal of rxreset_local : signal is "no";
  attribute DONT_TOUCH of reset_local_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of reset_local_reg : label is "yes";
  attribute equivalent_register_removal of reset_local_reg : label is "no";
  attribute DONT_TOUCH of rxreset_local_reg : label is std.standard.true;
  attribute KEEP of rxreset_local_reg : label is "yes";
  attribute equivalent_register_removal of rxreset_local_reg : label is "no";
begin
coreclk_rxusrclk2_timer_125us_resync: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en
     port map (
      E(0) => E(1),
      Q(15 downto 0) => Q(15 downto 0),
      \out\(15 downto 0) => mcp1_timer_125us_cycles_sync(15 downto 0),
      rxusrclk2 => rxusrclk2,
      \rxusrclk2_en156_reg_rep__2\(0) => \rxusrclk2_en156_reg_rep__2\(1),
      \rxusrclk2_en156_reg_rep__4\(0) => \rxusrclk2_en156_reg_rep__6\(0)
    );
reset_local_reg: unisim.vcomponents.FDSE
     port map (
      C => coreclk,
      CE => '1',
      D => reset,
      Q => reset_local,
      S => data_out_reg
    );
rx_pcs_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rx_pcs
     port map (
      D(0) => \mcp1_dec_c7_reg[2]\(0),
      E(1) => \rxusrclk2_en156_reg_rep__5\(0),
      E(0) => \rxusrclk2_en156_reg_rep__6\(1),
      SR(0) => \mcp1_rx_64_ctrl_out_reg[4]\,
      ber_count_inc => ber_count_inc,
      comp_0 => comp_0,
      comp_0_13 => comp_0_13,
      comp_0_14 => comp_0_14,
      comp_0_8 => comp_0_8,
      comp_1 => comp_1,
      comp_1_11 => comp_1_11,
      comp_1_12 => comp_1_12,
      comp_1_7 => comp_1_7,
      comp_2 => comp_2,
      comp_2_10 => comp_2_10,
      comp_2_5 => comp_2_5,
      comp_2_6 => comp_2_6,
      comp_3 => comp_3,
      comp_3_4 => comp_3_4,
      comp_4 => comp_4,
      comp_4_3 => comp_4_3,
      comp_5 => comp_5,
      comp_5_2 => comp_5_2,
      comp_6 => comp_6,
      comp_6_1 => comp_6_1,
      comp_7 => comp_7,
      comp_7_0 => comp_7_0,
      comp_8 => comp_8,
      comp_8_9 => comp_8_9,
      d1_reg => b_lock,
      d1_reg_0 => hiber,
      err_block_count_inc => err_block_count_inc,
      gt_slip_int => gt_slip_int,
      \mcp1_ctrl_pipe_reg[7]\(7 downto 0) => \mcp1_ctrl_pipe_reg[7]\(7 downto 0),
      \mcp1_data_pipe_reg[63]\(63 downto 0) => \mcp1_data_pipe_reg[63]\(63 downto 0),
      \mcp1_dec_c0_reg[2]\ => \mcp1_dec_c0_reg[2]\,
      \mcp1_dec_c1_reg[2]\(0) => \mcp1_dec_c1_reg[2]\(0),
      \mcp1_dec_c2_reg[2]\(0) => \mcp1_dec_c2_reg[2]\(0),
      \mcp1_dec_c3_reg[2]\(0) => \mcp1_dec_c3_reg[2]\(0),
      \mcp1_dec_c4_reg[2]\(0) => \mcp1_dec_c4_reg[2]\(0),
      \mcp1_dec_c5_reg[2]\ => \mcp1_dec_c5_reg[2]\,
      \mcp1_dec_c6_reg[2]\(0) => \mcp1_dec_c6_reg[2]\(0),
      \mcp1_rx_66_raw_reg[65]\(65 downto 0) => \mcp1_rx_66_raw_reg[65]\(65 downto 0),
      mcp1_state => mcp1_state,
      \mcp1_state_reg[1]\ => \mcp1_state_reg[1]\,
      \out\(15 downto 0) => mcp1_timer_125us_cycles_sync(15 downto 0),
      \outreg_reg[2]\(2 downto 0) => \out\(2 downto 0),
      pcs_rx_link_up_core_reg_reg => pcs_rx_link_up_core_reg_reg,
      rxreset_local_reg => rxreset_local,
      rxusrclk2 => rxusrclk2,
      rxusrclk2_en156_reg(1 downto 0) => E(1 downto 0),
      \rxusrclk2_en156_reg_rep__1\(0) => \rxusrclk2_en156_reg_rep__1\(0),
      \rxusrclk2_en156_reg_rep__10\ => \rxusrclk2_en156_reg_rep__10\,
      \rxusrclk2_en156_reg_rep__10_0\ => \rxusrclk2_en156_reg_rep__10_0\,
      \rxusrclk2_en156_reg_rep__10_1\(0) => SR(0),
      \rxusrclk2_en156_reg_rep__10_2\(0) => \rxusrclk2_en156_reg_rep__10_1\(0),
      \rxusrclk2_en156_reg_rep__10_3\(0) => \rxusrclk2_en156_reg_rep__10_2\(0),
      \rxusrclk2_en156_reg_rep__10_4\(0) => \rxusrclk2_en156_reg_rep__10_3\(0),
      \rxusrclk2_en156_reg_rep__10_5\(0) => \rxusrclk2_en156_reg_rep__10_4\(0),
      \rxusrclk2_en156_reg_rep__10_6\(0) => \rxusrclk2_en156_reg_rep__10_5\(0),
      \rxusrclk2_en156_reg_rep__10_7\(0) => \rxusrclk2_en156_reg_rep__10_6\(0),
      \rxusrclk2_en156_reg_rep__10_8\(0) => \rxusrclk2_en156_reg_rep__10_7\(0),
      \rxusrclk2_en156_reg_rep__11\ => \rxusrclk2_en156_reg_rep__11\,
      \rxusrclk2_en156_reg_rep__2\(1 downto 0) => \rxusrclk2_en156_reg_rep__2\(1 downto 0),
      \rxusrclk2_en156_reg_rep__3\(0) => \rxusrclk2_en156_reg_rep__3\(0),
      \rxusrclk2_en156_reg_rep__4\(0) => \rxusrclk2_en156_reg_rep__6\(0),
      \rxusrclk2_en156_reg_rep__7\(1 downto 0) => \rxusrclk2_en156_reg_rep__7\(1 downto 0),
      signal_detect => signal_detect
    );
rxreset_local_reg: unisim.vcomponents.FDRE
     port map (
      C => rxusrclk2,
      CE => '1',
      D => rxreset,
      Q => rxreset_local,
      R => '0'
    );
tx_pcs_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_tx_pcs
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(0) => \tx_test_patt_seed_sel_reg[1]\(0),
      SR(0) => reset_local,
      coreclk => coreclk,
      new_tx_test_seed => new_tx_test_seed,
      pseudo_rand_seeds_int(115 downto 0) => pseudo_rand_seeds_int(115 downto 0),
      \q_reg[1]\ => \q_reg[1]\,
      \q_reg[3]\(1 downto 0) => \q_reg[3]\(1 downto 0),
      \q_reg[3]_0\ => \q_reg[3]_0\,
      \rd_data_reg[1]\(0) => \rd_data_reg[1]\(0),
      tx_66_fifo(64 downto 0) => tx_66_fifo(64 downto 0),
      \xgmii_txd_reg_reg[63]\(63 downto 0) => \xgmii_txd_reg_reg[63]\(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_txratefifo is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    fifo_full : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \gt_txc_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txreset_txusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    tx_66_fifo : in STD_LOGIC_VECTOR ( 65 downto 0 );
    txusrclk2 : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_txratefifo : entity is "ten_gig_eth_pcs_pma_v6_0_3_txratefifo";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_txratefifo;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_txratefifo is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gt_txd[22]_i_2_n_0\ : STD_LOGIC;
  signal \gt_txd[23]_i_2_n_0\ : STD_LOGIC;
  signal \gt_txd[27]_i_2_n_0\ : STD_LOGIC;
  signal \gt_txd[29]_i_2_n_0\ : STD_LOGIC;
  signal \gt_txd[30]_i_2_n_0\ : STD_LOGIC;
  signal \gt_txd[31]_i_2_n_0\ : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 65 downto 2 );
  signal read_enable : STD_LOGIC;
  signal read_enable_i_1_n_0 : STD_LOGIC;
  signal read_enable_i_2_n_0 : STD_LOGIC;
  signal tx_gt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txsequence_int : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal txsequence_int0 : STD_LOGIC;
  signal \txsequence_int[0]_i_2_n_0\ : STD_LOGIC;
  signal \txsequence_int[6]_i_3_n_0\ : STD_LOGIC;
  signal \txsequence_int[6]_i_4_n_0\ : STD_LOGIC;
  signal \txsequence_int[6]_i_5_n_0\ : STD_LOGIC;
  signal \txsequence_int[6]_i_6_n_0\ : STD_LOGIC;
  signal \txsequence_int_reg_n_0_[0]\ : STD_LOGIC;
  signal NLW_asynch_fifo_i_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_asynch_fifo_i_fifo_rd_addr_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_asynch_fifo_i_fifo_wr_addr_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_asynch_fifo_i_status_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of asynch_fifo_i : label is "yes";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of asynch_fifo_i : label is "true";
  attribute WIDTH : integer;
  attribute WIDTH of asynch_fifo_i : label is 66;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gt_txd[22]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gt_txd[23]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \gt_txd[30]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \gt_txd[31]_i_2\ : label is "soft_lutpair5";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
asynch_fifo_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_asynch_fifo
     port map (
      empty => NLW_asynch_fifo_i_empty_UNCONNECTED,
      fifo_rd_addr(4 downto 0) => NLW_asynch_fifo_i_fifo_rd_addr_UNCONNECTED(4 downto 0),
      fifo_wr_addr(4 downto 0) => NLW_asynch_fifo_i_fifo_wr_addr_UNCONNECTED(4 downto 0),
      full => fifo_full,
      rd_clk => txusrclk2,
      rd_clk_en => '1',
      rd_data(65 downto 2) => rd_data(65 downto 2),
      rd_data(1 downto 0) => tx_gt(1 downto 0),
      rd_en => read_enable,
      rd_reset => txreset_txusrclk2,
      status(4 downto 0) => NLW_asynch_fifo_i_status_UNCONNECTED(4 downto 0),
      wr_clk => coreclk,
      wr_clk_en => '1',
      wr_data(65 downto 0) => tx_66_fifo(65 downto 0),
      wr_en => '1',
      wr_reset => reset
    );
\gt_txc[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000CCC3AAAAAAAA"
    )
        port map (
      I0 => tx_gt(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => sel0(0),
      O => \gt_txc_reg[1]\(0)
    );
\gt_txc[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCCCCFAAAAAAAA"
    )
        port map (
      I0 => tx_gt(1),
      I1 => \^q\(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => sel0(0),
      O => \gt_txc_reg[1]\(1)
    );
\gt_txd[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00B8B8B8B8"
    )
        port map (
      I0 => rd_data(34),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(2),
      I3 => \^q\(5),
      I4 => \^q\(2),
      I5 => sel0(0),
      O => D(0)
    );
\gt_txd[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFE2E2E2E2"
    )
        port map (
      I0 => rd_data(12),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(44),
      I3 => \^q\(5),
      I4 => \gt_txd[27]_i_2_n_0\,
      I5 => sel0(0),
      O => D(10)
    );
\gt_txd[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FFB8B8B8B8"
    )
        port map (
      I0 => rd_data(45),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(13),
      I3 => \^q\(5),
      I4 => \gt_txd[27]_i_2_n_0\,
      I5 => sel0(0),
      O => D(11)
    );
\gt_txd[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFB8B8B8B8"
    )
        port map (
      I0 => rd_data(46),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(14),
      I3 => \gt_txd[29]_i_2_n_0\,
      I4 => \^q\(5),
      I5 => sel0(0),
      O => D(12)
    );
\gt_txd[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FC0C5555FC0C"
    )
        port map (
      I0 => \gt_txd[29]_i_2_n_0\,
      I1 => rd_data(15),
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => rd_data(47),
      I4 => sel0(0),
      I5 => \^q\(5),
      O => D(13)
    );
\gt_txd[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => rd_data(16),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(48),
      I3 => sel0(0),
      I4 => \^q\(5),
      I5 => \gt_txd[30]_i_2_n_0\,
      O => D(14)
    );
\gt_txd[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => sel0(0),
      I1 => rd_data(49),
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => rd_data(17),
      I4 => \gt_txd[31]_i_2_n_0\,
      O => D(15)
    );
\gt_txd[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00B8B8B8B8"
    )
        port map (
      I0 => rd_data(50),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(18),
      I3 => \^q\(5),
      I4 => \^q\(2),
      I5 => sel0(0),
      O => D(16)
    );
\gt_txd[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => sel0(0),
      I3 => rd_data(51),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(19),
      O => D(17)
    );
\gt_txd[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00E2E2E2E2"
    )
        port map (
      I0 => rd_data(20),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(52),
      I3 => \^q\(5),
      I4 => \gt_txd[27]_i_2_n_0\,
      I5 => sel0(0),
      O => D(18)
    );
\gt_txd[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00B8B8B8B8"
    )
        port map (
      I0 => rd_data(53),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(21),
      I3 => \gt_txd[27]_i_2_n_0\,
      I4 => \^q\(5),
      I5 => sel0(0),
      O => D(19)
    );
\gt_txd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => sel0(0),
      I3 => rd_data(35),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(3),
      O => D(1)
    );
\gt_txd[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00B8B8B8B8"
    )
        port map (
      I0 => rd_data(54),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(22),
      I3 => \^q\(5),
      I4 => \gt_txd[29]_i_2_n_0\,
      I5 => sel0(0),
      O => D(20)
    );
\gt_txd[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FC0CAAAAFC0C"
    )
        port map (
      I0 => \gt_txd[29]_i_2_n_0\,
      I1 => rd_data(23),
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => rd_data(55),
      I4 => sel0(0),
      I5 => \^q\(5),
      O => D(21)
    );
\gt_txd[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => rd_data(24),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(56),
      I3 => sel0(0),
      I4 => \^q\(5),
      I5 => \gt_txd[22]_i_2_n_0\,
      O => D(22)
    );
\gt_txd[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2228"
    )
        port map (
      I0 => sel0(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \gt_txd[22]_i_2_n_0\
    );
\gt_txd[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => sel0(0),
      I1 => rd_data(57),
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => rd_data(25),
      I4 => \gt_txd[23]_i_2_n_0\,
      O => D(23)
    );
\gt_txd[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000A28"
    )
        port map (
      I0 => sel0(0),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(5),
      O => \gt_txd[23]_i_2_n_0\
    );
\gt_txd[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8B800FFB8B8"
    )
        port map (
      I0 => rd_data(58),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(26),
      I3 => \^q\(2),
      I4 => sel0(0),
      I5 => \^q\(5),
      O => D(24)
    );
\gt_txd[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => sel0(0),
      I3 => rd_data(59),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(27),
      O => D(25)
    );
\gt_txd[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFFE2E2E2E2"
    )
        port map (
      I0 => rd_data(28),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(60),
      I3 => \^q\(5),
      I4 => \gt_txd[27]_i_2_n_0\,
      I5 => sel0(0),
      O => D(26)
    );
\gt_txd[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FFB8B8B8B8"
    )
        port map (
      I0 => rd_data(61),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(29),
      I3 => \^q\(5),
      I4 => \gt_txd[27]_i_2_n_0\,
      I5 => sel0(0),
      O => D(27)
    );
\gt_txd[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \gt_txd[27]_i_2_n_0\
    );
\gt_txd[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFB8B8B8B8"
    )
        port map (
      I0 => rd_data(62),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(30),
      I3 => \gt_txd[29]_i_2_n_0\,
      I4 => \^q\(5),
      I5 => sel0(0),
      O => D(28)
    );
\gt_txd[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FC0C5555FC0C"
    )
        port map (
      I0 => \gt_txd[29]_i_2_n_0\,
      I1 => rd_data(31),
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => rd_data(63),
      I4 => sel0(0),
      I5 => \^q\(5),
      O => D(29)
    );
\gt_txd[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => \gt_txd[29]_i_2_n_0\
    );
\gt_txd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00E2E2E2E2"
    )
        port map (
      I0 => rd_data(4),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(36),
      I3 => \^q\(5),
      I4 => \gt_txd[27]_i_2_n_0\,
      I5 => sel0(0),
      O => D(2)
    );
\gt_txd[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => rd_data(32),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(64),
      I3 => sel0(0),
      I4 => \^q\(5),
      I5 => \gt_txd[30]_i_2_n_0\,
      O => D(30)
    );
\gt_txd[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A082"
    )
        port map (
      I0 => sel0(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      O => \gt_txd[30]_i_2_n_0\
    );
\gt_txd[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => sel0(0),
      I1 => rd_data(65),
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => rd_data(33),
      I4 => \gt_txd[31]_i_2_n_0\,
      O => D(31)
    );
\gt_txd[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A802"
    )
        port map (
      I0 => sel0(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => \gt_txd[31]_i_2_n_0\
    );
\gt_txd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00B8B8B8B8"
    )
        port map (
      I0 => rd_data(37),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(5),
      I3 => \gt_txd[27]_i_2_n_0\,
      I4 => \^q\(5),
      I5 => sel0(0),
      O => D(3)
    );
\gt_txd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00B8B8B8B8"
    )
        port map (
      I0 => rd_data(38),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(6),
      I3 => \^q\(5),
      I4 => \gt_txd[29]_i_2_n_0\,
      I5 => sel0(0),
      O => D(4)
    );
\gt_txd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FC0CAAAAFC0C"
    )
        port map (
      I0 => \gt_txd[29]_i_2_n_0\,
      I1 => rd_data(7),
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => rd_data(39),
      I4 => sel0(0),
      I5 => \^q\(5),
      O => D(5)
    );
\gt_txd[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => rd_data(8),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(40),
      I3 => sel0(0),
      I4 => \^q\(5),
      I5 => \gt_txd[22]_i_2_n_0\,
      O => D(6)
    );
\gt_txd[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4540"
    )
        port map (
      I0 => sel0(0),
      I1 => rd_data(41),
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => rd_data(9),
      I4 => \gt_txd[23]_i_2_n_0\,
      O => D(7)
    );
\gt_txd[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB8B800FFB8B8"
    )
        port map (
      I0 => rd_data(42),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => rd_data(10),
      I3 => \^q\(2),
      I4 => sel0(0),
      I5 => \^q\(5),
      O => D(8)
    );
\gt_txd[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F101F1F1F101010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => sel0(0),
      I3 => rd_data(43),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => rd_data(11),
      O => D(9)
    );
read_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFF7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(5),
      I3 => read_enable_i_2_n_0,
      I4 => txreset_txusrclk2,
      I5 => read_enable,
      O => read_enable_i_1_n_0
    );
read_enable_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(4),
      O => read_enable_i_2_n_0
    );
read_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => txusrclk2,
      CE => '1',
      D => read_enable_i_1_n_0,
      Q => read_enable,
      R => '0'
    );
\txsequence_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => \txsequence_int[0]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \txsequence_int_reg_n_0_[0]\,
      O => txsequence_int(0)
    );
\txsequence_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => \txsequence_int[0]_i_2_n_0\
    );
\txsequence_int[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0730"
    )
        port map (
      I0 => \^q\(1),
      I1 => \txsequence_int[6]_i_3_n_0\,
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => \^q\(0),
      O => txsequence_int(1)
    );
\txsequence_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \txsequence_int_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => txsequence_int(2)
    );
\txsequence_int[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \txsequence_int_reg_n_0_[0]\,
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => txsequence_int(3)
    );
\txsequence_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1C444C4C4C444C4C"
    )
        port map (
      I0 => \txsequence_int[6]_i_3_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \txsequence_int_reg_n_0_[0]\,
      I5 => \^q\(2),
      O => txsequence_int(4)
    );
\txsequence_int[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => txsequence_int(5)
    );
\txsequence_int[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => txreset_txusrclk2,
      I1 => read_enable,
      I2 => \txsequence_int_reg_n_0_[0]\,
      I3 => \txsequence_int[6]_i_3_n_0\,
      O => txsequence_int0
    );
\txsequence_int[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33CC31CC"
    )
        port map (
      I0 => \txsequence_int[6]_i_4_n_0\,
      I1 => \txsequence_int[6]_i_5_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(5),
      I4 => \txsequence_int[6]_i_6_n_0\,
      O => txsequence_int(6)
    );
\txsequence_int[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      I5 => \^q\(2),
      O => \txsequence_int[6]_i_3_n_0\
    );
\txsequence_int[6]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \txsequence_int_reg_n_0_[0]\,
      O => \txsequence_int[6]_i_4_n_0\
    );
\txsequence_int[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \txsequence_int_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \txsequence_int[6]_i_5_n_0\
    );
\txsequence_int[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \txsequence_int[6]_i_6_n_0\
    );
\txsequence_int_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence_int(0),
      Q => \txsequence_int_reg_n_0_[0]\,
      S => txsequence_int0
    );
\txsequence_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence_int(1),
      Q => \^q\(0),
      R => txsequence_int0
    );
\txsequence_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence_int(2),
      Q => \^q\(1),
      R => txsequence_int0
    );
\txsequence_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence_int(3),
      Q => \^q\(2),
      R => txsequence_int0
    );
\txsequence_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence_int(4),
      Q => \^q\(3),
      R => txsequence_int0
    );
\txsequence_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence_int(5),
      Q => \^q\(4),
      R => txsequence_int0
    );
\txsequence_int_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence_int(6),
      Q => \^q\(5),
      S => txsequence_int0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer_wrapper is
  port (
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    comp_0 : in STD_LOGIC;
    comp_1 : in STD_LOGIC;
    comp_2 : in STD_LOGIC;
    comp_3 : in STD_LOGIC;
    comp_4 : in STD_LOGIC;
    comp_5 : in STD_LOGIC;
    comp_6 : in STD_LOGIC;
    comp_7 : in STD_LOGIC;
    comp_8 : in STD_LOGIC;
    comp_0_0 : in STD_LOGIC;
    comp_1_1 : in STD_LOGIC;
    comp_2_2 : in STD_LOGIC;
    comp_3_3 : in STD_LOGIC;
    comp_4_4 : in STD_LOGIC;
    comp_5_5 : in STD_LOGIC;
    comp_6_6 : in STD_LOGIC;
    comp_7_7 : in STD_LOGIC;
    comp_8_8 : in STD_LOGIC;
    comp_0_9 : in STD_LOGIC;
    comp_1_10 : in STD_LOGIC;
    comp_2_11 : in STD_LOGIC;
    comp_0_12 : in STD_LOGIC;
    comp_1_13 : in STD_LOGIC;
    comp_2_14 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    eq_rxusrclk2_en156_reg : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \mcp1_rx_ebuff_ctrl_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    pcs_loopback_core_int : in STD_LOGIC;
    \xgmii_txc_reg2_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer_wrapper : entity is "ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer_wrapper";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer_wrapper;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer_wrapper is
begin
rx_elastic_buffer_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer
     port map (
      Q(63 downto 0) => Q(63 downto 0),
      comp_0 => comp_0,
      comp_0_0 => comp_0_0,
      comp_0_12 => comp_0_12,
      comp_0_9 => comp_0_9,
      comp_1 => comp_1,
      comp_1_1 => comp_1_1,
      comp_1_10 => comp_1_10,
      comp_1_13 => comp_1_13,
      comp_2 => comp_2,
      comp_2_11 => comp_2_11,
      comp_2_14 => comp_2_14,
      comp_2_2 => comp_2_2,
      comp_3 => comp_3,
      comp_3_3 => comp_3_3,
      comp_4 => comp_4,
      comp_4_4 => comp_4_4,
      comp_5 => comp_5,
      comp_5_5 => comp_5_5,
      comp_6 => comp_6,
      comp_6_6 => comp_6_6,
      comp_7 => comp_7,
      comp_7_7 => comp_7_7,
      comp_8 => comp_8,
      comp_8_8 => comp_8_8,
      coreclk => coreclk,
      eq_rxusrclk2_en156_reg => eq_rxusrclk2_en156_reg,
      \mcp1_rx_ebuff_ctrl_reg[7]\(7 downto 0) => \mcp1_rx_ebuff_ctrl_reg[7]\(7 downto 0),
      \out\(63 downto 0) => \out\(63 downto 0),
      pcs_loopback_core_int => pcs_loopback_core_int,
      reset => reset,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      \xgmii_txc_reg2_reg[7]\(7 downto 0) => \xgmii_txc_reg2_reg[7]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_management_top is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    pseudo_rand_seeds_int : out STD_LOGIC_VECTOR ( 115 downto 0 );
    drp_den : out STD_LOGIC;
    drp_daddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_loopback_core_int : out STD_LOGIC;
    core_in_testmode_wire : out STD_LOGIC;
    prbs31_tx_enable_core_reg_reg : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \scr_reg_reg[57]\ : out STD_LOGIC;
    \rd_data_reg[7]\ : out STD_LOGIC;
    tx_66_fifo : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]\ : out STD_LOGIC;
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    clear_test_pattern_err_count : out STD_LOGIC;
    tx_disable_int : out STD_LOGIC;
    loopback_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    prbs31_rx_enable_core_int : out STD_LOGIC;
    prbs31_tx_enable_core_int : out STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_dwe : out STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    areset_coreclk : in STD_LOGIC;
    prbs31_rx_enable_core_regb_reg : in STD_LOGIC;
    new_tx_test_seed : in STD_LOGIC;
    \tx_test_patt_seed_sel_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_66_enc_out_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    coreclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    core_status : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcs_hi_ber_core_i : in STD_LOGIC;
    pcs_rx_link_up_core_sync_int : in STD_LOGIC;
    global_pmd_rx_signal_detect_core_i : in STD_LOGIC;
    drp_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dclk : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    drp_drdy : in STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    dclk_reset : in STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    counter_out : in STD_LOGIC;
    counter_out_reg : in STD_LOGIC;
    counter_out_reg_0 : in STD_LOGIC;
    pcs_reset_clear_core_intr : in STD_LOGIC;
    resetdone : in STD_LOGIC;
    pma_pmd_status_tx_fault_core_int : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_management_top : entity is "ten_gig_eth_pcs_pma_v6_0_3_management_top";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_management_top;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_management_top is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal addr_reg : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \common_reg_block/rdack0\ : STD_LOGIC;
  signal \common_reg_block/reg_1_9_we\ : STD_LOGIC;
  signal \common_reg_block/reg_3_1_re\ : STD_LOGIC;
  signal \common_reg_block/reg_3_34_we\ : STD_LOGIC;
  signal \common_reg_block/reg_3_35_we\ : STD_LOGIC;
  signal \common_reg_block/reg_3_36_we\ : STD_LOGIC;
  signal \common_reg_block/reg_3_37_we\ : STD_LOGIC;
  signal \common_reg_block/reg_3_38_we\ : STD_LOGIC;
  signal \common_reg_block/reg_3_40_we\ : STD_LOGIC;
  signal \common_reg_block/reg_3_41_we\ : STD_LOGIC;
  signal \common_reg_block/reg_3_42\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \common_reg_block/reg_3_42_we\ : STD_LOGIC;
  signal \common_reg_block/reg_3_65535_we\ : STD_LOGIC;
  signal data_wr : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal drp_ack : STD_LOGIC;
  signal drp_ipif_i_n_36 : STD_LOGIC;
  signal drp_ipif_i_n_37 : STD_LOGIC;
  signal drp_ipif_i_n_38 : STD_LOGIC;
  signal drp_ipif_i_n_39 : STD_LOGIC;
  signal drp_ipif_i_n_40 : STD_LOGIC;
  signal drp_ipif_i_n_41 : STD_LOGIC;
  signal drp_ipif_i_n_42 : STD_LOGIC;
  signal drp_ipif_i_n_43 : STD_LOGIC;
  signal drp_ipif_i_n_44 : STD_LOGIC;
  signal drp_ipif_i_n_45 : STD_LOGIC;
  signal drp_ipif_i_n_46 : STD_LOGIC;
  signal drp_ipif_i_n_47 : STD_LOGIC;
  signal drp_ipif_i_n_48 : STD_LOGIC;
  signal drp_ipif_i_n_49 : STD_LOGIC;
  signal drp_ipif_i_n_50 : STD_LOGIC;
  signal drp_ipif_i_n_51 : STD_LOGIC;
  signal ieee_registers_i_n_161 : STD_LOGIC;
  signal ieee_registers_i_n_163 : STD_LOGIC;
  signal ieee_registers_i_n_164 : STD_LOGIC;
  signal ieee_registers_i_n_165 : STD_LOGIC;
  signal ieee_registers_i_n_166 : STD_LOGIC;
  signal ieee_registers_i_n_168 : STD_LOGIC;
  signal ieee_registers_i_n_169 : STD_LOGIC;
  signal ieee_registers_i_n_171 : STD_LOGIC;
  signal ieee_registers_i_n_172 : STD_LOGIC;
  signal ieee_registers_i_n_173 : STD_LOGIC;
  signal ieee_registers_i_n_174 : STD_LOGIC;
  signal ieee_registers_i_n_175 : STD_LOGIC;
  signal ieee_registers_i_n_176 : STD_LOGIC;
  signal ieee_registers_i_n_177 : STD_LOGIC;
  signal ieee_registers_i_n_178 : STD_LOGIC;
  signal ieee_registers_i_n_179 : STD_LOGIC;
  signal ieee_registers_i_n_180 : STD_LOGIC;
  signal ieee_registers_i_n_181 : STD_LOGIC;
  signal ieee_registers_i_n_182 : STD_LOGIC;
  signal ieee_registers_i_n_183 : STD_LOGIC;
  signal ieee_registers_i_n_184 : STD_LOGIC;
  signal ieee_registers_i_n_185 : STD_LOGIC;
  signal ieee_registers_i_n_186 : STD_LOGIC;
  signal ieee_registers_i_n_187 : STD_LOGIC;
  signal ieee_registers_i_n_188 : STD_LOGIC;
  signal ieee_registers_i_n_190 : STD_LOGIC;
  signal \ipif_access_inst/read_reg\ : STD_LOGIC;
  signal management_mdio_i_n_10 : STD_LOGIC;
  signal management_mdio_i_n_100 : STD_LOGIC;
  signal management_mdio_i_n_101 : STD_LOGIC;
  signal management_mdio_i_n_102 : STD_LOGIC;
  signal management_mdio_i_n_103 : STD_LOGIC;
  signal management_mdio_i_n_104 : STD_LOGIC;
  signal management_mdio_i_n_105 : STD_LOGIC;
  signal management_mdio_i_n_106 : STD_LOGIC;
  signal management_mdio_i_n_108 : STD_LOGIC;
  signal management_mdio_i_n_109 : STD_LOGIC;
  signal management_mdio_i_n_110 : STD_LOGIC;
  signal management_mdio_i_n_111 : STD_LOGIC;
  signal management_mdio_i_n_112 : STD_LOGIC;
  signal management_mdio_i_n_113 : STD_LOGIC;
  signal management_mdio_i_n_114 : STD_LOGIC;
  signal management_mdio_i_n_115 : STD_LOGIC;
  signal management_mdio_i_n_116 : STD_LOGIC;
  signal management_mdio_i_n_117 : STD_LOGIC;
  signal management_mdio_i_n_118 : STD_LOGIC;
  signal management_mdio_i_n_119 : STD_LOGIC;
  signal management_mdio_i_n_12 : STD_LOGIC;
  signal management_mdio_i_n_120 : STD_LOGIC;
  signal management_mdio_i_n_121 : STD_LOGIC;
  signal management_mdio_i_n_122 : STD_LOGIC;
  signal management_mdio_i_n_123 : STD_LOGIC;
  signal management_mdio_i_n_124 : STD_LOGIC;
  signal management_mdio_i_n_125 : STD_LOGIC;
  signal management_mdio_i_n_126 : STD_LOGIC;
  signal management_mdio_i_n_127 : STD_LOGIC;
  signal management_mdio_i_n_128 : STD_LOGIC;
  signal management_mdio_i_n_129 : STD_LOGIC;
  signal management_mdio_i_n_13 : STD_LOGIC;
  signal management_mdio_i_n_130 : STD_LOGIC;
  signal management_mdio_i_n_131 : STD_LOGIC;
  signal management_mdio_i_n_132 : STD_LOGIC;
  signal management_mdio_i_n_133 : STD_LOGIC;
  signal management_mdio_i_n_134 : STD_LOGIC;
  signal management_mdio_i_n_135 : STD_LOGIC;
  signal management_mdio_i_n_136 : STD_LOGIC;
  signal management_mdio_i_n_137 : STD_LOGIC;
  signal management_mdio_i_n_138 : STD_LOGIC;
  signal management_mdio_i_n_139 : STD_LOGIC;
  signal management_mdio_i_n_14 : STD_LOGIC;
  signal management_mdio_i_n_140 : STD_LOGIC;
  signal management_mdio_i_n_141 : STD_LOGIC;
  signal management_mdio_i_n_142 : STD_LOGIC;
  signal management_mdio_i_n_143 : STD_LOGIC;
  signal management_mdio_i_n_144 : STD_LOGIC;
  signal management_mdio_i_n_145 : STD_LOGIC;
  signal management_mdio_i_n_146 : STD_LOGIC;
  signal management_mdio_i_n_147 : STD_LOGIC;
  signal management_mdio_i_n_148 : STD_LOGIC;
  signal management_mdio_i_n_149 : STD_LOGIC;
  signal management_mdio_i_n_15 : STD_LOGIC;
  signal management_mdio_i_n_150 : STD_LOGIC;
  signal management_mdio_i_n_151 : STD_LOGIC;
  signal management_mdio_i_n_152 : STD_LOGIC;
  signal management_mdio_i_n_153 : STD_LOGIC;
  signal management_mdio_i_n_154 : STD_LOGIC;
  signal management_mdio_i_n_155 : STD_LOGIC;
  signal management_mdio_i_n_156 : STD_LOGIC;
  signal management_mdio_i_n_157 : STD_LOGIC;
  signal management_mdio_i_n_158 : STD_LOGIC;
  signal management_mdio_i_n_159 : STD_LOGIC;
  signal management_mdio_i_n_16 : STD_LOGIC;
  signal management_mdio_i_n_160 : STD_LOGIC;
  signal management_mdio_i_n_161 : STD_LOGIC;
  signal management_mdio_i_n_162 : STD_LOGIC;
  signal management_mdio_i_n_163 : STD_LOGIC;
  signal management_mdio_i_n_164 : STD_LOGIC;
  signal management_mdio_i_n_166 : STD_LOGIC;
  signal management_mdio_i_n_167 : STD_LOGIC;
  signal management_mdio_i_n_168 : STD_LOGIC;
  signal management_mdio_i_n_169 : STD_LOGIC;
  signal management_mdio_i_n_17 : STD_LOGIC;
  signal management_mdio_i_n_170 : STD_LOGIC;
  signal management_mdio_i_n_171 : STD_LOGIC;
  signal management_mdio_i_n_172 : STD_LOGIC;
  signal management_mdio_i_n_173 : STD_LOGIC;
  signal management_mdio_i_n_174 : STD_LOGIC;
  signal management_mdio_i_n_175 : STD_LOGIC;
  signal management_mdio_i_n_176 : STD_LOGIC;
  signal management_mdio_i_n_177 : STD_LOGIC;
  signal management_mdio_i_n_178 : STD_LOGIC;
  signal management_mdio_i_n_179 : STD_LOGIC;
  signal management_mdio_i_n_18 : STD_LOGIC;
  signal management_mdio_i_n_180 : STD_LOGIC;
  signal management_mdio_i_n_181 : STD_LOGIC;
  signal management_mdio_i_n_182 : STD_LOGIC;
  signal management_mdio_i_n_183 : STD_LOGIC;
  signal management_mdio_i_n_184 : STD_LOGIC;
  signal management_mdio_i_n_186 : STD_LOGIC;
  signal management_mdio_i_n_187 : STD_LOGIC;
  signal management_mdio_i_n_188 : STD_LOGIC;
  signal management_mdio_i_n_19 : STD_LOGIC;
  signal management_mdio_i_n_20 : STD_LOGIC;
  signal management_mdio_i_n_21 : STD_LOGIC;
  signal management_mdio_i_n_22 : STD_LOGIC;
  signal management_mdio_i_n_27 : STD_LOGIC;
  signal management_mdio_i_n_28 : STD_LOGIC;
  signal management_mdio_i_n_29 : STD_LOGIC;
  signal management_mdio_i_n_3 : STD_LOGIC;
  signal management_mdio_i_n_4 : STD_LOGIC;
  signal management_mdio_i_n_5 : STD_LOGIC;
  signal management_mdio_i_n_52 : STD_LOGIC;
  signal management_mdio_i_n_53 : STD_LOGIC;
  signal management_mdio_i_n_54 : STD_LOGIC;
  signal management_mdio_i_n_55 : STD_LOGIC;
  signal management_mdio_i_n_56 : STD_LOGIC;
  signal management_mdio_i_n_57 : STD_LOGIC;
  signal management_mdio_i_n_58 : STD_LOGIC;
  signal management_mdio_i_n_59 : STD_LOGIC;
  signal management_mdio_i_n_6 : STD_LOGIC;
  signal management_mdio_i_n_60 : STD_LOGIC;
  signal management_mdio_i_n_61 : STD_LOGIC;
  signal management_mdio_i_n_62 : STD_LOGIC;
  signal management_mdio_i_n_63 : STD_LOGIC;
  signal management_mdio_i_n_64 : STD_LOGIC;
  signal management_mdio_i_n_65 : STD_LOGIC;
  signal management_mdio_i_n_66 : STD_LOGIC;
  signal management_mdio_i_n_67 : STD_LOGIC;
  signal management_mdio_i_n_68 : STD_LOGIC;
  signal management_mdio_i_n_69 : STD_LOGIC;
  signal management_mdio_i_n_7 : STD_LOGIC;
  signal management_mdio_i_n_70 : STD_LOGIC;
  signal management_mdio_i_n_71 : STD_LOGIC;
  signal management_mdio_i_n_72 : STD_LOGIC;
  signal management_mdio_i_n_73 : STD_LOGIC;
  signal management_mdio_i_n_74 : STD_LOGIC;
  signal management_mdio_i_n_75 : STD_LOGIC;
  signal management_mdio_i_n_76 : STD_LOGIC;
  signal management_mdio_i_n_77 : STD_LOGIC;
  signal management_mdio_i_n_78 : STD_LOGIC;
  signal management_mdio_i_n_79 : STD_LOGIC;
  signal management_mdio_i_n_8 : STD_LOGIC;
  signal management_mdio_i_n_80 : STD_LOGIC;
  signal management_mdio_i_n_81 : STD_LOGIC;
  signal management_mdio_i_n_82 : STD_LOGIC;
  signal management_mdio_i_n_83 : STD_LOGIC;
  signal management_mdio_i_n_84 : STD_LOGIC;
  signal management_mdio_i_n_85 : STD_LOGIC;
  signal management_mdio_i_n_86 : STD_LOGIC;
  signal management_mdio_i_n_87 : STD_LOGIC;
  signal management_mdio_i_n_88 : STD_LOGIC;
  signal management_mdio_i_n_89 : STD_LOGIC;
  signal management_mdio_i_n_9 : STD_LOGIC;
  signal management_mdio_i_n_90 : STD_LOGIC;
  signal management_mdio_i_n_91 : STD_LOGIC;
  signal management_mdio_i_n_92 : STD_LOGIC;
  signal management_mdio_i_n_93 : STD_LOGIC;
  signal management_mdio_i_n_94 : STD_LOGIC;
  signal management_mdio_i_n_95 : STD_LOGIC;
  signal management_mdio_i_n_96 : STD_LOGIC;
  signal management_mdio_i_n_97 : STD_LOGIC;
  signal management_mdio_i_n_98 : STD_LOGIC;
  signal management_mdio_i_n_99 : STD_LOGIC;
  signal mgmt_drp_cs : STD_LOGIC;
  signal mgmt_rnw : STD_LOGIC;
  signal pcs_ber_count : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal pcs_error_block_count : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pcs_test_pattern_error_count : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal prbs31_err_count : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^prbs31_tx_enable_core_reg_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal prbs_err_count : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rddata_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal regs_rdack : STD_LOGIC;
  signal regs_wrack : STD_LOGIC;
  signal \synch_1/control_reg\ : STD_LOGIC;
  signal \synch_1/toggle_reg\ : STD_LOGIC;
  signal \^tx_disable_int\ : STD_LOGIC;
begin
  SR(0) <= \^sr\(0);
  prbs31_tx_enable_core_reg_reg(3 downto 0) <= \^prbs31_tx_enable_core_reg_reg\(3 downto 0);
  tx_disable_int <= \^tx_disable_int\;
drp_ipif_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_drp_ipif
     port map (
      D(15 downto 0) => addr(15 downto 0),
      Q(15) => drp_ipif_i_n_36,
      Q(14) => drp_ipif_i_n_37,
      Q(13) => drp_ipif_i_n_38,
      Q(12) => drp_ipif_i_n_39,
      Q(11) => drp_ipif_i_n_40,
      Q(10) => drp_ipif_i_n_41,
      Q(9) => drp_ipif_i_n_42,
      Q(8) => drp_ipif_i_n_43,
      Q(7) => drp_ipif_i_n_44,
      Q(6) => drp_ipif_i_n_45,
      Q(5) => drp_ipif_i_n_46,
      Q(4) => drp_ipif_i_n_47,
      Q(3) => drp_ipif_i_n_48,
      Q(2) => drp_ipif_i_n_49,
      Q(1) => drp_ipif_i_n_50,
      Q(0) => drp_ipif_i_n_51,
      control_reg => \synch_1/control_reg\,
      coreclk => coreclk,
      dclk => dclk,
      dclk_reset => dclk_reset,
      drp_ack => drp_ack,
      drp_daddr(15 downto 0) => drp_daddr(15 downto 0),
      drp_den => drp_den,
      drp_di(15 downto 0) => drp_di(15 downto 0),
      drp_drdy => drp_drdy,
      drp_drpdo(15 downto 0) => drp_drpdo(15 downto 0),
      drp_dwe => drp_dwe,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      mgmt_drp_cs => mgmt_drp_cs,
      mgmt_rnw => mgmt_rnw,
      \shift_reg_reg[15]\(15) => data_wr(15),
      \shift_reg_reg[15]\(14) => management_mdio_i_n_12,
      \shift_reg_reg[15]\(13) => management_mdio_i_n_13,
      \shift_reg_reg[15]\(12) => management_mdio_i_n_14,
      \shift_reg_reg[15]\(11) => management_mdio_i_n_15,
      \shift_reg_reg[15]\(10) => management_mdio_i_n_16,
      \shift_reg_reg[15]\(9) => management_mdio_i_n_17,
      \shift_reg_reg[15]\(8) => management_mdio_i_n_18,
      \shift_reg_reg[15]\(7) => management_mdio_i_n_19,
      \shift_reg_reg[15]\(6) => management_mdio_i_n_20,
      \shift_reg_reg[15]\(5) => management_mdio_i_n_21,
      \shift_reg_reg[15]\(4) => management_mdio_i_n_22,
      \shift_reg_reg[15]\(3 downto 0) => data_wr(3 downto 0),
      \state_reg[2]\ => management_mdio_i_n_187,
      toggle_reg => \synch_1/toggle_reg\
    );
ieee_counters_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ieee_counters
     port map (
      Q(7 downto 0) => pcs_error_block_count(7 downto 0),
      SR(0) => ieee_registers_i_n_169,
      coreclk => coreclk,
      counter_out => counter_out,
      counter_out_reg => counter_out_reg,
      counter_out_reg_0 => counter_out_reg_0,
      data_out_reg(0) => ieee_registers_i_n_168,
      data_out_reg_0 => ieee_registers_i_n_166,
      \out\(15 downto 0) => pcs_test_pattern_error_count(15 downto 0),
      \q_reg[5]\(5 downto 0) => pcs_ber_count(5 downto 0)
    );
ieee_registers_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_ieee_registers
     port map (
      D(15) => ieee_registers_i_n_173,
      D(14) => ieee_registers_i_n_174,
      D(13) => ieee_registers_i_n_175,
      D(12) => ieee_registers_i_n_176,
      D(11) => ieee_registers_i_n_177,
      D(10) => ieee_registers_i_n_178,
      D(9) => ieee_registers_i_n_179,
      D(8) => ieee_registers_i_n_180,
      D(7) => ieee_registers_i_n_181,
      D(6) => ieee_registers_i_n_182,
      D(5) => ieee_registers_i_n_183,
      D(4) => ieee_registers_i_n_184,
      D(3) => ieee_registers_i_n_185,
      D(2) => ieee_registers_i_n_186,
      D(1) => ieee_registers_i_n_187,
      D(0) => ieee_registers_i_n_188,
      Q(3) => data_wr(15),
      Q(2) => management_mdio_i_n_12,
      Q(1) => management_mdio_i_n_15,
      Q(0) => data_wr(0),
      SR(0) => ieee_registers_i_n_169,
      \addr_reg_reg[0]_0\ => management_mdio_i_n_133,
      \addr_reg_reg[16]_0\ => management_mdio_i_n_108,
      \addr_reg_reg[5]_0\ => management_mdio_i_n_91,
      clear_test_pattern_err_count => clear_test_pattern_err_count,
      core_in_testmode_wire => core_in_testmode_wire,
      core_status(0) => core_status(0),
      coreclk => coreclk,
      d1_reg => pcs_loopback_core_int,
      d1_reg_0(15 downto 0) => Q(15 downto 0),
      \devad_reg_reg[4]\(20 downto 0) => addr(20 downto 0),
      global_pmd_rx_signal_detect_core_i => global_pmd_rx_signal_detect_core_i,
      indirect_read_reg => ieee_registers_i_n_190,
      loopback_ctrl(0) => loopback_ctrl(0),
      mgmt_rnw => mgmt_rnw,
      new_tx_test_seed => new_tx_test_seed,
      \out\(15 downto 0) => pcs_test_pattern_error_count(15 downto 0),
      \pcs_ber_count_reg[5]\(0) => ieee_registers_i_n_168,
      \pcs_ber_count_reg[5]_0\(5 downto 0) => pcs_ber_count(5 downto 0),
      \pcs_error_block_count_reg[7]\(7 downto 0) => pcs_error_block_count(7 downto 0),
      pcs_hi_ber_core_i => pcs_hi_ber_core_i,
      pcs_reset_clear_core_intr => pcs_reset_clear_core_intr,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int,
      \pcs_test_pattern_error_count_reg[15]\ => ieee_registers_i_n_166,
      pma_pmd_status_tx_fault_core_int => pma_pmd_status_tx_fault_core_int,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      \prbs31_err_count_reg[15]\(15 downto 0) => prbs31_err_count(15 downto 0),
      prbs31_rx_enable_core_int => prbs31_rx_enable_core_int,
      prbs31_rx_enable_core_regb_reg => prbs31_rx_enable_core_regb_reg,
      prbs31_tx_enable_core_int => prbs31_tx_enable_core_int,
      \prbs_err_count_reg[0]\(4) => \common_reg_block/reg_3_42\(5),
      \prbs_err_count_reg[0]\(3 downto 0) => \^prbs31_tx_enable_core_reg_reg\(3 downto 0),
      \prbs_err_count_reg[15]\(15 downto 0) => prbs_err_count(15 downto 0),
      pseudo_rand_seeds_int(115 downto 0) => pseudo_rand_seeds_int(115 downto 0),
      \q_reg[0]\ => \q_reg[0]\,
      \q_reg[0]_0\ => ieee_registers_i_n_161,
      \q_reg[0]_1\ => ieee_registers_i_n_163,
      \q_reg[0]_2\ => ieee_registers_i_n_164,
      \q_reg[0]_3\ => ieee_registers_i_n_165,
      \q_reg[0]_4\ => ieee_registers_i_n_171,
      \q_reg[2]\ => \^sr\(0),
      \rd_data_reg[7]\ => \rd_data_reg[7]\,
      rdack0 => \common_reg_block/rdack0\,
      rddata_out(15 downto 0) => rddata_out(15 downto 0),
      \rddata_out_reg[0]\ => ieee_registers_i_n_172,
      re_prev_reg(4) => addr_reg(20),
      re_prev_reg(3) => addr_reg(16),
      re_prev_reg(2) => addr_reg(5),
      re_prev_reg(1) => addr_reg(3),
      re_prev_reg(0) => addr_reg(0),
      read_reg => \ipif_access_inst/read_reg\,
      read_reg_reg => management_mdio_i_n_27,
      read_reg_reg_0 => management_mdio_i_n_164,
      reg_1_9_we => \common_reg_block/reg_1_9_we\,
      reg_3_1_re => \common_reg_block/reg_3_1_re\,
      reg_3_34_we => \common_reg_block/reg_3_34_we\,
      reg_3_35_we => \common_reg_block/reg_3_35_we\,
      reg_3_36_we => \common_reg_block/reg_3_36_we\,
      reg_3_37_we => \common_reg_block/reg_3_37_we\,
      reg_3_38_we => \common_reg_block/reg_3_38_we\,
      reg_3_40_we => \common_reg_block/reg_3_40_we\,
      reg_3_41_we => \common_reg_block/reg_3_41_we\,
      reg_3_42_we => \common_reg_block/reg_3_42_we\,
      reg_3_65535_we => \common_reg_block/reg_3_65535_we\,
      regs_rdack => regs_rdack,
      regs_wrack => regs_wrack,
      reset => reset,
      resetdone => resetdone,
      \scr_reg_reg[57]\ => \scr_reg_reg[57]\,
      \shift_reg_reg[0]\ => management_mdio_i_n_188,
      \shift_reg_reg[15]\(14) => management_mdio_i_n_109,
      \shift_reg_reg[15]\(13) => management_mdio_i_n_110,
      \shift_reg_reg[15]\(12) => management_mdio_i_n_111,
      \shift_reg_reg[15]\(11) => management_mdio_i_n_112,
      \shift_reg_reg[15]\(10) => management_mdio_i_n_113,
      \shift_reg_reg[15]\(9) => management_mdio_i_n_114,
      \shift_reg_reg[15]\(8) => management_mdio_i_n_115,
      \shift_reg_reg[15]\(7) => management_mdio_i_n_116,
      \shift_reg_reg[15]\(6) => management_mdio_i_n_117,
      \shift_reg_reg[15]\(5) => management_mdio_i_n_118,
      \shift_reg_reg[15]\(4) => management_mdio_i_n_119,
      \shift_reg_reg[15]\(3) => management_mdio_i_n_120,
      \shift_reg_reg[15]\(2) => management_mdio_i_n_121,
      \shift_reg_reg[15]\(1) => management_mdio_i_n_122,
      \shift_reg_reg[15]\(0) => management_mdio_i_n_123,
      \shift_reg_reg[15]_0\(14) => management_mdio_i_n_92,
      \shift_reg_reg[15]_0\(13) => management_mdio_i_n_93,
      \shift_reg_reg[15]_0\(12) => management_mdio_i_n_94,
      \shift_reg_reg[15]_0\(11) => management_mdio_i_n_95,
      \shift_reg_reg[15]_0\(10) => management_mdio_i_n_96,
      \shift_reg_reg[15]_0\(9) => management_mdio_i_n_97,
      \shift_reg_reg[15]_0\(8) => management_mdio_i_n_98,
      \shift_reg_reg[15]_0\(7) => management_mdio_i_n_99,
      \shift_reg_reg[15]_0\(6) => management_mdio_i_n_100,
      \shift_reg_reg[15]_0\(5) => management_mdio_i_n_101,
      \shift_reg_reg[15]_0\(4) => management_mdio_i_n_102,
      \shift_reg_reg[15]_0\(3) => management_mdio_i_n_103,
      \shift_reg_reg[15]_0\(2) => management_mdio_i_n_104,
      \shift_reg_reg[15]_0\(1) => management_mdio_i_n_105,
      \shift_reg_reg[15]_0\(0) => management_mdio_i_n_106,
      \shift_reg_reg[15]_1\(14) => management_mdio_i_n_52,
      \shift_reg_reg[15]_1\(13) => management_mdio_i_n_53,
      \shift_reg_reg[15]_1\(12) => management_mdio_i_n_54,
      \shift_reg_reg[15]_1\(11) => management_mdio_i_n_55,
      \shift_reg_reg[15]_1\(10) => management_mdio_i_n_56,
      \shift_reg_reg[15]_1\(9) => management_mdio_i_n_57,
      \shift_reg_reg[15]_1\(8) => management_mdio_i_n_58,
      \shift_reg_reg[15]_1\(7) => management_mdio_i_n_59,
      \shift_reg_reg[15]_1\(6) => management_mdio_i_n_60,
      \shift_reg_reg[15]_1\(5) => management_mdio_i_n_61,
      \shift_reg_reg[15]_1\(4) => management_mdio_i_n_62,
      \shift_reg_reg[15]_1\(3) => management_mdio_i_n_63,
      \shift_reg_reg[15]_1\(2) => management_mdio_i_n_64,
      \shift_reg_reg[15]_1\(1) => management_mdio_i_n_65,
      \shift_reg_reg[15]_1\(0) => management_mdio_i_n_66,
      \shift_reg_reg[15]_2\(14) => management_mdio_i_n_76,
      \shift_reg_reg[15]_2\(13) => management_mdio_i_n_77,
      \shift_reg_reg[15]_2\(12) => management_mdio_i_n_78,
      \shift_reg_reg[15]_2\(11) => management_mdio_i_n_79,
      \shift_reg_reg[15]_2\(10) => management_mdio_i_n_80,
      \shift_reg_reg[15]_2\(9) => management_mdio_i_n_81,
      \shift_reg_reg[15]_2\(8) => management_mdio_i_n_82,
      \shift_reg_reg[15]_2\(7) => management_mdio_i_n_83,
      \shift_reg_reg[15]_2\(6) => management_mdio_i_n_84,
      \shift_reg_reg[15]_2\(5) => management_mdio_i_n_85,
      \shift_reg_reg[15]_2\(4) => management_mdio_i_n_86,
      \shift_reg_reg[15]_2\(3) => management_mdio_i_n_87,
      \shift_reg_reg[15]_2\(2) => management_mdio_i_n_88,
      \shift_reg_reg[15]_2\(1) => management_mdio_i_n_89,
      \shift_reg_reg[15]_2\(0) => management_mdio_i_n_90,
      \shift_reg_reg[15]_3\(15) => management_mdio_i_n_168,
      \shift_reg_reg[15]_3\(14) => management_mdio_i_n_169,
      \shift_reg_reg[15]_3\(13) => management_mdio_i_n_170,
      \shift_reg_reg[15]_3\(12) => management_mdio_i_n_171,
      \shift_reg_reg[15]_3\(11) => management_mdio_i_n_172,
      \shift_reg_reg[15]_3\(10) => management_mdio_i_n_173,
      \shift_reg_reg[15]_3\(9) => management_mdio_i_n_174,
      \shift_reg_reg[15]_3\(8) => management_mdio_i_n_175,
      \shift_reg_reg[15]_3\(7) => management_mdio_i_n_176,
      \shift_reg_reg[15]_3\(6) => management_mdio_i_n_177,
      \shift_reg_reg[15]_3\(5) => management_mdio_i_n_178,
      \shift_reg_reg[15]_3\(4) => management_mdio_i_n_179,
      \shift_reg_reg[15]_3\(3) => management_mdio_i_n_180,
      \shift_reg_reg[15]_3\(2) => management_mdio_i_n_181,
      \shift_reg_reg[15]_3\(1) => management_mdio_i_n_182,
      \shift_reg_reg[15]_3\(0) => management_mdio_i_n_183,
      \shift_reg_reg[15]_4\(14) => management_mdio_i_n_149,
      \shift_reg_reg[15]_4\(13) => management_mdio_i_n_150,
      \shift_reg_reg[15]_4\(12) => management_mdio_i_n_151,
      \shift_reg_reg[15]_4\(11) => management_mdio_i_n_152,
      \shift_reg_reg[15]_4\(10) => management_mdio_i_n_153,
      \shift_reg_reg[15]_4\(9) => management_mdio_i_n_154,
      \shift_reg_reg[15]_4\(8) => management_mdio_i_n_155,
      \shift_reg_reg[15]_4\(7) => management_mdio_i_n_156,
      \shift_reg_reg[15]_4\(6) => management_mdio_i_n_157,
      \shift_reg_reg[15]_4\(5) => management_mdio_i_n_158,
      \shift_reg_reg[15]_4\(4) => management_mdio_i_n_159,
      \shift_reg_reg[15]_4\(3) => management_mdio_i_n_160,
      \shift_reg_reg[15]_4\(2) => management_mdio_i_n_161,
      \shift_reg_reg[15]_4\(1) => management_mdio_i_n_162,
      \shift_reg_reg[15]_4\(0) => management_mdio_i_n_163,
      \shift_reg_reg[15]_5\(14) => management_mdio_i_n_134,
      \shift_reg_reg[15]_5\(13) => management_mdio_i_n_135,
      \shift_reg_reg[15]_5\(12) => management_mdio_i_n_136,
      \shift_reg_reg[15]_5\(11) => management_mdio_i_n_137,
      \shift_reg_reg[15]_5\(10) => management_mdio_i_n_138,
      \shift_reg_reg[15]_5\(9) => management_mdio_i_n_139,
      \shift_reg_reg[15]_5\(8) => management_mdio_i_n_140,
      \shift_reg_reg[15]_5\(7) => management_mdio_i_n_141,
      \shift_reg_reg[15]_5\(6) => management_mdio_i_n_142,
      \shift_reg_reg[15]_5\(5) => management_mdio_i_n_143,
      \shift_reg_reg[15]_5\(4) => management_mdio_i_n_144,
      \shift_reg_reg[15]_5\(3) => management_mdio_i_n_145,
      \shift_reg_reg[15]_5\(2) => management_mdio_i_n_146,
      \shift_reg_reg[15]_5\(1) => management_mdio_i_n_147,
      \shift_reg_reg[15]_5\(0) => management_mdio_i_n_148,
      \shift_reg_reg[9]\(8) => management_mdio_i_n_124,
      \shift_reg_reg[9]\(7) => management_mdio_i_n_125,
      \shift_reg_reg[9]\(6) => management_mdio_i_n_126,
      \shift_reg_reg[9]\(5) => management_mdio_i_n_127,
      \shift_reg_reg[9]\(4) => management_mdio_i_n_128,
      \shift_reg_reg[9]\(3) => management_mdio_i_n_129,
      \shift_reg_reg[9]\(2) => management_mdio_i_n_130,
      \shift_reg_reg[9]\(1) => management_mdio_i_n_131,
      \shift_reg_reg[9]\(0) => management_mdio_i_n_132,
      \shift_reg_reg[9]_0\(8) => management_mdio_i_n_67,
      \shift_reg_reg[9]_0\(7) => management_mdio_i_n_68,
      \shift_reg_reg[9]_0\(6) => management_mdio_i_n_69,
      \shift_reg_reg[9]_0\(5) => management_mdio_i_n_70,
      \shift_reg_reg[9]_0\(4) => management_mdio_i_n_71,
      \shift_reg_reg[9]_0\(3) => management_mdio_i_n_72,
      \shift_reg_reg[9]_0\(2) => management_mdio_i_n_73,
      \shift_reg_reg[9]_0\(1) => management_mdio_i_n_74,
      \shift_reg_reg[9]_0\(0) => management_mdio_i_n_75,
      \state_reg[0]\(0) => management_mdio_i_n_28,
      \state_reg[1]\ => management_mdio_i_n_10,
      \state_reg[1]_0\ => management_mdio_i_n_184,
      \state_reg[1]_1\ => management_mdio_i_n_167,
      \state_reg[2]\ => management_mdio_i_n_9,
      \state_reg[2]_0\ => management_mdio_i_n_29,
      \state_reg[2]_1\ => management_mdio_i_n_186,
      \state_reg[2]_2\ => management_mdio_i_n_166,
      \state_reg[2]_3\(5) => management_mdio_i_n_3,
      \state_reg[2]_3\(4) => management_mdio_i_n_4,
      \state_reg[2]_3\(3) => management_mdio_i_n_5,
      \state_reg[2]_3\(2) => management_mdio_i_n_6,
      \state_reg[2]_3\(1) => management_mdio_i_n_7,
      \state_reg[2]_3\(0) => management_mdio_i_n_8,
      \tx_66_enc_out_reg[0]\(0) => \tx_66_enc_out_reg[0]\(0),
      tx_66_fifo(0) => tx_66_fifo(0),
      tx_disable_int => \^tx_disable_int\,
      \tx_test_patt_seed_sel_reg[0]\(0) => \tx_test_patt_seed_sel_reg[0]\(0)
    );
management_mdio_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_management_mdio
     port map (
      Q(15) => data_wr(15),
      Q(14) => management_mdio_i_n_12,
      Q(13) => management_mdio_i_n_13,
      Q(12) => management_mdio_i_n_14,
      Q(11) => management_mdio_i_n_15,
      Q(10) => management_mdio_i_n_16,
      Q(9) => management_mdio_i_n_17,
      Q(8) => management_mdio_i_n_18,
      Q(7) => management_mdio_i_n_19,
      Q(6) => management_mdio_i_n_20,
      Q(5) => management_mdio_i_n_21,
      Q(4) => management_mdio_i_n_22,
      Q(3 downto 0) => data_wr(3 downto 0),
      SR(0) => \^sr\(0),
      \addr_reg_reg[0]\ => ieee_registers_i_n_164,
      \addr_reg_reg[12]\ => ieee_registers_i_n_172,
      \addr_reg_reg[14]\ => ieee_registers_i_n_161,
      \addr_reg_reg[20]\(20 downto 0) => addr(20 downto 0),
      \addr_reg_reg[20]_0\(4) => addr_reg(20),
      \addr_reg_reg[20]_0\(3) => addr_reg(16),
      \addr_reg_reg[20]_0\(2) => addr_reg(5),
      \addr_reg_reg[20]_0\(1) => addr_reg(3),
      \addr_reg_reg[20]_0\(0) => addr_reg(0),
      \addr_reg_reg[20]_1\ => ieee_registers_i_n_165,
      \addr_reg_reg[4]\ => ieee_registers_i_n_171,
      \addr_reg_reg[6]\ => ieee_registers_i_n_163,
      areset_coreclk => areset_coreclk,
      control_reg => \synch_1/control_reg\,
      coreclk => coreclk,
      drp_ack => drp_ack,
      mdc => mdc,
      mdio_in => mdio_in,
      mdio_out => mdio_out,
      mdio_tri => mdio_tri,
      mgmt_drp_cs => mgmt_drp_cs,
      mgmt_rnw => mgmt_rnw,
      \prbs_err_count_reg[15]\(15 downto 0) => prbs31_err_count(15 downto 0),
      prtad(4 downto 0) => prtad(4 downto 0),
      \q_reg[0]\ => management_mdio_i_n_27,
      \q_reg[0]_0\ => management_mdio_i_n_29,
      \q_reg[0]_1\ => management_mdio_i_n_91,
      \q_reg[0]_2\ => management_mdio_i_n_133,
      \q_reg[0]_3\ => management_mdio_i_n_184,
      \q_reg[0]_4\ => management_mdio_i_n_188,
      \q_reg[15]\(14) => management_mdio_i_n_52,
      \q_reg[15]\(13) => management_mdio_i_n_53,
      \q_reg[15]\(12) => management_mdio_i_n_54,
      \q_reg[15]\(11) => management_mdio_i_n_55,
      \q_reg[15]\(10) => management_mdio_i_n_56,
      \q_reg[15]\(9) => management_mdio_i_n_57,
      \q_reg[15]\(8) => management_mdio_i_n_58,
      \q_reg[15]\(7) => management_mdio_i_n_59,
      \q_reg[15]\(6) => management_mdio_i_n_60,
      \q_reg[15]\(5) => management_mdio_i_n_61,
      \q_reg[15]\(4) => management_mdio_i_n_62,
      \q_reg[15]\(3) => management_mdio_i_n_63,
      \q_reg[15]\(2) => management_mdio_i_n_64,
      \q_reg[15]\(1) => management_mdio_i_n_65,
      \q_reg[15]\(0) => management_mdio_i_n_66,
      \q_reg[15]_0\(14) => management_mdio_i_n_76,
      \q_reg[15]_0\(13) => management_mdio_i_n_77,
      \q_reg[15]_0\(12) => management_mdio_i_n_78,
      \q_reg[15]_0\(11) => management_mdio_i_n_79,
      \q_reg[15]_0\(10) => management_mdio_i_n_80,
      \q_reg[15]_0\(9) => management_mdio_i_n_81,
      \q_reg[15]_0\(8) => management_mdio_i_n_82,
      \q_reg[15]_0\(7) => management_mdio_i_n_83,
      \q_reg[15]_0\(6) => management_mdio_i_n_84,
      \q_reg[15]_0\(5) => management_mdio_i_n_85,
      \q_reg[15]_0\(4) => management_mdio_i_n_86,
      \q_reg[15]_0\(3) => management_mdio_i_n_87,
      \q_reg[15]_0\(2) => management_mdio_i_n_88,
      \q_reg[15]_0\(1) => management_mdio_i_n_89,
      \q_reg[15]_0\(0) => management_mdio_i_n_90,
      \q_reg[15]_1\(14) => management_mdio_i_n_92,
      \q_reg[15]_1\(13) => management_mdio_i_n_93,
      \q_reg[15]_1\(12) => management_mdio_i_n_94,
      \q_reg[15]_1\(11) => management_mdio_i_n_95,
      \q_reg[15]_1\(10) => management_mdio_i_n_96,
      \q_reg[15]_1\(9) => management_mdio_i_n_97,
      \q_reg[15]_1\(8) => management_mdio_i_n_98,
      \q_reg[15]_1\(7) => management_mdio_i_n_99,
      \q_reg[15]_1\(6) => management_mdio_i_n_100,
      \q_reg[15]_1\(5) => management_mdio_i_n_101,
      \q_reg[15]_1\(4) => management_mdio_i_n_102,
      \q_reg[15]_1\(3) => management_mdio_i_n_103,
      \q_reg[15]_1\(2) => management_mdio_i_n_104,
      \q_reg[15]_1\(1) => management_mdio_i_n_105,
      \q_reg[15]_1\(0) => management_mdio_i_n_106,
      \q_reg[15]_2\(14) => management_mdio_i_n_109,
      \q_reg[15]_2\(13) => management_mdio_i_n_110,
      \q_reg[15]_2\(12) => management_mdio_i_n_111,
      \q_reg[15]_2\(11) => management_mdio_i_n_112,
      \q_reg[15]_2\(10) => management_mdio_i_n_113,
      \q_reg[15]_2\(9) => management_mdio_i_n_114,
      \q_reg[15]_2\(8) => management_mdio_i_n_115,
      \q_reg[15]_2\(7) => management_mdio_i_n_116,
      \q_reg[15]_2\(6) => management_mdio_i_n_117,
      \q_reg[15]_2\(5) => management_mdio_i_n_118,
      \q_reg[15]_2\(4) => management_mdio_i_n_119,
      \q_reg[15]_2\(3) => management_mdio_i_n_120,
      \q_reg[15]_2\(2) => management_mdio_i_n_121,
      \q_reg[15]_2\(1) => management_mdio_i_n_122,
      \q_reg[15]_2\(0) => management_mdio_i_n_123,
      \q_reg[15]_3\(14) => management_mdio_i_n_134,
      \q_reg[15]_3\(13) => management_mdio_i_n_135,
      \q_reg[15]_3\(12) => management_mdio_i_n_136,
      \q_reg[15]_3\(11) => management_mdio_i_n_137,
      \q_reg[15]_3\(10) => management_mdio_i_n_138,
      \q_reg[15]_3\(9) => management_mdio_i_n_139,
      \q_reg[15]_3\(8) => management_mdio_i_n_140,
      \q_reg[15]_3\(7) => management_mdio_i_n_141,
      \q_reg[15]_3\(6) => management_mdio_i_n_142,
      \q_reg[15]_3\(5) => management_mdio_i_n_143,
      \q_reg[15]_3\(4) => management_mdio_i_n_144,
      \q_reg[15]_3\(3) => management_mdio_i_n_145,
      \q_reg[15]_3\(2) => management_mdio_i_n_146,
      \q_reg[15]_3\(1) => management_mdio_i_n_147,
      \q_reg[15]_3\(0) => management_mdio_i_n_148,
      \q_reg[15]_4\(14) => management_mdio_i_n_149,
      \q_reg[15]_4\(13) => management_mdio_i_n_150,
      \q_reg[15]_4\(12) => management_mdio_i_n_151,
      \q_reg[15]_4\(11) => management_mdio_i_n_152,
      \q_reg[15]_4\(10) => management_mdio_i_n_153,
      \q_reg[15]_4\(9) => management_mdio_i_n_154,
      \q_reg[15]_4\(8) => management_mdio_i_n_155,
      \q_reg[15]_4\(7) => management_mdio_i_n_156,
      \q_reg[15]_4\(6) => management_mdio_i_n_157,
      \q_reg[15]_4\(5) => management_mdio_i_n_158,
      \q_reg[15]_4\(4) => management_mdio_i_n_159,
      \q_reg[15]_4\(3) => management_mdio_i_n_160,
      \q_reg[15]_4\(2) => management_mdio_i_n_161,
      \q_reg[15]_4\(1) => management_mdio_i_n_162,
      \q_reg[15]_4\(0) => management_mdio_i_n_163,
      \q_reg[15]_5\(15) => management_mdio_i_n_168,
      \q_reg[15]_5\(14) => management_mdio_i_n_169,
      \q_reg[15]_5\(13) => management_mdio_i_n_170,
      \q_reg[15]_5\(12) => management_mdio_i_n_171,
      \q_reg[15]_5\(11) => management_mdio_i_n_172,
      \q_reg[15]_5\(10) => management_mdio_i_n_173,
      \q_reg[15]_5\(9) => management_mdio_i_n_174,
      \q_reg[15]_5\(8) => management_mdio_i_n_175,
      \q_reg[15]_5\(7) => management_mdio_i_n_176,
      \q_reg[15]_5\(6) => management_mdio_i_n_177,
      \q_reg[15]_5\(5) => management_mdio_i_n_178,
      \q_reg[15]_5\(4) => management_mdio_i_n_179,
      \q_reg[15]_5\(3) => management_mdio_i_n_180,
      \q_reg[15]_5\(2) => management_mdio_i_n_181,
      \q_reg[15]_5\(1) => management_mdio_i_n_182,
      \q_reg[15]_5\(0) => management_mdio_i_n_183,
      \q_reg[15]_6\(15) => drp_ipif_i_n_36,
      \q_reg[15]_6\(14) => drp_ipif_i_n_37,
      \q_reg[15]_6\(13) => drp_ipif_i_n_38,
      \q_reg[15]_6\(12) => drp_ipif_i_n_39,
      \q_reg[15]_6\(11) => drp_ipif_i_n_40,
      \q_reg[15]_6\(10) => drp_ipif_i_n_41,
      \q_reg[15]_6\(9) => drp_ipif_i_n_42,
      \q_reg[15]_6\(8) => drp_ipif_i_n_43,
      \q_reg[15]_6\(7) => drp_ipif_i_n_44,
      \q_reg[15]_6\(6) => drp_ipif_i_n_45,
      \q_reg[15]_6\(5) => drp_ipif_i_n_46,
      \q_reg[15]_6\(4) => drp_ipif_i_n_47,
      \q_reg[15]_6\(3) => drp_ipif_i_n_48,
      \q_reg[15]_6\(2) => drp_ipif_i_n_49,
      \q_reg[15]_6\(1) => drp_ipif_i_n_50,
      \q_reg[15]_6\(0) => drp_ipif_i_n_51,
      \q_reg[2]\ => ieee_registers_i_n_190,
      \q_reg[5]\(5) => management_mdio_i_n_3,
      \q_reg[5]\(4) => management_mdio_i_n_4,
      \q_reg[5]\(3) => management_mdio_i_n_5,
      \q_reg[5]\(2) => management_mdio_i_n_6,
      \q_reg[5]\(1) => management_mdio_i_n_7,
      \q_reg[5]\(0) => management_mdio_i_n_8,
      \q_reg[5]_0\(1) => \common_reg_block/reg_3_42\(5),
      \q_reg[5]_0\(0) => \^prbs31_tx_enable_core_reg_reg\(2),
      \q_reg[9]\(8) => management_mdio_i_n_67,
      \q_reg[9]\(7) => management_mdio_i_n_68,
      \q_reg[9]\(6) => management_mdio_i_n_69,
      \q_reg[9]\(5) => management_mdio_i_n_70,
      \q_reg[9]\(4) => management_mdio_i_n_71,
      \q_reg[9]\(3) => management_mdio_i_n_72,
      \q_reg[9]\(2) => management_mdio_i_n_73,
      \q_reg[9]\(1) => management_mdio_i_n_74,
      \q_reg[9]\(0) => management_mdio_i_n_75,
      \q_reg[9]_0\(8) => management_mdio_i_n_124,
      \q_reg[9]_0\(7) => management_mdio_i_n_125,
      \q_reg[9]_0\(6) => management_mdio_i_n_126,
      \q_reg[9]_0\(5) => management_mdio_i_n_127,
      \q_reg[9]_0\(4) => management_mdio_i_n_128,
      \q_reg[9]_0\(3) => management_mdio_i_n_129,
      \q_reg[9]_0\(2) => management_mdio_i_n_130,
      \q_reg[9]_0\(1) => management_mdio_i_n_131,
      \q_reg[9]_0\(0) => management_mdio_i_n_132,
      rdack0 => \common_reg_block/rdack0\,
      rddata_out(15 downto 0) => rddata_out(15 downto 0),
      \rddata_out_reg[4]\ => management_mdio_i_n_166,
      re_prev_reg => management_mdio_i_n_108,
      re_prev_reg_0 => management_mdio_i_n_164,
      re_prev_reg_1 => management_mdio_i_n_167,
      re_prev_reg_2 => management_mdio_i_n_186,
      read_reg => \ipif_access_inst/read_reg\,
      reg_1_9_we => \common_reg_block/reg_1_9_we\,
      reg_3_1_re => \common_reg_block/reg_3_1_re\,
      reg_3_34_we => \common_reg_block/reg_3_34_we\,
      reg_3_35_we => \common_reg_block/reg_3_35_we\,
      reg_3_36_we => \common_reg_block/reg_3_36_we\,
      reg_3_37_we => \common_reg_block/reg_3_37_we\,
      reg_3_38_we => \common_reg_block/reg_3_38_we\,
      reg_3_40_we => \common_reg_block/reg_3_40_we\,
      reg_3_41_we => \common_reg_block/reg_3_41_we\,
      reg_3_42_we => \common_reg_block/reg_3_42_we\,
      reg_3_65535_we => \common_reg_block/reg_3_65535_we\,
      regs_rdack => regs_rdack,
      regs_wrack => regs_wrack,
      \state_reg[1]\ => management_mdio_i_n_9,
      \state_reg[1]_0\ => management_mdio_i_n_10,
      \state_reg[1]_1\(0) => management_mdio_i_n_28,
      toggle_reg => \synch_1/toggle_reg\,
      toggle_reg_reg => management_mdio_i_n_187,
      tx_disable_int => \^tx_disable_int\
    );
\prbs_err_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_188,
      Q => prbs_err_count(0),
      R => reset
    );
\prbs_err_count_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_178,
      Q => prbs_err_count(10),
      R => reset
    );
\prbs_err_count_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_177,
      Q => prbs_err_count(11),
      R => reset
    );
\prbs_err_count_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_176,
      Q => prbs_err_count(12),
      R => reset
    );
\prbs_err_count_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_175,
      Q => prbs_err_count(13),
      R => reset
    );
\prbs_err_count_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_174,
      Q => prbs_err_count(14),
      R => reset
    );
\prbs_err_count_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_173,
      Q => prbs_err_count(15),
      R => reset
    );
\prbs_err_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_187,
      Q => prbs_err_count(1),
      R => reset
    );
\prbs_err_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_186,
      Q => prbs_err_count(2),
      R => reset
    );
\prbs_err_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_185,
      Q => prbs_err_count(3),
      R => reset
    );
\prbs_err_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_184,
      Q => prbs_err_count(4),
      R => reset
    );
\prbs_err_count_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_183,
      Q => prbs_err_count(5),
      R => reset
    );
\prbs_err_count_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_182,
      Q => prbs_err_count(6),
      R => reset
    );
\prbs_err_count_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_181,
      Q => prbs_err_count(7),
      R => reset
    );
\prbs_err_count_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_180,
      Q => prbs_err_count(8),
      R => reset
    );
\prbs_err_count_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => coreclk,
      CE => '1',
      D => ieee_registers_i_n_179,
      Q => prbs_err_count(9),
      R => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_baser_top is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_disable : out STD_LOGIC;
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_prbs31_en : out STD_LOGIC;
    gt_slip : out STD_LOGIC;
    core_in_testmode : out STD_LOGIC;
    clear_rx_prbs_err_count : out STD_LOGIC;
    rxdatavalid : out STD_LOGIC;
    rxheadervalid : out STD_LOGIC;
    \q_reg[2]\ : out STD_LOGIC;
    drp_den : out STD_LOGIC;
    drp_daddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_txd : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_reg[0]\ : out STD_LOGIC;
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    loopback_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    drp_req : out STD_LOGIC;
    drp_dwe : out STD_LOGIC;
    signal_detect : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    resetdone : in STD_LOGIC;
    gt_rxc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txreset_txusrclk2 : in STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    areset_coreclk : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxd : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxreset_rxusrclk2 : in STD_LOGIC;
    reset : in STD_LOGIC;
    drp_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dclk : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    drp_drdy : in STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    dclk_reset : in STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_baser_top : entity is "ten_gig_eth_pcs_pma_v6_0_3_baser_top";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_baser_top;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_baser_top is
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\ : STD_LOGIC;
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\ : STD_LOGIC;
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\ : STD_LOGIC;
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_13\ : STD_LOGIC;
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_14\ : STD_LOGIC;
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_16\ : STD_LOGIC;
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_2\ : STD_LOGIC;
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_3\ : STD_LOGIC;
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_4\ : STD_LOGIC;
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5\ : STD_LOGIC;
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_6\ : STD_LOGIC;
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7\ : STD_LOGIC;
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_8\ : STD_LOGIC;
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_9\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_10\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_11\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_12\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_13\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_14\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_15\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_16\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_17\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_18\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_19\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_20\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_21\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_22\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_23\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_24\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_25\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_26\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_27\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_28\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_29\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_30\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_31\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_32\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_33\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_34\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_35\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_36\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_37\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_38\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_7\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_8\ : STD_LOGIC;
  signal \G_7SERIES_TXFIFO.txratefifo_i_n_9\ : STD_LOGIC;
  signal b_lock : STD_LOGIC;
  signal ber_count_inc : STD_LOGIC;
  signal clear_rx_prbs_err_count0 : STD_LOGIC;
  signal clear_test_pattern_err_count : STD_LOGIC;
  signal clear_test_pattern_err_count_reg : STD_LOGIC;
  signal clear_test_pattern_error_count : STD_LOGIC;
  signal core_in_testmode_wire : STD_LOGIC;
  signal \^core_status\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coreclk_rxusrclk2_resyncs_i_n_3 : STD_LOGIC;
  signal eq_rxusrclk2_en156 : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of eq_rxusrclk2_en156 : signal is "true";
  signal err_block_count_inc : STD_LOGIC;
  signal gt_slip_i_1_n_0 : STD_LOGIC;
  signal gt_slip_int : STD_LOGIC;
  signal \gt_slip_reg__0\ : STD_LOGIC;
  signal gt_txc_mux : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal hiber : STD_LOGIC;
  signal management_inst_n_172 : STD_LOGIC;
  signal management_inst_n_173 : STD_LOGIC;
  signal mcp1_gt_slip_int_reg : STD_LOGIC;
  signal mcp1_rx_66_raw : STD_LOGIC_VECTOR ( 65 downto 2 );
  signal \^out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal pcs_ber_count_control_core_int : STD_LOGIC;
  signal pcs_error_block_count_control_core_int : STD_LOGIC;
  signal pcs_hi_ber_core_int : STD_LOGIC;
  signal pcs_loopback_core_int : STD_LOGIC;
  signal pcs_reset_clear_core_intr : STD_LOGIC;
  signal pcs_reset_core_reg : STD_LOGIC;
  signal pcs_rx_link_up_core_reg : STD_LOGIC;
  signal pcs_rx_link_up_core_sync_int : STD_LOGIC;
  signal pcs_rxreset : STD_LOGIC;
  signal pcs_rxreset_int : STD_LOGIC;
  signal pcs_test_pattern_error_count_control_core_int : STD_LOGIC;
  signal pcs_top_i_n_1 : STD_LOGIC;
  signal pcs_top_i_n_10 : STD_LOGIC;
  signal pcs_top_i_n_154 : STD_LOGIC;
  signal pcs_top_i_n_159 : STD_LOGIC;
  signal pcs_top_i_n_7 : STD_LOGIC;
  signal pma_pmd_status_tx_fault_core_int : STD_LOGIC;
  signal prbs31_rx_enable_core_int : STD_LOGIC;
  signal prbs31_rx_enable_core_rega : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of prbs31_rx_enable_core_rega : signal is std.standard.true;
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of prbs31_rx_enable_core_rega : signal is "no";
  signal prbs31_rx_enable_core_regb : STD_LOGIC;
  attribute DONT_TOUCH of prbs31_rx_enable_core_regb : signal is std.standard.true;
  attribute equivalent_register_removal of prbs31_rx_enable_core_regb : signal is "no";
  signal prbs31_tx_enable_core_int : STD_LOGIC;
  signal prbs31_tx_enable_core_reg : STD_LOGIC;
  signal pseudo_rand_seeds_int : STD_LOGIC_VECTOR ( 115 downto 0 );
  signal \^q_reg[2]\ : STD_LOGIC;
  signal rx_66_raw_int : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_0\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_1\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_2\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_3\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_4\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_5\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_6\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_7\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_8\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_0\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_1\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_2\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_3\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_4\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_5\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_6\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_7\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_8\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_0\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_1\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_2\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_0\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_1\ : STD_LOGIC;
  signal \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_2\ : STD_LOGIC;
  signal rx_gt : STD_LOGIC_VECTOR ( 33 downto 0 );
  signal \rx_pcs_i/rx_66_enc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_pcs_i/rx_block_lock_fsm_i/mcp1_state\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/DecodeWord0\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_pcs_i/rx_decoder_i/DecodeWord1\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_pcs_i/rx_decoder_i/DecodeWord2\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_pcs_i/rx_decoder_i/DecodeWord3\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_pcs_i/rx_decoder_i/DecodeWord5\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_pcs_i/rx_decoder_i/DecodeWord6\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c0\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c1\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c2\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c3\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c4\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c5\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c6\ : STD_LOGIC;
  signal \rx_pcs_i/rx_decoder_i/mcp1_dec_c7\ : STD_LOGIC;
  signal rx_test_mode_int : STD_LOGIC;
  signal rx_test_mode_int_reg : STD_LOGIC;
  signal rx_test_patt_sel_int : STD_LOGIC;
  signal rx_test_pattern_enable_core_int : STD_LOGIC;
  signal rx_xgmii_ctrl_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_xgmii_data_int : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^rxdatavalid\ : STD_LOGIC;
  signal \^rxheadervalid\ : STD_LOGIC;
  signal rxusrclk2_en156 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal signal_detect_sync : STD_LOGIC;
  signal test_data_patt_sel_int : STD_LOGIC;
  signal test_patt_sel_int : STD_LOGIC;
  signal timer_125us_cycles_core_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tx_66_scr_int : STD_LOGIC_VECTOR ( 65 downto 0 );
  signal tx_disable_int : STD_LOGIC;
  signal \tx_pcs_i/pcs_scramble_i/new_tx_test_seed\ : STD_LOGIC;
  signal \tx_pcs_i/tx_66_enc_fsm\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \tx_pcs_i/tx_test_patt_seed_sel\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tx_test_pattern_enable_core_int : STD_LOGIC;
  signal txsequence : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal xgmii_txc_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of xgmii_txc_reg : signal is std.standard.true;
  attribute equivalent_register_removal of xgmii_txc_reg : signal is "no";
  signal xgmii_txc_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute DONT_TOUCH of xgmii_txc_reg2 : signal is std.standard.true;
  attribute equivalent_register_removal of xgmii_txc_reg2 : signal is "no";
  signal xgmii_txd_reg : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute DONT_TOUCH of xgmii_txd_reg : signal is std.standard.true;
  attribute equivalent_register_removal of xgmii_txd_reg : signal is "no";
  signal xgmii_txd_reg2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  attribute DONT_TOUCH of xgmii_txd_reg2 : signal is std.standard.true;
  attribute equivalent_register_removal of xgmii_txd_reg2 : signal is "no";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of mcp1_gt_slip_int_reg_reg : label is "no";
  attribute DONT_TOUCH of prbs31_rx_enable_core_rega_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of prbs31_rx_enable_core_rega_reg : label is "yes";
  attribute equivalent_register_removal of prbs31_rx_enable_core_rega_reg : label is "no";
  attribute DONT_TOUCH of prbs31_rx_enable_core_regb_reg : label is std.standard.true;
  attribute KEEP of prbs31_rx_enable_core_regb_reg : label is "yes";
  attribute equivalent_register_removal of prbs31_rx_enable_core_regb_reg : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[2]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[3]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[4]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[5]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[6]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg2_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg2_reg[7]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[2]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[3]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[4]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[5]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[6]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txc_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txc_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txc_reg_reg[7]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[0]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[10]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[10]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[11]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[11]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[12]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[12]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[13]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[13]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[14]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[14]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[15]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[15]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[16]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[16]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[17]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[17]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[18]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[18]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[19]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[19]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[1]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[20]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[20]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[21]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[21]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[22]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[22]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[23]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[23]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[24]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[24]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[25]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[25]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[26]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[26]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[27]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[27]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[28]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[28]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[29]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[29]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[2]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[2]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[30]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[30]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[31]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[31]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[32]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[32]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[32]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[33]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[33]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[33]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[34]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[34]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[34]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[35]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[35]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[35]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[36]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[36]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[36]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[37]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[37]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[37]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[38]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[38]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[38]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[39]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[39]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[39]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[3]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[3]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[40]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[40]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[40]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[41]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[41]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[41]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[42]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[42]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[42]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[43]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[43]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[43]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[44]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[44]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[44]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[45]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[45]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[45]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[46]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[46]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[46]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[47]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[47]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[47]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[48]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[48]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[48]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[49]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[49]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[49]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[4]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[4]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[50]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[50]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[50]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[51]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[51]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[51]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[52]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[52]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[52]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[53]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[53]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[53]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[54]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[54]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[54]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[55]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[55]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[55]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[56]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[56]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[56]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[57]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[57]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[57]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[58]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[58]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[58]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[59]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[59]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[59]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[5]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[5]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[60]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[60]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[60]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[61]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[61]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[61]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[62]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[62]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[62]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[63]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[63]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[63]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[6]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[6]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[7]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[7]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[8]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[8]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg2_reg[9]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg2_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg2_reg[9]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[0]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[0]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[0]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[10]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[10]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[10]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[11]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[11]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[11]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[12]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[12]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[12]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[13]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[13]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[13]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[14]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[14]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[14]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[15]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[15]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[15]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[16]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[16]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[16]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[17]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[17]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[17]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[18]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[18]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[18]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[19]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[19]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[19]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[1]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[1]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[1]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[20]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[20]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[20]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[21]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[21]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[21]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[22]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[22]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[22]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[23]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[23]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[23]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[24]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[24]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[24]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[25]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[25]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[25]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[26]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[26]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[26]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[27]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[27]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[27]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[28]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[28]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[28]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[29]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[29]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[29]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[2]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[2]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[2]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[30]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[30]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[30]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[31]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[31]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[31]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[32]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[32]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[32]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[33]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[33]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[33]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[34]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[34]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[34]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[35]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[35]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[35]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[36]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[36]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[36]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[37]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[37]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[37]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[38]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[38]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[38]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[39]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[39]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[39]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[3]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[3]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[3]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[40]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[40]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[40]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[41]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[41]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[41]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[42]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[42]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[42]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[43]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[43]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[43]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[44]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[44]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[44]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[45]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[45]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[45]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[46]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[46]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[46]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[47]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[47]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[47]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[48]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[48]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[48]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[49]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[49]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[49]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[4]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[4]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[4]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[50]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[50]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[50]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[51]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[51]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[51]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[52]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[52]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[52]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[53]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[53]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[53]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[54]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[54]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[54]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[55]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[55]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[55]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[56]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[56]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[56]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[57]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[57]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[57]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[58]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[58]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[58]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[59]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[59]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[59]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[5]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[5]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[5]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[60]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[60]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[60]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[61]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[61]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[61]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[62]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[62]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[62]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[63]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[63]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[63]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[6]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[6]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[6]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[7]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[7]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[7]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[8]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[8]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[8]\ : label is "no";
  attribute DONT_TOUCH of \xgmii_txd_reg_reg[9]\ : label is std.standard.true;
  attribute KEEP of \xgmii_txd_reg_reg[9]\ : label is "yes";
  attribute equivalent_register_removal of \xgmii_txd_reg_reg[9]\ : label is "no";
begin
  core_status(0) <= \^core_status\(0);
  \out\(0) <= \^out\(0);
  \q_reg[2]\ <= \^q_reg[2]\;
  rxdatavalid <= \^rxdatavalid\;
  rxheadervalid <= \^rxheadervalid\;
\G_7SERIES_RXRATECOUNTER.rxratecounter_i\: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxratecounter
     port map (
      D(65 downto 0) => rx_66_raw_int(65 downto 0),
      DecodeWord0(0) => \rx_pcs_i/rx_decoder_i/DecodeWord0\(2),
      DecodeWord1(0) => \rx_pcs_i/rx_decoder_i/DecodeWord1\(2),
      DecodeWord2(0) => \rx_pcs_i/rx_decoder_i/DecodeWord2\(2),
      DecodeWord3(0) => \rx_pcs_i/rx_decoder_i/DecodeWord3\(2),
      DecodeWord5(0) => \rx_pcs_i/rx_decoder_i/DecodeWord5\(2),
      DecodeWord6(0) => \rx_pcs_i/rx_decoder_i/DecodeWord6\(2),
      E(1) => rxusrclk2_en156,
      E(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_2\,
      Q(33 downto 0) => rx_gt(33 downto 0),
      SR(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c1\,
      eq_rxusrclk2_en156 => eq_rxusrclk2_en156,
      \mcp1_dec_c0_reg[7]\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c0\,
      \mcp1_dec_c2_reg[7]\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c2\,
      \mcp1_dec_c3_reg[7]\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c3\,
      \mcp1_dec_c4_reg[7]\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c4\,
      \mcp1_dec_c5_reg[7]\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c5\,
      \mcp1_dec_c6_reg[7]\ => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_13\,
      \mcp1_dec_c6_reg[7]_0\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c6\,
      \mcp1_dec_c7_reg[7]\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c7\,
      mcp1_err_block_count_inc_out_reg => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_14\,
      \mcp1_r_type_next_reg_reg[2]\ => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_16\,
      \mcp1_rx_64_data_out_reg[63]\(1) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      \mcp1_rx_64_data_out_reg[63]\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      \mcp1_rx_66_enc_reg_reg[18]\(1) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7\,
      \mcp1_rx_66_enc_reg_reg[18]\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_8\,
      \mcp1_rx_66_enc_reg_reg[65]\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_9\,
      \mcp1_rx_66_raw_reg[46]\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      \mcp1_rx_ebuff_ctrl_reg[1]\(1) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_3\,
      \mcp1_rx_ebuff_ctrl_reg[1]\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_4\,
      \mcp1_rx_ebuff_data_reg[0]\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5\,
      mcp1_state => \rx_pcs_i/rx_block_lock_fsm_i/mcp1_state\,
      \mcp1_state_reg[0]\ => pcs_top_i_n_154,
      \rx_66_enc_reg_reg[10]\ => pcs_top_i_n_159,
      \rx_66_enc_reg_reg[45]\ => pcs_top_i_n_7,
      \rx_66_enc_reg_reg[46]\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_6\,
      rxdatavalid => \^rxdatavalid\,
      rxdatavalid_reg(0) => E(0),
      rxheadervalid => \^rxheadervalid\,
      rxreset_5_reg => pcs_top_i_n_1,
      rxusrclk2 => rxusrclk2
    );
\G_7SERIES_TXFIFO.txratefifo_i\: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_txratefifo
     port map (
      D(31) => \G_7SERIES_TXFIFO.txratefifo_i_n_7\,
      D(30) => \G_7SERIES_TXFIFO.txratefifo_i_n_8\,
      D(29) => \G_7SERIES_TXFIFO.txratefifo_i_n_9\,
      D(28) => \G_7SERIES_TXFIFO.txratefifo_i_n_10\,
      D(27) => \G_7SERIES_TXFIFO.txratefifo_i_n_11\,
      D(26) => \G_7SERIES_TXFIFO.txratefifo_i_n_12\,
      D(25) => \G_7SERIES_TXFIFO.txratefifo_i_n_13\,
      D(24) => \G_7SERIES_TXFIFO.txratefifo_i_n_14\,
      D(23) => \G_7SERIES_TXFIFO.txratefifo_i_n_15\,
      D(22) => \G_7SERIES_TXFIFO.txratefifo_i_n_16\,
      D(21) => \G_7SERIES_TXFIFO.txratefifo_i_n_17\,
      D(20) => \G_7SERIES_TXFIFO.txratefifo_i_n_18\,
      D(19) => \G_7SERIES_TXFIFO.txratefifo_i_n_19\,
      D(18) => \G_7SERIES_TXFIFO.txratefifo_i_n_20\,
      D(17) => \G_7SERIES_TXFIFO.txratefifo_i_n_21\,
      D(16) => \G_7SERIES_TXFIFO.txratefifo_i_n_22\,
      D(15) => \G_7SERIES_TXFIFO.txratefifo_i_n_23\,
      D(14) => \G_7SERIES_TXFIFO.txratefifo_i_n_24\,
      D(13) => \G_7SERIES_TXFIFO.txratefifo_i_n_25\,
      D(12) => \G_7SERIES_TXFIFO.txratefifo_i_n_26\,
      D(11) => \G_7SERIES_TXFIFO.txratefifo_i_n_27\,
      D(10) => \G_7SERIES_TXFIFO.txratefifo_i_n_28\,
      D(9) => \G_7SERIES_TXFIFO.txratefifo_i_n_29\,
      D(8) => \G_7SERIES_TXFIFO.txratefifo_i_n_30\,
      D(7) => \G_7SERIES_TXFIFO.txratefifo_i_n_31\,
      D(6) => \G_7SERIES_TXFIFO.txratefifo_i_n_32\,
      D(5) => \G_7SERIES_TXFIFO.txratefifo_i_n_33\,
      D(4) => \G_7SERIES_TXFIFO.txratefifo_i_n_34\,
      D(3) => \G_7SERIES_TXFIFO.txratefifo_i_n_35\,
      D(2) => \G_7SERIES_TXFIFO.txratefifo_i_n_36\,
      D(1) => \G_7SERIES_TXFIFO.txratefifo_i_n_37\,
      D(0) => \G_7SERIES_TXFIFO.txratefifo_i_n_38\,
      Q(5) => txsequence(5),
      Q(4 downto 3) => gt_txc_mux(6 downto 5),
      Q(2 downto 0) => txsequence(2 downto 0),
      coreclk => coreclk,
      fifo_full => pma_pmd_status_tx_fault_core_int,
      \gt_txc_reg[1]\(1 downto 0) => gt_txc_mux(1 downto 0),
      reset => reset,
      sel0(0) => sel0(6),
      tx_66_fifo(65 downto 0) => tx_66_scr_int(65 downto 0),
      txreset_txusrclk2 => txreset_txusrclk2,
      txusrclk2 => txusrclk2
    );
clear_rx_prbs_err_count_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => clear_rx_prbs_err_count0,
      Q => clear_rx_prbs_err_count,
      R => '0'
    );
clear_test_pattern_err_count_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => clear_test_pattern_err_count,
      Q => clear_test_pattern_err_count_reg,
      R => '0'
    );
core_in_testmode_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => core_in_testmode_wire,
      Q => core_in_testmode,
      R => '0'
    );
coreclk_rxusrclk2_resets_resyncs_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer
     port map (
      pcs_reset_core_reg => pcs_reset_core_reg,
      pcs_rxreset_int => pcs_rxreset_int,
      rxreset => pcs_rxreset,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2
    );
coreclk_rxusrclk2_resyncs2_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs_en
     port map (
      E(0) => rxusrclk2_en156,
      clear_test_pattern_err_count_reg => clear_test_pattern_err_count_reg,
      clear_test_pattern_error_count => clear_test_pattern_error_count,
      rxusrclk2 => rxusrclk2
    );
coreclk_rxusrclk2_resyncs_i: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_coherent_resyncs_en__parameterized0\
     port map (
      E(0) => rxusrclk2_en156,
      clear_rx_prbs_err_count0 => clear_rx_prbs_err_count0,
      clear_test_pattern_error_count => clear_test_pattern_error_count,
      data_pattern_select_core => test_data_patt_sel_int,
      \out\(3) => \^out\(0),
      \out\(2) => rx_test_mode_int,
      \out\(1) => rx_test_patt_sel_int,
      \out\(0) => coreclk_rxusrclk2_resyncs_i_n_3,
      pcs_rxreset_int => pcs_rxreset_int,
      prbs31_rx_enable_core_rega_reg => prbs31_rx_enable_core_rega,
      rx_test_pattern_enable_core => rx_test_pattern_enable_core_int,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      \rxusrclk2_en156_reg_rep__8\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      test_pattern_select_core => test_patt_sel_int
    );
coreclk_txusrclk2_resyncs_i: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs__parameterized0\
     port map (
      pcs_loopback_core_int => pcs_loopback_core_int,
      prbs31_tx_enable_core_reg => prbs31_tx_enable_core_reg,
      sel0(0) => sel0(6),
      tx_prbs31_en => tx_prbs31_en,
      txusrclk2 => txusrclk2
    );
\ebuff_gen.rx_elastic_buffer_i\: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_elastic_buffer_wrapper
     port map (
      Q(63 downto 0) => rx_xgmii_data_int(63 downto 0),
      comp_0 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_0\,
      comp_0_0 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_0\,
      comp_0_12 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_0\,
      comp_0_9 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_0\,
      comp_1 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_1\,
      comp_1_1 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_1\,
      comp_1_10 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_1\,
      comp_1_13 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_1\,
      comp_2 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_2\,
      comp_2_11 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_2\,
      comp_2_14 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_2\,
      comp_2_2 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_2\,
      comp_3 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_3\,
      comp_3_3 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_3\,
      comp_4 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_4\,
      comp_4_4 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_4\,
      comp_5 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_5\,
      comp_5_5 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_5\,
      comp_6 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_6\,
      comp_6_6 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_6\,
      comp_7 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_7\,
      comp_7_7 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_7\,
      comp_8 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_8\,
      comp_8_8 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_8\,
      coreclk => coreclk,
      eq_rxusrclk2_en156_reg => eq_rxusrclk2_en156,
      \mcp1_rx_ebuff_ctrl_reg[7]\(7 downto 0) => rx_xgmii_ctrl_int(7 downto 0),
      \out\(63 downto 0) => xgmii_txd_reg2(63 downto 0),
      pcs_loopback_core_int => pcs_loopback_core_int,
      reset => reset,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      \xgmii_txc_reg2_reg[7]\(7 downto 0) => xgmii_txc_reg2(7 downto 0)
    );
gt_slip_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mcp1_gt_slip_int_reg,
      I1 => \gt_slip_reg__0\,
      O => gt_slip_i_1_n_0
    );
gt_slip_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_slip_i_1_n_0,
      Q => gt_slip,
      R => '0'
    );
gt_slip_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => mcp1_gt_slip_int_reg,
      Q => \gt_slip_reg__0\,
      R => '0'
    );
\gt_txc_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txc_mux(0),
      Q => gt_txc(0),
      R => '0'
    );
\gt_txc_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txc_mux(1),
      Q => gt_txc(1),
      R => '0'
    );
\gt_txc_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence(0),
      Q => gt_txc(2),
      R => '0'
    );
\gt_txc_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence(1),
      Q => gt_txc(3),
      R => '0'
    );
\gt_txc_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence(2),
      Q => gt_txc(4),
      R => '0'
    );
\gt_txc_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txc_mux(5),
      Q => gt_txc(5),
      R => '0'
    );
\gt_txc_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt_txc_mux(6),
      Q => gt_txc(6),
      R => '0'
    );
\gt_txc_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => txsequence(5),
      Q => gt_txc(7),
      R => '0'
    );
\gt_txd_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_38\,
      Q => gt_txd(0),
      R => '0'
    );
\gt_txd_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_28\,
      Q => gt_txd(10),
      R => '0'
    );
\gt_txd_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_27\,
      Q => gt_txd(11),
      R => '0'
    );
\gt_txd_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_26\,
      Q => gt_txd(12),
      R => '0'
    );
\gt_txd_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_25\,
      Q => gt_txd(13),
      R => '0'
    );
\gt_txd_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_24\,
      Q => gt_txd(14),
      R => '0'
    );
\gt_txd_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_23\,
      Q => gt_txd(15),
      R => '0'
    );
\gt_txd_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_22\,
      Q => gt_txd(16),
      R => '0'
    );
\gt_txd_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_21\,
      Q => gt_txd(17),
      R => '0'
    );
\gt_txd_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_20\,
      Q => gt_txd(18),
      R => '0'
    );
\gt_txd_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_19\,
      Q => gt_txd(19),
      R => '0'
    );
\gt_txd_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_37\,
      Q => gt_txd(1),
      R => '0'
    );
\gt_txd_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_18\,
      Q => gt_txd(20),
      R => '0'
    );
\gt_txd_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_17\,
      Q => gt_txd(21),
      R => '0'
    );
\gt_txd_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_16\,
      Q => gt_txd(22),
      R => '0'
    );
\gt_txd_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_15\,
      Q => gt_txd(23),
      R => '0'
    );
\gt_txd_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_14\,
      Q => gt_txd(24),
      R => '0'
    );
\gt_txd_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_13\,
      Q => gt_txd(25),
      R => '0'
    );
\gt_txd_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_12\,
      Q => gt_txd(26),
      R => '0'
    );
\gt_txd_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_11\,
      Q => gt_txd(27),
      R => '0'
    );
\gt_txd_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_10\,
      Q => gt_txd(28),
      R => '0'
    );
\gt_txd_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_9\,
      Q => gt_txd(29),
      R => '0'
    );
\gt_txd_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_36\,
      Q => gt_txd(2),
      R => '0'
    );
\gt_txd_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_8\,
      Q => gt_txd(30),
      R => '0'
    );
\gt_txd_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_7\,
      Q => gt_txd(31),
      R => '0'
    );
\gt_txd_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_35\,
      Q => gt_txd(3),
      R => '0'
    );
\gt_txd_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_34\,
      Q => gt_txd(4),
      R => '0'
    );
\gt_txd_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_33\,
      Q => gt_txd(5),
      R => '0'
    );
\gt_txd_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_32\,
      Q => gt_txd(6),
      R => '0'
    );
\gt_txd_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_31\,
      Q => gt_txd(7),
      R => '0'
    );
\gt_txd_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_30\,
      Q => gt_txd(8),
      R => '0'
    );
\gt_txd_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => \G_7SERIES_TXFIFO.txratefifo_i_n_29\,
      Q => gt_txd(9),
      R => '0'
    );
management_inst: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_management_top
     port map (
      Q(15 downto 0) => timer_125us_cycles_core_int(15 downto 0),
      SR(0) => \^q_reg[2]\,
      areset_coreclk => areset_coreclk,
      clear_test_pattern_err_count => clear_test_pattern_err_count,
      core_in_testmode_wire => core_in_testmode_wire,
      core_status(0) => \^core_status\(0),
      coreclk => coreclk,
      counter_out => pcs_error_block_count_control_core_int,
      counter_out_reg => pcs_ber_count_control_core_int,
      counter_out_reg_0 => pcs_test_pattern_error_count_control_core_int,
      dclk => dclk,
      dclk_reset => dclk_reset,
      drp_daddr(15 downto 0) => drp_daddr(15 downto 0),
      drp_den => drp_den,
      drp_di(15 downto 0) => drp_di(15 downto 0),
      drp_drdy => drp_drdy,
      drp_drpdo(15 downto 0) => drp_drpdo(15 downto 0),
      drp_dwe => drp_dwe,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      global_pmd_rx_signal_detect_core_i => signal_detect_sync,
      loopback_ctrl(0) => loopback_ctrl(0),
      mdc => mdc,
      mdio_in => mdio_in,
      mdio_out => mdio_out,
      mdio_tri => mdio_tri,
      new_tx_test_seed => \tx_pcs_i/pcs_scramble_i/new_tx_test_seed\,
      pcs_hi_ber_core_i => pcs_hi_ber_core_int,
      pcs_loopback_core_int => pcs_loopback_core_int,
      pcs_reset_clear_core_intr => pcs_reset_clear_core_intr,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int,
      pma_pmd_status_tx_fault_core_int => pma_pmd_status_tx_fault_core_int,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      prbs31_rx_enable_core_int => prbs31_rx_enable_core_int,
      prbs31_rx_enable_core_regb_reg => prbs31_rx_enable_core_regb,
      prbs31_tx_enable_core_int => prbs31_tx_enable_core_int,
      prbs31_tx_enable_core_reg_reg(3) => tx_test_pattern_enable_core_int,
      prbs31_tx_enable_core_reg_reg(2) => rx_test_pattern_enable_core_int,
      prbs31_tx_enable_core_reg_reg(1) => test_patt_sel_int,
      prbs31_tx_enable_core_reg_reg(0) => test_data_patt_sel_int,
      prtad(4 downto 0) => prtad(4 downto 0),
      pseudo_rand_seeds_int(115 downto 0) => pseudo_rand_seeds_int(115 downto 0),
      \q_reg[0]\ => \q_reg[0]\,
      \rd_data_reg[7]\ => management_inst_n_173,
      reset => reset,
      resetdone => resetdone,
      \scr_reg_reg[57]\ => management_inst_n_172,
      \tx_66_enc_out_reg[0]\(0) => \tx_pcs_i/tx_66_enc_fsm\(0),
      tx_66_fifo(0) => tx_66_scr_int(0),
      tx_disable_int => tx_disable_int,
      \tx_test_patt_seed_sel_reg[0]\(0) => \tx_pcs_i/tx_test_patt_seed_sel\(0)
    );
mcp1_gt_slip_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7\,
      D => gt_slip_int,
      Q => mcp1_gt_slip_int_reg,
      R => '0'
    );
\mcp1_rx_66_raw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(0),
      Q => \rx_pcs_i/rx_66_enc\(0),
      R => '0'
    );
\mcp1_rx_66_raw_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(10),
      Q => mcp1_rx_66_raw(10),
      R => '0'
    );
\mcp1_rx_66_raw_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(11),
      Q => mcp1_rx_66_raw(11),
      R => '0'
    );
\mcp1_rx_66_raw_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(12),
      Q => mcp1_rx_66_raw(12),
      R => '0'
    );
\mcp1_rx_66_raw_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(13),
      Q => mcp1_rx_66_raw(13),
      R => '0'
    );
\mcp1_rx_66_raw_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(14),
      Q => mcp1_rx_66_raw(14),
      R => '0'
    );
\mcp1_rx_66_raw_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(15),
      Q => mcp1_rx_66_raw(15),
      R => '0'
    );
\mcp1_rx_66_raw_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(16),
      Q => mcp1_rx_66_raw(16),
      R => '0'
    );
\mcp1_rx_66_raw_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(17),
      Q => mcp1_rx_66_raw(17),
      R => '0'
    );
\mcp1_rx_66_raw_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(18),
      Q => mcp1_rx_66_raw(18),
      R => '0'
    );
\mcp1_rx_66_raw_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(19),
      Q => mcp1_rx_66_raw(19),
      R => '0'
    );
\mcp1_rx_66_raw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(1),
      Q => \rx_pcs_i/rx_66_enc\(1),
      R => '0'
    );
\mcp1_rx_66_raw_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(20),
      Q => mcp1_rx_66_raw(20),
      R => '0'
    );
\mcp1_rx_66_raw_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(21),
      Q => mcp1_rx_66_raw(21),
      R => '0'
    );
\mcp1_rx_66_raw_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(22),
      Q => mcp1_rx_66_raw(22),
      R => '0'
    );
\mcp1_rx_66_raw_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(23),
      Q => mcp1_rx_66_raw(23),
      R => '0'
    );
\mcp1_rx_66_raw_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(24),
      Q => mcp1_rx_66_raw(24),
      R => '0'
    );
\mcp1_rx_66_raw_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(25),
      Q => mcp1_rx_66_raw(25),
      R => '0'
    );
\mcp1_rx_66_raw_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(26),
      Q => mcp1_rx_66_raw(26),
      R => '0'
    );
\mcp1_rx_66_raw_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(27),
      Q => mcp1_rx_66_raw(27),
      R => '0'
    );
\mcp1_rx_66_raw_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(28),
      Q => mcp1_rx_66_raw(28),
      R => '0'
    );
\mcp1_rx_66_raw_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(29),
      Q => mcp1_rx_66_raw(29),
      R => '0'
    );
\mcp1_rx_66_raw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(2),
      Q => mcp1_rx_66_raw(2),
      R => '0'
    );
\mcp1_rx_66_raw_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(30),
      Q => mcp1_rx_66_raw(30),
      R => '0'
    );
\mcp1_rx_66_raw_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(31),
      Q => mcp1_rx_66_raw(31),
      R => '0'
    );
\mcp1_rx_66_raw_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(32),
      Q => mcp1_rx_66_raw(32),
      R => '0'
    );
\mcp1_rx_66_raw_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(33),
      Q => mcp1_rx_66_raw(33),
      R => '0'
    );
\mcp1_rx_66_raw_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(34),
      Q => mcp1_rx_66_raw(34),
      R => '0'
    );
\mcp1_rx_66_raw_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(35),
      Q => mcp1_rx_66_raw(35),
      R => '0'
    );
\mcp1_rx_66_raw_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(36),
      Q => mcp1_rx_66_raw(36),
      R => '0'
    );
\mcp1_rx_66_raw_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(37),
      Q => mcp1_rx_66_raw(37),
      R => '0'
    );
\mcp1_rx_66_raw_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(38),
      Q => mcp1_rx_66_raw(38),
      R => '0'
    );
\mcp1_rx_66_raw_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(39),
      Q => mcp1_rx_66_raw(39),
      R => '0'
    );
\mcp1_rx_66_raw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(3),
      Q => mcp1_rx_66_raw(3),
      R => '0'
    );
\mcp1_rx_66_raw_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(40),
      Q => mcp1_rx_66_raw(40),
      R => '0'
    );
\mcp1_rx_66_raw_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(41),
      Q => mcp1_rx_66_raw(41),
      R => '0'
    );
\mcp1_rx_66_raw_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(42),
      Q => mcp1_rx_66_raw(42),
      R => '0'
    );
\mcp1_rx_66_raw_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(43),
      Q => mcp1_rx_66_raw(43),
      R => '0'
    );
\mcp1_rx_66_raw_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(44),
      Q => mcp1_rx_66_raw(44),
      R => '0'
    );
\mcp1_rx_66_raw_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(45),
      Q => mcp1_rx_66_raw(45),
      R => '0'
    );
\mcp1_rx_66_raw_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(46),
      Q => mcp1_rx_66_raw(46),
      R => '0'
    );
\mcp1_rx_66_raw_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(47),
      Q => mcp1_rx_66_raw(47),
      R => '0'
    );
\mcp1_rx_66_raw_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(48),
      Q => mcp1_rx_66_raw(48),
      R => '0'
    );
\mcp1_rx_66_raw_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(49),
      Q => mcp1_rx_66_raw(49),
      R => '0'
    );
\mcp1_rx_66_raw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(4),
      Q => mcp1_rx_66_raw(4),
      R => '0'
    );
\mcp1_rx_66_raw_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(50),
      Q => mcp1_rx_66_raw(50),
      R => '0'
    );
\mcp1_rx_66_raw_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(51),
      Q => mcp1_rx_66_raw(51),
      R => '0'
    );
\mcp1_rx_66_raw_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(52),
      Q => mcp1_rx_66_raw(52),
      R => '0'
    );
\mcp1_rx_66_raw_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(53),
      Q => mcp1_rx_66_raw(53),
      R => '0'
    );
\mcp1_rx_66_raw_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(54),
      Q => mcp1_rx_66_raw(54),
      R => '0'
    );
\mcp1_rx_66_raw_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(55),
      Q => mcp1_rx_66_raw(55),
      R => '0'
    );
\mcp1_rx_66_raw_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(56),
      Q => mcp1_rx_66_raw(56),
      R => '0'
    );
\mcp1_rx_66_raw_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(57),
      Q => mcp1_rx_66_raw(57),
      R => '0'
    );
\mcp1_rx_66_raw_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(58),
      Q => mcp1_rx_66_raw(58),
      R => '0'
    );
\mcp1_rx_66_raw_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(59),
      Q => mcp1_rx_66_raw(59),
      R => '0'
    );
\mcp1_rx_66_raw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(5),
      Q => mcp1_rx_66_raw(5),
      R => '0'
    );
\mcp1_rx_66_raw_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(60),
      Q => mcp1_rx_66_raw(60),
      R => '0'
    );
\mcp1_rx_66_raw_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(61),
      Q => mcp1_rx_66_raw(61),
      R => '0'
    );
\mcp1_rx_66_raw_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(62),
      Q => mcp1_rx_66_raw(62),
      R => '0'
    );
\mcp1_rx_66_raw_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(63),
      Q => mcp1_rx_66_raw(63),
      R => '0'
    );
\mcp1_rx_66_raw_reg[64]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(64),
      Q => mcp1_rx_66_raw(64),
      R => '0'
    );
\mcp1_rx_66_raw_reg[65]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      D => rx_66_raw_int(65),
      Q => mcp1_rx_66_raw(65),
      R => '0'
    );
\mcp1_rx_66_raw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(6),
      Q => mcp1_rx_66_raw(6),
      R => '0'
    );
\mcp1_rx_66_raw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(7),
      Q => mcp1_rx_66_raw(7),
      R => '0'
    );
\mcp1_rx_66_raw_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(8),
      Q => mcp1_rx_66_raw(8),
      R => '0'
    );
\mcp1_rx_66_raw_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_12\,
      D => rx_66_raw_int(9),
      Q => mcp1_rx_66_raw(9),
      R => '0'
    );
norm_err_block_counter_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync
     port map (
      coreclk => coreclk,
      counter_out => pcs_error_block_count_control_core_int,
      err_block_count_inc => err_block_count_inc,
      rx_test_mode_int_reg => rx_test_mode_int_reg,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      \rxusrclk2_en156_reg_rep__10\ => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_13\
    );
pcs_ber_counter_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync_20
     port map (
      ber_count_inc => ber_count_inc,
      coreclk => coreclk,
      counter_out => pcs_ber_count_control_core_int,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      \rxusrclk2_en156_reg_rep__10\ => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_13\
    );
pcs_reset_core_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \^q_reg[2]\,
      Q => pcs_reset_core_reg,
      R => '0'
    );
pcs_rx_link_up_core_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7\,
      D => pcs_top_i_n_10,
      Q => pcs_rx_link_up_core_reg,
      R => '0'
    );
pcs_top_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_pcs_top
     port map (
      D(7 downto 0) => xgmii_txc_reg(7 downto 0),
      E(1) => rxusrclk2_en156,
      E(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_2\,
      Q(15 downto 0) => timer_125us_cycles_core_int(15 downto 0),
      SR(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c0\,
      b_lock => b_lock,
      ber_count_inc => ber_count_inc,
      comp_0 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_0\,
      comp_0_13 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_0\,
      comp_0_14 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_0\,
      comp_0_8 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_0\,
      comp_1 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_1\,
      comp_1_11 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_1\,
      comp_1_12 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_1\,
      comp_1_7 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_1\,
      comp_2 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_2\,
      comp_2_10 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i1/comp_2\,
      comp_2_5 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_2\,
      comp_2_6 => \rx_elastic_buffer_i/idle_delete_i/seq_detect_i0/comp_2\,
      comp_3 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_3\,
      comp_3_4 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_3\,
      comp_4 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_4\,
      comp_4_3 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_4\,
      comp_5 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_5\,
      comp_5_2 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_5\,
      comp_6 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_6\,
      comp_6_1 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_6\,
      comp_7 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_7\,
      comp_7_0 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_7\,
      comp_8 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i0/comp_8\,
      comp_8_9 => \rx_elastic_buffer_i/idle_delete_i/idle_detect_i1/comp_8\,
      coreclk => coreclk,
      data_out_reg => \^q_reg[2]\,
      err_block_count_inc => err_block_count_inc,
      gt_slip_int => gt_slip_int,
      hiber => hiber,
      \mcp1_ctrl_pipe_reg[7]\(7 downto 0) => rx_xgmii_ctrl_int(7 downto 0),
      \mcp1_data_pipe_reg[63]\(63 downto 0) => rx_xgmii_data_int(63 downto 0),
      \mcp1_dec_c0_reg[2]\ => pcs_top_i_n_159,
      \mcp1_dec_c1_reg[2]\(0) => \rx_pcs_i/rx_decoder_i/DecodeWord0\(2),
      \mcp1_dec_c2_reg[2]\(0) => \rx_pcs_i/rx_decoder_i/DecodeWord1\(2),
      \mcp1_dec_c3_reg[2]\(0) => \rx_pcs_i/rx_decoder_i/DecodeWord2\(2),
      \mcp1_dec_c4_reg[2]\(0) => \rx_pcs_i/rx_decoder_i/DecodeWord3\(2),
      \mcp1_dec_c5_reg[2]\ => pcs_top_i_n_7,
      \mcp1_dec_c6_reg[2]\(0) => \rx_pcs_i/rx_decoder_i/DecodeWord5\(2),
      \mcp1_dec_c7_reg[2]\(0) => \rx_pcs_i/rx_decoder_i/DecodeWord6\(2),
      \mcp1_rx_64_ctrl_out_reg[4]\ => pcs_top_i_n_1,
      \mcp1_rx_66_raw_reg[65]\(65 downto 2) => mcp1_rx_66_raw(65 downto 2),
      \mcp1_rx_66_raw_reg[65]\(1 downto 0) => \rx_pcs_i/rx_66_enc\(1 downto 0),
      mcp1_state => \rx_pcs_i/rx_block_lock_fsm_i/mcp1_state\,
      \mcp1_state_reg[1]\ => pcs_top_i_n_154,
      new_tx_test_seed => \tx_pcs_i/pcs_scramble_i/new_tx_test_seed\,
      \out\(2) => rx_test_mode_int,
      \out\(1) => rx_test_patt_sel_int,
      \out\(0) => coreclk_rxusrclk2_resyncs_i_n_3,
      pcs_rx_link_up_core_reg_reg => pcs_top_i_n_10,
      pseudo_rand_seeds_int(115 downto 0) => pseudo_rand_seeds_int(115 downto 0),
      \q_reg[1]\ => management_inst_n_173,
      \q_reg[3]\(1) => tx_test_pattern_enable_core_int,
      \q_reg[3]\(0) => test_patt_sel_int,
      \q_reg[3]_0\ => management_inst_n_172,
      \rd_data_reg[1]\(0) => \tx_pcs_i/tx_66_enc_fsm\(0),
      reset => reset,
      rxreset => pcs_rxreset,
      rxusrclk2 => rxusrclk2,
      \rxusrclk2_en156_reg_rep__1\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_5\,
      \rxusrclk2_en156_reg_rep__10\ => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_13\,
      \rxusrclk2_en156_reg_rep__10_0\ => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_16\,
      \rxusrclk2_en156_reg_rep__10_1\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c1\,
      \rxusrclk2_en156_reg_rep__10_2\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c2\,
      \rxusrclk2_en156_reg_rep__10_3\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c3\,
      \rxusrclk2_en156_reg_rep__10_4\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c4\,
      \rxusrclk2_en156_reg_rep__10_5\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c5\,
      \rxusrclk2_en156_reg_rep__10_6\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c6\,
      \rxusrclk2_en156_reg_rep__10_7\(0) => \rx_pcs_i/rx_decoder_i/mcp1_dec_c7\,
      \rxusrclk2_en156_reg_rep__11\ => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_14\,
      \rxusrclk2_en156_reg_rep__2\(1) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_3\,
      \rxusrclk2_en156_reg_rep__2\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_4\,
      \rxusrclk2_en156_reg_rep__3\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_6\,
      \rxusrclk2_en156_reg_rep__5\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_9\,
      \rxusrclk2_en156_reg_rep__6\(1) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7\,
      \rxusrclk2_en156_reg_rep__6\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_8\,
      \rxusrclk2_en156_reg_rep__7\(1) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_10\,
      \rxusrclk2_en156_reg_rep__7\(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_11\,
      signal_detect => signal_detect,
      tx_66_fifo(64 downto 0) => tx_66_scr_int(65 downto 1),
      \tx_test_patt_seed_sel_reg[1]\(0) => \tx_pcs_i/tx_test_patt_seed_sel\(0),
      \xgmii_txd_reg_reg[63]\(63 downto 0) => xgmii_txd_reg(63 downto 0)
    );
pma_pmd_reset_clear_core_intr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => resetdone,
      Q => pcs_reset_clear_core_intr,
      R => '0'
    );
prbs31_rx_enable_core_rega_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => prbs31_rx_enable_core_int,
      Q => prbs31_rx_enable_core_rega,
      R => '0'
    );
prbs31_rx_enable_core_regb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => prbs31_rx_enable_core_int,
      Q => prbs31_rx_enable_core_regb,
      R => '0'
    );
prbs31_tx_enable_core_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => prbs31_tx_enable_core_int,
      Q => prbs31_tx_enable_core_reg,
      R => '0'
    );
\rx_gt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxc(0),
      Q => rx_gt(0),
      R => '0'
    );
\rx_gt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(8),
      Q => rx_gt(10),
      R => '0'
    );
\rx_gt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(9),
      Q => rx_gt(11),
      R => '0'
    );
\rx_gt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(10),
      Q => rx_gt(12),
      R => '0'
    );
\rx_gt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(11),
      Q => rx_gt(13),
      R => '0'
    );
\rx_gt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(12),
      Q => rx_gt(14),
      R => '0'
    );
\rx_gt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(13),
      Q => rx_gt(15),
      R => '0'
    );
\rx_gt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(14),
      Q => rx_gt(16),
      R => '0'
    );
\rx_gt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(15),
      Q => rx_gt(17),
      R => '0'
    );
\rx_gt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(16),
      Q => rx_gt(18),
      R => '0'
    );
\rx_gt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(17),
      Q => rx_gt(19),
      R => '0'
    );
\rx_gt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxc(1),
      Q => rx_gt(1),
      R => '0'
    );
\rx_gt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(18),
      Q => rx_gt(20),
      R => '0'
    );
\rx_gt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(19),
      Q => rx_gt(21),
      R => '0'
    );
\rx_gt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(20),
      Q => rx_gt(22),
      R => '0'
    );
\rx_gt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(21),
      Q => rx_gt(23),
      R => '0'
    );
\rx_gt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(22),
      Q => rx_gt(24),
      R => '0'
    );
\rx_gt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(23),
      Q => rx_gt(25),
      R => '0'
    );
\rx_gt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(24),
      Q => rx_gt(26),
      R => '0'
    );
\rx_gt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(25),
      Q => rx_gt(27),
      R => '0'
    );
\rx_gt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(26),
      Q => rx_gt(28),
      R => '0'
    );
\rx_gt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(27),
      Q => rx_gt(29),
      R => '0'
    );
\rx_gt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(0),
      Q => rx_gt(2),
      R => '0'
    );
\rx_gt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(28),
      Q => rx_gt(30),
      R => '0'
    );
\rx_gt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(29),
      Q => rx_gt(31),
      R => '0'
    );
\rx_gt_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(30),
      Q => rx_gt(32),
      R => '0'
    );
\rx_gt_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(31),
      Q => rx_gt(33),
      R => '0'
    );
\rx_gt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(1),
      Q => rx_gt(3),
      R => '0'
    );
\rx_gt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(2),
      Q => rx_gt(4),
      R => '0'
    );
\rx_gt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(3),
      Q => rx_gt(5),
      R => '0'
    );
\rx_gt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(4),
      Q => rx_gt(6),
      R => '0'
    );
\rx_gt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(5),
      Q => rx_gt(7),
      R => '0'
    );
\rx_gt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(6),
      Q => rx_gt(8),
      R => '0'
    );
\rx_gt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxd(7),
      Q => rx_gt(9),
      R => '0'
    );
rx_test_mode_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_7\,
      D => rx_test_mode_int,
      Q => rx_test_mode_int_reg,
      R => '0'
    );
rxdatavalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxc(2),
      Q => \^rxdatavalid\,
      R => '0'
    );
rxheadervalid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk2,
      CE => '1',
      D => gt_rxc(3),
      Q => \^rxheadervalid\,
      R => '0'
    );
rxusrclk2_coreclk_resyncs_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_g_resyncs
     port map (
      b_lock => b_lock,
      core_status(0) => \^core_status\(0),
      coreclk => coreclk,
      hiber => hiber,
      pcs_hi_ber_core_int => pcs_hi_ber_core_int,
      pcs_rx_link_up_core_reg => pcs_rx_link_up_core_reg,
      pcs_rx_link_up_core_sync_int => pcs_rx_link_up_core_sync_int
    );
synch_4: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_21
     port map (
      tx_disable => tx_disable,
      tx_disable_int => tx_disable_int,
      txusrclk2 => txusrclk2
    );
synch_5: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_synchronizer_22
     port map (
      coreclk => coreclk,
      signal_detect => signal_detect,
      signal_detect_sync => signal_detect_sync
    );
test_err_block_counter_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_rxusrclk2_coreclk_counter_resync_23
     port map (
      coreclk => coreclk,
      counter_out => pcs_test_pattern_error_count_control_core_int,
      err_block_count_inc => err_block_count_inc,
      \out\(0) => \^out\(0),
      rx_test_mode_int_reg => rx_test_mode_int_reg,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      \rxusrclk2_en156_reg_rep__10\ => \G_7SERIES_RXRATECOUNTER.rxratecounter_i_n_13\
    );
\xgmii_txc_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(0),
      Q => xgmii_txc_reg2(0),
      R => '0'
    );
\xgmii_txc_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(1),
      Q => xgmii_txc_reg2(1),
      R => '0'
    );
\xgmii_txc_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(2),
      Q => xgmii_txc_reg2(2),
      R => '0'
    );
\xgmii_txc_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(3),
      Q => xgmii_txc_reg2(3),
      R => '0'
    );
\xgmii_txc_reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(4),
      Q => xgmii_txc_reg2(4),
      R => '0'
    );
\xgmii_txc_reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(5),
      Q => xgmii_txc_reg2(5),
      R => '0'
    );
\xgmii_txc_reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(6),
      Q => xgmii_txc_reg2(6),
      R => '0'
    );
\xgmii_txc_reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(7),
      Q => xgmii_txc_reg2(7),
      R => '0'
    );
\xgmii_txc_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(0),
      Q => xgmii_txc_reg(0),
      R => '0'
    );
\xgmii_txc_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(1),
      Q => xgmii_txc_reg(1),
      R => '0'
    );
\xgmii_txc_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(2),
      Q => xgmii_txc_reg(2),
      R => '0'
    );
\xgmii_txc_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(3),
      Q => xgmii_txc_reg(3),
      R => '0'
    );
\xgmii_txc_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(4),
      Q => xgmii_txc_reg(4),
      R => '0'
    );
\xgmii_txc_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(5),
      Q => xgmii_txc_reg(5),
      R => '0'
    );
\xgmii_txc_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(6),
      Q => xgmii_txc_reg(6),
      R => '0'
    );
\xgmii_txc_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txc(7),
      Q => xgmii_txc_reg(7),
      R => '0'
    );
\xgmii_txd_reg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(0),
      Q => xgmii_txd_reg2(0),
      R => '0'
    );
\xgmii_txd_reg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(10),
      Q => xgmii_txd_reg2(10),
      R => '0'
    );
\xgmii_txd_reg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(11),
      Q => xgmii_txd_reg2(11),
      R => '0'
    );
\xgmii_txd_reg2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(12),
      Q => xgmii_txd_reg2(12),
      R => '0'
    );
\xgmii_txd_reg2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(13),
      Q => xgmii_txd_reg2(13),
      R => '0'
    );
\xgmii_txd_reg2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(14),
      Q => xgmii_txd_reg2(14),
      R => '0'
    );
\xgmii_txd_reg2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(15),
      Q => xgmii_txd_reg2(15),
      R => '0'
    );
\xgmii_txd_reg2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(16),
      Q => xgmii_txd_reg2(16),
      R => '0'
    );
\xgmii_txd_reg2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(17),
      Q => xgmii_txd_reg2(17),
      R => '0'
    );
\xgmii_txd_reg2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(18),
      Q => xgmii_txd_reg2(18),
      R => '0'
    );
\xgmii_txd_reg2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(19),
      Q => xgmii_txd_reg2(19),
      R => '0'
    );
\xgmii_txd_reg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(1),
      Q => xgmii_txd_reg2(1),
      R => '0'
    );
\xgmii_txd_reg2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(20),
      Q => xgmii_txd_reg2(20),
      R => '0'
    );
\xgmii_txd_reg2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(21),
      Q => xgmii_txd_reg2(21),
      R => '0'
    );
\xgmii_txd_reg2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(22),
      Q => xgmii_txd_reg2(22),
      R => '0'
    );
\xgmii_txd_reg2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(23),
      Q => xgmii_txd_reg2(23),
      R => '0'
    );
\xgmii_txd_reg2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(24),
      Q => xgmii_txd_reg2(24),
      R => '0'
    );
\xgmii_txd_reg2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(25),
      Q => xgmii_txd_reg2(25),
      R => '0'
    );
\xgmii_txd_reg2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(26),
      Q => xgmii_txd_reg2(26),
      R => '0'
    );
\xgmii_txd_reg2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(27),
      Q => xgmii_txd_reg2(27),
      R => '0'
    );
\xgmii_txd_reg2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(28),
      Q => xgmii_txd_reg2(28),
      R => '0'
    );
\xgmii_txd_reg2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(29),
      Q => xgmii_txd_reg2(29),
      R => '0'
    );
\xgmii_txd_reg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(2),
      Q => xgmii_txd_reg2(2),
      R => '0'
    );
\xgmii_txd_reg2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(30),
      Q => xgmii_txd_reg2(30),
      R => '0'
    );
\xgmii_txd_reg2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(31),
      Q => xgmii_txd_reg2(31),
      R => '0'
    );
\xgmii_txd_reg2_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(32),
      Q => xgmii_txd_reg2(32),
      R => '0'
    );
\xgmii_txd_reg2_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(33),
      Q => xgmii_txd_reg2(33),
      R => '0'
    );
\xgmii_txd_reg2_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(34),
      Q => xgmii_txd_reg2(34),
      R => '0'
    );
\xgmii_txd_reg2_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(35),
      Q => xgmii_txd_reg2(35),
      R => '0'
    );
\xgmii_txd_reg2_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(36),
      Q => xgmii_txd_reg2(36),
      R => '0'
    );
\xgmii_txd_reg2_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(37),
      Q => xgmii_txd_reg2(37),
      R => '0'
    );
\xgmii_txd_reg2_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(38),
      Q => xgmii_txd_reg2(38),
      R => '0'
    );
\xgmii_txd_reg2_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(39),
      Q => xgmii_txd_reg2(39),
      R => '0'
    );
\xgmii_txd_reg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(3),
      Q => xgmii_txd_reg2(3),
      R => '0'
    );
\xgmii_txd_reg2_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(40),
      Q => xgmii_txd_reg2(40),
      R => '0'
    );
\xgmii_txd_reg2_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(41),
      Q => xgmii_txd_reg2(41),
      R => '0'
    );
\xgmii_txd_reg2_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(42),
      Q => xgmii_txd_reg2(42),
      R => '0'
    );
\xgmii_txd_reg2_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(43),
      Q => xgmii_txd_reg2(43),
      R => '0'
    );
\xgmii_txd_reg2_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(44),
      Q => xgmii_txd_reg2(44),
      R => '0'
    );
\xgmii_txd_reg2_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(45),
      Q => xgmii_txd_reg2(45),
      R => '0'
    );
\xgmii_txd_reg2_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(46),
      Q => xgmii_txd_reg2(46),
      R => '0'
    );
\xgmii_txd_reg2_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(47),
      Q => xgmii_txd_reg2(47),
      R => '0'
    );
\xgmii_txd_reg2_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(48),
      Q => xgmii_txd_reg2(48),
      R => '0'
    );
\xgmii_txd_reg2_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(49),
      Q => xgmii_txd_reg2(49),
      R => '0'
    );
\xgmii_txd_reg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(4),
      Q => xgmii_txd_reg2(4),
      R => '0'
    );
\xgmii_txd_reg2_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(50),
      Q => xgmii_txd_reg2(50),
      R => '0'
    );
\xgmii_txd_reg2_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(51),
      Q => xgmii_txd_reg2(51),
      R => '0'
    );
\xgmii_txd_reg2_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(52),
      Q => xgmii_txd_reg2(52),
      R => '0'
    );
\xgmii_txd_reg2_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(53),
      Q => xgmii_txd_reg2(53),
      R => '0'
    );
\xgmii_txd_reg2_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(54),
      Q => xgmii_txd_reg2(54),
      R => '0'
    );
\xgmii_txd_reg2_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(55),
      Q => xgmii_txd_reg2(55),
      R => '0'
    );
\xgmii_txd_reg2_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(56),
      Q => xgmii_txd_reg2(56),
      R => '0'
    );
\xgmii_txd_reg2_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(57),
      Q => xgmii_txd_reg2(57),
      R => '0'
    );
\xgmii_txd_reg2_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(58),
      Q => xgmii_txd_reg2(58),
      R => '0'
    );
\xgmii_txd_reg2_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(59),
      Q => xgmii_txd_reg2(59),
      R => '0'
    );
\xgmii_txd_reg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(5),
      Q => xgmii_txd_reg2(5),
      R => '0'
    );
\xgmii_txd_reg2_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(60),
      Q => xgmii_txd_reg2(60),
      R => '0'
    );
\xgmii_txd_reg2_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(61),
      Q => xgmii_txd_reg2(61),
      R => '0'
    );
\xgmii_txd_reg2_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(62),
      Q => xgmii_txd_reg2(62),
      R => '0'
    );
\xgmii_txd_reg2_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(63),
      Q => xgmii_txd_reg2(63),
      R => '0'
    );
\xgmii_txd_reg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(6),
      Q => xgmii_txd_reg2(6),
      R => '0'
    );
\xgmii_txd_reg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(7),
      Q => xgmii_txd_reg2(7),
      R => '0'
    );
\xgmii_txd_reg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(8),
      Q => xgmii_txd_reg2(8),
      R => '0'
    );
\xgmii_txd_reg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(9),
      Q => xgmii_txd_reg2(9),
      R => '0'
    );
\xgmii_txd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(0),
      Q => xgmii_txd_reg(0),
      R => '0'
    );
\xgmii_txd_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(10),
      Q => xgmii_txd_reg(10),
      R => '0'
    );
\xgmii_txd_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(11),
      Q => xgmii_txd_reg(11),
      R => '0'
    );
\xgmii_txd_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(12),
      Q => xgmii_txd_reg(12),
      R => '0'
    );
\xgmii_txd_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(13),
      Q => xgmii_txd_reg(13),
      R => '0'
    );
\xgmii_txd_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(14),
      Q => xgmii_txd_reg(14),
      R => '0'
    );
\xgmii_txd_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(15),
      Q => xgmii_txd_reg(15),
      R => '0'
    );
\xgmii_txd_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(16),
      Q => xgmii_txd_reg(16),
      R => '0'
    );
\xgmii_txd_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(17),
      Q => xgmii_txd_reg(17),
      R => '0'
    );
\xgmii_txd_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(18),
      Q => xgmii_txd_reg(18),
      R => '0'
    );
\xgmii_txd_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(19),
      Q => xgmii_txd_reg(19),
      R => '0'
    );
\xgmii_txd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(1),
      Q => xgmii_txd_reg(1),
      R => '0'
    );
\xgmii_txd_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(20),
      Q => xgmii_txd_reg(20),
      R => '0'
    );
\xgmii_txd_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(21),
      Q => xgmii_txd_reg(21),
      R => '0'
    );
\xgmii_txd_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(22),
      Q => xgmii_txd_reg(22),
      R => '0'
    );
\xgmii_txd_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(23),
      Q => xgmii_txd_reg(23),
      R => '0'
    );
\xgmii_txd_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(24),
      Q => xgmii_txd_reg(24),
      R => '0'
    );
\xgmii_txd_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(25),
      Q => xgmii_txd_reg(25),
      R => '0'
    );
\xgmii_txd_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(26),
      Q => xgmii_txd_reg(26),
      R => '0'
    );
\xgmii_txd_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(27),
      Q => xgmii_txd_reg(27),
      R => '0'
    );
\xgmii_txd_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(28),
      Q => xgmii_txd_reg(28),
      R => '0'
    );
\xgmii_txd_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(29),
      Q => xgmii_txd_reg(29),
      R => '0'
    );
\xgmii_txd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(2),
      Q => xgmii_txd_reg(2),
      R => '0'
    );
\xgmii_txd_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(30),
      Q => xgmii_txd_reg(30),
      R => '0'
    );
\xgmii_txd_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(31),
      Q => xgmii_txd_reg(31),
      R => '0'
    );
\xgmii_txd_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(32),
      Q => xgmii_txd_reg(32),
      R => '0'
    );
\xgmii_txd_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(33),
      Q => xgmii_txd_reg(33),
      R => '0'
    );
\xgmii_txd_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(34),
      Q => xgmii_txd_reg(34),
      R => '0'
    );
\xgmii_txd_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(35),
      Q => xgmii_txd_reg(35),
      R => '0'
    );
\xgmii_txd_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(36),
      Q => xgmii_txd_reg(36),
      R => '0'
    );
\xgmii_txd_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(37),
      Q => xgmii_txd_reg(37),
      R => '0'
    );
\xgmii_txd_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(38),
      Q => xgmii_txd_reg(38),
      R => '0'
    );
\xgmii_txd_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(39),
      Q => xgmii_txd_reg(39),
      R => '0'
    );
\xgmii_txd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(3),
      Q => xgmii_txd_reg(3),
      R => '0'
    );
\xgmii_txd_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(40),
      Q => xgmii_txd_reg(40),
      R => '0'
    );
\xgmii_txd_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(41),
      Q => xgmii_txd_reg(41),
      R => '0'
    );
\xgmii_txd_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(42),
      Q => xgmii_txd_reg(42),
      R => '0'
    );
\xgmii_txd_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(43),
      Q => xgmii_txd_reg(43),
      R => '0'
    );
\xgmii_txd_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(44),
      Q => xgmii_txd_reg(44),
      R => '0'
    );
\xgmii_txd_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(45),
      Q => xgmii_txd_reg(45),
      R => '0'
    );
\xgmii_txd_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(46),
      Q => xgmii_txd_reg(46),
      R => '0'
    );
\xgmii_txd_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(47),
      Q => xgmii_txd_reg(47),
      R => '0'
    );
\xgmii_txd_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(48),
      Q => xgmii_txd_reg(48),
      R => '0'
    );
\xgmii_txd_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(49),
      Q => xgmii_txd_reg(49),
      R => '0'
    );
\xgmii_txd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(4),
      Q => xgmii_txd_reg(4),
      R => '0'
    );
\xgmii_txd_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(50),
      Q => xgmii_txd_reg(50),
      R => '0'
    );
\xgmii_txd_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(51),
      Q => xgmii_txd_reg(51),
      R => '0'
    );
\xgmii_txd_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(52),
      Q => xgmii_txd_reg(52),
      R => '0'
    );
\xgmii_txd_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(53),
      Q => xgmii_txd_reg(53),
      R => '0'
    );
\xgmii_txd_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(54),
      Q => xgmii_txd_reg(54),
      R => '0'
    );
\xgmii_txd_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(55),
      Q => xgmii_txd_reg(55),
      R => '0'
    );
\xgmii_txd_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(56),
      Q => xgmii_txd_reg(56),
      R => '0'
    );
\xgmii_txd_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(57),
      Q => xgmii_txd_reg(57),
      R => '0'
    );
\xgmii_txd_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(58),
      Q => xgmii_txd_reg(58),
      R => '0'
    );
\xgmii_txd_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(59),
      Q => xgmii_txd_reg(59),
      R => '0'
    );
\xgmii_txd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(5),
      Q => xgmii_txd_reg(5),
      R => '0'
    );
\xgmii_txd_reg_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(60),
      Q => xgmii_txd_reg(60),
      R => '0'
    );
\xgmii_txd_reg_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(61),
      Q => xgmii_txd_reg(61),
      R => '0'
    );
\xgmii_txd_reg_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(62),
      Q => xgmii_txd_reg(62),
      R => '0'
    );
\xgmii_txd_reg_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(63),
      Q => xgmii_txd_reg(63),
      R => '0'
    );
\xgmii_txd_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(6),
      Q => xgmii_txd_reg(6),
      R => '0'
    );
\xgmii_txd_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(7),
      Q => xgmii_txd_reg(7),
      R => '0'
    );
\xgmii_txd_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(8),
      Q => xgmii_txd_reg(8),
      R => '0'
    );
\xgmii_txd_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => xgmii_txd(9),
      Q => xgmii_txd_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_baser_gen is
  port (
    drp_den : out STD_LOGIC;
    drp_daddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]\ : out STD_LOGIC;
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    loopback_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    drp_req : out STD_LOGIC;
    drp_dwe : out STD_LOGIC;
    rx_prbs31_en : out STD_LOGIC;
    tx_disable : out STD_LOGIC;
    tx_prbs31_en : out STD_LOGIC;
    gt_txd : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_slip : out STD_LOGIC;
    core_in_testmode : out STD_LOGIC;
    clear_rx_prbs_err_count : out STD_LOGIC;
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txreset_txusrclk2 : in STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    areset_coreclk : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    drp_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dclk : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    drp_drdy : in STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    dclk_reset : in STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    resetdone : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxd : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_baser_gen : entity is "ten_gig_eth_pcs_pma_v6_0_3_baser_gen";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_baser_gen;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_baser_gen is
  signal \G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0\ : STD_LOGIC;
  signal rxdatavalid : STD_LOGIC;
  signal rxheadervalid : STD_LOGIC;
begin
\BASER.ten_gig_eth_pcs_pma_inst\: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_baser_top
     port map (
      E(0) => \G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0\,
      areset_coreclk => areset_coreclk,
      clear_rx_prbs_err_count => clear_rx_prbs_err_count,
      core_in_testmode => core_in_testmode,
      core_status(0) => core_status(0),
      coreclk => coreclk,
      dclk => dclk,
      dclk_reset => dclk_reset,
      drp_daddr(15 downto 0) => drp_daddr(15 downto 0),
      drp_den => drp_den,
      drp_di(15 downto 0) => drp_di(15 downto 0),
      drp_drdy => drp_drdy,
      drp_drpdo(15 downto 0) => drp_drpdo(15 downto 0),
      drp_dwe => drp_dwe,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      gt_rxc(3 downto 0) => gt_rxc(3 downto 0),
      gt_rxd(31 downto 0) => gt_rxd(31 downto 0),
      gt_slip => gt_slip,
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      loopback_ctrl(0) => loopback_ctrl(0),
      mdc => mdc,
      mdio_in => mdio_in,
      mdio_out => mdio_out,
      mdio_tri => mdio_tri,
      \out\(0) => rx_prbs31_en,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      prtad(4 downto 0) => prtad(4 downto 0),
      \q_reg[0]\ => \q_reg[0]\,
      \q_reg[2]\ => SR(0),
      reset => reset,
      resetdone => resetdone,
      rxdatavalid => rxdatavalid,
      rxheadervalid => rxheadervalid,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect,
      tx_disable => tx_disable,
      tx_prbs31_en => tx_prbs31_en,
      txreset_txusrclk2 => txreset_txusrclk2,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
\rx_66_out[33]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxdatavalid,
      I1 => rxheadervalid,
      O => \G_7SERIES_RXRATECOUNTER.rxratecounter_i/rx_66_out_reg0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_wrapper is
  port (
    drp_den : out STD_LOGIC;
    drp_daddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \q_reg[2]\ : out STD_LOGIC;
    core_status : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[0]\ : out STD_LOGIC;
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    loopback_ctrl : out STD_LOGIC_VECTOR ( 0 to 0 );
    drp_req : out STD_LOGIC;
    drp_dwe : out STD_LOGIC;
    rx_prbs31_en : out STD_LOGIC;
    tx_disable : out STD_LOGIC;
    tx_prbs31_en : out STD_LOGIC;
    gt_txd : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_slip : out STD_LOGIC;
    core_in_testmode : out STD_LOGIC;
    clear_rx_prbs_err_count : out STD_LOGIC;
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txreset_txusrclk2 : in STD_LOGIC;
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    areset_coreclk : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    reset : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    drp_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dclk : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    drp_drdy : in STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    dclk_reset : in STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    resetdone : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxc : in STD_LOGIC_VECTOR ( 3 downto 0 );
    gt_rxd : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_wrapper : entity is "ten_gig_eth_pcs_pma_v6_0_3_wrapper";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_wrapper;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_wrapper is
begin
\G_IS_BASER.ten_gig_eth_pcs_pma_inst\: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_baser_gen
     port map (
      SR(0) => \q_reg[2]\,
      areset_coreclk => areset_coreclk,
      clear_rx_prbs_err_count => clear_rx_prbs_err_count,
      core_in_testmode => core_in_testmode,
      core_status(0) => core_status(0),
      coreclk => coreclk,
      dclk => dclk,
      dclk_reset => dclk_reset,
      drp_daddr(15 downto 0) => drp_daddr(15 downto 0),
      drp_den => drp_den,
      drp_di(15 downto 0) => drp_di(15 downto 0),
      drp_drdy => drp_drdy,
      drp_drpdo(15 downto 0) => drp_drpdo(15 downto 0),
      drp_dwe => drp_dwe,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      gt_rxc(3 downto 0) => gt_rxc(3 downto 0),
      gt_rxd(31 downto 0) => gt_rxd(31 downto 0),
      gt_slip => gt_slip,
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      loopback_ctrl(0) => loopback_ctrl(0),
      mdc => mdc,
      mdio_in => mdio_in,
      mdio_out => mdio_out,
      mdio_tri => mdio_tri,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      prtad(4 downto 0) => prtad(4 downto 0),
      \q_reg[0]\ => \q_reg[0]\,
      reset => reset,
      resetdone => resetdone,
      rx_prbs31_en => rx_prbs31_en,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect,
      tx_disable => tx_disable,
      tx_prbs31_en => tx_prbs31_en,
      txreset_txusrclk2 => txreset_txusrclk2,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 is
  port (
    reset : in STD_LOGIC;
    areset_coreclk : in STD_LOGIC;
    txreset_txusrclk2 : in STD_LOGIC;
    rxreset_rxusrclk2 : in STD_LOGIC;
    areset_rxusrclk2 : in STD_LOGIC;
    dclk_reset : in STD_LOGIC;
    lfreset : in STD_LOGIC;
    pma_resetout : out STD_LOGIC;
    pcs_resetout : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    rxusrclk2 : in STD_LOGIC;
    dclk : in STD_LOGIC;
    fr_clk : in STD_LOGIC;
    sim_speedup_control : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 535 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 447 downto 0 );
    core_status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    resetdone : in STD_LOGIC;
    gt_txd : out STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_txc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_rxd : in STD_LOGIC_VECTOR ( 31 downto 0 );
    gt_rxc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gt_slip : out STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    drp_den : out STD_LOGIC;
    drp_dwe : out STD_LOGIC;
    drp_daddr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy : in STD_LOGIC;
    drp_drpdo : in STD_LOGIC_VECTOR ( 15 downto 0 );
    signal_detect : in STD_LOGIC;
    tx_fault : in STD_LOGIC;
    tx_disable : out STD_LOGIC;
    is_eval : out STD_LOGIC;
    gt_progdiv_reset : out STD_LOGIC;
    tx_prbs31_en : out STD_LOGIC;
    rx_prbs31_en : out STD_LOGIC;
    core_in_testmode : out STD_LOGIC;
    clear_rx_prbs_err_count : out STD_LOGIC;
    loopback_ctrl : out STD_LOGIC_VECTOR ( 2 downto 0 );
    an_enable : in STD_LOGIC;
    coeff_minus_1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    coeff_plus_1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    coeff_zero : out STD_LOGIC_VECTOR ( 6 downto 0 );
    txdiffctrl : out STD_LOGIC_VECTOR ( 4 downto 0 );
    training_enable : in STD_LOGIC;
    training_addr : in STD_LOGIC_VECTOR ( 20 downto 0 );
    training_rnw : in STD_LOGIC;
    training_wrdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    training_ipif_cs : in STD_LOGIC;
    training_drp_cs : in STD_LOGIC;
    training_rddata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    training_rdack : out STD_LOGIC;
    training_wrack : out STD_LOGIC;
    systemtimer_s_field : in STD_LOGIC_VECTOR ( 47 downto 0 );
    systemtimer_ns_field : in STD_LOGIC_VECTOR ( 31 downto 0 );
    correction_timer : in STD_LOGIC_VECTOR ( 63 downto 0 );
    rxphy_s_field : out STD_LOGIC_VECTOR ( 47 downto 0 );
    rxphy_ns_field : out STD_LOGIC_VECTOR ( 35 downto 0 );
    rxphy_correction_timer : out STD_LOGIC_VECTOR ( 63 downto 0 );
    txphy_async_gb_latency : out STD_LOGIC_VECTOR ( 15 downto 0 );
    gt_rxstartofseq : in STD_LOGIC;
    gt_latclk : in STD_LOGIC
  );
  attribute C_1588 : integer;
  attribute C_1588 of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 : entity is 0;
  attribute C_DP_WIDTH : integer;
  attribute C_DP_WIDTH of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 : entity is 64;
  attribute C_GTIF_WIDTH : integer;
  attribute C_GTIF_WIDTH of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 : entity is 32;
  attribute C_GTTYPE : integer;
  attribute C_GTTYPE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 : entity is 1;
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 : entity is "1'b0";
  attribute C_HAS_FEC : string;
  attribute C_HAS_FEC of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 : entity is "1'b0";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 : entity is "1'b1";
  attribute C_IS_32BIT : string;
  attribute C_IS_32BIT of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 : entity is "1'b0";
  attribute C_IS_KR : string;
  attribute C_IS_KR of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 : entity is "1'b0";
  attribute C_NO_EBUFF : string;
  attribute C_NO_EBUFF of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 : entity is "1'b0";
  attribute C_REFCLKRATE : integer;
  attribute C_REFCLKRATE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 : entity is 156;
  attribute C_SPEED10_25 : integer;
  attribute C_SPEED10_25 of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 : entity is 10;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 : entity is "ten_gig_eth_pcs_pma_v6_0_3";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3 is
  signal \<const0>\ : STD_LOGIC;
  signal \^core_status\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^loopback_ctrl\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  coeff_minus_1(4) <= \<const0>\;
  coeff_minus_1(3) <= \<const0>\;
  coeff_minus_1(2) <= \<const0>\;
  coeff_minus_1(1) <= \<const0>\;
  coeff_minus_1(0) <= \<const0>\;
  coeff_plus_1(4) <= \<const0>\;
  coeff_plus_1(3) <= \<const0>\;
  coeff_plus_1(2) <= \<const0>\;
  coeff_plus_1(1) <= \<const0>\;
  coeff_plus_1(0) <= \<const0>\;
  coeff_zero(6) <= \<const0>\;
  coeff_zero(5) <= \<const0>\;
  coeff_zero(4) <= \<const0>\;
  coeff_zero(3) <= \<const0>\;
  coeff_zero(2) <= \<const0>\;
  coeff_zero(1) <= \<const0>\;
  coeff_zero(0) <= \<const0>\;
  core_status(7) <= \<const0>\;
  core_status(6) <= \<const0>\;
  core_status(5) <= \<const0>\;
  core_status(4) <= \<const0>\;
  core_status(3) <= \<const0>\;
  core_status(2) <= \<const0>\;
  core_status(1) <= \<const0>\;
  core_status(0) <= \^core_status\(0);
  gt_progdiv_reset <= \<const0>\;
  is_eval <= \<const0>\;
  loopback_ctrl(2) <= \<const0>\;
  loopback_ctrl(1) <= \^loopback_ctrl\(1);
  loopback_ctrl(0) <= \<const0>\;
  rxphy_correction_timer(63) <= \<const0>\;
  rxphy_correction_timer(62) <= \<const0>\;
  rxphy_correction_timer(61) <= \<const0>\;
  rxphy_correction_timer(60) <= \<const0>\;
  rxphy_correction_timer(59) <= \<const0>\;
  rxphy_correction_timer(58) <= \<const0>\;
  rxphy_correction_timer(57) <= \<const0>\;
  rxphy_correction_timer(56) <= \<const0>\;
  rxphy_correction_timer(55) <= \<const0>\;
  rxphy_correction_timer(54) <= \<const0>\;
  rxphy_correction_timer(53) <= \<const0>\;
  rxphy_correction_timer(52) <= \<const0>\;
  rxphy_correction_timer(51) <= \<const0>\;
  rxphy_correction_timer(50) <= \<const0>\;
  rxphy_correction_timer(49) <= \<const0>\;
  rxphy_correction_timer(48) <= \<const0>\;
  rxphy_correction_timer(47) <= \<const0>\;
  rxphy_correction_timer(46) <= \<const0>\;
  rxphy_correction_timer(45) <= \<const0>\;
  rxphy_correction_timer(44) <= \<const0>\;
  rxphy_correction_timer(43) <= \<const0>\;
  rxphy_correction_timer(42) <= \<const0>\;
  rxphy_correction_timer(41) <= \<const0>\;
  rxphy_correction_timer(40) <= \<const0>\;
  rxphy_correction_timer(39) <= \<const0>\;
  rxphy_correction_timer(38) <= \<const0>\;
  rxphy_correction_timer(37) <= \<const0>\;
  rxphy_correction_timer(36) <= \<const0>\;
  rxphy_correction_timer(35) <= \<const0>\;
  rxphy_correction_timer(34) <= \<const0>\;
  rxphy_correction_timer(33) <= \<const0>\;
  rxphy_correction_timer(32) <= \<const0>\;
  rxphy_correction_timer(31) <= \<const0>\;
  rxphy_correction_timer(30) <= \<const0>\;
  rxphy_correction_timer(29) <= \<const0>\;
  rxphy_correction_timer(28) <= \<const0>\;
  rxphy_correction_timer(27) <= \<const0>\;
  rxphy_correction_timer(26) <= \<const0>\;
  rxphy_correction_timer(25) <= \<const0>\;
  rxphy_correction_timer(24) <= \<const0>\;
  rxphy_correction_timer(23) <= \<const0>\;
  rxphy_correction_timer(22) <= \<const0>\;
  rxphy_correction_timer(21) <= \<const0>\;
  rxphy_correction_timer(20) <= \<const0>\;
  rxphy_correction_timer(19) <= \<const0>\;
  rxphy_correction_timer(18) <= \<const0>\;
  rxphy_correction_timer(17) <= \<const0>\;
  rxphy_correction_timer(16) <= \<const0>\;
  rxphy_correction_timer(15) <= \<const0>\;
  rxphy_correction_timer(14) <= \<const0>\;
  rxphy_correction_timer(13) <= \<const0>\;
  rxphy_correction_timer(12) <= \<const0>\;
  rxphy_correction_timer(11) <= \<const0>\;
  rxphy_correction_timer(10) <= \<const0>\;
  rxphy_correction_timer(9) <= \<const0>\;
  rxphy_correction_timer(8) <= \<const0>\;
  rxphy_correction_timer(7) <= \<const0>\;
  rxphy_correction_timer(6) <= \<const0>\;
  rxphy_correction_timer(5) <= \<const0>\;
  rxphy_correction_timer(4) <= \<const0>\;
  rxphy_correction_timer(3) <= \<const0>\;
  rxphy_correction_timer(2) <= \<const0>\;
  rxphy_correction_timer(1) <= \<const0>\;
  rxphy_correction_timer(0) <= \<const0>\;
  rxphy_ns_field(35) <= \<const0>\;
  rxphy_ns_field(34) <= \<const0>\;
  rxphy_ns_field(33) <= \<const0>\;
  rxphy_ns_field(32) <= \<const0>\;
  rxphy_ns_field(31) <= \<const0>\;
  rxphy_ns_field(30) <= \<const0>\;
  rxphy_ns_field(29) <= \<const0>\;
  rxphy_ns_field(28) <= \<const0>\;
  rxphy_ns_field(27) <= \<const0>\;
  rxphy_ns_field(26) <= \<const0>\;
  rxphy_ns_field(25) <= \<const0>\;
  rxphy_ns_field(24) <= \<const0>\;
  rxphy_ns_field(23) <= \<const0>\;
  rxphy_ns_field(22) <= \<const0>\;
  rxphy_ns_field(21) <= \<const0>\;
  rxphy_ns_field(20) <= \<const0>\;
  rxphy_ns_field(19) <= \<const0>\;
  rxphy_ns_field(18) <= \<const0>\;
  rxphy_ns_field(17) <= \<const0>\;
  rxphy_ns_field(16) <= \<const0>\;
  rxphy_ns_field(15) <= \<const0>\;
  rxphy_ns_field(14) <= \<const0>\;
  rxphy_ns_field(13) <= \<const0>\;
  rxphy_ns_field(12) <= \<const0>\;
  rxphy_ns_field(11) <= \<const0>\;
  rxphy_ns_field(10) <= \<const0>\;
  rxphy_ns_field(9) <= \<const0>\;
  rxphy_ns_field(8) <= \<const0>\;
  rxphy_ns_field(7) <= \<const0>\;
  rxphy_ns_field(6) <= \<const0>\;
  rxphy_ns_field(5) <= \<const0>\;
  rxphy_ns_field(4) <= \<const0>\;
  rxphy_ns_field(3) <= \<const0>\;
  rxphy_ns_field(2) <= \<const0>\;
  rxphy_ns_field(1) <= \<const0>\;
  rxphy_ns_field(0) <= \<const0>\;
  rxphy_s_field(47) <= \<const0>\;
  rxphy_s_field(46) <= \<const0>\;
  rxphy_s_field(45) <= \<const0>\;
  rxphy_s_field(44) <= \<const0>\;
  rxphy_s_field(43) <= \<const0>\;
  rxphy_s_field(42) <= \<const0>\;
  rxphy_s_field(41) <= \<const0>\;
  rxphy_s_field(40) <= \<const0>\;
  rxphy_s_field(39) <= \<const0>\;
  rxphy_s_field(38) <= \<const0>\;
  rxphy_s_field(37) <= \<const0>\;
  rxphy_s_field(36) <= \<const0>\;
  rxphy_s_field(35) <= \<const0>\;
  rxphy_s_field(34) <= \<const0>\;
  rxphy_s_field(33) <= \<const0>\;
  rxphy_s_field(32) <= \<const0>\;
  rxphy_s_field(31) <= \<const0>\;
  rxphy_s_field(30) <= \<const0>\;
  rxphy_s_field(29) <= \<const0>\;
  rxphy_s_field(28) <= \<const0>\;
  rxphy_s_field(27) <= \<const0>\;
  rxphy_s_field(26) <= \<const0>\;
  rxphy_s_field(25) <= \<const0>\;
  rxphy_s_field(24) <= \<const0>\;
  rxphy_s_field(23) <= \<const0>\;
  rxphy_s_field(22) <= \<const0>\;
  rxphy_s_field(21) <= \<const0>\;
  rxphy_s_field(20) <= \<const0>\;
  rxphy_s_field(19) <= \<const0>\;
  rxphy_s_field(18) <= \<const0>\;
  rxphy_s_field(17) <= \<const0>\;
  rxphy_s_field(16) <= \<const0>\;
  rxphy_s_field(15) <= \<const0>\;
  rxphy_s_field(14) <= \<const0>\;
  rxphy_s_field(13) <= \<const0>\;
  rxphy_s_field(12) <= \<const0>\;
  rxphy_s_field(11) <= \<const0>\;
  rxphy_s_field(10) <= \<const0>\;
  rxphy_s_field(9) <= \<const0>\;
  rxphy_s_field(8) <= \<const0>\;
  rxphy_s_field(7) <= \<const0>\;
  rxphy_s_field(6) <= \<const0>\;
  rxphy_s_field(5) <= \<const0>\;
  rxphy_s_field(4) <= \<const0>\;
  rxphy_s_field(3) <= \<const0>\;
  rxphy_s_field(2) <= \<const0>\;
  rxphy_s_field(1) <= \<const0>\;
  rxphy_s_field(0) <= \<const0>\;
  status_vector(447) <= \<const0>\;
  status_vector(446) <= \<const0>\;
  status_vector(445) <= \<const0>\;
  status_vector(444) <= \<const0>\;
  status_vector(443) <= \<const0>\;
  status_vector(442) <= \<const0>\;
  status_vector(441) <= \<const0>\;
  status_vector(440) <= \<const0>\;
  status_vector(439) <= \<const0>\;
  status_vector(438) <= \<const0>\;
  status_vector(437) <= \<const0>\;
  status_vector(436) <= \<const0>\;
  status_vector(435) <= \<const0>\;
  status_vector(434) <= \<const0>\;
  status_vector(433) <= \<const0>\;
  status_vector(432) <= \<const0>\;
  status_vector(431) <= \<const0>\;
  status_vector(430) <= \<const0>\;
  status_vector(429) <= \<const0>\;
  status_vector(428) <= \<const0>\;
  status_vector(427) <= \<const0>\;
  status_vector(426) <= \<const0>\;
  status_vector(425) <= \<const0>\;
  status_vector(424) <= \<const0>\;
  status_vector(423) <= \<const0>\;
  status_vector(422) <= \<const0>\;
  status_vector(421) <= \<const0>\;
  status_vector(420) <= \<const0>\;
  status_vector(419) <= \<const0>\;
  status_vector(418) <= \<const0>\;
  status_vector(417) <= \<const0>\;
  status_vector(416) <= \<const0>\;
  status_vector(415) <= \<const0>\;
  status_vector(414) <= \<const0>\;
  status_vector(413) <= \<const0>\;
  status_vector(412) <= \<const0>\;
  status_vector(411) <= \<const0>\;
  status_vector(410) <= \<const0>\;
  status_vector(409) <= \<const0>\;
  status_vector(408) <= \<const0>\;
  status_vector(407) <= \<const0>\;
  status_vector(406) <= \<const0>\;
  status_vector(405) <= \<const0>\;
  status_vector(404) <= \<const0>\;
  status_vector(403) <= \<const0>\;
  status_vector(402) <= \<const0>\;
  status_vector(401) <= \<const0>\;
  status_vector(400) <= \<const0>\;
  status_vector(399) <= \<const0>\;
  status_vector(398) <= \<const0>\;
  status_vector(397) <= \<const0>\;
  status_vector(396) <= \<const0>\;
  status_vector(395) <= \<const0>\;
  status_vector(394) <= \<const0>\;
  status_vector(393) <= \<const0>\;
  status_vector(392) <= \<const0>\;
  status_vector(391) <= \<const0>\;
  status_vector(390) <= \<const0>\;
  status_vector(389) <= \<const0>\;
  status_vector(388) <= \<const0>\;
  status_vector(387) <= \<const0>\;
  status_vector(386) <= \<const0>\;
  status_vector(385) <= \<const0>\;
  status_vector(384) <= \<const0>\;
  status_vector(383) <= \<const0>\;
  status_vector(382) <= \<const0>\;
  status_vector(381) <= \<const0>\;
  status_vector(380) <= \<const0>\;
  status_vector(379) <= \<const0>\;
  status_vector(378) <= \<const0>\;
  status_vector(377) <= \<const0>\;
  status_vector(376) <= \<const0>\;
  status_vector(375) <= \<const0>\;
  status_vector(374) <= \<const0>\;
  status_vector(373) <= \<const0>\;
  status_vector(372) <= \<const0>\;
  status_vector(371) <= \<const0>\;
  status_vector(370) <= \<const0>\;
  status_vector(369) <= \<const0>\;
  status_vector(368) <= \<const0>\;
  status_vector(367) <= \<const0>\;
  status_vector(366) <= \<const0>\;
  status_vector(365) <= \<const0>\;
  status_vector(364) <= \<const0>\;
  status_vector(363) <= \<const0>\;
  status_vector(362) <= \<const0>\;
  status_vector(361) <= \<const0>\;
  status_vector(360) <= \<const0>\;
  status_vector(359) <= \<const0>\;
  status_vector(358) <= \<const0>\;
  status_vector(357) <= \<const0>\;
  status_vector(356) <= \<const0>\;
  status_vector(355) <= \<const0>\;
  status_vector(354) <= \<const0>\;
  status_vector(353) <= \<const0>\;
  status_vector(352) <= \<const0>\;
  status_vector(351) <= \<const0>\;
  status_vector(350) <= \<const0>\;
  status_vector(349) <= \<const0>\;
  status_vector(348) <= \<const0>\;
  status_vector(347) <= \<const0>\;
  status_vector(346) <= \<const0>\;
  status_vector(345) <= \<const0>\;
  status_vector(344) <= \<const0>\;
  status_vector(343) <= \<const0>\;
  status_vector(342) <= \<const0>\;
  status_vector(341) <= \<const0>\;
  status_vector(340) <= \<const0>\;
  status_vector(339) <= \<const0>\;
  status_vector(338) <= \<const0>\;
  status_vector(337) <= \<const0>\;
  status_vector(336) <= \<const0>\;
  status_vector(335) <= \<const0>\;
  status_vector(334) <= \<const0>\;
  status_vector(333) <= \<const0>\;
  status_vector(332) <= \<const0>\;
  status_vector(331) <= \<const0>\;
  status_vector(330) <= \<const0>\;
  status_vector(329) <= \<const0>\;
  status_vector(328) <= \<const0>\;
  status_vector(327) <= \<const0>\;
  status_vector(326) <= \<const0>\;
  status_vector(325) <= \<const0>\;
  status_vector(324) <= \<const0>\;
  status_vector(323) <= \<const0>\;
  status_vector(322) <= \<const0>\;
  status_vector(321) <= \<const0>\;
  status_vector(320) <= \<const0>\;
  status_vector(319) <= \<const0>\;
  status_vector(318) <= \<const0>\;
  status_vector(317) <= \<const0>\;
  status_vector(316) <= \<const0>\;
  status_vector(315) <= \<const0>\;
  status_vector(314) <= \<const0>\;
  status_vector(313) <= \<const0>\;
  status_vector(312) <= \<const0>\;
  status_vector(311) <= \<const0>\;
  status_vector(310) <= \<const0>\;
  status_vector(309) <= \<const0>\;
  status_vector(308) <= \<const0>\;
  status_vector(307) <= \<const0>\;
  status_vector(306) <= \<const0>\;
  status_vector(305) <= \<const0>\;
  status_vector(304) <= \<const0>\;
  status_vector(303) <= \<const0>\;
  status_vector(302) <= \<const0>\;
  status_vector(301) <= \<const0>\;
  status_vector(300) <= \<const0>\;
  status_vector(299) <= \<const0>\;
  status_vector(298) <= \<const0>\;
  status_vector(297) <= \<const0>\;
  status_vector(296) <= \<const0>\;
  status_vector(295) <= \<const0>\;
  status_vector(294) <= \<const0>\;
  status_vector(293) <= \<const0>\;
  status_vector(292) <= \<const0>\;
  status_vector(291) <= \<const0>\;
  status_vector(290) <= \<const0>\;
  status_vector(289) <= \<const0>\;
  status_vector(288) <= \<const0>\;
  status_vector(287) <= \<const0>\;
  status_vector(286) <= \<const0>\;
  status_vector(285) <= \<const0>\;
  status_vector(284) <= \<const0>\;
  status_vector(283) <= \<const0>\;
  status_vector(282) <= \<const0>\;
  status_vector(281) <= \<const0>\;
  status_vector(280) <= \<const0>\;
  status_vector(279) <= \<const0>\;
  status_vector(278) <= \<const0>\;
  status_vector(277) <= \<const0>\;
  status_vector(276) <= \<const0>\;
  status_vector(275) <= \<const0>\;
  status_vector(274) <= \<const0>\;
  status_vector(273) <= \<const0>\;
  status_vector(272) <= \<const0>\;
  status_vector(271) <= \<const0>\;
  status_vector(270) <= \<const0>\;
  status_vector(269) <= \<const0>\;
  status_vector(268) <= \<const0>\;
  status_vector(267) <= \<const0>\;
  status_vector(266) <= \<const0>\;
  status_vector(265) <= \<const0>\;
  status_vector(264) <= \<const0>\;
  status_vector(263) <= \<const0>\;
  status_vector(262) <= \<const0>\;
  status_vector(261) <= \<const0>\;
  status_vector(260) <= \<const0>\;
  status_vector(259) <= \<const0>\;
  status_vector(258) <= \<const0>\;
  status_vector(257) <= \<const0>\;
  status_vector(256) <= \<const0>\;
  status_vector(255) <= \<const0>\;
  status_vector(254) <= \<const0>\;
  status_vector(253) <= \<const0>\;
  status_vector(252) <= \<const0>\;
  status_vector(251) <= \<const0>\;
  status_vector(250) <= \<const0>\;
  status_vector(249) <= \<const0>\;
  status_vector(248) <= \<const0>\;
  status_vector(247) <= \<const0>\;
  status_vector(246) <= \<const0>\;
  status_vector(245) <= \<const0>\;
  status_vector(244) <= \<const0>\;
  status_vector(243) <= \<const0>\;
  status_vector(242) <= \<const0>\;
  status_vector(241) <= \<const0>\;
  status_vector(240) <= \<const0>\;
  status_vector(239) <= \<const0>\;
  status_vector(238) <= \<const0>\;
  status_vector(237) <= \<const0>\;
  status_vector(236) <= \<const0>\;
  status_vector(235) <= \<const0>\;
  status_vector(234) <= \<const0>\;
  status_vector(233) <= \<const0>\;
  status_vector(232) <= \<const0>\;
  status_vector(231) <= \<const0>\;
  status_vector(230) <= \<const0>\;
  status_vector(229) <= \<const0>\;
  status_vector(228) <= \<const0>\;
  status_vector(227) <= \<const0>\;
  status_vector(226) <= \<const0>\;
  status_vector(225) <= \<const0>\;
  status_vector(224) <= \<const0>\;
  status_vector(223) <= \<const0>\;
  status_vector(222) <= \<const0>\;
  status_vector(221) <= \<const0>\;
  status_vector(220) <= \<const0>\;
  status_vector(219) <= \<const0>\;
  status_vector(218) <= \<const0>\;
  status_vector(217) <= \<const0>\;
  status_vector(216) <= \<const0>\;
  status_vector(215) <= \<const0>\;
  status_vector(214) <= \<const0>\;
  status_vector(213) <= \<const0>\;
  status_vector(212) <= \<const0>\;
  status_vector(211) <= \<const0>\;
  status_vector(210) <= \<const0>\;
  status_vector(209) <= \<const0>\;
  status_vector(208) <= \<const0>\;
  status_vector(207) <= \<const0>\;
  status_vector(206) <= \<const0>\;
  status_vector(205) <= \<const0>\;
  status_vector(204) <= \<const0>\;
  status_vector(203) <= \<const0>\;
  status_vector(202) <= \<const0>\;
  status_vector(201) <= \<const0>\;
  status_vector(200) <= \<const0>\;
  status_vector(199) <= \<const0>\;
  status_vector(198) <= \<const0>\;
  status_vector(197) <= \<const0>\;
  status_vector(196) <= \<const0>\;
  status_vector(195) <= \<const0>\;
  status_vector(194) <= \<const0>\;
  status_vector(193) <= \<const0>\;
  status_vector(192) <= \<const0>\;
  status_vector(191) <= \<const0>\;
  status_vector(190) <= \<const0>\;
  status_vector(189) <= \<const0>\;
  status_vector(188) <= \<const0>\;
  status_vector(187) <= \<const0>\;
  status_vector(186) <= \<const0>\;
  status_vector(185) <= \<const0>\;
  status_vector(184) <= \<const0>\;
  status_vector(183) <= \<const0>\;
  status_vector(182) <= \<const0>\;
  status_vector(181) <= \<const0>\;
  status_vector(180) <= \<const0>\;
  status_vector(179) <= \<const0>\;
  status_vector(178) <= \<const0>\;
  status_vector(177) <= \<const0>\;
  status_vector(176) <= \<const0>\;
  status_vector(175) <= \<const0>\;
  status_vector(174) <= \<const0>\;
  status_vector(173) <= \<const0>\;
  status_vector(172) <= \<const0>\;
  status_vector(171) <= \<const0>\;
  status_vector(170) <= \<const0>\;
  status_vector(169) <= \<const0>\;
  status_vector(168) <= \<const0>\;
  status_vector(167) <= \<const0>\;
  status_vector(166) <= \<const0>\;
  status_vector(165) <= \<const0>\;
  status_vector(164) <= \<const0>\;
  status_vector(163) <= \<const0>\;
  status_vector(162) <= \<const0>\;
  status_vector(161) <= \<const0>\;
  status_vector(160) <= \<const0>\;
  status_vector(159) <= \<const0>\;
  status_vector(158) <= \<const0>\;
  status_vector(157) <= \<const0>\;
  status_vector(156) <= \<const0>\;
  status_vector(155) <= \<const0>\;
  status_vector(154) <= \<const0>\;
  status_vector(153) <= \<const0>\;
  status_vector(152) <= \<const0>\;
  status_vector(151) <= \<const0>\;
  status_vector(150) <= \<const0>\;
  status_vector(149) <= \<const0>\;
  status_vector(148) <= \<const0>\;
  status_vector(147) <= \<const0>\;
  status_vector(146) <= \<const0>\;
  status_vector(145) <= \<const0>\;
  status_vector(144) <= \<const0>\;
  status_vector(143) <= \<const0>\;
  status_vector(142) <= \<const0>\;
  status_vector(141) <= \<const0>\;
  status_vector(140) <= \<const0>\;
  status_vector(139) <= \<const0>\;
  status_vector(138) <= \<const0>\;
  status_vector(137) <= \<const0>\;
  status_vector(136) <= \<const0>\;
  status_vector(135) <= \<const0>\;
  status_vector(134) <= \<const0>\;
  status_vector(133) <= \<const0>\;
  status_vector(132) <= \<const0>\;
  status_vector(131) <= \<const0>\;
  status_vector(130) <= \<const0>\;
  status_vector(129) <= \<const0>\;
  status_vector(128) <= \<const0>\;
  status_vector(127) <= \<const0>\;
  status_vector(126) <= \<const0>\;
  status_vector(125) <= \<const0>\;
  status_vector(124) <= \<const0>\;
  status_vector(123) <= \<const0>\;
  status_vector(122) <= \<const0>\;
  status_vector(121) <= \<const0>\;
  status_vector(120) <= \<const0>\;
  status_vector(119) <= \<const0>\;
  status_vector(118) <= \<const0>\;
  status_vector(117) <= \<const0>\;
  status_vector(116) <= \<const0>\;
  status_vector(115) <= \<const0>\;
  status_vector(114) <= \<const0>\;
  status_vector(113) <= \<const0>\;
  status_vector(112) <= \<const0>\;
  status_vector(111) <= \<const0>\;
  status_vector(110) <= \<const0>\;
  status_vector(109) <= \<const0>\;
  status_vector(108) <= \<const0>\;
  status_vector(107) <= \<const0>\;
  status_vector(106) <= \<const0>\;
  status_vector(105) <= \<const0>\;
  status_vector(104) <= \<const0>\;
  status_vector(103) <= \<const0>\;
  status_vector(102) <= \<const0>\;
  status_vector(101) <= \<const0>\;
  status_vector(100) <= \<const0>\;
  status_vector(99) <= \<const0>\;
  status_vector(98) <= \<const0>\;
  status_vector(97) <= \<const0>\;
  status_vector(96) <= \<const0>\;
  status_vector(95) <= \<const0>\;
  status_vector(94) <= \<const0>\;
  status_vector(93) <= \<const0>\;
  status_vector(92) <= \<const0>\;
  status_vector(91) <= \<const0>\;
  status_vector(90) <= \<const0>\;
  status_vector(89) <= \<const0>\;
  status_vector(88) <= \<const0>\;
  status_vector(87) <= \<const0>\;
  status_vector(86) <= \<const0>\;
  status_vector(85) <= \<const0>\;
  status_vector(84) <= \<const0>\;
  status_vector(83) <= \<const0>\;
  status_vector(82) <= \<const0>\;
  status_vector(81) <= \<const0>\;
  status_vector(80) <= \<const0>\;
  status_vector(79) <= \<const0>\;
  status_vector(78) <= \<const0>\;
  status_vector(77) <= \<const0>\;
  status_vector(76) <= \<const0>\;
  status_vector(75) <= \<const0>\;
  status_vector(74) <= \<const0>\;
  status_vector(73) <= \<const0>\;
  status_vector(72) <= \<const0>\;
  status_vector(71) <= \<const0>\;
  status_vector(70) <= \<const0>\;
  status_vector(69) <= \<const0>\;
  status_vector(68) <= \<const0>\;
  status_vector(67) <= \<const0>\;
  status_vector(66) <= \<const0>\;
  status_vector(65) <= \<const0>\;
  status_vector(64) <= \<const0>\;
  status_vector(63) <= \<const0>\;
  status_vector(62) <= \<const0>\;
  status_vector(61) <= \<const0>\;
  status_vector(60) <= \<const0>\;
  status_vector(59) <= \<const0>\;
  status_vector(58) <= \<const0>\;
  status_vector(57) <= \<const0>\;
  status_vector(56) <= \<const0>\;
  status_vector(55) <= \<const0>\;
  status_vector(54) <= \<const0>\;
  status_vector(53) <= \<const0>\;
  status_vector(52) <= \<const0>\;
  status_vector(51) <= \<const0>\;
  status_vector(50) <= \<const0>\;
  status_vector(49) <= \<const0>\;
  status_vector(48) <= \<const0>\;
  status_vector(47) <= \<const0>\;
  status_vector(46) <= \<const0>\;
  status_vector(45) <= \<const0>\;
  status_vector(44) <= \<const0>\;
  status_vector(43) <= \<const0>\;
  status_vector(42) <= \<const0>\;
  status_vector(41) <= \<const0>\;
  status_vector(40) <= \<const0>\;
  status_vector(39) <= \<const0>\;
  status_vector(38) <= \<const0>\;
  status_vector(37) <= \<const0>\;
  status_vector(36) <= \<const0>\;
  status_vector(35) <= \<const0>\;
  status_vector(34) <= \<const0>\;
  status_vector(33) <= \<const0>\;
  status_vector(32) <= \<const0>\;
  status_vector(31) <= \<const0>\;
  status_vector(30) <= \<const0>\;
  status_vector(29) <= \<const0>\;
  status_vector(28) <= \<const0>\;
  status_vector(27) <= \<const0>\;
  status_vector(26) <= \<const0>\;
  status_vector(25) <= \<const0>\;
  status_vector(24) <= \<const0>\;
  status_vector(23) <= \<const0>\;
  status_vector(22) <= \<const0>\;
  status_vector(21) <= \<const0>\;
  status_vector(20) <= \<const0>\;
  status_vector(19) <= \<const0>\;
  status_vector(18) <= \<const0>\;
  status_vector(17) <= \<const0>\;
  status_vector(16) <= \<const0>\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6) <= \<const0>\;
  status_vector(5) <= \<const0>\;
  status_vector(4) <= \<const0>\;
  status_vector(3) <= \<const0>\;
  status_vector(2) <= \<const0>\;
  status_vector(1) <= \<const0>\;
  status_vector(0) <= \<const0>\;
  training_rdack <= \<const0>\;
  training_rddata(15) <= \<const0>\;
  training_rddata(14) <= \<const0>\;
  training_rddata(13) <= \<const0>\;
  training_rddata(12) <= \<const0>\;
  training_rddata(11) <= \<const0>\;
  training_rddata(10) <= \<const0>\;
  training_rddata(9) <= \<const0>\;
  training_rddata(8) <= \<const0>\;
  training_rddata(7) <= \<const0>\;
  training_rddata(6) <= \<const0>\;
  training_rddata(5) <= \<const0>\;
  training_rddata(4) <= \<const0>\;
  training_rddata(3) <= \<const0>\;
  training_rddata(2) <= \<const0>\;
  training_rddata(1) <= \<const0>\;
  training_rddata(0) <= \<const0>\;
  training_wrack <= \<const0>\;
  txdiffctrl(4) <= \<const0>\;
  txdiffctrl(3) <= \<const0>\;
  txdiffctrl(2) <= \<const0>\;
  txdiffctrl(1) <= \<const0>\;
  txdiffctrl(0) <= \<const0>\;
  txphy_async_gb_latency(15) <= \<const0>\;
  txphy_async_gb_latency(14) <= \<const0>\;
  txphy_async_gb_latency(13) <= \<const0>\;
  txphy_async_gb_latency(12) <= \<const0>\;
  txphy_async_gb_latency(11) <= \<const0>\;
  txphy_async_gb_latency(10) <= \<const0>\;
  txphy_async_gb_latency(9) <= \<const0>\;
  txphy_async_gb_latency(8) <= \<const0>\;
  txphy_async_gb_latency(7) <= \<const0>\;
  txphy_async_gb_latency(6) <= \<const0>\;
  txphy_async_gb_latency(5) <= \<const0>\;
  txphy_async_gb_latency(4) <= \<const0>\;
  txphy_async_gb_latency(3) <= \<const0>\;
  txphy_async_gb_latency(2) <= \<const0>\;
  txphy_async_gb_latency(1) <= \<const0>\;
  txphy_async_gb_latency(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
ten_gig_eth_pcs_pma_inst: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3_wrapper
     port map (
      areset_coreclk => areset_coreclk,
      clear_rx_prbs_err_count => clear_rx_prbs_err_count,
      core_in_testmode => core_in_testmode,
      core_status(0) => \^core_status\(0),
      coreclk => coreclk,
      dclk => dclk,
      dclk_reset => dclk_reset,
      drp_daddr(15 downto 0) => drp_daddr(15 downto 0),
      drp_den => drp_den,
      drp_di(15 downto 0) => drp_di(15 downto 0),
      drp_drdy => drp_drdy,
      drp_drpdo(15 downto 0) => drp_drpdo(15 downto 0),
      drp_dwe => drp_dwe,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      gt_rxc(3 downto 0) => gt_rxc(3 downto 0),
      gt_rxd(31 downto 0) => gt_rxd(31 downto 0),
      gt_slip => gt_slip,
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      loopback_ctrl(0) => \^loopback_ctrl\(1),
      mdc => mdc,
      mdio_in => mdio_in,
      mdio_out => mdio_out,
      mdio_tri => mdio_tri,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      prtad(4 downto 0) => prtad(4 downto 0),
      \q_reg[0]\ => pma_resetout,
      \q_reg[2]\ => pcs_resetout,
      reset => reset,
      resetdone => resetdone,
      rx_prbs31_en => rx_prbs31_en,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => rxusrclk2,
      signal_detect => signal_detect,
      tx_disable => tx_disable,
      tx_prbs31_en => tx_prbs31_en,
      txreset_txusrclk2 => txreset_txusrclk2,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_block is
  port (
    dclk : in STD_LOGIC;
    coreclk : in STD_LOGIC;
    txusrclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    rxrecclk_out : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    areset : in STD_LOGIC;
    areset_coreclk : in STD_LOGIC;
    txuserrdy : in STD_LOGIC;
    gttxreset : in STD_LOGIC;
    gtrxreset : in STD_LOGIC;
    sim_speedup_control : in STD_LOGIC;
    qplllock : in STD_LOGIC;
    qplloutclk : in STD_LOGIC;
    qplloutrefclk : in STD_LOGIC;
    reset_counter_done : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    core_status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_resetdone : out STD_LOGIC;
    rx_resetdone : out STD_LOGIC;
    signal_detect : in STD_LOGIC;
    tx_fault : in STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    drp_den_o : out STD_LOGIC;
    drp_dwe_o : out STD_LOGIC;
    drp_daddr_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy_o : out STD_LOGIC;
    drp_drpdo_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_den_i : in STD_LOGIC;
    drp_dwe_i : in STD_LOGIC;
    drp_daddr_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy_i : in STD_LOGIC;
    drp_drpdo_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_disable : out STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_block : entity is "yes";
  attribute MASTER_WATCHDOG_TIMER_RESET : string;
  attribute MASTER_WATCHDOG_TIMER_RESET of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_block : entity is "29'b00110111111000010010110100000";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_block : entity is "ten_gig_eth_pcs_pma_ip_block";
end ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_block;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_block is
  signal areset_rxusrclk2 : STD_LOGIC;
  signal cable_is_pulled : STD_LOGIC;
  signal core_in_testmode : STD_LOGIC;
  signal \^core_status\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal coreclk_reset_tx : STD_LOGIC;
  signal dclk_reset : STD_LOGIC;
  signal gt0_clear_rx_prbs_err_count_i : STD_LOGIC;
  signal gt0_gtrxreset_i : STD_LOGIC;
  signal gt0_gttxreset_i : STD_LOGIC;
  signal gt0_loopback_i : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal gt0_rxbufreset_i : STD_LOGIC;
  signal gt0_rxbufreset_i0 : STD_LOGIC;
  signal gt0_rxdata_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gt0_rxdatavalid_i : STD_LOGIC;
  signal gt0_rxgearboxslip_i : STD_LOGIC;
  signal gt0_rxheader_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal gt0_rxheadervalid_i : STD_LOGIC;
  signal gt0_rxresetdone_i_reg_rxusrclk2 : STD_LOGIC;
  signal gt0_rxresetdone_reg : STD_LOGIC;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of gt0_rxresetdone_reg : signal is std.standard.true;
  signal gt0_rxresetdone_reg1 : STD_LOGIC;
  signal gt0_rxresetdone_reg_dup : STD_LOGIC;
  attribute DONT_TOUCH of gt0_rxresetdone_reg_dup : signal is std.standard.true;
  signal gt0_rxresetdone_reg_reg0 : STD_LOGIC;
  signal gt0_rxuserrdy_i : STD_LOGIC;
  signal gt0_txresetdone_reg : STD_LOGIC;
  signal gt0_txresetdone_reg0 : STD_LOGIC;
  signal gt0_txresetdone_reg1 : STD_LOGIC;
  signal gt_rxc_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal gt_rxd_d1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gt_txc : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gt_txd : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gtrxreset_coreclk : STD_LOGIC;
  signal master_watchdog0 : STD_LOGIC;
  signal \master_watchdog[0]_i_3_n_0\ : STD_LOGIC;
  signal \master_watchdog[0]_i_4_n_0\ : STD_LOGIC;
  signal \master_watchdog[0]_i_5_n_0\ : STD_LOGIC;
  signal \master_watchdog[0]_i_6_n_0\ : STD_LOGIC;
  signal \master_watchdog[12]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog[12]_i_3_n_0\ : STD_LOGIC;
  signal \master_watchdog[12]_i_4_n_0\ : STD_LOGIC;
  signal \master_watchdog[12]_i_5_n_0\ : STD_LOGIC;
  signal \master_watchdog[16]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog[16]_i_3_n_0\ : STD_LOGIC;
  signal \master_watchdog[16]_i_4_n_0\ : STD_LOGIC;
  signal \master_watchdog[16]_i_5_n_0\ : STD_LOGIC;
  signal \master_watchdog[20]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog[20]_i_3_n_0\ : STD_LOGIC;
  signal \master_watchdog[20]_i_4_n_0\ : STD_LOGIC;
  signal \master_watchdog[20]_i_5_n_0\ : STD_LOGIC;
  signal \master_watchdog[24]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog[24]_i_3_n_0\ : STD_LOGIC;
  signal \master_watchdog[24]_i_4_n_0\ : STD_LOGIC;
  signal \master_watchdog[24]_i_5_n_0\ : STD_LOGIC;
  signal \master_watchdog[28]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog[4]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog[4]_i_3_n_0\ : STD_LOGIC;
  signal \master_watchdog[4]_i_4_n_0\ : STD_LOGIC;
  signal \master_watchdog[4]_i_5_n_0\ : STD_LOGIC;
  signal \master_watchdog[8]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog[8]_i_3_n_0\ : STD_LOGIC;
  signal \master_watchdog[8]_i_4_n_0\ : STD_LOGIC;
  signal \master_watchdog[8]_i_5_n_0\ : STD_LOGIC;
  signal master_watchdog_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \master_watchdog_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \master_watchdog_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \master_watchdog_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \master_watchdog_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \master_watchdog_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \master_watchdog_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \master_watchdog_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \master_watchdog_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \master_watchdog_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \master_watchdog_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \master_watchdog_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \master_watchdog_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \master_watchdog_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \master_watchdog_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \master_watchdog_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal pcs_resetout : STD_LOGIC;
  signal pcs_resetout_reg : STD_LOGIC;
  signal pma_resetout : STD_LOGIC;
  signal pma_resetout_reg : STD_LOGIC;
  signal pma_resetout_rising_rxusrclk2 : STD_LOGIC;
  signal qplllock_coreclk_sync_i_n_1 : STD_LOGIC;
  signal qplllock_rxusrclk2 : STD_LOGIC;
  signal qplllock_txusrclk2 : STD_LOGIC;
  signal resetdone : STD_LOGIC;
  signal rst0 : STD_LOGIC;
  signal rx_prbs31_en : STD_LOGIC;
  signal \^rx_resetdone\ : STD_LOGIC;
  signal rxoutclk : STD_LOGIC;
  signal \^rxrecclk_out\ : STD_LOGIC;
  signal rxreset_rxusrclk2 : STD_LOGIC;
  signal signal_detect_comb : STD_LOGIC;
  signal signal_detect_coreclk : STD_LOGIC;
  signal signal_detect_rxusrclk2_sync_i_n_0 : STD_LOGIC;
  signal ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_10 : STD_LOGIC;
  signal ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_11 : STD_LOGIC;
  signal ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_7 : STD_LOGIC;
  signal ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_8 : STD_LOGIC;
  signal ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_9 : STD_LOGIC;
  signal \^tx_disable\ : STD_LOGIC;
  signal tx_prbs31_en : STD_LOGIC;
  signal \^tx_resetdone\ : STD_LOGIC;
  signal txreset_txusrclk2 : STD_LOGIC;
  signal \NLW_master_watchdog_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_master_watchdog_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_ten_gig_eth_pcs_pma_ip_core_gt_progdiv_reset_UNCONNECTED : STD_LOGIC;
  signal NLW_ten_gig_eth_pcs_pma_ip_core_is_eval_UNCONNECTED : STD_LOGIC;
  signal NLW_ten_gig_eth_pcs_pma_ip_core_training_rdack_UNCONNECTED : STD_LOGIC;
  signal NLW_ten_gig_eth_pcs_pma_ip_core_training_wrack_UNCONNECTED : STD_LOGIC;
  signal NLW_ten_gig_eth_pcs_pma_ip_core_coeff_minus_1_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_ip_core_coeff_plus_1_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_ip_core_coeff_zero_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_ip_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 447 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_ip_core_training_rddata_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_ip_core_txdiffctrl_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_ten_gig_eth_pcs_pma_ip_core_txphy_async_gb_latency_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute DONT_TOUCH of gt0_rxresetdone_reg_dup_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of gt0_rxresetdone_reg_dup_reg : label is "yes";
  attribute DONT_TOUCH of gt0_rxresetdone_reg_reg : label is std.standard.true;
  attribute KEEP of gt0_rxresetdone_reg_reg : label is "yes";
  attribute C_1588 : integer;
  attribute C_1588 of ten_gig_eth_pcs_pma_ip_core : label is 0;
  attribute C_DP_WIDTH : integer;
  attribute C_DP_WIDTH of ten_gig_eth_pcs_pma_ip_core : label is 64;
  attribute C_GTIF_WIDTH : integer;
  attribute C_GTIF_WIDTH of ten_gig_eth_pcs_pma_ip_core : label is 32;
  attribute C_GTTYPE : integer;
  attribute C_GTTYPE of ten_gig_eth_pcs_pma_ip_core : label is 1;
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of ten_gig_eth_pcs_pma_ip_core : label is "1'b0";
  attribute C_HAS_FEC : string;
  attribute C_HAS_FEC of ten_gig_eth_pcs_pma_ip_core : label is "1'b0";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of ten_gig_eth_pcs_pma_ip_core : label is "1'b1";
  attribute C_IS_32BIT : string;
  attribute C_IS_32BIT of ten_gig_eth_pcs_pma_ip_core : label is "1'b0";
  attribute C_IS_KR : string;
  attribute C_IS_KR of ten_gig_eth_pcs_pma_ip_core : label is "1'b0";
  attribute C_NO_EBUFF : string;
  attribute C_NO_EBUFF of ten_gig_eth_pcs_pma_ip_core : label is "1'b0";
  attribute C_REFCLKRATE : integer;
  attribute C_REFCLKRATE of ten_gig_eth_pcs_pma_ip_core : label is 156;
  attribute C_SPEED10_25 : integer;
  attribute C_SPEED10_25 of ten_gig_eth_pcs_pma_ip_core : label is 10;
  attribute DONT_TOUCH of ten_gig_eth_pcs_pma_ip_core : label is std.standard.true;
  attribute DowngradeIPIdentifiedWarnings of ten_gig_eth_pcs_pma_ip_core : label is "yes";
begin
  core_status(7 downto 0) <= \^core_status\(7 downto 0);
  rx_resetdone <= \^rx_resetdone\;
  rxrecclk_out <= \^rxrecclk_out\;
  tx_disable <= \^tx_disable\;
  tx_resetdone <= \^tx_resetdone\;
cable_pull_logic_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_cable_pull_logic
     port map (
      AS(0) => gt0_gtrxreset_i,
      CLK => \^rxrecclk_out\,
      D(3) => gt0_rxdata_i(24),
      D(2) => gt0_rxdata_i(25),
      D(1) => gt0_rxdata_i(26),
      D(0) => gt0_rxdata_i(27),
      SS(0) => gt0_rxgearboxslip_i,
      areset_rxusrclk2 => areset_rxusrclk2,
      cable_is_pulled => cable_is_pulled,
      coreclk => coreclk,
      gt0_rxresetdone_i_reg_rxusrclk2 => gt0_rxresetdone_i_reg_rxusrclk2,
      gtrxreset_coreclk => gtrxreset_coreclk,
      \master_watchdog_reg[13]\ => ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_8,
      \master_watchdog_reg[19]\ => ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_11,
      \master_watchdog_reg[25]\ => ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_10,
      \master_watchdog_reg[2]\ => ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_9,
      \master_watchdog_reg[7]\ => ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_7,
      pma_resetout_reg_reg => qplllock_coreclk_sync_i_n_1,
      pma_resetout_rising_rxusrclk2 => pma_resetout_rising_rxusrclk2,
      reset_counter_done => reset_counter_done,
      signal_detect_coreclk => signal_detect_coreclk
    );
gt0_gtwizard_10gbaser_multi_gt_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_gtwizard_gth_10gbaser_multi_GT
     port map (
      AS(0) => gt0_gtrxreset_i,
      D(3) => gt0_rxheadervalid_i,
      D(2) => gt0_rxdatavalid_i,
      D(1) => gt0_rxheader_i(0),
      D(0) => gt0_rxheader_i(1),
      RXPRBSSEL(0) => rx_prbs31_en,
      SS(0) => gt0_rxgearboxslip_i,
      TXPRBSSEL(0) => tx_prbs31_en,
      dclk => dclk,
      drp_daddr_i(8 downto 0) => drp_daddr_i(8 downto 0),
      drp_den_i => drp_den_i,
      drp_di_i(15 downto 0) => drp_di_i(15 downto 0),
      drp_drdy_o => drp_drdy_o,
      drp_drpdo_o(15 downto 0) => drp_drpdo_o(15 downto 0),
      drp_dwe_i => drp_dwe_i,
      gt0_clear_rx_prbs_err_count_i => gt0_clear_rx_prbs_err_count_i,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gt0_rxbufreset_i => gt0_rxbufreset_i,
      gt0_rxbufreset_i0 => gt0_rxbufreset_i0,
      gt0_rxbufreset_i_reg => \^rxrecclk_out\,
      gt0_rxresetdone_i_reg_rxusrclk2 => gt0_rxresetdone_i_reg_rxusrclk2,
      gt0_rxresetdone_reg_reg0 => gt0_rxresetdone_reg_reg0,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txresetdone_reg0 => gt0_txresetdone_reg0,
      \gt_rxd_d1_reg[31]\(31) => gt0_rxdata_i(0),
      \gt_rxd_d1_reg[31]\(30) => gt0_rxdata_i(1),
      \gt_rxd_d1_reg[31]\(29) => gt0_rxdata_i(2),
      \gt_rxd_d1_reg[31]\(28) => gt0_rxdata_i(3),
      \gt_rxd_d1_reg[31]\(27) => gt0_rxdata_i(4),
      \gt_rxd_d1_reg[31]\(26) => gt0_rxdata_i(5),
      \gt_rxd_d1_reg[31]\(25) => gt0_rxdata_i(6),
      \gt_rxd_d1_reg[31]\(24) => gt0_rxdata_i(7),
      \gt_rxd_d1_reg[31]\(23) => gt0_rxdata_i(8),
      \gt_rxd_d1_reg[31]\(22) => gt0_rxdata_i(9),
      \gt_rxd_d1_reg[31]\(21) => gt0_rxdata_i(10),
      \gt_rxd_d1_reg[31]\(20) => gt0_rxdata_i(11),
      \gt_rxd_d1_reg[31]\(19) => gt0_rxdata_i(12),
      \gt_rxd_d1_reg[31]\(18) => gt0_rxdata_i(13),
      \gt_rxd_d1_reg[31]\(17) => gt0_rxdata_i(14),
      \gt_rxd_d1_reg[31]\(16) => gt0_rxdata_i(15),
      \gt_rxd_d1_reg[31]\(15) => gt0_rxdata_i(16),
      \gt_rxd_d1_reg[31]\(14) => gt0_rxdata_i(17),
      \gt_rxd_d1_reg[31]\(13) => gt0_rxdata_i(18),
      \gt_rxd_d1_reg[31]\(12) => gt0_rxdata_i(19),
      \gt_rxd_d1_reg[31]\(11) => gt0_rxdata_i(20),
      \gt_rxd_d1_reg[31]\(10) => gt0_rxdata_i(21),
      \gt_rxd_d1_reg[31]\(9) => gt0_rxdata_i(22),
      \gt_rxd_d1_reg[31]\(8) => gt0_rxdata_i(23),
      \gt_rxd_d1_reg[31]\(7) => gt0_rxdata_i(24),
      \gt_rxd_d1_reg[31]\(6) => gt0_rxdata_i(25),
      \gt_rxd_d1_reg[31]\(5) => gt0_rxdata_i(26),
      \gt_rxd_d1_reg[31]\(4) => gt0_rxdata_i(27),
      \gt_rxd_d1_reg[31]\(3) => gt0_rxdata_i(28),
      \gt_rxd_d1_reg[31]\(2) => gt0_rxdata_i(29),
      \gt_rxd_d1_reg[31]\(1) => gt0_rxdata_i(30),
      \gt_rxd_d1_reg[31]\(0) => gt0_rxdata_i(31),
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      loopback_ctrl(2 downto 0) => gt0_loopback_i(2 downto 0),
      pcs_resetout => pcs_resetout,
      pcs_resetout_reg => pcs_resetout_reg,
      qplllock_rxusrclk2 => qplllock_rxusrclk2,
      qplllock_txusrclk2 => qplllock_txusrclk2,
      qplloutclk => qplloutclk,
      qplloutrefclk => qplloutrefclk,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      tx_disable => \^tx_disable\,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      txuserrdy => txuserrdy,
      txusrclk => txusrclk,
      txusrclk2 => txusrclk2
    );
gt0_rxbufreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxbufreset_i0,
      Q => gt0_rxbufreset_i,
      R => '0'
    );
gt0_rxresetdone_i_reg_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer
     port map (
      D(0) => gt0_rxresetdone_reg_dup,
      gt0_rxbufreset_i_reg => \^rxrecclk_out\,
      gt0_rxresetdone_i_reg_rxusrclk2 => gt0_rxresetdone_i_reg_rxusrclk2
    );
gt0_rxresetdone_i_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_0
     port map (
      D(0) => gt0_rxresetdone_reg1,
      core_in_testmode => core_in_testmode,
      core_status(0) => \^core_status\(0),
      coreclk => coreclk,
      data_out_reg_0 => \^tx_resetdone\,
      master_watchdog0 => master_watchdog0,
      rx_resetdone => \^rx_resetdone\
    );
gt0_rxresetdone_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxresetdone_reg,
      Q => gt0_rxresetdone_reg1,
      R => '0'
    );
gt0_rxresetdone_reg_dup_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxresetdone_reg_reg0,
      Q => gt0_rxresetdone_reg_dup,
      R => '0'
    );
gt0_rxresetdone_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxresetdone_reg_reg0,
      Q => gt0_rxresetdone_reg,
      R => '0'
    );
gt0_txresetdone_i_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_1
     port map (
      D(0) => \^rx_resetdone\,
      coreclk => coreclk,
      gt0_txresetdone_reg1_reg(0) => gt0_txresetdone_reg1,
      resetdone => resetdone,
      tx_resetdone => \^tx_resetdone\
    );
gt0_txresetdone_reg1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt0_txresetdone_reg,
      Q => gt0_txresetdone_reg1,
      R => '0'
    );
gt0_txresetdone_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk2,
      CE => '1',
      D => gt0_txresetdone_reg0,
      Q => gt0_txresetdone_reg,
      R => '0'
    );
\gt_rxc_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxheader_i(1),
      Q => gt_rxc_d1(0),
      R => '0'
    );
\gt_rxc_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxheader_i(0),
      Q => gt_rxc_d1(1),
      R => '0'
    );
\gt_rxc_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdatavalid_i,
      Q => gt_rxc_d1(2),
      R => '0'
    );
\gt_rxc_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxheadervalid_i,
      Q => gt_rxc_d1(3),
      R => '0'
    );
\gt_rxd_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(31),
      Q => gt_rxd_d1(0),
      R => '0'
    );
\gt_rxd_d1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(21),
      Q => gt_rxd_d1(10),
      R => '0'
    );
\gt_rxd_d1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(20),
      Q => gt_rxd_d1(11),
      R => '0'
    );
\gt_rxd_d1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(19),
      Q => gt_rxd_d1(12),
      R => '0'
    );
\gt_rxd_d1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(18),
      Q => gt_rxd_d1(13),
      R => '0'
    );
\gt_rxd_d1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(17),
      Q => gt_rxd_d1(14),
      R => '0'
    );
\gt_rxd_d1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(16),
      Q => gt_rxd_d1(15),
      R => '0'
    );
\gt_rxd_d1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(15),
      Q => gt_rxd_d1(16),
      R => '0'
    );
\gt_rxd_d1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(14),
      Q => gt_rxd_d1(17),
      R => '0'
    );
\gt_rxd_d1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(13),
      Q => gt_rxd_d1(18),
      R => '0'
    );
\gt_rxd_d1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(12),
      Q => gt_rxd_d1(19),
      R => '0'
    );
\gt_rxd_d1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(30),
      Q => gt_rxd_d1(1),
      R => '0'
    );
\gt_rxd_d1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(11),
      Q => gt_rxd_d1(20),
      R => '0'
    );
\gt_rxd_d1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(10),
      Q => gt_rxd_d1(21),
      R => '0'
    );
\gt_rxd_d1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(9),
      Q => gt_rxd_d1(22),
      R => '0'
    );
\gt_rxd_d1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(8),
      Q => gt_rxd_d1(23),
      R => '0'
    );
\gt_rxd_d1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(7),
      Q => gt_rxd_d1(24),
      R => '0'
    );
\gt_rxd_d1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(6),
      Q => gt_rxd_d1(25),
      R => '0'
    );
\gt_rxd_d1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(5),
      Q => gt_rxd_d1(26),
      R => '0'
    );
\gt_rxd_d1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(4),
      Q => gt_rxd_d1(27),
      R => '0'
    );
\gt_rxd_d1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(3),
      Q => gt_rxd_d1(28),
      R => '0'
    );
\gt_rxd_d1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(2),
      Q => gt_rxd_d1(29),
      R => '0'
    );
\gt_rxd_d1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(29),
      Q => gt_rxd_d1(2),
      R => '0'
    );
\gt_rxd_d1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(1),
      Q => gt_rxd_d1(30),
      R => '0'
    );
\gt_rxd_d1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(0),
      Q => gt_rxd_d1(31),
      R => '0'
    );
\gt_rxd_d1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(28),
      Q => gt_rxd_d1(3),
      R => '0'
    );
\gt_rxd_d1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(27),
      Q => gt_rxd_d1(4),
      R => '0'
    );
\gt_rxd_d1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(26),
      Q => gt_rxd_d1(5),
      R => '0'
    );
\gt_rxd_d1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(25),
      Q => gt_rxd_d1(6),
      R => '0'
    );
\gt_rxd_d1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(24),
      Q => gt_rxd_d1(7),
      R => '0'
    );
\gt_rxd_d1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(23),
      Q => gt_rxd_d1(8),
      R => '0'
    );
\gt_rxd_d1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => gt0_rxdata_i(22),
      Q => gt_rxd_d1(9),
      R => '0'
    );
gtrxreset_coreclk_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst
     port map (
      coreclk => coreclk,
      gtrxreset => gtrxreset,
      gtrxreset_coreclk => gtrxreset_coreclk
    );
\master_watchdog[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(3),
      O => \master_watchdog[0]_i_3_n_0\
    );
\master_watchdog[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(2),
      O => \master_watchdog[0]_i_4_n_0\
    );
\master_watchdog[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(1),
      O => \master_watchdog[0]_i_5_n_0\
    );
\master_watchdog[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(0),
      O => \master_watchdog[0]_i_6_n_0\
    );
\master_watchdog[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(15),
      O => \master_watchdog[12]_i_2_n_0\
    );
\master_watchdog[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(14),
      O => \master_watchdog[12]_i_3_n_0\
    );
\master_watchdog[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(13),
      O => \master_watchdog[12]_i_4_n_0\
    );
\master_watchdog[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(12),
      O => \master_watchdog[12]_i_5_n_0\
    );
\master_watchdog[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(19),
      O => \master_watchdog[16]_i_2_n_0\
    );
\master_watchdog[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(18),
      O => \master_watchdog[16]_i_3_n_0\
    );
\master_watchdog[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(17),
      O => \master_watchdog[16]_i_4_n_0\
    );
\master_watchdog[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(16),
      O => \master_watchdog[16]_i_5_n_0\
    );
\master_watchdog[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(23),
      O => \master_watchdog[20]_i_2_n_0\
    );
\master_watchdog[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(22),
      O => \master_watchdog[20]_i_3_n_0\
    );
\master_watchdog[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(21),
      O => \master_watchdog[20]_i_4_n_0\
    );
\master_watchdog[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(20),
      O => \master_watchdog[20]_i_5_n_0\
    );
\master_watchdog[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(27),
      O => \master_watchdog[24]_i_2_n_0\
    );
\master_watchdog[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(26),
      O => \master_watchdog[24]_i_3_n_0\
    );
\master_watchdog[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(25),
      O => \master_watchdog[24]_i_4_n_0\
    );
\master_watchdog[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(24),
      O => \master_watchdog[24]_i_5_n_0\
    );
\master_watchdog[28]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(28),
      O => \master_watchdog[28]_i_2_n_0\
    );
\master_watchdog[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(7),
      O => \master_watchdog[4]_i_2_n_0\
    );
\master_watchdog[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(6),
      O => \master_watchdog[4]_i_3_n_0\
    );
\master_watchdog[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(5),
      O => \master_watchdog[4]_i_4_n_0\
    );
\master_watchdog[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(4),
      O => \master_watchdog[4]_i_5_n_0\
    );
\master_watchdog[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(11),
      O => \master_watchdog[8]_i_2_n_0\
    );
\master_watchdog[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(10),
      O => \master_watchdog[8]_i_3_n_0\
    );
\master_watchdog[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(9),
      O => \master_watchdog[8]_i_4_n_0\
    );
\master_watchdog[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => master_watchdog_reg(8),
      O => \master_watchdog[8]_i_5_n_0\
    );
\master_watchdog_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[0]_i_2_n_7\,
      Q => master_watchdog_reg(0),
      R => master_watchdog0
    );
\master_watchdog_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \master_watchdog_reg[0]_i_2_n_0\,
      CO(2) => \master_watchdog_reg[0]_i_2_n_1\,
      CO(1) => \master_watchdog_reg[0]_i_2_n_2\,
      CO(0) => \master_watchdog_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \master_watchdog_reg[0]_i_2_n_4\,
      O(2) => \master_watchdog_reg[0]_i_2_n_5\,
      O(1) => \master_watchdog_reg[0]_i_2_n_6\,
      O(0) => \master_watchdog_reg[0]_i_2_n_7\,
      S(3) => \master_watchdog[0]_i_3_n_0\,
      S(2) => \master_watchdog[0]_i_4_n_0\,
      S(1) => \master_watchdog[0]_i_5_n_0\,
      S(0) => \master_watchdog[0]_i_6_n_0\
    );
\master_watchdog_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[8]_i_1_n_5\,
      Q => master_watchdog_reg(10),
      S => master_watchdog0
    );
\master_watchdog_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[8]_i_1_n_4\,
      Q => master_watchdog_reg(11),
      R => master_watchdog0
    );
\master_watchdog_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[12]_i_1_n_7\,
      Q => master_watchdog_reg(12),
      R => master_watchdog0
    );
\master_watchdog_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \master_watchdog_reg[8]_i_1_n_0\,
      CO(3) => \master_watchdog_reg[12]_i_1_n_0\,
      CO(2) => \master_watchdog_reg[12]_i_1_n_1\,
      CO(1) => \master_watchdog_reg[12]_i_1_n_2\,
      CO(0) => \master_watchdog_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \master_watchdog_reg[12]_i_1_n_4\,
      O(2) => \master_watchdog_reg[12]_i_1_n_5\,
      O(1) => \master_watchdog_reg[12]_i_1_n_6\,
      O(0) => \master_watchdog_reg[12]_i_1_n_7\,
      S(3) => \master_watchdog[12]_i_2_n_0\,
      S(2) => \master_watchdog[12]_i_3_n_0\,
      S(1) => \master_watchdog[12]_i_4_n_0\,
      S(0) => \master_watchdog[12]_i_5_n_0\
    );
\master_watchdog_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[12]_i_1_n_6\,
      Q => master_watchdog_reg(13),
      S => master_watchdog0
    );
\master_watchdog_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[12]_i_1_n_5\,
      Q => master_watchdog_reg(14),
      R => master_watchdog0
    );
\master_watchdog_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[12]_i_1_n_4\,
      Q => master_watchdog_reg(15),
      R => master_watchdog0
    );
\master_watchdog_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[16]_i_1_n_7\,
      Q => master_watchdog_reg(16),
      R => master_watchdog0
    );
\master_watchdog_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \master_watchdog_reg[12]_i_1_n_0\,
      CO(3) => \master_watchdog_reg[16]_i_1_n_0\,
      CO(2) => \master_watchdog_reg[16]_i_1_n_1\,
      CO(1) => \master_watchdog_reg[16]_i_1_n_2\,
      CO(0) => \master_watchdog_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \master_watchdog_reg[16]_i_1_n_4\,
      O(2) => \master_watchdog_reg[16]_i_1_n_5\,
      O(1) => \master_watchdog_reg[16]_i_1_n_6\,
      O(0) => \master_watchdog_reg[16]_i_1_n_7\,
      S(3) => \master_watchdog[16]_i_2_n_0\,
      S(2) => \master_watchdog[16]_i_3_n_0\,
      S(1) => \master_watchdog[16]_i_4_n_0\,
      S(0) => \master_watchdog[16]_i_5_n_0\
    );
\master_watchdog_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[16]_i_1_n_6\,
      Q => master_watchdog_reg(17),
      R => master_watchdog0
    );
\master_watchdog_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[16]_i_1_n_5\,
      Q => master_watchdog_reg(18),
      S => master_watchdog0
    );
\master_watchdog_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[16]_i_1_n_4\,
      Q => master_watchdog_reg(19),
      S => master_watchdog0
    );
\master_watchdog_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[0]_i_2_n_6\,
      Q => master_watchdog_reg(1),
      R => master_watchdog0
    );
\master_watchdog_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[20]_i_1_n_7\,
      Q => master_watchdog_reg(20),
      S => master_watchdog0
    );
\master_watchdog_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \master_watchdog_reg[16]_i_1_n_0\,
      CO(3) => \master_watchdog_reg[20]_i_1_n_0\,
      CO(2) => \master_watchdog_reg[20]_i_1_n_1\,
      CO(1) => \master_watchdog_reg[20]_i_1_n_2\,
      CO(0) => \master_watchdog_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \master_watchdog_reg[20]_i_1_n_4\,
      O(2) => \master_watchdog_reg[20]_i_1_n_5\,
      O(1) => \master_watchdog_reg[20]_i_1_n_6\,
      O(0) => \master_watchdog_reg[20]_i_1_n_7\,
      S(3) => \master_watchdog[20]_i_2_n_0\,
      S(2) => \master_watchdog[20]_i_3_n_0\,
      S(1) => \master_watchdog[20]_i_4_n_0\,
      S(0) => \master_watchdog[20]_i_5_n_0\
    );
\master_watchdog_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[20]_i_1_n_6\,
      Q => master_watchdog_reg(21),
      S => master_watchdog0
    );
\master_watchdog_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[20]_i_1_n_5\,
      Q => master_watchdog_reg(22),
      S => master_watchdog0
    );
\master_watchdog_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[20]_i_1_n_4\,
      Q => master_watchdog_reg(23),
      S => master_watchdog0
    );
\master_watchdog_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[24]_i_1_n_7\,
      Q => master_watchdog_reg(24),
      R => master_watchdog0
    );
\master_watchdog_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \master_watchdog_reg[20]_i_1_n_0\,
      CO(3) => \master_watchdog_reg[24]_i_1_n_0\,
      CO(2) => \master_watchdog_reg[24]_i_1_n_1\,
      CO(1) => \master_watchdog_reg[24]_i_1_n_2\,
      CO(0) => \master_watchdog_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \master_watchdog_reg[24]_i_1_n_4\,
      O(2) => \master_watchdog_reg[24]_i_1_n_5\,
      O(1) => \master_watchdog_reg[24]_i_1_n_6\,
      O(0) => \master_watchdog_reg[24]_i_1_n_7\,
      S(3) => \master_watchdog[24]_i_2_n_0\,
      S(2) => \master_watchdog[24]_i_3_n_0\,
      S(1) => \master_watchdog[24]_i_4_n_0\,
      S(0) => \master_watchdog[24]_i_5_n_0\
    );
\master_watchdog_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[24]_i_1_n_6\,
      Q => master_watchdog_reg(25),
      S => master_watchdog0
    );
\master_watchdog_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[24]_i_1_n_5\,
      Q => master_watchdog_reg(26),
      S => master_watchdog0
    );
\master_watchdog_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[24]_i_1_n_4\,
      Q => master_watchdog_reg(27),
      R => master_watchdog0
    );
\master_watchdog_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[28]_i_1_n_7\,
      Q => master_watchdog_reg(28),
      R => master_watchdog0
    );
\master_watchdog_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \master_watchdog_reg[24]_i_1_n_0\,
      CO(3 downto 0) => \NLW_master_watchdog_reg[28]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_master_watchdog_reg[28]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \master_watchdog_reg[28]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \master_watchdog[28]_i_2_n_0\
    );
\master_watchdog_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[0]_i_2_n_5\,
      Q => master_watchdog_reg(2),
      R => master_watchdog0
    );
\master_watchdog_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[0]_i_2_n_4\,
      Q => master_watchdog_reg(3),
      R => master_watchdog0
    );
\master_watchdog_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[4]_i_1_n_7\,
      Q => master_watchdog_reg(4),
      R => master_watchdog0
    );
\master_watchdog_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \master_watchdog_reg[0]_i_2_n_0\,
      CO(3) => \master_watchdog_reg[4]_i_1_n_0\,
      CO(2) => \master_watchdog_reg[4]_i_1_n_1\,
      CO(1) => \master_watchdog_reg[4]_i_1_n_2\,
      CO(0) => \master_watchdog_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \master_watchdog_reg[4]_i_1_n_4\,
      O(2) => \master_watchdog_reg[4]_i_1_n_5\,
      O(1) => \master_watchdog_reg[4]_i_1_n_6\,
      O(0) => \master_watchdog_reg[4]_i_1_n_7\,
      S(3) => \master_watchdog[4]_i_2_n_0\,
      S(2) => \master_watchdog[4]_i_3_n_0\,
      S(1) => \master_watchdog[4]_i_4_n_0\,
      S(0) => \master_watchdog[4]_i_5_n_0\
    );
\master_watchdog_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[4]_i_1_n_6\,
      Q => master_watchdog_reg(5),
      S => master_watchdog0
    );
\master_watchdog_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[4]_i_1_n_5\,
      Q => master_watchdog_reg(6),
      R => master_watchdog0
    );
\master_watchdog_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[4]_i_1_n_4\,
      Q => master_watchdog_reg(7),
      S => master_watchdog0
    );
\master_watchdog_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[8]_i_1_n_7\,
      Q => master_watchdog_reg(8),
      S => master_watchdog0
    );
\master_watchdog_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \master_watchdog_reg[4]_i_1_n_0\,
      CO(3) => \master_watchdog_reg[8]_i_1_n_0\,
      CO(2) => \master_watchdog_reg[8]_i_1_n_1\,
      CO(1) => \master_watchdog_reg[8]_i_1_n_2\,
      CO(0) => \master_watchdog_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \master_watchdog_reg[8]_i_1_n_4\,
      O(2) => \master_watchdog_reg[8]_i_1_n_5\,
      O(1) => \master_watchdog_reg[8]_i_1_n_6\,
      O(0) => \master_watchdog_reg[8]_i_1_n_7\,
      S(3) => \master_watchdog[8]_i_2_n_0\,
      S(2) => \master_watchdog[8]_i_3_n_0\,
      S(1) => \master_watchdog[8]_i_4_n_0\,
      S(0) => \master_watchdog[8]_i_5_n_0\
    );
\master_watchdog_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => \master_watchdog_reg[8]_i_1_n_6\,
      Q => master_watchdog_reg(9),
      R => master_watchdog0
    );
pcs_resetout_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => pcs_resetout,
      Q => pcs_resetout_reg,
      R => areset_coreclk
    );
pma_resetout_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => coreclk,
      CE => '1',
      D => pma_resetout,
      Q => pma_resetout_reg,
      R => areset_coreclk
    );
qplllock_coreclk_sync_i: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized1\
     port map (
      AR(0) => rst0,
      coreclk => coreclk,
      gt0_gttxreset_i => gt0_gttxreset_i,
      gttxreset => gttxreset,
      pma_resetout => pma_resetout,
      pma_resetout_reg => pma_resetout_reg,
      reset_counter_done => reset_counter_done,
      \sync1_r_reg[0]_0\ => qplllock_coreclk_sync_i_n_1
    );
qplllock_rxusrclk2_sync_i: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized3\
     port map (
      AR(0) => rst0,
      gt0_rxbufreset_i_reg => \^rxrecclk_out\,
      qplllock => qplllock,
      qplllock_rxusrclk2 => qplllock_rxusrclk2
    );
qplllock_txusrclk2_sync_i: entity work.\ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_rst__parameterized2\
     port map (
      AR(0) => rst0,
      qplllock_txusrclk2 => qplllock_txusrclk2,
      txusrclk2 => txusrclk2
    );
signal_detect_comb_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^rxrecclk_out\,
      CE => '1',
      D => signal_detect_rxusrclk2_sync_i_n_0,
      Q => signal_detect_comb,
      R => '0'
    );
signal_detect_coreclk_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_2
     port map (
      coreclk => coreclk,
      signal_detect => signal_detect,
      signal_detect_coreclk => signal_detect_coreclk
    );
signal_detect_rxusrclk2_sync_i: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_ff_synchronizer_3
     port map (
      cable_is_pulled => cable_is_pulled,
      gt0_rxbufreset_i_reg => \^rxrecclk_out\,
      signal_detect => signal_detect,
      signal_detect_comb_reg => signal_detect_rxusrclk2_sync_i_n_0
    );
ten_gig_eth_pcs_pma_ip_core: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_v6_0_3
     port map (
      an_enable => '0',
      areset_coreclk => areset_coreclk,
      areset_rxusrclk2 => areset_rxusrclk2,
      clear_rx_prbs_err_count => gt0_clear_rx_prbs_err_count_i,
      coeff_minus_1(4 downto 0) => NLW_ten_gig_eth_pcs_pma_ip_core_coeff_minus_1_UNCONNECTED(4 downto 0),
      coeff_plus_1(4 downto 0) => NLW_ten_gig_eth_pcs_pma_ip_core_coeff_plus_1_UNCONNECTED(4 downto 0),
      coeff_zero(6 downto 0) => NLW_ten_gig_eth_pcs_pma_ip_core_coeff_zero_UNCONNECTED(6 downto 0),
      configuration_vector(535 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      core_in_testmode => core_in_testmode,
      core_status(7 downto 0) => \^core_status\(7 downto 0),
      coreclk => coreclk,
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dclk => dclk,
      dclk_reset => dclk_reset,
      drp_daddr(15 downto 0) => drp_daddr_o(15 downto 0),
      drp_den => drp_den_o,
      drp_di(15 downto 0) => drp_di_o(15 downto 0),
      drp_drdy => drp_drdy_i,
      drp_drpdo(15 downto 0) => drp_drpdo_i(15 downto 0),
      drp_dwe => drp_dwe_o,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      fr_clk => coreclk,
      gt_latclk => '0',
      gt_progdiv_reset => NLW_ten_gig_eth_pcs_pma_ip_core_gt_progdiv_reset_UNCONNECTED,
      gt_rxc(7 downto 4) => B"0000",
      gt_rxc(3 downto 0) => gt_rxc_d1(3 downto 0),
      gt_rxd(31 downto 0) => gt_rxd_d1(31 downto 0),
      gt_rxstartofseq => '0',
      gt_slip => gt0_rxgearboxslip_i,
      gt_txc(7 downto 0) => gt_txc(7 downto 0),
      gt_txd(31 downto 0) => gt_txd(31 downto 0),
      is_eval => NLW_ten_gig_eth_pcs_pma_ip_core_is_eval_UNCONNECTED,
      lfreset => '0',
      loopback_ctrl(2 downto 0) => gt0_loopback_i(2 downto 0),
      mdc => mdc,
      mdio_in => mdio_in,
      mdio_out => mdio_out,
      mdio_tri => mdio_tri,
      pcs_resetout => pcs_resetout,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      pma_resetout => pma_resetout,
      prtad(4 downto 0) => prtad(4 downto 0),
      reset => coreclk_reset_tx,
      resetdone => resetdone,
      rx_prbs31_en => rx_prbs31_en,
      rxphy_correction_timer(63 downto 0) => NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(35 downto 0) => NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_ns_field_UNCONNECTED(35 downto 0),
      rxphy_s_field(47 downto 0) => NLW_ten_gig_eth_pcs_pma_ip_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      rxusrclk2 => \^rxrecclk_out\,
      signal_detect => signal_detect_comb,
      sim_speedup_control => sim_speedup_control,
      status_vector(447 downto 0) => NLW_ten_gig_eth_pcs_pma_ip_core_status_vector_UNCONNECTED(447 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      training_addr(20 downto 0) => B"000000000000000000000",
      training_drp_cs => '0',
      training_enable => '0',
      training_ipif_cs => '0',
      training_rdack => NLW_ten_gig_eth_pcs_pma_ip_core_training_rdack_UNCONNECTED,
      training_rddata(15 downto 0) => NLW_ten_gig_eth_pcs_pma_ip_core_training_rddata_UNCONNECTED(15 downto 0),
      training_rnw => '0',
      training_wrack => NLW_ten_gig_eth_pcs_pma_ip_core_training_wrack_UNCONNECTED,
      training_wrdata(15 downto 0) => B"0000000000000000",
      tx_disable => \^tx_disable\,
      tx_fault => tx_fault,
      tx_prbs31_en => tx_prbs31_en,
      txdiffctrl(4 downto 0) => NLW_ten_gig_eth_pcs_pma_ip_core_txdiffctrl_UNCONNECTED(4 downto 0),
      txphy_async_gb_latency(15 downto 0) => NLW_ten_gig_eth_pcs_pma_ip_core_txphy_async_gb_latency_UNCONNECTED(15 downto 0),
      txreset_txusrclk2 => txreset_txusrclk2,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
ten_gig_eth_pcs_pma_ip_local_clock_reset_block: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_local_clock_and_reset
     port map (
      AS(0) => coreclk_reset_tx,
      D(0) => \^rx_resetdone\,
      areset => areset,
      areset_rxusrclk2 => areset_rxusrclk2,
      coreclk => coreclk,
      data_out_reg(0) => gt0_gtrxreset_i,
      dclk => dclk,
      dclk_reset => dclk_reset,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      \out\(28 downto 0) => master_watchdog_reg(28 downto 0),
      pma_resetout => pma_resetout,
      pma_resetout_reg => pma_resetout_reg,
      pma_resetout_rising_rxusrclk2 => pma_resetout_rising_rxusrclk2,
      qplllock_rxusrclk2 => qplllock_rxusrclk2,
      reset_counter_done => reset_counter_done,
      rxoutclk => rxoutclk,
      rxrecclk_out => \^rxrecclk_out\,
      rxreset_rxusrclk2 => rxreset_rxusrclk2,
      signal_detect => signal_detect,
      sim_speedup_control => sim_speedup_control,
      \sync1_r_reg[0]\ => ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_7,
      \sync1_r_reg[0]_0\ => ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_8,
      \sync1_r_reg[0]_1\ => ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_9,
      \sync1_r_reg[0]_2\ => ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_10,
      \sync1_r_reg[0]_3\ => ten_gig_eth_pcs_pma_ip_local_clock_reset_block_n_11,
      tx_resetdone => \^tx_resetdone\,
      txreset_txusrclk2 => txreset_txusrclk2,
      txusrclk2 => txusrclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ten_gig_eth_pcs_pma_ip is
  port (
    dclk : in STD_LOGIC;
    rxrecclk_out : out STD_LOGIC;
    coreclk : in STD_LOGIC;
    txusrclk : in STD_LOGIC;
    txusrclk2 : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    areset : in STD_LOGIC;
    areset_coreclk : in STD_LOGIC;
    gttxreset : in STD_LOGIC;
    gtrxreset : in STD_LOGIC;
    sim_speedup_control : in STD_LOGIC;
    txuserrdy : in STD_LOGIC;
    qplllock : in STD_LOGIC;
    qplloutclk : in STD_LOGIC;
    qplloutrefclk : in STD_LOGIC;
    reset_counter_done : in STD_LOGIC;
    xgmii_txd : in STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_txc : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xgmii_rxd : out STD_LOGIC_VECTOR ( 63 downto 0 );
    xgmii_rxc : out STD_LOGIC_VECTOR ( 7 downto 0 );
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_in : in STD_LOGIC;
    mdio_out : out STD_LOGIC;
    mdio_tri : out STD_LOGIC;
    prtad : in STD_LOGIC_VECTOR ( 4 downto 0 );
    core_status : out STD_LOGIC_VECTOR ( 7 downto 0 );
    tx_resetdone : out STD_LOGIC;
    rx_resetdone : out STD_LOGIC;
    signal_detect : in STD_LOGIC;
    tx_fault : in STD_LOGIC;
    drp_req : out STD_LOGIC;
    drp_gnt : in STD_LOGIC;
    drp_den_o : out STD_LOGIC;
    drp_dwe_o : out STD_LOGIC;
    drp_daddr_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy_o : out STD_LOGIC;
    drp_drpdo_o : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_den_i : in STD_LOGIC;
    drp_dwe_i : in STD_LOGIC;
    drp_daddr_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_di_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drp_drdy_i : in STD_LOGIC;
    drp_drpdo_i : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pma_pmd_type : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_disable : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ten_gig_eth_pcs_pma_ip : entity is true;
  attribute CORE_GENERATION_INFO : string;
  attribute CORE_GENERATION_INFO of ten_gig_eth_pcs_pma_ip : entity is "ten_gig_eth_pcs_pma_ip,ten_gig_eth_pcs_pma_v6_0_3,{x_ipProduct=Vivado 2015.4,x_ipVendor=xilinx.com,x_ipLibrary=ip,x_ipName=ten_gig_eth_pcs_pma,x_ipVersion=6.0,x_ipCoreRevision=3,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,x_ipLicense=ten_gig_eth_pcs_pma_basekr@2015.04(design_linking),c_family=virtex7,c_component_name=ten_gig_eth_pcs_pma_ip,c_has_mdio=true,c_has_fec=false,c_has_an=false,c_is_kr=false,c_is_32bit=false,c_no_ebuff=false,c_gttype=1,c_1588=0,c_gtif_width=32,c_speed10_25=10,c_sub_core_name=ten_gig_eth_pcs_pma_ip_gt,c_gt_loc=X0Y0,c_refclk=clk0,c_refclkrate=156,c_dclkrate=100.00}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of ten_gig_eth_pcs_pma_ip : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of ten_gig_eth_pcs_pma_ip : entity is "ten_gig_eth_pcs_pma_v6_0_3,Vivado 2015.4";
end ten_gig_eth_pcs_pma_ip;

architecture STRUCTURE of ten_gig_eth_pcs_pma_ip is
  attribute DowngradeIPIdentifiedWarnings of inst : label is "yes";
  attribute MASTER_WATCHDOG_TIMER_RESET : string;
  attribute MASTER_WATCHDOG_TIMER_RESET of inst : label is "29'b00110111111000010010110100000";
begin
inst: entity work.ten_gig_eth_pcs_pma_ip_ten_gig_eth_pcs_pma_ip_block
     port map (
      areset => areset,
      areset_coreclk => areset_coreclk,
      core_status(7 downto 0) => core_status(7 downto 0),
      coreclk => coreclk,
      dclk => dclk,
      drp_daddr_i(15 downto 0) => drp_daddr_i(15 downto 0),
      drp_daddr_o(15 downto 0) => drp_daddr_o(15 downto 0),
      drp_den_i => drp_den_i,
      drp_den_o => drp_den_o,
      drp_di_i(15 downto 0) => drp_di_i(15 downto 0),
      drp_di_o(15 downto 0) => drp_di_o(15 downto 0),
      drp_drdy_i => drp_drdy_i,
      drp_drdy_o => drp_drdy_o,
      drp_drpdo_i(15 downto 0) => drp_drpdo_i(15 downto 0),
      drp_drpdo_o(15 downto 0) => drp_drpdo_o(15 downto 0),
      drp_dwe_i => drp_dwe_i,
      drp_dwe_o => drp_dwe_o,
      drp_gnt => drp_gnt,
      drp_req => drp_req,
      gtrxreset => gtrxreset,
      gttxreset => gttxreset,
      mdc => mdc,
      mdio_in => mdio_in,
      mdio_out => mdio_out,
      mdio_tri => mdio_tri,
      pma_pmd_type(2 downto 0) => pma_pmd_type(2 downto 0),
      prtad(4 downto 0) => prtad(4 downto 0),
      qplllock => qplllock,
      qplloutclk => qplloutclk,
      qplloutrefclk => qplloutrefclk,
      reset_counter_done => reset_counter_done,
      rx_resetdone => rx_resetdone,
      rxn => rxn,
      rxp => rxp,
      rxrecclk_out => rxrecclk_out,
      signal_detect => signal_detect,
      sim_speedup_control => sim_speedup_control,
      tx_disable => tx_disable,
      tx_fault => tx_fault,
      tx_resetdone => tx_resetdone,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      txuserrdy => txuserrdy,
      txusrclk => txusrclk,
      txusrclk2 => txusrclk2,
      xgmii_rxc(7 downto 0) => xgmii_rxc(7 downto 0),
      xgmii_rxd(63 downto 0) => xgmii_rxd(63 downto 0),
      xgmii_txc(7 downto 0) => xgmii_txc(7 downto 0),
      xgmii_txd(63 downto 0) => xgmii_txd(63 downto 0)
    );
end STRUCTURE;
