[2025-09-17 06:52:40] START suite=qualcomm_srv trace=srv179_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv179_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000000 cycles: 2836284 heartbeat IPC: 3.526 cumulative IPC: 3.526 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5449894 heartbeat IPC: 3.826 cumulative IPC: 3.67 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5449894 cumulative IPC: 3.67 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5449894 cumulative IPC: 3.67 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 11340660 heartbeat IPC: 1.698 cumulative IPC: 1.698 (Simulation time: 00 hr 02 min 13 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 17159413 heartbeat IPC: 1.719 cumulative IPC: 1.708 (Simulation time: 00 hr 03 min 12 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 22974195 heartbeat IPC: 1.72 cumulative IPC: 1.712 (Simulation time: 00 hr 04 min 06 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 28754351 heartbeat IPC: 1.73 cumulative IPC: 1.716 (Simulation time: 00 hr 05 min 04 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 34525605 heartbeat IPC: 1.733 cumulative IPC: 1.72 (Simulation time: 00 hr 06 min 03 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 40466124 heartbeat IPC: 1.683 cumulative IPC: 1.713 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 46274605 heartbeat IPC: 1.722 cumulative IPC: 1.715 (Simulation time: 00 hr 07 min 56 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv179_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000019 cycles: 52030128 heartbeat IPC: 1.737 cumulative IPC: 1.717 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 57793883 heartbeat IPC: 1.735 cumulative IPC: 1.719 (Simulation time: 00 hr 09 min 51 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 58127585 cumulative IPC: 1.72 (Simulation time: 00 hr 10 min 49 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 58127585 cumulative IPC: 1.72 (Simulation time: 00 hr 10 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv179_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.72 instructions: 100000004 cycles: 58127585
CPU 0 Branch Prediction Accuracy: 96.54% MPKI: 5.951 Average ROB Occupancy at Mispredict: 65.61
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00135
BRANCH_INDIRECT: 0.06079
BRANCH_CONDITIONAL: 5.558
BRANCH_DIRECT_CALL: 0.00344
BRANCH_INDIRECT_CALL: 0.3025
BRANCH_RETURN: 0.0244


====Backend Stall Breakdown====
ROB_STALL: 302266
LQ_STALL: 0
SQ_STALL: 84510


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 282.79755
REPLAY_LOAD: 59.206074
NON_REPLAY_LOAD: 21.49676

== Total ==
ADDR_TRANS: 46096
REPLAY_LOAD: 27294
NON_REPLAY_LOAD: 228876

== Counts ==
ADDR_TRANS: 163
REPLAY_LOAD: 461
NON_REPLAY_LOAD: 10647

cpu0->cpu0_STLB TOTAL        ACCESS:    2201315 HIT:    2189956 MISS:      11359 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2201315 HIT:    2189956 MISS:      11359 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 268.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9037663 HIT:    8660012 MISS:     377651 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8441371 HIT:    8142545 MISS:     298826 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     113484 HIT:      58667 MISS:      54817 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     457711 HIT:     456301 MISS:       1410 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      25097 HIT:       2499 MISS:      22598 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 41.9 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   17169156 HIT:    6360561 MISS:   10808595 MSHR_MERGE:    3112614
cpu0->cpu0_L1I LOAD         ACCESS:   17169156 HIT:    6360561 MISS:   10808595 MSHR_MERGE:    3112614
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.32 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26985001 HIT:   25482737 MISS:    1502264 MSHR_MERGE:     618290
cpu0->cpu0_L1D LOAD         ACCESS:   14757891 HIT:   13600493 MISS:    1157398 MSHR_MERGE:     412006
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12200357 HIT:   11881340 MISS:     319017 MSHR_MERGE:     205532
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26753 HIT:        904 MISS:      25849 MSHR_MERGE:        752
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 29.15 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13848842 HIT:   11144902 MISS:    2703940 MSHR_MERGE:    1497721
cpu0->cpu0_ITLB LOAD         ACCESS:   13848842 HIT:   11144902 MISS:    2703940 MSHR_MERGE:    1497721
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.07 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   25296989 HIT:   23778566 MISS:    1518423 MSHR_MERGE:     523327
cpu0->cpu0_DTLB LOAD         ACCESS:   25296989 HIT:   23778566 MISS:    1518423 MSHR_MERGE:     523327
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 7.97 cycles
cpu0->LLC TOTAL        ACCESS:     579213 HIT:     519136 MISS:      60077 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     298826 HIT:     265191 MISS:      33635 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      54817 HIT:      41649 MISS:      13168 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     202972 HIT:     202429 MISS:        543 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      22598 HIT:       9867 MISS:      12731 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 88.58 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1901
  ROW_BUFFER_MISS:      57626
  AVG DBUS CONGESTED CYCLE: 5.212
Channel 0 WQ ROW_BUFFER_HIT:       1435
  ROW_BUFFER_MISS:      16406
  FULL:          0
Channel 0 REFRESHES ISSUED:       4844

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1022837       153593        74437        13020
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          257          369          540
  STLB miss resolved @ L2C                0          142          336         1021         2817
  STLB miss resolved @ LLC                0           68          847         2667         7895
  STLB miss resolved @ MEM                0            2          923         5569        11359

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             263970        41402      1798281         7526          154
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            0           94           80           60
  STLB miss resolved @ L2C                0           61          102           61            8
  STLB miss resolved @ LLC                1           33          134          237           51
  STLB miss resolved @ MEM                1            4           34           77          175
[2025-09-17 07:03:29] END   suite=qualcomm_srv trace=srv179_ap (rc=0)
