Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 12 19:06:41 2019
| Host         : LAPTOP-3J2V42RO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file queue_control_sets_placed.rpt
| Design       : queue
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      4 |            2 |
|      9 |            1 |
|     10 |            1 |
|     14 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              49 |           20 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------------------+------------------+------------------+----------------+
|     Clock Signal    |          Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+--------------------------------+------------------+------------------+----------------+
|  clk1khz            |                                | AN[0]_i_1_n_0    |                1 |              1 |
|  clk1khz            |                                | st_reg[0]        |                1 |              1 |
|  clk1khz            |                                | st_reg[2]        |                1 |              2 |
|  clk1khz            |                                | st_reg[1]        |                3 |              4 |
|  clk1hz_BUFG        | out[3]_i_1_n_0                 |                  |                1 |              4 |
|  clk1khz            |                                |                  |                4 |              9 |
|  clk1khz            |                                | cnt2[9]_i_1_n_0  |                4 |             10 |
|  clk1hz_BUFG        |                                | rst_IBUF         |                5 |             14 |
|  clk1hz_BUFG        | regfile_reg_r1_0_7_0_3_i_1_n_0 |                  |                2 |             16 |
|  DUT1/inst/clk_out1 |                                | clear            |                5 |             17 |
+---------------------+--------------------------------+------------------+------------------+----------------+


