<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>CDL Modules: cdl/inc/srams.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">CDL Modules
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b89025be567f5b6d36b8bc23257fdaf4.html">cdl</a></li><li class="navelem"><a class="el" href="dir_af298877340144433539b3d17cce7a97.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">srams.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="srams_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/*a Types */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/*t t_sram_access_req</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="srams_8h.html">   23</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="srams_8h.html#a5a75274311a5df923cb62819c8bbfcca">   24</a></span>&#160;    bit     <a class="code" href="srams_8h.html#a5a75274311a5df923cb62819c8bbfcca">valid</a>;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="srams_8h.html#aa1036db21c96519c745e9a3874e9f3ec">   25</a></span>&#160;    bit[4]  <a class="code" href="srams_8h.html#aa1036db21c96519c745e9a3874e9f3ec">id</a>;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="srams_8h.html#add5b95b2df831d4a0ee02df819aa1095">   26</a></span>&#160;    bit     <a class="code" href="srams_8h.html#add5b95b2df831d4a0ee02df819aa1095">read_not_write</a>;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="srams_8h.html#ad2fdbe521b7ca5051ff699057daf98d0">   27</a></span>&#160;    bit[8]  <a class="code" href="srams_8h.html#ad2fdbe521b7ca5051ff699057daf98d0">byte_enable</a>;</div><div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="srams_8h.html#a5cd55b47045c99fd18aa4e6daf0a7a86">   28</a></span>&#160;    bit[32] <a class="code" href="srams_8h.html#a5cd55b47045c99fd18aa4e6daf0a7a86">address</a>;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="srams_8h.html#a9dbbd47bc0e25c059527c15c8ad13094">   29</a></span>&#160;    bit[64] <a class="code" href="srams_8h.html#a9dbbd47bc0e25c059527c15c8ad13094">write_data</a>;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;} <a class="code" href="srams_8h.html#structt__sram__access__req">t_sram_access_req</a>;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*t t_sram_access_resp</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="srams_8h.html">   34</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="srams_8h.html#ad21aae73c7b502fc82d24b40c9a7e3b1">   35</a></span>&#160;    bit     <a class="code" href="srams_8h.html#ad21aae73c7b502fc82d24b40c9a7e3b1">ack</a>;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="srams_8h.html#a5d301ca72fa9f012e9507cb6d97863d7">   36</a></span>&#160;    bit     <a class="code" href="srams_8h.html#a5d301ca72fa9f012e9507cb6d97863d7">valid</a>;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="srams_8h.html#aa0e31628251d97174bc7ab432c0a1edd">   37</a></span>&#160;    bit[4]  <a class="code" href="srams_8h.html#aa0e31628251d97174bc7ab432c0a1edd">id</a>;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="srams_8h.html#a02a26a607604e6cd0820686c6f7928fa">   38</a></span>&#160;    bit[64] <a class="code" href="srams_8h.html#a02a26a607604e6cd0820686c6f7928fa">data</a>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;} <a class="code" href="srams_8h.html#structt__sram__access__resp">t_sram_access_resp</a>;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/*a Modules */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">/*m se_sram_srw_128x64 */</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="srams_8h.html#a1c2794156e87b2bb280c1caf923313d6">   43</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="srams_8h.html#a1c2794156e87b2bb280c1caf923313d6">se_sram_srw_128x64</a>( clock sram_clock,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                                   input bit select,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                                   input bit[7] address,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                                   input bit read_not_write,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                                   input bit write_enable,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                                   input bit[64] write_data,</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;                                   output bit[64] data_out )</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;{</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    timing to   rising clock sram_clock   select, address, read_not_write, write_data, write_enable;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    timing from rising clock sram_clock   data_out;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;}</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">/*m se_sram_srw_128x45 */</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="srams_8h.html#ab60977d0776a7dae0218083c34c9e4d8">   56</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="srams_8h.html#ab60977d0776a7dae0218083c34c9e4d8">se_sram_srw_128x45</a>( clock sram_clock,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                                   input bit select,</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                                   input bit[7] address,</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;                                   input bit read_not_write,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                                   input bit[45] write_data,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                                   output bit[45] data_out )</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    timing to   rising clock sram_clock   select, address, read_not_write, write_data;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    timing from rising clock sram_clock   data_out;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;}</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/*m se_sram_srw_256x7 */</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="srams_8h.html#a165063c9a07d766b1ec138daa23edce9">   68</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="srams_8h.html#a165063c9a07d766b1ec138daa23edce9">se_sram_srw_256x7</a>( clock sram_clock,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                                   input bit select,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                   input bit[8] address,</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                                   input bit read_not_write,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                   input bit[7] write_data,</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                   output bit[7] data_out )</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;{</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    timing to   rising clock sram_clock   select, address, read_not_write, write_data;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    timing from rising clock sram_clock   data_out;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;}</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/*m se_sram_srw_256x40 */</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="srams_8h.html#af2519ffc0219cbbefffb3f4501351424">   80</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="srams_8h.html#af2519ffc0219cbbefffb3f4501351424">se_sram_srw_256x40</a>( clock sram_clock,</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;                                   input bit select,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                   input bit[8] address,</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                   input bit read_not_write,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                   input bit[40] write_data,</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                                   output bit[40] data_out )</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;{</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    timing to   rising clock sram_clock   select, address, read_not_write, write_data;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    timing from rising clock sram_clock   data_out;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;}</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/*m se_sram_srw_16384x8 */</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="srams_8h.html#a7ce7ccd642478b412eda46de10d86502">   92</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="srams_8h.html#a7ce7ccd642478b412eda46de10d86502">se_sram_srw_16384x8</a>( clock sram_clock,</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                   input bit select,</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;                                   input bit[14] address,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                   input bit read_not_write,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                   input bit write_enable,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                   input bit[8] write_data,</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;                                   output bit[8] data_out )</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;{</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    timing to   rising clock sram_clock   select, address, read_not_write, write_data, write_enable;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    timing from rising clock sram_clock   data_out;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;}</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/*m se_sram_srw_65536x8 */</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="srams_8h.html#a7d21ab3e513377deae32a7b11f05ef53">  105</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="srams_8h.html#a7d21ab3e513377deae32a7b11f05ef53">se_sram_srw_65536x8</a>( clock sram_clock,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                   input bit select,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                   input bit[16] address,</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                                   input bit read_not_write,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                   input bit write_enable,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                   input bit[8] write_data,</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;                                   output bit[8] data_out )</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;{</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    timing to   rising clock sram_clock   select, address, read_not_write, write_data, write_enable;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    timing from rising clock sram_clock   data_out;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;}</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/*m se_sram_srw_16384x32 */</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="srams_8h.html#ae8d26636cc008862a402916b9049c618">  118</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="srams_8h.html#ae8d26636cc008862a402916b9049c618">se_sram_srw_16384x32</a>( clock sram_clock,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                    input bit select,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                    input bit[14] address,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                    input bit write_enable,</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;                                    input bit read_not_write,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                                    input bit[32] write_data,</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;                                    output bit[32] data_out )</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;{</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    timing to   rising clock sram_clock   select, address, read_not_write, write_data, write_enable;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    timing from rising clock sram_clock   data_out;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;}</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/*m se_sram_srw_16384x32_we4 */</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="srams_8h.html#ac76a3a11d43525644a63081f719dcd80">  131</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="srams_8h.html#ac76a3a11d43525644a63081f719dcd80">se_sram_srw_16384x32_we8</a>( clock sram_clock,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                    input bit select,</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                    input bit[14] address,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                    input bit read_not_write,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                    input bit[4] write_enable,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                    input bit[32] write_data,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                    output bit[32] data_out )</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    timing to   rising clock sram_clock   select, address, read_not_write, write_data, write_enable;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;    timing from rising clock sram_clock   data_out;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/*m se_sram_srw_16384x40 */</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="srams_8h.html#a4f9c282211a45f3f3106e44caebe5a93">  144</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="srams_8h.html#a4f9c282211a45f3f3106e44caebe5a93">se_sram_srw_16384x40</a>( clock sram_clock,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                    input bit select,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                    input bit[14] address,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                                    input bit read_not_write,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                    input bit[40] write_data,</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                    output bit[40] data_out )</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;{</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    timing to   rising clock sram_clock   select, address, read_not_write, write_data;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    timing from rising clock sram_clock   data_out;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/*m se_sram_srw_32768x64 */</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="srams_8h.html#a6570a2f36fd4361ad19da5851874ac04">  156</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="srams_8h.html#a6570a2f36fd4361ad19da5851874ac04">se_sram_srw_32768x64</a>( clock sram_clock,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                   input bit select,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                   input bit[15] address,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                   input bit read_not_write,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                   input bit write_enable,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                   input bit[64] write_data,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;                                   output bit[64] data_out )</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;{</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    timing to   rising clock sram_clock   select, address, read_not_write, write_data, write_enable;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    timing from rising clock sram_clock   data_out;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/*m se_sram_srw_32768x32 */</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="srams_8h.html#a69e0eadcd4c919a1719ff0cd6282c90f">  169</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="srams_8h.html#a69e0eadcd4c919a1719ff0cd6282c90f">se_sram_srw_32768x32</a>( clock sram_clock,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                                   input bit select,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                   input bit[15] address,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                   input bit read_not_write,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                   input bit write_enable,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                                   input bit[32] write_data,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                                   output bit[32] data_out )</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;{</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    timing to   rising clock sram_clock   select, address, read_not_write, write_data, write_enable;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    timing from rising clock sram_clock   data_out;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;}</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/*m se_sram_srw_65536x32 */</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="srams_8h.html#a0a60ffe9ae9ac11d995e99fabd74e4e3">  182</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="srams_8h.html#a0a60ffe9ae9ac11d995e99fabd74e4e3">se_sram_srw_65536x32</a>( clock sram_clock,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;                                   input bit select,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                                   input bit[16] address,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                   input bit read_not_write,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                   input bit write_enable,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                   input bit[32] write_data,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                                   output bit[32] data_out )</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    timing to   rising clock sram_clock   select, address, read_not_write, write_data, write_enable;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    timing from rising clock sram_clock   data_out;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;}</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">/*m se_sram_mrw_2_16384x48 */</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="srams_8h.html#ac1d2ec5af44918fd5cd5203585e3371a">  195</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="srams_8h.html#ac1d2ec5af44918fd5cd5203585e3371a">se_sram_mrw_2_16384x48</a>( clock sram_clock_0,</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                                      input bit select_0,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                      input bit[14] address_0,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                      input bit read_not_write_0,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                      input bit[48] write_data_0,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                                      output bit[48] data_out_0,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                      clock sram_clock_1,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                      input bit select_1,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                      input bit[14] address_1,</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;                                      input bit read_not_write_1,</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                                      input bit[48] write_data_1,</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                                      output bit[48] data_out_1)</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;{</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    timing to   rising clock sram_clock_0   select_0, address_0, read_not_write_0, write_data_0;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    timing from rising clock sram_clock_0   data_out_0;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    timing to   rising clock sram_clock_1   select_1, address_1, read_not_write_1, write_data_1;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    timing from rising clock sram_clock_1   data_out_1;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;}</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/*m se_sram_mrw_2_16384x8 */</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="srams_8h.html#a357f3a9e6c5e00c6d8b12e45cea87753">  216</a></span>&#160;<span class="keyword">extern</span> module <a class="code" href="srams_8h.html#a357f3a9e6c5e00c6d8b12e45cea87753">se_sram_mrw_2_16384x8</a>( clock sram_clock_0,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                                      input bit select_0,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                      input bit[14] address_0,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                      input bit read_not_write_0,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                      input bit[8] write_data_0,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                                      output bit[8] data_out_0,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                      clock sram_clock_1,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                      input bit select_1,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                      input bit[14] address_1,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;                                      input bit read_not_write_1,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                      input bit[8] write_data_1,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;                                      output bit[8] data_out_1)</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;{</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    timing to   rising clock sram_clock_0   select_0, address_0, read_not_write_0, write_data_0;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    timing from rising clock sram_clock_0   data_out_0;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    timing to   rising clock sram_clock_1   select_1, address_1, read_not_write_1, write_data_1;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    timing from rising clock sram_clock_1   data_out_1;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;}</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="ttc" id="srams_8h_html_a69e0eadcd4c919a1719ff0cd6282c90f"><div class="ttname"><a href="srams_8h.html#a69e0eadcd4c919a1719ff0cd6282c90f">se_sram_srw_32768x32</a></div><div class="ttdeci">module se_sram_srw_32768x32(clock sram_clock, input bit select, input bit[15] address, input bit read_not_write, input bit write_enable, input bit[32] write_data, output bit[32] data_out)</div><div class="ttdef"><b>Definition:</b> srams.h:169</div></div>
<div class="ttc" id="srams_8h_html_a5d301ca72fa9f012e9507cb6d97863d7"><div class="ttname"><a href="srams_8h.html#a5d301ca72fa9f012e9507cb6d97863d7">t_sram_access_resp::valid</a></div><div class="ttdeci">bit valid</div><div class="ttdef"><b>Definition:</b> srams.h:36</div></div>
<div class="ttc" id="srams_8h_html_a7ce7ccd642478b412eda46de10d86502"><div class="ttname"><a href="srams_8h.html#a7ce7ccd642478b412eda46de10d86502">se_sram_srw_16384x8</a></div><div class="ttdeci">module se_sram_srw_16384x8(clock sram_clock, input bit select, input bit[14] address, input bit read_not_write, input bit write_enable, input bit[8] write_data, output bit[8] data_out)</div><div class="ttdef"><b>Definition:</b> srams.h:92</div></div>
<div class="ttc" id="srams_8h_html_aa1036db21c96519c745e9a3874e9f3ec"><div class="ttname"><a href="srams_8h.html#aa1036db21c96519c745e9a3874e9f3ec">t_sram_access_req::id</a></div><div class="ttdeci">bit[4] id</div><div class="ttdef"><b>Definition:</b> srams.h:25</div></div>
<div class="ttc" id="srams_8h_html_ad21aae73c7b502fc82d24b40c9a7e3b1"><div class="ttname"><a href="srams_8h.html#ad21aae73c7b502fc82d24b40c9a7e3b1">t_sram_access_resp::ack</a></div><div class="ttdeci">bit ack</div><div class="ttdef"><b>Definition:</b> srams.h:35</div></div>
<div class="ttc" id="srams_8h_html_ae8d26636cc008862a402916b9049c618"><div class="ttname"><a href="srams_8h.html#ae8d26636cc008862a402916b9049c618">se_sram_srw_16384x32</a></div><div class="ttdeci">module se_sram_srw_16384x32(clock sram_clock, input bit select, input bit[14] address, input bit write_enable, input bit read_not_write, input bit[32] write_data, output bit[32] data_out)</div><div class="ttdef"><b>Definition:</b> srams.h:118</div></div>
<div class="ttc" id="srams_8h_html_a165063c9a07d766b1ec138daa23edce9"><div class="ttname"><a href="srams_8h.html#a165063c9a07d766b1ec138daa23edce9">se_sram_srw_256x7</a></div><div class="ttdeci">module se_sram_srw_256x7(clock sram_clock, input bit select, input bit[8] address, input bit read_not_write, input bit[7] write_data, output bit[7] data_out)</div><div class="ttdef"><b>Definition:</b> srams.h:68</div></div>
<div class="ttc" id="srams_8h_html_a4f9c282211a45f3f3106e44caebe5a93"><div class="ttname"><a href="srams_8h.html#a4f9c282211a45f3f3106e44caebe5a93">se_sram_srw_16384x40</a></div><div class="ttdeci">module se_sram_srw_16384x40(clock sram_clock, input bit select, input bit[14] address, input bit read_not_write, input bit[40] write_data, output bit[40] data_out)</div><div class="ttdef"><b>Definition:</b> srams.h:144</div></div>
<div class="ttc" id="srams_8h_html_a6570a2f36fd4361ad19da5851874ac04"><div class="ttname"><a href="srams_8h.html#a6570a2f36fd4361ad19da5851874ac04">se_sram_srw_32768x64</a></div><div class="ttdeci">module se_sram_srw_32768x64(clock sram_clock, input bit select, input bit[15] address, input bit read_not_write, input bit write_enable, input bit[64] write_data, output bit[64] data_out)</div><div class="ttdef"><b>Definition:</b> srams.h:156</div></div>
<div class="ttc" id="srams_8h_html_ac1d2ec5af44918fd5cd5203585e3371a"><div class="ttname"><a href="srams_8h.html#ac1d2ec5af44918fd5cd5203585e3371a">se_sram_mrw_2_16384x48</a></div><div class="ttdeci">module se_sram_mrw_2_16384x48(clock sram_clock_0, input bit select_0, input bit[14] address_0, input bit read_not_write_0, input bit[48] write_data_0, output bit[48] data_out_0, clock sram_clock_1, input bit select_1, input bit[14] address_1, input bit read_not_write_1, input bit[48] write_data_1, output bit[48] data_out_1)</div><div class="ttdef"><b>Definition:</b> srams.h:195</div></div>
<div class="ttc" id="srams_8h_html_ad2fdbe521b7ca5051ff699057daf98d0"><div class="ttname"><a href="srams_8h.html#ad2fdbe521b7ca5051ff699057daf98d0">t_sram_access_req::byte_enable</a></div><div class="ttdeci">bit[8] byte_enable</div><div class="ttdef"><b>Definition:</b> srams.h:27</div></div>
<div class="ttc" id="srams_8h_html_a5a75274311a5df923cb62819c8bbfcca"><div class="ttname"><a href="srams_8h.html#a5a75274311a5df923cb62819c8bbfcca">t_sram_access_req::valid</a></div><div class="ttdeci">bit valid</div><div class="ttdef"><b>Definition:</b> srams.h:24</div></div>
<div class="ttc" id="srams_8h_html_a0a60ffe9ae9ac11d995e99fabd74e4e3"><div class="ttname"><a href="srams_8h.html#a0a60ffe9ae9ac11d995e99fabd74e4e3">se_sram_srw_65536x32</a></div><div class="ttdeci">module se_sram_srw_65536x32(clock sram_clock, input bit select, input bit[16] address, input bit read_not_write, input bit write_enable, input bit[32] write_data, output bit[32] data_out)</div><div class="ttdef"><b>Definition:</b> srams.h:182</div></div>
<div class="ttc" id="srams_8h_html_a02a26a607604e6cd0820686c6f7928fa"><div class="ttname"><a href="srams_8h.html#a02a26a607604e6cd0820686c6f7928fa">t_sram_access_resp::data</a></div><div class="ttdeci">bit[64] data</div><div class="ttdef"><b>Definition:</b> srams.h:38</div></div>
<div class="ttc" id="srams_8h_html_af2519ffc0219cbbefffb3f4501351424"><div class="ttname"><a href="srams_8h.html#af2519ffc0219cbbefffb3f4501351424">se_sram_srw_256x40</a></div><div class="ttdeci">module se_sram_srw_256x40(clock sram_clock, input bit select, input bit[8] address, input bit read_not_write, input bit[40] write_data, output bit[40] data_out)</div><div class="ttdef"><b>Definition:</b> srams.h:80</div></div>
<div class="ttc" id="srams_8h_html_a9dbbd47bc0e25c059527c15c8ad13094"><div class="ttname"><a href="srams_8h.html#a9dbbd47bc0e25c059527c15c8ad13094">t_sram_access_req::write_data</a></div><div class="ttdeci">bit[64] write_data</div><div class="ttdef"><b>Definition:</b> srams.h:29</div></div>
<div class="ttc" id="srams_8h_html_a357f3a9e6c5e00c6d8b12e45cea87753"><div class="ttname"><a href="srams_8h.html#a357f3a9e6c5e00c6d8b12e45cea87753">se_sram_mrw_2_16384x8</a></div><div class="ttdeci">module se_sram_mrw_2_16384x8(clock sram_clock_0, input bit select_0, input bit[14] address_0, input bit read_not_write_0, input bit[8] write_data_0, output bit[8] data_out_0, clock sram_clock_1, input bit select_1, input bit[14] address_1, input bit read_not_write_1, input bit[8] write_data_1, output bit[8] data_out_1)</div><div class="ttdef"><b>Definition:</b> srams.h:216</div></div>
<div class="ttc" id="srams_8h_html_add5b95b2df831d4a0ee02df819aa1095"><div class="ttname"><a href="srams_8h.html#add5b95b2df831d4a0ee02df819aa1095">t_sram_access_req::read_not_write</a></div><div class="ttdeci">bit read_not_write</div><div class="ttdef"><b>Definition:</b> srams.h:26</div></div>
<div class="ttc" id="srams_8h_html_a7d21ab3e513377deae32a7b11f05ef53"><div class="ttname"><a href="srams_8h.html#a7d21ab3e513377deae32a7b11f05ef53">se_sram_srw_65536x8</a></div><div class="ttdeci">module se_sram_srw_65536x8(clock sram_clock, input bit select, input bit[16] address, input bit read_not_write, input bit write_enable, input bit[8] write_data, output bit[8] data_out)</div><div class="ttdef"><b>Definition:</b> srams.h:105</div></div>
<div class="ttc" id="srams_8h_html_a1c2794156e87b2bb280c1caf923313d6"><div class="ttname"><a href="srams_8h.html#a1c2794156e87b2bb280c1caf923313d6">se_sram_srw_128x64</a></div><div class="ttdeci">module se_sram_srw_128x64(clock sram_clock, input bit select, input bit[7] address, input bit read_not_write, input bit write_enable, input bit[64] write_data, output bit[64] data_out)</div><div class="ttdef"><b>Definition:</b> srams.h:43</div></div>
<div class="ttc" id="srams_8h_html_structt__sram__access__resp"><div class="ttname"><a href="srams_8h.html#structt__sram__access__resp">t_sram_access_resp</a></div><div class="ttdef"><b>Definition:</b> srams.h:34</div></div>
<div class="ttc" id="srams_8h_html_ab60977d0776a7dae0218083c34c9e4d8"><div class="ttname"><a href="srams_8h.html#ab60977d0776a7dae0218083c34c9e4d8">se_sram_srw_128x45</a></div><div class="ttdeci">module se_sram_srw_128x45(clock sram_clock, input bit select, input bit[7] address, input bit read_not_write, input bit[45] write_data, output bit[45] data_out)</div><div class="ttdef"><b>Definition:</b> srams.h:56</div></div>
<div class="ttc" id="srams_8h_html_a5cd55b47045c99fd18aa4e6daf0a7a86"><div class="ttname"><a href="srams_8h.html#a5cd55b47045c99fd18aa4e6daf0a7a86">t_sram_access_req::address</a></div><div class="ttdeci">bit[32] address</div><div class="ttdef"><b>Definition:</b> srams.h:28</div></div>
<div class="ttc" id="srams_8h_html_aa0e31628251d97174bc7ab432c0a1edd"><div class="ttname"><a href="srams_8h.html#aa0e31628251d97174bc7ab432c0a1edd">t_sram_access_resp::id</a></div><div class="ttdeci">bit[4] id</div><div class="ttdef"><b>Definition:</b> srams.h:37</div></div>
<div class="ttc" id="srams_8h_html_ac76a3a11d43525644a63081f719dcd80"><div class="ttname"><a href="srams_8h.html#ac76a3a11d43525644a63081f719dcd80">se_sram_srw_16384x32_we8</a></div><div class="ttdeci">module se_sram_srw_16384x32_we8(clock sram_clock, input bit select, input bit[14] address, input bit read_not_write, input bit[4] write_enable, input bit[32] write_data, output bit[32] data_out)</div><div class="ttdef"><b>Definition:</b> srams.h:131</div></div>
<div class="ttc" id="srams_8h_html_structt__sram__access__req"><div class="ttname"><a href="srams_8h.html#structt__sram__access__req">t_sram_access_req</a></div><div class="ttdef"><b>Definition:</b> srams.h:23</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Sep 30 2018 17:21:43 for CDL Modules by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
