/dts-v1/;

#include "mt7981.dtsi"

/ {
	model = "Tenbay AC-2210E";
	compatible = "tenbay,ac-2210e", "mediatek,mt7981";

	aliases {
		ethernet0 = &gmac0;
		ethernet1 = &gmac1;
		led-boot = &led_run;
		led-failsafe = &led_run;
		led-running = &led_run;
		led-upgrade = &led_run;
		serial0 = &uart0;
		mdio-gpio0 = &mdio2;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	gpio-keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			linux,code = <KEY_RESTART>;
			gpios = <&pio 1 GPIO_ACTIVE_LOW>;
		};
	};

	leds {
		compatible = "gpio-leds";

		led_run: led@0 {
			label = "red:run";
			gpios = <&pio 35 GPIO_ACTIVE_LOW>;
		};

		led@1 {
			label = "green:system";
			gpios = <&pio 34 GPIO_ACTIVE_LOW>;
		};
	};

	mdio2: mdio {
		compatible = "virtual,mdio-gpio";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	i2c_0: i2c@0 {
		compatible = "i2c-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&i2c_0_pins>;
		#address-cells = <1>;
		#size-cells = <0>;
		sda-gpios = <&pio 22 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		scl-gpios = <&pio 23 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		i2c-gpio,delay-us = <2>;
        };

	i2c_1: i2c@1 {
		compatible = "i2c-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&i2c_1_pins>;
		#address-cells = <1>;
		#size-cells = <0>;
		sda-gpios = <&pio 24 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		scl-gpios = <&pio 25 (GPIO_ACTIVE_HIGH | GPIO_OPEN_DRAIN)>;
		i2c-gpio,delay-us = <2>;
	};
};

&uart0 {
	status = "okay";
};

&watchdog {
	status = "okay";
};

&eth {
	pinctrl-names = "default";
	pinctrl-0 = <&mdio_pins>;

	status = "okay";

	gmac0: mac@0 {
		compatible = "mediatek,eth-mac";
		reg = <0>;
		phy-mode = "2500base-x";
		nvmem-cells = <&macaddr_2a>;
		nvmem-cell-names = "mac-address";

		fixed-link {
			speed = <2500>;
			full-duplex;
			pause;
		};
	};

	gmac1: mac@1 {
		compatible = "mediatek,eth-mac";
		reg = <1>;
		phy-mode = "2500base-x";
		nvmem-cells = <&macaddr_24>;
		nvmem-cell-names = "mac-address";

		fixed-link {
			speed = <2500>;
			full-duplex;
			pause;
		};
	};
};

&mdio_bus {
	phy7: ethernet-phy@7 {
		reg = <7>;
		compatible = "ethernet-phy-ieee802.3-c45";
		phy-mode = "2500base-x";
		reset-gpios = <&pio 14 GPIO_ACTIVE_LOW>;
		reset-assert-us = <100000>;
		reset-deassert-us = <100000>;
	};

	switch0: switch@0 {
		compatible = "mediatek,mt7531";
		reg = <31>;
		dsa,member = <0 0>;
		reset-gpios = <&pio 39 GPIO_ACTIVE_HIGH>;
		//interrupt-controller;
		//#interrupt-cells = <1>;
		//interrupt-parent = <&pio>;
		//interrupts = <38 IRQ_TYPE_LEVEL_HIGH>;
	};
};

&switch0 {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			label = "lan1";
		};

		port@1 {
			reg = <1>;
			label = "lan2";
		};

		port@2 {
			reg = <2>;
			label = "lan3";
		};

		port@3 {
			reg = <3>;
			label = "lan4";
		};

		port@4 {
			reg = <4>;
			label = "gsw1_p4";
		};

		port@5 {
			reg = <5>;
			label = "wan1";
			phy-mode = "2500base-x";
			phy-handle = <&phy7>;
		};

		port@6 {
			reg = <6>;
			ethernet = <&gmac0>;
			phy-mode = "2500base-x";

			fixed-link {
				speed = <2500>;
				full-duplex;
				pause;
			};
		};
	};
};

&mdio2 {
	gpios = <&pio 12 GPIO_ACTIVE_HIGH>, <&pio 13 GPIO_ACTIVE_HIGH>;

	ephy7: ethernet-ephy@7 {
		reg = <7>;
		compatible = "ethernet-phy-ieee802.3-c45";
		phy-mode = "2500base-x";
		reset-gpios = <&pio 5 GPIO_ACTIVE_LOW>;
		reset-assert-us = <100000>;
		reset-deassert-us = <100000>;
	};

	switch1: switch@0 {
		compatible = "mediatek,mt7531";
		reg = <31>;
		dsa,member = <1 0>;
		reset-gpios = <&pio 4 GPIO_ACTIVE_HIGH>;
		reset-delay-us = <600>;
		reset-post-delay-us = <20000>;
		//interrupt-controller;
		//#interrupt-cells = <1>;
		//interrupt-parent = <&pio>;
		//interrupts = <6 IRQ_TYPE_LEVEL_HIGH>;
	};
};

&switch1 {
	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;
			label = "lan5";
		};

		port@1 {
			reg = <1>;
			label = "lan6";
		};

		port@2 {
			reg = <2>;
			label = "lan7";
		};

		port@3 {
			reg = <3>;
			label = "lan8";
		};

		port@4 {
			reg = <4>;
			label = "gsw2_p4";
		};

		port@5 {
			reg = <5>;
			label = "wan2";
			phy-mode = "2500base-x";
			phy-handle = <&ephy7>;
		};

		port@6 {
			reg = <6>;
			ethernet = <&gmac1>;
			phy-mode = "2500base-x";

			fixed-link {
				speed = <2500>;
				full-duplex;
				pause;
			};
		};
	};
};

&spi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&spi0_flash_pins>;
	status = "okay";

	spi_nand: flash@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spi-nand";
		reg = <0>;
		spi-max-frequency = <52000000>;

		spi-cal-enable;
		spi-cal-mode = "read-data";
		spi-cal-datalen = <7>;
		spi-cal-data = /bits/ 8 <0x53 0x50 0x49 0x4E 0x41 0x4E 0x44>;
		spi-cal-addrlen = <5>;
		spi-cal-addr = /bits/ 32 <0x0 0x0 0x0 0x0 0x0>;

		spi-tx-buswidth = <4>;
		spi-rx-buswidth = <4>;
		mediatek,bmt-v2;
		mediatek,bmt-table-size = <0x1000>;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "BL2";
				reg = <0x00000 0x0100000>;
				read-only;
			};

			partition@100000 {
				label = "u-boot-env";
				reg = <0x0100000 0x0080000>;
			};

			factory: partition@180000 {
				label = "Factory";
				reg = <0x180000 0x0200000>;
				compatible = "nvmem-cells";
				#address-cells = <1>;
				#size-cells = <1>;

				macaddr_24: macaddr@24 {
					reg = <0x24 0x6>;
				};
				macaddr_2a: macaddr@2a {
					reg = <0x2a 0x6>;
				};
			};

			partition@380000 {
				label = "FIP";
				reg = <0x380000 0x0200000>;
			};

			partition@580000 {
				label = "ubi";
				compatible = "linux,ubi";
				reg = <0x580000 0x3000000>;
			};

			partition@3580000 {
				label = "ubi1";
				reg = <0x3580000 0x3000000>;
			};

			partition@6580000 {
				label = "Product";
				reg = <0x6580000 0x0020000>;  // 128 KB
			};

			partition@65a0000 {
				label = "Custom";
				reg = <0x65a0000 0x1000000>;  // 16 MB
			};
		};
	};
};

&pio {
	spi0_flash_pins: spi0-pins {
		mux {
			function = "spi";
			groups = "spi0", "spi0_wp_hold";
		};

		conf-pu {
			pins = "SPI0_CS", "SPI0_HOLD", "SPI0_WP";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_11>;
		};

		conf-pd {
			pins = "SPI0_CLK", "SPI0_MOSI", "SPI0_MISO";
			drive-strength = <MTK_DRIVE_8mA>;
			bias-pull-down = <MTK_PUPD_SET_R1R0_11>;
		};
	};

	i2c_0_pins: spi1-pins-func-0 {
		conf-pu {
			pins = "SPI1_CLK", "SPI1_MOSI";
			drive-strength = <MTK_DRIVE_4mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_11>;
		};
	};

	i2c_1_pins: spi1-pins-func-1 {
		conf-pu {
			pins = "SPI1_MISO", "SPI1_CS";
			drive-strength = <MTK_DRIVE_4mA>;
			bias-pull-up = <MTK_PUPD_SET_R1R0_11>;
		};
	};
};

&sgmiisys1 {
	mediatek,pnswap;
};
