
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.441644                       # Number of seconds simulated
sim_ticks                                441644042000                       # Number of ticks simulated
final_tick                               441644042000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 235217                       # Simulator instruction rate (inst/s)
host_op_rate                                   265662                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              184764498                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659748                       # Number of bytes of host memory used
host_seconds                                  2390.31                       # Real time elapsed on the host
sim_insts                                   562241723                       # Number of instructions simulated
sim_ops                                     635013076                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 441644042000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.inst         114922240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          17482112                       # Number of bytes read from this memory
system.physmem.bytes_read::total            132404352                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst    114922240                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       114922240                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      7769472                       # Number of bytes written to this memory
system.physmem.bytes_written::total           7769472                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst            1795660                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             273158                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2068818                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          121398                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               121398                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            260214628                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             39584168                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               299798796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       260214628                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          260214628                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17592159                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17592159                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17592159                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           260214628                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            39584168                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              317390954                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 441644042000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               107499853                       # Number of BP lookups
system.cpu.branchPred.condPredicted          61473738                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2853039                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             59294703                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                51602457                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.027094                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                14719486                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             256480                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         3366879                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            3354215                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12664                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        27254                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 441644042000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 441644042000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 441644042000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 441644042000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                  224                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    441644042000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        441644043                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          135926992                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      620988643                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   107499853                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           69676158                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     273915018                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5723815                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  428                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          5406                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  94864045                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1016603                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          412709765                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.697079                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.363180                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                143799837     34.84%     34.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 33505859      8.12%     42.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 39317053      9.53%     52.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                196087016     47.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            412709765                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.243408                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.406084                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                132660548                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              12301430                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 261570758                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               3573632                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2603397                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             32398003                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                260223                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              693352483                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                558732                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2603397                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                135104753                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 7469381                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2208928                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 262470437                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2852869                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              689068046                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1672528                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 544711                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   3194                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           874553103                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            3199257882                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        892791164                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                41                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             795790348                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 78762755                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              51105                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           3815                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4165354                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             85385917                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            51664036                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           5716972                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          8005388                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  679649395                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                5857                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 651195650                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3528773                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        44642176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    137983154                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            454                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     412709765                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.577854                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.982756                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            71404443     17.30%     17.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           108972179     26.40%     43.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           154775958     37.50%     81.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            77557185     18.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       412709765                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                82494859     67.20%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                    315      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               27031097     22.02%     89.22% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              13230984     10.78%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             512863238     78.76%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              3751318      0.58%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc          47373      0.01%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             83769222     12.86%     92.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            50764483      7.80%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              651195650                       # Type of FU issued
system.cpu.iq.rate                           1.474481                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   122757255                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.188511                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1841387011                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         724307800                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    648514254                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  82                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 66                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           41                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              773952864                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      41                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads         10532447                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3994563                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          883                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        10548                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1737629                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       170760                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            68                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2603397                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 6030012                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                384788                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           679655759                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            692538                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              85385917                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             51664036                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3287                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  58482                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                208794                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          10548                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1335507                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1445045                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2780552                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             649372734                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              83431772                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1822916                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                           507                       # number of nop insts executed
system.cpu.iew.exec_refs                    134048398                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 98958834                       # Number of branches executed
system.cpu.iew.exec_stores                   50616626                       # Number of stores executed
system.cpu.iew.exec_rate                     1.470353                       # Inst execution rate
system.cpu.iew.wb_sent                      648634686                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     648514295                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 425987180                       # num instructions producing a value
system.cpu.iew.wb_consumers                 936861659                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.468409                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.454696                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        44643542                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5403                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           2594529                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    405931652                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.564335                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722856                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     91610913     22.57%     22.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    179518590     44.22%     66.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     66960701     16.50%     83.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     24581317      6.06%     89.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     16454960      4.05%     93.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3047781      0.75%     94.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      9532140      2.35%     96.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      4224452      1.04%     97.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     10000798      2.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    405931652                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            562241723                       # Number of instructions committed
system.cpu.commit.committedOps              635013076                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      131317761                       # Number of memory references committed
system.cpu.commit.loads                      81391354                       # Number of loads committed
system.cpu.commit.membars                        2564                       # Number of memory barriers committed
system.cpu.commit.branches                   97381885                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 580172489                       # Number of committed integer instructions.
system.cpu.commit.function_calls             17857412                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        500048933     78.75%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         3599034      0.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc        47348      0.01%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.32% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        81391354     12.82%     92.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       49926391      7.86%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         635013076                       # Class of committed instruction
system.cpu.commit.bw_lim_events              10000798                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1075584514                       # The number of ROB reads
system.cpu.rob.rob_writes                  1366106587                       # The number of ROB writes
system.cpu.timesIdled                         1548578                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        28934278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   562241723                       # Number of Instructions Simulated
system.cpu.committedOps                     635013076                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.785506                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.785506                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.273065                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.273065                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                771560911                       # number of integer regfile reads
system.cpu.int_regfile_writes               464197363                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        41                       # number of floating regfile reads
system.cpu.cc_regfile_reads                2222681434                       # number of cc regfile reads
system.cpu.cc_regfile_writes                339017090                       # number of cc regfile writes
system.cpu.misc_regfile_reads               131120075                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   5185                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 441644042000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            272902                       # number of replacements
system.cpu.dcache.tags.tagsinuse           254.608557                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           119348735                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            273158                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            436.921983                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       27759338000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   254.608557                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.994565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         120277623                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        120277623                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 441644042000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     69762330                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        69762330                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     49581212                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       49581212                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         2617                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2617                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         2563                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2563                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     119343542                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        119343542                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    119343542                       # number of overall hits
system.cpu.dcache.overall_hits::total       119343542                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       470520                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        470520                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       185204                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       185204                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            6                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data       655724                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         655724                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       655724                       # number of overall misses
system.cpu.dcache.overall_misses::total        655724                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  18674301000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18674301000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   8335953000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8335953000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       486000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       486000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  27010254000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27010254000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  27010254000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27010254000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     70232850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     70232850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     49766416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     49766416                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         2630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2630                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         2569                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2569                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    119999266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    119999266                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    119999266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    119999266                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.006699                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006699                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003721                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003721                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.004943                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004943                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.002336                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.002336                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005464                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005464                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005464                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005464                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39688.644478                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39688.644478                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45009.573227                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45009.573227                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 37384.615385                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 37384.615385                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41191.498252                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41191.498252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41191.498252                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41191.498252                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          403                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          311                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              26                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.120000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.961538                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       121398                       # number of writebacks
system.cpu.dcache.writebacks::total            121398                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       252878                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       252878                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       129690                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       129690                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       382568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       382568                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       382568                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       382568                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       217642                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       217642                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        55514                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        55514                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       273156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       273156                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       273156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       273156                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9319780000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9319780000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2345999000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2345999000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       253000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       253000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  11665779000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  11665779000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  11665779000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  11665779000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.003099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003099                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001115                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.002281                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.002281                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002276                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002276                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002276                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002276                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42821.606124                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42821.606124                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 42259.592175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42259.592175                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 42166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42166.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42707.386988                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42707.386988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42707.386988                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42707.386988                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 441644042000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1795403                       # number of replacements
system.cpu.icache.tags.tagsinuse           253.246830                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            92843951                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1795659                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.704667                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      441515776000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   253.246830                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.989245                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989245                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          96659708                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         96659708                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 441644042000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     92843951                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        92843951                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      92843951                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         92843951                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     92843951                       # number of overall hits
system.cpu.icache.overall_hits::total        92843951                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      2020094                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       2020094                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      2020094                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        2020094                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      2020094                       # number of overall misses
system.cpu.icache.overall_misses::total       2020094                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  85449488999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  85449488999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  85449488999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  85449488999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  85449488999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  85449488999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     94864045                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     94864045                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     94864045                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     94864045                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     94864045                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     94864045                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.021295                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021295                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.021295                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021295                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.021295                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021295                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 42299.758823                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 42299.758823                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 42299.758823                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 42299.758823                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 42299.758823                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 42299.758823                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          151                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs     6.565217                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1795403                       # number of writebacks
system.cpu.icache.writebacks::total           1795403                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst       224430                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       224430                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst       224430                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       224430                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst       224430                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       224430                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1795664                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1795664                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1795664                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1795664                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1795664                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1795664                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  76314794999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  76314794999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  76314794999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  76314794999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  76314794999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  76314794999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.018929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.018929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.018929                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.018929                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.018929                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.018929                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 42499.484870                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42499.484870                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 42499.484870                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42499.484870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 42499.484870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42499.484870                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.membus.snoop_filter.tot_requests       4201521                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2089163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        64588                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 441644042000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1996713                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       121398                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1795403                       # Transaction distribution
system.membus.trans_dist::CleanEvict           151504                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             72108                       # Transaction distribution
system.membus.trans_dist::ReadExResp            72108                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1795663                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        201050                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.physmem.port      5386726                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.physmem.port       819222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6205948                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.physmem.port    229828032                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.physmem.port     25251584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               255079616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2112934                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.030841                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.172886                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2047770     96.92%     96.92% # Request fanout histogram
system.membus.snoop_fanout::1                   65164      3.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2112934                       # Request fanout histogram
system.membus.reqLayer0.occupancy         11886257816                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         8978315000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1365790000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
