#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7fb04131b0b0 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7fb04131aeb0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7fb04132c640_0 .var "clk", 0 0;
v0x7fb04132c710_0 .net "done", 0 0, v0x7fb04132bf50_0;  1 drivers
v0x7fb04132c7a0_0 .var "in", 0 0;
v0x7fb04132c830_0 .var/i "mismatch_count", 31 0;
v0x7fb04132c8c0_0 .net "out_byte", 7 0, v0x7fb04132c180_0;  1 drivers
v0x7fb04132c990_0 .var "reset", 0 0;
S_0x7fb04131b2a0 .scope module, "UUT" "top_module" 2 18, 3 17 0, S_0x7fb04131b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 8 "out_byte";
    .port_info 4 /OUTPUT 1 "done";
P_0x7fb04131b410 .param/l "DATA_BITS" 1 3 34, C4<0010>;
P_0x7fb04131b450 .param/l "ERROR" 1 3 37, C4<0101>;
P_0x7fb04131b490 .param/l "IDLE" 1 3 32, C4<0000>;
P_0x7fb04131b4d0 .param/l "PARITY_BIT" 1 3 35, C4<0011>;
P_0x7fb04131b510 .param/l "START_BIT" 1 3 33, C4<0001>;
P_0x7fb04131b550 .param/l "STOP_BIT" 1 3 36, C4<0100>;
v0x7fb04132bdf0_0 .var "bit_count", 3 0;
v0x7fb04132beb0_0 .net "clk", 0 0, v0x7fb04132c640_0;  1 drivers
v0x7fb04132bf50_0 .var "done", 0 0;
v0x7fb04132c000_0 .net "in", 0 0, v0x7fb04132c7a0_0;  1 drivers
v0x7fb04132c0b0_0 .var "next_state", 3 0;
v0x7fb04132c180_0 .var "out_byte", 7 0;
v0x7fb04132c220_0 .net "parity_odd", 0 0, v0x7fb04132bc40_0;  1 drivers
v0x7fb04132c2b0_0 .var "parity_reset", 0 0;
v0x7fb04132c360_0 .net "reset", 0 0, v0x7fb04132c990_0;  1 drivers
v0x7fb04132c470_0 .var "shift_reg", 8 0;
v0x7fb04132c510_0 .var "state", 3 0;
E_0x7fb04131b790 .event posedge, v0x7fb04132c360_0, v0x7fb04131baf0_0;
E_0x7fb04131b7e0 .event anyedge, v0x7fb04132c510_0, v0x7fb04132bba0_0, v0x7fb04132bdf0_0, v0x7fb04132bc40_0;
S_0x7fb04131b840 .scope module, "parity_inst" "parity" 3 41, 3 1 0, S_0x7fb04131b2a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "odd";
v0x7fb04131baf0_0 .net "clk", 0 0, v0x7fb04132c640_0;  alias, 1 drivers
v0x7fb04132bba0_0 .net "in", 0 0, v0x7fb04132c7a0_0;  alias, 1 drivers
v0x7fb04132bc40_0 .var "odd", 0 0;
v0x7fb04132bcf0_0 .net "reset", 0 0, v0x7fb04132c2b0_0;  1 drivers
E_0x7fb04131ba90 .event posedge, v0x7fb04132bcf0_0, v0x7fb04131baf0_0;
    .scope S_0x7fb04131b840;
T_0 ;
    %wait E_0x7fb04131ba90;
    %load/vec4 v0x7fb04132bcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb04132bc40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb04132bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fb04132bc40_0;
    %inv;
    %assign/vec4 v0x7fb04132bc40_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb04131b2a0;
T_1 ;
    %wait E_0x7fb04131b790;
    %load/vec4 v0x7fb04132c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb04132c510_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fb04132c470_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb04132bdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb04132bf50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb04132c180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb04132c2b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb04132c0b0_0;
    %assign/vec4 v0x7fb04132c510_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fb04131b2a0;
T_2 ;
    %wait E_0x7fb04131b7e0;
    %load/vec4 v0x7fb04132c510_0;
    %store/vec4 v0x7fb04132c0b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132bf50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c2b0_0, 0, 1;
    %load/vec4 v0x7fb04132c510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x7fb04132c000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fb04132c0b0_0, 0, 4;
T_2.7 ;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb04132c0b0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb04132c2b0_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x7fb04132bdf0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_2.9, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fb04132c0b0_0, 0, 4;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fb04132c0b0_0, 0, 4;
T_2.10 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x7fb04132c220_0;
    %load/vec4 v0x7fb04132c000_0;
    %cmp/e;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fb04132c0b0_0, 0, 4;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fb04132c0b0_0, 0, 4;
T_2.12 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x7fb04132c000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb04132bf50_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb04132c0b0_0, 0, 4;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7fb04132c0b0_0, 0, 4;
T_2.14 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x7fb04132c000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fb04132c0b0_0, 0, 4;
T_2.15 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fb04131b2a0;
T_3 ;
    %wait E_0x7fb04131b790;
    %load/vec4 v0x7fb04132c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x7fb04132c470_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fb04132bdf0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fb04132c510_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x7fb04132c000_0;
    %load/vec4 v0x7fb04132c470_0;
    %parti/s 8, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fb04132c470_0, 0;
    %load/vec4 v0x7fb04132bdf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fb04132bdf0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fb04131b2a0;
T_4 ;
    %wait E_0x7fb04131b790;
    %load/vec4 v0x7fb04132c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb04132c180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb04132bf50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fb04132c510_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fb04132c000_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0x7fb04132c470_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7fb04132c180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fb04132bf50_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb04132bf50_0, 0;
T_4.5 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fb04131b0b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c640_0, 0, 1;
T_5.0 ;
    %delay 1000, 0;
    %load/vec4 v0x7fb04132c640_0;
    %inv;
    %store/vec4 v0x7fb04132c640_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x7fb04131b0b0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 2 36 "$display", "Mismatch at index 0: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b1, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %vpi_call 2 41 "$display", "Test 0 passed!" {0 0 0};
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %vpi_call 2 48 "$display", "Mismatch at index 1: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %vpi_call 2 53 "$display", "Test 1 passed!" {0 0 0};
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %vpi_call 2 60 "$display", "Mismatch at index 2: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.5;
T_6.4 ;
    %vpi_call 2 65 "$display", "Test 2 passed!" {0 0 0};
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %vpi_call 2 72 "$display", "Mismatch at index 3: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.7;
T_6.6 ;
    %vpi_call 2 77 "$display", "Test 3 passed!" {0 0 0};
T_6.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %vpi_call 2 84 "$display", "Mismatch at index 4: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.9;
T_6.8 ;
    %vpi_call 2 89 "$display", "Test 4 passed!" {0 0 0};
T_6.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %vpi_call 2 96 "$display", "Mismatch at index 5: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.11;
T_6.10 ;
    %vpi_call 2 101 "$display", "Test 5 passed!" {0 0 0};
T_6.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.12, 8;
    %vpi_call 2 108 "$display", "Mismatch at index 6: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %vpi_call 2 113 "$display", "Test 6 passed!" {0 0 0};
T_6.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %vpi_call 2 120 "$display", "Mismatch at index 7: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.15;
T_6.14 ;
    %vpi_call 2 125 "$display", "Test 7 passed!" {0 0 0};
T_6.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %vpi_call 2 132 "$display", "Mismatch at index 8: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.17;
T_6.16 ;
    %vpi_call 2 137 "$display", "Test 8 passed!" {0 0 0};
T_6.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.18, 8;
    %vpi_call 2 144 "$display", "Mismatch at index 9: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.19;
T_6.18 ;
    %vpi_call 2 149 "$display", "Test 9 passed!" {0 0 0};
T_6.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %vpi_call 2 156 "$display", "Mismatch at index 10: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.21;
T_6.20 ;
    %vpi_call 2 161 "$display", "Test 10 passed!" {0 0 0};
T_6.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %vpi_call 2 168 "$display", "Mismatch at index 11: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.23;
T_6.22 ;
    %vpi_call 2 173 "$display", "Test 11 passed!" {0 0 0};
T_6.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %vpi_call 2 180 "$display", "Mismatch at index 12: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.25;
T_6.24 ;
    %vpi_call 2 185 "$display", "Test 12 passed!" {0 0 0};
T_6.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.26, 8;
    %vpi_call 2 192 "$display", "Mismatch at index 13: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.27;
T_6.26 ;
    %vpi_call 2 197 "$display", "Test 13 passed!" {0 0 0};
T_6.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.28, 8;
    %vpi_call 2 204 "$display", "Mismatch at index 14: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.29;
T_6.28 ;
    %vpi_call 2 209 "$display", "Test 14 passed!" {0 0 0};
T_6.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.30, 8;
    %vpi_call 2 216 "$display", "Mismatch at index 15: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.31;
T_6.30 ;
    %vpi_call 2 221 "$display", "Test 15 passed!" {0 0 0};
T_6.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.32, 8;
    %vpi_call 2 228 "$display", "Mismatch at index 16: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.33;
T_6.32 ;
    %vpi_call 2 233 "$display", "Test 16 passed!" {0 0 0};
T_6.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.34, 8;
    %vpi_call 2 240 "$display", "Mismatch at index 17: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.35;
T_6.34 ;
    %vpi_call 2 245 "$display", "Test 17 passed!" {0 0 0};
T_6.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.36, 8;
    %vpi_call 2 252 "$display", "Mismatch at index 18: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.37;
T_6.36 ;
    %vpi_call 2 257 "$display", "Test 18 passed!" {0 0 0};
T_6.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.38, 8;
    %vpi_call 2 264 "$display", "Mismatch at index 19: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.39;
T_6.38 ;
    %vpi_call 2 269 "$display", "Test 19 passed!" {0 0 0};
T_6.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.40, 8;
    %vpi_call 2 276 "$display", "Mismatch at index 20: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b1, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.41;
T_6.40 ;
    %vpi_call 2 281 "$display", "Test 20 passed!" {0 0 0};
T_6.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.42, 8;
    %vpi_call 2 288 "$display", "Mismatch at index 21: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.43;
T_6.42 ;
    %vpi_call 2 293 "$display", "Test 21 passed!" {0 0 0};
T_6.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.44, 8;
    %vpi_call 2 300 "$display", "Mismatch at index 22: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b1, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.45;
T_6.44 ;
    %vpi_call 2 305 "$display", "Test 22 passed!" {0 0 0};
T_6.45 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.46, 8;
    %vpi_call 2 312 "$display", "Mismatch at index 23: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b1, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.47;
T_6.46 ;
    %vpi_call 2 317 "$display", "Test 23 passed!" {0 0 0};
T_6.47 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c8c0_0;
    %cmpi/e 0, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_6.50, 6;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.50;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.48, 8;
    %vpi_call 2 324 "$display", "Mismatch at index 24: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b00000000, 1'b1 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.49;
T_6.48 ;
    %vpi_call 2 329 "$display", "Test 24 passed!" {0 0 0};
T_6.49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c8c0_0;
    %cmpi/e 0, 0, 8;
    %flag_get/vec4 6;
    %jmp/0 T_6.53, 6;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_6.53;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.51, 8;
    %vpi_call 2 336 "$display", "Mismatch at index 25: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b00000000, 1'b1 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.52;
T_6.51 ;
    %vpi_call 2 341 "$display", "Test 25 passed!" {0 0 0};
T_6.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.54, 8;
    %vpi_call 2 348 "$display", "Mismatch at index 26: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.55;
T_6.54 ;
    %vpi_call 2 353 "$display", "Test 26 passed!" {0 0 0};
T_6.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.56, 8;
    %vpi_call 2 360 "$display", "Mismatch at index 27: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.57;
T_6.56 ;
    %vpi_call 2 365 "$display", "Test 27 passed!" {0 0 0};
T_6.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.58, 8;
    %vpi_call 2 372 "$display", "Mismatch at index 28: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.59;
T_6.58 ;
    %vpi_call 2 377 "$display", "Test 28 passed!" {0 0 0};
T_6.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.60, 8;
    %vpi_call 2 384 "$display", "Mismatch at index 29: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.61;
T_6.60 ;
    %vpi_call 2 389 "$display", "Test 29 passed!" {0 0 0};
T_6.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.62, 8;
    %vpi_call 2 396 "$display", "Mismatch at index 30: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b1, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.63;
T_6.62 ;
    %vpi_call 2 401 "$display", "Test 30 passed!" {0 0 0};
T_6.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fb04132c990_0, 0, 1;
    %delay 2000, 0;
    %load/vec4 v0x7fb04132c710_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.64, 8;
    %vpi_call 2 408 "$display", "Mismatch at index 31: Inputs = [%b, %b, %b], Generated = [%b, %b], Reference = [%b, %b]", 1'b0, 1'b0, 1'b0, v0x7fb04132c8c0_0, v0x7fb04132c710_0, 8'b0000000x, 1'b0 {0 0 0};
    %load/vec4 v0x7fb04132c830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fb04132c830_0, 0, 32;
    %jmp T_6.65;
T_6.64 ;
    %vpi_call 2 413 "$display", "Test 31 passed!" {0 0 0};
T_6.65 ;
    %load/vec4 v0x7fb04132c830_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.66, 4;
    %vpi_call 2 417 "$display", "All tests passed!" {0 0 0};
    %jmp T_6.67;
T_6.66 ;
    %vpi_call 2 419 "$display", "%0d mismatches out of %0d total tests.", v0x7fb04132c830_0, 32'sb00000000000000000000000000100000 {0 0 0};
T_6.67 ;
    %vpi_call 2 420 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Fsm_serialdp_0_tb.v";
    "Self-calibration/modules/Fsm_serialdp.v";
