
---------- Begin Simulation Statistics ----------
final_tick                               2542161256500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 227701                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   227699                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.45                       # Real time elapsed on the host
host_tick_rate                              658706820                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200448                       # Number of instructions simulated
sim_ops                                       4200448                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012151                       # Number of seconds simulated
sim_ticks                                 12151411500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.405467                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  371825                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               737668                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2667                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            111272                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            939159                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              31121                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          208023                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           176902                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1141113                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70366                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29511                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200448                       # Number of instructions committed
system.cpu.committedOps                       4200448                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.782484                       # CPI: cycles per instruction
system.cpu.discardedOps                        301957                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618406                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1477797                       # DTB hits
system.cpu.dtb.data_misses                       8286                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416151                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       873358                       # DTB read hits
system.cpu.dtb.read_misses                       7418                       # DTB read misses
system.cpu.dtb.write_accesses                  202255                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604439                       # DTB write hits
system.cpu.dtb.write_misses                       868                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18251                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3663552                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1150038                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           682900                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17090024                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172936                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  982771                       # ITB accesses
system.cpu.itb.fetch_acv                          379                       # ITB acv
system.cpu.itb.fetch_hits                      976769                       # ITB hits
system.cpu.itb.fetch_misses                      6002                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4235     69.41%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.05% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6101                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14445                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.34%     47.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.31%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5150                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11193573500     92.08%     92.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9234500      0.08%     92.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19522500      0.16%     92.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               933546500      7.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12155877000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.900148                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945243                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590755                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742735                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8201893500     67.47%     67.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3953983500     32.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24289023                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85465      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2544012     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840421     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593283     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200448                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7198999                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318396                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22919457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22919457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22919457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22919457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117535.676923                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117535.676923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117535.676923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117535.676923                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13156491                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13156491                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13156491                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13156491                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67469.184615                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67469.184615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67469.184615                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67469.184615                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22569960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22569960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117551.875000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117551.875000                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12956994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12956994                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67484.343750                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67484.343750                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.299399                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539654406000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.299399                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206212                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206212                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130935                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34886                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88954                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34534                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28985                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28985                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89544                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41286                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267977                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478559                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11419712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11419712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6718400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6718841                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18149817                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160230                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002721                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052093                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159794     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     436      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160230                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837233037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378005250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474870000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5726656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4496960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10223616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5726656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5726656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232704                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34886                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34886                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471274963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370077172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841352134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471274963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471274963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183740300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183740300                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183740300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471274963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370077172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1025092435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121675.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143916750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7489                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7489                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414403                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114260                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159744                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123623                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123623                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10476                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1948                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7293                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7340                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5791                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2036122500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746340000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4834897500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13640.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32390.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105582                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82096                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159744                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123623                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.284324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.175350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.345954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35315     42.43%     42.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24657     29.63%     72.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10238     12.30%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4742      5.70%     90.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2456      2.95%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1495      1.80%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          882      1.06%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          625      0.75%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2819      3.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83229                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.930565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.331998                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.711322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1344     17.95%     17.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5660     75.58%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           304      4.06%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            83      1.11%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            35      0.47%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            18      0.24%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.20%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            8      0.11%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7489                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243824                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.228050                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.748822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6685     89.26%     89.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.24%     90.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              469      6.26%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.39%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               58      0.77%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7489                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9553152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  670464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7785600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10223616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7911872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    651.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12151406500                       # Total gap between requests
system.mem_ctrls.avgGap                      42882.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5088640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4464512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7785600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418769457.358924925327                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367406864.626385152340                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640715689.695801973343                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89479                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123623                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2579639000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2255258500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298550573500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28829.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32096.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2415008.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319443600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169765530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568301160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314969580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5303541060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        200002560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7834861890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.769695                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    468237000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11277574500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274890000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146088525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497472360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          320043420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5239149870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        254226720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7690709295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.906662                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    607172750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11138638750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12144211500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1698470                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1698470                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1698470                       # number of overall hits
system.cpu.icache.overall_hits::total         1698470                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89545                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89545                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89545                       # number of overall misses
system.cpu.icache.overall_misses::total         89545                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5508722500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5508722500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5508722500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5508722500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1788015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1788015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1788015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1788015                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050081                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050081                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050081                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050081                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61519.040706                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61519.040706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61519.040706                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61519.040706                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88954                       # number of writebacks
system.cpu.icache.writebacks::total             88954                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89545                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89545                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89545                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89545                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5419178500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5419178500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5419178500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5419178500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050081                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050081                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050081                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050081                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60519.051873                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60519.051873                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60519.051873                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60519.051873                       # average overall mshr miss latency
system.cpu.icache.replacements                  88954                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1698470                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1698470                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89545                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89545                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5508722500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5508722500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1788015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1788015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050081                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61519.040706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61519.040706                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5419178500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5419178500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050081                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60519.051873                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60519.051873                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.848918                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1753899                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89032                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.699647                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.848918                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995799                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          347                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3665574                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3665574                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335000                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335000                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335000                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335000                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106052                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106052                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106052                       # number of overall misses
system.cpu.dcache.overall_misses::total        106052                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6792416500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6792416500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6792416500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6792416500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441052                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441052                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441052                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441052                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073593                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073593                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073593                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073593                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64047.981179                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64047.981179                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64047.981179                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64047.981179                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34710                       # number of writebacks
system.cpu.dcache.writebacks::total             34710                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36655                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36655                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36655                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36655                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69397                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4417247500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4417247500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4417247500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4417247500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048157                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048157                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048157                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048157                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63651.850945                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63651.850945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63651.850945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63651.850945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69241                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       803410                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          803410                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49595                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49595                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3317681500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3317681500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       853005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       853005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058142                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66895.483416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66895.483416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9196                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2696503000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2696503000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047361                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047361                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66746.775910                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66746.775910                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531590                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56457                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474735000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474735000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588047                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61546.575270                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61546.575270                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28998                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1720744500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1720744500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049312                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049312                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59340.109663                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59340.109663                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62211000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62211000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079206                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079206                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70215.575621                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70215.575621                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61325000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079206                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079206                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69215.575621                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69215.575621                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542161256500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.423560                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1396652                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69241                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.170881                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.423560                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978929                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          747                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2996981                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2996981                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2628835897500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 315305                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   315305                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   187.10                       # Real time elapsed on the host
host_tick_rate                              450946841                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58992721                       # Number of instructions simulated
sim_ops                                      58992721                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084371                       # Number of seconds simulated
sim_ticks                                 84371040000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.525845                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5989709                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9140987                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1125                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            887970                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8496748                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             181002                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          558866                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           377864                       # Number of indirect misses.
system.cpu.branchPred.lookups                10814130                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  416100                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        38644                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54053004                       # Number of instructions committed
system.cpu.committedOps                      54053004                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.119693                       # CPI: cycles per instruction
system.cpu.discardedOps                       1495121                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15259518                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15793341                       # DTB hits
system.cpu.dtb.data_misses                       6717                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10782661                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11104053                       # DTB read hits
system.cpu.dtb.read_misses                       6444                       # DTB read misses
system.cpu.dtb.write_accesses                 4476857                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4689288                       # DTB write hits
system.cpu.dtb.write_misses                       273                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              124207                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           39610782                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          12159379                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          5065343                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        92580437                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.320544                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                19013594                       # ITB accesses
system.cpu.itb.fetch_acv                          138                       # ITB acv
system.cpu.itb.fetch_hits                    19012267                       # ITB hits
system.cpu.itb.fetch_misses                      1327                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4983      9.76%     10.03% # number of callpals executed
system.cpu.kern.callpal::rdps                     305      0.60%     10.63% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.63% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.64% # number of callpals executed
system.cpu.kern.callpal::rti                      395      0.77%     11.41% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.63% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.64% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.36%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51042                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52689                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       76                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1924     34.98%     34.98% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.67%     35.65% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      86      1.56%     37.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3454     62.79%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5501                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1922     48.45%     48.45% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.93%     49.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       86      2.17%     51.55% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1922     48.45%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3967                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              81561145000     96.67%     96.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                60807000      0.07%     96.74% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                96407000      0.11%     96.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2655274000      3.15%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          84373633000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998960                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.556456                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.721142                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 350                      
system.cpu.kern.mode_good::user                   350                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               526                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 350                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.665399                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.799087                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6687552500      7.93%      7.93% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          77686080500     92.07%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        168628797                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        76                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897394      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37604959     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28400      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.41% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10606914     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4550092      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                84998      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54053004                       # Class of committed instruction
system.cpu.quiesceCycles                       114080                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        76048360                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          120                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1320492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2640890                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1836492877                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1836492877                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1836492877                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1836492877                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117769.198217                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117769.198217                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117769.198217                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117769.198217                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            55                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    18.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1055876024                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1055876024                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1055876024                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1055876024                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67710.402976                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67710.402976                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67710.402976                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67710.402976                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4857475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4857475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115654.166667                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115654.166667                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2757475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2757475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65654.166667                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65654.166667                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1831635402                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1831635402                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117774.910108                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117774.910108                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1053118549                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1053118549                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67715.956083                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67715.956083                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1293510                       # Transaction distribution
system.membus.trans_dist::WriteReq                738                       # Transaction distribution
system.membus.trans_dist::WriteResp               738                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31581                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1273566                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15248                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12127                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12127                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1273567                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19182                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           31                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3820700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3820700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96777                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3948665                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    163016512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    163016512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3051                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3026944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3029995                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               167041835                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               73                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1321937                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000112                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010580                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1321789     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1321937                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2517500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8029225169                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy             266974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          170568000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6512926750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       81508288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2001088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           83509376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     81508288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      81508288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2021184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2021184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1273567                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1304834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31581                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31581                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         966069495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23717712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             989787207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    966069495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        966069495                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23955898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23955898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23955898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        966069495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23717712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1013743104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1008264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    487272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000090007750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        58031                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        58031                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2274951                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             953565                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1304834                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1305111                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1304834                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1305111                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 786998                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                296847                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            141786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            166081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             69658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            283220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            407920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            148610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6416                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4728                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6433365500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2589180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16142790500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12423.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31173.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        57                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   409768                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  902776                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1304834                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1305111                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  508694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  25759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  54393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  58803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  59201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  58736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  70063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  57748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  57927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  58192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  58114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  57960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  58052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  58032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  57991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    211                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       213559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    457.351308                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   317.240307                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.541633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34642     16.22%     16.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        39226     18.37%     34.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26241     12.29%     46.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22527     10.55%     57.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20305      9.51%     66.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19580      9.17%     76.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13057      6.11%     82.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6203      2.90%     85.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31778     14.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       213559                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        58031                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.923420                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.338592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          52168     89.90%     89.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5704      9.83%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           107      0.18%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            28      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             9      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            5      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         58031                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        58031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.374610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.304668                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.591298                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            29894     51.51%     51.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1530      2.64%     54.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9867     17.00%     71.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9986     17.21%     88.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6023     10.38%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              424      0.73%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              112      0.19%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               70      0.12%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               44      0.08%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               36      0.06%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               18      0.03%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         58031                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33141504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50367872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                64529024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                83509376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             83527104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       392.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       764.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    989.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    990.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84371040000                       # Total gap between requests
system.mem_ctrls.avgGap                      32326.75                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     31185408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1956096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     64529024                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 369622183.156685054302                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23184448.123431928456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 764824328.347736477852                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1273567                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31267                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1305111                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15104269250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1038521250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2061726364250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11859.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33214.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1579732.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            254262540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            135120975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           402924480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          284009760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6660239040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8488578510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      25251530880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41476666185                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.598375                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  65564069250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2817360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  15993069500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1270784340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            675418920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3294767280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4979415420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6660239040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37742589900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        616543680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55239758580                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        654.724163                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1293576750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2817360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  80263483250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16290                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16290                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2998                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1384                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3051                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998715                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               367000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2260000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81211877                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1157000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              856500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               91500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 152                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     789480.263158                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    294622.350824                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           76    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        65000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              76                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     86614640500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     18307795                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18307795                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18307795                       # number of overall hits
system.cpu.icache.overall_hits::total        18307795                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1273567                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1273567                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1273567                       # number of overall misses
system.cpu.icache.overall_misses::total       1273567                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  49945378500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  49945378500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  49945378500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  49945378500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19581362                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19581362                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19581362                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19581362                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.065040                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065040                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.065040                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065040                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39216.922628                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39216.922628                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39216.922628                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39216.922628                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1273566                       # number of writebacks
system.cpu.icache.writebacks::total           1273566                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1273567                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1273567                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1273567                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1273567                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  48671811500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  48671811500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  48671811500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  48671811500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.065040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065040                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.065040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065040                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38216.922628                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38216.922628                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38216.922628                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38216.922628                       # average overall mshr miss latency
system.cpu.icache.replacements                1273566                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18307795                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18307795                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1273567                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1273567                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  49945378500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  49945378500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19581362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19581362                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.065040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065040                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39216.922628                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39216.922628                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1273567                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1273567                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  48671811500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  48671811500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.065040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38216.922628                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38216.922628                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999868                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19604023                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1273566                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.393017                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999868                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          286                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40436291                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40436291                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15640649                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15640649                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15640649                       # number of overall hits
system.cpu.dcache.overall_hits::total        15640649                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42113                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42113                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42113                       # number of overall misses
system.cpu.dcache.overall_misses::total         42113                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2730580000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2730580000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2730580000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2730580000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15682762                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15682762                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15682762                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15682762                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002685                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002685                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002685                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002685                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64839.360767                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64839.360767                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64839.360767                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64839.360767                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16029                       # number of writebacks
system.cpu.dcache.writebacks::total             16029                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11222                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11222                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11222                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30891                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30891                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30891                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30891                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1499                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1996701500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1996701500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1996701500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1996701500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149643500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149643500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001970                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001970                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001970                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001970                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64636.997831                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64636.997831                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64636.997831                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64636.997831                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 99828.885924                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 99828.885924                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31235                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     11025394                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11025394                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20497                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20497                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1414840000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1414840000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     11045891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11045891                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001856                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001856                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69026.686832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69026.686832                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1741                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1741                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18756                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18756                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1280131500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1280131500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149643500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149643500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001698                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68251.839411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68251.839411                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196640.604468                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196640.604468                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4615255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4615255                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21616                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21616                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1315740000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1315740000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4636871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4636871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004662                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60868.800888                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60868.800888                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12135                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          738                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          738                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    716570000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    716570000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002617                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002617                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59049.855789                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59049.855789                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13880                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13880                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          389                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          389                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29444500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29444500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14269                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027262                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027262                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75692.802057                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75692.802057                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          386                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          386                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     28834500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     28834500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027052                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027052                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74700.777202                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74700.777202                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86674641000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.940348                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15690310                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31267                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            501.816932                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.940348                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          954                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31453563                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31453563                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3034969612000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 275906                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   275906                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1589.21                       # Real time elapsed on the host
host_tick_rate                              255557512                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   438472143                       # Number of instructions simulated
sim_ops                                     438472143                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.406134                       # Number of seconds simulated
sim_ticks                                406133714500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             24.862839                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                20226225                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             81351228                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3148059                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8256433                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          94891956                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            7290786                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        42200890                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         34910104                       # Number of indirect misses.
system.cpu.branchPred.lookups               118376316                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8697881                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       408080                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   379479422                       # Number of instructions committed
system.cpu.committedOps                     379479422                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.140478                       # CPI: cycles per instruction
system.cpu.discardedOps                      37701440                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 38435065                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    125302549                       # DTB hits
system.cpu.dtb.data_misses                     176819                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 27592042                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     75419287                       # DTB read hits
system.cpu.dtb.read_misses                     176807                       # DTB read misses
system.cpu.dtb.write_accesses                10843023                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    49883262                       # DTB write hits
system.cpu.dtb.write_misses                        12                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            63904290                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          341528867                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          93112204                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         73961495                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        64201662                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.467185                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               133783157                       # ITB accesses
system.cpu.itb.fetch_acv                       834303                       # ITB acv
system.cpu.itb.fetch_hits                   133783100                       # ITB hits
system.cpu.itb.fetch_misses                        57                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1068352     32.49%     32.49% # number of callpals executed
system.cpu.kern.callpal::rdps                     836      0.03%     32.52% # number of callpals executed
system.cpu.kern.callpal::rti                  1062191     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1061770     32.29%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               94822      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3287979                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3288487                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1063463     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     416      0.02%     49.92% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1067080     50.08%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2130959                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1063463     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      416      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1063463     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2127342                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             319436880000     78.65%     78.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               299013500      0.07%     78.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             86397898500     21.27%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         406133792000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996610                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998303                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1062057                      
system.cpu.kern.mode_good::user               1062056                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1062200                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1062056                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999865                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999933                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       197393832500     48.60%     48.60% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         208740030000     51.40%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        812267429                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            17112600      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               166417171     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3805      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              31954109      8.42%     56.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               4093490      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4566664      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12276526      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                835828      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               179056      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               52487837     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              42733557     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          19364870      5.10%     92.77% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          7149992      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             20303917      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                379479422                       # Class of committed instruction
system.cpu.tickCycles                       748065767                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       712322                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1424646                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             695639                       # Transaction distribution
system.membus.trans_dist::WriteReq                416                       # Transaction distribution
system.membus.trans_dist::WriteResp               416                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19035                       # Transaction distribution
system.membus.trans_dist::WritebackClean       588445                       # Transaction distribution
system.membus.trans_dist::CleanEvict           104843                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16684                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16684                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         588445                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        107194                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1765335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1765335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       371634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       372466                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2137801                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     75320960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     75320960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9146432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9149760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                84470720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            712739                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001675                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  712737    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              712739                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1040000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3999178000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          670072250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2954134250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       37660480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        7928192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           45588672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     37660480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37660480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1218240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1218240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          588445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          123878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              712323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19035                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19035                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          92729263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          19521137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112250400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     92729263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         92729263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2999603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2999603                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2999603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         92729263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         19521137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            115250003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     60307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     32902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    119297.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001951390250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3613                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3613                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1011452                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              56736                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      712323                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     607479                       # Number of write requests accepted
system.mem_ctrls.readBursts                    712323                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   607479                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 560124                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                547172                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7789                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13471                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               431                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7148                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1740                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2434154750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  760995000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5287886000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15993.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34743.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    47569                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   42745                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 31.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.88                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                712323                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               607479                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  120797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   31311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.304075                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    88.505215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   107.260599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        89184     72.98%     72.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21216     17.36%     90.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7361      6.02%     96.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2283      1.87%     98.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1063      0.87%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          521      0.43%     99.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          264      0.22%     99.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          120      0.10%     99.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          185      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122197                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3613                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.089953                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.394130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     45.896646                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1105     30.58%     30.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1288     35.65%     66.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           192      5.31%     71.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           189      5.23%     76.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           216      5.98%     82.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           173      4.79%     87.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          104      2.88%     90.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          101      2.80%     93.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           69      1.91%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           52      1.44%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           33      0.91%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           29      0.80%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           18      0.50%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           18      0.50%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           13      0.36%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            5      0.14%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            5      0.14%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            2      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3613                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3613                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.690008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.657822                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.060309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2458     68.03%     68.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               66      1.83%     69.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              895     24.77%     94.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              141      3.90%     98.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               51      1.41%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3613                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9740736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                35847936                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3859264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                45588672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             38878656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        23.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  406132561000                       # Total gap between requests
system.mem_ctrls.avgGap                     307722.34                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2105728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7635008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3859264                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5184814.569242071360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 18799246.965742852539                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9502446.761287039146                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       588445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       123878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       607479                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1088089750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4199796250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10090610513000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1849.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33902.68                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16610632.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            545524560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            289975950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           617302980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          197389080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     32059622400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      58971237270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     106295357280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       198976409520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.928323                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 275693849750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13561600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 116878264750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            326883480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            173761665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           469397880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          117382140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     32059622400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      43047281220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     119705004480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       195899333265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        482.351812                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 310769748750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13561600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  81802365750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 416                       # Transaction distribution
system.iobus.trans_dist::WriteResp                416                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          832                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          832                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     832                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3328                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1040000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              416000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    406133714500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    178893665                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        178893665                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    178893665                       # number of overall hits
system.cpu.icache.overall_hits::total       178893665                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       588444                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         588444                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       588444                       # number of overall misses
system.cpu.icache.overall_misses::total        588444                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14586563500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14586563500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14586563500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14586563500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    179482109                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    179482109                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    179482109                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    179482109                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003279                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003279                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003279                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003279                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24788.363039                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24788.363039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24788.363039                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24788.363039                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       588445                       # number of writebacks
system.cpu.icache.writebacks::total            588445                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       588444                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       588444                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       588444                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       588444                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  13998118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  13998118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  13998118500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  13998118500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003279                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003279                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003279                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003279                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23788.361339                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23788.361339                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23788.361339                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23788.361339                       # average overall mshr miss latency
system.cpu.icache.replacements                 588445                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    178893665                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       178893665                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       588444                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        588444                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14586563500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14586563500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    179482109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    179482109                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003279                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003279                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24788.363039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24788.363039                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       588444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       588444                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  13998118500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  13998118500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003279                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23788.361339                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23788.361339                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           179514001                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            588957                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            304.799843                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         359552663                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        359552663                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    122778127                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        122778127                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    122778127                       # number of overall hits
system.cpu.dcache.overall_hits::total       122778127                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       128278                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         128278                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       128278                       # number of overall misses
system.cpu.dcache.overall_misses::total        128278                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8371017500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8371017500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8371017500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8371017500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    122906405                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    122906405                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    122906405                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    122906405                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001044                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001044                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001044                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001044                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65256.844510                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65256.844510                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65256.844510                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65256.844510                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19035                       # number of writebacks
system.cpu.dcache.writebacks::total             19035                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4624                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4624                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4624                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4624                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       123654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       123654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       123654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       123654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          416                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          416                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8103335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8103335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8103335000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8103335000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001006                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001006                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001006                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001006                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65532.332153                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65532.332153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65532.332153                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65532.332153                       # average overall mshr miss latency
system.cpu.dcache.replacements                 123878                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     73981945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        73981945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       107017                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        107017                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7283359500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7283359500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     74088962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     74088962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001444                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68057.967426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68057.967426                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       106970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       106970                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7172646500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7172646500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001444                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001444                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67052.879312                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67052.879312                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     48796182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       48796182                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21261                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1087658000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1087658000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     48817443                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     48817443                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51157.424392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51157.424392                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4577                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4577                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        16684                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        16684                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          416                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    930688500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    930688500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55783.295373                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55783.295373                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2425                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2425                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          224                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          224                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     17317000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     17317000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.084560                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.084560                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77308.035714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77308.035714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          224                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     17093000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     17093000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.084560                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084560                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76308.035714                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76308.035714                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2649                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2649                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2649                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2649                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 406133714500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           122948281                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            124902                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            984.357985                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          649                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          197                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         245947284                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        245947284                       # Number of data accesses

---------- End Simulation Statistics   ----------
