#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001c539b1b640 .scope module, "SPI_TB" "SPI_TB" 2 4;
 .timescale -9 -10;
v000001c539c1dd40_0 .var "LSBFE", 0 0;
L_000001c539c2b100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
RS_000001c539bcc228 .resolv tri, L_000001c539c29550, L_000001c539c2b100;
v000001c539c1c260_0 .net8 "MISO", 0 0, RS_000001c539bcc228;  2 drivers
v000001c539c29c30_0 .net "MOSI", 0 0, L_000001c539c2a270;  1 drivers
v000001c539c2abd0_0 .net "SCK", 0 0, L_000001c539c295f0;  1 drivers
v000001c539c29190_0 .net "SCK_in", 0 0, L_000001c539c2ac70;  1 drivers
v000001c539c29910_0 .var "SPCR_in", 7 0;
v000001c539c294b0_0 .var "SPDR_From_user", 7 0;
v000001c539c2a6d0_0 .var "SPIBR_in", 7 0;
v000001c539c2a590_0 .net "SPIF", 0 0, v000001c539c1b150_0;  1 drivers
v000001c539c2a950_0 .net "SS", 0 0, L_000001c539c2a3b0;  1 drivers
v000001c539c2a130_0 .var "SS_master", 0 0;
v000001c539c29730_0 .net "SS_slave", 0 0, L_000001c539c29cd0;  1 drivers
v000001c539c299b0_0 .var "clk", 0 0;
v000001c539c29870_0 .var "rst", 0 0;
S_000001c539b904c0 .scope module, "DUT" "SPI_TOP" 2 12, 3 15 0, S_000001c539b1b640;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INOUT 1 "SS";
    .port_info 2 /INOUT 1 "MOSI";
    .port_info 3 /INOUT 1 "MISO";
    .port_info 4 /INOUT 1 "SCK";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "SS_master";
    .port_info 7 /OUTPUT 1 "SS_slave";
    .port_info 8 /OUTPUT 1 "SCK_in";
    .port_info 9 /INPUT 8 "SPCR_in";
    .port_info 10 /INPUT 1 "LSBFE";
    .port_info 11 /OUTPUT 1 "SPIF";
    .port_info 12 /INPUT 8 "SPIBR_in";
    .port_info 13 /INPUT 8 "SPDR_From_user";
P_000001c539bb87c0 .param/l "PrescalarWidth" 0 3 16, +C4<00000000000000000000000000000011>;
v000001c539c1d520_0 .net "BRG_clr", 0 0, L_000001c539ba7a10;  1 drivers
v000001c539c1d8e0_0 .net "BaudRate", 0 0, L_000001c539c2a1d0;  1 drivers
v000001c539c1c6c0_0 .net "CPHA", 0 0, v000001c539c1a250_0;  1 drivers
v000001c539c1c8a0_0 .net "CPOL", 0 0, v000001c539c1aa70_0;  1 drivers
v000001c539c1c800_0 .net "Data_in", 0 0, L_000001c539c29ff0;  1 drivers
v000001c539c1d980_0 .net "Data_out", 0 0, v000001c539c1a930_0;  1 drivers
RS_000001c539bcc9d8 .resolv tri, v000001c539c1be70_0, v000001c539c1dd40_0;
v000001c539c1cee0_0 .net8 "LSBFE", 0 0, RS_000001c539bcc9d8;  2 drivers
v000001c539c1c120_0 .net8 "MISO", 0 0, RS_000001c539bcc228;  alias, 2 drivers
v000001c539c1d200_0 .net "MOSI", 0 0, L_000001c539c2a270;  alias, 1 drivers
v000001c539c1c940_0 .net "MSTR", 0 0, v000001c539c1b0b0_0;  1 drivers
v000001c539c1c620_0 .net "M_BaudRate", 0 0, v000001c539bc6ed0_0;  1 drivers
v000001c539c1c760_0 .net "M_Sample_clk", 0 0, v000001c539c1abb0_0;  1 drivers
v000001c539c1d0c0_0 .net "M_Shift_clk", 0 0, v000001c539c1b5b0_0;  1 drivers
v000001c539c1cda0_0 .net "Reg_write_en", 0 0, v000001c539bc5c10_0;  1 drivers
v000001c539c1c300_0 .net "SCK", 0 0, L_000001c539c295f0;  alias, 1 drivers
v000001c539c1cb20_0 .net "SCK_in", 0 0, L_000001c539c2ac70;  alias, 1 drivers
v000001c539c1c1c0_0 .net "SCK_out", 0 0, v000001c539c1b290_0;  1 drivers
v000001c539c1ca80_0 .net "SPCR_in", 7 0, v000001c539c29910_0;  1 drivers
v000001c539c1d160_0 .net "SPDR_From_user", 7 0, v000001c539c294b0_0;  1 drivers
v000001c539c1ce40_0 .net "SPDR_in", 7 0, L_000001c539ba8650;  1 drivers
v000001c539c1cd00_0 .net "SPDR_out", 7 0, v000001c539c1ae30_0;  1 drivers
v000001c539c1d660_0 .net "SPDR_rd_en", 0 0, v000001c539bc6d90_0;  1 drivers
v000001c539c1de80_0 .net "SPDR_wr_en", 0 0, v000001c539bc66b0_0;  1 drivers
v000001c539c1cbc0_0 .net "SPE", 0 0, v000001c539c1b6f0_0;  1 drivers
v000001c539c1c4e0_0 .net "SPIBR_in", 7 0, v000001c539c2a6d0_0;  1 drivers
v000001c539c1d3e0_0 .net "SPIF", 0 0, v000001c539c1b150_0;  alias, 1 drivers
v000001c539c1dca0_0 .net "SPISR_in", 0 0, v000001c539bc5350_0;  1 drivers
v000001c539c1d340_0 .net "SPR", 2 0, L_000001c539c29b90;  1 drivers
v000001c539c1d700_0 .net "SS", 0 0, L_000001c539c2a3b0;  alias, 1 drivers
v000001c539c1dc00_0 .net "SS_master", 0 0, v000001c539c2a130_0;  1 drivers
v000001c539c1c9e0_0 .net "SS_slave", 0 0, L_000001c539c29cd0;  alias, 1 drivers
v000001c539c1d5c0_0 .net "S_BaudRate", 0 0, v000001c539c1ac50_0;  1 drivers
v000001c539c1c080_0 .net "S_Sample_clk", 0 0, v000001c539c1a610_0;  1 drivers
v000001c539c1cc60_0 .net "S_Shift_clk", 0 0, v000001c539c1bc90_0;  1 drivers
v000001c539c1d480_0 .net "Sample_clk", 0 0, v000001c539bc55d0_0;  1 drivers
v000001c539c1df20_0 .net "Shift_clk", 0 0, v000001c539bc5fd0_0;  1 drivers
v000001c539c1d7a0_0 .net "clk", 0 0, v000001c539c299b0_0;  1 drivers
v000001c539c1d2a0_0 .net "control_BaudRate", 0 0, v000001c539bc5710_0;  1 drivers
v000001c539c1d840_0 .net "counter", 2 0, v000001c539bc64d0_0;  1 drivers
v000001c539c1da20_0 .net "counter_enable", 0 0, v000001c539bc52b0_0;  1 drivers
v000001c539c1dac0_0 .net "idle", 0 0, v000001c539bc7150_0;  1 drivers
v000001c539c1c3a0_0 .net "rst", 0 0, v000001c539c29870_0;  1 drivers
v000001c539c1db60_0 .net "shifter_en", 0 0, v000001c539bc67f0_0;  1 drivers
S_000001c539b90650 .scope module, "u_BRG" "BRG" 3 62, 4 3 0, S_000001c539b904c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "clr";
    .port_info 3 /INPUT 3 "SPR";
    .port_info 4 /OUTPUT 1 "BaudRate";
P_000001c539bb8a80 .param/l "PrescalarWidth" 0 4 4, +C4<00000000000000000000000000000011>;
v000001c539bc53f0_0 .net "BaudRate", 0 0, L_000001c539c2a1d0;  alias, 1 drivers
v000001c539bc5d50_0 .net "SPR", 2 0, L_000001c539c29b90;  alias, 1 drivers
L_000001c539c2b0b8 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001c539bc6430_0 .net/2u *"_ivl_0", 7 0, L_000001c539c2b0b8;  1 drivers
v000001c539bc5490_0 .net "clk", 0 0, v000001c539c299b0_0;  alias, 1 drivers
v000001c539bc5b70_0 .net "clr", 0 0, L_000001c539ba7a10;  alias, 1 drivers
v000001c539bc6890_0 .var "counter", 7 0;
v000001c539bc6390_0 .net "counterNext", 7 0, L_000001c539c2a630;  1 drivers
v000001c539bc6250_0 .net "rst", 0 0, v000001c539c29870_0;  alias, 1 drivers
E_000001c539bb8b40/0 .event negedge, v000001c539bc6250_0;
E_000001c539bb8b40/1 .event posedge, v000001c539bc5490_0;
E_000001c539bb8b40 .event/or E_000001c539bb8b40/0, E_000001c539bb8b40/1;
L_000001c539c2a630 .arith/sum 8, v000001c539bc6890_0, L_000001c539c2b0b8;
L_000001c539c2a1d0 .part/v v000001c539bc6890_0, L_000001c539c29b90, 1;
S_000001c539ba7540 .scope module, "u_Bit_counter" "Bit_counter" 3 89, 5 2 0, S_000001c539b904c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "BaudRate";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "counter_enable";
    .port_info 3 /OUTPUT 3 "counter";
v000001c539bc7010_0 .net "BaudRate", 0 0, v000001c539bc5710_0;  alias, 1 drivers
v000001c539bc64d0_0 .var "counter", 2 0;
v000001c539bc6610_0 .net "counter_enable", 0 0, v000001c539bc52b0_0;  alias, 1 drivers
v000001c539bc69d0_0 .net "rst", 0 0, v000001c539c29870_0;  alias, 1 drivers
E_000001c539bb8f80/0 .event negedge, v000001c539bc6250_0;
E_000001c539bb8f80/1 .event posedge, v000001c539bc7010_0;
E_000001c539bb8f80 .event/or E_000001c539bb8f80/0, E_000001c539bb8f80/1;
S_000001c539ba76d0 .scope module, "u_Master_Slave_controller" "Master_Slave_controller" 3 126, 6 4 0, S_000001c539b904c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "control_BaudRate";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "SS";
    .port_info 4 /INPUT 1 "SPE";
    .port_info 5 /INPUT 1 "MSTR";
    .port_info 6 /INPUT 3 "counter";
    .port_info 7 /OUTPUT 1 "counter_enable";
    .port_info 8 /OUTPUT 1 "Reg_write_en";
    .port_info 9 /OUTPUT 1 "Shifter_en";
    .port_info 10 /OUTPUT 1 "idle";
    .port_info 11 /OUTPUT 1 "SPIF";
    .port_info 12 /OUTPUT 1 "BRG_clr";
    .port_info 13 /OUTPUT 1 "SPDR_wr_en";
    .port_info 14 /OUTPUT 1 "SPDR_rd_en";
P_000001c539c28d40 .param/l "Idle" 1 6 22, +C4<00000000000000000000000000000000>;
P_000001c539c28d78 .param/l "Run" 1 6 22, +C4<00000000000000000000000000000001>;
P_000001c539c28db0 .param/l "Update" 1 6 22, +C4<00000000000000000000000000000010>;
L_000001c539ba8810 .functor NOT 1, v000001c539c1b0b0_0, C4<0>, C4<0>, C4<0>;
L_000001c539ba8420 .functor OR 1, L_000001c539ba8810, L_000001c539c2a3b0, C4<0>, C4<0>;
L_000001c539ba82d0 .functor NOT 1, v000001c539c1b6f0_0, C4<0>, C4<0>, C4<0>;
L_000001c539ba7a10 .functor OR 1, L_000001c539ba8420, L_000001c539ba82d0, C4<0>, C4<0>;
v000001c539bc6570_0 .net "BRG_clr", 0 0, L_000001c539ba7a10;  alias, 1 drivers
v000001c539bc5530_0 .net "MSTR", 0 0, v000001c539c1b0b0_0;  alias, 1 drivers
v000001c539bc5c10_0 .var "Reg_write_en", 0 0;
v000001c539bc6d90_0 .var "SPDR_rd_en", 0 0;
v000001c539bc66b0_0 .var "SPDR_wr_en", 0 0;
v000001c539bc6b10_0 .net "SPE", 0 0, v000001c539c1b6f0_0;  alias, 1 drivers
v000001c539bc5350_0 .var "SPIF", 0 0;
v000001c539bc6750_0 .net "SS", 0 0, L_000001c539c2a3b0;  alias, 1 drivers
v000001c539bc67f0_0 .var "Shifter_en", 0 0;
v000001c539bc6930_0 .net *"_ivl_0", 0 0, L_000001c539ba8810;  1 drivers
v000001c539bc5a30_0 .net *"_ivl_2", 0 0, L_000001c539ba8420;  1 drivers
v000001c539bc6110_0 .net *"_ivl_4", 0 0, L_000001c539ba82d0;  1 drivers
v000001c539bc5ad0_0 .net "clk", 0 0, v000001c539c299b0_0;  alias, 1 drivers
v000001c539bc6a70_0 .net "control_BaudRate", 0 0, v000001c539bc5710_0;  alias, 1 drivers
v000001c539bc6bb0_0 .net "counter", 2 0, v000001c539bc64d0_0;  alias, 1 drivers
v000001c539bc52b0_0 .var "counter_enable", 0 0;
v000001c539bc5df0_0 .var "current_state", 1 0;
v000001c539bc7150_0 .var "idle", 0 0;
v000001c539bc6c50_0 .var "next_state", 1 0;
v000001c539bc6e30_0 .net "rst", 0 0, v000001c539c29870_0;  alias, 1 drivers
v000001c539bc6070_0 .var "temp", 0 0;
E_000001c539bb8180 .event anyedge, v000001c539bc5df0_0;
E_000001c539bb8580 .event posedge, v000001c539bc5490_0;
E_000001c539bb8640 .event anyedge, v000001c539bc5df0_0, v000001c539bc6750_0, v000001c539bc6b10_0, v000001c539bc64d0_0;
S_000001c539b87170 .scope module, "u_Master_slave_select" "Master_slave_select" 3 111, 7 2 0, S_000001c539b904c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "S_BaudRate";
    .port_info 2 /INPUT 1 "BaudRate";
    .port_info 3 /INPUT 1 "M_Shift_clk";
    .port_info 4 /INPUT 1 "M_Sample_clk";
    .port_info 5 /INPUT 1 "S_Shift_clk";
    .port_info 6 /INPUT 1 "S_Sample_clk";
    .port_info 7 /INPUT 1 "idle";
    .port_info 8 /OUTPUT 1 "M_BaudRate";
    .port_info 9 /OUTPUT 1 "control_BaudRate";
    .port_info 10 /OUTPUT 1 "Shift_clk";
    .port_info 11 /OUTPUT 1 "Sample_clk";
v000001c539bc5850_0 .net "BaudRate", 0 0, L_000001c539c2a1d0;  alias, 1 drivers
v000001c539bc6cf0_0 .net "MSTR", 0 0, v000001c539c1b0b0_0;  alias, 1 drivers
v000001c539bc6ed0_0 .var "M_BaudRate", 0 0;
v000001c539bc5670_0 .net "M_Sample_clk", 0 0, v000001c539c1abb0_0;  alias, 1 drivers
v000001c539bc58f0_0 .net "M_Shift_clk", 0 0, v000001c539c1b5b0_0;  alias, 1 drivers
v000001c539bc6f70_0 .net "S_BaudRate", 0 0, v000001c539c1ac50_0;  alias, 1 drivers
v000001c539bc5990_0 .net "S_Sample_clk", 0 0, v000001c539c1a610_0;  alias, 1 drivers
v000001c539bc70b0_0 .net "S_Shift_clk", 0 0, v000001c539c1bc90_0;  alias, 1 drivers
v000001c539bc55d0_0 .var "Sample_clk", 0 0;
v000001c539bc5fd0_0 .var "Shift_clk", 0 0;
v000001c539bc5710_0 .var "control_BaudRate", 0 0;
v000001c539bc57b0_0 .net "idle", 0 0, v000001c539bc7150_0;  alias, 1 drivers
E_000001c539bb94c0/0 .event anyedge, v000001c539bc5530_0, v000001c539bc7150_0, v000001c539bc53f0_0, v000001c539bc6ed0_0;
E_000001c539bb94c0/1 .event anyedge, v000001c539bc58f0_0, v000001c539bc5670_0, v000001c539bc6f70_0, v000001c539bc70b0_0;
E_000001c539bb94c0/2 .event anyedge, v000001c539bc5990_0;
E_000001c539bb94c0 .event/or E_000001c539bb94c0/0, E_000001c539bb94c0/1, E_000001c539bb94c0/2;
S_000001c539b87300 .scope module, "u_Port_control_logic" "Port_control_logic" 3 167, 8 2 0, S_000001c539b904c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "MSTR";
    .port_info 1 /INPUT 1 "SCK_out";
    .port_info 2 /INPUT 1 "Data_out";
    .port_info 3 /INPUT 1 "SS_master";
    .port_info 4 /INOUT 1 "MOSI";
    .port_info 5 /INOUT 1 "MISO";
    .port_info 6 /INOUT 1 "SCK";
    .port_info 7 /INOUT 1 "SS";
    .port_info 8 /OUTPUT 1 "SS_slave";
    .port_info 9 /OUTPUT 1 "SCK_in";
    .port_info 10 /OUTPUT 1 "Data_in";
L_000001c539ba7d20 .functor NOT 1, v000001c539c1b0b0_0, C4<0>, C4<0>, C4<0>;
v000001c539bc61b0_0 .net "Data_in", 0 0, L_000001c539c29ff0;  alias, 1 drivers
v000001c539bc5cb0_0 .net "Data_out", 0 0, v000001c539c1a930_0;  alias, 1 drivers
v000001c539bc5e90_0 .net8 "MISO", 0 0, RS_000001c539bcc228;  alias, 2 drivers
v000001c539bc5f30_0 .net "MOSI", 0 0, L_000001c539c2a270;  alias, 1 drivers
v000001c539bbd1a0_0 .net "MSTR", 0 0, v000001c539c1b0b0_0;  alias, 1 drivers
v000001c539bbcb60_0 .net "SCK", 0 0, L_000001c539c295f0;  alias, 1 drivers
v000001c539bbcde0_0 .net "SCK_in", 0 0, L_000001c539c2ac70;  alias, 1 drivers
v000001c539bbcf20_0 .net "SCK_out", 0 0, v000001c539c1b290_0;  alias, 1 drivers
v000001c539bbcfc0_0 .net "SS", 0 0, L_000001c539c2a3b0;  alias, 1 drivers
v000001c539bbcc00_0 .net "SS_master", 0 0, v000001c539c2a130_0;  alias, 1 drivers
v000001c539bbc520_0 .net "SS_slave", 0 0, L_000001c539c29cd0;  alias, 1 drivers
o000001c539bcc378 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001c539bbc660_0 name=_ivl_0
o000001c539bcc3a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001c539bbc840_0 name=_ivl_12
o000001c539bcc3d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001c539bbcca0_0 name=_ivl_16
o000001c539bcc408 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001c539bbc8e0_0 name=_ivl_20
o000001c539bcc438 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001c539bbc980_0 name=_ivl_24
v000001c539bbca20_0 .net *"_ivl_6", 0 0, L_000001c539ba7d20;  1 drivers
o000001c539bcc498 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v000001c539c1a570_0 name=_ivl_8
L_000001c539c2a270 .functor MUXZ 1, o000001c539bcc378, v000001c539c1a930_0, v000001c539c1b0b0_0, C4<>;
L_000001c539c29ff0 .functor MUXZ 1, L_000001c539c2a270, RS_000001c539bcc228, v000001c539c1b0b0_0, C4<>;
L_000001c539c29550 .functor MUXZ 1, o000001c539bcc498, v000001c539c1a930_0, L_000001c539ba7d20, C4<>;
L_000001c539c2a3b0 .functor MUXZ 1, o000001c539bcc3a8, v000001c539c2a130_0, v000001c539c1b0b0_0, C4<>;
L_000001c539c29cd0 .functor MUXZ 1, L_000001c539c2a3b0, o000001c539bcc3d8, v000001c539c1b0b0_0, C4<>;
L_000001c539c295f0 .functor MUXZ 1, o000001c539bcc408, v000001c539c1b290_0, v000001c539c1b0b0_0, C4<>;
L_000001c539c2ac70 .functor MUXZ 1, L_000001c539c295f0, o000001c539bcc438, v000001c539c1b0b0_0, C4<>;
S_000001c539b84b90 .scope module, "u_SCK_control_master" "SCK_control_master" 3 186, 9 2 0, S_000001c539b904c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "M_BaudRate";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "SCK_out";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v000001c539c1a9d0_0 .net "CPHA", 0 0, v000001c539c1a250_0;  alias, 1 drivers
v000001c539c1b330_0 .net "CPOL", 0 0, v000001c539c1aa70_0;  alias, 1 drivers
v000001c539c1bbf0_0 .net "M_BaudRate", 0 0, v000001c539bc6ed0_0;  alias, 1 drivers
v000001c539c1b290_0 .var "SCK_out", 0 0;
v000001c539c1abb0_0 .var "Sample_clk", 0 0;
v000001c539c1b5b0_0 .var "Shift_clk", 0 0;
v000001c539c1a7f0_0 .net "idle", 0 0, v000001c539bc7150_0;  alias, 1 drivers
E_000001c539bb9ac0 .event anyedge, v000001c539bc7150_0, v000001c539bc6ed0_0, v000001c539c1b330_0, v000001c539c1a9d0_0;
S_000001c539b84d20 .scope module, "u_SCK_control_slave" "SCK_control_slave" 3 101, 10 2 0, S_000001c539b904c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "SCK_in";
    .port_info 1 /INPUT 1 "CPOL";
    .port_info 2 /INPUT 1 "CPHA";
    .port_info 3 /INPUT 1 "idle";
    .port_info 4 /OUTPUT 1 "S_BaudRate";
    .port_info 5 /OUTPUT 1 "Shift_clk";
    .port_info 6 /OUTPUT 1 "Sample_clk";
v000001c539c1b790_0 .net "CPHA", 0 0, v000001c539c1a250_0;  alias, 1 drivers
v000001c539c1a4d0_0 .net "CPOL", 0 0, v000001c539c1aa70_0;  alias, 1 drivers
v000001c539c1af70_0 .net "SCK_in", 0 0, L_000001c539c2ac70;  alias, 1 drivers
v000001c539c1ac50_0 .var "S_BaudRate", 0 0;
v000001c539c1a610_0 .var "Sample_clk", 0 0;
v000001c539c1bc90_0 .var "Shift_clk", 0 0;
v000001c539c1a110_0 .net "idle", 0 0, v000001c539bc7150_0;  alias, 1 drivers
E_000001c539bb9a00/0 .event anyedge, v000001c539bc7150_0, v000001c539bc6f70_0, v000001c539c1b330_0, v000001c539c1a9d0_0;
E_000001c539bb9a00/1 .event anyedge, v000001c539bbcde0_0;
E_000001c539bb9a00 .event/or E_000001c539bb9a00/0, E_000001c539bb9a00/1;
S_000001c539b7f1a0 .scope module, "u_SPCR" "SPCR" 3 198, 11 3 0, S_000001c539b904c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPCR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "SPE";
    .port_info 4 /OUTPUT 1 "MSTR";
    .port_info 5 /OUTPUT 1 "CPOL";
    .port_info 6 /OUTPUT 1 "CPHA";
    .port_info 7 /OUTPUT 1 "LSBFE";
v000001c539c1a250_0 .var "CPHA", 0 0;
v000001c539c1aa70_0 .var "CPOL", 0 0;
v000001c539c1be70_0 .var "LSBFE", 0 0;
v000001c539c1b0b0_0 .var "MSTR", 0 0;
v000001c539c1bd30_0 .net "SPCR_in", 7 0, v000001c539c29910_0;  alias, 1 drivers
v000001c539c1b6f0_0 .var "SPE", 0 0;
v000001c539c1bdd0_0 .net "clk", 0 0, v000001c539c299b0_0;  alias, 1 drivers
v000001c539c1b650_0 .net "rst", 0 0, v000001c539c29870_0;  alias, 1 drivers
S_000001c539b7f330 .scope module, "u_SPDR" "SPDR" 3 225, 12 2 0, S_000001c539b904c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPDR_in";
    .port_info 1 /INPUT 8 "SPDR_From_user";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /OUTPUT 8 "SPDR_out";
L_000001c539ba8650 .functor BUFZ 8, v000001c539c1b830_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c539c1b830_0 .var "SPDR", 7 0;
v000001c539c1b8d0_0 .net "SPDR_From_user", 7 0, v000001c539c294b0_0;  alias, 1 drivers
v000001c539c1b970_0 .net "SPDR_in", 7 0, v000001c539c1ae30_0;  alias, 1 drivers
v000001c539c1a750_0 .net "SPDR_out", 7 0, L_000001c539ba8650;  alias, 1 drivers
v000001c539c1aed0_0 .net "SPDR_rd_en", 0 0, v000001c539bc6d90_0;  alias, 1 drivers
v000001c539c1b010_0 .net "clk", 0 0, v000001c539c299b0_0;  alias, 1 drivers
v000001c539c1a890_0 .net "en", 0 0, v000001c539bc66b0_0;  alias, 1 drivers
v000001c539c1ba10_0 .net "rst", 0 0, v000001c539c29870_0;  alias, 1 drivers
S_000001c539b79190 .scope module, "u_SPIBR" "SPIBR" 3 217, 13 1 0, S_000001c539b904c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "SPIBR_in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 3 "SPR";
v000001c539c1a430_0 .net "SPIBR_in", 7 0, v000001c539c2a6d0_0;  alias, 1 drivers
v000001c539c1a6b0_0 .net "SPR", 2 0, L_000001c539c29b90;  alias, 1 drivers
v000001c539c1acf0_0 .var "SPR0", 0 0;
v000001c539c1ad90_0 .var "SPR1", 0 0;
v000001c539c1b470_0 .var "SPR2", 0 0;
v000001c539c1a1b0_0 .net "clk", 0 0, v000001c539c299b0_0;  alias, 1 drivers
v000001c539c1bab0_0 .net "rst", 0 0, v000001c539c29870_0;  alias, 1 drivers
L_000001c539c29b90 .concat [ 1 1 1 0], v000001c539c1acf0_0, v000001c539c1ad90_0, v000001c539c1b470_0;
S_000001c539b79320 .scope module, "u_SPISR" "SPISR" 3 209, 14 3 0, S_000001c539b904c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "SPISR_in";
    .port_info 4 /OUTPUT 1 "SPIF";
v000001c539c1b150_0 .var "SPIF", 0 0;
v000001c539c1bb50_0 .net "SPISR_in", 0 0, v000001c539bc5350_0;  alias, 1 drivers
v000001c539c1bf10_0 .net "clk", 0 0, v000001c539c299b0_0;  alias, 1 drivers
v000001c539c1b1f0_0 .net "en", 0 0, v000001c539bc5c10_0;  alias, 1 drivers
v000001c539c1a070_0 .net "rst", 0 0, v000001c539c29870_0;  alias, 1 drivers
S_000001c539b8efb0 .scope module, "u_Shifter" "Shifter" 3 72, 15 3 0, S_000001c539b904c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Sample_clk";
    .port_info 1 /INPUT 1 "Shift_clk";
    .port_info 2 /INPUT 1 "Data_in";
    .port_info 3 /INPUT 1 "shifter_en";
    .port_info 4 /INPUT 1 "SPDR_wr_en";
    .port_info 5 /INPUT 1 "SPDR_rd_en";
    .port_info 6 /INPUT 8 "SPDR_in";
    .port_info 7 /OUTPUT 8 "SPDR_out";
    .port_info 8 /OUTPUT 1 "Data_out";
P_000001c539bb9500 .param/l "DWIDTH" 0 15 3, +C4<00000000000000000000000000001000>;
v000001c539c1a390_0 .net "Data_in", 0 0, L_000001c539c29ff0;  alias, 1 drivers
v000001c539c1a930_0 .var "Data_out", 0 0;
v000001c539c1ab10_0 .net "SPDR_in", 7 0, L_000001c539ba8650;  alias, 1 drivers
v000001c539c1ae30_0 .var "SPDR_out", 7 0;
v000001c539c1b3d0_0 .net "SPDR_rd_en", 0 0, v000001c539bc6d90_0;  alias, 1 drivers
v000001c539c1b510_0 .net "SPDR_wr_en", 0 0, v000001c539bc66b0_0;  alias, 1 drivers
v000001c539c1d020_0 .net "Sample_clk", 0 0, v000001c539bc55d0_0;  alias, 1 drivers
v000001c539c1c440_0 .net "Shift_clk", 0 0, v000001c539bc5fd0_0;  alias, 1 drivers
v000001c539c1cf80_0 .var "shifter_data", 7 0;
v000001c539c1c580_0 .var "shifter_data_reg", 7 0;
v000001c539c1dde0_0 .net "shifter_en", 0 0, v000001c539bc67f0_0;  alias, 1 drivers
E_000001c539bb9340/0 .event anyedge, v000001c539bc66b0_0, v000001c539c1cf80_0, v000001c539c1c580_0, v000001c539bc6d90_0;
E_000001c539bb9340/1 .event anyedge, v000001c539c1a750_0;
E_000001c539bb9340 .event/or E_000001c539bb9340/0, E_000001c539bb9340/1;
E_000001c539bb9940 .event posedge, v000001c539bc5fd0_0;
E_000001c539bb9580 .event posedge, v000001c539bc55d0_0;
    .scope S_000001c539b90650;
T_0 ;
    %wait E_000001c539bb8b40;
    %load/vec4 v000001c539bc6250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c539bc6890_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c539bc5b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c539bc6890_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001c539bc6390_0;
    %store/vec4 v000001c539bc6890_0, 0, 8;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001c539b8efb0;
T_1 ;
    %wait E_000001c539bb9580;
    %load/vec4 v000001c539c1c580_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001c539c1a390_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001c539c1c580_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c539b8efb0;
T_2 ;
    %wait E_000001c539bb9940;
    %load/vec4 v000001c539c1dde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001c539c1c580_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v000001c539c1a930_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c539b8efb0;
T_3 ;
    %wait E_000001c539bb9340;
    %load/vec4 v000001c539c1b510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001c539c1cf80_0;
    %store/vec4 v000001c539c1ae30_0, 0, 8;
    %load/vec4 v000001c539c1c580_0;
    %store/vec4 v000001c539c1cf80_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001c539c1b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001c539c1ab10_0;
    %store/vec4 v000001c539c1c580_0, 0, 8;
    %load/vec4 v000001c539c1ab10_0;
    %store/vec4 v000001c539c1cf80_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000001c539c1ae30_0, 0, 8;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001c539c1c580_0;
    %store/vec4 v000001c539c1cf80_0, 0, 8;
    %pushi/vec4 0, 255, 8;
    %store/vec4 v000001c539c1ae30_0, 0, 8;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c539ba7540;
T_4 ;
    %wait E_000001c539bb8f80;
    %load/vec4 v000001c539bc69d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c539bc64d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c539bc6610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001c539bc64d0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001c539bc64d0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c539b84d20;
T_5 ;
    %wait E_000001c539bb9a00;
    %load/vec4 v000001c539c1a110_0;
    %nor/r;
    %load/vec4 v000001c539c1ac50_0;
    %nor/r;
    %and;
    %store/vec4 v000001c539c1bc90_0, 0, 1;
    %load/vec4 v000001c539c1ac50_0;
    %store/vec4 v000001c539c1a610_0, 0, 1;
    %load/vec4 v000001c539c1a4d0_0;
    %load/vec4 v000001c539c1b790_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v000001c539c1af70_0;
    %store/vec4 v000001c539c1ac50_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v000001c539c1a110_0;
    %nor/r;
    %load/vec4 v000001c539c1af70_0;
    %nor/r;
    %and;
    %store/vec4 v000001c539c1ac50_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v000001c539c1af70_0;
    %nor/r;
    %store/vec4 v000001c539c1ac50_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v000001c539c1a110_0;
    %load/vec4 v000001c539c1af70_0;
    %or;
    %store/vec4 v000001c539c1ac50_0, 0, 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c539b87170;
T_6 ;
    %wait E_000001c539bb94c0;
    %load/vec4 v000001c539bc6cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001c539bc57b0_0;
    %inv;
    %load/vec4 v000001c539bc5850_0;
    %inv;
    %and;
    %store/vec4 v000001c539bc6ed0_0, 0, 1;
    %load/vec4 v000001c539bc6ed0_0;
    %store/vec4 v000001c539bc5710_0, 0, 1;
    %load/vec4 v000001c539bc58f0_0;
    %store/vec4 v000001c539bc5fd0_0, 0, 1;
    %load/vec4 v000001c539bc5670_0;
    %store/vec4 v000001c539bc55d0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001c539bc6cf0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c539bc6ed0_0, 0, 1;
    %load/vec4 v000001c539bc6f70_0;
    %store/vec4 v000001c539bc5710_0, 0, 1;
    %load/vec4 v000001c539bc70b0_0;
    %store/vec4 v000001c539bc5fd0_0, 0, 1;
    %load/vec4 v000001c539bc5990_0;
    %store/vec4 v000001c539bc55d0_0, 0, 1;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c539ba76d0;
T_7 ;
    %wait E_000001c539bb8f80;
    %load/vec4 v000001c539bc6e30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001c539bc5df0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001c539bc6c50_0;
    %assign/vec4 v000001c539bc5df0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c539ba76d0;
T_8 ;
    %wait E_000001c539bb8640;
    %load/vec4 v000001c539bc5df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v000001c539bc6750_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.6, 9;
    %load/vec4 v000001c539bc6b10_0;
    %and;
T_8.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c539bc6c50_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c539bc6c50_0, 0, 2;
T_8.5 ;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v000001c539bc6bb0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c539bc6c50_0, 0, 2;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c539bc6c50_0, 0, 2;
T_8.8 ;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001c539bc6c50_0, 0, 2;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001c539ba76d0;
T_9 ;
    %wait E_000001c539bb8580;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c539bc6070_0, 0;
    %load/vec4 v000001c539bc5df0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000001c539bc6c50_0;
    %assign/vec4 v000001c539bc5df0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001c539bc5df0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v000001c539bc6070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c539bc6070_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v000001c539bc6c50_0;
    %assign/vec4 v000001c539bc5df0_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001c539ba76d0;
T_10 ;
    %wait E_000001c539bb8180;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c539bc7150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c539bc6d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c539bc66b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c539bc67f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c539bc5350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c539bc5c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c539bc52b0_0, 0, 1;
    %load/vec4 v000001c539bc5df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c539bc7150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c539bc6d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c539bc5c10_0, 0, 1;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c539bc67f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c539bc52b0_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c539bc7150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c539bc66b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c539bc5350_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c539bc5c10_0, 0, 1;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001c539b84b90;
T_11 ;
    %wait E_000001c539bb9ac0;
    %load/vec4 v000001c539c1a7f0_0;
    %nor/r;
    %load/vec4 v000001c539c1bbf0_0;
    %nor/r;
    %and;
    %store/vec4 v000001c539c1b5b0_0, 0, 1;
    %load/vec4 v000001c539c1bbf0_0;
    %store/vec4 v000001c539c1abb0_0, 0, 1;
    %load/vec4 v000001c539c1b330_0;
    %load/vec4 v000001c539c1a9d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v000001c539c1bbf0_0;
    %store/vec4 v000001c539c1b290_0, 0, 1;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v000001c539c1a7f0_0;
    %nor/r;
    %load/vec4 v000001c539c1bbf0_0;
    %nor/r;
    %and;
    %store/vec4 v000001c539c1b290_0, 0, 1;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v000001c539c1bbf0_0;
    %nor/r;
    %store/vec4 v000001c539c1b290_0, 0, 1;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v000001c539c1a7f0_0;
    %load/vec4 v000001c539c1bbf0_0;
    %or;
    %store/vec4 v000001c539c1b290_0, 0, 1;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001c539b7f1a0;
T_12 ;
    %wait E_000001c539bb8b40;
    %load/vec4 v000001c539c1b650_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c539c1b6f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c539c1b0b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c539c1aa70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c539c1a250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c539c1be70_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001c539c1bd30_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v000001c539c1b6f0_0, 0;
    %load/vec4 v000001c539c1bd30_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v000001c539c1b0b0_0, 0;
    %load/vec4 v000001c539c1bd30_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v000001c539c1aa70_0, 0;
    %load/vec4 v000001c539c1bd30_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001c539c1a250_0, 0;
    %load/vec4 v000001c539c1bd30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001c539c1be70_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c539b79320;
T_13 ;
    %wait E_000001c539bb8b40;
    %load/vec4 v000001c539c1a070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c539c1b150_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001c539c1b1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v000001c539c1bb50_0;
    %assign/vec4 v000001c539c1b150_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v000001c539c1b150_0;
    %assign/vec4 v000001c539c1b150_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001c539b79190;
T_14 ;
    %wait E_000001c539bb8b40;
    %load/vec4 v000001c539c1bab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c539c1acf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c539c1ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c539c1b470_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001c539c1a430_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001c539c1acf0_0, 0;
    %load/vec4 v000001c539c1a430_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v000001c539c1ad90_0, 0;
    %load/vec4 v000001c539c1a430_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v000001c539c1b470_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001c539b7f330;
T_15 ;
    %wait E_000001c539bb8b40;
    %load/vec4 v000001c539c1ba10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c539c1b830_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001c539c1a890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001c539c1b970_0;
    %assign/vec4 v000001c539c1b830_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v000001c539c1aed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v000001c539c1b8d0_0;
    %assign/vec4 v000001c539c1b830_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v000001c539c1a750_0;
    %assign/vec4 v000001c539c1b830_0, 0;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001c539b1b640;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c539c299b0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000001c539b1b640;
T_17 ;
    %delay 50, 0;
    %load/vec4 v000001c539c299b0_0;
    %inv;
    %store/vec4 v000001c539c299b0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_000001c539b1b640;
T_18 ;
    %vpi_call 2 32 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c539c29870_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c539c29870_0, 0, 1;
    %pushi/vec4 179, 163, 8;
    %store/vec4 v000001c539c29910_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c539c2a130_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v000001c539c294b0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001c539c2a6d0_0, 0, 8;
    %pushi/vec4 243, 163, 8;
    %store/vec4 v000001c539c29910_0, 0, 8;
    %delay 8000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c539c2a130_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001c539c294b0_0, 0, 8;
    %delay 8000, 0;
    %vpi_call 2 44 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "TestBench.v";
    "./SPI_TOP.v";
    "./../BRG/BRG.v";
    "./../Bit_counter\Bit_counter.v";
    "./../Master_Slave_controller\Master_Slave_controller.v";
    "./../Master_Slave_controller\Master_slave_select.v";
    "./../Port_control_logic\Port_control_logic.v";
    "./../SCK_control\SCK_control_master.v";
    "./../SCK_control\SCK_control_slave.v";
    "./../Registers\SPCR.v";
    "./../Registers\SPDR.v";
    "./../Registers\SPIBR.v";
    "./../Registers\SPISR.v";
    "./../Shifter\Shifter.v";
