<root><simulation><result_generated_time />2023-05-17 19:49:46<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 3, 'OX': 3, 'IY': 7, 'IX': 7, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />2654208<total_data_size_element />{'W': 294912, 'I': 6272, 'O': 2304}<total_data_reuse />{'W': 9, 'I': 423.18367346938777, 'O': 1152}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'K_2']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [48, 1, 1], 'O': [6, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 3)]], [[('C', 16), ('K', 2)], []], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('OY', 3)]], [], []]<O />[[[('C', 16)], []], [[('K', 2)], [('OY', 3)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 8), ('C', 2), ('OX', 3)], [('FX', 3), ('C', 2), ('C', 2), ('K', 16), ('FY', 3)], []]<I />[[('K', 8), ('C', 2), ('OX', 3), ('FX', 3), ('C', 2), ('C', 2), ('K', 16)], [('FY', 3)], []]<O />[[('K', 8), ('C', 2), ('OX', 3), ('FX', 3), ('C', 2), ('C', 2)], [('K', 16), ('FY', 3)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [3.0, 3, 1, 1], 'I': [2.0, 164.57, 1.29, 1.0], 'O': [16.0, 24, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 2359296, 2359296], 'I': [448, 50176, 50176], 'O': [192, 18432, 18432], 'O_partial': [192, 18432, 0], 'O_final': [0, 0, 18432]}<actual_mem_utilization_individual />{'W': [0.25, 0.07, 0.0], 'I': [0.88, 0.0, 0.0], 'O': [0.38, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.07, 0.0], 'I': [0.88, 0.07, 0.0], 'O': [0.38, 0.07, 0.0]}<effective_mem_size_bit />{'W': [128, 786432, 2359296], 'I': [448, 50176, 50176], 'O': [192, 18432, 18432], 'O_partial': [192, 18432, 0], 'O_final': [0, 0, 18432]}<total_unit_count />{'W': [96, 32, 1, 1], 'I': [96, 48, 1, 1], 'O': [96, 6, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [48, 48, 1, 1], 'O': [6, 6, 1, 1]}<duplicate_unit_count />{'W': [3.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[884736, 294912], [294912, 294912], [294912, 0]]<I />[[165888, 8063], [8063, 6272], [6272, 0]]<O />[[(163584, 165888), (6912, 4608)], [(4608, 6912), (2304, 0)], [(0, 2304), (0, 0)]]<O_partial />[[(163584, 165888), (6912, 4608)], [(4608, 6912), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (2304, 0)], [(0, 2304), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[110592, 36864], [4608, 4608], [1152, 0]]<I />[[20736, 1008], [126, 98], [24, 0]]<O />[[(20448, 20736), (864, 576)], [(72, 108), (36, 0)], [(0, 9), (0, 0)]]<O_partial />[([20448, 20736], [864, 576]), ([72, 108], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [36, 0]), ([0, 9], [0, 0])]</mem_access_count_word><mac_count><active />2654208<idle />25657344</mac_count></basic_info><energy><total_energy />7087574.7<mem_energy_breakdown><W />[50.6, 913.2, 1534.3]<I />[7.3, 22.4, 32.6]<O />[14.9, 21.4, 12.0]</mem_energy_breakdown><MAC_energy><active_MAC />5802098.7<idle_MAC />1282867.2<total />7084965.9</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0801<utilization_without_data_loading />0.0938<utilization_spatial />0.0938<utilization_temporal_with_data_loading />0.8543<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />32362<latency_cycle_without_data_loading />27648<ideal_computing_cycle />27648<data_loading><load_cycle_total />4714<load_cycle_individual />{'W': [8, 4608, 0], 'I': [42, 98, 0]}<load_cycle_combined />{'W': 4608, 'I': 98}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-27647], [-26450, -23000], [-27648, -27648]], 'I': [[-27647], [-1138, -1068], [-27648, -27648]], 'O': [[-27648], [-27504, -27552], [-27612, -27639]]}<mem_stall_cycle_shared />{'W': [[-27647], [-26450, 0], [0, 0]], 'I': [[-27647], [-1138, 0], [0, 0]], 'O': [[-27648], [-27504, -27552], [-27612, -27639]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 2359296, 2359296], 'I': [448, 50176, 50176], 'O': [192, 18432, 18432], 'O_partial': [192, 18432, 0], 'O_final': [0, 0, 18432]}<data_size_each_level_total />{'W': [4096, 2359296, 2359296], 'I': [21504, 50176, 50176], 'O': [1152, 18432, 18432]}<loop_cycles_each_level />{'W': [48, 27648, 27648], 'I': [9216, 27648, 27648], 'O': [576, 27648, 27648]}<top_ir_loop_size />{'W': [3, 1, 1], 'I': [16, 3, 1], 'O': [12, 3, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.7], [85.3, 85.3], [85.3, 85.3]], 'I': [[8.0, 0.0], [2.3, 1.8], [1.8, 1.8]], 'O': [[8.0, 0.3], [2.0, 0.7], [0.7, 0.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 85.3], [85.3, 85.3]], 'I': [[8.0, 0.8], [37.3, 5.4], [5.4, 1.8]], 'O': [[8.0, 4.0], [24.0, 2.0], [2.0, 0.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.7], [85.3, 85.3], [85.3, 0]], 'I': [[8.0, 0.8], [37.3, 1.8], [1.8, 0]], 'O': [[8.0, 0.3], [2.0, 0.7], [0.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.7], [125.3, 89.1], [87.1, 0.7]], 'I': [[8.0, 0.8], [125.3, 89.1], [87.1, 0.7]], 'O': [[8.0, 0.3], [125.3, 89.1], [87.1, 0.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 27648], [48, 48, 576], [27648, 27648, 1]], 'I': [[1, 1, 27648], [576, 9216, 3], [27648, 27648, 1]], 'O': [[1, 1, 27648], [576, 576, 48], [27648, 27648, 1]]}<trans_time_real />{'W': [[0, 1, 27648], [[2, 48, 576], [8, 48, 576]], [[4608, 27648, 1], [1152, 27648, 1]]], 'I': [[0, 1, 27648], [[7, 9216, 3], [42, 9216, 3]], [[98, 27648, 1], [24, 27648, 1]]], 'O': [[0, 1, 27648], [[3, 576, 48], [2, 576, 48]], [[36, 27648, 1], [9, 27648, 1]]]}<single_stall_cycle />{'W': [[-1], [-46, -40], [-23040, -26496]], 'I': [[-1], [-569, -534], [-27550, -27624]], 'O': [[-1], [-573, -574], [-27612, -27639]]}<single_stall_count />{'W': [27647, 575, 0], 'I': [27647, 2, 0], 'O': [27648, 48, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [36, 0]}, 1: {'W': [4600, 0], 'I': [84, 0], 'O': [144, 36]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-27648, -27648], [-27612, -27648]], 1: [[-22820, -27648], [-27504, -27612]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.9<mem_area />120.4<mem_area_percentage />99.5 %</area></results><elapsed_time_second />1.346</simulation></root>