// Seed: 1908274306
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1,
    input  id_2,
    input  id_3,
    output id_4
    , id_5
);
  logic id_6;
  type_10(
      1, 1, id_1 * id_3[1]
  );
  assign id_5 = 1;
  logic id_7 = id_5;
  logic id_8;
endmodule
