# DFT
## Fault Simulation

### Switch/Transistor level: CMOS inverter with defect
![alt text](image-1.png)

### Gate Level: Buffer using inverter
![alt text](image-2.png)

### Circuit level: Multiplexer (faulty)
![alt text](image-3.png)

### System Level: System integrated with faulty MUX
![alt text](image-4.png)
 
##Parallel Fault Simulation

### Parallel Pattern Simulation
![alt text](image-5.png)

