{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638332479841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638332479841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 23:21:19 2021 " "Processing started: Tue Nov 30 23:21:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638332479841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332479841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleComputer -c SimpleComputer " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleComputer -c SimpleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332479841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638332480303 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638332480303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_ram " "Found entity 1: single_port_ram" {  } { { "single_port_ram.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/single_port_ram.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file pc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_controller " "Found entity 1: pc_controller" {  } { { "pc_controller.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/pc_controller.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487464 ""} { "Info" "ISGN_ENTITY_NAME" "2 incrementer " "Found entity 2: incrementer" {  } { { "pc_controller.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/pc_controller.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487464 ""} { "Info" "ISGN_ENTITY_NAME" "3 halfadd " "Found entity 3: halfadd" {  } { { "pc_controller.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/pc_controller.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "function_unit.v 9 9 " "Found 9 design units, including 9 entities, in source file function_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 function_unit " "Found entity 1: function_unit" {  } { { "function_unit.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487467 ""} { "Info" "ISGN_ENTITY_NAME" "2 arith_circuit " "Found entity 2: arith_circuit" {  } { { "function_unit.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487467 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_adder " "Found entity 3: full_adder" {  } { { "function_unit.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487467 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux_a_6x1 " "Found entity 4: Mux_a_6x1" {  } { { "function_unit.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487467 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mux_b_6x1 " "Found entity 5: Mux_b_6x1" {  } { { "function_unit.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487467 ""} { "Info" "ISGN_ENTITY_NAME" "6 log " "Found entity 6: log" {  } { { "function_unit.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487467 ""} { "Info" "ISGN_ENTITY_NAME" "7 lmux " "Found entity 7: lmux" {  } { { "function_unit.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487467 ""} { "Info" "ISGN_ENTITY_NAME" "8 shift " "Found entity 8: shift" {  } { { "function_unit.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 247 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487467 ""} { "Info" "ISGN_ENTITY_NAME" "9 muxs " "Found entity 9: muxs" {  } { { "function_unit.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_port_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_port_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram " "Found entity 1: dual_port_ram" {  } { { "dual_port_ram.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/dual_port_ram.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file button_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_fsm " "Found entity 1: button_fsm" {  } { { "button_fsm.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/button_fsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdecoder_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdecoder_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexDecoder_7seg " "Found entity 1: hexDecoder_7seg" {  } { { "hexDecoder_7seg.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/hexDecoder_7seg.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece2544simplecomputer.v 1 1 " "Found 1 design units, including 1 entities, in source file ece2544simplecomputer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE2544SimpleComputer " "Found entity 1: ECE2544SimpleComputer" {  } { { "ECE2544SimpleComputer.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1_16bit " "Found entity 1: mux2to1_16bit" {  } { { "mux2to1_16bit.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/mux2to1_16bit.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3to8enable.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder3to8enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3to8enable " "Found entity 1: decoder3to8enable" {  } { { "decoder3to8enable.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/decoder3to8enable.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8to1_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1_16bit " "Found entity 1: mux8to1_16bit" {  } { { "mux8to1_16bit.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/mux8to1_16bit.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/instruction_decoder.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/register_16bit.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "single_port_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file single_port_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 single_port_rom " "Found entity 1: single_port_rom" {  } { { "single_port_rom.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/single_port_rom.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux20to1_8bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux20to1_8bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux20to1_8bits " "Found entity 1: mux20to1_8bits" {  } { { "mux20to1_8bits.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/mux20to1_8bits.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux10to1_16bits.v 1 1 " "Found 1 design units, including 1 entities, in source file mux10to1_16bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux10to1_16bits " "Found entity 1: mux10to1_16bits" {  } { { "mux10to1_16bits.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/mux10to1_16bits.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638332487493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332487493 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "low function_unit.v(255) " "Verilog HDL Implicit Net warning at function_unit.v(255): created implicit net for \"low\"" {  } { { "function_unit.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 255 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487494 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE2544SimpleComputer " "Elaborating entity \"ECE2544SimpleComputer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638332487540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_fsm button_fsm:button_fsm0 " "Elaborating entity \"button_fsm\" for hierarchy \"button_fsm:button_fsm0\"" {  } { { "ECE2544SimpleComputer.v" "button_fsm0" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu0 " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu0\"" {  } { { "ECE2544SimpleComputer.v" "cpu0" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_controller cpu:cpu0\|pc_controller:pc_ctrl " "Elaborating entity \"pc_controller\" for hierarchy \"cpu:cpu0\|pc_controller:pc_ctrl\"" {  } { { "cpu.v" "pc_ctrl" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer cpu:cpu0\|pc_controller:pc_ctrl\|incrementer:PCINC " "Elaborating entity \"incrementer\" for hierarchy \"cpu:cpu0\|pc_controller:pc_ctrl\|incrementer:PCINC\"" {  } { { "pc_controller.v" "PCINC" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/pc_controller.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadd cpu:cpu0\|pc_controller:pc_ctrl\|incrementer:PCINC\|halfadd:HA0 " "Elaborating entity \"halfadd\" for hierarchy \"cpu:cpu0\|pc_controller:pc_ctrl\|incrementer:PCINC\|halfadd:HA0\"" {  } { { "pc_controller.v" "HA0" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/pc_controller.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_rom cpu:cpu0\|single_port_rom:instr_mem " "Elaborating entity \"single_port_rom\" for hierarchy \"cpu:cpu0\|single_port_rom:instr_mem\"" {  } { { "cpu.v" "instr_mem" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487577 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "1020 0 1023 single_port_rom.v(30) " "Verilog HDL warning at single_port_rom.v(30): number of words (1020) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "single_port_rom.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/single_port_rom.v" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1638332487582 "|ECE2544SimpleComputer|cpu:cpu0|single_port_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 single_port_rom.v(26) " "Net \"rom.data_a\" at single_port_rom.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/single_port_rom.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638332487597 "|ECE2544SimpleComputer|cpu:cpu0|single_port_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 single_port_rom.v(26) " "Net \"rom.waddr_a\" at single_port_rom.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/single_port_rom.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638332487597 "|ECE2544SimpleComputer|cpu:cpu0|single_port_rom:instr_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 single_port_rom.v(26) " "Net \"rom.we_a\" at single_port_rom.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "single_port_rom.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/single_port_rom.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638332487597 "|ECE2544SimpleComputer|cpu:cpu0|single_port_rom:instr_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder cpu:cpu0\|instruction_decoder:instr_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"cpu:cpu0\|instruction_decoder:instr_decoder\"" {  } { { "cpu.v" "instr_decoder" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_port_ram cpu:cpu0\|single_port_ram:data_mem " "Elaborating entity \"single_port_ram\" for hierarchy \"cpu:cpu0\|single_port_ram:data_mem\"" {  } { { "cpu.v" "data_mem" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram cpu:cpu0\|dual_port_ram:register_file " "Elaborating entity \"dual_port_ram\" for hierarchy \"cpu:cpu0\|dual_port_ram:register_file\"" {  } { { "cpu.v" "register_file" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_16bit cpu:cpu0\|dual_port_ram:register_file\|register_16bit:reg0 " "Elaborating entity \"register_16bit\" for hierarchy \"cpu:cpu0\|dual_port_ram:register_file\|register_16bit:reg0\"" {  } { { "dual_port_ram.v" "reg0" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/dual_port_ram.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3to8enable cpu:cpu0\|dual_port_ram:register_file\|decoder3to8enable:addr_dec " "Elaborating entity \"decoder3to8enable\" for hierarchy \"cpu:cpu0\|dual_port_ram:register_file\|decoder3to8enable:addr_dec\"" {  } { { "dual_port_ram.v" "addr_dec" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/dual_port_ram.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1_16bit cpu:cpu0\|dual_port_ram:register_file\|mux8to1_16bit:operandA " "Elaborating entity \"mux8to1_16bit\" for hierarchy \"cpu:cpu0\|dual_port_ram:register_file\|mux8to1_16bit:operandA\"" {  } { { "dual_port_ram.v" "operandA" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/dual_port_ram.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1_16bit cpu:cpu0\|mux2to1_16bit:mux_b " "Elaborating entity \"mux2to1_16bit\" for hierarchy \"cpu:cpu0\|mux2to1_16bit:mux_b\"" {  } { { "cpu.v" "mux_b" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "function_unit cpu:cpu0\|function_unit:func_unit " "Elaborating entity \"function_unit\" for hierarchy \"cpu:cpu0\|function_unit:func_unit\"" {  } { { "cpu.v" "func_unit" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arith_circuit cpu:cpu0\|function_unit:func_unit\|arith_circuit:a1 " "Elaborating entity \"arith_circuit\" for hierarchy \"cpu:cpu0\|function_unit:func_unit\|arith_circuit:a1\"" {  } { { "function_unit.v" "a1" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_a_6x1 cpu:cpu0\|function_unit:func_unit\|arith_circuit:a1\|Mux_a_6x1:ma0 " "Elaborating entity \"Mux_a_6x1\" for hierarchy \"cpu:cpu0\|function_unit:func_unit\|arith_circuit:a1\|Mux_a_6x1:ma0\"" {  } { { "function_unit.v" "ma0" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_b_6x1 cpu:cpu0\|function_unit:func_unit\|arith_circuit:a1\|Mux_b_6x1:mb0 " "Elaborating entity \"Mux_b_6x1\" for hierarchy \"cpu:cpu0\|function_unit:func_unit\|arith_circuit:a1\|Mux_b_6x1:mb0\"" {  } { { "function_unit.v" "mb0" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder cpu:cpu0\|function_unit:func_unit\|arith_circuit:a1\|full_adder:a0 " "Elaborating entity \"full_adder\" for hierarchy \"cpu:cpu0\|function_unit:func_unit\|arith_circuit:a1\|full_adder:a0\"" {  } { { "function_unit.v" "a0" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log cpu:cpu0\|function_unit:func_unit\|log:l1 " "Elaborating entity \"log\" for hierarchy \"cpu:cpu0\|function_unit:func_unit\|log:l1\"" {  } { { "function_unit.v" "l1" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lmux cpu:cpu0\|function_unit:func_unit\|log:l1\|lmux:m0 " "Elaborating entity \"lmux\" for hierarchy \"cpu:cpu0\|function_unit:func_unit\|log:l1\|lmux:m0\"" {  } { { "function_unit.v" "m0" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift cpu:cpu0\|function_unit:func_unit\|shift:s1 " "Elaborating entity \"shift\" for hierarchy \"cpu:cpu0\|function_unit:func_unit\|shift:s1\"" {  } { { "function_unit.v" "s1" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxs cpu:cpu0\|function_unit:func_unit\|shift:s1\|muxs:ms0 " "Elaborating entity \"muxs\" for hierarchy \"cpu:cpu0\|function_unit:func_unit\|shift:s1\|muxs:ms0\"" {  } { { "function_unit.v" "ms0" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux10to1_16bits mux10to1_16bits:HEX_mux " "Elaborating entity \"mux10to1_16bits\" for hierarchy \"mux10to1_16bits:HEX_mux\"" {  } { { "ECE2544SimpleComputer.v" "HEX_mux" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexDecoder_7seg hexDecoder_7seg:upper " "Elaborating entity \"hexDecoder_7seg\" for hierarchy \"hexDecoder_7seg:upper\"" {  } { { "ECE2544SimpleComputer.v" "upper" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332487667 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cpu:cpu0\|function_unit:func_unit\|shift:s1\|low " "Net \"cpu:cpu0\|function_unit:func_unit\|shift:s1\|low\" is missing source, defaulting to GND" {  } { { "function_unit.v" "low" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/function_unit.v" 255 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1638332487754 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1638332487754 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/ece/2544/LE_F2/LE_F2_starter_restored/db/SimpleComputer.ram0_single_port_rom_c4e0cfba.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/ece/2544/LE_F2/LE_F2_starter_restored/db/SimpleComputer.ram0_single_port_rom_c4e0cfba.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1638332488212 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "cpu:cpu0\|single_port_rom:instr_mem\|rom " "RAM logic \"cpu:cpu0\|single_port_rom:instr_mem\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "single_port_rom.v" "rom" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/single_port_rom.v" 26 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1638332488236 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "cpu:cpu0\|single_port_ram:data_mem\|ram " "RAM logic \"cpu:cpu0\|single_port_ram:data_mem\|ram\" is uninferred because MIF is not supported for the selected family" {  } { { "single_port_ram.v" "ram" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/single_port_ram.v" 30 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1638332488236 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1638332488236 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/ece/2544/LE_F2/LE_F2_starter_restored/db/SimpleComputer.ram0_single_port_rom_c4e0cfba.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/ece/2544/LE_F2/LE_F2_starter_restored/db/SimpleComputer.ram0_single_port_rom_c4e0cfba.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1638332488243 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638332489725 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638332490991 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[8\] " "Logic cell \"cpu:cpu0\|PC\[8\]\"" {  } { { "cpu.v" "PC\[8\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[0\] " "Logic cell \"cpu:cpu0\|PC\[0\]\"" {  } { { "cpu.v" "PC\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[9\] " "Logic cell \"cpu:cpu0\|PC\[9\]\"" {  } { { "cpu.v" "PC\[9\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[1\] " "Logic cell \"cpu:cpu0\|PC\[1\]\"" {  } { { "cpu.v" "PC\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[10\] " "Logic cell \"cpu:cpu0\|PC\[10\]\"" {  } { { "cpu.v" "PC\[10\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[2\] " "Logic cell \"cpu:cpu0\|PC\[2\]\"" {  } { { "cpu.v" "PC\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[11\] " "Logic cell \"cpu:cpu0\|PC\[11\]\"" {  } { { "cpu.v" "PC\[11\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[3\] " "Logic cell \"cpu:cpu0\|PC\[3\]\"" {  } { { "cpu.v" "PC\[3\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[12\] " "Logic cell \"cpu:cpu0\|PC\[12\]\"" {  } { { "cpu.v" "PC\[12\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[4\] " "Logic cell \"cpu:cpu0\|PC\[4\]\"" {  } { { "cpu.v" "PC\[4\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[13\] " "Logic cell \"cpu:cpu0\|PC\[13\]\"" {  } { { "cpu.v" "PC\[13\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[5\] " "Logic cell \"cpu:cpu0\|PC\[5\]\"" {  } { { "cpu.v" "PC\[5\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[14\] " "Logic cell \"cpu:cpu0\|PC\[14\]\"" {  } { { "cpu.v" "PC\[14\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[6\] " "Logic cell \"cpu:cpu0\|PC\[6\]\"" {  } { { "cpu.v" "PC\[6\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[15\] " "Logic cell \"cpu:cpu0\|PC\[15\]\"" {  } { { "cpu.v" "PC\[15\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|PC\[7\] " "Logic cell \"cpu:cpu0\|PC\[7\]\"" {  } { { "cpu.v" "PC\[7\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[12\] " "Logic cell \"cpu:cpu0\|r5\[12\]\"" {  } { { "cpu.v" "r5\[12\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[12\] " "Logic cell \"cpu:cpu0\|r6\[12\]\"" {  } { { "cpu.v" "r6\[12\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[12\] " "Logic cell \"cpu:cpu0\|r4\[12\]\"" {  } { { "cpu.v" "r4\[12\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[12\] " "Logic cell \"cpu:cpu0\|r7\[12\]\"" {  } { { "cpu.v" "r7\[12\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[12\] " "Logic cell \"cpu:cpu0\|r2\[12\]\"" {  } { { "cpu.v" "r2\[12\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[12\] " "Logic cell \"cpu:cpu0\|r1\[12\]\"" {  } { { "cpu.v" "r1\[12\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[12\] " "Logic cell \"cpu:cpu0\|r0\[12\]\"" {  } { { "cpu.v" "r0\[12\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[12\] " "Logic cell \"cpu:cpu0\|r3\[12\]\"" {  } { { "cpu.v" "r3\[12\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[12\] " "Logic cell \"cpu:cpu0\|IR\[12\]\"" {  } { { "cpu.v" "IR\[12\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[14\] " "Logic cell \"cpu:cpu0\|r5\[14\]\"" {  } { { "cpu.v" "r5\[14\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[14\] " "Logic cell \"cpu:cpu0\|r6\[14\]\"" {  } { { "cpu.v" "r6\[14\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[14\] " "Logic cell \"cpu:cpu0\|r4\[14\]\"" {  } { { "cpu.v" "r4\[14\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[14\] " "Logic cell \"cpu:cpu0\|r7\[14\]\"" {  } { { "cpu.v" "r7\[14\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[14\] " "Logic cell \"cpu:cpu0\|r2\[14\]\"" {  } { { "cpu.v" "r2\[14\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[14\] " "Logic cell \"cpu:cpu0\|r1\[14\]\"" {  } { { "cpu.v" "r1\[14\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[14\] " "Logic cell \"cpu:cpu0\|r0\[14\]\"" {  } { { "cpu.v" "r0\[14\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[14\] " "Logic cell \"cpu:cpu0\|r3\[14\]\"" {  } { { "cpu.v" "r3\[14\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[14\] " "Logic cell \"cpu:cpu0\|IR\[14\]\"" {  } { { "cpu.v" "IR\[14\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[15\] " "Logic cell \"cpu:cpu0\|r5\[15\]\"" {  } { { "cpu.v" "r5\[15\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[15\] " "Logic cell \"cpu:cpu0\|r6\[15\]\"" {  } { { "cpu.v" "r6\[15\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[15\] " "Logic cell \"cpu:cpu0\|r4\[15\]\"" {  } { { "cpu.v" "r4\[15\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[15\] " "Logic cell \"cpu:cpu0\|r7\[15\]\"" {  } { { "cpu.v" "r7\[15\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[15\] " "Logic cell \"cpu:cpu0\|r2\[15\]\"" {  } { { "cpu.v" "r2\[15\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[15\] " "Logic cell \"cpu:cpu0\|r1\[15\]\"" {  } { { "cpu.v" "r1\[15\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[15\] " "Logic cell \"cpu:cpu0\|r0\[15\]\"" {  } { { "cpu.v" "r0\[15\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[15\] " "Logic cell \"cpu:cpu0\|r3\[15\]\"" {  } { { "cpu.v" "r3\[15\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[15\] " "Logic cell \"cpu:cpu0\|IR\[15\]\"" {  } { { "cpu.v" "IR\[15\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[13\] " "Logic cell \"cpu:cpu0\|r5\[13\]\"" {  } { { "cpu.v" "r5\[13\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[13\] " "Logic cell \"cpu:cpu0\|r6\[13\]\"" {  } { { "cpu.v" "r6\[13\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[13\] " "Logic cell \"cpu:cpu0\|r4\[13\]\"" {  } { { "cpu.v" "r4\[13\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[13\] " "Logic cell \"cpu:cpu0\|r7\[13\]\"" {  } { { "cpu.v" "r7\[13\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[13\] " "Logic cell \"cpu:cpu0\|r2\[13\]\"" {  } { { "cpu.v" "r2\[13\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[13\] " "Logic cell \"cpu:cpu0\|r1\[13\]\"" {  } { { "cpu.v" "r1\[13\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[13\] " "Logic cell \"cpu:cpu0\|r0\[13\]\"" {  } { { "cpu.v" "r0\[13\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[13\] " "Logic cell \"cpu:cpu0\|r3\[13\]\"" {  } { { "cpu.v" "r3\[13\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[13\] " "Logic cell \"cpu:cpu0\|IR\[13\]\"" {  } { { "cpu.v" "IR\[13\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[8\] " "Logic cell \"cpu:cpu0\|r5\[8\]\"" {  } { { "cpu.v" "r5\[8\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[8\] " "Logic cell \"cpu:cpu0\|r6\[8\]\"" {  } { { "cpu.v" "r6\[8\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[8\] " "Logic cell \"cpu:cpu0\|r4\[8\]\"" {  } { { "cpu.v" "r4\[8\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[8\] " "Logic cell \"cpu:cpu0\|r7\[8\]\"" {  } { { "cpu.v" "r7\[8\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[8\] " "Logic cell \"cpu:cpu0\|r2\[8\]\"" {  } { { "cpu.v" "r2\[8\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[8\] " "Logic cell \"cpu:cpu0\|r1\[8\]\"" {  } { { "cpu.v" "r1\[8\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[8\] " "Logic cell \"cpu:cpu0\|r0\[8\]\"" {  } { { "cpu.v" "r0\[8\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[8\] " "Logic cell \"cpu:cpu0\|r3\[8\]\"" {  } { { "cpu.v" "r3\[8\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[8\] " "Logic cell \"cpu:cpu0\|IR\[8\]\"" {  } { { "cpu.v" "IR\[8\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[10\] " "Logic cell \"cpu:cpu0\|r5\[10\]\"" {  } { { "cpu.v" "r5\[10\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[10\] " "Logic cell \"cpu:cpu0\|r6\[10\]\"" {  } { { "cpu.v" "r6\[10\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[10\] " "Logic cell \"cpu:cpu0\|r4\[10\]\"" {  } { { "cpu.v" "r4\[10\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[10\] " "Logic cell \"cpu:cpu0\|r7\[10\]\"" {  } { { "cpu.v" "r7\[10\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[10\] " "Logic cell \"cpu:cpu0\|r2\[10\]\"" {  } { { "cpu.v" "r2\[10\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[10\] " "Logic cell \"cpu:cpu0\|r1\[10\]\"" {  } { { "cpu.v" "r1\[10\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[10\] " "Logic cell \"cpu:cpu0\|r0\[10\]\"" {  } { { "cpu.v" "r0\[10\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[10\] " "Logic cell \"cpu:cpu0\|r3\[10\]\"" {  } { { "cpu.v" "r3\[10\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[10\] " "Logic cell \"cpu:cpu0\|IR\[10\]\"" {  } { { "cpu.v" "IR\[10\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[11\] " "Logic cell \"cpu:cpu0\|r5\[11\]\"" {  } { { "cpu.v" "r5\[11\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[11\] " "Logic cell \"cpu:cpu0\|r6\[11\]\"" {  } { { "cpu.v" "r6\[11\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[11\] " "Logic cell \"cpu:cpu0\|r4\[11\]\"" {  } { { "cpu.v" "r4\[11\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[11\] " "Logic cell \"cpu:cpu0\|r7\[11\]\"" {  } { { "cpu.v" "r7\[11\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[11\] " "Logic cell \"cpu:cpu0\|r2\[11\]\"" {  } { { "cpu.v" "r2\[11\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[11\] " "Logic cell \"cpu:cpu0\|r1\[11\]\"" {  } { { "cpu.v" "r1\[11\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[11\] " "Logic cell \"cpu:cpu0\|r0\[11\]\"" {  } { { "cpu.v" "r0\[11\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[11\] " "Logic cell \"cpu:cpu0\|r3\[11\]\"" {  } { { "cpu.v" "r3\[11\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[11\] " "Logic cell \"cpu:cpu0\|IR\[11\]\"" {  } { { "cpu.v" "IR\[11\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[9\] " "Logic cell \"cpu:cpu0\|r5\[9\]\"" {  } { { "cpu.v" "r5\[9\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[9\] " "Logic cell \"cpu:cpu0\|r6\[9\]\"" {  } { { "cpu.v" "r6\[9\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[9\] " "Logic cell \"cpu:cpu0\|r4\[9\]\"" {  } { { "cpu.v" "r4\[9\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[9\] " "Logic cell \"cpu:cpu0\|r7\[9\]\"" {  } { { "cpu.v" "r7\[9\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[9\] " "Logic cell \"cpu:cpu0\|r2\[9\]\"" {  } { { "cpu.v" "r2\[9\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[9\] " "Logic cell \"cpu:cpu0\|r1\[9\]\"" {  } { { "cpu.v" "r1\[9\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[9\] " "Logic cell \"cpu:cpu0\|r0\[9\]\"" {  } { { "cpu.v" "r0\[9\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[9\] " "Logic cell \"cpu:cpu0\|r3\[9\]\"" {  } { { "cpu.v" "r3\[9\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[9\] " "Logic cell \"cpu:cpu0\|IR\[9\]\"" {  } { { "cpu.v" "IR\[9\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[4\] " "Logic cell \"cpu:cpu0\|r5\[4\]\"" {  } { { "cpu.v" "r5\[4\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[4\] " "Logic cell \"cpu:cpu0\|r6\[4\]\"" {  } { { "cpu.v" "r6\[4\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[4\] " "Logic cell \"cpu:cpu0\|r4\[4\]\"" {  } { { "cpu.v" "r4\[4\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[4\] " "Logic cell \"cpu:cpu0\|r7\[4\]\"" {  } { { "cpu.v" "r7\[4\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[4\] " "Logic cell \"cpu:cpu0\|r2\[4\]\"" {  } { { "cpu.v" "r2\[4\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[4\] " "Logic cell \"cpu:cpu0\|r1\[4\]\"" {  } { { "cpu.v" "r1\[4\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[4\] " "Logic cell \"cpu:cpu0\|r0\[4\]\"" {  } { { "cpu.v" "r0\[4\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[4\] " "Logic cell \"cpu:cpu0\|r3\[4\]\"" {  } { { "cpu.v" "r3\[4\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[4\] " "Logic cell \"cpu:cpu0\|IR\[4\]\"" {  } { { "cpu.v" "IR\[4\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[6\] " "Logic cell \"cpu:cpu0\|r5\[6\]\"" {  } { { "cpu.v" "r5\[6\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[6\] " "Logic cell \"cpu:cpu0\|r6\[6\]\"" {  } { { "cpu.v" "r6\[6\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[6\] " "Logic cell \"cpu:cpu0\|r4\[6\]\"" {  } { { "cpu.v" "r4\[6\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[6\] " "Logic cell \"cpu:cpu0\|r7\[6\]\"" {  } { { "cpu.v" "r7\[6\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[6\] " "Logic cell \"cpu:cpu0\|r2\[6\]\"" {  } { { "cpu.v" "r2\[6\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[6\] " "Logic cell \"cpu:cpu0\|r1\[6\]\"" {  } { { "cpu.v" "r1\[6\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[6\] " "Logic cell \"cpu:cpu0\|r0\[6\]\"" {  } { { "cpu.v" "r0\[6\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[6\] " "Logic cell \"cpu:cpu0\|r3\[6\]\"" {  } { { "cpu.v" "r3\[6\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[6\] " "Logic cell \"cpu:cpu0\|IR\[6\]\"" {  } { { "cpu.v" "IR\[6\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[7\] " "Logic cell \"cpu:cpu0\|r5\[7\]\"" {  } { { "cpu.v" "r5\[7\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[7\] " "Logic cell \"cpu:cpu0\|r6\[7\]\"" {  } { { "cpu.v" "r6\[7\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[7\] " "Logic cell \"cpu:cpu0\|r4\[7\]\"" {  } { { "cpu.v" "r4\[7\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[7\] " "Logic cell \"cpu:cpu0\|r7\[7\]\"" {  } { { "cpu.v" "r7\[7\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[7\] " "Logic cell \"cpu:cpu0\|r2\[7\]\"" {  } { { "cpu.v" "r2\[7\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[7\] " "Logic cell \"cpu:cpu0\|r1\[7\]\"" {  } { { "cpu.v" "r1\[7\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[7\] " "Logic cell \"cpu:cpu0\|r0\[7\]\"" {  } { { "cpu.v" "r0\[7\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[7\] " "Logic cell \"cpu:cpu0\|r3\[7\]\"" {  } { { "cpu.v" "r3\[7\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[7\] " "Logic cell \"cpu:cpu0\|IR\[7\]\"" {  } { { "cpu.v" "IR\[7\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[5\] " "Logic cell \"cpu:cpu0\|r5\[5\]\"" {  } { { "cpu.v" "r5\[5\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[5\] " "Logic cell \"cpu:cpu0\|r6\[5\]\"" {  } { { "cpu.v" "r6\[5\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[5\] " "Logic cell \"cpu:cpu0\|r4\[5\]\"" {  } { { "cpu.v" "r4\[5\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[5\] " "Logic cell \"cpu:cpu0\|r7\[5\]\"" {  } { { "cpu.v" "r7\[5\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[5\] " "Logic cell \"cpu:cpu0\|r2\[5\]\"" {  } { { "cpu.v" "r2\[5\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[5\] " "Logic cell \"cpu:cpu0\|r1\[5\]\"" {  } { { "cpu.v" "r1\[5\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[5\] " "Logic cell \"cpu:cpu0\|r0\[5\]\"" {  } { { "cpu.v" "r0\[5\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[5\] " "Logic cell \"cpu:cpu0\|r3\[5\]\"" {  } { { "cpu.v" "r3\[5\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[5\] " "Logic cell \"cpu:cpu0\|IR\[5\]\"" {  } { { "cpu.v" "IR\[5\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[0\] " "Logic cell \"cpu:cpu0\|r5\[0\]\"" {  } { { "cpu.v" "r5\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[0\] " "Logic cell \"cpu:cpu0\|r6\[0\]\"" {  } { { "cpu.v" "r6\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[0\] " "Logic cell \"cpu:cpu0\|r4\[0\]\"" {  } { { "cpu.v" "r4\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[0\] " "Logic cell \"cpu:cpu0\|r7\[0\]\"" {  } { { "cpu.v" "r7\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[0\] " "Logic cell \"cpu:cpu0\|r2\[0\]\"" {  } { { "cpu.v" "r2\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[0\] " "Logic cell \"cpu:cpu0\|r1\[0\]\"" {  } { { "cpu.v" "r1\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[0\] " "Logic cell \"cpu:cpu0\|r0\[0\]\"" {  } { { "cpu.v" "r0\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[0\] " "Logic cell \"cpu:cpu0\|r3\[0\]\"" {  } { { "cpu.v" "r3\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[0\] " "Logic cell \"cpu:cpu0\|IR\[0\]\"" {  } { { "cpu.v" "IR\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[2\] " "Logic cell \"cpu:cpu0\|r5\[2\]\"" {  } { { "cpu.v" "r5\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[2\] " "Logic cell \"cpu:cpu0\|r6\[2\]\"" {  } { { "cpu.v" "r6\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[2\] " "Logic cell \"cpu:cpu0\|r4\[2\]\"" {  } { { "cpu.v" "r4\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[2\] " "Logic cell \"cpu:cpu0\|r7\[2\]\"" {  } { { "cpu.v" "r7\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[2\] " "Logic cell \"cpu:cpu0\|r2\[2\]\"" {  } { { "cpu.v" "r2\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[2\] " "Logic cell \"cpu:cpu0\|r1\[2\]\"" {  } { { "cpu.v" "r1\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[2\] " "Logic cell \"cpu:cpu0\|r0\[2\]\"" {  } { { "cpu.v" "r0\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[2\] " "Logic cell \"cpu:cpu0\|r3\[2\]\"" {  } { { "cpu.v" "r3\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[2\] " "Logic cell \"cpu:cpu0\|IR\[2\]\"" {  } { { "cpu.v" "IR\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[3\] " "Logic cell \"cpu:cpu0\|r5\[3\]\"" {  } { { "cpu.v" "r5\[3\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[3\] " "Logic cell \"cpu:cpu0\|r6\[3\]\"" {  } { { "cpu.v" "r6\[3\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[3\] " "Logic cell \"cpu:cpu0\|r4\[3\]\"" {  } { { "cpu.v" "r4\[3\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[3\] " "Logic cell \"cpu:cpu0\|r7\[3\]\"" {  } { { "cpu.v" "r7\[3\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[3\] " "Logic cell \"cpu:cpu0\|r2\[3\]\"" {  } { { "cpu.v" "r2\[3\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[3\] " "Logic cell \"cpu:cpu0\|r1\[3\]\"" {  } { { "cpu.v" "r1\[3\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[3\] " "Logic cell \"cpu:cpu0\|r0\[3\]\"" {  } { { "cpu.v" "r0\[3\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[3\] " "Logic cell \"cpu:cpu0\|r3\[3\]\"" {  } { { "cpu.v" "r3\[3\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[3\] " "Logic cell \"cpu:cpu0\|IR\[3\]\"" {  } { { "cpu.v" "IR\[3\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r5\[1\] " "Logic cell \"cpu:cpu0\|r5\[1\]\"" {  } { { "cpu.v" "r5\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r6\[1\] " "Logic cell \"cpu:cpu0\|r6\[1\]\"" {  } { { "cpu.v" "r6\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 36 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r4\[1\] " "Logic cell \"cpu:cpu0\|r4\[1\]\"" {  } { { "cpu.v" "r4\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r7\[1\] " "Logic cell \"cpu:cpu0\|r7\[1\]\"" {  } { { "cpu.v" "r7\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r2\[1\] " "Logic cell \"cpu:cpu0\|r2\[1\]\"" {  } { { "cpu.v" "r2\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r1\[1\] " "Logic cell \"cpu:cpu0\|r1\[1\]\"" {  } { { "cpu.v" "r1\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r0\[1\] " "Logic cell \"cpu:cpu0\|r0\[1\]\"" {  } { { "cpu.v" "r0\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 30 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|r3\[1\] " "Logic cell \"cpu:cpu0\|r3\[1\]\"" {  } { { "cpu.v" "r3\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 33 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|IR\[1\] " "Logic cell \"cpu:cpu0\|IR\[1\]\"" {  } { { "cpu.v" "IR\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 135 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[8\] " "Logic cell \"cpu:cpu0\|AD\[8\]\"" {  } { { "cpu.v" "AD\[8\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|JB " "Logic cell \"cpu:cpu0\|JB\"" {  } { { "cpu.v" "JB" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 55 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[0\] " "Logic cell \"cpu:cpu0\|AD\[0\]\"" {  } { { "cpu.v" "AD\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[9\] " "Logic cell \"cpu:cpu0\|AD\[9\]\"" {  } { { "cpu.v" "AD\[9\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[1\] " "Logic cell \"cpu:cpu0\|AD\[1\]\"" {  } { { "cpu.v" "AD\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[10\] " "Logic cell \"cpu:cpu0\|AD\[10\]\"" {  } { { "cpu.v" "AD\[10\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[2\] " "Logic cell \"cpu:cpu0\|AD\[2\]\"" {  } { { "cpu.v" "AD\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[11\] " "Logic cell \"cpu:cpu0\|AD\[11\]\"" {  } { { "cpu.v" "AD\[11\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[3\] " "Logic cell \"cpu:cpu0\|AD\[3\]\"" {  } { { "cpu.v" "AD\[3\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[12\] " "Logic cell \"cpu:cpu0\|AD\[12\]\"" {  } { { "cpu.v" "AD\[12\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[4\] " "Logic cell \"cpu:cpu0\|AD\[4\]\"" {  } { { "cpu.v" "AD\[4\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[13\] " "Logic cell \"cpu:cpu0\|AD\[13\]\"" {  } { { "cpu.v" "AD\[13\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[5\] " "Logic cell \"cpu:cpu0\|AD\[5\]\"" {  } { { "cpu.v" "AD\[5\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[14\] " "Logic cell \"cpu:cpu0\|AD\[14\]\"" {  } { { "cpu.v" "AD\[14\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[6\] " "Logic cell \"cpu:cpu0\|AD\[6\]\"" {  } { { "cpu.v" "AD\[6\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[15\] " "Logic cell \"cpu:cpu0\|AD\[15\]\"" {  } { { "cpu.v" "AD\[15\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AD\[7\] " "Logic cell \"cpu:cpu0\|AD\[7\]\"" {  } { { "cpu.v" "AD\[7\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 57 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[1\] " "Logic cell \"cpu:cpu0\|DA\[1\]\"" {  } { { "cpu.v" "DA\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[2\] " "Logic cell \"cpu:cpu0\|DA\[2\]\"" {  } { { "cpu.v" "DA\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|RW " "Logic cell \"cpu:cpu0\|RW\"" {  } { { "cpu.v" "RW" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 52 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|DA\[0\] " "Logic cell \"cpu:cpu0\|DA\[0\]\"" {  } { { "cpu.v" "DA\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 46 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[1\] " "Logic cell \"cpu:cpu0\|FS\[1\]\"" {  } { { "cpu.v" "FS\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 50 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[3\] " "Logic cell \"cpu:cpu0\|FS\[3\]\"" {  } { { "cpu.v" "FS\[3\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 50 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|FS\[2\] " "Logic cell \"cpu:cpu0\|FS\[2\]\"" {  } { { "cpu.v" "FS\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 50 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[0\] " "Logic cell \"cpu:cpu0\|AA\[0\]\"" {  } { { "cpu.v" "AA\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[1\] " "Logic cell \"cpu:cpu0\|AA\[1\]\"" {  } { { "cpu.v" "AA\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|AA\[2\] " "Logic cell \"cpu:cpu0\|AA\[2\]\"" {  } { { "cpu.v" "AA\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 47 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[15\] " "Logic cell \"cpu:cpu0\|constant\[15\]\"" {  } { { "cpu.v" "constant\[15\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|MB " "Logic cell \"cpu:cpu0\|MB\"" {  } { { "cpu.v" "MB" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 49 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[14\] " "Logic cell \"cpu:cpu0\|constant\[14\]\"" {  } { { "cpu.v" "constant\[14\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[13\] " "Logic cell \"cpu:cpu0\|constant\[13\]\"" {  } { { "cpu.v" "constant\[13\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[12\] " "Logic cell \"cpu:cpu0\|constant\[12\]\"" {  } { { "cpu.v" "constant\[12\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[11\] " "Logic cell \"cpu:cpu0\|constant\[11\]\"" {  } { { "cpu.v" "constant\[11\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[10\] " "Logic cell \"cpu:cpu0\|constant\[10\]\"" {  } { { "cpu.v" "constant\[10\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[9\] " "Logic cell \"cpu:cpu0\|constant\[9\]\"" {  } { { "cpu.v" "constant\[9\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[8\] " "Logic cell \"cpu:cpu0\|constant\[8\]\"" {  } { { "cpu.v" "constant\[8\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[7\] " "Logic cell \"cpu:cpu0\|constant\[7\]\"" {  } { { "cpu.v" "constant\[7\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[6\] " "Logic cell \"cpu:cpu0\|constant\[6\]\"" {  } { { "cpu.v" "constant\[6\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[5\] " "Logic cell \"cpu:cpu0\|constant\[5\]\"" {  } { { "cpu.v" "constant\[5\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[4\] " "Logic cell \"cpu:cpu0\|constant\[4\]\"" {  } { { "cpu.v" "constant\[4\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[3\] " "Logic cell \"cpu:cpu0\|constant\[3\]\"" {  } { { "cpu.v" "constant\[3\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[2\] " "Logic cell \"cpu:cpu0\|constant\[2\]\"" {  } { { "cpu.v" "constant\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[1\] " "Logic cell \"cpu:cpu0\|constant\[1\]\"" {  } { { "cpu.v" "constant\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|constant\[0\] " "Logic cell \"cpu:cpu0\|constant\[0\]\"" {  } { { "cpu.v" "constant\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|MD " "Logic cell \"cpu:cpu0\|MD\"" {  } { { "cpu.v" "MD" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 51 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[0\] " "Logic cell \"cpu:cpu0\|BA\[0\]\"" {  } { { "cpu.v" "BA\[0\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[1\] " "Logic cell \"cpu:cpu0\|BA\[1\]\"" {  } { { "cpu.v" "BA\[1\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""} { "Info" "ISCL_SCL_CELL_NAME" "cpu:cpu0\|BA\[2\] " "Logic cell \"cpu:cpu0\|BA\[2\]\"" {  } { { "cpu.v" "BA\[2\]" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/cpu.v" 48 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1638332494460 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1638332494460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638332494976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638332494976 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8130 " "Implemented 8130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638332495670 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638332495670 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8086 " "Implemented 8086 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638332495670 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638332495670 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638332495718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 23:21:35 2021 " "Processing ended: Tue Nov 30 23:21:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638332495718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638332495718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638332495718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638332495718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1638332497177 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638332497178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 23:21:36 2021 " "Processing started: Tue Nov 30 23:21:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638332497178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1638332497178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SimpleComputer -c SimpleComputer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SimpleComputer -c SimpleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1638332497178 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1638332497316 ""}
{ "Info" "0" "" "Project  = SimpleComputer" {  } {  } 0 0 "Project  = SimpleComputer" 0 0 "Fitter" 0 0 1638332497317 ""}
{ "Info" "0" "" "Revision = SimpleComputer" {  } {  } 0 0 "Revision = SimpleComputer" 0 0 "Fitter" 0 0 1638332497317 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1638332497471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638332497471 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SimpleComputer 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"SimpleComputer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638332497514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638332497550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638332497550 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638332497794 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638332497802 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638332497987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638332497987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638332497987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638332497987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638332497987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638332497987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638332497987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638332497987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638332497987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638332497987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638332497987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638332497987 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638332497987 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638332497987 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 8595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638332498004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 8597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638332498004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 8599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638332498004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 8601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638332498004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 8603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638332498004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 8605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638332498004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 8607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638332498004 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 8609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638332498004 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638332498004 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638332498005 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638332498005 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638332498005 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1638332498005 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638332498009 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE2504SimpleComputer.sdc " "Reading SDC File: 'ECE2504SimpleComputer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638332499735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1638332499751 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1638332499844 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1638332499846 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638332499846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638332499846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638332499846 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1638332499846 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLOCK_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638332500390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_clk_en_delay1 " "Destination node cpu_clk_en_delay1" {  } { { "ECE2544SimpleComputer.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638332500390 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu_clk " "Destination node cpu_clk" {  } { { "ECE2544SimpleComputer.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638332500390 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638332500390 ""}  } { { "ECE2544SimpleComputer.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 8588 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638332500390 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu_clk  " "Automatically promoted node cpu_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638332500390 ""}  } { { "ECE2544SimpleComputer.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638332500390 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638332501595 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638332501608 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638332501609 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638332501626 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638332501660 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638332501699 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638332501700 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638332501730 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638332501740 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1638332501764 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638332501764 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638332502571 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638332502585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638332504212 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638332505596 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638332505655 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638332512040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638332512040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638332513186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "58 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 1 { 0 "Router estimated peak interconnect usage is 58% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638332517873 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638332517873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638332525530 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1638332525530 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638332525530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638332525533 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.42 " "Total time spent on timing analysis during the Fitter is 2.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638332525852 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638332525895 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638332528579 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638332528583 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638332531531 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638332533001 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "8 MAX 10 " "8 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "ECE2544SimpleComputer.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638332534079 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "ECE2544SimpleComputer.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638332534079 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "ECE2544SimpleComputer.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638332534079 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "ECE2544SimpleComputer.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638332534079 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "ECE2544SimpleComputer.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638332534079 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "ECE2544SimpleComputer.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638332534079 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL P11 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "ECE2544SimpleComputer.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638332534079 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "ECE2544SimpleComputer.v" "" { Text "C:/ece/2544/LE_F2/LE_F2_starter_restored/ECE2544SimpleComputer.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "C:/ece/2544/LE_F2/LE_F2_starter_restored/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1638332534079 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1638332534079 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ece/2544/LE_F2/LE_F2_starter_restored/output_files/SimpleComputer.fit.smsg " "Generated suppressed messages file C:/ece/2544/LE_F2/LE_F2_starter_restored/output_files/SimpleComputer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1638332534489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5858 " "Peak virtual memory: 5858 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638332535592 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 23:22:15 2021 " "Processing ended: Tue Nov 30 23:22:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638332535592 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638332535592 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638332535592 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638332535592 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1638332536726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638332536726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 23:22:16 2021 " "Processing started: Tue Nov 30 23:22:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638332536726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1638332536726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SimpleComputer -c SimpleComputer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SimpleComputer -c SimpleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1638332536726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1638332537157 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1638332539042 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1638332539163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638332540047 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 23:22:20 2021 " "Processing ended: Tue Nov 30 23:22:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638332540047 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638332540047 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638332540047 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1638332540047 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1638332540718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1638332541351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638332541352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 30 23:22:21 2021 " "Processing started: Tue Nov 30 23:22:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638332541352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1638332541352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SimpleComputer -c SimpleComputer " "Command: quartus_sta SimpleComputer -c SimpleComputer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1638332541352 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1638332541474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1638332541758 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1638332541758 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638332541795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638332541795 ""}
{ "Info" "ISTA_SDC_FOUND" "ECE2504SimpleComputer.sdc " "Reading SDC File: 'ECE2504SimpleComputer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1638332542296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1638332542314 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638332542361 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1638332542364 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1638332542373 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1638332542434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.777 " "Worst-case setup slack is 0.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332542467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332542467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.777               0.000 CLOCK_50  " "    0.777               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332542467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638332542467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332542498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332542498 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLOCK_50  " "    0.357               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332542498 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638332542498 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638332542502 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638332542505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.631 " "Worst-case minimum pulse width slack is 9.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332542511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332542511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.631               0.000 CLOCK_50  " "    9.631               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332542511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638332542511 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332542609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332542609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332542609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332542609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.744 ns " "Worst Case Available Settling Time: 7.744 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332542609 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332542609 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638332542609 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638332542615 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1638332542642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1638332545730 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638332546023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.190 " "Worst-case setup slack is 2.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.190               0.000 CLOCK_50  " "    2.190               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638332546138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 CLOCK_50  " "    0.323               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638332546175 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638332546179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638332546185 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.655 " "Worst-case minimum pulse width slack is 9.655" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546192 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.655               0.000 CLOCK_50  " "    9.655               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546192 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638332546192 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332546301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332546301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332546301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332546301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.963 ns " "Worst Case Available Settling Time: 7.963 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332546301 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332546301 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638332546301 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1638332546307 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638332546572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.135 " "Worst-case setup slack is 9.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.135               0.000 CLOCK_50  " "    9.135               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638332546605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 CLOCK_50  " "    0.153               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638332546648 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638332546652 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1638332546657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.219 " "Worst-case minimum pulse width slack is 9.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546667 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.219               0.000 CLOCK_50  " "    9.219               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1638332546667 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1638332546667 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332546782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332546782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332546782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332546782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.135 ns " "Worst Case Available Settling Time: 9.135 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332546782 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1638332546782 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1638332546782 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638332547662 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1638332547715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638332547798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 30 23:22:27 2021 " "Processing ended: Tue Nov 30 23:22:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638332547798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638332547798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638332547798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638332547798 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 17 s " "Quartus Prime Full Compilation was successful. 0 errors, 17 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1638332548561 ""}
