A base repository of 32-bit RISC-V core where the varying instruction extensions are created by distinct branch.
================================================================================================================
# Work to be done (latest update: 21 Aug., 2022) -> Implementation of  RV32I base ISA which contains 47 instructions, the instruction list is shown as the following table.

| Instruction | Format | Opcode | Description |
| ---- | --- | ---------- | --------------------|
| lui | U | 2'b0110111 | **Load upper immediate** is used to build 32-bit constants. |
