
BootLoader_CNT_version.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002348  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08002454  08002454  00003454  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080024b8  080024b8  0000406c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080024b8  080024b8  0000406c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080024b8  080024b8  0000406c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080024b8  080024b8  000034b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080024bc  080024bc  000034bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080024c0  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  20000070  0800252c  00004070  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200002bc  0800252c  000042bc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000406c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b817  00000000  00000000  00004095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000272c  00000000  00000000  0000f8ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00004ad2  00000000  00000000  00011fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000800  00000000  00000000  00016ab0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000889  00000000  00000000  000172b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001832c  00000000  00000000  00017b39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000dc6c  00000000  00000000  0002fe65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00084df8  00000000  00000000  0003dad1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000c28c9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001940  00000000  00000000  000c290c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  000c424c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	0800243c 	.word	0x0800243c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	0800243c 	.word	0x0800243c

0800014c <GetPage>:
#include <stdbool.h>
#include <stdio.h>

uint32_t crc_val = 400;

static uint32_t GetPage(uint32_t Address) {
 800014c:	4602      	mov	r2, r0
 800014e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
	for (int indx = 0; indx < 128; indx++) {
 8000152:	4906      	ldr	r1, [pc, #24]	@ (800016c <GetPage+0x20>)
		if ((Address < (0x08000000 + (FLASH_PAGE_SIZE * (indx + 1))))
 8000154:	4618      	mov	r0, r3
 8000156:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800015a:	429a      	cmp	r2, r3
 800015c:	d201      	bcs.n	8000162 <GetPage+0x16>
				&& (Address >= (0x08000000 + FLASH_PAGE_SIZE * indx))) {
 800015e:	4282      	cmp	r2, r0
 8000160:	d202      	bcs.n	8000168 <GetPage+0x1c>
	for (int indx = 0; indx < 128; indx++) {
 8000162:	428b      	cmp	r3, r1
 8000164:	d1f6      	bne.n	8000154 <GetPage+0x8>
			return (0x08000000 + FLASH_PAGE_SIZE * indx);
		}
	}

	return 0;
 8000166:	2000      	movs	r0, #0
}
 8000168:	4770      	bx	lr
 800016a:	bf00      	nop
 800016c:	08020000 	.word	0x08020000

08000170 <Write_Data>:
 * @param WordSize: Number of words (32-bit) to be written.
 * @param is_first_word: Indicates whether it's the first word being written, used for Flash erase operation.
 * @retval HAL_FLASH status/error code.
 */
uint32_t Write_Data(uint32_t StartAddress, uint32_t *Data, uint16_t WordSize,
bool is_first_word) {
 8000170:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000172:	461c      	mov	r4, r3
 8000174:	4605      	mov	r5, r0
 8000176:	460f      	mov	r7, r1
 8000178:	4616      	mov	r6, r2
	static FLASH_EraseInitTypeDef EraseInitStruct; // Static structure for Flash erase configuration
	uint32_t PAGEError; // Error code for Flash erase operation
	int sofar = 0; // Counter for the number of words programmed so far

	/* Unlock the Flash to enable the flash control register access */
	HAL_FLASH_Unlock();
 800017a:	f000 fcd5 	bl	8000b28 <HAL_FLASH_Unlock>

	/* Erase the user Flash area if it's the first word being written */
	if (is_first_word) {
 800017e:	b1f4      	cbz	r4, 80001be <Write_Data+0x4e>
		printf("Erasing the Flash memory...\r\n");
 8000180:	4818      	ldr	r0, [pc, #96]	@ (80001e4 <Write_Data+0x74>)
 8000182:	f001 fdcd 	bl	8001d20 <puts>

		// Calculate start and end page addresses for erase operation
		uint32_t StartPage = GetPage(StartAddress);
 8000186:	4628      	mov	r0, r5
 8000188:	f7ff ffe0 	bl	800014c <GetPage>
 800018c:	4604      	mov	r4, r0
		uint32_t EndPageAddress = StartAddress + WordSize * 4;
		uint32_t EndPage = GetPage(EndPageAddress);
 800018e:	eb05 0086 	add.w	r0, r5, r6, lsl #2
 8000192:	f7ff ffdb 	bl	800014c <GetPage>
 8000196:	4603      	mov	r3, r0

		// Fill erase configuration structure
		EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000198:	2200      	movs	r2, #0
		EraseInitStruct.PageAddress = StartPage;
		EraseInitStruct.NbPages = ((EndPage - StartPage) / FLASH_PAGE_SIZE) + 1;
 800019a:	1b1b      	subs	r3, r3, r4
		EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800019c:	4812      	ldr	r0, [pc, #72]	@ (80001e8 <Write_Data+0x78>)
		EraseInitStruct.NbPages = ((EndPage - StartPage) / FLASH_PAGE_SIZE) + 1;
 800019e:	0a9b      	lsrs	r3, r3, #10
 80001a0:	3301      	adds	r3, #1

		// Erase Flash pages
		if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK) {
 80001a2:	a901      	add	r1, sp, #4
		EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 80001a4:	6002      	str	r2, [r0, #0]
		EraseInitStruct.PageAddress = StartPage;
 80001a6:	6084      	str	r4, [r0, #8]
		EraseInitStruct.NbPages = ((EndPage - StartPage) / FLASH_PAGE_SIZE) + 1;
 80001a8:	60c3      	str	r3, [r0, #12]
		if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK) {
 80001aa:	f000 fd6d 	bl	8000c88 <HAL_FLASHEx_Erase>
 80001ae:	b118      	cbz	r0, 80001b8 <Write_Data+0x48>
				== HAL_OK) {
			StartAddress += 4; // Advance address by word size (4 bytes)
			sofar++; // Increment the count of words programmed
		} else {
			/* Error occurred while writing data in Flash memory */
			return HAL_FLASH_GetError();
 80001b0:	f000 fcd6 	bl	8000b60 <HAL_FLASH_GetError>

	/* Lock the Flash to disable the flash control register access */
	HAL_FLASH_Lock();

	return 0; // Success
}
 80001b4:	b003      	add	sp, #12
 80001b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		printf("Erased the Flash memory...\r\n");
 80001b8:	480c      	ldr	r0, [pc, #48]	@ (80001ec <Write_Data+0x7c>)
 80001ba:	f001 fdb1 	bl	8001d20 <puts>
bool is_first_word) {
 80001be:	2400      	movs	r4, #0
	while (sofar < WordSize) {
 80001c0:	42b4      	cmp	r4, r6
 80001c2:	eb05 0184 	add.w	r1, r5, r4, lsl #2
 80001c6:	db03      	blt.n	80001d0 <Write_Data+0x60>
	HAL_FLASH_Lock();
 80001c8:	f000 fcc0 	bl	8000b4c <HAL_FLASH_Lock>
	return 0; // Success
 80001cc:	2000      	movs	r0, #0
 80001ce:	e7f1      	b.n	80001b4 <Write_Data+0x44>
		if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartAddress, Data[sofar])
 80001d0:	2300      	movs	r3, #0
 80001d2:	2002      	movs	r0, #2
 80001d4:	f857 2024 	ldr.w	r2, [r7, r4, lsl #2]
 80001d8:	f000 fcf2 	bl	8000bc0 <HAL_FLASH_Program>
 80001dc:	2800      	cmp	r0, #0
 80001de:	d1e7      	bne.n	80001b0 <Write_Data+0x40>
			sofar++; // Increment the count of words programmed
 80001e0:	3401      	adds	r4, #1
 80001e2:	e7ed      	b.n	80001c0 <Write_Data+0x50>
 80001e4:	08002454 	.word	0x08002454
 80001e8:	2000009c 	.word	0x2000009c
 80001ec:	08002471 	.word	0x08002471

080001f0 <Read_Data>:
		*RxBuf = *(__IO uint32_t*) StartAddress;
		StartAddress += 4; // Move to the next word address
		RxBuf++; // Move to the next location in the buffer

		// Decrement WordSize and check if it reaches 0
		if (!(WordSize--))
 80001f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
void Read_Data(uint32_t StartAddress, uint32_t *RxBuf, uint16_t WordSize) {
 80001f4:	b510      	push	{r4, lr}
		*RxBuf = *(__IO uint32_t*) StartAddress;
 80001f6:	1a40      	subs	r0, r0, r1
		if (!(WordSize--))
 80001f8:	3a01      	subs	r2, #1
		*RxBuf = *(__IO uint32_t*) StartAddress;
 80001fa:	580c      	ldr	r4, [r1, r0]
		if (!(WordSize--))
 80001fc:	b292      	uxth	r2, r2
 80001fe:	429a      	cmp	r2, r3
		*RxBuf = *(__IO uint32_t*) StartAddress;
 8000200:	f841 4b04 	str.w	r4, [r1], #4
		if (!(WordSize--))
 8000204:	d1f8      	bne.n	80001f8 <Read_Data+0x8>
			break; // If WordSize becomes 0, exit the loop
	}
}
 8000206:	bd10      	pop	{r4, pc}

08000208 <Erase_APP_Slot>:

void Erase_APP_Slot() {
 8000208:	b507      	push	{r0, r1, r2, lr}

	HAL_FLASH_Unlock();
 800020a:	f000 fc8d 	bl	8000b28 <HAL_FLASH_Unlock>
	static FLASH_EraseInitTypeDef EraseInitStruct; // Static structure for Flash erase configuration
	uint32_t PAGEError;

	// Fill erase configuration structure
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 800020e:	2300      	movs	r3, #0
 8000210:	4808      	ldr	r0, [pc, #32]	@ (8000234 <Erase_APP_Slot+0x2c>)
	EraseInitStruct.PageAddress = APPLICATION_LOCATION;
	EraseInitStruct.NbPages = 43;
 8000212:	4909      	ldr	r1, [pc, #36]	@ (8000238 <Erase_APP_Slot+0x30>)
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_PAGES;
 8000214:	6003      	str	r3, [r0, #0]
	EraseInitStruct.NbPages = 43;
 8000216:	232b      	movs	r3, #43	@ 0x2b
 8000218:	e9c0 1302 	strd	r1, r3, [r0, #8]

	// Erase Flash pages
	if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK) {
 800021c:	a901      	add	r1, sp, #4
 800021e:	f000 fd33 	bl	8000c88 <HAL_FLASHEx_Erase>
 8000222:	b120      	cbz	r0, 800022e <Erase_APP_Slot+0x26>
		/* Error occurred while page erase */
		return HAL_FLASH_GetError();
 8000224:	f000 fc9c 	bl	8000b60 <HAL_FLASH_GetError>
	}
	HAL_FLASH_Lock();
}
 8000228:	b003      	add	sp, #12
 800022a:	f85d fb04 	ldr.w	pc, [sp], #4
	HAL_FLASH_Lock();
 800022e:	f000 fc8d 	bl	8000b4c <HAL_FLASH_Lock>
 8000232:	e7f9      	b.n	8000228 <Erase_APP_Slot+0x20>
 8000234:	2000008c 	.word	0x2000008c
 8000238:	08003800 	.word	0x08003800

0800023c <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 800023c:	b508      	push	{r3, lr}

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 800023e:	2306      	movs	r3, #6
  hiwdg.Instance = IWDG;
 8000240:	4806      	ldr	r0, [pc, #24]	@ (800025c <MX_IWDG_Init+0x20>)
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 8000242:	4a07      	ldr	r2, [pc, #28]	@ (8000260 <MX_IWDG_Init+0x24>)
 8000244:	e9c0 2300 	strd	r2, r3, [r0]
  hiwdg.Init.Reload = 4095;
 8000248:	f640 73ff 	movw	r3, #4095	@ 0xfff
 800024c:	6083      	str	r3, [r0, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 800024e:	f000 fe43 	bl	8000ed8 <HAL_IWDG_Init>
 8000252:	b108      	cbz	r0, 8000258 <MX_IWDG_Init+0x1c>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000254:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000256:	e7fe      	b.n	8000256 <MX_IWDG_Init+0x1a>
}
 8000258:	bd08      	pop	{r3, pc}
 800025a:	bf00      	nop
 800025c:	2000013c 	.word	0x2000013c
 8000260:	40003000 	.word	0x40003000

08000264 <calc_CRC>:
	uint8_t eof;
} __attribute__((packed)) OTA_RESP_;

#endif

uint16_t calc_CRC(uint8_t data[], uint8_t len) {
 8000264:	4603      	mov	r3, r0
	uint16_t crc = 0xFFFF;
 8000266:	f64f 70ff 	movw	r0, #65535	@ 0xffff
		crc ^= (uint16_t) data[pos];     // XOR byte into least sig. byte of crc

		for (int i = 8; i != 0; i--) {    // Loop over each bit
			if ((crc & 0x0001) != 0) {      // If the LSB is set
				crc >>= 1;                    // Shift right and XOR 0xA001
				crc ^= crc_val;
 800026a:	4a09      	ldr	r2, [pc, #36]	@ (8000290 <calc_CRC+0x2c>)
uint16_t calc_CRC(uint8_t data[], uint8_t len) {
 800026c:	b530      	push	{r4, r5, lr}
				crc ^= crc_val;
 800026e:	8815      	ldrh	r5, [r2, #0]
	for (int pos = (len - 1); pos >= 0; pos--) {
 8000270:	3901      	subs	r1, #1
 8000272:	1c4a      	adds	r2, r1, #1
 8000274:	d100      	bne.n	8000278 <calc_CRC+0x14>
				crc >>= 1;                    // Just shift right
		}
	}
	// Note, this number has low and high bytes swapped, so use it accordingly (or swap bytes)
	return crc;
}
 8000276:	bd30      	pop	{r4, r5, pc}
		crc ^= (uint16_t) data[pos];     // XOR byte into least sig. byte of crc
 8000278:	5c5a      	ldrb	r2, [r3, r1]
 800027a:	4050      	eors	r0, r2
 800027c:	2208      	movs	r2, #8
			if ((crc & 0x0001) != 0) {      // If the LSB is set
 800027e:	f340 0400 	sbfx	r4, r0, #0, #1
 8000282:	402c      	ands	r4, r5
		for (int i = 8; i != 0; i--) {    // Loop over each bit
 8000284:	3a01      	subs	r2, #1
			if ((crc & 0x0001) != 0) {      // If the LSB is set
 8000286:	ea84 0050 	eor.w	r0, r4, r0, lsr #1
		for (int i = 8; i != 0; i--) {    // Loop over each bit
 800028a:	d1f8      	bne.n	800027e <calc_CRC+0x1a>
	for (int pos = (len - 1); pos >= 0; pos--) {
 800028c:	3901      	subs	r1, #1
 800028e:	e7f0      	b.n	8000272 <calc_CRC+0xe>
 8000290:	20000000 	.word	0x20000000

08000294 <reverseArray>:

void reverseArray(uint8_t arr[], int size) {
	int start = 0;
 8000294:	2300      	movs	r3, #0
void reverseArray(uint8_t arr[], int size) {
 8000296:	b530      	push	{r4, r5, lr}
 8000298:	1e42      	subs	r2, r0, #1
 800029a:	4408      	add	r0, r1
	int end = size - 1;

	while (start < end) {
 800029c:	3901      	subs	r1, #1
 800029e:	1acc      	subs	r4, r1, r3
 80002a0:	42a3      	cmp	r3, r4
 80002a2:	db00      	blt.n	80002a6 <reverseArray+0x12>

		// Move indices towards the center
		start++;
		end--;
	}
}
 80002a4:	bd30      	pop	{r4, r5, pc}
		uint8_t temp = arr[start];
 80002a6:	f812 4f01 	ldrb.w	r4, [r2, #1]!
		arr[start] = arr[end];
 80002aa:	f810 5d01 	ldrb.w	r5, [r0, #-1]!
		start++;
 80002ae:	3301      	adds	r3, #1
		arr[start] = arr[end];
 80002b0:	7015      	strb	r5, [r2, #0]
		arr[end] = temp;
 80002b2:	7004      	strb	r4, [r0, #0]
		end--;
 80002b4:	e7f3      	b.n	800029e <reverseArray+0xa>

080002b6 <SystemClock_Config>:
{
 80002b6:	b500      	push	{lr}
 80002b8:	b091      	sub	sp, #68	@ 0x44
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002ba:	2224      	movs	r2, #36	@ 0x24
 80002bc:	2100      	movs	r1, #0
 80002be:	a807      	add	r0, sp, #28
 80002c0:	f001 fe0e 	bl	8001ee0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002c4:	2100      	movs	r1, #0
 80002c6:	2214      	movs	r2, #20
 80002c8:	a801      	add	r0, sp, #4
 80002ca:	f001 fe09 	bl	8001ee0 <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80002ce:	230a      	movs	r3, #10
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002d0:	2210      	movs	r2, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 80002d2:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002d4:	2301      	movs	r3, #1
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002d6:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80002d8:	e9cd 320a 	strd	r3, r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80002dc:	930c      	str	r3, [sp, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002de:	f000 fe97 	bl	8001010 <HAL_RCC_OscConfig>
 80002e2:	4601      	mov	r1, r0
 80002e4:	b108      	cbz	r0, 80002ea <SystemClock_Config+0x34>
 80002e6:	b672      	cpsid	i
  while (1)
 80002e8:	e7fe      	b.n	80002e8 <SystemClock_Config+0x32>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ea:	230f      	movs	r3, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002ec:	e9cd 0003 	strd	r0, r0, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80002f0:	e9cd 3001 	strd	r3, r0, [sp, #4]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002f4:	9005      	str	r0, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002f6:	a801      	add	r0, sp, #4
 80002f8:	f001 f84c 	bl	8001394 <HAL_RCC_ClockConfig>
 80002fc:	b108      	cbz	r0, 8000302 <SystemClock_Config+0x4c>
 80002fe:	b672      	cpsid	i
  while (1)
 8000300:	e7fe      	b.n	8000300 <SystemClock_Config+0x4a>
}
 8000302:	b011      	add	sp, #68	@ 0x44
 8000304:	f85d fb04 	ldr.w	pc, [sp], #4

08000308 <send_response>:
	memset(rec_crc, 0, 16);
 8000308:	4b0f      	ldr	r3, [pc, #60]	@ (8000348 <send_response+0x40>)
void send_response(uint8_t is_success) {
 800030a:	b513      	push	{r0, r1, r4, lr}
	memset(rec_crc, 0, 16);
 800030c:	220f      	movs	r2, #15
void send_response(uint8_t is_success) {
 800030e:	4604      	mov	r4, r0
	memset(rec_crc, 0, 16);
 8000310:	2100      	movs	r1, #0
 8000312:	4618      	mov	r0, r3
 8000314:	f001 fde4 	bl	8001ee0 <memset>
	OTA_RESP_ response = { .sof = OTA_SOF, .packet_type = OTA_RESPONSE,
 8000318:	4a0c      	ldr	r2, [pc, #48]	@ (800034c <send_response+0x44>)
	rec_crc[0] = is_success;
 800031a:	f800 4c01 	strb.w	r4, [r0, #-1]
			.data_len = 1, .status = is_success, .crc = calc_CRC(rec_crc, 1),
 800031e:	2101      	movs	r1, #1
 8000320:	3801      	subs	r0, #1
	OTA_RESP_ response = { .sof = OTA_SOF, .packet_type = OTA_RESPONSE,
 8000322:	9200      	str	r2, [sp, #0]
 8000324:	f88d 4004 	strb.w	r4, [sp, #4]
			.data_len = 1, .status = is_success, .crc = calc_CRC(rec_crc, 1),
 8000328:	f7ff ff9c 	bl	8000264 <calc_CRC>
	OTA_RESP_ response = { .sof = OTA_SOF, .packet_type = OTA_RESPONSE,
 800032c:	230a      	movs	r3, #10
 800032e:	f8ad 0005 	strh.w	r0, [sp, #5]
 8000332:	f88d 3007 	strb.w	r3, [sp, #7]
	HAL_UART_Transmit(&huart3, &response, 8, HAL_MAX_DELAY);
 8000336:	2208      	movs	r2, #8
 8000338:	f04f 33ff 	mov.w	r3, #4294967295
 800033c:	4669      	mov	r1, sp
 800033e:	4804      	ldr	r0, [pc, #16]	@ (8000350 <send_response+0x48>)
 8000340:	f001 f9ad 	bl	800169e <HAL_UART_Transmit>
}
 8000344:	b002      	add	sp, #8
 8000346:	bd10      	pop	{r4, pc}
 8000348:	200000e1 	.word	0x200000e1
 800034c:	000105a1 	.word	0x000105a1
 8000350:	200000f4 	.word	0x200000f4

08000354 <frame_Handle>:
void frame_Handle(uint8_t *Frame) {
 8000354:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	switch (ota_state) {
 8000358:	4d5a      	ldr	r5, [pc, #360]	@ (80004c4 <frame_Handle+0x170>)
void frame_Handle(uint8_t *Frame) {
 800035a:	4604      	mov	r4, r0
	switch (ota_state) {
 800035c:	782b      	ldrb	r3, [r5, #0]
 800035e:	4e5a      	ldr	r6, [pc, #360]	@ (80004c8 <frame_Handle+0x174>)
 8000360:	3b01      	subs	r3, #1
 8000362:	2b04      	cmp	r3, #4
 8000364:	d834      	bhi.n	80003d0 <frame_Handle+0x7c>
 8000366:	e8df f003 	tbb	[pc, r3]
 800036a:	1903      	.short	0x1903
 800036c:	613c      	.short	0x613c
 800036e:	8d          	.byte	0x8d
 800036f:	00          	.byte	0x00
		if (som->sof == OTA_HANDSHAKE && som->crc == 0xC8AA) {
 8000370:	7803      	ldrb	r3, [r0, #0]
 8000372:	2b23      	cmp	r3, #35	@ 0x23
 8000374:	d109      	bne.n	800038a <frame_Handle+0x36>
 8000376:	f64c 03aa 	movw	r3, #51370	@ 0xc8aa
 800037a:	8a02      	ldrh	r2, [r0, #16]
 800037c:	429a      	cmp	r2, r3
 800037e:	d104      	bne.n	800038a <frame_Handle+0x36>
			send_response(0x03);
 8000380:	2003      	movs	r0, #3
				send_response(OTA_NACK);
 8000382:	f7ff ffc1 	bl	8000308 <send_response>
				ota_state = OTA_STATE_START;
 8000386:	2302      	movs	r3, #2
 8000388:	e006      	b.n	8000398 <frame_Handle+0x44>
			NACK_counter += 1;
 800038a:	6833      	ldr	r3, [r6, #0]
			send_response(OTA_NACK);
 800038c:	2002      	movs	r0, #2
			NACK_counter += 1;
 800038e:	3301      	adds	r3, #1
 8000390:	6033      	str	r3, [r6, #0]
			send_response(OTA_NACK);
 8000392:	f7ff ffb9 	bl	8000308 <send_response>
			ota_state = OTA_STATE_HANDSHAKE;
 8000396:	2301      	movs	r3, #1
				ota_state = OTA_STATE_END;
 8000398:	702b      	strb	r3, [r5, #0]
 800039a:	e019      	b.n	80003d0 <frame_Handle+0x7c>
		Write_Data(CONFIGURATION_LOCATION, Data, 1, 1);
 800039c:	2301      	movs	r3, #1
		Data[0] = 0x03;
 800039e:	2703      	movs	r7, #3
 80003a0:	494a      	ldr	r1, [pc, #296]	@ (80004cc <frame_Handle+0x178>)
		Write_Data(CONFIGURATION_LOCATION, Data, 1, 1);
 80003a2:	461a      	mov	r2, r3
 80003a4:	484a      	ldr	r0, [pc, #296]	@ (80004d0 <frame_Handle+0x17c>)
		Data[0] = 0x03;
 80003a6:	600f      	str	r7, [r1, #0]
		Write_Data(CONFIGURATION_LOCATION, Data, 1, 1);
 80003a8:	f7ff fee2 	bl	8000170 <Write_Data>
		if (cmd->packet_type == OTA_START) {
 80003ac:	f894 8001 	ldrb.w	r8, [r4, #1]
 80003b0:	f1b8 0f01 	cmp.w	r8, #1
 80003b4:	d10c      	bne.n	80003d0 <frame_Handle+0x7c>
			if (cmd->crc == calc_CRC(rec_crc, cmd->data_len)) {
 80003b6:	8861      	ldrh	r1, [r4, #2]
 80003b8:	4846      	ldr	r0, [pc, #280]	@ (80004d4 <frame_Handle+0x180>)
 80003ba:	b2c9      	uxtb	r1, r1
 80003bc:	f7ff ff52 	bl	8000264 <calc_CRC>
 80003c0:	f8b4 9006 	ldrh.w	r9, [r4, #6]
 80003c4:	4581      	cmp	r9, r0
 80003c6:	d107      	bne.n	80003d8 <frame_Handle+0x84>
				send_response(OTA_ACK);
 80003c8:	4640      	mov	r0, r8
 80003ca:	f7ff ff9d 	bl	8000308 <send_response>
				ota_state = OTA_STATE_HEADER;
 80003ce:	702f      	strb	r7, [r5, #0]
	if (NACK_counter >= 3) {
 80003d0:	6833      	ldr	r3, [r6, #0]
 80003d2:	2b02      	cmp	r3, #2
 80003d4:	d974      	bls.n	80004c0 <frame_Handle+0x16c>
		while (1)
 80003d6:	e7fe      	b.n	80003d6 <frame_Handle+0x82>
				NACK_counter += 1;
 80003d8:	6833      	ldr	r3, [r6, #0]
				send_response(OTA_NACK);
 80003da:	2002      	movs	r0, #2
				NACK_counter += 1;
 80003dc:	3301      	adds	r3, #1
 80003de:	6033      	str	r3, [r6, #0]
				send_response(OTA_NACK);
 80003e0:	e7cf      	b.n	8000382 <frame_Handle+0x2e>
		if (header->packet_type == OTA_APP_SIZE) {
 80003e2:	f890 8001 	ldrb.w	r8, [r0, #1]
 80003e6:	f1b8 0f02 	cmp.w	r8, #2
 80003ea:	d1f1      	bne.n	80003d0 <frame_Handle+0x7c>
			reverseArray(rec_crc, header->data_len);
 80003ec:	4f39      	ldr	r7, [pc, #228]	@ (80004d4 <frame_Handle+0x180>)
 80003ee:	8841      	ldrh	r1, [r0, #2]
 80003f0:	4638      	mov	r0, r7
 80003f2:	f7ff ff4f 	bl	8000294 <reverseArray>
			if (header->crc == calc_CRC(rec_crc, header->data_len)) {
 80003f6:	8861      	ldrh	r1, [r4, #2]
 80003f8:	4638      	mov	r0, r7
 80003fa:	b2c9      	uxtb	r1, r1
 80003fc:	f7ff ff32 	bl	8000264 <calc_CRC>
 8000400:	f8b4 9006 	ldrh.w	r9, [r4, #6]
 8000404:	4581      	cmp	r9, r0
 8000406:	d109      	bne.n	800041c <frame_Handle+0xc8>
				application_size = rec_crc[1] << 8 | rec_crc[0];
 8000408:	883a      	ldrh	r2, [r7, #0]
 800040a:	4b33      	ldr	r3, [pc, #204]	@ (80004d8 <frame_Handle+0x184>)
 800040c:	801a      	strh	r2, [r3, #0]
				Erase_APP_Slot();
 800040e:	f7ff fefb 	bl	8000208 <Erase_APP_Slot>
				send_response(OTA_ACK);
 8000412:	2001      	movs	r0, #1
				send_response(OTA_NACK);
 8000414:	f7ff ff78 	bl	8000308 <send_response>
				ota_state = OTA_STATE_DATA;
 8000418:	2304      	movs	r3, #4
 800041a:	e7bd      	b.n	8000398 <frame_Handle+0x44>
				NACK_counter += 1;
 800041c:	6833      	ldr	r3, [r6, #0]
				send_response(OTA_NACK);
 800041e:	4640      	mov	r0, r8
				NACK_counter += 1;
 8000420:	3301      	adds	r3, #1
 8000422:	6033      	str	r3, [r6, #0]
				send_response(OTA_NACK);
 8000424:	f7ff ff70 	bl	8000308 <send_response>
				ota_state = OTA_STATE_HEADER;
 8000428:	2303      	movs	r3, #3
 800042a:	e7b5      	b.n	8000398 <frame_Handle+0x44>
		if (data->packet_type == OTA_DATA) {
 800042c:	7843      	ldrb	r3, [r0, #1]
 800042e:	2b03      	cmp	r3, #3
 8000430:	d1ce      	bne.n	80003d0 <frame_Handle+0x7c>
			reverseArray(rec_crc, data->data_len);
 8000432:	8841      	ldrh	r1, [r0, #2]
 8000434:	4827      	ldr	r0, [pc, #156]	@ (80004d4 <frame_Handle+0x180>)
 8000436:	f7ff ff2d 	bl	8000294 <reverseArray>
			if (data->crc == calc_CRC(rec_crc, data->data_len)) {
 800043a:	8861      	ldrh	r1, [r4, #2]
 800043c:	4825      	ldr	r0, [pc, #148]	@ (80004d4 <frame_Handle+0x180>)
 800043e:	b2c9      	uxtb	r1, r1
 8000440:	f7ff ff10 	bl	8000264 <calc_CRC>
 8000444:	8aa7      	ldrh	r7, [r4, #20]
 8000446:	4287      	cmp	r7, r0
 8000448:	d117      	bne.n	800047a <frame_Handle+0x126>
				Write_Data(
 800044a:	2204      	movs	r2, #4
				APPLICATION_LOCATION + application_write_idx, data->data, 4, 0);
 800044c:	4f23      	ldr	r7, [pc, #140]	@ (80004dc <frame_Handle+0x188>)
				Write_Data(
 800044e:	18a1      	adds	r1, r4, r2
				APPLICATION_LOCATION + application_write_idx, data->data, 4, 0);
 8000450:	8838      	ldrh	r0, [r7, #0]
				Write_Data(
 8000452:	2300      	movs	r3, #0
 8000454:	f100 6000 	add.w	r0, r0, #134217728	@ 0x8000000
 8000458:	f500 5060 	add.w	r0, r0, #14336	@ 0x3800
 800045c:	f7ff fe88 	bl	8000170 <Write_Data>
				application_write_idx += 16;
 8000460:	883b      	ldrh	r3, [r7, #0]
				send_response(OTA_ACK);
 8000462:	2001      	movs	r0, #1
				application_write_idx += 16;
 8000464:	3310      	adds	r3, #16
 8000466:	803b      	strh	r3, [r7, #0]
				send_response(OTA_ACK);
 8000468:	f7ff ff4e 	bl	8000308 <send_response>
				if (application_write_idx >= application_size) {
 800046c:	4b1a      	ldr	r3, [pc, #104]	@ (80004d8 <frame_Handle+0x184>)
 800046e:	883a      	ldrh	r2, [r7, #0]
 8000470:	881b      	ldrh	r3, [r3, #0]
 8000472:	429a      	cmp	r2, r3
 8000474:	d3d0      	bcc.n	8000418 <frame_Handle+0xc4>
				ota_state = OTA_STATE_END;
 8000476:	2305      	movs	r3, #5
 8000478:	e78e      	b.n	8000398 <frame_Handle+0x44>
				NACK_counter += 1;
 800047a:	6833      	ldr	r3, [r6, #0]
				send_response(OTA_NACK);
 800047c:	2002      	movs	r0, #2
				NACK_counter += 1;
 800047e:	3301      	adds	r3, #1
 8000480:	6033      	str	r3, [r6, #0]
				send_response(OTA_NACK);
 8000482:	e7c7      	b.n	8000414 <frame_Handle+0xc0>
		if (end->packet_type == OTA_END) {
 8000484:	7843      	ldrb	r3, [r0, #1]
 8000486:	2b04      	cmp	r3, #4
 8000488:	d1a2      	bne.n	80003d0 <frame_Handle+0x7c>
			if (end->crc == calc_CRC(rec_crc, end->data_len)) {
 800048a:	8841      	ldrh	r1, [r0, #2]
 800048c:	88c7      	ldrh	r7, [r0, #6]
 800048e:	b2c9      	uxtb	r1, r1
 8000490:	4810      	ldr	r0, [pc, #64]	@ (80004d4 <frame_Handle+0x180>)
 8000492:	f7ff fee7 	bl	8000264 <calc_CRC>
 8000496:	4287      	cmp	r7, r0
 8000498:	d10b      	bne.n	80004b2 <frame_Handle+0x15e>
				send_response(OTA_ACK);
 800049a:	2001      	movs	r0, #1
 800049c:	f7ff ff34 	bl	8000308 <send_response>
				Data[0] = 0x01;
 80004a0:	2301      	movs	r3, #1
 80004a2:	490a      	ldr	r1, [pc, #40]	@ (80004cc <frame_Handle+0x178>)
				Write_Data(CONFIGURATION_LOCATION, Data, 1, 1);
 80004a4:	461a      	mov	r2, r3
 80004a6:	480a      	ldr	r0, [pc, #40]	@ (80004d0 <frame_Handle+0x17c>)
				Data[0] = 0x01;
 80004a8:	600b      	str	r3, [r1, #0]
				Write_Data(CONFIGURATION_LOCATION, Data, 1, 1);
 80004aa:	f7ff fe61 	bl	8000170 <Write_Data>
				ota_state = OTA_STATE_IDLE;
 80004ae:	2300      	movs	r3, #0
 80004b0:	e772      	b.n	8000398 <frame_Handle+0x44>
				NACK_counter += 1;
 80004b2:	6833      	ldr	r3, [r6, #0]
				send_response(OTA_NACK);
 80004b4:	2002      	movs	r0, #2
				NACK_counter += 1;
 80004b6:	3301      	adds	r3, #1
 80004b8:	6033      	str	r3, [r6, #0]
				send_response(OTA_NACK);
 80004ba:	f7ff ff25 	bl	8000308 <send_response>
 80004be:	e7da      	b.n	8000476 <frame_Handle+0x122>
}
 80004c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80004c4:	200000ac 	.word	0x200000ac
 80004c8:	200000b0 	.word	0x200000b0
 80004cc:	200000d0 	.word	0x200000d0
 80004d0:	08002c00 	.word	0x08002c00
 80004d4:	200000e0 	.word	0x200000e0
 80004d8:	200000f2 	.word	0x200000f2
 80004dc:	200000f0 	.word	0x200000f0

080004e0 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80004e0:	b570      	push	{r4, r5, r6, lr}
 80004e2:	4604      	mov	r4, r0
	if (huart == &huart3) { // check which UART peripheral generated the interrupt
 80004e4:	4e31      	ldr	r6, [pc, #196]	@ (80005ac <HAL_UART_RxCpltCallback+0xcc>)
 	memset(rec_crc, 0, 16);
 80004e6:	2210      	movs	r2, #16
 80004e8:	2100      	movs	r1, #0
 80004ea:	4831      	ldr	r0, [pc, #196]	@ (80005b0 <HAL_UART_RxCpltCallback+0xd0>)
 80004ec:	f001 fcf8 	bl	8001ee0 <memset>
	if (huart == &huart3) { // check which UART peripheral generated the interrupt
 80004f0:	42b4      	cmp	r4, r6
 80004f2:	d15a      	bne.n	80005aa <HAL_UART_RxCpltCallback+0xca>
		if (Rx_Dataframe[0] == 0x23 || Rx_Dataframe[0] == 0xA1) {
 80004f4:	4c2f      	ldr	r4, [pc, #188]	@ (80005b4 <HAL_UART_RxCpltCallback+0xd4>)
		HAL_IWDG_Refresh(&hiwdg);
 80004f6:	4830      	ldr	r0, [pc, #192]	@ (80005b8 <HAL_UART_RxCpltCallback+0xd8>)
 80004f8:	f000 fd17 	bl	8000f2a <HAL_IWDG_Refresh>
		if (Rx_Dataframe[0] == 0x23 || Rx_Dataframe[0] == 0xA1) {
 80004fc:	7823      	ldrb	r3, [r4, #0]
 80004fe:	4d2f      	ldr	r5, [pc, #188]	@ (80005bc <HAL_UART_RxCpltCallback+0xdc>)
 8000500:	2b23      	cmp	r3, #35	@ 0x23
 8000502:	d001      	beq.n	8000508 <HAL_UART_RxCpltCallback+0x28>
 8000504:	2ba1      	cmp	r3, #161	@ 0xa1
 8000506:	d14c      	bne.n	80005a2 <HAL_UART_RxCpltCallback+0xc2>
			HAL_IWDG_Refresh(&hiwdg);
 8000508:	482b      	ldr	r0, [pc, #172]	@ (80005b8 <HAL_UART_RxCpltCallback+0xd8>)
 800050a:	f000 fd0e 	bl	8000f2a <HAL_IWDG_Refresh>
			Rx_Dataframe[index1++] = huart->Instance->DR; // store the received byte in the buffer
 800050e:	882a      	ldrh	r2, [r5, #0]
 8000510:	6833      	ldr	r3, [r6, #0]
 8000512:	6859      	ldr	r1, [r3, #4]
 8000514:	1c53      	adds	r3, r2, #1
 8000516:	b29b      	uxth	r3, r3
 8000518:	54a1      	strb	r1, [r4, r2]
			if (Rx_Dataframe[index1 - 1] == 0x0A
 800051a:	18e2      	adds	r2, r4, r3
 800051c:	f812 2c01 	ldrb.w	r2, [r2, #-1]
			Rx_Dataframe[index1++] = huart->Instance->DR; // store the received byte in the buffer
 8000520:	802b      	strh	r3, [r5, #0]
			if (Rx_Dataframe[index1 - 1] == 0x0A
 8000522:	2a0a      	cmp	r2, #10
 8000524:	d107      	bne.n	8000536 <HAL_UART_RxCpltCallback+0x56>
					&& (((index1 == 20 || index1 == 9)
 8000526:	2b14      	cmp	r3, #20
 8000528:	d001      	beq.n	800052e <HAL_UART_RxCpltCallback+0x4e>
 800052a:	2b09      	cmp	r3, #9
 800052c:	d10b      	bne.n	8000546 <HAL_UART_RxCpltCallback+0x66>
							&& ota_state != OTA_STATE_DATA) || index1 == 23)) { // check if the end of a line has been reached
 800052e:	4b24      	ldr	r3, [pc, #144]	@ (80005c0 <HAL_UART_RxCpltCallback+0xe0>)
 8000530:	781b      	ldrb	r3, [r3, #0]
 8000532:	2b04      	cmp	r3, #4
 8000534:	d109      	bne.n	800054a <HAL_UART_RxCpltCallback+0x6a>
		HAL_UART_Receive_IT(&huart3, &Rx_Dataframe[index1], 1); // enable reception of the next byte
 8000536:	8829      	ldrh	r1, [r5, #0]
 8000538:	2201      	movs	r2, #1
 800053a:	4421      	add	r1, r4
 800053c:	481b      	ldr	r0, [pc, #108]	@ (80005ac <HAL_UART_RxCpltCallback+0xcc>)
}
 800053e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
		HAL_UART_Receive_IT(&huart3, &Rx_Dataframe[index1], 1); // enable reception of the next byte
 8000542:	f001 bac4 	b.w	8001ace <HAL_UART_Receive_IT>
							&& ota_state != OTA_STATE_DATA) || index1 == 23)) { // check if the end of a line has been reached
 8000546:	2b17      	cmp	r3, #23
 8000548:	d1f5      	bne.n	8000536 <HAL_UART_RxCpltCallback+0x56>
				HAL_IWDG_Refresh(&hiwdg);
 800054a:	481b      	ldr	r0, [pc, #108]	@ (80005b8 <HAL_UART_RxCpltCallback+0xd8>)
 800054c:	f000 fced 	bl	8000f2a <HAL_IWDG_Refresh>
				if (ota_state != OTA_STATE_HANDSHAKE) {
 8000550:	4b1b      	ldr	r3, [pc, #108]	@ (80005c0 <HAL_UART_RxCpltCallback+0xe0>)
 8000552:	781b      	ldrb	r3, [r3, #0]
 8000554:	2b01      	cmp	r3, #1
 8000556:	d112      	bne.n	800057e <HAL_UART_RxCpltCallback+0x9e>
				frame_Handle(Rx_Dataframe);
 8000558:	4816      	ldr	r0, [pc, #88]	@ (80005b4 <HAL_UART_RxCpltCallback+0xd4>)
 800055a:	f7ff fefb 	bl	8000354 <frame_Handle>
				memset(Rx_Dataframe, 0, 23);
 800055e:	2217      	movs	r2, #23
 8000560:	2100      	movs	r1, #0
 8000562:	4814      	ldr	r0, [pc, #80]	@ (80005b4 <HAL_UART_RxCpltCallback+0xd4>)
			memset(Rx_Dataframe, 0, 23);
 8000564:	f001 fcbc 	bl	8001ee0 <memset>
			memset(rec_crc, 0, 16);
 8000568:	2210      	movs	r2, #16
 800056a:	2100      	movs	r1, #0
 800056c:	4810      	ldr	r0, [pc, #64]	@ (80005b0 <HAL_UART_RxCpltCallback+0xd0>)
 800056e:	f001 fcb7 	bl	8001ee0 <memset>
			index1 = 0;
 8000572:	2300      	movs	r3, #0
			HAL_IWDG_Refresh(&hiwdg);
 8000574:	4810      	ldr	r0, [pc, #64]	@ (80005b8 <HAL_UART_RxCpltCallback+0xd8>)
			index1 = 0;
 8000576:	802b      	strh	r3, [r5, #0]
			HAL_IWDG_Refresh(&hiwdg);
 8000578:	f000 fcd7 	bl	8000f2a <HAL_IWDG_Refresh>
 800057c:	e7db      	b.n	8000536 <HAL_UART_RxCpltCallback+0x56>
					temp = Rx_Dataframe[2];
 800057e:	78a2      	ldrb	r2, [r4, #2]
 8000580:	8863      	ldrh	r3, [r4, #2]
					Rx_Dataframe[2] = Rx_Dataframe[3];
 8000582:	78e1      	ldrb	r1, [r4, #3]
					Rx_Dataframe[3] = temp;
 8000584:	70e2      	strb	r2, [r4, #3]
					for (int i = 0; i < data_len; i++) {
 8000586:	2200      	movs	r2, #0
 8000588:	ba5b      	rev16	r3, r3
					Rx_Dataframe[2] = Rx_Dataframe[3];
 800058a:	70a1      	strb	r1, [r4, #2]
					for (int i = 0; i < data_len; i++) {
 800058c:	4808      	ldr	r0, [pc, #32]	@ (80005b0 <HAL_UART_RxCpltCallback+0xd0>)
 800058e:	490d      	ldr	r1, [pc, #52]	@ (80005c4 <HAL_UART_RxCpltCallback+0xe4>)
 8000590:	b29b      	uxth	r3, r3
 8000592:	4293      	cmp	r3, r2
 8000594:	dde0      	ble.n	8000558 <HAL_UART_RxCpltCallback+0x78>
						rec_crc[i] = Rx_Dataframe[4 + i];
 8000596:	f811 6f01 	ldrb.w	r6, [r1, #1]!
					for (int i = 0; i < data_len; i++) {
 800059a:	3201      	adds	r2, #1
						rec_crc[i] = Rx_Dataframe[4 + i];
 800059c:	f800 6b01 	strb.w	r6, [r0], #1
					for (int i = 0; i < data_len; i++) {
 80005a0:	e7f7      	b.n	8000592 <HAL_UART_RxCpltCallback+0xb2>
			memset(Rx_Dataframe, 0, 23);
 80005a2:	2217      	movs	r2, #23
 80005a4:	2100      	movs	r1, #0
 80005a6:	4620      	mov	r0, r4
 80005a8:	e7dc      	b.n	8000564 <HAL_UART_RxCpltCallback+0x84>
}
 80005aa:	bd70      	pop	{r4, r5, r6, pc}
 80005ac:	200000f4 	.word	0x200000f4
 80005b0:	200000e0 	.word	0x200000e0
 80005b4:	200000b6 	.word	0x200000b6
 80005b8:	2000013c 	.word	0x2000013c
 80005bc:	200000b4 	.word	0x200000b4
 80005c0:	200000ac 	.word	0x200000ac
 80005c4:	200000b9 	.word	0x200000b9

080005c8 <main>:
{
 80005c8:	b507      	push	{r0, r1, r2, lr}
  HAL_Init();
 80005ca:	f000 f997 	bl	80008fc <HAL_Init>
  SystemClock_Config();
 80005ce:	f7ff fe72 	bl	80002b6 <SystemClock_Config>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d2:	4b30      	ldr	r3, [pc, #192]	@ (8000694 <main+0xcc>)
  huart3.Instance = USART3;
 80005d4:	4c30      	ldr	r4, [pc, #192]	@ (8000698 <main+0xd0>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d6:	699a      	ldr	r2, [r3, #24]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80005d8:	4620      	mov	r0, r4
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005da:	f042 0204 	orr.w	r2, r2, #4
 80005de:	619a      	str	r2, [r3, #24]
 80005e0:	699a      	ldr	r2, [r3, #24]
 80005e2:	f002 0204 	and.w	r2, r2, #4
 80005e6:	9200      	str	r2, [sp, #0]
 80005e8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ea:	699a      	ldr	r2, [r3, #24]
 80005ec:	f042 0210 	orr.w	r2, r2, #16
 80005f0:	619a      	str	r2, [r3, #24]
 80005f2:	699b      	ldr	r3, [r3, #24]
  huart3.Init.BaudRate = 115200;
 80005f4:	4a29      	ldr	r2, [pc, #164]	@ (800069c <main+0xd4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f6:	f003 0310 	and.w	r3, r3, #16
 80005fa:	9301      	str	r3, [sp, #4]
 80005fc:	9b01      	ldr	r3, [sp, #4]
  huart3.Init.BaudRate = 115200;
 80005fe:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000602:	e9c4 2300 	strd	r2, r3, [r4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000606:	2300      	movs	r3, #0
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000608:	220c      	movs	r2, #12
  huart3.Init.StopBits = UART_STOPBITS_1;
 800060a:	e9c4 3302 	strd	r3, r3, [r4, #8]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800060e:	e9c4 2305 	strd	r2, r3, [r4, #20]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000612:	6123      	str	r3, [r4, #16]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000614:	61e3      	str	r3, [r4, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000616:	f001 f813 	bl	8001640 <HAL_UART_Init>
 800061a:	4605      	mov	r5, r0
 800061c:	b108      	cbz	r0, 8000622 <main+0x5a>
 800061e:	b672      	cpsid	i
  while (1)
 8000620:	e7fe      	b.n	8000620 <main+0x58>
    memset(Rx_Dataframe, 0, 23);
 8000622:	4601      	mov	r1, r0
 8000624:	2217      	movs	r2, #23
 8000626:	481e      	ldr	r0, [pc, #120]	@ (80006a0 <main+0xd8>)
 8000628:	f001 fc5a 	bl	8001ee0 <memset>
 	HAL_UART_Receive_IT(&huart3, Rx_Dataframe, 1);
 800062c:	4620      	mov	r0, r4
  	Read_Data(CONFIGURATION_LOCATION, RxVal, 1);
 800062e:	4c1d      	ldr	r4, [pc, #116]	@ (80006a4 <main+0xdc>)
 	HAL_UART_Receive_IT(&huart3, Rx_Dataframe, 1);
 8000630:	2201      	movs	r2, #1
 8000632:	491b      	ldr	r1, [pc, #108]	@ (80006a0 <main+0xd8>)
 8000634:	f001 fa4b 	bl	8001ace <HAL_UART_Receive_IT>
  	Read_Data(CONFIGURATION_LOCATION, RxVal, 1);
 8000638:	2201      	movs	r2, #1
 800063a:	4621      	mov	r1, r4
 800063c:	481a      	ldr	r0, [pc, #104]	@ (80006a8 <main+0xe0>)
 800063e:	f7ff fdd7 	bl	80001f0 <Read_Data>
  	if (RxVal[0] == 0x10)
 8000642:	6823      	ldr	r3, [r4, #0]
 8000644:	2b10      	cmp	r3, #16
 8000646:	d108      	bne.n	800065a <main+0x92>
  		send_response(OTA_ACK);
 8000648:	2001      	movs	r0, #1
 800064a:	f7ff fe5d 	bl	8000308 <send_response>
  		ota_state = OTA_STATE_START;
 800064e:	2202      	movs	r2, #2
 8000650:	4b16      	ldr	r3, [pc, #88]	@ (80006ac <main+0xe4>)
 8000652:	701a      	strb	r2, [r3, #0]
  		MX_IWDG_Init();
 8000654:	f7ff fdf2 	bl	800023c <MX_IWDG_Init>
  		while (1);
 8000658:	e7fe      	b.n	8000658 <main+0x90>
  	else if (RxVal[0] == 0x03)
 800065a:	2b03      	cmp	r3, #3
 800065c:	d105      	bne.n	800066a <main+0xa2>
  		ota_state = OTA_STATE_HANDSHAKE;
 800065e:	2201      	movs	r2, #1
 8000660:	4b12      	ldr	r3, [pc, #72]	@ (80006ac <main+0xe4>)
 8000662:	701a      	strb	r2, [r3, #0]
  		MX_IWDG_Init();
 8000664:	f7ff fdea 	bl	800023c <MX_IWDG_Init>
  		while (1);
 8000668:	e7fe      	b.n	8000668 <main+0xa0>
  	else if (RxVal[0] == 0x01)
 800066a:	2b01      	cmp	r3, #1
 800066c:	d110      	bne.n	8000690 <main+0xc8>
			void) = (void*)(*((volatile uint32_t*)(APPLICATION_LOCATION + 4U)));
 800066e:	4c10      	ldr	r4, [pc, #64]	@ (80006b0 <main+0xe8>)
 8000670:	f8d4 6804 	ldr.w	r6, [r4, #2052]	@ 0x804
	HAL_RCC_DeInit();
 8000674:	f000 fc60 	bl	8000f38 <HAL_RCC_DeInit>
	HAL_DeInit();
 8000678:	f000 f90c 	bl	8000894 <HAL_DeInit>
	__set_MSP(*(volatile uint32_t*) APPLICATION_LOCATION);
 800067c:	f8d4 3800 	ldr.w	r3, [r4, #2048]	@ 0x800
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000680:	f383 8808 	msr	MSP, r3
	SysTick->CTRL = 0;
 8000684:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
 8000688:	611d      	str	r5, [r3, #16]
	SysTick->LOAD = 0;
 800068a:	615d      	str	r5, [r3, #20]
	SysTick->VAL = 0;
 800068c:	619d      	str	r5, [r3, #24]
	app_reset_handler();
 800068e:	47b0      	blx	r6
  while (1)
 8000690:	e7fe      	b.n	8000690 <main+0xc8>
 8000692:	bf00      	nop
 8000694:	40021000 	.word	0x40021000
 8000698:	200000f4 	.word	0x200000f4
 800069c:	40004800 	.word	0x40004800
 80006a0:	200000b6 	.word	0x200000b6
 80006a4:	200000d8 	.word	0x200000d8
 80006a8:	08002c00 	.word	0x08002c00
 80006ac:	200000ac 	.word	0x200000ac
 80006b0:	08003000 	.word	0x08003000

080006b4 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006b4:	4b0e      	ldr	r3, [pc, #56]	@ (80006f0 <HAL_MspInit+0x3c>)
{
 80006b6:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80006b8:	699a      	ldr	r2, [r3, #24]
 80006ba:	f042 0201 	orr.w	r2, r2, #1
 80006be:	619a      	str	r2, [r3, #24]
 80006c0:	699a      	ldr	r2, [r3, #24]
 80006c2:	f002 0201 	and.w	r2, r2, #1
 80006c6:	9200      	str	r2, [sp, #0]
 80006c8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ca:	69da      	ldr	r2, [r3, #28]
 80006cc:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80006d0:	61da      	str	r2, [r3, #28]
 80006d2:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006d4:	4a07      	ldr	r2, [pc, #28]	@ (80006f4 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80006d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006da:	9301      	str	r3, [sp, #4]
 80006dc:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006de:	6853      	ldr	r3, [r2, #4]
 80006e0:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80006e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80006e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006ea:	b002      	add	sp, #8
 80006ec:	4770      	bx	lr
 80006ee:	bf00      	nop
 80006f0:	40021000 	.word	0x40021000
 80006f4:	40010000 	.word	0x40010000

080006f8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006f8:	b510      	push	{r4, lr}
 80006fa:	4604      	mov	r4, r0
 80006fc:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fe:	2210      	movs	r2, #16
 8000700:	2100      	movs	r1, #0
 8000702:	a802      	add	r0, sp, #8
 8000704:	f001 fbec 	bl	8001ee0 <memset>
  if(huart->Instance==USART3)
 8000708:	6822      	ldr	r2, [r4, #0]
 800070a:	4b1f      	ldr	r3, [pc, #124]	@ (8000788 <HAL_UART_MspInit+0x90>)
 800070c:	429a      	cmp	r2, r3
 800070e:	d139      	bne.n	8000784 <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000710:	f503 33e4 	add.w	r3, r3, #116736	@ 0x1c800
 8000714:	69da      	ldr	r2, [r3, #28]
    PC11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000716:	481d      	ldr	r0, [pc, #116]	@ (800078c <HAL_UART_MspInit+0x94>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8000718:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 800071c:	61da      	str	r2, [r3, #28]
 800071e:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000720:	a902      	add	r1, sp, #8
    __HAL_RCC_USART3_CLK_ENABLE();
 8000722:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 8000726:	9200      	str	r2, [sp, #0]
 8000728:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800072a:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800072c:	2400      	movs	r4, #0
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800072e:	f042 0210 	orr.w	r2, r2, #16
 8000732:	619a      	str	r2, [r3, #24]
 8000734:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000736:	f44f 6280 	mov.w	r2, #1024	@ 0x400
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800073a:	f003 0310 	and.w	r3, r3, #16
 800073e:	9301      	str	r3, [sp, #4]
 8000740:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000742:	2302      	movs	r3, #2
 8000744:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000748:	2303      	movs	r3, #3
 800074a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800074c:	f000 faf0 	bl	8000d30 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000750:	f44f 6300 	mov.w	r3, #2048	@ 0x800
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000754:	480d      	ldr	r0, [pc, #52]	@ (800078c <HAL_UART_MspInit+0x94>)
 8000756:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000758:	e9cd 3402 	strd	r3, r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075c:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800075e:	f000 fae7 	bl	8000d30 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8000762:	4a0b      	ldr	r2, [pc, #44]	@ (8000790 <HAL_UART_MspInit+0x98>)

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000764:	2027      	movs	r0, #39	@ 0x27
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8000766:	6853      	ldr	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000768:	4621      	mov	r1, r4
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 800076a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800076e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8000772:	f043 0310 	orr.w	r3, r3, #16
 8000776:	6053      	str	r3, [r2, #4]
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8000778:	4622      	mov	r2, r4
 800077a:	f000 f8f5 	bl	8000968 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800077e:	2027      	movs	r0, #39	@ 0x27
 8000780:	f000 f922 	bl	80009c8 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000784:	b006      	add	sp, #24
 8000786:	bd10      	pop	{r4, pc}
 8000788:	40004800 	.word	0x40004800
 800078c:	40011000 	.word	0x40011000
 8000790:	40010000 	.word	0x40010000

08000794 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000794:	e7fe      	b.n	8000794 <NMI_Handler>

08000796 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000796:	e7fe      	b.n	8000796 <HardFault_Handler>

08000798 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000798:	e7fe      	b.n	8000798 <MemManage_Handler>

0800079a <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800079a:	e7fe      	b.n	800079a <BusFault_Handler>

0800079c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800079c:	e7fe      	b.n	800079c <UsageFault_Handler>

0800079e <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800079e:	4770      	bx	lr

080007a0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
 80007a0:	4770      	bx	lr

080007a2 <PendSV_Handler>:
}

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80007a2:	4770      	bx	lr

080007a4 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007a4:	f000 b8bc 	b.w	8000920 <HAL_IncTick>

080007a8 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80007a8:	4801      	ldr	r0, [pc, #4]	@ (80007b0 <USART3_IRQHandler+0x8>)
 80007aa:	f001 b82d 	b.w	8001808 <HAL_UART_IRQHandler>
 80007ae:	bf00      	nop
 80007b0:	200000f4 	.word	0x200000f4

080007b4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80007b4:	b570      	push	{r4, r5, r6, lr}
 80007b6:	460d      	mov	r5, r1
 80007b8:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007ba:	460e      	mov	r6, r1
 80007bc:	1b73      	subs	r3, r6, r5
 80007be:	429c      	cmp	r4, r3
 80007c0:	dc01      	bgt.n	80007c6 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 80007c2:	4620      	mov	r0, r4
 80007c4:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 80007c6:	f3af 8000 	nop.w
 80007ca:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007ce:	e7f5      	b.n	80007bc <_read+0x8>

080007d0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80007d0:	b570      	push	{r4, r5, r6, lr}
 80007d2:	460d      	mov	r5, r1
 80007d4:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007d6:	460e      	mov	r6, r1
 80007d8:	1b73      	subs	r3, r6, r5
 80007da:	429c      	cmp	r4, r3
 80007dc:	dc01      	bgt.n	80007e2 <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 80007de:	4620      	mov	r0, r4
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 80007e2:	f816 0b01 	ldrb.w	r0, [r6], #1
 80007e6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80007ea:	e7f5      	b.n	80007d8 <_write+0x8>

080007ec <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 80007ec:	f04f 30ff 	mov.w	r0, #4294967295
 80007f0:	4770      	bx	lr

080007f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 80007f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
  return 0;
}
 80007f6:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 80007f8:	604b      	str	r3, [r1, #4]
}
 80007fa:	4770      	bx	lr

080007fc <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 80007fc:	2001      	movs	r0, #1
 80007fe:	4770      	bx	lr

08000800 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8000800:	2000      	movs	r0, #0
 8000802:	4770      	bx	lr

08000804 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000804:	4a0b      	ldr	r2, [pc, #44]	@ (8000834 <_sbrk+0x30>)
{
 8000806:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8000808:	6811      	ldr	r1, [r2, #0]
{
 800080a:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 800080c:	b909      	cbnz	r1, 8000812 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 800080e:	490a      	ldr	r1, [pc, #40]	@ (8000838 <_sbrk+0x34>)
 8000810:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000812:	6810      	ldr	r0, [r2, #0]
 8000814:	4909      	ldr	r1, [pc, #36]	@ (800083c <_sbrk+0x38>)
 8000816:	4c0a      	ldr	r4, [pc, #40]	@ (8000840 <_sbrk+0x3c>)
 8000818:	4403      	add	r3, r0
 800081a:	1b09      	subs	r1, r1, r4
 800081c:	428b      	cmp	r3, r1
 800081e:	d906      	bls.n	800082e <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8000820:	f001 fbac 	bl	8001f7c <__errno>
 8000824:	230c      	movs	r3, #12
 8000826:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8000828:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 800082c:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 800082e:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8000830:	e7fc      	b.n	800082c <_sbrk+0x28>
 8000832:	bf00      	nop
 8000834:	20000148 	.word	0x20000148
 8000838:	200002c0 	.word	0x200002c0
 800083c:	20005000 	.word	0x20005000
 8000840:	00000400 	.word	0x00000400

08000844 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000844:	4770      	bx	lr
	...

08000848 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000848:	f7ff fffc 	bl	8000844 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800084c:	480b      	ldr	r0, [pc, #44]	@ (800087c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800084e:	490c      	ldr	r1, [pc, #48]	@ (8000880 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000850:	4a0c      	ldr	r2, [pc, #48]	@ (8000884 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000852:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000854:	e002      	b.n	800085c <LoopCopyDataInit>

08000856 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000856:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000858:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800085a:	3304      	adds	r3, #4

0800085c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800085c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800085e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000860:	d3f9      	bcc.n	8000856 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000862:	4a09      	ldr	r2, [pc, #36]	@ (8000888 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000864:	4c09      	ldr	r4, [pc, #36]	@ (800088c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000866:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000868:	e001      	b.n	800086e <LoopFillZerobss>

0800086a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800086a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800086c:	3204      	adds	r2, #4

0800086e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800086e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000870:	d3fb      	bcc.n	800086a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000872:	f001 fb89 	bl	8001f88 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000876:	f7ff fea7 	bl	80005c8 <main>
  bx lr
 800087a:	4770      	bx	lr
  ldr r0, =_sdata
 800087c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000880:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000884:	080024c0 	.word	0x080024c0
  ldr r2, =_sbss
 8000888:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 800088c:	200002bc 	.word	0x200002bc

08000890 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000890:	e7fe      	b.n	8000890 <ADC1_2_IRQHandler>

08000892 <HAL_MspDeInit>:

/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
 8000892:	4770      	bx	lr

08000894 <HAL_DeInit>:
{
 8000894:	b510      	push	{r4, lr}
  __HAL_RCC_APB1_FORCE_RESET();
 8000896:	f04f 32ff 	mov.w	r2, #4294967295
  __HAL_RCC_APB1_RELEASE_RESET();
 800089a:	2400      	movs	r4, #0
  __HAL_RCC_APB1_FORCE_RESET();
 800089c:	4b04      	ldr	r3, [pc, #16]	@ (80008b0 <HAL_DeInit+0x1c>)
 800089e:	611a      	str	r2, [r3, #16]
  __HAL_RCC_APB1_RELEASE_RESET();
 80008a0:	611c      	str	r4, [r3, #16]
  __HAL_RCC_APB2_FORCE_RESET();
 80008a2:	60da      	str	r2, [r3, #12]
  __HAL_RCC_APB2_RELEASE_RESET();
 80008a4:	60dc      	str	r4, [r3, #12]
  HAL_MspDeInit();
 80008a6:	f7ff fff4 	bl	8000892 <HAL_MspDeInit>
}
 80008aa:	4620      	mov	r0, r4
 80008ac:	bd10      	pop	{r4, pc}
 80008ae:	bf00      	nop
 80008b0:	40021000 	.word	0x40021000

080008b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b4:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008b6:	4b0e      	ldr	r3, [pc, #56]	@ (80008f0 <HAL_InitTick+0x3c>)
{
 80008b8:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008ba:	781a      	ldrb	r2, [r3, #0]
 80008bc:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008c0:	fbb3 f3f2 	udiv	r3, r3, r2
 80008c4:	4a0b      	ldr	r2, [pc, #44]	@ (80008f4 <HAL_InitTick+0x40>)
 80008c6:	6810      	ldr	r0, [r2, #0]
 80008c8:	fbb0 f0f3 	udiv	r0, r0, r3
 80008cc:	f000 f88a 	bl	80009e4 <HAL_SYSTICK_Config>
 80008d0:	4604      	mov	r4, r0
 80008d2:	b958      	cbnz	r0, 80008ec <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008d4:	2d0f      	cmp	r5, #15
 80008d6:	d809      	bhi.n	80008ec <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008d8:	4602      	mov	r2, r0
 80008da:	4629      	mov	r1, r5
 80008dc:	f04f 30ff 	mov.w	r0, #4294967295
 80008e0:	f000 f842 	bl	8000968 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008e4:	4620      	mov	r0, r4
 80008e6:	4b04      	ldr	r3, [pc, #16]	@ (80008f8 <HAL_InitTick+0x44>)
 80008e8:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80008ea:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80008ec:	2001      	movs	r0, #1
 80008ee:	e7fc      	b.n	80008ea <HAL_InitTick+0x36>
 80008f0:	20000008 	.word	0x20000008
 80008f4:	20000004 	.word	0x20000004
 80008f8:	2000000c 	.word	0x2000000c

080008fc <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008fc:	4a07      	ldr	r2, [pc, #28]	@ (800091c <HAL_Init+0x20>)
{
 80008fe:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000900:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000902:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000904:	f043 0310 	orr.w	r3, r3, #16
 8000908:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800090a:	f000 f81b 	bl	8000944 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800090e:	200f      	movs	r0, #15
 8000910:	f7ff ffd0 	bl	80008b4 <HAL_InitTick>
  HAL_MspInit();
 8000914:	f7ff fece 	bl	80006b4 <HAL_MspInit>
}
 8000918:	2000      	movs	r0, #0
 800091a:	bd08      	pop	{r3, pc}
 800091c:	40022000 	.word	0x40022000

08000920 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000920:	4a03      	ldr	r2, [pc, #12]	@ (8000930 <HAL_IncTick+0x10>)
 8000922:	4b04      	ldr	r3, [pc, #16]	@ (8000934 <HAL_IncTick+0x14>)
 8000924:	6811      	ldr	r1, [r2, #0]
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	440b      	add	r3, r1
 800092a:	6013      	str	r3, [r2, #0]
}
 800092c:	4770      	bx	lr
 800092e:	bf00      	nop
 8000930:	2000014c 	.word	0x2000014c
 8000934:	20000008 	.word	0x20000008

08000938 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000938:	4b01      	ldr	r3, [pc, #4]	@ (8000940 <HAL_GetTick+0x8>)
 800093a:	6818      	ldr	r0, [r3, #0]
}
 800093c:	4770      	bx	lr
 800093e:	bf00      	nop
 8000940:	2000014c 	.word	0x2000014c

08000944 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000944:	4907      	ldr	r1, [pc, #28]	@ (8000964 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000946:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000948:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800094a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800094e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8000952:	0412      	lsls	r2, r2, #16
 8000954:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000956:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000958:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800095c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8000960:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8000962:	4770      	bx	lr
 8000964:	e000ed00 	.word	0xe000ed00

08000968 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000968:	4b15      	ldr	r3, [pc, #84]	@ (80009c0 <HAL_NVIC_SetPriority+0x58>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800096a:	b530      	push	{r4, r5, lr}
 800096c:	68dc      	ldr	r4, [r3, #12]
 800096e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000972:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000976:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000978:	2b04      	cmp	r3, #4
 800097a:	bf28      	it	cs
 800097c:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800097e:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000980:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000984:	bf94      	ite	ls
 8000986:	2400      	movls	r4, #0
 8000988:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800098a:	fa05 f303 	lsl.w	r3, r5, r3
 800098e:	ea21 0303 	bic.w	r3, r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000992:	40a5      	lsls	r5, r4
 8000994:	ea22 0205 	bic.w	r2, r2, r5
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000998:	40a3      	lsls	r3, r4
  if ((int32_t)(IRQn) >= 0)
 800099a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800099c:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009a0:	bfac      	ite	ge
 80009a2:	f100 4060 	addge.w	r0, r0, #3758096384	@ 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009a6:	4a07      	ldrlt	r2, [pc, #28]	@ (80009c4 <HAL_NVIC_SetPriority+0x5c>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009a8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	bfab      	itete	ge
 80009b0:	f500 4061 	addge.w	r0, r0, #57600	@ 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009b4:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009b8:	f880 3300 	strbge.w	r3, [r0, #768]	@ 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009bc:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80009be:	bd30      	pop	{r4, r5, pc}
 80009c0:	e000ed00 	.word	0xe000ed00
 80009c4:	e000ed14 	.word	0xe000ed14

080009c8 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80009c8:	2800      	cmp	r0, #0
 80009ca:	db07      	blt.n	80009dc <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009cc:	2301      	movs	r3, #1
 80009ce:	0941      	lsrs	r1, r0, #5
 80009d0:	4a03      	ldr	r2, [pc, #12]	@ (80009e0 <HAL_NVIC_EnableIRQ+0x18>)
 80009d2:	f000 001f 	and.w	r0, r0, #31
 80009d6:	4083      	lsls	r3, r0
 80009d8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	e000e100 	.word	0xe000e100

080009e4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009e4:	3801      	subs	r0, #1
 80009e6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80009ea:	d20b      	bcs.n	8000a04 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009ec:	f04f 23e0 	mov.w	r3, #3758153728	@ 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009f0:	21f0      	movs	r1, #240	@ 0xf0
 80009f2:	4a05      	ldr	r2, [pc, #20]	@ (8000a08 <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009f4:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009f6:	f882 1023 	strb.w	r1, [r2, #35]	@ 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009fa:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009fc:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009fe:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a00:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a02:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000a04:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000a06:	4770      	bx	lr
 8000a08:	e000ed00 	.word	0xe000ed00

08000a0c <HAL_DMA_Abort>:
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a0c:	f890 2021 	ldrb.w	r2, [r0, #33]	@ 0x21
{
 8000a10:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000a12:	2a02      	cmp	r2, #2
 8000a14:	d006      	beq.n	8000a24 <HAL_DMA_Abort+0x18>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a16:	2204      	movs	r2, #4
 8000a18:	6382      	str	r2, [r0, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
    
    return HAL_ERROR;
 8000a1a:	2001      	movs	r0, #1
    __HAL_UNLOCK(hdma);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	f883 2020 	strb.w	r2, [r3, #32]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
  
  return status; 
}
 8000a22:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a24:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000a26:	6bc0      	ldr	r0, [r0, #60]	@ 0x3c
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a28:	6811      	ldr	r1, [r2, #0]
 8000a2a:	f021 010e 	bic.w	r1, r1, #14
 8000a2e:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8000a30:	6811      	ldr	r1, [r2, #0]
 8000a32:	f021 0101 	bic.w	r1, r1, #1
 8000a36:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000a38:	2101      	movs	r1, #1
 8000a3a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a3c:	fa01 f202 	lsl.w	r2, r1, r2
 8000a40:	6042      	str	r2, [r0, #4]
  return status; 
 8000a42:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 8000a44:	f883 1021 	strb.w	r1, [r3, #33]	@ 0x21
  return status; 
 8000a48:	e7e8      	b.n	8000a1c <HAL_DMA_Abort+0x10>
	...

08000a4c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000a4c:	b508      	push	{r3, lr}
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000a4e:	f890 3021 	ldrb.w	r3, [r0, #33]	@ 0x21
 8000a52:	2b02      	cmp	r3, #2
 8000a54:	d003      	beq.n	8000a5e <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000a56:	2304      	movs	r3, #4
 8000a58:	6383      	str	r3, [r0, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000a5a:	2001      	movs	r0, #1
    {
      hdma->XferAbortCallback(hdma);
    } 
  }
  return status;
}
 8000a5c:	bd08      	pop	{r3, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000a5e:	6803      	ldr	r3, [r0, #0]
 8000a60:	681a      	ldr	r2, [r3, #0]
 8000a62:	f022 020e 	bic.w	r2, r2, #14
 8000a66:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8000a68:	681a      	ldr	r2, [r3, #0]
 8000a6a:	f022 0201 	bic.w	r2, r2, #1
 8000a6e:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000a70:	4a17      	ldr	r2, [pc, #92]	@ (8000ad0 <HAL_DMA_Abort_IT+0x84>)
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d01f      	beq.n	8000ab6 <HAL_DMA_Abort_IT+0x6a>
 8000a76:	3214      	adds	r2, #20
 8000a78:	4293      	cmp	r3, r2
 8000a7a:	d01e      	beq.n	8000aba <HAL_DMA_Abort_IT+0x6e>
 8000a7c:	3214      	adds	r2, #20
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d01d      	beq.n	8000abe <HAL_DMA_Abort_IT+0x72>
 8000a82:	3214      	adds	r2, #20
 8000a84:	4293      	cmp	r3, r2
 8000a86:	d01d      	beq.n	8000ac4 <HAL_DMA_Abort_IT+0x78>
 8000a88:	3214      	adds	r2, #20
 8000a8a:	4293      	cmp	r3, r2
 8000a8c:	d01d      	beq.n	8000aca <HAL_DMA_Abort_IT+0x7e>
 8000a8e:	3214      	adds	r2, #20
 8000a90:	4293      	cmp	r3, r2
 8000a92:	bf14      	ite	ne
 8000a94:	f04f 7380 	movne.w	r3, #16777216	@ 0x1000000
 8000a98:	f44f 1380 	moveq.w	r3, #1048576	@ 0x100000
 8000a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000ad4 <HAL_DMA_Abort_IT+0x88>)
 8000a9e:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8000aa0:	2301      	movs	r3, #1
 8000aa2:	f880 3021 	strb.w	r3, [r0, #33]	@ 0x21
    __HAL_UNLOCK(hdma);
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 8000aac:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 8000aae:	b103      	cbz	r3, 8000ab2 <HAL_DMA_Abort_IT+0x66>
      hdma->XferAbortCallback(hdma);
 8000ab0:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8000ab2:	2000      	movs	r0, #0
 8000ab4:	e7d2      	b.n	8000a5c <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	e7f0      	b.n	8000a9c <HAL_DMA_Abort_IT+0x50>
 8000aba:	2310      	movs	r3, #16
 8000abc:	e7ee      	b.n	8000a9c <HAL_DMA_Abort_IT+0x50>
 8000abe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ac2:	e7eb      	b.n	8000a9c <HAL_DMA_Abort_IT+0x50>
 8000ac4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ac8:	e7e8      	b.n	8000a9c <HAL_DMA_Abort_IT+0x50>
 8000aca:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ace:	e7e5      	b.n	8000a9c <HAL_DMA_Abort_IT+0x50>
 8000ad0:	40020008 	.word	0x40020008
 8000ad4:	40020000 	.word	0x40020000

08000ad8 <FLASH_SetErrorCode>:
  uint32_t flags = 0U;
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8000ad8:	4a11      	ldr	r2, [pc, #68]	@ (8000b20 <FLASH_SetErrorCode+0x48>)
 8000ada:	68d3      	ldr	r3, [r2, #12]
 8000adc:	f013 0310 	ands.w	r3, r3, #16
 8000ae0:	d005      	beq.n	8000aee <FLASH_SetErrorCode+0x16>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8000ae2:	4910      	ldr	r1, [pc, #64]	@ (8000b24 <FLASH_SetErrorCode+0x4c>)
 8000ae4:	69cb      	ldr	r3, [r1, #28]
 8000ae6:	f043 0302 	orr.w	r3, r3, #2
 8000aea:	61cb      	str	r3, [r1, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8000aec:	2310      	movs	r3, #16
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000aee:	68d2      	ldr	r2, [r2, #12]
 8000af0:	0750      	lsls	r0, r2, #29
 8000af2:	d506      	bpl.n	8000b02 <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000af4:	490b      	ldr	r1, [pc, #44]	@ (8000b24 <FLASH_SetErrorCode+0x4c>)
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8000af6:	f043 0304 	orr.w	r3, r3, #4
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8000afa:	69ca      	ldr	r2, [r1, #28]
 8000afc:	f042 0201 	orr.w	r2, r2, #1
 8000b00:	61ca      	str	r2, [r1, #28]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8000b02:	4a07      	ldr	r2, [pc, #28]	@ (8000b20 <FLASH_SetErrorCode+0x48>)
 8000b04:	69d1      	ldr	r1, [r2, #28]
 8000b06:	07c9      	lsls	r1, r1, #31
 8000b08:	d508      	bpl.n	8000b1c <FLASH_SetErrorCode+0x44>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8000b0a:	4806      	ldr	r0, [pc, #24]	@ (8000b24 <FLASH_SetErrorCode+0x4c>)
 8000b0c:	69c1      	ldr	r1, [r0, #28]
 8000b0e:	f041 0104 	orr.w	r1, r1, #4
 8000b12:	61c1      	str	r1, [r0, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8000b14:	69d1      	ldr	r1, [r2, #28]
 8000b16:	f021 0101 	bic.w	r1, r1, #1
 8000b1a:	61d1      	str	r1, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8000b1c:	60d3      	str	r3, [r2, #12]
}  
 8000b1e:	4770      	bx	lr
 8000b20:	40022000 	.word	0x40022000
 8000b24:	20000150 	.word	0x20000150

08000b28 <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000b28:	4b06      	ldr	r3, [pc, #24]	@ (8000b44 <HAL_FLASH_Unlock+0x1c>)
 8000b2a:	6918      	ldr	r0, [r3, #16]
 8000b2c:	f010 0080 	ands.w	r0, r0, #128	@ 0x80
 8000b30:	d007      	beq.n	8000b42 <HAL_FLASH_Unlock+0x1a>
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8000b32:	4a05      	ldr	r2, [pc, #20]	@ (8000b48 <HAL_FLASH_Unlock+0x20>)
 8000b34:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8000b36:	f102 3288 	add.w	r2, r2, #2290649224	@ 0x88888888
 8000b3a:	605a      	str	r2, [r3, #4]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000b3c:	6918      	ldr	r0, [r3, #16]
 8000b3e:	f3c0 10c0 	ubfx	r0, r0, #7, #1
}
 8000b42:	4770      	bx	lr
 8000b44:	40022000 	.word	0x40022000
 8000b48:	45670123 	.word	0x45670123

08000b4c <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000b4c:	4a03      	ldr	r2, [pc, #12]	@ (8000b5c <HAL_FLASH_Lock+0x10>)
}
 8000b4e:	2000      	movs	r0, #0
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8000b50:	6913      	ldr	r3, [r2, #16]
 8000b52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b56:	6113      	str	r3, [r2, #16]
}
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop
 8000b5c:	40022000 	.word	0x40022000

08000b60 <HAL_FLASH_GetError>:
   return pFlash.ErrorCode;
 8000b60:	4b01      	ldr	r3, [pc, #4]	@ (8000b68 <HAL_FLASH_GetError+0x8>)
 8000b62:	69d8      	ldr	r0, [r3, #28]
}
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	20000150 	.word	0x20000150

08000b6c <FLASH_WaitForLastOperation>:
{
 8000b6c:	b570      	push	{r4, r5, r6, lr}
 8000b6e:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 8000b70:	f7ff fee2 	bl	8000938 <HAL_GetTick>
 8000b74:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8000b76:	4c11      	ldr	r4, [pc, #68]	@ (8000bbc <FLASH_WaitForLastOperation+0x50>)
 8000b78:	68e3      	ldr	r3, [r4, #12]
 8000b7a:	07d8      	lsls	r0, r3, #31
 8000b7c:	d412      	bmi.n	8000ba4 <FLASH_WaitForLastOperation+0x38>
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8000b7e:	68e3      	ldr	r3, [r4, #12]
 8000b80:	0699      	lsls	r1, r3, #26
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8000b82:	bf44      	itt	mi
 8000b84:	2320      	movmi	r3, #32
 8000b86:	60e3      	strmi	r3, [r4, #12]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000b88:	68e3      	ldr	r3, [r4, #12]
 8000b8a:	06da      	lsls	r2, r3, #27
 8000b8c:	d406      	bmi.n	8000b9c <FLASH_WaitForLastOperation+0x30>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000b8e:	69e3      	ldr	r3, [r4, #28]
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8000b90:	07db      	lsls	r3, r3, #31
 8000b92:	d403      	bmi.n	8000b9c <FLASH_WaitForLastOperation+0x30>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8000b94:	68e0      	ldr	r0, [r4, #12]
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8000b96:	f010 0004 	ands.w	r0, r0, #4
 8000b9a:	d007      	beq.n	8000bac <FLASH_WaitForLastOperation+0x40>
    FLASH_SetErrorCode();
 8000b9c:	f7ff ff9c 	bl	8000ad8 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8000ba0:	2001      	movs	r0, #1
 8000ba2:	e003      	b.n	8000bac <FLASH_WaitForLastOperation+0x40>
    if (Timeout != HAL_MAX_DELAY)
 8000ba4:	1c6b      	adds	r3, r5, #1
 8000ba6:	d0e7      	beq.n	8000b78 <FLASH_WaitForLastOperation+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000ba8:	b90d      	cbnz	r5, 8000bae <FLASH_WaitForLastOperation+0x42>
        return HAL_TIMEOUT;
 8000baa:	2003      	movs	r0, #3
}
 8000bac:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8000bae:	f7ff fec3 	bl	8000938 <HAL_GetTick>
 8000bb2:	1b80      	subs	r0, r0, r6
 8000bb4:	42a8      	cmp	r0, r5
 8000bb6:	d9df      	bls.n	8000b78 <FLASH_WaitForLastOperation+0xc>
 8000bb8:	e7f7      	b.n	8000baa <FLASH_WaitForLastOperation+0x3e>
 8000bba:	bf00      	nop
 8000bbc:	40022000 	.word	0x40022000

08000bc0 <HAL_FLASH_Program>:
{
 8000bc0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  __HAL_LOCK(&pFlash);
 8000bc4:	f8df a094 	ldr.w	sl, [pc, #148]	@ 8000c5c <HAL_FLASH_Program+0x9c>
{
 8000bc8:	461f      	mov	r7, r3
  __HAL_LOCK(&pFlash);
 8000bca:	f89a 3018 	ldrb.w	r3, [sl, #24]
{
 8000bce:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 8000bd0:	2b01      	cmp	r3, #1
{
 8000bd2:	4688      	mov	r8, r1
 8000bd4:	4691      	mov	r9, r2
  __HAL_LOCK(&pFlash);
 8000bd6:	d03f      	beq.n	8000c58 <HAL_FLASH_Program+0x98>
 8000bd8:	2301      	movs	r3, #1
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000bda:	f24c 3050 	movw	r0, #50000	@ 0xc350
  __HAL_LOCK(&pFlash);
 8000bde:	f88a 3018 	strb.w	r3, [sl, #24]
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000be2:	f7ff ffc3 	bl	8000b6c <FLASH_WaitForLastOperation>
  if(status == HAL_OK)
 8000be6:	bb90      	cbnz	r0, 8000c4e <HAL_FLASH_Program+0x8e>
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000be8:	2d01      	cmp	r5, #1
 8000bea:	d003      	beq.n	8000bf4 <HAL_FLASH_Program+0x34>
      nbiterations = 2U;
 8000bec:	2d02      	cmp	r5, #2
 8000bee:	bf14      	ite	ne
 8000bf0:	2504      	movne	r5, #4
 8000bf2:	2502      	moveq	r5, #2
      nbiterations = 4U;
 8000bf4:	2600      	movs	r6, #0
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000bf6:	4633      	mov	r3, r6
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000bf8:	f8df b064 	ldr.w	fp, [pc, #100]	@ 8000c60 <HAL_FLASH_Program+0xa0>
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000bfc:	0134      	lsls	r4, r6, #4
 8000bfe:	f1c4 0120 	rsb	r1, r4, #32
 8000c02:	f1a4 0220 	sub.w	r2, r4, #32
 8000c06:	fa07 f101 	lsl.w	r1, r7, r1
 8000c0a:	fa29 f404 	lsr.w	r4, r9, r4
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000c0e:	f8ca 301c 	str.w	r3, [sl, #28]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000c12:	430c      	orrs	r4, r1
 8000c14:	fa27 f202 	lsr.w	r2, r7, r2
 8000c18:	4314      	orrs	r4, r2
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000c1a:	f8db 2010 	ldr.w	r2, [fp, #16]
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000c1e:	b2a4      	uxth	r4, r4
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000c20:	f042 0201 	orr.w	r2, r2, #1
 8000c24:	f8cb 2010 	str.w	r2, [fp, #16]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000c28:	f24c 3050 	movw	r0, #50000	@ 0xc350
  *(__IO uint16_t*)Address = Data;
 8000c2c:	f828 4016 	strh.w	r4, [r8, r6, lsl #1]
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000c30:	f7ff ff9c 	bl	8000b6c <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8000c34:	f8db 2010 	ldr.w	r2, [fp, #16]
 8000c38:	f022 0201 	bic.w	r2, r2, #1
 8000c3c:	f8cb 2010 	str.w	r2, [fp, #16]
      if (status != HAL_OK)
 8000c40:	b928      	cbnz	r0, 8000c4e <HAL_FLASH_Program+0x8e>
    for (index = 0U; index < nbiterations; index++)
 8000c42:	3601      	adds	r6, #1
 8000c44:	b2f2      	uxtb	r2, r6
 8000c46:	4295      	cmp	r5, r2
 8000c48:	f04f 0300 	mov.w	r3, #0
 8000c4c:	d8d6      	bhi.n	8000bfc <HAL_FLASH_Program+0x3c>
  __HAL_UNLOCK(&pFlash);
 8000c4e:	2300      	movs	r3, #0
 8000c50:	f88a 3018 	strb.w	r3, [sl, #24]
}
 8000c54:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  __HAL_LOCK(&pFlash);
 8000c58:	2002      	movs	r0, #2
 8000c5a:	e7fb      	b.n	8000c54 <HAL_FLASH_Program+0x94>
 8000c5c:	20000150 	.word	0x20000150
 8000c60:	40022000 	.word	0x40022000

08000c64 <FLASH_PageErase>:
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000c64:	2200      	movs	r2, #0
 8000c66:	4b06      	ldr	r3, [pc, #24]	@ (8000c80 <FLASH_PageErase+0x1c>)
 8000c68:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8000c6a:	4b06      	ldr	r3, [pc, #24]	@ (8000c84 <FLASH_PageErase+0x20>)
 8000c6c:	691a      	ldr	r2, [r3, #16]
 8000c6e:	f042 0202 	orr.w	r2, r2, #2
 8000c72:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8000c74:	6158      	str	r0, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000c76:	691a      	ldr	r2, [r3, #16]
 8000c78:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000c7c:	611a      	str	r2, [r3, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8000c7e:	4770      	bx	lr
 8000c80:	20000150 	.word	0x20000150
 8000c84:	40022000 	.word	0x40022000

08000c88 <HAL_FLASHEx_Erase>:
{
 8000c88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  __HAL_LOCK(&pFlash);
 8000c8c:	4f26      	ldr	r7, [pc, #152]	@ (8000d28 <HAL_FLASHEx_Erase+0xa0>)
{
 8000c8e:	4605      	mov	r5, r0
  __HAL_LOCK(&pFlash);
 8000c90:	7e3b      	ldrb	r3, [r7, #24]
{
 8000c92:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 8000c94:	2b01      	cmp	r3, #1
 8000c96:	d044      	beq.n	8000d22 <HAL_FLASHEx_Erase+0x9a>
 8000c98:	2401      	movs	r4, #1
 8000c9a:	763c      	strb	r4, [r7, #24]
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000c9c:	6803      	ldr	r3, [r0, #0]
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000c9e:	f24c 3050 	movw	r0, #50000	@ 0xc350
  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8000ca2:	2b02      	cmp	r3, #2
 8000ca4:	d11a      	bne.n	8000cdc <HAL_FLASHEx_Erase+0x54>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000ca6:	f7ff ff61 	bl	8000b6c <FLASH_WaitForLastOperation>
 8000caa:	b120      	cbz	r0, 8000cb6 <HAL_FLASHEx_Erase+0x2e>
  HAL_StatusTypeDef status = HAL_ERROR;
 8000cac:	2001      	movs	r0, #1
  __HAL_UNLOCK(&pFlash);
 8000cae:	2300      	movs	r3, #0
 8000cb0:	763b      	strb	r3, [r7, #24]
}
 8000cb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8000cb6:	4c1d      	ldr	r4, [pc, #116]	@ (8000d2c <HAL_FLASHEx_Erase+0xa4>)
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8000cb8:	61f8      	str	r0, [r7, #28]
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8000cba:	6923      	ldr	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000cbc:	f24c 3050 	movw	r0, #50000	@ 0xc350
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8000cc0:	f043 0304 	orr.w	r3, r3, #4
 8000cc4:	6123      	str	r3, [r4, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8000cc6:	6923      	ldr	r3, [r4, #16]
 8000cc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000ccc:	6123      	str	r3, [r4, #16]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000cce:	f7ff ff4d 	bl	8000b6c <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8000cd2:	6923      	ldr	r3, [r4, #16]
 8000cd4:	f023 0304 	bic.w	r3, r3, #4
 8000cd8:	6123      	str	r3, [r4, #16]
 8000cda:	e7e8      	b.n	8000cae <HAL_FLASHEx_Erase+0x26>
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8000cdc:	f7ff ff46 	bl	8000b6c <FLASH_WaitForLastOperation>
 8000ce0:	2800      	cmp	r0, #0
 8000ce2:	d1e3      	bne.n	8000cac <HAL_FLASHEx_Erase+0x24>
        *PageError = 0xFFFFFFFFU;
 8000ce4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ce8:	f8c8 3000 	str.w	r3, [r8]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000cec:	4620      	mov	r0, r4
        for(address = pEraseInit->PageAddress;
 8000cee:	68ae      	ldr	r6, [r5, #8]
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8000cf0:	4c0e      	ldr	r4, [pc, #56]	@ (8000d2c <HAL_FLASHEx_Erase+0xa4>)
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8000cf2:	e9d5 3202 	ldrd	r3, r2, [r5, #8]
 8000cf6:	eb03 2382 	add.w	r3, r3, r2, lsl #10
 8000cfa:	42b3      	cmp	r3, r6
 8000cfc:	d9d7      	bls.n	8000cae <HAL_FLASHEx_Erase+0x26>
          FLASH_PageErase(address);
 8000cfe:	4630      	mov	r0, r6
 8000d00:	f7ff ffb0 	bl	8000c64 <FLASH_PageErase>
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8000d04:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000d08:	f7ff ff30 	bl	8000b6c <FLASH_WaitForLastOperation>
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8000d0c:	6923      	ldr	r3, [r4, #16]
 8000d0e:	f023 0302 	bic.w	r3, r3, #2
 8000d12:	6123      	str	r3, [r4, #16]
          if (status != HAL_OK)
 8000d14:	b110      	cbz	r0, 8000d1c <HAL_FLASHEx_Erase+0x94>
            *PageError = address;
 8000d16:	f8c8 6000 	str.w	r6, [r8]
            break;
 8000d1a:	e7c8      	b.n	8000cae <HAL_FLASHEx_Erase+0x26>
            address += FLASH_PAGE_SIZE)
 8000d1c:	f506 6680 	add.w	r6, r6, #1024	@ 0x400
 8000d20:	e7e7      	b.n	8000cf2 <HAL_FLASHEx_Erase+0x6a>
  __HAL_LOCK(&pFlash);
 8000d22:	2002      	movs	r0, #2
 8000d24:	e7c5      	b.n	8000cb2 <HAL_FLASHEx_Erase+0x2a>
 8000d26:	bf00      	nop
 8000d28:	20000150 	.word	0x20000150
 8000d2c:	40022000 	.word	0x40022000

08000d30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d34:	2400      	movs	r4, #0
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d36:	f04f 0e0f 	mov.w	lr, #15
  uint32_t position = 0x00u;
 8000d3a:	4626      	mov	r6, r4
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d3c:	f8df c184 	ldr.w	ip, [pc, #388]	@ 8000ec4 <HAL_GPIO_Init+0x194>
 8000d40:	4b61      	ldr	r3, [pc, #388]	@ (8000ec8 <HAL_GPIO_Init+0x198>)
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d42:	f100 0804 	add.w	r8, r0, #4
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d46:	680a      	ldr	r2, [r1, #0]
 8000d48:	fa32 f506 	lsrs.w	r5, r2, r6
 8000d4c:	d102      	bne.n	8000d54 <HAL_GPIO_Init+0x24>
      }
    }

	position++;
  }
}
 8000d4e:	b003      	add	sp, #12
 8000d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 8000d54:	2501      	movs	r5, #1
 8000d56:	fa05 f706 	lsl.w	r7, r5, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d5a:	ea02 0507 	and.w	r5, r2, r7
    if (iocurrent == ioposition)
 8000d5e:	ea37 0202 	bics.w	r2, r7, r2
 8000d62:	d176      	bne.n	8000e52 <HAL_GPIO_Init+0x122>
      switch (GPIO_Init->Mode)
 8000d64:	684a      	ldr	r2, [r1, #4]
 8000d66:	2a03      	cmp	r2, #3
 8000d68:	d807      	bhi.n	8000d7a <HAL_GPIO_Init+0x4a>
 8000d6a:	3a01      	subs	r2, #1
 8000d6c:	2a02      	cmp	r2, #2
 8000d6e:	f200 8083 	bhi.w	8000e78 <HAL_GPIO_Init+0x148>
 8000d72:	e8df f002 	tbb	[pc, r2]
 8000d76:	9691      	.short	0x9691
 8000d78:	9c          	.byte	0x9c
 8000d79:	00          	.byte	0x00
 8000d7a:	2a12      	cmp	r2, #18
 8000d7c:	f000 8094 	beq.w	8000ea8 <HAL_GPIO_Init+0x178>
 8000d80:	d869      	bhi.n	8000e56 <HAL_GPIO_Init+0x126>
 8000d82:	2a11      	cmp	r2, #17
 8000d84:	f000 808a 	beq.w	8000e9c <HAL_GPIO_Init+0x16c>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000d88:	2dff      	cmp	r5, #255	@ 0xff
 8000d8a:	bf94      	ite	ls
 8000d8c:	4681      	movls	r9, r0
 8000d8e:	46c1      	movhi	r9, r8
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d90:	ea4f 0286 	mov.w	r2, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d94:	f8d9 7000 	ldr.w	r7, [r9]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000d98:	bf88      	it	hi
 8000d9a:	3a20      	subhi	r2, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000d9c:	fa0e fa02 	lsl.w	sl, lr, r2
 8000da0:	ea27 070a 	bic.w	r7, r7, sl
 8000da4:	fa04 f202 	lsl.w	r2, r4, r2
 8000da8:	4317      	orrs	r7, r2
 8000daa:	f8c9 7000 	str.w	r7, [r9]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000dae:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8000db2:	f019 5f80 	tst.w	r9, #268435456	@ 0x10000000
 8000db6:	d04c      	beq.n	8000e52 <HAL_GPIO_Init+0x122>
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000db8:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8000dbc:	f026 0703 	bic.w	r7, r6, #3
 8000dc0:	f042 0201 	orr.w	r2, r2, #1
 8000dc4:	f8cc 2018 	str.w	r2, [ip, #24]
 8000dc8:	f8dc 2018 	ldr.w	r2, [ip, #24]
 8000dcc:	f107 4780 	add.w	r7, r7, #1073741824	@ 0x40000000
 8000dd0:	f002 0201 	and.w	r2, r2, #1
 8000dd4:	9201      	str	r2, [sp, #4]
 8000dd6:	f507 3780 	add.w	r7, r7, #65536	@ 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000dda:	f006 0a03 	and.w	sl, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000dde:	9a01      	ldr	r2, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000de0:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 8000de4:	68ba      	ldr	r2, [r7, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000de6:	fa0e fb0a 	lsl.w	fp, lr, sl
 8000dea:	ea22 0b0b 	bic.w	fp, r2, fp
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000dee:	4a37      	ldr	r2, [pc, #220]	@ (8000ecc <HAL_GPIO_Init+0x19c>)
 8000df0:	4290      	cmp	r0, r2
 8000df2:	d060      	beq.n	8000eb6 <HAL_GPIO_Init+0x186>
 8000df4:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000df8:	4290      	cmp	r0, r2
 8000dfa:	d05e      	beq.n	8000eba <HAL_GPIO_Init+0x18a>
 8000dfc:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000e00:	4290      	cmp	r0, r2
 8000e02:	d05c      	beq.n	8000ebe <HAL_GPIO_Init+0x18e>
 8000e04:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8000e08:	4290      	cmp	r0, r2
 8000e0a:	bf14      	ite	ne
 8000e0c:	2204      	movne	r2, #4
 8000e0e:	2203      	moveq	r2, #3
 8000e10:	fa02 f20a 	lsl.w	r2, r2, sl
 8000e14:	ea42 020b 	orr.w	r2, r2, fp
        AFIO->EXTICR[position >> 2u] = temp;
 8000e18:	60ba      	str	r2, [r7, #8]
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e1a:	689a      	ldr	r2, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000e1c:	f419 1f80 	tst.w	r9, #1048576	@ 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e20:	bf14      	ite	ne
 8000e22:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e24:	43aa      	biceq	r2, r5
 8000e26:	609a      	str	r2, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e28:	68da      	ldr	r2, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e2a:	f419 1f00 	tst.w	r9, #2097152	@ 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e2e:	bf14      	ite	ne
 8000e30:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e32:	43aa      	biceq	r2, r5
 8000e34:	60da      	str	r2, [r3, #12]
          SET_BIT(EXTI->EMR, iocurrent);
 8000e36:	685a      	ldr	r2, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000e38:	f419 3f00 	tst.w	r9, #131072	@ 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8000e3c:	bf14      	ite	ne
 8000e3e:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000e40:	43aa      	biceq	r2, r5
 8000e42:	605a      	str	r2, [r3, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 8000e44:	681a      	ldr	r2, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000e46:	f419 3f80 	tst.w	r9, #65536	@ 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8000e4a:	bf14      	ite	ne
 8000e4c:	432a      	orrne	r2, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000e4e:	43aa      	biceq	r2, r5
 8000e50:	601a      	str	r2, [r3, #0]
	position++;
 8000e52:	3601      	adds	r6, #1
 8000e54:	e777      	b.n	8000d46 <HAL_GPIO_Init+0x16>
      switch (GPIO_Init->Mode)
 8000e56:	f8df 9078 	ldr.w	r9, [pc, #120]	@ 8000ed0 <HAL_GPIO_Init+0x1a0>
 8000e5a:	454a      	cmp	r2, r9
 8000e5c:	d00c      	beq.n	8000e78 <HAL_GPIO_Init+0x148>
 8000e5e:	d814      	bhi.n	8000e8a <HAL_GPIO_Init+0x15a>
 8000e60:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 8000e64:	454a      	cmp	r2, r9
 8000e66:	d007      	beq.n	8000e78 <HAL_GPIO_Init+0x148>
 8000e68:	f509 2970 	add.w	r9, r9, #983040	@ 0xf0000
 8000e6c:	454a      	cmp	r2, r9
 8000e6e:	d003      	beq.n	8000e78 <HAL_GPIO_Init+0x148>
 8000e70:	f5a9 1980 	sub.w	r9, r9, #1048576	@ 0x100000
 8000e74:	454a      	cmp	r2, r9
 8000e76:	d187      	bne.n	8000d88 <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e78:	688a      	ldr	r2, [r1, #8]
 8000e7a:	b1d2      	cbz	r2, 8000eb2 <HAL_GPIO_Init+0x182>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e7c:	2a01      	cmp	r2, #1
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e7e:	f04f 0408 	mov.w	r4, #8
            GPIOx->BSRR = ioposition;
 8000e82:	bf0c      	ite	eq
 8000e84:	6107      	streq	r7, [r0, #16]
            GPIOx->BRR = ioposition;
 8000e86:	6147      	strne	r7, [r0, #20]
 8000e88:	e77e      	b.n	8000d88 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8000e8a:	f8df 9048 	ldr.w	r9, [pc, #72]	@ 8000ed4 <HAL_GPIO_Init+0x1a4>
 8000e8e:	454a      	cmp	r2, r9
 8000e90:	d0f2      	beq.n	8000e78 <HAL_GPIO_Init+0x148>
 8000e92:	f509 3980 	add.w	r9, r9, #65536	@ 0x10000
 8000e96:	e7ed      	b.n	8000e74 <HAL_GPIO_Init+0x144>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e98:	68cc      	ldr	r4, [r1, #12]
          break;
 8000e9a:	e775      	b.n	8000d88 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e9c:	68cc      	ldr	r4, [r1, #12]
 8000e9e:	3404      	adds	r4, #4
          break;
 8000ea0:	e772      	b.n	8000d88 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000ea2:	68cc      	ldr	r4, [r1, #12]
 8000ea4:	3408      	adds	r4, #8
          break;
 8000ea6:	e76f      	b.n	8000d88 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ea8:	68cc      	ldr	r4, [r1, #12]
 8000eaa:	340c      	adds	r4, #12
          break;
 8000eac:	e76c      	b.n	8000d88 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8000eae:	2400      	movs	r4, #0
 8000eb0:	e76a      	b.n	8000d88 <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000eb2:	2404      	movs	r4, #4
 8000eb4:	e768      	b.n	8000d88 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	e7aa      	b.n	8000e10 <HAL_GPIO_Init+0xe0>
 8000eba:	2201      	movs	r2, #1
 8000ebc:	e7a8      	b.n	8000e10 <HAL_GPIO_Init+0xe0>
 8000ebe:	2202      	movs	r2, #2
 8000ec0:	e7a6      	b.n	8000e10 <HAL_GPIO_Init+0xe0>
 8000ec2:	bf00      	nop
 8000ec4:	40021000 	.word	0x40021000
 8000ec8:	40010400 	.word	0x40010400
 8000ecc:	40010800 	.word	0x40010800
 8000ed0:	10220000 	.word	0x10220000
 8000ed4:	10310000 	.word	0x10310000

08000ed8 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8000ed8:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8000eda:	4604      	mov	r4, r0
 8000edc:	b318      	cbz	r0, 8000f26 <HAL_IWDG_Init+0x4e>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8000ede:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8000ee2:	6803      	ldr	r3, [r0, #0]
  tickstart = HAL_GetTick();

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8000ee4:	f241 363c 	movw	r6, #4924	@ 0x133c
  __HAL_IWDG_START(hiwdg);
 8000ee8:	601a      	str	r2, [r3, #0]
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8000eea:	f245 5255 	movw	r2, #21845	@ 0x5555
 8000eee:	601a      	str	r2, [r3, #0]
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8000ef0:	6842      	ldr	r2, [r0, #4]
 8000ef2:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8000ef4:	6882      	ldr	r2, [r0, #8]
 8000ef6:	609a      	str	r2, [r3, #8]
  tickstart = HAL_GetTick();
 8000ef8:	f7ff fd1e 	bl	8000938 <HAL_GetTick>
 8000efc:	4605      	mov	r5, r0
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8000efe:	6822      	ldr	r2, [r4, #0]
 8000f00:	68d0      	ldr	r0, [r2, #12]
 8000f02:	f010 0003 	ands.w	r0, r0, #3
 8000f06:	d103      	bne.n	8000f10 <HAL_IWDG_Init+0x38>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000f08:	f64a 23aa 	movw	r3, #43690	@ 0xaaaa
 8000f0c:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
}
 8000f0e:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8000f10:	f7ff fd12 	bl	8000938 <HAL_GetTick>
 8000f14:	1b40      	subs	r0, r0, r5
 8000f16:	42b0      	cmp	r0, r6
 8000f18:	d9f1      	bls.n	8000efe <HAL_IWDG_Init+0x26>
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8000f1a:	6823      	ldr	r3, [r4, #0]
 8000f1c:	68db      	ldr	r3, [r3, #12]
 8000f1e:	079b      	lsls	r3, r3, #30
 8000f20:	d0ed      	beq.n	8000efe <HAL_IWDG_Init+0x26>
        return HAL_TIMEOUT;
 8000f22:	2003      	movs	r0, #3
 8000f24:	e7f3      	b.n	8000f0e <HAL_IWDG_Init+0x36>
    return HAL_ERROR;
 8000f26:	2001      	movs	r0, #1
 8000f28:	e7f1      	b.n	8000f0e <HAL_IWDG_Init+0x36>

08000f2a <HAL_IWDG_Refresh>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000f2a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8000f2e:	6803      	ldr	r3, [r0, #0]

  /* Return function status */
  return HAL_OK;
}
 8000f30:	2000      	movs	r0, #0
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000f32:	601a      	str	r2, [r3, #0]
}
 8000f34:	4770      	bx	lr
	...

08000f38 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8000f38:	b570      	push	{r4, r5, r6, lr}
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8000f3a:	f7ff fcfd 	bl	8000938 <HAL_GetTick>
 8000f3e:	4605      	mov	r5, r0

  /* Set HSION bit */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000f40:	4c2f      	ldr	r4, [pc, #188]	@ (8001000 <HAL_RCC_DeInit+0xc8>)
 8000f42:	6823      	ldr	r3, [r4, #0]
 8000f44:	f043 0301 	orr.w	r3, r3, #1
 8000f48:	6023      	str	r3, [r4, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8000f4a:	6823      	ldr	r3, [r4, #0]
 8000f4c:	079b      	lsls	r3, r3, #30
 8000f4e:	d53b      	bpl.n	8000fc8 <HAL_RCC_DeInit+0x90>
      return HAL_TIMEOUT;
    }
  }

  /* Set HSITRIM bits to the reset value */
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 8000f50:	6823      	ldr	r3, [r4, #0]
  CLEAR_REG(RCC->CFGR);

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000f52:	f241 3688 	movw	r6, #5000	@ 0x1388
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (0x10U << RCC_CR_HSITRIM_Pos));
 8000f56:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8000f5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f5e:	6023      	str	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8000f60:	f7ff fcea 	bl	8000938 <HAL_GetTick>
  CLEAR_REG(RCC->CFGR);
 8000f64:	2300      	movs	r3, #0
  tickstart = HAL_GetTick();
 8000f66:	4605      	mov	r5, r0
  CLEAR_REG(RCC->CFGR);
 8000f68:	6063      	str	r3, [r4, #4]
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8000f6a:	6863      	ldr	r3, [r4, #4]
 8000f6c:	f013 0f0c 	tst.w	r3, #12
 8000f70:	d132      	bne.n	8000fd8 <HAL_RCC_DeInit+0xa0>
      return HAL_TIMEOUT;
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8000f72:	4b24      	ldr	r3, [pc, #144]	@ (8001004 <HAL_RCC_DeInit+0xcc>)
 8000f74:	4a24      	ldr	r2, [pc, #144]	@ (8001008 <HAL_RCC_DeInit+0xd0>)
 8000f76:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8000f78:	4b24      	ldr	r3, [pc, #144]	@ (800100c <HAL_RCC_DeInit+0xd4>)
 8000f7a:	6818      	ldr	r0, [r3, #0]
 8000f7c:	f7ff fc9a 	bl	80008b4 <HAL_InitTick>
 8000f80:	4605      	mov	r5, r0
 8000f82:	2800      	cmp	r0, #0
 8000f84:	d13a      	bne.n	8000ffc <HAL_RCC_DeInit+0xc4>
  {
    return HAL_ERROR;
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8000f86:	f7ff fcd7 	bl	8000938 <HAL_GetTick>
 8000f8a:	4606      	mov	r6, r0

  /* Second step is to clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8000f8c:	6823      	ldr	r3, [r4, #0]
 8000f8e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000f92:	6023      	str	r3, [r4, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 8000f94:	6823      	ldr	r3, [r4, #0]
 8000f96:	f013 7300 	ands.w	r3, r3, #33554432	@ 0x2000000
 8000f9a:	d123      	bne.n	8000fe4 <HAL_RCC_DeInit+0xac>
      return HAL_TIMEOUT;
    }
  }

  /* Ensure to reset PLLSRC and PLLMUL bits */
  CLEAR_REG(RCC->CFGR);
 8000f9c:	6063      	str	r3, [r4, #4]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8000f9e:	f7ff fccb 	bl	8000938 <HAL_GetTick>
 8000fa2:	4606      	mov	r6, r0

  /* Reset HSEON & CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_CSSON);
 8000fa4:	6823      	ldr	r3, [r4, #0]
 8000fa6:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 8000faa:	6023      	str	r3, [r4, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 8000fac:	6823      	ldr	r3, [r4, #0]
 8000fae:	f413 3300 	ands.w	r3, r3, #131072	@ 0x20000
 8000fb2:	d11d      	bne.n	8000ff0 <HAL_RCC_DeInit+0xb8>
      return HAL_TIMEOUT;
    }
  }

  /* Reset HSEBYP bit */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 8000fb4:	6822      	ldr	r2, [r4, #0]
 8000fb6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8000fba:	6022      	str	r2, [r4, #0]
  /* Reset CFGR2 register */
  CLEAR_REG(RCC->CFGR2);
#endif /* RCC_CFGR2_PREDIV1 */

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8000fbc:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8000fbe:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8000fc2:	6262      	str	r2, [r4, #36]	@ 0x24

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIR);
 8000fc4:	60a3      	str	r3, [r4, #8]

  return HAL_OK;
 8000fc6:	e005      	b.n	8000fd4 <HAL_RCC_DeInit+0x9c>
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fc8:	f7ff fcb6 	bl	8000938 <HAL_GetTick>
 8000fcc:	1b40      	subs	r0, r0, r5
 8000fce:	2802      	cmp	r0, #2
 8000fd0:	d9bb      	bls.n	8000f4a <HAL_RCC_DeInit+0x12>
      return HAL_TIMEOUT;
 8000fd2:	2503      	movs	r5, #3
}
 8000fd4:	4628      	mov	r0, r5
 8000fd6:	bd70      	pop	{r4, r5, r6, pc}
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000fd8:	f7ff fcae 	bl	8000938 <HAL_GetTick>
 8000fdc:	1b40      	subs	r0, r0, r5
 8000fde:	42b0      	cmp	r0, r6
 8000fe0:	d9c3      	bls.n	8000f6a <HAL_RCC_DeInit+0x32>
 8000fe2:	e7f6      	b.n	8000fd2 <HAL_RCC_DeInit+0x9a>
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fe4:	f7ff fca8 	bl	8000938 <HAL_GetTick>
 8000fe8:	1b80      	subs	r0, r0, r6
 8000fea:	2802      	cmp	r0, #2
 8000fec:	d9d2      	bls.n	8000f94 <HAL_RCC_DeInit+0x5c>
 8000fee:	e7f0      	b.n	8000fd2 <HAL_RCC_DeInit+0x9a>
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ff0:	f7ff fca2 	bl	8000938 <HAL_GetTick>
 8000ff4:	1b80      	subs	r0, r0, r6
 8000ff6:	2864      	cmp	r0, #100	@ 0x64
 8000ff8:	d9d8      	bls.n	8000fac <HAL_RCC_DeInit+0x74>
 8000ffa:	e7ea      	b.n	8000fd2 <HAL_RCC_DeInit+0x9a>
    return HAL_ERROR;
 8000ffc:	2501      	movs	r5, #1
 8000ffe:	e7e9      	b.n	8000fd4 <HAL_RCC_DeInit+0x9c>
 8001000:	40021000 	.word	0x40021000
 8001004:	20000004 	.word	0x20000004
 8001008:	007a1200 	.word	0x007a1200
 800100c:	2000000c 	.word	0x2000000c

08001010 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001010:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001014:	4605      	mov	r5, r0
 8001016:	b338      	cbz	r0, 8001068 <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001018:	6803      	ldr	r3, [r0, #0]
 800101a:	07db      	lsls	r3, r3, #31
 800101c:	d410      	bmi.n	8001040 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800101e:	682b      	ldr	r3, [r5, #0]
 8001020:	079f      	lsls	r7, r3, #30
 8001022:	d45e      	bmi.n	80010e2 <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001024:	682b      	ldr	r3, [r5, #0]
 8001026:	0719      	lsls	r1, r3, #28
 8001028:	f100 8095 	bmi.w	8001156 <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800102c:	682b      	ldr	r3, [r5, #0]
 800102e:	075a      	lsls	r2, r3, #29
 8001030:	f100 80c1 	bmi.w	80011b6 <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001034:	69eb      	ldr	r3, [r5, #28]
 8001036:	2b00      	cmp	r3, #0
 8001038:	f040 812c 	bne.w	8001294 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 800103c:	2000      	movs	r0, #0
 800103e:	e029      	b.n	8001094 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001040:	4c90      	ldr	r4, [pc, #576]	@ (8001284 <HAL_RCC_OscConfig+0x274>)
 8001042:	6863      	ldr	r3, [r4, #4]
 8001044:	f003 030c 	and.w	r3, r3, #12
 8001048:	2b04      	cmp	r3, #4
 800104a:	d007      	beq.n	800105c <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800104c:	6863      	ldr	r3, [r4, #4]
 800104e:	f003 030c 	and.w	r3, r3, #12
 8001052:	2b08      	cmp	r3, #8
 8001054:	d10a      	bne.n	800106c <HAL_RCC_OscConfig+0x5c>
 8001056:	6863      	ldr	r3, [r4, #4]
 8001058:	03de      	lsls	r6, r3, #15
 800105a:	d507      	bpl.n	800106c <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800105c:	6823      	ldr	r3, [r4, #0]
 800105e:	039c      	lsls	r4, r3, #14
 8001060:	d5dd      	bpl.n	800101e <HAL_RCC_OscConfig+0xe>
 8001062:	686b      	ldr	r3, [r5, #4]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d1da      	bne.n	800101e <HAL_RCC_OscConfig+0xe>
    return HAL_ERROR;
 8001068:	2001      	movs	r0, #1
 800106a:	e013      	b.n	8001094 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800106c:	686b      	ldr	r3, [r5, #4]
 800106e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001072:	d112      	bne.n	800109a <HAL_RCC_OscConfig+0x8a>
 8001074:	6823      	ldr	r3, [r4, #0]
 8001076:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800107a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800107c:	f7ff fc5c 	bl	8000938 <HAL_GetTick>
 8001080:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001082:	6823      	ldr	r3, [r4, #0]
 8001084:	0398      	lsls	r0, r3, #14
 8001086:	d4ca      	bmi.n	800101e <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001088:	f7ff fc56 	bl	8000938 <HAL_GetTick>
 800108c:	1b80      	subs	r0, r0, r6
 800108e:	2864      	cmp	r0, #100	@ 0x64
 8001090:	d9f7      	bls.n	8001082 <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 8001092:	2003      	movs	r0, #3
}
 8001094:	b002      	add	sp, #8
 8001096:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800109a:	b99b      	cbnz	r3, 80010c4 <HAL_RCC_OscConfig+0xb4>
 800109c:	6823      	ldr	r3, [r4, #0]
 800109e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010a2:	6023      	str	r3, [r4, #0]
 80010a4:	6823      	ldr	r3, [r4, #0]
 80010a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010aa:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80010ac:	f7ff fc44 	bl	8000938 <HAL_GetTick>
 80010b0:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010b2:	6823      	ldr	r3, [r4, #0]
 80010b4:	0399      	lsls	r1, r3, #14
 80010b6:	d5b2      	bpl.n	800101e <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80010b8:	f7ff fc3e 	bl	8000938 <HAL_GetTick>
 80010bc:	1b80      	subs	r0, r0, r6
 80010be:	2864      	cmp	r0, #100	@ 0x64
 80010c0:	d9f7      	bls.n	80010b2 <HAL_RCC_OscConfig+0xa2>
 80010c2:	e7e6      	b.n	8001092 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80010c8:	6823      	ldr	r3, [r4, #0]
 80010ca:	d103      	bne.n	80010d4 <HAL_RCC_OscConfig+0xc4>
 80010cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010d0:	6023      	str	r3, [r4, #0]
 80010d2:	e7cf      	b.n	8001074 <HAL_RCC_OscConfig+0x64>
 80010d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80010d8:	6023      	str	r3, [r4, #0]
 80010da:	6823      	ldr	r3, [r4, #0]
 80010dc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80010e0:	e7cb      	b.n	800107a <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80010e2:	4c68      	ldr	r4, [pc, #416]	@ (8001284 <HAL_RCC_OscConfig+0x274>)
 80010e4:	6863      	ldr	r3, [r4, #4]
 80010e6:	f013 0f0c 	tst.w	r3, #12
 80010ea:	d007      	beq.n	80010fc <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80010ec:	6863      	ldr	r3, [r4, #4]
 80010ee:	f003 030c 	and.w	r3, r3, #12
 80010f2:	2b08      	cmp	r3, #8
 80010f4:	d110      	bne.n	8001118 <HAL_RCC_OscConfig+0x108>
 80010f6:	6863      	ldr	r3, [r4, #4]
 80010f8:	03da      	lsls	r2, r3, #15
 80010fa:	d40d      	bmi.n	8001118 <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80010fc:	6823      	ldr	r3, [r4, #0]
 80010fe:	079b      	lsls	r3, r3, #30
 8001100:	d502      	bpl.n	8001108 <HAL_RCC_OscConfig+0xf8>
 8001102:	692b      	ldr	r3, [r5, #16]
 8001104:	2b01      	cmp	r3, #1
 8001106:	d1af      	bne.n	8001068 <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001108:	6823      	ldr	r3, [r4, #0]
 800110a:	696a      	ldr	r2, [r5, #20]
 800110c:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 8001110:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001114:	6023      	str	r3, [r4, #0]
 8001116:	e785      	b.n	8001024 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001118:	692a      	ldr	r2, [r5, #16]
 800111a:	4b5b      	ldr	r3, [pc, #364]	@ (8001288 <HAL_RCC_OscConfig+0x278>)
 800111c:	b16a      	cbz	r2, 800113a <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 800111e:	2201      	movs	r2, #1
 8001120:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001122:	f7ff fc09 	bl	8000938 <HAL_GetTick>
 8001126:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001128:	6823      	ldr	r3, [r4, #0]
 800112a:	079f      	lsls	r7, r3, #30
 800112c:	d4ec      	bmi.n	8001108 <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800112e:	f7ff fc03 	bl	8000938 <HAL_GetTick>
 8001132:	1b80      	subs	r0, r0, r6
 8001134:	2802      	cmp	r0, #2
 8001136:	d9f7      	bls.n	8001128 <HAL_RCC_OscConfig+0x118>
 8001138:	e7ab      	b.n	8001092 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 800113a:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800113c:	f7ff fbfc 	bl	8000938 <HAL_GetTick>
 8001140:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001142:	6823      	ldr	r3, [r4, #0]
 8001144:	0798      	lsls	r0, r3, #30
 8001146:	f57f af6d 	bpl.w	8001024 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800114a:	f7ff fbf5 	bl	8000938 <HAL_GetTick>
 800114e:	1b80      	subs	r0, r0, r6
 8001150:	2802      	cmp	r0, #2
 8001152:	d9f6      	bls.n	8001142 <HAL_RCC_OscConfig+0x132>
 8001154:	e79d      	b.n	8001092 <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001156:	69aa      	ldr	r2, [r5, #24]
 8001158:	4e4a      	ldr	r6, [pc, #296]	@ (8001284 <HAL_RCC_OscConfig+0x274>)
 800115a:	4b4b      	ldr	r3, [pc, #300]	@ (8001288 <HAL_RCC_OscConfig+0x278>)
 800115c:	b1e2      	cbz	r2, 8001198 <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 800115e:	2201      	movs	r2, #1
 8001160:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 8001164:	f7ff fbe8 	bl	8000938 <HAL_GetTick>
 8001168:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800116a:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 800116c:	079b      	lsls	r3, r3, #30
 800116e:	d50d      	bpl.n	800118c <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001170:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8001174:	4b45      	ldr	r3, [pc, #276]	@ (800128c <HAL_RCC_OscConfig+0x27c>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	fbb3 f3f2 	udiv	r3, r3, r2
 800117c:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 800117e:	bf00      	nop
  }
  while (Delay --);
 8001180:	9b01      	ldr	r3, [sp, #4]
 8001182:	1e5a      	subs	r2, r3, #1
 8001184:	9201      	str	r2, [sp, #4]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d1f9      	bne.n	800117e <HAL_RCC_OscConfig+0x16e>
 800118a:	e74f      	b.n	800102c <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800118c:	f7ff fbd4 	bl	8000938 <HAL_GetTick>
 8001190:	1b00      	subs	r0, r0, r4
 8001192:	2802      	cmp	r0, #2
 8001194:	d9e9      	bls.n	800116a <HAL_RCC_OscConfig+0x15a>
 8001196:	e77c      	b.n	8001092 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 8001198:	f8c3 2480 	str.w	r2, [r3, #1152]	@ 0x480
      tickstart = HAL_GetTick();
 800119c:	f7ff fbcc 	bl	8000938 <HAL_GetTick>
 80011a0:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011a2:	6a73      	ldr	r3, [r6, #36]	@ 0x24
 80011a4:	079f      	lsls	r7, r3, #30
 80011a6:	f57f af41 	bpl.w	800102c <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80011aa:	f7ff fbc5 	bl	8000938 <HAL_GetTick>
 80011ae:	1b00      	subs	r0, r0, r4
 80011b0:	2802      	cmp	r0, #2
 80011b2:	d9f6      	bls.n	80011a2 <HAL_RCC_OscConfig+0x192>
 80011b4:	e76d      	b.n	8001092 <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80011b6:	4c33      	ldr	r4, [pc, #204]	@ (8001284 <HAL_RCC_OscConfig+0x274>)
 80011b8:	69e3      	ldr	r3, [r4, #28]
 80011ba:	00d8      	lsls	r0, r3, #3
 80011bc:	d424      	bmi.n	8001208 <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 80011be:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80011c0:	69e3      	ldr	r3, [r4, #28]
 80011c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011c6:	61e3      	str	r3, [r4, #28]
 80011c8:	69e3      	ldr	r3, [r4, #28]
 80011ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011ce:	9300      	str	r3, [sp, #0]
 80011d0:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011d2:	4e2f      	ldr	r6, [pc, #188]	@ (8001290 <HAL_RCC_OscConfig+0x280>)
 80011d4:	6833      	ldr	r3, [r6, #0]
 80011d6:	05d9      	lsls	r1, r3, #23
 80011d8:	d518      	bpl.n	800120c <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011da:	68eb      	ldr	r3, [r5, #12]
 80011dc:	2b01      	cmp	r3, #1
 80011de:	d126      	bne.n	800122e <HAL_RCC_OscConfig+0x21e>
 80011e0:	6a23      	ldr	r3, [r4, #32]
 80011e2:	f043 0301 	orr.w	r3, r3, #1
 80011e6:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80011e8:	f7ff fba6 	bl	8000938 <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011ec:	f241 3888 	movw	r8, #5000	@ 0x1388
      tickstart = HAL_GetTick();
 80011f0:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80011f2:	6a23      	ldr	r3, [r4, #32]
 80011f4:	079b      	lsls	r3, r3, #30
 80011f6:	d53f      	bpl.n	8001278 <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 80011f8:	2f00      	cmp	r7, #0
 80011fa:	f43f af1b 	beq.w	8001034 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80011fe:	69e3      	ldr	r3, [r4, #28]
 8001200:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001204:	61e3      	str	r3, [r4, #28]
 8001206:	e715      	b.n	8001034 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8001208:	2700      	movs	r7, #0
 800120a:	e7e2      	b.n	80011d2 <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800120c:	6833      	ldr	r3, [r6, #0]
 800120e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001212:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8001214:	f7ff fb90 	bl	8000938 <HAL_GetTick>
 8001218:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800121a:	6833      	ldr	r3, [r6, #0]
 800121c:	05da      	lsls	r2, r3, #23
 800121e:	d4dc      	bmi.n	80011da <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001220:	f7ff fb8a 	bl	8000938 <HAL_GetTick>
 8001224:	eba0 0008 	sub.w	r0, r0, r8
 8001228:	2864      	cmp	r0, #100	@ 0x64
 800122a:	d9f6      	bls.n	800121a <HAL_RCC_OscConfig+0x20a>
 800122c:	e731      	b.n	8001092 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800122e:	b9ab      	cbnz	r3, 800125c <HAL_RCC_OscConfig+0x24c>
 8001230:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001232:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001236:	f023 0301 	bic.w	r3, r3, #1
 800123a:	6223      	str	r3, [r4, #32]
 800123c:	6a23      	ldr	r3, [r4, #32]
 800123e:	f023 0304 	bic.w	r3, r3, #4
 8001242:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8001244:	f7ff fb78 	bl	8000938 <HAL_GetTick>
 8001248:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800124a:	6a23      	ldr	r3, [r4, #32]
 800124c:	0798      	lsls	r0, r3, #30
 800124e:	d5d3      	bpl.n	80011f8 <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001250:	f7ff fb72 	bl	8000938 <HAL_GetTick>
 8001254:	1b80      	subs	r0, r0, r6
 8001256:	4540      	cmp	r0, r8
 8001258:	d9f7      	bls.n	800124a <HAL_RCC_OscConfig+0x23a>
 800125a:	e71a      	b.n	8001092 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800125c:	2b05      	cmp	r3, #5
 800125e:	6a23      	ldr	r3, [r4, #32]
 8001260:	d103      	bne.n	800126a <HAL_RCC_OscConfig+0x25a>
 8001262:	f043 0304 	orr.w	r3, r3, #4
 8001266:	6223      	str	r3, [r4, #32]
 8001268:	e7ba      	b.n	80011e0 <HAL_RCC_OscConfig+0x1d0>
 800126a:	f023 0301 	bic.w	r3, r3, #1
 800126e:	6223      	str	r3, [r4, #32]
 8001270:	6a23      	ldr	r3, [r4, #32]
 8001272:	f023 0304 	bic.w	r3, r3, #4
 8001276:	e7b6      	b.n	80011e6 <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001278:	f7ff fb5e 	bl	8000938 <HAL_GetTick>
 800127c:	1b80      	subs	r0, r0, r6
 800127e:	4540      	cmp	r0, r8
 8001280:	d9b7      	bls.n	80011f2 <HAL_RCC_OscConfig+0x1e2>
 8001282:	e706      	b.n	8001092 <HAL_RCC_OscConfig+0x82>
 8001284:	40021000 	.word	0x40021000
 8001288:	42420000 	.word	0x42420000
 800128c:	20000004 	.word	0x20000004
 8001290:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001294:	4c2a      	ldr	r4, [pc, #168]	@ (8001340 <HAL_RCC_OscConfig+0x330>)
 8001296:	6862      	ldr	r2, [r4, #4]
 8001298:	f002 020c 	and.w	r2, r2, #12
 800129c:	2a08      	cmp	r2, #8
 800129e:	d03e      	beq.n	800131e <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012a0:	2200      	movs	r2, #0
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	4b27      	ldr	r3, [pc, #156]	@ (8001344 <HAL_RCC_OscConfig+0x334>)
        __HAL_RCC_PLL_DISABLE();
 80012a6:	661a      	str	r2, [r3, #96]	@ 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012a8:	d12c      	bne.n	8001304 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80012aa:	f7ff fb45 	bl	8000938 <HAL_GetTick>
 80012ae:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012b0:	6823      	ldr	r3, [r4, #0]
 80012b2:	0199      	lsls	r1, r3, #6
 80012b4:	d420      	bmi.n	80012f8 <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80012b6:	6a2b      	ldr	r3, [r5, #32]
 80012b8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012bc:	d105      	bne.n	80012ca <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80012be:	6862      	ldr	r2, [r4, #4]
 80012c0:	68a9      	ldr	r1, [r5, #8]
 80012c2:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 80012c6:	430a      	orrs	r2, r1
 80012c8:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012ca:	6a69      	ldr	r1, [r5, #36]	@ 0x24
 80012cc:	6862      	ldr	r2, [r4, #4]
 80012ce:	430b      	orrs	r3, r1
 80012d0:	f422 1274 	bic.w	r2, r2, #3997696	@ 0x3d0000
 80012d4:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 80012d6:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012d8:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 80012da:	4b1a      	ldr	r3, [pc, #104]	@ (8001344 <HAL_RCC_OscConfig+0x334>)
 80012dc:	661a      	str	r2, [r3, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80012de:	f7ff fb2b 	bl	8000938 <HAL_GetTick>
 80012e2:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80012e4:	6823      	ldr	r3, [r4, #0]
 80012e6:	019a      	lsls	r2, r3, #6
 80012e8:	f53f aea8 	bmi.w	800103c <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012ec:	f7ff fb24 	bl	8000938 <HAL_GetTick>
 80012f0:	1b40      	subs	r0, r0, r5
 80012f2:	2802      	cmp	r0, #2
 80012f4:	d9f6      	bls.n	80012e4 <HAL_RCC_OscConfig+0x2d4>
 80012f6:	e6cc      	b.n	8001092 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012f8:	f7ff fb1e 	bl	8000938 <HAL_GetTick>
 80012fc:	1b80      	subs	r0, r0, r6
 80012fe:	2802      	cmp	r0, #2
 8001300:	d9d6      	bls.n	80012b0 <HAL_RCC_OscConfig+0x2a0>
 8001302:	e6c6      	b.n	8001092 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8001304:	f7ff fb18 	bl	8000938 <HAL_GetTick>
 8001308:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800130a:	6823      	ldr	r3, [r4, #0]
 800130c:	019b      	lsls	r3, r3, #6
 800130e:	f57f ae95 	bpl.w	800103c <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001312:	f7ff fb11 	bl	8000938 <HAL_GetTick>
 8001316:	1b40      	subs	r0, r0, r5
 8001318:	2802      	cmp	r0, #2
 800131a:	d9f6      	bls.n	800130a <HAL_RCC_OscConfig+0x2fa>
 800131c:	e6b9      	b.n	8001092 <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800131e:	2b01      	cmp	r3, #1
 8001320:	f43f aea2 	beq.w	8001068 <HAL_RCC_OscConfig+0x58>
        pll_config = RCC->CFGR;
 8001324:	6860      	ldr	r0, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001326:	6a2b      	ldr	r3, [r5, #32]
 8001328:	f400 3280 	and.w	r2, r0, #65536	@ 0x10000
 800132c:	429a      	cmp	r2, r3
 800132e:	f47f ae9b 	bne.w	8001068 <HAL_RCC_OscConfig+0x58>
 8001332:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001334:	f400 1070 	and.w	r0, r0, #3932160	@ 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001338:	1ac0      	subs	r0, r0, r3
 800133a:	bf18      	it	ne
 800133c:	2001      	movne	r0, #1
 800133e:	e6a9      	b.n	8001094 <HAL_RCC_OscConfig+0x84>
 8001340:	40021000 	.word	0x40021000
 8001344:	42420000 	.word	0x42420000

08001348 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8001348:	4a0d      	ldr	r2, [pc, #52]	@ (8001380 <HAL_RCC_GetSysClockFreq+0x38>)
 800134a:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 800134c:	f003 010c 	and.w	r1, r3, #12
 8001350:	2908      	cmp	r1, #8
 8001352:	d112      	bne.n	800137a <HAL_RCC_GetSysClockFreq+0x32>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001354:	480b      	ldr	r0, [pc, #44]	@ (8001384 <HAL_RCC_GetSysClockFreq+0x3c>)
 8001356:	f3c3 4183 	ubfx	r1, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800135a:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800135c:	5c40      	ldrb	r0, [r0, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800135e:	d509      	bpl.n	8001374 <HAL_RCC_GetSysClockFreq+0x2c>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001360:	6853      	ldr	r3, [r2, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001362:	4a09      	ldr	r2, [pc, #36]	@ (8001388 <HAL_RCC_GetSysClockFreq+0x40>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001364:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001368:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800136a:	4a08      	ldr	r2, [pc, #32]	@ (800138c <HAL_RCC_GetSysClockFreq+0x44>)
 800136c:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800136e:	fbb0 f0f3 	udiv	r0, r0, r3
 8001372:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <HAL_RCC_GetSysClockFreq+0x48>)
 8001376:	4358      	muls	r0, r3
 8001378:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 800137a:	4803      	ldr	r0, [pc, #12]	@ (8001388 <HAL_RCC_GetSysClockFreq+0x40>)
}
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	40021000 	.word	0x40021000
 8001384:	080024a7 	.word	0x080024a7
 8001388:	007a1200 	.word	0x007a1200
 800138c:	080024a5 	.word	0x080024a5
 8001390:	003d0900 	.word	0x003d0900

08001394 <HAL_RCC_ClockConfig>:
{
 8001394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001398:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800139a:	4604      	mov	r4, r0
 800139c:	b910      	cbnz	r0, 80013a4 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800139e:	2001      	movs	r0, #1
}
 80013a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80013a4:	4a44      	ldr	r2, [pc, #272]	@ (80014b8 <HAL_RCC_ClockConfig+0x124>)
 80013a6:	6813      	ldr	r3, [r2, #0]
 80013a8:	f003 0307 	and.w	r3, r3, #7
 80013ac:	428b      	cmp	r3, r1
 80013ae:	d328      	bcc.n	8001402 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013b0:	6821      	ldr	r1, [r4, #0]
 80013b2:	078e      	lsls	r6, r1, #30
 80013b4:	d430      	bmi.n	8001418 <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013b6:	07ca      	lsls	r2, r1, #31
 80013b8:	d443      	bmi.n	8001442 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80013ba:	4a3f      	ldr	r2, [pc, #252]	@ (80014b8 <HAL_RCC_ClockConfig+0x124>)
 80013bc:	6813      	ldr	r3, [r2, #0]
 80013be:	f003 0307 	and.w	r3, r3, #7
 80013c2:	42ab      	cmp	r3, r5
 80013c4:	d865      	bhi.n	8001492 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80013c6:	6822      	ldr	r2, [r4, #0]
 80013c8:	4d3c      	ldr	r5, [pc, #240]	@ (80014bc <HAL_RCC_ClockConfig+0x128>)
 80013ca:	f012 0f04 	tst.w	r2, #4
 80013ce:	d16c      	bne.n	80014aa <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80013d0:	0713      	lsls	r3, r2, #28
 80013d2:	d506      	bpl.n	80013e2 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80013d4:	686b      	ldr	r3, [r5, #4]
 80013d6:	6922      	ldr	r2, [r4, #16]
 80013d8:	f423 5360 	bic.w	r3, r3, #14336	@ 0x3800
 80013dc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80013e0:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80013e2:	f7ff ffb1 	bl	8001348 <HAL_RCC_GetSysClockFreq>
 80013e6:	686b      	ldr	r3, [r5, #4]
 80013e8:	4a35      	ldr	r2, [pc, #212]	@ (80014c0 <HAL_RCC_ClockConfig+0x12c>)
 80013ea:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80013ee:	5cd3      	ldrb	r3, [r2, r3]
 80013f0:	40d8      	lsrs	r0, r3
 80013f2:	4b34      	ldr	r3, [pc, #208]	@ (80014c4 <HAL_RCC_ClockConfig+0x130>)
 80013f4:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 80013f6:	4b34      	ldr	r3, [pc, #208]	@ (80014c8 <HAL_RCC_ClockConfig+0x134>)
 80013f8:	6818      	ldr	r0, [r3, #0]
 80013fa:	f7ff fa5b 	bl	80008b4 <HAL_InitTick>
  return HAL_OK;
 80013fe:	2000      	movs	r0, #0
 8001400:	e7ce      	b.n	80013a0 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001402:	6813      	ldr	r3, [r2, #0]
 8001404:	f023 0307 	bic.w	r3, r3, #7
 8001408:	430b      	orrs	r3, r1
 800140a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800140c:	6813      	ldr	r3, [r2, #0]
 800140e:	f003 0307 	and.w	r3, r3, #7
 8001412:	428b      	cmp	r3, r1
 8001414:	d1c3      	bne.n	800139e <HAL_RCC_ClockConfig+0xa>
 8001416:	e7cb      	b.n	80013b0 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001418:	4b28      	ldr	r3, [pc, #160]	@ (80014bc <HAL_RCC_ClockConfig+0x128>)
 800141a:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800141e:	bf1e      	ittt	ne
 8001420:	685a      	ldrne	r2, [r3, #4]
 8001422:	f442 62e0 	orrne.w	r2, r2, #1792	@ 0x700
 8001426:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001428:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800142a:	bf42      	ittt	mi
 800142c:	685a      	ldrmi	r2, [r3, #4]
 800142e:	f442 5260 	orrmi.w	r2, r2, #14336	@ 0x3800
 8001432:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001434:	685a      	ldr	r2, [r3, #4]
 8001436:	68a0      	ldr	r0, [r4, #8]
 8001438:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800143c:	4302      	orrs	r2, r0
 800143e:	605a      	str	r2, [r3, #4]
 8001440:	e7b9      	b.n	80013b6 <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001442:	6862      	ldr	r2, [r4, #4]
 8001444:	4e1d      	ldr	r6, [pc, #116]	@ (80014bc <HAL_RCC_ClockConfig+0x128>)
 8001446:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001448:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800144a:	d11a      	bne.n	8001482 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800144c:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001450:	d0a5      	beq.n	800139e <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001452:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001454:	f241 3888 	movw	r8, #5000	@ 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001458:	f023 0303 	bic.w	r3, r3, #3
 800145c:	4313      	orrs	r3, r2
 800145e:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8001460:	f7ff fa6a 	bl	8000938 <HAL_GetTick>
 8001464:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001466:	6873      	ldr	r3, [r6, #4]
 8001468:	6862      	ldr	r2, [r4, #4]
 800146a:	f003 030c 	and.w	r3, r3, #12
 800146e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001472:	d0a2      	beq.n	80013ba <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001474:	f7ff fa60 	bl	8000938 <HAL_GetTick>
 8001478:	1bc0      	subs	r0, r0, r7
 800147a:	4540      	cmp	r0, r8
 800147c:	d9f3      	bls.n	8001466 <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 800147e:	2003      	movs	r0, #3
 8001480:	e78e      	b.n	80013a0 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001482:	2a02      	cmp	r2, #2
 8001484:	d102      	bne.n	800148c <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001486:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800148a:	e7e1      	b.n	8001450 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800148c:	f013 0f02 	tst.w	r3, #2
 8001490:	e7de      	b.n	8001450 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001492:	6813      	ldr	r3, [r2, #0]
 8001494:	f023 0307 	bic.w	r3, r3, #7
 8001498:	432b      	orrs	r3, r5
 800149a:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800149c:	6813      	ldr	r3, [r2, #0]
 800149e:	f003 0307 	and.w	r3, r3, #7
 80014a2:	42ab      	cmp	r3, r5
 80014a4:	f47f af7b 	bne.w	800139e <HAL_RCC_ClockConfig+0xa>
 80014a8:	e78d      	b.n	80013c6 <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80014aa:	686b      	ldr	r3, [r5, #4]
 80014ac:	68e1      	ldr	r1, [r4, #12]
 80014ae:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80014b2:	430b      	orrs	r3, r1
 80014b4:	606b      	str	r3, [r5, #4]
 80014b6:	e78b      	b.n	80013d0 <HAL_RCC_ClockConfig+0x3c>
 80014b8:	40022000 	.word	0x40022000
 80014bc:	40021000 	.word	0x40021000
 80014c0:	08002495 	.word	0x08002495
 80014c4:	20000004 	.word	0x20000004
 80014c8:	2000000c 	.word	0x2000000c

080014cc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014cc:	4b04      	ldr	r3, [pc, #16]	@ (80014e0 <HAL_RCC_GetPCLK1Freq+0x14>)
 80014ce:	4a05      	ldr	r2, [pc, #20]	@ (80014e4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80014d6:	5cd3      	ldrb	r3, [r2, r3]
 80014d8:	4a03      	ldr	r2, [pc, #12]	@ (80014e8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80014da:	6810      	ldr	r0, [r2, #0]
}
 80014dc:	40d8      	lsrs	r0, r3
 80014de:	4770      	bx	lr
 80014e0:	40021000 	.word	0x40021000
 80014e4:	0800248d 	.word	0x0800248d
 80014e8:	20000004 	.word	0x20000004

080014ec <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014ec:	4b04      	ldr	r3, [pc, #16]	@ (8001500 <HAL_RCC_GetPCLK2Freq+0x14>)
 80014ee:	4a05      	ldr	r2, [pc, #20]	@ (8001504 <HAL_RCC_GetPCLK2Freq+0x18>)
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80014f6:	5cd3      	ldrb	r3, [r2, r3]
 80014f8:	4a03      	ldr	r2, [pc, #12]	@ (8001508 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80014fa:	6810      	ldr	r0, [r2, #0]
}
 80014fc:	40d8      	lsrs	r0, r3
 80014fe:	4770      	bx	lr
 8001500:	40021000 	.word	0x40021000
 8001504:	0800248d 	.word	0x0800248d
 8001508:	20000004 	.word	0x20000004

0800150c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800150c:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800150e:	f102 030c 	add.w	r3, r2, #12
 8001512:	e853 3f00 	ldrex	r3, [r3]
 8001516:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800151a:	320c      	adds	r2, #12
 800151c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8001520:	6802      	ldr	r2, [r0, #0]
 8001522:	2900      	cmp	r1, #0
 8001524:	d1f2      	bne.n	800150c <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001526:	f102 0314 	add.w	r3, r2, #20
 800152a:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800152e:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001532:	f102 0c14 	add.w	ip, r2, #20
 8001536:	e84c 3100 	strex	r1, r3, [ip]
 800153a:	2900      	cmp	r1, #0
 800153c:	d1f3      	bne.n	8001526 <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800153e:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 8001540:	2b01      	cmp	r3, #1
 8001542:	d10b      	bne.n	800155c <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001544:	f102 030c 	add.w	r3, r2, #12
 8001548:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800154c:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001550:	f102 0c0c 	add.w	ip, r2, #12
 8001554:	e84c 3100 	strex	r1, r3, [ip]
 8001558:	2900      	cmp	r1, #0
 800155a:	d1f3      	bne.n	8001544 <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800155c:	2320      	movs	r3, #32
 800155e:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001562:	2300      	movs	r3, #0
 8001564:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8001566:	4770      	bx	lr

08001568 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001568:	b510      	push	{r4, lr}
 800156a:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800156c:	6803      	ldr	r3, [r0, #0]
 800156e:	68c1      	ldr	r1, [r0, #12]
 8001570:	691a      	ldr	r2, [r3, #16]
 8001572:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8001576:	430a      	orrs	r2, r1
 8001578:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800157a:	6882      	ldr	r2, [r0, #8]
 800157c:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 800157e:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001580:	4302      	orrs	r2, r0
 8001582:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8001584:	f421 51b0 	bic.w	r1, r1, #5632	@ 0x1600
 8001588:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800158c:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 800158e:	430a      	orrs	r2, r1
 8001590:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001592:	695a      	ldr	r2, [r3, #20]
 8001594:	69a1      	ldr	r1, [r4, #24]
 8001596:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800159a:	430a      	orrs	r2, r1
 800159c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800159e:	4a0e      	ldr	r2, [pc, #56]	@ (80015d8 <UART_SetConfig+0x70>)
 80015a0:	4293      	cmp	r3, r2
 80015a2:	d115      	bne.n	80015d0 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80015a4:	f7ff ffa2 	bl	80014ec <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80015a8:	2319      	movs	r3, #25
 80015aa:	4343      	muls	r3, r0
 80015ac:	6862      	ldr	r2, [r4, #4]
 80015ae:	6820      	ldr	r0, [r4, #0]
 80015b0:	0092      	lsls	r2, r2, #2
 80015b2:	fbb3 f3f2 	udiv	r3, r3, r2
 80015b6:	2264      	movs	r2, #100	@ 0x64
 80015b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80015bc:	fb02 3311 	mls	r3, r2, r1, r3
 80015c0:	011b      	lsls	r3, r3, #4
 80015c2:	3332      	adds	r3, #50	@ 0x32
 80015c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80015c8:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80015cc:	6083      	str	r3, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 80015ce:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 80015d0:	f7ff ff7c 	bl	80014cc <HAL_RCC_GetPCLK1Freq>
 80015d4:	e7e8      	b.n	80015a8 <UART_SetConfig+0x40>
 80015d6:	bf00      	nop
 80015d8:	40013800 	.word	0x40013800

080015dc <UART_WaitOnFlagUntilTimeout.constprop.0>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
 80015dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80015de:	4605      	mov	r5, r0
 80015e0:	460c      	mov	r4, r1
 80015e2:	4617      	mov	r7, r2
 80015e4:	461e      	mov	r6, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80015e6:	682a      	ldr	r2, [r5, #0]
 80015e8:	6813      	ldr	r3, [r2, #0]
 80015ea:	ea34 0303 	bics.w	r3, r4, r3
 80015ee:	d101      	bne.n	80015f4 <UART_WaitOnFlagUntilTimeout.constprop.0+0x18>
  return HAL_OK;
 80015f0:	2000      	movs	r0, #0
 80015f2:	e021      	b.n	8001638 <UART_WaitOnFlagUntilTimeout.constprop.0+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 80015f4:	1c70      	adds	r0, r6, #1
 80015f6:	d0f7      	beq.n	80015e8 <UART_WaitOnFlagUntilTimeout.constprop.0+0xc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80015f8:	f7ff f99e 	bl	8000938 <HAL_GetTick>
 80015fc:	1bc0      	subs	r0, r0, r7
 80015fe:	4286      	cmp	r6, r0
 8001600:	d31c      	bcc.n	800163c <UART_WaitOnFlagUntilTimeout.constprop.0+0x60>
 8001602:	b1de      	cbz	r6, 800163c <UART_WaitOnFlagUntilTimeout.constprop.0+0x60>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8001604:	682b      	ldr	r3, [r5, #0]
 8001606:	68da      	ldr	r2, [r3, #12]
 8001608:	0751      	lsls	r1, r2, #29
 800160a:	d5ec      	bpl.n	80015e6 <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
 800160c:	2c80      	cmp	r4, #128	@ 0x80
 800160e:	d0ea      	beq.n	80015e6 <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
 8001610:	2c40      	cmp	r4, #64	@ 0x40
 8001612:	d0e8      	beq.n	80015e6 <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	0712      	lsls	r2, r2, #28
 8001618:	d5e5      	bpl.n	80015e6 <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
          __HAL_UART_CLEAR_OREFLAG(huart);
 800161a:	2400      	movs	r4, #0
 800161c:	9401      	str	r4, [sp, #4]
 800161e:	681a      	ldr	r2, [r3, #0]
          UART_EndRxTransfer(huart);
 8001620:	4628      	mov	r0, r5
          __HAL_UART_CLEAR_OREFLAG(huart);
 8001622:	9201      	str	r2, [sp, #4]
 8001624:	685b      	ldr	r3, [r3, #4]
 8001626:	9301      	str	r3, [sp, #4]
 8001628:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 800162a:	f7ff ff6f 	bl	800150c <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800162e:	2308      	movs	r3, #8
          return HAL_ERROR;
 8001630:	2001      	movs	r0, #1
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8001632:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 8001634:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
}
 8001638:	b003      	add	sp, #12
 800163a:	bdf0      	pop	{r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 800163c:	2003      	movs	r0, #3
 800163e:	e7fb      	b.n	8001638 <UART_WaitOnFlagUntilTimeout.constprop.0+0x5c>

08001640 <HAL_UART_Init>:
{
 8001640:	b510      	push	{r4, lr}
  if (huart == NULL)
 8001642:	4604      	mov	r4, r0
 8001644:	b348      	cbz	r0, 800169a <HAL_UART_Init+0x5a>
  if (huart->gState == HAL_UART_STATE_RESET)
 8001646:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 800164a:	f003 02ff 	and.w	r2, r3, #255	@ 0xff
 800164e:	b91b      	cbnz	r3, 8001658 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001650:	f880 2040 	strb.w	r2, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 8001654:	f7ff f850 	bl	80006f8 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8001658:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 800165a:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800165c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8001660:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8001662:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8001664:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001668:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 800166a:	f7ff ff7d 	bl	8001568 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800166e:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001670:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001672:	691a      	ldr	r2, [r3, #16]
 8001674:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001678:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800167a:	695a      	ldr	r2, [r3, #20]
 800167c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001680:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001682:	68da      	ldr	r2, [r3, #12]
 8001684:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001688:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 800168a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800168c:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800168e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001692:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001696:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8001698:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800169a:	2001      	movs	r0, #1
 800169c:	e7fc      	b.n	8001698 <HAL_UART_Init+0x58>

0800169e <HAL_UART_Transmit>:
{
 800169e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80016a2:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80016a4:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
{
 80016a8:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 80016aa:	2b20      	cmp	r3, #32
{
 80016ac:	460e      	mov	r6, r1
 80016ae:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80016b0:	d13f      	bne.n	8001732 <HAL_UART_Transmit+0x94>
    if ((pData == NULL) || (Size == 0U))
 80016b2:	2900      	cmp	r1, #0
 80016b4:	d03f      	beq.n	8001736 <HAL_UART_Transmit+0x98>
 80016b6:	2a00      	cmp	r2, #0
 80016b8:	d03d      	beq.n	8001736 <HAL_UART_Transmit+0x98>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80016ba:	2321      	movs	r3, #33	@ 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80016bc:	2500      	movs	r5, #0
 80016be:	6445      	str	r5, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80016c0:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 80016c4:	f7ff f938 	bl	8000938 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016c8:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 80016ca:	4681      	mov	r9, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
    huart->TxXferSize = Size;
 80016d0:	84a7      	strh	r7, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 80016d2:	84e7      	strh	r7, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80016d4:	d103      	bne.n	80016de <HAL_UART_Transmit+0x40>
 80016d6:	6923      	ldr	r3, [r4, #16]
 80016d8:	b90b      	cbnz	r3, 80016de <HAL_UART_Transmit+0x40>
      pdata16bits = (const uint16_t *) pData;
 80016da:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 80016dc:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 80016de:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 80016e0:	b29b      	uxth	r3, r3
 80016e2:	b953      	cbnz	r3, 80016fa <HAL_UART_Transmit+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80016e4:	4643      	mov	r3, r8
 80016e6:	464a      	mov	r2, r9
 80016e8:	2140      	movs	r1, #64	@ 0x40
 80016ea:	4620      	mov	r0, r4
 80016ec:	f7ff ff76 	bl	80015dc <UART_WaitOnFlagUntilTimeout.constprop.0>
 80016f0:	2320      	movs	r3, #32
 80016f2:	b950      	cbnz	r0, 800170a <HAL_UART_Transmit+0x6c>
    huart->gState = HAL_UART_STATE_READY;
 80016f4:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 80016f8:	e00a      	b.n	8001710 <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80016fa:	4643      	mov	r3, r8
 80016fc:	464a      	mov	r2, r9
 80016fe:	2180      	movs	r1, #128	@ 0x80
 8001700:	4620      	mov	r0, r4
 8001702:	f7ff ff6b 	bl	80015dc <UART_WaitOnFlagUntilTimeout.constprop.0>
 8001706:	b128      	cbz	r0, 8001714 <HAL_UART_Transmit+0x76>
        huart->gState = HAL_UART_STATE_READY;
 8001708:	2320      	movs	r3, #32
        return HAL_TIMEOUT;
 800170a:	2003      	movs	r0, #3
        huart->gState = HAL_UART_STATE_READY;
 800170c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
}
 8001710:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001714:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8001716:	b94e      	cbnz	r6, 800172c <HAL_UART_Transmit+0x8e>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001718:	f835 3b02 	ldrh.w	r3, [r5], #2
 800171c:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001720:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8001722:	8ce1      	ldrh	r1, [r4, #38]	@ 0x26
 8001724:	3901      	subs	r1, #1
 8001726:	b289      	uxth	r1, r1
 8001728:	84e1      	strh	r1, [r4, #38]	@ 0x26
 800172a:	e7d8      	b.n	80016de <HAL_UART_Transmit+0x40>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800172c:	f816 3b01 	ldrb.w	r3, [r6], #1
 8001730:	e7f6      	b.n	8001720 <HAL_UART_Transmit+0x82>
    return HAL_BUSY;
 8001732:	2002      	movs	r0, #2
 8001734:	e7ec      	b.n	8001710 <HAL_UART_Transmit+0x72>
      return  HAL_ERROR;
 8001736:	2001      	movs	r0, #1
 8001738:	e7ea      	b.n	8001710 <HAL_UART_Transmit+0x72>

0800173a <HAL_UART_TxCpltCallback>:
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
 800173a:	4770      	bx	lr

0800173c <HAL_UART_ErrorCallback>:
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
 800173c:	4770      	bx	lr

0800173e <UART_DMAAbortOnError>:
{
 800173e:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8001740:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001742:	6a40      	ldr	r0, [r0, #36]	@ 0x24
  huart->RxXferCount = 0x00U;
 8001744:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8001746:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 8001748:	f7ff fff8 	bl	800173c <HAL_UART_ErrorCallback>
}
 800174c:	bd08      	pop	{r3, pc}

0800174e <HAL_UARTEx_RxEventCallback>:
}
 800174e:	4770      	bx	lr

08001750 <UART_Receive_IT.isra.0>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001750:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8001754:	b507      	push	{r0, r1, r2, lr}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001756:	2b22      	cmp	r3, #34	@ 0x22
 8001758:	d142      	bne.n	80017e0 <UART_Receive_IT.isra.0+0x90>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800175a:	6881      	ldr	r1, [r0, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800175c:	6802      	ldr	r2, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800175e:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8001762:	6a83      	ldr	r3, [r0, #40]	@ 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001764:	d13f      	bne.n	80017e6 <UART_Receive_IT.isra.0+0x96>
 8001766:	6901      	ldr	r1, [r0, #16]
 8001768:	2900      	cmp	r1, #0
 800176a:	d13f      	bne.n	80017ec <UART_Receive_IT.isra.0+0x9c>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800176c:	6852      	ldr	r2, [r2, #4]
 800176e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001772:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 2U;
 8001776:	6283      	str	r3, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 8001778:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 800177a:	3b01      	subs	r3, #1
 800177c:	b29b      	uxth	r3, r3
 800177e:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 8001780:	2b00      	cmp	r3, #0
 8001782:	d12d      	bne.n	80017e0 <UART_Receive_IT.isra.0+0x90>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001784:	6802      	ldr	r2, [r0, #0]
 8001786:	68d1      	ldr	r1, [r2, #12]
 8001788:	f021 0120 	bic.w	r1, r1, #32
 800178c:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800178e:	68d1      	ldr	r1, [r2, #12]
 8001790:	f421 7180 	bic.w	r1, r1, #256	@ 0x100
 8001794:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001796:	6951      	ldr	r1, [r2, #20]
 8001798:	f021 0101 	bic.w	r1, r1, #1
 800179c:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 800179e:	2220      	movs	r2, #32
 80017a0:	f880 2042 	strb.w	r2, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80017a4:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80017a6:	6b02      	ldr	r2, [r0, #48]	@ 0x30
 80017a8:	2a01      	cmp	r2, #1
 80017aa:	6802      	ldr	r2, [r0, #0]
 80017ac:	d128      	bne.n	8001800 <UART_Receive_IT.isra.0+0xb0>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80017ae:	6303      	str	r3, [r0, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80017b0:	f102 030c 	add.w	r3, r2, #12
 80017b4:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80017b8:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80017bc:	f102 0c0c 	add.w	ip, r2, #12
 80017c0:	e84c 3100 	strex	r1, r3, [ip]
 80017c4:	2900      	cmp	r1, #0
 80017c6:	d1f3      	bne.n	80017b0 <UART_Receive_IT.isra.0+0x60>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80017c8:	6813      	ldr	r3, [r2, #0]
 80017ca:	06db      	lsls	r3, r3, #27
 80017cc:	d505      	bpl.n	80017da <UART_Receive_IT.isra.0+0x8a>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80017ce:	9101      	str	r1, [sp, #4]
 80017d0:	6813      	ldr	r3, [r2, #0]
 80017d2:	9301      	str	r3, [sp, #4]
 80017d4:	6853      	ldr	r3, [r2, #4]
 80017d6:	9301      	str	r3, [sp, #4]
 80017d8:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80017da:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 80017dc:	f7ff ffb7 	bl	800174e <HAL_UARTEx_RxEventCallback>
}
 80017e0:	b003      	add	sp, #12
 80017e2:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80017e6:	b939      	cbnz	r1, 80017f8 <UART_Receive_IT.isra.0+0xa8>
 80017e8:	6901      	ldr	r1, [r0, #16]
 80017ea:	b929      	cbnz	r1, 80017f8 <UART_Receive_IT.isra.0+0xa8>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80017ec:	6852      	ldr	r2, [r2, #4]
 80017ee:	b2d2      	uxtb	r2, r2
 80017f0:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 80017f2:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80017f4:	3301      	adds	r3, #1
 80017f6:	e7be      	b.n	8001776 <UART_Receive_IT.isra.0+0x26>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80017f8:	6852      	ldr	r2, [r2, #4]
 80017fa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80017fe:	e7f7      	b.n	80017f0 <UART_Receive_IT.isra.0+0xa0>
        HAL_UART_RxCpltCallback(huart);
 8001800:	f7fe fe6e 	bl	80004e0 <HAL_UART_RxCpltCallback>
 8001804:	e7ec      	b.n	80017e0 <UART_Receive_IT.isra.0+0x90>
	...

08001808 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001808:	6803      	ldr	r3, [r0, #0]
{
 800180a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800180c:	681a      	ldr	r2, [r3, #0]
{
 800180e:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8001810:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001812:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001814:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8001816:	d108      	bne.n	800182a <HAL_UART_IRQHandler+0x22>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001818:	0696      	lsls	r6, r2, #26
 800181a:	d568      	bpl.n	80018ee <HAL_UART_IRQHandler+0xe6>
 800181c:	068d      	lsls	r5, r1, #26
 800181e:	d566      	bpl.n	80018ee <HAL_UART_IRQHandler+0xe6>
}
 8001820:	b002      	add	sp, #8
 8001822:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8001826:	f7ff bf93 	b.w	8001750 <UART_Receive_IT.isra.0>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800182a:	f005 0001 	and.w	r0, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800182e:	f401 7590 	and.w	r5, r1, #288	@ 0x120
 8001832:	4305      	orrs	r5, r0
 8001834:	d05b      	beq.n	80018ee <HAL_UART_IRQHandler+0xe6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001836:	07d6      	lsls	r6, r2, #31
 8001838:	d505      	bpl.n	8001846 <HAL_UART_IRQHandler+0x3e>
 800183a:	05cd      	lsls	r5, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800183c:	bf42      	ittt	mi
 800183e:	6c63      	ldrmi	r3, [r4, #68]	@ 0x44
 8001840:	f043 0301 	orrmi.w	r3, r3, #1
 8001844:	6463      	strmi	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001846:	0753      	lsls	r3, r2, #29
 8001848:	d504      	bpl.n	8001854 <HAL_UART_IRQHandler+0x4c>
 800184a:	b118      	cbz	r0, 8001854 <HAL_UART_IRQHandler+0x4c>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800184c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800184e:	f043 0302 	orr.w	r3, r3, #2
 8001852:	6463      	str	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001854:	0796      	lsls	r6, r2, #30
 8001856:	d504      	bpl.n	8001862 <HAL_UART_IRQHandler+0x5a>
 8001858:	b118      	cbz	r0, 8001862 <HAL_UART_IRQHandler+0x5a>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800185a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800185c:	f043 0304 	orr.w	r3, r3, #4
 8001860:	6463      	str	r3, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001862:	0715      	lsls	r5, r2, #28
 8001864:	d507      	bpl.n	8001876 <HAL_UART_IRQHandler+0x6e>
 8001866:	f001 0320 	and.w	r3, r1, #32
 800186a:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800186c:	bf1e      	ittt	ne
 800186e:	6c63      	ldrne	r3, [r4, #68]	@ 0x44
 8001870:	f043 0308 	orrne.w	r3, r3, #8
 8001874:	6463      	strne	r3, [r4, #68]	@ 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001876:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001878:	2b00      	cmp	r3, #0
 800187a:	d032      	beq.n	80018e2 <HAL_UART_IRQHandler+0xda>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800187c:	0692      	lsls	r2, r2, #26
 800187e:	d504      	bpl.n	800188a <HAL_UART_IRQHandler+0x82>
 8001880:	068b      	lsls	r3, r1, #26
 8001882:	d502      	bpl.n	800188a <HAL_UART_IRQHandler+0x82>
        UART_Receive_IT(huart);
 8001884:	4620      	mov	r0, r4
 8001886:	f7ff ff63 	bl	8001750 <UART_Receive_IT.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800188a:	6826      	ldr	r6, [r4, #0]
        UART_EndRxTransfer(huart);
 800188c:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800188e:	6973      	ldr	r3, [r6, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001890:	6c62      	ldr	r2, [r4, #68]	@ 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001896:	f002 0208 	and.w	r2, r2, #8
 800189a:	ea53 0502 	orrs.w	r5, r3, r2
 800189e:	d022      	beq.n	80018e6 <HAL_UART_IRQHandler+0xde>
        UART_EndRxTransfer(huart);
 80018a0:	f7ff fe34 	bl	800150c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80018a4:	6973      	ldr	r3, [r6, #20]
 80018a6:	065e      	lsls	r6, r3, #25
 80018a8:	d518      	bpl.n	80018dc <HAL_UART_IRQHandler+0xd4>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80018aa:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80018ac:	f102 0314 	add.w	r3, r2, #20
 80018b0:	e853 3f00 	ldrex	r3, [r3]
 80018b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80018b8:	3214      	adds	r2, #20
 80018ba:	e842 3100 	strex	r1, r3, [r2]
 80018be:	2900      	cmp	r1, #0
 80018c0:	d1f3      	bne.n	80018aa <HAL_UART_IRQHandler+0xa2>
          if (huart->hdmarx != NULL)
 80018c2:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80018c4:	b150      	cbz	r0, 80018dc <HAL_UART_IRQHandler+0xd4>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80018c6:	4b74      	ldr	r3, [pc, #464]	@ (8001a98 <HAL_UART_IRQHandler+0x290>)
 80018c8:	6343      	str	r3, [r0, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80018ca:	f7ff f8bf 	bl	8000a4c <HAL_DMA_Abort_IT>
 80018ce:	b140      	cbz	r0, 80018e2 <HAL_UART_IRQHandler+0xda>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80018d0:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 80018d2:	6b43      	ldr	r3, [r0, #52]	@ 0x34
}
 80018d4:	b002      	add	sp, #8
 80018d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80018da:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 80018dc:	4620      	mov	r0, r4
 80018de:	f7ff ff2d 	bl	800173c <HAL_UART_ErrorCallback>
}
 80018e2:	b002      	add	sp, #8
 80018e4:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80018e6:	f7ff ff29 	bl	800173c <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018ea:	6465      	str	r5, [r4, #68]	@ 0x44
 80018ec:	e7f9      	b.n	80018e2 <HAL_UART_IRQHandler+0xda>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80018ee:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 80018f0:	2801      	cmp	r0, #1
 80018f2:	f040 8094 	bne.w	8001a1e <HAL_UART_IRQHandler+0x216>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80018f6:	06d5      	lsls	r5, r2, #27
 80018f8:	f140 8091 	bpl.w	8001a1e <HAL_UART_IRQHandler+0x216>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80018fc:	06c8      	lsls	r0, r1, #27
 80018fe:	f140 808e 	bpl.w	8001a1e <HAL_UART_IRQHandler+0x216>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001902:	2200      	movs	r2, #0
 8001904:	9201      	str	r2, [sp, #4]
 8001906:	681a      	ldr	r2, [r3, #0]
 8001908:	9201      	str	r2, [sp, #4]
 800190a:	685a      	ldr	r2, [r3, #4]
 800190c:	9201      	str	r2, [sp, #4]
 800190e:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001910:	695a      	ldr	r2, [r3, #20]
 8001912:	0652      	lsls	r2, r2, #25
 8001914:	d54d      	bpl.n	80019b2 <HAL_UART_IRQHandler+0x1aa>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001916:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 8001918:	680a      	ldr	r2, [r1, #0]
 800191a:	6852      	ldr	r2, [r2, #4]
 800191c:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 800191e:	2a00      	cmp	r2, #0
 8001920:	d0df      	beq.n	80018e2 <HAL_UART_IRQHandler+0xda>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001922:	8da0      	ldrh	r0, [r4, #44]	@ 0x2c
 8001924:	4290      	cmp	r0, r2
 8001926:	d9dc      	bls.n	80018e2 <HAL_UART_IRQHandler+0xda>
        huart->RxXferCount = nb_remaining_rx_data;
 8001928:	85e2      	strh	r2, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800192a:	698a      	ldr	r2, [r1, #24]
 800192c:	2a20      	cmp	r2, #32
 800192e:	d036      	beq.n	800199e <HAL_UART_IRQHandler+0x196>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001930:	f103 020c 	add.w	r2, r3, #12
 8001934:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001938:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800193c:	f103 000c 	add.w	r0, r3, #12
 8001940:	e840 2100 	strex	r1, r2, [r0]
 8001944:	2900      	cmp	r1, #0
 8001946:	d1f3      	bne.n	8001930 <HAL_UART_IRQHandler+0x128>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001948:	f103 0214 	add.w	r2, r3, #20
 800194c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001950:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001954:	f103 0014 	add.w	r0, r3, #20
 8001958:	e840 2100 	strex	r1, r2, [r0]
 800195c:	2900      	cmp	r1, #0
 800195e:	d1f3      	bne.n	8001948 <HAL_UART_IRQHandler+0x140>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001960:	f103 0214 	add.w	r2, r3, #20
 8001964:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001968:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800196c:	f103 0014 	add.w	r0, r3, #20
 8001970:	e840 2100 	strex	r1, r2, [r0]
 8001974:	2900      	cmp	r1, #0
 8001976:	d1f3      	bne.n	8001960 <HAL_UART_IRQHandler+0x158>
          huart->RxState = HAL_UART_STATE_READY;
 8001978:	2220      	movs	r2, #32
 800197a:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800197e:	6321      	str	r1, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001980:	f103 020c 	add.w	r2, r3, #12
 8001984:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001988:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800198c:	f103 000c 	add.w	r0, r3, #12
 8001990:	e840 2100 	strex	r1, r2, [r0]
 8001994:	2900      	cmp	r1, #0
 8001996:	d1f3      	bne.n	8001980 <HAL_UART_IRQHandler+0x178>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8001998:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800199a:	f7ff f837 	bl	8000a0c <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800199e:	2302      	movs	r3, #2
 80019a0:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80019a2:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 80019a4:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 80019a6:	1ac9      	subs	r1, r1, r3
 80019a8:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80019aa:	4620      	mov	r0, r4
 80019ac:	f7ff fecf 	bl	800174e <HAL_UARTEx_RxEventCallback>
 80019b0:	e797      	b.n	80018e2 <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80019b2:	8de2      	ldrh	r2, [r4, #46]	@ 0x2e
      if ((huart->RxXferCount > 0U)
 80019b4:	8de0      	ldrh	r0, [r4, #46]	@ 0x2e
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80019b6:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
      if ((huart->RxXferCount > 0U)
 80019b8:	b280      	uxth	r0, r0
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80019ba:	b292      	uxth	r2, r2
      if ((huart->RxXferCount > 0U)
 80019bc:	2800      	cmp	r0, #0
 80019be:	d090      	beq.n	80018e2 <HAL_UART_IRQHandler+0xda>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80019c0:	1a89      	subs	r1, r1, r2
 80019c2:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 80019c4:	2900      	cmp	r1, #0
 80019c6:	d08c      	beq.n	80018e2 <HAL_UART_IRQHandler+0xda>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019c8:	f103 020c 	add.w	r2, r3, #12
 80019cc:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80019d0:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019d4:	f103 050c 	add.w	r5, r3, #12
 80019d8:	e845 2000 	strex	r0, r2, [r5]
 80019dc:	2800      	cmp	r0, #0
 80019de:	d1f3      	bne.n	80019c8 <HAL_UART_IRQHandler+0x1c0>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019e0:	f103 0214 	add.w	r2, r3, #20
 80019e4:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80019e8:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019ec:	f103 0514 	add.w	r5, r3, #20
 80019f0:	e845 2000 	strex	r0, r2, [r5]
 80019f4:	2800      	cmp	r0, #0
 80019f6:	d1f3      	bne.n	80019e0 <HAL_UART_IRQHandler+0x1d8>
        huart->RxState = HAL_UART_STATE_READY;
 80019f8:	2220      	movs	r2, #32
 80019fa:	f884 2042 	strb.w	r2, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80019fe:	6320      	str	r0, [r4, #48]	@ 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a00:	f103 020c 	add.w	r2, r3, #12
 8001a04:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001a08:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a0c:	f103 050c 	add.w	r5, r3, #12
 8001a10:	e845 2000 	strex	r0, r2, [r5]
 8001a14:	2800      	cmp	r0, #0
 8001a16:	d1f3      	bne.n	8001a00 <HAL_UART_IRQHandler+0x1f8>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	6363      	str	r3, [r4, #52]	@ 0x34
 8001a1c:	e7c5      	b.n	80019aa <HAL_UART_IRQHandler+0x1a2>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001a1e:	0616      	lsls	r6, r2, #24
 8001a20:	d528      	bpl.n	8001a74 <HAL_UART_IRQHandler+0x26c>
 8001a22:	060d      	lsls	r5, r1, #24
 8001a24:	d526      	bpl.n	8001a74 <HAL_UART_IRQHandler+0x26c>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001a26:	f894 2041 	ldrb.w	r2, [r4, #65]	@ 0x41
 8001a2a:	2a21      	cmp	r2, #33	@ 0x21
 8001a2c:	f47f af59 	bne.w	80018e2 <HAL_UART_IRQHandler+0xda>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001a30:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8001a32:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001a34:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 8001a38:	d117      	bne.n	8001a6a <HAL_UART_IRQHandler+0x262>
 8001a3a:	6921      	ldr	r1, [r4, #16]
 8001a3c:	b9a9      	cbnz	r1, 8001a6a <HAL_UART_IRQHandler+0x262>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001a3e:	f832 1b02 	ldrh.w	r1, [r2], #2
 8001a42:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001a46:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8001a48:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8001a4a:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 8001a4c:	3a01      	subs	r2, #1
 8001a4e:	b292      	uxth	r2, r2
 8001a50:	84e2      	strh	r2, [r4, #38]	@ 0x26
 8001a52:	2a00      	cmp	r2, #0
 8001a54:	f47f af45 	bne.w	80018e2 <HAL_UART_IRQHandler+0xda>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001a58:	68da      	ldr	r2, [r3, #12]
 8001a5a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001a5e:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001a60:	68da      	ldr	r2, [r3, #12]
 8001a62:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001a66:	60da      	str	r2, [r3, #12]
 8001a68:	e73b      	b.n	80018e2 <HAL_UART_IRQHandler+0xda>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001a6a:	1c51      	adds	r1, r2, #1
 8001a6c:	6221      	str	r1, [r4, #32]
 8001a6e:	7812      	ldrb	r2, [r2, #0]
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	e7ea      	b.n	8001a4a <HAL_UART_IRQHandler+0x242>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001a74:	0650      	lsls	r0, r2, #25
 8001a76:	f57f af34 	bpl.w	80018e2 <HAL_UART_IRQHandler+0xda>
 8001a7a:	064a      	lsls	r2, r1, #25
 8001a7c:	f57f af31 	bpl.w	80018e2 <HAL_UART_IRQHandler+0xda>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001a80:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8001a82:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001a84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001a88:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001a8a:	2320      	movs	r3, #32
 8001a8c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 8001a90:	f7ff fe53 	bl	800173a <HAL_UART_TxCpltCallback>
  return HAL_OK;
 8001a94:	e725      	b.n	80018e2 <HAL_UART_IRQHandler+0xda>
 8001a96:	bf00      	nop
 8001a98:	0800173f 	.word	0x0800173f

08001a9c <UART_Start_Receive_IT>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a9c:	2300      	movs	r3, #0
  huart->RxXferCount = Size;
 8001a9e:	85c2      	strh	r2, [r0, #46]	@ 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001aa0:	6443      	str	r3, [r0, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001aa2:	2322      	movs	r3, #34	@ 0x22
  huart->RxXferSize = Size;
 8001aa4:	8582      	strh	r2, [r0, #44]	@ 0x2c
  if (huart->Init.Parity != UART_PARITY_NONE)
 8001aa6:	6902      	ldr	r2, [r0, #16]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001aa8:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->pRxBuffPtr = pData;
 8001aac:	6281      	str	r1, [r0, #40]	@ 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001aae:	6803      	ldr	r3, [r0, #0]
  if (huart->Init.Parity != UART_PARITY_NONE)
 8001ab0:	b11a      	cbz	r2, 8001aba <UART_Start_Receive_IT+0x1e>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001ab2:	68da      	ldr	r2, [r3, #12]
 8001ab4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ab8:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001aba:	695a      	ldr	r2, [r3, #20]
}
 8001abc:	2000      	movs	r0, #0
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001abe:	f042 0201 	orr.w	r2, r2, #1
 8001ac2:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001ac4:	68da      	ldr	r2, [r3, #12]
 8001ac6:	f042 0220 	orr.w	r2, r2, #32
 8001aca:	60da      	str	r2, [r3, #12]
}
 8001acc:	4770      	bx	lr

08001ace <HAL_UART_Receive_IT>:
{
 8001ace:	b470      	push	{r4, r5, r6}
  if (huart->RxState == HAL_UART_STATE_READY)
 8001ad0:	f890 6042 	ldrb.w	r6, [r0, #66]	@ 0x42
 8001ad4:	2e20      	cmp	r6, #32
 8001ad6:	d106      	bne.n	8001ae6 <HAL_UART_Receive_IT+0x18>
    if ((pData == NULL) || (Size == 0U))
 8001ad8:	b141      	cbz	r1, 8001aec <HAL_UART_Receive_IT+0x1e>
 8001ada:	b13a      	cbz	r2, 8001aec <HAL_UART_Receive_IT+0x1e>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001adc:	2400      	movs	r4, #0
 8001ade:	6304      	str	r4, [r0, #48]	@ 0x30
}
 8001ae0:	bc70      	pop	{r4, r5, r6}
    return (UART_Start_Receive_IT(huart, pData, Size));
 8001ae2:	f7ff bfdb 	b.w	8001a9c <UART_Start_Receive_IT>
    return HAL_BUSY;
 8001ae6:	2002      	movs	r0, #2
}
 8001ae8:	bc70      	pop	{r4, r5, r6}
 8001aea:	4770      	bx	lr
      return HAL_ERROR;
 8001aec:	2001      	movs	r0, #1
 8001aee:	e7fb      	b.n	8001ae8 <HAL_UART_Receive_IT+0x1a>

08001af0 <std>:
 8001af0:	2300      	movs	r3, #0
 8001af2:	b510      	push	{r4, lr}
 8001af4:	4604      	mov	r4, r0
 8001af6:	e9c0 3300 	strd	r3, r3, [r0]
 8001afa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001afe:	6083      	str	r3, [r0, #8]
 8001b00:	8181      	strh	r1, [r0, #12]
 8001b02:	6643      	str	r3, [r0, #100]	@ 0x64
 8001b04:	81c2      	strh	r2, [r0, #14]
 8001b06:	6183      	str	r3, [r0, #24]
 8001b08:	4619      	mov	r1, r3
 8001b0a:	2208      	movs	r2, #8
 8001b0c:	305c      	adds	r0, #92	@ 0x5c
 8001b0e:	f000 f9e7 	bl	8001ee0 <memset>
 8001b12:	4b0d      	ldr	r3, [pc, #52]	@ (8001b48 <std+0x58>)
 8001b14:	6224      	str	r4, [r4, #32]
 8001b16:	6263      	str	r3, [r4, #36]	@ 0x24
 8001b18:	4b0c      	ldr	r3, [pc, #48]	@ (8001b4c <std+0x5c>)
 8001b1a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8001b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <std+0x60>)
 8001b1e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8001b20:	4b0c      	ldr	r3, [pc, #48]	@ (8001b54 <std+0x64>)
 8001b22:	6323      	str	r3, [r4, #48]	@ 0x30
 8001b24:	4b0c      	ldr	r3, [pc, #48]	@ (8001b58 <std+0x68>)
 8001b26:	429c      	cmp	r4, r3
 8001b28:	d006      	beq.n	8001b38 <std+0x48>
 8001b2a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8001b2e:	4294      	cmp	r4, r2
 8001b30:	d002      	beq.n	8001b38 <std+0x48>
 8001b32:	33d0      	adds	r3, #208	@ 0xd0
 8001b34:	429c      	cmp	r4, r3
 8001b36:	d105      	bne.n	8001b44 <std+0x54>
 8001b38:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8001b3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001b40:	f000 ba46 	b.w	8001fd0 <__retarget_lock_init_recursive>
 8001b44:	bd10      	pop	{r4, pc}
 8001b46:	bf00      	nop
 8001b48:	08001d31 	.word	0x08001d31
 8001b4c:	08001d53 	.word	0x08001d53
 8001b50:	08001d8b 	.word	0x08001d8b
 8001b54:	08001daf 	.word	0x08001daf
 8001b58:	20000170 	.word	0x20000170

08001b5c <stdio_exit_handler>:
 8001b5c:	4a02      	ldr	r2, [pc, #8]	@ (8001b68 <stdio_exit_handler+0xc>)
 8001b5e:	4903      	ldr	r1, [pc, #12]	@ (8001b6c <stdio_exit_handler+0x10>)
 8001b60:	4803      	ldr	r0, [pc, #12]	@ (8001b70 <stdio_exit_handler+0x14>)
 8001b62:	f000 b869 	b.w	8001c38 <_fwalk_sglue>
 8001b66:	bf00      	nop
 8001b68:	20000010 	.word	0x20000010
 8001b6c:	080022c5 	.word	0x080022c5
 8001b70:	20000020 	.word	0x20000020

08001b74 <cleanup_stdio>:
 8001b74:	6841      	ldr	r1, [r0, #4]
 8001b76:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba8 <cleanup_stdio+0x34>)
 8001b78:	b510      	push	{r4, lr}
 8001b7a:	4299      	cmp	r1, r3
 8001b7c:	4604      	mov	r4, r0
 8001b7e:	d001      	beq.n	8001b84 <cleanup_stdio+0x10>
 8001b80:	f000 fba0 	bl	80022c4 <_fflush_r>
 8001b84:	68a1      	ldr	r1, [r4, #8]
 8001b86:	4b09      	ldr	r3, [pc, #36]	@ (8001bac <cleanup_stdio+0x38>)
 8001b88:	4299      	cmp	r1, r3
 8001b8a:	d002      	beq.n	8001b92 <cleanup_stdio+0x1e>
 8001b8c:	4620      	mov	r0, r4
 8001b8e:	f000 fb99 	bl	80022c4 <_fflush_r>
 8001b92:	68e1      	ldr	r1, [r4, #12]
 8001b94:	4b06      	ldr	r3, [pc, #24]	@ (8001bb0 <cleanup_stdio+0x3c>)
 8001b96:	4299      	cmp	r1, r3
 8001b98:	d004      	beq.n	8001ba4 <cleanup_stdio+0x30>
 8001b9a:	4620      	mov	r0, r4
 8001b9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001ba0:	f000 bb90 	b.w	80022c4 <_fflush_r>
 8001ba4:	bd10      	pop	{r4, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20000170 	.word	0x20000170
 8001bac:	200001d8 	.word	0x200001d8
 8001bb0:	20000240 	.word	0x20000240

08001bb4 <global_stdio_init.part.0>:
 8001bb4:	b510      	push	{r4, lr}
 8001bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8001be4 <global_stdio_init.part.0+0x30>)
 8001bb8:	4c0b      	ldr	r4, [pc, #44]	@ (8001be8 <global_stdio_init.part.0+0x34>)
 8001bba:	4a0c      	ldr	r2, [pc, #48]	@ (8001bec <global_stdio_init.part.0+0x38>)
 8001bbc:	4620      	mov	r0, r4
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	2104      	movs	r1, #4
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	f7ff ff94 	bl	8001af0 <std>
 8001bc8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001bcc:	2201      	movs	r2, #1
 8001bce:	2109      	movs	r1, #9
 8001bd0:	f7ff ff8e 	bl	8001af0 <std>
 8001bd4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8001bd8:	2202      	movs	r2, #2
 8001bda:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001bde:	2112      	movs	r1, #18
 8001be0:	f7ff bf86 	b.w	8001af0 <std>
 8001be4:	200002a8 	.word	0x200002a8
 8001be8:	20000170 	.word	0x20000170
 8001bec:	08001b5d 	.word	0x08001b5d

08001bf0 <__sfp_lock_acquire>:
 8001bf0:	4801      	ldr	r0, [pc, #4]	@ (8001bf8 <__sfp_lock_acquire+0x8>)
 8001bf2:	f000 b9ee 	b.w	8001fd2 <__retarget_lock_acquire_recursive>
 8001bf6:	bf00      	nop
 8001bf8:	200002b1 	.word	0x200002b1

08001bfc <__sfp_lock_release>:
 8001bfc:	4801      	ldr	r0, [pc, #4]	@ (8001c04 <__sfp_lock_release+0x8>)
 8001bfe:	f000 b9e9 	b.w	8001fd4 <__retarget_lock_release_recursive>
 8001c02:	bf00      	nop
 8001c04:	200002b1 	.word	0x200002b1

08001c08 <__sinit>:
 8001c08:	b510      	push	{r4, lr}
 8001c0a:	4604      	mov	r4, r0
 8001c0c:	f7ff fff0 	bl	8001bf0 <__sfp_lock_acquire>
 8001c10:	6a23      	ldr	r3, [r4, #32]
 8001c12:	b11b      	cbz	r3, 8001c1c <__sinit+0x14>
 8001c14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001c18:	f7ff bff0 	b.w	8001bfc <__sfp_lock_release>
 8001c1c:	4b04      	ldr	r3, [pc, #16]	@ (8001c30 <__sinit+0x28>)
 8001c1e:	6223      	str	r3, [r4, #32]
 8001c20:	4b04      	ldr	r3, [pc, #16]	@ (8001c34 <__sinit+0x2c>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d1f5      	bne.n	8001c14 <__sinit+0xc>
 8001c28:	f7ff ffc4 	bl	8001bb4 <global_stdio_init.part.0>
 8001c2c:	e7f2      	b.n	8001c14 <__sinit+0xc>
 8001c2e:	bf00      	nop
 8001c30:	08001b75 	.word	0x08001b75
 8001c34:	200002a8 	.word	0x200002a8

08001c38 <_fwalk_sglue>:
 8001c38:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001c3c:	4607      	mov	r7, r0
 8001c3e:	4688      	mov	r8, r1
 8001c40:	4614      	mov	r4, r2
 8001c42:	2600      	movs	r6, #0
 8001c44:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8001c48:	f1b9 0901 	subs.w	r9, r9, #1
 8001c4c:	d505      	bpl.n	8001c5a <_fwalk_sglue+0x22>
 8001c4e:	6824      	ldr	r4, [r4, #0]
 8001c50:	2c00      	cmp	r4, #0
 8001c52:	d1f7      	bne.n	8001c44 <_fwalk_sglue+0xc>
 8001c54:	4630      	mov	r0, r6
 8001c56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001c5a:	89ab      	ldrh	r3, [r5, #12]
 8001c5c:	2b01      	cmp	r3, #1
 8001c5e:	d907      	bls.n	8001c70 <_fwalk_sglue+0x38>
 8001c60:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001c64:	3301      	adds	r3, #1
 8001c66:	d003      	beq.n	8001c70 <_fwalk_sglue+0x38>
 8001c68:	4629      	mov	r1, r5
 8001c6a:	4638      	mov	r0, r7
 8001c6c:	47c0      	blx	r8
 8001c6e:	4306      	orrs	r6, r0
 8001c70:	3568      	adds	r5, #104	@ 0x68
 8001c72:	e7e9      	b.n	8001c48 <_fwalk_sglue+0x10>

08001c74 <_puts_r>:
 8001c74:	6a03      	ldr	r3, [r0, #32]
 8001c76:	b570      	push	{r4, r5, r6, lr}
 8001c78:	4605      	mov	r5, r0
 8001c7a:	460e      	mov	r6, r1
 8001c7c:	6884      	ldr	r4, [r0, #8]
 8001c7e:	b90b      	cbnz	r3, 8001c84 <_puts_r+0x10>
 8001c80:	f7ff ffc2 	bl	8001c08 <__sinit>
 8001c84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001c86:	07db      	lsls	r3, r3, #31
 8001c88:	d405      	bmi.n	8001c96 <_puts_r+0x22>
 8001c8a:	89a3      	ldrh	r3, [r4, #12]
 8001c8c:	0598      	lsls	r0, r3, #22
 8001c8e:	d402      	bmi.n	8001c96 <_puts_r+0x22>
 8001c90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001c92:	f000 f99e 	bl	8001fd2 <__retarget_lock_acquire_recursive>
 8001c96:	89a3      	ldrh	r3, [r4, #12]
 8001c98:	0719      	lsls	r1, r3, #28
 8001c9a:	d502      	bpl.n	8001ca2 <_puts_r+0x2e>
 8001c9c:	6923      	ldr	r3, [r4, #16]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d135      	bne.n	8001d0e <_puts_r+0x9a>
 8001ca2:	4621      	mov	r1, r4
 8001ca4:	4628      	mov	r0, r5
 8001ca6:	f000 f8c5 	bl	8001e34 <__swsetup_r>
 8001caa:	b380      	cbz	r0, 8001d0e <_puts_r+0x9a>
 8001cac:	f04f 35ff 	mov.w	r5, #4294967295
 8001cb0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001cb2:	07da      	lsls	r2, r3, #31
 8001cb4:	d405      	bmi.n	8001cc2 <_puts_r+0x4e>
 8001cb6:	89a3      	ldrh	r3, [r4, #12]
 8001cb8:	059b      	lsls	r3, r3, #22
 8001cba:	d402      	bmi.n	8001cc2 <_puts_r+0x4e>
 8001cbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001cbe:	f000 f989 	bl	8001fd4 <__retarget_lock_release_recursive>
 8001cc2:	4628      	mov	r0, r5
 8001cc4:	bd70      	pop	{r4, r5, r6, pc}
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	da04      	bge.n	8001cd4 <_puts_r+0x60>
 8001cca:	69a2      	ldr	r2, [r4, #24]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	dc17      	bgt.n	8001d00 <_puts_r+0x8c>
 8001cd0:	290a      	cmp	r1, #10
 8001cd2:	d015      	beq.n	8001d00 <_puts_r+0x8c>
 8001cd4:	6823      	ldr	r3, [r4, #0]
 8001cd6:	1c5a      	adds	r2, r3, #1
 8001cd8:	6022      	str	r2, [r4, #0]
 8001cda:	7019      	strb	r1, [r3, #0]
 8001cdc:	68a3      	ldr	r3, [r4, #8]
 8001cde:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001ce2:	3b01      	subs	r3, #1
 8001ce4:	60a3      	str	r3, [r4, #8]
 8001ce6:	2900      	cmp	r1, #0
 8001ce8:	d1ed      	bne.n	8001cc6 <_puts_r+0x52>
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	da11      	bge.n	8001d12 <_puts_r+0x9e>
 8001cee:	4622      	mov	r2, r4
 8001cf0:	210a      	movs	r1, #10
 8001cf2:	4628      	mov	r0, r5
 8001cf4:	f000 f85f 	bl	8001db6 <__swbuf_r>
 8001cf8:	3001      	adds	r0, #1
 8001cfa:	d0d7      	beq.n	8001cac <_puts_r+0x38>
 8001cfc:	250a      	movs	r5, #10
 8001cfe:	e7d7      	b.n	8001cb0 <_puts_r+0x3c>
 8001d00:	4622      	mov	r2, r4
 8001d02:	4628      	mov	r0, r5
 8001d04:	f000 f857 	bl	8001db6 <__swbuf_r>
 8001d08:	3001      	adds	r0, #1
 8001d0a:	d1e7      	bne.n	8001cdc <_puts_r+0x68>
 8001d0c:	e7ce      	b.n	8001cac <_puts_r+0x38>
 8001d0e:	3e01      	subs	r6, #1
 8001d10:	e7e4      	b.n	8001cdc <_puts_r+0x68>
 8001d12:	6823      	ldr	r3, [r4, #0]
 8001d14:	1c5a      	adds	r2, r3, #1
 8001d16:	6022      	str	r2, [r4, #0]
 8001d18:	220a      	movs	r2, #10
 8001d1a:	701a      	strb	r2, [r3, #0]
 8001d1c:	e7ee      	b.n	8001cfc <_puts_r+0x88>
	...

08001d20 <puts>:
 8001d20:	4b02      	ldr	r3, [pc, #8]	@ (8001d2c <puts+0xc>)
 8001d22:	4601      	mov	r1, r0
 8001d24:	6818      	ldr	r0, [r3, #0]
 8001d26:	f7ff bfa5 	b.w	8001c74 <_puts_r>
 8001d2a:	bf00      	nop
 8001d2c:	2000001c 	.word	0x2000001c

08001d30 <__sread>:
 8001d30:	b510      	push	{r4, lr}
 8001d32:	460c      	mov	r4, r1
 8001d34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d38:	f000 f8fc 	bl	8001f34 <_read_r>
 8001d3c:	2800      	cmp	r0, #0
 8001d3e:	bfab      	itete	ge
 8001d40:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8001d42:	89a3      	ldrhlt	r3, [r4, #12]
 8001d44:	181b      	addge	r3, r3, r0
 8001d46:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001d4a:	bfac      	ite	ge
 8001d4c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001d4e:	81a3      	strhlt	r3, [r4, #12]
 8001d50:	bd10      	pop	{r4, pc}

08001d52 <__swrite>:
 8001d52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d56:	461f      	mov	r7, r3
 8001d58:	898b      	ldrh	r3, [r1, #12]
 8001d5a:	4605      	mov	r5, r0
 8001d5c:	05db      	lsls	r3, r3, #23
 8001d5e:	460c      	mov	r4, r1
 8001d60:	4616      	mov	r6, r2
 8001d62:	d505      	bpl.n	8001d70 <__swrite+0x1e>
 8001d64:	2302      	movs	r3, #2
 8001d66:	2200      	movs	r2, #0
 8001d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d6c:	f000 f8d0 	bl	8001f10 <_lseek_r>
 8001d70:	89a3      	ldrh	r3, [r4, #12]
 8001d72:	4632      	mov	r2, r6
 8001d74:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001d78:	81a3      	strh	r3, [r4, #12]
 8001d7a:	4628      	mov	r0, r5
 8001d7c:	463b      	mov	r3, r7
 8001d7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001d82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8001d86:	f000 b8e7 	b.w	8001f58 <_write_r>

08001d8a <__sseek>:
 8001d8a:	b510      	push	{r4, lr}
 8001d8c:	460c      	mov	r4, r1
 8001d8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001d92:	f000 f8bd 	bl	8001f10 <_lseek_r>
 8001d96:	1c43      	adds	r3, r0, #1
 8001d98:	89a3      	ldrh	r3, [r4, #12]
 8001d9a:	bf15      	itete	ne
 8001d9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001d9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8001da2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8001da6:	81a3      	strheq	r3, [r4, #12]
 8001da8:	bf18      	it	ne
 8001daa:	81a3      	strhne	r3, [r4, #12]
 8001dac:	bd10      	pop	{r4, pc}

08001dae <__sclose>:
 8001dae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001db2:	f000 b89d 	b.w	8001ef0 <_close_r>

08001db6 <__swbuf_r>:
 8001db6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001db8:	460e      	mov	r6, r1
 8001dba:	4614      	mov	r4, r2
 8001dbc:	4605      	mov	r5, r0
 8001dbe:	b118      	cbz	r0, 8001dc8 <__swbuf_r+0x12>
 8001dc0:	6a03      	ldr	r3, [r0, #32]
 8001dc2:	b90b      	cbnz	r3, 8001dc8 <__swbuf_r+0x12>
 8001dc4:	f7ff ff20 	bl	8001c08 <__sinit>
 8001dc8:	69a3      	ldr	r3, [r4, #24]
 8001dca:	60a3      	str	r3, [r4, #8]
 8001dcc:	89a3      	ldrh	r3, [r4, #12]
 8001dce:	071a      	lsls	r2, r3, #28
 8001dd0:	d501      	bpl.n	8001dd6 <__swbuf_r+0x20>
 8001dd2:	6923      	ldr	r3, [r4, #16]
 8001dd4:	b943      	cbnz	r3, 8001de8 <__swbuf_r+0x32>
 8001dd6:	4621      	mov	r1, r4
 8001dd8:	4628      	mov	r0, r5
 8001dda:	f000 f82b 	bl	8001e34 <__swsetup_r>
 8001dde:	b118      	cbz	r0, 8001de8 <__swbuf_r+0x32>
 8001de0:	f04f 37ff 	mov.w	r7, #4294967295
 8001de4:	4638      	mov	r0, r7
 8001de6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001de8:	6823      	ldr	r3, [r4, #0]
 8001dea:	6922      	ldr	r2, [r4, #16]
 8001dec:	b2f6      	uxtb	r6, r6
 8001dee:	1a98      	subs	r0, r3, r2
 8001df0:	6963      	ldr	r3, [r4, #20]
 8001df2:	4637      	mov	r7, r6
 8001df4:	4283      	cmp	r3, r0
 8001df6:	dc05      	bgt.n	8001e04 <__swbuf_r+0x4e>
 8001df8:	4621      	mov	r1, r4
 8001dfa:	4628      	mov	r0, r5
 8001dfc:	f000 fa62 	bl	80022c4 <_fflush_r>
 8001e00:	2800      	cmp	r0, #0
 8001e02:	d1ed      	bne.n	8001de0 <__swbuf_r+0x2a>
 8001e04:	68a3      	ldr	r3, [r4, #8]
 8001e06:	3b01      	subs	r3, #1
 8001e08:	60a3      	str	r3, [r4, #8]
 8001e0a:	6823      	ldr	r3, [r4, #0]
 8001e0c:	1c5a      	adds	r2, r3, #1
 8001e0e:	6022      	str	r2, [r4, #0]
 8001e10:	701e      	strb	r6, [r3, #0]
 8001e12:	6962      	ldr	r2, [r4, #20]
 8001e14:	1c43      	adds	r3, r0, #1
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d004      	beq.n	8001e24 <__swbuf_r+0x6e>
 8001e1a:	89a3      	ldrh	r3, [r4, #12]
 8001e1c:	07db      	lsls	r3, r3, #31
 8001e1e:	d5e1      	bpl.n	8001de4 <__swbuf_r+0x2e>
 8001e20:	2e0a      	cmp	r6, #10
 8001e22:	d1df      	bne.n	8001de4 <__swbuf_r+0x2e>
 8001e24:	4621      	mov	r1, r4
 8001e26:	4628      	mov	r0, r5
 8001e28:	f000 fa4c 	bl	80022c4 <_fflush_r>
 8001e2c:	2800      	cmp	r0, #0
 8001e2e:	d0d9      	beq.n	8001de4 <__swbuf_r+0x2e>
 8001e30:	e7d6      	b.n	8001de0 <__swbuf_r+0x2a>
	...

08001e34 <__swsetup_r>:
 8001e34:	b538      	push	{r3, r4, r5, lr}
 8001e36:	4b29      	ldr	r3, [pc, #164]	@ (8001edc <__swsetup_r+0xa8>)
 8001e38:	4605      	mov	r5, r0
 8001e3a:	6818      	ldr	r0, [r3, #0]
 8001e3c:	460c      	mov	r4, r1
 8001e3e:	b118      	cbz	r0, 8001e48 <__swsetup_r+0x14>
 8001e40:	6a03      	ldr	r3, [r0, #32]
 8001e42:	b90b      	cbnz	r3, 8001e48 <__swsetup_r+0x14>
 8001e44:	f7ff fee0 	bl	8001c08 <__sinit>
 8001e48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001e4c:	0719      	lsls	r1, r3, #28
 8001e4e:	d422      	bmi.n	8001e96 <__swsetup_r+0x62>
 8001e50:	06da      	lsls	r2, r3, #27
 8001e52:	d407      	bmi.n	8001e64 <__swsetup_r+0x30>
 8001e54:	2209      	movs	r2, #9
 8001e56:	602a      	str	r2, [r5, #0]
 8001e58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8001e60:	81a3      	strh	r3, [r4, #12]
 8001e62:	e033      	b.n	8001ecc <__swsetup_r+0x98>
 8001e64:	0758      	lsls	r0, r3, #29
 8001e66:	d512      	bpl.n	8001e8e <__swsetup_r+0x5a>
 8001e68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001e6a:	b141      	cbz	r1, 8001e7e <__swsetup_r+0x4a>
 8001e6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001e70:	4299      	cmp	r1, r3
 8001e72:	d002      	beq.n	8001e7a <__swsetup_r+0x46>
 8001e74:	4628      	mov	r0, r5
 8001e76:	f000 f8af 	bl	8001fd8 <_free_r>
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8001e7e:	89a3      	ldrh	r3, [r4, #12]
 8001e80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8001e84:	81a3      	strh	r3, [r4, #12]
 8001e86:	2300      	movs	r3, #0
 8001e88:	6063      	str	r3, [r4, #4]
 8001e8a:	6923      	ldr	r3, [r4, #16]
 8001e8c:	6023      	str	r3, [r4, #0]
 8001e8e:	89a3      	ldrh	r3, [r4, #12]
 8001e90:	f043 0308 	orr.w	r3, r3, #8
 8001e94:	81a3      	strh	r3, [r4, #12]
 8001e96:	6923      	ldr	r3, [r4, #16]
 8001e98:	b94b      	cbnz	r3, 8001eae <__swsetup_r+0x7a>
 8001e9a:	89a3      	ldrh	r3, [r4, #12]
 8001e9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001ea0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ea4:	d003      	beq.n	8001eae <__swsetup_r+0x7a>
 8001ea6:	4621      	mov	r1, r4
 8001ea8:	4628      	mov	r0, r5
 8001eaa:	f000 fa58 	bl	800235e <__smakebuf_r>
 8001eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001eb2:	f013 0201 	ands.w	r2, r3, #1
 8001eb6:	d00a      	beq.n	8001ece <__swsetup_r+0x9a>
 8001eb8:	2200      	movs	r2, #0
 8001eba:	60a2      	str	r2, [r4, #8]
 8001ebc:	6962      	ldr	r2, [r4, #20]
 8001ebe:	4252      	negs	r2, r2
 8001ec0:	61a2      	str	r2, [r4, #24]
 8001ec2:	6922      	ldr	r2, [r4, #16]
 8001ec4:	b942      	cbnz	r2, 8001ed8 <__swsetup_r+0xa4>
 8001ec6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8001eca:	d1c5      	bne.n	8001e58 <__swsetup_r+0x24>
 8001ecc:	bd38      	pop	{r3, r4, r5, pc}
 8001ece:	0799      	lsls	r1, r3, #30
 8001ed0:	bf58      	it	pl
 8001ed2:	6962      	ldrpl	r2, [r4, #20]
 8001ed4:	60a2      	str	r2, [r4, #8]
 8001ed6:	e7f4      	b.n	8001ec2 <__swsetup_r+0x8e>
 8001ed8:	2000      	movs	r0, #0
 8001eda:	e7f7      	b.n	8001ecc <__swsetup_r+0x98>
 8001edc:	2000001c 	.word	0x2000001c

08001ee0 <memset>:
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	4402      	add	r2, r0
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d100      	bne.n	8001eea <memset+0xa>
 8001ee8:	4770      	bx	lr
 8001eea:	f803 1b01 	strb.w	r1, [r3], #1
 8001eee:	e7f9      	b.n	8001ee4 <memset+0x4>

08001ef0 <_close_r>:
 8001ef0:	b538      	push	{r3, r4, r5, lr}
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	4d05      	ldr	r5, [pc, #20]	@ (8001f0c <_close_r+0x1c>)
 8001ef6:	4604      	mov	r4, r0
 8001ef8:	4608      	mov	r0, r1
 8001efa:	602b      	str	r3, [r5, #0]
 8001efc:	f7fe fc76 	bl	80007ec <_close>
 8001f00:	1c43      	adds	r3, r0, #1
 8001f02:	d102      	bne.n	8001f0a <_close_r+0x1a>
 8001f04:	682b      	ldr	r3, [r5, #0]
 8001f06:	b103      	cbz	r3, 8001f0a <_close_r+0x1a>
 8001f08:	6023      	str	r3, [r4, #0]
 8001f0a:	bd38      	pop	{r3, r4, r5, pc}
 8001f0c:	200002ac 	.word	0x200002ac

08001f10 <_lseek_r>:
 8001f10:	b538      	push	{r3, r4, r5, lr}
 8001f12:	4604      	mov	r4, r0
 8001f14:	4608      	mov	r0, r1
 8001f16:	4611      	mov	r1, r2
 8001f18:	2200      	movs	r2, #0
 8001f1a:	4d05      	ldr	r5, [pc, #20]	@ (8001f30 <_lseek_r+0x20>)
 8001f1c:	602a      	str	r2, [r5, #0]
 8001f1e:	461a      	mov	r2, r3
 8001f20:	f7fe fc6e 	bl	8000800 <_lseek>
 8001f24:	1c43      	adds	r3, r0, #1
 8001f26:	d102      	bne.n	8001f2e <_lseek_r+0x1e>
 8001f28:	682b      	ldr	r3, [r5, #0]
 8001f2a:	b103      	cbz	r3, 8001f2e <_lseek_r+0x1e>
 8001f2c:	6023      	str	r3, [r4, #0]
 8001f2e:	bd38      	pop	{r3, r4, r5, pc}
 8001f30:	200002ac 	.word	0x200002ac

08001f34 <_read_r>:
 8001f34:	b538      	push	{r3, r4, r5, lr}
 8001f36:	4604      	mov	r4, r0
 8001f38:	4608      	mov	r0, r1
 8001f3a:	4611      	mov	r1, r2
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	4d05      	ldr	r5, [pc, #20]	@ (8001f54 <_read_r+0x20>)
 8001f40:	602a      	str	r2, [r5, #0]
 8001f42:	461a      	mov	r2, r3
 8001f44:	f7fe fc36 	bl	80007b4 <_read>
 8001f48:	1c43      	adds	r3, r0, #1
 8001f4a:	d102      	bne.n	8001f52 <_read_r+0x1e>
 8001f4c:	682b      	ldr	r3, [r5, #0]
 8001f4e:	b103      	cbz	r3, 8001f52 <_read_r+0x1e>
 8001f50:	6023      	str	r3, [r4, #0]
 8001f52:	bd38      	pop	{r3, r4, r5, pc}
 8001f54:	200002ac 	.word	0x200002ac

08001f58 <_write_r>:
 8001f58:	b538      	push	{r3, r4, r5, lr}
 8001f5a:	4604      	mov	r4, r0
 8001f5c:	4608      	mov	r0, r1
 8001f5e:	4611      	mov	r1, r2
 8001f60:	2200      	movs	r2, #0
 8001f62:	4d05      	ldr	r5, [pc, #20]	@ (8001f78 <_write_r+0x20>)
 8001f64:	602a      	str	r2, [r5, #0]
 8001f66:	461a      	mov	r2, r3
 8001f68:	f7fe fc32 	bl	80007d0 <_write>
 8001f6c:	1c43      	adds	r3, r0, #1
 8001f6e:	d102      	bne.n	8001f76 <_write_r+0x1e>
 8001f70:	682b      	ldr	r3, [r5, #0]
 8001f72:	b103      	cbz	r3, 8001f76 <_write_r+0x1e>
 8001f74:	6023      	str	r3, [r4, #0]
 8001f76:	bd38      	pop	{r3, r4, r5, pc}
 8001f78:	200002ac 	.word	0x200002ac

08001f7c <__errno>:
 8001f7c:	4b01      	ldr	r3, [pc, #4]	@ (8001f84 <__errno+0x8>)
 8001f7e:	6818      	ldr	r0, [r3, #0]
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	2000001c 	.word	0x2000001c

08001f88 <__libc_init_array>:
 8001f88:	b570      	push	{r4, r5, r6, lr}
 8001f8a:	2600      	movs	r6, #0
 8001f8c:	4d0c      	ldr	r5, [pc, #48]	@ (8001fc0 <__libc_init_array+0x38>)
 8001f8e:	4c0d      	ldr	r4, [pc, #52]	@ (8001fc4 <__libc_init_array+0x3c>)
 8001f90:	1b64      	subs	r4, r4, r5
 8001f92:	10a4      	asrs	r4, r4, #2
 8001f94:	42a6      	cmp	r6, r4
 8001f96:	d109      	bne.n	8001fac <__libc_init_array+0x24>
 8001f98:	f000 fa50 	bl	800243c <_init>
 8001f9c:	2600      	movs	r6, #0
 8001f9e:	4d0a      	ldr	r5, [pc, #40]	@ (8001fc8 <__libc_init_array+0x40>)
 8001fa0:	4c0a      	ldr	r4, [pc, #40]	@ (8001fcc <__libc_init_array+0x44>)
 8001fa2:	1b64      	subs	r4, r4, r5
 8001fa4:	10a4      	asrs	r4, r4, #2
 8001fa6:	42a6      	cmp	r6, r4
 8001fa8:	d105      	bne.n	8001fb6 <__libc_init_array+0x2e>
 8001faa:	bd70      	pop	{r4, r5, r6, pc}
 8001fac:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fb0:	4798      	blx	r3
 8001fb2:	3601      	adds	r6, #1
 8001fb4:	e7ee      	b.n	8001f94 <__libc_init_array+0xc>
 8001fb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8001fba:	4798      	blx	r3
 8001fbc:	3601      	adds	r6, #1
 8001fbe:	e7f2      	b.n	8001fa6 <__libc_init_array+0x1e>
 8001fc0:	080024b8 	.word	0x080024b8
 8001fc4:	080024b8 	.word	0x080024b8
 8001fc8:	080024b8 	.word	0x080024b8
 8001fcc:	080024bc 	.word	0x080024bc

08001fd0 <__retarget_lock_init_recursive>:
 8001fd0:	4770      	bx	lr

08001fd2 <__retarget_lock_acquire_recursive>:
 8001fd2:	4770      	bx	lr

08001fd4 <__retarget_lock_release_recursive>:
 8001fd4:	4770      	bx	lr
	...

08001fd8 <_free_r>:
 8001fd8:	b538      	push	{r3, r4, r5, lr}
 8001fda:	4605      	mov	r5, r0
 8001fdc:	2900      	cmp	r1, #0
 8001fde:	d040      	beq.n	8002062 <_free_r+0x8a>
 8001fe0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001fe4:	1f0c      	subs	r4, r1, #4
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	bfb8      	it	lt
 8001fea:	18e4      	addlt	r4, r4, r3
 8001fec:	f000 f8de 	bl	80021ac <__malloc_lock>
 8001ff0:	4a1c      	ldr	r2, [pc, #112]	@ (8002064 <_free_r+0x8c>)
 8001ff2:	6813      	ldr	r3, [r2, #0]
 8001ff4:	b933      	cbnz	r3, 8002004 <_free_r+0x2c>
 8001ff6:	6063      	str	r3, [r4, #4]
 8001ff8:	6014      	str	r4, [r2, #0]
 8001ffa:	4628      	mov	r0, r5
 8001ffc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002000:	f000 b8da 	b.w	80021b8 <__malloc_unlock>
 8002004:	42a3      	cmp	r3, r4
 8002006:	d908      	bls.n	800201a <_free_r+0x42>
 8002008:	6820      	ldr	r0, [r4, #0]
 800200a:	1821      	adds	r1, r4, r0
 800200c:	428b      	cmp	r3, r1
 800200e:	bf01      	itttt	eq
 8002010:	6819      	ldreq	r1, [r3, #0]
 8002012:	685b      	ldreq	r3, [r3, #4]
 8002014:	1809      	addeq	r1, r1, r0
 8002016:	6021      	streq	r1, [r4, #0]
 8002018:	e7ed      	b.n	8001ff6 <_free_r+0x1e>
 800201a:	461a      	mov	r2, r3
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	b10b      	cbz	r3, 8002024 <_free_r+0x4c>
 8002020:	42a3      	cmp	r3, r4
 8002022:	d9fa      	bls.n	800201a <_free_r+0x42>
 8002024:	6811      	ldr	r1, [r2, #0]
 8002026:	1850      	adds	r0, r2, r1
 8002028:	42a0      	cmp	r0, r4
 800202a:	d10b      	bne.n	8002044 <_free_r+0x6c>
 800202c:	6820      	ldr	r0, [r4, #0]
 800202e:	4401      	add	r1, r0
 8002030:	1850      	adds	r0, r2, r1
 8002032:	4283      	cmp	r3, r0
 8002034:	6011      	str	r1, [r2, #0]
 8002036:	d1e0      	bne.n	8001ffa <_free_r+0x22>
 8002038:	6818      	ldr	r0, [r3, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	4408      	add	r0, r1
 800203e:	6010      	str	r0, [r2, #0]
 8002040:	6053      	str	r3, [r2, #4]
 8002042:	e7da      	b.n	8001ffa <_free_r+0x22>
 8002044:	d902      	bls.n	800204c <_free_r+0x74>
 8002046:	230c      	movs	r3, #12
 8002048:	602b      	str	r3, [r5, #0]
 800204a:	e7d6      	b.n	8001ffa <_free_r+0x22>
 800204c:	6820      	ldr	r0, [r4, #0]
 800204e:	1821      	adds	r1, r4, r0
 8002050:	428b      	cmp	r3, r1
 8002052:	bf01      	itttt	eq
 8002054:	6819      	ldreq	r1, [r3, #0]
 8002056:	685b      	ldreq	r3, [r3, #4]
 8002058:	1809      	addeq	r1, r1, r0
 800205a:	6021      	streq	r1, [r4, #0]
 800205c:	6063      	str	r3, [r4, #4]
 800205e:	6054      	str	r4, [r2, #4]
 8002060:	e7cb      	b.n	8001ffa <_free_r+0x22>
 8002062:	bd38      	pop	{r3, r4, r5, pc}
 8002064:	200002b8 	.word	0x200002b8

08002068 <sbrk_aligned>:
 8002068:	b570      	push	{r4, r5, r6, lr}
 800206a:	4e0f      	ldr	r6, [pc, #60]	@ (80020a8 <sbrk_aligned+0x40>)
 800206c:	460c      	mov	r4, r1
 800206e:	6831      	ldr	r1, [r6, #0]
 8002070:	4605      	mov	r5, r0
 8002072:	b911      	cbnz	r1, 800207a <sbrk_aligned+0x12>
 8002074:	f000 f9d2 	bl	800241c <_sbrk_r>
 8002078:	6030      	str	r0, [r6, #0]
 800207a:	4621      	mov	r1, r4
 800207c:	4628      	mov	r0, r5
 800207e:	f000 f9cd 	bl	800241c <_sbrk_r>
 8002082:	1c43      	adds	r3, r0, #1
 8002084:	d103      	bne.n	800208e <sbrk_aligned+0x26>
 8002086:	f04f 34ff 	mov.w	r4, #4294967295
 800208a:	4620      	mov	r0, r4
 800208c:	bd70      	pop	{r4, r5, r6, pc}
 800208e:	1cc4      	adds	r4, r0, #3
 8002090:	f024 0403 	bic.w	r4, r4, #3
 8002094:	42a0      	cmp	r0, r4
 8002096:	d0f8      	beq.n	800208a <sbrk_aligned+0x22>
 8002098:	1a21      	subs	r1, r4, r0
 800209a:	4628      	mov	r0, r5
 800209c:	f000 f9be 	bl	800241c <_sbrk_r>
 80020a0:	3001      	adds	r0, #1
 80020a2:	d1f2      	bne.n	800208a <sbrk_aligned+0x22>
 80020a4:	e7ef      	b.n	8002086 <sbrk_aligned+0x1e>
 80020a6:	bf00      	nop
 80020a8:	200002b4 	.word	0x200002b4

080020ac <_malloc_r>:
 80020ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80020b0:	1ccd      	adds	r5, r1, #3
 80020b2:	f025 0503 	bic.w	r5, r5, #3
 80020b6:	3508      	adds	r5, #8
 80020b8:	2d0c      	cmp	r5, #12
 80020ba:	bf38      	it	cc
 80020bc:	250c      	movcc	r5, #12
 80020be:	2d00      	cmp	r5, #0
 80020c0:	4606      	mov	r6, r0
 80020c2:	db01      	blt.n	80020c8 <_malloc_r+0x1c>
 80020c4:	42a9      	cmp	r1, r5
 80020c6:	d904      	bls.n	80020d2 <_malloc_r+0x26>
 80020c8:	230c      	movs	r3, #12
 80020ca:	6033      	str	r3, [r6, #0]
 80020cc:	2000      	movs	r0, #0
 80020ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80020d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80021a8 <_malloc_r+0xfc>
 80020d6:	f000 f869 	bl	80021ac <__malloc_lock>
 80020da:	f8d8 3000 	ldr.w	r3, [r8]
 80020de:	461c      	mov	r4, r3
 80020e0:	bb44      	cbnz	r4, 8002134 <_malloc_r+0x88>
 80020e2:	4629      	mov	r1, r5
 80020e4:	4630      	mov	r0, r6
 80020e6:	f7ff ffbf 	bl	8002068 <sbrk_aligned>
 80020ea:	1c43      	adds	r3, r0, #1
 80020ec:	4604      	mov	r4, r0
 80020ee:	d158      	bne.n	80021a2 <_malloc_r+0xf6>
 80020f0:	f8d8 4000 	ldr.w	r4, [r8]
 80020f4:	4627      	mov	r7, r4
 80020f6:	2f00      	cmp	r7, #0
 80020f8:	d143      	bne.n	8002182 <_malloc_r+0xd6>
 80020fa:	2c00      	cmp	r4, #0
 80020fc:	d04b      	beq.n	8002196 <_malloc_r+0xea>
 80020fe:	6823      	ldr	r3, [r4, #0]
 8002100:	4639      	mov	r1, r7
 8002102:	4630      	mov	r0, r6
 8002104:	eb04 0903 	add.w	r9, r4, r3
 8002108:	f000 f988 	bl	800241c <_sbrk_r>
 800210c:	4581      	cmp	r9, r0
 800210e:	d142      	bne.n	8002196 <_malloc_r+0xea>
 8002110:	6821      	ldr	r1, [r4, #0]
 8002112:	4630      	mov	r0, r6
 8002114:	1a6d      	subs	r5, r5, r1
 8002116:	4629      	mov	r1, r5
 8002118:	f7ff ffa6 	bl	8002068 <sbrk_aligned>
 800211c:	3001      	adds	r0, #1
 800211e:	d03a      	beq.n	8002196 <_malloc_r+0xea>
 8002120:	6823      	ldr	r3, [r4, #0]
 8002122:	442b      	add	r3, r5
 8002124:	6023      	str	r3, [r4, #0]
 8002126:	f8d8 3000 	ldr.w	r3, [r8]
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	bb62      	cbnz	r2, 8002188 <_malloc_r+0xdc>
 800212e:	f8c8 7000 	str.w	r7, [r8]
 8002132:	e00f      	b.n	8002154 <_malloc_r+0xa8>
 8002134:	6822      	ldr	r2, [r4, #0]
 8002136:	1b52      	subs	r2, r2, r5
 8002138:	d420      	bmi.n	800217c <_malloc_r+0xd0>
 800213a:	2a0b      	cmp	r2, #11
 800213c:	d917      	bls.n	800216e <_malloc_r+0xc2>
 800213e:	1961      	adds	r1, r4, r5
 8002140:	42a3      	cmp	r3, r4
 8002142:	6025      	str	r5, [r4, #0]
 8002144:	bf18      	it	ne
 8002146:	6059      	strne	r1, [r3, #4]
 8002148:	6863      	ldr	r3, [r4, #4]
 800214a:	bf08      	it	eq
 800214c:	f8c8 1000 	streq.w	r1, [r8]
 8002150:	5162      	str	r2, [r4, r5]
 8002152:	604b      	str	r3, [r1, #4]
 8002154:	4630      	mov	r0, r6
 8002156:	f000 f82f 	bl	80021b8 <__malloc_unlock>
 800215a:	f104 000b 	add.w	r0, r4, #11
 800215e:	1d23      	adds	r3, r4, #4
 8002160:	f020 0007 	bic.w	r0, r0, #7
 8002164:	1ac2      	subs	r2, r0, r3
 8002166:	bf1c      	itt	ne
 8002168:	1a1b      	subne	r3, r3, r0
 800216a:	50a3      	strne	r3, [r4, r2]
 800216c:	e7af      	b.n	80020ce <_malloc_r+0x22>
 800216e:	6862      	ldr	r2, [r4, #4]
 8002170:	42a3      	cmp	r3, r4
 8002172:	bf0c      	ite	eq
 8002174:	f8c8 2000 	streq.w	r2, [r8]
 8002178:	605a      	strne	r2, [r3, #4]
 800217a:	e7eb      	b.n	8002154 <_malloc_r+0xa8>
 800217c:	4623      	mov	r3, r4
 800217e:	6864      	ldr	r4, [r4, #4]
 8002180:	e7ae      	b.n	80020e0 <_malloc_r+0x34>
 8002182:	463c      	mov	r4, r7
 8002184:	687f      	ldr	r7, [r7, #4]
 8002186:	e7b6      	b.n	80020f6 <_malloc_r+0x4a>
 8002188:	461a      	mov	r2, r3
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	42a3      	cmp	r3, r4
 800218e:	d1fb      	bne.n	8002188 <_malloc_r+0xdc>
 8002190:	2300      	movs	r3, #0
 8002192:	6053      	str	r3, [r2, #4]
 8002194:	e7de      	b.n	8002154 <_malloc_r+0xa8>
 8002196:	230c      	movs	r3, #12
 8002198:	4630      	mov	r0, r6
 800219a:	6033      	str	r3, [r6, #0]
 800219c:	f000 f80c 	bl	80021b8 <__malloc_unlock>
 80021a0:	e794      	b.n	80020cc <_malloc_r+0x20>
 80021a2:	6005      	str	r5, [r0, #0]
 80021a4:	e7d6      	b.n	8002154 <_malloc_r+0xa8>
 80021a6:	bf00      	nop
 80021a8:	200002b8 	.word	0x200002b8

080021ac <__malloc_lock>:
 80021ac:	4801      	ldr	r0, [pc, #4]	@ (80021b4 <__malloc_lock+0x8>)
 80021ae:	f7ff bf10 	b.w	8001fd2 <__retarget_lock_acquire_recursive>
 80021b2:	bf00      	nop
 80021b4:	200002b0 	.word	0x200002b0

080021b8 <__malloc_unlock>:
 80021b8:	4801      	ldr	r0, [pc, #4]	@ (80021c0 <__malloc_unlock+0x8>)
 80021ba:	f7ff bf0b 	b.w	8001fd4 <__retarget_lock_release_recursive>
 80021be:	bf00      	nop
 80021c0:	200002b0 	.word	0x200002b0

080021c4 <__sflush_r>:
 80021c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80021c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80021ca:	0716      	lsls	r6, r2, #28
 80021cc:	4605      	mov	r5, r0
 80021ce:	460c      	mov	r4, r1
 80021d0:	d454      	bmi.n	800227c <__sflush_r+0xb8>
 80021d2:	684b      	ldr	r3, [r1, #4]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	dc02      	bgt.n	80021de <__sflush_r+0x1a>
 80021d8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80021da:	2b00      	cmp	r3, #0
 80021dc:	dd48      	ble.n	8002270 <__sflush_r+0xac>
 80021de:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80021e0:	2e00      	cmp	r6, #0
 80021e2:	d045      	beq.n	8002270 <__sflush_r+0xac>
 80021e4:	2300      	movs	r3, #0
 80021e6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80021ea:	682f      	ldr	r7, [r5, #0]
 80021ec:	6a21      	ldr	r1, [r4, #32]
 80021ee:	602b      	str	r3, [r5, #0]
 80021f0:	d030      	beq.n	8002254 <__sflush_r+0x90>
 80021f2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80021f4:	89a3      	ldrh	r3, [r4, #12]
 80021f6:	0759      	lsls	r1, r3, #29
 80021f8:	d505      	bpl.n	8002206 <__sflush_r+0x42>
 80021fa:	6863      	ldr	r3, [r4, #4]
 80021fc:	1ad2      	subs	r2, r2, r3
 80021fe:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002200:	b10b      	cbz	r3, 8002206 <__sflush_r+0x42>
 8002202:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002204:	1ad2      	subs	r2, r2, r3
 8002206:	2300      	movs	r3, #0
 8002208:	4628      	mov	r0, r5
 800220a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800220c:	6a21      	ldr	r1, [r4, #32]
 800220e:	47b0      	blx	r6
 8002210:	1c43      	adds	r3, r0, #1
 8002212:	89a3      	ldrh	r3, [r4, #12]
 8002214:	d106      	bne.n	8002224 <__sflush_r+0x60>
 8002216:	6829      	ldr	r1, [r5, #0]
 8002218:	291d      	cmp	r1, #29
 800221a:	d82b      	bhi.n	8002274 <__sflush_r+0xb0>
 800221c:	4a28      	ldr	r2, [pc, #160]	@ (80022c0 <__sflush_r+0xfc>)
 800221e:	40ca      	lsrs	r2, r1
 8002220:	07d6      	lsls	r6, r2, #31
 8002222:	d527      	bpl.n	8002274 <__sflush_r+0xb0>
 8002224:	2200      	movs	r2, #0
 8002226:	6062      	str	r2, [r4, #4]
 8002228:	6922      	ldr	r2, [r4, #16]
 800222a:	04d9      	lsls	r1, r3, #19
 800222c:	6022      	str	r2, [r4, #0]
 800222e:	d504      	bpl.n	800223a <__sflush_r+0x76>
 8002230:	1c42      	adds	r2, r0, #1
 8002232:	d101      	bne.n	8002238 <__sflush_r+0x74>
 8002234:	682b      	ldr	r3, [r5, #0]
 8002236:	b903      	cbnz	r3, 800223a <__sflush_r+0x76>
 8002238:	6560      	str	r0, [r4, #84]	@ 0x54
 800223a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800223c:	602f      	str	r7, [r5, #0]
 800223e:	b1b9      	cbz	r1, 8002270 <__sflush_r+0xac>
 8002240:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002244:	4299      	cmp	r1, r3
 8002246:	d002      	beq.n	800224e <__sflush_r+0x8a>
 8002248:	4628      	mov	r0, r5
 800224a:	f7ff fec5 	bl	8001fd8 <_free_r>
 800224e:	2300      	movs	r3, #0
 8002250:	6363      	str	r3, [r4, #52]	@ 0x34
 8002252:	e00d      	b.n	8002270 <__sflush_r+0xac>
 8002254:	2301      	movs	r3, #1
 8002256:	4628      	mov	r0, r5
 8002258:	47b0      	blx	r6
 800225a:	4602      	mov	r2, r0
 800225c:	1c50      	adds	r0, r2, #1
 800225e:	d1c9      	bne.n	80021f4 <__sflush_r+0x30>
 8002260:	682b      	ldr	r3, [r5, #0]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d0c6      	beq.n	80021f4 <__sflush_r+0x30>
 8002266:	2b1d      	cmp	r3, #29
 8002268:	d001      	beq.n	800226e <__sflush_r+0xaa>
 800226a:	2b16      	cmp	r3, #22
 800226c:	d11d      	bne.n	80022aa <__sflush_r+0xe6>
 800226e:	602f      	str	r7, [r5, #0]
 8002270:	2000      	movs	r0, #0
 8002272:	e021      	b.n	80022b8 <__sflush_r+0xf4>
 8002274:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002278:	b21b      	sxth	r3, r3
 800227a:	e01a      	b.n	80022b2 <__sflush_r+0xee>
 800227c:	690f      	ldr	r7, [r1, #16]
 800227e:	2f00      	cmp	r7, #0
 8002280:	d0f6      	beq.n	8002270 <__sflush_r+0xac>
 8002282:	0793      	lsls	r3, r2, #30
 8002284:	bf18      	it	ne
 8002286:	2300      	movne	r3, #0
 8002288:	680e      	ldr	r6, [r1, #0]
 800228a:	bf08      	it	eq
 800228c:	694b      	ldreq	r3, [r1, #20]
 800228e:	1bf6      	subs	r6, r6, r7
 8002290:	600f      	str	r7, [r1, #0]
 8002292:	608b      	str	r3, [r1, #8]
 8002294:	2e00      	cmp	r6, #0
 8002296:	ddeb      	ble.n	8002270 <__sflush_r+0xac>
 8002298:	4633      	mov	r3, r6
 800229a:	463a      	mov	r2, r7
 800229c:	4628      	mov	r0, r5
 800229e:	6a21      	ldr	r1, [r4, #32]
 80022a0:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80022a4:	47e0      	blx	ip
 80022a6:	2800      	cmp	r0, #0
 80022a8:	dc07      	bgt.n	80022ba <__sflush_r+0xf6>
 80022aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80022ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022b2:	f04f 30ff 	mov.w	r0, #4294967295
 80022b6:	81a3      	strh	r3, [r4, #12]
 80022b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80022ba:	4407      	add	r7, r0
 80022bc:	1a36      	subs	r6, r6, r0
 80022be:	e7e9      	b.n	8002294 <__sflush_r+0xd0>
 80022c0:	20400001 	.word	0x20400001

080022c4 <_fflush_r>:
 80022c4:	b538      	push	{r3, r4, r5, lr}
 80022c6:	690b      	ldr	r3, [r1, #16]
 80022c8:	4605      	mov	r5, r0
 80022ca:	460c      	mov	r4, r1
 80022cc:	b913      	cbnz	r3, 80022d4 <_fflush_r+0x10>
 80022ce:	2500      	movs	r5, #0
 80022d0:	4628      	mov	r0, r5
 80022d2:	bd38      	pop	{r3, r4, r5, pc}
 80022d4:	b118      	cbz	r0, 80022de <_fflush_r+0x1a>
 80022d6:	6a03      	ldr	r3, [r0, #32]
 80022d8:	b90b      	cbnz	r3, 80022de <_fflush_r+0x1a>
 80022da:	f7ff fc95 	bl	8001c08 <__sinit>
 80022de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d0f3      	beq.n	80022ce <_fflush_r+0xa>
 80022e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80022e8:	07d0      	lsls	r0, r2, #31
 80022ea:	d404      	bmi.n	80022f6 <_fflush_r+0x32>
 80022ec:	0599      	lsls	r1, r3, #22
 80022ee:	d402      	bmi.n	80022f6 <_fflush_r+0x32>
 80022f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80022f2:	f7ff fe6e 	bl	8001fd2 <__retarget_lock_acquire_recursive>
 80022f6:	4628      	mov	r0, r5
 80022f8:	4621      	mov	r1, r4
 80022fa:	f7ff ff63 	bl	80021c4 <__sflush_r>
 80022fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002300:	4605      	mov	r5, r0
 8002302:	07da      	lsls	r2, r3, #31
 8002304:	d4e4      	bmi.n	80022d0 <_fflush_r+0xc>
 8002306:	89a3      	ldrh	r3, [r4, #12]
 8002308:	059b      	lsls	r3, r3, #22
 800230a:	d4e1      	bmi.n	80022d0 <_fflush_r+0xc>
 800230c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800230e:	f7ff fe61 	bl	8001fd4 <__retarget_lock_release_recursive>
 8002312:	e7dd      	b.n	80022d0 <_fflush_r+0xc>

08002314 <__swhatbuf_r>:
 8002314:	b570      	push	{r4, r5, r6, lr}
 8002316:	460c      	mov	r4, r1
 8002318:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800231c:	4615      	mov	r5, r2
 800231e:	2900      	cmp	r1, #0
 8002320:	461e      	mov	r6, r3
 8002322:	b096      	sub	sp, #88	@ 0x58
 8002324:	da0c      	bge.n	8002340 <__swhatbuf_r+0x2c>
 8002326:	89a3      	ldrh	r3, [r4, #12]
 8002328:	2100      	movs	r1, #0
 800232a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800232e:	bf14      	ite	ne
 8002330:	2340      	movne	r3, #64	@ 0x40
 8002332:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002336:	2000      	movs	r0, #0
 8002338:	6031      	str	r1, [r6, #0]
 800233a:	602b      	str	r3, [r5, #0]
 800233c:	b016      	add	sp, #88	@ 0x58
 800233e:	bd70      	pop	{r4, r5, r6, pc}
 8002340:	466a      	mov	r2, sp
 8002342:	f000 f849 	bl	80023d8 <_fstat_r>
 8002346:	2800      	cmp	r0, #0
 8002348:	dbed      	blt.n	8002326 <__swhatbuf_r+0x12>
 800234a:	9901      	ldr	r1, [sp, #4]
 800234c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002350:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002354:	4259      	negs	r1, r3
 8002356:	4159      	adcs	r1, r3
 8002358:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800235c:	e7eb      	b.n	8002336 <__swhatbuf_r+0x22>

0800235e <__smakebuf_r>:
 800235e:	898b      	ldrh	r3, [r1, #12]
 8002360:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002362:	079d      	lsls	r5, r3, #30
 8002364:	4606      	mov	r6, r0
 8002366:	460c      	mov	r4, r1
 8002368:	d507      	bpl.n	800237a <__smakebuf_r+0x1c>
 800236a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800236e:	6023      	str	r3, [r4, #0]
 8002370:	6123      	str	r3, [r4, #16]
 8002372:	2301      	movs	r3, #1
 8002374:	6163      	str	r3, [r4, #20]
 8002376:	b003      	add	sp, #12
 8002378:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800237a:	466a      	mov	r2, sp
 800237c:	ab01      	add	r3, sp, #4
 800237e:	f7ff ffc9 	bl	8002314 <__swhatbuf_r>
 8002382:	9f00      	ldr	r7, [sp, #0]
 8002384:	4605      	mov	r5, r0
 8002386:	4639      	mov	r1, r7
 8002388:	4630      	mov	r0, r6
 800238a:	f7ff fe8f 	bl	80020ac <_malloc_r>
 800238e:	b948      	cbnz	r0, 80023a4 <__smakebuf_r+0x46>
 8002390:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002394:	059a      	lsls	r2, r3, #22
 8002396:	d4ee      	bmi.n	8002376 <__smakebuf_r+0x18>
 8002398:	f023 0303 	bic.w	r3, r3, #3
 800239c:	f043 0302 	orr.w	r3, r3, #2
 80023a0:	81a3      	strh	r3, [r4, #12]
 80023a2:	e7e2      	b.n	800236a <__smakebuf_r+0xc>
 80023a4:	89a3      	ldrh	r3, [r4, #12]
 80023a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80023aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80023ae:	81a3      	strh	r3, [r4, #12]
 80023b0:	9b01      	ldr	r3, [sp, #4]
 80023b2:	6020      	str	r0, [r4, #0]
 80023b4:	b15b      	cbz	r3, 80023ce <__smakebuf_r+0x70>
 80023b6:	4630      	mov	r0, r6
 80023b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80023bc:	f000 f81e 	bl	80023fc <_isatty_r>
 80023c0:	b128      	cbz	r0, 80023ce <__smakebuf_r+0x70>
 80023c2:	89a3      	ldrh	r3, [r4, #12]
 80023c4:	f023 0303 	bic.w	r3, r3, #3
 80023c8:	f043 0301 	orr.w	r3, r3, #1
 80023cc:	81a3      	strh	r3, [r4, #12]
 80023ce:	89a3      	ldrh	r3, [r4, #12]
 80023d0:	431d      	orrs	r5, r3
 80023d2:	81a5      	strh	r5, [r4, #12]
 80023d4:	e7cf      	b.n	8002376 <__smakebuf_r+0x18>
	...

080023d8 <_fstat_r>:
 80023d8:	b538      	push	{r3, r4, r5, lr}
 80023da:	2300      	movs	r3, #0
 80023dc:	4d06      	ldr	r5, [pc, #24]	@ (80023f8 <_fstat_r+0x20>)
 80023de:	4604      	mov	r4, r0
 80023e0:	4608      	mov	r0, r1
 80023e2:	4611      	mov	r1, r2
 80023e4:	602b      	str	r3, [r5, #0]
 80023e6:	f7fe fa04 	bl	80007f2 <_fstat>
 80023ea:	1c43      	adds	r3, r0, #1
 80023ec:	d102      	bne.n	80023f4 <_fstat_r+0x1c>
 80023ee:	682b      	ldr	r3, [r5, #0]
 80023f0:	b103      	cbz	r3, 80023f4 <_fstat_r+0x1c>
 80023f2:	6023      	str	r3, [r4, #0]
 80023f4:	bd38      	pop	{r3, r4, r5, pc}
 80023f6:	bf00      	nop
 80023f8:	200002ac 	.word	0x200002ac

080023fc <_isatty_r>:
 80023fc:	b538      	push	{r3, r4, r5, lr}
 80023fe:	2300      	movs	r3, #0
 8002400:	4d05      	ldr	r5, [pc, #20]	@ (8002418 <_isatty_r+0x1c>)
 8002402:	4604      	mov	r4, r0
 8002404:	4608      	mov	r0, r1
 8002406:	602b      	str	r3, [r5, #0]
 8002408:	f7fe f9f8 	bl	80007fc <_isatty>
 800240c:	1c43      	adds	r3, r0, #1
 800240e:	d102      	bne.n	8002416 <_isatty_r+0x1a>
 8002410:	682b      	ldr	r3, [r5, #0]
 8002412:	b103      	cbz	r3, 8002416 <_isatty_r+0x1a>
 8002414:	6023      	str	r3, [r4, #0]
 8002416:	bd38      	pop	{r3, r4, r5, pc}
 8002418:	200002ac 	.word	0x200002ac

0800241c <_sbrk_r>:
 800241c:	b538      	push	{r3, r4, r5, lr}
 800241e:	2300      	movs	r3, #0
 8002420:	4d05      	ldr	r5, [pc, #20]	@ (8002438 <_sbrk_r+0x1c>)
 8002422:	4604      	mov	r4, r0
 8002424:	4608      	mov	r0, r1
 8002426:	602b      	str	r3, [r5, #0]
 8002428:	f7fe f9ec 	bl	8000804 <_sbrk>
 800242c:	1c43      	adds	r3, r0, #1
 800242e:	d102      	bne.n	8002436 <_sbrk_r+0x1a>
 8002430:	682b      	ldr	r3, [r5, #0]
 8002432:	b103      	cbz	r3, 8002436 <_sbrk_r+0x1a>
 8002434:	6023      	str	r3, [r4, #0]
 8002436:	bd38      	pop	{r3, r4, r5, pc}
 8002438:	200002ac 	.word	0x200002ac

0800243c <_init>:
 800243c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800243e:	bf00      	nop
 8002440:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002442:	bc08      	pop	{r3}
 8002444:	469e      	mov	lr, r3
 8002446:	4770      	bx	lr

08002448 <_fini>:
 8002448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800244a:	bf00      	nop
 800244c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800244e:	bc08      	pop	{r3}
 8002450:	469e      	mov	lr, r3
 8002452:	4770      	bx	lr
