{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.07628,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09416,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0237179,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.0237545,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00516515,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.0237545,
	"finish__design__instance__count__class:fill_cell": 275257,
	"finish__design__instance__area__class:fill_cell": 882118,
	"finish__design__instance__count__class:tap_cell": 4624,
	"finish__design__instance__area__class:tap_cell": 1229.98,
	"finish__design__instance__count__class:buffer": 154,
	"finish__design__instance__area__class:buffer": 125.552,
	"finish__design__instance__count__class:clock_buffer": 4641,
	"finish__design__instance__area__class:clock_buffer": 5890.3,
	"finish__design__instance__count__class:timing_repair_buffer": 23182,
	"finish__design__instance__area__class:timing_repair_buffer": 27055.9,
	"finish__design__instance__count__class:inverter": 9091,
	"finish__design__instance__area__class:inverter": 5641.59,
	"finish__design__instance__count__class:clock_inverter": 2528,
	"finish__design__instance__area__class:clock_inverter": 2292.12,
	"finish__design__instance__count__class:sequential_cell": 17329,
	"finish__design__instance__area__class:sequential_cell": 75093.4,
	"finish__design__instance__count__class:multi_input_combinational_cell": 101343,
	"finish__design__instance__area__class:multi_input_combinational_cell": 163033,
	"finish__design__instance__count": 438149,
	"finish__design__instance__area": 1.16248e+06,
	"finish__timing__setup__tns": -10113.9,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": -2.21002,
	"finish__timing__hold__ws": 0.00655909,
	"finish__clock__skew__setup": 1.59641,
	"finish__clock__skew__hold": 0.480659,
	"finish__timing__drv__max_slew_limit": 0.219188,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.252242,
	"finish__timing__drv__max_cap": 6,
	"finish__timing__drv__max_fanout_limit": 16,
	"finish__timing__drv__max_fanout": 12,
	"finish__timing__drv__setup_violation_count": 7112,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0765747,
	"finish__power__switching__total": 0.0516695,
	"finish__power__leakage__total": 0.00624814,
	"finish__power__total": 0.134492,
	"finish__design__io": 1273,
	"finish__design__die__area": 1.21e+06,
	"finish__design__core__area": 1.16248e+06,
	"finish__design__instance__count": 162892,
	"finish__design__instance__area": 280362,
	"finish__design__instance__count__stdcell": 162892,
	"finish__design__instance__area__stdcell": 280362,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.241176,
	"finish__design__instance__utilization__stdcell": 0.241176,
	"finish__design__rows": 769,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 769,
	"finish__design__sites": 4370227,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 4370227,
	"finish__flow__warnings__count": 2,
	"finish__flow__errors__count": 0
}