/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire [10:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [6:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [23:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [20:0] celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_38z;
  reg [22:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [11:0] celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire [4:0] celloutsig_0_46z;
  wire [2:0] celloutsig_0_49z;
  wire [3:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_52z;
  wire [10:0] celloutsig_0_53z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire [9:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire [13:0] celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = ~celloutsig_0_7z;
  assign celloutsig_0_18z = ~((celloutsig_0_10z | celloutsig_0_5z) & celloutsig_0_12z[0]);
  assign celloutsig_0_16z = celloutsig_0_7z ^ celloutsig_0_15z[1];
  assign celloutsig_0_27z = celloutsig_0_11z[3] ^ celloutsig_0_15z[3];
  assign celloutsig_0_10z = ~(celloutsig_0_1z ^ celloutsig_0_6z[1]);
  assign celloutsig_0_24z = ~(celloutsig_0_16z ^ celloutsig_0_19z);
  assign celloutsig_0_30z = ~(celloutsig_0_12z[1] ^ celloutsig_0_0z[3]);
  assign celloutsig_0_52z = { celloutsig_0_13z[5:3], celloutsig_0_35z, celloutsig_0_46z } + { celloutsig_0_26z[20:18], celloutsig_0_45z, celloutsig_0_49z, celloutsig_0_29z, celloutsig_0_40z };
  assign celloutsig_1_6z = { in_data[191:190], celloutsig_1_4z } + { celloutsig_1_5z[11:6], celloutsig_1_1z };
  assign celloutsig_0_20z = in_data[33:27] + { celloutsig_0_15z[6:1], celloutsig_0_9z };
  assign celloutsig_1_10z = celloutsig_1_5z[7:0] & celloutsig_1_5z[7:0];
  assign celloutsig_0_13z = celloutsig_0_3z[19:9] & { celloutsig_0_6z[3:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_15z = { in_data[59:56], celloutsig_0_12z } & { celloutsig_0_13z[8:3], celloutsig_0_10z };
  assign celloutsig_0_21z = celloutsig_0_3z[15:13] & celloutsig_0_6z[4:2];
  assign celloutsig_0_5z = { in_data[94:69], celloutsig_0_1z } === in_data[38:12];
  assign celloutsig_0_19z = celloutsig_0_0z[4:1] === in_data[70:67];
  assign celloutsig_0_40z = celloutsig_0_31z[16:14] >= celloutsig_0_14z[5:3];
  assign celloutsig_1_11z = celloutsig_1_1z[2:0] >= celloutsig_1_5z[8:6];
  assign celloutsig_0_25z = celloutsig_0_14z[4:2] >= in_data[2:0];
  assign celloutsig_1_17z = celloutsig_1_7z[6:1] % { 1'h1, celloutsig_1_5z[5:1] };
  assign celloutsig_1_18z = in_data[154:151] % { 1'h1, celloutsig_1_17z[4:2] };
  assign celloutsig_0_26z = { celloutsig_0_0z[2:0], celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_20z } % { 1'h1, celloutsig_0_13z[4:2], celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_1z, celloutsig_0_22z };
  assign celloutsig_0_49z = { celloutsig_0_3z[2:1], celloutsig_0_38z } * celloutsig_0_0z[5:3];
  assign celloutsig_1_1z = in_data[185:181] * celloutsig_1_0z[8:4];
  assign celloutsig_0_6z = in_data[59:55] * { in_data[68:65], celloutsig_0_2z };
  assign celloutsig_1_12z = celloutsig_1_10z[4:0] * { celloutsig_1_6z[10:7], celloutsig_1_11z };
  assign celloutsig_1_19z = celloutsig_1_5z[10:1] * { celloutsig_1_14z[5:1], celloutsig_1_12z };
  assign celloutsig_0_8z = in_data[40:36] * celloutsig_0_6z;
  assign celloutsig_0_38z = celloutsig_0_3z[9:5] != { celloutsig_0_18z, celloutsig_0_4z };
  assign celloutsig_0_28z = { celloutsig_0_3z[14:10], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_17z } != { celloutsig_0_13z[4:0], celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_17z, celloutsig_0_22z, celloutsig_0_1z, celloutsig_0_24z, celloutsig_0_8z };
  assign celloutsig_0_0z = ~ in_data[35:27];
  assign celloutsig_0_46z = ~ celloutsig_0_43z[8:4];
  assign celloutsig_0_4z = ~ { in_data[3:1], celloutsig_0_2z };
  assign celloutsig_1_14z = ~ { celloutsig_1_6z[7:3], celloutsig_1_1z };
  assign celloutsig_0_14z = ~ celloutsig_0_0z[6:0];
  assign celloutsig_0_41z = & { celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_7z = & { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z[1:0] };
  assign celloutsig_1_3z = celloutsig_1_0z[7] & celloutsig_1_1z[1];
  assign celloutsig_0_17z = celloutsig_0_16z & celloutsig_0_14z[5];
  assign celloutsig_0_53z = { celloutsig_0_30z, celloutsig_0_12z, celloutsig_0_9z, celloutsig_0_49z, celloutsig_0_24z, celloutsig_0_19z, celloutsig_0_9z } >> { celloutsig_0_15z[3:2], celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_0z, celloutsig_1_2z } >> in_data[147:134];
  assign celloutsig_0_12z = { celloutsig_0_3z[21:20], celloutsig_0_7z } >> { celloutsig_0_11z[2:1], celloutsig_0_2z };
  assign celloutsig_0_23z = { celloutsig_0_20z[6:4], celloutsig_0_19z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_2z, celloutsig_0_21z, celloutsig_0_1z } >> { celloutsig_0_20z[1], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[123:115] <<< in_data[145:137];
  assign celloutsig_1_4z = { celloutsig_1_0z[6:1], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } <<< { in_data[111:108], celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_0z[8:6], celloutsig_0_9z } <<< celloutsig_0_0z[5:2];
  assign celloutsig_0_43z = { celloutsig_0_26z[19:12], celloutsig_0_11z } - { celloutsig_0_41z, celloutsig_0_9z, celloutsig_0_29z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_30z, celloutsig_0_22z, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_24z };
  assign celloutsig_1_2z = celloutsig_1_1z - in_data[122:118];
  assign celloutsig_1_7z = celloutsig_1_4z[8:1] - in_data[177:170];
  assign celloutsig_0_35z = ~((celloutsig_0_9z & celloutsig_0_31z[15]) | celloutsig_0_30z);
  assign celloutsig_0_45z = ~((celloutsig_0_6z[4] & celloutsig_0_26z[7]) | celloutsig_0_14z[4]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[5] & celloutsig_0_0z[6]) | celloutsig_0_0z[3]);
  assign celloutsig_0_22z = ~((celloutsig_0_21z[1] & celloutsig_0_16z) | celloutsig_0_10z);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[0] & in_data[3]) | celloutsig_0_0z[0]);
  assign celloutsig_0_29z = ~((celloutsig_0_23z[10] & celloutsig_0_22z) | celloutsig_0_5z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 23'h000000;
    else if (celloutsig_1_18z[0]) celloutsig_0_3z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_31z = 21'h000000;
    else if (!clkin_data[0]) celloutsig_0_31z = { celloutsig_0_26z[11:9], celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_28z, celloutsig_0_30z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_27z };
  assign { out_data[131:128], out_data[105:96], out_data[40:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_52z, celloutsig_0_53z };
endmodule
