#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xb78980 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xb78b10 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xb6b2d0 .functor NOT 1, L_0xbc85d0, C4<0>, C4<0>, C4<0>;
L_0xbc83b0 .functor XOR 2, L_0xbc8250, L_0xbc8310, C4<00>, C4<00>;
L_0xbc84c0 .functor XOR 2, L_0xbc83b0, L_0xbc8420, C4<00>, C4<00>;
v0xbc3790_0 .net *"_ivl_10", 1 0, L_0xbc8420;  1 drivers
v0xbc3890_0 .net *"_ivl_12", 1 0, L_0xbc84c0;  1 drivers
v0xbc3970_0 .net *"_ivl_2", 1 0, L_0xbc6b50;  1 drivers
v0xbc3a30_0 .net *"_ivl_4", 1 0, L_0xbc8250;  1 drivers
v0xbc3b10_0 .net *"_ivl_6", 1 0, L_0xbc8310;  1 drivers
v0xbc3c40_0 .net *"_ivl_8", 1 0, L_0xbc83b0;  1 drivers
v0xbc3d20_0 .net "a", 0 0, v0xbc0460_0;  1 drivers
v0xbc3dc0_0 .net "b", 0 0, v0xbc0500_0;  1 drivers
v0xbc3e60_0 .net "c", 0 0, v0xbc05a0_0;  1 drivers
v0xbc3f00_0 .var "clk", 0 0;
v0xbc3fa0_0 .net "d", 0 0, v0xbc06e0_0;  1 drivers
v0xbc4040_0 .net "out_pos_dut", 0 0, L_0xbc7fa0;  1 drivers
v0xbc40e0_0 .net "out_pos_ref", 0 0, L_0xbc5610;  1 drivers
v0xbc4180_0 .net "out_sop_dut", 0 0, L_0xbc6570;  1 drivers
v0xbc4220_0 .net "out_sop_ref", 0 0, L_0xb9ac10;  1 drivers
v0xbc42c0_0 .var/2u "stats1", 223 0;
v0xbc4360_0 .var/2u "strobe", 0 0;
v0xbc4400_0 .net "tb_match", 0 0, L_0xbc85d0;  1 drivers
v0xbc44d0_0 .net "tb_mismatch", 0 0, L_0xb6b2d0;  1 drivers
v0xbc4570_0 .net "wavedrom_enable", 0 0, v0xbc09b0_0;  1 drivers
v0xbc4640_0 .net "wavedrom_title", 511 0, v0xbc0a50_0;  1 drivers
L_0xbc6b50 .concat [ 1 1 0 0], L_0xbc5610, L_0xb9ac10;
L_0xbc8250 .concat [ 1 1 0 0], L_0xbc5610, L_0xb9ac10;
L_0xbc8310 .concat [ 1 1 0 0], L_0xbc7fa0, L_0xbc6570;
L_0xbc8420 .concat [ 1 1 0 0], L_0xbc5610, L_0xb9ac10;
L_0xbc85d0 .cmp/eeq 2, L_0xbc6b50, L_0xbc84c0;
S_0xb78ca0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xb78b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xb6b6b0 .functor AND 1, v0xbc05a0_0, v0xbc06e0_0, C4<1>, C4<1>;
L_0xb6ba90 .functor NOT 1, v0xbc0460_0, C4<0>, C4<0>, C4<0>;
L_0xb6be70 .functor NOT 1, v0xbc0500_0, C4<0>, C4<0>, C4<0>;
L_0xb6c0f0 .functor AND 1, L_0xb6ba90, L_0xb6be70, C4<1>, C4<1>;
L_0xb83620 .functor AND 1, L_0xb6c0f0, v0xbc05a0_0, C4<1>, C4<1>;
L_0xb9ac10 .functor OR 1, L_0xb6b6b0, L_0xb83620, C4<0>, C4<0>;
L_0xbc4a90 .functor NOT 1, v0xbc0500_0, C4<0>, C4<0>, C4<0>;
L_0xbc4b00 .functor OR 1, L_0xbc4a90, v0xbc06e0_0, C4<0>, C4<0>;
L_0xbc4c10 .functor AND 1, v0xbc05a0_0, L_0xbc4b00, C4<1>, C4<1>;
L_0xbc4cd0 .functor NOT 1, v0xbc0460_0, C4<0>, C4<0>, C4<0>;
L_0xbc4da0 .functor OR 1, L_0xbc4cd0, v0xbc0500_0, C4<0>, C4<0>;
L_0xbc4e10 .functor AND 1, L_0xbc4c10, L_0xbc4da0, C4<1>, C4<1>;
L_0xbc4f90 .functor NOT 1, v0xbc0500_0, C4<0>, C4<0>, C4<0>;
L_0xbc5000 .functor OR 1, L_0xbc4f90, v0xbc06e0_0, C4<0>, C4<0>;
L_0xbc4f20 .functor AND 1, v0xbc05a0_0, L_0xbc5000, C4<1>, C4<1>;
L_0xbc5190 .functor NOT 1, v0xbc0460_0, C4<0>, C4<0>, C4<0>;
L_0xbc5290 .functor OR 1, L_0xbc5190, v0xbc06e0_0, C4<0>, C4<0>;
L_0xbc5350 .functor AND 1, L_0xbc4f20, L_0xbc5290, C4<1>, C4<1>;
L_0xbc5500 .functor XNOR 1, L_0xbc4e10, L_0xbc5350, C4<0>, C4<0>;
v0xb6ac00_0 .net *"_ivl_0", 0 0, L_0xb6b6b0;  1 drivers
v0xb6b000_0 .net *"_ivl_12", 0 0, L_0xbc4a90;  1 drivers
v0xb6b3e0_0 .net *"_ivl_14", 0 0, L_0xbc4b00;  1 drivers
v0xb6b7c0_0 .net *"_ivl_16", 0 0, L_0xbc4c10;  1 drivers
v0xb6bba0_0 .net *"_ivl_18", 0 0, L_0xbc4cd0;  1 drivers
v0xb6bf80_0 .net *"_ivl_2", 0 0, L_0xb6ba90;  1 drivers
v0xb6c200_0 .net *"_ivl_20", 0 0, L_0xbc4da0;  1 drivers
v0xbbe9d0_0 .net *"_ivl_24", 0 0, L_0xbc4f90;  1 drivers
v0xbbeab0_0 .net *"_ivl_26", 0 0, L_0xbc5000;  1 drivers
v0xbbeb90_0 .net *"_ivl_28", 0 0, L_0xbc4f20;  1 drivers
v0xbbec70_0 .net *"_ivl_30", 0 0, L_0xbc5190;  1 drivers
v0xbbed50_0 .net *"_ivl_32", 0 0, L_0xbc5290;  1 drivers
v0xbbee30_0 .net *"_ivl_36", 0 0, L_0xbc5500;  1 drivers
L_0x7f17d93ce018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xbbeef0_0 .net *"_ivl_38", 0 0, L_0x7f17d93ce018;  1 drivers
v0xbbefd0_0 .net *"_ivl_4", 0 0, L_0xb6be70;  1 drivers
v0xbbf0b0_0 .net *"_ivl_6", 0 0, L_0xb6c0f0;  1 drivers
v0xbbf190_0 .net *"_ivl_8", 0 0, L_0xb83620;  1 drivers
v0xbbf270_0 .net "a", 0 0, v0xbc0460_0;  alias, 1 drivers
v0xbbf330_0 .net "b", 0 0, v0xbc0500_0;  alias, 1 drivers
v0xbbf3f0_0 .net "c", 0 0, v0xbc05a0_0;  alias, 1 drivers
v0xbbf4b0_0 .net "d", 0 0, v0xbc06e0_0;  alias, 1 drivers
v0xbbf570_0 .net "out_pos", 0 0, L_0xbc5610;  alias, 1 drivers
v0xbbf630_0 .net "out_sop", 0 0, L_0xb9ac10;  alias, 1 drivers
v0xbbf6f0_0 .net "pos0", 0 0, L_0xbc4e10;  1 drivers
v0xbbf7b0_0 .net "pos1", 0 0, L_0xbc5350;  1 drivers
L_0xbc5610 .functor MUXZ 1, L_0x7f17d93ce018, L_0xbc4e10, L_0xbc5500, C4<>;
S_0xbbf930 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xb78b10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xbc0460_0 .var "a", 0 0;
v0xbc0500_0 .var "b", 0 0;
v0xbc05a0_0 .var "c", 0 0;
v0xbc0640_0 .net "clk", 0 0, v0xbc3f00_0;  1 drivers
v0xbc06e0_0 .var "d", 0 0;
v0xbc07d0_0 .var/2u "fail", 0 0;
v0xbc0870_0 .var/2u "fail1", 0 0;
v0xbc0910_0 .net "tb_match", 0 0, L_0xbc85d0;  alias, 1 drivers
v0xbc09b0_0 .var "wavedrom_enable", 0 0;
v0xbc0a50_0 .var "wavedrom_title", 511 0;
E_0xb772f0/0 .event negedge, v0xbc0640_0;
E_0xb772f0/1 .event posedge, v0xbc0640_0;
E_0xb772f0 .event/or E_0xb772f0/0, E_0xb772f0/1;
S_0xbbfc60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xbbf930;
 .timescale -12 -12;
v0xbbfea0_0 .var/2s "i", 31 0;
E_0xb77190 .event posedge, v0xbc0640_0;
S_0xbbffa0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xbbf930;
 .timescale -12 -12;
v0xbc01a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xbc0280 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xbbf930;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xbc0c30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xb78b10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xbc57c0 .functor NOT 1, v0xbc0460_0, C4<0>, C4<0>, C4<0>;
L_0xbc5850 .functor NOT 1, v0xbc0500_0, C4<0>, C4<0>, C4<0>;
L_0xbc59f0 .functor AND 1, L_0xbc57c0, L_0xbc5850, C4<1>, C4<1>;
L_0xbc5b00 .functor AND 1, L_0xbc59f0, v0xbc05a0_0, C4<1>, C4<1>;
L_0xbc5d00 .functor NOT 1, v0xbc06e0_0, C4<0>, C4<0>, C4<0>;
L_0xbc5e80 .functor AND 1, L_0xbc5b00, L_0xbc5d00, C4<1>, C4<1>;
L_0xbc5fd0 .functor NOT 1, v0xbc0460_0, C4<0>, C4<0>, C4<0>;
L_0xbc6150 .functor AND 1, L_0xbc5fd0, v0xbc0500_0, C4<1>, C4<1>;
L_0xbc6260 .functor AND 1, L_0xbc6150, v0xbc05a0_0, C4<1>, C4<1>;
L_0xbc6320 .functor AND 1, L_0xbc6260, v0xbc06e0_0, C4<1>, C4<1>;
L_0xbc6440 .functor OR 1, L_0xbc5e80, L_0xbc6320, C4<0>, C4<0>;
L_0xbc6500 .functor AND 1, v0xbc0460_0, v0xbc0500_0, C4<1>, C4<1>;
L_0xbc65e0 .functor AND 1, L_0xbc6500, v0xbc05a0_0, C4<1>, C4<1>;
L_0xbc66a0 .functor AND 1, L_0xbc65e0, v0xbc06e0_0, C4<1>, C4<1>;
L_0xbc6570 .functor OR 1, L_0xbc6440, L_0xbc66a0, C4<0>, C4<0>;
L_0xbc68d0 .functor NOT 1, v0xbc0460_0, C4<0>, C4<0>, C4<0>;
L_0xbc69d0 .functor NOT 1, v0xbc0500_0, C4<0>, C4<0>, C4<0>;
L_0xbc6a40 .functor OR 1, L_0xbc68d0, L_0xbc69d0, C4<0>, C4<0>;
L_0xbc6bf0 .functor OR 1, L_0xbc6a40, v0xbc05a0_0, C4<0>, C4<0>;
L_0xbc6cb0 .functor OR 1, L_0xbc6bf0, v0xbc06e0_0, C4<0>, C4<0>;
L_0xbc6e20 .functor NOT 1, v0xbc0460_0, C4<0>, C4<0>, C4<0>;
L_0xbc6e90 .functor OR 1, L_0xbc6e20, v0xbc0500_0, C4<0>, C4<0>;
L_0xbc7010 .functor NOT 1, v0xbc05a0_0, C4<0>, C4<0>, C4<0>;
L_0xbc7080 .functor OR 1, L_0xbc6e90, L_0xbc7010, C4<0>, C4<0>;
L_0xbc7260 .functor AND 1, L_0xbc6cb0, L_0xbc7080, C4<1>, C4<1>;
L_0xbc7370 .functor NOT 1, v0xbc0460_0, C4<0>, C4<0>, C4<0>;
L_0xbc74c0 .functor OR 1, L_0xbc7370, v0xbc0500_0, C4<0>, C4<0>;
L_0xbc7580 .functor OR 1, L_0xbc74c0, v0xbc06e0_0, C4<0>, C4<0>;
L_0xbc7730 .functor AND 1, L_0xbc7260, L_0xbc7580, C4<1>, C4<1>;
L_0xbc7840 .functor NOT 1, v0xbc0500_0, C4<0>, C4<0>, C4<0>;
L_0xbc79b0 .functor OR 1, v0xbc0460_0, L_0xbc7840, C4<0>, C4<0>;
L_0xbc7a70 .functor NOT 1, v0xbc05a0_0, C4<0>, C4<0>, C4<0>;
L_0xbc7bf0 .functor OR 1, L_0xbc79b0, L_0xbc7a70, C4<0>, C4<0>;
L_0xbc7d00 .functor NOT 1, v0xbc06e0_0, C4<0>, C4<0>, C4<0>;
L_0xbc7e90 .functor OR 1, L_0xbc7bf0, L_0xbc7d00, C4<0>, C4<0>;
L_0xbc7fa0 .functor AND 1, L_0xbc7730, L_0xbc7e90, C4<1>, C4<1>;
v0xbc0df0_0 .net *"_ivl_0", 0 0, L_0xbc57c0;  1 drivers
v0xbc0ed0_0 .net *"_ivl_10", 0 0, L_0xbc5e80;  1 drivers
v0xbc0fb0_0 .net *"_ivl_12", 0 0, L_0xbc5fd0;  1 drivers
v0xbc10a0_0 .net *"_ivl_14", 0 0, L_0xbc6150;  1 drivers
v0xbc1180_0 .net *"_ivl_16", 0 0, L_0xbc6260;  1 drivers
v0xbc12b0_0 .net *"_ivl_18", 0 0, L_0xbc6320;  1 drivers
v0xbc1390_0 .net *"_ivl_2", 0 0, L_0xbc5850;  1 drivers
v0xbc1470_0 .net *"_ivl_20", 0 0, L_0xbc6440;  1 drivers
v0xbc1550_0 .net *"_ivl_22", 0 0, L_0xbc6500;  1 drivers
v0xbc16c0_0 .net *"_ivl_24", 0 0, L_0xbc65e0;  1 drivers
v0xbc17a0_0 .net *"_ivl_26", 0 0, L_0xbc66a0;  1 drivers
v0xbc1880_0 .net *"_ivl_30", 0 0, L_0xbc68d0;  1 drivers
v0xbc1960_0 .net *"_ivl_32", 0 0, L_0xbc69d0;  1 drivers
v0xbc1a40_0 .net *"_ivl_34", 0 0, L_0xbc6a40;  1 drivers
v0xbc1b20_0 .net *"_ivl_36", 0 0, L_0xbc6bf0;  1 drivers
v0xbc1c00_0 .net *"_ivl_38", 0 0, L_0xbc6cb0;  1 drivers
v0xbc1ce0_0 .net *"_ivl_4", 0 0, L_0xbc59f0;  1 drivers
v0xbc1ed0_0 .net *"_ivl_40", 0 0, L_0xbc6e20;  1 drivers
v0xbc1fb0_0 .net *"_ivl_42", 0 0, L_0xbc6e90;  1 drivers
v0xbc2090_0 .net *"_ivl_44", 0 0, L_0xbc7010;  1 drivers
v0xbc2170_0 .net *"_ivl_46", 0 0, L_0xbc7080;  1 drivers
v0xbc2250_0 .net *"_ivl_48", 0 0, L_0xbc7260;  1 drivers
v0xbc2330_0 .net *"_ivl_50", 0 0, L_0xbc7370;  1 drivers
v0xbc2410_0 .net *"_ivl_52", 0 0, L_0xbc74c0;  1 drivers
v0xbc24f0_0 .net *"_ivl_54", 0 0, L_0xbc7580;  1 drivers
v0xbc25d0_0 .net *"_ivl_56", 0 0, L_0xbc7730;  1 drivers
v0xbc26b0_0 .net *"_ivl_58", 0 0, L_0xbc7840;  1 drivers
v0xbc2790_0 .net *"_ivl_6", 0 0, L_0xbc5b00;  1 drivers
v0xbc2870_0 .net *"_ivl_60", 0 0, L_0xbc79b0;  1 drivers
v0xbc2950_0 .net *"_ivl_62", 0 0, L_0xbc7a70;  1 drivers
v0xbc2a30_0 .net *"_ivl_64", 0 0, L_0xbc7bf0;  1 drivers
v0xbc2b10_0 .net *"_ivl_66", 0 0, L_0xbc7d00;  1 drivers
v0xbc2bf0_0 .net *"_ivl_68", 0 0, L_0xbc7e90;  1 drivers
v0xbc2ee0_0 .net *"_ivl_8", 0 0, L_0xbc5d00;  1 drivers
v0xbc2fc0_0 .net "a", 0 0, v0xbc0460_0;  alias, 1 drivers
v0xbc3060_0 .net "b", 0 0, v0xbc0500_0;  alias, 1 drivers
v0xbc3150_0 .net "c", 0 0, v0xbc05a0_0;  alias, 1 drivers
v0xbc3240_0 .net "d", 0 0, v0xbc06e0_0;  alias, 1 drivers
v0xbc3330_0 .net "out_pos", 0 0, L_0xbc7fa0;  alias, 1 drivers
v0xbc33f0_0 .net "out_sop", 0 0, L_0xbc6570;  alias, 1 drivers
S_0xbc3570 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xb78b10;
 .timescale -12 -12;
E_0xb609f0 .event anyedge, v0xbc4360_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xbc4360_0;
    %nor/r;
    %assign/vec4 v0xbc4360_0, 0;
    %wait E_0xb609f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xbbf930;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc07d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc0870_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xbbf930;
T_4 ;
    %wait E_0xb772f0;
    %load/vec4 v0xbc0910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xbc07d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xbbf930;
T_5 ;
    %wait E_0xb77190;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc06e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0500_0, 0;
    %assign/vec4 v0xbc0460_0, 0;
    %wait E_0xb77190;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc06e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0500_0, 0;
    %assign/vec4 v0xbc0460_0, 0;
    %wait E_0xb77190;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc06e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0500_0, 0;
    %assign/vec4 v0xbc0460_0, 0;
    %wait E_0xb77190;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc06e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0500_0, 0;
    %assign/vec4 v0xbc0460_0, 0;
    %wait E_0xb77190;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc06e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0500_0, 0;
    %assign/vec4 v0xbc0460_0, 0;
    %wait E_0xb77190;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc06e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0500_0, 0;
    %assign/vec4 v0xbc0460_0, 0;
    %wait E_0xb77190;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc06e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0500_0, 0;
    %assign/vec4 v0xbc0460_0, 0;
    %wait E_0xb77190;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc06e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0500_0, 0;
    %assign/vec4 v0xbc0460_0, 0;
    %wait E_0xb77190;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc06e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0500_0, 0;
    %assign/vec4 v0xbc0460_0, 0;
    %wait E_0xb77190;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc06e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0500_0, 0;
    %assign/vec4 v0xbc0460_0, 0;
    %wait E_0xb77190;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc06e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0500_0, 0;
    %assign/vec4 v0xbc0460_0, 0;
    %wait E_0xb77190;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xbc06e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0500_0, 0;
    %assign/vec4 v0xbc0460_0, 0;
    %wait E_0xb77190;
    %load/vec4 v0xbc07d0_0;
    %store/vec4 v0xbc0870_0, 0, 1;
    %fork t_1, S_0xbbfc60;
    %jmp t_0;
    .scope S_0xbbfc60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xbbfea0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xbbfea0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xb77190;
    %load/vec4 v0xbbfea0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xbc06e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0500_0, 0;
    %assign/vec4 v0xbc0460_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbbfea0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xbbfea0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xbbf930;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xb772f0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xbc06e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc05a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xbc0500_0, 0;
    %assign/vec4 v0xbc0460_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xbc07d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xbc0870_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xb78b10;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc3f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xbc4360_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xb78b10;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xbc3f00_0;
    %inv;
    %store/vec4 v0xbc3f00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xb78b10;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xbc0640_0, v0xbc44d0_0, v0xbc3d20_0, v0xbc3dc0_0, v0xbc3e60_0, v0xbc3fa0_0, v0xbc4220_0, v0xbc4180_0, v0xbc40e0_0, v0xbc4040_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xb78b10;
T_9 ;
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xb78b10;
T_10 ;
    %wait E_0xb772f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbc42c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc42c0_0, 4, 32;
    %load/vec4 v0xbc4400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc42c0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xbc42c0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc42c0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xbc4220_0;
    %load/vec4 v0xbc4220_0;
    %load/vec4 v0xbc4180_0;
    %xor;
    %load/vec4 v0xbc4220_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc42c0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc42c0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xbc40e0_0;
    %load/vec4 v0xbc40e0_0;
    %load/vec4 v0xbc4040_0;
    %xor;
    %load/vec4 v0xbc40e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc42c0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xbc42c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xbc42c0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter1/response1/top_module.sv";
