INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/oumuamua.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module converter
INFO: [VRFC 10-311] analyzing module sign
INFO: [VRFC 10-311] analyzing module extraction
INFO: [VRFC 10-311] analyzing module round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/izingnot/LAB2/project_2/project_2.srcs/sources_1/new/tb1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb1
