/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [24:0] _03_;
  wire [35:0] _04_;
  wire [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_21z;
  wire [13:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [14:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [13:0] celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire [2:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [52:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = celloutsig_0_8z[1] ? celloutsig_0_6z : celloutsig_0_5z;
  assign celloutsig_1_9z = ~(celloutsig_1_5z | celloutsig_1_4z);
  assign celloutsig_1_14z = ~(_00_ | celloutsig_1_12z[5]);
  assign celloutsig_0_14z = ~(celloutsig_0_13z[4] | celloutsig_0_6z);
  assign celloutsig_1_8z = ~in_data[112];
  assign celloutsig_0_17z = ~_01_;
  assign celloutsig_1_7z = ~((in_data[153] | celloutsig_1_6z[1]) & (celloutsig_1_2z[0] | celloutsig_1_3z[2]));
  assign celloutsig_0_6z = _02_ ^ celloutsig_0_0z[2];
  reg [24:0] _13_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 25'h0000000;
    else _13_ <= { celloutsig_1_0z[5:4], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_7z };
  assign { _03_[24:5], _00_, _03_[3:0] } = _13_;
  reg [35:0] _14_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _14_ <= 36'h000000000;
    else _14_ <= in_data[90:55];
  assign { _04_[35:30], _02_, _04_[28:12], _01_, _04_[10:0] } = _14_;
  assign celloutsig_0_2z = _04_[26:12] / { 1'h1, in_data[36:23] };
  assign celloutsig_1_18z = celloutsig_1_0z[10:8] / { 1'h1, celloutsig_1_7z, celloutsig_1_16z };
  assign celloutsig_0_8z = { celloutsig_0_3z, celloutsig_0_7z } / { 1'h1, celloutsig_0_7z[2:1], in_data[0] };
  assign celloutsig_1_2z = celloutsig_1_0z[15:13] / { 1'h1, celloutsig_1_0z[7:6] };
  assign celloutsig_0_3z = { _04_[15:12], _01_, _04_[10:4] } === { _04_[14:12], _01_, _04_[10:3] };
  assign celloutsig_0_10z = { celloutsig_0_0z[3:1], celloutsig_0_0z } === in_data[53:44];
  assign celloutsig_0_25z = { celloutsig_0_13z[2:0], celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_10z } === { _04_[9:2], celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_1_4z = celloutsig_1_2z === celloutsig_1_3z;
  assign celloutsig_1_5z = { celloutsig_1_1z[16:15], celloutsig_1_3z } === { celloutsig_1_1z[36:35], celloutsig_1_2z };
  assign celloutsig_1_16z = celloutsig_1_1z[32:29] >= { celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_19z = { celloutsig_0_18z[3], celloutsig_0_8z } >= celloutsig_0_0z[6:2];
  assign celloutsig_1_12z = celloutsig_1_0z[13:8] % { 1'h1, celloutsig_1_1z[36:34], celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z } % { 1'h1, celloutsig_0_0z[3:2] };
  assign celloutsig_1_17z = { in_data[178:177], celloutsig_1_3z } * { celloutsig_1_1z[43:40], celloutsig_1_7z };
  assign celloutsig_0_13z = { in_data[14:11], celloutsig_0_6z } * _04_[8:4];
  assign celloutsig_0_18z = { celloutsig_0_9z[0], celloutsig_0_7z } * celloutsig_0_8z;
  assign celloutsig_1_1z = in_data[152:100] * in_data[179:127];
  assign celloutsig_1_19z = celloutsig_1_2z[0] ? { in_data[111:107], celloutsig_1_17z } : { celloutsig_1_1z[13:12], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_4z = ~ in_data[59:51];
  assign celloutsig_0_21z = { celloutsig_0_0z[0], celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_17z, celloutsig_0_17z } | { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_6z = in_data[129:127] | in_data[129:127];
  assign celloutsig_0_5z = ~^ celloutsig_0_4z[5:3];
  assign celloutsig_0_11z = ~^ { celloutsig_0_4z[6:3], celloutsig_0_6z };
  assign celloutsig_0_15z = ~^ celloutsig_0_2z[11:0];
  assign celloutsig_0_0z = in_data[60:54] - in_data[55:49];
  assign celloutsig_0_9z = { celloutsig_0_7z[2], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z } - in_data[89:76];
  assign celloutsig_1_0z = in_data[166:150] - in_data[184:168];
  assign celloutsig_0_24z = { _04_[16:12], _01_, _04_[10:5], celloutsig_0_17z, celloutsig_0_15z } ^ in_data[34:21];
  assign celloutsig_1_3z = celloutsig_1_2z ^ celloutsig_1_0z[5:3];
  assign _03_[4] = _00_;
  assign { _04_[29], _04_[11] } = { _02_, _01_ };
  assign { out_data[130:128], out_data[105:96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
