[options]
isa rv32i

[depth]
insn            20
reg       15    32
pc_fwd    10    32
pc_bwd    10    32
causal    10    32

[defines]
`define RISCV_FORMAL_ALIGNED_MEM

[script-sources]
read_verilog -sv /home/davos/eda/riscv-formal/cores/veldt/wrapper.sv
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Core_calcRamAddr.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Core_core21.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Core_coreT.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Instr_parseInstr.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/Regs_regBank.v
read_verilog /home/davos/eda/clash/veldt/verilog/VeldtFV/VeldtFV/VeldtFV.v
