

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Fri May 18 16:31:18 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        hog_svm_fpga
* Solution:       hog_svm_fpga
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.56|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+------+------+----------+
    |    Latency    |   Interval  | Pipeline |
    |  min  |  max  |  min |  max |   Type   |
    +-------+-------+------+------+----------+
    |  27210|  27210|  9922|  9922| dataflow |
    +-------+-------+------+------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+------+------+------+------+---------+
        |                      |                   |   Latency   |   Interval  | Pipeline|
        |       Instance       |       Module      |  min |  max |  min |  max |   Type  |
        +----------------------+-------------------+------+------+------+------+---------+
        |compute_blocks_U0     |compute_blocks     |  3382|  3382|  3382|  3382|   none  |
        |compute_gradients_U0  |compute_gradients  |  8197|  8197|  8197|  8197|   none  |
        |compute_cells_U0      |compute_cells      |  9921|  9921|  9921|  9921|   none  |
        |Loop_1_proc_U0        |Loop_1_proc        |  2177|  2177|  2177|  2177|   none  |
        |Loop_2_proc_U0        |Loop_2_proc        |  3529|  3529|  3529|  3529|   none  |
        +----------------------+-------------------+------+------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|     24|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|     35|   7481|  13870|
|Memory           |       19|      -|      0|      0|
|Multiplexer      |        -|      -|      -|     36|
|Register         |        -|      -|      5|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       19|     35|   7486|  13930|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       15|     43|     21|     79|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+-------+------+-------+
    |       Instance       |       Module      | BRAM_18K| DSP48E|  FF  |  LUT  |
    +----------------------+-------------------+---------+-------+------+-------+
    |Loop_1_proc_U0        |Loop_1_proc        |        0|      0|    72|    240|
    |Loop_2_proc_U0        |Loop_2_proc        |        0|      0|    26|     76|
    |compute_blocks_U0     |compute_blocks     |        0|     32|  6696|  11670|
    |compute_cells_U0      |compute_cells      |        0|      3|   453|    738|
    |compute_gradients_U0  |compute_gradients  |        0|      0|   234|   1146|
    +----------------------+-------------------+---------+-------+------+-------+
    |Total                 |                   |        0|     35|  7481|  13870|
    +----------------------+-------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory         |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |image_V_U                |xillybus_wrapper_g8j  |        2|  0|   0|  4096|    8|     2|        65536|
    |cells_bin_V_U            |xillybus_wrapper_hbi  |        2|  0|   0|   576|   32|     2|        36864|
    |cells_mag_sq_V_U         |xillybus_wrapper_ibs  |        4|  0|   0|    64|   64|     2|         8192|
    |hog_U                    |xillybus_wrapper_jbC  |        4|  0|   0|  1764|   32|     2|       112896|
    |grad_vote_magnitude_s_U  |xillybus_wrapper_kbM  |        6|  0|   0|  4096|   26|     2|       212992|
    |grad_vote_bin_V_U        |xillybus_wrapper_lbW  |        1|  0|   0|  4096|    4|     2|        32768|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                    |                      |       19|  0|   0| 14692|  166|    12|       469248|
    +-------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |                Variable Name                | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_cells_bin_V                  |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_cells_mag_sq_V               |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_grad_vote_bin_V              |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_grad_vote_magnitude_s        |    and   |      0|  0|   2|           1|           1|
    |compute_blocks_U0_ap_start                   |    and   |      0|  0|   2|           1|           1|
    |compute_cells_U0_ap_continue                 |    and   |      0|  0|   2|           1|           1|
    |compute_cells_U0_ap_start                    |    and   |      0|  0|   2|           1|           1|
    |compute_gradients_U0_ap_continue             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_cells_bin_V            |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_cells_mag_sq_V         |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_grad_vote_bin_V        |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_grad_vote_magnitude_s  |    or    |      0|  0|   2|           1|           1|
    +---------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                        |          |      0|  0|  24|          12|          12|
    +---------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_cells_bin_V            |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_cells_mag_sq_V         |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_grad_vote_bin_V        |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_grad_vote_magnitude_s  |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  36|          8|    4|          8|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+---+----+-----+-----------+
    |                       Name                      | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------+---+----+-----+-----------+
    |Loop_1_proc_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_cells_bin_V            |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_cells_mag_sq_V         |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_grad_vote_bin_V        |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_grad_vote_magnitude_s  |  1|   0|    1|          0|
    +-------------------------------------------------+---+----+-----+-----------+
    |Total                                            |  5|   0|    5|          0|
    +-------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+------------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+--------------+-----+-----+--------------+------------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|ap_rst        |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|in_r_dout     |  in |   32|    ap_fifo   |       in_r       |    pointer   |
|in_r_empty_n  |  in |    1|    ap_fifo   |       in_r       |    pointer   |
|in_r_read     | out |    1|    ap_fifo   |       in_r       |    pointer   |
|out_r_din     | out |   32|    ap_fifo   |       out_r      |    pointer   |
|out_r_full_n  |  in |    1|    ap_fifo   |       out_r      |    pointer   |
|out_r_write   | out |    1|    ap_fifo   |       out_r      |    pointer   |
+--------------+-----+-----+--------------+------------------+--------------+

