<?xml version="1.0" encoding="UTF-8" ?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">
    <spirit:vendor>Andes</spirit:vendor>
    <spirit:library>Andes_ip</spirit:library>
    <spirit:name>a45_core_top</spirit:name>
    <spirit:version>13.0.0</spirit:version>
    <spirit:model>
        <spirit:views>
            <spirit:view>
                <spirit:name>verilogwrapper</spirit:name>
                <spirit:envIdentifier>:modelsim.mentor.com:</spirit:envIdentifier>
                <spirit:envIdentifier>:ncsim.cadence.com:</spirit:envIdentifier>
                <spirit:envIdentifier>:vcs.synopsys.com:</spirit:envIdentifier>
                <spirit:envIdentifier>:designcompiler.synopsys.com:</spirit:envIdentifier>
                <spirit:language>Verilog</spirit:language>
                <spirit:modelName>a45_core_top</spirit:modelName>
            </spirit:view>
        </spirit:views>
        <spirit:ports>
            <spirit:port>
                <spirit:name>lm_local_int</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>lm_clk</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>bus_clk_en</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>araddr</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>31</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>arburst</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>1</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>arcache</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>3</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>arid</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>3</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>arlen</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>7</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>arlock</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>arprot</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>2</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>arready</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>arsize</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>2</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>arvalid</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>awaddr</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>31</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>awburst</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>1</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>awcache</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>3</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>awid</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>3</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>awlen</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>7</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>awlock</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>awprot</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>2</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>awready</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>awsize</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>2</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>awvalid</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>bid</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>3</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>bready</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>bresp</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>1</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>bvalid</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>rdata</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>63</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>rid</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>3</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>rlast</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>rready</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>rresp</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>1</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>rvalid</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>wdata</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>63</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>wlast</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>wready</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>wstrb</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:vector>
                        <spirit:left>7</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>wvalid</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>icache_disable_init</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>dcache_disable_init</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>seip</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>seiack</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>seiid</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>9</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>ueip</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>ueiack</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>ueiid</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>9</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>debugint</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>resethaltreq</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hart_unavail</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hart_halted</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hart_under_reset</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>stoptime</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>hart_id</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>63</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>core_clk</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>core_reset_n</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>test_mode</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>scan_enable</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>core_wfi_mode</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>reset_vector</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>31</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>nmi</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>meip</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>meiack</spirit:name>
                <spirit:wire>
                    <spirit:direction>out</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>meiid</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:vector>
                        <spirit:left>9</spirit:left>
                        <spirit:right>0</spirit:right>
                    </spirit:vector>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic_vector</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>mtip</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
            <spirit:port>
                <spirit:name>msip</spirit:name>
                <spirit:wire>
                    <spirit:direction>in</spirit:direction>
                    <spirit:wireTypeDefs>
                        <spirit:wireTypeDef>
                            <spirit:typeName>std_logic</spirit:typeName>
                            <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
                            <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
                        </spirit:wireTypeDef>
                    </spirit:wireTypeDefs>
                </spirit:wire>
            </spirit:port>
        </spirit:ports>
        <spirit:modelParameters>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>ILM_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.ILM_BASE" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DLM_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DLM_BASE" spirit:bitStringLength="64">0x0000000000200000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEBUG_VEC</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEBUG_VEC" spirit:bitStringLength="64">0x00000000e6800000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION0_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION0_BASE" spirit:bitStringLength="64">0x00000000c0000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION0_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION0_MASK" spirit:bitStringLength="64">0xffffffffc0000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION1_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION1_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION1_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION1_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION2_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION2_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION2_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION2_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION3_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION3_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION3_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION3_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION4_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION4_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION4_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION4_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION5_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION5_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION5_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION5_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION6_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION6_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION6_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION6_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION7_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION7_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>DEVICE_REGION7_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DEVICE_REGION7_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION0_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION0_BASE" spirit:bitStringLength="64">0x0000000040000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION0_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION0_MASK" spirit:bitStringLength="64">0xffffffffc0000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION1_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION1_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION1_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION1_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION2_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION2_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION2_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION2_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION3_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION3_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION3_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION3_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION4_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION4_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION4_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION4_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION5_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION5_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION5_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION5_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION6_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION6_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION6_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION6_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION7_BASE</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION7_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="std_logic_vector">
                <spirit:name>WRITETHROUGH_REGION7_MASK</spirit:name>
                <spirit:value spirit:format="bitString" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WRITETHROUGH_REGION7_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>LOCALINT_SLPECC</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.LOCALINT_SLPECC">16</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>LOCALINT_SBE</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.LOCALINT_SBE">17</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>LOCALINT_HPMINT</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.LOCALINT_HPMINT">18</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>L2_CLK_SYNC_STAGE</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.L2_CLK_SYNC_STAGE">2</spirit:value>
            </spirit:modelParameter>
            <spirit:modelParameter spirit:dataType="integer">
                <spirit:name>CORE_CLK_SYNC_STAGE</spirit:name>
                <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.CORE_CLK_SYNC_STAGE">2</spirit:value>
            </spirit:modelParameter>
        </spirit:modelParameters>
    </spirit:model>
    <spirit:fileSets>
        <spirit:fileSet>
        <spirit:name>fs-verilogwrapper</spirit:name>
        <spirit:file>
            <spirit:name>$NDS_HOME/andes_ip/kv_core/top/hdl/a45_core_top.v</spirit:name>
            <spirit:fileType>verilogSource</spirit:fileType>
        </spirit:file>
        </spirit:fileSet>
    </spirit:fileSets>
    <spirit:description>a45_core_top</spirit:description>
    <spirit:parameters>
        <spirit:parameter>
            <spirit:name>ILM_BASE</spirit:name>
            <spirit:displayName>ILM_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.ILM_BASE" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DLM_BASE</spirit:name>
            <spirit:displayName>DLM_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DLM_BASE" spirit:bitStringLength="64">0x0000000000200000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEBUG_VEC</spirit:name>
            <spirit:displayName>DEBUG_VEC</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEBUG_VEC" spirit:bitStringLength="64">0x00000000e6800000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION0_BASE</spirit:name>
            <spirit:displayName>DEVICE_REGION0_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION0_BASE" spirit:bitStringLength="64">0x00000000c0000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION0_MASK</spirit:name>
            <spirit:displayName>DEVICE_REGION0_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION0_MASK" spirit:bitStringLength="64">0xffffffffc0000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION1_BASE</spirit:name>
            <spirit:displayName>DEVICE_REGION1_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION1_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION1_MASK</spirit:name>
            <spirit:displayName>DEVICE_REGION1_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION1_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION2_BASE</spirit:name>
            <spirit:displayName>DEVICE_REGION2_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION2_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION2_MASK</spirit:name>
            <spirit:displayName>DEVICE_REGION2_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION2_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION3_BASE</spirit:name>
            <spirit:displayName>DEVICE_REGION3_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION3_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION3_MASK</spirit:name>
            <spirit:displayName>DEVICE_REGION3_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION3_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION4_BASE</spirit:name>
            <spirit:displayName>DEVICE_REGION4_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION4_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION4_MASK</spirit:name>
            <spirit:displayName>DEVICE_REGION4_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION4_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION5_BASE</spirit:name>
            <spirit:displayName>DEVICE_REGION5_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION5_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION5_MASK</spirit:name>
            <spirit:displayName>DEVICE_REGION5_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION5_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION6_BASE</spirit:name>
            <spirit:displayName>DEVICE_REGION6_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION6_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION6_MASK</spirit:name>
            <spirit:displayName>DEVICE_REGION6_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION6_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION7_BASE</spirit:name>
            <spirit:displayName>DEVICE_REGION7_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION7_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>DEVICE_REGION7_MASK</spirit:name>
            <spirit:displayName>DEVICE_REGION7_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.DEVICE_REGION7_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION0_BASE</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION0_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION0_BASE" spirit:bitStringLength="64">0x0000000040000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION0_MASK</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION0_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION0_MASK" spirit:bitStringLength="64">0xffffffffc0000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION1_BASE</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION1_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION1_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION1_MASK</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION1_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION1_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION2_BASE</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION2_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION2_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION2_MASK</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION2_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION2_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION3_BASE</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION3_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION3_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION3_MASK</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION3_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION3_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION4_BASE</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION4_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION4_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION4_MASK</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION4_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION4_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION5_BASE</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION5_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION5_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION5_MASK</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION5_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION5_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION6_BASE</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION6_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION6_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION6_MASK</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION6_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION6_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION7_BASE</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION7_BASE</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION7_BASE" spirit:bitStringLength="64">0xffffffffffffffff</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>WRITETHROUGH_REGION7_MASK</spirit:name>
            <spirit:displayName>WRITETHROUGH_REGION7_MASK</spirit:displayName>
            <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.WRITETHROUGH_REGION7_MASK" spirit:bitStringLength="64">0x0000000000000000</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>LOCALINT_SLPECC</spirit:name>
            <spirit:displayName>LOCALINT_SLPECC</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.LOCALINT_SLPECC">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>LOCALINT_SBE</spirit:name>
            <spirit:displayName>LOCALINT_SBE</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.LOCALINT_SBE">17</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>LOCALINT_HPMINT</spirit:name>
            <spirit:displayName>LOCALINT_HPMINT</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.LOCALINT_HPMINT">18</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>L2_CLK_SYNC_STAGE</spirit:name>
            <spirit:displayName>L2_CLK_SYNC_STAGE</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.L2_CLK_SYNC_STAGE">2</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
            <spirit:name>CORE_CLK_SYNC_STAGE</spirit:name>
            <spirit:displayName>CORE_CLK_SYNC_STAGE</spirit:displayName>
            <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.CORE_CLK_SYNC_STAGE">2</spirit:value>
        </spirit:parameter>
    </spirit:parameters>
    <spirit:vendorExtensions>
        <xilinx:coreExtensions>
            <xilinx:taxonomies>
                <xilinx:taxonomy>/Embedded_Processing/Processor</xilinx:taxonomy>
            </xilinx:taxonomies>
            <xilinx:displayName>a45_core_top</xilinx:displayName>
            <xilinx:vendorDisplayName>Andes</xilinx:vendorDisplayName>
            <xilinx:vendorURL>http://www.andestech.com</xilinx:vendorURL>
        </xilinx:coreExtensions>
    </spirit:vendorExtensions>
</spirit:component>
