// Licensed under the Apache-2.0 license

use crate::{HexBytes, HexWord, StaticRef};
use core::fmt::Write;
use mcu_error::{McuError, McuResult};
use registers_generated::fuses::{self, FuseEntryInfo, OtpPartitionInfo};
use registers_generated::otp_ctrl;
use tock_registers::interfaces::{Readable, Writeable};

use crate::{FuseLayout, LifecycleHashedToken, LifecycleHashedTokens, LC_TOKENS_OFFSET};

// TODO: use the Lifecycle controller to read the Lifecycle state

// TODO: this error mask is dependent on the specific fuse map
const OTP_STATUS_ERROR_MASK: u32 = (1 << 22) - 1;
const OTP_CONSISTENCY_CHECK_PERIOD_MASK: u32 = 0x3ff_ffff;
const OTP_INTEGRITY_CHECK_PERIOD_MASK: u32 = 0x3ff_ffff;
const OTP_CHECK_TIMEOUT: u32 = 0x10_0000;
const OTP_PENDING_CHECK_MAX_ITERATIONS: u32 = 1_000_000;
pub const HEK_ZEROIZATION_VALID_BOUND: u32 = 64 - 6;

// HEK partition metadata offsets
pub const HEK_ZER_MARKER_OFFSET: usize = 40;
pub const HEK_ZER_MARKER_SIZE: usize = 8;
pub const HEK_SEED_SIZE: usize = 32;

// VENDOR_NON_SECRET_PROD_PARTITION offsets

pub const HEK_OFFSETS: [usize; 8] = [
    fuses::CPTRA_SS_LOCK_HEK_PROD_0_BYTE_OFFSET,
    fuses::CPTRA_SS_LOCK_HEK_PROD_1_BYTE_OFFSET,
    fuses::CPTRA_SS_LOCK_HEK_PROD_2_BYTE_OFFSET,
    fuses::CPTRA_SS_LOCK_HEK_PROD_3_BYTE_OFFSET,
    fuses::CPTRA_SS_LOCK_HEK_PROD_4_BYTE_OFFSET,
    fuses::CPTRA_SS_LOCK_HEK_PROD_5_BYTE_OFFSET,
    fuses::CPTRA_SS_LOCK_HEK_PROD_6_BYTE_OFFSET,
    fuses::CPTRA_SS_LOCK_HEK_PROD_7_BYTE_OFFSET,
];

pub const LC_TOKEN_MANUF_INDEX: usize = 7;
pub const LC_TOKEN_MANUF_TO_PROD_INDEX: usize = 8;
pub const LC_TOKEN_PROD_TO_PROD_END_INDEX: usize = 9;
pub const LC_TOKEN_RMA_INDEX: usize = 10;

pub const PROD_DEBUG_UNLOCK_PK_SIZE: usize = 48;
pub const LC_TOKEN_SIZE: usize = 16;

pub const PROD_DEBUG_UNLOCK_PK_ENTRIES: [&FuseEntryInfo; 8] = [
    fuses::OTP_CPTRA_SS_PROD_DEBUG_UNLOCK_PKS_0,
    fuses::OTP_CPTRA_SS_PROD_DEBUG_UNLOCK_PKS_1,
    fuses::OTP_CPTRA_SS_PROD_DEBUG_UNLOCK_PKS_2,
    fuses::OTP_CPTRA_SS_PROD_DEBUG_UNLOCK_PKS_3,
    fuses::OTP_CPTRA_SS_PROD_DEBUG_UNLOCK_PKS_4,
    fuses::OTP_CPTRA_SS_PROD_DEBUG_UNLOCK_PKS_5,
    fuses::OTP_CPTRA_SS_PROD_DEBUG_UNLOCK_PKS_6,
    fuses::OTP_CPTRA_SS_PROD_DEBUG_UNLOCK_PKS_7,
];

const DIGEST_SIZE: usize = 8;

pub struct Otp {
    registers: StaticRef<otp_ctrl::regs::OtpCtrl>,
}

impl Otp {
    pub const fn new(registers: StaticRef<otp_ctrl::regs::OtpCtrl>) -> Self {
        Otp { registers }
    }

    pub fn volatile_lock(&self) {
        self.registers.vendor_pk_hash_volatile_lock.set(1);
    }

    pub fn wait_for_not_pending(&self) -> McuResult<()> {
        for _ in 0..OTP_PENDING_CHECK_MAX_ITERATIONS {
            if !self
                .registers
                .otp_status
                .is_set(otp_ctrl::bits::OtpStatus::CheckPending)
            {
                return Ok(());
            }
        }
        crate::println!("[mcu-rom-otp] OTP pending check exceeded maximum iterations");
        Err(McuError::ROM_OTP_PENDING_TIMEOUT)
    }

    pub fn check_error_and_idle(&self) -> McuResult<()> {
        if self.registers.otp_status.get() & OTP_STATUS_ERROR_MASK != 0 {
            crate::println!(
                "[mcu-rom-otp] OTP error: {}",
                self.registers.otp_status.get()
            );
            return Err(McuError::ROM_OTP_INIT_STATUS_ERROR);
        }

        // OTP DAI status should be idle
        if !self
            .registers
            .otp_status
            .is_set(otp_ctrl::bits::OtpStatus::DaiIdle)
        {
            crate::println!("[mcu-rom-otp] OTP not idle");
            return Err(McuError::ROM_OTP_INIT_NOT_IDLE);
        }

        Ok(())
    }

    pub fn init(
        &self,
        enable_consistency_check: bool,
        enable_integrity_check: bool,
        check_timeout_override: Option<u32>,
    ) -> McuResult<()> {
        crate::println!("[mcu-rom-otp] Initializing OTP controller...");

        self.wait_for_not_pending()?;
        self.check_error_and_idle()?;

        let check_timeout = check_timeout_override.unwrap_or(OTP_CHECK_TIMEOUT);
        crate::println!("[mcu-rom-otp] Setting check timeout to {}", check_timeout);
        self.registers.check_timeout.set(check_timeout);

        // Enable periodic background checks
        if enable_consistency_check {
            crate::println!("[mcu-rom-otp] Enabling consistency check period");
            self.registers
                .consistency_check_period
                .set(OTP_CONSISTENCY_CHECK_PERIOD_MASK);
        }
        if enable_integrity_check {
            crate::println!("[mcu-rom-otp] Enabling integrity check period");
            self.registers
                .integrity_check_period
                .set(OTP_INTEGRITY_CHECK_PERIOD_MASK);
        }

        // Disable modifications to the background checks
        crate::println!("[mcu-rom-otp] Disabling check modifications");
        self.registers
            .check_regwen
            .write(otp_ctrl::bits::CheckRegwen::Regwen::CLEAR);

        self.wait_for_not_pending()?;
        self.check_error_and_idle()?;

        crate::println!("[mcu-rom-otp] Done init");
        Ok(())
    }

    pub fn status(&self) -> u32 {
        self.registers.otp_status.get()
    }

    fn read_data(&self, addr: usize, len: usize, data: &mut [u8]) -> McuResult<()> {
        if data.len() < len || len % 4 != 0 {
            return Err(McuError::ROM_OTP_INVALID_DATA_ERROR);
        }
        for (i, chunk) in data[..len].chunks_exact_mut(4).enumerate() {
            let word = self.read_word(addr / 4 + i)?;
            let word_bytes = word.to_le_bytes();
            chunk.copy_from_slice(&word_bytes[..chunk.len()]);
        }
        Ok(())
    }

    /// Reads a word from the OTP controller.
    /// word_addr is in words
    pub fn read_word(&self, word_addr: usize) -> McuResult<u32> {
        // OTP DAI status should be idle
        while !self
            .registers
            .otp_status
            .is_set(otp_ctrl::bits::OtpStatus::DaiIdle)
        {}

        self.registers
            .direct_access_address
            .set((word_addr * 4) as u32);
        // trigger a read
        self.registers.direct_access_cmd.set(1);

        // wait for DAI to go back to idle
        while !self
            .registers
            .otp_status
            .is_set(otp_ctrl::bits::OtpStatus::DaiIdle)
        {}

        if let Some(err) = self.check_error() {
            crate::println!("Error reading fuses: {}", HexWord(err));
            return Err(McuError::ROM_OTP_READ_ERROR);
        }
        Ok(self.registers.dai_rdata_rf_direct_access_rdata_0.get())
    }

    /// Write a dword to the OTP controller.
    /// word_addr is in words
    pub fn write_dword(&self, dword_addr: usize, data: u64) -> McuResult<u32> {
        // OTP DAI status should be idle
        while !self
            .registers
            .otp_status
            .is_set(otp_ctrl::bits::OtpStatus::DaiIdle)
        {}

        // load the data
        crate::println!("Write dword 0: {}", HexWord(data as u32));
        self.registers
            .dai_wdata_rf_direct_access_wdata_0
            .set((data) as u32);
        crate::println!("Write dword 1: {}", HexWord((data >> 32) as u32));
        self.registers
            .dai_wdata_rf_direct_access_wdata_1
            .set((data >> 32) as u32);

        self.registers
            .direct_access_address
            .set((dword_addr * 8) as u32);
        // trigger a write
        self.registers.direct_access_cmd.set(2);

        // wait for DAI to go back to idle
        while !self
            .registers
            .otp_status
            .is_set(otp_ctrl::bits::OtpStatus::DaiIdle)
        {}

        if let Some(err) = self.check_error() {
            crate::println!("Error writing fuses: {}", HexWord(err));
            self.print_errors();
            return Err(McuError::ROM_OTP_WRITE_DWORD_ERROR);
        }
        Ok(self.registers.dai_rdata_rf_direct_access_rdata_0.get())
    }

    /// Write a word to the OTP controller.
    /// word_addr is in words
    pub fn write_word(&self, word_addr: usize, data: u32) -> McuResult<u32> {
        // OTP DAI status should be idle
        while !self
            .registers
            .otp_status
            .is_set(otp_ctrl::bits::OtpStatus::DaiIdle)
        {}

        // load the data
        self.registers.dai_wdata_rf_direct_access_wdata_0.set(data);

        self.registers
            .direct_access_address
            .set((word_addr * 4) as u32);
        // trigger a write
        self.registers.direct_access_cmd.set(2);

        // wait for DAI to go back to idle
        while !self
            .registers
            .otp_status
            .is_set(otp_ctrl::bits::OtpStatus::DaiIdle)
        {}

        if let Some(err) = self.check_error() {
            crate::println!("[mcu-rom] Error writing fuses: {}", HexWord(err));
            self.print_errors();
            return Err(McuError::ROM_OTP_WRITE_WORD_ERROR);
        }
        Ok(self.registers.dai_rdata_rf_direct_access_rdata_0.get())
    }

    /// Finalize a partition
    /// word_addr is in words
    pub fn finalize_digest(&self, partition_base_addr: usize) -> McuResult<()> {
        crate::println!(
            "[mcu-rom] Finalizing partition at base address: {}",
            HexWord(partition_base_addr as u32)
        );
        // OTP DAI status should be idle
        while !self
            .registers
            .otp_status
            .is_set(otp_ctrl::bits::OtpStatus::DaiIdle)
        {}

        // Write base address of partition
        self.registers
            .direct_access_address
            .set(partition_base_addr as u32);
        // trigger a digest
        self.registers.direct_access_cmd.set(4);

        // wait for DAI to go back to idle
        while !self
            .registers
            .otp_status
            .is_set(otp_ctrl::bits::OtpStatus::DaiIdle)
        {}

        if let Some(err) = self.check_error() {
            crate::println!("[mcu-rom] Error writing digest: {}", HexWord(err));
            self.print_errors();
            return Err(McuError::ROM_OTP_FINALIZE_DIGEST_ERROR);
        }
        Ok(())
    }

    pub fn print_errors(&self) {
        for i in 0..18 {
            let err_code = match i {
                0 => self.registers.err_code_rf_err_code_0.get(),
                1 => self.registers.err_code_rf_err_code_1.get(),
                2 => self.registers.err_code_rf_err_code_2.get(),
                3 => self.registers.err_code_rf_err_code_3.get(),
                4 => self.registers.err_code_rf_err_code_4.get(),
                5 => self.registers.err_code_rf_err_code_5.get(),
                6 => self.registers.err_code_rf_err_code_6.get(),
                7 => self.registers.err_code_rf_err_code_7.get(),
                8 => self.registers.err_code_rf_err_code_8.get(),
                9 => self.registers.err_code_rf_err_code_9.get(),
                10 => self.registers.err_code_rf_err_code_10.get(),
                11 => self.registers.err_code_rf_err_code_11.get(),
                12 => self.registers.err_code_rf_err_code_12.get(),
                13 => self.registers.err_code_rf_err_code_13.get(),
                14 => self.registers.err_code_rf_err_code_14.get(),
                15 => self.registers.err_code_rf_err_code_15.get(),
                16 => self.registers.err_code_rf_err_code_16.get(),
                17 => self.registers.err_code_rf_err_code_17.get(),
                _ => 0,
            };
            if err_code != 0 {
                crate::println!("[mcu] OTP error code {}: {}", i, err_code);
            }
        }
    }

    pub fn check_error(&self) -> Option<u32> {
        let status = self.registers.otp_status.get() & OTP_STATUS_ERROR_MASK;
        if status == 0 {
            None
        } else {
            Some(status)
        }
    }

    /// Makes read_data public so callers can read arbitrary OTP regions.
    pub fn read_otp_data(&self, byte_offset: usize, data: &mut [u8]) -> McuResult<()> {
        self.read_data(byte_offset, data.len(), data)
    }

    /// Reads a u32 from OTP at the given byte offset.
    pub fn read_u32_at(&self, byte_offset: usize) -> McuResult<u32> {
        self.read_word(byte_offset / 4)
    }

    /// Reads multiple u32 words from OTP starting at byte_offset directly into a register array.
    pub fn read_words_to_registers<F>(
        &self,
        byte_offset: usize,
        count: usize,
        mut write_fn: F,
    ) -> McuResult<()>
    where
        F: FnMut(usize, u32),
    {
        for i in 0..count {
            let word = self.read_word(byte_offset / 4 + i)?;
            write_fn(i, word);
        }
        Ok(())
    }

    // -------------------------------------------------------------------------
    // Partition reading methods - read specific partitions from OTP directly
    // -------------------------------------------------------------------------

    /// Read the SVN partition (40 bytes).
    pub fn read_svn_partition(
        &self,
        data: &mut [u8; fuses::SVN_PARTITION_BYTE_SIZE],
    ) -> McuResult<()> {
        self.read_data(
            fuses::SVN_PARTITION_BYTE_OFFSET,
            fuses::SVN_PARTITION_BYTE_SIZE,
            data,
        )
    }

    /// Read the vendor test partition (64 bytes).
    pub fn read_vendor_test_partition(
        &self,
        data: &mut [u8; fuses::VENDOR_TEST_PARTITION_BYTE_SIZE],
    ) -> McuResult<()> {
        self.read_data(
            fuses::VENDOR_TEST_PARTITION_BYTE_OFFSET,
            fuses::VENDOR_TEST_PARTITION_BYTE_SIZE,
            data,
        )
    }

    /// Read a single word from the vendor test partition.
    /// word_idx is the word index (0-15 for 64 bytes).
    pub fn read_vendor_test_word(&self, word_idx: usize) -> McuResult<u32> {
        self.read_u32_at(fuses::VENDOR_TEST_PARTITION_BYTE_OFFSET + word_idx * 4)
    }

    /// Read the vendor hashes manufacturing partition (64 bytes).
    pub fn read_vendor_hashes_manuf_partition(
        &self,
        data: &mut [u8; fuses::VENDOR_HASHES_MANUF_PARTITION_BYTE_SIZE],
    ) -> McuResult<()> {
        self.read_data(
            fuses::VENDOR_HASHES_MANUF_PARTITION_BYTE_OFFSET,
            fuses::VENDOR_HASHES_MANUF_PARTITION_BYTE_SIZE,
            data,
        )
    }

    /// Read the vendor hashes production partition (864 bytes).
    pub fn read_vendor_hashes_prod_partition(
        &self,
        data: &mut [u8; fuses::VENDOR_HASHES_PROD_PARTITION_BYTE_SIZE],
    ) -> McuResult<()> {
        self.read_data(
            fuses::VENDOR_HASHES_PROD_PARTITION_BYTE_OFFSET,
            fuses::VENDOR_HASHES_PROD_PARTITION_BYTE_SIZE,
            data,
        )
    }

    /// Read the vendor revocations production partition (216 bytes).
    pub fn read_vendor_revocations_prod_partition(
        &self,
        data: &mut [u8; fuses::VENDOR_REVOCATIONS_PROD_PARTITION_BYTE_SIZE],
    ) -> McuResult<()> {
        self.read_data(
            fuses::VENDOR_REVOCATIONS_PROD_PARTITION_BYTE_OFFSET,
            fuses::VENDOR_REVOCATIONS_PROD_PARTITION_BYTE_SIZE,
            data,
        )
    }

    /// Read the SW test unlock partition (72 bytes).
    pub fn read_sw_test_unlock_partition(
        &self,
        data: &mut [u8; fuses::SW_TEST_UNLOCK_PARTITION_BYTE_SIZE],
    ) -> McuResult<()> {
        self.read_data(
            fuses::SW_TEST_UNLOCK_PARTITION_BYTE_OFFSET,
            fuses::SW_TEST_UNLOCK_PARTITION_BYTE_SIZE,
            data,
        )
    }

    /// Read the SW manufacturing partition (520 bytes).
    pub fn read_sw_manuf_partition(
        &self,
        data: &mut [u8; fuses::SW_MANUF_PARTITION_BYTE_SIZE],
    ) -> McuResult<()> {
        self.read_data(
            fuses::SW_MANUF_PARTITION_BYTE_OFFSET,
            fuses::SW_MANUF_PARTITION_BYTE_SIZE,
            data,
        )
    }

    // -------------------------------------------------------------------------
    // Individual fuse value reading methods - read specific fuse fields directly
    // These avoid allocating full partition arrays on the stack.
    // -------------------------------------------------------------------------

    /// Read cptra_core_pqc_key_type_0 (4 bytes).
    pub fn read_cptra_core_pqc_key_type_0(&self) -> McuResult<[u8; 4]> {
        let mut data = [0u8; 4];
        self.read_entry_raw(fuses::OTP_CPTRA_CORE_PQC_KEY_TYPE_0, &mut data)?;
        Ok(data)
    }

    /// Read cptra_core_fmc_key_manifest_svn (4 bytes).
    pub fn read_cptra_core_fmc_key_manifest_svn(&self) -> McuResult<[u8; 4]> {
        let mut data = [0u8; 4];
        self.read_entry_raw(fuses::OTP_CPTRA_CORE_FMC_KEY_MANIFEST_SVN, &mut data)?;
        Ok(data)
    }

    /// Read cptra_core_vendor_pk_hash_0 (48 bytes).
    pub fn read_cptra_core_vendor_pk_hash_0(
        &self,
    ) -> McuResult<[u8; fuses::OTP_CPTRA_CORE_VENDOR_PK_HASH_0.byte_size]> {
        let mut data = [0u8; fuses::OTP_CPTRA_CORE_VENDOR_PK_HASH_0.byte_size];
        self.read_entry_raw(fuses::OTP_CPTRA_CORE_VENDOR_PK_HASH_0, &mut data)?;
        Ok(data)
    }

    /// Read cptra_core_runtime_svn (16 bytes).
    pub fn read_cptra_core_runtime_svn(
        &self,
    ) -> McuResult<[u8; fuses::OTP_CPTRA_CORE_RUNTIME_SVN.byte_size]> {
        let mut data = [0u8; fuses::OTP_CPTRA_CORE_RUNTIME_SVN.byte_size];
        self.read_entry_raw(fuses::OTP_CPTRA_CORE_RUNTIME_SVN, &mut data)?;
        Ok(data)
    }

    /// Read cptra_core_soc_manifest_svn (16 bytes).
    pub fn read_cptra_core_soc_manifest_svn(
        &self,
    ) -> McuResult<[u8; fuses::OTP_CPTRA_CORE_SOC_MANIFEST_SVN.byte_size]> {
        let mut data = [0u8; fuses::OTP_CPTRA_CORE_SOC_MANIFEST_SVN.byte_size];
        self.read_entry_raw(fuses::OTP_CPTRA_CORE_SOC_MANIFEST_SVN, &mut data)?;
        Ok(data)
    }

    /// Read cptra_core_soc_manifest_max_svn (4 bytes).
    pub fn read_cptra_core_soc_manifest_max_svn(&self) -> McuResult<[u8; 4]> {
        let mut data = [0u8; 4];
        self.read_entry_raw(fuses::OTP_CPTRA_CORE_SOC_MANIFEST_MAX_SVN, &mut data)?;
        Ok(data)
    }

    /// Read cptra_ss_manuf_debug_unlock_token (64 bytes).
    pub fn read_cptra_ss_manuf_debug_unlock_token(
        &self,
    ) -> McuResult<[u8; fuses::OTP_CPTRA_SS_MANUF_DEBUG_UNLOCK_TOKEN.byte_size]> {
        let mut data = [0u8; fuses::OTP_CPTRA_SS_MANUF_DEBUG_UNLOCK_TOKEN.byte_size];
        self.read_entry_raw(fuses::OTP_CPTRA_SS_MANUF_DEBUG_UNLOCK_TOKEN, &mut data)?;
        Ok(data)
    }

    /// Read cptra_core_ecc_revocation_0 (4 bytes).
    pub fn read_cptra_core_ecc_revocation_0(&self) -> McuResult<[u8; 4]> {
        let mut data = [0u8; 4];
        self.read_entry_raw(fuses::OTP_CPTRA_CORE_ECC_REVOCATION_0, &mut data)?;
        Ok(data)
    }

    /// Read cptra_core_lms_revocation_0 (4 bytes).
    pub fn read_cptra_core_lms_revocation_0(&self) -> McuResult<[u8; 4]> {
        let mut data = [0u8; 4];
        self.read_entry_raw(fuses::OTP_CPTRA_CORE_LMS_REVOCATION_0, &mut data)?;
        Ok(data)
    }

    /// Read cptra_core_mldsa_revocation_0 (4 bytes).
    pub fn read_cptra_core_mldsa_revocation_0(&self) -> McuResult<[u8; 4]> {
        let mut data = [0u8; 4];
        self.read_entry_raw(fuses::OTP_CPTRA_CORE_MLDSA_REVOCATION_0, &mut data)?;
        Ok(data)
    }

    /// Read cptra_ss_owner_pk_hash (48 bytes).
    pub fn read_cptra_ss_owner_pk_hash(
        &self,
    ) -> McuResult<[u8; fuses::OTP_CPTRA_SS_OWNER_PK_HASH.byte_size]> {
        let mut data = [0u8; fuses::OTP_CPTRA_SS_OWNER_PK_HASH.byte_size];
        self.read_entry_raw(fuses::OTP_CPTRA_SS_OWNER_PK_HASH, &mut data)?;
        Ok(data)
    }

    /// Read cptra_core_soc_stepping_id (4 bytes).
    pub fn read_cptra_core_soc_stepping_id(&self) -> McuResult<[u8; 4]> {
        let mut data = [0u8; 4];
        self.read_entry_raw(fuses::OTP_CPTRA_CORE_SOC_STEPPING_ID, &mut data)?;
        Ok(data)
    }

    /// Read cptra_core_anti_rollback_disable (4 bytes).
    pub fn read_cptra_core_anti_rollback_disable(&self) -> McuResult<[u8; 4]> {
        let mut data = [0u8; 4];
        self.read_entry_raw(fuses::OTP_CPTRA_CORE_ANTI_ROLLBACK_DISABLE, &mut data)?;
        Ok(data)
    }

    /// Read cptra_core_idevid_cert_idevid_attr (96 bytes).
    pub fn read_cptra_core_idevid_cert_idevid_attr(
        &self,
    ) -> McuResult<[u8; fuses::OTP_CPTRA_CORE_IDEVID_CERT_IDEVID_ATTR.byte_size]> {
        let mut data = [0u8; fuses::OTP_CPTRA_CORE_IDEVID_CERT_IDEVID_ATTR.byte_size];
        self.read_entry_raw(fuses::OTP_CPTRA_CORE_IDEVID_CERT_IDEVID_ATTR, &mut data)?;
        Ok(data)
    }

    /// Read cptra_core_idevid_manuf_hsm_identifier (16 bytes).
    pub fn read_cptra_core_idevid_manuf_hsm_identifier(
        &self,
    ) -> McuResult<[u8; fuses::OTP_CPTRA_CORE_IDEVID_MANUF_HSM_IDENTIFIER.byte_size]> {
        let mut data = [0u8; fuses::OTP_CPTRA_CORE_IDEVID_MANUF_HSM_IDENTIFIER.byte_size];
        self.read_entry_raw(fuses::OTP_CPTRA_CORE_IDEVID_MANUF_HSM_IDENTIFIER, &mut data)?;
        Ok(data)
    }

    /// Read cptra_ss_prod_debug_unlock_pks (index 0-7, each 48 bytes).
    pub fn read_cptra_ss_prod_debug_unlock_pks(
        &self,
        index: usize,
    ) -> McuResult<[u8; PROD_DEBUG_UNLOCK_PK_SIZE]> {
        let entry = PROD_DEBUG_UNLOCK_PK_ENTRIES
            .get(index)
            .ok_or(McuError::ROM_OTP_INVALID_DATA_ERROR)?;
        let mut data = [0u8; PROD_DEBUG_UNLOCK_PK_SIZE];
        self.read_entry_raw(entry, &mut data)?;
        Ok(data)
    }

    /// Read from vendor non-secret prod partition
    pub fn read_vendor_non_secret_prod_partition(&self, data: &mut [u8]) -> McuResult<()> {
        let len = data
            .len()
            .min(fuses::VENDOR_NON_SECRET_PROD_PARTITION_BYTE_SIZE);
        self.read_data(
            fuses::VENDOR_NON_SECRET_PROD_PARTITION_BYTE_OFFSET,
            len,
            data,
        )
    }

    /// Read a specific HEK seed partition from OTP.
    /// index must be between 0 and 7.
    pub fn read_hek_seed(&self, index: usize, data: &mut [u8; 48]) -> McuResult<()> {
        if index > 7 {
            return Err(McuError::ROM_OTP_INVALID_DATA_ERROR);
        }
        let offset = HEK_OFFSETS[index];
        self.read_data(offset, data.len(), data)
    }

    // -------------------------------------------------------------------------
    // Generic fuse entry read/write using generated FuseEntryInfo
    // -------------------------------------------------------------------------

    /// Read a fuse entry's logical value using its generated FuseEntryInfo.
    ///
    /// Reads raw bytes from OTP at the entry's byte_offset, then applies
    /// FuseLayout extraction to produce the logical value.
    /// Suitable for entries whose logical value fits in a single u32.
    pub fn read_entry(&self, entry: &FuseEntryInfo) -> McuResult<u32> {
        let layout = FuseLayout::from_generated(&entry.layout)
            .ok_or(McuError::ROM_UNSUPPORTED_FUSE_LAYOUT)?;
        let raw = self.read_word(entry.byte_offset / 4)?;
        crate::extract_single_fuse_value(layout, raw)
    }

    /// Read a fuse entry's raw bytes into a caller-provided buffer.
    ///
    /// Reads `entry.byte_size` bytes from OTP at `entry.byte_offset`.
    /// No layout extraction is applied — the caller gets the raw OTP data.
    /// Note that this will round up to the next multiple of 4 bytes to be read.
    pub fn read_entry_raw(&self, entry: &FuseEntryInfo, buf: &mut [u8]) -> McuResult<()> {
        let read_len = entry.byte_size.next_multiple_of(4);
        if buf.len() < read_len {
            return Err(McuError::ROM_OTP_INVALID_DATA_ERROR);
        }
        self.read_data(entry.byte_offset, read_len, buf)
    }

    /// Write a logical value to a fuse entry using its generated FuseEntryInfo.
    ///
    /// Applies FuseLayout encoding to produce the raw fuse value, then writes
    /// it to OTP via DAI. Suitable for entries whose value fits in a single u32.
    pub fn write_entry(&self, entry: &FuseEntryInfo, value: u32) -> McuResult<()> {
        let layout = FuseLayout::from_generated(&entry.layout)
            .ok_or(McuError::ROM_UNSUPPORTED_FUSE_LAYOUT)?;
        let raw = crate::write_single_fuse_value(layout, value)?;
        self.write_word(entry.byte_offset / 4, raw)?;
        Ok(())
    }

    /// Check if the HEK partition at the given offset is zeroized.
    pub fn is_hek_sanitized(&self, partition_address: usize) -> McuResult<bool> {
        // A partition is considered zeroized/sanitized if ALL bytes are 0xFF.
        // HEK partitions are 48 bytes: 32 (Seed) + 8 (Digest) + 8 (ZER marker).
        let mut partition_data = [0u8; fuses::CPTRA_SS_LOCK_HEK_PROD_0_BYTE_SIZE];
        self.read_data(
            partition_address,
            fuses::CPTRA_SS_LOCK_HEK_PROD_0_BYTE_SIZE,
            &mut partition_data,
        )?;
        Ok(partition_data.iter().all(|&b| b == 0xFF))
    }

    /// Check if the HEK partition at the given offset is unused.
    pub fn is_hek_unused(&self, partition_address: usize) -> McuResult<bool> {
        let mut partition_data = [0u8; fuses::CPTRA_SS_LOCK_HEK_PROD_0_BYTE_SIZE];
        self.read_data(
            partition_address,
            fuses::CPTRA_SS_LOCK_HEK_PROD_0_BYTE_SIZE,
            &mut partition_data,
        )?;
        let set_bit_count: u32 = partition_data.iter().map(|byte| byte.count_ones()).sum();
        Ok(set_bit_count == 0)
    }

    /// Check if the HEK perma bit is set in the last non-secret vendor fuse (Slot 15).
    /// NOTE: Integrators should consider a dedicated fuse.
    pub fn is_hek_perma_set(&self) -> McuResult<bool> {
        Ok(self.read_entry(fuses::PERMA_HEK_EN)? != 0)
    }

    /// Sets the HEK perma bit.
    pub fn set_hek_perma(&self) -> McuResult<()> {
        self.write_entry(fuses::PERMA_HEK_EN, 1)?;
        Ok(())
    }

    /// Compute the software digest of an OTP partition by reading its data
    /// (excluding the trailing 8-byte digest field) and hashing it with the
    /// PRESENT-based OTP digest algorithm.
    ///
    /// Uses streaming reads — only two OTP words are held in memory at a time,
    /// so this works for arbitrarily large partitions.
    ///
    /// Returns `McuError::ROM_OTP_INVALID_DATA_ERROR` if the partition does not
    /// have `sw_digest` set or if its size is too small to contain a digest.
    pub fn compute_sw_digest(
        &self,
        partition: &OtpPartitionInfo,
        iv: u64,
        cnst: u128,
    ) -> McuResult<u64> {
        if !partition.sw_digest {
            crate::println!("[mcu-rom-otp] Partition does not support sw_digest");
            return Err(McuError::ROM_OTP_INVALID_DATA_ERROR);
        }
        if partition.byte_size <= DIGEST_SIZE {
            crate::println!("[mcu-rom-otp] Partition too small for digest");
            return Err(McuError::ROM_OTP_INVALID_DATA_ERROR);
        }

        let data_size = partition.byte_size - DIGEST_SIZE;
        if data_size % 8 != 0 {
            crate::println!("[mcu-rom-otp] Partition data not 8-byte aligned for digest");
            return Err(McuError::ROM_OTP_INVALID_DATA_ERROR);
        }

        // Read two words at a time from OTP, yielding u64 blocks to the
        // streaming digest. No large stack buffer required.
        let base_word = partition.byte_offset / 4;
        let num_u64_blocks = data_size / 8;
        let mut err: McuResult<()> = Ok(());

        let blocks = (0..num_u64_blocks).map_while(|block_idx| {
            if err.is_err() {
                return None;
            }
            let w0 = match self.read_word(base_word + block_idx * 2) {
                Ok(v) => v,
                Err(e) => {
                    err = Err(e);
                    return None;
                }
            };
            let w1 = match self.read_word(base_word + block_idx * 2 + 1) {
                Ok(v) => v,
                Err(e) => {
                    err = Err(e);
                    return None;
                }
            };
            Some(w0 as u64 | ((w1 as u64) << 32))
        });

        let digest = otp_digest::otp_digest_iter(blocks, iv, cnst);
        err?;
        Ok(digest)
    }

    pub fn burn_lifecycle_tokens(&self, tokens: &LifecycleHashedTokens) -> McuResult<()> {
        for (i, tokeni) in tokens.test_unlock.iter().enumerate() {
            crate::println!(
                "[mcu-rom-otp] Burning test_unlock{} token: {}",
                i,
                HexBytes(&tokeni.0)
            );
            self.burn_lifecycle_token(LC_TOKENS_OFFSET + i * LC_TOKEN_SIZE, tokeni)?;
        }

        crate::println!(
            "[mcu-rom-otp] Burning manuf token: {}",
            HexBytes(&tokens.manuf.0)
        );
        self.burn_lifecycle_token(
            LC_TOKENS_OFFSET + LC_TOKEN_MANUF_INDEX * LC_TOKEN_SIZE,
            &tokens.manuf,
        )?;

        crate::println!(
            "[mcu-rom-otp] Burning manuf_to_prod token: {}",
            HexBytes(&tokens.manuf_to_prod.0)
        );
        self.burn_lifecycle_token(
            LC_TOKENS_OFFSET + LC_TOKEN_MANUF_TO_PROD_INDEX * LC_TOKEN_SIZE,
            &tokens.manuf_to_prod,
        )?;

        crate::println!(
            "[mcu-rom-otp] Burning prod_to_prod_end token: {}",
            HexBytes(&tokens.prod_to_prod_end.0)
        );
        self.burn_lifecycle_token(
            LC_TOKENS_OFFSET + LC_TOKEN_PROD_TO_PROD_END_INDEX * LC_TOKEN_SIZE,
            &tokens.prod_to_prod_end,
        )?;

        crate::println!(
            "[mcu-rom-otp] Burning rma token: {}",
            HexBytes(&tokens.rma.0)
        );
        self.burn_lifecycle_token(
            LC_TOKENS_OFFSET + LC_TOKEN_RMA_INDEX * LC_TOKEN_SIZE,
            &tokens.rma,
        )?;

        crate::println!("[mcu-rom] Finalizing digest");
        self.finalize_digest(LC_TOKENS_OFFSET)?;
        Ok(())
    }

    fn burn_lifecycle_token(&self, addr: usize, token: &LifecycleHashedToken) -> McuResult<()> {
        let dword = u64::from_le_bytes(token.0[..8].try_into().unwrap());
        self.write_dword(addr / 8, dword)?;

        let dword = u64::from_le_bytes(token.0[8..16].try_into().unwrap());
        self.write_dword((addr + 8) / 8, dword)?;
        Ok(())
    }

    /// Read a multi-word fuse entry with layout decoding.
    ///
    /// Reads `entry.byte_size` bytes from OTP and applies the entry's layout
    /// to produce N decoded u32 words. Use this for entries larger than a
    /// single u32 (e.g., hash values with WordMajorityVote, large OneHot
    /// counters, etc.).
    pub fn read_entry_multi<const N: usize>(&self, entry: &FuseEntryInfo) -> McuResult<[u32; N]> {
        let layout = FuseLayout::from_generated(&entry.layout)
            .ok_or(McuError::ROM_UNSUPPORTED_FUSE_LAYOUT)?;
        let word_count = entry.byte_size / 4;
        // Read raw words into a caller-stack-friendly fixed buffer.
        // 64 words = 256 bytes covers all current OTP items.
        const MAX_RAW_WORDS: usize = 64;
        if word_count > MAX_RAW_WORDS {
            return Err(McuError::ROM_FUSE_LAYOUT_TOO_LARGE);
        }
        let mut raw = [0u32; MAX_RAW_WORDS];
        let base_word = entry.byte_offset / 4;
        for i in 0..word_count {
            let w = raw.get_mut(i).ok_or(McuError::ROM_FUSE_LAYOUT_TOO_LARGE)?;
            *w = self.read_word(base_word + i)?;
        }
        crate::extract_fuse_value::<N>(
            layout,
            raw.get(..word_count)
                .ok_or(McuError::ROM_FUSE_LAYOUT_TOO_LARGE)?,
        )
    }

    /// Write a multi-word logical value to a fuse entry.
    ///
    /// Applies FuseLayout encoding to produce the raw fuse representation,
    /// then writes the resulting words to OTP via DAI.
    pub fn write_entry_multi<const N: usize, const M: usize>(
        &self,
        entry: &FuseEntryInfo,
        value: &[u32; N],
    ) -> McuResult<()> {
        let layout = FuseLayout::from_generated(&entry.layout)
            .ok_or(McuError::ROM_UNSUPPORTED_FUSE_LAYOUT)?;
        let raw: [u32; M] = crate::write_fuse_value::<N, M>(layout, value)?;
        let base_word = entry.byte_offset / 4;
        for i in 0..M {
            let w = raw.get(i).ok_or(McuError::ROM_FUSE_LAYOUT_TOO_LARGE)?;
            self.write_word(base_word + i, *w)?;
        }
        Ok(())
    }
}
