
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//c++filt_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401720 <.init>:
  401720:	stp	x29, x30, [sp, #-16]!
  401724:	mov	x29, sp
  401728:	bl	401bc0 <ferror@plt+0x60>
  40172c:	ldp	x29, x30, [sp], #16
  401730:	ret

Disassembly of section .plt:

0000000000401740 <memcpy@plt-0x20>:
  401740:	stp	x16, x30, [sp, #-16]!
  401744:	adrp	x16, 416000 <ferror@plt+0x144a0>
  401748:	ldr	x17, [x16, #4088]
  40174c:	add	x16, x16, #0xff8
  401750:	br	x17
  401754:	nop
  401758:	nop
  40175c:	nop

0000000000401760 <memcpy@plt>:
  401760:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401764:	ldr	x17, [x16]
  401768:	add	x16, x16, #0x0
  40176c:	br	x17

0000000000401770 <memmove@plt>:
  401770:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401774:	ldr	x17, [x16, #8]
  401778:	add	x16, x16, #0x8
  40177c:	br	x17

0000000000401780 <mkstemps@plt>:
  401780:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401784:	ldr	x17, [x16, #16]
  401788:	add	x16, x16, #0x10
  40178c:	br	x17

0000000000401790 <cplus_demangle_name_to_style@plt>:
  401790:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401794:	ldr	x17, [x16, #24]
  401798:	add	x16, x16, #0x18
  40179c:	br	x17

00000000004017a0 <strlen@plt>:
  4017a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4017a4:	ldr	x17, [x16, #32]
  4017a8:	add	x16, x16, #0x20
  4017ac:	br	x17

00000000004017b0 <fputs@plt>:
  4017b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #40]
  4017b8:	add	x16, x16, #0x28
  4017bc:	br	x17

00000000004017c0 <bfd_scan_vma@plt>:
  4017c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #48]
  4017c8:	add	x16, x16, #0x30
  4017cc:	br	x17

00000000004017d0 <exit@plt>:
  4017d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #56]
  4017d8:	add	x16, x16, #0x38
  4017dc:	br	x17

00000000004017e0 <bfd_arch_list@plt>:
  4017e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #64]
  4017e8:	add	x16, x16, #0x40
  4017ec:	br	x17

00000000004017f0 <bfd_set_default_target@plt>:
  4017f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #72]
  4017f8:	add	x16, x16, #0x48
  4017fc:	br	x17

0000000000401800 <ftell@plt>:
  401800:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401804:	ldr	x17, [x16, #80]
  401808:	add	x16, x16, #0x50
  40180c:	br	x17

0000000000401810 <sprintf@plt>:
  401810:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401814:	ldr	x17, [x16, #88]
  401818:	add	x16, x16, #0x58
  40181c:	br	x17

0000000000401820 <putc@plt>:
  401820:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16, #96]
  401828:	add	x16, x16, #0x60
  40182c:	br	x17

0000000000401830 <fputc@plt>:
  401830:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #104]
  401838:	add	x16, x16, #0x68
  40183c:	br	x17

0000000000401840 <cplus_demangle_set_style@plt>:
  401840:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #112]
  401848:	add	x16, x16, #0x70
  40184c:	br	x17

0000000000401850 <ctime@plt>:
  401850:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #120]
  401858:	add	x16, x16, #0x78
  40185c:	br	x17

0000000000401860 <fclose@plt>:
  401860:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #128]
  401868:	add	x16, x16, #0x80
  40186c:	br	x17

0000000000401870 <atoi@plt>:
  401870:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #136]
  401878:	add	x16, x16, #0x88
  40187c:	br	x17

0000000000401880 <fopen@plt>:
  401880:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #144]
  401888:	add	x16, x16, #0x90
  40188c:	br	x17

0000000000401890 <xrealloc@plt>:
  401890:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #152]
  401898:	add	x16, x16, #0x98
  40189c:	br	x17

00000000004018a0 <bfd_target_list@plt>:
  4018a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #160]
  4018a8:	add	x16, x16, #0xa0
  4018ac:	br	x17

00000000004018b0 <__libc_start_main@plt>:
  4018b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #168]
  4018b8:	add	x16, x16, #0xa8
  4018bc:	br	x17

00000000004018c0 <bfd_get_error@plt>:
  4018c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #176]
  4018c8:	add	x16, x16, #0xb0
  4018cc:	br	x17

00000000004018d0 <memset@plt>:
  4018d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #184]
  4018d8:	add	x16, x16, #0xb8
  4018dc:	br	x17

00000000004018e0 <xmalloc@plt>:
  4018e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #192]
  4018e8:	add	x16, x16, #0xc0
  4018ec:	br	x17

00000000004018f0 <xmalloc_set_program_name@plt>:
  4018f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #200]
  4018f8:	add	x16, x16, #0xc8
  4018fc:	br	x17

0000000000401900 <xstrdup@plt>:
  401900:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #208]
  401908:	add	x16, x16, #0xd0
  40190c:	br	x17

0000000000401910 <strerror@plt>:
  401910:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #216]
  401918:	add	x16, x16, #0xd8
  40191c:	br	x17

0000000000401920 <close@plt>:
  401920:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #224]
  401928:	add	x16, x16, #0xe0
  40192c:	br	x17

0000000000401930 <strrchr@plt>:
  401930:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #232]
  401938:	add	x16, x16, #0xe8
  40193c:	br	x17

0000000000401940 <__gmon_start__@plt>:
  401940:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #240]
  401948:	add	x16, x16, #0xf0
  40194c:	br	x17

0000000000401950 <bfd_set_format@plt>:
  401950:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #248]
  401958:	add	x16, x16, #0xf8
  40195c:	br	x17

0000000000401960 <mkdtemp@plt>:
  401960:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #256]
  401968:	add	x16, x16, #0x100
  40196c:	br	x17

0000000000401970 <fseek@plt>:
  401970:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #264]
  401978:	add	x16, x16, #0x108
  40197c:	br	x17

0000000000401980 <abort@plt>:
  401980:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #272]
  401988:	add	x16, x16, #0x110
  40198c:	br	x17

0000000000401990 <access@plt>:
  401990:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #280]
  401998:	add	x16, x16, #0x118
  40199c:	br	x17

00000000004019a0 <bfd_close_all_done@plt>:
  4019a0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #288]
  4019a8:	add	x16, x16, #0x120
  4019ac:	br	x17

00000000004019b0 <getopt_long@plt>:
  4019b0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #296]
  4019b8:	add	x16, x16, #0x128
  4019bc:	br	x17

00000000004019c0 <strcmp@plt>:
  4019c0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #304]
  4019c8:	add	x16, x16, #0x130
  4019cc:	br	x17

00000000004019d0 <bfd_printable_arch_mach@plt>:
  4019d0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #312]
  4019d8:	add	x16, x16, #0x138
  4019dc:	br	x17

00000000004019e0 <fread@plt>:
  4019e0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #320]
  4019e8:	add	x16, x16, #0x140
  4019ec:	br	x17

00000000004019f0 <bfd_iterate_over_targets@plt>:
  4019f0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #328]
  4019f8:	add	x16, x16, #0x148
  4019fc:	br	x17

0000000000401a00 <free@plt>:
  401a00:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #336]
  401a08:	add	x16, x16, #0x150
  401a0c:	br	x17

0000000000401a10 <getchar@plt>:
  401a10:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #344]
  401a18:	add	x16, x16, #0x158
  401a1c:	br	x17

0000000000401a20 <strchr@plt>:
  401a20:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #352]
  401a28:	add	x16, x16, #0x160
  401a2c:	br	x17

0000000000401a30 <bfd_openw@plt>:
  401a30:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #360]
  401a38:	add	x16, x16, #0x168
  401a3c:	br	x17

0000000000401a40 <cplus_demangle@plt>:
  401a40:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #368]
  401a48:	add	x16, x16, #0x170
  401a4c:	br	x17

0000000000401a50 <fwrite@plt>:
  401a50:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #376]
  401a58:	add	x16, x16, #0x178
  401a5c:	br	x17

0000000000401a60 <bfd_set_error_program_name@plt>:
  401a60:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #384]
  401a68:	add	x16, x16, #0x180
  401a6c:	br	x17

0000000000401a70 <fflush@plt>:
  401a70:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #392]
  401a78:	add	x16, x16, #0x188
  401a7c:	br	x17

0000000000401a80 <strcpy@plt>:
  401a80:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #400]
  401a88:	add	x16, x16, #0x190
  401a8c:	br	x17

0000000000401a90 <mkstemp@plt>:
  401a90:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #408]
  401a98:	add	x16, x16, #0x198
  401a9c:	br	x17

0000000000401aa0 <xexit@plt>:
  401aa0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #416]
  401aa8:	add	x16, x16, #0x1a0
  401aac:	br	x17

0000000000401ab0 <bfd_errmsg@plt>:
  401ab0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #424]
  401ab8:	add	x16, x16, #0x1a8
  401abc:	br	x17

0000000000401ac0 <vfprintf@plt>:
  401ac0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #432]
  401ac8:	add	x16, x16, #0x1b0
  401acc:	br	x17

0000000000401ad0 <printf@plt>:
  401ad0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #440]
  401ad8:	add	x16, x16, #0x1b8
  401adc:	br	x17

0000000000401ae0 <__assert_fail@plt>:
  401ae0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #448]
  401ae8:	add	x16, x16, #0x1c0
  401aec:	br	x17

0000000000401af0 <__errno_location@plt>:
  401af0:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #456]
  401af8:	add	x16, x16, #0x1c8
  401afc:	br	x17

0000000000401b00 <getenv@plt>:
  401b00:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #464]
  401b08:	add	x16, x16, #0x1d0
  401b0c:	br	x17

0000000000401b10 <putchar@plt>:
  401b10:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #472]
  401b18:	add	x16, x16, #0x1d8
  401b1c:	br	x17

0000000000401b20 <__xstat@plt>:
  401b20:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #480]
  401b28:	add	x16, x16, #0x1e0
  401b2c:	br	x17

0000000000401b30 <unlink@plt>:
  401b30:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #488]
  401b38:	add	x16, x16, #0x1e8
  401b3c:	br	x17

0000000000401b40 <gettext@plt>:
  401b40:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #496]
  401b48:	add	x16, x16, #0x1f0
  401b4c:	br	x17

0000000000401b50 <fprintf@plt>:
  401b50:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #504]
  401b58:	add	x16, x16, #0x1f8
  401b5c:	br	x17

0000000000401b60 <ferror@plt>:
  401b60:	adrp	x16, 417000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #512]
  401b68:	add	x16, x16, #0x200
  401b6c:	br	x17

Disassembly of section .text:

0000000000401b70 <.text>:
  401b70:	mov	x29, #0x0                   	// #0
  401b74:	mov	x30, #0x0                   	// #0
  401b78:	mov	x5, x0
  401b7c:	ldr	x1, [sp]
  401b80:	add	x2, sp, #0x8
  401b84:	mov	x6, sp
  401b88:	movz	x0, #0x0, lsl #48
  401b8c:	movk	x0, #0x0, lsl #32
  401b90:	movk	x0, #0x40, lsl #16
  401b94:	movk	x0, #0x1efc
  401b98:	movz	x3, #0x0, lsl #48
  401b9c:	movk	x3, #0x0, lsl #32
  401ba0:	movk	x3, #0x40, lsl #16
  401ba4:	movk	x3, #0x4ba0
  401ba8:	movz	x4, #0x0, lsl #48
  401bac:	movk	x4, #0x0, lsl #32
  401bb0:	movk	x4, #0x40, lsl #16
  401bb4:	movk	x4, #0x4c20
  401bb8:	bl	4018b0 <__libc_start_main@plt>
  401bbc:	bl	401980 <abort@plt>
  401bc0:	adrp	x0, 416000 <ferror@plt+0x144a0>
  401bc4:	ldr	x0, [x0, #4064]
  401bc8:	cbz	x0, 401bd0 <ferror@plt+0x70>
  401bcc:	b	401940 <__gmon_start__@plt>
  401bd0:	ret
  401bd4:	nop
  401bd8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401bdc:	add	x0, x0, #0x220
  401be0:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  401be4:	add	x1, x1, #0x220
  401be8:	cmp	x1, x0
  401bec:	b.eq	401c04 <ferror@plt+0xa4>  // b.none
  401bf0:	adrp	x1, 404000 <ferror@plt+0x24a0>
  401bf4:	ldr	x1, [x1, #3152]
  401bf8:	cbz	x1, 401c04 <ferror@plt+0xa4>
  401bfc:	mov	x16, x1
  401c00:	br	x16
  401c04:	ret
  401c08:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401c0c:	add	x0, x0, #0x220
  401c10:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  401c14:	add	x1, x1, #0x220
  401c18:	sub	x1, x1, x0
  401c1c:	lsr	x2, x1, #63
  401c20:	add	x1, x2, x1, asr #3
  401c24:	cmp	xzr, x1, asr #1
  401c28:	asr	x1, x1, #1
  401c2c:	b.eq	401c44 <ferror@plt+0xe4>  // b.none
  401c30:	adrp	x2, 404000 <ferror@plt+0x24a0>
  401c34:	ldr	x2, [x2, #3160]
  401c38:	cbz	x2, 401c44 <ferror@plt+0xe4>
  401c3c:	mov	x16, x2
  401c40:	br	x16
  401c44:	ret
  401c48:	stp	x29, x30, [sp, #-32]!
  401c4c:	mov	x29, sp
  401c50:	str	x19, [sp, #16]
  401c54:	adrp	x19, 417000 <memcpy@GLIBC_2.17>
  401c58:	ldrb	w0, [x19, #584]
  401c5c:	cbnz	w0, 401c6c <ferror@plt+0x10c>
  401c60:	bl	401bd8 <ferror@plt+0x78>
  401c64:	mov	w0, #0x1                   	// #1
  401c68:	strb	w0, [x19, #584]
  401c6c:	ldr	x19, [sp, #16]
  401c70:	ldp	x29, x30, [sp], #32
  401c74:	ret
  401c78:	b	401c08 <ferror@plt+0xa8>
  401c7c:	stp	x29, x30, [sp, #-48]!
  401c80:	mov	x29, sp
  401c84:	str	x0, [sp, #24]
  401c88:	str	wzr, [sp, #44]
  401c8c:	ldr	x0, [sp, #24]
  401c90:	ldrb	w0, [x0]
  401c94:	cmp	w0, #0x2e
  401c98:	b.eq	401cac <ferror@plt+0x14c>  // b.none
  401c9c:	ldr	x0, [sp, #24]
  401ca0:	ldrb	w0, [x0]
  401ca4:	cmp	w0, #0x24
  401ca8:	b.ne	401cb8 <ferror@plt+0x158>  // b.any
  401cac:	ldr	w0, [sp, #44]
  401cb0:	add	w0, w0, #0x1
  401cb4:	str	w0, [sp, #44]
  401cb8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401cbc:	add	x0, x0, #0x250
  401cc0:	ldr	w0, [x0]
  401cc4:	cmp	w0, #0x0
  401cc8:	b.eq	401cf0 <ferror@plt+0x190>  // b.none
  401ccc:	ldr	w0, [sp, #44]
  401cd0:	ldr	x1, [sp, #24]
  401cd4:	add	x0, x1, x0
  401cd8:	ldrb	w0, [x0]
  401cdc:	cmp	w0, #0x5f
  401ce0:	b.ne	401cf0 <ferror@plt+0x190>  // b.any
  401ce4:	ldr	w0, [sp, #44]
  401ce8:	add	w0, w0, #0x1
  401cec:	str	w0, [sp, #44]
  401cf0:	ldr	w0, [sp, #44]
  401cf4:	ldr	x1, [sp, #24]
  401cf8:	add	x2, x1, x0
  401cfc:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  401d00:	add	x0, x0, #0x218
  401d04:	ldr	w0, [x0]
  401d08:	mov	w1, w0
  401d0c:	mov	x0, x2
  401d10:	bl	401a40 <cplus_demangle@plt>
  401d14:	str	x0, [sp, #32]
  401d18:	ldr	x0, [sp, #32]
  401d1c:	cmp	x0, #0x0
  401d20:	b.ne	401d38 <ferror@plt+0x1d8>  // b.any
  401d24:	ldr	x1, [sp, #24]
  401d28:	adrp	x0, 404000 <ferror@plt+0x24a0>
  401d2c:	add	x0, x0, #0xec0
  401d30:	bl	401ad0 <printf@plt>
  401d34:	b	401d68 <ferror@plt+0x208>
  401d38:	ldr	x0, [sp, #24]
  401d3c:	ldrb	w0, [x0]
  401d40:	cmp	w0, #0x2e
  401d44:	b.ne	401d50 <ferror@plt+0x1f0>  // b.any
  401d48:	mov	w0, #0x2e                  	// #46
  401d4c:	bl	401b10 <putchar@plt>
  401d50:	ldr	x1, [sp, #32]
  401d54:	adrp	x0, 404000 <ferror@plt+0x24a0>
  401d58:	add	x0, x0, #0xec0
  401d5c:	bl	401ad0 <printf@plt>
  401d60:	ldr	x0, [sp, #32]
  401d64:	bl	401a00 <free@plt>
  401d68:	nop
  401d6c:	ldp	x29, x30, [sp], #48
  401d70:	ret
  401d74:	stp	x29, x30, [sp, #-48]!
  401d78:	mov	x29, sp
  401d7c:	str	x0, [sp, #24]
  401d80:	adrp	x0, 416000 <ferror@plt+0x144a0>
  401d84:	add	x0, x0, #0xcf8
  401d88:	ldr	x0, [x0]
  401d8c:	mov	x2, x0
  401d90:	adrp	x0, 404000 <ferror@plt+0x24a0>
  401d94:	add	x1, x0, #0xec8
  401d98:	ldr	x0, [sp, #24]
  401d9c:	bl	401b50 <fprintf@plt>
  401da0:	adrp	x0, 416000 <ferror@plt+0x144a0>
  401da4:	add	x0, x0, #0xd10
  401da8:	str	x0, [sp, #40]
  401dac:	b	401dd8 <ferror@plt+0x278>
  401db0:	ldr	x0, [sp, #40]
  401db4:	ldr	x0, [x0]
  401db8:	mov	x2, x0
  401dbc:	adrp	x0, 404000 <ferror@plt+0x24a0>
  401dc0:	add	x1, x0, #0xed0
  401dc4:	ldr	x0, [sp, #24]
  401dc8:	bl	401b50 <fprintf@plt>
  401dcc:	ldr	x0, [sp, #40]
  401dd0:	add	x0, x0, #0x18
  401dd4:	str	x0, [sp, #40]
  401dd8:	ldr	x0, [sp, #40]
  401ddc:	ldr	w0, [x0, #8]
  401de0:	cmp	w0, #0x0
  401de4:	b.ne	401db0 <ferror@plt+0x250>  // b.any
  401de8:	ldr	x1, [sp, #24]
  401dec:	mov	w0, #0x7d                  	// #125
  401df0:	bl	401830 <fputc@plt>
  401df4:	nop
  401df8:	ldp	x29, x30, [sp], #48
  401dfc:	ret
  401e00:	stp	x29, x30, [sp, #-32]!
  401e04:	mov	x29, sp
  401e08:	str	x0, [sp, #24]
  401e0c:	str	w1, [sp, #20]
  401e10:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  401e14:	add	x0, x0, #0x270
  401e18:	ldr	x0, [x0]
  401e1c:	mov	x2, x0
  401e20:	adrp	x0, 404000 <ferror@plt+0x24a0>
  401e24:	add	x1, x0, #0xed8
  401e28:	ldr	x0, [sp, #24]
  401e2c:	bl	401b50 <fprintf@plt>
  401e30:	adrp	x0, 404000 <ferror@plt+0x24a0>
  401e34:	add	x2, x0, #0xf00
  401e38:	adrp	x0, 404000 <ferror@plt+0x24a0>
  401e3c:	add	x1, x0, #0xf08
  401e40:	ldr	x0, [sp, #24]
  401e44:	bl	401b50 <fprintf@plt>
  401e48:	adrp	x0, 404000 <ferror@plt+0x24a0>
  401e4c:	add	x2, x0, #0xf58
  401e50:	adrp	x0, 404000 <ferror@plt+0x24a0>
  401e54:	add	x1, x0, #0xf68
  401e58:	ldr	x0, [sp, #24]
  401e5c:	bl	401b50 <fprintf@plt>
  401e60:	ldr	x3, [sp, #24]
  401e64:	mov	x2, #0x184                 	// #388
  401e68:	mov	x1, #0x1                   	// #1
  401e6c:	adrp	x0, 404000 <ferror@plt+0x24a0>
  401e70:	add	x0, x0, #0xfb0
  401e74:	bl	401a50 <fwrite@plt>
  401e78:	ldr	x0, [sp, #24]
  401e7c:	bl	401d74 <ferror@plt+0x214>
  401e80:	ldr	x3, [sp, #24]
  401e84:	mov	x2, #0x2                   	// #2
  401e88:	mov	x1, #0x1                   	// #1
  401e8c:	adrp	x0, 405000 <ferror@plt+0x34a0>
  401e90:	add	x0, x0, #0x138
  401e94:	bl	401a50 <fwrite@plt>
  401e98:	ldr	x3, [sp, #24]
  401e9c:	mov	x2, #0x150                 	// #336
  401ea0:	mov	x1, #0x1                   	// #1
  401ea4:	adrp	x0, 405000 <ferror@plt+0x34a0>
  401ea8:	add	x0, x0, #0x140
  401eac:	bl	401a50 <fwrite@plt>
  401eb0:	mov	w0, #0x3c                  	// #60
  401eb4:	cmp	w0, #0x0
  401eb8:	b.eq	401ee8 <ferror@plt+0x388>  // b.none
  401ebc:	ldr	w0, [sp, #20]
  401ec0:	cmp	w0, #0x0
  401ec4:	b.ne	401ee8 <ferror@plt+0x388>  // b.any
  401ec8:	adrp	x0, 405000 <ferror@plt+0x34a0>
  401ecc:	add	x0, x0, #0x298
  401ed0:	bl	401b40 <gettext@plt>
  401ed4:	mov	x1, x0
  401ed8:	adrp	x0, 405000 <ferror@plt+0x34a0>
  401edc:	add	x2, x0, #0x2b0
  401ee0:	ldr	x0, [sp, #24]
  401ee4:	bl	401b50 <fprintf@plt>
  401ee8:	ldr	w0, [sp, #20]
  401eec:	bl	4017d0 <exit@plt>
  401ef0:	adrp	x0, 405000 <ferror@plt+0x34a0>
  401ef4:	add	x0, x0, #0x2d8
  401ef8:	ret
  401efc:	stp	x29, x30, [sp, #-64]!
  401f00:	mov	x29, sp
  401f04:	str	w0, [sp, #28]
  401f08:	str	x1, [sp, #16]
  401f0c:	mov	w0, #0x100                 	// #256
  401f10:	str	w0, [sp, #52]
  401f14:	ldr	x0, [sp, #16]
  401f18:	ldr	x1, [x0]
  401f1c:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  401f20:	add	x0, x0, #0x270
  401f24:	str	x1, [x0]
  401f28:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  401f2c:	add	x0, x0, #0x270
  401f30:	ldr	x0, [x0]
  401f34:	bl	4018f0 <xmalloc_set_program_name@plt>
  401f38:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  401f3c:	add	x0, x0, #0x270
  401f40:	ldr	x0, [x0]
  401f44:	bl	401a60 <bfd_set_error_program_name@plt>
  401f48:	add	x1, sp, #0x10
  401f4c:	add	x0, sp, #0x1c
  401f50:	bl	40441c <ferror@plt+0x28bc>
  401f54:	b	4021bc <ferror@plt+0x65c>
  401f58:	ldr	w0, [sp, #60]
  401f5c:	cmp	w0, #0x76
  401f60:	b.eq	402124 <ferror@plt+0x5c4>  // b.none
  401f64:	ldr	w0, [sp, #60]
  401f68:	cmp	w0, #0x76
  401f6c:	b.gt	4021bc <ferror@plt+0x65c>
  401f70:	ldr	w0, [sp, #60]
  401f74:	cmp	w0, #0x74
  401f78:	b.eq	4020e4 <ferror@plt+0x584>  // b.none
  401f7c:	ldr	w0, [sp, #60]
  401f80:	cmp	w0, #0x74
  401f84:	b.gt	4021bc <ferror@plt+0x65c>
  401f88:	ldr	w0, [sp, #60]
  401f8c:	cmp	w0, #0x73
  401f90:	b.eq	40214c <ferror@plt+0x5ec>  // b.none
  401f94:	ldr	w0, [sp, #60]
  401f98:	cmp	w0, #0x73
  401f9c:	b.gt	4021bc <ferror@plt+0x65c>
  401fa0:	ldr	w0, [sp, #60]
  401fa4:	cmp	w0, #0x72
  401fa8:	b.eq	4020a4 <ferror@plt+0x544>  // b.none
  401fac:	ldr	w0, [sp, #60]
  401fb0:	cmp	w0, #0x72
  401fb4:	b.gt	4021bc <ferror@plt+0x65c>
  401fb8:	ldr	w0, [sp, #60]
  401fbc:	cmp	w0, #0x70
  401fc0:	b.eq	402084 <ferror@plt+0x524>  // b.none
  401fc4:	ldr	w0, [sp, #60]
  401fc8:	cmp	w0, #0x70
  401fcc:	b.gt	4021bc <ferror@plt+0x65c>
  401fd0:	ldr	w0, [sp, #60]
  401fd4:	cmp	w0, #0x6e
  401fd8:	b.eq	402074 <ferror@plt+0x514>  // b.none
  401fdc:	ldr	w0, [sp, #60]
  401fe0:	cmp	w0, #0x6e
  401fe4:	b.gt	4021bc <ferror@plt+0x65c>
  401fe8:	ldr	w0, [sp, #60]
  401fec:	cmp	w0, #0x69
  401ff0:	b.eq	402104 <ferror@plt+0x5a4>  // b.none
  401ff4:	ldr	w0, [sp, #60]
  401ff8:	cmp	w0, #0x69
  401ffc:	b.gt	4021bc <ferror@plt+0x65c>
  402000:	ldr	w0, [sp, #60]
  402004:	cmp	w0, #0x68
  402008:	b.eq	402060 <ferror@plt+0x500>  // b.none
  40200c:	ldr	w0, [sp, #60]
  402010:	cmp	w0, #0x68
  402014:	b.gt	4021bc <ferror@plt+0x65c>
  402018:	ldr	w0, [sp, #60]
  40201c:	cmp	w0, #0x5f
  402020:	b.eq	402138 <ferror@plt+0x5d8>  // b.none
  402024:	ldr	w0, [sp, #60]
  402028:	cmp	w0, #0x5f
  40202c:	b.gt	4021bc <ferror@plt+0x65c>
  402030:	ldr	w0, [sp, #60]
  402034:	cmp	w0, #0x3f
  402038:	b.eq	40204c <ferror@plt+0x4ec>  // b.none
  40203c:	ldr	w0, [sp, #60]
  402040:	cmp	w0, #0x52
  402044:	b.eq	4020c4 <ferror@plt+0x564>  // b.none
  402048:	b	4021bc <ferror@plt+0x65c>
  40204c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402050:	add	x0, x0, #0x228
  402054:	ldr	x0, [x0]
  402058:	mov	w1, #0x1                   	// #1
  40205c:	bl	401e00 <ferror@plt+0x2a0>
  402060:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402064:	add	x0, x0, #0x240
  402068:	ldr	x0, [x0]
  40206c:	mov	w1, #0x0                   	// #0
  402070:	bl	401e00 <ferror@plt+0x2a0>
  402074:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402078:	add	x0, x0, #0x250
  40207c:	str	wzr, [x0]
  402080:	b	4021bc <ferror@plt+0x65c>
  402084:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402088:	add	x0, x0, #0x218
  40208c:	ldr	w0, [x0]
  402090:	and	w1, w0, #0xfffffffe
  402094:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402098:	add	x0, x0, #0x218
  40209c:	str	w1, [x0]
  4020a0:	b	4021bc <ferror@plt+0x65c>
  4020a4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4020a8:	add	x0, x0, #0x218
  4020ac:	ldr	w0, [x0]
  4020b0:	orr	w1, w0, #0x40000
  4020b4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4020b8:	add	x0, x0, #0x218
  4020bc:	str	w1, [x0]
  4020c0:	b	4021bc <ferror@plt+0x65c>
  4020c4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4020c8:	add	x0, x0, #0x218
  4020cc:	ldr	w0, [x0]
  4020d0:	and	w1, w0, #0xfffbffff
  4020d4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4020d8:	add	x0, x0, #0x218
  4020dc:	str	w1, [x0]
  4020e0:	b	4021bc <ferror@plt+0x65c>
  4020e4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4020e8:	add	x0, x0, #0x218
  4020ec:	ldr	w0, [x0]
  4020f0:	orr	w1, w0, #0x10
  4020f4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4020f8:	add	x0, x0, #0x218
  4020fc:	str	w1, [x0]
  402100:	b	4021bc <ferror@plt+0x65c>
  402104:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402108:	add	x0, x0, #0x218
  40210c:	ldr	w0, [x0]
  402110:	and	w1, w0, #0xfffffff7
  402114:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402118:	add	x0, x0, #0x218
  40211c:	str	w1, [x0]
  402120:	b	4021bc <ferror@plt+0x65c>
  402124:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402128:	add	x0, x0, #0x2e0
  40212c:	bl	403a84 <ferror@plt+0x1f24>
  402130:	mov	w0, #0x0                   	// #0
  402134:	b	4023fc <ferror@plt+0x89c>
  402138:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40213c:	add	x0, x0, #0x250
  402140:	mov	w1, #0x1                   	// #1
  402144:	str	w1, [x0]
  402148:	b	4021bc <ferror@plt+0x65c>
  40214c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402150:	add	x0, x0, #0x230
  402154:	ldr	x0, [x0]
  402158:	bl	401790 <cplus_demangle_name_to_style@plt>
  40215c:	str	w0, [sp, #52]
  402160:	ldr	w0, [sp, #52]
  402164:	cmp	w0, #0x0
  402168:	b.ne	4021b0 <ferror@plt+0x650>  // b.any
  40216c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402170:	add	x0, x0, #0x228
  402174:	ldr	x4, [x0]
  402178:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  40217c:	add	x0, x0, #0x270
  402180:	ldr	x1, [x0]
  402184:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402188:	add	x0, x0, #0x230
  40218c:	ldr	x0, [x0]
  402190:	mov	x3, x0
  402194:	mov	x2, x1
  402198:	adrp	x0, 405000 <ferror@plt+0x34a0>
  40219c:	add	x1, x0, #0x2e8
  4021a0:	mov	x0, x4
  4021a4:	bl	401b50 <fprintf@plt>
  4021a8:	mov	w0, #0x1                   	// #1
  4021ac:	b	4023fc <ferror@plt+0x89c>
  4021b0:	ldr	w0, [sp, #52]
  4021b4:	bl	401840 <cplus_demangle_set_style@plt>
  4021b8:	nop
  4021bc:	ldr	w5, [sp, #28]
  4021c0:	ldr	x1, [sp, #16]
  4021c4:	mov	x4, #0x0                   	// #0
  4021c8:	adrp	x0, 404000 <ferror@plt+0x24a0>
  4021cc:	add	x3, x0, #0xd20
  4021d0:	adrp	x0, 405000 <ferror@plt+0x34a0>
  4021d4:	add	x2, x0, #0x310
  4021d8:	mov	w0, w5
  4021dc:	bl	4019b0 <getopt_long@plt>
  4021e0:	str	w0, [sp, #60]
  4021e4:	ldr	w0, [sp, #60]
  4021e8:	cmn	w0, #0x1
  4021ec:	b.ne	401f58 <ferror@plt+0x3f8>  // b.any
  4021f0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4021f4:	add	x0, x0, #0x238
  4021f8:	ldr	w1, [x0]
  4021fc:	ldr	w0, [sp, #28]
  402200:	cmp	w1, w0
  402204:	b.ge	402274 <ferror@plt+0x714>  // b.tcont
  402208:	b	402254 <ferror@plt+0x6f4>
  40220c:	ldr	x1, [sp, #16]
  402210:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402214:	add	x0, x0, #0x238
  402218:	ldr	w0, [x0]
  40221c:	sxtw	x0, w0
  402220:	lsl	x0, x0, #3
  402224:	add	x0, x1, x0
  402228:	ldr	x0, [x0]
  40222c:	bl	401c7c <ferror@plt+0x11c>
  402230:	mov	w0, #0xa                   	// #10
  402234:	bl	401b10 <putchar@plt>
  402238:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40223c:	add	x0, x0, #0x238
  402240:	ldr	w0, [x0]
  402244:	add	w1, w0, #0x1
  402248:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40224c:	add	x0, x0, #0x238
  402250:	str	w1, [x0]
  402254:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402258:	add	x0, x0, #0x238
  40225c:	ldr	w1, [x0]
  402260:	ldr	w0, [sp, #28]
  402264:	cmp	w1, w0
  402268:	b.lt	40220c <ferror@plt+0x6ac>  // b.tstop
  40226c:	mov	w0, #0x0                   	// #0
  402270:	b	4023fc <ferror@plt+0x89c>
  402274:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402278:	add	x0, x0, #0x220
  40227c:	ldr	w0, [x0]
  402280:	cmp	w0, #0x20, lsl #12
  402284:	b.eq	4022d0 <ferror@plt+0x770>  // b.none
  402288:	cmp	w0, #0x20, lsl #12
  40228c:	b.gt	4022dc <ferror@plt+0x77c>
  402290:	cmp	w0, #0x10, lsl #12
  402294:	b.eq	4022d0 <ferror@plt+0x770>  // b.none
  402298:	cmp	w0, #0x10, lsl #12
  40229c:	b.gt	4022dc <ferror@plt+0x77c>
  4022a0:	cmp	w0, #0x8, lsl #12
  4022a4:	b.eq	4022d0 <ferror@plt+0x770>  // b.none
  4022a8:	cmp	w0, #0x8, lsl #12
  4022ac:	b.gt	4022dc <ferror@plt+0x77c>
  4022b0:	cmp	w0, #0x4, lsl #12
  4022b4:	b.eq	4022d0 <ferror@plt+0x770>  // b.none
  4022b8:	cmp	w0, #0x4, lsl #12
  4022bc:	b.gt	4022dc <ferror@plt+0x77c>
  4022c0:	cmp	w0, #0x4
  4022c4:	b.eq	4022d0 <ferror@plt+0x770>  // b.none
  4022c8:	cmp	w0, #0x100
  4022cc:	b.ne	4022dc <ferror@plt+0x77c>  // b.any
  4022d0:	bl	401ef0 <ferror@plt+0x390>
  4022d4:	str	x0, [sp, #40]
  4022d8:	b	4022e8 <ferror@plt+0x788>
  4022dc:	adrp	x0, 405000 <ferror@plt+0x34a0>
  4022e0:	add	x0, x0, #0x320
  4022e4:	bl	4027e8 <ferror@plt+0xc88>
  4022e8:	str	wzr, [sp, #56]
  4022ec:	bl	401a10 <getchar@plt>
  4022f0:	str	w0, [sp, #60]
  4022f4:	b	402334 <ferror@plt+0x7d4>
  4022f8:	ldr	w1, [sp, #56]
  4022fc:	mov	w0, #0x7ffd                	// #32765
  402300:	cmp	w1, w0
  402304:	b.hi	402384 <ferror@plt+0x824>  // b.pmore
  402308:	ldr	w0, [sp, #56]
  40230c:	add	w1, w0, #0x1
  402310:	str	w1, [sp, #56]
  402314:	ldr	w1, [sp, #60]
  402318:	and	w2, w1, #0xff
  40231c:	adrp	x1, 417000 <memcpy@GLIBC_2.17>
  402320:	add	x1, x1, #0x258
  402324:	mov	w0, w0
  402328:	strb	w2, [x1, x0]
  40232c:	bl	401a10 <getchar@plt>
  402330:	str	w0, [sp, #60]
  402334:	ldr	w0, [sp, #60]
  402338:	cmn	w0, #0x1
  40233c:	b.eq	402388 <ferror@plt+0x828>  // b.none
  402340:	ldr	w0, [sp, #60]
  402344:	and	w1, w0, #0xff
  402348:	adrp	x0, 416000 <ferror@plt+0x144a0>
  40234c:	add	x0, x0, #0xaf8
  402350:	sxtw	x1, w1
  402354:	ldrh	w0, [x0, x1, lsl #1]
  402358:	mov	w1, w0
  40235c:	mov	w0, #0x8c                  	// #140
  402360:	and	w0, w1, w0
  402364:	cmp	w0, #0x0
  402368:	b.ne	4022f8 <ferror@plt+0x798>  // b.any
  40236c:	ldr	w1, [sp, #60]
  402370:	ldr	x0, [sp, #40]
  402374:	bl	401a20 <strchr@plt>
  402378:	cmp	x0, #0x0
  40237c:	b.ne	4022f8 <ferror@plt+0x798>  // b.any
  402380:	b	402388 <ferror@plt+0x828>
  402384:	nop
  402388:	ldr	w0, [sp, #56]
  40238c:	cmp	w0, #0x0
  402390:	b.eq	4023b0 <ferror@plt+0x850>  // b.none
  402394:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402398:	add	x1, x0, #0x258
  40239c:	ldr	w0, [sp, #56]
  4023a0:	strb	wzr, [x1, x0]
  4023a4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4023a8:	add	x0, x0, #0x258
  4023ac:	bl	401c7c <ferror@plt+0x11c>
  4023b0:	ldr	w0, [sp, #60]
  4023b4:	cmn	w0, #0x1
  4023b8:	b.eq	4023e4 <ferror@plt+0x884>  // b.none
  4023bc:	ldr	w0, [sp, #60]
  4023c0:	bl	401b10 <putchar@plt>
  4023c4:	ldr	w0, [sp, #60]
  4023c8:	cmp	w0, #0xa
  4023cc:	b.ne	4022e8 <ferror@plt+0x788>  // b.any
  4023d0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4023d4:	add	x0, x0, #0x240
  4023d8:	ldr	x0, [x0]
  4023dc:	bl	401a70 <fflush@plt>
  4023e0:	b	4022e8 <ferror@plt+0x788>
  4023e4:	nop
  4023e8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4023ec:	add	x0, x0, #0x240
  4023f0:	ldr	x0, [x0]
  4023f4:	bl	401a70 <fflush@plt>
  4023f8:	mov	w0, #0x0                   	// #0
  4023fc:	ldp	x29, x30, [sp], #64
  402400:	ret
  402404:	sub	sp, sp, #0x10
  402408:	str	x0, [sp, #8]
  40240c:	ldr	x0, [sp, #8]
  402410:	ldr	x0, [x0]
  402414:	add	sp, sp, #0x10
  402418:	ret
  40241c:	sub	sp, sp, #0x10
  402420:	str	x0, [sp, #8]
  402424:	ldr	x0, [sp, #8]
  402428:	ldr	x0, [x0]
  40242c:	add	sp, sp, #0x10
  402430:	ret
  402434:	sub	sp, sp, #0x10
  402438:	str	x0, [sp, #8]
  40243c:	ldr	x0, [sp, #8]
  402440:	ldrb	w0, [x0, #76]
  402444:	ubfx	x0, x0, #7, #1
  402448:	and	w0, w0, #0xff
  40244c:	add	sp, sp, #0x10
  402450:	ret
  402454:	stp	x29, x30, [sp, #-48]!
  402458:	mov	x29, sp
  40245c:	str	x0, [sp, #24]
  402460:	bl	4018c0 <bfd_get_error@plt>
  402464:	str	w0, [sp, #36]
  402468:	ldr	w0, [sp, #36]
  40246c:	cmp	w0, #0x0
  402470:	b.ne	402488 <ferror@plt+0x928>  // b.any
  402474:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402478:	add	x0, x0, #0x358
  40247c:	bl	401b40 <gettext@plt>
  402480:	str	x0, [sp, #40]
  402484:	b	402494 <ferror@plt+0x934>
  402488:	ldr	w0, [sp, #36]
  40248c:	bl	401ab0 <bfd_errmsg@plt>
  402490:	str	x0, [sp, #40]
  402494:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402498:	add	x0, x0, #0x240
  40249c:	ldr	x0, [x0]
  4024a0:	bl	401a70 <fflush@plt>
  4024a4:	ldr	x0, [sp, #24]
  4024a8:	cmp	x0, #0x0
  4024ac:	b.eq	4024e8 <ferror@plt+0x988>  // b.none
  4024b0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4024b4:	add	x0, x0, #0x228
  4024b8:	ldr	x5, [x0]
  4024bc:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  4024c0:	add	x0, x0, #0x270
  4024c4:	ldr	x0, [x0]
  4024c8:	ldr	x4, [sp, #40]
  4024cc:	ldr	x3, [sp, #24]
  4024d0:	mov	x2, x0
  4024d4:	adrp	x0, 405000 <ferror@plt+0x34a0>
  4024d8:	add	x1, x0, #0x370
  4024dc:	mov	x0, x5
  4024e0:	bl	401b50 <fprintf@plt>
  4024e4:	b	402518 <ferror@plt+0x9b8>
  4024e8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4024ec:	add	x0, x0, #0x228
  4024f0:	ldr	x4, [x0]
  4024f4:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  4024f8:	add	x0, x0, #0x270
  4024fc:	ldr	x0, [x0]
  402500:	ldr	x3, [sp, #40]
  402504:	mov	x2, x0
  402508:	adrp	x0, 405000 <ferror@plt+0x34a0>
  40250c:	add	x1, x0, #0x380
  402510:	mov	x0, x4
  402514:	bl	401b50 <fprintf@plt>
  402518:	nop
  40251c:	ldp	x29, x30, [sp], #48
  402520:	ret
  402524:	stp	x29, x30, [sp, #-304]!
  402528:	mov	x29, sp
  40252c:	str	x0, [sp, #72]
  402530:	str	x1, [sp, #64]
  402534:	str	x2, [sp, #56]
  402538:	str	x3, [sp, #48]
  40253c:	str	x4, [sp, #272]
  402540:	str	x5, [sp, #280]
  402544:	str	x6, [sp, #288]
  402548:	str	x7, [sp, #296]
  40254c:	str	q0, [sp, #144]
  402550:	str	q1, [sp, #160]
  402554:	str	q2, [sp, #176]
  402558:	str	q3, [sp, #192]
  40255c:	str	q4, [sp, #208]
  402560:	str	q5, [sp, #224]
  402564:	str	q6, [sp, #240]
  402568:	str	q7, [sp, #256]
  40256c:	bl	4018c0 <bfd_get_error@plt>
  402570:	str	w0, [sp, #124]
  402574:	ldr	w0, [sp, #124]
  402578:	cmp	w0, #0x0
  40257c:	b.ne	402594 <ferror@plt+0xa34>  // b.any
  402580:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402584:	add	x0, x0, #0x358
  402588:	bl	401b40 <gettext@plt>
  40258c:	str	x0, [sp, #136]
  402590:	b	4025a0 <ferror@plt+0xa40>
  402594:	ldr	w0, [sp, #124]
  402598:	bl	401ab0 <bfd_errmsg@plt>
  40259c:	str	x0, [sp, #136]
  4025a0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4025a4:	add	x0, x0, #0x240
  4025a8:	ldr	x0, [x0]
  4025ac:	bl	401a70 <fflush@plt>
  4025b0:	str	xzr, [sp, #128]
  4025b4:	add	x0, sp, #0x130
  4025b8:	str	x0, [sp, #88]
  4025bc:	add	x0, sp, #0x130
  4025c0:	str	x0, [sp, #96]
  4025c4:	add	x0, sp, #0x110
  4025c8:	str	x0, [sp, #104]
  4025cc:	mov	w0, #0xffffffe0            	// #-32
  4025d0:	str	w0, [sp, #112]
  4025d4:	mov	w0, #0xffffff80            	// #-128
  4025d8:	str	w0, [sp, #116]
  4025dc:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4025e0:	add	x0, x0, #0x228
  4025e4:	ldr	x1, [x0]
  4025e8:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  4025ec:	add	x0, x0, #0x270
  4025f0:	ldr	x0, [x0]
  4025f4:	bl	4017b0 <fputs@plt>
  4025f8:	ldr	x0, [sp, #64]
  4025fc:	cmp	x0, #0x0
  402600:	b.eq	402634 <ferror@plt+0xad4>  // b.none
  402604:	ldr	x0, [sp, #72]
  402608:	cmp	x0, #0x0
  40260c:	b.ne	40261c <ferror@plt+0xabc>  // b.any
  402610:	ldr	x0, [sp, #64]
  402614:	bl	403830 <ferror@plt+0x1cd0>
  402618:	str	x0, [sp, #72]
  40261c:	ldr	x0, [sp, #56]
  402620:	cmp	x0, #0x0
  402624:	b.eq	402634 <ferror@plt+0xad4>  // b.none
  402628:	ldr	x0, [sp, #56]
  40262c:	bl	402404 <ferror@plt+0x8a4>
  402630:	str	x0, [sp, #128]
  402634:	ldr	x0, [sp, #128]
  402638:	cmp	x0, #0x0
  40263c:	b.eq	402668 <ferror@plt+0xb08>  // b.none
  402640:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402644:	add	x0, x0, #0x228
  402648:	ldr	x4, [x0]
  40264c:	ldr	x3, [sp, #128]
  402650:	ldr	x2, [sp, #72]
  402654:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402658:	add	x1, x0, #0x388
  40265c:	mov	x0, x4
  402660:	bl	401b50 <fprintf@plt>
  402664:	b	402688 <ferror@plt+0xb28>
  402668:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40266c:	add	x0, x0, #0x228
  402670:	ldr	x3, [x0]
  402674:	ldr	x2, [sp, #72]
  402678:	adrp	x0, 405000 <ferror@plt+0x34a0>
  40267c:	add	x1, x0, #0x398
  402680:	mov	x0, x3
  402684:	bl	401b50 <fprintf@plt>
  402688:	ldr	x0, [sp, #48]
  40268c:	cmp	x0, #0x0
  402690:	b.eq	4026f0 <ferror@plt+0xb90>  // b.none
  402694:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402698:	add	x0, x0, #0x228
  40269c:	ldr	x0, [x0]
  4026a0:	mov	x3, x0
  4026a4:	mov	x2, #0x2                   	// #2
  4026a8:	mov	x1, #0x1                   	// #1
  4026ac:	adrp	x0, 405000 <ferror@plt+0x34a0>
  4026b0:	add	x0, x0, #0x3a0
  4026b4:	bl	401a50 <fwrite@plt>
  4026b8:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4026bc:	add	x0, x0, #0x228
  4026c0:	ldr	x4, [x0]
  4026c4:	add	x2, sp, #0x10
  4026c8:	add	x3, sp, #0x58
  4026cc:	ldp	x0, x1, [x3]
  4026d0:	stp	x0, x1, [x2]
  4026d4:	ldp	x0, x1, [x3, #16]
  4026d8:	stp	x0, x1, [x2, #16]
  4026dc:	add	x0, sp, #0x10
  4026e0:	mov	x2, x0
  4026e4:	ldr	x1, [sp, #48]
  4026e8:	mov	x0, x4
  4026ec:	bl	401ac0 <vfprintf@plt>
  4026f0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4026f4:	add	x0, x0, #0x228
  4026f8:	ldr	x3, [x0]
  4026fc:	ldr	x2, [sp, #136]
  402700:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402704:	add	x1, x0, #0x3a8
  402708:	mov	x0, x3
  40270c:	bl	401b50 <fprintf@plt>
  402710:	nop
  402714:	ldp	x29, x30, [sp], #304
  402718:	ret
  40271c:	stp	x29, x30, [sp, #-32]!
  402720:	mov	x29, sp
  402724:	str	x0, [sp, #24]
  402728:	ldr	x0, [sp, #24]
  40272c:	bl	402454 <ferror@plt+0x8f4>
  402730:	mov	w0, #0x1                   	// #1
  402734:	bl	401aa0 <xexit@plt>
  402738:	stp	x29, x30, [sp, #-80]!
  40273c:	mov	x29, sp
  402740:	str	x19, [sp, #16]
  402744:	str	x0, [sp, #72]
  402748:	mov	x19, x1
  40274c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402750:	add	x0, x0, #0x240
  402754:	ldr	x0, [x0]
  402758:	bl	401a70 <fflush@plt>
  40275c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402760:	add	x0, x0, #0x228
  402764:	ldr	x3, [x0]
  402768:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  40276c:	add	x0, x0, #0x270
  402770:	ldr	x0, [x0]
  402774:	mov	x2, x0
  402778:	adrp	x0, 405000 <ferror@plt+0x34a0>
  40277c:	add	x1, x0, #0x3b0
  402780:	mov	x0, x3
  402784:	bl	401b50 <fprintf@plt>
  402788:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  40278c:	add	x0, x0, #0x228
  402790:	ldr	x4, [x0]
  402794:	add	x2, sp, #0x20
  402798:	mov	x3, x19
  40279c:	ldp	x0, x1, [x3]
  4027a0:	stp	x0, x1, [x2]
  4027a4:	ldp	x0, x1, [x3, #16]
  4027a8:	stp	x0, x1, [x2, #16]
  4027ac:	add	x0, sp, #0x20
  4027b0:	mov	x2, x0
  4027b4:	ldr	x1, [sp, #72]
  4027b8:	mov	x0, x4
  4027bc:	bl	401ac0 <vfprintf@plt>
  4027c0:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4027c4:	add	x0, x0, #0x228
  4027c8:	ldr	x0, [x0]
  4027cc:	mov	x1, x0
  4027d0:	mov	w0, #0xa                   	// #10
  4027d4:	bl	401820 <putc@plt>
  4027d8:	nop
  4027dc:	ldr	x19, [sp, #16]
  4027e0:	ldp	x29, x30, [sp], #80
  4027e4:	ret
  4027e8:	stp	x29, x30, [sp, #-288]!
  4027ec:	mov	x29, sp
  4027f0:	str	x0, [sp, #56]
  4027f4:	str	x1, [sp, #232]
  4027f8:	str	x2, [sp, #240]
  4027fc:	str	x3, [sp, #248]
  402800:	str	x4, [sp, #256]
  402804:	str	x5, [sp, #264]
  402808:	str	x6, [sp, #272]
  40280c:	str	x7, [sp, #280]
  402810:	str	q0, [sp, #96]
  402814:	str	q1, [sp, #112]
  402818:	str	q2, [sp, #128]
  40281c:	str	q3, [sp, #144]
  402820:	str	q4, [sp, #160]
  402824:	str	q5, [sp, #176]
  402828:	str	q6, [sp, #192]
  40282c:	str	q7, [sp, #208]
  402830:	add	x0, sp, #0x120
  402834:	str	x0, [sp, #64]
  402838:	add	x0, sp, #0x120
  40283c:	str	x0, [sp, #72]
  402840:	add	x0, sp, #0xe0
  402844:	str	x0, [sp, #80]
  402848:	mov	w0, #0xffffffc8            	// #-56
  40284c:	str	w0, [sp, #88]
  402850:	mov	w0, #0xffffff80            	// #-128
  402854:	str	w0, [sp, #92]
  402858:	add	x2, sp, #0x10
  40285c:	add	x3, sp, #0x40
  402860:	ldp	x0, x1, [x3]
  402864:	stp	x0, x1, [x2]
  402868:	ldp	x0, x1, [x3, #16]
  40286c:	stp	x0, x1, [x2, #16]
  402870:	add	x0, sp, #0x10
  402874:	mov	x1, x0
  402878:	ldr	x0, [sp, #56]
  40287c:	bl	402738 <ferror@plt+0xbd8>
  402880:	mov	w0, #0x1                   	// #1
  402884:	bl	401aa0 <xexit@plt>
  402888:	stp	x29, x30, [sp, #-288]!
  40288c:	mov	x29, sp
  402890:	str	x0, [sp, #56]
  402894:	str	x1, [sp, #232]
  402898:	str	x2, [sp, #240]
  40289c:	str	x3, [sp, #248]
  4028a0:	str	x4, [sp, #256]
  4028a4:	str	x5, [sp, #264]
  4028a8:	str	x6, [sp, #272]
  4028ac:	str	x7, [sp, #280]
  4028b0:	str	q0, [sp, #96]
  4028b4:	str	q1, [sp, #112]
  4028b8:	str	q2, [sp, #128]
  4028bc:	str	q3, [sp, #144]
  4028c0:	str	q4, [sp, #160]
  4028c4:	str	q5, [sp, #176]
  4028c8:	str	q6, [sp, #192]
  4028cc:	str	q7, [sp, #208]
  4028d0:	add	x0, sp, #0x120
  4028d4:	str	x0, [sp, #64]
  4028d8:	add	x0, sp, #0x120
  4028dc:	str	x0, [sp, #72]
  4028e0:	add	x0, sp, #0xe0
  4028e4:	str	x0, [sp, #80]
  4028e8:	mov	w0, #0xffffffc8            	// #-56
  4028ec:	str	w0, [sp, #88]
  4028f0:	mov	w0, #0xffffff80            	// #-128
  4028f4:	str	w0, [sp, #92]
  4028f8:	add	x2, sp, #0x10
  4028fc:	add	x3, sp, #0x40
  402900:	ldp	x0, x1, [x3]
  402904:	stp	x0, x1, [x2]
  402908:	ldp	x0, x1, [x3, #16]
  40290c:	stp	x0, x1, [x2, #16]
  402910:	add	x0, sp, #0x10
  402914:	mov	x1, x0
  402918:	ldr	x0, [sp, #56]
  40291c:	bl	402738 <ferror@plt+0xbd8>
  402920:	nop
  402924:	ldp	x29, x30, [sp], #288
  402928:	ret
  40292c:	stp	x29, x30, [sp, #-48]!
  402930:	mov	x29, sp
  402934:	str	x19, [sp, #16]
  402938:	adrp	x0, 405000 <ferror@plt+0x34a0>
  40293c:	add	x0, x0, #0x3b8
  402940:	str	x0, [sp, #40]
  402944:	ldr	x0, [sp, #40]
  402948:	bl	4017f0 <bfd_set_default_target@plt>
  40294c:	cmp	w0, #0x0
  402950:	b.ne	40297c <ferror@plt+0xe1c>  // b.any
  402954:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402958:	add	x0, x0, #0x3d8
  40295c:	bl	401b40 <gettext@plt>
  402960:	mov	x19, x0
  402964:	bl	4018c0 <bfd_get_error@plt>
  402968:	bl	401ab0 <bfd_errmsg@plt>
  40296c:	mov	x2, x0
  402970:	ldr	x1, [sp, #40]
  402974:	mov	x0, x19
  402978:	bl	4027e8 <ferror@plt+0xc88>
  40297c:	nop
  402980:	ldr	x19, [sp, #16]
  402984:	ldp	x29, x30, [sp], #48
  402988:	ret
  40298c:	stp	x29, x30, [sp, #-48]!
  402990:	mov	x29, sp
  402994:	str	x19, [sp, #16]
  402998:	str	x0, [sp, #40]
  40299c:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4029a0:	add	x0, x0, #0x240
  4029a4:	ldr	x0, [x0]
  4029a8:	bl	401a70 <fflush@plt>
  4029ac:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4029b0:	add	x0, x0, #0x228
  4029b4:	ldr	x19, [x0]
  4029b8:	adrp	x0, 405000 <ferror@plt+0x34a0>
  4029bc:	add	x0, x0, #0x408
  4029c0:	bl	401b40 <gettext@plt>
  4029c4:	mov	x1, x0
  4029c8:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  4029cc:	add	x0, x0, #0x270
  4029d0:	ldr	x0, [x0]
  4029d4:	mov	x2, x0
  4029d8:	mov	x0, x19
  4029dc:	bl	401b50 <fprintf@plt>
  4029e0:	b	402a14 <ferror@plt+0xeb4>
  4029e4:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  4029e8:	add	x0, x0, #0x228
  4029ec:	ldr	x3, [x0]
  4029f0:	ldr	x0, [sp, #40]
  4029f4:	add	x1, x0, #0x8
  4029f8:	str	x1, [sp, #40]
  4029fc:	ldr	x0, [x0]
  402a00:	mov	x2, x0
  402a04:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402a08:	add	x1, x0, #0x420
  402a0c:	mov	x0, x3
  402a10:	bl	401b50 <fprintf@plt>
  402a14:	ldr	x0, [sp, #40]
  402a18:	ldr	x0, [x0]
  402a1c:	cmp	x0, #0x0
  402a20:	b.ne	4029e4 <ferror@plt+0xe84>  // b.any
  402a24:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  402a28:	add	x0, x0, #0x228
  402a2c:	ldr	x0, [x0]
  402a30:	mov	x1, x0
  402a34:	mov	w0, #0xa                   	// #10
  402a38:	bl	401830 <fputc@plt>
  402a3c:	nop
  402a40:	ldr	x19, [sp, #16]
  402a44:	ldp	x29, x30, [sp], #48
  402a48:	ret
  402a4c:	stp	x29, x30, [sp, #-48]!
  402a50:	mov	x29, sp
  402a54:	str	x0, [sp, #24]
  402a58:	str	x1, [sp, #16]
  402a5c:	ldr	x0, [sp, #24]
  402a60:	cmp	x0, #0x0
  402a64:	b.ne	402a84 <ferror@plt+0xf24>  // b.any
  402a68:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402a6c:	add	x0, x0, #0x428
  402a70:	bl	401b40 <gettext@plt>
  402a74:	mov	x1, x0
  402a78:	ldr	x0, [sp, #16]
  402a7c:	bl	401b50 <fprintf@plt>
  402a80:	b	402aa0 <ferror@plt+0xf40>
  402a84:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402a88:	add	x0, x0, #0x440
  402a8c:	bl	401b40 <gettext@plt>
  402a90:	ldr	x2, [sp, #24]
  402a94:	mov	x1, x0
  402a98:	ldr	x0, [sp, #16]
  402a9c:	bl	401b50 <fprintf@plt>
  402aa0:	bl	4018a0 <bfd_target_list@plt>
  402aa4:	str	x0, [sp, #32]
  402aa8:	str	wzr, [sp, #44]
  402aac:	b	402ae4 <ferror@plt+0xf84>
  402ab0:	ldrsw	x0, [sp, #44]
  402ab4:	lsl	x0, x0, #3
  402ab8:	ldr	x1, [sp, #32]
  402abc:	add	x0, x1, x0
  402ac0:	ldr	x0, [x0]
  402ac4:	mov	x2, x0
  402ac8:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402acc:	add	x1, x0, #0x420
  402ad0:	ldr	x0, [sp, #16]
  402ad4:	bl	401b50 <fprintf@plt>
  402ad8:	ldr	w0, [sp, #44]
  402adc:	add	w0, w0, #0x1
  402ae0:	str	w0, [sp, #44]
  402ae4:	ldrsw	x0, [sp, #44]
  402ae8:	lsl	x0, x0, #3
  402aec:	ldr	x1, [sp, #32]
  402af0:	add	x0, x1, x0
  402af4:	ldr	x0, [x0]
  402af8:	cmp	x0, #0x0
  402afc:	b.ne	402ab0 <ferror@plt+0xf50>  // b.any
  402b00:	ldr	x1, [sp, #16]
  402b04:	mov	w0, #0xa                   	// #10
  402b08:	bl	401830 <fputc@plt>
  402b0c:	ldr	x0, [sp, #32]
  402b10:	bl	401a00 <free@plt>
  402b14:	nop
  402b18:	ldp	x29, x30, [sp], #48
  402b1c:	ret
  402b20:	stp	x29, x30, [sp, #-48]!
  402b24:	mov	x29, sp
  402b28:	str	x0, [sp, #24]
  402b2c:	str	x1, [sp, #16]
  402b30:	ldr	x0, [sp, #24]
  402b34:	cmp	x0, #0x0
  402b38:	b.ne	402b58 <ferror@plt+0xff8>  // b.any
  402b3c:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402b40:	add	x0, x0, #0x458
  402b44:	bl	401b40 <gettext@plt>
  402b48:	mov	x1, x0
  402b4c:	ldr	x0, [sp, #16]
  402b50:	bl	401b50 <fprintf@plt>
  402b54:	b	402b74 <ferror@plt+0x1014>
  402b58:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402b5c:	add	x0, x0, #0x478
  402b60:	bl	401b40 <gettext@plt>
  402b64:	ldr	x2, [sp, #24]
  402b68:	mov	x1, x0
  402b6c:	ldr	x0, [sp, #16]
  402b70:	bl	401b50 <fprintf@plt>
  402b74:	bl	4017e0 <bfd_arch_list@plt>
  402b78:	str	x0, [sp, #32]
  402b7c:	ldr	x0, [sp, #32]
  402b80:	str	x0, [sp, #40]
  402b84:	b	402bb0 <ferror@plt+0x1050>
  402b88:	ldr	x0, [sp, #40]
  402b8c:	ldr	x0, [x0]
  402b90:	mov	x2, x0
  402b94:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402b98:	add	x1, x0, #0x420
  402b9c:	ldr	x0, [sp, #16]
  402ba0:	bl	401b50 <fprintf@plt>
  402ba4:	ldr	x0, [sp, #40]
  402ba8:	add	x0, x0, #0x8
  402bac:	str	x0, [sp, #40]
  402bb0:	ldr	x0, [sp, #40]
  402bb4:	ldr	x0, [x0]
  402bb8:	cmp	x0, #0x0
  402bbc:	b.ne	402b88 <ferror@plt+0x1028>  // b.any
  402bc0:	ldr	x1, [sp, #16]
  402bc4:	mov	w0, #0xa                   	// #10
  402bc8:	bl	401830 <fputc@plt>
  402bcc:	ldr	x0, [sp, #32]
  402bd0:	bl	401a00 <free@plt>
  402bd4:	nop
  402bd8:	ldp	x29, x30, [sp], #48
  402bdc:	ret
  402be0:	stp	x29, x30, [sp, #-32]!
  402be4:	mov	x29, sp
  402be8:	str	w0, [sp, #28]
  402bec:	ldr	w0, [sp, #28]
  402bf0:	cmp	w0, #0x0
  402bf4:	b.eq	402c08 <ferror@plt+0x10a8>  // b.none
  402bf8:	ldr	w0, [sp, #28]
  402bfc:	cmp	w0, #0x1
  402c00:	b.eq	402c18 <ferror@plt+0x10b8>  // b.none
  402c04:	b	402c28 <ferror@plt+0x10c8>
  402c08:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402c0c:	add	x0, x0, #0x498
  402c10:	bl	401b40 <gettext@plt>
  402c14:	b	402c34 <ferror@plt+0x10d4>
  402c18:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402c1c:	add	x0, x0, #0x4a8
  402c20:	bl	401b40 <gettext@plt>
  402c24:	b	402c34 <ferror@plt+0x10d4>
  402c28:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402c2c:	add	x0, x0, #0x4b8
  402c30:	bl	401b40 <gettext@plt>
  402c34:	ldp	x29, x30, [sp], #32
  402c38:	ret
  402c3c:	stp	x29, x30, [sp, #-112]!
  402c40:	mov	x29, sp
  402c44:	stp	x19, x20, [sp, #16]
  402c48:	str	x21, [sp, #32]
  402c4c:	str	x0, [sp, #56]
  402c50:	str	x1, [sp, #48]
  402c54:	ldr	x0, [sp, #48]
  402c58:	str	x0, [sp, #96]
  402c5c:	ldr	x0, [sp, #96]
  402c60:	ldr	w0, [x0, #12]
  402c64:	add	w1, w0, #0x1
  402c68:	ldr	x0, [sp, #96]
  402c6c:	str	w1, [x0, #12]
  402c70:	ldr	x0, [sp, #96]
  402c74:	ldr	w0, [x0, #12]
  402c78:	sxtw	x1, w0
  402c7c:	mov	x0, x1
  402c80:	lsl	x0, x0, #1
  402c84:	add	x0, x0, x1
  402c88:	lsl	x0, x0, #5
  402c8c:	str	x0, [sp, #88]
  402c90:	ldr	x0, [sp, #96]
  402c94:	ldr	x0, [x0, #16]
  402c98:	ldr	x1, [sp, #88]
  402c9c:	cmp	x1, x0
  402ca0:	b.ls	402d38 <ferror@plt+0x11d8>  // b.plast
  402ca4:	ldr	x0, [sp, #96]
  402ca8:	ldr	w0, [x0, #12]
  402cac:	cmp	w0, #0x3f
  402cb0:	b.le	402cd4 <ferror@plt+0x1174>
  402cb4:	ldr	x0, [sp, #96]
  402cb8:	ldr	w0, [x0, #12]
  402cbc:	sxtw	x1, w0
  402cc0:	mov	x0, x1
  402cc4:	lsl	x0, x0, #1
  402cc8:	add	x0, x0, x1
  402ccc:	lsl	x0, x0, #6
  402cd0:	b	402cd8 <ferror@plt+0x1178>
  402cd4:	mov	x0, #0x3000                	// #12288
  402cd8:	str	x0, [sp, #80]
  402cdc:	ldr	x0, [sp, #96]
  402ce0:	ldr	x0, [x0, #24]
  402ce4:	ldr	x1, [sp, #80]
  402ce8:	bl	401890 <xrealloc@plt>
  402cec:	mov	x1, x0
  402cf0:	ldr	x0, [sp, #96]
  402cf4:	str	x1, [x0, #24]
  402cf8:	ldr	x0, [sp, #96]
  402cfc:	ldr	x1, [x0, #24]
  402d00:	ldr	x0, [sp, #96]
  402d04:	ldr	x0, [x0, #16]
  402d08:	add	x3, x1, x0
  402d0c:	ldr	x0, [sp, #96]
  402d10:	ldr	x0, [x0, #16]
  402d14:	ldr	x1, [sp, #80]
  402d18:	sub	x0, x1, x0
  402d1c:	mov	x2, x0
  402d20:	mov	w1, #0x0                   	// #0
  402d24:	mov	x0, x3
  402d28:	bl	4018d0 <memset@plt>
  402d2c:	ldr	x0, [sp, #96]
  402d30:	ldr	x1, [sp, #80]
  402d34:	str	x1, [x0, #16]
  402d38:	ldr	x0, [sp, #96]
  402d3c:	ldr	x2, [x0, #24]
  402d40:	ldr	x0, [sp, #96]
  402d44:	ldr	w0, [x0, #12]
  402d48:	sxtw	x1, w0
  402d4c:	mov	x0, x1
  402d50:	lsl	x0, x0, #1
  402d54:	add	x0, x0, x1
  402d58:	lsl	x0, x0, #5
  402d5c:	sub	x0, x0, #0x60
  402d60:	add	x0, x2, x0
  402d64:	ldr	x1, [sp, #56]
  402d68:	ldr	x1, [x1]
  402d6c:	str	x1, [x0]
  402d70:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402d74:	add	x0, x0, #0x4d0
  402d78:	bl	401b40 <gettext@plt>
  402d7c:	mov	x20, x0
  402d80:	ldr	x0, [sp, #56]
  402d84:	ldr	x19, [x0]
  402d88:	ldr	x0, [sp, #56]
  402d8c:	ldr	w0, [x0, #16]
  402d90:	bl	402be0 <ferror@plt+0x1080>
  402d94:	mov	x21, x0
  402d98:	ldr	x0, [sp, #56]
  402d9c:	ldr	w0, [x0, #12]
  402da0:	bl	402be0 <ferror@plt+0x1080>
  402da4:	mov	x3, x0
  402da8:	mov	x2, x21
  402dac:	mov	x1, x19
  402db0:	mov	x0, x20
  402db4:	bl	401ad0 <printf@plt>
  402db8:	ldr	x0, [sp, #96]
  402dbc:	ldr	x2, [x0]
  402dc0:	ldr	x0, [sp, #56]
  402dc4:	ldr	x0, [x0]
  402dc8:	mov	x1, x0
  402dcc:	mov	x0, x2
  402dd0:	bl	401a30 <bfd_openw@plt>
  402dd4:	str	x0, [sp, #72]
  402dd8:	ldr	x0, [sp, #72]
  402ddc:	cmp	x0, #0x0
  402de0:	b.ne	402e00 <ferror@plt+0x12a0>  // b.any
  402de4:	ldr	x0, [sp, #96]
  402de8:	ldr	x0, [x0]
  402dec:	bl	402454 <ferror@plt+0x8f4>
  402df0:	ldr	x0, [sp, #96]
  402df4:	mov	w1, #0x1                   	// #1
  402df8:	str	w1, [x0, #8]
  402dfc:	b	402ee4 <ferror@plt+0x1384>
  402e00:	mov	w1, #0x1                   	// #1
  402e04:	ldr	x0, [sp, #72]
  402e08:	bl	401950 <bfd_set_format@plt>
  402e0c:	cmp	w0, #0x0
  402e10:	b.ne	402e3c <ferror@plt+0x12dc>  // b.any
  402e14:	bl	4018c0 <bfd_get_error@plt>
  402e18:	cmp	w0, #0x5
  402e1c:	b.eq	402ee4 <ferror@plt+0x1384>  // b.none
  402e20:	ldr	x0, [sp, #56]
  402e24:	ldr	x0, [x0]
  402e28:	bl	402454 <ferror@plt+0x8f4>
  402e2c:	ldr	x0, [sp, #96]
  402e30:	mov	w1, #0x1                   	// #1
  402e34:	str	w1, [x0, #8]
  402e38:	b	402ee4 <ferror@plt+0x1384>
  402e3c:	mov	w0, #0x2                   	// #2
  402e40:	str	w0, [sp, #108]
  402e44:	b	402ed8 <ferror@plt+0x1378>
  402e48:	ldr	x0, [sp, #72]
  402e4c:	ldr	x0, [x0, #8]
  402e50:	ldr	x3, [x0, #656]
  402e54:	mov	x2, #0x0                   	// #0
  402e58:	ldr	w1, [sp, #108]
  402e5c:	ldr	x0, [sp, #72]
  402e60:	blr	x3
  402e64:	cmp	w0, #0x0
  402e68:	b.eq	402ecc <ferror@plt+0x136c>  // b.none
  402e6c:	mov	x1, #0x0                   	// #0
  402e70:	ldr	w0, [sp, #108]
  402e74:	bl	4019d0 <bfd_printable_arch_mach@plt>
  402e78:	mov	x1, x0
  402e7c:	adrp	x0, 405000 <ferror@plt+0x34a0>
  402e80:	add	x0, x0, #0x4f0
  402e84:	bl	401ad0 <printf@plt>
  402e88:	ldr	x0, [sp, #96]
  402e8c:	ldr	x2, [x0, #24]
  402e90:	ldr	x0, [sp, #96]
  402e94:	ldr	w0, [x0, #12]
  402e98:	sxtw	x1, w0
  402e9c:	mov	x0, x1
  402ea0:	lsl	x0, x0, #1
  402ea4:	add	x0, x0, x1
  402ea8:	lsl	x0, x0, #5
  402eac:	sub	x0, x0, #0x60
  402eb0:	add	x1, x2, x0
  402eb4:	ldr	w0, [sp, #108]
  402eb8:	sub	w0, w0, #0x2
  402ebc:	mov	w0, w0
  402ec0:	add	x0, x1, x0
  402ec4:	mov	w1, #0x1                   	// #1
  402ec8:	strb	w1, [x0, #8]
  402ecc:	ldr	w0, [sp, #108]
  402ed0:	add	w0, w0, #0x1
  402ed4:	str	w0, [sp, #108]
  402ed8:	ldr	w0, [sp, #108]
  402edc:	cmp	w0, #0x58
  402ee0:	b.ls	402e48 <ferror@plt+0x12e8>  // b.plast
  402ee4:	ldr	x0, [sp, #72]
  402ee8:	cmp	x0, #0x0
  402eec:	b.eq	402ef8 <ferror@plt+0x1398>  // b.none
  402ef0:	ldr	x0, [sp, #72]
  402ef4:	bl	4019a0 <bfd_close_all_done@plt>
  402ef8:	ldr	x0, [sp, #96]
  402efc:	ldr	w0, [x0, #8]
  402f00:	ldp	x19, x20, [sp, #16]
  402f04:	ldr	x21, [sp, #32]
  402f08:	ldp	x29, x30, [sp], #112
  402f0c:	ret
  402f10:	stp	x29, x30, [sp, #-32]!
  402f14:	mov	x29, sp
  402f18:	str	x0, [sp, #24]
  402f1c:	mov	x0, #0x0                   	// #0
  402f20:	bl	404b7c <ferror@plt+0x301c>
  402f24:	mov	x1, x0
  402f28:	ldr	x0, [sp, #24]
  402f2c:	str	x1, [x0]
  402f30:	ldr	x0, [sp, #24]
  402f34:	str	wzr, [x0, #8]
  402f38:	ldr	x0, [sp, #24]
  402f3c:	str	wzr, [x0, #12]
  402f40:	ldr	x0, [sp, #24]
  402f44:	str	xzr, [x0, #16]
  402f48:	ldr	x0, [sp, #24]
  402f4c:	str	xzr, [x0, #24]
  402f50:	ldr	x1, [sp, #24]
  402f54:	adrp	x0, 402000 <ferror@plt+0x4a0>
  402f58:	add	x0, x0, #0xc3c
  402f5c:	bl	4019f0 <bfd_iterate_over_targets@plt>
  402f60:	ldr	x0, [sp, #24]
  402f64:	ldr	x0, [x0]
  402f68:	bl	401b30 <unlink@plt>
  402f6c:	ldr	x0, [sp, #24]
  402f70:	ldr	x0, [x0]
  402f74:	bl	401a00 <free@plt>
  402f78:	nop
  402f7c:	ldp	x29, x30, [sp], #32
  402f80:	ret
  402f84:	stp	x29, x30, [sp, #-48]!
  402f88:	mov	x29, sp
  402f8c:	str	x19, [sp, #16]
  402f90:	str	w0, [sp, #44]
  402f94:	str	w1, [sp, #40]
  402f98:	str	x2, [sp, #32]
  402f9c:	b	402ff8 <ferror@plt+0x1498>
  402fa0:	ldr	w19, [sp, #40]
  402fa4:	ldr	x0, [sp, #32]
  402fa8:	ldr	x2, [x0, #24]
  402fac:	ldrsw	x1, [sp, #44]
  402fb0:	mov	x0, x1
  402fb4:	lsl	x0, x0, #1
  402fb8:	add	x0, x0, x1
  402fbc:	lsl	x0, x0, #5
  402fc0:	add	x0, x2, x0
  402fc4:	ldr	x0, [x0]
  402fc8:	bl	4017a0 <strlen@plt>
  402fcc:	sub	w0, w19, w0
  402fd0:	sub	w0, w0, #0x1
  402fd4:	str	w0, [sp, #40]
  402fd8:	ldr	w0, [sp, #40]
  402fdc:	cmp	w0, #0x0
  402fe0:	b.ge	402fec <ferror@plt+0x148c>  // b.tcont
  402fe4:	ldr	w0, [sp, #44]
  402fe8:	b	403010 <ferror@plt+0x14b0>
  402fec:	ldr	w0, [sp, #44]
  402ff0:	add	w0, w0, #0x1
  402ff4:	str	w0, [sp, #44]
  402ff8:	ldr	x0, [sp, #32]
  402ffc:	ldr	w0, [x0, #12]
  403000:	ldr	w1, [sp, #44]
  403004:	cmp	w1, w0
  403008:	b.lt	402fa0 <ferror@plt+0x1440>  // b.tstop
  40300c:	ldr	w0, [sp, #44]
  403010:	ldr	x19, [sp, #16]
  403014:	ldp	x29, x30, [sp], #48
  403018:	ret
  40301c:	stp	x29, x30, [sp, #-32]!
  403020:	mov	x29, sp
  403024:	str	w0, [sp, #28]
  403028:	str	w1, [sp, #24]
  40302c:	str	x2, [sp, #16]
  403030:	b	403074 <ferror@plt+0x1514>
  403034:	ldr	x0, [sp, #16]
  403038:	ldr	x2, [x0, #24]
  40303c:	ldr	w0, [sp, #28]
  403040:	add	w1, w0, #0x1
  403044:	str	w1, [sp, #28]
  403048:	sxtw	x1, w0
  40304c:	mov	x0, x1
  403050:	lsl	x0, x0, #1
  403054:	add	x0, x0, x1
  403058:	lsl	x0, x0, #5
  40305c:	add	x0, x2, x0
  403060:	ldr	x0, [x0]
  403064:	mov	x1, x0
  403068:	adrp	x0, 405000 <ferror@plt+0x34a0>
  40306c:	add	x0, x0, #0x4f8
  403070:	bl	401ad0 <printf@plt>
  403074:	ldr	w1, [sp, #28]
  403078:	ldr	w0, [sp, #24]
  40307c:	cmp	w1, w0
  403080:	b.ne	403034 <ferror@plt+0x14d4>  // b.any
  403084:	nop
  403088:	nop
  40308c:	ldp	x29, x30, [sp], #32
  403090:	ret
  403094:	stp	x29, x30, [sp, #-64]!
  403098:	mov	x29, sp
  40309c:	str	w0, [sp, #44]
  4030a0:	str	w1, [sp, #40]
  4030a4:	str	w2, [sp, #36]
  4030a8:	str	x3, [sp, #24]
  4030ac:	b	40319c <ferror@plt+0x163c>
  4030b0:	ldr	x0, [sp, #24]
  4030b4:	ldr	x2, [x0, #24]
  4030b8:	ldrsw	x1, [sp, #44]
  4030bc:	mov	x0, x1
  4030c0:	lsl	x0, x0, #1
  4030c4:	add	x0, x0, x1
  4030c8:	lsl	x0, x0, #5
  4030cc:	add	x1, x2, x0
  4030d0:	ldr	w0, [sp, #36]
  4030d4:	sub	w0, w0, #0x2
  4030d8:	mov	w0, w0
  4030dc:	add	x0, x1, x0
  4030e0:	ldrb	w0, [x0, #8]
  4030e4:	cmp	w0, #0x0
  4030e8:	b.eq	40312c <ferror@plt+0x15cc>  // b.none
  4030ec:	ldr	x0, [sp, #24]
  4030f0:	ldr	x2, [x0, #24]
  4030f4:	ldrsw	x1, [sp, #44]
  4030f8:	mov	x0, x1
  4030fc:	lsl	x0, x0, #1
  403100:	add	x0, x0, x1
  403104:	lsl	x0, x0, #5
  403108:	add	x0, x2, x0
  40310c:	ldr	x2, [x0]
  403110:	adrp	x0, 417000 <memcpy@GLIBC_2.17>
  403114:	add	x0, x0, #0x240
  403118:	ldr	x0, [x0]
  40311c:	mov	x1, x0
  403120:	mov	x0, x2
  403124:	bl	4017b0 <fputs@plt>
  403128:	b	403178 <ferror@plt+0x1618>
  40312c:	ldr	x0, [sp, #24]
  403130:	ldr	x2, [x0, #24]
  403134:	ldrsw	x1, [sp, #44]
  403138:	mov	x0, x1
  40313c:	lsl	x0, x0, #1
  403140:	add	x0, x0, x1
  403144:	lsl	x0, x0, #5
  403148:	add	x0, x2, x0
  40314c:	ldr	x0, [x0]
  403150:	bl	4017a0 <strlen@plt>
  403154:	str	w0, [sp, #60]
  403158:	b	403164 <ferror@plt+0x1604>
  40315c:	mov	w0, #0x2d                  	// #45
  403160:	bl	401b10 <putchar@plt>
  403164:	ldr	w0, [sp, #60]
  403168:	sub	w1, w0, #0x1
  40316c:	str	w1, [sp, #60]
  403170:	cmp	w0, #0x0
  403174:	b.ne	40315c <ferror@plt+0x15fc>  // b.any
  403178:	ldr	w0, [sp, #44]
  40317c:	add	w0, w0, #0x1
  403180:	str	w0, [sp, #44]
  403184:	ldr	w1, [sp, #44]
  403188:	ldr	w0, [sp, #40]
  40318c:	cmp	w1, w0
  403190:	b.eq	40319c <ferror@plt+0x163c>  // b.none
  403194:	mov	w0, #0x20                  	// #32
  403198:	bl	401b10 <putchar@plt>
  40319c:	ldr	w1, [sp, #44]
  4031a0:	ldr	w0, [sp, #40]
  4031a4:	cmp	w1, w0
  4031a8:	b.ne	4030b0 <ferror@plt+0x1550>  // b.any
  4031ac:	nop
  4031b0:	nop
  4031b4:	ldp	x29, x30, [sp], #64
  4031b8:	ret
  4031bc:	stp	x29, x30, [sp, #-80]!
  4031c0:	mov	x29, sp
  4031c4:	str	x0, [sp, #24]
  4031c8:	str	wzr, [sp, #64]
  4031cc:	mov	w0, #0x2                   	// #2
  4031d0:	str	w0, [sp, #68]
  4031d4:	b	403218 <ferror@plt+0x16b8>
  4031d8:	mov	x1, #0x0                   	// #0
  4031dc:	ldr	w0, [sp, #68]
  4031e0:	bl	4019d0 <bfd_printable_arch_mach@plt>
  4031e4:	str	x0, [sp, #40]
  4031e8:	ldr	x0, [sp, #40]
  4031ec:	bl	4017a0 <strlen@plt>
  4031f0:	str	w0, [sp, #36]
  4031f4:	ldr	w1, [sp, #36]
  4031f8:	ldr	w0, [sp, #64]
  4031fc:	cmp	w1, w0
  403200:	b.le	40320c <ferror@plt+0x16ac>
  403204:	ldr	w0, [sp, #36]
  403208:	str	w0, [sp, #64]
  40320c:	ldr	w0, [sp, #68]
  403210:	add	w0, w0, #0x1
  403214:	str	w0, [sp, #68]
  403218:	ldr	w0, [sp, #68]
  40321c:	cmp	w0, #0x58
  403220:	b.ls	4031d8 <ferror@plt+0x1678>  // b.plast
  403224:	str	wzr, [sp, #76]
  403228:	adrp	x0, 405000 <ferror@plt+0x34a0>
  40322c:	add	x0, x0, #0x500
  403230:	bl	401b00 <getenv@plt>
  403234:	str	x0, [sp, #56]
  403238:	ldr	x0, [sp, #56]
  40323c:	cmp	x0, #0x0
  403240:	b.eq	403250 <ferror@plt+0x16f0>  // b.none
  403244:	ldr	x0, [sp, #56]
  403248:	bl	401870 <atoi@plt>
  40324c:	str	w0, [sp, #76]
  403250:	ldr	w0, [sp, #76]
  403254:	cmp	w0, #0x0
  403258:	b.ne	403264 <ferror@plt+0x1704>  // b.any
  40325c:	mov	w0, #0x50                  	// #80
  403260:	str	w0, [sp, #76]
  403264:	str	wzr, [sp, #72]
  403268:	b	403354 <ferror@plt+0x17f4>
  40326c:	ldr	w1, [sp, #76]
  403270:	ldr	w0, [sp, #64]
  403274:	sub	w0, w1, w0
  403278:	sub	w0, w0, #0x1
  40327c:	ldr	x2, [sp, #24]
  403280:	mov	w1, w0
  403284:	ldr	w0, [sp, #72]
  403288:	bl	402f84 <ferror@plt+0x1424>
  40328c:	str	w0, [sp, #52]
  403290:	ldr	w0, [sp, #64]
  403294:	add	w1, w0, #0x1
  403298:	adrp	x0, 405000 <ferror@plt+0x34a0>
  40329c:	add	x2, x0, #0x508
  4032a0:	adrp	x0, 405000 <ferror@plt+0x34a0>
  4032a4:	add	x0, x0, #0x510
  4032a8:	bl	401ad0 <printf@plt>
  4032ac:	ldr	x2, [sp, #24]
  4032b0:	ldr	w1, [sp, #52]
  4032b4:	ldr	w0, [sp, #72]
  4032b8:	bl	40301c <ferror@plt+0x14bc>
  4032bc:	mov	w0, #0xa                   	// #10
  4032c0:	bl	401b10 <putchar@plt>
  4032c4:	mov	w0, #0x2                   	// #2
  4032c8:	str	w0, [sp, #68]
  4032cc:	b	403340 <ferror@plt+0x17e0>
  4032d0:	mov	x1, #0x0                   	// #0
  4032d4:	ldr	w0, [sp, #68]
  4032d8:	bl	4019d0 <bfd_printable_arch_mach@plt>
  4032dc:	mov	x2, x0
  4032e0:	adrp	x0, 405000 <ferror@plt+0x34a0>
  4032e4:	add	x1, x0, #0x518
  4032e8:	mov	x0, x2
  4032ec:	bl	4019c0 <strcmp@plt>
  4032f0:	cmp	w0, #0x0
  4032f4:	b.eq	403334 <ferror@plt+0x17d4>  // b.none
  4032f8:	mov	x1, #0x0                   	// #0
  4032fc:	ldr	w0, [sp, #68]
  403300:	bl	4019d0 <bfd_printable_arch_mach@plt>
  403304:	mov	x2, x0
  403308:	ldr	w1, [sp, #64]
  40330c:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403310:	add	x0, x0, #0x528
  403314:	bl	401ad0 <printf@plt>
  403318:	ldr	x3, [sp, #24]
  40331c:	ldr	w2, [sp, #68]
  403320:	ldr	w1, [sp, #52]
  403324:	ldr	w0, [sp, #72]
  403328:	bl	403094 <ferror@plt+0x1534>
  40332c:	mov	w0, #0xa                   	// #10
  403330:	bl	401b10 <putchar@plt>
  403334:	ldr	w0, [sp, #68]
  403338:	add	w0, w0, #0x1
  40333c:	str	w0, [sp, #68]
  403340:	ldr	w0, [sp, #68]
  403344:	cmp	w0, #0x58
  403348:	b.ls	4032d0 <ferror@plt+0x1770>  // b.plast
  40334c:	ldr	w0, [sp, #52]
  403350:	str	w0, [sp, #72]
  403354:	ldr	x0, [sp, #24]
  403358:	ldr	w0, [x0, #12]
  40335c:	ldr	w1, [sp, #72]
  403360:	cmp	w1, w0
  403364:	b.lt	40326c <ferror@plt+0x170c>  // b.tstop
  403368:	nop
  40336c:	nop
  403370:	ldp	x29, x30, [sp], #80
  403374:	ret
  403378:	stp	x29, x30, [sp, #-48]!
  40337c:	mov	x29, sp
  403380:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403384:	add	x0, x0, #0x530
  403388:	bl	401b40 <gettext@plt>
  40338c:	mov	x2, x0
  403390:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403394:	add	x1, x0, #0x550
  403398:	mov	x0, x2
  40339c:	bl	401ad0 <printf@plt>
  4033a0:	add	x0, sp, #0x10
  4033a4:	bl	402f10 <ferror@plt+0x13b0>
  4033a8:	ldr	w0, [sp, #24]
  4033ac:	cmp	w0, #0x0
  4033b0:	b.ne	4033bc <ferror@plt+0x185c>  // b.any
  4033b4:	add	x0, sp, #0x10
  4033b8:	bl	4031bc <ferror@plt+0x165c>
  4033bc:	ldr	w0, [sp, #24]
  4033c0:	ldp	x29, x30, [sp], #48
  4033c4:	ret
  4033c8:	stp	x29, x30, [sp, #-256]!
  4033cc:	mov	x29, sp
  4033d0:	str	x0, [sp, #40]
  4033d4:	str	x1, [sp, #32]
  4033d8:	str	w2, [sp, #28]
  4033dc:	str	w3, [sp, #24]
  4033e0:	ldr	w0, [sp, #28]
  4033e4:	cmp	w0, #0x0
  4033e8:	b.eq	4034d4 <ferror@plt+0x1974>  // b.none
  4033ec:	ldr	x0, [sp, #32]
  4033f0:	ldr	x0, [x0, #8]
  4033f4:	ldr	x2, [x0, #480]
  4033f8:	add	x0, sp, #0x70
  4033fc:	mov	x1, x0
  403400:	ldr	x0, [sp, #32]
  403404:	blr	x2
  403408:	cmp	w0, #0x0
  40340c:	b.ne	4034d4 <ferror@plt+0x1974>  // b.any
  403410:	ldr	x0, [sp, #200]
  403414:	str	x0, [sp, #88]
  403418:	add	x0, sp, #0x58
  40341c:	bl	401850 <ctime@plt>
  403420:	str	x0, [sp, #248]
  403424:	ldr	x0, [sp, #248]
  403428:	cmp	x0, #0x0
  40342c:	b.ne	40344c <ferror@plt+0x18ec>  // b.any
  403430:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403434:	add	x0, x0, #0x568
  403438:	bl	401b40 <gettext@plt>
  40343c:	mov	x1, x0
  403440:	add	x0, sp, #0x30
  403444:	bl	401810 <sprintf@plt>
  403448:	b	403478 <ferror@plt+0x1918>
  40344c:	ldr	x0, [sp, #248]
  403450:	add	x1, x0, #0x4
  403454:	ldr	x0, [sp, #248]
  403458:	add	x0, x0, #0x14
  40345c:	add	x4, sp, #0x30
  403460:	mov	x3, x0
  403464:	mov	x2, x1
  403468:	adrp	x0, 405000 <ferror@plt+0x34a0>
  40346c:	add	x1, x0, #0x580
  403470:	mov	x0, x4
  403474:	bl	401810 <sprintf@plt>
  403478:	ldr	w0, [sp, #128]
  40347c:	mov	w0, w0
  403480:	add	x1, sp, #0x60
  403484:	bl	403ad0 <ferror@plt+0x1f70>
  403488:	strb	wzr, [sp, #106]
  40348c:	ldr	x0, [sp, #160]
  403490:	str	x0, [sp, #240]
  403494:	add	x0, sp, #0x60
  403498:	add	x0, x0, #0x1
  40349c:	ldr	w1, [sp, #136]
  4034a0:	mov	w1, w1
  4034a4:	ldr	w2, [sp, #140]
  4034a8:	mov	w2, w2
  4034ac:	add	x3, sp, #0x30
  4034b0:	mov	x6, x3
  4034b4:	ldr	x5, [sp, #240]
  4034b8:	mov	x4, x2
  4034bc:	mov	x3, x1
  4034c0:	mov	x2, x0
  4034c4:	adrp	x0, 405000 <ferror@plt+0x34a0>
  4034c8:	add	x1, x0, #0x590
  4034cc:	ldr	x0, [sp, #40]
  4034d0:	bl	401b50 <fprintf@plt>
  4034d4:	ldr	x0, [sp, #32]
  4034d8:	bl	40241c <ferror@plt+0x8bc>
  4034dc:	ldr	x1, [sp, #40]
  4034e0:	bl	4017b0 <fputs@plt>
  4034e4:	ldr	w0, [sp, #24]
  4034e8:	cmp	w0, #0x0
  4034ec:	b.eq	40356c <ferror@plt+0x1a0c>  // b.none
  4034f0:	ldr	x0, [sp, #32]
  4034f4:	bl	402434 <ferror@plt+0x8d4>
  4034f8:	cmp	w0, #0x0
  4034fc:	b.eq	403530 <ferror@plt+0x19d0>  // b.none
  403500:	ldr	x0, [sp, #32]
  403504:	ldr	x0, [x0, #96]
  403508:	cmp	x0, #0x0
  40350c:	b.eq	403530 <ferror@plt+0x19d0>  // b.none
  403510:	ldr	x0, [sp, #32]
  403514:	ldr	x0, [x0, #96]
  403518:	mov	x2, x0
  40351c:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403520:	add	x1, x0, #0x5a8
  403524:	ldr	x0, [sp, #40]
  403528:	bl	401b50 <fprintf@plt>
  40352c:	b	40356c <ferror@plt+0x1a0c>
  403530:	ldr	x0, [sp, #32]
  403534:	bl	402434 <ferror@plt+0x8d4>
  403538:	cmp	w0, #0x0
  40353c:	b.ne	40356c <ferror@plt+0x1a0c>  // b.any
  403540:	ldr	x0, [sp, #32]
  403544:	ldr	x0, [x0, #88]
  403548:	cmp	x0, #0x0
  40354c:	b.eq	40356c <ferror@plt+0x1a0c>  // b.none
  403550:	ldr	x0, [sp, #32]
  403554:	ldr	x0, [x0, #88]
  403558:	mov	x2, x0
  40355c:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403560:	add	x1, x0, #0x5a8
  403564:	ldr	x0, [sp, #40]
  403568:	bl	401b50 <fprintf@plt>
  40356c:	ldr	x1, [sp, #40]
  403570:	mov	w0, #0xa                   	// #10
  403574:	bl	401830 <fputc@plt>
  403578:	nop
  40357c:	ldp	x29, x30, [sp], #256
  403580:	ret
  403584:	stp	x29, x30, [sp, #-64]!
  403588:	mov	x29, sp
  40358c:	str	x0, [sp, #24]
  403590:	mov	w1, #0x2f                  	// #47
  403594:	ldr	x0, [sp, #24]
  403598:	bl	401930 <strrchr@plt>
  40359c:	str	x0, [sp, #40]
  4035a0:	ldr	x0, [sp, #40]
  4035a4:	cmp	x0, #0x0
  4035a8:	b.eq	4035fc <ferror@plt+0x1a9c>  // b.none
  4035ac:	ldr	x1, [sp, #40]
  4035b0:	ldr	x0, [sp, #24]
  4035b4:	sub	x0, x1, x0
  4035b8:	str	x0, [sp, #48]
  4035bc:	ldr	x0, [sp, #48]
  4035c0:	add	x0, x0, #0xb
  4035c4:	bl	4018e0 <xmalloc@plt>
  4035c8:	str	x0, [sp, #56]
  4035cc:	ldr	x2, [sp, #48]
  4035d0:	ldr	x1, [sp, #24]
  4035d4:	ldr	x0, [sp, #56]
  4035d8:	bl	401760 <memcpy@plt>
  4035dc:	ldr	x0, [sp, #48]
  4035e0:	add	x1, x0, #0x1
  4035e4:	str	x1, [sp, #48]
  4035e8:	ldr	x1, [sp, #56]
  4035ec:	add	x0, x1, x0
  4035f0:	mov	w1, #0x2f                  	// #47
  4035f4:	strb	w1, [x0]
  4035f8:	b	40360c <ferror@plt+0x1aac>
  4035fc:	mov	x0, #0x9                   	// #9
  403600:	bl	4018e0 <xmalloc@plt>
  403604:	str	x0, [sp, #56]
  403608:	str	xzr, [sp, #48]
  40360c:	ldr	x1, [sp, #56]
  403610:	ldr	x0, [sp, #48]
  403614:	add	x3, x1, x0
  403618:	mov	x2, #0x9                   	// #9
  40361c:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403620:	add	x1, x0, #0x5b0
  403624:	mov	x0, x3
  403628:	bl	401760 <memcpy@plt>
  40362c:	ldr	x0, [sp, #56]
  403630:	ldp	x29, x30, [sp], #64
  403634:	ret
  403638:	stp	x29, x30, [sp, #-48]!
  40363c:	mov	x29, sp
  403640:	str	x0, [sp, #24]
  403644:	ldr	x0, [sp, #24]
  403648:	bl	403584 <ferror@plt+0x1a24>
  40364c:	str	x0, [sp, #40]
  403650:	ldr	x0, [sp, #40]
  403654:	bl	401a90 <mkstemp@plt>
  403658:	str	w0, [sp, #36]
  40365c:	ldr	w0, [sp, #36]
  403660:	cmn	w0, #0x1
  403664:	b.ne	403678 <ferror@plt+0x1b18>  // b.any
  403668:	ldr	x0, [sp, #40]
  40366c:	bl	401a00 <free@plt>
  403670:	mov	x0, #0x0                   	// #0
  403674:	b	403684 <ferror@plt+0x1b24>
  403678:	ldr	w0, [sp, #36]
  40367c:	bl	401920 <close@plt>
  403680:	ldr	x0, [sp, #40]
  403684:	ldp	x29, x30, [sp], #48
  403688:	ret
  40368c:	stp	x29, x30, [sp, #-48]!
  403690:	mov	x29, sp
  403694:	str	x0, [sp, #24]
  403698:	ldr	x0, [sp, #24]
  40369c:	bl	403584 <ferror@plt+0x1a24>
  4036a0:	str	x0, [sp, #40]
  4036a4:	ldr	x0, [sp, #40]
  4036a8:	bl	401960 <mkdtemp@plt>
  4036ac:	ldp	x29, x30, [sp], #48
  4036b0:	ret
  4036b4:	stp	x29, x30, [sp, #-48]!
  4036b8:	mov	x29, sp
  4036bc:	str	x0, [sp, #24]
  4036c0:	str	x1, [sp, #16]
  4036c4:	add	x0, sp, #0x20
  4036c8:	mov	w2, #0x0                   	// #0
  4036cc:	mov	x1, x0
  4036d0:	ldr	x0, [sp, #24]
  4036d4:	bl	4017c0 <bfd_scan_vma@plt>
  4036d8:	str	x0, [sp, #40]
  4036dc:	ldr	x0, [sp, #32]
  4036e0:	ldrb	w0, [x0]
  4036e4:	cmp	w0, #0x0
  4036e8:	b.eq	403704 <ferror@plt+0x1ba4>  // b.none
  4036ec:	adrp	x0, 405000 <ferror@plt+0x34a0>
  4036f0:	add	x0, x0, #0x5c0
  4036f4:	bl	401b40 <gettext@plt>
  4036f8:	ldr	x2, [sp, #24]
  4036fc:	ldr	x1, [sp, #16]
  403700:	bl	4027e8 <ferror@plt+0xc88>
  403704:	ldr	x0, [sp, #40]
  403708:	ldp	x29, x30, [sp], #48
  40370c:	ret
  403710:	stp	x29, x30, [sp, #-176]!
  403714:	mov	x29, sp
  403718:	str	x19, [sp, #16]
  40371c:	str	x0, [sp, #40]
  403720:	ldr	x0, [sp, #40]
  403724:	cmp	x0, #0x0
  403728:	b.ne	403734 <ferror@plt+0x1bd4>  // b.any
  40372c:	mov	x0, #0xffffffffffffffff    	// #-1
  403730:	b	403824 <ferror@plt+0x1cc4>
  403734:	add	x0, sp, #0x30
  403738:	mov	x1, x0
  40373c:	ldr	x0, [sp, #40]
  403740:	bl	404c28 <ferror@plt+0x30c8>
  403744:	cmp	w0, #0x0
  403748:	b.ge	4037a4 <ferror@plt+0x1c44>  // b.tcont
  40374c:	bl	401af0 <__errno_location@plt>
  403750:	ldr	w0, [x0]
  403754:	cmp	w0, #0x2
  403758:	b.ne	403774 <ferror@plt+0x1c14>  // b.any
  40375c:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403760:	add	x0, x0, #0x5d8
  403764:	bl	401b40 <gettext@plt>
  403768:	ldr	x1, [sp, #40]
  40376c:	bl	402888 <ferror@plt+0xd28>
  403770:	b	403820 <ferror@plt+0x1cc0>
  403774:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403778:	add	x0, x0, #0x5f0
  40377c:	bl	401b40 <gettext@plt>
  403780:	mov	x19, x0
  403784:	bl	401af0 <__errno_location@plt>
  403788:	ldr	w0, [x0]
  40378c:	bl	401910 <strerror@plt>
  403790:	mov	x2, x0
  403794:	ldr	x1, [sp, #40]
  403798:	mov	x0, x19
  40379c:	bl	402888 <ferror@plt+0xd28>
  4037a0:	b	403820 <ferror@plt+0x1cc0>
  4037a4:	ldr	w0, [sp, #64]
  4037a8:	and	w0, w0, #0xf000
  4037ac:	cmp	w0, #0x4, lsl #12
  4037b0:	b.ne	4037cc <ferror@plt+0x1c6c>  // b.any
  4037b4:	adrp	x0, 405000 <ferror@plt+0x34a0>
  4037b8:	add	x0, x0, #0x620
  4037bc:	bl	401b40 <gettext@plt>
  4037c0:	ldr	x1, [sp, #40]
  4037c4:	bl	402888 <ferror@plt+0xd28>
  4037c8:	b	403820 <ferror@plt+0x1cc0>
  4037cc:	ldr	w0, [sp, #64]
  4037d0:	and	w0, w0, #0xf000
  4037d4:	cmp	w0, #0x8, lsl #12
  4037d8:	b.eq	4037f4 <ferror@plt+0x1c94>  // b.none
  4037dc:	adrp	x0, 405000 <ferror@plt+0x34a0>
  4037e0:	add	x0, x0, #0x640
  4037e4:	bl	401b40 <gettext@plt>
  4037e8:	ldr	x1, [sp, #40]
  4037ec:	bl	402888 <ferror@plt+0xd28>
  4037f0:	b	403820 <ferror@plt+0x1cc0>
  4037f4:	ldr	x0, [sp, #96]
  4037f8:	cmp	x0, #0x0
  4037fc:	b.ge	403818 <ferror@plt+0x1cb8>  // b.tcont
  403800:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403804:	add	x0, x0, #0x668
  403808:	bl	401b40 <gettext@plt>
  40380c:	ldr	x1, [sp, #40]
  403810:	bl	402888 <ferror@plt+0xd28>
  403814:	b	403820 <ferror@plt+0x1cc0>
  403818:	ldr	x0, [sp, #96]
  40381c:	b	403824 <ferror@plt+0x1cc4>
  403820:	mov	x0, #0xffffffffffffffff    	// #-1
  403824:	ldr	x19, [sp, #16]
  403828:	ldp	x29, x30, [sp], #176
  40382c:	ret
  403830:	stp	x29, x30, [sp, #-64]!
  403834:	mov	x29, sp
  403838:	stp	x19, x20, [sp, #16]
  40383c:	str	x0, [sp, #40]
  403840:	ldr	x0, [sp, #40]
  403844:	cmp	x0, #0x0
  403848:	b.ne	40386c <ferror@plt+0x1d0c>  // b.any
  40384c:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403850:	add	x3, x0, #0x6d8
  403854:	mov	w2, #0x281                 	// #641
  403858:	adrp	x0, 405000 <ferror@plt+0x34a0>
  40385c:	add	x1, x0, #0x6a8
  403860:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403864:	add	x0, x0, #0x6c0
  403868:	bl	401ae0 <__assert_fail@plt>
  40386c:	ldr	x0, [sp, #40]
  403870:	ldr	x0, [x0, #208]
  403874:	cmp	x0, #0x0
  403878:	b.eq	403890 <ferror@plt+0x1d30>  // b.none
  40387c:	ldr	x0, [sp, #40]
  403880:	ldr	x0, [x0, #208]
  403884:	bl	402434 <ferror@plt+0x8d4>
  403888:	cmp	w0, #0x0
  40388c:	b.eq	40389c <ferror@plt+0x1d3c>  // b.none
  403890:	ldr	x0, [sp, #40]
  403894:	bl	40241c <ferror@plt+0x8bc>
  403898:	b	403988 <ferror@plt+0x1e28>
  40389c:	ldr	x0, [sp, #40]
  4038a0:	ldr	x0, [x0, #208]
  4038a4:	bl	40241c <ferror@plt+0x8bc>
  4038a8:	bl	4017a0 <strlen@plt>
  4038ac:	mov	x19, x0
  4038b0:	ldr	x0, [sp, #40]
  4038b4:	bl	40241c <ferror@plt+0x8bc>
  4038b8:	bl	4017a0 <strlen@plt>
  4038bc:	add	x0, x19, x0
  4038c0:	add	x0, x0, #0x3
  4038c4:	str	x0, [sp, #56]
  4038c8:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  4038cc:	add	x0, x0, #0x258
  4038d0:	ldr	x0, [x0]
  4038d4:	ldr	x1, [sp, #56]
  4038d8:	cmp	x1, x0
  4038dc:	b.ls	403940 <ferror@plt+0x1de0>  // b.plast
  4038e0:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  4038e4:	add	x0, x0, #0x258
  4038e8:	ldr	x0, [x0]
  4038ec:	cmp	x0, #0x0
  4038f0:	b.eq	403904 <ferror@plt+0x1da4>  // b.none
  4038f4:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  4038f8:	add	x0, x0, #0x260
  4038fc:	ldr	x0, [x0]
  403900:	bl	401a00 <free@plt>
  403904:	ldr	x0, [sp, #56]
  403908:	lsr	x1, x0, #1
  40390c:	ldr	x0, [sp, #56]
  403910:	add	x1, x1, x0
  403914:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  403918:	add	x0, x0, #0x258
  40391c:	str	x1, [x0]
  403920:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  403924:	add	x0, x0, #0x258
  403928:	ldr	x0, [x0]
  40392c:	bl	4018e0 <xmalloc@plt>
  403930:	mov	x1, x0
  403934:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  403938:	add	x0, x0, #0x260
  40393c:	str	x1, [x0]
  403940:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  403944:	add	x0, x0, #0x260
  403948:	ldr	x19, [x0]
  40394c:	ldr	x0, [sp, #40]
  403950:	ldr	x0, [x0, #208]
  403954:	bl	40241c <ferror@plt+0x8bc>
  403958:	mov	x20, x0
  40395c:	ldr	x0, [sp, #40]
  403960:	bl	40241c <ferror@plt+0x8bc>
  403964:	mov	x3, x0
  403968:	mov	x2, x20
  40396c:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403970:	add	x1, x0, #0x6d0
  403974:	mov	x0, x19
  403978:	bl	401810 <sprintf@plt>
  40397c:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  403980:	add	x0, x0, #0x260
  403984:	ldr	x0, [x0]
  403988:	ldp	x19, x20, [sp, #16]
  40398c:	ldp	x29, x30, [sp], #64
  403990:	ret
  403994:	sub	sp, sp, #0x20
  403998:	str	x0, [sp, #8]
  40399c:	ldr	x0, [sp, #8]
  4039a0:	str	x0, [sp, #24]
  4039a4:	ldr	x0, [sp, #24]
  4039a8:	ldrb	w0, [x0]
  4039ac:	cmp	w0, #0x2f
  4039b0:	b.ne	403a68 <ferror@plt+0x1f08>  // b.any
  4039b4:	mov	w0, #0x0                   	// #0
  4039b8:	b	403a7c <ferror@plt+0x1f1c>
  4039bc:	ldr	x0, [sp, #24]
  4039c0:	ldrb	w0, [x0]
  4039c4:	cmp	w0, #0x2e
  4039c8:	b.ne	403a28 <ferror@plt+0x1ec8>  // b.any
  4039cc:	ldr	x0, [sp, #24]
  4039d0:	add	x0, x0, #0x1
  4039d4:	str	x0, [sp, #24]
  4039d8:	ldr	x0, [sp, #24]
  4039dc:	ldrb	w0, [x0]
  4039e0:	cmp	w0, #0x2e
  4039e4:	b.ne	403a28 <ferror@plt+0x1ec8>  // b.any
  4039e8:	ldr	x0, [sp, #24]
  4039ec:	add	x0, x0, #0x1
  4039f0:	str	x0, [sp, #24]
  4039f4:	ldr	x0, [sp, #24]
  4039f8:	ldrb	w0, [x0]
  4039fc:	cmp	w0, #0x0
  403a00:	b.eq	403a14 <ferror@plt+0x1eb4>  // b.none
  403a04:	ldr	x0, [sp, #24]
  403a08:	ldrb	w0, [x0]
  403a0c:	cmp	w0, #0x2f
  403a10:	b.ne	403a28 <ferror@plt+0x1ec8>  // b.any
  403a14:	mov	w0, #0x0                   	// #0
  403a18:	b	403a7c <ferror@plt+0x1f1c>
  403a1c:	ldr	x0, [sp, #24]
  403a20:	add	x0, x0, #0x1
  403a24:	str	x0, [sp, #24]
  403a28:	ldr	x0, [sp, #24]
  403a2c:	ldrb	w0, [x0]
  403a30:	cmp	w0, #0x0
  403a34:	b.eq	403a58 <ferror@plt+0x1ef8>  // b.none
  403a38:	ldr	x0, [sp, #24]
  403a3c:	ldrb	w0, [x0]
  403a40:	cmp	w0, #0x2f
  403a44:	b.ne	403a1c <ferror@plt+0x1ebc>  // b.any
  403a48:	b	403a58 <ferror@plt+0x1ef8>
  403a4c:	ldr	x0, [sp, #24]
  403a50:	add	x0, x0, #0x1
  403a54:	str	x0, [sp, #24]
  403a58:	ldr	x0, [sp, #24]
  403a5c:	ldrb	w0, [x0]
  403a60:	cmp	w0, #0x2f
  403a64:	b.eq	403a4c <ferror@plt+0x1eec>  // b.none
  403a68:	ldr	x0, [sp, #24]
  403a6c:	ldrb	w0, [x0]
  403a70:	cmp	w0, #0x0
  403a74:	b.ne	4039bc <ferror@plt+0x1e5c>  // b.any
  403a78:	mov	w0, #0x1                   	// #1
  403a7c:	add	sp, sp, #0x20
  403a80:	ret
  403a84:	stp	x29, x30, [sp, #-32]!
  403a88:	mov	x29, sp
  403a8c:	str	x0, [sp, #24]
  403a90:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403a94:	add	x2, x0, #0x6f8
  403a98:	ldr	x1, [sp, #24]
  403a9c:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403aa0:	add	x0, x0, #0x710
  403aa4:	bl	401ad0 <printf@plt>
  403aa8:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403aac:	add	x0, x0, #0x720
  403ab0:	bl	401b40 <gettext@plt>
  403ab4:	bl	401ad0 <printf@plt>
  403ab8:	adrp	x0, 405000 <ferror@plt+0x34a0>
  403abc:	add	x0, x0, #0x758
  403ac0:	bl	401b40 <gettext@plt>
  403ac4:	bl	401ad0 <printf@plt>
  403ac8:	mov	w0, #0x0                   	// #0
  403acc:	bl	4017d0 <exit@plt>
  403ad0:	stp	x29, x30, [sp, #-32]!
  403ad4:	mov	x29, sp
  403ad8:	str	x0, [sp, #24]
  403adc:	str	x1, [sp, #16]
  403ae0:	ldr	x0, [sp, #24]
  403ae4:	bl	403c74 <ferror@plt+0x2114>
  403ae8:	and	w1, w0, #0xff
  403aec:	ldr	x0, [sp, #16]
  403af0:	strb	w1, [x0]
  403af4:	ldr	x0, [sp, #24]
  403af8:	and	x0, x0, #0x100
  403afc:	cmp	x0, #0x0
  403b00:	b.eq	403b0c <ferror@plt+0x1fac>  // b.none
  403b04:	mov	w0, #0x72                  	// #114
  403b08:	b	403b10 <ferror@plt+0x1fb0>
  403b0c:	mov	w0, #0x2d                  	// #45
  403b10:	ldr	x1, [sp, #16]
  403b14:	add	x1, x1, #0x1
  403b18:	strb	w0, [x1]
  403b1c:	ldr	x0, [sp, #24]
  403b20:	and	x0, x0, #0x80
  403b24:	cmp	x0, #0x0
  403b28:	b.eq	403b34 <ferror@plt+0x1fd4>  // b.none
  403b2c:	mov	w0, #0x77                  	// #119
  403b30:	b	403b38 <ferror@plt+0x1fd8>
  403b34:	mov	w0, #0x2d                  	// #45
  403b38:	ldr	x1, [sp, #16]
  403b3c:	add	x1, x1, #0x2
  403b40:	strb	w0, [x1]
  403b44:	ldr	x0, [sp, #24]
  403b48:	and	x0, x0, #0x40
  403b4c:	cmp	x0, #0x0
  403b50:	b.eq	403b5c <ferror@plt+0x1ffc>  // b.none
  403b54:	mov	w0, #0x78                  	// #120
  403b58:	b	403b60 <ferror@plt+0x2000>
  403b5c:	mov	w0, #0x2d                  	// #45
  403b60:	ldr	x1, [sp, #16]
  403b64:	add	x1, x1, #0x3
  403b68:	strb	w0, [x1]
  403b6c:	ldr	x0, [sp, #24]
  403b70:	and	x0, x0, #0x20
  403b74:	cmp	x0, #0x0
  403b78:	b.eq	403b84 <ferror@plt+0x2024>  // b.none
  403b7c:	mov	w0, #0x72                  	// #114
  403b80:	b	403b88 <ferror@plt+0x2028>
  403b84:	mov	w0, #0x2d                  	// #45
  403b88:	ldr	x1, [sp, #16]
  403b8c:	add	x1, x1, #0x4
  403b90:	strb	w0, [x1]
  403b94:	ldr	x0, [sp, #24]
  403b98:	and	x0, x0, #0x10
  403b9c:	cmp	x0, #0x0
  403ba0:	b.eq	403bac <ferror@plt+0x204c>  // b.none
  403ba4:	mov	w0, #0x77                  	// #119
  403ba8:	b	403bb0 <ferror@plt+0x2050>
  403bac:	mov	w0, #0x2d                  	// #45
  403bb0:	ldr	x1, [sp, #16]
  403bb4:	add	x1, x1, #0x5
  403bb8:	strb	w0, [x1]
  403bbc:	ldr	x0, [sp, #24]
  403bc0:	and	x0, x0, #0x8
  403bc4:	cmp	x0, #0x0
  403bc8:	b.eq	403bd4 <ferror@plt+0x2074>  // b.none
  403bcc:	mov	w0, #0x78                  	// #120
  403bd0:	b	403bd8 <ferror@plt+0x2078>
  403bd4:	mov	w0, #0x2d                  	// #45
  403bd8:	ldr	x1, [sp, #16]
  403bdc:	add	x1, x1, #0x6
  403be0:	strb	w0, [x1]
  403be4:	ldr	x0, [sp, #24]
  403be8:	and	x0, x0, #0x4
  403bec:	cmp	x0, #0x0
  403bf0:	b.eq	403bfc <ferror@plt+0x209c>  // b.none
  403bf4:	mov	w0, #0x72                  	// #114
  403bf8:	b	403c00 <ferror@plt+0x20a0>
  403bfc:	mov	w0, #0x2d                  	// #45
  403c00:	ldr	x1, [sp, #16]
  403c04:	add	x1, x1, #0x7
  403c08:	strb	w0, [x1]
  403c0c:	ldr	x0, [sp, #24]
  403c10:	and	x0, x0, #0x2
  403c14:	cmp	x0, #0x0
  403c18:	b.eq	403c24 <ferror@plt+0x20c4>  // b.none
  403c1c:	mov	w0, #0x77                  	// #119
  403c20:	b	403c28 <ferror@plt+0x20c8>
  403c24:	mov	w0, #0x2d                  	// #45
  403c28:	ldr	x1, [sp, #16]
  403c2c:	add	x1, x1, #0x8
  403c30:	strb	w0, [x1]
  403c34:	ldr	x0, [sp, #24]
  403c38:	and	x0, x0, #0x1
  403c3c:	cmp	x0, #0x0
  403c40:	b.eq	403c4c <ferror@plt+0x20ec>  // b.none
  403c44:	mov	w0, #0x78                  	// #120
  403c48:	b	403c50 <ferror@plt+0x20f0>
  403c4c:	mov	w0, #0x2d                  	// #45
  403c50:	ldr	x1, [sp, #16]
  403c54:	add	x1, x1, #0x9
  403c58:	strb	w0, [x1]
  403c5c:	ldr	x1, [sp, #16]
  403c60:	ldr	x0, [sp, #24]
  403c64:	bl	403d18 <ferror@plt+0x21b8>
  403c68:	nop
  403c6c:	ldp	x29, x30, [sp], #32
  403c70:	ret
  403c74:	sub	sp, sp, #0x10
  403c78:	str	x0, [sp, #8]
  403c7c:	ldr	x0, [sp, #8]
  403c80:	and	x0, x0, #0xf000
  403c84:	cmp	x0, #0x4, lsl #12
  403c88:	b.ne	403c94 <ferror@plt+0x2134>  // b.any
  403c8c:	mov	w0, #0x64                  	// #100
  403c90:	b	403d10 <ferror@plt+0x21b0>
  403c94:	ldr	x0, [sp, #8]
  403c98:	and	x0, x0, #0xf000
  403c9c:	cmp	x0, #0xa, lsl #12
  403ca0:	b.ne	403cac <ferror@plt+0x214c>  // b.any
  403ca4:	mov	w0, #0x6c                  	// #108
  403ca8:	b	403d10 <ferror@plt+0x21b0>
  403cac:	ldr	x0, [sp, #8]
  403cb0:	and	x0, x0, #0xf000
  403cb4:	cmp	x0, #0x6, lsl #12
  403cb8:	b.ne	403cc4 <ferror@plt+0x2164>  // b.any
  403cbc:	mov	w0, #0x62                  	// #98
  403cc0:	b	403d10 <ferror@plt+0x21b0>
  403cc4:	ldr	x0, [sp, #8]
  403cc8:	and	x0, x0, #0xf000
  403ccc:	cmp	x0, #0x2, lsl #12
  403cd0:	b.ne	403cdc <ferror@plt+0x217c>  // b.any
  403cd4:	mov	w0, #0x63                  	// #99
  403cd8:	b	403d10 <ferror@plt+0x21b0>
  403cdc:	ldr	x0, [sp, #8]
  403ce0:	and	x0, x0, #0xf000
  403ce4:	cmp	x0, #0xc, lsl #12
  403ce8:	b.ne	403cf4 <ferror@plt+0x2194>  // b.any
  403cec:	mov	w0, #0x73                  	// #115
  403cf0:	b	403d10 <ferror@plt+0x21b0>
  403cf4:	ldr	x0, [sp, #8]
  403cf8:	and	x0, x0, #0xf000
  403cfc:	cmp	x0, #0x1, lsl #12
  403d00:	b.ne	403d0c <ferror@plt+0x21ac>  // b.any
  403d04:	mov	w0, #0x70                  	// #112
  403d08:	b	403d10 <ferror@plt+0x21b0>
  403d0c:	mov	w0, #0x2d                  	// #45
  403d10:	add	sp, sp, #0x10
  403d14:	ret
  403d18:	sub	sp, sp, #0x10
  403d1c:	str	x0, [sp, #8]
  403d20:	str	x1, [sp]
  403d24:	ldr	x0, [sp, #8]
  403d28:	and	x0, x0, #0x800
  403d2c:	cmp	x0, #0x0
  403d30:	b.eq	403d6c <ferror@plt+0x220c>  // b.none
  403d34:	ldr	x0, [sp]
  403d38:	add	x0, x0, #0x3
  403d3c:	ldrb	w0, [x0]
  403d40:	cmp	w0, #0x78
  403d44:	b.eq	403d5c <ferror@plt+0x21fc>  // b.none
  403d48:	ldr	x0, [sp]
  403d4c:	add	x0, x0, #0x3
  403d50:	mov	w1, #0x53                  	// #83
  403d54:	strb	w1, [x0]
  403d58:	b	403d6c <ferror@plt+0x220c>
  403d5c:	ldr	x0, [sp]
  403d60:	add	x0, x0, #0x3
  403d64:	mov	w1, #0x73                  	// #115
  403d68:	strb	w1, [x0]
  403d6c:	ldr	x0, [sp, #8]
  403d70:	and	x0, x0, #0x400
  403d74:	cmp	x0, #0x0
  403d78:	b.eq	403db4 <ferror@plt+0x2254>  // b.none
  403d7c:	ldr	x0, [sp]
  403d80:	add	x0, x0, #0x6
  403d84:	ldrb	w0, [x0]
  403d88:	cmp	w0, #0x78
  403d8c:	b.eq	403da4 <ferror@plt+0x2244>  // b.none
  403d90:	ldr	x0, [sp]
  403d94:	add	x0, x0, #0x6
  403d98:	mov	w1, #0x53                  	// #83
  403d9c:	strb	w1, [x0]
  403da0:	b	403db4 <ferror@plt+0x2254>
  403da4:	ldr	x0, [sp]
  403da8:	add	x0, x0, #0x6
  403dac:	mov	w1, #0x73                  	// #115
  403db0:	strb	w1, [x0]
  403db4:	ldr	x0, [sp, #8]
  403db8:	and	x0, x0, #0x200
  403dbc:	cmp	x0, #0x0
  403dc0:	b.eq	403dfc <ferror@plt+0x229c>  // b.none
  403dc4:	ldr	x0, [sp]
  403dc8:	add	x0, x0, #0x9
  403dcc:	ldrb	w0, [x0]
  403dd0:	cmp	w0, #0x78
  403dd4:	b.eq	403dec <ferror@plt+0x228c>  // b.none
  403dd8:	ldr	x0, [sp]
  403ddc:	add	x0, x0, #0x9
  403de0:	mov	w1, #0x54                  	// #84
  403de4:	strb	w1, [x0]
  403de8:	b	403dfc <ferror@plt+0x229c>
  403dec:	ldr	x0, [sp]
  403df0:	add	x0, x0, #0x9
  403df4:	mov	w1, #0x74                  	// #116
  403df8:	strb	w1, [x0]
  403dfc:	nop
  403e00:	add	sp, sp, #0x10
  403e04:	ret
  403e08:	stp	x29, x30, [sp, #-64]!
  403e0c:	mov	x29, sp
  403e10:	str	x19, [sp, #16]
  403e14:	str	x0, [sp, #40]
  403e18:	ldr	x0, [sp, #40]
  403e1c:	cmp	x0, #0x0
  403e20:	b.ne	403e2c <ferror@plt+0x22cc>  // b.any
  403e24:	mov	x0, #0x0                   	// #0
  403e28:	b	403eec <ferror@plt+0x238c>
  403e2c:	str	wzr, [sp, #60]
  403e30:	b	403e40 <ferror@plt+0x22e0>
  403e34:	ldr	w0, [sp, #60]
  403e38:	add	w0, w0, #0x1
  403e3c:	str	w0, [sp, #60]
  403e40:	ldrsw	x0, [sp, #60]
  403e44:	lsl	x0, x0, #3
  403e48:	ldr	x1, [sp, #40]
  403e4c:	add	x0, x1, x0
  403e50:	ldr	x0, [x0]
  403e54:	cmp	x0, #0x0
  403e58:	b.ne	403e34 <ferror@plt+0x22d4>  // b.any
  403e5c:	ldr	w0, [sp, #60]
  403e60:	add	w0, w0, #0x1
  403e64:	sxtw	x0, w0
  403e68:	lsl	x0, x0, #3
  403e6c:	bl	4018e0 <xmalloc@plt>
  403e70:	str	x0, [sp, #48]
  403e74:	str	wzr, [sp, #60]
  403e78:	b	403eb8 <ferror@plt+0x2358>
  403e7c:	ldrsw	x0, [sp, #60]
  403e80:	lsl	x0, x0, #3
  403e84:	ldr	x1, [sp, #40]
  403e88:	add	x0, x1, x0
  403e8c:	ldr	x2, [x0]
  403e90:	ldrsw	x0, [sp, #60]
  403e94:	lsl	x0, x0, #3
  403e98:	ldr	x1, [sp, #48]
  403e9c:	add	x19, x1, x0
  403ea0:	mov	x0, x2
  403ea4:	bl	401900 <xstrdup@plt>
  403ea8:	str	x0, [x19]
  403eac:	ldr	w0, [sp, #60]
  403eb0:	add	w0, w0, #0x1
  403eb4:	str	w0, [sp, #60]
  403eb8:	ldrsw	x0, [sp, #60]
  403ebc:	lsl	x0, x0, #3
  403ec0:	ldr	x1, [sp, #40]
  403ec4:	add	x0, x1, x0
  403ec8:	ldr	x0, [x0]
  403ecc:	cmp	x0, #0x0
  403ed0:	b.ne	403e7c <ferror@plt+0x231c>  // b.any
  403ed4:	ldrsw	x0, [sp, #60]
  403ed8:	lsl	x0, x0, #3
  403edc:	ldr	x1, [sp, #48]
  403ee0:	add	x0, x1, x0
  403ee4:	str	xzr, [x0]
  403ee8:	ldr	x0, [sp, #48]
  403eec:	ldr	x19, [sp, #16]
  403ef0:	ldp	x29, x30, [sp], #64
  403ef4:	ret
  403ef8:	stp	x29, x30, [sp, #-48]!
  403efc:	mov	x29, sp
  403f00:	str	x19, [sp, #16]
  403f04:	str	x0, [sp, #40]
  403f08:	ldr	x0, [sp, #40]
  403f0c:	cmp	x0, #0x0
  403f10:	b.eq	403f3c <ferror@plt+0x23dc>  // b.none
  403f14:	ldr	x19, [sp, #40]
  403f18:	b	403f28 <ferror@plt+0x23c8>
  403f1c:	ldr	x0, [x19]
  403f20:	bl	401a00 <free@plt>
  403f24:	add	x19, x19, #0x8
  403f28:	ldr	x0, [x19]
  403f2c:	cmp	x0, #0x0
  403f30:	b.ne	403f1c <ferror@plt+0x23bc>  // b.any
  403f34:	ldr	x0, [sp, #40]
  403f38:	bl	401a00 <free@plt>
  403f3c:	nop
  403f40:	ldr	x19, [sp, #16]
  403f44:	ldp	x29, x30, [sp], #48
  403f48:	ret
  403f4c:	sub	sp, sp, #0x10
  403f50:	str	x0, [sp, #8]
  403f54:	b	403f6c <ferror@plt+0x240c>
  403f58:	ldr	x0, [sp, #8]
  403f5c:	ldr	x0, [x0]
  403f60:	add	x1, x0, #0x1
  403f64:	ldr	x0, [sp, #8]
  403f68:	str	x1, [x0]
  403f6c:	ldr	x0, [sp, #8]
  403f70:	ldr	x0, [x0]
  403f74:	ldrb	w0, [x0]
  403f78:	mov	w1, w0
  403f7c:	adrp	x0, 416000 <ferror@plt+0x144a0>
  403f80:	ldr	x0, [x0, #4056]
  403f84:	sxtw	x1, w1
  403f88:	ldrh	w0, [x0, x1, lsl #1]
  403f8c:	and	w0, w0, #0x40
  403f90:	cmp	w0, #0x0
  403f94:	b.ne	403f58 <ferror@plt+0x23f8>  // b.any
  403f98:	nop
  403f9c:	nop
  403fa0:	add	sp, sp, #0x10
  403fa4:	ret
  403fa8:	sub	sp, sp, #0x10
  403fac:	str	x0, [sp, #8]
  403fb0:	b	403fc0 <ferror@plt+0x2460>
  403fb4:	ldr	x0, [sp, #8]
  403fb8:	add	x0, x0, #0x1
  403fbc:	str	x0, [sp, #8]
  403fc0:	ldr	x0, [sp, #8]
  403fc4:	ldrb	w0, [x0]
  403fc8:	cmp	w0, #0x0
  403fcc:	b.eq	403ff8 <ferror@plt+0x2498>  // b.none
  403fd0:	ldr	x0, [sp, #8]
  403fd4:	ldrb	w0, [x0]
  403fd8:	mov	w1, w0
  403fdc:	adrp	x0, 416000 <ferror@plt+0x144a0>
  403fe0:	ldr	x0, [x0, #4056]
  403fe4:	sxtw	x1, w1
  403fe8:	ldrh	w0, [x0, x1, lsl #1]
  403fec:	and	w0, w0, #0x40
  403ff0:	cmp	w0, #0x0
  403ff4:	b.ne	403fb4 <ferror@plt+0x2454>  // b.any
  403ff8:	ldr	x0, [sp, #8]
  403ffc:	ldrb	w0, [x0]
  404000:	cmp	w0, #0x0
  404004:	cset	w0, eq  // eq = none
  404008:	and	w0, w0, #0xff
  40400c:	add	sp, sp, #0x10
  404010:	ret
  404014:	stp	x29, x30, [sp, #-112]!
  404018:	mov	x29, sp
  40401c:	str	x19, [sp, #16]
  404020:	str	x0, [sp, #40]
  404024:	str	wzr, [sp, #100]
  404028:	str	wzr, [sp, #96]
  40402c:	str	wzr, [sp, #92]
  404030:	str	wzr, [sp, #88]
  404034:	str	wzr, [sp, #84]
  404038:	str	xzr, [sp, #72]
  40403c:	ldr	x0, [sp, #40]
  404040:	cmp	x0, #0x0
  404044:	b.eq	4042dc <ferror@plt+0x277c>  // b.none
  404048:	ldr	x0, [sp, #40]
  40404c:	bl	4017a0 <strlen@plt>
  404050:	add	x0, x0, #0x1
  404054:	bl	4018e0 <xmalloc@plt>
  404058:	str	x0, [sp, #56]
  40405c:	add	x0, sp, #0x28
  404060:	bl	403f4c <ferror@plt+0x23ec>
  404064:	ldr	w0, [sp, #84]
  404068:	cmp	w0, #0x0
  40406c:	b.eq	404084 <ferror@plt+0x2524>  // b.none
  404070:	ldr	w0, [sp, #84]
  404074:	sub	w0, w0, #0x1
  404078:	ldr	w1, [sp, #88]
  40407c:	cmp	w1, w0
  404080:	b.lt	4040ec <ferror@plt+0x258c>  // b.tstop
  404084:	ldr	x0, [sp, #72]
  404088:	cmp	x0, #0x0
  40408c:	b.ne	4040ac <ferror@plt+0x254c>  // b.any
  404090:	mov	w0, #0x8                   	// #8
  404094:	str	w0, [sp, #84]
  404098:	ldrsw	x0, [sp, #84]
  40409c:	lsl	x0, x0, #3
  4040a0:	bl	4018e0 <xmalloc@plt>
  4040a4:	str	x0, [sp, #64]
  4040a8:	b	4040d0 <ferror@plt+0x2570>
  4040ac:	ldr	w0, [sp, #84]
  4040b0:	lsl	w0, w0, #1
  4040b4:	str	w0, [sp, #84]
  4040b8:	ldrsw	x0, [sp, #84]
  4040bc:	lsl	x0, x0, #3
  4040c0:	mov	x1, x0
  4040c4:	ldr	x0, [sp, #72]
  4040c8:	bl	401890 <xrealloc@plt>
  4040cc:	str	x0, [sp, #64]
  4040d0:	ldr	x0, [sp, #64]
  4040d4:	str	x0, [sp, #72]
  4040d8:	ldrsw	x0, [sp, #88]
  4040dc:	lsl	x0, x0, #3
  4040e0:	ldr	x1, [sp, #72]
  4040e4:	add	x0, x1, x0
  4040e8:	str	xzr, [x0]
  4040ec:	ldr	x0, [sp, #56]
  4040f0:	str	x0, [sp, #104]
  4040f4:	b	404268 <ferror@plt+0x2708>
  4040f8:	ldr	x0, [sp, #40]
  4040fc:	ldrb	w0, [x0]
  404100:	mov	w1, w0
  404104:	adrp	x0, 416000 <ferror@plt+0x144a0>
  404108:	ldr	x0, [x0, #4056]
  40410c:	sxtw	x1, w1
  404110:	ldrh	w0, [x0, x1, lsl #1]
  404114:	and	w0, w0, #0x40
  404118:	cmp	w0, #0x0
  40411c:	b.eq	404144 <ferror@plt+0x25e4>  // b.none
  404120:	ldr	w0, [sp, #100]
  404124:	cmp	w0, #0x0
  404128:	b.ne	404144 <ferror@plt+0x25e4>  // b.any
  40412c:	ldr	w0, [sp, #96]
  404130:	cmp	w0, #0x0
  404134:	b.ne	404144 <ferror@plt+0x25e4>  // b.any
  404138:	ldr	w0, [sp, #92]
  40413c:	cmp	w0, #0x0
  404140:	b.eq	404278 <ferror@plt+0x2718>  // b.none
  404144:	ldr	w0, [sp, #92]
  404148:	cmp	w0, #0x0
  40414c:	b.eq	404170 <ferror@plt+0x2610>  // b.none
  404150:	str	wzr, [sp, #92]
  404154:	ldr	x1, [sp, #40]
  404158:	ldr	x0, [sp, #104]
  40415c:	add	x2, x0, #0x1
  404160:	str	x2, [sp, #104]
  404164:	ldrb	w1, [x1]
  404168:	strb	w1, [x0]
  40416c:	b	40425c <ferror@plt+0x26fc>
  404170:	ldr	x0, [sp, #40]
  404174:	ldrb	w0, [x0]
  404178:	cmp	w0, #0x5c
  40417c:	b.ne	40418c <ferror@plt+0x262c>  // b.any
  404180:	mov	w0, #0x1                   	// #1
  404184:	str	w0, [sp, #92]
  404188:	b	40425c <ferror@plt+0x26fc>
  40418c:	ldr	w0, [sp, #100]
  404190:	cmp	w0, #0x0
  404194:	b.eq	4041cc <ferror@plt+0x266c>  // b.none
  404198:	ldr	x0, [sp, #40]
  40419c:	ldrb	w0, [x0]
  4041a0:	cmp	w0, #0x27
  4041a4:	b.ne	4041b0 <ferror@plt+0x2650>  // b.any
  4041a8:	str	wzr, [sp, #100]
  4041ac:	b	40425c <ferror@plt+0x26fc>
  4041b0:	ldr	x1, [sp, #40]
  4041b4:	ldr	x0, [sp, #104]
  4041b8:	add	x2, x0, #0x1
  4041bc:	str	x2, [sp, #104]
  4041c0:	ldrb	w1, [x1]
  4041c4:	strb	w1, [x0]
  4041c8:	b	40425c <ferror@plt+0x26fc>
  4041cc:	ldr	w0, [sp, #96]
  4041d0:	cmp	w0, #0x0
  4041d4:	b.eq	40420c <ferror@plt+0x26ac>  // b.none
  4041d8:	ldr	x0, [sp, #40]
  4041dc:	ldrb	w0, [x0]
  4041e0:	cmp	w0, #0x22
  4041e4:	b.ne	4041f0 <ferror@plt+0x2690>  // b.any
  4041e8:	str	wzr, [sp, #96]
  4041ec:	b	40425c <ferror@plt+0x26fc>
  4041f0:	ldr	x1, [sp, #40]
  4041f4:	ldr	x0, [sp, #104]
  4041f8:	add	x2, x0, #0x1
  4041fc:	str	x2, [sp, #104]
  404200:	ldrb	w1, [x1]
  404204:	strb	w1, [x0]
  404208:	b	40425c <ferror@plt+0x26fc>
  40420c:	ldr	x0, [sp, #40]
  404210:	ldrb	w0, [x0]
  404214:	cmp	w0, #0x27
  404218:	b.ne	404228 <ferror@plt+0x26c8>  // b.any
  40421c:	mov	w0, #0x1                   	// #1
  404220:	str	w0, [sp, #100]
  404224:	b	40425c <ferror@plt+0x26fc>
  404228:	ldr	x0, [sp, #40]
  40422c:	ldrb	w0, [x0]
  404230:	cmp	w0, #0x22
  404234:	b.ne	404244 <ferror@plt+0x26e4>  // b.any
  404238:	mov	w0, #0x1                   	// #1
  40423c:	str	w0, [sp, #96]
  404240:	b	40425c <ferror@plt+0x26fc>
  404244:	ldr	x1, [sp, #40]
  404248:	ldr	x0, [sp, #104]
  40424c:	add	x2, x0, #0x1
  404250:	str	x2, [sp, #104]
  404254:	ldrb	w1, [x1]
  404258:	strb	w1, [x0]
  40425c:	ldr	x0, [sp, #40]
  404260:	add	x0, x0, #0x1
  404264:	str	x0, [sp, #40]
  404268:	ldr	x0, [sp, #40]
  40426c:	ldrb	w0, [x0]
  404270:	cmp	w0, #0x0
  404274:	b.ne	4040f8 <ferror@plt+0x2598>  // b.any
  404278:	ldr	x0, [sp, #104]
  40427c:	strb	wzr, [x0]
  404280:	ldrsw	x0, [sp, #88]
  404284:	lsl	x0, x0, #3
  404288:	ldr	x1, [sp, #72]
  40428c:	add	x19, x1, x0
  404290:	ldr	x0, [sp, #56]
  404294:	bl	401900 <xstrdup@plt>
  404298:	str	x0, [x19]
  40429c:	ldr	w0, [sp, #88]
  4042a0:	add	w0, w0, #0x1
  4042a4:	str	w0, [sp, #88]
  4042a8:	ldrsw	x0, [sp, #88]
  4042ac:	lsl	x0, x0, #3
  4042b0:	ldr	x1, [sp, #72]
  4042b4:	add	x0, x1, x0
  4042b8:	str	xzr, [x0]
  4042bc:	add	x0, sp, #0x28
  4042c0:	bl	403f4c <ferror@plt+0x23ec>
  4042c4:	ldr	x0, [sp, #40]
  4042c8:	ldrb	w0, [x0]
  4042cc:	cmp	w0, #0x0
  4042d0:	b.ne	40405c <ferror@plt+0x24fc>  // b.any
  4042d4:	ldr	x0, [sp, #56]
  4042d8:	bl	401a00 <free@plt>
  4042dc:	ldr	x0, [sp, #72]
  4042e0:	ldr	x19, [sp, #16]
  4042e4:	ldp	x29, x30, [sp], #112
  4042e8:	ret
  4042ec:	stp	x29, x30, [sp, #-64]!
  4042f0:	mov	x29, sp
  4042f4:	str	x0, [sp, #24]
  4042f8:	str	x1, [sp, #16]
  4042fc:	str	wzr, [sp, #60]
  404300:	ldr	x0, [sp, #16]
  404304:	cmp	x0, #0x0
  404308:	b.ne	4043fc <ferror@plt+0x289c>  // b.any
  40430c:	mov	w0, #0x1                   	// #1
  404310:	b	404414 <ferror@plt+0x28b4>
  404314:	ldr	x0, [sp, #24]
  404318:	ldr	x0, [x0]
  40431c:	str	x0, [sp, #48]
  404320:	b	4043c0 <ferror@plt+0x2860>
  404324:	ldr	x0, [sp, #48]
  404328:	ldrb	w0, [x0]
  40432c:	strb	w0, [sp, #47]
  404330:	ldrb	w1, [sp, #47]
  404334:	adrp	x0, 416000 <ferror@plt+0x144a0>
  404338:	ldr	x0, [x0, #4056]
  40433c:	sxtw	x1, w1
  404340:	ldrh	w0, [x0, x1, lsl #1]
  404344:	and	w0, w0, #0x40
  404348:	cmp	w0, #0x0
  40434c:	b.ne	404374 <ferror@plt+0x2814>  // b.any
  404350:	ldrb	w0, [sp, #47]
  404354:	cmp	w0, #0x5c
  404358:	b.eq	404374 <ferror@plt+0x2814>  // b.none
  40435c:	ldrb	w0, [sp, #47]
  404360:	cmp	w0, #0x27
  404364:	b.eq	404374 <ferror@plt+0x2814>  // b.none
  404368:	ldrb	w0, [sp, #47]
  40436c:	cmp	w0, #0x22
  404370:	b.ne	404394 <ferror@plt+0x2834>  // b.any
  404374:	ldr	x1, [sp, #16]
  404378:	mov	w0, #0x5c                  	// #92
  40437c:	bl	401830 <fputc@plt>
  404380:	cmn	w0, #0x1
  404384:	b.ne	404394 <ferror@plt+0x2834>  // b.any
  404388:	mov	w0, #0x1                   	// #1
  40438c:	str	w0, [sp, #60]
  404390:	b	404410 <ferror@plt+0x28b0>
  404394:	ldrb	w0, [sp, #47]
  404398:	ldr	x1, [sp, #16]
  40439c:	bl	401830 <fputc@plt>
  4043a0:	cmn	w0, #0x1
  4043a4:	b.ne	4043b4 <ferror@plt+0x2854>  // b.any
  4043a8:	mov	w0, #0x1                   	// #1
  4043ac:	str	w0, [sp, #60]
  4043b0:	b	404410 <ferror@plt+0x28b0>
  4043b4:	ldr	x0, [sp, #48]
  4043b8:	add	x0, x0, #0x1
  4043bc:	str	x0, [sp, #48]
  4043c0:	ldr	x0, [sp, #48]
  4043c4:	ldrb	w0, [x0]
  4043c8:	cmp	w0, #0x0
  4043cc:	b.ne	404324 <ferror@plt+0x27c4>  // b.any
  4043d0:	ldr	x1, [sp, #16]
  4043d4:	mov	w0, #0xa                   	// #10
  4043d8:	bl	401830 <fputc@plt>
  4043dc:	cmn	w0, #0x1
  4043e0:	b.ne	4043f0 <ferror@plt+0x2890>  // b.any
  4043e4:	mov	w0, #0x1                   	// #1
  4043e8:	str	w0, [sp, #60]
  4043ec:	b	404410 <ferror@plt+0x28b0>
  4043f0:	ldr	x0, [sp, #24]
  4043f4:	add	x0, x0, #0x8
  4043f8:	str	x0, [sp, #24]
  4043fc:	ldr	x0, [sp, #24]
  404400:	ldr	x0, [x0]
  404404:	cmp	x0, #0x0
  404408:	b.ne	404314 <ferror@plt+0x27b4>  // b.any
  40440c:	nop
  404410:	ldr	w0, [sp, #60]
  404414:	ldp	x29, x30, [sp], #64
  404418:	ret
  40441c:	stp	x29, x30, [sp, #-240]!
  404420:	mov	x29, sp
  404424:	str	x0, [sp, #24]
  404428:	str	x1, [sp, #16]
  40442c:	str	wzr, [sp, #236]
  404430:	ldr	x0, [sp, #16]
  404434:	ldr	x0, [x0]
  404438:	str	x0, [sp, #208]
  40443c:	mov	w0, #0x7d0                 	// #2000
  404440:	str	w0, [sp, #232]
  404444:	b	4047dc <ferror@plt+0x2c7c>
  404448:	ldr	x0, [sp, #16]
  40444c:	ldr	x1, [x0]
  404450:	ldrsw	x0, [sp, #236]
  404454:	lsl	x0, x0, #3
  404458:	add	x0, x1, x0
  40445c:	ldr	x0, [x0]
  404460:	str	x0, [sp, #200]
  404464:	ldr	x0, [sp, #200]
  404468:	ldrb	w0, [x0]
  40446c:	cmp	w0, #0x40
  404470:	b.ne	4047c8 <ferror@plt+0x2c68>  // b.any
  404474:	ldr	w0, [sp, #232]
  404478:	sub	w0, w0, #0x1
  40447c:	str	w0, [sp, #232]
  404480:	ldr	w0, [sp, #232]
  404484:	cmp	w0, #0x0
  404488:	b.ne	4044c0 <ferror@plt+0x2960>  // b.any
  40448c:	adrp	x0, 416000 <ferror@plt+0x144a0>
  404490:	ldr	x0, [x0, #4048]
  404494:	ldr	x3, [x0]
  404498:	ldr	x0, [sp, #16]
  40449c:	ldr	x0, [x0]
  4044a0:	ldr	x0, [x0]
  4044a4:	mov	x2, x0
  4044a8:	adrp	x0, 405000 <ferror@plt+0x34a0>
  4044ac:	add	x1, x0, #0x820
  4044b0:	mov	x0, x3
  4044b4:	bl	401b50 <fprintf@plt>
  4044b8:	mov	w0, #0x1                   	// #1
  4044bc:	bl	401aa0 <xexit@plt>
  4044c0:	ldr	x0, [sp, #200]
  4044c4:	add	x0, x0, #0x1
  4044c8:	add	x1, sp, #0x28
  4044cc:	bl	404c28 <ferror@plt+0x30c8>
  4044d0:	cmp	w0, #0x0
  4044d4:	b.lt	4047d0 <ferror@plt+0x2c70>  // b.tstop
  4044d8:	ldr	w0, [sp, #56]
  4044dc:	and	w0, w0, #0xf000
  4044e0:	cmp	w0, #0x4, lsl #12
  4044e4:	b.ne	40451c <ferror@plt+0x29bc>  // b.any
  4044e8:	adrp	x0, 416000 <ferror@plt+0x144a0>
  4044ec:	ldr	x0, [x0, #4048]
  4044f0:	ldr	x3, [x0]
  4044f4:	ldr	x0, [sp, #16]
  4044f8:	ldr	x0, [x0]
  4044fc:	ldr	x0, [x0]
  404500:	mov	x2, x0
  404504:	adrp	x0, 405000 <ferror@plt+0x34a0>
  404508:	add	x1, x0, #0x850
  40450c:	mov	x0, x3
  404510:	bl	401b50 <fprintf@plt>
  404514:	mov	w0, #0x1                   	// #1
  404518:	bl	401aa0 <xexit@plt>
  40451c:	ldr	x0, [sp, #200]
  404520:	add	x0, x0, #0x1
  404524:	str	x0, [sp, #200]
  404528:	adrp	x0, 405000 <ferror@plt+0x34a0>
  40452c:	add	x1, x0, #0x880
  404530:	ldr	x0, [sp, #200]
  404534:	bl	401880 <fopen@plt>
  404538:	str	x0, [sp, #192]
  40453c:	ldr	x0, [sp, #192]
  404540:	cmp	x0, #0x0
  404544:	b.eq	4047d8 <ferror@plt+0x2c78>  // b.none
  404548:	mov	w2, #0x2                   	// #2
  40454c:	mov	x1, #0x0                   	// #0
  404550:	ldr	x0, [sp, #192]
  404554:	bl	401970 <fseek@plt>
  404558:	cmn	w0, #0x1
  40455c:	b.eq	4047a0 <ferror@plt+0x2c40>  // b.none
  404560:	ldr	x0, [sp, #192]
  404564:	bl	401800 <ftell@plt>
  404568:	str	x0, [sp, #184]
  40456c:	ldr	x0, [sp, #184]
  404570:	cmn	x0, #0x1
  404574:	b.eq	4047a8 <ferror@plt+0x2c48>  // b.none
  404578:	mov	w2, #0x0                   	// #0
  40457c:	mov	x1, #0x0                   	// #0
  404580:	ldr	x0, [sp, #192]
  404584:	bl	401970 <fseek@plt>
  404588:	cmn	w0, #0x1
  40458c:	b.eq	4047b0 <ferror@plt+0x2c50>  // b.none
  404590:	ldr	x0, [sp, #184]
  404594:	add	x0, x0, #0x1
  404598:	bl	4018e0 <xmalloc@plt>
  40459c:	str	x0, [sp, #176]
  4045a0:	ldr	x0, [sp, #184]
  4045a4:	ldr	x3, [sp, #192]
  4045a8:	mov	x2, x0
  4045ac:	mov	x1, #0x1                   	// #1
  4045b0:	ldr	x0, [sp, #176]
  4045b4:	bl	4019e0 <fread@plt>
  4045b8:	str	x0, [sp, #168]
  4045bc:	ldr	x0, [sp, #184]
  4045c0:	ldr	x1, [sp, #168]
  4045c4:	cmp	x1, x0
  4045c8:	b.eq	4045dc <ferror@plt+0x2a7c>  // b.none
  4045cc:	ldr	x0, [sp, #192]
  4045d0:	bl	401b60 <ferror@plt>
  4045d4:	cmp	w0, #0x0
  4045d8:	b.ne	4047b8 <ferror@plt+0x2c58>  // b.any
  4045dc:	ldr	x1, [sp, #176]
  4045e0:	ldr	x0, [sp, #168]
  4045e4:	add	x0, x1, x0
  4045e8:	strb	wzr, [x0]
  4045ec:	ldr	x0, [sp, #176]
  4045f0:	bl	403fa8 <ferror@plt+0x2448>
  4045f4:	cmp	w0, #0x0
  4045f8:	b.eq	404614 <ferror@plt+0x2ab4>  // b.none
  4045fc:	mov	x0, #0x8                   	// #8
  404600:	bl	4018e0 <xmalloc@plt>
  404604:	str	x0, [sp, #224]
  404608:	ldr	x0, [sp, #224]
  40460c:	str	xzr, [x0]
  404610:	b	404620 <ferror@plt+0x2ac0>
  404614:	ldr	x0, [sp, #176]
  404618:	bl	404014 <ferror@plt+0x24b4>
  40461c:	str	x0, [sp, #224]
  404620:	ldr	x0, [sp, #16]
  404624:	ldr	x0, [x0]
  404628:	ldr	x1, [sp, #208]
  40462c:	cmp	x1, x0
  404630:	b.ne	40464c <ferror@plt+0x2aec>  // b.any
  404634:	ldr	x0, [sp, #16]
  404638:	ldr	x0, [x0]
  40463c:	bl	403e08 <ferror@plt+0x22a8>
  404640:	mov	x1, x0
  404644:	ldr	x0, [sp, #16]
  404648:	str	x1, [x0]
  40464c:	str	xzr, [sp, #216]
  404650:	b	404660 <ferror@plt+0x2b00>
  404654:	ldr	x0, [sp, #216]
  404658:	add	x0, x0, #0x1
  40465c:	str	x0, [sp, #216]
  404660:	ldr	x0, [sp, #216]
  404664:	lsl	x0, x0, #3
  404668:	ldr	x1, [sp, #224]
  40466c:	add	x0, x1, x0
  404670:	ldr	x0, [x0]
  404674:	cmp	x0, #0x0
  404678:	b.ne	404654 <ferror@plt+0x2af4>  // b.any
  40467c:	ldr	x0, [sp, #16]
  404680:	ldr	x1, [x0]
  404684:	ldrsw	x0, [sp, #236]
  404688:	lsl	x0, x0, #3
  40468c:	add	x0, x1, x0
  404690:	ldr	x0, [x0]
  404694:	bl	401a00 <free@plt>
  404698:	ldr	x0, [sp, #16]
  40469c:	ldr	x2, [x0]
  4046a0:	ldr	x0, [sp, #24]
  4046a4:	ldr	w0, [x0]
  4046a8:	sxtw	x1, w0
  4046ac:	ldr	x0, [sp, #216]
  4046b0:	add	x0, x1, x0
  4046b4:	add	x0, x0, #0x1
  4046b8:	lsl	x0, x0, #3
  4046bc:	mov	x1, x0
  4046c0:	mov	x0, x2
  4046c4:	bl	401890 <xrealloc@plt>
  4046c8:	mov	x1, x0
  4046cc:	ldr	x0, [sp, #16]
  4046d0:	str	x1, [x0]
  4046d4:	ldr	x0, [sp, #16]
  4046d8:	ldr	x1, [x0]
  4046dc:	ldrsw	x2, [sp, #236]
  4046e0:	ldr	x0, [sp, #216]
  4046e4:	add	x0, x2, x0
  4046e8:	lsl	x0, x0, #3
  4046ec:	add	x3, x1, x0
  4046f0:	ldr	x0, [sp, #16]
  4046f4:	ldr	x1, [x0]
  4046f8:	ldrsw	x0, [sp, #236]
  4046fc:	add	x0, x0, #0x1
  404700:	lsl	x0, x0, #3
  404704:	add	x4, x1, x0
  404708:	ldr	x0, [sp, #24]
  40470c:	ldr	w1, [x0]
  404710:	ldr	w0, [sp, #236]
  404714:	sub	w0, w1, w0
  404718:	sxtw	x0, w0
  40471c:	lsl	x0, x0, #3
  404720:	mov	x2, x0
  404724:	mov	x1, x4
  404728:	mov	x0, x3
  40472c:	bl	401770 <memmove@plt>
  404730:	ldr	x0, [sp, #16]
  404734:	ldr	x1, [x0]
  404738:	ldrsw	x0, [sp, #236]
  40473c:	lsl	x0, x0, #3
  404740:	add	x3, x1, x0
  404744:	ldr	x0, [sp, #216]
  404748:	lsl	x0, x0, #3
  40474c:	mov	x2, x0
  404750:	ldr	x1, [sp, #224]
  404754:	mov	x0, x3
  404758:	bl	401760 <memcpy@plt>
  40475c:	ldr	x0, [sp, #24]
  404760:	ldr	w0, [x0]
  404764:	mov	w1, w0
  404768:	ldr	x0, [sp, #216]
  40476c:	add	w0, w1, w0
  404770:	sub	w0, w0, #0x1
  404774:	mov	w1, w0
  404778:	ldr	x0, [sp, #24]
  40477c:	str	w1, [x0]
  404780:	ldr	x0, [sp, #224]
  404784:	bl	401a00 <free@plt>
  404788:	ldr	x0, [sp, #176]
  40478c:	bl	401a00 <free@plt>
  404790:	ldr	w0, [sp, #236]
  404794:	sub	w0, w0, #0x1
  404798:	str	w0, [sp, #236]
  40479c:	b	4047bc <ferror@plt+0x2c5c>
  4047a0:	nop
  4047a4:	b	4047bc <ferror@plt+0x2c5c>
  4047a8:	nop
  4047ac:	b	4047bc <ferror@plt+0x2c5c>
  4047b0:	nop
  4047b4:	b	4047bc <ferror@plt+0x2c5c>
  4047b8:	nop
  4047bc:	ldr	x0, [sp, #192]
  4047c0:	bl	401860 <fclose@plt>
  4047c4:	b	4047dc <ferror@plt+0x2c7c>
  4047c8:	nop
  4047cc:	b	4047dc <ferror@plt+0x2c7c>
  4047d0:	nop
  4047d4:	b	4047dc <ferror@plt+0x2c7c>
  4047d8:	nop
  4047dc:	ldr	w0, [sp, #236]
  4047e0:	add	w0, w0, #0x1
  4047e4:	str	w0, [sp, #236]
  4047e8:	ldr	x0, [sp, #24]
  4047ec:	ldr	w0, [x0]
  4047f0:	ldr	w1, [sp, #236]
  4047f4:	cmp	w1, w0
  4047f8:	b.lt	404448 <ferror@plt+0x28e8>  // b.tstop
  4047fc:	nop
  404800:	nop
  404804:	ldp	x29, x30, [sp], #240
  404808:	ret
  40480c:	sub	sp, sp, #0x20
  404810:	str	x0, [sp, #8]
  404814:	ldr	x0, [sp, #8]
  404818:	cmp	x0, #0x0
  40481c:	b.ne	404828 <ferror@plt+0x2cc8>  // b.any
  404820:	mov	w0, #0x0                   	// #0
  404824:	b	40485c <ferror@plt+0x2cfc>
  404828:	str	wzr, [sp, #28]
  40482c:	b	40483c <ferror@plt+0x2cdc>
  404830:	ldr	w0, [sp, #28]
  404834:	add	w0, w0, #0x1
  404838:	str	w0, [sp, #28]
  40483c:	ldrsw	x0, [sp, #28]
  404840:	lsl	x0, x0, #3
  404844:	ldr	x1, [sp, #8]
  404848:	add	x0, x1, x0
  40484c:	ldr	x0, [x0]
  404850:	cmp	x0, #0x0
  404854:	b.ne	404830 <ferror@plt+0x2cd0>  // b.any
  404858:	ldr	w0, [sp, #28]
  40485c:	add	sp, sp, #0x20
  404860:	ret
  404864:	stp	x29, x30, [sp, #-32]!
  404868:	mov	x29, sp
  40486c:	str	x0, [sp, #24]
  404870:	str	x1, [sp, #16]
  404874:	ldr	x0, [sp, #16]
  404878:	cmp	x0, #0x0
  40487c:	b.eq	404888 <ferror@plt+0x2d28>  // b.none
  404880:	ldr	x0, [sp, #16]
  404884:	b	4048b4 <ferror@plt+0x2d54>
  404888:	ldr	x0, [sp, #24]
  40488c:	cmp	x0, #0x0
  404890:	b.eq	4048b0 <ferror@plt+0x2d50>  // b.none
  404894:	mov	w1, #0x7                   	// #7
  404898:	ldr	x0, [sp, #24]
  40489c:	bl	401990 <access@plt>
  4048a0:	cmp	w0, #0x0
  4048a4:	b.ne	4048b0 <ferror@plt+0x2d50>  // b.any
  4048a8:	ldr	x0, [sp, #24]
  4048ac:	b	4048b4 <ferror@plt+0x2d54>
  4048b0:	mov	x0, #0x0                   	// #0
  4048b4:	ldp	x29, x30, [sp], #32
  4048b8:	ret
  4048bc:	stp	x29, x30, [sp, #-48]!
  4048c0:	mov	x29, sp
  4048c4:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  4048c8:	add	x0, x0, #0x268
  4048cc:	ldr	x0, [x0]
  4048d0:	cmp	x0, #0x0
  4048d4:	b.ne	4049f4 <ferror@plt+0x2e94>  // b.any
  4048d8:	str	xzr, [sp, #40]
  4048dc:	adrp	x0, 405000 <ferror@plt+0x34a0>
  4048e0:	add	x0, x0, #0x8b0
  4048e4:	bl	401b00 <getenv@plt>
  4048e8:	ldr	x1, [sp, #40]
  4048ec:	bl	404864 <ferror@plt+0x2d04>
  4048f0:	str	x0, [sp, #40]
  4048f4:	adrp	x0, 405000 <ferror@plt+0x34a0>
  4048f8:	add	x0, x0, #0x8b8
  4048fc:	bl	401b00 <getenv@plt>
  404900:	ldr	x1, [sp, #40]
  404904:	bl	404864 <ferror@plt+0x2d04>
  404908:	str	x0, [sp, #40]
  40490c:	adrp	x0, 405000 <ferror@plt+0x34a0>
  404910:	add	x0, x0, #0x8c0
  404914:	bl	401b00 <getenv@plt>
  404918:	ldr	x1, [sp, #40]
  40491c:	bl	404864 <ferror@plt+0x2d04>
  404920:	str	x0, [sp, #40]
  404924:	ldr	x1, [sp, #40]
  404928:	adrp	x0, 405000 <ferror@plt+0x34a0>
  40492c:	add	x0, x0, #0x8c8
  404930:	bl	404864 <ferror@plt+0x2d04>
  404934:	str	x0, [sp, #40]
  404938:	ldr	x1, [sp, #40]
  40493c:	adrp	x0, 405000 <ferror@plt+0x34a0>
  404940:	add	x0, x0, #0x8a0
  404944:	bl	404864 <ferror@plt+0x2d04>
  404948:	str	x0, [sp, #40]
  40494c:	ldr	x1, [sp, #40]
  404950:	adrp	x0, 405000 <ferror@plt+0x34a0>
  404954:	add	x0, x0, #0x890
  404958:	bl	404864 <ferror@plt+0x2d04>
  40495c:	str	x0, [sp, #40]
  404960:	ldr	x1, [sp, #40]
  404964:	adrp	x0, 405000 <ferror@plt+0x34a0>
  404968:	add	x0, x0, #0x888
  40496c:	bl	404864 <ferror@plt+0x2d04>
  404970:	str	x0, [sp, #40]
  404974:	ldr	x0, [sp, #40]
  404978:	cmp	x0, #0x0
  40497c:	b.ne	40498c <ferror@plt+0x2e2c>  // b.any
  404980:	adrp	x0, 405000 <ferror@plt+0x34a0>
  404984:	add	x0, x0, #0x8d0
  404988:	str	x0, [sp, #40]
  40498c:	ldr	x0, [sp, #40]
  404990:	bl	4017a0 <strlen@plt>
  404994:	str	w0, [sp, #36]
  404998:	ldr	w0, [sp, #36]
  40499c:	add	w0, w0, #0x2
  4049a0:	mov	w0, w0
  4049a4:	bl	4018e0 <xmalloc@plt>
  4049a8:	str	x0, [sp, #24]
  4049ac:	ldr	x1, [sp, #40]
  4049b0:	ldr	x0, [sp, #24]
  4049b4:	bl	401a80 <strcpy@plt>
  4049b8:	ldr	w0, [sp, #36]
  4049bc:	ldr	x1, [sp, #24]
  4049c0:	add	x0, x1, x0
  4049c4:	mov	w1, #0x2f                  	// #47
  4049c8:	strb	w1, [x0]
  4049cc:	ldr	w0, [sp, #36]
  4049d0:	add	w0, w0, #0x1
  4049d4:	mov	w0, w0
  4049d8:	ldr	x1, [sp, #24]
  4049dc:	add	x0, x1, x0
  4049e0:	strb	wzr, [x0]
  4049e4:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  4049e8:	add	x0, x0, #0x268
  4049ec:	ldr	x1, [sp, #24]
  4049f0:	str	x1, [x0]
  4049f4:	adrp	x0, 41f000 <stdout@@GLIBC_2.17+0x7dc0>
  4049f8:	add	x0, x0, #0x268
  4049fc:	ldr	x0, [x0]
  404a00:	ldp	x29, x30, [sp], #48
  404a04:	ret
  404a08:	stp	x29, x30, [sp, #-96]!
  404a0c:	mov	x29, sp
  404a10:	str	x19, [sp, #16]
  404a14:	str	x0, [sp, #40]
  404a18:	str	x1, [sp, #32]
  404a1c:	bl	4048bc <ferror@plt+0x2d5c>
  404a20:	str	x0, [sp, #88]
  404a24:	ldr	x0, [sp, #40]
  404a28:	cmp	x0, #0x0
  404a2c:	b.ne	404a3c <ferror@plt+0x2edc>  // b.any
  404a30:	adrp	x0, 405000 <ferror@plt+0x34a0>
  404a34:	add	x0, x0, #0x8d8
  404a38:	str	x0, [sp, #40]
  404a3c:	ldr	x0, [sp, #32]
  404a40:	cmp	x0, #0x0
  404a44:	b.ne	404a54 <ferror@plt+0x2ef4>  // b.any
  404a48:	adrp	x0, 405000 <ferror@plt+0x34a0>
  404a4c:	add	x0, x0, #0x8e0
  404a50:	str	x0, [sp, #32]
  404a54:	ldr	x0, [sp, #88]
  404a58:	bl	4017a0 <strlen@plt>
  404a5c:	str	w0, [sp, #84]
  404a60:	ldr	x0, [sp, #40]
  404a64:	bl	4017a0 <strlen@plt>
  404a68:	str	w0, [sp, #80]
  404a6c:	ldr	x0, [sp, #32]
  404a70:	bl	4017a0 <strlen@plt>
  404a74:	str	w0, [sp, #76]
  404a78:	ldrsw	x1, [sp, #84]
  404a7c:	ldrsw	x0, [sp, #76]
  404a80:	add	x1, x1, x0
  404a84:	ldrsw	x0, [sp, #80]
  404a88:	add	x0, x1, x0
  404a8c:	add	x0, x0, #0x7
  404a90:	bl	4018e0 <xmalloc@plt>
  404a94:	str	x0, [sp, #64]
  404a98:	ldr	x1, [sp, #88]
  404a9c:	ldr	x0, [sp, #64]
  404aa0:	bl	401a80 <strcpy@plt>
  404aa4:	ldrsw	x0, [sp, #84]
  404aa8:	ldr	x1, [sp, #64]
  404aac:	add	x0, x1, x0
  404ab0:	ldr	x1, [sp, #40]
  404ab4:	bl	401a80 <strcpy@plt>
  404ab8:	ldrsw	x1, [sp, #84]
  404abc:	ldrsw	x0, [sp, #80]
  404ac0:	add	x0, x1, x0
  404ac4:	ldr	x1, [sp, #64]
  404ac8:	add	x2, x1, x0
  404acc:	adrp	x0, 405000 <ferror@plt+0x34a0>
  404ad0:	add	x1, x0, #0x8e8
  404ad4:	mov	x0, x2
  404ad8:	ldr	w2, [x1]
  404adc:	str	w2, [x0]
  404ae0:	ldur	w1, [x1, #3]
  404ae4:	stur	w1, [x0, #3]
  404ae8:	ldrsw	x1, [sp, #84]
  404aec:	ldrsw	x0, [sp, #80]
  404af0:	add	x0, x1, x0
  404af4:	add	x0, x0, #0x6
  404af8:	ldr	x1, [sp, #64]
  404afc:	add	x0, x1, x0
  404b00:	ldr	x1, [sp, #32]
  404b04:	bl	401a80 <strcpy@plt>
  404b08:	ldr	w1, [sp, #76]
  404b0c:	ldr	x0, [sp, #64]
  404b10:	bl	401780 <mkstemps@plt>
  404b14:	str	w0, [sp, #60]
  404b18:	ldr	w0, [sp, #60]
  404b1c:	cmn	w0, #0x1
  404b20:	b.ne	404b58 <ferror@plt+0x2ff8>  // b.any
  404b24:	adrp	x0, 416000 <ferror@plt+0x144a0>
  404b28:	ldr	x0, [x0, #4048]
  404b2c:	ldr	x19, [x0]
  404b30:	bl	401af0 <__errno_location@plt>
  404b34:	ldr	w0, [x0]
  404b38:	bl	401910 <strerror@plt>
  404b3c:	mov	x3, x0
  404b40:	ldr	x2, [sp, #88]
  404b44:	adrp	x0, 405000 <ferror@plt+0x34a0>
  404b48:	add	x1, x0, #0x8f0
  404b4c:	mov	x0, x19
  404b50:	bl	401b50 <fprintf@plt>
  404b54:	bl	401980 <abort@plt>
  404b58:	ldr	w0, [sp, #60]
  404b5c:	bl	401920 <close@plt>
  404b60:	cmp	w0, #0x0
  404b64:	b.eq	404b6c <ferror@plt+0x300c>  // b.none
  404b68:	bl	401980 <abort@plt>
  404b6c:	ldr	x0, [sp, #64]
  404b70:	ldr	x19, [sp, #16]
  404b74:	ldp	x29, x30, [sp], #96
  404b78:	ret
  404b7c:	stp	x29, x30, [sp, #-32]!
  404b80:	mov	x29, sp
  404b84:	str	x0, [sp, #24]
  404b88:	ldr	x1, [sp, #24]
  404b8c:	mov	x0, #0x0                   	// #0
  404b90:	bl	404a08 <ferror@plt+0x2ea8>
  404b94:	ldp	x29, x30, [sp], #32
  404b98:	ret
  404b9c:	nop
  404ba0:	stp	x29, x30, [sp, #-64]!
  404ba4:	mov	x29, sp
  404ba8:	stp	x19, x20, [sp, #16]
  404bac:	adrp	x20, 416000 <ferror@plt+0x144a0>
  404bb0:	add	x20, x20, #0xaf0
  404bb4:	stp	x21, x22, [sp, #32]
  404bb8:	adrp	x21, 416000 <ferror@plt+0x144a0>
  404bbc:	add	x21, x21, #0xae8
  404bc0:	sub	x20, x20, x21
  404bc4:	mov	w22, w0
  404bc8:	stp	x23, x24, [sp, #48]
  404bcc:	mov	x23, x1
  404bd0:	mov	x24, x2
  404bd4:	bl	401720 <memcpy@plt-0x40>
  404bd8:	cmp	xzr, x20, asr #3
  404bdc:	b.eq	404c08 <ferror@plt+0x30a8>  // b.none
  404be0:	asr	x20, x20, #3
  404be4:	mov	x19, #0x0                   	// #0
  404be8:	ldr	x3, [x21, x19, lsl #3]
  404bec:	mov	x2, x24
  404bf0:	add	x19, x19, #0x1
  404bf4:	mov	x1, x23
  404bf8:	mov	w0, w22
  404bfc:	blr	x3
  404c00:	cmp	x20, x19
  404c04:	b.ne	404be8 <ferror@plt+0x3088>  // b.any
  404c08:	ldp	x19, x20, [sp, #16]
  404c0c:	ldp	x21, x22, [sp, #32]
  404c10:	ldp	x23, x24, [sp, #48]
  404c14:	ldp	x29, x30, [sp], #64
  404c18:	ret
  404c1c:	nop
  404c20:	ret
  404c24:	nop
  404c28:	mov	x2, x1
  404c2c:	mov	x1, x0
  404c30:	mov	w0, #0x0                   	// #0
  404c34:	b	401b20 <__xstat@plt>

Disassembly of section .fini:

0000000000404c38 <.fini>:
  404c38:	stp	x29, x30, [sp, #-16]!
  404c3c:	mov	x29, sp
  404c40:	ldp	x29, x30, [sp], #16
  404c44:	ret
