// Seed: 1266757261
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  assign module_1.id_1 = 0;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_9;
endmodule
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output supply0 id_2,
    output logic module_1,
    input tri1 id_4,
    output supply0 id_5
);
  always @* begin : LABEL_0
    if ((1'b0))
      assume (id_1);
      else if (id_3++ == 1)
        if (1) cover (id_4);
        else begin : LABEL_1
          id_3 = -1;
        end
  end
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  logic [{  1  ,  1  } : 1] id_8;
  ;
endmodule
