// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vaquila_top.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vaquila_top__Syms.h"
#include "Vaquila_top_distri_ram__E40.h"

VL_ATTR_COLD void Vaquila_top_distri_ram__E40___eval_initial__TOP__aquila_top__core__Branch_Prediction_Unit__bpu_pc_history(Vaquila_top_distri_ram__E40* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vaquila_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+            Vaquila_top_distri_ram__E40___eval_initial__TOP__aquila_top__core__Branch_Prediction_Unit__bpu_pc_history\n"); );
    // Body
    vlSelf->__PVT__RAM[0U] = 0U;
    vlSelf->__PVT__i = 1U;
    vlSelf->__PVT__RAM[1U] = 0U;
    vlSelf->__PVT__i = 2U;
    vlSelf->__PVT__RAM[2U] = 0U;
    vlSelf->__PVT__i = 3U;
    vlSelf->__PVT__RAM[3U] = 0U;
    vlSelf->__PVT__i = 4U;
    vlSelf->__PVT__RAM[4U] = 0U;
    vlSelf->__PVT__i = 5U;
    vlSelf->__PVT__RAM[5U] = 0U;
    vlSelf->__PVT__i = 6U;
    vlSelf->__PVT__RAM[6U] = 0U;
    vlSelf->__PVT__i = 7U;
    vlSelf->__PVT__RAM[7U] = 0U;
    vlSelf->__PVT__i = 8U;
    vlSelf->__PVT__RAM[8U] = 0U;
    vlSelf->__PVT__i = 9U;
    vlSelf->__PVT__RAM[9U] = 0U;
    vlSelf->__PVT__i = 0xaU;
    vlSelf->__PVT__RAM[0xaU] = 0U;
    vlSelf->__PVT__i = 0xbU;
    vlSelf->__PVT__RAM[0xbU] = 0U;
    vlSelf->__PVT__i = 0xcU;
    vlSelf->__PVT__RAM[0xcU] = 0U;
    vlSelf->__PVT__i = 0xdU;
    vlSelf->__PVT__RAM[0xdU] = 0U;
    vlSelf->__PVT__i = 0xeU;
    vlSelf->__PVT__RAM[0xeU] = 0U;
    vlSelf->__PVT__i = 0xfU;
    vlSelf->__PVT__RAM[0xfU] = 0U;
    vlSelf->__PVT__i = 0x10U;
    vlSelf->__PVT__RAM[0x10U] = 0U;
    vlSelf->__PVT__i = 0x11U;
    vlSelf->__PVT__RAM[0x11U] = 0U;
    vlSelf->__PVT__i = 0x12U;
    vlSelf->__PVT__RAM[0x12U] = 0U;
    vlSelf->__PVT__i = 0x13U;
    vlSelf->__PVT__RAM[0x13U] = 0U;
    vlSelf->__PVT__i = 0x14U;
    vlSelf->__PVT__RAM[0x14U] = 0U;
    vlSelf->__PVT__i = 0x15U;
    vlSelf->__PVT__RAM[0x15U] = 0U;
    vlSelf->__PVT__i = 0x16U;
    vlSelf->__PVT__RAM[0x16U] = 0U;
    vlSelf->__PVT__i = 0x17U;
    vlSelf->__PVT__RAM[0x17U] = 0U;
    vlSelf->__PVT__i = 0x18U;
    vlSelf->__PVT__RAM[0x18U] = 0U;
    vlSelf->__PVT__i = 0x19U;
    vlSelf->__PVT__RAM[0x19U] = 0U;
    vlSelf->__PVT__i = 0x1aU;
    vlSelf->__PVT__RAM[0x1aU] = 0U;
    vlSelf->__PVT__i = 0x1bU;
    vlSelf->__PVT__RAM[0x1bU] = 0U;
    vlSelf->__PVT__i = 0x1cU;
    vlSelf->__PVT__RAM[0x1cU] = 0U;
    vlSelf->__PVT__i = 0x1dU;
    vlSelf->__PVT__RAM[0x1dU] = 0U;
    vlSelf->__PVT__i = 0x1eU;
    vlSelf->__PVT__RAM[0x1eU] = 0U;
    vlSelf->__PVT__i = 0x1fU;
    vlSelf->__PVT__RAM[0x1fU] = 0U;
    vlSelf->__PVT__i = 0x20U;
    vlSelf->__PVT__RAM[0x20U] = 0U;
    vlSelf->__PVT__i = 0x21U;
    vlSelf->__PVT__RAM[0x21U] = 0U;
    vlSelf->__PVT__i = 0x22U;
    vlSelf->__PVT__RAM[0x22U] = 0U;
    vlSelf->__PVT__i = 0x23U;
    vlSelf->__PVT__RAM[0x23U] = 0U;
    vlSelf->__PVT__i = 0x24U;
    vlSelf->__PVT__RAM[0x24U] = 0U;
    vlSelf->__PVT__i = 0x25U;
    vlSelf->__PVT__RAM[0x25U] = 0U;
    vlSelf->__PVT__i = 0x26U;
    vlSelf->__PVT__RAM[0x26U] = 0U;
    vlSelf->__PVT__i = 0x27U;
    vlSelf->__PVT__RAM[0x27U] = 0U;
    vlSelf->__PVT__i = 0x28U;
    vlSelf->__PVT__RAM[0x28U] = 0U;
    vlSelf->__PVT__i = 0x29U;
    vlSelf->__PVT__RAM[0x29U] = 0U;
    vlSelf->__PVT__i = 0x2aU;
    vlSelf->__PVT__RAM[0x2aU] = 0U;
    vlSelf->__PVT__i = 0x2bU;
    vlSelf->__PVT__RAM[0x2bU] = 0U;
    vlSelf->__PVT__i = 0x2cU;
    vlSelf->__PVT__RAM[0x2cU] = 0U;
    vlSelf->__PVT__i = 0x2dU;
    vlSelf->__PVT__RAM[0x2dU] = 0U;
    vlSelf->__PVT__i = 0x2eU;
    vlSelf->__PVT__RAM[0x2eU] = 0U;
    vlSelf->__PVT__i = 0x2fU;
    vlSelf->__PVT__RAM[0x2fU] = 0U;
    vlSelf->__PVT__i = 0x30U;
    vlSelf->__PVT__RAM[0x30U] = 0U;
    vlSelf->__PVT__i = 0x31U;
    vlSelf->__PVT__RAM[0x31U] = 0U;
    vlSelf->__PVT__i = 0x32U;
    vlSelf->__PVT__RAM[0x32U] = 0U;
    vlSelf->__PVT__i = 0x33U;
    vlSelf->__PVT__RAM[0x33U] = 0U;
    vlSelf->__PVT__i = 0x34U;
    vlSelf->__PVT__RAM[0x34U] = 0U;
    vlSelf->__PVT__i = 0x35U;
    vlSelf->__PVT__RAM[0x35U] = 0U;
    vlSelf->__PVT__i = 0x36U;
    vlSelf->__PVT__RAM[0x36U] = 0U;
    vlSelf->__PVT__i = 0x37U;
    vlSelf->__PVT__RAM[0x37U] = 0U;
    vlSelf->__PVT__i = 0x38U;
    vlSelf->__PVT__RAM[0x38U] = 0U;
    vlSelf->__PVT__i = 0x39U;
    vlSelf->__PVT__RAM[0x39U] = 0U;
    vlSelf->__PVT__i = 0x3aU;
    vlSelf->__PVT__RAM[0x3aU] = 0U;
    vlSelf->__PVT__i = 0x3bU;
    vlSelf->__PVT__RAM[0x3bU] = 0U;
    vlSelf->__PVT__i = 0x3cU;
    vlSelf->__PVT__RAM[0x3cU] = 0U;
    vlSelf->__PVT__i = 0x3dU;
    vlSelf->__PVT__RAM[0x3dU] = 0U;
    vlSelf->__PVT__i = 0x3eU;
    vlSelf->__PVT__RAM[0x3eU] = 0U;
    vlSelf->__PVT__i = 0x3fU;
    vlSelf->__PVT__RAM[0x3fU] = 0U;
    vlSelf->__PVT__i = 0x40U;
}

VL_ATTR_COLD void Vaquila_top_distri_ram__E40___stl_sequent__TOP__aquila_top__core__Branch_Prediction_Unit__bpu_pc_history__0(Vaquila_top_distri_ram__E40* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vaquila_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+            Vaquila_top_distri_ram__E40___stl_sequent__TOP__aquila_top__core__Branch_Prediction_Unit__bpu_pc_history__0\n"); );
    // Body
    vlSelf->__PVT__data_o = vlSelf->__PVT__RAM[vlSelf->__PVT__read_addr_i];
}

VL_ATTR_COLD void Vaquila_top_distri_ram__E40___ctor_var_reset(Vaquila_top_distri_ram__E40* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vaquila_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+            Vaquila_top_distri_ram__E40___ctor_var_reset\n"); );
    // Body
    vlSelf->__PVT__clk_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__we_i = VL_RAND_RESET_I(1);
    vlSelf->__PVT__read_addr_i = VL_RAND_RESET_I(6);
    vlSelf->__PVT__write_addr_i = VL_RAND_RESET_I(6);
    vlSelf->__PVT__data_i = VL_RAND_RESET_I(32);
    vlSelf->__PVT__data_o = VL_RAND_RESET_I(32);
    for (int __Vi0 = 0; __Vi0 < 64; ++__Vi0) {
        vlSelf->__PVT__RAM[__Vi0] = VL_RAND_RESET_I(32);
    }
    vlSelf->__PVT__i = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvdim0__RAM__v0 = 0;
    vlSelf->__Vdlyvval__RAM__v0 = VL_RAND_RESET_I(32);
    vlSelf->__Vdlyvset__RAM__v0 = 0;
}
