# 0 "arch/arm64/boot/dts/tesla/fsd-evb.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/tesla/fsd-evb.dts"
# 11 "arch/arm64/boot/dts/tesla/fsd-evb.dts"
/dts-v1/;
# 1 "arch/arm64/boot/dts/tesla/fsd.dtsi" 1
# 11 "arch/arm64/boot/dts/tesla/fsd.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/fsd-clk.h" 1
# 12 "arch/arm64/boot/dts/tesla/fsd.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 13 "arch/arm64/boot/dts/tesla/fsd.dtsi" 2

/ {
 compatible = "tesla,fsd";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  i2c0 = &hsi2c_0;
  i2c1 = &hsi2c_1;
  i2c2 = &hsi2c_2;
  i2c3 = &hsi2c_3;
  i2c4 = &hsi2c_4;
  i2c5 = &hsi2c_5;
  i2c6 = &hsi2c_6;
  i2c7 = &hsi2c_7;
  pinctrl0 = &pinctrl_fsys0;
  pinctrl1 = &pinctrl_peric;
  pinctrl2 = &pinctrl_pmu;
  spi0 = &spi_0;
  spi1 = &spi_1;
  spi2 = &spi_2;
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpucl0_0>;
    };
    core1 {
     cpu = <&cpucl0_1>;
    };
    core2 {
     cpu = <&cpucl0_2>;
    };
    core3 {
     cpu = <&cpucl0_3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpucl1_0>;
    };
    core1 {
     cpu = <&cpucl1_1>;
    };
    core2 {
     cpu = <&cpucl1_2>;
    };
    core3 {
     cpu = <&cpucl1_3>;
    };
   };

   cluster2 {
    core0 {
     cpu = <&cpucl2_0>;
    };
    core1 {
     cpu = <&cpucl2_1>;
    };
    core2 {
     cpu = <&cpucl2_2>;
    };
    core3 {
     cpu = <&cpucl2_3>;
    };
   };
  };


  cpucl0_0: cpu@0 {
    device_type = "cpu";
    compatible = "arm,cortex-a72";
    reg = <0x0 0x000>;
    enable-method = "psci";
    clock-frequency = <2400000000>;
    cpu-idle-states = <&CPU_SLEEP>;
    i-cache-size = <0xc000>;
    i-cache-line-size = <64>;
    i-cache-sets = <256>;
    d-cache-size = <0x8000>;
    d-cache-line-size = <64>;
    d-cache-sets = <256>;
    next-level-cache = <&cpucl_l2>;
  };

  cpucl0_1: cpu@1 {
    device_type = "cpu";
    compatible = "arm,cortex-a72";
    reg = <0x0 0x001>;
    enable-method = "psci";
    clock-frequency = <2400000000>;
    cpu-idle-states = <&CPU_SLEEP>;
    i-cache-size = <0xc000>;
    i-cache-line-size = <64>;
    i-cache-sets = <256>;
    d-cache-size = <0x8000>;
    d-cache-line-size = <64>;
    d-cache-sets = <256>;
    next-level-cache = <&cpucl_l2>;
  };

  cpucl0_2: cpu@2 {
    device_type = "cpu";
    compatible = "arm,cortex-a72";
    reg = <0x0 0x002>;
    enable-method = "psci";
    clock-frequency = <2400000000>;
    cpu-idle-states = <&CPU_SLEEP>;
    i-cache-size = <0xc000>;
    i-cache-line-size = <64>;
    i-cache-sets = <256>;
    d-cache-size = <0x8000>;
    d-cache-line-size = <64>;
    d-cache-sets = <256>;
    next-level-cache = <&cpucl_l2>;
  };

  cpucl0_3: cpu@3 {
    device_type = "cpu";
    compatible = "arm,cortex-a72";
    reg = <0x0 0x003>;
    enable-method = "psci";
    cpu-idle-states = <&CPU_SLEEP>;
    i-cache-size = <0xc000>;
    i-cache-line-size = <64>;
    i-cache-sets = <256>;
    d-cache-size = <0x8000>;
    d-cache-line-size = <64>;
    d-cache-sets = <256>;
    next-level-cache = <&cpucl_l2>;
  };


  cpucl1_0: cpu@100 {
    device_type = "cpu";
    compatible = "arm,cortex-a72";
    reg = <0x0 0x100>;
    enable-method = "psci";
    clock-frequency = <2400000000>;
    cpu-idle-states = <&CPU_SLEEP>;
    i-cache-size = <0xc000>;
    i-cache-line-size = <64>;
    i-cache-sets = <256>;
    d-cache-size = <0x8000>;
    d-cache-line-size = <64>;
    d-cache-sets = <256>;
    next-level-cache = <&cpucl_l2>;
  };

  cpucl1_1: cpu@101 {
    device_type = "cpu";
    compatible = "arm,cortex-a72";
    reg = <0x0 0x101>;
    enable-method = "psci";
    clock-frequency = <2400000000>;
    cpu-idle-states = <&CPU_SLEEP>;
    i-cache-size = <0xc000>;
    i-cache-line-size = <64>;
    i-cache-sets = <256>;
    d-cache-size = <0x8000>;
    d-cache-line-size = <64>;
    d-cache-sets = <256>;
    next-level-cache = <&cpucl_l2>;
  };

  cpucl1_2: cpu@102 {
    device_type = "cpu";
    compatible = "arm,cortex-a72";
    reg = <0x0 0x102>;
    enable-method = "psci";
    clock-frequency = <2400000000>;
    cpu-idle-states = <&CPU_SLEEP>;
    i-cache-size = <0xc000>;
    i-cache-line-size = <64>;
    i-cache-sets = <256>;
    d-cache-size = <0x8000>;
    d-cache-line-size = <64>;
    d-cache-sets = <256>;
    next-level-cache = <&cpucl_l2>;
  };

  cpucl1_3: cpu@103 {
    device_type = "cpu";
    compatible = "arm,cortex-a72";
    reg = <0x0 0x103>;
    enable-method = "psci";
    clock-frequency = <2400000000>;
    cpu-idle-states = <&CPU_SLEEP>;
    i-cache-size = <0xc000>;
    i-cache-line-size = <64>;
    i-cache-sets = <256>;
    d-cache-size = <0x8000>;
    d-cache-line-size = <64>;
    d-cache-sets = <256>;
    next-level-cache = <&cpucl_l2>;
  };


  cpucl2_0: cpu@200 {
    device_type = "cpu";
    compatible = "arm,cortex-a72";
    reg = <0x0 0x200>;
    enable-method = "psci";
    clock-frequency = <2400000000>;
    cpu-idle-states = <&CPU_SLEEP>;
    i-cache-size = <0xc000>;
    i-cache-line-size = <64>;
    i-cache-sets = <256>;
    d-cache-size = <0x8000>;
    d-cache-line-size = <64>;
    d-cache-sets = <256>;
    next-level-cache = <&cpucl_l2>;
  };

  cpucl2_1: cpu@201 {
    device_type = "cpu";
    compatible = "arm,cortex-a72";
    reg = <0x0 0x201>;
    enable-method = "psci";
    clock-frequency = <2400000000>;
    cpu-idle-states = <&CPU_SLEEP>;
    i-cache-size = <0xc000>;
    i-cache-line-size = <64>;
    i-cache-sets = <256>;
    d-cache-size = <0x8000>;
    d-cache-line-size = <64>;
    d-cache-sets = <256>;
    next-level-cache = <&cpucl_l2>;
  };

  cpucl2_2: cpu@202 {
    device_type = "cpu";
    compatible = "arm,cortex-a72";
    reg = <0x0 0x202>;
    enable-method = "psci";
    clock-frequency = <2400000000>;
    cpu-idle-states = <&CPU_SLEEP>;
    i-cache-size = <0xc000>;
    i-cache-line-size = <64>;
    i-cache-sets = <256>;
    d-cache-size = <0x8000>;
    d-cache-line-size = <64>;
    d-cache-sets = <256>;
    next-level-cache = <&cpucl_l2>;
  };

  cpucl2_3: cpu@203 {
    device_type = "cpu";
    compatible = "arm,cortex-a72";
    reg = <0x0 0x203>;
    enable-method = "psci";
    clock-frequency = <2400000000>;
    cpu-idle-states = <&CPU_SLEEP>;
    i-cache-size = <0xc000>;
    i-cache-line-size = <64>;
    i-cache-sets = <256>;
    d-cache-size = <0x8000>;
    d-cache-line-size = <64>;
    d-cache-sets = <256>;
    next-level-cache = <&cpucl_l2>;
  };

  cpucl_l2: l2-cache0 {
   compatible = "cache";
   cache-level = <2>;
   cache-unified;
   cache-size = <0x400000>;
   cache-line-size = <64>;
   cache-sets = <4096>;
  };

  idle-states {
   entry-method = "psci";

   CPU_SLEEP: cpu-sleep {
    idle-state-name = "c2";
    compatible = "arm,idle-state";
    local-timer-stop;
    arm,psci-suspend-param = <0x0010000>;
    entry-latency-us = <30>;
    exit-latency-us = <75>;
    min-residency-us = <300>;
   };
  };
 };

 arm-pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <0 356 4>,
        <0 357 4>,
        <0 358 4>,
        <0 359 4>,
        <0 370 4>,
        <0 371 4>,
        <0 372 4>,
        <0 373 4>,
        <0 384 4>,
        <0 385 4>,
        <0 386 4>,
        <0 387 4>;
  interrupt-affinity = <&cpucl0_0>, <&cpucl0_1>, <&cpucl0_2>,
         <&cpucl0_3>, <&cpucl1_0>, <&cpucl1_1>,
         <&cpucl1_2>, <&cpucl1_3>, <&cpucl2_0>,
         <&cpucl2_1>, <&cpucl2_2>, <&cpucl2_3>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 fin_pll: clock {
  compatible = "fixed-clock";
  clock-output-names = "fin_pll";
  #clock-cells = <0>;
 };

 soc: soc@0 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x0 0x0 0x0 0x0 0x0 0x18000000>;
  dma-ranges = <0x0 0x0 0x0 0x0 0x10 0x0>;

  gic: interrupt-controller@10400000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <3>;
   interrupt-controller;
   reg = <0x0 0x10400000 0x0 0x10000>,
    <0x0 0x10600000 0x0 0x200000>;
   interrupts = <1 9 4>;
  };

  smmu_imem: iommu@10200000 {
   compatible = "arm,mmu-500";
   reg = <0x0 0x10200000 0x0 0x10000>;
   #iommu-cells = <2>;
   #global-interrupts = <7>;
   interrupts = <0 438 4>,
         <0 439 4>,
         <0 451 4>,
         <0 450 4>,

         <0 441 4>,
         <0 442 4>,
         <0 443 4>,

         <0 446 4>,
         <0 447 4>,
         <0 448 4>,
         <0 449 4>;
  };

  smmu_isp: iommu@12100000 {
   compatible = "arm,mmu-500";
   reg = <0x0 0x12100000 0x0 0x10000>;
   #iommu-cells = <2>;
   #global-interrupts = <11>;
   interrupts = <0 321 4>,
         <0 322 4>,
         <0 346 4>,
         <0 345 4>,

         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,

         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>;
  };

  smmu_peric: iommu@14900000 {
   compatible = "arm,mmu-500";
   reg = <0x0 0x14900000 0x0 0x10000>;
   #iommu-cells = <2>;
   #global-interrupts = <5>;
   interrupts = <0 197 4>,
         <0 196 4>,
         <0 193 4>,
         <0 192 4>,

         <0 198 4>,

         <0 194 4>,
         <0 195 4>;
  };

  smmu_fsys0: iommu@15450000 {
   compatible = "arm,mmu-500";
   reg = <0x0 0x15450000 0x0 0x10000>;
   #iommu-cells = <2>;
   #global-interrupts = <5>;
   interrupts = <0 100 4>,
         <0 99 4>,
         <0 96 4>,
         <0 95 4>,

         <0 101 4>,

         <0 97 4>,
         <0 98 4>;
  };

  clock_imem: clock-controller@10010000 {
   compatible = "tesla,fsd-clock-imem";
   reg = <0x0 0x10010000 0x0 0x3000>;
   #clock-cells = <1>;
   clocks = <&fin_pll>,
    <&clock_cmu 12>,
    <&clock_cmu 13>,
    <&clock_cmu 14>;
   clock-names = "fin_pll",
    "dout_cmu_imem_tcuclk",
    "dout_cmu_imem_aclk",
    "dout_cmu_imem_dmaclk";
  };

  clock_cmu: clock-controller@11c10000 {
   compatible = "tesla,fsd-clock-cmu";
   reg = <0x0 0x11c10000 0x0 0x3000>;
   #clock-cells = <1>;
   clocks = <&fin_pll>;
   clock-names = "fin_pll";
  };

  clock_csi: clock-controller@12610000 {
   compatible = "tesla,fsd-clock-cam_csi";
   reg = <0x0 0x12610000 0x0 0x3000>;
   #clock-cells = <1>;
   clocks = <&fin_pll>;
   clock-names = "fin_pll";
  };

  sysreg_cam: system-controller@12630000 {
   compatible = "tesla,fsd-cam-sysreg", "syscon";
   reg = <0x0 0x12630000 0x0 0x500>;
  };

  clock_mfc: clock-controller@12810000 {
   compatible = "tesla,fsd-clock-mfc";
   reg = <0x0 0x12810000 0x0 0x3000>;
   #clock-cells = <1>;
   clocks = <&fin_pll>;
   clock-names = "fin_pll";
  };

  clock_peric: clock-controller@14010000 {
   compatible = "tesla,fsd-clock-peric";
   reg = <0x0 0x14010000 0x0 0x3000>;
   #clock-cells = <1>;
   clocks = <&fin_pll>,
    <&clock_cmu 1>,
    <&clock_cmu 2>,
    <&clock_cmu 3>,
    <&clock_cmu 4>,
    <&clock_cmu 5>;
   clock-names = "fin_pll",
    "dout_cmu_pll_shared0_div4",
    "dout_cmu_peric_shared1div36",
    "dout_cmu_peric_shared0div3_tbuclk",
    "dout_cmu_peric_shared0div20",
    "dout_cmu_peric_shared1div4_dmaclk";
  };

  sysreg_peric: system-controller@14030000 {
   compatible = "tesla,fsd-peric-sysreg", "syscon";
   reg = <0x0 0x14030000 0x0 0x1000>;
  };

  clock_fsys0: clock-controller@15010000 {
   compatible = "tesla,fsd-clock-fsys0";
   reg = <0x0 0x15010000 0x0 0x3000>;
   #clock-cells = <1>;
   clocks = <&fin_pll>,
    <&clock_cmu 6>,
    <&clock_cmu 7>,
    <&clock_cmu 8>;
   clock-names = "fin_pll",
    "dout_cmu_pll_shared0_div6",
    "dout_cmu_fsys0_shared1div4",
    "dout_cmu_fsys0_shared0div4";
  };

  sysreg_fsys0: system-controller@15030000 {
   compatible = "tesla,fsd-fsys0-sysreg", "syscon";
   reg = <0x0 0x15030000 0x0 0x1000>;
  };

  clock_fsys1: clock-controller@16810000 {
   compatible = "tesla,fsd-clock-fsys1";
   reg = <0x0 0x16810000 0x0 0x3000>;
   #clock-cells = <1>;
   clocks = <&fin_pll>,
    <&clock_cmu 9>,
    <&clock_cmu 10>;
   clock-names = "fin_pll",
    "dout_cmu_fsys1_shared0div8",
    "dout_cmu_fsys1_shared0div4";
  };

  sysreg_fsys1: system-controller@16830000 {
   compatible = "tesla,fsd-fsys1-sysreg", "syscon";
   reg = <0x0 0x16830000 0x0 0x1000>;
  };

  mdma0: dma-controller@10100000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0x10100000 0x0 0x1000>;
   interrupts = <0 424 4>;
   #dma-cells = <1>;
   clocks = <&clock_imem 1>;
   clock-names = "apb_pclk";
   iommus = <&smmu_imem 0x800 0x0>;
  };

  mdma1: dma-controller@10110000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0x10110000 0x0 0x1000>;
   interrupts = <0 425 4>;
   #dma-cells = <1>;
   clocks = <&clock_imem 2>;
   clock-names = "apb_pclk";
   iommus = <&smmu_imem 0x801 0x0>;
  };

  pdma0: dma-controller@14280000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0x14280000 0x0 0x1000>;
   interrupts = <0 190 4>;
   #dma-cells = <1>;
   clocks = <&clock_peric 5>;
   clock-names = "apb_pclk";
   iommus = <&smmu_peric 0x2 0x0>;
  };

  pdma1: dma-controller@14290000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x0 0x14290000 0x0 0x1000>;
   interrupts = <0 191 4>;
   #dma-cells = <1>;
   clocks = <&clock_peric 6>;
   clock-names = "apb_pclk";
   iommus = <&smmu_peric 0x1 0x0>;
  };

  serial_0: serial@14180000 {
   compatible = "samsung,exynos4210-uart";
   reg = <0x0 0x14180000 0x0 0x100>;
   interrupts = <0 171 4>;
   dmas = <&pdma1 1>, <&pdma1 0>;
   dma-names = "rx", "tx";
   clocks = <&clock_peric 2>,
     <&clock_peric 1>;
   clock-names = "uart", "clk_uart_baud0";
   status = "disabled";
  };

  serial_1: serial@14190000 {
   compatible = "samsung,exynos4210-uart";
   reg = <0x0 0x14190000 0x0 0x100>;
   interrupts = <0 172 4>;
   dmas = <&pdma1 3>, <&pdma1 2>;
   dma-names = "rx", "tx";
   clocks = <&clock_peric 4>,
     <&clock_peric 3>;
   clock-names = "uart", "clk_uart_baud0";
   status = "disabled";
  };

  pmu_system_controller: system-controller@11400000 {
   compatible = "samsung,exynos7-pmu", "syscon";
   reg = <0x0 0x11400000 0x0 0x5000>;
  };

  watchdog_0: watchdog@100a0000 {
   compatible = "samsung,exynos7-wdt";
   reg = <0x0 0x100a0000 0x0 0x100>;
   interrupts = <0 471 4>;
   samsung,syscon-phandle = <&pmu_system_controller>;
   clocks = <&fin_pll>;
   clock-names = "watchdog";
  };

  watchdog_1: watchdog@100b0000 {
   compatible = "samsung,exynos7-wdt";
   reg = <0x0 0x100b0000 0x0 0x100>;
   interrupts = <0 472 4>;
   samsung,syscon-phandle = <&pmu_system_controller>;
   clocks = <&fin_pll>;
   clock-names = "watchdog";
  };

  watchdog_2: watchdog@100c0000 {
   compatible = "samsung,exynos7-wdt";
   reg = <0x0 0x100c0000 0x0 0x100>;
   interrupts = <0 473 4>;
   samsung,syscon-phandle = <&pmu_system_controller>;
   clocks = <&fin_pll>;
   clock-names = "watchdog";
  };

  pwm_0: pwm@14100000 {
   compatible = "samsung,exynos4210-pwm";
   reg = <0x0 0x14100000 0x0 0x100>;
   samsung,pwm-outputs = <0>, <1>, <2>, <3>;
   #pwm-cells = <3>;
   clocks = <&clock_peric 7>;
   clock-names = "timers";
   status = "disabled";
  };

  pwm_1: pwm@14110000 {
   compatible = "samsung,exynos4210-pwm";
   reg = <0x0 0x14110000 0x0 0x100>;
   samsung,pwm-outputs = <0>, <1>, <2>, <3>;
   #pwm-cells = <3>;
   clocks = <&clock_peric 8>;
   clock-names = "timers";
   status = "disabled";
  };

  hsi2c_0: i2c@14200000 {
   compatible = "samsung,exynos7-hsi2c";
   reg = <0x0 0x14200000 0x0 0x1000>;
   interrupts = <0 148 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   pinctrl-names = "default";
   pinctrl-0 = <&hs_i2c0_bus>;
   clocks = <&clock_peric 16>;
   clock-names = "hsi2c";
   status = "disabled";
  };

  hsi2c_1: i2c@14210000 {
   compatible = "samsung,exynos7-hsi2c";
   reg = <0x0 0x14210000 0x0 0x1000>;
   interrupts = <0 149 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   pinctrl-names = "default";
   pinctrl-0 = <&hs_i2c1_bus>;
   clocks = <&clock_peric 17>;
   clock-names = "hsi2c";
   status = "disabled";
  };

  hsi2c_2: i2c@14220000 {
   compatible = "samsung,exynos7-hsi2c";
   reg = <0x0 0x14220000 0x0 0x1000>;
   interrupts = <0 150 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   pinctrl-names = "default";
   pinctrl-0 = <&hs_i2c2_bus>;
   clocks = <&clock_peric 18>;
   clock-names = "hsi2c";
   status = "disabled";
  };

  hsi2c_3: i2c@14230000 {
   compatible = "samsung,exynos7-hsi2c";
   reg = <0x0 0x14230000 0x0 0x1000>;
   interrupts = <0 151 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   pinctrl-names = "default";
   pinctrl-0 = <&hs_i2c3_bus>;
   clocks = <&clock_peric 19>;
   clock-names = "hsi2c";
   status = "disabled";
  };

  hsi2c_4: i2c@14240000 {
   compatible = "samsung,exynos7-hsi2c";
   reg = <0x0 0x14240000 0x0 0x1000>;
   interrupts = <0 152 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   pinctrl-names = "default";
   pinctrl-0 = <&hs_i2c4_bus>;
   clocks = <&clock_peric 20>;
   clock-names = "hsi2c";
   status = "disabled";
  };

  hsi2c_5: i2c@14250000 {
   compatible = "samsung,exynos7-hsi2c";
   reg = <0x0 0x14250000 0x0 0x1000>;
   interrupts = <0 153 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   pinctrl-names = "default";
   pinctrl-0 = <&hs_i2c5_bus>;
   clocks = <&clock_peric 21>;
   clock-names = "hsi2c";
   status = "disabled";
  };

  hsi2c_6: i2c@14260000 {
   compatible = "samsung,exynos7-hsi2c";
   reg = <0x0 0x14260000 0x0 0x1000>;
   interrupts = <0 154 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   pinctrl-names = "default";
   pinctrl-0 = <&hs_i2c6_bus>;
   clocks = <&clock_peric 22>;
   clock-names = "hsi2c";
   status = "disabled";
  };

  hsi2c_7: i2c@14270000 {
   compatible = "samsung,exynos7-hsi2c";
   reg = <0x0 0x14270000 0x0 0x1000>;
   interrupts = <0 155 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   pinctrl-names = "default";
   pinctrl-0 = <&hs_i2c7_bus>;
   clocks = <&clock_peric 23>;
   clock-names = "hsi2c";
   status = "disabled";
  };

  i2s_0: i2s@140e0000 {
   compatible = "tesla,fsd-i2s";
   reg = <0x0 0x140e0000 0x0 0x100>;
   interrupts = <0 206 4>;
   dmas = <&pdma1 14>, <&pdma1 13>, <&pdma1 12>;
   dma-names = "tx", "rx", "tx-sec";
   #clock-cells = <1>;
   clocks = <&clock_peric 15>,
     <&clock_peric 40>,
     <&clock_peric 40>;
   clock-names = "iis", "i2s_opclk0", "i2s_opclk1";
   pinctrl-names = "default";
   pinctrl-0 = <&i2s0_bus>;
   #sound-dai-cells = <1>;
   status = "disabled";
  };

  i2s_1: i2s@140f0000 {
   compatible = "tesla,fsd-i2s";
   reg = <0x0 0x140f0000 0x0 0x100>;
   interrupts = <0 207 4>;
   dmas = <&pdma1 17>, <&pdma1 16>, <&pdma1 15>;
   dma-names = "tx", "rx", "tx-sec";
   #clock-cells = <1>;
   clocks = <&clock_peric 41>,
     <&clock_peric 42>,
     <&clock_peric 42>;
   clock-names = "iis", "i2s_opclk0", "i2s_opclk1";
   pinctrl-names = "default";
   pinctrl-0 = <&i2s1_bus>;
   #sound-dai-cells = <1>;
   status = "disabled";
  };

  pinctrl_pmu: pinctrl@114f0000 {
   compatible = "tesla,fsd-pinctrl";
   reg = <0x0 0x114f0000 0x0 0x1000>;
  };

  pinctrl_peric: pinctrl@141f0000 {
   compatible = "tesla,fsd-pinctrl";
   reg = <0x0 0x141f0000 0x0 0x1000>;
   interrupts = <0 189 4>;
  };

  pinctrl_fsys0: pinctrl@15020000 {
   compatible = "tesla,fsd-pinctrl";
   reg = <0x0 0x15020000 0x0 0x1000>;
   interrupts = <0 79 4>;
  };

  m_can0: can@14088000 {
   compatible = "bosch,m_can";
   reg = <0x0 0x14088000 0x0 0x0200>,
         <0x0 0x14080000 0x0 0x8000>;
   reg-names = "m_can", "message_ram";
   interrupts = <0 159 4>,
         <0 160 4>;
   interrupt-names = "int0", "int1";
   pinctrl-names = "default";
   pinctrl-0 = <&m_can0_bus>;
   clocks = <&clock_peric 25>,
     <&clock_peric 24>;
   clock-names = "hclk", "cclk";
   bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
   status = "disabled";
  };

  m_can1: can@14098000 {
   compatible = "bosch,m_can";
   reg = <0x0 0x14098000 0x0 0x0200>,
         <0x0 0x14090000 0x0 0x8000>;
   reg-names = "m_can", "message_ram";
   interrupts = <0 162 4>,
         <0 163 4>;
   interrupt-names = "int0", "int1";
   pinctrl-names = "default";
   pinctrl-0 = <&m_can1_bus>;
   clocks = <&clock_peric 27>,
     <&clock_peric 26>;
   clock-names = "hclk", "cclk";
   bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
   status = "disabled";
  };

  m_can2: can@140a8000 {
   compatible = "bosch,m_can";
   reg = <0x0 0x140a8000 0x0 0x0200>,
         <0x0 0x140a0000 0x0 0x8000>;
   reg-names = "m_can", "message_ram";
   interrupts = <0 165 4>,
         <0 166 4>;
   interrupt-names = "int0", "int1";
   pinctrl-names = "default";
   pinctrl-0 = <&m_can2_bus>;
   clocks = <&clock_peric 29>,
     <&clock_peric 28>;
   clock-names = "hclk", "cclk";
   bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
   status = "disabled";
  };

  m_can3: can@140b8000 {
   compatible = "bosch,m_can";
   reg = <0x0 0x140b8000 0x0 0x0200>,
         <0x0 0x140b0000 0x0 0x8000>;
   reg-names = "m_can", "message_ram";
   interrupts = <0 168 4>,
         <0 169 4>;
   interrupt-names = "int0", "int1";
   pinctrl-names = "default";
   pinctrl-0 = <&m_can3_bus>;
   clocks = <&clock_peric 31>,
     <&clock_peric 30>;
   clock-names = "hclk", "cclk";
   bosch,mram-cfg = <0x0 128 64 64 64 64 32 32>;
   status = "disabled";
  };

  spi_0: spi@14140000 {
   compatible = "tesla,fsd-spi";
   reg = <0x0 0x14140000 0x0 0x100>;
   interrupts = <0 156 4>;
   dmas = <&pdma1 4>, <&pdma1 5>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&clock_peric 9>,
    <&clock_peric 10>;
   clock-names = "spi", "spi_busclk0";
   samsung,spi-src-clk = <0>;
   pinctrl-names = "default";
   pinctrl-0 = <&spi0_bus>;
   num-cs = <1>;
   status = "disabled";
  };

  spi_1: spi@14150000 {
   compatible = "tesla,fsd-spi";
   reg = <0x0 0x14150000 0x0 0x100>;
   interrupts = <0 157 4>;
   dmas = <&pdma1 6>, <&pdma1 7>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&clock_peric 11>,
    <&clock_peric 12>;
   clock-names = "spi", "spi_busclk0";
   samsung,spi-src-clk = <0>;
   pinctrl-names = "default";
   pinctrl-0 = <&spi1_bus>;
   num-cs = <1>;
   status = "disabled";
  };

  spi_2: spi@14160000 {
   compatible = "tesla,fsd-spi";
   reg = <0x0 0x14160000 0x0 0x100>;
   interrupts = <0 158 4>;
   dmas = <&pdma1 8>, <&pdma1 9>;
   dma-names = "tx", "rx";
   #address-cells = <1>;
   #size-cells = <0>;
   clocks = <&clock_peric 13>,
    <&clock_peric 14>;
   clock-names = "spi", "spi_busclk0";
   samsung,spi-src-clk = <0>;
   pinctrl-names = "default";
   pinctrl-0 = <&spi2_bus>;
   num-cs = <1>;
   status = "disabled";
  };

  timer@10040000 {
   compatible = "tesla,fsd-mct", "samsung,exynos4210-mct";
   reg = <0x0 0x10040000 0x0 0x800>;
   interrupts = <0 455 4>,
    <0 456 4>,
    <0 457 4>,
    <0 458 4>,
    <0 459 4>,
    <0 460 4>,
    <0 461 4>,
    <0 462 4>,
    <0 463 4>,
    <0 464 4>,
    <0 465 4>,
    <0 466 4>,
    <0 467 4>,
    <0 468 4>,
    <0 469 4>,
    <0 470 4>;
   clocks = <&fin_pll>, <&clock_imem 6>;
   clock-names = "fin_pll", "mct";
  };

  ufs: ufs@15120000 {
   compatible = "tesla,fsd-ufs";
   reg = <0x0 0x15120000 0x0 0x200>,
         <0x0 0x15121100 0x0 0x200>,
         <0x0 0x15110000 0x0 0x8000>,
         <0x0 0x15130000 0x0 0x100>;
   reg-names = "hci", "vs_hci", "unipro", "ufsp";
   interrupts = <0 91 4>;
   clocks = <&clock_fsys0 5>,
     <&clock_fsys0 7>;
   clock-names = "core_clk", "sclk_unipro_main";
   freq-table-hz = <0 0>, <0 0>;
   pinctrl-names = "default";
   pinctrl-0 = <&ufs_rst_n &ufs_refclk_out>;
   phys = <&ufs_phy>;
   phy-names = "ufs-phy";
   status = "disabled";
  };

  ufs_phy: ufs-phy@15124000 {
   compatible = "tesla,fsd-ufs-phy";
   reg = <0x0 0x15124000 0x0 0x800>;
   reg-names = "phy-pma";
   samsung,pmu-syscon = <&pmu_system_controller>;
   #phy-cells = <0>;
   clocks = <&clock_fsys0 2>;
   clock-names = "ref_clk";
  };
 };
};

# 1 "arch/arm64/boot/dts/tesla/fsd-pinctrl.dtsi" 1
# 11 "arch/arm64/boot/dts/tesla/fsd-pinctrl.dtsi"
# 1 "arch/arm64/boot/dts/tesla/fsd-pinctrl.h" 1
# 12 "arch/arm64/boot/dts/tesla/fsd-pinctrl.dtsi" 2

&pinctrl_fsys0 {
 gpf0: gpf0-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpf1: gpf1-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpf6: gpf6-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpf4: gpf4-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpf5: gpf5-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 ufs_rst_n: ufs-rst-n-pins {
  samsung,pins = "gpf5-0";
  samsung,pin-function = <2>;
  samsung,pin-pud = <1>;
  samsung,pin-drv = <2>;
 };

 ufs_refclk_out: ufs-refclk-out-pins {
  samsung,pins = "gpf5-1";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };
};

&pinctrl_peric {
 gpc8: gpc8-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpf2: gpf2-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpf3: gpf3-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpd0: gpd0-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpb0: gpb0-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpb1: gpb1-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpb4: gpb4-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpb5: gpb5-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpb6: gpb6-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpb7: gpb7-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpd1: gpd1-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpd2: gpd2-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpd3: gpd3-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpg0: gpg0-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpg1: gpg1-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpg2: gpg2-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpg3: gpg3-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpg4: gpg4-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpg5: gpg5-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpg6: gpg6-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 gpg7: gpg7-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;

  interrupt-controller;
  #interrupt-cells = <2>;
 };

 pwm0_out: pwm0-out-pins {
  samsung,pins = "gpb6-1";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 pwm1_out: pwm1-out-pins {
  samsung,pins = "gpb6-5";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 hs_i2c0_bus: hs-i2c0-bus-pins {
  samsung,pins = "gpb0-0", "gpb0-1";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 hs_i2c1_bus: hs-i2c1-bus-pins {
  samsung,pins = "gpb0-2", "gpb0-3";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 hs_i2c2_bus: hs-i2c2-bus-pins {
  samsung,pins = "gpb0-4", "gpb0-5";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 hs_i2c3_bus: hs-i2c3-bus-pins {
  samsung,pins = "gpb0-6", "gpb0-7";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 hs_i2c4_bus: hs-i2c4-bus-pins {
  samsung,pins = "gpb1-0", "gpb1-1";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 hs_i2c5_bus: hs-i2c5-bus-pins {
  samsung,pins = "gpb1-2", "gpb1-3";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 hs_i2c6_bus: hs-i2c6-bus-pins {
  samsung,pins = "gpb1-4", "gpb1-5";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 hs_i2c7_bus: hs-i2c7-bus-pins {
  samsung,pins = "gpb1-6", "gpb1-7";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 uart0_data: uart0-data-pins {
  samsung,pins = "gpb7-0", "gpb7-1";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 uart1_data: uart1-data-pins {
  samsung,pins = "gpb7-4", "gpb7-5";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 spi0_bus: spi0-bus-pins {
  samsung,pins = "gpb4-0", "gpb4-2", "gpb4-3";
  samsung,pin-function = <2>;
  samsung,pin-pud = <1>;
  samsung,pin-drv = <2>;
 };

 spi1_bus: spi1-bus-pins {
  samsung,pins = "gpb4-4", "gpb4-6", "gpb4-7";
  samsung,pin-function = <2>;
  samsung,pin-pud = <1>;
  samsung,pin-drv = <2>;
 };

 spi2_bus: spi2-bus-pins {
  samsung,pins = "gpb5-0", "gpb5-2", "gpb5-3";
  samsung,pin-function = <2>;
  samsung,pin-pud = <1>;
  samsung,pin-drv = <2>;
 };

 m_can0_bus: m-can0-bus-pins {
  samsung,pins = "gpd0-0", "gpd0-1";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 m_can1_bus: m-can1-bus-pins {
  samsung,pins = "gpd0-2", "gpd0-3";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 m_can2_bus: m-can2-bus-pins {
  samsung,pins = "gpd0-4", "gpd0-5";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 m_can3_bus: m-can3-bus-pins {
  samsung,pins = "gpd0-6", "gpd0-7";
  samsung,pin-function = <2>;
  samsung,pin-pud = <3>;
  samsung,pin-drv = <2>;
 };

 i2s0_bus: i2s0-bus-pins {
  samsung,pins = "gpd1-0", "gpd1-1", "gpd1-2", "gpd1-3", "gpd1-4";
  samsung,pin-function = <2>;
  samsung,pin-pud = <1>;
  samsung,pin-drv = <2>;
 };

 i2s1_bus: i2s1-bus-pins {
  samsung,pins = "gpd2-0", "gpd2-1", "gpd2-2", "gpd2-3", "gpd2-4";
  samsung,pin-function = <2>;
  samsung,pin-pud = <1>;
  samsung,pin-drv = <2>;
 };
};

&pinctrl_pmu {
 gpq0: gpq0-gpio-bank {
  gpio-controller;
  #gpio-cells = <2>;
 };
};
# 991 "arch/arm64/boot/dts/tesla/fsd.dtsi" 2
# 13 "arch/arm64/boot/dts/tesla/fsd-evb.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 14 "arch/arm64/boot/dts/tesla/fsd-evb.dts" 2

/ {
 model = "Tesla Full Self-Driving (FSD) Evaluation board";
 compatible = "tesla,fsd-evb", "tesla,fsd";

 aliases {
  serial0 = &serial_0;
  serial1 = &serial_1;
 };

 chosen {
  stdout-path = &serial_0;
 };

 memory@80000000 {
  device_type = "memory";
  reg = <0x0 0x80000000 0x2 0x00000000>;
 };

 sound {
  compatible = "simple-audio-card";

  #address-cells = <1>;
  #size-cells = <0>;

  simple-audio-card,name = "FSD Audio Card";
  simple-audio-card,widgets = "Line", "Line Out",
         "Line", "Line In";
  simple-audio-card,routing = "Line Out", "LLOUT",
         "Line Out", "RLOUT",
         "MIC2L", "Line In",
         "MIC2R", "Line In";

  simple-audio-card,dai-link@0 {
   reg = <0>;
   format = "i2s";
   bitclock-master = <&tlv320aic3x>;
   frame-master = <&tlv320aic3x>;

   cpu-0 {
    sound-dai = <&i2s_0 0>;
   };
   cpu-1 {
    sound-dai = <&i2s_0 1>;
   };
   codec {
    sound-dai = <&tlv320aic3x>;
    system-clock-frequency = <33000000>;
   };
  };
 };
};

&fin_pll {
 clock-frequency = <24000000>;
};

&hsi2c_5 {
 status = "okay";

 tlv320aic3x: codec@18 {
  compatible = "ti,tlv320aic3104";
  reg = <0x18>;
  #sound-dai-cells = <0>;
  reset-gpios = <&gpg1 6 1>;
 };
};

&i2s_0 {
 status = "okay";
};

&i2s_1 {
 status = "okay";
};

&m_can0 {
 status = "okay";
};

&m_can1 {
 status = "okay";
};

&m_can2 {
 status = "okay";
};

&m_can3 {
 status = "okay";
};

&serial_0 {
 status = "okay";
};

&ufs {
 status = "okay";
};
