
---------- Begin Simulation Statistics ----------
final_tick                               111981171000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 341996                       # Simulator instruction rate (inst/s)
host_mem_usage                                 667368                       # Number of bytes of host memory used
host_op_rate                                   374250                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   292.40                       # Real time elapsed on the host
host_tick_rate                              382971012                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431277                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111981                       # Number of seconds simulated
sim_ticks                                111981171000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431277                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.119812                       # CPI: cycles per instruction
system.cpu.discardedOps                        376989                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         3077701                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.893007                       # IPC: instructions per cycle
system.cpu.numCycles                        111981171                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955010     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568364      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241336      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154628      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120668      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44543      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166417      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20645992     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534319     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431277                       # Class of committed instruction
system.cpu.tickCycles                       108903470                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6630                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         46532                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1154                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        60258                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          528                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       123069                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            528                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20360544                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16297777                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             53497                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8737491                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8736097                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984046                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050574                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                324                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          434065                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             300030                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134035                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1037                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35601322                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35601322                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35604633                       # number of overall hits
system.cpu.dcache.overall_hits::total        35604633                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        84871                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          84871                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        84921                       # number of overall misses
system.cpu.dcache.overall_misses::total         84921                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6108402000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6108402000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6108402000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6108402000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35686193                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35686193                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35689554                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35689554                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002378                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002378                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002379                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002379                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71972.782222                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71972.782222                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71930.405907                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71930.405907                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        52604                       # number of writebacks
system.cpu.dcache.writebacks::total             52604                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22634                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22634                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22634                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        62237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        62237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        62282                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        62282                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4664472000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4664472000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4666543000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4666543000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001744                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001744                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001745                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001745                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74946.928676                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74946.928676                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74926.029993                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74926.029993                       # average overall mshr miss latency
system.cpu.dcache.replacements                  60234                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21406204                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21406204                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        25721                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         25721                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    750317000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    750317000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21431925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21431925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001200                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29171.377474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29171.377474                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4435                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4435                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    572694000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    572694000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26904.726111                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26904.726111                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14195118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14195118                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59150                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59150                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5358085000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5358085000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14254268                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004150                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004150                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90584.699915                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90584.699915                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18199                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18199                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40951                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40951                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4091778000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4091778000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99918.878660                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99918.878660                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3311                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3311                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           50                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           50                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.014877                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.014877                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           45                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           45                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2071000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2071000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 46022.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 46022.222222                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89080                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89080                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89080                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89080                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 111981171000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2035.052697                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35845075                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             62282                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            575.528644                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2035.052697                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1733                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35929996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35929996                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111981171000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111981171000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111981171000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49239023                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17106577                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9764031                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     28364710                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         28364710                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     28364710                       # number of overall hits
system.cpu.icache.overall_hits::total        28364710                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          533                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            533                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          533                       # number of overall misses
system.cpu.icache.overall_misses::total           533                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54428000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54428000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54428000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54428000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     28365243                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     28365243                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     28365243                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     28365243                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102116.322702                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102116.322702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102116.322702                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102116.322702                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           20                       # number of writebacks
system.cpu.icache.writebacks::total                20                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          533                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          533                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          533                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          533                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53362000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53362000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53362000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53362000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000019                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000019                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100116.322702                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100116.322702                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100116.322702                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100116.322702                       # average overall mshr miss latency
system.cpu.icache.replacements                     20                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     28364710                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        28364710                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          533                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           533                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54428000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54428000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     28365243                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     28365243                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102116.322702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102116.322702                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          533                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53362000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53362000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100116.322702                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100116.322702                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 111981171000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           512.007516                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            28365243                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               533                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          53218.091932                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   512.007516                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.250004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.250004                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          513                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          513                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.250488                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28365776                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28365776                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111981171000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111981171000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 111981171000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 111981171000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109431277                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                22896                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22907                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data               22896                       # number of overall hits
system.l2.overall_hits::total                   22907                       # number of overall hits
system.l2.demand_misses::.cpu.inst                522                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              39386                       # number of demand (read+write) misses
system.l2.demand_misses::total                  39908                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               522                       # number of overall misses
system.l2.overall_misses::.cpu.data             39386                       # number of overall misses
system.l2.overall_misses::total                 39908                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51521000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3977537000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4029058000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51521000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3977537000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4029058000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              533                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            62282                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                62815                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             533                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           62282                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               62815                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.979362                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.632382                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.635326                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.979362                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.632382                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.635326                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98699.233716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100988.600010                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100958.654906                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98699.233716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100988.600010                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100958.654906                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                6554                       # number of writebacks
system.l2.writebacks::total                      6554                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         39381                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             39902                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        39381                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39902                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41021000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3189511000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3230532000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41021000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3189511000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3230532000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.977486                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.632301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.635230                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.977486                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.632301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.635230                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78735.124760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80991.112465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80961.656057                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78735.124760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80991.112465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80961.656057                       # average overall mshr miss latency
system.l2.replacements                           7158                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        52604                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            52604                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        52604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        52604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           20                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               20                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           20                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           20                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2141                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3914854000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3914854000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40951                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.947718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.947718                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 100872.300953                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100872.300953                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3138654000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3138654000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.947718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.947718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80872.300953                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80872.300953                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51521000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51521000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            533                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.979362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.979362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98699.233716                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98699.233716                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41021000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41021000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.977486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977486                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78735.124760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78735.124760                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         20755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             20755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             576                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     62683000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     62683000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        21331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         21331                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.027003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108824.652778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108824.652778                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          571                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     50857000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     50857000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.026769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.026769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89066.549912                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89066.549912                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 111981171000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 26329.903431                       # Cycle average of tags in use
system.l2.tags.total_refs                      121909                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39926                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.053374                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       4.350478                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       256.451707                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     26069.101246                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.795566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.803525                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1958                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        30595                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    283756                       # Number of tag accesses
system.l2.tags.data_accesses                   283756                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 111981171000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6554.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     39379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.060618200500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          362                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          362                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              115078                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6183                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39902                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6554                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39902                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6554                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      11.24                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39902                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6554                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   39734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.196133                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.087666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1721.042666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          361     99.72%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.28%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.038674                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.037677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.193084                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              348     96.13%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      3.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           362                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2553728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               419456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     22.80                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  111976550000                       # Total gap between requests
system.mem_ctrls.avgGap                    2410378.64                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        33344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2520256                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       417920                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 297764.344686125813                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 22506069.346247505397                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3732055.990019964986                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          521                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        39381                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         6554                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     14288500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1167036500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1216661918000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27425.14                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29634.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 185636545.32                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        33344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2520384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2553728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       419456                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       419456                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          521                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        39381                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39902                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         6554                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          6554                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       297764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     22507212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         22804977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       297764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       297764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      3745773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         3745773                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      3745773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       297764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     22507212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        26550749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39900                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6530                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2523                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2492                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2500                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2441                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2482                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2502                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2519                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2504                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2517                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          410                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          351                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          413                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          408                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          395                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          443                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               433200000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             199500000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1181325000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10857.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29607.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               22516                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5521                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.43                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           84.55                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        18392                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   161.562418                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   121.481320                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   163.157390                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7192     39.10%     39.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8242     44.81%     83.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          965      5.25%     89.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          882      4.80%     93.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          681      3.70%     97.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           99      0.54%     98.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           51      0.28%     98.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           58      0.32%     98.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          222      1.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        18392                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2553600                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             417920                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               22.803834                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                3.732056                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 111981171000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        66501960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        35342835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      141786120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      16881480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 8839137840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  20244598800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  25952686560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   55296935595                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   493.805656                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  67276662500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3739060000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40965448500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        64824060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        34454805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      143099880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17205120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 8839137840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  19997199420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  26161022880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   55256944005                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   493.448528                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  67820751750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3739060000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40421359250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 111981171000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1092                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         6554                       # Transaction distribution
system.membus.trans_dist::CleanEvict               76                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1092                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        86434                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  86434                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2973184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2973184                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39902                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39902    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39902                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 111981171000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            72748000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          213726250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             21864                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        59158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           20                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            8234                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40951                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40951                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           533                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        21331                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1086                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       184798                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                185884                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        35392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7352704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7388096                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7158                       # Total snoops (count)
system.tol2bus.snoopTraffic                    419456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            69973                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.024095                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.153345                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  68287     97.59%     97.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1686      2.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              69973                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 111981171000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          228317000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1599999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         186850995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
