

================================================================
== Vitis HLS Report for 'clock'
================================================================
* Date:           Sat Mar 18 14:31:10 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        iperf_client_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.532 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      102|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      119|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      119|      147|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln885_fu_96_p2                |         +|   0|  0|  55|          48|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_114                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op20_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_54_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln1064_fu_112_p2             |      icmp|   0|  0|  29|          64|          64|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 102|         121|          74|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_done                |   9|          2|    1|          2|
    |startSignalFifo_blk_n  |   9|          2|    1|          2|
    |stopSignalFifo_blk_n   |   9|          2|    1|          2|
    |timeInCycles_blk_n     |   9|          2|    1|          2|
    |time_V                 |   9|          2|   48|         96|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  45|         10|   52|        104|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |icmp_ln1064_reg_135        |   1|   0|    1|          0|
    |sw_state                   |   1|   0|    1|          0|
    |sw_state_load_reg_128      |   1|   0|    1|          0|
    |timeInCycles_read_reg_123  |  64|   0|   64|          0|
    |time_V                     |  48|   0|   48|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 119|   0|  119|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|            clock|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|            clock|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|            clock|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|            clock|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|            clock|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|            clock|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|            clock|  return value|
|timeInCycles_dout        |   in|   64|     ap_fifo|     timeInCycles|       pointer|
|timeInCycles_empty_n     |   in|    1|     ap_fifo|     timeInCycles|       pointer|
|timeInCycles_read        |  out|    1|     ap_fifo|     timeInCycles|       pointer|
|startSignalFifo_dout     |   in|    1|     ap_fifo|  startSignalFifo|       pointer|
|startSignalFifo_empty_n  |   in|    1|     ap_fifo|  startSignalFifo|       pointer|
|startSignalFifo_read     |  out|    1|     ap_fifo|  startSignalFifo|       pointer|
|stopSignalFifo_din       |  out|    1|     ap_fifo|   stopSignalFifo|       pointer|
|stopSignalFifo_full_n    |   in|    1|     ap_fifo|   stopSignalFifo|       pointer|
|stopSignalFifo_write     |  out|    1|     ap_fifo|   stopSignalFifo|       pointer|
+-------------------------+-----+-----+------------+-----------------+--------------+

