// Seed: 3916646486
module module_0 (
    input wire id_0
    , id_2
);
  logic [7:0] id_3, id_4, id_5;
  wire id_6;
  assign id_2 = 1 & 1;
  assign id_3[1-:1] = 1'b0;
  wire id_7;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri   id_1,
    input  tri0  id_2,
    output wor   id_3,
    input  tri1  id_4,
    input  wor   id_5,
    output wor   id_6,
    input  uwire id_7
);
  wire id_9;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_2 = 0;
  assign id_9 = 1;
  reg id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19;
  id_20 :
  assert property (@(negedge 1 & 1'b0 & 1) 1'b0)
  else begin : LABEL_0
    if (1) id_13 <= id_14;
    else if ((1)) begin : LABEL_0
      disable id_21;
    end
  end
  id_22(
      .id_0(1 || 1 || 1), .id_1(id_9), .id_2(1), .id_3(id_1 || id_10), .id_4(1)
  );
endmodule
