// Seed: 2291892692
module module_0 (
    inout logic id_0,
    input id_1,
    output logic id_2,
    output id_3,
    input id_4,
    input logic id_5
);
  assign id_0 = id_1;
  logic id_6;
  assign id_0 = id_1;
  type_11 id_7 (
      .id_0(1),
      .id_1(id_1),
      .id_2(1'd0),
      .id_3()
  );
endmodule
`timescale 1ps / 1ps `timescale 1 ps / 1ps
module module_1 (
    output id_0,
    output id_1,
    input logic id_2
    , id_11,
    input id_3,
    output id_4,
    output id_5,
    output id_6,
    input id_7,
    input id_8,
    input id_9
    , id_12,
    input logic id_10
);
  assign id_0 = 1;
endmodule
