// Seed: 2031854495
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  assign module_1.id_13 = 0;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  logic [7:0] id_8;
  logic id_9;
  wire [-1 : 1 'd0] id_10;
  always @(posedge id_4, posedge id_9 !=? id_5) begin : LABEL_0
    id_8[-1*""] = -1;
  end
  initial $signed(64);
  ;
  assign id_1 = id_8;
endmodule
module module_1 #(
    parameter id_5 = 32'd26,
    parameter id_7 = 32'd40,
    parameter id_8 = 32'd26
) (
    input supply0 id_0,
    output uwire id_1,
    input uwire id_2,
    input wor id_3,
    input uwire id_4,
    input wor _id_5,
    output tri id_6,
    inout tri _id_7,
    input supply1 _id_8,
    output wire id_9
    , id_21,
    input wire id_10,
    input tri1 id_11,
    output supply1 id_12,
    output tri1 id_13,
    output tri id_14,
    input wand id_15,
    input uwire id_16,
    input uwire id_17,
    input tri id_18,
    input wand id_19
);
  wire [(  id_5  )  &  id_7 : id_8] id_22 = id_19;
  module_0 modCall_1 (
      id_21,
      id_22,
      id_21,
      id_22,
      id_21,
      id_21
  );
  initial $signed(0);
  ;
endmodule
