{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724728851781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724728851782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 21:20:51 2024 " "Processing started: Mon Aug 26 21:20:51 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724728851782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1724728851782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1724728851782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1724728852146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1724728852146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_converter " "Found entity 1: display_converter" {  } { { "display_converter.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/display_converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_10to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_10to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_10to1 " "Found entity 1: mux_10to1" {  } { { "mux_10to1.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/mux_10to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file xor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_module " "Found entity 1: xor_module" {  } { { "xor_module.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/xor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859152 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_gate_single " "Found entity 2: xor_gate_single" {  } { { "xor_module.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/xor_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file or_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_module " "Found entity 1: or_module" {  } { { "or_module.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/or_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859153 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_gate_single " "Found entity 2: or_gate_single" {  } { { "or_module.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/or_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file and_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_module " "Found entity 1: and_module" {  } { { "and_module.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/and_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859154 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate_single " "Found entity 2: and_gate_single" {  } { { "and_module.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/and_module.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_2_3 " "Found entity 1: deco_2_3" {  } { { "deco_2_4.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/deco_2_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nbits " "Found entity 1: adder_nbits" {  } { { "adder_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/adder_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_substractor " "Found entity 1: full_substractor" {  } { { "full_substractor.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/full_substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_nbits " "Found entity 1: substractor_nbits" {  } { { "substractor_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/substractor_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_nbits " "Found entity 1: shifter_nbits" {  } { { "shifter_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/shifter_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_multiplicator.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_multiplicator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_multiplicator " "Found entity 1: full_multiplicator" {  } { { "full_multiplicator.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/full_multiplicator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicator_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplicator_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplicator_nbits " "Found entity 1: multiplicator_nbits" {  } { { "multiplicator_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/multiplicator_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_divider " "Found entity 1: full_divider" {  } { { "full_divider.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/full_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file divider_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divider_nbits " "Found entity 1: divider_nbits" {  } { { "divider_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/divider_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_moduler.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_moduler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_moduler " "Found entity 1: full_moduler" {  } { { "full_moduler.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/full_moduler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moduler_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file moduler_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 moduler_nbits " "Found entity 1: moduler_nbits" {  } { { "moduler_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/moduler_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724728859171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1724728859171 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "led_disp ALU.sv(20) " "Verilog HDL Implicit Net warning at ALU.sv(20): created implicit net for \"led_disp\"" {  } { { "ALU.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1724728859171 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1724728859198 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_disp1 ALU.sv(12) " "Output port \"led_disp1\" at ALU.sv(12) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724728859199 "|ALU"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_disp2 ALU.sv(14) " "Output port \"led_disp2\" at ALU.sv(14) has no driver" {  } { { "ALU.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1724728859199 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_converter display_converter:hex_converter " "Elaborating entity \"display_converter\" for hierarchy \"display_converter:hex_converter\"" {  } { { "ALU.sv" "hex_converter" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_10to1 mux_10to1:muxresult " "Elaborating entity \"mux_10to1\" for hierarchy \"mux_10to1:muxresult\"" {  } { { "ALU.sv" "muxresult" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nbits adder_nbits:adder " "Elaborating entity \"adder_nbits\" for hierarchy \"adder_nbits:adder\"" {  } { { "ALU.sv" "adder" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adder_nbits.sv(28) " "Verilog HDL assignment warning at adder_nbits.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "adder_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/adder_nbits.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724728859202 "|ALU|adder_nbits:adder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 adder_nbits.sv(31) " "Verilog HDL assignment warning at adder_nbits.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "adder_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/adder_nbits.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724728859202 "|ALU|adder_nbits:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_nbits:adder\|full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"adder_nbits:adder\|full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "adder_nbits.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/adder_nbits.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "substractor_nbits substractor_nbits:substractor " "Elaborating entity \"substractor_nbits\" for hierarchy \"substractor_nbits:substractor\"" {  } { { "ALU.sv" "substractor" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 substractor_nbits.sv(28) " "Verilog HDL assignment warning at substractor_nbits.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "substractor_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/substractor_nbits.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1724728859204 "|ALU|substractor_nbits:substractor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 substractor_nbits.sv(31) " "Verilog HDL assignment warning at substractor_nbits.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "substractor_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/substractor_nbits.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1724728859204 "|ALU|substractor_nbits:substractor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_substractor substractor_nbits:substractor\|full_substractor:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_substractor\" for hierarchy \"substractor_nbits:substractor\|full_substractor:generate_N_bit_Adder\[0\].f\"" {  } { { "substractor_nbits.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/substractor_nbits.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplicator_nbits multiplicator_nbits:multiplicator " "Elaborating entity \"multiplicator_nbits\" for hierarchy \"multiplicator_nbits:multiplicator\"" {  } { { "ALU.sv" "multiplicator" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859205 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 multiplicator_nbits.sv(26) " "Verilog HDL assignment warning at multiplicator_nbits.sv(26): truncated value with size 32 to match size of target (1)" {  } { { "multiplicator_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/multiplicator_nbits.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724728859205 "|ALU|multiplicator_nbits:multiplicator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_nbits divider_nbits:divider " "Elaborating entity \"divider_nbits\" for hierarchy \"divider_nbits:divider\"" {  } { { "ALU.sv" "divider" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859206 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "remainder divider_nbits.sv(12) " "Verilog HDL or VHDL warning at divider_nbits.sv(12): object \"remainder\" assigned a value but never read" {  } { { "divider_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/divider_nbits.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1724728859206 "|ALU|divider_nbits:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider_nbits.sv(15) " "Verilog HDL assignment warning at divider_nbits.sv(15): truncated value with size 32 to match size of target (4)" {  } { { "divider_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/divider_nbits.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724728859207 "|ALU|divider_nbits:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divider_nbits.sv(16) " "Verilog HDL assignment warning at divider_nbits.sv(16): truncated value with size 32 to match size of target (4)" {  } { { "divider_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/divider_nbits.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724728859207 "|ALU|divider_nbits:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divider_nbits.sv(20) " "Verilog HDL assignment warning at divider_nbits.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "divider_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/divider_nbits.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724728859207 "|ALU|divider_nbits:divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 divider_nbits.sv(23) " "Verilog HDL assignment warning at divider_nbits.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "divider_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/divider_nbits.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724728859207 "|ALU|divider_nbits:divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moduler_nbits moduler_nbits:moduler " "Elaborating entity \"moduler_nbits\" for hierarchy \"moduler_nbits:moduler\"" {  } { { "ALU.sv" "moduler" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859207 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 moduler_nbits.sv(14) " "Verilog HDL assignment warning at moduler_nbits.sv(14): truncated value with size 32 to match size of target (4)" {  } { { "moduler_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/moduler_nbits.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724728859207 "|ALU|moduler_nbits:moduler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 moduler_nbits.sv(18) " "Verilog HDL assignment warning at moduler_nbits.sv(18): truncated value with size 32 to match size of target (1)" {  } { { "moduler_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/moduler_nbits.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724728859207 "|ALU|moduler_nbits:moduler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 moduler_nbits.sv(21) " "Verilog HDL assignment warning at moduler_nbits.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "moduler_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/moduler_nbits.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1724728859207 "|ALU|moduler_nbits:moduler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_module and_module:andmodule " "Elaborating entity \"and_module\" for hierarchy \"and_module:andmodule\"" {  } { { "ALU.sv" "andmodule" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_single and_module:andmodule\|and_gate_single:generate_bit_to_bit\[0\].gateand " "Elaborating entity \"and_gate_single\" for hierarchy \"and_module:andmodule\|and_gate_single:generate_bit_to_bit\[0\].gateand\"" {  } { { "and_module.sv" "generate_bit_to_bit\[0\].gateand" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/and_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_module or_module:ormodule " "Elaborating entity \"or_module\" for hierarchy \"or_module:ormodule\"" {  } { { "ALU.sv" "ormodule" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_single or_module:ormodule\|or_gate_single:generate_bit_to_bit\[0\].gateor " "Elaborating entity \"or_gate_single\" for hierarchy \"or_module:ormodule\|or_gate_single:generate_bit_to_bit\[0\].gateor\"" {  } { { "or_module.sv" "generate_bit_to_bit\[0\].gateor" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/or_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_module xor_module:xormodule " "Elaborating entity \"xor_module\" for hierarchy \"xor_module:xormodule\"" {  } { { "ALU.sv" "xormodule" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate_single xor_module:xormodule\|xor_gate_single:generate_bit_to_bit\[0\].gatexor " "Elaborating entity \"xor_gate_single\" for hierarchy \"xor_module:xormodule\|xor_gate_single:generate_bit_to_bit\[0\].gatexor\"" {  } { { "xor_module.sv" "generate_bit_to_bit\[0\].gatexor" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/xor_module.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_nbits shifter_nbits:shifter " "Elaborating entity \"shifter_nbits\" for hierarchy \"shifter_nbits:shifter\"" {  } { { "ALU.sv" "shifter" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859213 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shifter_nbits.sv(52) " "Verilog HDL assignment warning at shifter_nbits.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "shifter_nbits.sv" "" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/shifter_nbits.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1724728859213 "|ALU|shifter_nbits:shifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco_2_3 shifter_nbits:shifter\|deco_2_3:deco " "Elaborating entity \"deco_2_3\" for hierarchy \"shifter_nbits:shifter\|deco_2_3:deco\"" {  } { { "shifter_nbits.sv" "deco" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/shifter_nbits.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1724728859213 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1724728859254 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724728859280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 21:20:59 2024 " "Processing ended: Mon Aug 26 21:20:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724728859280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724728859280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724728859280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1724728859280 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 19 s " "Quartus Prime Flow was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1724728859865 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724728860205 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724728860205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 21:21:00 2024 " "Processing started: Mon Aug 26 21:21:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724728860205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1724728860205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU ALU " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ALU ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1724728860205 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ALU ALU " "Quartus(args): --rtl_sim ALU ALU" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1724728860205 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1724728860332 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1724728860419 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1724728860420 ""}
{ "Warning" "0" "" "Warning: File ALU_run_msim_rtl_verilog.do already exists - backing up current file as ALU_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File ALU_run_msim_rtl_verilog.do already exists - backing up current file as ALU_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1724728860483 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/simulation/modelsim/ALU_run_msim_rtl_verilog.do" {  } { { "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/simulation/modelsim/ALU_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/simulation/modelsim/ALU_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/simulation/modelsim/ALU_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1724728860506 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1724728860506 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1724728860509 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1724728860509 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU_nativelink_simulation.rpt" {  } { { "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU_nativelink_simulation.rpt" "0" { Text "C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Marco Rodriguez/Desktop/TALLER 2024/ggamboa_mrodriguez_jsolano_digital_design_lab_2024/laboratorio_2/Problema1/ALU_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1724728860509 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1724728860510 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724728860510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 21:21:00 2024 " "Processing ended: Mon Aug 26 21:21:00 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724728860510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724728860510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724728860510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1724728860510 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 20 s " "Quartus Prime Flow was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1724728925260 ""}
