// Seed: 1855469745
module module_0 (
    input wand id_0,
    input wire id_1
);
  wire id_3;
  wire [-1 : -1] id_4;
endmodule
module module_0 (
    output supply1 id_0,
    input wand id_1,
    output supply1 id_2,
    input wor id_3,
    output tri module_1,
    output logic id_5,
    input supply0 id_6,
    input wand id_7,
    output supply0 id_8,
    input supply0 id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    output logic id_13,
    input wire id_14,
    output uwire id_15,
    input tri0 id_16,
    input tri0 id_17,
    output uwire id_18,
    input tri0 id_19,
    input supply1 id_20,
    output wand id_21,
    input wor id_22,
    output supply0 id_23,
    input tri id_24,
    output wire id_25,
    input wand id_26,
    input tri0 id_27
);
  logic id_29;
  always @(id_27)
    if (1) begin : LABEL_0
      id_5 <= -1;
    end else id_13#(.id_10(1)) = id_17;
  initial begin : LABEL_1
    #1;
  end
  module_0 modCall_1 (
      id_22,
      id_22
  );
endmodule
