
KRP_CentralMicon.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008c1c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003c8  08008df0  08008df0  00018df0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000048  080091b8  080091b8  000191b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000128  08009200  08009200  00019200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  08009328  08009328  00019328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  0800932c  0800932c  0001932c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         0000067c  20000000  08009330  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00000318  2000067c  080099ac  0002067c  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  20000994  080099ac  00020994  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  0002067c  2**0
                  CONTENTS, READONLY
 11 .debug_info   00021c59  00000000  00000000  000206ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00004542  00000000  00000000  00042305  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00011ae8  00000000  00000000  00046847  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f30  00000000  00000000  00058330  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002ac8  00000000  00000000  00059260  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000b2f9  00000000  00000000  0005bd28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000068cc  00000000  00000000  00067021  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0006d8ed  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00004280  00000000  00000000  0006d96c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000067c 	.word	0x2000067c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008dd4 	.word	0x08008dd4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000680 	.word	0x20000680
 800020c:	08008dd4 	.word	0x08008dd4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f092 0f00 	teq	r2, #0
 80005aa:	bf14      	ite	ne
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	4770      	bxeq	lr
 80005b2:	b530      	push	{r4, r5, lr}
 80005b4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c0:	e720      	b.n	8000404 <__adddf3+0x138>
 80005c2:	bf00      	nop

080005c4 <__aeabi_ul2d>:
 80005c4:	ea50 0201 	orrs.w	r2, r0, r1
 80005c8:	bf08      	it	eq
 80005ca:	4770      	bxeq	lr
 80005cc:	b530      	push	{r4, r5, lr}
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	e00a      	b.n	80005ea <__aeabi_l2d+0x16>

080005d4 <__aeabi_l2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005e2:	d502      	bpl.n	80005ea <__aeabi_l2d+0x16>
 80005e4:	4240      	negs	r0, r0
 80005e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ea:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005ee:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005f6:	f43f aedc 	beq.w	80003b2 <__adddf3+0xe6>
 80005fa:	f04f 0203 	mov.w	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000612:	f1c2 0320 	rsb	r3, r2, #32
 8000616:	fa00 fc03 	lsl.w	ip, r0, r3
 800061a:	fa20 f002 	lsr.w	r0, r0, r2
 800061e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000622:	ea40 000e 	orr.w	r0, r0, lr
 8000626:	fa21 f102 	lsr.w	r1, r1, r2
 800062a:	4414      	add	r4, r2
 800062c:	e6c1      	b.n	80003b2 <__adddf3+0xe6>
 800062e:	bf00      	nop

08000630 <__aeabi_dmul>:
 8000630:	b570      	push	{r4, r5, r6, lr}
 8000632:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000636:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800063a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800063e:	bf1d      	ittte	ne
 8000640:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000644:	ea94 0f0c 	teqne	r4, ip
 8000648:	ea95 0f0c 	teqne	r5, ip
 800064c:	f000 f8de 	bleq	800080c <__aeabi_dmul+0x1dc>
 8000650:	442c      	add	r4, r5
 8000652:	ea81 0603 	eor.w	r6, r1, r3
 8000656:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800065a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800065e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000662:	bf18      	it	ne
 8000664:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000668:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800066c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000670:	d038      	beq.n	80006e4 <__aeabi_dmul+0xb4>
 8000672:	fba0 ce02 	umull	ip, lr, r0, r2
 8000676:	f04f 0500 	mov.w	r5, #0
 800067a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800067e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000682:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000686:	f04f 0600 	mov.w	r6, #0
 800068a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800068e:	f09c 0f00 	teq	ip, #0
 8000692:	bf18      	it	ne
 8000694:	f04e 0e01 	orrne.w	lr, lr, #1
 8000698:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800069c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006a4:	d204      	bcs.n	80006b0 <__aeabi_dmul+0x80>
 80006a6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006aa:	416d      	adcs	r5, r5
 80006ac:	eb46 0606 	adc.w	r6, r6, r6
 80006b0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006b4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006bc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006c4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c8:	bf88      	it	hi
 80006ca:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006ce:	d81e      	bhi.n	800070e <__aeabi_dmul+0xde>
 80006d0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006d4:	bf08      	it	eq
 80006d6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006da:	f150 0000 	adcs.w	r0, r0, #0
 80006de:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e8:	ea46 0101 	orr.w	r1, r6, r1
 80006ec:	ea40 0002 	orr.w	r0, r0, r2
 80006f0:	ea81 0103 	eor.w	r1, r1, r3
 80006f4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f8:	bfc2      	ittt	gt
 80006fa:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000702:	bd70      	popgt	{r4, r5, r6, pc}
 8000704:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000708:	f04f 0e00 	mov.w	lr, #0
 800070c:	3c01      	subs	r4, #1
 800070e:	f300 80ab 	bgt.w	8000868 <__aeabi_dmul+0x238>
 8000712:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000716:	bfde      	ittt	le
 8000718:	2000      	movle	r0, #0
 800071a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd70      	pople	{r4, r5, r6, pc}
 8000720:	f1c4 0400 	rsb	r4, r4, #0
 8000724:	3c20      	subs	r4, #32
 8000726:	da35      	bge.n	8000794 <__aeabi_dmul+0x164>
 8000728:	340c      	adds	r4, #12
 800072a:	dc1b      	bgt.n	8000764 <__aeabi_dmul+0x134>
 800072c:	f104 0414 	add.w	r4, r4, #20
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f305 	lsl.w	r3, r0, r5
 8000738:	fa20 f004 	lsr.w	r0, r0, r4
 800073c:	fa01 f205 	lsl.w	r2, r1, r5
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800074c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000750:	fa21 f604 	lsr.w	r6, r1, r4
 8000754:	eb42 0106 	adc.w	r1, r2, r6
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 040c 	rsb	r4, r4, #12
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f304 	lsl.w	r3, r0, r4
 8000770:	fa20 f005 	lsr.w	r0, r0, r5
 8000774:	fa01 f204 	lsl.w	r2, r1, r4
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000780:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000784:	f141 0100 	adc.w	r1, r1, #0
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f1c4 0520 	rsb	r5, r4, #32
 8000798:	fa00 f205 	lsl.w	r2, r0, r5
 800079c:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a0:	fa20 f304 	lsr.w	r3, r0, r4
 80007a4:	fa01 f205 	lsl.w	r2, r1, r5
 80007a8:	ea43 0302 	orr.w	r3, r3, r2
 80007ac:	fa21 f004 	lsr.w	r0, r1, r4
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	fa21 f204 	lsr.w	r2, r1, r4
 80007b8:	ea20 0002 	bic.w	r0, r0, r2
 80007bc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f094 0f00 	teq	r4, #0
 80007d0:	d10f      	bne.n	80007f2 <__aeabi_dmul+0x1c2>
 80007d2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007d6:	0040      	lsls	r0, r0, #1
 80007d8:	eb41 0101 	adc.w	r1, r1, r1
 80007dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e0:	bf08      	it	eq
 80007e2:	3c01      	subeq	r4, #1
 80007e4:	d0f7      	beq.n	80007d6 <__aeabi_dmul+0x1a6>
 80007e6:	ea41 0106 	orr.w	r1, r1, r6
 80007ea:	f095 0f00 	teq	r5, #0
 80007ee:	bf18      	it	ne
 80007f0:	4770      	bxne	lr
 80007f2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007f6:	0052      	lsls	r2, r2, #1
 80007f8:	eb43 0303 	adc.w	r3, r3, r3
 80007fc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000800:	bf08      	it	eq
 8000802:	3d01      	subeq	r5, #1
 8000804:	d0f7      	beq.n	80007f6 <__aeabi_dmul+0x1c6>
 8000806:	ea43 0306 	orr.w	r3, r3, r6
 800080a:	4770      	bx	lr
 800080c:	ea94 0f0c 	teq	r4, ip
 8000810:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000814:	bf18      	it	ne
 8000816:	ea95 0f0c 	teqne	r5, ip
 800081a:	d00c      	beq.n	8000836 <__aeabi_dmul+0x206>
 800081c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000820:	bf18      	it	ne
 8000822:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000826:	d1d1      	bne.n	80007cc <__aeabi_dmul+0x19c>
 8000828:	ea81 0103 	eor.w	r1, r1, r3
 800082c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000830:	f04f 0000 	mov.w	r0, #0
 8000834:	bd70      	pop	{r4, r5, r6, pc}
 8000836:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800083a:	bf06      	itte	eq
 800083c:	4610      	moveq	r0, r2
 800083e:	4619      	moveq	r1, r3
 8000840:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000844:	d019      	beq.n	800087a <__aeabi_dmul+0x24a>
 8000846:	ea94 0f0c 	teq	r4, ip
 800084a:	d102      	bne.n	8000852 <__aeabi_dmul+0x222>
 800084c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000850:	d113      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000852:	ea95 0f0c 	teq	r5, ip
 8000856:	d105      	bne.n	8000864 <__aeabi_dmul+0x234>
 8000858:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800085c:	bf1c      	itt	ne
 800085e:	4610      	movne	r0, r2
 8000860:	4619      	movne	r1, r3
 8000862:	d10a      	bne.n	800087a <__aeabi_dmul+0x24a>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000870:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000874:	f04f 0000 	mov.w	r0, #0
 8000878:	bd70      	pop	{r4, r5, r6, pc}
 800087a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800087e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000882:	bd70      	pop	{r4, r5, r6, pc}

08000884 <__aeabi_ddiv>:
 8000884:	b570      	push	{r4, r5, r6, lr}
 8000886:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800088a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800088e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000892:	bf1d      	ittte	ne
 8000894:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000898:	ea94 0f0c 	teqne	r4, ip
 800089c:	ea95 0f0c 	teqne	r5, ip
 80008a0:	f000 f8a7 	bleq	80009f2 <__aeabi_ddiv+0x16e>
 80008a4:	eba4 0405 	sub.w	r4, r4, r5
 80008a8:	ea81 0e03 	eor.w	lr, r1, r3
 80008ac:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008b4:	f000 8088 	beq.w	80009c8 <__aeabi_ddiv+0x144>
 80008b8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008bc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008c4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008cc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008d4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008dc:	429d      	cmp	r5, r3
 80008de:	bf08      	it	eq
 80008e0:	4296      	cmpeq	r6, r2
 80008e2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008e6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ea:	d202      	bcs.n	80008f2 <__aeabi_ddiv+0x6e>
 80008ec:	085b      	lsrs	r3, r3, #1
 80008ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f2:	1ab6      	subs	r6, r6, r2
 80008f4:	eb65 0503 	sbc.w	r5, r5, r3
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000902:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 000c 	orrcs.w	r0, r0, ip
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000960:	ea55 0e06 	orrs.w	lr, r5, r6
 8000964:	d018      	beq.n	8000998 <__aeabi_ddiv+0x114>
 8000966:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800096a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800096e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000976:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800097a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800097e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000982:	d1c0      	bne.n	8000906 <__aeabi_ddiv+0x82>
 8000984:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000988:	d10b      	bne.n	80009a2 <__aeabi_ddiv+0x11e>
 800098a:	ea41 0100 	orr.w	r1, r1, r0
 800098e:	f04f 0000 	mov.w	r0, #0
 8000992:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000996:	e7b6      	b.n	8000906 <__aeabi_ddiv+0x82>
 8000998:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800099c:	bf04      	itt	eq
 800099e:	4301      	orreq	r1, r0
 80009a0:	2000      	moveq	r0, #0
 80009a2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009a6:	bf88      	it	hi
 80009a8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009ac:	f63f aeaf 	bhi.w	800070e <__aeabi_dmul+0xde>
 80009b0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009b4:	bf04      	itt	eq
 80009b6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ba:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009be:	f150 0000 	adcs.w	r0, r0, #0
 80009c2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	pop	{r4, r5, r6, pc}
 80009c8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009cc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009d4:	bfc2      	ittt	gt
 80009d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009de:	bd70      	popgt	{r4, r5, r6, pc}
 80009e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009e4:	f04f 0e00 	mov.w	lr, #0
 80009e8:	3c01      	subs	r4, #1
 80009ea:	e690      	b.n	800070e <__aeabi_dmul+0xde>
 80009ec:	ea45 0e06 	orr.w	lr, r5, r6
 80009f0:	e68d      	b.n	800070e <__aeabi_dmul+0xde>
 80009f2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009f6:	ea94 0f0c 	teq	r4, ip
 80009fa:	bf08      	it	eq
 80009fc:	ea95 0f0c 	teqeq	r5, ip
 8000a00:	f43f af3b 	beq.w	800087a <__aeabi_dmul+0x24a>
 8000a04:	ea94 0f0c 	teq	r4, ip
 8000a08:	d10a      	bne.n	8000a20 <__aeabi_ddiv+0x19c>
 8000a0a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a0e:	f47f af34 	bne.w	800087a <__aeabi_dmul+0x24a>
 8000a12:	ea95 0f0c 	teq	r5, ip
 8000a16:	f47f af25 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	e72c      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a20:	ea95 0f0c 	teq	r5, ip
 8000a24:	d106      	bne.n	8000a34 <__aeabi_ddiv+0x1b0>
 8000a26:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a2a:	f43f aefd 	beq.w	8000828 <__aeabi_dmul+0x1f8>
 8000a2e:	4610      	mov	r0, r2
 8000a30:	4619      	mov	r1, r3
 8000a32:	e722      	b.n	800087a <__aeabi_dmul+0x24a>
 8000a34:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a38:	bf18      	it	ne
 8000a3a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a3e:	f47f aec5 	bne.w	80007cc <__aeabi_dmul+0x19c>
 8000a42:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a46:	f47f af0d 	bne.w	8000864 <__aeabi_dmul+0x234>
 8000a4a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a4e:	f47f aeeb 	bne.w	8000828 <__aeabi_dmul+0x1f8>
 8000a52:	e712      	b.n	800087a <__aeabi_dmul+0x24a>

08000a54 <__gedf2>:
 8000a54:	f04f 3cff 	mov.w	ip, #4294967295
 8000a58:	e006      	b.n	8000a68 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__ledf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	e002      	b.n	8000a68 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__cmpdf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a78:	bf18      	it	ne
 8000a7a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a7e:	d01b      	beq.n	8000ab8 <__cmpdf2+0x54>
 8000a80:	b001      	add	sp, #4
 8000a82:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a86:	bf0c      	ite	eq
 8000a88:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a8c:	ea91 0f03 	teqne	r1, r3
 8000a90:	bf02      	ittt	eq
 8000a92:	ea90 0f02 	teqeq	r0, r2
 8000a96:	2000      	moveq	r0, #0
 8000a98:	4770      	bxeq	lr
 8000a9a:	f110 0f00 	cmn.w	r0, #0
 8000a9e:	ea91 0f03 	teq	r1, r3
 8000aa2:	bf58      	it	pl
 8000aa4:	4299      	cmppl	r1, r3
 8000aa6:	bf08      	it	eq
 8000aa8:	4290      	cmpeq	r0, r2
 8000aaa:	bf2c      	ite	cs
 8000aac:	17d8      	asrcs	r0, r3, #31
 8000aae:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ab2:	f040 0001 	orr.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000abc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac0:	d102      	bne.n	8000ac8 <__cmpdf2+0x64>
 8000ac2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ac6:	d107      	bne.n	8000ad8 <__cmpdf2+0x74>
 8000ac8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d1d6      	bne.n	8000a80 <__cmpdf2+0x1c>
 8000ad2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ad6:	d0d3      	beq.n	8000a80 <__cmpdf2+0x1c>
 8000ad8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop

08000ae0 <__aeabi_cdrcmple>:
 8000ae0:	4684      	mov	ip, r0
 8000ae2:	4610      	mov	r0, r2
 8000ae4:	4662      	mov	r2, ip
 8000ae6:	468c      	mov	ip, r1
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4663      	mov	r3, ip
 8000aec:	e000      	b.n	8000af0 <__aeabi_cdcmpeq>
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdcmpeq>:
 8000af0:	b501      	push	{r0, lr}
 8000af2:	f7ff ffb7 	bl	8000a64 <__cmpdf2>
 8000af6:	2800      	cmp	r0, #0
 8000af8:	bf48      	it	mi
 8000afa:	f110 0f00 	cmnmi.w	r0, #0
 8000afe:	bd01      	pop	{r0, pc}

08000b00 <__aeabi_dcmpeq>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff fff4 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b08:	bf0c      	ite	eq
 8000b0a:	2001      	moveq	r0, #1
 8000b0c:	2000      	movne	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmplt>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffea 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b1c:	bf34      	ite	cc
 8000b1e:	2001      	movcc	r0, #1
 8000b20:	2000      	movcs	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmple>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffe0 	bl	8000af0 <__aeabi_cdcmpeq>
 8000b30:	bf94      	ite	ls
 8000b32:	2001      	movls	r0, #1
 8000b34:	2000      	movhi	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpge>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff ffce 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b44:	bf94      	ite	ls
 8000b46:	2001      	movls	r0, #1
 8000b48:	2000      	movhi	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmpgt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffc4 	bl	8000ae0 <__aeabi_cdrcmple>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmpun>:
 8000b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b6c:	d102      	bne.n	8000b74 <__aeabi_dcmpun+0x10>
 8000b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b72:	d10a      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x20>
 8000b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b82:	d102      	bne.n	8000b8a <__aeabi_dcmpun+0x26>
 8000b84:	f04f 0000 	mov.w	r0, #0
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0001 	mov.w	r0, #1
 8000b8e:	4770      	bx	lr

08000b90 <__aeabi_d2iz>:
 8000b90:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b94:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b98:	d215      	bcs.n	8000bc6 <__aeabi_d2iz+0x36>
 8000b9a:	d511      	bpl.n	8000bc0 <__aeabi_d2iz+0x30>
 8000b9c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ba4:	d912      	bls.n	8000bcc <__aeabi_d2iz+0x3c>
 8000ba6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000baa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bb2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bb6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bba:	bf18      	it	ne
 8000bbc:	4240      	negne	r0, r0
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d105      	bne.n	8000bd8 <__aeabi_d2iz+0x48>
 8000bcc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd0:	bf08      	it	eq
 8000bd2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f001 b8f6 	b.w	8001de4 <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	468c      	mov	ip, r1
 8000c16:	460d      	mov	r5, r1
 8000c18:	4604      	mov	r4, r0
 8000c1a:	9e08      	ldr	r6, [sp, #32]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d151      	bne.n	8000cc4 <__udivmoddi4+0xb4>
 8000c20:	428a      	cmp	r2, r1
 8000c22:	4617      	mov	r7, r2
 8000c24:	d96d      	bls.n	8000d02 <__udivmoddi4+0xf2>
 8000c26:	fab2 fe82 	clz	lr, r2
 8000c2a:	f1be 0f00 	cmp.w	lr, #0
 8000c2e:	d00b      	beq.n	8000c48 <__udivmoddi4+0x38>
 8000c30:	f1ce 0c20 	rsb	ip, lr, #32
 8000c34:	fa01 f50e 	lsl.w	r5, r1, lr
 8000c38:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000c3c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000c40:	ea4c 0c05 	orr.w	ip, ip, r5
 8000c44:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c48:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000c4c:	0c25      	lsrs	r5, r4, #16
 8000c4e:	fbbc f8fa 	udiv	r8, ip, sl
 8000c52:	fa1f f987 	uxth.w	r9, r7
 8000c56:	fb0a cc18 	mls	ip, sl, r8, ip
 8000c5a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000c5e:	fb08 f309 	mul.w	r3, r8, r9
 8000c62:	42ab      	cmp	r3, r5
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x6c>
 8000c66:	19ed      	adds	r5, r5, r7
 8000c68:	f108 32ff 	add.w	r2, r8, #4294967295
 8000c6c:	f080 8123 	bcs.w	8000eb6 <__udivmoddi4+0x2a6>
 8000c70:	42ab      	cmp	r3, r5
 8000c72:	f240 8120 	bls.w	8000eb6 <__udivmoddi4+0x2a6>
 8000c76:	f1a8 0802 	sub.w	r8, r8, #2
 8000c7a:	443d      	add	r5, r7
 8000c7c:	1aed      	subs	r5, r5, r3
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb5 f0fa 	udiv	r0, r5, sl
 8000c84:	fb0a 5510 	mls	r5, sl, r0, r5
 8000c88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c8c:	fb00 f909 	mul.w	r9, r0, r9
 8000c90:	45a1      	cmp	r9, r4
 8000c92:	d909      	bls.n	8000ca8 <__udivmoddi4+0x98>
 8000c94:	19e4      	adds	r4, r4, r7
 8000c96:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9a:	f080 810a 	bcs.w	8000eb2 <__udivmoddi4+0x2a2>
 8000c9e:	45a1      	cmp	r9, r4
 8000ca0:	f240 8107 	bls.w	8000eb2 <__udivmoddi4+0x2a2>
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	443c      	add	r4, r7
 8000ca8:	eba4 0409 	sub.w	r4, r4, r9
 8000cac:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000cb0:	2100      	movs	r1, #0
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d061      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cb6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000cba:	2300      	movs	r3, #0
 8000cbc:	6034      	str	r4, [r6, #0]
 8000cbe:	6073      	str	r3, [r6, #4]
 8000cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	d907      	bls.n	8000cd8 <__udivmoddi4+0xc8>
 8000cc8:	2e00      	cmp	r6, #0
 8000cca:	d054      	beq.n	8000d76 <__udivmoddi4+0x166>
 8000ccc:	2100      	movs	r1, #0
 8000cce:	e886 0021 	stmia.w	r6, {r0, r5}
 8000cd2:	4608      	mov	r0, r1
 8000cd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd8:	fab3 f183 	clz	r1, r3
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	f040 808e 	bne.w	8000dfe <__udivmoddi4+0x1ee>
 8000ce2:	42ab      	cmp	r3, r5
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xdc>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80fa 	bhi.w	8000ee0 <__udivmoddi4+0x2d0>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb65 0503 	sbc.w	r5, r5, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	46ac      	mov	ip, r5
 8000cf6:	2e00      	cmp	r6, #0
 8000cf8:	d03f      	beq.n	8000d7a <__udivmoddi4+0x16a>
 8000cfa:	e886 1010 	stmia.w	r6, {r4, ip}
 8000cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d02:	b912      	cbnz	r2, 8000d0a <__udivmoddi4+0xfa>
 8000d04:	2701      	movs	r7, #1
 8000d06:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d0a:	fab7 fe87 	clz	lr, r7
 8000d0e:	f1be 0f00 	cmp.w	lr, #0
 8000d12:	d134      	bne.n	8000d7e <__udivmoddi4+0x16e>
 8000d14:	1beb      	subs	r3, r5, r7
 8000d16:	0c3a      	lsrs	r2, r7, #16
 8000d18:	fa1f fc87 	uxth.w	ip, r7
 8000d1c:	2101      	movs	r1, #1
 8000d1e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d22:	0c25      	lsrs	r5, r4, #16
 8000d24:	fb02 3318 	mls	r3, r2, r8, r3
 8000d28:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d2c:	fb0c f308 	mul.w	r3, ip, r8
 8000d30:	42ab      	cmp	r3, r5
 8000d32:	d907      	bls.n	8000d44 <__udivmoddi4+0x134>
 8000d34:	19ed      	adds	r5, r5, r7
 8000d36:	f108 30ff 	add.w	r0, r8, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x132>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	f200 80d1 	bhi.w	8000ee4 <__udivmoddi4+0x2d4>
 8000d42:	4680      	mov	r8, r0
 8000d44:	1aed      	subs	r5, r5, r3
 8000d46:	b2a3      	uxth	r3, r4
 8000d48:	fbb5 f0f2 	udiv	r0, r5, r2
 8000d4c:	fb02 5510 	mls	r5, r2, r0, r5
 8000d50:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000d54:	fb0c fc00 	mul.w	ip, ip, r0
 8000d58:	45a4      	cmp	ip, r4
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x15c>
 8000d5c:	19e4      	adds	r4, r4, r7
 8000d5e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x15a>
 8000d64:	45a4      	cmp	ip, r4
 8000d66:	f200 80b8 	bhi.w	8000eda <__udivmoddi4+0x2ca>
 8000d6a:	4618      	mov	r0, r3
 8000d6c:	eba4 040c 	sub.w	r4, r4, ip
 8000d70:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d74:	e79d      	b.n	8000cb2 <__udivmoddi4+0xa2>
 8000d76:	4631      	mov	r1, r6
 8000d78:	4630      	mov	r0, r6
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	f1ce 0420 	rsb	r4, lr, #32
 8000d82:	fa05 f30e 	lsl.w	r3, r5, lr
 8000d86:	fa07 f70e 	lsl.w	r7, r7, lr
 8000d8a:	fa20 f804 	lsr.w	r8, r0, r4
 8000d8e:	0c3a      	lsrs	r2, r7, #16
 8000d90:	fa25 f404 	lsr.w	r4, r5, r4
 8000d94:	ea48 0803 	orr.w	r8, r8, r3
 8000d98:	fbb4 f1f2 	udiv	r1, r4, r2
 8000d9c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000da0:	fb02 4411 	mls	r4, r2, r1, r4
 8000da4:	fa1f fc87 	uxth.w	ip, r7
 8000da8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000dac:	fb01 f30c 	mul.w	r3, r1, ip
 8000db0:	42ab      	cmp	r3, r5
 8000db2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000db6:	d909      	bls.n	8000dcc <__udivmoddi4+0x1bc>
 8000db8:	19ed      	adds	r5, r5, r7
 8000dba:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dbe:	f080 808a 	bcs.w	8000ed6 <__udivmoddi4+0x2c6>
 8000dc2:	42ab      	cmp	r3, r5
 8000dc4:	f240 8087 	bls.w	8000ed6 <__udivmoddi4+0x2c6>
 8000dc8:	3902      	subs	r1, #2
 8000dca:	443d      	add	r5, r7
 8000dcc:	1aeb      	subs	r3, r5, r3
 8000dce:	fa1f f588 	uxth.w	r5, r8
 8000dd2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000dd6:	fb02 3310 	mls	r3, r2, r0, r3
 8000dda:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000dde:	fb00 f30c 	mul.w	r3, r0, ip
 8000de2:	42ab      	cmp	r3, r5
 8000de4:	d907      	bls.n	8000df6 <__udivmoddi4+0x1e6>
 8000de6:	19ed      	adds	r5, r5, r7
 8000de8:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dec:	d26f      	bcs.n	8000ece <__udivmoddi4+0x2be>
 8000dee:	42ab      	cmp	r3, r5
 8000df0:	d96d      	bls.n	8000ece <__udivmoddi4+0x2be>
 8000df2:	3802      	subs	r0, #2
 8000df4:	443d      	add	r5, r7
 8000df6:	1aeb      	subs	r3, r5, r3
 8000df8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfc:	e78f      	b.n	8000d1e <__udivmoddi4+0x10e>
 8000dfe:	f1c1 0720 	rsb	r7, r1, #32
 8000e02:	fa22 f807 	lsr.w	r8, r2, r7
 8000e06:	408b      	lsls	r3, r1
 8000e08:	fa05 f401 	lsl.w	r4, r5, r1
 8000e0c:	ea48 0303 	orr.w	r3, r8, r3
 8000e10:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e14:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e18:	40fd      	lsrs	r5, r7
 8000e1a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e1e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e22:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e26:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e2a:	fa1f f883 	uxth.w	r8, r3
 8000e2e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000e32:	fb09 f408 	mul.w	r4, r9, r8
 8000e36:	42ac      	cmp	r4, r5
 8000e38:	fa02 f201 	lsl.w	r2, r2, r1
 8000e3c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0x244>
 8000e42:	18ed      	adds	r5, r5, r3
 8000e44:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e48:	d243      	bcs.n	8000ed2 <__udivmoddi4+0x2c2>
 8000e4a:	42ac      	cmp	r4, r5
 8000e4c:	d941      	bls.n	8000ed2 <__udivmoddi4+0x2c2>
 8000e4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000e52:	441d      	add	r5, r3
 8000e54:	1b2d      	subs	r5, r5, r4
 8000e56:	fa1f fe8e 	uxth.w	lr, lr
 8000e5a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000e5e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000e62:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000e66:	fb00 f808 	mul.w	r8, r0, r8
 8000e6a:	45a0      	cmp	r8, r4
 8000e6c:	d907      	bls.n	8000e7e <__udivmoddi4+0x26e>
 8000e6e:	18e4      	adds	r4, r4, r3
 8000e70:	f100 35ff 	add.w	r5, r0, #4294967295
 8000e74:	d229      	bcs.n	8000eca <__udivmoddi4+0x2ba>
 8000e76:	45a0      	cmp	r8, r4
 8000e78:	d927      	bls.n	8000eca <__udivmoddi4+0x2ba>
 8000e7a:	3802      	subs	r0, #2
 8000e7c:	441c      	add	r4, r3
 8000e7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e82:	eba4 0408 	sub.w	r4, r4, r8
 8000e86:	fba0 8902 	umull	r8, r9, r0, r2
 8000e8a:	454c      	cmp	r4, r9
 8000e8c:	46c6      	mov	lr, r8
 8000e8e:	464d      	mov	r5, r9
 8000e90:	d315      	bcc.n	8000ebe <__udivmoddi4+0x2ae>
 8000e92:	d012      	beq.n	8000eba <__udivmoddi4+0x2aa>
 8000e94:	b156      	cbz	r6, 8000eac <__udivmoddi4+0x29c>
 8000e96:	ebba 030e 	subs.w	r3, sl, lr
 8000e9a:	eb64 0405 	sbc.w	r4, r4, r5
 8000e9e:	fa04 f707 	lsl.w	r7, r4, r7
 8000ea2:	40cb      	lsrs	r3, r1
 8000ea4:	431f      	orrs	r7, r3
 8000ea6:	40cc      	lsrs	r4, r1
 8000ea8:	6037      	str	r7, [r6, #0]
 8000eaa:	6074      	str	r4, [r6, #4]
 8000eac:	2100      	movs	r1, #0
 8000eae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	e6f8      	b.n	8000ca8 <__udivmoddi4+0x98>
 8000eb6:	4690      	mov	r8, r2
 8000eb8:	e6e0      	b.n	8000c7c <__udivmoddi4+0x6c>
 8000eba:	45c2      	cmp	sl, r8
 8000ebc:	d2ea      	bcs.n	8000e94 <__udivmoddi4+0x284>
 8000ebe:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec2:	eb69 0503 	sbc.w	r5, r9, r3
 8000ec6:	3801      	subs	r0, #1
 8000ec8:	e7e4      	b.n	8000e94 <__udivmoddi4+0x284>
 8000eca:	4628      	mov	r0, r5
 8000ecc:	e7d7      	b.n	8000e7e <__udivmoddi4+0x26e>
 8000ece:	4640      	mov	r0, r8
 8000ed0:	e791      	b.n	8000df6 <__udivmoddi4+0x1e6>
 8000ed2:	4681      	mov	r9, r0
 8000ed4:	e7be      	b.n	8000e54 <__udivmoddi4+0x244>
 8000ed6:	4601      	mov	r1, r0
 8000ed8:	e778      	b.n	8000dcc <__udivmoddi4+0x1bc>
 8000eda:	3802      	subs	r0, #2
 8000edc:	443c      	add	r4, r7
 8000ede:	e745      	b.n	8000d6c <__udivmoddi4+0x15c>
 8000ee0:	4608      	mov	r0, r1
 8000ee2:	e708      	b.n	8000cf6 <__udivmoddi4+0xe6>
 8000ee4:	f1a8 0802 	sub.w	r8, r8, #2
 8000ee8:	443d      	add	r5, r7
 8000eea:	e72b      	b.n	8000d44 <__udivmoddi4+0x134>

08000eec <selfrel_offset31>:
 8000eec:	6803      	ldr	r3, [r0, #0]
 8000eee:	005a      	lsls	r2, r3, #1
 8000ef0:	bf4c      	ite	mi
 8000ef2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8000ef6:	f023 4300 	bicpl.w	r3, r3, #2147483648	; 0x80000000
 8000efa:	4418      	add	r0, r3
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop

08000f00 <search_EIT_table>:
 8000f00:	b361      	cbz	r1, 8000f5c <search_EIT_table+0x5c>
 8000f02:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f06:	f101 3aff 	add.w	sl, r1, #4294967295
 8000f0a:	4690      	mov	r8, r2
 8000f0c:	4606      	mov	r6, r0
 8000f0e:	46d1      	mov	r9, sl
 8000f10:	2700      	movs	r7, #0
 8000f12:	eb07 0409 	add.w	r4, r7, r9
 8000f16:	eb04 74d4 	add.w	r4, r4, r4, lsr #31
 8000f1a:	1064      	asrs	r4, r4, #1
 8000f1c:	00e5      	lsls	r5, r4, #3
 8000f1e:	1971      	adds	r1, r6, r5
 8000f20:	4608      	mov	r0, r1
 8000f22:	f7ff ffe3 	bl	8000eec <selfrel_offset31>
 8000f26:	45a2      	cmp	sl, r4
 8000f28:	4683      	mov	fp, r0
 8000f2a:	f105 0008 	add.w	r0, r5, #8
 8000f2e:	4430      	add	r0, r6
 8000f30:	d009      	beq.n	8000f46 <search_EIT_table+0x46>
 8000f32:	f7ff ffdb 	bl	8000eec <selfrel_offset31>
 8000f36:	45c3      	cmp	fp, r8
 8000f38:	f100 30ff 	add.w	r0, r0, #4294967295
 8000f3c:	d805      	bhi.n	8000f4a <search_EIT_table+0x4a>
 8000f3e:	4540      	cmp	r0, r8
 8000f40:	d209      	bcs.n	8000f56 <search_EIT_table+0x56>
 8000f42:	1c67      	adds	r7, r4, #1
 8000f44:	e7e5      	b.n	8000f12 <search_EIT_table+0x12>
 8000f46:	45c3      	cmp	fp, r8
 8000f48:	d905      	bls.n	8000f56 <search_EIT_table+0x56>
 8000f4a:	42a7      	cmp	r7, r4
 8000f4c:	d002      	beq.n	8000f54 <search_EIT_table+0x54>
 8000f4e:	f104 39ff 	add.w	r9, r4, #4294967295
 8000f52:	e7de      	b.n	8000f12 <search_EIT_table+0x12>
 8000f54:	2100      	movs	r1, #0
 8000f56:	4608      	mov	r0, r1
 8000f58:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000f5c:	4608      	mov	r0, r1
 8000f5e:	4770      	bx	lr

08000f60 <__gnu_unwind_get_pr_addr>:
 8000f60:	2801      	cmp	r0, #1
 8000f62:	d007      	beq.n	8000f74 <__gnu_unwind_get_pr_addr+0x14>
 8000f64:	2802      	cmp	r0, #2
 8000f66:	d007      	beq.n	8000f78 <__gnu_unwind_get_pr_addr+0x18>
 8000f68:	4b04      	ldr	r3, [pc, #16]	; (8000f7c <__gnu_unwind_get_pr_addr+0x1c>)
 8000f6a:	2800      	cmp	r0, #0
 8000f6c:	bf0c      	ite	eq
 8000f6e:	4618      	moveq	r0, r3
 8000f70:	2000      	movne	r0, #0
 8000f72:	4770      	bx	lr
 8000f74:	4802      	ldr	r0, [pc, #8]	; (8000f80 <__gnu_unwind_get_pr_addr+0x20>)
 8000f76:	4770      	bx	lr
 8000f78:	4802      	ldr	r0, [pc, #8]	; (8000f84 <__gnu_unwind_get_pr_addr+0x24>)
 8000f7a:	4770      	bx	lr
 8000f7c:	08001665 	.word	0x08001665
 8000f80:	08001669 	.word	0x08001669
 8000f84:	0800166d 	.word	0x0800166d

08000f88 <get_eit_entry>:
 8000f88:	b530      	push	{r4, r5, lr}
 8000f8a:	4b24      	ldr	r3, [pc, #144]	; (800101c <get_eit_entry+0x94>)
 8000f8c:	b083      	sub	sp, #12
 8000f8e:	4604      	mov	r4, r0
 8000f90:	1e8d      	subs	r5, r1, #2
 8000f92:	b37b      	cbz	r3, 8000ff4 <get_eit_entry+0x6c>
 8000f94:	a901      	add	r1, sp, #4
 8000f96:	4628      	mov	r0, r5
 8000f98:	f3af 8000 	nop.w
 8000f9c:	b320      	cbz	r0, 8000fe8 <get_eit_entry+0x60>
 8000f9e:	9901      	ldr	r1, [sp, #4]
 8000fa0:	462a      	mov	r2, r5
 8000fa2:	f7ff ffad 	bl	8000f00 <search_EIT_table>
 8000fa6:	4601      	mov	r1, r0
 8000fa8:	b1f0      	cbz	r0, 8000fe8 <get_eit_entry+0x60>
 8000faa:	f7ff ff9f 	bl	8000eec <selfrel_offset31>
 8000fae:	684b      	ldr	r3, [r1, #4]
 8000fb0:	64a0      	str	r0, [r4, #72]	; 0x48
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d012      	beq.n	8000fdc <get_eit_entry+0x54>
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	f101 0004 	add.w	r0, r1, #4
 8000fbc:	db20      	blt.n	8001000 <get_eit_entry+0x78>
 8000fbe:	f7ff ff95 	bl	8000eec <selfrel_offset31>
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	64e0      	str	r0, [r4, #76]	; 0x4c
 8000fc6:	6523      	str	r3, [r4, #80]	; 0x50
 8000fc8:	6803      	ldr	r3, [r0, #0]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	db1c      	blt.n	8001008 <get_eit_entry+0x80>
 8000fce:	f7ff ff8d 	bl	8000eec <selfrel_offset31>
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	6120      	str	r0, [r4, #16]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	b003      	add	sp, #12
 8000fda:	bd30      	pop	{r4, r5, pc}
 8000fdc:	2300      	movs	r3, #0
 8000fde:	6123      	str	r3, [r4, #16]
 8000fe0:	2305      	movs	r3, #5
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	b003      	add	sp, #12
 8000fe6:	bd30      	pop	{r4, r5, pc}
 8000fe8:	2300      	movs	r3, #0
 8000fea:	6123      	str	r3, [r4, #16]
 8000fec:	2309      	movs	r3, #9
 8000fee:	4618      	mov	r0, r3
 8000ff0:	b003      	add	sp, #12
 8000ff2:	bd30      	pop	{r4, r5, pc}
 8000ff4:	490a      	ldr	r1, [pc, #40]	; (8001020 <get_eit_entry+0x98>)
 8000ff6:	480b      	ldr	r0, [pc, #44]	; (8001024 <get_eit_entry+0x9c>)
 8000ff8:	1a09      	subs	r1, r1, r0
 8000ffa:	10c9      	asrs	r1, r1, #3
 8000ffc:	9101      	str	r1, [sp, #4]
 8000ffe:	e7cf      	b.n	8000fa0 <get_eit_entry+0x18>
 8001000:	2301      	movs	r3, #1
 8001002:	64e0      	str	r0, [r4, #76]	; 0x4c
 8001004:	6523      	str	r3, [r4, #80]	; 0x50
 8001006:	e7df      	b.n	8000fc8 <get_eit_entry+0x40>
 8001008:	f3c3 6003 	ubfx	r0, r3, #24, #4
 800100c:	f7ff ffa8 	bl	8000f60 <__gnu_unwind_get_pr_addr>
 8001010:	2800      	cmp	r0, #0
 8001012:	6120      	str	r0, [r4, #16]
 8001014:	bf14      	ite	ne
 8001016:	2300      	movne	r3, #0
 8001018:	2309      	moveq	r3, #9
 800101a:	e7dc      	b.n	8000fd6 <get_eit_entry+0x4e>
 800101c:	00000000 	.word	0x00000000
 8001020:	08009328 	.word	0x08009328
 8001024:	08009200 	.word	0x08009200

08001028 <restore_non_core_regs>:
 8001028:	6803      	ldr	r3, [r0, #0]
 800102a:	07da      	lsls	r2, r3, #31
 800102c:	b510      	push	{r4, lr}
 800102e:	4604      	mov	r4, r0
 8001030:	d406      	bmi.n	8001040 <restore_non_core_regs+0x18>
 8001032:	079b      	lsls	r3, r3, #30
 8001034:	f100 0048 	add.w	r0, r0, #72	; 0x48
 8001038:	d509      	bpl.n	800104e <restore_non_core_regs+0x26>
 800103a:	f000 fc51 	bl	80018e0 <__gnu_Unwind_Restore_VFP_D>
 800103e:	6823      	ldr	r3, [r4, #0]
 8001040:	0759      	lsls	r1, r3, #29
 8001042:	d509      	bpl.n	8001058 <restore_non_core_regs+0x30>
 8001044:	071a      	lsls	r2, r3, #28
 8001046:	d50e      	bpl.n	8001066 <restore_non_core_regs+0x3e>
 8001048:	06db      	lsls	r3, r3, #27
 800104a:	d513      	bpl.n	8001074 <restore_non_core_regs+0x4c>
 800104c:	bd10      	pop	{r4, pc}
 800104e:	f000 fc3f 	bl	80018d0 <__gnu_Unwind_Restore_VFP>
 8001052:	6823      	ldr	r3, [r4, #0]
 8001054:	0759      	lsls	r1, r3, #29
 8001056:	d4f5      	bmi.n	8001044 <restore_non_core_regs+0x1c>
 8001058:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800105c:	f000 fc48 	bl	80018f0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 8001060:	6823      	ldr	r3, [r4, #0]
 8001062:	071a      	lsls	r2, r3, #28
 8001064:	d4f0      	bmi.n	8001048 <restore_non_core_regs+0x20>
 8001066:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800106a:	f000 fc49 	bl	8001900 <__gnu_Unwind_Restore_WMMXD>
 800106e:	6823      	ldr	r3, [r4, #0]
 8001070:	06db      	lsls	r3, r3, #27
 8001072:	d4eb      	bmi.n	800104c <restore_non_core_regs+0x24>
 8001074:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001078:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800107c:	f000 bc84 	b.w	8001988 <__gnu_Unwind_Restore_WMMXC>

08001080 <_Unwind_decode_typeinfo_ptr.isra.0>:
 8001080:	6803      	ldr	r3, [r0, #0]
 8001082:	b103      	cbz	r3, 8001086 <_Unwind_decode_typeinfo_ptr.isra.0+0x6>
 8001084:	4403      	add	r3, r0
 8001086:	4618      	mov	r0, r3
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop

0800108c <__gnu_unwind_24bit.isra.1>:
 800108c:	2009      	movs	r0, #9
 800108e:	4770      	bx	lr

08001090 <_Unwind_DebugHook>:
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <unwind_phase2>:
 8001094:	b570      	push	{r4, r5, r6, lr}
 8001096:	4604      	mov	r4, r0
 8001098:	460d      	mov	r5, r1
 800109a:	e008      	b.n	80010ae <unwind_phase2+0x1a>
 800109c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800109e:	6163      	str	r3, [r4, #20]
 80010a0:	462a      	mov	r2, r5
 80010a2:	6923      	ldr	r3, [r4, #16]
 80010a4:	4621      	mov	r1, r4
 80010a6:	2001      	movs	r0, #1
 80010a8:	4798      	blx	r3
 80010aa:	2808      	cmp	r0, #8
 80010ac:	d108      	bne.n	80010c0 <unwind_phase2+0x2c>
 80010ae:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80010b0:	4620      	mov	r0, r4
 80010b2:	f7ff ff69 	bl	8000f88 <get_eit_entry>
 80010b6:	4606      	mov	r6, r0
 80010b8:	2800      	cmp	r0, #0
 80010ba:	d0ef      	beq.n	800109c <unwind_phase2+0x8>
 80010bc:	f007 fe3f 	bl	8008d3e <abort>
 80010c0:	2807      	cmp	r0, #7
 80010c2:	d1fb      	bne.n	80010bc <unwind_phase2+0x28>
 80010c4:	4630      	mov	r0, r6
 80010c6:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80010c8:	f7ff ffe2 	bl	8001090 <_Unwind_DebugHook>
 80010cc:	1d28      	adds	r0, r5, #4
 80010ce:	f000 fbf3 	bl	80018b8 <__restore_core_regs>
 80010d2:	bf00      	nop

080010d4 <unwind_phase2_forced>:
 80010d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010d8:	1d0c      	adds	r4, r1, #4
 80010da:	4605      	mov	r5, r0
 80010dc:	4692      	mov	sl, r2
 80010de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010e0:	f5ad 7d72 	sub.w	sp, sp, #968	; 0x3c8
 80010e4:	ae03      	add	r6, sp, #12
 80010e6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010e8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ea:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010ec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80010ee:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80010f0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80010f4:	ac02      	add	r4, sp, #8
 80010f6:	f8d5 800c 	ldr.w	r8, [r5, #12]
 80010fa:	f8d5 9018 	ldr.w	r9, [r5, #24]
 80010fe:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 8001102:	2300      	movs	r3, #0
 8001104:	4628      	mov	r0, r5
 8001106:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001108:	6023      	str	r3, [r4, #0]
 800110a:	f7ff ff3d 	bl	8000f88 <get_eit_entry>
 800110e:	f1ba 0f00 	cmp.w	sl, #0
 8001112:	4607      	mov	r7, r0
 8001114:	bf14      	ite	ne
 8001116:	260a      	movne	r6, #10
 8001118:	2609      	moveq	r6, #9
 800111a:	b17f      	cbz	r7, 800113c <unwind_phase2_forced+0x68>
 800111c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800111e:	f046 0110 	orr.w	r1, r6, #16
 8001122:	e88d 0210 	stmia.w	sp, {r4, r9}
 8001126:	462a      	mov	r2, r5
 8001128:	6463      	str	r3, [r4, #68]	; 0x44
 800112a:	2001      	movs	r0, #1
 800112c:	462b      	mov	r3, r5
 800112e:	47c0      	blx	r8
 8001130:	bb78      	cbnz	r0, 8001192 <unwind_phase2_forced+0xbe>
 8001132:	4638      	mov	r0, r7
 8001134:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 8001138:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800113c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800113e:	616b      	str	r3, [r5, #20]
 8001140:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001144:	4621      	mov	r1, r4
 8001146:	a87a      	add	r0, sp, #488	; 0x1e8
 8001148:	f006 fd82 	bl	8007c50 <memcpy>
 800114c:	692b      	ldr	r3, [r5, #16]
 800114e:	aa7a      	add	r2, sp, #488	; 0x1e8
 8001150:	4629      	mov	r1, r5
 8001152:	4630      	mov	r0, r6
 8001154:	4798      	blx	r3
 8001156:	9b88      	ldr	r3, [sp, #544]	; 0x220
 8001158:	4682      	mov	sl, r0
 800115a:	e88d 0210 	stmia.w	sp, {r4, r9}
 800115e:	4631      	mov	r1, r6
 8001160:	6463      	str	r3, [r4, #68]	; 0x44
 8001162:	462a      	mov	r2, r5
 8001164:	462b      	mov	r3, r5
 8001166:	2001      	movs	r0, #1
 8001168:	47c0      	blx	r8
 800116a:	b990      	cbnz	r0, 8001192 <unwind_phase2_forced+0xbe>
 800116c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8001170:	a97a      	add	r1, sp, #488	; 0x1e8
 8001172:	4620      	mov	r0, r4
 8001174:	f006 fd6c 	bl	8007c50 <memcpy>
 8001178:	f1ba 0f08 	cmp.w	sl, #8
 800117c:	d106      	bne.n	800118c <unwind_phase2_forced+0xb8>
 800117e:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001180:	4628      	mov	r0, r5
 8001182:	f7ff ff01 	bl	8000f88 <get_eit_entry>
 8001186:	2609      	movs	r6, #9
 8001188:	4607      	mov	r7, r0
 800118a:	e7c6      	b.n	800111a <unwind_phase2_forced+0x46>
 800118c:	f1ba 0f07 	cmp.w	sl, #7
 8001190:	d005      	beq.n	800119e <unwind_phase2_forced+0xca>
 8001192:	2709      	movs	r7, #9
 8001194:	4638      	mov	r0, r7
 8001196:	f50d 7d72 	add.w	sp, sp, #968	; 0x3c8
 800119a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800119e:	4638      	mov	r0, r7
 80011a0:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80011a2:	f7ff ff75 	bl	8001090 <_Unwind_DebugHook>
 80011a6:	a803      	add	r0, sp, #12
 80011a8:	f000 fb86 	bl	80018b8 <__restore_core_regs>

080011ac <_Unwind_GetCFA>:
 80011ac:	6c40      	ldr	r0, [r0, #68]	; 0x44
 80011ae:	4770      	bx	lr

080011b0 <__gnu_Unwind_RaiseException>:
 80011b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011b2:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80011b4:	640b      	str	r3, [r1, #64]	; 0x40
 80011b6:	1d0e      	adds	r6, r1, #4
 80011b8:	460f      	mov	r7, r1
 80011ba:	4604      	mov	r4, r0
 80011bc:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011be:	b0f9      	sub	sp, #484	; 0x1e4
 80011c0:	ad01      	add	r5, sp, #4
 80011c2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011c4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011c6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011c8:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80011ca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011cc:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80011d0:	f04f 36ff 	mov.w	r6, #4294967295
 80011d4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80011d8:	9600      	str	r6, [sp, #0]
 80011da:	e006      	b.n	80011ea <__gnu_Unwind_RaiseException+0x3a>
 80011dc:	6923      	ldr	r3, [r4, #16]
 80011de:	466a      	mov	r2, sp
 80011e0:	4621      	mov	r1, r4
 80011e2:	4798      	blx	r3
 80011e4:	2808      	cmp	r0, #8
 80011e6:	4605      	mov	r5, r0
 80011e8:	d108      	bne.n	80011fc <__gnu_Unwind_RaiseException+0x4c>
 80011ea:	9910      	ldr	r1, [sp, #64]	; 0x40
 80011ec:	4620      	mov	r0, r4
 80011ee:	f7ff fecb 	bl	8000f88 <get_eit_entry>
 80011f2:	2800      	cmp	r0, #0
 80011f4:	d0f2      	beq.n	80011dc <__gnu_Unwind_RaiseException+0x2c>
 80011f6:	2009      	movs	r0, #9
 80011f8:	b079      	add	sp, #484	; 0x1e4
 80011fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011fc:	4668      	mov	r0, sp
 80011fe:	f7ff ff13 	bl	8001028 <restore_non_core_regs>
 8001202:	2d06      	cmp	r5, #6
 8001204:	d1f7      	bne.n	80011f6 <__gnu_Unwind_RaiseException+0x46>
 8001206:	4639      	mov	r1, r7
 8001208:	4620      	mov	r0, r4
 800120a:	f7ff ff43 	bl	8001094 <unwind_phase2>
 800120e:	bf00      	nop

08001210 <__gnu_Unwind_ForcedUnwind>:
 8001210:	b430      	push	{r4, r5}
 8001212:	6bdd      	ldr	r5, [r3, #60]	; 0x3c
 8001214:	60c1      	str	r1, [r0, #12]
 8001216:	6182      	str	r2, [r0, #24]
 8001218:	4619      	mov	r1, r3
 800121a:	641d      	str	r5, [r3, #64]	; 0x40
 800121c:	2200      	movs	r2, #0
 800121e:	bc30      	pop	{r4, r5}
 8001220:	e758      	b.n	80010d4 <unwind_phase2_forced>
 8001222:	bf00      	nop

08001224 <__gnu_Unwind_Resume>:
 8001224:	b570      	push	{r4, r5, r6, lr}
 8001226:	68c6      	ldr	r6, [r0, #12]
 8001228:	6943      	ldr	r3, [r0, #20]
 800122a:	640b      	str	r3, [r1, #64]	; 0x40
 800122c:	b126      	cbz	r6, 8001238 <__gnu_Unwind_Resume+0x14>
 800122e:	2201      	movs	r2, #1
 8001230:	f7ff ff50 	bl	80010d4 <unwind_phase2_forced>
 8001234:	f007 fd83 	bl	8008d3e <abort>
 8001238:	6903      	ldr	r3, [r0, #16]
 800123a:	460a      	mov	r2, r1
 800123c:	4604      	mov	r4, r0
 800123e:	460d      	mov	r5, r1
 8001240:	4601      	mov	r1, r0
 8001242:	2002      	movs	r0, #2
 8001244:	4798      	blx	r3
 8001246:	2807      	cmp	r0, #7
 8001248:	d007      	beq.n	800125a <__gnu_Unwind_Resume+0x36>
 800124a:	2808      	cmp	r0, #8
 800124c:	d103      	bne.n	8001256 <__gnu_Unwind_Resume+0x32>
 800124e:	4629      	mov	r1, r5
 8001250:	4620      	mov	r0, r4
 8001252:	f7ff ff1f 	bl	8001094 <unwind_phase2>
 8001256:	f007 fd72 	bl	8008d3e <abort>
 800125a:	4630      	mov	r0, r6
 800125c:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800125e:	f7ff ff17 	bl	8001090 <_Unwind_DebugHook>
 8001262:	1d28      	adds	r0, r5, #4
 8001264:	f000 fb28 	bl	80018b8 <__restore_core_regs>

08001268 <__gnu_Unwind_Resume_or_Rethrow>:
 8001268:	68c2      	ldr	r2, [r0, #12]
 800126a:	b11a      	cbz	r2, 8001274 <__gnu_Unwind_Resume_or_Rethrow+0xc>
 800126c:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 800126e:	640a      	str	r2, [r1, #64]	; 0x40
 8001270:	2200      	movs	r2, #0
 8001272:	e72f      	b.n	80010d4 <unwind_phase2_forced>
 8001274:	e79c      	b.n	80011b0 <__gnu_Unwind_RaiseException>
 8001276:	bf00      	nop

08001278 <_Unwind_Complete>:
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop

0800127c <_Unwind_DeleteException>:
 800127c:	6883      	ldr	r3, [r0, #8]
 800127e:	b113      	cbz	r3, 8001286 <_Unwind_DeleteException+0xa>
 8001280:	4601      	mov	r1, r0
 8001282:	2001      	movs	r0, #1
 8001284:	4718      	bx	r3
 8001286:	4770      	bx	lr

08001288 <_Unwind_VRS_Get>:
 8001288:	b500      	push	{lr}
 800128a:	2904      	cmp	r1, #4
 800128c:	d807      	bhi.n	800129e <_Unwind_VRS_Get+0x16>
 800128e:	e8df f001 	tbb	[pc, r1]
 8001292:	0903      	.short	0x0903
 8001294:	0906      	.short	0x0906
 8001296:	09          	.byte	0x09
 8001297:	00          	.byte	0x00
 8001298:	b90b      	cbnz	r3, 800129e <_Unwind_VRS_Get+0x16>
 800129a:	2a0f      	cmp	r2, #15
 800129c:	d905      	bls.n	80012aa <_Unwind_VRS_Get+0x22>
 800129e:	2002      	movs	r0, #2
 80012a0:	f85d fb04 	ldr.w	pc, [sp], #4
 80012a4:	2001      	movs	r0, #1
 80012a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80012aa:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80012ae:	4618      	mov	r0, r3
 80012b0:	6853      	ldr	r3, [r2, #4]
 80012b2:	9a01      	ldr	r2, [sp, #4]
 80012b4:	6013      	str	r3, [r2, #0]
 80012b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80012ba:	bf00      	nop

080012bc <_Unwind_GetGR>:
 80012bc:	b510      	push	{r4, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	2300      	movs	r3, #0
 80012c2:	ac03      	add	r4, sp, #12
 80012c4:	460a      	mov	r2, r1
 80012c6:	9400      	str	r4, [sp, #0]
 80012c8:	4619      	mov	r1, r3
 80012ca:	f7ff ffdd 	bl	8001288 <_Unwind_VRS_Get>
 80012ce:	9803      	ldr	r0, [sp, #12]
 80012d0:	b004      	add	sp, #16
 80012d2:	bd10      	pop	{r4, pc}

080012d4 <_Unwind_VRS_Set>:
 80012d4:	b500      	push	{lr}
 80012d6:	2904      	cmp	r1, #4
 80012d8:	d807      	bhi.n	80012ea <_Unwind_VRS_Set+0x16>
 80012da:	e8df f001 	tbb	[pc, r1]
 80012de:	0903      	.short	0x0903
 80012e0:	0906      	.short	0x0906
 80012e2:	09          	.byte	0x09
 80012e3:	00          	.byte	0x00
 80012e4:	b90b      	cbnz	r3, 80012ea <_Unwind_VRS_Set+0x16>
 80012e6:	2a0f      	cmp	r2, #15
 80012e8:	d905      	bls.n	80012f6 <_Unwind_VRS_Set+0x22>
 80012ea:	2002      	movs	r0, #2
 80012ec:	f85d fb04 	ldr.w	pc, [sp], #4
 80012f0:	2001      	movs	r0, #1
 80012f2:	f85d fb04 	ldr.w	pc, [sp], #4
 80012f6:	9901      	ldr	r1, [sp, #4]
 80012f8:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80012fc:	6809      	ldr	r1, [r1, #0]
 80012fe:	6051      	str	r1, [r2, #4]
 8001300:	4618      	mov	r0, r3
 8001302:	f85d fb04 	ldr.w	pc, [sp], #4
 8001306:	bf00      	nop

08001308 <_Unwind_SetGR>:
 8001308:	b510      	push	{r4, lr}
 800130a:	b084      	sub	sp, #16
 800130c:	ac04      	add	r4, sp, #16
 800130e:	2300      	movs	r3, #0
 8001310:	f844 2d04 	str.w	r2, [r4, #-4]!
 8001314:	460a      	mov	r2, r1
 8001316:	9400      	str	r4, [sp, #0]
 8001318:	4619      	mov	r1, r3
 800131a:	f7ff ffdb 	bl	80012d4 <_Unwind_VRS_Set>
 800131e:	b004      	add	sp, #16
 8001320:	bd10      	pop	{r4, pc}
 8001322:	bf00      	nop

08001324 <__gnu_Unwind_Backtrace>:
 8001324:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001326:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8001328:	6413      	str	r3, [r2, #64]	; 0x40
 800132a:	1d15      	adds	r5, r2, #4
 800132c:	4607      	mov	r7, r0
 800132e:	460e      	mov	r6, r1
 8001330:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001332:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8001336:	ac17      	add	r4, sp, #92	; 0x5c
 8001338:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800133a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800133c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800133e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001340:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001342:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001346:	f04f 35ff 	mov.w	r5, #4294967295
 800134a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800134e:	9516      	str	r5, [sp, #88]	; 0x58
 8001350:	e010      	b.n	8001374 <__gnu_Unwind_Backtrace+0x50>
 8001352:	a816      	add	r0, sp, #88	; 0x58
 8001354:	f7ff ffd8 	bl	8001308 <_Unwind_SetGR>
 8001358:	4631      	mov	r1, r6
 800135a:	a816      	add	r0, sp, #88	; 0x58
 800135c:	47b8      	blx	r7
 800135e:	aa16      	add	r2, sp, #88	; 0x58
 8001360:	4669      	mov	r1, sp
 8001362:	b978      	cbnz	r0, 8001384 <__gnu_Unwind_Backtrace+0x60>
 8001364:	9b04      	ldr	r3, [sp, #16]
 8001366:	2008      	movs	r0, #8
 8001368:	4798      	blx	r3
 800136a:	2805      	cmp	r0, #5
 800136c:	4604      	mov	r4, r0
 800136e:	d00a      	beq.n	8001386 <__gnu_Unwind_Backtrace+0x62>
 8001370:	2809      	cmp	r0, #9
 8001372:	d007      	beq.n	8001384 <__gnu_Unwind_Backtrace+0x60>
 8001374:	9926      	ldr	r1, [sp, #152]	; 0x98
 8001376:	4668      	mov	r0, sp
 8001378:	f7ff fe06 	bl	8000f88 <get_eit_entry>
 800137c:	466a      	mov	r2, sp
 800137e:	210c      	movs	r1, #12
 8001380:	2800      	cmp	r0, #0
 8001382:	d0e6      	beq.n	8001352 <__gnu_Unwind_Backtrace+0x2e>
 8001384:	2409      	movs	r4, #9
 8001386:	a816      	add	r0, sp, #88	; 0x58
 8001388:	f7ff fe4e 	bl	8001028 <restore_non_core_regs>
 800138c:	4620      	mov	r0, r4
 800138e:	f50d 7d0f 	add.w	sp, sp, #572	; 0x23c
 8001392:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001394 <__gnu_unwind_pr_common>:
 8001394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001398:	460d      	mov	r5, r1
 800139a:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 800139c:	b08b      	sub	sp, #44	; 0x2c
 800139e:	1d0c      	adds	r4, r1, #4
 80013a0:	6809      	ldr	r1, [r1, #0]
 80013a2:	9107      	str	r1, [sp, #28]
 80013a4:	4691      	mov	r9, r2
 80013a6:	9408      	str	r4, [sp, #32]
 80013a8:	f000 0b03 	and.w	fp, r0, #3
 80013ac:	461e      	mov	r6, r3
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d160      	bne.n	8001474 <__gnu_unwind_pr_common+0xe0>
 80013b2:	0209      	lsls	r1, r1, #8
 80013b4:	2303      	movs	r3, #3
 80013b6:	9107      	str	r1, [sp, #28]
 80013b8:	f88d 6025 	strb.w	r6, [sp, #37]	; 0x25
 80013bc:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 80013c0:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80013c2:	f1bb 0f02 	cmp.w	fp, #2
 80013c6:	bf08      	it	eq
 80013c8:	6bac      	ldreq	r4, [r5, #56]	; 0x38
 80013ca:	f013 0301 	ands.w	r3, r3, #1
 80013ce:	d140      	bne.n	8001452 <__gnu_unwind_pr_common+0xbe>
 80013d0:	9301      	str	r3, [sp, #4]
 80013d2:	f000 0308 	and.w	r3, r0, #8
 80013d6:	9303      	str	r3, [sp, #12]
 80013d8:	f8d4 8000 	ldr.w	r8, [r4]
 80013dc:	f1b8 0f00 	cmp.w	r8, #0
 80013e0:	d039      	beq.n	8001456 <__gnu_unwind_pr_common+0xc2>
 80013e2:	2e02      	cmp	r6, #2
 80013e4:	d043      	beq.n	800146e <__gnu_unwind_pr_common+0xda>
 80013e6:	f8b4 8000 	ldrh.w	r8, [r4]
 80013ea:	8867      	ldrh	r7, [r4, #2]
 80013ec:	3404      	adds	r4, #4
 80013ee:	6cab      	ldr	r3, [r5, #72]	; 0x48
 80013f0:	f027 0a01 	bic.w	sl, r7, #1
 80013f4:	210f      	movs	r1, #15
 80013f6:	4648      	mov	r0, r9
 80013f8:	449a      	add	sl, r3
 80013fa:	f7ff ff5f 	bl	80012bc <_Unwind_GetGR>
 80013fe:	4582      	cmp	sl, r0
 8001400:	d833      	bhi.n	800146a <__gnu_unwind_pr_common+0xd6>
 8001402:	f028 0301 	bic.w	r3, r8, #1
 8001406:	449a      	add	sl, r3
 8001408:	4550      	cmp	r0, sl
 800140a:	bf2c      	ite	cs
 800140c:	2000      	movcs	r0, #0
 800140e:	2001      	movcc	r0, #1
 8001410:	007f      	lsls	r7, r7, #1
 8001412:	f007 0702 	and.w	r7, r7, #2
 8001416:	f008 0801 	and.w	r8, r8, #1
 800141a:	ea47 0708 	orr.w	r7, r7, r8
 800141e:	2f01      	cmp	r7, #1
 8001420:	d03e      	beq.n	80014a0 <__gnu_unwind_pr_common+0x10c>
 8001422:	d335      	bcc.n	8001490 <__gnu_unwind_pr_common+0xfc>
 8001424:	2f02      	cmp	r7, #2
 8001426:	d11c      	bne.n	8001462 <__gnu_unwind_pr_common+0xce>
 8001428:	6823      	ldr	r3, [r4, #0]
 800142a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800142e:	9202      	str	r2, [sp, #8]
 8001430:	f1bb 0f00 	cmp.w	fp, #0
 8001434:	d176      	bne.n	8001524 <__gnu_unwind_pr_common+0x190>
 8001436:	b128      	cbz	r0, 8001444 <__gnu_unwind_pr_common+0xb0>
 8001438:	9903      	ldr	r1, [sp, #12]
 800143a:	2900      	cmp	r1, #0
 800143c:	d07e      	beq.n	800153c <__gnu_unwind_pr_common+0x1a8>
 800143e:	2a00      	cmp	r2, #0
 8001440:	f000 80a6 	beq.w	8001590 <__gnu_unwind_pr_common+0x1fc>
 8001444:	2b00      	cmp	r3, #0
 8001446:	db77      	blt.n	8001538 <__gnu_unwind_pr_common+0x1a4>
 8001448:	9b02      	ldr	r3, [sp, #8]
 800144a:	3301      	adds	r3, #1
 800144c:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8001450:	e7c2      	b.n	80013d8 <__gnu_unwind_pr_common+0x44>
 8001452:	2300      	movs	r3, #0
 8001454:	9301      	str	r3, [sp, #4]
 8001456:	2e02      	cmp	r6, #2
 8001458:	dd3e      	ble.n	80014d8 <__gnu_unwind_pr_common+0x144>
 800145a:	f7ff fe17 	bl	800108c <__gnu_unwind_24bit.isra.1>
 800145e:	2800      	cmp	r0, #0
 8001460:	d040      	beq.n	80014e4 <__gnu_unwind_pr_common+0x150>
 8001462:	2009      	movs	r0, #9
 8001464:	b00b      	add	sp, #44	; 0x2c
 8001466:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800146a:	2000      	movs	r0, #0
 800146c:	e7d0      	b.n	8001410 <__gnu_unwind_pr_common+0x7c>
 800146e:	6867      	ldr	r7, [r4, #4]
 8001470:	3408      	adds	r4, #8
 8001472:	e7bc      	b.n	80013ee <__gnu_unwind_pr_common+0x5a>
 8001474:	2b02      	cmp	r3, #2
 8001476:	dca3      	bgt.n	80013c0 <__gnu_unwind_pr_common+0x2c>
 8001478:	0c0b      	lsrs	r3, r1, #16
 800147a:	b2da      	uxtb	r2, r3
 800147c:	0409      	lsls	r1, r1, #16
 800147e:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
 8001482:	2302      	movs	r3, #2
 8001484:	eb04 0482 	add.w	r4, r4, r2, lsl #2
 8001488:	9107      	str	r1, [sp, #28]
 800148a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800148e:	e797      	b.n	80013c0 <__gnu_unwind_pr_common+0x2c>
 8001490:	f1bb 0f00 	cmp.w	fp, #0
 8001494:	d002      	beq.n	800149c <__gnu_unwind_pr_common+0x108>
 8001496:	2800      	cmp	r0, #0
 8001498:	f040 80bd 	bne.w	8001616 <__gnu_unwind_pr_common+0x282>
 800149c:	3404      	adds	r4, #4
 800149e:	e79b      	b.n	80013d8 <__gnu_unwind_pr_common+0x44>
 80014a0:	f1bb 0f00 	cmp.w	fp, #0
 80014a4:	d125      	bne.n	80014f2 <__gnu_unwind_pr_common+0x15e>
 80014a6:	b1a8      	cbz	r0, 80014d4 <__gnu_unwind_pr_common+0x140>
 80014a8:	e894 000c 	ldmia.w	r4, {r2, r3}
 80014ac:	1c99      	adds	r1, r3, #2
 80014ae:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 80014b2:	d0d6      	beq.n	8001462 <__gnu_unwind_pr_common+0xce>
 80014b4:	f105 0158 	add.w	r1, r5, #88	; 0x58
 80014b8:	3301      	adds	r3, #1
 80014ba:	9106      	str	r1, [sp, #24]
 80014bc:	f000 80a3 	beq.w	8001606 <__gnu_unwind_pr_common+0x272>
 80014c0:	1d20      	adds	r0, r4, #4
 80014c2:	f7ff fddd 	bl	8001080 <_Unwind_decode_typeinfo_ptr.isra.0>
 80014c6:	ab06      	add	r3, sp, #24
 80014c8:	4601      	mov	r1, r0
 80014ca:	4628      	mov	r0, r5
 80014cc:	f3af 8000 	nop.w
 80014d0:	2800      	cmp	r0, #0
 80014d2:	d177      	bne.n	80015c4 <__gnu_unwind_pr_common+0x230>
 80014d4:	3408      	adds	r4, #8
 80014d6:	e77f      	b.n	80013d8 <__gnu_unwind_pr_common+0x44>
 80014d8:	a907      	add	r1, sp, #28
 80014da:	4648      	mov	r0, r9
 80014dc:	f000 faee 	bl	8001abc <__gnu_unwind_execute>
 80014e0:	2800      	cmp	r0, #0
 80014e2:	d1be      	bne.n	8001462 <__gnu_unwind_pr_common+0xce>
 80014e4:	9b01      	ldr	r3, [sp, #4]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d15c      	bne.n	80015a4 <__gnu_unwind_pr_common+0x210>
 80014ea:	2008      	movs	r0, #8
 80014ec:	b00b      	add	sp, #44	; 0x2c
 80014ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80014f2:	210d      	movs	r1, #13
 80014f4:	4648      	mov	r0, r9
 80014f6:	6a2f      	ldr	r7, [r5, #32]
 80014f8:	f7ff fee0 	bl	80012bc <_Unwind_GetGR>
 80014fc:	4287      	cmp	r7, r0
 80014fe:	d1e9      	bne.n	80014d4 <__gnu_unwind_pr_common+0x140>
 8001500:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001502:	429c      	cmp	r4, r3
 8001504:	d1e6      	bne.n	80014d4 <__gnu_unwind_pr_common+0x140>
 8001506:	4620      	mov	r0, r4
 8001508:	f7ff fcf0 	bl	8000eec <selfrel_offset31>
 800150c:	210f      	movs	r1, #15
 800150e:	4602      	mov	r2, r0
 8001510:	4648      	mov	r0, r9
 8001512:	f7ff fef9 	bl	8001308 <_Unwind_SetGR>
 8001516:	4648      	mov	r0, r9
 8001518:	462a      	mov	r2, r5
 800151a:	2100      	movs	r1, #0
 800151c:	f7ff fef4 	bl	8001308 <_Unwind_SetGR>
 8001520:	2007      	movs	r0, #7
 8001522:	e79f      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 8001524:	210d      	movs	r1, #13
 8001526:	4648      	mov	r0, r9
 8001528:	6a2f      	ldr	r7, [r5, #32]
 800152a:	f7ff fec7 	bl	80012bc <_Unwind_GetGR>
 800152e:	4287      	cmp	r7, r0
 8001530:	d058      	beq.n	80015e4 <__gnu_unwind_pr_common+0x250>
 8001532:	6823      	ldr	r3, [r4, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	da87      	bge.n	8001448 <__gnu_unwind_pr_common+0xb4>
 8001538:	3404      	adds	r4, #4
 800153a:	e785      	b.n	8001448 <__gnu_unwind_pr_common+0xb4>
 800153c:	9b02      	ldr	r3, [sp, #8]
 800153e:	b33b      	cbz	r3, 8001590 <__gnu_unwind_pr_common+0x1fc>
 8001540:	f105 0358 	add.w	r3, r5, #88	; 0x58
 8001544:	1d27      	adds	r7, r4, #4
 8001546:	f8cd b010 	str.w	fp, [sp, #16]
 800154a:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800154e:	f8dd a008 	ldr.w	sl, [sp, #8]
 8001552:	9605      	str	r6, [sp, #20]
 8001554:	46a3      	mov	fp, r4
 8001556:	461c      	mov	r4, r3
 8001558:	e002      	b.n	8001560 <__gnu_unwind_pr_common+0x1cc>
 800155a:	45b2      	cmp	sl, r6
 800155c:	46b0      	mov	r8, r6
 800155e:	d016      	beq.n	800158e <__gnu_unwind_pr_common+0x1fa>
 8001560:	4638      	mov	r0, r7
 8001562:	9406      	str	r4, [sp, #24]
 8001564:	f7ff fd8c 	bl	8001080 <_Unwind_decode_typeinfo_ptr.isra.0>
 8001568:	ab06      	add	r3, sp, #24
 800156a:	4601      	mov	r1, r0
 800156c:	2200      	movs	r2, #0
 800156e:	4628      	mov	r0, r5
 8001570:	f3af 8000 	nop.w
 8001574:	f108 0601 	add.w	r6, r8, #1
 8001578:	3704      	adds	r7, #4
 800157a:	2800      	cmp	r0, #0
 800157c:	d0ed      	beq.n	800155a <__gnu_unwind_pr_common+0x1c6>
 800157e:	9b02      	ldr	r3, [sp, #8]
 8001580:	9e05      	ldr	r6, [sp, #20]
 8001582:	4543      	cmp	r3, r8
 8001584:	465c      	mov	r4, fp
 8001586:	f8dd b010 	ldr.w	fp, [sp, #16]
 800158a:	d1d2      	bne.n	8001532 <__gnu_unwind_pr_common+0x19e>
 800158c:	e000      	b.n	8001590 <__gnu_unwind_pr_common+0x1fc>
 800158e:	465c      	mov	r4, fp
 8001590:	4648      	mov	r0, r9
 8001592:	210d      	movs	r1, #13
 8001594:	f7ff fe92 	bl	80012bc <_Unwind_GetGR>
 8001598:	9b06      	ldr	r3, [sp, #24]
 800159a:	6228      	str	r0, [r5, #32]
 800159c:	62ac      	str	r4, [r5, #40]	; 0x28
 800159e:	626b      	str	r3, [r5, #36]	; 0x24
 80015a0:	2006      	movs	r0, #6
 80015a2:	e75f      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 80015a4:	210f      	movs	r1, #15
 80015a6:	4648      	mov	r0, r9
 80015a8:	f7ff fe88 	bl	80012bc <_Unwind_GetGR>
 80015ac:	210e      	movs	r1, #14
 80015ae:	4602      	mov	r2, r0
 80015b0:	4648      	mov	r0, r9
 80015b2:	f7ff fea9 	bl	8001308 <_Unwind_SetGR>
 80015b6:	4648      	mov	r0, r9
 80015b8:	4a29      	ldr	r2, [pc, #164]	; (8001660 <__gnu_unwind_pr_common+0x2cc>)
 80015ba:	210f      	movs	r1, #15
 80015bc:	f7ff fea4 	bl	8001308 <_Unwind_SetGR>
 80015c0:	2007      	movs	r0, #7
 80015c2:	e74f      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 80015c4:	4607      	mov	r7, r0
 80015c6:	210d      	movs	r1, #13
 80015c8:	4648      	mov	r0, r9
 80015ca:	f7ff fe77 	bl	80012bc <_Unwind_GetGR>
 80015ce:	2f02      	cmp	r7, #2
 80015d0:	6228      	str	r0, [r5, #32]
 80015d2:	d11d      	bne.n	8001610 <__gnu_unwind_pr_common+0x27c>
 80015d4:	462b      	mov	r3, r5
 80015d6:	9a06      	ldr	r2, [sp, #24]
 80015d8:	f843 2f2c 	str.w	r2, [r3, #44]!
 80015dc:	626b      	str	r3, [r5, #36]	; 0x24
 80015de:	62ac      	str	r4, [r5, #40]	; 0x28
 80015e0:	2006      	movs	r0, #6
 80015e2:	e73f      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 80015e4:	6aab      	ldr	r3, [r5, #40]	; 0x28
 80015e6:	429c      	cmp	r4, r3
 80015e8:	d1a3      	bne.n	8001532 <__gnu_unwind_pr_common+0x19e>
 80015ea:	2204      	movs	r2, #4
 80015ec:	2700      	movs	r7, #0
 80015ee:	18a3      	adds	r3, r4, r2
 80015f0:	9902      	ldr	r1, [sp, #8]
 80015f2:	62a9      	str	r1, [r5, #40]	; 0x28
 80015f4:	62ef      	str	r7, [r5, #44]	; 0x2c
 80015f6:	632a      	str	r2, [r5, #48]	; 0x30
 80015f8:	636b      	str	r3, [r5, #52]	; 0x34
 80015fa:	6823      	ldr	r3, [r4, #0]
 80015fc:	42bb      	cmp	r3, r7
 80015fe:	db1d      	blt.n	800163c <__gnu_unwind_pr_common+0x2a8>
 8001600:	2301      	movs	r3, #1
 8001602:	9301      	str	r3, [sp, #4]
 8001604:	e720      	b.n	8001448 <__gnu_unwind_pr_common+0xb4>
 8001606:	4648      	mov	r0, r9
 8001608:	210d      	movs	r1, #13
 800160a:	f7ff fe57 	bl	80012bc <_Unwind_GetGR>
 800160e:	6228      	str	r0, [r5, #32]
 8001610:	9b06      	ldr	r3, [sp, #24]
 8001612:	626b      	str	r3, [r5, #36]	; 0x24
 8001614:	e7e3      	b.n	80015de <__gnu_unwind_pr_common+0x24a>
 8001616:	4620      	mov	r0, r4
 8001618:	f7ff fc68 	bl	8000eec <selfrel_offset31>
 800161c:	3404      	adds	r4, #4
 800161e:	4606      	mov	r6, r0
 8001620:	63ac      	str	r4, [r5, #56]	; 0x38
 8001622:	4628      	mov	r0, r5
 8001624:	f3af 8000 	nop.w
 8001628:	2800      	cmp	r0, #0
 800162a:	f43f af1a 	beq.w	8001462 <__gnu_unwind_pr_common+0xce>
 800162e:	4648      	mov	r0, r9
 8001630:	4632      	mov	r2, r6
 8001632:	210f      	movs	r1, #15
 8001634:	f7ff fe68 	bl	8001308 <_Unwind_SetGR>
 8001638:	2007      	movs	r0, #7
 800163a:	e713      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 800163c:	4608      	mov	r0, r1
 800163e:	3001      	adds	r0, #1
 8001640:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8001644:	f7ff fc52 	bl	8000eec <selfrel_offset31>
 8001648:	210f      	movs	r1, #15
 800164a:	4602      	mov	r2, r0
 800164c:	4648      	mov	r0, r9
 800164e:	f7ff fe5b 	bl	8001308 <_Unwind_SetGR>
 8001652:	4648      	mov	r0, r9
 8001654:	462a      	mov	r2, r5
 8001656:	4639      	mov	r1, r7
 8001658:	f7ff fe56 	bl	8001308 <_Unwind_SetGR>
 800165c:	2007      	movs	r0, #7
 800165e:	e701      	b.n	8001464 <__gnu_unwind_pr_common+0xd0>
 8001660:	00000000 	.word	0x00000000

08001664 <__aeabi_unwind_cpp_pr0>:
 8001664:	2300      	movs	r3, #0
 8001666:	e695      	b.n	8001394 <__gnu_unwind_pr_common>

08001668 <__aeabi_unwind_cpp_pr1>:
 8001668:	2301      	movs	r3, #1
 800166a:	e693      	b.n	8001394 <__gnu_unwind_pr_common>

0800166c <__aeabi_unwind_cpp_pr2>:
 800166c:	2302      	movs	r3, #2
 800166e:	e691      	b.n	8001394 <__gnu_unwind_pr_common>

08001670 <_Unwind_VRS_Pop>:
 8001670:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001672:	4604      	mov	r4, r0
 8001674:	b0c5      	sub	sp, #276	; 0x114
 8001676:	2904      	cmp	r1, #4
 8001678:	d80d      	bhi.n	8001696 <_Unwind_VRS_Pop+0x26>
 800167a:	e8df f001 	tbb	[pc, r1]
 800167e:	0353      	.short	0x0353
 8001680:	310c      	.short	0x310c
 8001682:	0f          	.byte	0x0f
 8001683:	00          	.byte	0x00
 8001684:	2b01      	cmp	r3, #1
 8001686:	ea4f 4612 	mov.w	r6, r2, lsr #16
 800168a:	b295      	uxth	r5, r2
 800168c:	d162      	bne.n	8001754 <_Unwind_VRS_Pop+0xe4>
 800168e:	1972      	adds	r2, r6, r5
 8001690:	2a10      	cmp	r2, #16
 8001692:	f240 809b 	bls.w	80017cc <_Unwind_VRS_Pop+0x15c>
 8001696:	2002      	movs	r0, #2
 8001698:	b045      	add	sp, #276	; 0x114
 800169a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800169c:	2b00      	cmp	r3, #0
 800169e:	d1fa      	bne.n	8001696 <_Unwind_VRS_Pop+0x26>
 80016a0:	2a10      	cmp	r2, #16
 80016a2:	d8f8      	bhi.n	8001696 <_Unwind_VRS_Pop+0x26>
 80016a4:	6823      	ldr	r3, [r4, #0]
 80016a6:	06d8      	lsls	r0, r3, #27
 80016a8:	f100 80c6 	bmi.w	8001838 <_Unwind_VRS_Pop+0x1c8>
 80016ac:	ae22      	add	r6, sp, #136	; 0x88
 80016ae:	4630      	mov	r0, r6
 80016b0:	9201      	str	r2, [sp, #4]
 80016b2:	f000 f973 	bl	800199c <__gnu_Unwind_Save_WMMXC>
 80016b6:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80016b8:	9a01      	ldr	r2, [sp, #4]
 80016ba:	2300      	movs	r3, #0
 80016bc:	2501      	movs	r5, #1
 80016be:	fa05 f103 	lsl.w	r1, r5, r3
 80016c2:	4211      	tst	r1, r2
 80016c4:	d003      	beq.n	80016ce <_Unwind_VRS_Pop+0x5e>
 80016c6:	6801      	ldr	r1, [r0, #0]
 80016c8:	f846 1023 	str.w	r1, [r6, r3, lsl #2]
 80016cc:	3004      	adds	r0, #4
 80016ce:	3301      	adds	r3, #1
 80016d0:	2b04      	cmp	r3, #4
 80016d2:	d1f4      	bne.n	80016be <_Unwind_VRS_Pop+0x4e>
 80016d4:	63a0      	str	r0, [r4, #56]	; 0x38
 80016d6:	4630      	mov	r0, r6
 80016d8:	f000 f956 	bl	8001988 <__gnu_Unwind_Restore_WMMXC>
 80016dc:	2000      	movs	r0, #0
 80016de:	e7db      	b.n	8001698 <_Unwind_VRS_Pop+0x28>
 80016e0:	2b03      	cmp	r3, #3
 80016e2:	d1d8      	bne.n	8001696 <_Unwind_VRS_Pop+0x26>
 80016e4:	0c15      	lsrs	r5, r2, #16
 80016e6:	b297      	uxth	r7, r2
 80016e8:	19eb      	adds	r3, r5, r7
 80016ea:	2b10      	cmp	r3, #16
 80016ec:	d8d3      	bhi.n	8001696 <_Unwind_VRS_Pop+0x26>
 80016ee:	6823      	ldr	r3, [r4, #0]
 80016f0:	071e      	lsls	r6, r3, #28
 80016f2:	f100 80b5 	bmi.w	8001860 <_Unwind_VRS_Pop+0x1f0>
 80016f6:	ae22      	add	r6, sp, #136	; 0x88
 80016f8:	4630      	mov	r0, r6
 80016fa:	f000 f923 	bl	8001944 <__gnu_Unwind_Save_WMMXD>
 80016fe:	00ed      	lsls	r5, r5, #3
 8001700:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001702:	b14f      	cbz	r7, 8001718 <_Unwind_VRS_Pop+0xa8>
 8001704:	3d04      	subs	r5, #4
 8001706:	1971      	adds	r1, r6, r5
 8001708:	eb03 00c7 	add.w	r0, r3, r7, lsl #3
 800170c:	f853 2b04 	ldr.w	r2, [r3], #4
 8001710:	f841 2f04 	str.w	r2, [r1, #4]!
 8001714:	4283      	cmp	r3, r0
 8001716:	d1f9      	bne.n	800170c <_Unwind_VRS_Pop+0x9c>
 8001718:	4630      	mov	r0, r6
 800171a:	63a3      	str	r3, [r4, #56]	; 0x38
 800171c:	f000 f8f0 	bl	8001900 <__gnu_Unwind_Restore_WMMXD>
 8001720:	2000      	movs	r0, #0
 8001722:	e7b9      	b.n	8001698 <_Unwind_VRS_Pop+0x28>
 8001724:	2b00      	cmp	r3, #0
 8001726:	d1b6      	bne.n	8001696 <_Unwind_VRS_Pop+0x26>
 8001728:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 800172a:	b297      	uxth	r7, r2
 800172c:	1d20      	adds	r0, r4, #4
 800172e:	2601      	movs	r6, #1
 8001730:	fa06 f103 	lsl.w	r1, r6, r3
 8001734:	4239      	tst	r1, r7
 8001736:	f103 0301 	add.w	r3, r3, #1
 800173a:	d002      	beq.n	8001742 <_Unwind_VRS_Pop+0xd2>
 800173c:	6829      	ldr	r1, [r5, #0]
 800173e:	6001      	str	r1, [r0, #0]
 8001740:	3504      	adds	r5, #4
 8001742:	2b10      	cmp	r3, #16
 8001744:	f100 0004 	add.w	r0, r0, #4
 8001748:	d1f2      	bne.n	8001730 <_Unwind_VRS_Pop+0xc0>
 800174a:	f412 5000 	ands.w	r0, r2, #8192	; 0x2000
 800174e:	d13b      	bne.n	80017c8 <_Unwind_VRS_Pop+0x158>
 8001750:	63a5      	str	r5, [r4, #56]	; 0x38
 8001752:	e7a1      	b.n	8001698 <_Unwind_VRS_Pop+0x28>
 8001754:	2b05      	cmp	r3, #5
 8001756:	d19e      	bne.n	8001696 <_Unwind_VRS_Pop+0x26>
 8001758:	1977      	adds	r7, r6, r5
 800175a:	2f20      	cmp	r7, #32
 800175c:	d89b      	bhi.n	8001696 <_Unwind_VRS_Pop+0x26>
 800175e:	2e0f      	cmp	r6, #15
 8001760:	d966      	bls.n	8001830 <_Unwind_VRS_Pop+0x1c0>
 8001762:	462f      	mov	r7, r5
 8001764:	2d00      	cmp	r5, #0
 8001766:	d13a      	bne.n	80017de <_Unwind_VRS_Pop+0x16e>
 8001768:	462a      	mov	r2, r5
 800176a:	2700      	movs	r7, #0
 800176c:	2a00      	cmp	r2, #0
 800176e:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8001770:	dd72      	ble.n	8001858 <_Unwind_VRS_Pop+0x1e8>
 8001772:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 8001776:	4601      	mov	r1, r0
 8001778:	a844      	add	r0, sp, #272	; 0x110
 800177a:	eb00 00c6 	add.w	r0, r0, r6, lsl #3
 800177e:	388c      	subs	r0, #140	; 0x8c
 8001780:	f851 5b04 	ldr.w	r5, [r1], #4
 8001784:	f840 5f04 	str.w	r5, [r0, #4]!
 8001788:	4291      	cmp	r1, r2
 800178a:	d1f9      	bne.n	8001780 <_Unwind_VRS_Pop+0x110>
 800178c:	4608      	mov	r0, r1
 800178e:	b197      	cbz	r7, 80017b6 <_Unwind_VRS_Pop+0x146>
 8001790:	2e10      	cmp	r6, #16
 8001792:	4632      	mov	r2, r6
 8001794:	a944      	add	r1, sp, #272	; 0x110
 8001796:	bf38      	it	cc
 8001798:	2210      	movcc	r2, #16
 800179a:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 800179e:	f5a2 72c4 	sub.w	r2, r2, #392	; 0x188
 80017a2:	0079      	lsls	r1, r7, #1
 80017a4:	3a04      	subs	r2, #4
 80017a6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80017aa:	f850 5b04 	ldr.w	r5, [r0], #4
 80017ae:	f842 5f04 	str.w	r5, [r2, #4]!
 80017b2:	4288      	cmp	r0, r1
 80017b4:	d1f9      	bne.n	80017aa <_Unwind_VRS_Pop+0x13a>
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d048      	beq.n	800184c <_Unwind_VRS_Pop+0x1dc>
 80017ba:	2e0f      	cmp	r6, #15
 80017bc:	63a1      	str	r1, [r4, #56]	; 0x38
 80017be:	d933      	bls.n	8001828 <_Unwind_VRS_Pop+0x1b8>
 80017c0:	b117      	cbz	r7, 80017c8 <_Unwind_VRS_Pop+0x158>
 80017c2:	a802      	add	r0, sp, #8
 80017c4:	f000 f894 	bl	80018f0 <__gnu_Unwind_Restore_VFP_D_16_to_31>
 80017c8:	2000      	movs	r0, #0
 80017ca:	e765      	b.n	8001698 <_Unwind_VRS_Pop+0x28>
 80017cc:	2e0f      	cmp	r6, #15
 80017ce:	f63f af62 	bhi.w	8001696 <_Unwind_VRS_Pop+0x26>
 80017d2:	2700      	movs	r7, #0
 80017d4:	6822      	ldr	r2, [r4, #0]
 80017d6:	07d1      	lsls	r1, r2, #31
 80017d8:	d417      	bmi.n	800180a <_Unwind_VRS_Pop+0x19a>
 80017da:	2f00      	cmp	r7, #0
 80017dc:	d060      	beq.n	80018a0 <_Unwind_VRS_Pop+0x230>
 80017de:	6822      	ldr	r2, [r4, #0]
 80017e0:	0751      	lsls	r1, r2, #29
 80017e2:	d445      	bmi.n	8001870 <_Unwind_VRS_Pop+0x200>
 80017e4:	2b01      	cmp	r3, #1
 80017e6:	d04d      	beq.n	8001884 <_Unwind_VRS_Pop+0x214>
 80017e8:	2e0f      	cmp	r6, #15
 80017ea:	d806      	bhi.n	80017fa <_Unwind_VRS_Pop+0x18a>
 80017ec:	a822      	add	r0, sp, #136	; 0x88
 80017ee:	9301      	str	r3, [sp, #4]
 80017f0:	f000 f87a 	bl	80018e8 <__gnu_Unwind_Save_VFP_D>
 80017f4:	9b01      	ldr	r3, [sp, #4]
 80017f6:	2f00      	cmp	r7, #0
 80017f8:	d0b6      	beq.n	8001768 <_Unwind_VRS_Pop+0xf8>
 80017fa:	a802      	add	r0, sp, #8
 80017fc:	9301      	str	r3, [sp, #4]
 80017fe:	f000 f87b 	bl	80018f8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001802:	9b01      	ldr	r3, [sp, #4]
 8001804:	f1c6 0210 	rsb	r2, r6, #16
 8001808:	e7b0      	b.n	800176c <_Unwind_VRS_Pop+0xfc>
 800180a:	f022 0101 	bic.w	r1, r2, #1
 800180e:	2b05      	cmp	r3, #5
 8001810:	6021      	str	r1, [r4, #0]
 8001812:	9301      	str	r3, [sp, #4]
 8001814:	4620      	mov	r0, r4
 8001816:	d03b      	beq.n	8001890 <_Unwind_VRS_Pop+0x220>
 8001818:	f022 0203 	bic.w	r2, r2, #3
 800181c:	f840 2b48 	str.w	r2, [r0], #72
 8001820:	f000 f85a 	bl	80018d8 <__gnu_Unwind_Save_VFP>
 8001824:	9b01      	ldr	r3, [sp, #4]
 8001826:	e7d8      	b.n	80017da <_Unwind_VRS_Pop+0x16a>
 8001828:	a822      	add	r0, sp, #136	; 0x88
 800182a:	f000 f859 	bl	80018e0 <__gnu_Unwind_Restore_VFP_D>
 800182e:	e7c7      	b.n	80017c0 <_Unwind_VRS_Pop+0x150>
 8001830:	2f10      	cmp	r7, #16
 8001832:	d9ce      	bls.n	80017d2 <_Unwind_VRS_Pop+0x162>
 8001834:	3f10      	subs	r7, #16
 8001836:	e7cd      	b.n	80017d4 <_Unwind_VRS_Pop+0x164>
 8001838:	f023 0310 	bic.w	r3, r3, #16
 800183c:	6023      	str	r3, [r4, #0]
 800183e:	f504 70e8 	add.w	r0, r4, #464	; 0x1d0
 8001842:	9201      	str	r2, [sp, #4]
 8001844:	f000 f8aa 	bl	800199c <__gnu_Unwind_Save_WMMXC>
 8001848:	9a01      	ldr	r2, [sp, #4]
 800184a:	e72f      	b.n	80016ac <_Unwind_VRS_Pop+0x3c>
 800184c:	3104      	adds	r1, #4
 800184e:	63a1      	str	r1, [r4, #56]	; 0x38
 8001850:	a822      	add	r0, sp, #136	; 0x88
 8001852:	f000 f83d 	bl	80018d0 <__gnu_Unwind_Restore_VFP>
 8001856:	e7b7      	b.n	80017c8 <_Unwind_VRS_Pop+0x158>
 8001858:	2f00      	cmp	r7, #0
 800185a:	d199      	bne.n	8001790 <_Unwind_VRS_Pop+0x120>
 800185c:	4601      	mov	r1, r0
 800185e:	e7aa      	b.n	80017b6 <_Unwind_VRS_Pop+0x146>
 8001860:	f023 0308 	bic.w	r3, r3, #8
 8001864:	6023      	str	r3, [r4, #0]
 8001866:	f504 70a8 	add.w	r0, r4, #336	; 0x150
 800186a:	f000 f86b 	bl	8001944 <__gnu_Unwind_Save_WMMXD>
 800186e:	e742      	b.n	80016f6 <_Unwind_VRS_Pop+0x86>
 8001870:	4620      	mov	r0, r4
 8001872:	f022 0204 	bic.w	r2, r2, #4
 8001876:	f840 2bd0 	str.w	r2, [r0], #208
 800187a:	9301      	str	r3, [sp, #4]
 800187c:	f000 f83c 	bl	80018f8 <__gnu_Unwind_Save_VFP_D_16_to_31>
 8001880:	9b01      	ldr	r3, [sp, #4]
 8001882:	e7af      	b.n	80017e4 <_Unwind_VRS_Pop+0x174>
 8001884:	a822      	add	r0, sp, #136	; 0x88
 8001886:	9301      	str	r3, [sp, #4]
 8001888:	f000 f826 	bl	80018d8 <__gnu_Unwind_Save_VFP>
 800188c:	9b01      	ldr	r3, [sp, #4]
 800188e:	e7b9      	b.n	8001804 <_Unwind_VRS_Pop+0x194>
 8001890:	f041 0102 	orr.w	r1, r1, #2
 8001894:	f840 1b48 	str.w	r1, [r0], #72
 8001898:	f000 f826 	bl	80018e8 <__gnu_Unwind_Save_VFP_D>
 800189c:	9b01      	ldr	r3, [sp, #4]
 800189e:	e79c      	b.n	80017da <_Unwind_VRS_Pop+0x16a>
 80018a0:	2b01      	cmp	r3, #1
 80018a2:	d003      	beq.n	80018ac <_Unwind_VRS_Pop+0x23c>
 80018a4:	2e0f      	cmp	r6, #15
 80018a6:	f63f af5f 	bhi.w	8001768 <_Unwind_VRS_Pop+0xf8>
 80018aa:	e79f      	b.n	80017ec <_Unwind_VRS_Pop+0x17c>
 80018ac:	a822      	add	r0, sp, #136	; 0x88
 80018ae:	9301      	str	r3, [sp, #4]
 80018b0:	f000 f812 	bl	80018d8 <__gnu_Unwind_Save_VFP>
 80018b4:	9b01      	ldr	r3, [sp, #4]
 80018b6:	e757      	b.n	8001768 <_Unwind_VRS_Pop+0xf8>

080018b8 <__restore_core_regs>:
 80018b8:	f100 0134 	add.w	r1, r0, #52	; 0x34
 80018bc:	e891 0038 	ldmia.w	r1, {r3, r4, r5}
 80018c0:	469c      	mov	ip, r3
 80018c2:	46a6      	mov	lr, r4
 80018c4:	f84c 5d04 	str.w	r5, [ip, #-4]!
 80018c8:	e890 0fff 	ldmia.w	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
 80018cc:	46e5      	mov	sp, ip
 80018ce:	bd00      	pop	{pc}

080018d0 <__gnu_Unwind_Restore_VFP>:
 80018d0:	ec90 0b21 	fldmiax	r0, {d0-d15}	;@ Deprecated
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop

080018d8 <__gnu_Unwind_Save_VFP>:
 80018d8:	ec80 0b21 	fstmiax	r0, {d0-d15}	;@ Deprecated
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop

080018e0 <__gnu_Unwind_Restore_VFP_D>:
 80018e0:	ec90 0b20 	vldmia	r0, {d0-d15}
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop

080018e8 <__gnu_Unwind_Save_VFP_D>:
 80018e8:	ec80 0b20 	vstmia	r0, {d0-d15}
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop

080018f0 <__gnu_Unwind_Restore_VFP_D_16_to_31>:
 80018f0:	ecd0 0b20 	vldmia	r0, {d16-d31}
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop

080018f8 <__gnu_Unwind_Save_VFP_D_16_to_31>:
 80018f8:	ecc0 0b20 	vstmia	r0, {d16-d31}
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop

08001900 <__gnu_Unwind_Restore_WMMXD>:
 8001900:	ecf0 0102 	ldfe	f0, [r0], #8
 8001904:	ecf0 1102 	ldfe	f1, [r0], #8
 8001908:	ecf0 2102 	ldfe	f2, [r0], #8
 800190c:	ecf0 3102 	ldfe	f3, [r0], #8
 8001910:	ecf0 4102 	ldfe	f4, [r0], #8
 8001914:	ecf0 5102 	ldfe	f5, [r0], #8
 8001918:	ecf0 6102 	ldfe	f6, [r0], #8
 800191c:	ecf0 7102 	ldfe	f7, [r0], #8
 8001920:	ecf0 8102 	ldfp	f0, [r0], #8
 8001924:	ecf0 9102 	ldfp	f1, [r0], #8
 8001928:	ecf0 a102 	ldfp	f2, [r0], #8
 800192c:	ecf0 b102 	ldfp	f3, [r0], #8
 8001930:	ecf0 c102 	ldfp	f4, [r0], #8
 8001934:	ecf0 d102 	ldfp	f5, [r0], #8
 8001938:	ecf0 e102 	ldfp	f6, [r0], #8
 800193c:	ecf0 f102 	ldfp	f7, [r0], #8
 8001940:	4770      	bx	lr
 8001942:	bf00      	nop

08001944 <__gnu_Unwind_Save_WMMXD>:
 8001944:	ece0 0102 	stfe	f0, [r0], #8
 8001948:	ece0 1102 	stfe	f1, [r0], #8
 800194c:	ece0 2102 	stfe	f2, [r0], #8
 8001950:	ece0 3102 	stfe	f3, [r0], #8
 8001954:	ece0 4102 	stfe	f4, [r0], #8
 8001958:	ece0 5102 	stfe	f5, [r0], #8
 800195c:	ece0 6102 	stfe	f6, [r0], #8
 8001960:	ece0 7102 	stfe	f7, [r0], #8
 8001964:	ece0 8102 	stfp	f0, [r0], #8
 8001968:	ece0 9102 	stfp	f1, [r0], #8
 800196c:	ece0 a102 	stfp	f2, [r0], #8
 8001970:	ece0 b102 	stfp	f3, [r0], #8
 8001974:	ece0 c102 	stfp	f4, [r0], #8
 8001978:	ece0 d102 	stfp	f5, [r0], #8
 800197c:	ece0 e102 	stfp	f6, [r0], #8
 8001980:	ece0 f102 	stfp	f7, [r0], #8
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop

08001988 <__gnu_Unwind_Restore_WMMXC>:
 8001988:	fcb0 8101 	ldc2	1, cr8, [r0], #4
 800198c:	fcb0 9101 	ldc2	1, cr9, [r0], #4
 8001990:	fcb0 a101 	ldc2	1, cr10, [r0], #4
 8001994:	fcb0 b101 	ldc2	1, cr11, [r0], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop

0800199c <__gnu_Unwind_Save_WMMXC>:
 800199c:	fca0 8101 	stc2	1, cr8, [r0], #4
 80019a0:	fca0 9101 	stc2	1, cr9, [r0], #4
 80019a4:	fca0 a101 	stc2	1, cr10, [r0], #4
 80019a8:	fca0 b101 	stc2	1, cr11, [r0], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop

080019b0 <_Unwind_RaiseException>:
 80019b0:	46ec      	mov	ip, sp
 80019b2:	b500      	push	{lr}
 80019b4:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019b8:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019bc:	f04f 0300 	mov.w	r3, #0
 80019c0:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019c4:	a901      	add	r1, sp, #4
 80019c6:	f7ff fbf3 	bl	80011b0 <__gnu_Unwind_RaiseException>
 80019ca:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019ce:	b012      	add	sp, #72	; 0x48
 80019d0:	4770      	bx	lr
 80019d2:	bf00      	nop

080019d4 <_Unwind_Resume>:
 80019d4:	46ec      	mov	ip, sp
 80019d6:	b500      	push	{lr}
 80019d8:	e92d 5000 	stmdb	sp!, {ip, lr}
 80019dc:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 80019e0:	f04f 0300 	mov.w	r3, #0
 80019e4:	e92d 000c 	stmdb	sp!, {r2, r3}
 80019e8:	a901      	add	r1, sp, #4
 80019ea:	f7ff fc1b 	bl	8001224 <__gnu_Unwind_Resume>
 80019ee:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 80019f2:	b012      	add	sp, #72	; 0x48
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop

080019f8 <_Unwind_Resume_or_Rethrow>:
 80019f8:	46ec      	mov	ip, sp
 80019fa:	b500      	push	{lr}
 80019fc:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a00:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a04:	f04f 0300 	mov.w	r3, #0
 8001a08:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a0c:	a901      	add	r1, sp, #4
 8001a0e:	f7ff fc2b 	bl	8001268 <__gnu_Unwind_Resume_or_Rethrow>
 8001a12:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a16:	b012      	add	sp, #72	; 0x48
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop

08001a1c <_Unwind_ForcedUnwind>:
 8001a1c:	46ec      	mov	ip, sp
 8001a1e:	b500      	push	{lr}
 8001a20:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a24:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a28:	f04f 0300 	mov.w	r3, #0
 8001a2c:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a30:	ab01      	add	r3, sp, #4
 8001a32:	f7ff fbed 	bl	8001210 <__gnu_Unwind_ForcedUnwind>
 8001a36:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a3a:	b012      	add	sp, #72	; 0x48
 8001a3c:	4770      	bx	lr
 8001a3e:	bf00      	nop

08001a40 <_Unwind_Backtrace>:
 8001a40:	46ec      	mov	ip, sp
 8001a42:	b500      	push	{lr}
 8001a44:	e92d 5000 	stmdb	sp!, {ip, lr}
 8001a48:	e92d 1fff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip}
 8001a4c:	f04f 0300 	mov.w	r3, #0
 8001a50:	e92d 000c 	stmdb	sp!, {r2, r3}
 8001a54:	aa01      	add	r2, sp, #4
 8001a56:	f7ff fc65 	bl	8001324 <__gnu_Unwind_Backtrace>
 8001a5a:	f8dd e040 	ldr.w	lr, [sp, #64]	; 0x40
 8001a5e:	b012      	add	sp, #72	; 0x48
 8001a60:	4770      	bx	lr
 8001a62:	bf00      	nop

08001a64 <next_unwind_byte>:
 8001a64:	7a02      	ldrb	r2, [r0, #8]
 8001a66:	b91a      	cbnz	r2, 8001a70 <next_unwind_byte+0xc>
 8001a68:	7a43      	ldrb	r3, [r0, #9]
 8001a6a:	b943      	cbnz	r3, 8001a7e <next_unwind_byte+0x1a>
 8001a6c:	20b0      	movs	r0, #176	; 0xb0
 8001a6e:	4770      	bx	lr
 8001a70:	6803      	ldr	r3, [r0, #0]
 8001a72:	3a01      	subs	r2, #1
 8001a74:	7202      	strb	r2, [r0, #8]
 8001a76:	021a      	lsls	r2, r3, #8
 8001a78:	6002      	str	r2, [r0, #0]
 8001a7a:	0e18      	lsrs	r0, r3, #24
 8001a7c:	4770      	bx	lr
 8001a7e:	6842      	ldr	r2, [r0, #4]
 8001a80:	3b01      	subs	r3, #1
 8001a82:	b410      	push	{r4}
 8001a84:	7243      	strb	r3, [r0, #9]
 8001a86:	6813      	ldr	r3, [r2, #0]
 8001a88:	2103      	movs	r1, #3
 8001a8a:	1d14      	adds	r4, r2, #4
 8001a8c:	7201      	strb	r1, [r0, #8]
 8001a8e:	021a      	lsls	r2, r3, #8
 8001a90:	6044      	str	r4, [r0, #4]
 8001a92:	6002      	str	r2, [r0, #0]
 8001a94:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001a98:	0e18      	lsrs	r0, r3, #24
 8001a9a:	4770      	bx	lr

08001a9c <_Unwind_GetGR.constprop.0>:
 8001a9c:	b500      	push	{lr}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	aa03      	add	r2, sp, #12
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	9200      	str	r2, [sp, #0]
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	220c      	movs	r2, #12
 8001aaa:	f7ff fbed 	bl	8001288 <_Unwind_VRS_Get>
 8001aae:	9803      	ldr	r0, [sp, #12]
 8001ab0:	b005      	add	sp, #20
 8001ab2:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ab6:	bf00      	nop

08001ab8 <unwind_UCB_from_context>:
 8001ab8:	e7f0      	b.n	8001a9c <_Unwind_GetGR.constprop.0>
 8001aba:	bf00      	nop

08001abc <__gnu_unwind_execute>:
 8001abc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001ac0:	4606      	mov	r6, r0
 8001ac2:	b085      	sub	sp, #20
 8001ac4:	460f      	mov	r7, r1
 8001ac6:	f04f 0800 	mov.w	r8, #0
 8001aca:	4638      	mov	r0, r7
 8001acc:	f7ff ffca 	bl	8001a64 <next_unwind_byte>
 8001ad0:	28b0      	cmp	r0, #176	; 0xb0
 8001ad2:	4604      	mov	r4, r0
 8001ad4:	d023      	beq.n	8001b1e <__gnu_unwind_execute+0x62>
 8001ad6:	0605      	lsls	r5, r0, #24
 8001ad8:	d427      	bmi.n	8001b2a <__gnu_unwind_execute+0x6e>
 8001ada:	2300      	movs	r3, #0
 8001adc:	f10d 090c 	add.w	r9, sp, #12
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	0085      	lsls	r5, r0, #2
 8001ae4:	220d      	movs	r2, #13
 8001ae6:	f8cd 9000 	str.w	r9, [sp]
 8001aea:	4630      	mov	r0, r6
 8001aec:	f7ff fbcc 	bl	8001288 <_Unwind_VRS_Get>
 8001af0:	b2ed      	uxtb	r5, r5
 8001af2:	9b03      	ldr	r3, [sp, #12]
 8001af4:	f8cd 9000 	str.w	r9, [sp]
 8001af8:	0660      	lsls	r0, r4, #25
 8001afa:	f105 0504 	add.w	r5, r5, #4
 8001afe:	bf4c      	ite	mi
 8001b00:	1b5d      	submi	r5, r3, r5
 8001b02:	18ed      	addpl	r5, r5, r3
 8001b04:	2300      	movs	r3, #0
 8001b06:	4619      	mov	r1, r3
 8001b08:	220d      	movs	r2, #13
 8001b0a:	4630      	mov	r0, r6
 8001b0c:	9503      	str	r5, [sp, #12]
 8001b0e:	f7ff fbe1 	bl	80012d4 <_Unwind_VRS_Set>
 8001b12:	4638      	mov	r0, r7
 8001b14:	f7ff ffa6 	bl	8001a64 <next_unwind_byte>
 8001b18:	28b0      	cmp	r0, #176	; 0xb0
 8001b1a:	4604      	mov	r4, r0
 8001b1c:	d1db      	bne.n	8001ad6 <__gnu_unwind_execute+0x1a>
 8001b1e:	f1b8 0f00 	cmp.w	r8, #0
 8001b22:	f000 8095 	beq.w	8001c50 <__gnu_unwind_execute+0x194>
 8001b26:	2000      	movs	r0, #0
 8001b28:	e01c      	b.n	8001b64 <__gnu_unwind_execute+0xa8>
 8001b2a:	f000 03f0 	and.w	r3, r0, #240	; 0xf0
 8001b2e:	2b80      	cmp	r3, #128	; 0x80
 8001b30:	d05d      	beq.n	8001bee <__gnu_unwind_execute+0x132>
 8001b32:	2b90      	cmp	r3, #144	; 0x90
 8001b34:	d019      	beq.n	8001b6a <__gnu_unwind_execute+0xae>
 8001b36:	2ba0      	cmp	r3, #160	; 0xa0
 8001b38:	d02c      	beq.n	8001b94 <__gnu_unwind_execute+0xd8>
 8001b3a:	2bb0      	cmp	r3, #176	; 0xb0
 8001b3c:	d03f      	beq.n	8001bbe <__gnu_unwind_execute+0x102>
 8001b3e:	2bc0      	cmp	r3, #192	; 0xc0
 8001b40:	d06c      	beq.n	8001c1c <__gnu_unwind_execute+0x160>
 8001b42:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001b46:	2bd0      	cmp	r3, #208	; 0xd0
 8001b48:	d10b      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001b4a:	f000 0207 	and.w	r2, r0, #7
 8001b4e:	3201      	adds	r2, #1
 8001b50:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001b54:	2305      	movs	r3, #5
 8001b56:	2101      	movs	r1, #1
 8001b58:	4630      	mov	r0, r6
 8001b5a:	f7ff fd89 	bl	8001670 <_Unwind_VRS_Pop>
 8001b5e:	2800      	cmp	r0, #0
 8001b60:	d0b3      	beq.n	8001aca <__gnu_unwind_execute+0xe>
 8001b62:	2009      	movs	r0, #9
 8001b64:	b005      	add	sp, #20
 8001b66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b6a:	f000 030d 	and.w	r3, r0, #13
 8001b6e:	2b0d      	cmp	r3, #13
 8001b70:	d0f7      	beq.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001b72:	ad03      	add	r5, sp, #12
 8001b74:	2300      	movs	r3, #0
 8001b76:	f000 020f 	and.w	r2, r0, #15
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	9500      	str	r5, [sp, #0]
 8001b7e:	4630      	mov	r0, r6
 8001b80:	f7ff fb82 	bl	8001288 <_Unwind_VRS_Get>
 8001b84:	2300      	movs	r3, #0
 8001b86:	9500      	str	r5, [sp, #0]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	220d      	movs	r2, #13
 8001b8c:	4630      	mov	r0, r6
 8001b8e:	f7ff fba1 	bl	80012d4 <_Unwind_VRS_Set>
 8001b92:	e79a      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001b94:	43c2      	mvns	r2, r0
 8001b96:	f002 0307 	and.w	r3, r2, #7
 8001b9a:	f44f 627f 	mov.w	r2, #4080	; 0xff0
 8001b9e:	411a      	asrs	r2, r3
 8001ba0:	0701      	lsls	r1, r0, #28
 8001ba2:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8001ba6:	f04f 0300 	mov.w	r3, #0
 8001baa:	bf48      	it	mi
 8001bac:	f442 4280 	orrmi.w	r2, r2, #16384	; 0x4000
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	4630      	mov	r0, r6
 8001bb4:	f7ff fd5c 	bl	8001670 <_Unwind_VRS_Pop>
 8001bb8:	2800      	cmp	r0, #0
 8001bba:	d1d2      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001bbc:	e785      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001bbe:	28b1      	cmp	r0, #177	; 0xb1
 8001bc0:	d057      	beq.n	8001c72 <__gnu_unwind_execute+0x1b6>
 8001bc2:	28b2      	cmp	r0, #178	; 0xb2
 8001bc4:	d068      	beq.n	8001c98 <__gnu_unwind_execute+0x1dc>
 8001bc6:	28b3      	cmp	r0, #179	; 0xb3
 8001bc8:	f000 8095 	beq.w	8001cf6 <__gnu_unwind_execute+0x23a>
 8001bcc:	f000 03fc 	and.w	r3, r0, #252	; 0xfc
 8001bd0:	2bb4      	cmp	r3, #180	; 0xb4
 8001bd2:	d0c6      	beq.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001bd4:	f000 0207 	and.w	r2, r0, #7
 8001bd8:	3201      	adds	r2, #1
 8001bda:	2301      	movs	r3, #1
 8001bdc:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8001be0:	4619      	mov	r1, r3
 8001be2:	4630      	mov	r0, r6
 8001be4:	f7ff fd44 	bl	8001670 <_Unwind_VRS_Pop>
 8001be8:	2800      	cmp	r0, #0
 8001bea:	d1ba      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001bec:	e76d      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001bee:	4638      	mov	r0, r7
 8001bf0:	f7ff ff38 	bl	8001a64 <next_unwind_byte>
 8001bf4:	0224      	lsls	r4, r4, #8
 8001bf6:	4304      	orrs	r4, r0
 8001bf8:	f5b4 4f00 	cmp.w	r4, #32768	; 0x8000
 8001bfc:	d0b1      	beq.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001bfe:	0124      	lsls	r4, r4, #4
 8001c00:	2300      	movs	r3, #0
 8001c02:	b2a2      	uxth	r2, r4
 8001c04:	4619      	mov	r1, r3
 8001c06:	4630      	mov	r0, r6
 8001c08:	f7ff fd32 	bl	8001670 <_Unwind_VRS_Pop>
 8001c0c:	2800      	cmp	r0, #0
 8001c0e:	d1a8      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001c10:	f414 4f00 	tst.w	r4, #32768	; 0x8000
 8001c14:	bf18      	it	ne
 8001c16:	f04f 0801 	movne.w	r8, #1
 8001c1a:	e756      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001c1c:	28c6      	cmp	r0, #198	; 0xc6
 8001c1e:	d07d      	beq.n	8001d1c <__gnu_unwind_execute+0x260>
 8001c20:	28c7      	cmp	r0, #199	; 0xc7
 8001c22:	f000 8086 	beq.w	8001d32 <__gnu_unwind_execute+0x276>
 8001c26:	f000 03f8 	and.w	r3, r0, #248	; 0xf8
 8001c2a:	2bc0      	cmp	r3, #192	; 0xc0
 8001c2c:	f000 8094 	beq.w	8001d58 <__gnu_unwind_execute+0x29c>
 8001c30:	28c8      	cmp	r0, #200	; 0xc8
 8001c32:	f000 809f 	beq.w	8001d74 <__gnu_unwind_execute+0x2b8>
 8001c36:	28c9      	cmp	r0, #201	; 0xc9
 8001c38:	d193      	bne.n	8001b62 <__gnu_unwind_execute+0xa6>
 8001c3a:	4638      	mov	r0, r7
 8001c3c:	f7ff ff12 	bl	8001a64 <next_unwind_byte>
 8001c40:	0302      	lsls	r2, r0, #12
 8001c42:	f000 000f 	and.w	r0, r0, #15
 8001c46:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
 8001c4a:	3001      	adds	r0, #1
 8001c4c:	4302      	orrs	r2, r0
 8001c4e:	e781      	b.n	8001b54 <__gnu_unwind_execute+0x98>
 8001c50:	ac03      	add	r4, sp, #12
 8001c52:	4643      	mov	r3, r8
 8001c54:	220e      	movs	r2, #14
 8001c56:	4641      	mov	r1, r8
 8001c58:	9400      	str	r4, [sp, #0]
 8001c5a:	4630      	mov	r0, r6
 8001c5c:	f7ff fb14 	bl	8001288 <_Unwind_VRS_Get>
 8001c60:	9400      	str	r4, [sp, #0]
 8001c62:	4630      	mov	r0, r6
 8001c64:	4643      	mov	r3, r8
 8001c66:	220f      	movs	r2, #15
 8001c68:	4641      	mov	r1, r8
 8001c6a:	f7ff fb33 	bl	80012d4 <_Unwind_VRS_Set>
 8001c6e:	4640      	mov	r0, r8
 8001c70:	e778      	b.n	8001b64 <__gnu_unwind_execute+0xa8>
 8001c72:	4638      	mov	r0, r7
 8001c74:	f7ff fef6 	bl	8001a64 <next_unwind_byte>
 8001c78:	2800      	cmp	r0, #0
 8001c7a:	f43f af72 	beq.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001c7e:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001c82:	f47f af6e 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001c86:	4602      	mov	r2, r0
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4630      	mov	r0, r6
 8001c8c:	f7ff fcf0 	bl	8001670 <_Unwind_VRS_Pop>
 8001c90:	2800      	cmp	r0, #0
 8001c92:	f47f af66 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001c96:	e718      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001c98:	2300      	movs	r3, #0
 8001c9a:	f10d 090c 	add.w	r9, sp, #12
 8001c9e:	220d      	movs	r2, #13
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	f8cd 9000 	str.w	r9, [sp]
 8001ca6:	4630      	mov	r0, r6
 8001ca8:	f7ff faee 	bl	8001288 <_Unwind_VRS_Get>
 8001cac:	4638      	mov	r0, r7
 8001cae:	f7ff fed9 	bl	8001a64 <next_unwind_byte>
 8001cb2:	0602      	lsls	r2, r0, #24
 8001cb4:	f04f 0402 	mov.w	r4, #2
 8001cb8:	d50c      	bpl.n	8001cd4 <__gnu_unwind_execute+0x218>
 8001cba:	9b03      	ldr	r3, [sp, #12]
 8001cbc:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8001cc0:	40a0      	lsls	r0, r4
 8001cc2:	4403      	add	r3, r0
 8001cc4:	4638      	mov	r0, r7
 8001cc6:	9303      	str	r3, [sp, #12]
 8001cc8:	f7ff fecc 	bl	8001a64 <next_unwind_byte>
 8001ccc:	0603      	lsls	r3, r0, #24
 8001cce:	f104 0407 	add.w	r4, r4, #7
 8001cd2:	d4f2      	bmi.n	8001cba <__gnu_unwind_execute+0x1fe>
 8001cd4:	9b03      	ldr	r3, [sp, #12]
 8001cd6:	f8cd 9000 	str.w	r9, [sp]
 8001cda:	f000 027f 	and.w	r2, r0, #127	; 0x7f
 8001cde:	40a2      	lsls	r2, r4
 8001ce0:	f503 7401 	add.w	r4, r3, #516	; 0x204
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	4414      	add	r4, r2
 8001ce8:	4619      	mov	r1, r3
 8001cea:	220d      	movs	r2, #13
 8001cec:	4630      	mov	r0, r6
 8001cee:	9403      	str	r4, [sp, #12]
 8001cf0:	f7ff faf0 	bl	80012d4 <_Unwind_VRS_Set>
 8001cf4:	e6e9      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001cf6:	4638      	mov	r0, r7
 8001cf8:	f7ff feb4 	bl	8001a64 <next_unwind_byte>
 8001cfc:	0301      	lsls	r1, r0, #12
 8001cfe:	f000 000f 	and.w	r0, r0, #15
 8001d02:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001d06:	1c42      	adds	r2, r0, #1
 8001d08:	2301      	movs	r3, #1
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	4630      	mov	r0, r6
 8001d0e:	4619      	mov	r1, r3
 8001d10:	f7ff fcae 	bl	8001670 <_Unwind_VRS_Pop>
 8001d14:	2800      	cmp	r0, #0
 8001d16:	f47f af24 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d1a:	e6d6      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001d1c:	4638      	mov	r0, r7
 8001d1e:	f7ff fea1 	bl	8001a64 <next_unwind_byte>
 8001d22:	0301      	lsls	r1, r0, #12
 8001d24:	f000 000f 	and.w	r0, r0, #15
 8001d28:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
 8001d2c:	1c42      	adds	r2, r0, #1
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e7eb      	b.n	8001d0a <__gnu_unwind_execute+0x24e>
 8001d32:	4638      	mov	r0, r7
 8001d34:	f7ff fe96 	bl	8001a64 <next_unwind_byte>
 8001d38:	2800      	cmp	r0, #0
 8001d3a:	f43f af12 	beq.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d3e:	f010 03f0 	ands.w	r3, r0, #240	; 0xf0
 8001d42:	f47f af0e 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d46:	4602      	mov	r2, r0
 8001d48:	2104      	movs	r1, #4
 8001d4a:	4630      	mov	r0, r6
 8001d4c:	f7ff fc90 	bl	8001670 <_Unwind_VRS_Pop>
 8001d50:	2800      	cmp	r0, #0
 8001d52:	f47f af06 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d56:	e6b8      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001d58:	f000 020f 	and.w	r2, r0, #15
 8001d5c:	3201      	adds	r2, #1
 8001d5e:	2303      	movs	r3, #3
 8001d60:	f442 2220 	orr.w	r2, r2, #655360	; 0xa0000
 8001d64:	4619      	mov	r1, r3
 8001d66:	4630      	mov	r0, r6
 8001d68:	f7ff fc82 	bl	8001670 <_Unwind_VRS_Pop>
 8001d6c:	2800      	cmp	r0, #0
 8001d6e:	f47f aef8 	bne.w	8001b62 <__gnu_unwind_execute+0xa6>
 8001d72:	e6aa      	b.n	8001aca <__gnu_unwind_execute+0xe>
 8001d74:	4638      	mov	r0, r7
 8001d76:	f7ff fe75 	bl	8001a64 <next_unwind_byte>
 8001d7a:	f000 02f0 	and.w	r2, r0, #240	; 0xf0
 8001d7e:	f000 030f 	and.w	r3, r0, #15
 8001d82:	3210      	adds	r2, #16
 8001d84:	3301      	adds	r3, #1
 8001d86:	ea43 3202 	orr.w	r2, r3, r2, lsl #12
 8001d8a:	e6e3      	b.n	8001b54 <__gnu_unwind_execute+0x98>

08001d8c <__gnu_unwind_frame>:
 8001d8c:	b510      	push	{r4, lr}
 8001d8e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8001d90:	b084      	sub	sp, #16
 8001d92:	685a      	ldr	r2, [r3, #4]
 8001d94:	2003      	movs	r0, #3
 8001d96:	f88d 000c 	strb.w	r0, [sp, #12]
 8001d9a:	79dc      	ldrb	r4, [r3, #7]
 8001d9c:	f88d 400d 	strb.w	r4, [sp, #13]
 8001da0:	0212      	lsls	r2, r2, #8
 8001da2:	3308      	adds	r3, #8
 8001da4:	4608      	mov	r0, r1
 8001da6:	a901      	add	r1, sp, #4
 8001da8:	9201      	str	r2, [sp, #4]
 8001daa:	9302      	str	r3, [sp, #8]
 8001dac:	f7ff fe86 	bl	8001abc <__gnu_unwind_execute>
 8001db0:	b004      	add	sp, #16
 8001db2:	bd10      	pop	{r4, pc}

08001db4 <_Unwind_GetRegionStart>:
 8001db4:	b508      	push	{r3, lr}
 8001db6:	f7ff fe7f 	bl	8001ab8 <unwind_UCB_from_context>
 8001dba:	6c80      	ldr	r0, [r0, #72]	; 0x48
 8001dbc:	bd08      	pop	{r3, pc}
 8001dbe:	bf00      	nop

08001dc0 <_Unwind_GetLanguageSpecificData>:
 8001dc0:	b508      	push	{r3, lr}
 8001dc2:	f7ff fe79 	bl	8001ab8 <unwind_UCB_from_context>
 8001dc6:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
 8001dc8:	79c3      	ldrb	r3, [r0, #7]
 8001dca:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8001dce:	3008      	adds	r0, #8
 8001dd0:	bd08      	pop	{r3, pc}
 8001dd2:	bf00      	nop

08001dd4 <_Unwind_GetTextRelBase>:
 8001dd4:	b508      	push	{r3, lr}
 8001dd6:	f006 ffb2 	bl	8008d3e <abort>
 8001dda:	bf00      	nop

08001ddc <_Unwind_GetDataRelBase>:
 8001ddc:	b508      	push	{r3, lr}
 8001dde:	f7ff fff9 	bl	8001dd4 <_Unwind_GetTextRelBase>
 8001de2:	bf00      	nop

08001de4 <__aeabi_idiv0>:
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop

08001de8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001dea:	4a0e      	ldr	r2, [pc, #56]	; (8001e24 <HAL_InitTick+0x3c>)
 8001dec:	4b0e      	ldr	r3, [pc, #56]	; (8001e28 <HAL_InitTick+0x40>)
 8001dee:	7812      	ldrb	r2, [r2, #0]
 8001df0:	681b      	ldr	r3, [r3, #0]
{
 8001df2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001df4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001df8:	fbb0 f0f2 	udiv	r0, r0, r2
 8001dfc:	fbb3 f0f0 	udiv	r0, r3, r0
 8001e00:	f000 fc0e 	bl	8002620 <HAL_SYSTICK_Config>
 8001e04:	b908      	cbnz	r0, 8001e0a <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e06:	2d0f      	cmp	r5, #15
 8001e08:	d901      	bls.n	8001e0e <HAL_InitTick+0x26>
    return HAL_ERROR;
 8001e0a:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001e0c:	bd38      	pop	{r3, r4, r5, pc}
 8001e0e:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e10:	4602      	mov	r2, r0
 8001e12:	4629      	mov	r1, r5
 8001e14:	f04f 30ff 	mov.w	r0, #4294967295
 8001e18:	f000 fbbe 	bl	8002598 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e1c:	4b03      	ldr	r3, [pc, #12]	; (8001e2c <HAL_InitTick+0x44>)
 8001e1e:	4620      	mov	r0, r4
 8001e20:	601d      	str	r5, [r3, #0]
 8001e22:	bd38      	pop	{r3, r4, r5, pc}
 8001e24:	20000000 	.word	0x20000000
 8001e28:	20000008 	.word	0x20000008
 8001e2c:	20000004 	.word	0x20000004

08001e30 <HAL_Init>:
{
 8001e30:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e32:	4b0b      	ldr	r3, [pc, #44]	; (8001e60 <HAL_Init+0x30>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e3a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e42:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001e4a:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e4c:	2003      	movs	r0, #3
 8001e4e:	f000 fb91 	bl	8002574 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e52:	2000      	movs	r0, #0
 8001e54:	f7ff ffc8 	bl	8001de8 <HAL_InitTick>
  HAL_MspInit();
 8001e58:	f002 ff26 	bl	8004ca8 <HAL_MspInit>
}
 8001e5c:	2000      	movs	r0, #0
 8001e5e:	bd08      	pop	{r3, pc}
 8001e60:	40023c00 	.word	0x40023c00

08001e64 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001e64:	4a03      	ldr	r2, [pc, #12]	; (8001e74 <HAL_IncTick+0x10>)
 8001e66:	4b04      	ldr	r3, [pc, #16]	; (8001e78 <HAL_IncTick+0x14>)
 8001e68:	6811      	ldr	r1, [r2, #0]
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	440b      	add	r3, r1
 8001e6e:	6013      	str	r3, [r2, #0]
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	20000704 	.word	0x20000704
 8001e78:	20000000 	.word	0x20000000

08001e7c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001e7c:	4b01      	ldr	r3, [pc, #4]	; (8001e84 <HAL_GetTick+0x8>)
 8001e7e:	6818      	ldr	r0, [r3, #0]
}
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	20000704 	.word	0x20000704

08001e88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e88:	b538      	push	{r3, r4, r5, lr}
 8001e8a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001e8c:	f7ff fff6 	bl	8001e7c <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e90:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8001e92:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8001e94:	d002      	beq.n	8001e9c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001e96:	4b04      	ldr	r3, [pc, #16]	; (8001ea8 <HAL_Delay+0x20>)
 8001e98:	781b      	ldrb	r3, [r3, #0]
 8001e9a:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e9c:	f7ff ffee 	bl	8001e7c <HAL_GetTick>
 8001ea0:	1b40      	subs	r0, r0, r5
 8001ea2:	4284      	cmp	r4, r0
 8001ea4:	d8fa      	bhi.n	8001e9c <HAL_Delay+0x14>
  {
  }
}
 8001ea6:	bd38      	pop	{r3, r4, r5, pc}
 8001ea8:	20000000 	.word	0x20000000

08001eac <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001eac:	2800      	cmp	r0, #0
 8001eae:	d07c      	beq.n	8001faa <HAL_CAN_Init+0xfe>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001eb0:	f890 3020 	ldrb.w	r3, [r0, #32]
{
 8001eb4:	b570      	push	{r4, r5, r6, lr}
 8001eb6:	4604      	mov	r4, r0
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d073      	beq.n	8001fa4 <HAL_CAN_Init+0xf8>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001ebc:	6822      	ldr	r2, [r4, #0]
 8001ebe:	6813      	ldr	r3, [r2, #0]
 8001ec0:	f023 0302 	bic.w	r3, r3, #2
 8001ec4:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ec6:	f7ff ffd9 	bl	8001e7c <HAL_GetTick>
 8001eca:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ecc:	e004      	b.n	8001ed8 <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ece:	f7ff ffd5 	bl	8001e7c <HAL_GetTick>
 8001ed2:	1b40      	subs	r0, r0, r5
 8001ed4:	280a      	cmp	r0, #10
 8001ed6:	d85c      	bhi.n	8001f92 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001ed8:	6823      	ldr	r3, [r4, #0]
 8001eda:	685a      	ldr	r2, [r3, #4]
 8001edc:	0791      	lsls	r1, r2, #30
 8001ede:	d4f6      	bmi.n	8001ece <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	f042 0201 	orr.w	r2, r2, #1
 8001ee6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001ee8:	f7ff ffc8 	bl	8001e7c <HAL_GetTick>
 8001eec:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001eee:	e004      	b.n	8001efa <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001ef0:	f7ff ffc4 	bl	8001e7c <HAL_GetTick>
 8001ef4:	1b40      	subs	r0, r0, r5
 8001ef6:	280a      	cmp	r0, #10
 8001ef8:	d84b      	bhi.n	8001f92 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001efa:	6823      	ldr	r3, [r4, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	07d2      	lsls	r2, r2, #31
 8001f00:	d5f6      	bpl.n	8001ef0 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001f02:	7e22      	ldrb	r2, [r4, #24]
 8001f04:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	bf0c      	ite	eq
 8001f0a:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001f0e:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8001f12:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001f14:	7e62      	ldrb	r2, [r4, #25]
 8001f16:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	bf0c      	ite	eq
 8001f1c:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001f20:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8001f24:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8001f26:	7ea2      	ldrb	r2, [r4, #26]
 8001f28:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001f2a:	681a      	ldr	r2, [r3, #0]
 8001f2c:	bf0c      	ite	eq
 8001f2e:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001f32:	f022 0220 	bicne.w	r2, r2, #32
 8001f36:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001f38:	7ee2      	ldrb	r2, [r4, #27]
 8001f3a:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	bf0c      	ite	eq
 8001f40:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001f44:	f042 0210 	orrne.w	r2, r2, #16
 8001f48:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001f4a:	7f22      	ldrb	r2, [r4, #28]
 8001f4c:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	bf0c      	ite	eq
 8001f52:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001f56:	f022 0208 	bicne.w	r2, r2, #8
 8001f5a:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001f5c:	7f62      	ldrb	r2, [r4, #29]
 8001f5e:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	bf0c      	ite	eq
 8001f64:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001f68:	f022 0204 	bicne.w	r2, r2, #4
 8001f6c:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001f6e:	68a2      	ldr	r2, [r4, #8]
 8001f70:	68e6      	ldr	r6, [r4, #12]
 8001f72:	6925      	ldr	r5, [r4, #16]
 8001f74:	6960      	ldr	r0, [r4, #20]
 8001f76:	6861      	ldr	r1, [r4, #4]
 8001f78:	4332      	orrs	r2, r6
 8001f7a:	432a      	orrs	r2, r5
 8001f7c:	4302      	orrs	r2, r0
 8001f7e:	3901      	subs	r1, #1
 8001f80:	430a      	orrs	r2, r1

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001f82:	2501      	movs	r5, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001f84:	2100      	movs	r1, #0
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001f86:	61da      	str	r2, [r3, #28]

  /* Return function status */
  return HAL_OK;
 8001f88:	4608      	mov	r0, r1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001f8a:	6261      	str	r1, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8001f8c:	f884 5020 	strb.w	r5, [r4, #32]
  return HAL_OK;
 8001f90:	bd70      	pop	{r4, r5, r6, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f92:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f94:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001f96:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f9a:	6263      	str	r3, [r4, #36]	; 0x24
      return HAL_ERROR;
 8001f9c:	2001      	movs	r0, #1
      hcan->State = HAL_CAN_STATE_ERROR;
 8001f9e:	f884 2020 	strb.w	r2, [r4, #32]
      return HAL_ERROR;
 8001fa2:	bd70      	pop	{r4, r5, r6, pc}
    HAL_CAN_MspInit(hcan);
 8001fa4:	f002 f894 	bl	80040d0 <HAL_CAN_MspInit>
 8001fa8:	e788      	b.n	8001ebc <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 8001faa:	2001      	movs	r0, #1
 8001fac:	4770      	bx	lr
 8001fae:	bf00      	nop

08001fb0 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001fb0:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001fb4:	3b01      	subs	r3, #1
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d905      	bls.n	8001fc6 <HAL_CAN_ConfigFilter+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001fba:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001fbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fc0:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001fc2:	2001      	movs	r0, #1
 8001fc4:	4770      	bx	lr
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001fc6:	4b3c      	ldr	r3, [pc, #240]	; (80020b8 <HAL_CAN_ConfigFilter+0x108>)
 8001fc8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001fcc:	f042 0201 	orr.w	r2, r2, #1
{
 8001fd0:	b4f0      	push	{r4, r5, r6, r7}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001fd2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001fd6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001fda:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8001fde:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001fe2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001fe6:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8001fe8:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001fec:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001ff0:	694a      	ldr	r2, [r1, #20]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001ff2:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001ff6:	2401      	movs	r4, #1
 8001ff8:	f002 001f 	and.w	r0, r2, #31
 8001ffc:	fa04 f000 	lsl.w	r0, r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002000:	43c4      	mvns	r4, r0
 8002002:	4025      	ands	r5, r4
 8002004:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8002008:	69cd      	ldr	r5, [r1, #28]
 800200a:	2d00      	cmp	r5, #0
 800200c:	d03a      	beq.n	8002084 <HAL_CAN_ConfigFilter+0xd4>
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800200e:	2d01      	cmp	r5, #1
 8002010:	d115      	bne.n	800203e <HAL_CAN_ConfigFilter+0x8e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002012:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8002016:	4305      	orrs	r5, r0
 8002018:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 800201c:	00d2      	lsls	r2, r2, #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800201e:	680f      	ldr	r7, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002020:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002022:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002024:	898b      	ldrh	r3, [r1, #12]
 8002026:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800202a:	f502 42c8 	add.w	r2, r2, #25600	; 0x6400
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800202e:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002032:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002036:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800203a:	f8c2 3244 	str.w	r3, [r2, #580]	; 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800203e:	698b      	ldr	r3, [r1, #24]
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002040:	4a1d      	ldr	r2, [pc, #116]	; (80020b8 <HAL_CAN_ConfigFilter+0x108>)
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002042:	bb9b      	cbnz	r3, 80020ac <HAL_CAN_ConfigFilter+0xfc>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002044:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8002048:	4023      	ands	r3, r4
 800204a:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800204e:	690b      	ldr	r3, [r1, #16]
 8002050:	bb2b      	cbnz	r3, 800209e <HAL_CAN_ConfigFilter+0xee>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002052:	4b19      	ldr	r3, [pc, #100]	; (80020b8 <HAL_CAN_ConfigFilter+0x108>)
 8002054:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002058:	4014      	ands	r4, r2
 800205a:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 800205e:	6a0b      	ldr	r3, [r1, #32]
 8002060:	2b01      	cmp	r3, #1
 8002062:	d105      	bne.n	8002070 <HAL_CAN_ConfigFilter+0xc0>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002064:	4b14      	ldr	r3, [pc, #80]	; (80020b8 <HAL_CAN_ConfigFilter+0x108>)
 8002066:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 800206a:	4310      	orrs	r0, r2
 800206c:	f8c3 021c 	str.w	r0, [r3, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002070:	4a11      	ldr	r2, [pc, #68]	; (80020b8 <HAL_CAN_ConfigFilter+0x108>)
 8002072:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 8002076:	f023 0301 	bic.w	r3, r3, #1
    return HAL_OK;
 800207a:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800207c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
  }
}
 8002080:	bcf0      	pop	{r4, r5, r6, r7}
 8002082:	4770      	bx	lr
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002084:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8002088:	4025      	ands	r5, r4
 800208a:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 800208e:	00d2      	lsls	r2, r2, #3
 8002090:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002094:	68cf      	ldr	r7, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8002096:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002098:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800209a:	880b      	ldrh	r3, [r1, #0]
 800209c:	e7c5      	b.n	800202a <HAL_CAN_ConfigFilter+0x7a>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800209e:	4a06      	ldr	r2, [pc, #24]	; (80020b8 <HAL_CAN_ConfigFilter+0x108>)
 80020a0:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 80020a4:	4303      	orrs	r3, r0
 80020a6:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 80020aa:	e7d8      	b.n	800205e <HAL_CAN_ConfigFilter+0xae>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80020ac:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 80020b0:	4303      	orrs	r3, r0
 80020b2:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
 80020b6:	e7ca      	b.n	800204e <HAL_CAN_ConfigFilter+0x9e>
 80020b8:	40006400 	.word	0x40006400

080020bc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80020bc:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80020be:	f890 3020 	ldrb.w	r3, [r0, #32]
 80020c2:	2b01      	cmp	r3, #1
 80020c4:	d005      	beq.n	80020d2 <HAL_CAN_Start+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80020c6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80020c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80020cc:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80020ce:	2001      	movs	r0, #1
  }
}
 80020d0:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80020d2:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 80020d4:	2302      	movs	r3, #2
 80020d6:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80020da:	6813      	ldr	r3, [r2, #0]
 80020dc:	f023 0301 	bic.w	r3, r3, #1
 80020e0:	6013      	str	r3, [r2, #0]
 80020e2:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 80020e4:	f7ff feca 	bl	8001e7c <HAL_GetTick>
 80020e8:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80020ea:	e004      	b.n	80020f6 <HAL_CAN_Start+0x3a>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80020ec:	f7ff fec6 	bl	8001e7c <HAL_GetTick>
 80020f0:	1b40      	subs	r0, r0, r5
 80020f2:	280a      	cmp	r0, #10
 80020f4:	d807      	bhi.n	8002106 <HAL_CAN_Start+0x4a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80020f6:	6823      	ldr	r3, [r4, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	f013 0301 	ands.w	r3, r3, #1
 80020fe:	d1f5      	bne.n	80020ec <HAL_CAN_Start+0x30>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002100:	6263      	str	r3, [r4, #36]	; 0x24
    return HAL_OK;
 8002102:	4618      	mov	r0, r3
 8002104:	bd38      	pop	{r3, r4, r5, pc}
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002106:	6a63      	ldr	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8002108:	2205      	movs	r2, #5
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800210a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800210e:	6263      	str	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 8002110:	2001      	movs	r0, #1
        hcan->State = HAL_CAN_STATE_ERROR;
 8002112:	f884 2020 	strb.w	r2, [r4, #32]
        return HAL_ERROR;
 8002116:	bd38      	pop	{r3, r4, r5, pc}

08002118 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002118:	b4f0      	push	{r4, r5, r6, r7}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800211a:	f890 4020 	ldrb.w	r4, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800211e:	6805      	ldr	r5, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002120:	3c01      	subs	r4, #1
 8002122:	2c01      	cmp	r4, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002124:	68ae      	ldr	r6, [r5, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 8002126:	d906      	bls.n	8002136 <HAL_CAN_AddTxMessage+0x1e>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002128:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800212a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800212e:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8002130:	2001      	movs	r0, #1
  }
}
 8002132:	bcf0      	pop	{r4, r5, r6, r7}
 8002134:	4770      	bx	lr
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002136:	f016 5fe0 	tst.w	r6, #469762048	; 0x1c000000
 800213a:	d02e      	beq.n	800219a <HAL_CAN_AddTxMessage+0x82>
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800213c:	f3c6 6601 	ubfx	r6, r6, #24, #2
      if (transmitmailbox > 2U)
 8002140:	2e03      	cmp	r6, #3
 8002142:	d031      	beq.n	80021a8 <HAL_CAN_AddTxMessage+0x90>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002144:	2001      	movs	r0, #1
 8002146:	40b0      	lsls	r0, r6
 8002148:	6018      	str	r0, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 800214a:	688b      	ldr	r3, [r1, #8]
 800214c:	bb93      	cbnz	r3, 80021b4 <HAL_CAN_AddTxMessage+0x9c>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800214e:	680c      	ldr	r4, [r1, #0]
 8002150:	68c8      	ldr	r0, [r1, #12]
 8002152:	f106 0318 	add.w	r3, r6, #24
 8002156:	011b      	lsls	r3, r3, #4
 8002158:	ea40 5044 	orr.w	r0, r0, r4, lsl #21
 800215c:	50e8      	str	r0, [r5, r3]
      if (pHeader->TransmitGlobalTime == ENABLE)
 800215e:	7d08      	ldrb	r0, [r1, #20]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002160:	6909      	ldr	r1, [r1, #16]
 8002162:	0136      	lsls	r6, r6, #4
 8002164:	19ab      	adds	r3, r5, r6
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002166:	2801      	cmp	r0, #1
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002168:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 800216c:	d105      	bne.n	800217a <HAL_CAN_AddTxMessage+0x62>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800216e:	f8d3 1184 	ldr.w	r1, [r3, #388]	; 0x184
 8002172:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002176:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800217a:	4435      	add	r5, r6
 800217c:	6851      	ldr	r1, [r2, #4]
 800217e:	f8c5 118c 	str.w	r1, [r5, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002182:	6812      	ldr	r2, [r2, #0]
 8002184:	f8c5 2188 	str.w	r2, [r5, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002188:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800218c:	f042 0201 	orr.w	r2, r2, #1
      return HAL_OK;
 8002190:	2000      	movs	r0, #0
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002192:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
 8002196:	bcf0      	pop	{r4, r5, r6, r7}
 8002198:	4770      	bx	lr
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800219a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800219c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021a0:	6243      	str	r3, [r0, #36]	; 0x24
}
 80021a2:	bcf0      	pop	{r4, r5, r6, r7}
      return HAL_ERROR;
 80021a4:	2001      	movs	r0, #1
}
 80021a6:	4770      	bx	lr
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80021a8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80021aa:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80021ae:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 80021b0:	2001      	movs	r0, #1
 80021b2:	e7be      	b.n	8002132 <HAL_CAN_AddTxMessage+0x1a>
                                                           pHeader->IDE |
 80021b4:	68cf      	ldr	r7, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80021b6:	684c      	ldr	r4, [r1, #4]
 80021b8:	f106 0018 	add.w	r0, r6, #24
                                                           pHeader->IDE |
 80021bc:	433b      	orrs	r3, r7
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80021be:	0100      	lsls	r0, r0, #4
                                                           pHeader->IDE |
 80021c0:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80021c4:	502b      	str	r3, [r5, r0]
 80021c6:	e7ca      	b.n	800215e <HAL_CAN_AddTxMessage+0x46>

080021c8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80021c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 80021cc:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80021d0:	3c01      	subs	r4, #1
 80021d2:	2c01      	cmp	r4, #1
 80021d4:	d906      	bls.n	80021e4 <HAL_CAN_GetRxMessage+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80021d6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80021d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80021dc:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80021de:	2001      	movs	r0, #1
  }
}
 80021e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80021e4:	6805      	ldr	r5, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80021e6:	2900      	cmp	r1, #0
 80021e8:	d05a      	beq.n	80022a0 <HAL_CAN_GetRxMessage+0xd8>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80021ea:	692c      	ldr	r4, [r5, #16]
 80021ec:	07a4      	lsls	r4, r4, #30
 80021ee:	d05a      	beq.n	80022a6 <HAL_CAN_GetRxMessage+0xde>
 80021f0:	010c      	lsls	r4, r1, #4
 80021f2:	192e      	adds	r6, r5, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80021f4:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 80021f8:	f007 0704 	and.w	r7, r7, #4
 80021fc:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80021fe:	2f00      	cmp	r7, #0
 8002200:	d15f      	bne.n	80022c2 <HAL_CAN_GetRxMessage+0xfa>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002202:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8002206:	0d7f      	lsrs	r7, r7, #21
 8002208:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 800220a:	f8d6 c1b0 	ldr.w	ip, [r6, #432]	; 0x1b0
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800220e:	f8d6 e1b4 	ldr.w	lr, [r6, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002212:	f8d6 71b4 	ldr.w	r7, [r6, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002216:	f8d6 61b4 	ldr.w	r6, [r6, #436]	; 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800221a:	4425      	add	r5, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 800221c:	f3cc 0c40 	ubfx	ip, ip, #1, #1
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002220:	f8d5 81b8 	ldr.w	r8, [r5, #440]	; 0x1b8
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8002224:	f8c2 c00c 	str.w	ip, [r2, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002228:	f00e 050f 	and.w	r5, lr, #15
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800222c:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002230:	0c36      	lsrs	r6, r6, #16
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002232:	6115      	str	r5, [r2, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002234:	6197      	str	r7, [r2, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002236:	6156      	str	r6, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002238:	f883 8000 	strb.w	r8, [r3]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800223c:	6802      	ldr	r2, [r0, #0]
 800223e:	4422      	add	r2, r4
 8002240:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8002244:	0a12      	lsrs	r2, r2, #8
 8002246:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002248:	6802      	ldr	r2, [r0, #0]
 800224a:	4422      	add	r2, r4
 800224c:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 8002250:	0c12      	lsrs	r2, r2, #16
 8002252:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002254:	6802      	ldr	r2, [r0, #0]
 8002256:	4422      	add	r2, r4
 8002258:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 800225c:	0e12      	lsrs	r2, r2, #24
 800225e:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002260:	6802      	ldr	r2, [r0, #0]
 8002262:	4422      	add	r2, r4
 8002264:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8002268:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800226a:	6802      	ldr	r2, [r0, #0]
 800226c:	4422      	add	r2, r4
 800226e:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 8002272:	0a12      	lsrs	r2, r2, #8
 8002274:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002276:	6802      	ldr	r2, [r0, #0]
 8002278:	4422      	add	r2, r4
 800227a:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 800227e:	0c12      	lsrs	r2, r2, #16
 8002280:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002282:	6802      	ldr	r2, [r0, #0]
 8002284:	4414      	add	r4, r2
 8002286:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 800228a:	0e12      	lsrs	r2, r2, #24
 800228c:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800228e:	6802      	ldr	r2, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002290:	b981      	cbnz	r1, 80022b4 <HAL_CAN_GetRxMessage+0xec>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002292:	68d3      	ldr	r3, [r2, #12]
 8002294:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 8002298:	4608      	mov	r0, r1
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800229a:	60d3      	str	r3, [r2, #12]
 800229c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80022a0:	68ec      	ldr	r4, [r5, #12]
 80022a2:	07a6      	lsls	r6, r4, #30
 80022a4:	d1a4      	bne.n	80021f0 <HAL_CAN_GetRxMessage+0x28>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80022a6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80022a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022ac:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 80022ae:	2001      	movs	r0, #1
 80022b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80022b4:	6913      	ldr	r3, [r2, #16]
 80022b6:	f043 0320 	orr.w	r3, r3, #32
 80022ba:	6113      	str	r3, [r2, #16]
    return HAL_OK;
 80022bc:	2000      	movs	r0, #0
 80022be:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80022c2:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 80022c6:	08ff      	lsrs	r7, r7, #3
 80022c8:	6057      	str	r7, [r2, #4]
 80022ca:	e79e      	b.n	800220a <HAL_CAN_GetRxMessage+0x42>

080022cc <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 80022cc:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80022d0:	3b01      	subs	r3, #1
 80022d2:	2b01      	cmp	r3, #1
 80022d4:	d905      	bls.n	80022e2 <HAL_CAN_ActivateNotification+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80022d6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80022d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022dc:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80022de:	2001      	movs	r0, #1
  }
}
 80022e0:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80022e2:	6802      	ldr	r2, [r0, #0]
 80022e4:	6953      	ldr	r3, [r2, #20]
 80022e6:	4319      	orrs	r1, r3
 80022e8:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 80022ea:	2000      	movs	r0, #0
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop

080022f0 <HAL_CAN_TxMailbox0CompleteCallback>:
 80022f0:	4770      	bx	lr
 80022f2:	bf00      	nop

080022f4 <HAL_CAN_TxMailbox1CompleteCallback>:
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop

080022f8 <HAL_CAN_TxMailbox2CompleteCallback>:
 80022f8:	4770      	bx	lr
 80022fa:	bf00      	nop

080022fc <HAL_CAN_TxMailbox0AbortCallback>:
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop

08002300 <HAL_CAN_TxMailbox1AbortCallback>:
 8002300:	4770      	bx	lr
 8002302:	bf00      	nop

08002304 <HAL_CAN_TxMailbox2AbortCallback>:
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop

08002308 <HAL_CAN_RxFifo0FullCallback>:
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop

0800230c <HAL_CAN_RxFifo1MsgPendingCallback>:
 800230c:	4770      	bx	lr
 800230e:	bf00      	nop

08002310 <HAL_CAN_RxFifo1FullCallback>:
 8002310:	4770      	bx	lr
 8002312:	bf00      	nop

08002314 <HAL_CAN_SleepCallback>:
 8002314:	4770      	bx	lr
 8002316:	bf00      	nop

08002318 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8002318:	4770      	bx	lr
 800231a:	bf00      	nop

0800231c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop

08002320 <HAL_CAN_IRQHandler>:
{
 8002320:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002324:	6803      	ldr	r3, [r0, #0]
 8002326:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002328:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800232c:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800232e:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002332:	f8d3 9010 	ldr.w	r9, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002336:	f8d3 a018 	ldr.w	sl, [r3, #24]
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800233a:	f014 0501 	ands.w	r5, r4, #1
{
 800233e:	4606      	mov	r6, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002340:	d025      	beq.n	800238e <HAL_CAN_IRQHandler+0x6e>
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002342:	f017 0501 	ands.w	r5, r7, #1
 8002346:	f040 809f 	bne.w	8002488 <HAL_CAN_IRQHandler+0x168>
 800234a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800234e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002352:	05f8      	lsls	r0, r7, #23
 8002354:	d50d      	bpl.n	8002372 <HAL_CAN_IRQHandler+0x52>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002356:	6833      	ldr	r3, [r6, #0]
 8002358:	f44f 7080 	mov.w	r0, #256	; 0x100
 800235c:	6098      	str	r0, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800235e:	05bb      	lsls	r3, r7, #22
 8002360:	f100 80ca 	bmi.w	80024f8 <HAL_CAN_IRQHandler+0x1d8>
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002364:	0578      	lsls	r0, r7, #21
 8002366:	f100 80da 	bmi.w	800251e <HAL_CAN_IRQHandler+0x1fe>
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800236a:	053b      	lsls	r3, r7, #20
 800236c:	f140 80eb 	bpl.w	8002546 <HAL_CAN_IRQHandler+0x226>
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002370:	460d      	mov	r5, r1
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002372:	03f8      	lsls	r0, r7, #15
 8002374:	d50b      	bpl.n	800238e <HAL_CAN_IRQHandler+0x6e>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002376:	6833      	ldr	r3, [r6, #0]
 8002378:	f44f 3280 	mov.w	r2, #65536	; 0x10000
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800237c:	03b9      	lsls	r1, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800237e:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002380:	f100 80b6 	bmi.w	80024f0 <HAL_CAN_IRQHandler+0x1d0>
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002384:	037a      	lsls	r2, r7, #13
 8002386:	f140 80cc 	bpl.w	8002522 <HAL_CAN_IRQHandler+0x202>
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 800238a:	f445 4500 	orr.w	r5, r5, #32768	; 0x8000
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800238e:	0727      	lsls	r7, r4, #28
 8002390:	d502      	bpl.n	8002398 <HAL_CAN_IRQHandler+0x78>
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002392:	f01b 0f10 	tst.w	fp, #16
 8002396:	d171      	bne.n	800247c <HAL_CAN_IRQHandler+0x15c>
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002398:	0760      	lsls	r0, r4, #29
 800239a:	d503      	bpl.n	80023a4 <HAL_CAN_IRQHandler+0x84>
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800239c:	f01b 0f08 	tst.w	fp, #8
 80023a0:	f040 8082 	bne.w	80024a8 <HAL_CAN_IRQHandler+0x188>
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 80023a4:	07a1      	lsls	r1, r4, #30
 80023a6:	d504      	bpl.n	80023b2 <HAL_CAN_IRQHandler+0x92>
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80023a8:	6833      	ldr	r3, [r6, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	079a      	lsls	r2, r3, #30
 80023ae:	f040 8090 	bne.w	80024d2 <HAL_CAN_IRQHandler+0x1b2>
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80023b2:	0663      	lsls	r3, r4, #25
 80023b4:	d502      	bpl.n	80023bc <HAL_CAN_IRQHandler+0x9c>
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80023b6:	f019 0f10 	tst.w	r9, #16
 80023ba:	d159      	bne.n	8002470 <HAL_CAN_IRQHandler+0x150>
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80023bc:	06a7      	lsls	r7, r4, #26
 80023be:	d503      	bpl.n	80023c8 <HAL_CAN_IRQHandler+0xa8>
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80023c0:	f019 0f08 	tst.w	r9, #8
 80023c4:	f040 8089 	bne.w	80024da <HAL_CAN_IRQHandler+0x1ba>
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80023c8:	06e0      	lsls	r0, r4, #27
 80023ca:	d504      	bpl.n	80023d6 <HAL_CAN_IRQHandler+0xb6>
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80023cc:	6833      	ldr	r3, [r6, #0]
 80023ce:	691b      	ldr	r3, [r3, #16]
 80023d0:	0799      	lsls	r1, r3, #30
 80023d2:	f040 8089 	bne.w	80024e8 <HAL_CAN_IRQHandler+0x1c8>
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80023d6:	03a2      	lsls	r2, r4, #14
 80023d8:	d502      	bpl.n	80023e0 <HAL_CAN_IRQHandler+0xc0>
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80023da:	f018 0f10 	tst.w	r8, #16
 80023de:	d16a      	bne.n	80024b6 <HAL_CAN_IRQHandler+0x196>
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80023e0:	03e3      	lsls	r3, r4, #15
 80023e2:	d502      	bpl.n	80023ea <HAL_CAN_IRQHandler+0xca>
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80023e4:	f018 0f08 	tst.w	r8, #8
 80023e8:	d16c      	bne.n	80024c4 <HAL_CAN_IRQHandler+0x1a4>
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80023ea:	0427      	lsls	r7, r4, #16
 80023ec:	d505      	bpl.n	80023fa <HAL_CAN_IRQHandler+0xda>
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80023ee:	f018 0f04 	tst.w	r8, #4
 80023f2:	d10b      	bne.n	800240c <HAL_CAN_IRQHandler+0xec>
 80023f4:	6833      	ldr	r3, [r6, #0]
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80023f6:	2204      	movs	r2, #4
 80023f8:	605a      	str	r2, [r3, #4]
  if (errorcode != HAL_CAN_ERROR_NONE)
 80023fa:	b12d      	cbz	r5, 8002408 <HAL_CAN_IRQHandler+0xe8>
    hcan->ErrorCode |= errorcode;
 80023fc:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80023fe:	431d      	orrs	r5, r3
 8002400:	6275      	str	r5, [r6, #36]	; 0x24
    HAL_CAN_ErrorCallback(hcan);
 8002402:	4630      	mov	r0, r6
 8002404:	f7ff ff8a 	bl	800231c <HAL_CAN_ErrorCallback>
 8002408:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800240c:	05e0      	lsls	r0, r4, #23
 800240e:	d504      	bpl.n	800241a <HAL_CAN_IRQHandler+0xfa>
 8002410:	f01a 0f01 	tst.w	sl, #1
        errorcode |= HAL_CAN_ERROR_EWG;
 8002414:	bf18      	it	ne
 8002416:	f045 0501 	orrne.w	r5, r5, #1
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800241a:	05a1      	lsls	r1, r4, #22
 800241c:	d504      	bpl.n	8002428 <HAL_CAN_IRQHandler+0x108>
 800241e:	f01a 0f02 	tst.w	sl, #2
        errorcode |= HAL_CAN_ERROR_EPV;
 8002422:	bf18      	it	ne
 8002424:	f045 0502 	orrne.w	r5, r5, #2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002428:	0562      	lsls	r2, r4, #21
 800242a:	d504      	bpl.n	8002436 <HAL_CAN_IRQHandler+0x116>
 800242c:	f01a 0f04 	tst.w	sl, #4
        errorcode |= HAL_CAN_ERROR_BOF;
 8002430:	bf18      	it	ne
 8002432:	f045 0504 	orrne.w	r5, r5, #4
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002436:	0523      	lsls	r3, r4, #20
 8002438:	d5dc      	bpl.n	80023f4 <HAL_CAN_IRQHandler+0xd4>
 800243a:	f01a 0a70 	ands.w	sl, sl, #112	; 0x70
 800243e:	d0d9      	beq.n	80023f4 <HAL_CAN_IRQHandler+0xd4>
        switch (esrflags & CAN_ESR_LEC)
 8002440:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 8002444:	f000 808d 	beq.w	8002562 <HAL_CAN_IRQHandler+0x242>
 8002448:	d970      	bls.n	800252c <HAL_CAN_IRQHandler+0x20c>
 800244a:	f1ba 0f50 	cmp.w	sl, #80	; 0x50
 800244e:	f000 8085 	beq.w	800255c <HAL_CAN_IRQHandler+0x23c>
 8002452:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 8002456:	f000 8087 	beq.w	8002568 <HAL_CAN_IRQHandler+0x248>
 800245a:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 800245e:	d101      	bne.n	8002464 <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_BR;
 8002460:	f045 0540 	orr.w	r5, r5, #64	; 0x40
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002464:	6833      	ldr	r3, [r6, #0]
 8002466:	699a      	ldr	r2, [r3, #24]
 8002468:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800246c:	619a      	str	r2, [r3, #24]
 800246e:	e7c2      	b.n	80023f6 <HAL_CAN_IRQHandler+0xd6>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002470:	6833      	ldr	r3, [r6, #0]
 8002472:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002474:	f445 6580 	orr.w	r5, r5, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002478:	611a      	str	r2, [r3, #16]
 800247a:	e79f      	b.n	80023bc <HAL_CAN_IRQHandler+0x9c>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800247c:	6833      	ldr	r3, [r6, #0]
 800247e:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002480:	f445 7500 	orr.w	r5, r5, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002484:	60da      	str	r2, [r3, #12]
 8002486:	e787      	b.n	8002398 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002488:	2201      	movs	r2, #1
 800248a:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800248c:	07bb      	lsls	r3, r7, #30
 800248e:	d437      	bmi.n	8002500 <HAL_CAN_IRQHandler+0x1e0>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002490:	077d      	lsls	r5, r7, #29
 8002492:	d43d      	bmi.n	8002510 <HAL_CAN_IRQHandler+0x1f0>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002494:	f017 0508 	ands.w	r5, r7, #8
 8002498:	d059      	beq.n	800254e <HAL_CAN_IRQHandler+0x22e>
 800249a:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
 800249e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80024a2:	f44f 5580 	mov.w	r5, #4096	; 0x1000
 80024a6:	e754      	b.n	8002352 <HAL_CAN_IRQHandler+0x32>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80024a8:	6833      	ldr	r3, [r6, #0]
 80024aa:	2208      	movs	r2, #8
 80024ac:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 80024ae:	4630      	mov	r0, r6
 80024b0:	f7ff ff2a 	bl	8002308 <HAL_CAN_RxFifo0FullCallback>
 80024b4:	e776      	b.n	80023a4 <HAL_CAN_IRQHandler+0x84>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80024b6:	6833      	ldr	r3, [r6, #0]
 80024b8:	2210      	movs	r2, #16
 80024ba:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 80024bc:	4630      	mov	r0, r6
 80024be:	f7ff ff29 	bl	8002314 <HAL_CAN_SleepCallback>
 80024c2:	e78d      	b.n	80023e0 <HAL_CAN_IRQHandler+0xc0>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80024c4:	6833      	ldr	r3, [r6, #0]
 80024c6:	2208      	movs	r2, #8
 80024c8:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80024ca:	4630      	mov	r0, r6
 80024cc:	f7ff ff24 	bl	8002318 <HAL_CAN_WakeUpFromRxMsgCallback>
 80024d0:	e78b      	b.n	80023ea <HAL_CAN_IRQHandler+0xca>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80024d2:	4630      	mov	r0, r6
 80024d4:	f001 fce8 	bl	8003ea8 <HAL_CAN_RxFifo0MsgPendingCallback>
 80024d8:	e76b      	b.n	80023b2 <HAL_CAN_IRQHandler+0x92>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80024da:	6833      	ldr	r3, [r6, #0]
 80024dc:	2208      	movs	r2, #8
 80024de:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 80024e0:	4630      	mov	r0, r6
 80024e2:	f7ff ff15 	bl	8002310 <HAL_CAN_RxFifo1FullCallback>
 80024e6:	e76f      	b.n	80023c8 <HAL_CAN_IRQHandler+0xa8>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80024e8:	4630      	mov	r0, r6
 80024ea:	f7ff ff0f 	bl	800230c <HAL_CAN_RxFifo1MsgPendingCallback>
 80024ee:	e772      	b.n	80023d6 <HAL_CAN_IRQHandler+0xb6>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80024f0:	4630      	mov	r0, r6
 80024f2:	f7ff ff01 	bl	80022f8 <HAL_CAN_TxMailbox2CompleteCallback>
 80024f6:	e74a      	b.n	800238e <HAL_CAN_IRQHandler+0x6e>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80024f8:	4630      	mov	r0, r6
 80024fa:	f7ff fefb 	bl	80022f4 <HAL_CAN_TxMailbox1CompleteCallback>
 80024fe:	e738      	b.n	8002372 <HAL_CAN_IRQHandler+0x52>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002500:	f7ff fef6 	bl	80022f0 <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002504:	2500      	movs	r5, #0
 8002506:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800250a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800250e:	e720      	b.n	8002352 <HAL_CAN_IRQHandler+0x32>
 8002510:	f44f 4190 	mov.w	r1, #18432	; 0x4800
 8002514:	f44f 5220 	mov.w	r2, #10240	; 0x2800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002518:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800251c:	e719      	b.n	8002352 <HAL_CAN_IRQHandler+0x32>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800251e:	4615      	mov	r5, r2
 8002520:	e727      	b.n	8002372 <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002522:	033b      	lsls	r3, r7, #12
 8002524:	d50b      	bpl.n	800253e <HAL_CAN_IRQHandler+0x21e>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002526:	f445 3580 	orr.w	r5, r5, #65536	; 0x10000
 800252a:	e730      	b.n	800238e <HAL_CAN_IRQHandler+0x6e>
        switch (esrflags & CAN_ESR_LEC)
 800252c:	f1ba 0f10 	cmp.w	sl, #16
 8002530:	d01d      	beq.n	800256e <HAL_CAN_IRQHandler+0x24e>
 8002532:	f1ba 0f20 	cmp.w	sl, #32
 8002536:	d195      	bne.n	8002464 <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002538:	f045 0510 	orr.w	r5, r5, #16
            break;
 800253c:	e792      	b.n	8002464 <HAL_CAN_IRQHandler+0x144>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 800253e:	4630      	mov	r0, r6
 8002540:	f7ff fee0 	bl	8002304 <HAL_CAN_TxMailbox2AbortCallback>
 8002544:	e723      	b.n	800238e <HAL_CAN_IRQHandler+0x6e>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002546:	4630      	mov	r0, r6
 8002548:	f7ff feda 	bl	8002300 <HAL_CAN_TxMailbox1AbortCallback>
 800254c:	e711      	b.n	8002372 <HAL_CAN_IRQHandler+0x52>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800254e:	f7ff fed5 	bl	80022fc <HAL_CAN_TxMailbox0AbortCallback>
 8002552:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002556:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800255a:	e6fa      	b.n	8002352 <HAL_CAN_IRQHandler+0x32>
            errorcode |= HAL_CAN_ERROR_BD;
 800255c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
            break;
 8002560:	e780      	b.n	8002464 <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002562:	f045 0520 	orr.w	r5, r5, #32
            break;
 8002566:	e77d      	b.n	8002464 <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002568:	f445 7580 	orr.w	r5, r5, #256	; 0x100
            break;
 800256c:	e77a      	b.n	8002464 <HAL_CAN_IRQHandler+0x144>
            errorcode |= HAL_CAN_ERROR_STF;
 800256e:	f045 0508 	orr.w	r5, r5, #8
            break;
 8002572:	e777      	b.n	8002464 <HAL_CAN_IRQHandler+0x144>

08002574 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002574:	4a07      	ldr	r2, [pc, #28]	; (8002594 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8002576:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002578:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 800257c:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800257e:	0200      	lsls	r0, r0, #8
 8002580:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002584:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8002588:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 800258c:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800258e:	60d3      	str	r3, [r2, #12]
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	e000ed00 	.word	0xe000ed00

08002598 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002598:	4b18      	ldr	r3, [pc, #96]	; (80025fc <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800259a:	b470      	push	{r4, r5, r6}
 800259c:	68dc      	ldr	r4, [r3, #12]
 800259e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a2:	f1c4 0607 	rsb	r6, r4, #7
 80025a6:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025a8:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025ac:	bf28      	it	cs
 80025ae:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025b0:	2b06      	cmp	r3, #6
 80025b2:	d917      	bls.n	80025e4 <HAL_NVIC_SetPriority+0x4c>
 80025b4:	3c03      	subs	r4, #3
 80025b6:	2501      	movs	r5, #1
 80025b8:	40a5      	lsls	r5, r4
 80025ba:	3d01      	subs	r5, #1
 80025bc:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025be:	2301      	movs	r3, #1
 80025c0:	40b3      	lsls	r3, r6
 80025c2:	3b01      	subs	r3, #1
 80025c4:	4019      	ands	r1, r3
 80025c6:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 80025c8:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025ca:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) >= 0)
 80025ce:	db0c      	blt.n	80025ea <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025d0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80025d4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80025d8:	0109      	lsls	r1, r1, #4
 80025da:	b2c9      	uxtb	r1, r1
 80025dc:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80025e0:	bc70      	pop	{r4, r5, r6}
 80025e2:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025e4:	2200      	movs	r2, #0
 80025e6:	4614      	mov	r4, r2
 80025e8:	e7e9      	b.n	80025be <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ea:	4b05      	ldr	r3, [pc, #20]	; (8002600 <HAL_NVIC_SetPriority+0x68>)
 80025ec:	f000 000f 	and.w	r0, r0, #15
 80025f0:	0109      	lsls	r1, r1, #4
 80025f2:	4403      	add	r3, r0
 80025f4:	b2c9      	uxtb	r1, r1
 80025f6:	7619      	strb	r1, [r3, #24]
 80025f8:	bc70      	pop	{r4, r5, r6}
 80025fa:	4770      	bx	lr
 80025fc:	e000ed00 	.word	0xe000ed00
 8002600:	e000ecfc 	.word	0xe000ecfc

08002604 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002604:	2800      	cmp	r0, #0
 8002606:	db07      	blt.n	8002618 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002608:	f000 011f 	and.w	r1, r0, #31
 800260c:	2301      	movs	r3, #1
 800260e:	0940      	lsrs	r0, r0, #5
 8002610:	4a02      	ldr	r2, [pc, #8]	; (800261c <HAL_NVIC_EnableIRQ+0x18>)
 8002612:	408b      	lsls	r3, r1
 8002614:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8002618:	4770      	bx	lr
 800261a:	bf00      	nop
 800261c:	e000e100 	.word	0xe000e100

08002620 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002620:	3801      	subs	r0, #1
 8002622:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8002626:	d20e      	bcs.n	8002646 <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002628:	4b08      	ldr	r3, [pc, #32]	; (800264c <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800262a:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800262c:	4c08      	ldr	r4, [pc, #32]	; (8002650 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800262e:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002630:	20f0      	movs	r0, #240	; 0xf0
 8002632:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002636:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002638:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800263a:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800263c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800263e:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8002640:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002644:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002646:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	e000e010 	.word	0xe000e010
 8002650:	e000ed00 	.word	0xe000ed00

08002654 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002656:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 8002658:	f7ff fc10 	bl	8001e7c <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800265c:	2c00      	cmp	r4, #0
 800265e:	d073      	beq.n	8002748 <HAL_DMA_Init+0xf4>
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002660:	2202      	movs	r2, #2
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002662:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 8002664:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 8002668:	681a      	ldr	r2, [r3, #0]
  __HAL_UNLOCK(hdma);
 800266a:	2100      	movs	r1, #0
  __HAL_DMA_DISABLE(hdma);
 800266c:	f022 0201 	bic.w	r2, r2, #1
  __HAL_UNLOCK(hdma);
 8002670:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
 8002674:	4605      	mov	r5, r0
  __HAL_DMA_DISABLE(hdma);
 8002676:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002678:	e005      	b.n	8002686 <HAL_DMA_Init+0x32>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800267a:	f7ff fbff 	bl	8001e7c <HAL_GetTick>
 800267e:	1b40      	subs	r0, r0, r5
 8002680:	2805      	cmp	r0, #5
 8002682:	d83b      	bhi.n	80026fc <HAL_DMA_Init+0xa8>
 8002684:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002686:	681a      	ldr	r2, [r3, #0]
 8002688:	07d1      	lsls	r1, r2, #31
 800268a:	d4f6      	bmi.n	800267a <HAL_DMA_Init+0x26>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800268c:	68a7      	ldr	r7, [r4, #8]
 800268e:	6862      	ldr	r2, [r4, #4]
 8002690:	68e6      	ldr	r6, [r4, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002692:	6925      	ldr	r5, [r4, #16]
 8002694:	6961      	ldr	r1, [r4, #20]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002696:	69a0      	ldr	r0, [r4, #24]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002698:	433a      	orrs	r2, r7
 800269a:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800269c:	432a      	orrs	r2, r5
 800269e:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026a0:	69e1      	ldr	r1, [r4, #28]
          hdma->Init.Mode                | hdma->Init.Priority;
 80026a2:	6a25      	ldr	r5, [r4, #32]
  tmp = hdma->Instance->CR;
 80026a4:	681f      	ldr	r7, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026a6:	4e35      	ldr	r6, [pc, #212]	; (800277c <HAL_DMA_Init+0x128>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80026a8:	4302      	orrs	r2, r0
 80026aa:	430a      	orrs	r2, r1

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026ac:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hdma->Init.Mode                | hdma->Init.Priority;
 80026ae:	432a      	orrs	r2, r5
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80026b0:	403e      	ands	r6, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026b2:	2904      	cmp	r1, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80026b4:	ea42 0206 	orr.w	r2, r2, r6
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80026b8:	d027      	beq.n	800270a <HAL_DMA_Init+0xb6>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80026ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80026bc:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80026be:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80026c2:	4311      	orrs	r1, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80026c4:	b2da      	uxtb	r2, r3
 80026c6:	4d2e      	ldr	r5, [pc, #184]	; (8002780 <HAL_DMA_Init+0x12c>)
  hdma->Instance->FCR = tmp;
 80026c8:	6159      	str	r1, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80026ca:	3a10      	subs	r2, #16
 80026cc:	fba5 1202 	umull	r1, r2, r5, r2
 80026d0:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80026d2:	482c      	ldr	r0, [pc, #176]	; (8002784 <HAL_DMA_Init+0x130>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80026d4:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80026d8:	5c81      	ldrb	r1, [r0, r2]
 80026da:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80026dc:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 80026e0:	2a03      	cmp	r2, #3
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80026e2:	bf88      	it	hi
 80026e4:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026e6:	223f      	movs	r2, #63	; 0x3f
 80026e8:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 80026ea:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026ec:	2100      	movs	r1, #0
 80026ee:	65a3      	str	r3, [r4, #88]	; 0x58
  return HAL_OK;
 80026f0:	4608      	mov	r0, r1
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80026f2:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026f4:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 80026f6:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 80026fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026fe:	2220      	movs	r2, #32
 8002700:	6562      	str	r2, [r4, #84]	; 0x54
      return HAL_TIMEOUT;
 8002702:	4618      	mov	r0, r3
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002704:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 8002708:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800270a:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 800270c:	6b21      	ldr	r1, [r4, #48]	; 0x30
    tmp |= hdma->Init.FIFOThreshold;
 800270e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002710:	4329      	orrs	r1, r5
 8002712:	430a      	orrs	r2, r1
  hdma->Instance->CR = tmp;  
 8002714:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8002716:	695a      	ldr	r2, [r3, #20]
    tmp |= hdma->Init.FIFOThreshold;
 8002718:	f046 0104 	orr.w	r1, r6, #4
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800271c:	f022 0207 	bic.w	r2, r2, #7
    tmp |= hdma->Init.FIFOThreshold;
 8002720:	4311      	orrs	r1, r2
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002722:	2d00      	cmp	r5, #0
 8002724:	d0ce      	beq.n	80026c4 <HAL_DMA_Init+0x70>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002726:	b188      	cbz	r0, 800274c <HAL_DMA_Init+0xf8>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002728:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 800272c:	d018      	beq.n	8002760 <HAL_DMA_Init+0x10c>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800272e:	2e02      	cmp	r6, #2
 8002730:	d903      	bls.n	800273a <HAL_DMA_Init+0xe6>
 8002732:	2e03      	cmp	r6, #3
 8002734:	d1c6      	bne.n	80026c4 <HAL_DMA_Init+0x70>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002736:	01ea      	lsls	r2, r5, #7
 8002738:	d5c4      	bpl.n	80026c4 <HAL_DMA_Init+0x70>
        hdma->State = HAL_DMA_STATE_READY;
 800273a:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800273c:	2240      	movs	r2, #64	; 0x40
 800273e:	6562      	str	r2, [r4, #84]	; 0x54
        return HAL_ERROR; 
 8002740:	4618      	mov	r0, r3
        hdma->State = HAL_DMA_STATE_READY;
 8002742:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
}
 8002746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8002748:	2001      	movs	r0, #1
 800274a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    switch (tmp)
 800274c:	2e01      	cmp	r6, #1
 800274e:	d003      	beq.n	8002758 <HAL_DMA_Init+0x104>
 8002750:	d3f1      	bcc.n	8002736 <HAL_DMA_Init+0xe2>
 8002752:	2e02      	cmp	r6, #2
 8002754:	d1b6      	bne.n	80026c4 <HAL_DMA_Init+0x70>
 8002756:	e7ee      	b.n	8002736 <HAL_DMA_Init+0xe2>
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002758:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 800275c:	d1b2      	bne.n	80026c4 <HAL_DMA_Init+0x70>
 800275e:	e7ec      	b.n	800273a <HAL_DMA_Init+0xe6>
    switch (tmp)
 8002760:	2e03      	cmp	r6, #3
 8002762:	d8af      	bhi.n	80026c4 <HAL_DMA_Init+0x70>
 8002764:	a201      	add	r2, pc, #4	; (adr r2, 800276c <HAL_DMA_Init+0x118>)
 8002766:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
 800276a:	bf00      	nop
 800276c:	0800273b 	.word	0x0800273b
 8002770:	08002737 	.word	0x08002737
 8002774:	0800273b 	.word	0x0800273b
 8002778:	08002759 	.word	0x08002759
 800277c:	f010803f 	.word	0xf010803f
 8002780:	aaaaaaab 	.word	0xaaaaaaab
 8002784:	08008df0 	.word	0x08008df0

08002788 <HAL_DMA_IRQHandler>:
{
 8002788:	b5f0      	push	{r4, r5, r6, r7, lr}
 800278a:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 800278c:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800278e:	6d87      	ldr	r7, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 8002790:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002792:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 8002794:	683d      	ldr	r5, [r7, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002796:	4962      	ldr	r1, [pc, #392]	; (8002920 <HAL_DMA_IRQHandler+0x198>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002798:	2208      	movs	r2, #8
 800279a:	409a      	lsls	r2, r3
 800279c:	4215      	tst	r5, r2
{
 800279e:	4604      	mov	r4, r0
  uint32_t timeout = SystemCoreClock / 9600U;
 80027a0:	680e      	ldr	r6, [r1, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80027a2:	d003      	beq.n	80027ac <HAL_DMA_IRQHandler+0x24>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80027a4:	6801      	ldr	r1, [r0, #0]
 80027a6:	6808      	ldr	r0, [r1, #0]
 80027a8:	0740      	lsls	r0, r0, #29
 80027aa:	d476      	bmi.n	800289a <HAL_DMA_IRQHandler+0x112>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80027ac:	2201      	movs	r2, #1
 80027ae:	409a      	lsls	r2, r3
 80027b0:	4215      	tst	r5, r2
 80027b2:	d003      	beq.n	80027bc <HAL_DMA_IRQHandler+0x34>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80027b4:	6821      	ldr	r1, [r4, #0]
 80027b6:	6949      	ldr	r1, [r1, #20]
 80027b8:	0608      	lsls	r0, r1, #24
 80027ba:	d468      	bmi.n	800288e <HAL_DMA_IRQHandler+0x106>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80027bc:	2204      	movs	r2, #4
 80027be:	409a      	lsls	r2, r3
 80027c0:	4215      	tst	r5, r2
 80027c2:	d003      	beq.n	80027cc <HAL_DMA_IRQHandler+0x44>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80027c4:	6821      	ldr	r1, [r4, #0]
 80027c6:	6809      	ldr	r1, [r1, #0]
 80027c8:	0789      	lsls	r1, r1, #30
 80027ca:	d45a      	bmi.n	8002882 <HAL_DMA_IRQHandler+0xfa>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80027cc:	2210      	movs	r2, #16
 80027ce:	409a      	lsls	r2, r3
 80027d0:	4215      	tst	r5, r2
 80027d2:	d003      	beq.n	80027dc <HAL_DMA_IRQHandler+0x54>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80027d4:	6821      	ldr	r1, [r4, #0]
 80027d6:	6808      	ldr	r0, [r1, #0]
 80027d8:	0700      	lsls	r0, r0, #28
 80027da:	d43f      	bmi.n	800285c <HAL_DMA_IRQHandler+0xd4>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80027dc:	2220      	movs	r2, #32
 80027de:	409a      	lsls	r2, r3
 80027e0:	4215      	tst	r5, r2
 80027e2:	d003      	beq.n	80027ec <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80027e4:	6821      	ldr	r1, [r4, #0]
 80027e6:	6808      	ldr	r0, [r1, #0]
 80027e8:	06c0      	lsls	r0, r0, #27
 80027ea:	d425      	bmi.n	8002838 <HAL_DMA_IRQHandler+0xb0>
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80027ec:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80027ee:	b30b      	cbz	r3, 8002834 <HAL_DMA_IRQHandler+0xac>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80027f0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80027f2:	07da      	lsls	r2, r3, #31
 80027f4:	d51a      	bpl.n	800282c <HAL_DMA_IRQHandler+0xa4>
      hdma->State = HAL_DMA_STATE_ABORT;
 80027f6:	2305      	movs	r3, #5
      __HAL_DMA_DISABLE(hdma);
 80027f8:	6821      	ldr	r1, [r4, #0]
      hdma->State = HAL_DMA_STATE_ABORT;
 80027fa:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 80027fe:	680b      	ldr	r3, [r1, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002800:	4a48      	ldr	r2, [pc, #288]	; (8002924 <HAL_DMA_IRQHandler+0x19c>)
      __HAL_DMA_DISABLE(hdma);
 8002802:	f023 0301 	bic.w	r3, r3, #1
  uint32_t timeout = SystemCoreClock / 9600U;
 8002806:	fba2 0206 	umull	r0, r2, r2, r6
      __HAL_DMA_DISABLE(hdma);
 800280a:	600b      	str	r3, [r1, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 800280c:	0a92      	lsrs	r2, r2, #10
 800280e:	e002      	b.n	8002816 <HAL_DMA_IRQHandler+0x8e>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002810:	680b      	ldr	r3, [r1, #0]
 8002812:	07db      	lsls	r3, r3, #31
 8002814:	d504      	bpl.n	8002820 <HAL_DMA_IRQHandler+0x98>
        if (++count > timeout)
 8002816:	9b01      	ldr	r3, [sp, #4]
 8002818:	3301      	adds	r3, #1
 800281a:	429a      	cmp	r2, r3
 800281c:	9301      	str	r3, [sp, #4]
 800281e:	d2f7      	bcs.n	8002810 <HAL_DMA_IRQHandler+0x88>
      __HAL_UNLOCK(hdma);
 8002820:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 8002822:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8002824:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 8002828:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 800282c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800282e:	b10b      	cbz	r3, 8002834 <HAL_DMA_IRQHandler+0xac>
      hdma->XferErrorCallback(hdma);
 8002830:	4620      	mov	r0, r4
 8002832:	4798      	blx	r3
}
 8002834:	b003      	add	sp, #12
 8002836:	bdf0      	pop	{r4, r5, r6, r7, pc}
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002838:	60ba      	str	r2, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800283a:	f894 2035 	ldrb.w	r2, [r4, #53]	; 0x35
 800283e:	2a05      	cmp	r2, #5
 8002840:	d03b      	beq.n	80028ba <HAL_DMA_IRQHandler+0x132>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002842:	680b      	ldr	r3, [r1, #0]
 8002844:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002848:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800284a:	d054      	beq.n	80028f6 <HAL_DMA_IRQHandler+0x16e>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800284c:	0319      	lsls	r1, r3, #12
 800284e:	d55f      	bpl.n	8002910 <HAL_DMA_IRQHandler+0x188>
        if(hdma->XferCpltCallback != NULL)
 8002850:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002852:	2b00      	cmp	r3, #0
 8002854:	d0ca      	beq.n	80027ec <HAL_DMA_IRQHandler+0x64>
          hdma->XferCpltCallback(hdma);
 8002856:	4620      	mov	r0, r4
 8002858:	4798      	blx	r3
 800285a:	e7c7      	b.n	80027ec <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800285c:	60ba      	str	r2, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800285e:	680a      	ldr	r2, [r1, #0]
 8002860:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002864:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002866:	d122      	bne.n	80028ae <HAL_DMA_IRQHandler+0x126>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002868:	05d2      	lsls	r2, r2, #23
 800286a:	d403      	bmi.n	8002874 <HAL_DMA_IRQHandler+0xec>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800286c:	680a      	ldr	r2, [r1, #0]
 800286e:	f022 0208 	bic.w	r2, r2, #8
 8002872:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8002874:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002876:	2a00      	cmp	r2, #0
 8002878:	d0b0      	beq.n	80027dc <HAL_DMA_IRQHandler+0x54>
          hdma->XferHalfCpltCallback(hdma);
 800287a:	4620      	mov	r0, r4
 800287c:	4790      	blx	r2
 800287e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002880:	e7ac      	b.n	80027dc <HAL_DMA_IRQHandler+0x54>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002882:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002884:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002886:	f042 0204 	orr.w	r2, r2, #4
 800288a:	6562      	str	r2, [r4, #84]	; 0x54
 800288c:	e79e      	b.n	80027cc <HAL_DMA_IRQHandler+0x44>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800288e:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002890:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8002892:	f042 0202 	orr.w	r2, r2, #2
 8002896:	6562      	str	r2, [r4, #84]	; 0x54
 8002898:	e790      	b.n	80027bc <HAL_DMA_IRQHandler+0x34>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800289a:	6808      	ldr	r0, [r1, #0]
 800289c:	f020 0004 	bic.w	r0, r0, #4
 80028a0:	6008      	str	r0, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80028a2:	60ba      	str	r2, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80028a4:	6d62      	ldr	r2, [r4, #84]	; 0x54
 80028a6:	f042 0201 	orr.w	r2, r2, #1
 80028aa:	6562      	str	r2, [r4, #84]	; 0x54
 80028ac:	e77e      	b.n	80027ac <HAL_DMA_IRQHandler+0x24>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028ae:	0311      	lsls	r1, r2, #12
 80028b0:	d5e0      	bpl.n	8002874 <HAL_DMA_IRQHandler+0xec>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80028b2:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80028b4:	2a00      	cmp	r2, #0
 80028b6:	d1e0      	bne.n	800287a <HAL_DMA_IRQHandler+0xf2>
 80028b8:	e790      	b.n	80027dc <HAL_DMA_IRQHandler+0x54>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028ba:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028bc:	6c20      	ldr	r0, [r4, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80028be:	f022 0216 	bic.w	r2, r2, #22
 80028c2:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80028c4:	694a      	ldr	r2, [r1, #20]
 80028c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80028ca:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80028cc:	b320      	cbz	r0, 8002918 <HAL_DMA_IRQHandler+0x190>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028ce:	680a      	ldr	r2, [r1, #0]
 80028d0:	f022 0208 	bic.w	r2, r2, #8
 80028d4:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028d6:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 80028d8:	6d21      	ldr	r1, [r4, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028da:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 80028de:	2000      	movs	r0, #0
        hdma->State = HAL_DMA_STATE_READY;
 80028e0:	2201      	movs	r2, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028e2:	60bb      	str	r3, [r7, #8]
        __HAL_UNLOCK(hdma);
 80028e4:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 80028e8:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 80028ec:	2900      	cmp	r1, #0
 80028ee:	d0a1      	beq.n	8002834 <HAL_DMA_IRQHandler+0xac>
          hdma->XferAbortCallback(hdma);
 80028f0:	4620      	mov	r0, r4
 80028f2:	4788      	blx	r1
 80028f4:	e79e      	b.n	8002834 <HAL_DMA_IRQHandler+0xac>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028f6:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 80028fa:	d1a9      	bne.n	8002850 <HAL_DMA_IRQHandler+0xc8>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80028fc:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 80028fe:	2001      	movs	r0, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002900:	f022 0210 	bic.w	r2, r2, #16
 8002904:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 8002906:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 800290a:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
 800290e:	e79f      	b.n	8002850 <HAL_DMA_IRQHandler+0xc8>
          if(hdma->XferM1CpltCallback != NULL)
 8002910:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002912:	2b00      	cmp	r3, #0
 8002914:	d19f      	bne.n	8002856 <HAL_DMA_IRQHandler+0xce>
 8002916:	e769      	b.n	80027ec <HAL_DMA_IRQHandler+0x64>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002918:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 800291a:	2a00      	cmp	r2, #0
 800291c:	d1d7      	bne.n	80028ce <HAL_DMA_IRQHandler+0x146>
 800291e:	e7da      	b.n	80028d6 <HAL_DMA_IRQHandler+0x14e>
 8002920:	20000008 	.word	0x20000008
 8002924:	1b4e81b5 	.word	0x1b4e81b5

08002928 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800292c:	f8d1 c000 	ldr.w	ip, [r1]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002930:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 8002b30 <HAL_GPIO_Init+0x208>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002934:	f8df e1fc 	ldr.w	lr, [pc, #508]	; 8002b34 <HAL_GPIO_Init+0x20c>
{
 8002938:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
 800293a:	2500      	movs	r5, #0
 800293c:	e003      	b.n	8002946 <HAL_GPIO_Init+0x1e>
 800293e:	3501      	adds	r5, #1
 8002940:	2d10      	cmp	r5, #16
 8002942:	f000 8093 	beq.w	8002a6c <HAL_GPIO_Init+0x144>
    ioposition = 0x01U << position;
 8002946:	2301      	movs	r3, #1
 8002948:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800294a:	ea03 020c 	and.w	r2, r3, ip
    if(iocurrent == ioposition)
 800294e:	4293      	cmp	r3, r2
 8002950:	d1f5      	bne.n	800293e <HAL_GPIO_Init+0x16>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002952:	684e      	ldr	r6, [r1, #4]
 8002954:	f026 0a10 	bic.w	sl, r6, #16
 8002958:	f1ba 0f02 	cmp.w	sl, #2
 800295c:	f000 8089 	beq.w	8002a72 <HAL_GPIO_Init+0x14a>
 8002960:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002964:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 8002966:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800296a:	fa04 f409 	lsl.w	r4, r4, r9
 800296e:	43e4      	mvns	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002970:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002974:	ea0b 0b04 	and.w	fp, fp, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002978:	fa07 f709 	lsl.w	r7, r7, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800297c:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002980:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002984:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 8002988:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800298a:	f240 8098 	bls.w	8002abe <HAL_GPIO_Init+0x196>
      temp = GPIOx->PUPDR;
 800298e:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002990:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002992:	403c      	ands	r4, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002994:	fa03 f309 	lsl.w	r3, r3, r9
 8002998:	4323      	orrs	r3, r4
      GPIOx->PUPDR = temp;
 800299a:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800299c:	00f3      	lsls	r3, r6, #3
 800299e:	d5ce      	bpl.n	800293e <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029a0:	f04f 0900 	mov.w	r9, #0
 80029a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80029a8:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 80029ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029b0:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
 80029b4:	f8d8 4044 	ldr.w	r4, [r8, #68]	; 0x44
 80029b8:	f025 0303 	bic.w	r3, r5, #3
 80029bc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80029c0:	f404 4480 	and.w	r4, r4, #16384	; 0x4000
 80029c4:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 80029c8:	9401      	str	r4, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029ca:	f005 0403 	and.w	r4, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80029ce:	9f01      	ldr	r7, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 80029d0:	f8d3 a008 	ldr.w	sl, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80029d4:	00a4      	lsls	r4, r4, #2
 80029d6:	270f      	movs	r7, #15
 80029d8:	40a7      	lsls	r7, r4
 80029da:	ea2a 0a07 	bic.w	sl, sl, r7
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029de:	4f4e      	ldr	r7, [pc, #312]	; (8002b18 <HAL_GPIO_Init+0x1f0>)
 80029e0:	42b8      	cmp	r0, r7
 80029e2:	d01a      	beq.n	8002a1a <HAL_GPIO_Init+0xf2>
 80029e4:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 80029e8:	42b8      	cmp	r0, r7
 80029ea:	d07b      	beq.n	8002ae4 <HAL_GPIO_Init+0x1bc>
 80029ec:	4f4b      	ldr	r7, [pc, #300]	; (8002b1c <HAL_GPIO_Init+0x1f4>)
 80029ee:	42b8      	cmp	r0, r7
 80029f0:	d07d      	beq.n	8002aee <HAL_GPIO_Init+0x1c6>
 80029f2:	4f4b      	ldr	r7, [pc, #300]	; (8002b20 <HAL_GPIO_Init+0x1f8>)
 80029f4:	42b8      	cmp	r0, r7
 80029f6:	d07f      	beq.n	8002af8 <HAL_GPIO_Init+0x1d0>
 80029f8:	4f4a      	ldr	r7, [pc, #296]	; (8002b24 <HAL_GPIO_Init+0x1fc>)
 80029fa:	42b8      	cmp	r0, r7
 80029fc:	f000 8081 	beq.w	8002b02 <HAL_GPIO_Init+0x1da>
 8002a00:	4f49      	ldr	r7, [pc, #292]	; (8002b28 <HAL_GPIO_Init+0x200>)
 8002a02:	42b8      	cmp	r0, r7
 8002a04:	f000 8082 	beq.w	8002b0c <HAL_GPIO_Init+0x1e4>
 8002a08:	4f48      	ldr	r7, [pc, #288]	; (8002b2c <HAL_GPIO_Init+0x204>)
 8002a0a:	42b8      	cmp	r0, r7
 8002a0c:	bf0c      	ite	eq
 8002a0e:	f04f 0906 	moveq.w	r9, #6
 8002a12:	f04f 0907 	movne.w	r9, #7
 8002a16:	fa09 f904 	lsl.w	r9, r9, r4
 8002a1a:	ea4a 0709 	orr.w	r7, sl, r9
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a1e:	609f      	str	r7, [r3, #8]
        temp = EXTI->IMR;
 8002a20:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 8002a24:	43d4      	mvns	r4, r2
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a26:	03f7      	lsls	r7, r6, #15
        temp &= ~((uint32_t)iocurrent);
 8002a28:	bf54      	ite	pl
 8002a2a:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002a2c:	4313      	orrmi	r3, r2
        }
        EXTI->IMR = temp;
 8002a2e:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8002a32:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a36:	03b7      	lsls	r7, r6, #14
        temp &= ~((uint32_t)iocurrent);
 8002a38:	bf54      	ite	pl
 8002a3a:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002a3c:	4313      	orrmi	r3, r2
        }
        EXTI->EMR = temp;
 8002a3e:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a42:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a46:	02f7      	lsls	r7, r6, #11
        temp &= ~((uint32_t)iocurrent);
 8002a48:	bf54      	ite	pl
 8002a4a:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002a4c:	4313      	orrmi	r3, r2
        }
        EXTI->RTSR = temp;
 8002a4e:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 8002a52:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a56:	02b6      	lsls	r6, r6, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a58:	f105 0501 	add.w	r5, r5, #1
        temp &= ~((uint32_t)iocurrent);
 8002a5c:	bf54      	ite	pl
 8002a5e:	4023      	andpl	r3, r4
        {
          temp |= iocurrent;
 8002a60:	4313      	orrmi	r3, r2
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a62:	2d10      	cmp	r5, #16
        }
        EXTI->FTSR = temp;
 8002a64:	f8ce 300c 	str.w	r3, [lr, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a68:	f47f af6d 	bne.w	8002946 <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8002a6c:	b003      	add	sp, #12
 8002a6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->AFR[position >> 3U];
 8002a72:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 8002a76:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a7a:	f005 0707 	and.w	r7, r5, #7
        temp = GPIOx->AFR[position >> 3U];
 8002a7e:	f8d9 4020 	ldr.w	r4, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a82:	00bf      	lsls	r7, r7, #2
 8002a84:	f04f 0b0f 	mov.w	fp, #15
 8002a88:	fa0b fb07 	lsl.w	fp, fp, r7
 8002a8c:	ea24 0a0b 	bic.w	sl, r4, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a90:	690c      	ldr	r4, [r1, #16]
 8002a92:	40bc      	lsls	r4, r7
 8002a94:	ea44 040a 	orr.w	r4, r4, sl
        GPIOx->AFR[position >> 3U] = temp;
 8002a98:	f8c9 4020 	str.w	r4, [r9, #32]
 8002a9c:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002aa0:	2403      	movs	r4, #3
      temp = GPIOx->MODER;
 8002aa2:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002aa6:	fa04 f409 	lsl.w	r4, r4, r9
 8002aaa:	43e4      	mvns	r4, r4
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002aac:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ab0:	ea04 0a0a 	and.w	sl, r4, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ab4:	fa07 f709 	lsl.w	r7, r7, r9
 8002ab8:	ea47 070a 	orr.w	r7, r7, sl
      GPIOx->MODER = temp;
 8002abc:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 8002abe:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ac0:	ea07 0a04 	and.w	sl, r7, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002ac4:	68cf      	ldr	r7, [r1, #12]
 8002ac6:	fa07 f709 	lsl.w	r7, r7, r9
 8002aca:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 8002ace:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8002ad0:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002ad4:	f3c6 1700 	ubfx	r7, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ad8:	ea2a 0303 	bic.w	r3, sl, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002adc:	40af      	lsls	r7, r5
 8002ade:	431f      	orrs	r7, r3
        GPIOx->OTYPER = temp;
 8002ae0:	6047      	str	r7, [r0, #4]
 8002ae2:	e754      	b.n	800298e <HAL_GPIO_Init+0x66>
 8002ae4:	f04f 0901 	mov.w	r9, #1
 8002ae8:	fa09 f904 	lsl.w	r9, r9, r4
 8002aec:	e795      	b.n	8002a1a <HAL_GPIO_Init+0xf2>
 8002aee:	f04f 0902 	mov.w	r9, #2
 8002af2:	fa09 f904 	lsl.w	r9, r9, r4
 8002af6:	e790      	b.n	8002a1a <HAL_GPIO_Init+0xf2>
 8002af8:	f04f 0903 	mov.w	r9, #3
 8002afc:	fa09 f904 	lsl.w	r9, r9, r4
 8002b00:	e78b      	b.n	8002a1a <HAL_GPIO_Init+0xf2>
 8002b02:	f04f 0904 	mov.w	r9, #4
 8002b06:	fa09 f904 	lsl.w	r9, r9, r4
 8002b0a:	e786      	b.n	8002a1a <HAL_GPIO_Init+0xf2>
 8002b0c:	f04f 0905 	mov.w	r9, #5
 8002b10:	fa09 f904 	lsl.w	r9, r9, r4
 8002b14:	e781      	b.n	8002a1a <HAL_GPIO_Init+0xf2>
 8002b16:	bf00      	nop
 8002b18:	40020000 	.word	0x40020000
 8002b1c:	40020800 	.word	0x40020800
 8002b20:	40020c00 	.word	0x40020c00
 8002b24:	40021000 	.word	0x40021000
 8002b28:	40021400 	.word	0x40021400
 8002b2c:	40021800 	.word	0x40021800
 8002b30:	40023800 	.word	0x40023800
 8002b34:	40013c00 	.word	0x40013c00

08002b38 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b38:	b902      	cbnz	r2, 8002b3c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b3a:	0409      	lsls	r1, r1, #16
 8002b3c:	6181      	str	r1, [r0, #24]
 8002b3e:	4770      	bx	lr

08002b40 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002b40:	6943      	ldr	r3, [r0, #20]
 8002b42:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002b46:	bf08      	it	eq
 8002b48:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b4a:	6181      	str	r1, [r0, #24]
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop

08002b50 <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b50:	2800      	cmp	r0, #0
 8002b52:	f000 80a9 	beq.w	8002ca8 <HAL_I2C_Init+0x158>
{
 8002b56:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b58:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002b5c:	4604      	mov	r4, r0
 8002b5e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	f000 808b 	beq.w	8002c7e <HAL_I2C_Init+0x12e>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b68:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b6a:	2324      	movs	r3, #36	; 0x24
 8002b6c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002b70:	6813      	ldr	r3, [r2, #0]
 8002b72:	f023 0301 	bic.w	r3, r3, #1
 8002b76:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b78:	f000 f93c 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b7c:	6861      	ldr	r1, [r4, #4]
 8002b7e:	4b4b      	ldr	r3, [pc, #300]	; (8002cac <HAL_I2C_Init+0x15c>)
 8002b80:	4299      	cmp	r1, r3
 8002b82:	d84b      	bhi.n	8002c1c <HAL_I2C_Init+0xcc>
 8002b84:	4b4a      	ldr	r3, [pc, #296]	; (8002cb0 <HAL_I2C_Init+0x160>)
 8002b86:	4298      	cmp	r0, r3
 8002b88:	d977      	bls.n	8002c7a <HAL_I2C_Init+0x12a>
  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b8a:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002b8c:	4b49      	ldr	r3, [pc, #292]	; (8002cb4 <HAL_I2C_Init+0x164>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b8e:	6855      	ldr	r5, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 8002b90:	fba3 6300 	umull	r6, r3, r3, r0
 8002b94:	0c9b      	lsrs	r3, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b96:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002b9a:	431d      	orrs	r5, r3
 8002b9c:	6055      	str	r5, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b9e:	6a15      	ldr	r5, [r2, #32]
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002ba6:	432b      	orrs	r3, r5
 8002ba8:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002baa:	69d5      	ldr	r5, [r2, #28]
 8002bac:	0049      	lsls	r1, r1, #1
 8002bae:	3801      	subs	r0, #1
 8002bb0:	fbb0 f0f1 	udiv	r0, r0, r1
 8002bb4:	3001      	adds	r0, #1
 8002bb6:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8002bba:	f425 454f 	bic.w	r5, r5, #52992	; 0xcf00
 8002bbe:	2804      	cmp	r0, #4
 8002bc0:	bf38      	it	cc
 8002bc2:	2004      	movcc	r0, #4
 8002bc4:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8002bc8:	4328      	orrs	r0, r5
 8002bca:	61d0      	str	r0, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002bcc:	6815      	ldr	r5, [r2, #0]
 8002bce:	69e0      	ldr	r0, [r4, #28]
 8002bd0:	6a26      	ldr	r6, [r4, #32]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002bd2:	6921      	ldr	r1, [r4, #16]
 8002bd4:	68e7      	ldr	r7, [r4, #12]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002bd6:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002bd8:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 8002bdc:	4330      	orrs	r0, r6
 8002bde:	4328      	orrs	r0, r5
 8002be0:	6010      	str	r0, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002be2:	6890      	ldr	r0, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002be4:	69a5      	ldr	r5, [r4, #24]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002be6:	f420 4003 	bic.w	r0, r0, #33536	; 0x8300
 8002bea:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 8002bee:	4339      	orrs	r1, r7
 8002bf0:	4301      	orrs	r1, r0
 8002bf2:	6091      	str	r1, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002bf4:	68d1      	ldr	r1, [r2, #12]
 8002bf6:	432b      	orrs	r3, r5
 8002bf8:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002bfc:	430b      	orrs	r3, r1
 8002bfe:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002c00:	6811      	ldr	r1, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c02:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 8002c04:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 8002c08:	2520      	movs	r5, #32
  __HAL_I2C_ENABLE(hi2c);
 8002c0a:	6011      	str	r1, [r2, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
 8002c0c:	4618      	mov	r0, r3
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c0e:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c10:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c14:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c16:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  return HAL_OK;
 8002c1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c1c:	4b26      	ldr	r3, [pc, #152]	; (8002cb8 <HAL_I2C_Init+0x168>)
 8002c1e:	4298      	cmp	r0, r3
 8002c20:	d92b      	bls.n	8002c7a <HAL_I2C_Init+0x12a>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c22:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 8002c24:	4b23      	ldr	r3, [pc, #140]	; (8002cb4 <HAL_I2C_Init+0x164>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c26:	6857      	ldr	r7, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c28:	f8df e090 	ldr.w	lr, [pc, #144]	; 8002cbc <HAL_I2C_Init+0x16c>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c2c:	68a6      	ldr	r6, [r4, #8]
  freqrange = I2C_FREQRANGE(pclk1);
 8002c2e:	fba3 5300 	umull	r5, r3, r3, r0
 8002c32:	0c9d      	lsrs	r5, r3, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c34:	f027 073f 	bic.w	r7, r7, #63	; 0x3f
 8002c38:	432f      	orrs	r7, r5
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c3a:	f44f 7396 	mov.w	r3, #300	; 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c3e:	6057      	str	r7, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c40:	fb03 f305 	mul.w	r3, r3, r5
 8002c44:	fbae 5303 	umull	r5, r3, lr, r3
 8002c48:	6a15      	ldr	r5, [r2, #32]
 8002c4a:	099b      	lsrs	r3, r3, #6
 8002c4c:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002c50:	3301      	adds	r3, #1
 8002c52:	432b      	orrs	r3, r5
 8002c54:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c56:	69d5      	ldr	r5, [r2, #28]
 8002c58:	f425 454f 	bic.w	r5, r5, #52992	; 0xcf00
 8002c5c:	f025 05ff 	bic.w	r5, r5, #255	; 0xff
 8002c60:	b996      	cbnz	r6, 8002c88 <HAL_I2C_Init+0x138>
 8002c62:	1e43      	subs	r3, r0, #1
 8002c64:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8002c68:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c6c:	3301      	adds	r3, #1
 8002c6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c72:	b1bb      	cbz	r3, 8002ca4 <HAL_I2C_Init+0x154>
 8002c74:	f443 4000 	orr.w	r0, r3, #32768	; 0x8000
 8002c78:	e7a6      	b.n	8002bc8 <HAL_I2C_Init+0x78>
    return HAL_ERROR;
 8002c7a:	2001      	movs	r0, #1
 8002c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002c7e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8002c82:	f001 fb33 	bl	80042ec <HAL_I2C_MspInit>
 8002c86:	e76f      	b.n	8002b68 <HAL_I2C_Init+0x18>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c88:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8002c8c:	eb03 0183 	add.w	r1, r3, r3, lsl #2
 8002c90:	1e43      	subs	r3, r0, #1
 8002c92:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c96:	3301      	adds	r3, #1
 8002c98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c9c:	b113      	cbz	r3, 8002ca4 <HAL_I2C_Init+0x154>
 8002c9e:	f443 4040 	orr.w	r0, r3, #49152	; 0xc000
 8002ca2:	e791      	b.n	8002bc8 <HAL_I2C_Init+0x78>
 8002ca4:	2001      	movs	r0, #1
 8002ca6:	e78f      	b.n	8002bc8 <HAL_I2C_Init+0x78>
    return HAL_ERROR;
 8002ca8:	2001      	movs	r0, #1
}
 8002caa:	4770      	bx	lr
 8002cac:	000186a0 	.word	0x000186a0
 8002cb0:	001e847f 	.word	0x001e847f
 8002cb4:	431bde83 	.word	0x431bde83
 8002cb8:	003d08ff 	.word	0x003d08ff
 8002cbc:	10624dd3 	.word	0x10624dd3

08002cc0 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002cc0:	b160      	cbz	r0, 8002cdc <HAL_RCC_ClockConfig+0x1c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cc2:	4a48      	ldr	r2, [pc, #288]	; (8002de4 <HAL_RCC_ClockConfig+0x124>)
 8002cc4:	6813      	ldr	r3, [r2, #0]
 8002cc6:	f003 030f 	and.w	r3, r3, #15
 8002cca:	428b      	cmp	r3, r1
 8002ccc:	d208      	bcs.n	8002ce0 <HAL_RCC_ClockConfig+0x20>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cce:	b2cb      	uxtb	r3, r1
 8002cd0:	7013      	strb	r3, [r2, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cd2:	6813      	ldr	r3, [r2, #0]
 8002cd4:	f003 030f 	and.w	r3, r3, #15
 8002cd8:	4299      	cmp	r1, r3
 8002cda:	d001      	beq.n	8002ce0 <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 8002cdc:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);

  return HAL_OK;
}
 8002cde:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce0:	6803      	ldr	r3, [r0, #0]
{
 8002ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce6:	079d      	lsls	r5, r3, #30
 8002ce8:	d514      	bpl.n	8002d14 <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cea:	075c      	lsls	r4, r3, #29
 8002cec:	d504      	bpl.n	8002cf8 <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cee:	4c3e      	ldr	r4, [pc, #248]	; (8002de8 <HAL_RCC_ClockConfig+0x128>)
 8002cf0:	68a2      	ldr	r2, [r4, #8]
 8002cf2:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8002cf6:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002cf8:	071a      	lsls	r2, r3, #28
 8002cfa:	d504      	bpl.n	8002d06 <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002cfc:	4c3a      	ldr	r4, [pc, #232]	; (8002de8 <HAL_RCC_ClockConfig+0x128>)
 8002cfe:	68a2      	ldr	r2, [r4, #8]
 8002d00:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8002d04:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d06:	4c38      	ldr	r4, [pc, #224]	; (8002de8 <HAL_RCC_ClockConfig+0x128>)
 8002d08:	6885      	ldr	r5, [r0, #8]
 8002d0a:	68a2      	ldr	r2, [r4, #8]
 8002d0c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8002d10:	432a      	orrs	r2, r5
 8002d12:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d14:	07df      	lsls	r7, r3, #31
 8002d16:	4604      	mov	r4, r0
 8002d18:	460d      	mov	r5, r1
 8002d1a:	d522      	bpl.n	8002d62 <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d1c:	6842      	ldr	r2, [r0, #4]
 8002d1e:	2a01      	cmp	r2, #1
 8002d20:	d05b      	beq.n	8002dda <HAL_RCC_ClockConfig+0x11a>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d22:	1e93      	subs	r3, r2, #2
 8002d24:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d26:	4b30      	ldr	r3, [pc, #192]	; (8002de8 <HAL_RCC_ClockConfig+0x128>)
 8002d28:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d2a:	d950      	bls.n	8002dce <HAL_RCC_ClockConfig+0x10e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d2c:	0799      	lsls	r1, r3, #30
 8002d2e:	d525      	bpl.n	8002d7c <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d30:	4e2d      	ldr	r6, [pc, #180]	; (8002de8 <HAL_RCC_ClockConfig+0x128>)
 8002d32:	68b3      	ldr	r3, [r6, #8]
 8002d34:	f023 0303 	bic.w	r3, r3, #3
 8002d38:	4313      	orrs	r3, r2
 8002d3a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8002d3c:	f7ff f89e 	bl	8001e7c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d40:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002d44:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d46:	e005      	b.n	8002d54 <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d48:	f7ff f898 	bl	8001e7c <HAL_GetTick>
 8002d4c:	eba0 0008 	sub.w	r0, r0, r8
 8002d50:	42b8      	cmp	r0, r7
 8002d52:	d83f      	bhi.n	8002dd4 <HAL_RCC_ClockConfig+0x114>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d54:	68b3      	ldr	r3, [r6, #8]
 8002d56:	6862      	ldr	r2, [r4, #4]
 8002d58:	f003 030c 	and.w	r3, r3, #12
 8002d5c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002d60:	d1f2      	bne.n	8002d48 <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002d62:	4a20      	ldr	r2, [pc, #128]	; (8002de4 <HAL_RCC_ClockConfig+0x124>)
 8002d64:	6813      	ldr	r3, [r2, #0]
 8002d66:	f003 030f 	and.w	r3, r3, #15
 8002d6a:	429d      	cmp	r5, r3
 8002d6c:	d209      	bcs.n	8002d82 <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d6e:	b2eb      	uxtb	r3, r5
 8002d70:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d72:	6813      	ldr	r3, [r2, #0]
 8002d74:	f003 030f 	and.w	r3, r3, #15
 8002d78:	429d      	cmp	r5, r3
 8002d7a:	d002      	beq.n	8002d82 <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 8002d7c:	2001      	movs	r0, #1
 8002d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d82:	6823      	ldr	r3, [r4, #0]
 8002d84:	075a      	lsls	r2, r3, #29
 8002d86:	d506      	bpl.n	8002d96 <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002d88:	4917      	ldr	r1, [pc, #92]	; (8002de8 <HAL_RCC_ClockConfig+0x128>)
 8002d8a:	68e0      	ldr	r0, [r4, #12]
 8002d8c:	688a      	ldr	r2, [r1, #8]
 8002d8e:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8002d92:	4302      	orrs	r2, r0
 8002d94:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d96:	071b      	lsls	r3, r3, #28
 8002d98:	d507      	bpl.n	8002daa <HAL_RCC_ClockConfig+0xea>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002d9a:	4a13      	ldr	r2, [pc, #76]	; (8002de8 <HAL_RCC_ClockConfig+0x128>)
 8002d9c:	6921      	ldr	r1, [r4, #16]
 8002d9e:	6893      	ldr	r3, [r2, #8]
 8002da0:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8002da4:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002da8:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002daa:	f000 f843 	bl	8002e34 <HAL_RCC_GetSysClockFreq>
 8002dae:	4b0e      	ldr	r3, [pc, #56]	; (8002de8 <HAL_RCC_ClockConfig+0x128>)
 8002db0:	490e      	ldr	r1, [pc, #56]	; (8002dec <HAL_RCC_ClockConfig+0x12c>)
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	4a0e      	ldr	r2, [pc, #56]	; (8002df0 <HAL_RCC_ClockConfig+0x130>)
 8002db6:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002dba:	5ccb      	ldrb	r3, [r1, r3]
 8002dbc:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (TICK_INT_PRIORITY);
 8002dc0:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002dc2:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002dc4:	f7ff f810 	bl	8001de8 <HAL_InitTick>
  return HAL_OK;
 8002dc8:	2000      	movs	r0, #0
 8002dca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dce:	0198      	lsls	r0, r3, #6
 8002dd0:	d4ae      	bmi.n	8002d30 <HAL_RCC_ClockConfig+0x70>
 8002dd2:	e7d3      	b.n	8002d7c <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 8002dd4:	2003      	movs	r0, #3
}
 8002dd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dda:	4b03      	ldr	r3, [pc, #12]	; (8002de8 <HAL_RCC_ClockConfig+0x128>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	039e      	lsls	r6, r3, #14
 8002de0:	d4a6      	bmi.n	8002d30 <HAL_RCC_ClockConfig+0x70>
 8002de2:	e7cb      	b.n	8002d7c <HAL_RCC_ClockConfig+0xbc>
 8002de4:	40023c00 	.word	0x40023c00
 8002de8:	40023800 	.word	0x40023800
 8002dec:	08008ecc 	.word	0x08008ecc
 8002df0:	20000008 	.word	0x20000008

08002df4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002df4:	4b04      	ldr	r3, [pc, #16]	; (8002e08 <HAL_RCC_GetPCLK1Freq+0x14>)
 8002df6:	4a05      	ldr	r2, [pc, #20]	; (8002e0c <HAL_RCC_GetPCLK1Freq+0x18>)
 8002df8:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8002dfa:	4905      	ldr	r1, [pc, #20]	; (8002e10 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002dfc:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002e00:	6808      	ldr	r0, [r1, #0]
 8002e02:	5cd3      	ldrb	r3, [r2, r3]
}
 8002e04:	40d8      	lsrs	r0, r3
 8002e06:	4770      	bx	lr
 8002e08:	40023800 	.word	0x40023800
 8002e0c:	08008edc 	.word	0x08008edc
 8002e10:	20000008 	.word	0x20000008

08002e14 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002e14:	4b04      	ldr	r3, [pc, #16]	; (8002e28 <HAL_RCC_GetPCLK2Freq+0x14>)
 8002e16:	4a05      	ldr	r2, [pc, #20]	; (8002e2c <HAL_RCC_GetPCLK2Freq+0x18>)
 8002e18:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8002e1a:	4905      	ldr	r1, [pc, #20]	; (8002e30 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002e1c:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002e20:	6808      	ldr	r0, [r1, #0]
 8002e22:	5cd3      	ldrb	r3, [r2, r3]
}
 8002e24:	40d8      	lsrs	r0, r3
 8002e26:	4770      	bx	lr
 8002e28:	40023800 	.word	0x40023800
 8002e2c:	08008edc 	.word	0x08008edc
 8002e30:	20000008 	.word	0x20000008

08002e34 <HAL_RCC_GetSysClockFreq>:
  uint32_t pllp = 0U;
  uint32_t pllr = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e34:	4928      	ldr	r1, [pc, #160]	; (8002ed8 <HAL_RCC_GetSysClockFreq+0xa4>)
{
 8002e36:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e38:	688b      	ldr	r3, [r1, #8]
 8002e3a:	f003 030c 	and.w	r3, r3, #12
 8002e3e:	2b08      	cmp	r3, #8
 8002e40:	d007      	beq.n	8002e52 <HAL_RCC_GetSysClockFreq+0x1e>
 8002e42:	2b0c      	cmp	r3, #12
 8002e44:	d01d      	beq.n	8002e82 <HAL_RCC_GetSysClockFreq+0x4e>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002e46:	4a25      	ldr	r2, [pc, #148]	; (8002edc <HAL_RCC_GetSysClockFreq+0xa8>)
 8002e48:	4825      	ldr	r0, [pc, #148]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0xac>)
 8002e4a:	2b04      	cmp	r3, #4
 8002e4c:	bf18      	it	ne
 8002e4e:	4610      	movne	r0, r2
 8002e50:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e52:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e54:	684b      	ldr	r3, [r1, #4]
 8002e56:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e5a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e5e:	d130      	bne.n	8002ec2 <HAL_RCC_GetSysClockFreq+0x8e>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e60:	6849      	ldr	r1, [r1, #4]
 8002e62:	481e      	ldr	r0, [pc, #120]	; (8002edc <HAL_RCC_GetSysClockFreq+0xa8>)
 8002e64:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002e68:	fba1 0100 	umull	r0, r1, r1, r0
 8002e6c:	f7fd feb8 	bl	8000be0 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002e70:	4b19      	ldr	r3, [pc, #100]	; (8002ed8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8002e78:	3301      	adds	r3, #1
 8002e7a:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8002e7c:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 8002e80:	bd08      	pop	{r3, pc}
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e82:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e84:	684b      	ldr	r3, [r1, #4]
 8002e86:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002e8a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002e8e:	d10e      	bne.n	8002eae <HAL_RCC_GetSysClockFreq+0x7a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e90:	6849      	ldr	r1, [r1, #4]
 8002e92:	4812      	ldr	r0, [pc, #72]	; (8002edc <HAL_RCC_GetSysClockFreq+0xa8>)
 8002e94:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8002e98:	fba1 0100 	umull	r0, r1, r1, r0
 8002e9c:	f7fd fea0 	bl	8000be0 <__aeabi_uldivmod>
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002ea0:	4b0d      	ldr	r3, [pc, #52]	; (8002ed8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f3c3 7302 	ubfx	r3, r3, #28, #3

      sysclockfreq = pllvco/pllr;
 8002ea8:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8002eac:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eae:	684b      	ldr	r3, [r1, #4]
 8002eb0:	480b      	ldr	r0, [pc, #44]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0xac>)
 8002eb2:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002eb6:	fba3 0100 	umull	r0, r1, r3, r0
 8002eba:	2300      	movs	r3, #0
 8002ebc:	f7fd fe90 	bl	8000be0 <__aeabi_uldivmod>
 8002ec0:	e7ee      	b.n	8002ea0 <HAL_RCC_GetSysClockFreq+0x6c>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ec2:	684b      	ldr	r3, [r1, #4]
 8002ec4:	4806      	ldr	r0, [pc, #24]	; (8002ee0 <HAL_RCC_GetSysClockFreq+0xac>)
 8002ec6:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8002eca:	fba3 0100 	umull	r0, r1, r3, r0
 8002ece:	2300      	movs	r3, #0
 8002ed0:	f7fd fe86 	bl	8000be0 <__aeabi_uldivmod>
 8002ed4:	e7cc      	b.n	8002e70 <HAL_RCC_GetSysClockFreq+0x3c>
 8002ed6:	bf00      	nop
 8002ed8:	40023800 	.word	0x40023800
 8002edc:	00f42400 	.word	0x00f42400
 8002ee0:	007a1200 	.word	0x007a1200

08002ee4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ee4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t tickstart = 0U;

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ee8:	6803      	ldr	r3, [r0, #0]
 8002eea:	07da      	lsls	r2, r3, #31
{
 8002eec:	b082      	sub	sp, #8
 8002eee:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ef0:	d536      	bpl.n	8002f60 <HAL_RCC_OscConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002ef2:	49aa      	ldr	r1, [pc, #680]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
 8002ef4:	688a      	ldr	r2, [r1, #8]
 8002ef6:	f002 020c 	and.w	r2, r2, #12
 8002efa:	2a04      	cmp	r2, #4
 8002efc:	f000 80d6 	beq.w	80030ac <HAL_RCC_OscConfig+0x1c8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002f00:	688a      	ldr	r2, [r1, #8]
 8002f02:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002f06:	2a08      	cmp	r2, #8
 8002f08:	f000 80cc 	beq.w	80030a4 <HAL_RCC_OscConfig+0x1c0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f0c:	49a3      	ldr	r1, [pc, #652]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
 8002f0e:	688a      	ldr	r2, [r1, #8]
 8002f10:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002f14:	2a0c      	cmp	r2, #12
 8002f16:	f000 8158 	beq.w	80031ca <HAL_RCC_OscConfig+0x2e6>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f1a:	6863      	ldr	r3, [r4, #4]
 8002f1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f20:	f000 8105 	beq.w	800312e <HAL_RCC_OscConfig+0x24a>
 8002f24:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f28:	f000 816b 	beq.w	8003202 <HAL_RCC_OscConfig+0x31e>
 8002f2c:	4d9b      	ldr	r5, [pc, #620]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
 8002f2e:	682a      	ldr	r2, [r5, #0]
 8002f30:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002f34:	602a      	str	r2, [r5, #0]
 8002f36:	682a      	ldr	r2, [r5, #0]
 8002f38:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002f3c:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	f040 80fa 	bne.w	8003138 <HAL_RCC_OscConfig+0x254>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f44:	f7fe ff9a 	bl	8001e7c <HAL_GetTick>
 8002f48:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f4a:	e005      	b.n	8002f58 <HAL_RCC_OscConfig+0x74>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f4c:	f7fe ff96 	bl	8001e7c <HAL_GetTick>
 8002f50:	1b80      	subs	r0, r0, r6
 8002f52:	2864      	cmp	r0, #100	; 0x64
 8002f54:	f200 810e 	bhi.w	8003174 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f58:	682b      	ldr	r3, [r5, #0]
 8002f5a:	0399      	lsls	r1, r3, #14
 8002f5c:	d4f6      	bmi.n	8002f4c <HAL_RCC_OscConfig+0x68>
 8002f5e:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f60:	079a      	lsls	r2, r3, #30
 8002f62:	d52f      	bpl.n	8002fc4 <HAL_RCC_OscConfig+0xe0>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002f64:	4a8d      	ldr	r2, [pc, #564]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
 8002f66:	6891      	ldr	r1, [r2, #8]
 8002f68:	f011 0f0c 	tst.w	r1, #12
 8002f6c:	f000 80ac 	beq.w	80030c8 <HAL_RCC_OscConfig+0x1e4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002f70:	6891      	ldr	r1, [r2, #8]
 8002f72:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002f76:	2908      	cmp	r1, #8
 8002f78:	f000 80a2 	beq.w	80030c0 <HAL_RCC_OscConfig+0x1dc>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002f7c:	4987      	ldr	r1, [pc, #540]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
 8002f7e:	688a      	ldr	r2, [r1, #8]
 8002f80:	f002 020c 	and.w	r2, r2, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002f84:	2a0c      	cmp	r2, #12
 8002f86:	f000 8177 	beq.w	8003278 <HAL_RCC_OscConfig+0x394>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002f8a:	68e3      	ldr	r3, [r4, #12]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 8121 	beq.w	80031d4 <HAL_RCC_OscConfig+0x2f0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f92:	4b83      	ldr	r3, [pc, #524]	; (80031a0 <HAL_RCC_OscConfig+0x2bc>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f94:	4d81      	ldr	r5, [pc, #516]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
        __HAL_RCC_HSI_ENABLE();
 8002f96:	2201      	movs	r2, #1
 8002f98:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002f9a:	f7fe ff6f 	bl	8001e7c <HAL_GetTick>
 8002f9e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fa0:	e005      	b.n	8002fae <HAL_RCC_OscConfig+0xca>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002fa2:	f7fe ff6b 	bl	8001e7c <HAL_GetTick>
 8002fa6:	1b80      	subs	r0, r0, r6
 8002fa8:	2802      	cmp	r0, #2
 8002faa:	f200 80e3 	bhi.w	8003174 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002fae:	682b      	ldr	r3, [r5, #0]
 8002fb0:	0798      	lsls	r0, r3, #30
 8002fb2:	d5f6      	bpl.n	8002fa2 <HAL_RCC_OscConfig+0xbe>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fb4:	682b      	ldr	r3, [r5, #0]
 8002fb6:	6922      	ldr	r2, [r4, #16]
 8002fb8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002fbc:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002fc0:	602b      	str	r3, [r5, #0]
 8002fc2:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fc4:	071a      	lsls	r2, r3, #28
 8002fc6:	d515      	bpl.n	8002ff4 <HAL_RCC_OscConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002fc8:	6963      	ldr	r3, [r4, #20]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	f000 8087 	beq.w	80030de <HAL_RCC_OscConfig+0x1fa>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fd0:	4b74      	ldr	r3, [pc, #464]	; (80031a4 <HAL_RCC_OscConfig+0x2c0>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fd2:	4d72      	ldr	r5, [pc, #456]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
      __HAL_RCC_LSI_ENABLE();
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002fd8:	f7fe ff50 	bl	8001e7c <HAL_GetTick>
 8002fdc:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fde:	e005      	b.n	8002fec <HAL_RCC_OscConfig+0x108>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002fe0:	f7fe ff4c 	bl	8001e7c <HAL_GetTick>
 8002fe4:	1b80      	subs	r0, r0, r6
 8002fe6:	2802      	cmp	r0, #2
 8002fe8:	f200 80c4 	bhi.w	8003174 <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002fec:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8002fee:	079b      	lsls	r3, r3, #30
 8002ff0:	d5f6      	bpl.n	8002fe0 <HAL_RCC_OscConfig+0xfc>
 8002ff2:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ff4:	0758      	lsls	r0, r3, #29
 8002ff6:	d420      	bmi.n	800303a <HAL_RCC_OscConfig+0x156>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ff8:	69a3      	ldr	r3, [r4, #24]
 8002ffa:	b1d3      	cbz	r3, 8003032 <HAL_RCC_OscConfig+0x14e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ffc:	4d67      	ldr	r5, [pc, #412]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
 8002ffe:	68aa      	ldr	r2, [r5, #8]
 8003000:	f002 020c 	and.w	r2, r2, #12
 8003004:	2a08      	cmp	r2, #8
 8003006:	d066      	beq.n	80030d6 <HAL_RCC_OscConfig+0x1f2>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003008:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800300a:	4b67      	ldr	r3, [pc, #412]	; (80031a8 <HAL_RCC_OscConfig+0x2c4>)
 800300c:	f04f 0200 	mov.w	r2, #0
 8003010:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003012:	f000 8100 	beq.w	8003216 <HAL_RCC_OscConfig+0x332>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003016:	f7fe ff31 	bl	8001e7c <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800301a:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 800301c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800301e:	e005      	b.n	800302c <HAL_RCC_OscConfig+0x148>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003020:	f7fe ff2c 	bl	8001e7c <HAL_GetTick>
 8003024:	1b40      	subs	r0, r0, r5
 8003026:	2802      	cmp	r0, #2
 8003028:	f200 80a4 	bhi.w	8003174 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800302c:	6823      	ldr	r3, [r4, #0]
 800302e:	019b      	lsls	r3, r3, #6
 8003030:	d4f6      	bmi.n	8003020 <HAL_RCC_OscConfig+0x13c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8003032:	2000      	movs	r0, #0
}
 8003034:	b002      	add	sp, #8
 8003036:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800303a:	4a58      	ldr	r2, [pc, #352]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
 800303c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800303e:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8003042:	d068      	beq.n	8003116 <HAL_RCC_OscConfig+0x232>
    FlagStatus       pwrclkchanged = RESET;
 8003044:	2600      	movs	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003046:	4d59      	ldr	r5, [pc, #356]	; (80031ac <HAL_RCC_OscConfig+0x2c8>)
 8003048:	682b      	ldr	r3, [r5, #0]
 800304a:	05d9      	lsls	r1, r3, #23
 800304c:	f140 8082 	bpl.w	8003154 <HAL_RCC_OscConfig+0x270>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003050:	68a3      	ldr	r3, [r4, #8]
 8003052:	2b01      	cmp	r3, #1
 8003054:	f000 80cf 	beq.w	80031f6 <HAL_RCC_OscConfig+0x312>
 8003058:	2b05      	cmp	r3, #5
 800305a:	f000 808f 	beq.w	800317c <HAL_RCC_OscConfig+0x298>
 800305e:	4d4f      	ldr	r5, [pc, #316]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
 8003060:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8003062:	f022 0201 	bic.w	r2, r2, #1
 8003066:	672a      	str	r2, [r5, #112]	; 0x70
 8003068:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800306a:	f022 0204 	bic.w	r2, r2, #4
 800306e:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003070:	2b00      	cmp	r3, #0
 8003072:	f040 808c 	bne.w	800318e <HAL_RCC_OscConfig+0x2aa>
      tickstart = HAL_GetTick();
 8003076:	f7fe ff01 	bl	8001e7c <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800307a:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800307e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003080:	e005      	b.n	800308e <HAL_RCC_OscConfig+0x1aa>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003082:	f7fe fefb 	bl	8001e7c <HAL_GetTick>
 8003086:	eba0 0008 	sub.w	r0, r0, r8
 800308a:	42b8      	cmp	r0, r7
 800308c:	d872      	bhi.n	8003174 <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800308e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8003090:	0798      	lsls	r0, r3, #30
 8003092:	d4f6      	bmi.n	8003082 <HAL_RCC_OscConfig+0x19e>
    if(pwrclkchanged == SET)
 8003094:	2e00      	cmp	r6, #0
 8003096:	d0af      	beq.n	8002ff8 <HAL_RCC_OscConfig+0x114>
      __HAL_RCC_PWR_CLK_DISABLE();
 8003098:	4a40      	ldr	r2, [pc, #256]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
 800309a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800309c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030a0:	6413      	str	r3, [r2, #64]	; 0x40
 80030a2:	e7a9      	b.n	8002ff8 <HAL_RCC_OscConfig+0x114>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80030a4:	684a      	ldr	r2, [r1, #4]
 80030a6:	0257      	lsls	r7, r2, #9
 80030a8:	f57f af30 	bpl.w	8002f0c <HAL_RCC_OscConfig+0x28>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030ac:	4a3b      	ldr	r2, [pc, #236]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
 80030ae:	6812      	ldr	r2, [r2, #0]
 80030b0:	0395      	lsls	r5, r2, #14
 80030b2:	f57f af55 	bpl.w	8002f60 <HAL_RCC_OscConfig+0x7c>
 80030b6:	6862      	ldr	r2, [r4, #4]
 80030b8:	2a00      	cmp	r2, #0
 80030ba:	f47f af51 	bne.w	8002f60 <HAL_RCC_OscConfig+0x7c>
 80030be:	e00a      	b.n	80030d6 <HAL_RCC_OscConfig+0x1f2>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80030c0:	6852      	ldr	r2, [r2, #4]
 80030c2:	0257      	lsls	r7, r2, #9
 80030c4:	f53f af5a 	bmi.w	8002f7c <HAL_RCC_OscConfig+0x98>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030c8:	4a34      	ldr	r2, [pc, #208]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
 80030ca:	6812      	ldr	r2, [r2, #0]
 80030cc:	0795      	lsls	r5, r2, #30
 80030ce:	d516      	bpl.n	80030fe <HAL_RCC_OscConfig+0x21a>
 80030d0:	68e2      	ldr	r2, [r4, #12]
 80030d2:	2a01      	cmp	r2, #1
 80030d4:	d013      	beq.n	80030fe <HAL_RCC_OscConfig+0x21a>
        return HAL_ERROR;
 80030d6:	2001      	movs	r0, #1
}
 80030d8:	b002      	add	sp, #8
 80030da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 80030de:	4a31      	ldr	r2, [pc, #196]	; (80031a4 <HAL_RCC_OscConfig+0x2c0>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030e0:	4d2e      	ldr	r5, [pc, #184]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
      __HAL_RCC_LSI_DISABLE();
 80030e2:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80030e4:	f7fe feca 	bl	8001e7c <HAL_GetTick>
 80030e8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030ea:	e004      	b.n	80030f6 <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030ec:	f7fe fec6 	bl	8001e7c <HAL_GetTick>
 80030f0:	1b80      	subs	r0, r0, r6
 80030f2:	2802      	cmp	r0, #2
 80030f4:	d83e      	bhi.n	8003174 <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030f6:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80030f8:	079f      	lsls	r7, r3, #30
 80030fa:	d4f7      	bmi.n	80030ec <HAL_RCC_OscConfig+0x208>
 80030fc:	e779      	b.n	8002ff2 <HAL_RCC_OscConfig+0x10e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030fe:	4927      	ldr	r1, [pc, #156]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
 8003100:	6920      	ldr	r0, [r4, #16]
 8003102:	680a      	ldr	r2, [r1, #0]
 8003104:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8003108:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 800310c:	600a      	str	r2, [r1, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800310e:	071a      	lsls	r2, r3, #28
 8003110:	f57f af70 	bpl.w	8002ff4 <HAL_RCC_OscConfig+0x110>
 8003114:	e758      	b.n	8002fc8 <HAL_RCC_OscConfig+0xe4>
      __HAL_RCC_PWR_CLK_ENABLE();
 8003116:	9301      	str	r3, [sp, #4]
 8003118:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800311a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800311e:	6413      	str	r3, [r2, #64]	; 0x40
 8003120:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8003122:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003126:	9301      	str	r3, [sp, #4]
 8003128:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800312a:	2601      	movs	r6, #1
 800312c:	e78b      	b.n	8003046 <HAL_RCC_OscConfig+0x162>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800312e:	4a1b      	ldr	r2, [pc, #108]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
 8003130:	6813      	ldr	r3, [r2, #0]
 8003132:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003136:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8003138:	f7fe fea0 	bl	8001e7c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800313c:	4d17      	ldr	r5, [pc, #92]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
        tickstart = HAL_GetTick();
 800313e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003140:	e004      	b.n	800314c <HAL_RCC_OscConfig+0x268>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003142:	f7fe fe9b 	bl	8001e7c <HAL_GetTick>
 8003146:	1b80      	subs	r0, r0, r6
 8003148:	2864      	cmp	r0, #100	; 0x64
 800314a:	d813      	bhi.n	8003174 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800314c:	682b      	ldr	r3, [r5, #0]
 800314e:	0398      	lsls	r0, r3, #14
 8003150:	d5f7      	bpl.n	8003142 <HAL_RCC_OscConfig+0x25e>
 8003152:	e704      	b.n	8002f5e <HAL_RCC_OscConfig+0x7a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003154:	682b      	ldr	r3, [r5, #0]
 8003156:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800315a:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 800315c:	f7fe fe8e 	bl	8001e7c <HAL_GetTick>
 8003160:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003162:	682b      	ldr	r3, [r5, #0]
 8003164:	05da      	lsls	r2, r3, #23
 8003166:	f53f af73 	bmi.w	8003050 <HAL_RCC_OscConfig+0x16c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800316a:	f7fe fe87 	bl	8001e7c <HAL_GetTick>
 800316e:	1bc0      	subs	r0, r0, r7
 8003170:	2802      	cmp	r0, #2
 8003172:	d9f6      	bls.n	8003162 <HAL_RCC_OscConfig+0x27e>
            return HAL_TIMEOUT;
 8003174:	2003      	movs	r0, #3
}
 8003176:	b002      	add	sp, #8
 8003178:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800317c:	4b07      	ldr	r3, [pc, #28]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
 800317e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003180:	f042 0204 	orr.w	r2, r2, #4
 8003184:	671a      	str	r2, [r3, #112]	; 0x70
 8003186:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003188:	f042 0201 	orr.w	r2, r2, #1
 800318c:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 800318e:	f7fe fe75 	bl	8001e7c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003192:	4d02      	ldr	r5, [pc, #8]	; (800319c <HAL_RCC_OscConfig+0x2b8>)
      tickstart = HAL_GetTick();
 8003194:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003196:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800319a:	e00f      	b.n	80031bc <HAL_RCC_OscConfig+0x2d8>
 800319c:	40023800 	.word	0x40023800
 80031a0:	42470000 	.word	0x42470000
 80031a4:	42470e80 	.word	0x42470e80
 80031a8:	42470060 	.word	0x42470060
 80031ac:	40007000 	.word	0x40007000
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031b0:	f7fe fe64 	bl	8001e7c <HAL_GetTick>
 80031b4:	eba0 0008 	sub.w	r0, r0, r8
 80031b8:	42b8      	cmp	r0, r7
 80031ba:	d8db      	bhi.n	8003174 <HAL_RCC_OscConfig+0x290>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031bc:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80031be:	079b      	lsls	r3, r3, #30
 80031c0:	d5f6      	bpl.n	80031b0 <HAL_RCC_OscConfig+0x2cc>
    if(pwrclkchanged == SET)
 80031c2:	2e00      	cmp	r6, #0
 80031c4:	f43f af18 	beq.w	8002ff8 <HAL_RCC_OscConfig+0x114>
 80031c8:	e766      	b.n	8003098 <HAL_RCC_OscConfig+0x1b4>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80031ca:	684a      	ldr	r2, [r1, #4]
 80031cc:	0256      	lsls	r6, r2, #9
 80031ce:	f57f aea4 	bpl.w	8002f1a <HAL_RCC_OscConfig+0x36>
 80031d2:	e76b      	b.n	80030ac <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_HSI_DISABLE();
 80031d4:	4a2b      	ldr	r2, [pc, #172]	; (8003284 <HAL_RCC_OscConfig+0x3a0>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031d6:	4d2c      	ldr	r5, [pc, #176]	; (8003288 <HAL_RCC_OscConfig+0x3a4>)
        __HAL_RCC_HSI_DISABLE();
 80031d8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80031da:	f7fe fe4f 	bl	8001e7c <HAL_GetTick>
 80031de:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031e0:	e004      	b.n	80031ec <HAL_RCC_OscConfig+0x308>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031e2:	f7fe fe4b 	bl	8001e7c <HAL_GetTick>
 80031e6:	1b80      	subs	r0, r0, r6
 80031e8:	2802      	cmp	r0, #2
 80031ea:	d8c3      	bhi.n	8003174 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031ec:	682b      	ldr	r3, [r5, #0]
 80031ee:	0799      	lsls	r1, r3, #30
 80031f0:	d4f7      	bmi.n	80031e2 <HAL_RCC_OscConfig+0x2fe>
 80031f2:	6823      	ldr	r3, [r4, #0]
 80031f4:	e6e6      	b.n	8002fc4 <HAL_RCC_OscConfig+0xe0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031f6:	4a24      	ldr	r2, [pc, #144]	; (8003288 <HAL_RCC_OscConfig+0x3a4>)
 80031f8:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80031fa:	f043 0301 	orr.w	r3, r3, #1
 80031fe:	6713      	str	r3, [r2, #112]	; 0x70
 8003200:	e7c5      	b.n	800318e <HAL_RCC_OscConfig+0x2aa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003202:	4b21      	ldr	r3, [pc, #132]	; (8003288 <HAL_RCC_OscConfig+0x3a4>)
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800320a:	601a      	str	r2, [r3, #0]
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003212:	601a      	str	r2, [r3, #0]
 8003214:	e790      	b.n	8003138 <HAL_RCC_OscConfig+0x254>
        tickstart = HAL_GetTick();
 8003216:	f7fe fe31 	bl	8001e7c <HAL_GetTick>
 800321a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800321c:	e004      	b.n	8003228 <HAL_RCC_OscConfig+0x344>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800321e:	f7fe fe2d 	bl	8001e7c <HAL_GetTick>
 8003222:	1b80      	subs	r0, r0, r6
 8003224:	2802      	cmp	r0, #2
 8003226:	d8a5      	bhi.n	8003174 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003228:	682b      	ldr	r3, [r5, #0]
 800322a:	0199      	lsls	r1, r3, #6
 800322c:	d4f7      	bmi.n	800321e <HAL_RCC_OscConfig+0x33a>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800322e:	69e3      	ldr	r3, [r4, #28]
 8003230:	f8d4 e020 	ldr.w	lr, [r4, #32]
 8003234:	6a67      	ldr	r7, [r4, #36]	; 0x24
 8003236:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003238:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800323a:	6b20      	ldr	r0, [r4, #48]	; 0x30
        __HAL_RCC_PLL_ENABLE();
 800323c:	4913      	ldr	r1, [pc, #76]	; (800328c <HAL_RCC_OscConfig+0x3a8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800323e:	4c12      	ldr	r4, [pc, #72]	; (8003288 <HAL_RCC_OscConfig+0x3a4>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003240:	ea43 030e 	orr.w	r3, r3, lr
 8003244:	ea43 1387 	orr.w	r3, r3, r7, lsl #6
 8003248:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 800324c:	0852      	lsrs	r2, r2, #1
 800324e:	ea43 7300 	orr.w	r3, r3, r0, lsl #28
 8003252:	3a01      	subs	r2, #1
 8003254:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8003258:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800325a:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 800325c:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 800325e:	f7fe fe0d 	bl	8001e7c <HAL_GetTick>
 8003262:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003264:	e004      	b.n	8003270 <HAL_RCC_OscConfig+0x38c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003266:	f7fe fe09 	bl	8001e7c <HAL_GetTick>
 800326a:	1b40      	subs	r0, r0, r5
 800326c:	2802      	cmp	r0, #2
 800326e:	d881      	bhi.n	8003174 <HAL_RCC_OscConfig+0x290>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003270:	6823      	ldr	r3, [r4, #0]
 8003272:	019a      	lsls	r2, r3, #6
 8003274:	d5f7      	bpl.n	8003266 <HAL_RCC_OscConfig+0x382>
 8003276:	e6dc      	b.n	8003032 <HAL_RCC_OscConfig+0x14e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003278:	684a      	ldr	r2, [r1, #4]
 800327a:	0256      	lsls	r6, r2, #9
 800327c:	f53f ae85 	bmi.w	8002f8a <HAL_RCC_OscConfig+0xa6>
 8003280:	e722      	b.n	80030c8 <HAL_RCC_OscConfig+0x1e4>
 8003282:	bf00      	nop
 8003284:	42470000 	.word	0x42470000
 8003288:	40023800 	.word	0x40023800
 800328c:	42470060 	.word	0x42470060

08003290 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003290:	2800      	cmp	r0, #0
 8003292:	f000 8098 	beq.w	80033c6 <HAL_TIM_Base_Init+0x136>
{
 8003296:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003298:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800329c:	4604      	mov	r4, r0
 800329e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d066      	beq.n	8003374 <HAL_TIM_Base_Init+0xe4>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032a6:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032a8:	4948      	ldr	r1, [pc, #288]	; (80033cc <HAL_TIM_Base_Init+0x13c>)
  htim->State = HAL_TIM_STATE_BUSY;
 80032aa:	2202      	movs	r2, #2
 80032ac:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032b0:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 80032b2:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80032b4:	d063      	beq.n	800337e <HAL_TIM_Base_Init+0xee>
 80032b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032ba:	d072      	beq.n	80033a2 <HAL_TIM_Base_Init+0x112>
 80032bc:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 80032c0:	428b      	cmp	r3, r1
 80032c2:	d02d      	beq.n	8003320 <HAL_TIM_Base_Init+0x90>
 80032c4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80032c8:	428b      	cmp	r3, r1
 80032ca:	d029      	beq.n	8003320 <HAL_TIM_Base_Init+0x90>
 80032cc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80032d0:	428b      	cmp	r3, r1
 80032d2:	d025      	beq.n	8003320 <HAL_TIM_Base_Init+0x90>
 80032d4:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 80032d8:	428b      	cmp	r3, r1
 80032da:	d021      	beq.n	8003320 <HAL_TIM_Base_Init+0x90>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032dc:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 80032e0:	428b      	cmp	r3, r1
 80032e2:	d039      	beq.n	8003358 <HAL_TIM_Base_Init+0xc8>
 80032e4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80032e8:	428b      	cmp	r3, r1
 80032ea:	d035      	beq.n	8003358 <HAL_TIM_Base_Init+0xc8>
 80032ec:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80032f0:	428b      	cmp	r3, r1
 80032f2:	d031      	beq.n	8003358 <HAL_TIM_Base_Init+0xc8>
 80032f4:	f5a1 3198 	sub.w	r1, r1, #77824	; 0x13000
 80032f8:	428b      	cmp	r3, r1
 80032fa:	d02d      	beq.n	8003358 <HAL_TIM_Base_Init+0xc8>
 80032fc:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003300:	428b      	cmp	r3, r1
 8003302:	d029      	beq.n	8003358 <HAL_TIM_Base_Init+0xc8>
 8003304:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003308:	428b      	cmp	r3, r1
 800330a:	d025      	beq.n	8003358 <HAL_TIM_Base_Init+0xc8>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800330c:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800330e:	68e0      	ldr	r0, [r4, #12]

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003310:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003312:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003316:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8003318:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800331a:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800331c:	6299      	str	r1, [r3, #40]	; 0x28
 800331e:	e015      	b.n	800334c <HAL_TIM_Base_Init+0xbc>
    tmpcr1 |= Structure->CounterMode;
 8003320:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003322:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003324:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003326:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8003328:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800332a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800332e:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003330:	f422 7240 	bic.w	r2, r2, #768	; 0x300

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003334:	4926      	ldr	r1, [pc, #152]	; (80033d0 <HAL_TIM_Base_Init+0x140>)
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003336:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003338:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800333c:	4302      	orrs	r2, r0
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800333e:	428b      	cmp	r3, r1
  TIMx->CR1 = tmpcr1;
 8003340:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003342:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003344:	629d      	str	r5, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003346:	d101      	bne.n	800334c <HAL_TIM_Base_Init+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003348:	6962      	ldr	r2, [r4, #20]
 800334a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800334c:	2201      	movs	r2, #1
 800334e:	615a      	str	r2, [r3, #20]
  return HAL_OK;
 8003350:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8003352:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  return HAL_OK;
 8003356:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003358:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800335a:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800335c:	68e5      	ldr	r5, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800335e:	6861      	ldr	r1, [r4, #4]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003360:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003364:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003366:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800336a:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 800336c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800336e:	62dd      	str	r5, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003370:	6299      	str	r1, [r3, #40]	; 0x28
 8003372:	e7eb      	b.n	800334c <HAL_TIM_Base_Init+0xbc>
    htim->Lock = HAL_UNLOCKED;
 8003374:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8003378:	f001 fe32 	bl	8004fe0 <HAL_TIM_Base_MspInit>
 800337c:	e793      	b.n	80032a6 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= Structure->CounterMode;
 800337e:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003380:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003382:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003384:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003388:	432a      	orrs	r2, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 800338a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800338e:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003390:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003394:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8003396:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003398:	68e2      	ldr	r2, [r4, #12]
 800339a:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800339c:	6862      	ldr	r2, [r4, #4]
 800339e:	629a      	str	r2, [r3, #40]	; 0x28
 80033a0:	e7d2      	b.n	8003348 <HAL_TIM_Base_Init+0xb8>
    tmpcr1 |= Structure->CounterMode;
 80033a2:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033a4:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033a6:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033a8:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 80033aa:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80033ac:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80033b0:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 80033b2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80033b6:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80033b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033bc:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 80033be:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80033c0:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80033c2:	629d      	str	r5, [r3, #40]	; 0x28
 80033c4:	e7c2      	b.n	800334c <HAL_TIM_Base_Init+0xbc>
    return HAL_ERROR;
 80033c6:	2001      	movs	r0, #1
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	40010000 	.word	0x40010000
 80033d0:	40010400 	.word	0x40010400

080033d4 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033d4:	6803      	ldr	r3, [r0, #0]
 80033d6:	68da      	ldr	r2, [r3, #12]
 80033d8:	f042 0201 	orr.w	r2, r2, #1
 80033dc:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033e4:	2a06      	cmp	r2, #6
 80033e6:	d003      	beq.n	80033f0 <HAL_TIM_Base_Start_IT+0x1c>
    __HAL_TIM_ENABLE(htim);
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	f042 0201 	orr.w	r2, r2, #1
 80033ee:	601a      	str	r2, [r3, #0]
}
 80033f0:	2000      	movs	r0, #0
 80033f2:	4770      	bx	lr

080033f4 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 80033f4:	2800      	cmp	r0, #0
 80033f6:	f000 8098 	beq.w	800352a <HAL_TIM_PWM_Init+0x136>
{
 80033fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 80033fc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003400:	4604      	mov	r4, r0
 8003402:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003406:	2b00      	cmp	r3, #0
 8003408:	d066      	beq.n	80034d8 <HAL_TIM_PWM_Init+0xe4>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800340a:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800340c:	4948      	ldr	r1, [pc, #288]	; (8003530 <HAL_TIM_PWM_Init+0x13c>)
  htim->State = HAL_TIM_STATE_BUSY;
 800340e:	2202      	movs	r2, #2
 8003410:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003414:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 8003416:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003418:	d063      	beq.n	80034e2 <HAL_TIM_PWM_Init+0xee>
 800341a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800341e:	d072      	beq.n	8003506 <HAL_TIM_PWM_Init+0x112>
 8003420:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8003424:	428b      	cmp	r3, r1
 8003426:	d02d      	beq.n	8003484 <HAL_TIM_PWM_Init+0x90>
 8003428:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800342c:	428b      	cmp	r3, r1
 800342e:	d029      	beq.n	8003484 <HAL_TIM_PWM_Init+0x90>
 8003430:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003434:	428b      	cmp	r3, r1
 8003436:	d025      	beq.n	8003484 <HAL_TIM_PWM_Init+0x90>
 8003438:	f501 4178 	add.w	r1, r1, #63488	; 0xf800
 800343c:	428b      	cmp	r3, r1
 800343e:	d021      	beq.n	8003484 <HAL_TIM_PWM_Init+0x90>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003440:	f501 5170 	add.w	r1, r1, #15360	; 0x3c00
 8003444:	428b      	cmp	r3, r1
 8003446:	d039      	beq.n	80034bc <HAL_TIM_PWM_Init+0xc8>
 8003448:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800344c:	428b      	cmp	r3, r1
 800344e:	d035      	beq.n	80034bc <HAL_TIM_PWM_Init+0xc8>
 8003450:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003454:	428b      	cmp	r3, r1
 8003456:	d031      	beq.n	80034bc <HAL_TIM_PWM_Init+0xc8>
 8003458:	f5a1 3198 	sub.w	r1, r1, #77824	; 0x13000
 800345c:	428b      	cmp	r3, r1
 800345e:	d02d      	beq.n	80034bc <HAL_TIM_PWM_Init+0xc8>
 8003460:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8003464:	428b      	cmp	r3, r1
 8003466:	d029      	beq.n	80034bc <HAL_TIM_PWM_Init+0xc8>
 8003468:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800346c:	428b      	cmp	r3, r1
 800346e:	d025      	beq.n	80034bc <HAL_TIM_PWM_Init+0xc8>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003470:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003472:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8003474:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003476:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800347a:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 800347c:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800347e:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003480:	6299      	str	r1, [r3, #40]	; 0x28
 8003482:	e015      	b.n	80034b0 <HAL_TIM_PWM_Init+0xbc>
    tmpcr1 |= Structure->CounterMode;
 8003484:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003486:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003488:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800348a:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800348c:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800348e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003492:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8003494:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003498:	4926      	ldr	r1, [pc, #152]	; (8003534 <HAL_TIM_PWM_Init+0x140>)
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800349a:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800349c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034a0:	4302      	orrs	r2, r0
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034a2:	428b      	cmp	r3, r1
  TIMx->CR1 = tmpcr1;
 80034a4:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034a6:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80034a8:	629d      	str	r5, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034aa:	d101      	bne.n	80034b0 <HAL_TIM_PWM_Init+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 80034ac:	6962      	ldr	r2, [r4, #20]
 80034ae:	631a      	str	r2, [r3, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80034b0:	2201      	movs	r2, #1
 80034b2:	615a      	str	r2, [r3, #20]
  return HAL_OK;
 80034b4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80034b6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  return HAL_OK;
 80034ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034bc:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034be:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034c0:	68e5      	ldr	r5, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 80034c2:	6861      	ldr	r1, [r4, #4]
    tmpcr1 &= ~TIM_CR1_CKD;
 80034c4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034c8:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034ca:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034ce:	4302      	orrs	r2, r0
  TIMx->CR1 = tmpcr1;
 80034d0:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034d2:	62dd      	str	r5, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80034d4:	6299      	str	r1, [r3, #40]	; 0x28
 80034d6:	e7eb      	b.n	80034b0 <HAL_TIM_PWM_Init+0xbc>
    htim->Lock = HAL_UNLOCKED;
 80034d8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80034dc:	f001 fd6a 	bl	8004fb4 <HAL_TIM_PWM_MspInit>
 80034e0:	e793      	b.n	800340a <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= Structure->CounterMode;
 80034e2:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034e4:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034e6:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80034e8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80034ec:	432a      	orrs	r2, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80034ee:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80034f2:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80034f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034f8:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 80034fa:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80034fc:	68e2      	ldr	r2, [r4, #12]
 80034fe:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003500:	6862      	ldr	r2, [r4, #4]
 8003502:	629a      	str	r2, [r3, #40]	; 0x28
 8003504:	e7d2      	b.n	80034ac <HAL_TIM_PWM_Init+0xb8>
    tmpcr1 |= Structure->CounterMode;
 8003506:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003508:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800350a:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800350c:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800350e:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003510:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003514:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8003516:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800351a:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800351c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003520:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8003522:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003524:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003526:	629d      	str	r5, [r3, #40]	; 0x28
 8003528:	e7c2      	b.n	80034b0 <HAL_TIM_PWM_Init+0xbc>
    return HAL_ERROR;
 800352a:	2001      	movs	r0, #1
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	40010000 	.word	0x40010000
 8003534:	40010400 	.word	0x40010400

08003538 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8003538:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800353c:	2b01      	cmp	r3, #1
 800353e:	d047      	beq.n	80035d0 <HAL_TIM_PWM_ConfigChannel+0x98>
{
 8003540:	b5f0      	push	{r4, r5, r6, r7, lr}
  htim->State = HAL_TIM_STATE_BUSY;
 8003542:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8003544:	2401      	movs	r4, #1
 8003546:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800354a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 800354e:	2a0c      	cmp	r2, #12
 8003550:	d836      	bhi.n	80035c0 <HAL_TIM_PWM_ConfigChannel+0x88>
 8003552:	e8df f002 	tbb	[pc, r2]
 8003556:	356c      	.short	0x356c
 8003558:	35073535 	.word	0x35073535
 800355c:	35983535 	.word	0x35983535
 8003560:	3535      	.short	0x3535
 8003562:	3f          	.byte	0x3f
 8003563:	00          	.byte	0x00
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003564:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003566:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800356a:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800356c:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800356e:	4e74      	ldr	r6, [pc, #464]	; (8003740 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003570:	f025 0510 	bic.w	r5, r5, #16
 8003574:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8003576:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003578:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 800357a:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 800357c:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003580:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003584:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003586:	ea42 120e 	orr.w	r2, r2, lr, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800358a:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800358e:	f000 80bb 	beq.w	8003708 <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8003592:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003596:	42b3      	cmp	r3, r6
 8003598:	f000 80b6 	beq.w	8003708 <HAL_TIM_PWM_ConfigChannel+0x1d0>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800359c:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800359e:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80035a0:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80035a2:	639e      	str	r6, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035a4:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80035a6:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80035a8:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80035aa:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 80035ae:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80035b0:	6999      	ldr	r1, [r3, #24]
 80035b2:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80035b6:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80035b8:	699a      	ldr	r2, [r3, #24]
 80035ba:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 80035be:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 80035c0:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80035c2:	2201      	movs	r2, #1
 80035c4:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80035c8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80035cc:	4618      	mov	r0, r3
 80035ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 80035d0:	2002      	movs	r0, #2
 80035d2:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80035d4:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035d6:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80035da:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035dc:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035de:	4e58      	ldr	r6, [pc, #352]	; (8003740 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80035e0:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 80035e4:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 80035e6:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80035e8:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80035ea:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 80035ec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035f0:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035f4:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035f6:	ea42 320e 	orr.w	r2, r2, lr, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035fa:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035fe:	d06e      	beq.n	80036de <HAL_TIM_PWM_ConfigChannel+0x1a6>
 8003600:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003604:	42b3      	cmp	r3, r6
 8003606:	d06a      	beq.n	80036de <HAL_TIM_PWM_ConfigChannel+0x1a6>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003608:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800360a:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800360c:	61dc      	str	r4, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800360e:	641e      	str	r6, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003610:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003612:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003614:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003616:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 800361a:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800361c:	69d9      	ldr	r1, [r3, #28]
 800361e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003622:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003624:	69da      	ldr	r2, [r3, #28]
 8003626:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 800362a:	61da      	str	r2, [r3, #28]
      break;
 800362c:	e7c8      	b.n	80035c0 <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800362e:	6803      	ldr	r3, [r0, #0]
  tmpccer |= OC_Config->OCPolarity;
 8003630:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003634:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8003636:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003638:	4e41      	ldr	r6, [pc, #260]	; (8003740 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800363a:	f025 0501 	bic.w	r5, r5, #1
 800363e:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8003640:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8003642:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 8003644:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 8003646:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800364a:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800364e:	42b3      	cmp	r3, r6
  tmpccer |= OC_Config->OCPolarity;
 8003650:	ea42 020e 	orr.w	r2, r2, lr
  tmpccmrx |= OC_Config->OCMode;
 8003654:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003658:	d065      	beq.n	8003726 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 800365a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800365e:	42b3      	cmp	r3, r6
 8003660:	d061      	beq.n	8003726 <HAL_TIM_PWM_ConfigChannel+0x1ee>
  TIMx->CCR1 = OC_Config->Pulse;
 8003662:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003664:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003666:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8003668:	635e      	str	r6, [r3, #52]	; 0x34
  TIMx->CCER = tmpccer;
 800366a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800366c:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800366e:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003670:	f044 0408 	orr.w	r4, r4, #8
 8003674:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003676:	6999      	ldr	r1, [r3, #24]
 8003678:	f021 0104 	bic.w	r1, r1, #4
 800367c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800367e:	699a      	ldr	r2, [r3, #24]
 8003680:	432a      	orrs	r2, r5
 8003682:	619a      	str	r2, [r3, #24]
      break;
 8003684:	e79c      	b.n	80035c0 <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003686:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003688:	f8d1 e008 	ldr.w	lr, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800368c:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 800368e:	680f      	ldr	r7, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003690:	4e2b      	ldr	r6, [pc, #172]	; (8003740 <HAL_TIM_PWM_ConfigChannel+0x208>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003692:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 8003696:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8003698:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800369a:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 800369c:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 800369e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80036a2:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80036a6:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80036a8:	ea42 220e 	orr.w	r2, r2, lr, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 80036ac:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80036b0:	d01b      	beq.n	80036ea <HAL_TIM_PWM_ConfigChannel+0x1b2>
 80036b2:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80036b6:	42b3      	cmp	r3, r6
 80036b8:	d017      	beq.n	80036ea <HAL_TIM_PWM_ConfigChannel+0x1b2>
  TIMx->CCR3 = OC_Config->Pulse;
 80036ba:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80036bc:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 80036be:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80036c0:	63de      	str	r6, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 80036c2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036c4:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036c6:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036c8:	f044 0408 	orr.w	r4, r4, #8
 80036cc:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80036ce:	69d9      	ldr	r1, [r3, #28]
 80036d0:	f021 0104 	bic.w	r1, r1, #4
 80036d4:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036d6:	69da      	ldr	r2, [r3, #28]
 80036d8:	432a      	orrs	r2, r5
 80036da:	61da      	str	r2, [r3, #28]
      break;
 80036dc:	e770      	b.n	80035c0 <HAL_TIM_PWM_ConfigChannel+0x88>
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80036de:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80036e0:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80036e4:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 80036e8:	e78e      	b.n	8003608 <HAL_TIM_PWM_ConfigChannel+0xd0>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80036ea:	68ce      	ldr	r6, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80036ec:	698f      	ldr	r7, [r1, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 80036ee:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80036f2:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80036f6:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80036f8:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80036fc:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 80036fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003702:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
 8003706:	e7d8      	b.n	80036ba <HAL_TIM_PWM_ConfigChannel+0x182>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003708:	68ce      	ldr	r6, [r1, #12]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800370a:	698f      	ldr	r7, [r1, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 800370c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003710:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003714:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003716:	f425 6540 	bic.w	r5, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800371a:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 800371c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003720:	ea45 0586 	orr.w	r5, r5, r6, lsl #2
 8003724:	e73a      	b.n	800359c <HAL_TIM_PWM_ConfigChannel+0x64>
    tmpccer |= OC_Config->OCNPolarity;
 8003726:	68ce      	ldr	r6, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8003728:	698f      	ldr	r7, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 800372a:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 800372e:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 8003730:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003732:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003736:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 8003738:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800373c:	4335      	orrs	r5, r6
 800373e:	e790      	b.n	8003662 <HAL_TIM_PWM_ConfigChannel+0x12a>
 8003740:	40010000 	.word	0x40010000

08003744 <HAL_TIM_OC_DelayElapsedCallback>:
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop

08003748 <HAL_TIM_IC_CaptureCallback>:
 8003748:	4770      	bx	lr
 800374a:	bf00      	nop

0800374c <HAL_TIM_PWM_PulseFinishedCallback>:
 800374c:	4770      	bx	lr
 800374e:	bf00      	nop

08003750 <HAL_TIM_TriggerCallback>:
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop

08003754 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003754:	6803      	ldr	r3, [r0, #0]
 8003756:	691a      	ldr	r2, [r3, #16]
 8003758:	0791      	lsls	r1, r2, #30
{
 800375a:	b510      	push	{r4, lr}
 800375c:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800375e:	d502      	bpl.n	8003766 <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003760:	68da      	ldr	r2, [r3, #12]
 8003762:	0792      	lsls	r2, r2, #30
 8003764:	d462      	bmi.n	800382c <HAL_TIM_IRQHandler+0xd8>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003766:	691a      	ldr	r2, [r3, #16]
 8003768:	0750      	lsls	r0, r2, #29
 800376a:	d502      	bpl.n	8003772 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800376c:	68da      	ldr	r2, [r3, #12]
 800376e:	0751      	lsls	r1, r2, #29
 8003770:	d449      	bmi.n	8003806 <HAL_TIM_IRQHandler+0xb2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003772:	691a      	ldr	r2, [r3, #16]
 8003774:	0712      	lsls	r2, r2, #28
 8003776:	d502      	bpl.n	800377e <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003778:	68da      	ldr	r2, [r3, #12]
 800377a:	0710      	lsls	r0, r2, #28
 800377c:	d431      	bmi.n	80037e2 <HAL_TIM_IRQHandler+0x8e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800377e:	691a      	ldr	r2, [r3, #16]
 8003780:	06d2      	lsls	r2, r2, #27
 8003782:	d502      	bpl.n	800378a <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003784:	68da      	ldr	r2, [r3, #12]
 8003786:	06d0      	lsls	r0, r2, #27
 8003788:	d418      	bmi.n	80037bc <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800378a:	691a      	ldr	r2, [r3, #16]
 800378c:	07d1      	lsls	r1, r2, #31
 800378e:	d502      	bpl.n	8003796 <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003790:	68da      	ldr	r2, [r3, #12]
 8003792:	07d2      	lsls	r2, r2, #31
 8003794:	d46b      	bmi.n	800386e <HAL_TIM_IRQHandler+0x11a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003796:	691a      	ldr	r2, [r3, #16]
 8003798:	0610      	lsls	r0, r2, #24
 800379a:	d502      	bpl.n	80037a2 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800379c:	68da      	ldr	r2, [r3, #12]
 800379e:	0611      	lsls	r1, r2, #24
 80037a0:	d46d      	bmi.n	800387e <HAL_TIM_IRQHandler+0x12a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80037a2:	691a      	ldr	r2, [r3, #16]
 80037a4:	0652      	lsls	r2, r2, #25
 80037a6:	d502      	bpl.n	80037ae <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80037a8:	68da      	ldr	r2, [r3, #12]
 80037aa:	0650      	lsls	r0, r2, #25
 80037ac:	d457      	bmi.n	800385e <HAL_TIM_IRQHandler+0x10a>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80037ae:	691a      	ldr	r2, [r3, #16]
 80037b0:	0691      	lsls	r1, r2, #26
 80037b2:	d502      	bpl.n	80037ba <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80037b4:	68da      	ldr	r2, [r3, #12]
 80037b6:	0692      	lsls	r2, r2, #26
 80037b8:	d449      	bmi.n	800384e <HAL_TIM_IRQHandler+0xfa>
 80037ba:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80037bc:	f06f 0210 	mvn.w	r2, #16
 80037c0:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80037c2:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037c4:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80037c6:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037ca:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80037cc:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80037ce:	d161      	bne.n	8003894 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037d0:	f7ff ffb8 	bl	8003744 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037d4:	4620      	mov	r0, r4
 80037d6:	f7ff ffb9 	bl	800374c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037da:	2200      	movs	r2, #0
 80037dc:	6823      	ldr	r3, [r4, #0]
 80037de:	7722      	strb	r2, [r4, #28]
 80037e0:	e7d3      	b.n	800378a <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80037e2:	f06f 0208 	mvn.w	r2, #8
 80037e6:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037e8:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037ea:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037ec:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037ee:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 80037f0:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037f2:	d155      	bne.n	80038a0 <HAL_TIM_IRQHandler+0x14c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037f4:	f7ff ffa6 	bl	8003744 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037f8:	4620      	mov	r0, r4
 80037fa:	f7ff ffa7 	bl	800374c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037fe:	2200      	movs	r2, #0
 8003800:	6823      	ldr	r3, [r4, #0]
 8003802:	7722      	strb	r2, [r4, #28]
 8003804:	e7bb      	b.n	800377e <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003806:	f06f 0204 	mvn.w	r2, #4
 800380a:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800380c:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800380e:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003810:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003814:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003816:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003818:	d13f      	bne.n	800389a <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800381a:	f7ff ff93 	bl	8003744 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800381e:	4620      	mov	r0, r4
 8003820:	f7ff ff94 	bl	800374c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003824:	2200      	movs	r2, #0
 8003826:	6823      	ldr	r3, [r4, #0]
 8003828:	7722      	strb	r2, [r4, #28]
 800382a:	e7a2      	b.n	8003772 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800382c:	f06f 0202 	mvn.w	r2, #2
 8003830:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003832:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003834:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003836:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003838:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800383a:	d128      	bne.n	800388e <HAL_TIM_IRQHandler+0x13a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800383c:	f7ff ff82 	bl	8003744 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003840:	4620      	mov	r0, r4
 8003842:	f7ff ff83 	bl	800374c <HAL_TIM_PWM_PulseFinishedCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003846:	2200      	movs	r2, #0
 8003848:	6823      	ldr	r3, [r4, #0]
 800384a:	7722      	strb	r2, [r4, #28]
 800384c:	e78b      	b.n	8003766 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800384e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 8003852:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003854:	611a      	str	r2, [r3, #16]
}
 8003856:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 800385a:	f000 b847 	b.w	80038ec <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800385e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003862:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003864:	4620      	mov	r0, r4
 8003866:	f7ff ff73 	bl	8003750 <HAL_TIM_TriggerCallback>
 800386a:	6823      	ldr	r3, [r4, #0]
 800386c:	e79f      	b.n	80037ae <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800386e:	f06f 0201 	mvn.w	r2, #1
 8003872:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8003874:	4620      	mov	r0, r4
 8003876:	f000 fbbd 	bl	8003ff4 <HAL_TIM_PeriodElapsedCallback>
 800387a:	6823      	ldr	r3, [r4, #0]
 800387c:	e78b      	b.n	8003796 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800387e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003882:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003884:	4620      	mov	r0, r4
 8003886:	f000 f833 	bl	80038f0 <HAL_TIMEx_BreakCallback>
 800388a:	6823      	ldr	r3, [r4, #0]
 800388c:	e789      	b.n	80037a2 <HAL_TIM_IRQHandler+0x4e>
          HAL_TIM_IC_CaptureCallback(htim);
 800388e:	f7ff ff5b 	bl	8003748 <HAL_TIM_IC_CaptureCallback>
 8003892:	e7d8      	b.n	8003846 <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 8003894:	f7ff ff58 	bl	8003748 <HAL_TIM_IC_CaptureCallback>
 8003898:	e79f      	b.n	80037da <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_IC_CaptureCallback(htim);
 800389a:	f7ff ff55 	bl	8003748 <HAL_TIM_IC_CaptureCallback>
 800389e:	e7c1      	b.n	8003824 <HAL_TIM_IRQHandler+0xd0>
        HAL_TIM_IC_CaptureCallback(htim);
 80038a0:	f7ff ff52 	bl	8003748 <HAL_TIM_IC_CaptureCallback>
 80038a4:	e7ab      	b.n	80037fe <HAL_TIM_IRQHandler+0xaa>
 80038a6:	bf00      	nop

080038a8 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80038a8:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80038ac:	2a01      	cmp	r2, #1
 80038ae:	d01a      	beq.n	80038e6 <HAL_TIMEx_MasterConfigSynchronization+0x3e>
{
 80038b0:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038b2:	2202      	movs	r2, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80038b4:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80038b6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
 80038ba:	4603      	mov	r3, r0
  tmpcr2 = htim->Instance->CR2;
 80038bc:	6860      	ldr	r0, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80038be:	68a2      	ldr	r2, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038c0:	680e      	ldr	r6, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038c2:	684d      	ldr	r5, [r1, #4]
  tmpsmcr &= ~TIM_SMCR_MSM;
 80038c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  tmpcr2 &= ~TIM_CR2_MMS;
 80038c8:	f020 0170 	bic.w	r1, r0, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80038cc:	4331      	orrs	r1, r6
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80038ce:	432a      	orrs	r2, r5

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80038d0:	2601      	movs	r6, #1

  __HAL_UNLOCK(htim);
 80038d2:	2500      	movs	r5, #0
  htim->Instance->CR2 = tmpcr2;
 80038d4:	6061      	str	r1, [r4, #4]

  return HAL_OK;
 80038d6:	4628      	mov	r0, r5
  htim->Instance->SMCR = tmpsmcr;
 80038d8:	60a2      	str	r2, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 80038da:	f883 603d 	strb.w	r6, [r3, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80038de:	f883 503c 	strb.w	r5, [r3, #60]	; 0x3c
}
 80038e2:	bc70      	pop	{r4, r5, r6}
 80038e4:	4770      	bx	lr
  __HAL_LOCK(htim);
 80038e6:	2002      	movs	r0, #2
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop

080038ec <HAL_TIMEx_CommutCallback>:
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop

080038f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop

080038f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038f8:	6804      	ldr	r4, [r0, #0]
 80038fa:	6922      	ldr	r2, [r4, #16]
{
 80038fc:	4682      	mov	sl, r0
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038fe:	68c0      	ldr	r0, [r0, #12]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003900:	f8da 101c 	ldr.w	r1, [sl, #28]
 8003904:	f8da 3008 	ldr.w	r3, [sl, #8]
 8003908:	f8da 6010 	ldr.w	r6, [sl, #16]
 800390c:	f8da 5014 	ldr.w	r5, [sl, #20]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003910:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003914:	4302      	orrs	r2, r0
 8003916:	6122      	str	r2, [r4, #16]
  MODIFY_REG(huart->Instance->CR1,
 8003918:	68e2      	ldr	r2, [r4, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800391a:	f8da 0018 	ldr.w	r0, [sl, #24]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800391e:	4333      	orrs	r3, r6
  MODIFY_REG(huart->Instance->CR1,
 8003920:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003924:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1,
 8003926:	f022 020c 	bic.w	r2, r2, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800392a:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1,
 800392c:	4313      	orrs	r3, r2
 800392e:	60e3      	str	r3, [r4, #12]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003930:	6963      	ldr	r3, [r4, #20]
 8003932:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003936:	4303      	orrs	r3, r0

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003938:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800393c:	6163      	str	r3, [r4, #20]
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800393e:	4bab      	ldr	r3, [pc, #684]	; (8003bec <UART_SetConfig+0x2f8>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003940:	d061      	beq.n	8003a06 <UART_SetConfig+0x112>
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003942:	429c      	cmp	r4, r3
 8003944:	f000 8101 	beq.w	8003b4a <UART_SetConfig+0x256>
 8003948:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800394c:	429c      	cmp	r4, r3
 800394e:	f000 80fc 	beq.w	8003b4a <UART_SetConfig+0x256>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003952:	f7ff fa4f 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
 8003956:	4fa6      	ldr	r7, [pc, #664]	; (8003bf0 <UART_SetConfig+0x2fc>)
 8003958:	f8da 3004 	ldr.w	r3, [sl, #4]
 800395c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003960:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	fbb0 f3f3 	udiv	r3, r0, r3
 800396a:	fba7 2303 	umull	r2, r3, r7, r3
 800396e:	095b      	lsrs	r3, r3, #5
 8003970:	011d      	lsls	r5, r3, #4
 8003972:	f7ff fa3f 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
 8003976:	f8da 3004 	ldr.w	r3, [sl, #4]
 800397a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800397e:	009b      	lsls	r3, r3, #2
 8003980:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003984:	fbb0 f6f3 	udiv	r6, r0, r3
 8003988:	f7ff fa34 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
 800398c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003990:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003994:	0093      	lsls	r3, r2, #2
 8003996:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800399a:	fbb0 f3f3 	udiv	r3, r0, r3
 800399e:	fba7 2303 	umull	r2, r3, r7, r3
 80039a2:	f04f 0964 	mov.w	r9, #100	; 0x64
 80039a6:	095b      	lsrs	r3, r3, #5
 80039a8:	fb09 6313 	mls	r3, r9, r3, r6
 80039ac:	011b      	lsls	r3, r3, #4
 80039ae:	3332      	adds	r3, #50	; 0x32
 80039b0:	fba7 2303 	umull	r2, r3, r7, r3
 80039b4:	095b      	lsrs	r3, r3, #5
 80039b6:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 80039ba:	f7ff fa1b 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
 80039be:	f8da 2004 	ldr.w	r2, [sl, #4]
 80039c2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80039c6:	0093      	lsls	r3, r2, #2
 80039c8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80039cc:	fbb0 f8f3 	udiv	r8, r0, r3
 80039d0:	f7ff fa10 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
 80039d4:	f8da 3004 	ldr.w	r3, [sl, #4]
 80039d8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80039dc:	009b      	lsls	r3, r3, #2
 80039de:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80039e2:	fbb0 f0f3 	udiv	r0, r0, r3
 80039e6:	fba7 3000 	umull	r3, r0, r7, r0
 80039ea:	0940      	lsrs	r0, r0, #5
 80039ec:	fb09 8310 	mls	r3, r9, r0, r8
 80039f0:	011b      	lsls	r3, r3, #4
 80039f2:	3332      	adds	r3, #50	; 0x32
 80039f4:	fba7 2303 	umull	r2, r3, r7, r3
 80039f8:	f3c3 1343 	ubfx	r3, r3, #5, #4
 80039fc:	4333      	orrs	r3, r6
 80039fe:	442b      	add	r3, r5
 8003a00:	60a3      	str	r3, [r4, #8]
 8003a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003a06:	429c      	cmp	r4, r3
 8003a08:	d05d      	beq.n	8003ac6 <UART_SetConfig+0x1d2>
 8003a0a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003a0e:	429c      	cmp	r4, r3
 8003a10:	d059      	beq.n	8003ac6 <UART_SetConfig+0x1d2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003a12:	f7ff f9ef 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
 8003a16:	4f76      	ldr	r7, [pc, #472]	; (8003bf0 <UART_SetConfig+0x2fc>)
 8003a18:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003a1c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a20:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a24:	005b      	lsls	r3, r3, #1
 8003a26:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a2a:	fba7 2303 	umull	r2, r3, r7, r3
 8003a2e:	095b      	lsrs	r3, r3, #5
 8003a30:	011e      	lsls	r6, r3, #4
 8003a32:	f7ff f9df 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
 8003a36:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003a3a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a3e:	005b      	lsls	r3, r3, #1
 8003a40:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a44:	fbb0 f5f3 	udiv	r5, r0, r3
 8003a48:	f7ff f9d4 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
 8003a4c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003a50:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a54:	0053      	lsls	r3, r2, #1
 8003a56:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a5a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a5e:	fba7 2303 	umull	r2, r3, r7, r3
 8003a62:	095b      	lsrs	r3, r3, #5
 8003a64:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003a68:	fb09 5313 	mls	r3, r9, r3, r5
 8003a6c:	00db      	lsls	r3, r3, #3
 8003a6e:	3332      	adds	r3, #50	; 0x32
 8003a70:	fba7 2303 	umull	r2, r3, r7, r3
 8003a74:	091b      	lsrs	r3, r3, #4
 8003a76:	f403 75f8 	and.w	r5, r3, #496	; 0x1f0
 8003a7a:	f7ff f9bb 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
 8003a7e:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003a82:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a86:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a8a:	0053      	lsls	r3, r2, #1
 8003a8c:	fbb0 f8f3 	udiv	r8, r0, r3
 8003a90:	f7ff f9b0 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
 8003a94:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003a98:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003a9c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003aa0:	005b      	lsls	r3, r3, #1
 8003aa2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003aa6:	fba7 2303 	umull	r2, r3, r7, r3
 8003aaa:	095b      	lsrs	r3, r3, #5
 8003aac:	fb09 8313 	mls	r3, r9, r3, r8
 8003ab0:	00db      	lsls	r3, r3, #3
 8003ab2:	3332      	adds	r3, #50	; 0x32
 8003ab4:	fba7 2303 	umull	r2, r3, r7, r3
 8003ab8:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8003abc:	4433      	add	r3, r6
 8003abe:	442b      	add	r3, r5
 8003ac0:	60a3      	str	r3, [r4, #8]
 8003ac2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003ac6:	f7ff f9a5 	bl	8002e14 <HAL_RCC_GetPCLK2Freq>
 8003aca:	4f49      	ldr	r7, [pc, #292]	; (8003bf0 <UART_SetConfig+0x2fc>)
 8003acc:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003ad0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003ad4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003ad8:	005b      	lsls	r3, r3, #1
 8003ada:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ade:	fba7 2303 	umull	r2, r3, r7, r3
 8003ae2:	095b      	lsrs	r3, r3, #5
 8003ae4:	011e      	lsls	r6, r3, #4
 8003ae6:	f7ff f995 	bl	8002e14 <HAL_RCC_GetPCLK2Freq>
 8003aea:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003aee:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003af8:	fbb0 f5f3 	udiv	r5, r0, r3
 8003afc:	f7ff f98a 	bl	8002e14 <HAL_RCC_GetPCLK2Freq>
 8003b00:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003b04:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003b08:	0053      	lsls	r3, r2, #1
 8003b0a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003b0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b12:	fba7 2303 	umull	r2, r3, r7, r3
 8003b16:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003b1a:	095b      	lsrs	r3, r3, #5
 8003b1c:	fb09 5313 	mls	r3, r9, r3, r5
 8003b20:	00db      	lsls	r3, r3, #3
 8003b22:	3332      	adds	r3, #50	; 0x32
 8003b24:	fba7 2303 	umull	r2, r3, r7, r3
 8003b28:	091b      	lsrs	r3, r3, #4
 8003b2a:	f403 75f8 	and.w	r5, r3, #496	; 0x1f0
 8003b2e:	f7ff f971 	bl	8002e14 <HAL_RCC_GetPCLK2Freq>
 8003b32:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003b36:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003b3a:	0053      	lsls	r3, r2, #1
 8003b3c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003b40:	fbb0 f8f3 	udiv	r8, r0, r3
 8003b44:	f7ff f966 	bl	8002e14 <HAL_RCC_GetPCLK2Freq>
 8003b48:	e7a4      	b.n	8003a94 <UART_SetConfig+0x1a0>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8003b4a:	f7ff f963 	bl	8002e14 <HAL_RCC_GetPCLK2Freq>
 8003b4e:	4f28      	ldr	r7, [pc, #160]	; (8003bf0 <UART_SetConfig+0x2fc>)
 8003b50:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003b54:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003b58:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003b5c:	009b      	lsls	r3, r3, #2
 8003b5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b62:	fba7 2303 	umull	r2, r3, r7, r3
 8003b66:	095b      	lsrs	r3, r3, #5
 8003b68:	011d      	lsls	r5, r3, #4
 8003b6a:	f7ff f953 	bl	8002e14 <HAL_RCC_GetPCLK2Freq>
 8003b6e:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003b72:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003b7c:	fbb0 f6f3 	udiv	r6, r0, r3
 8003b80:	f7ff f948 	bl	8002e14 <HAL_RCC_GetPCLK2Freq>
 8003b84:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003b88:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003b8c:	0093      	lsls	r3, r2, #2
 8003b8e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003b92:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b96:	fba7 2303 	umull	r2, r3, r7, r3
 8003b9a:	f04f 0964 	mov.w	r9, #100	; 0x64
 8003b9e:	095b      	lsrs	r3, r3, #5
 8003ba0:	fb09 6313 	mls	r3, r9, r3, r6
 8003ba4:	011b      	lsls	r3, r3, #4
 8003ba6:	3332      	adds	r3, #50	; 0x32
 8003ba8:	fba7 2303 	umull	r2, r3, r7, r3
 8003bac:	095b      	lsrs	r3, r3, #5
 8003bae:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8003bb2:	f7ff f92f 	bl	8002e14 <HAL_RCC_GetPCLK2Freq>
 8003bb6:	f8da 2004 	ldr.w	r2, [sl, #4]
 8003bba:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003bbe:	0093      	lsls	r3, r2, #2
 8003bc0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003bc4:	fbb0 f8f3 	udiv	r8, r0, r3
 8003bc8:	f7ff f924 	bl	8002e14 <HAL_RCC_GetPCLK2Freq>
 8003bcc:	f8da 3004 	ldr.w	r3, [sl, #4]
 8003bd0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003bd4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8003bd8:	009b      	lsls	r3, r3, #2
 8003bda:	fbb0 f3f3 	udiv	r3, r0, r3
 8003bde:	fba7 2303 	umull	r2, r3, r7, r3
 8003be2:	095b      	lsrs	r3, r3, #5
 8003be4:	fb09 8313 	mls	r3, r9, r3, r8
 8003be8:	e702      	b.n	80039f0 <UART_SetConfig+0xfc>
 8003bea:	bf00      	nop
 8003bec:	40011000 	.word	0x40011000
 8003bf0:	51eb851f 	.word	0x51eb851f

08003bf4 <HAL_UART_Init>:
  if (huart == NULL)
 8003bf4:	b360      	cbz	r0, 8003c50 <HAL_UART_Init+0x5c>
{
 8003bf6:	b538      	push	{r3, r4, r5, lr}
  if (huart->gState == HAL_UART_STATE_RESET)
 8003bf8:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003bfc:	4604      	mov	r4, r0
 8003bfe:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003c02:	b303      	cbz	r3, 8003c46 <HAL_UART_Init+0x52>
  __HAL_UART_DISABLE(huart);
 8003c04:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003c06:	2324      	movs	r3, #36	; 0x24
 8003c08:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8003c0c:	68d3      	ldr	r3, [r2, #12]
 8003c0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c12:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003c14:	4620      	mov	r0, r4
 8003c16:	f7ff fe6d 	bl	80038f4 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c1a:	6823      	ldr	r3, [r4, #0]
 8003c1c:	691a      	ldr	r2, [r3, #16]
 8003c1e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c22:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c24:	695a      	ldr	r2, [r3, #20]
 8003c26:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c2a:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8003c2c:	68da      	ldr	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c2e:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8003c30:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8003c32:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c36:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 8003c38:	4628      	mov	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c3a:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8003c3c:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8003c40:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
  return HAL_OK;
 8003c44:	bd38      	pop	{r3, r4, r5, pc}
    huart->Lock = HAL_UNLOCKED;
 8003c46:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8003c4a:	f001 fa3b 	bl	80050c4 <HAL_UART_MspInit>
 8003c4e:	e7d9      	b.n	8003c04 <HAL_UART_Init+0x10>
    return HAL_ERROR;
 8003c50:	2001      	movs	r0, #1
 8003c52:	4770      	bx	lr

08003c54 <HAL_UART_Transmit>:
{
 8003c54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c56:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8003c58:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 8003c5c:	2920      	cmp	r1, #32
{
 8003c5e:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8003c60:	d002      	beq.n	8003c68 <HAL_UART_Transmit+0x14>
    return HAL_BUSY;
 8003c62:	2002      	movs	r0, #2
}
 8003c64:	b003      	add	sp, #12
 8003c66:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((pData == NULL) || (Size == 0U))
 8003c68:	b35e      	cbz	r6, 8003cc2 <HAL_UART_Transmit+0x6e>
 8003c6a:	b352      	cbz	r2, 8003cc2 <HAL_UART_Transmit+0x6e>
 8003c6c:	461f      	mov	r7, r3
    __HAL_LOCK(huart);
 8003c6e:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003c72:	2b01      	cmp	r3, #1
 8003c74:	4604      	mov	r4, r0
 8003c76:	d0f4      	beq.n	8003c62 <HAL_UART_Transmit+0xe>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c78:	2000      	movs	r0, #0
    __HAL_LOCK(huart);
 8003c7a:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c7c:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c7e:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_LOCK(huart);
 8003c80:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c84:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 8003c88:	9201      	str	r2, [sp, #4]
    tickstart = HAL_GetTick();
 8003c8a:	f7fe f8f7 	bl	8001e7c <HAL_GetTick>
    huart->TxXferSize = Size;
 8003c8e:	9a01      	ldr	r2, [sp, #4]
 8003c90:	84a2      	strh	r2, [r4, #36]	; 0x24
    tickstart = HAL_GetTick();
 8003c92:	4605      	mov	r5, r0
 8003c94:	6820      	ldr	r0, [r4, #0]
    huart->TxXferCount = Size;
 8003c96:	84e2      	strh	r2, [r4, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003c98:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d035      	beq.n	8003d0c <HAL_UART_Transmit+0xb8>
      huart->TxXferCount--;
 8003ca0:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003ca2:	68a1      	ldr	r1, [r4, #8]
      huart->TxXferCount--;
 8003ca4:	3a01      	subs	r2, #1
 8003ca6:	b292      	uxth	r2, r2
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003ca8:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
      huart->TxXferCount--;
 8003cac:	84e2      	strh	r2, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003cae:	d015      	beq.n	8003cdc <HAL_UART_Transmit+0x88>
 8003cb0:	1c79      	adds	r1, r7, #1
 8003cb2:	d137      	bne.n	8003d24 <HAL_UART_Transmit+0xd0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cb4:	6802      	ldr	r2, [r0, #0]
 8003cb6:	0612      	lsls	r2, r2, #24
 8003cb8:	d5fc      	bpl.n	8003cb4 <HAL_UART_Transmit+0x60>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003cba:	7833      	ldrb	r3, [r6, #0]
 8003cbc:	6043      	str	r3, [r0, #4]
 8003cbe:	3601      	adds	r6, #1
 8003cc0:	e7ea      	b.n	8003c98 <HAL_UART_Transmit+0x44>
      return  HAL_ERROR;
 8003cc2:	2001      	movs	r0, #1
 8003cc4:	e7ce      	b.n	8003c64 <HAL_UART_Transmit+0x10>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cc6:	6803      	ldr	r3, [r0, #0]
 8003cc8:	061b      	lsls	r3, r3, #24
 8003cca:	d40c      	bmi.n	8003ce6 <HAL_UART_Transmit+0x92>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003ccc:	2f00      	cmp	r7, #0
 8003cce:	d033      	beq.n	8003d38 <HAL_UART_Transmit+0xe4>
 8003cd0:	f7fe f8d4 	bl	8001e7c <HAL_GetTick>
 8003cd4:	1b40      	subs	r0, r0, r5
 8003cd6:	4287      	cmp	r7, r0
 8003cd8:	6820      	ldr	r0, [r4, #0]
 8003cda:	d32d      	bcc.n	8003d38 <HAL_UART_Transmit+0xe4>
 8003cdc:	1c79      	adds	r1, r7, #1
 8003cde:	d1f2      	bne.n	8003cc6 <HAL_UART_Transmit+0x72>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003ce0:	6802      	ldr	r2, [r0, #0]
 8003ce2:	0612      	lsls	r2, r2, #24
 8003ce4:	d5fc      	bpl.n	8003ce0 <HAL_UART_Transmit+0x8c>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003ce6:	8833      	ldrh	r3, [r6, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003ce8:	6922      	ldr	r2, [r4, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8003cea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cee:	6043      	str	r3, [r0, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003cf0:	2a00      	cmp	r2, #0
 8003cf2:	d1e4      	bne.n	8003cbe <HAL_UART_Transmit+0x6a>
          pData += 2U;
 8003cf4:	3602      	adds	r6, #2
 8003cf6:	e7cf      	b.n	8003c98 <HAL_UART_Transmit+0x44>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cf8:	6803      	ldr	r3, [r0, #0]
 8003cfa:	065b      	lsls	r3, r3, #25
 8003cfc:	d40b      	bmi.n	8003d16 <HAL_UART_Transmit+0xc2>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003cfe:	b1df      	cbz	r7, 8003d38 <HAL_UART_Transmit+0xe4>
 8003d00:	f7fe f8bc 	bl	8001e7c <HAL_GetTick>
 8003d04:	1b40      	subs	r0, r0, r5
 8003d06:	4287      	cmp	r7, r0
 8003d08:	6820      	ldr	r0, [r4, #0]
 8003d0a:	d315      	bcc.n	8003d38 <HAL_UART_Transmit+0xe4>
 8003d0c:	1c79      	adds	r1, r7, #1
 8003d0e:	d1f3      	bne.n	8003cf8 <HAL_UART_Transmit+0xa4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d10:	6803      	ldr	r3, [r0, #0]
 8003d12:	065a      	lsls	r2, r3, #25
 8003d14:	d5fc      	bpl.n	8003d10 <HAL_UART_Transmit+0xbc>
    huart->gState = HAL_UART_STATE_READY;
 8003d16:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8003d18:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 8003d1a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8003d1e:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8003d22:	e79f      	b.n	8003c64 <HAL_UART_Transmit+0x10>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d24:	6803      	ldr	r3, [r0, #0]
 8003d26:	061b      	lsls	r3, r3, #24
 8003d28:	d4c7      	bmi.n	8003cba <HAL_UART_Transmit+0x66>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003d2a:	b12f      	cbz	r7, 8003d38 <HAL_UART_Transmit+0xe4>
 8003d2c:	f7fe f8a6 	bl	8001e7c <HAL_GetTick>
 8003d30:	1b40      	subs	r0, r0, r5
 8003d32:	4287      	cmp	r7, r0
 8003d34:	6820      	ldr	r0, [r4, #0]
 8003d36:	d2bb      	bcs.n	8003cb0 <HAL_UART_Transmit+0x5c>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003d38:	68c3      	ldr	r3, [r0, #12]
 8003d3a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003d3e:	60c3      	str	r3, [r0, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d40:	6943      	ldr	r3, [r0, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8003d42:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d44:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8003d48:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d4a:	6143      	str	r3, [r0, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8003d4c:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
      return HAL_TIMEOUT;
 8003d50:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 8003d52:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 8003d56:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
 8003d5a:	e783      	b.n	8003c64 <HAL_UART_Transmit+0x10>

08003d5c <HAL_UART_Receive>:
{
 8003d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d5e:	460e      	mov	r6, r1
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d60:	f890 103a 	ldrb.w	r1, [r0, #58]	; 0x3a
 8003d64:	2920      	cmp	r1, #32
{
 8003d66:	b083      	sub	sp, #12
  if (huart->RxState == HAL_UART_STATE_READY)
 8003d68:	d002      	beq.n	8003d70 <HAL_UART_Receive+0x14>
    return HAL_BUSY;
 8003d6a:	2002      	movs	r0, #2
}
 8003d6c:	b003      	add	sp, #12
 8003d6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((pData == NULL) || (Size == 0U))
 8003d70:	2e00      	cmp	r6, #0
 8003d72:	d02f      	beq.n	8003dd4 <HAL_UART_Receive+0x78>
 8003d74:	2a00      	cmp	r2, #0
 8003d76:	d02d      	beq.n	8003dd4 <HAL_UART_Receive+0x78>
 8003d78:	461f      	mov	r7, r3
    __HAL_LOCK(huart);
 8003d7a:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8003d7e:	2b01      	cmp	r3, #1
 8003d80:	4604      	mov	r4, r0
 8003d82:	d0f2      	beq.n	8003d6a <HAL_UART_Receive+0xe>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d84:	2000      	movs	r0, #0
    __HAL_LOCK(huart);
 8003d86:	2101      	movs	r1, #1
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d88:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d8a:	63e0      	str	r0, [r4, #60]	; 0x3c
    __HAL_LOCK(huart);
 8003d8c:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d90:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
 8003d94:	9201      	str	r2, [sp, #4]
    tickstart = HAL_GetTick();
 8003d96:	f7fe f871 	bl	8001e7c <HAL_GetTick>
    huart->RxXferSize = Size;
 8003d9a:	9a01      	ldr	r2, [sp, #4]
 8003d9c:	85a2      	strh	r2, [r4, #44]	; 0x2c
    tickstart = HAL_GetTick();
 8003d9e:	4605      	mov	r5, r0
    huart->RxXferCount = Size;
 8003da0:	85e2      	strh	r2, [r4, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003da2:	8de0      	ldrh	r0, [r4, #46]	; 0x2e
 8003da4:	b280      	uxth	r0, r0
 8003da6:	2800      	cmp	r0, #0
 8003da8:	d054      	beq.n	8003e54 <HAL_UART_Receive+0xf8>
      huart->RxXferCount--;
 8003daa:	8de2      	ldrh	r2, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003dac:	68a3      	ldr	r3, [r4, #8]
      huart->RxXferCount--;
 8003dae:	3a01      	subs	r2, #1
 8003db0:	b292      	uxth	r2, r2
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003db2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
      huart->RxXferCount--;
 8003db6:	85e2      	strh	r2, [r4, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003db8:	d017      	beq.n	8003dea <HAL_UART_Receive+0x8e>
 8003dba:	1c79      	adds	r1, r7, #1
 8003dbc:	6820      	ldr	r0, [r4, #0]
 8003dbe:	d122      	bne.n	8003e06 <HAL_UART_Receive+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dc0:	6802      	ldr	r2, [r0, #0]
 8003dc2:	0692      	lsls	r2, r2, #26
 8003dc4:	d5fc      	bpl.n	8003dc0 <HAL_UART_Receive+0x64>
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003dc6:	6923      	ldr	r3, [r4, #16]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d138      	bne.n	8003e3e <HAL_UART_Receive+0xe2>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003dcc:	6843      	ldr	r3, [r0, #4]
 8003dce:	7033      	strb	r3, [r6, #0]
 8003dd0:	3601      	adds	r6, #1
 8003dd2:	e7e6      	b.n	8003da2 <HAL_UART_Receive+0x46>
      return  HAL_ERROR;
 8003dd4:	2001      	movs	r0, #1
 8003dd6:	e7c9      	b.n	8003d6c <HAL_UART_Receive+0x10>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003dd8:	6803      	ldr	r3, [r0, #0]
 8003dda:	069b      	lsls	r3, r3, #26
 8003ddc:	d40b      	bmi.n	8003df6 <HAL_UART_Receive+0x9a>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003dde:	b1e7      	cbz	r7, 8003e1a <HAL_UART_Receive+0xbe>
 8003de0:	f7fe f84c 	bl	8001e7c <HAL_GetTick>
 8003de4:	1b40      	subs	r0, r0, r5
 8003de6:	4287      	cmp	r7, r0
 8003de8:	d316      	bcc.n	8003e18 <HAL_UART_Receive+0xbc>
 8003dea:	1c79      	adds	r1, r7, #1
 8003dec:	6820      	ldr	r0, [r4, #0]
 8003dee:	d1f3      	bne.n	8003dd8 <HAL_UART_Receive+0x7c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003df0:	6802      	ldr	r2, [r0, #0]
 8003df2:	0692      	lsls	r2, r2, #26
 8003df4:	d5fc      	bpl.n	8003df0 <HAL_UART_Receive+0x94>
        if (huart->Init.Parity == UART_PARITY_NONE)
 8003df6:	6923      	ldr	r3, [r4, #16]
 8003df8:	bb3b      	cbnz	r3, 8003e4a <HAL_UART_Receive+0xee>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003dfa:	6843      	ldr	r3, [r0, #4]
 8003dfc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e00:	f826 3b02 	strh.w	r3, [r6], #2
 8003e04:	e7cd      	b.n	8003da2 <HAL_UART_Receive+0x46>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e06:	6803      	ldr	r3, [r0, #0]
 8003e08:	069b      	lsls	r3, r3, #26
 8003e0a:	d4dc      	bmi.n	8003dc6 <HAL_UART_Receive+0x6a>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003e0c:	b12f      	cbz	r7, 8003e1a <HAL_UART_Receive+0xbe>
 8003e0e:	f7fe f835 	bl	8001e7c <HAL_GetTick>
 8003e12:	1b40      	subs	r0, r0, r5
 8003e14:	4287      	cmp	r7, r0
 8003e16:	d2d0      	bcs.n	8003dba <HAL_UART_Receive+0x5e>
 8003e18:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003e1a:	68c3      	ldr	r3, [r0, #12]
 8003e1c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003e20:	60c3      	str	r3, [r0, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e22:	6943      	ldr	r3, [r0, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8003e24:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e26:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8003e2a:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e2c:	6143      	str	r3, [r0, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8003e2e:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
          return HAL_TIMEOUT;
 8003e32:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 8003e34:	f884 1038 	strb.w	r1, [r4, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 8003e38:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
 8003e3c:	e796      	b.n	8003d6c <HAL_UART_Receive+0x10>
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003e3e:	6843      	ldr	r3, [r0, #4]
 8003e40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003e44:	7033      	strb	r3, [r6, #0]
 8003e46:	3601      	adds	r6, #1
 8003e48:	e7ab      	b.n	8003da2 <HAL_UART_Receive+0x46>
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8003e4a:	6843      	ldr	r3, [r0, #4]
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	f826 3b01 	strh.w	r3, [r6], #1
 8003e52:	e7a6      	b.n	8003da2 <HAL_UART_Receive+0x46>
    huart->RxState = HAL_UART_STATE_READY;
 8003e54:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8003e56:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->RxState = HAL_UART_STATE_READY;
 8003e5a:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    return HAL_OK;
 8003e5e:	e785      	b.n	8003d6c <HAL_UART_Receive+0x10>

08003e60 <_Z12FilterConfigv>:
unsigned char RxFIFO_Data[8];
CAN_RxHeaderTypeDef RXmsg;

bool CanRxFlag=false;
void FilterConfig()
{
 8003e60:	b500      	push	{lr}
 8003e62:	b08b      	sub	sp, #44	; 0x2c
	CAN_FilterTypeDef  sFilterConfig;
	sFilterConfig.FilterIdHigh=0x0000;
 8003e64:	2300      	movs	r3, #0
	sFilterConfig.FilterIdLow=0x0000;
	sFilterConfig.FilterMaskIdHigh=0x0000;
	sFilterConfig.FilterMaskIdLow=0x0000;
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;//MtB^FIFO0
	sFilterConfig.FilterBank=0; //tB^oN 0-13
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //tB^XP[ExtId
 8003e66:	2201      	movs	r2, #1
	sFilterConfig.FilterMode=CAN_FILTERMODE_IDMASK; //}XN[h
	sFilterConfig.FilterActivation=ENABLE; //tB^L
//	sFilterConfig.SlaveStartFilterBank=14;

	if(HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig)!=HAL_OK)
 8003e68:	4669      	mov	r1, sp
 8003e6a:	480d      	ldr	r0, [pc, #52]	; (8003ea0 <_Z12FilterConfigv+0x40>)
	sFilterConfig.FilterIdHigh=0x0000;
 8003e6c:	9300      	str	r3, [sp, #0]
	sFilterConfig.FilterIdLow=0x0000;
 8003e6e:	9301      	str	r3, [sp, #4]
	sFilterConfig.FilterMaskIdHigh=0x0000;
 8003e70:	9302      	str	r3, [sp, #8]
	sFilterConfig.FilterMaskIdLow=0x0000;
 8003e72:	9303      	str	r3, [sp, #12]
	sFilterConfig.FilterFIFOAssignment=CAN_FILTER_FIFO0;//MtB^FIFO0
 8003e74:	9304      	str	r3, [sp, #16]
	sFilterConfig.FilterBank=0; //tB^oN 0-13
 8003e76:	9305      	str	r3, [sp, #20]
	sFilterConfig.FilterMode=CAN_FILTERMODE_IDMASK; //}XN[h
 8003e78:	9306      	str	r3, [sp, #24]
	sFilterConfig.FilterScale=CAN_FILTERSCALE_32BIT; //tB^XP[ExtId
 8003e7a:	9207      	str	r2, [sp, #28]
	sFilterConfig.FilterActivation=ENABLE; //tB^L
 8003e7c:	9208      	str	r2, [sp, #32]
	if(HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig)!=HAL_OK)
 8003e7e:	f7fe f897 	bl	8001fb0 <HAL_CAN_ConfigFilter>
 8003e82:	b110      	cbz	r0, 8003e8a <_Z12FilterConfigv+0x2a>
		{
			printf("filter config error!");
 8003e84:	4807      	ldr	r0, [pc, #28]	; (8003ea4 <_Z12FilterConfigv+0x44>)
 8003e86:	f001 fa1b 	bl	80052c0 <printf>
		}
	HAL_CAN_Start(&hcan1);
 8003e8a:	4805      	ldr	r0, [pc, #20]	; (8003ea0 <_Z12FilterConfigv+0x40>)
 8003e8c:	f7fe f916 	bl	80020bc <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8003e90:	2102      	movs	r1, #2
 8003e92:	4803      	ldr	r0, [pc, #12]	; (8003ea0 <_Z12FilterConfigv+0x40>)
 8003e94:	f7fe fa1a 	bl	80022cc <HAL_CAN_ActivateNotification>
}
 8003e98:	b00b      	add	sp, #44	; 0x2c
 8003e9a:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e9e:	bf00      	nop
 8003ea0:	20000708 	.word	0x20000708
 8003ea4:	08008df8 	.word	0x08008df8

08003ea8 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
 {
 8003ea8:	b510      	push	{r4, lr}
	   HAL_CAN_GetRxMessage(hcan,CAN_RX_FIFO0,&RXmsg,RxFIFO_Data);
 8003eaa:	4c08      	ldr	r4, [pc, #32]	; (8003ecc <HAL_CAN_RxFifo0MsgPendingCallback+0x24>)
 8003eac:	2100      	movs	r1, #0
 8003eae:	4623      	mov	r3, r4
 8003eb0:	f104 0208 	add.w	r2, r4, #8
 8003eb4:	f7fe f988 	bl	80021c8 <HAL_CAN_GetRxMessage>
	   CanRxFlag=true;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
	   HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8003ebe:	2120      	movs	r1, #32
 8003ec0:	4803      	ldr	r0, [pc, #12]	; (8003ed0 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)

 }
 8003ec2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	   HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 8003ec6:	f7fe be3b 	b.w	8002b40 <HAL_GPIO_TogglePin>
 8003eca:	bf00      	nop
 8003ecc:	20000698 	.word	0x20000698
 8003ed0:	40020000 	.word	0x40020000

08003ed4 <_ZN6CanBus4SendEmhPh>:

short CanBus::Send(unsigned long ID,unsigned char DLC,unsigned char *data)
{
 8003ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ed8:	4604      	mov	r4, r0
 8003eda:	460e      	mov	r6, r1
	Txmsg.DLC=DLC;
	Txmsg.ExtId=ID;
	Txmsg.StdId=ID;
	Txmsg.IDE=this->IDE;
	Txmsg.RTR=this->RTR;
 8003edc:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 8003ede:	f894 1020 	ldrb.w	r1, [r4, #32]
	Txmsg.DLC=DLC;
 8003ee2:	6122      	str	r2, [r4, #16]
	Txmsg.ExtId=ID;
 8003ee4:	6066      	str	r6, [r4, #4]
	Txmsg.StdId=ID;
 8003ee6:	6026      	str	r6, [r4, #0]
	Txmsg.IDE=this->IDE;
 8003ee8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8003eea:	4d3a      	ldr	r5, [pc, #232]	; (8003fd4 <_ZN6CanBus4SendEmhPh+0x100>)
								break;
							case 5:
								printf("bit dominant error\n\r");
								break;
							case 6:
								printf("CRC error\n\r");
 8003eec:	4f3a      	ldr	r7, [pc, #232]	; (8003fd8 <_ZN6CanBus4SendEmhPh+0x104>)
								printf("bit dominant error\n\r");
 8003eee:	4e3b      	ldr	r6, [pc, #236]	; (8003fdc <_ZN6CanBus4SendEmhPh+0x108>)
	Txmsg.IDE=this->IDE;
 8003ef0:	60a2      	str	r2, [r4, #8]
{
 8003ef2:	4698      	mov	r8, r3
	Txmsg.RTR=this->RTR;
 8003ef4:	60e0      	str	r0, [r4, #12]
	while(Txok==false)
 8003ef6:	2900      	cmp	r1, #0
 8003ef8:	d14a      	bne.n	8003f90 <_ZN6CanBus4SendEmhPh+0xbc>
		if((hcan1.Instance->TSR>>26&0x1)==1)//TME0 is Empty
 8003efa:	682b      	ldr	r3, [r5, #0]
 8003efc:	6899      	ldr	r1, [r3, #8]
 8003efe:	0149      	lsls	r1, r1, #5
 8003f00:	d436      	bmi.n	8003f70 <_ZN6CanBus4SendEmhPh+0x9c>
		else if((hcan1.Instance->TSR>>27&0x1)==1)//TME1 is empty
 8003f02:	689a      	ldr	r2, [r3, #8]
 8003f04:	0112      	lsls	r2, r2, #4
 8003f06:	d446      	bmi.n	8003f96 <_ZN6CanBus4SendEmhPh+0xc2>
		else if((hcan1.Instance->TSR>>28&0x1)==1)//TME2 is empty
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	00db      	lsls	r3, r3, #3
 8003f0c:	d458      	bmi.n	8003fc0 <_ZN6CanBus4SendEmhPh+0xec>
						if(error_flag)
 8003f0e:	f894 3021 	ldrb.w	r3, [r4, #33]	; 0x21
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0f1      	beq.n	8003efa <_ZN6CanBus4SendEmhPh+0x26>
							switch(error_code)
 8003f16:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003f18:	3b01      	subs	r3, #1
 8003f1a:	2b05      	cmp	r3, #5
 8003f1c:	d8ed      	bhi.n	8003efa <_ZN6CanBus4SendEmhPh+0x26>
 8003f1e:	e8df f003 	tbb	[pc, r3]
 8003f22:	1b21      	.short	0x1b21
 8003f24:	03090f15 	.word	0x03090f15
								printf("CRC error\n\r");
 8003f28:	4638      	mov	r0, r7
 8003f2a:	f001 f9c9 	bl	80052c0 <printf>
 8003f2e:	f894 1020 	ldrb.w	r1, [r4, #32]
								break;
 8003f32:	e7e0      	b.n	8003ef6 <_ZN6CanBus4SendEmhPh+0x22>
								printf("bit dominant error\n\r");
 8003f34:	4630      	mov	r0, r6
 8003f36:	f001 f9c3 	bl	80052c0 <printf>
 8003f3a:	f894 1020 	ldrb.w	r1, [r4, #32]
								break;
 8003f3e:	e7da      	b.n	8003ef6 <_ZN6CanBus4SendEmhPh+0x22>
								printf("bit recessive error\n\r");
 8003f40:	4827      	ldr	r0, [pc, #156]	; (8003fe0 <_ZN6CanBus4SendEmhPh+0x10c>)
 8003f42:	f001 f9bd 	bl	80052c0 <printf>
 8003f46:	f894 1020 	ldrb.w	r1, [r4, #32]
								break;
 8003f4a:	e7d4      	b.n	8003ef6 <_ZN6CanBus4SendEmhPh+0x22>
								printf("ACK error\n\r");
 8003f4c:	4825      	ldr	r0, [pc, #148]	; (8003fe4 <_ZN6CanBus4SendEmhPh+0x110>)
 8003f4e:	f001 f9b7 	bl	80052c0 <printf>
 8003f52:	f894 1020 	ldrb.w	r1, [r4, #32]
								break;
 8003f56:	e7ce      	b.n	8003ef6 <_ZN6CanBus4SendEmhPh+0x22>
								printf("form error\n\r");
 8003f58:	4823      	ldr	r0, [pc, #140]	; (8003fe8 <_ZN6CanBus4SendEmhPh+0x114>)
 8003f5a:	f001 f9b1 	bl	80052c0 <printf>
 8003f5e:	f894 1020 	ldrb.w	r1, [r4, #32]
								break;
 8003f62:	e7c8      	b.n	8003ef6 <_ZN6CanBus4SendEmhPh+0x22>
								printf("staff error\n\r");
 8003f64:	4821      	ldr	r0, [pc, #132]	; (8003fec <_ZN6CanBus4SendEmhPh+0x118>)
 8003f66:	f001 f9ab 	bl	80052c0 <printf>
 8003f6a:	f894 1020 	ldrb.w	r1, [r4, #32]
								break;
 8003f6e:	e7c2      	b.n	8003ef6 <_ZN6CanBus4SendEmhPh+0x22>
							if(HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX0)!=HAL_OK)
 8003f70:	4642      	mov	r2, r8
 8003f72:	2301      	movs	r3, #1
 8003f74:	4621      	mov	r1, r4
 8003f76:	4817      	ldr	r0, [pc, #92]	; (8003fd4 <_ZN6CanBus4SendEmhPh+0x100>)
 8003f78:	f7fe f8ce 	bl	8002118 <HAL_CAN_AddTxMessage>
 8003f7c:	b998      	cbnz	r0, 8003fa6 <_ZN6CanBus4SendEmhPh+0xd2>
								error_flag=false;
 8003f7e:	2500      	movs	r5, #0
 8003f80:	f884 5021 	strb.w	r5, [r4, #33]	; 0x21
							}
						}
						else if(Txok)
						{
							Txok=false;
 8003f84:	f884 5020 	strb.w	r5, [r4, #32]
							HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_4);
 8003f88:	2110      	movs	r1, #16
 8003f8a:	4819      	ldr	r0, [pc, #100]	; (8003ff0 <_ZN6CanBus4SendEmhPh+0x11c>)
 8003f8c:	f7fe fdd8 	bl	8002b40 <HAL_GPIO_TogglePin>
							return 0;
						}
	}
}
 8003f90:	4628      	mov	r0, r5
 8003f92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
							if(HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX1)!=HAL_OK)
 8003f96:	4642      	mov	r2, r8
 8003f98:	2302      	movs	r3, #2
 8003f9a:	4621      	mov	r1, r4
 8003f9c:	480d      	ldr	r0, [pc, #52]	; (8003fd4 <_ZN6CanBus4SendEmhPh+0x100>)
 8003f9e:	f7fe f8bb 	bl	8002118 <HAL_CAN_AddTxMessage>
 8003fa2:	2800      	cmp	r0, #0
 8003fa4:	d0eb      	beq.n	8003f7e <_ZN6CanBus4SendEmhPh+0xaa>
								error_code=hcan1.Instance->ESR>>4&0b111;
 8003fa6:	682b      	ldr	r3, [r5, #0]
 8003fa8:	699b      	ldr	r3, [r3, #24]
								error_flag=true;
 8003faa:	2201      	movs	r2, #1
								error_code=hcan1.Instance->ESR>>4&0b111;
 8003fac:	f3c3 1302 	ubfx	r3, r3, #4, #3
								return -1;
 8003fb0:	f04f 35ff 	mov.w	r5, #4294967295
								error_code=hcan1.Instance->ESR>>4&0b111;
 8003fb4:	6263      	str	r3, [r4, #36]	; 0x24
								error_flag=true;
 8003fb6:	f884 2021 	strb.w	r2, [r4, #33]	; 0x21
}
 8003fba:	4628      	mov	r0, r5
 8003fbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
							if(	HAL_CAN_AddTxMessage(&hcan1,&Txmsg,data,(uint32_t*)CAN_TX_MAILBOX2)!=HAL_OK)
 8003fc0:	4642      	mov	r2, r8
 8003fc2:	2304      	movs	r3, #4
 8003fc4:	4621      	mov	r1, r4
 8003fc6:	4803      	ldr	r0, [pc, #12]	; (8003fd4 <_ZN6CanBus4SendEmhPh+0x100>)
 8003fc8:	f7fe f8a6 	bl	8002118 <HAL_CAN_AddTxMessage>
 8003fcc:	2800      	cmp	r0, #0
 8003fce:	d0d6      	beq.n	8003f7e <_ZN6CanBus4SendEmhPh+0xaa>
 8003fd0:	e7e9      	b.n	8003fa6 <_ZN6CanBus4SendEmhPh+0xd2>
 8003fd2:	bf00      	nop
 8003fd4:	20000708 	.word	0x20000708
 8003fd8:	08008e6c 	.word	0x08008e6c
 8003fdc:	08008e54 	.word	0x08008e54
 8003fe0:	08008e3c 	.word	0x08008e3c
 8003fe4:	08008e30 	.word	0x08008e30
 8003fe8:	08008e20 	.word	0x08008e20
 8003fec:	08008e10 	.word	0x08008e10
 8003ff0:	40020000 	.word	0x40020000

08003ff4 <HAL_TIM_PeriodElapsedCallback>:
#include "LowlayerHandel.hpp"
extern LowlayerHandelTypedef *plow;
bool IntFlag=false;
int warikan=0;
 void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 			{
 8003ff4:	b508      	push	{r3, lr}
	 	 	 	if(htim->Instance==TIM6)
 8003ff6:	6802      	ldr	r2, [r0, #0]
 8003ff8:	4b06      	ldr	r3, [pc, #24]	; (8004014 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003ffa:	429a      	cmp	r2, r3
 8003ffc:	d000      	beq.n	8004000 <HAL_TIM_PeriodElapsedCallback+0xc>
 8003ffe:	bd08      	pop	{r3, pc}
	 	 	 		{
 					plow->loca.SendReqest();
 8004000:	4b05      	ldr	r3, [pc, #20]	; (8004018 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8004002:	6818      	ldr	r0, [r3, #0]
 8004004:	f500 70d4 	add.w	r0, r0, #424	; 0x1a8
 8004008:	f000 f82c 	bl	8004064 <_ZN12localization10SendReqestEv>
 					IntFlag=true;
 800400c:	4b03      	ldr	r3, [pc, #12]	; (800401c <HAL_TIM_PeriodElapsedCallback+0x28>)
 800400e:	2201      	movs	r2, #1
 8004010:	701a      	strb	r2, [r3, #0]
 8004012:	bd08      	pop	{r3, pc}
 8004014:	40001000 	.word	0x40001000
 8004018:	200006c8 	.word	0x200006c8
 800401c:	200006c0 	.word	0x200006c0

08004020 <_ZN11MotorSystem5beginEv>:
	this->SetSendData(SET_TORQUE,4,q);

}

void MotorSystem::begin()
{
 8004020:	b530      	push	{r4, r5, lr}
	Mcan->Send(cmd<<4|this->commuincationID,Len,msg);
 8004022:	8881      	ldrh	r1, [r0, #4]
 8004024:	6800      	ldr	r0, [r0, #0]
 8004026:	4d0c      	ldr	r5, [pc, #48]	; (8004058 <_ZN11MotorSystem5beginEv+0x38>)
	bool BeginEnd=false;
	this->SetSendData(BEGIN,0,0);
	while(BeginEnd==false)
	{
		printf("NOW MOTOE INITIALIZING\n\r");
 8004028:	4c0c      	ldr	r4, [pc, #48]	; (800405c <_ZN11MotorSystem5beginEv+0x3c>)
{
 800402a:	b083      	sub	sp, #12
	msg[0]=((unsigned char*)&data)[0];
 800402c:	ab02      	add	r3, sp, #8
 800402e:	2200      	movs	r2, #0
	Mcan->Send(cmd<<4|this->commuincationID,Len,msg);
 8004030:	f441 6188 	orr.w	r1, r1, #1088	; 0x440
	msg[0]=((unsigned char*)&data)[0];
 8004034:	f843 2d04 	str.w	r2, [r3, #-4]!
	Mcan->Send(cmd<<4|this->commuincationID,Len,msg);
 8004038:	b289      	uxth	r1, r1
 800403a:	f7ff ff4b 	bl	8003ed4 <_ZN6CanBus4SendEmhPh>
		printf("NOW MOTOE INITIALIZING\n\r");
 800403e:	4620      	mov	r0, r4
 8004040:	f001 f93e 	bl	80052c0 <printf>
		if((RXmsg.StdId>>4)==0x44)
 8004044:	682b      	ldr	r3, [r5, #0]
 8004046:	091b      	lsrs	r3, r3, #4
 8004048:	2b44      	cmp	r3, #68	; 0x44
 800404a:	d1f8      	bne.n	800403e <_ZN11MotorSystem5beginEv+0x1e>
		{
			BeginEnd=true;
		}
	}
	 printf("INITIALIZING FINSH!\n\r");
 800404c:	4804      	ldr	r0, [pc, #16]	; (8004060 <_ZN11MotorSystem5beginEv+0x40>)
 800404e:	f001 f937 	bl	80052c0 <printf>
}
 8004052:	b003      	add	sp, #12
 8004054:	bd30      	pop	{r4, r5, pc}
 8004056:	bf00      	nop
 8004058:	200006a0 	.word	0x200006a0
 800405c:	08008e90 	.word	0x08008e90
 8004060:	08008e78 	.word	0x08008e78

08004064 <_ZN12localization10SendReqestEv>:
extern unsigned char RxFIFO_Data[6];

 /****************localization*****************************************/

void localization::SendReqest()
{
 8004064:	b508      	push	{r3, lr}
	if(canbus_r->Send(GET_LOCA<<ORDER_BIT_Pos,0,0)!=0)
 8004066:	2300      	movs	r3, #0
 8004068:	6840      	ldr	r0, [r0, #4]
 800406a:	461a      	mov	r2, r3
 800406c:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8004070:	f7ff ff30 	bl	8003ed4 <_ZN6CanBus4SendEmhPh>
 8004074:	b900      	cbnz	r0, 8004078 <_ZN12localization10SendReqestEv+0x14>
 8004076:	bd08      	pop	{r3, pc}
	{
		HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_3);//MG[LED_
 8004078:	2108      	movs	r1, #8
 800407a:	4802      	ldr	r0, [pc, #8]	; (8004084 <_ZN12localization10SendReqestEv+0x20>)
	}
}
 800407c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_3);//MG[LED_
 8004080:	f7fe bd5e 	b.w	8002b40 <HAL_GPIO_TogglePin>
 8004084:	40020000 	.word	0x40020000

08004088 <MX_CAN1_Init>:

/* CAN1 init function */
void MX_CAN1_Init(void)
{

  hcan1.Instance = CAN1;
 8004088:	4b0f      	ldr	r3, [pc, #60]	; (80040c8 <MX_CAN1_Init+0x40>)
 800408a:	4a10      	ldr	r2, [pc, #64]	; (80040cc <MX_CAN1_Init+0x44>)
{
 800408c:	b570      	push	{r4, r5, r6, lr}
  hcan1.Init.Mode = CAN_MODE_NORMAL;
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
  hcan1.Init.TimeTriggeredMode = DISABLE;
  hcan1.Init.AutoBusOff = ENABLE;
 800408e:	2101      	movs	r1, #1
  hcan1.Instance = CAN1;
 8004090:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 8004092:	2608      	movs	r6, #8
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8004094:	2200      	movs	r2, #0
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8004096:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 800409a:	f44f 3400 	mov.w	r4, #131072	; 0x20000
  hcan1.Init.AutoWakeUp = DISABLE;
  hcan1.Init.AutoRetransmission = DISABLE;
  hcan1.Init.ReceiveFifoLocked = DISABLE;
  hcan1.Init.TransmitFifoPriority = ENABLE;
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800409e:	4618      	mov	r0, r3
  hcan1.Init.Prescaler = 8;
 80040a0:	605e      	str	r6, [r3, #4]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 80040a2:	60dd      	str	r5, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_3TQ;
 80040a4:	611c      	str	r4, [r3, #16]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80040a6:	609a      	str	r2, [r3, #8]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80040a8:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80040aa:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoWakeUp = DISABLE;
 80040ac:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80040ae:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80040b0:	771a      	strb	r2, [r3, #28]
  hcan1.Init.AutoBusOff = ENABLE;
 80040b2:	7659      	strb	r1, [r3, #25]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 80040b4:	7759      	strb	r1, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80040b6:	f7fd fef9 	bl	8001eac <HAL_CAN_Init>
 80040ba:	b900      	cbnz	r0, 80040be <MX_CAN1_Init+0x36>
 80040bc:	bd70      	pop	{r4, r5, r6, pc}
  {
    Error_Handler();
  }

}
 80040be:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    Error_Handler();
 80040c2:	f000 bd65 	b.w	8004b90 <Error_Handler>
 80040c6:	bf00      	nop
 80040c8:	20000708 	.word	0x20000708
 80040cc:	40006400 	.word	0x40006400

080040d0 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80040d0:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN1)
 80040d2:	6802      	ldr	r2, [r0, #0]
 80040d4:	4b24      	ldr	r3, [pc, #144]	; (8004168 <HAL_CAN_MspInit+0x98>)
{
 80040d6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040d8:	2400      	movs	r4, #0
  if(canHandle->Instance==CAN1)
 80040da:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040dc:	9404      	str	r4, [sp, #16]
 80040de:	9403      	str	r4, [sp, #12]
 80040e0:	9405      	str	r4, [sp, #20]
 80040e2:	9406      	str	r4, [sp, #24]
 80040e4:	9407      	str	r4, [sp, #28]
  if(canHandle->Instance==CAN1)
 80040e6:	d001      	beq.n	80040ec <HAL_CAN_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80040e8:	b009      	add	sp, #36	; 0x24
 80040ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_CAN1_CLK_ENABLE();
 80040ec:	f503 33ea 	add.w	r3, r3, #119808	; 0x1d400
 80040f0:	9401      	str	r4, [sp, #4]
 80040f2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80040f4:	481d      	ldr	r0, [pc, #116]	; (800416c <HAL_CAN_MspInit+0x9c>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 80040f6:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80040fa:	641a      	str	r2, [r3, #64]	; 0x40
 80040fc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040fe:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 8004102:	9201      	str	r2, [sp, #4]
 8004104:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004106:	9402      	str	r4, [sp, #8]
 8004108:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800410a:	f042 0201 	orr.w	r2, r2, #1
 800410e:	631a      	str	r2, [r3, #48]	; 0x30
 8004110:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004118:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800411a:	2309      	movs	r3, #9
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800411c:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800411e:	f44f 56c0 	mov.w	r6, #6144	; 0x1800
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004122:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004124:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004126:	9206      	str	r2, [sp, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004128:	9f02      	ldr	r7, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800412a:	9603      	str	r6, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800412c:	9504      	str	r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800412e:	f7fe fbfb 	bl	8002928 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8004132:	4622      	mov	r2, r4
 8004134:	4621      	mov	r1, r4
 8004136:	2014      	movs	r0, #20
 8004138:	f7fe fa2e 	bl	8002598 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800413c:	2014      	movs	r0, #20
 800413e:	f7fe fa61 	bl	8002604 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8004142:	4622      	mov	r2, r4
 8004144:	4621      	mov	r1, r4
 8004146:	2015      	movs	r0, #21
 8004148:	f7fe fa26 	bl	8002598 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800414c:	2015      	movs	r0, #21
 800414e:	f7fe fa59 	bl	8002604 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 8004152:	4622      	mov	r2, r4
 8004154:	4621      	mov	r1, r4
 8004156:	2016      	movs	r0, #22
 8004158:	f7fe fa1e 	bl	8002598 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800415c:	2016      	movs	r0, #22
 800415e:	f7fe fa51 	bl	8002604 <HAL_NVIC_EnableIRQ>
}
 8004162:	b009      	add	sp, #36	; 0x24
 8004164:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004166:	bf00      	nop
 8004168:	40006400 	.word	0x40006400
 800416c:	40020000 	.word	0x40020000

08004170 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8004170:	b510      	push	{r4, lr}
 8004172:	b082      	sub	sp, #8
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004174:	2400      	movs	r4, #0
 8004176:	4b0e      	ldr	r3, [pc, #56]	; (80041b0 <MX_DMA_Init+0x40>)
 8004178:	9401      	str	r4, [sp, #4]
 800417a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800417c:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004180:	631a      	str	r2, [r3, #48]	; 0x30
 8004182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004184:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8004188:	4622      	mov	r2, r4
 800418a:	4621      	mov	r1, r4
  __HAL_RCC_DMA1_CLK_ENABLE();
 800418c:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800418e:	2010      	movs	r0, #16
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004190:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8004192:	f7fe fa01 	bl	8002598 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8004196:	2010      	movs	r0, #16
 8004198:	f7fe fa34 	bl	8002604 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 800419c:	4622      	mov	r2, r4
 800419e:	4621      	mov	r1, r4
 80041a0:	2011      	movs	r0, #17
 80041a2:	f7fe f9f9 	bl	8002598 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80041a6:	2011      	movs	r0, #17
 80041a8:	f7fe fa2c 	bl	8002604 <HAL_NVIC_EnableIRQ>

}
 80041ac:	b002      	add	sp, #8
 80041ae:	bd10      	pop	{r4, pc}
 80041b0:	40023800 	.word	0x40023800

080041b4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80041b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041b8:	b08a      	sub	sp, #40	; 0x28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041ba:	2400      	movs	r4, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80041bc:	4b36      	ldr	r3, [pc, #216]	; (8004298 <MX_GPIO_Init+0xe4>)
 80041be:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041c0:	9406      	str	r4, [sp, #24]
 80041c2:	9405      	str	r4, [sp, #20]
 80041c4:	9407      	str	r4, [sp, #28]
 80041c6:	9408      	str	r4, [sp, #32]
 80041c8:	9409      	str	r4, [sp, #36]	; 0x24
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80041ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 80041cc:	4e33      	ldr	r6, [pc, #204]	; (800429c <MX_GPIO_Init+0xe8>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80041ce:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 80042a8 <MX_GPIO_Init+0xf4>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin, GPIO_PIN_RESET);
 80041d2:	4f33      	ldr	r7, [pc, #204]	; (80042a0 <MX_GPIO_Init+0xec>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80041d4:	f042 0204 	orr.w	r2, r2, #4
 80041d8:	631a      	str	r2, [r3, #48]	; 0x30
 80041da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041dc:	f002 0204 	and.w	r2, r2, #4
 80041e0:	9201      	str	r2, [sp, #4]
 80041e2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80041e4:	9402      	str	r4, [sp, #8]
 80041e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041e8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80041ec:	631a      	str	r2, [r3, #48]	; 0x30
 80041ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041f0:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80041f4:	9202      	str	r2, [sp, #8]
 80041f6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80041f8:	9403      	str	r4, [sp, #12]
 80041fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80041fc:	f042 0201 	orr.w	r2, r2, #1
 8004200:	631a      	str	r2, [r3, #48]	; 0x30
 8004202:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004204:	f002 0201 	and.w	r2, r2, #1
 8004208:	9203      	str	r2, [sp, #12]
 800420a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800420c:	9404      	str	r4, [sp, #16]
 800420e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004210:	f042 0202 	orr.w	r2, r2, #2
 8004214:	631a      	str	r2, [r3, #48]	; 0x30
 8004216:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004218:	f003 0302 	and.w	r3, r3, #2
 800421c:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800421e:	4622      	mov	r2, r4
 8004220:	4630      	mov	r0, r6
 8004222:	f240 3103 	movw	r1, #771	; 0x303
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004226:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOC, E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8004228:	f7fe fc86 	bl	8002b38 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800422c:	4622      	mov	r2, r4
 800422e:	4640      	mov	r0, r8
 8004230:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004234:	f7fe fc80 	bl	8002b38 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin, GPIO_PIN_RESET);
 8004238:	4622      	mov	r2, r4
 800423a:	4638      	mov	r0, r7
 800423c:	21f0      	movs	r1, #240	; 0xf0
 800423e:	f7fe fc7b 	bl	8002b38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004242:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004246:	a905      	add	r1, sp, #20
 8004248:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800424a:	4b16      	ldr	r3, [pc, #88]	; (80042a4 <MX_GPIO_Init+0xf0>)
  GPIO_InitStruct.Pin = B1_Pin;
 800424c:	9205      	str	r2, [sp, #20]

  /*Configure GPIO pins : PCPin PCPin PC8 PC9 */
  GPIO_InitStruct.Pin = E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800424e:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004250:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004252:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004254:	f7fe fb68 	bl	8002928 <HAL_GPIO_Init>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004258:	4630      	mov	r0, r6
 800425a:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = E_Pin|RS_Pin|GPIO_PIN_8|GPIO_PIN_9;
 800425c:	f240 3303 	movw	r3, #771	; 0x303
 8004260:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004262:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004264:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004266:	9506      	str	r5, [sp, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004268:	f7fe fb5e 	bl	8002928 <HAL_GPIO_Init>
  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800426c:	4640      	mov	r0, r8
 800426e:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8004270:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004274:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004276:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004278:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800427a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800427c:	f7fe fb54 	bl	8002928 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin;
 8004280:	23f0      	movs	r3, #240	; 0xf0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004282:	a905      	add	r1, sp, #20
 8004284:	4638      	mov	r0, r7
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004286:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004288:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800428a:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = DB4_Pin|DB5_Pin|DB6_Pin|DB7_Pin;
 800428c:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800428e:	f7fe fb4b 	bl	8002928 <HAL_GPIO_Init>

}
 8004292:	b00a      	add	sp, #40	; 0x28
 8004294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004298:	40023800 	.word	0x40023800
 800429c:	40020800 	.word	0x40020800
 80042a0:	40020400 	.word	0x40020400
 80042a4:	10210000 	.word	0x10210000
 80042a8:	40020000 	.word	0x40020000

080042ac <MX_I2C2_Init>:

/* I2C2 init function */
void MX_I2C2_Init(void)
{

  hi2c2.Instance = I2C2;
 80042ac:	4b0c      	ldr	r3, [pc, #48]	; (80042e0 <MX_I2C2_Init+0x34>)
 80042ae:	4a0d      	ldr	r2, [pc, #52]	; (80042e4 <MX_I2C2_Init+0x38>)
{
 80042b0:	b510      	push	{r4, lr}
  hi2c2.Init.ClockSpeed = 100000;
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042b2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
  hi2c2.Init.ClockSpeed = 100000;
 80042b6:	4c0c      	ldr	r4, [pc, #48]	; (80042e8 <MX_I2C2_Init+0x3c>)
  hi2c2.Instance = I2C2;
 80042b8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c2.Init.OwnAddress2 = 0;
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80042ba:	4618      	mov	r0, r3
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80042bc:	2200      	movs	r2, #0
  hi2c2.Init.ClockSpeed = 100000;
 80042be:	605c      	str	r4, [r3, #4]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042c0:	6119      	str	r1, [r3, #16]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80042c2:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80042c4:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80042c6:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80042c8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80042ca:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80042cc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80042ce:	f7fe fc3f 	bl	8002b50 <HAL_I2C_Init>
 80042d2:	b900      	cbnz	r0, 80042d6 <MX_I2C2_Init+0x2a>
 80042d4:	bd10      	pop	{r4, pc}
  {
    Error_Handler();
  }

}
 80042d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80042da:	f000 bc59 	b.w	8004b90 <Error_Handler>
 80042de:	bf00      	nop
 80042e0:	20000730 	.word	0x20000730
 80042e4:	40005800 	.word	0x40005800
 80042e8:	000186a0 	.word	0x000186a0

080042ec <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80042ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(i2cHandle->Instance==I2C2)
 80042f0:	6802      	ldr	r2, [r0, #0]
 80042f2:	4b27      	ldr	r3, [pc, #156]	; (8004390 <HAL_I2C_MspInit+0xa4>)
{
 80042f4:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042f6:	2400      	movs	r4, #0
  if(i2cHandle->Instance==I2C2)
 80042f8:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042fa:	9404      	str	r4, [sp, #16]
 80042fc:	9403      	str	r4, [sp, #12]
 80042fe:	9405      	str	r4, [sp, #20]
 8004300:	9406      	str	r4, [sp, #24]
 8004302:	9407      	str	r4, [sp, #28]
  if(i2cHandle->Instance==I2C2)
 8004304:	d002      	beq.n	800430c <HAL_I2C_MspInit+0x20>
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8004306:	b009      	add	sp, #36	; 0x24
 8004308:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800430c:	4d21      	ldr	r5, [pc, #132]	; (8004394 <HAL_I2C_MspInit+0xa8>)
 800430e:	9400      	str	r4, [sp, #0]
 8004310:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004312:	4821      	ldr	r0, [pc, #132]	; (8004398 <HAL_I2C_MspInit+0xac>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004314:	f043 0302 	orr.w	r3, r3, #2
 8004318:	632b      	str	r3, [r5, #48]	; 0x30
 800431a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800431c:	f003 0302 	and.w	r3, r3, #2
 8004320:	9300      	str	r3, [sp, #0]
 8004322:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004324:	9401      	str	r4, [sp, #4]
 8004326:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004328:	f043 0304 	orr.w	r3, r3, #4
 800432c:	632b      	str	r3, [r5, #48]	; 0x30
 800432e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8004330:	f003 0304 	and.w	r3, r3, #4
 8004334:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004336:	f04f 0912 	mov.w	r9, #18
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800433a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800433e:	f04f 0801 	mov.w	r8, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004342:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004344:	2604      	movs	r6, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004346:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004348:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800434a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800434c:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004350:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004354:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004356:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004358:	f7fe fae6 	bl	8002928 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800435c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004360:	a903      	add	r1, sp, #12
 8004362:	480e      	ldr	r0, [pc, #56]	; (800439c <HAL_I2C_MspInit+0xb0>)
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004364:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004366:	f8cd 9010 	str.w	r9, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800436a:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800436e:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8004370:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004372:	f7fe fad9 	bl	8002928 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8004376:	9402      	str	r4, [sp, #8]
 8004378:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800437a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800437e:	642b      	str	r3, [r5, #64]	; 0x40
 8004380:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8004382:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004386:	9302      	str	r3, [sp, #8]
 8004388:	9b02      	ldr	r3, [sp, #8]
}
 800438a:	b009      	add	sp, #36	; 0x24
 800438c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004390:	40005800 	.word	0x40005800
 8004394:	40023800 	.word	0x40023800
 8004398:	40020400 	.word	0x40020400
 800439c:	40020800 	.word	0x40020800

080043a0 <_Z9lcd_writecc.constprop.4>:
	LCD_E(OFF);
	HAL_Delay(2);
}

// 4bit mode write
void lcd_write(char reg, char dat)
 80043a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_SET);
 80043a2:	4d20      	ldr	r5, [pc, #128]	; (8004424 <_Z9lcd_writecc.constprop.4+0x84>)
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 80043a4:	4e20      	ldr	r6, [pc, #128]	; (8004428 <_Z9lcd_writecc.constprop.4+0x88>)
void lcd_write(char reg, char dat)
 80043a6:	4604      	mov	r4, r0
 80043a8:	f004 07f0 	and.w	r7, r4, #240	; 0xf0
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_SET);
 80043ac:	4628      	mov	r0, r5
 80043ae:	2201      	movs	r2, #1
 80043b0:	2102      	movs	r1, #2
 80043b2:	f7fe fbc1 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 80043b6:	4639      	mov	r1, r7
 80043b8:	4630      	mov	r0, r6
 80043ba:	2201      	movs	r2, #1
 80043bc:	f7fe fbbc 	bl	8002b38 <HAL_GPIO_WritePin>
	pin = (~pin) & 0x0f0;
 80043c0:	43f9      	mvns	r1, r7
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 80043c2:	4630      	mov	r0, r6
 80043c4:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
 80043c8:	2200      	movs	r2, #0
 80043ca:	f7fe fbb5 	bl	8002b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 80043ce:	2201      	movs	r2, #1
 80043d0:	4611      	mov	r1, r2
 80043d2:	4628      	mov	r0, r5
 80043d4:	f7fe fbb0 	bl	8002b38 <HAL_GPIO_WritePin>
	LCD_RS(reg);
	LCD_OUT(dat);
	LCD_E(ON);
	HAL_Delay(1);
	LCD_E(OFF);
	dat<<=4;
 80043d8:	0124      	lsls	r4, r4, #4
	HAL_Delay(1);
 80043da:	2001      	movs	r0, #1
 80043dc:	f7fd fd54 	bl	8001e88 <HAL_Delay>
	dat<<=4;
 80043e0:	b2e4      	uxtb	r4, r4
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 80043e2:	4628      	mov	r0, r5
 80043e4:	2200      	movs	r2, #0
 80043e6:	2101      	movs	r1, #1
 80043e8:	f7fe fba6 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 80043ec:	4621      	mov	r1, r4
 80043ee:	4630      	mov	r0, r6
 80043f0:	2201      	movs	r2, #1
 80043f2:	f7fe fba1 	bl	8002b38 <HAL_GPIO_WritePin>
	pin = (~pin) & 0x0f0;
 80043f6:	43e1      	mvns	r1, r4
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 80043f8:	4630      	mov	r0, r6
 80043fa:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
 80043fe:	2200      	movs	r2, #0
 8004400:	f7fe fb9a 	bl	8002b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 8004404:	2201      	movs	r2, #1
 8004406:	4611      	mov	r1, r2
 8004408:	4628      	mov	r0, r5
 800440a:	f7fe fb95 	bl	8002b38 <HAL_GPIO_WritePin>
	LCD_OUT(dat);
	LCD_E(ON);
	HAL_Delay(1);
 800440e:	2001      	movs	r0, #1
 8004410:	f7fd fd3a 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 8004414:	4628      	mov	r0, r5
 8004416:	2200      	movs	r2, #0
 8004418:	2101      	movs	r1, #1
	LCD_E(OFF);
}
 800441a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 800441e:	f7fe bb8b 	b.w	8002b38 <HAL_GPIO_WritePin>
 8004422:	bf00      	nop
 8004424:	40020800 	.word	0x40020800
 8004428:	40020400 	.word	0x40020400

0800442c <_Z9lcd_writecc.constprop.3>:
void lcd_write(char reg, char dat)
 800442c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 800442e:	4d20      	ldr	r5, [pc, #128]	; (80044b0 <_Z9lcd_writecc.constprop.3+0x84>)
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8004430:	4e20      	ldr	r6, [pc, #128]	; (80044b4 <_Z9lcd_writecc.constprop.3+0x88>)
void lcd_write(char reg, char dat)
 8004432:	4604      	mov	r4, r0
 8004434:	f004 07f0 	and.w	r7, r4, #240	; 0xf0
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 8004438:	4628      	mov	r0, r5
 800443a:	2200      	movs	r2, #0
 800443c:	2102      	movs	r1, #2
 800443e:	f7fe fb7b 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8004442:	4639      	mov	r1, r7
 8004444:	4630      	mov	r0, r6
 8004446:	2201      	movs	r2, #1
 8004448:	f7fe fb76 	bl	8002b38 <HAL_GPIO_WritePin>
	pin = (~pin) & 0x0f0;
 800444c:	43f9      	mvns	r1, r7
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 800444e:	4630      	mov	r0, r6
 8004450:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
 8004454:	2200      	movs	r2, #0
 8004456:	f7fe fb6f 	bl	8002b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 800445a:	2201      	movs	r2, #1
 800445c:	4611      	mov	r1, r2
 800445e:	4628      	mov	r0, r5
 8004460:	f7fe fb6a 	bl	8002b38 <HAL_GPIO_WritePin>
	dat<<=4;
 8004464:	0124      	lsls	r4, r4, #4
	HAL_Delay(1);
 8004466:	2001      	movs	r0, #1
 8004468:	f7fd fd0e 	bl	8001e88 <HAL_Delay>
	dat<<=4;
 800446c:	b2e4      	uxtb	r4, r4
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 800446e:	4628      	mov	r0, r5
 8004470:	2200      	movs	r2, #0
 8004472:	2101      	movs	r1, #1
 8004474:	f7fe fb60 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8004478:	4621      	mov	r1, r4
 800447a:	4630      	mov	r0, r6
 800447c:	2201      	movs	r2, #1
 800447e:	f7fe fb5b 	bl	8002b38 <HAL_GPIO_WritePin>
	pin = (~pin) & 0x0f0;
 8004482:	43e1      	mvns	r1, r4
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 8004484:	4630      	mov	r0, r6
 8004486:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
 800448a:	2200      	movs	r2, #0
 800448c:	f7fe fb54 	bl	8002b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 8004490:	2201      	movs	r2, #1
 8004492:	4611      	mov	r1, r2
 8004494:	4628      	mov	r0, r5
 8004496:	f7fe fb4f 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 800449a:	2001      	movs	r0, #1
 800449c:	f7fd fcf4 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 80044a0:	4628      	mov	r0, r5
 80044a2:	2200      	movs	r2, #0
 80044a4:	2101      	movs	r1, #1
}
 80044a6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 80044aa:	f7fe bb45 	b.w	8002b38 <HAL_GPIO_WritePin>
 80044ae:	bf00      	nop
 80044b0:	40020800 	.word	0x40020800
 80044b4:	40020400 	.word	0x40020400

080044b8 <_Z7LcdInitv>:
	if(blink) mode |= 0x01;
	lcd_write(CMD, mode);
}

void LcdInit()
{
 80044b8:	b538      	push	{r3, r4, r5, lr}
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 80044ba:	4c75      	ldr	r4, [pc, #468]	; (8004690 <_Z7LcdInitv+0x1d8>)
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 80044bc:	4d75      	ldr	r5, [pc, #468]	; (8004694 <_Z7LcdInitv+0x1dc>)
	// LCD
	LCD_RW(OUT);
	HAL_Delay(30);
 80044be:	201e      	movs	r0, #30
 80044c0:	f7fd fce2 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 80044c4:	4620      	mov	r0, r4
 80044c6:	2200      	movs	r2, #0
 80044c8:	2102      	movs	r1, #2
 80044ca:	f7fe fb35 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 80044ce:	4628      	mov	r0, r5
 80044d0:	2201      	movs	r2, #1
 80044d2:	2130      	movs	r1, #48	; 0x30
 80044d4:	f7fe fb30 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 80044d8:	4628      	mov	r0, r5
 80044da:	2200      	movs	r2, #0
 80044dc:	21c0      	movs	r1, #192	; 0xc0
 80044de:	f7fe fb2b 	bl	8002b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 80044e2:	2201      	movs	r2, #1
 80044e4:	4611      	mov	r1, r2
 80044e6:	4620      	mov	r0, r4
 80044e8:	f7fe fb26 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80044ec:	2001      	movs	r0, #1
 80044ee:	f7fd fccb 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 80044f2:	2200      	movs	r2, #0
 80044f4:	2101      	movs	r1, #1
 80044f6:	4620      	mov	r0, r4
 80044f8:	f7fe fb1e 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 80044fc:	2002      	movs	r0, #2
 80044fe:	f7fd fcc3 	bl	8001e88 <HAL_Delay>
	lcd_write8(CMD, 0x30);		// Function 8bit
	HAL_Delay(5);
 8004502:	2005      	movs	r0, #5
 8004504:	f7fd fcc0 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 8004508:	4620      	mov	r0, r4
 800450a:	2200      	movs	r2, #0
 800450c:	2102      	movs	r1, #2
 800450e:	f7fe fb13 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8004512:	4628      	mov	r0, r5
 8004514:	2201      	movs	r2, #1
 8004516:	2130      	movs	r1, #48	; 0x30
 8004518:	f7fe fb0e 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 800451c:	4628      	mov	r0, r5
 800451e:	2200      	movs	r2, #0
 8004520:	21c0      	movs	r1, #192	; 0xc0
 8004522:	f7fe fb09 	bl	8002b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 8004526:	2201      	movs	r2, #1
 8004528:	4611      	mov	r1, r2
 800452a:	4620      	mov	r0, r4
 800452c:	f7fe fb04 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8004530:	2001      	movs	r0, #1
 8004532:	f7fd fca9 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 8004536:	2200      	movs	r2, #0
 8004538:	2101      	movs	r1, #1
 800453a:	4620      	mov	r0, r4
 800453c:	f7fe fafc 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8004540:	2002      	movs	r0, #2
 8004542:	f7fd fca1 	bl	8001e88 <HAL_Delay>
	lcd_write8(CMD, 0x30);		// Function 8bit
	HAL_Delay(5);
 8004546:	2005      	movs	r0, #5
 8004548:	f7fd fc9e 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 800454c:	4620      	mov	r0, r4
 800454e:	2200      	movs	r2, #0
 8004550:	2102      	movs	r1, #2
 8004552:	f7fe faf1 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8004556:	4628      	mov	r0, r5
 8004558:	2201      	movs	r2, #1
 800455a:	2130      	movs	r1, #48	; 0x30
 800455c:	f7fe faec 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 8004560:	4628      	mov	r0, r5
 8004562:	2200      	movs	r2, #0
 8004564:	21c0      	movs	r1, #192	; 0xc0
 8004566:	f7fe fae7 	bl	8002b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 800456a:	2201      	movs	r2, #1
 800456c:	4611      	mov	r1, r2
 800456e:	4620      	mov	r0, r4
 8004570:	f7fe fae2 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8004574:	2001      	movs	r0, #1
 8004576:	f7fd fc87 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 800457a:	2200      	movs	r2, #0
 800457c:	2101      	movs	r1, #1
 800457e:	4620      	mov	r0, r4
 8004580:	f7fe fada 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8004584:	2002      	movs	r0, #2
 8004586:	f7fd fc7f 	bl	8001e88 <HAL_Delay>
	lcd_write8(CMD, 0x30);		// Function 8bit
	HAL_Delay(5);
 800458a:	2005      	movs	r0, #5
 800458c:	f7fd fc7c 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 8004590:	4620      	mov	r0, r4
 8004592:	2200      	movs	r2, #0
 8004594:	2102      	movs	r1, #2
 8004596:	f7fe facf 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 800459a:	4628      	mov	r0, r5
 800459c:	2201      	movs	r2, #1
 800459e:	2120      	movs	r1, #32
 80045a0:	f7fe faca 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 80045a4:	4628      	mov	r0, r5
 80045a6:	2200      	movs	r2, #0
 80045a8:	21d0      	movs	r1, #208	; 0xd0
 80045aa:	f7fe fac5 	bl	8002b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 80045ae:	2201      	movs	r2, #1
 80045b0:	4611      	mov	r1, r2
 80045b2:	4620      	mov	r0, r4
 80045b4:	f7fe fac0 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80045b8:	2001      	movs	r0, #1
 80045ba:	f7fd fc65 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 80045be:	2200      	movs	r2, #0
 80045c0:	2101      	movs	r1, #1
 80045c2:	4620      	mov	r0, r4
 80045c4:	f7fe fab8 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 80045c8:	2002      	movs	r0, #2
 80045ca:	f7fd fc5d 	bl	8001e88 <HAL_Delay>

	lcd_write8(CMD, 0x20);		// Function 4bit
	HAL_Delay(5);
 80045ce:	2005      	movs	r0, #5
 80045d0:	f7fd fc5a 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 80045d4:	4620      	mov	r0, r4
 80045d6:	2200      	movs	r2, #0
 80045d8:	2102      	movs	r1, #2
 80045da:	f7fe faad 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 80045de:	4628      	mov	r0, r5
 80045e0:	2201      	movs	r2, #1
 80045e2:	2120      	movs	r1, #32
 80045e4:	f7fe faa8 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 80045e8:	4628      	mov	r0, r5
 80045ea:	2200      	movs	r2, #0
 80045ec:	21d0      	movs	r1, #208	; 0xd0
 80045ee:	f7fe faa3 	bl	8002b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 80045f2:	2201      	movs	r2, #1
 80045f4:	4611      	mov	r1, r2
 80045f6:	4620      	mov	r0, r4
 80045f8:	f7fe fa9e 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80045fc:	2001      	movs	r0, #1
 80045fe:	f7fd fc43 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 8004602:	2200      	movs	r2, #0
 8004604:	2101      	movs	r1, #1
 8004606:	4620      	mov	r0, r4
 8004608:	f7fe fa96 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 800460c:	2002      	movs	r0, #2
 800460e:	f7fd fc3b 	bl	8001e88 <HAL_Delay>
	lcd_write8(CMD, 0x20);		// Function 4bit
	HAL_Delay(5);
 8004612:	2005      	movs	r0, #5
 8004614:	f7fd fc38 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_RESET);
 8004618:	4620      	mov	r0, r4
 800461a:	2200      	movs	r2, #0
 800461c:	2102      	movs	r1, #2
 800461e:	f7fe fa8b 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8004622:	4628      	mov	r0, r5
 8004624:	2201      	movs	r2, #1
 8004626:	2120      	movs	r1, #32
 8004628:	f7fe fa86 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 800462c:	4628      	mov	r0, r5
 800462e:	2200      	movs	r2, #0
 8004630:	21d0      	movs	r1, #208	; 0xd0
 8004632:	f7fe fa81 	bl	8002b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 8004636:	2201      	movs	r2, #1
 8004638:	4611      	mov	r1, r2
 800463a:	4620      	mov	r0, r4
 800463c:	f7fe fa7c 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8004640:	2001      	movs	r0, #1
 8004642:	f7fd fc21 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 8004646:	2200      	movs	r2, #0
 8004648:	2101      	movs	r1, #1
 800464a:	4620      	mov	r0, r4
 800464c:	f7fe fa74 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(2);
 8004650:	2002      	movs	r0, #2
 8004652:	f7fd fc19 	bl	8001e88 <HAL_Delay>
	lcd_write8(CMD, 0x20);		// Function 4bit
	HAL_Delay(5);
 8004656:	2005      	movs	r0, #5
 8004658:	f7fd fc16 	bl	8001e88 <HAL_Delay>
	lcd_write(CMD, mode);
 800465c:	2008      	movs	r0, #8
 800465e:	f7ff fee5 	bl	800442c <_Z9lcd_writecc.constprop.3>

	LcdDisplayMode(0, 0, 0);
	HAL_Delay(5);
 8004662:	2005      	movs	r0, #5
 8004664:	f7fd fc10 	bl	8001e88 <HAL_Delay>
	lcd_write(CMD, 1);
 8004668:	2001      	movs	r0, #1
 800466a:	f7ff fedf 	bl	800442c <_Z9lcd_writecc.constprop.3>
	LcdCls();
	HAL_Delay(5);
 800466e:	2005      	movs	r0, #5
 8004670:	f7fd fc0a 	bl	8001e88 <HAL_Delay>
	lcd_write(CMD, 0x06);			// Entry Mode Set
 8004674:	2006      	movs	r0, #6
 8004676:	f7ff fed9 	bl	800442c <_Z9lcd_writecc.constprop.3>
	HAL_Delay(40);
 800467a:	2028      	movs	r0, #40	; 0x28
 800467c:	f7fd fc04 	bl	8001e88 <HAL_Delay>
	lcd_write(CMD, mode);
 8004680:	200c      	movs	r0, #12
 8004682:	f7ff fed3 	bl	800442c <_Z9lcd_writecc.constprop.3>
	LcdDisplayMode(1, 0, 0);
	HAL_Delay(5);
 8004686:	2005      	movs	r0, #5
}
 8004688:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_Delay(5);
 800468c:	f7fd bbfc 	b.w	8001e88 <HAL_Delay>
 8004690:	40020800 	.word	0x40020800
 8004694:	40020400 	.word	0x40020400

08004698 <_Z12SetFrequencyl>:

#ifndef BUZZER_H_
#define BUZZER_H_

void SetFrequency(long freq)
{
 8004698:	b500      	push	{lr}
 800469a:	ed2d 8b02 	vpush	{d8}
	float freqency=freq;
 800469e:	ee07 0a90 	vmov	s15, r0
{
 80046a2:	b083      	sub	sp, #12
	float freqency=freq;
 80046a4:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
//			{
//				sysclock=HAL_RCC_GetPCLK2Freq(); //TIM1,TIM8
//			}
//			else
//			{
				sysclock=HAL_RCC_GetPCLK1Freq();
 80046a8:	f7fe fba4 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
//			}
			while(ajustfreq!=freqency)
 80046ac:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80046b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				sysclock=HAL_RCC_GetPCLK1Freq();
 80046b4:	9001      	str	r0, [sp, #4]
			while(ajustfreq!=freqency)
 80046b6:	d035      	beq.n	8004724 <_Z12SetFrequencyl+0x8c>
 80046b8:	ee07 0a90 	vmov	s15, r0
 80046bc:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80046c0:	2000      	movs	r0, #0
			{
						Prescaler++;
					for(counterperiod=0;counterperiod<65535;counterperiod++)
					{
						ajustfreq=(float)sysclock/((float)Prescaler*((float)counterperiod+1));
 80046c2:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
					for(counterperiod=0;counterperiod<65535;counterperiod++)
 80046c6:	f64f 71ff 	movw	r1, #65535	; 0xffff
						Prescaler++;
 80046ca:	3001      	adds	r0, #1
 80046cc:	b280      	uxth	r0, r0
						ajustfreq=(float)sysclock/((float)Prescaler*((float)counterperiod+1));
 80046ce:	ee07 0a90 	vmov	s15, r0
 80046d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046d6:	eec6 7a26 	vdiv.f32	s15, s12, s13
						if(ajustfreq==freqency)
 80046da:	eeb4 8a67 	vcmp.f32	s16, s15
 80046de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046e2:	d01d      	beq.n	8004720 <_Z12SetFrequencyl+0x88>
 80046e4:	2301      	movs	r3, #1
 80046e6:	e002      	b.n	80046ee <_Z12SetFrequencyl+0x56>
					for(counterperiod=0;counterperiod<65535;counterperiod++)
 80046e8:	b293      	uxth	r3, r2
 80046ea:	428b      	cmp	r3, r1
 80046ec:	d0ed      	beq.n	80046ca <_Z12SetFrequencyl+0x32>
						ajustfreq=(float)sysclock/((float)Prescaler*((float)counterperiod+1));
 80046ee:	ee07 3a90 	vmov	s15, r3
 80046f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
					for(counterperiod=0;counterperiod<65535;counterperiod++)
 80046f6:	1c5a      	adds	r2, r3, #1
						ajustfreq=(float)sysclock/((float)Prescaler*((float)counterperiod+1));
 80046f8:	ee77 7aa5 	vadd.f32	s15, s15, s11
 80046fc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8004700:	ee86 7a27 	vdiv.f32	s14, s12, s15
						if(ajustfreq==freqency)
 8004704:	eeb4 8a47 	vcmp.f32	s16, s14
 8004708:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800470c:	d1ec      	bne.n	80046e8 <_Z12SetFrequencyl+0x50>
 800470e:	3801      	subs	r0, #1
							break;
						}
					}

			}
			htim2.Init.Prescaler=(unsigned short)Prescaler-1;
 8004710:	4a06      	ldr	r2, [pc, #24]	; (800472c <_Z12SetFrequencyl+0x94>)
 8004712:	6050      	str	r0, [r2, #4]
			htim2.Init.Period=(unsigned short)counterperiod;
 8004714:	60d3      	str	r3, [r2, #12]
}
 8004716:	b003      	add	sp, #12
 8004718:	ecbd 8b02 	vpop	{d8}
 800471c:	f85d fb04 	ldr.w	pc, [sp], #4
						if(ajustfreq==freqency)
 8004720:	2300      	movs	r3, #0
 8004722:	e7f4      	b.n	800470e <_Z12SetFrequencyl+0x76>
			while(ajustfreq!=freqency)
 8004724:	2300      	movs	r3, #0
 8004726:	f04f 30ff 	mov.w	r0, #4294967295
 800472a:	e7f1      	b.n	8004710 <_Z12SetFrequencyl+0x78>
 800472c:	200007c4 	.word	0x200007c4

08004730 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004732:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004734:	2234      	movs	r2, #52	; 0x34
 8004736:	2100      	movs	r1, #0
 8004738:	a807      	add	r0, sp, #28
 800473a:	f000 fdb9 	bl	80052b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800473e:	2300      	movs	r3, #0

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004740:	4929      	ldr	r1, [pc, #164]	; (80047e8 <_Z18SystemClock_Configv+0xb8>)
 8004742:	9300      	str	r3, [sp, #0]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004744:	9303      	str	r3, [sp, #12]
 8004746:	9302      	str	r3, [sp, #8]
 8004748:	9304      	str	r3, [sp, #16]
 800474a:	9305      	str	r3, [sp, #20]
 800474c:	9306      	str	r3, [sp, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 800474e:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004750:	4a26      	ldr	r2, [pc, #152]	; (80047ec <_Z18SystemClock_Configv+0xbc>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8004752:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8004756:	6408      	str	r0, [r1, #64]	; 0x40
 8004758:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800475a:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 800475e:	9100      	str	r1, [sp, #0]
 8004760:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004762:	9301      	str	r3, [sp, #4]
 8004764:	6813      	ldr	r3, [r2, #0]
 8004766:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800476a:	6013      	str	r3, [r2, #0]
 800476c:	6813      	ldr	r3, [r2, #0]
 800476e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004772:	9301      	str	r3, [sp, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004774:	2601      	movs	r6, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004776:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004778:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800477c:	f44f 0480 	mov.w	r4, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004780:	2104      	movs	r1, #4
  RCC_OscInitStruct.PLL.PLLN = 160;
 8004782:	22a0      	movs	r2, #160	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004784:	a807      	add	r0, sp, #28
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004786:	9f01      	ldr	r7, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004788:	9607      	str	r6, [sp, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800478a:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800478c:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800478e:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8004790:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004792:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004794:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8004796:	910f      	str	r1, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 160;
 8004798:	9210      	str	r2, [sp, #64]	; 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800479a:	f7fe fba3 	bl	8002ee4 <HAL_RCC_OscConfig>
 800479e:	b138      	cbz	r0, 80047b0 <_Z18SystemClock_Configv+0x80>
 80047a0:	4c13      	ldr	r4, [pc, #76]	; (80047f0 <_Z18SystemClock_Configv+0xc0>)
 80047a2:	204e      	movs	r0, #78	; 0x4e

void LcdPutc(char c)
{
	lcd_write(DAT, c);
 80047a4:	f7ff fdfc 	bl	80043a0 <_Z9lcd_writecc.constprop.4>
}

void LcdPuts(char *str)
{
	while(*str){
 80047a8:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80047ac:	2800      	cmp	r0, #0
 80047ae:	d1f9      	bne.n	80047a4 <_Z18SystemClock_Configv+0x74>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80047b0:	260f      	movs	r6, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80047b2:	2502      	movs	r5, #2
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80047b4:	2400      	movs	r4, #0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80047b6:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80047ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80047be:	a802      	add	r0, sp, #8
 80047c0:	2105      	movs	r1, #5
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80047c2:	9602      	str	r6, [sp, #8]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80047c4:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80047c6:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80047c8:	9205      	str	r2, [sp, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80047ca:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80047cc:	f7fe fa78 	bl	8002cc0 <HAL_RCC_ClockConfig>
 80047d0:	b138      	cbz	r0, 80047e2 <_Z18SystemClock_Configv+0xb2>
 80047d2:	4c07      	ldr	r4, [pc, #28]	; (80047f0 <_Z18SystemClock_Configv+0xc0>)
 80047d4:	204e      	movs	r0, #78	; 0x4e
	lcd_write(DAT, c);
 80047d6:	f7ff fde3 	bl	80043a0 <_Z9lcd_writecc.constprop.4>
	while(*str){
 80047da:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80047de:	2800      	cmp	r0, #0
 80047e0:	d1f9      	bne.n	80047d6 <_Z18SystemClock_Configv+0xa6>
  {
    Error_Handler();
  }
}
 80047e2:	b015      	add	sp, #84	; 0x54
 80047e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047e6:	bf00      	nop
 80047e8:	40023800 	.word	0x40023800
 80047ec:	40007000 	.word	0x40007000
 80047f0:	08008eac 	.word	0x08008eac

080047f4 <main>:
{
 80047f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80047f8:	ed2d 8b04 	vpush	{d8-d9}
 80047fc:	f5ad 7d3d 	sub.w	sp, sp, #756	; 0x2f4
  HAL_Init();
 8004800:	f7fd fb16 	bl	8001e30 <HAL_Init>
  SystemClock_Config();
 8004804:	f7ff ff94 	bl	8004730 <_Z18SystemClock_Configv>
  MX_GPIO_Init();
 8004808:	f7ff fcd4 	bl	80041b4 <MX_GPIO_Init>
  MX_DMA_Init();
 800480c:	f7ff fcb0 	bl	8004170 <MX_DMA_Init>
  MX_CAN1_Init();
 8004810:	f7ff fc3a 	bl	8004088 <MX_CAN1_Init>
  MX_USART1_UART_Init();
 8004814:	f000 fc1e 	bl	8005054 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8004818:	f000 fc38 	bl	800508c <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800481c:	f000 fb82 	bl	8004f24 <MX_TIM6_Init>
  MX_TIM7_Init();
 8004820:	f000 fba4 	bl	8004f6c <MX_TIM7_Init>
  MX_TIM2_Init();
 8004824:	f000 fb22 	bl	8004e6c <MX_TIM2_Init>
  MX_I2C2_Init();
 8004828:	f7ff fd40 	bl	80042ac <MX_I2C2_Init>
  LcdInit();
 800482c:	f7ff fe44 	bl	80044b8 <_Z7LcdInitv>
  FilterConfig();
 8004830:	f7ff fb16 	bl	8003e60 <_Z12FilterConfigv>
 8004834:	f8df 82e8 	ldr.w	r8, [pc, #744]	; 8004b20 <main+0x32c>
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_SET);
 8004838:	4db4      	ldr	r5, [pc, #720]	; (8004b0c <main+0x318>)
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 800483a:	4eb5      	ldr	r6, [pc, #724]	; (8004b10 <main+0x31c>)
 800483c:	2443      	movs	r4, #67	; 0x43
 800483e:	f004 07f0 	and.w	r7, r4, #240	; 0xf0
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_SET);
 8004842:	2201      	movs	r2, #1
 8004844:	2102      	movs	r1, #2
 8004846:	4628      	mov	r0, r5
 8004848:	f7fe f976 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 800484c:	4639      	mov	r1, r7
 800484e:	2201      	movs	r2, #1
 8004850:	4630      	mov	r0, r6
 8004852:	f7fe f971 	bl	8002b38 <HAL_GPIO_WritePin>
	pin = (~pin) & 0x0f0;
 8004856:	43f9      	mvns	r1, r7
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 8004858:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
 800485c:	2200      	movs	r2, #0
 800485e:	4630      	mov	r0, r6
 8004860:	f7fe f96a 	bl	8002b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 8004864:	2201      	movs	r2, #1
 8004866:	4611      	mov	r1, r2
 8004868:	4628      	mov	r0, r5
 800486a:	f7fe f965 	bl	8002b38 <HAL_GPIO_WritePin>
	dat<<=4;
 800486e:	0124      	lsls	r4, r4, #4
	HAL_Delay(1);
 8004870:	2001      	movs	r0, #1
 8004872:	f7fd fb09 	bl	8001e88 <HAL_Delay>
	dat<<=4;
 8004876:	b2e4      	uxtb	r4, r4
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 8004878:	2200      	movs	r2, #0
 800487a:	2101      	movs	r1, #1
 800487c:	4628      	mov	r0, r5
 800487e:	f7fe f95b 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8004882:	4621      	mov	r1, r4
 8004884:	2201      	movs	r2, #1
 8004886:	4630      	mov	r0, r6
 8004888:	f7fe f956 	bl	8002b38 <HAL_GPIO_WritePin>
	pin = (~pin) & 0x0f0;
 800488c:	43e1      	mvns	r1, r4
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 800488e:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
 8004892:	2200      	movs	r2, #0
 8004894:	4630      	mov	r0, r6
 8004896:	f7fe f94f 	bl	8002b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 800489a:	2201      	movs	r2, #1
 800489c:	4611      	mov	r1, r2
 800489e:	4628      	mov	r0, r5
 80048a0:	f7fe f94a 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 80048a4:	2001      	movs	r0, #1
 80048a6:	f7fd faef 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 80048aa:	2200      	movs	r2, #0
 80048ac:	2101      	movs	r1, #1
 80048ae:	4628      	mov	r0, r5
 80048b0:	f7fe f942 	bl	8002b38 <HAL_GPIO_WritePin>
	while(*str){
 80048b4:	f818 4f01 	ldrb.w	r4, [r8, #1]!
 80048b8:	2c00      	cmp	r4, #0
 80048ba:	d1c0      	bne.n	800483e <main+0x4a>
	bool txend=false;
	int error_code=0;
	unsigned long IDE;
	unsigned long RTR;
public:
	CanBus(unsigned long _IDE,unsigned long _RTR):IDE(_IDE),RTR(_RTR){
 80048bc:	2204      	movs	r2, #4

		void SetSendData(int cmd,unsigned char Len,float data);
		void SetReceevieData(unsigned short *ID,unsigned char *DLC,float *data);
		float SetReceevieData();
public:
	MotorSystem(CanBus *canbus,unsigned short ID):commuincationID(ID),Mcan(canbus)
 80048be:	ab18      	add	r3, sp, #96	; 0x60
 80048c0:	2102      	movs	r1, #2
	unsigned char nodeID;

public:
	 void open();
	 void close();
	Aircylinder(CanBus *can,unsigned char ID):canbus(can),nodeID(ID)
 80048c2:	2501      	movs	r5, #1
 80048c4:	2003      	movs	r0, #3
 80048c6:	f04f 0c07 	mov.w	ip, #7
 80048ca:	f04f 0e08 	mov.w	lr, #8
 80048ce:	920a      	str	r2, [sp, #40]	; 0x28
 80048d0:	9216      	str	r2, [sp, #88]	; 0x58
 80048d2:	f88d 20ac 	strb.w	r2, [sp, #172]	; 0xac
 80048d6:	2606      	movs	r6, #6
 80048d8:	2705      	movs	r7, #5
 80048da:	9117      	str	r1, [sp, #92]	; 0x5c
 80048dc:	f88d 109c 	strb.w	r1, [sp, #156]	; 0x9c
 80048e0:	f88d 5094 	strb.w	r5, [sp, #148]	; 0x94
 80048e4:	f88d 00a4 	strb.w	r0, [sp, #164]	; 0xa4
 80048e8:	f88d 4020 	strb.w	r4, [sp, #32]
 80048ec:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
 80048f0:	f88d 4022 	strb.w	r4, [sp, #34]	; 0x22
 80048f4:	9409      	str	r4, [sp, #36]	; 0x24
 80048f6:	940b      	str	r4, [sp, #44]	; 0x2c
 80048f8:	f88d 4050 	strb.w	r4, [sp, #80]	; 0x50
 80048fc:	f88d 4051 	strb.w	r4, [sp, #81]	; 0x51
 8004900:	f88d 4052 	strb.w	r4, [sp, #82]	; 0x52
 8004904:	9415      	str	r4, [sp, #84]	; 0x54
 8004906:	f88d 4080 	strb.w	r4, [sp, #128]	; 0x80
 800490a:	f88d 4081 	strb.w	r4, [sp, #129]	; 0x81
 800490e:	f88d 4082 	strb.w	r4, [sp, #130]	; 0x82
 8004912:	9421      	str	r4, [sp, #132]	; 0x84
 8004914:	9422      	str	r4, [sp, #136]	; 0x88
 8004916:	9423      	str	r4, [sp, #140]	; 0x8c
 8004918:	f8cd d090 	str.w	sp, [sp, #144]	; 0x90
 800491c:	f8cd d098 	str.w	sp, [sp, #152]	; 0x98
 8004920:	f8cd d0a0 	str.w	sp, [sp, #160]	; 0xa0
 8004924:	f8cd d0a8 	str.w	sp, [sp, #168]	; 0xa8
 8004928:	9406      	str	r4, [sp, #24]
 800492a:	9407      	str	r4, [sp, #28]
 800492c:	9412      	str	r4, [sp, #72]	; 0x48
 800492e:	9413      	str	r4, [sp, #76]	; 0x4c
 8004930:	941e      	str	r4, [sp, #120]	; 0x78
 8004932:	941f      	str	r4, [sp, #124]	; 0x7c
 8004934:	f8cd d0b0 	str.w	sp, [sp, #176]	; 0xb0
 8004938:	9334      	str	r3, [sp, #208]	; 0xd0
 800493a:	9336      	str	r3, [sp, #216]	; 0xd8
 800493c:	9338      	str	r3, [sp, #224]	; 0xe0
 800493e:	933a      	str	r3, [sp, #232]	; 0xe8
 8004940:	933c      	str	r3, [sp, #240]	; 0xf0
 8004942:	933e      	str	r3, [sp, #248]	; 0xf8
 8004944:	9340      	str	r3, [sp, #256]	; 0x100
 8004946:	9342      	str	r3, [sp, #264]	; 0x108
	short Maskbyte(int matrixnum,int shiftnum);
	const unsigned long begincmd=0x70;
	unsigned long timecount=0;
	bool beginend=false;
public:
	PS3controller(CanBus *_canbus):canbus(_canbus)
 8004948:	2370      	movs	r3, #112	; 0x70
	float currentX=0;
	float currentY=0;
	float currentyaw=0;
	unsigned long timcount1=0,timcount2=0;
public:
	 localization(CanBus *_canbus,CanBus *_canbus_r):canbus(_canbus),canbus_r(_canbus_r)
 800494a:	ed9f 8a72 	vldr	s16, [pc, #456]	; 8004b14 <main+0x320>
 800494e:	f8ad 20ec 	strh.w	r2, [sp, #236]	; 0xec
 8004952:	f88d c0c4 	strb.w	ip, [sp, #196]	; 0xc4
 8004956:	f8ad c104 	strh.w	ip, [sp, #260]	; 0x104
 800495a:	f88d e0cc 	strb.w	lr, [sp, #204]	; 0xcc
 800495e:	f8ad e10c 	strh.w	lr, [sp, #268]	; 0x10c
 8004962:	f8ad 50d4 	strh.w	r5, [sp, #212]	; 0xd4
 8004966:	f8ad 10dc 	strh.w	r1, [sp, #220]	; 0xdc
 800496a:	f8ad 00e4 	strh.w	r0, [sp, #228]	; 0xe4
	CanBus *canbus;
	void DivideData(float data);
	unsigned char tx_buff[8]={0,};
	unsigned short node_id;
public:
	Servo(CanBus *_canbus,unsigned short _node_id):canbus(_canbus),node_id(_node_id)
 800496e:	f8ad 511c 	strh.w	r5, [sp, #284]	; 0x11c
 8004972:	f8ad 112c 	strh.w	r1, [sp, #300]	; 0x12c
 8004976:	f88d 60bc 	strb.w	r6, [sp, #188]	; 0xbc
 800497a:	f8ad 60fc 	strh.w	r6, [sp, #252]	; 0xfc
 800497e:	f8cd d0b8 	str.w	sp, [sp, #184]	; 0xb8
 8004982:	f8cd d0c0 	str.w	sp, [sp, #192]	; 0xc0
 8004986:	f8cd d0c8 	str.w	sp, [sp, #200]	; 0xc8
 800498a:	f8cd d110 	str.w	sp, [sp, #272]	; 0x110
 800498e:	f8cd d120 	str.w	sp, [sp, #288]	; 0x120
 8004992:	f8cd d130 	str.w	sp, [sp, #304]	; 0x130
 8004996:	f88d 70b4 	strb.w	r7, [sp, #180]	; 0xb4
 800499a:	f8ad 70f4 	strh.w	r7, [sp, #244]	; 0xf4
 800499e:	9445      	str	r4, [sp, #276]	; 0x114
 80049a0:	9446      	str	r4, [sp, #280]	; 0x118
 80049a2:	9449      	str	r4, [sp, #292]	; 0x124
 80049a4:	944a      	str	r4, [sp, #296]	; 0x128
 80049a6:	944d      	str	r4, [sp, #308]	; 0x134
 80049a8:	9367      	str	r3, [sp, #412]	; 0x19c
 80049aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80049ae:	f8df 8174 	ldr.w	r8, [pc, #372]	; 8004b24 <main+0x330>
 80049b2:	936d      	str	r3, [sp, #436]	; 0x1b4
 80049b4:	f8df 9170 	ldr.w	r9, [pc, #368]	; 8004b28 <main+0x334>
 80049b8:	f8ad 214c 	strh.w	r2, [sp, #332]	; 0x14c
 80049bc:	ab0c      	add	r3, sp, #48	; 0x30
 80049be:	f8ad c17c 	strh.w	ip, [sp, #380]	; 0x17c
 80049c2:	f8ad e18c 	strh.w	lr, [sp, #396]	; 0x18c
 80049c6:	9364      	str	r3, [sp, #400]	; 0x190
 80049c8:	936b      	str	r3, [sp, #428]	; 0x1ac
 80049ca:	f8ad 013c 	strh.w	r0, [sp, #316]	; 0x13c
 80049ce:	f8ad 616c 	strh.w	r6, [sp, #364]	; 0x16c
 80049d2:	9465      	str	r4, [sp, #404]	; 0x194
 80049d4:	944e      	str	r4, [sp, #312]	; 0x138
 80049d6:	f8cd d140 	str.w	sp, [sp, #320]	; 0x140
 80049da:	f8cd d150 	str.w	sp, [sp, #336]	; 0x150
 80049de:	f8ad 715c 	strh.w	r7, [sp, #348]	; 0x15c
 80049e2:	f8cd d160 	str.w	sp, [sp, #352]	; 0x160
 80049e6:	f8cd d170 	str.w	sp, [sp, #368]	; 0x170
 80049ea:	f8cd d180 	str.w	sp, [sp, #384]	; 0x180
 80049ee:	9468      	str	r4, [sp, #416]	; 0x1a0
 80049f0:	f88d 41a4 	strb.w	r4, [sp, #420]	; 0x1a4
 80049f4:	f8cd d1a8 	str.w	sp, [sp, #424]	; 0x1a8
 80049f8:	f8cd 91b0 	str.w	r9, [sp, #432]	; 0x1b0
 80049fc:	9451      	str	r4, [sp, #324]	; 0x144
 80049fe:	f8cd 4197 	str.w	r4, [sp, #407]	; 0x197
 8004a02:	9452      	str	r4, [sp, #328]	; 0x148
 8004a04:	9455      	str	r4, [sp, #340]	; 0x154
 8004a06:	9456      	str	r4, [sp, #344]	; 0x158
 8004a08:	9459      	str	r4, [sp, #356]	; 0x164
 8004a0a:	945a      	str	r4, [sp, #360]	; 0x168
 8004a0c:	945d      	str	r4, [sp, #372]	; 0x174
 8004a0e:	945e      	str	r4, [sp, #376]	; 0x178
 8004a10:	9461      	str	r4, [sp, #388]	; 0x184
 8004a12:	9462      	str	r4, [sp, #392]	; 0x188
 8004a14:	f8cd 81b8 	str.w	r8, [sp, #440]	; 0x1b8
	unsigned short nodeID;
	void Sendreqest(unsigned long cmd);
	long countdata=0;
	float dist=0;
public:
	Encoder(CanBus *_canbus,unsigned char ID):canbus(_canbus),nodeID(ID){
 8004a18:	937c      	str	r3, [sp, #496]	; 0x1f0
 8004a1a:	9380      	str	r3, [sp, #512]	; 0x200
 8004a1c:	9384      	str	r3, [sp, #528]	; 0x210
 8004a1e:	9388      	str	r3, [sp, #544]	; 0x220
 8004a20:	f8ad 2224 	strh.w	r2, [sp, #548]	; 0x224
{
	CanBus *canbus;
	unsigned short sensordata[12]={0,};
	int num;
public:
	Sensor(CanBus *_canbus,int _num):canbus(_canbus),num(_num)
 8004a24:	938c      	str	r3, [sp, #560]	; 0x230
 8004a26:	f8ad 51f4 	strh.w	r5, [sp, #500]	; 0x1f4
 8004a2a:	f8ad 1204 	strh.w	r1, [sp, #516]	; 0x204
 8004a2e:	f8ad 0214 	strh.w	r0, [sp, #532]	; 0x214
 8004a32:	f8cd 81bc 	str.w	r8, [sp, #444]	; 0x1bc
 8004a36:	f88d 41d8 	strb.w	r4, [sp, #472]	; 0x1d8
 8004a3a:	f88d 41d9 	strb.w	r4, [sp, #473]	; 0x1d9
 8004a3e:	947a      	str	r4, [sp, #488]	; 0x1e8
 8004a40:	947b      	str	r4, [sp, #492]	; 0x1ec
 8004a42:	947e      	str	r4, [sp, #504]	; 0x1f8
 8004a44:	9482      	str	r4, [sp, #520]	; 0x208
 8004a46:	9486      	str	r4, [sp, #536]	; 0x218
 8004a48:	948a      	str	r4, [sp, #552]	; 0x228
 8004a4a:	948d      	str	r4, [sp, #564]	; 0x234
 8004a4c:	ed8d 8a70 	vstr	s16, [sp, #448]	; 0x1c0
 8004a50:	ed8d 8a71 	vstr	s16, [sp, #452]	; 0x1c4
 8004a54:	ed8d 8a77 	vstr	s16, [sp, #476]	; 0x1dc
 8004a58:	ed8d 8a78 	vstr	s16, [sp, #480]	; 0x1e0
 8004a5c:	ed8d 8a79 	vstr	s16, [sp, #484]	; 0x1e4
 8004a60:	ed8d 8a7f 	vstr	s16, [sp, #508]	; 0x1fc
 8004a64:	ed8d 8a83 	vstr	s16, [sp, #524]	; 0x20c
 8004a68:	ed8d 8a87 	vstr	s16, [sp, #540]	; 0x21c
 8004a6c:	ed8d 8a8b 	vstr	s16, [sp, #556]	; 0x22c
 8004a70:	948e      	str	r4, [sp, #568]	; 0x238
 8004a72:	948f      	str	r4, [sp, #572]	; 0x23c
 8004a74:	9490      	str	r4, [sp, #576]	; 0x240
 8004a76:	9491      	str	r4, [sp, #580]	; 0x244
 8004a78:	9492      	str	r4, [sp, #584]	; 0x248
 8004a7a:	919b      	str	r1, [sp, #620]	; 0x26c
    plow=&hlow;
 8004a7c:	4926      	ldr	r1, [pc, #152]	; (8004b18 <main+0x324>)
 8004a7e:	90a3      	str	r0, [sp, #652]	; 0x28c
hlow.M1.begin();
 8004a80:	a834      	add	r0, sp, #208	; 0xd0
 8004a82:	9394      	str	r3, [sp, #592]	; 0x250
 8004a84:	939c      	str	r3, [sp, #624]	; 0x270
 8004a86:	93a4      	str	r3, [sp, #656]	; 0x290
 8004a88:	92ab      	str	r2, [sp, #684]	; 0x2ac
 8004a8a:	93ac      	str	r3, [sp, #688]	; 0x2b0
 8004a8c:	9593      	str	r5, [sp, #588]	; 0x24c
 8004a8e:	9495      	str	r4, [sp, #596]	; 0x254
 8004a90:	949d      	str	r4, [sp, #628]	; 0x274
 8004a92:	94a5      	str	r4, [sp, #660]	; 0x294
 8004a94:	94ad      	str	r4, [sp, #692]	; 0x2b4
 8004a96:	9496      	str	r4, [sp, #600]	; 0x258
 8004a98:	9497      	str	r4, [sp, #604]	; 0x25c
 8004a9a:	9498      	str	r4, [sp, #608]	; 0x260
 8004a9c:	9499      	str	r4, [sp, #612]	; 0x264
 8004a9e:	949a      	str	r4, [sp, #616]	; 0x268
 8004aa0:	949e      	str	r4, [sp, #632]	; 0x278
 8004aa2:	949f      	str	r4, [sp, #636]	; 0x27c
 8004aa4:	94a0      	str	r4, [sp, #640]	; 0x280
 8004aa6:	94a1      	str	r4, [sp, #644]	; 0x284
 8004aa8:	94a2      	str	r4, [sp, #648]	; 0x288
 8004aaa:	94a6      	str	r4, [sp, #664]	; 0x298
 8004aac:	94a7      	str	r4, [sp, #668]	; 0x29c
 8004aae:	94a8      	str	r4, [sp, #672]	; 0x2a0
 8004ab0:	94a9      	str	r4, [sp, #676]	; 0x2a4
 8004ab2:	94aa      	str	r4, [sp, #680]	; 0x2a8
 8004ab4:	94ae      	str	r4, [sp, #696]	; 0x2b8
 8004ab6:	94af      	str	r4, [sp, #700]	; 0x2bc
 8004ab8:	94b0      	str	r4, [sp, #704]	; 0x2c0
 8004aba:	94b1      	str	r4, [sp, #708]	; 0x2c4
 8004abc:	94b2      	str	r4, [sp, #712]	; 0x2c8
 8004abe:	97b3      	str	r7, [sp, #716]	; 0x2cc
 8004ac0:	93b4      	str	r3, [sp, #720]	; 0x2d0
    plow=&hlow;
 8004ac2:	f8c1 d000 	str.w	sp, [r1]
 8004ac6:	96bb      	str	r6, [sp, #748]	; 0x2ec
 8004ac8:	94b5      	str	r4, [sp, #724]	; 0x2d4
 8004aca:	94b6      	str	r4, [sp, #728]	; 0x2d8
 8004acc:	94b7      	str	r4, [sp, #732]	; 0x2dc
 8004ace:	94b8      	str	r4, [sp, #736]	; 0x2e0
 8004ad0:	94b9      	str	r4, [sp, #740]	; 0x2e4
 8004ad2:	94ba      	str	r4, [sp, #744]	; 0x2e8
hlow.M1.begin();
 8004ad4:	f7ff faa4 	bl	8004020 <_ZN11MotorSystem5beginEv>
hlow.M2.begin();
 8004ad8:	a836      	add	r0, sp, #216	; 0xd8
 8004ada:	f7ff faa1 	bl	8004020 <_ZN11MotorSystem5beginEv>
hlow.M2.begin();
 8004ade:	a836      	add	r0, sp, #216	; 0xd8
 8004ae0:	f7ff fa9e 	bl	8004020 <_ZN11MotorSystem5beginEv>
hlow.M4.begin();
 8004ae4:	a83a      	add	r0, sp, #232	; 0xe8
 8004ae6:	f7ff fa9b 	bl	8004020 <_ZN11MotorSystem5beginEv>
	TIM_HandleTypeDef *htim;
public:
	Timer1(TIM_HandleTypeDef *timhandle,float p):period(p/1000),htim(timhandle)
	{
		/**************initialization******************/
		while(ajustperiod!=period)
 8004aea:	eddf 8a0c 	vldr	s17, [pc, #48]	; 8004b1c <main+0x328>
    SetFrequency(440);
 8004aee:	f44f 70dc 	mov.w	r0, #440	; 0x1b8
 8004af2:	f7ff fdd1 	bl	8004698 <_Z12SetFrequencyl>
	Timer1(TIM_HandleTypeDef *timhandle,float p):period(p/1000),htim(timhandle)
 8004af6:	4625      	mov	r5, r4
 8004af8:	eef0 7a48 	vmov.f32	s15, s16
		{
			Prescaler++;
			for(counterperiod=0;counterperiod<65535;counterperiod++)
 8004afc:	f64f 76ff 	movw	r6, #65535	; 0xffff
		while(ajustperiod!=period)
 8004b00:	eef4 7a68 	vcmp.f32	s15, s17
 8004b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b08:	d037      	beq.n	8004b7a <main+0x386>
 8004b0a:	e00f      	b.n	8004b2c <main+0x338>
 8004b0c:	40020800 	.word	0x40020800
 8004b10:	40020400 	.word	0x40020400
 8004b14:	00000000 	.word	0x00000000
 8004b18:	200006c8 	.word	0x200006c8
 8004b1c:	3c23d70b 	.word	0x3c23d70b
 8004b20:	08008ec4 	.word	0x08008ec4
 8004b24:	3e851eb8 	.word	0x3e851eb8
 8004b28:	3d27ef9e 	.word	0x3d27ef9e
			Prescaler++;
 8004b2c:	3401      	adds	r4, #1
 8004b2e:	b2a4      	uxth	r4, r4
 8004b30:	ee07 4a90 	vmov	s15, r4
 8004b34:	eef8 9a67 	vcvt.f32.u32	s19, s15
 8004b38:	2500      	movs	r5, #0
			{
			ajustperiod=((float)Prescaler*((float)counterperiod+1))/HAL_RCC_GetPCLK1Freq();
 8004b3a:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8004b3e:	ee07 5a90 	vmov	s15, r5
 8004b42:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8004b46:	f7fe f955 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
 8004b4a:	ee38 8a09 	vadd.f32	s16, s16, s18
 8004b4e:	ee07 0a90 	vmov	s15, r0
 8004b52:	ee28 8a29 	vmul.f32	s16, s16, s19
 8004b56:	eeb8 7a67 	vcvt.f32.u32	s14, s15
			for(counterperiod=0;counterperiod<65535;counterperiod++)
 8004b5a:	1c6b      	adds	r3, r5, #1
			ajustperiod=((float)Prescaler*((float)counterperiod+1))/HAL_RCC_GetPCLK1Freq();
 8004b5c:	eec8 7a07 	vdiv.f32	s15, s16, s14
				if(ajustperiod==period)
 8004b60:	eef4 7a68 	vcmp.f32	s15, s17
 8004b64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b68:	d0ca      	beq.n	8004b00 <main+0x30c>
			for(counterperiod=0;counterperiod<65535;counterperiod++)
 8004b6a:	b29d      	uxth	r5, r3
 8004b6c:	42b5      	cmp	r5, r6
 8004b6e:	d1e6      	bne.n	8004b3e <main+0x34a>
		while(ajustperiod!=period)
 8004b70:	eef4 7a68 	vcmp.f32	s15, s17
 8004b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b78:	d1d8      	bne.n	8004b2c <main+0x338>
				{
					break;
				}
			}
		}
		timhandle->Init.Prescaler=(unsigned short)Prescaler-1;
 8004b7a:	4b04      	ldr	r3, [pc, #16]	; (8004b8c <main+0x398>)
 8004b7c:	3c01      	subs	r4, #1

		/***********************************************/
	}
	void Start()
		{
			HAL_TIM_Base_Start_IT(htim);
 8004b7e:	4618      	mov	r0, r3
		timhandle->Init.Prescaler=(unsigned short)Prescaler-1;
 8004b80:	605c      	str	r4, [r3, #4]
		timhandle->Init.Period=(unsigned short)counterperiod;
 8004b82:	60dd      	str	r5, [r3, #12]
			HAL_TIM_Base_Start_IT(htim);
 8004b84:	f7fe fc26 	bl	80033d4 <HAL_TIM_Base_Start_IT>
 8004b88:	e7fe      	b.n	8004b88 <main+0x394>
 8004b8a:	bf00      	nop
 8004b8c:	20000784 	.word	0x20000784

08004b90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b94:	f8df 8090 	ldr.w	r8, [pc, #144]	; 8004c28 <Error_Handler+0x98>
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_SET);
 8004b98:	4d21      	ldr	r5, [pc, #132]	; (8004c20 <Error_Handler+0x90>)
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8004b9a:	4f22      	ldr	r7, [pc, #136]	; (8004c24 <Error_Handler+0x94>)
 8004b9c:	244e      	movs	r4, #78	; 0x4e
 8004b9e:	f004 06f0 	and.w	r6, r4, #240	; 0xf0
		HAL_GPIO_WritePin(RS_PORT, RS_PIN, GPIO_PIN_SET);
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	2102      	movs	r1, #2
 8004ba6:	4628      	mov	r0, r5
 8004ba8:	f7fd ffc6 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8004bac:	4631      	mov	r1, r6
 8004bae:	2201      	movs	r2, #1
 8004bb0:	4638      	mov	r0, r7
 8004bb2:	f7fd ffc1 	bl	8002b38 <HAL_GPIO_WritePin>
	pin = (~pin) & 0x0f0;
 8004bb6:	43f1      	mvns	r1, r6
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 8004bb8:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	4638      	mov	r0, r7
 8004bc0:	f7fd ffba 	bl	8002b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	4611      	mov	r1, r2
 8004bc8:	4628      	mov	r0, r5
 8004bca:	f7fd ffb5 	bl	8002b38 <HAL_GPIO_WritePin>
	dat<<=4;
 8004bce:	0124      	lsls	r4, r4, #4
	HAL_Delay(1);
 8004bd0:	2001      	movs	r0, #1
 8004bd2:	f7fd f959 	bl	8001e88 <HAL_Delay>
	dat<<=4;
 8004bd6:	b2e4      	uxtb	r4, r4
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 8004bd8:	2200      	movs	r2, #0
 8004bda:	2101      	movs	r1, #1
 8004bdc:	4628      	mov	r0, r5
 8004bde:	f7fd ffab 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8004be2:	4621      	mov	r1, r4
 8004be4:	2201      	movs	r2, #1
 8004be6:	4638      	mov	r0, r7
	pin = (~pin) & 0x0f0;
 8004be8:	43e4      	mvns	r4, r4
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_SET);
 8004bea:	f7fd ffa5 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, pin, GPIO_PIN_RESET);
 8004bee:	f004 01f0 	and.w	r1, r4, #240	; 0xf0
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	4638      	mov	r0, r7
 8004bf6:	f7fd ff9f 	bl	8002b38 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_SET);
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	4611      	mov	r1, r2
 8004bfe:	4628      	mov	r0, r5
 8004c00:	f7fd ff9a 	bl	8002b38 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8004c04:	2001      	movs	r0, #1
 8004c06:	f7fd f93f 	bl	8001e88 <HAL_Delay>
		HAL_GPIO_WritePin(E_PORT, E_PIN, GPIO_PIN_RESET);
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	2101      	movs	r1, #1
 8004c0e:	4628      	mov	r0, r5
 8004c10:	f7fd ff92 	bl	8002b38 <HAL_GPIO_WritePin>
	while(*str){
 8004c14:	f818 4f01 	ldrb.w	r4, [r8, #1]!
 8004c18:	2c00      	cmp	r4, #0
 8004c1a:	d1c0      	bne.n	8004b9e <Error_Handler+0xe>
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	 LcdPuts((char *)"Now in error handler");
  /* USER CODE END Error_Handler_Debug */
}
 8004c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c20:	40020800 	.word	0x40020800
 8004c24:	40020400 	.word	0x40020400
 8004c28:	08008eac 	.word	0x08008eac

08004c2c <__io_putchar>:

#ifdef __cplusplus
 extern "C" {
#endif
PUTCHAR_PROTOTYPE
{
 8004c2c:	b500      	push	{lr}
 8004c2e:	b083      	sub	sp, #12
 8004c30:	a902      	add	r1, sp, #8
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART2 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8004c32:	f64f 73ff 	movw	r3, #65535	; 0xffff
{
 8004c36:	f841 0d04 	str.w	r0, [r1, #-4]!
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8004c3a:	2201      	movs	r2, #1
 8004c3c:	4803      	ldr	r0, [pc, #12]	; (8004c4c <__io_putchar+0x20>)
 8004c3e:	f7ff f809 	bl	8003c54 <HAL_UART_Transmit>

  return ch;
}
 8004c42:	9801      	ldr	r0, [sp, #4]
 8004c44:	b003      	add	sp, #12
 8004c46:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c4a:	bf00      	nop
 8004c4c:	20000944 	.word	0x20000944

08004c50 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 8004c50:	b500      	push	{lr}
 8004c52:	b085      	sub	sp, #20
  uint8_t ch = 0;
 8004c54:	a904      	add	r1, sp, #16
 8004c56:	2300      	movs	r3, #0
 8004c58:	f801 3d09 	strb.w	r3, [r1, #-9]!
  HAL_UART_Receive(&huart2,(uint8_t *)&ch, 1, 0xFFFF);
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004c62:	4810      	ldr	r0, [pc, #64]	; (8004ca4 <__io_getchar+0x54>)
 8004c64:	f7ff f87a 	bl	8003d5c <HAL_UART_Receive>

  if (ch == '\r')
 8004c68:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8004c6c:	2a0d      	cmp	r2, #13
 8004c6e:	d00c      	beq.n	8004c8a <__io_getchar+0x3a>
 8004c70:	a904      	add	r1, sp, #16
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8004c72:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004c76:	f841 2d04 	str.w	r2, [r1, #-4]!
 8004c7a:	480a      	ldr	r0, [pc, #40]	; (8004ca4 <__io_getchar+0x54>)
 8004c7c:	2201      	movs	r2, #1
 8004c7e:	f7fe ffe9 	bl	8003c54 <HAL_UART_Transmit>
      ch = '\n';
  }

  return __io_putchar(ch);
//  return ch;
}
 8004c82:	9803      	ldr	r0, [sp, #12]
 8004c84:	b005      	add	sp, #20
 8004c86:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c8a:	a904      	add	r1, sp, #16
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8004c8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004c90:	f841 2d08 	str.w	r2, [r1, #-8]!
 8004c94:	4803      	ldr	r0, [pc, #12]	; (8004ca4 <__io_getchar+0x54>)
 8004c96:	2201      	movs	r2, #1
 8004c98:	f7fe ffdc 	bl	8003c54 <HAL_UART_Transmit>
      ch = '\n';
 8004c9c:	220a      	movs	r2, #10
 8004c9e:	f88d 2007 	strb.w	r2, [sp, #7]
 8004ca2:	e7e5      	b.n	8004c70 <__io_getchar+0x20>
 8004ca4:	20000944 	.word	0x20000944

08004ca8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004ca8:	b500      	push	{lr}
 8004caa:	b083      	sub	sp, #12
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cac:	4b0d      	ldr	r3, [pc, #52]	; (8004ce4 <HAL_MspInit+0x3c>)
 8004cae:	2100      	movs	r1, #0
 8004cb0:	9100      	str	r1, [sp, #0]
 8004cb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cb4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004cb8:	645a      	str	r2, [r3, #68]	; 0x44
 8004cba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004cbc:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004cc0:	9200      	str	r2, [sp, #0]
 8004cc2:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004cc4:	9101      	str	r1, [sp, #4]
 8004cc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004cc8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004ccc:	641a      	str	r2, [r3, #64]	; 0x40
 8004cce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004cd4:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004cd6:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 8004cd8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004cda:	f7fd fc4b 	bl	8002574 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004cde:	b003      	add	sp, #12
 8004ce0:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ce4:	40023800 	.word	0x40023800

08004ce8 <NMI_Handler>:
 8004ce8:	4770      	bx	lr
 8004cea:	bf00      	nop

08004cec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004cec:	e7fe      	b.n	8004cec <HardFault_Handler>
 8004cee:	bf00      	nop

08004cf0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004cf0:	e7fe      	b.n	8004cf0 <MemManage_Handler>
 8004cf2:	bf00      	nop

08004cf4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004cf4:	e7fe      	b.n	8004cf4 <BusFault_Handler>
 8004cf6:	bf00      	nop

08004cf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004cf8:	e7fe      	b.n	8004cf8 <UsageFault_Handler>
 8004cfa:	bf00      	nop

08004cfc <SVC_Handler>:
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop

08004d00 <DebugMon_Handler>:
 8004d00:	4770      	bx	lr
 8004d02:	bf00      	nop

08004d04 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop

08004d08 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d08:	f7fd b8ac 	b.w	8001e64 <HAL_IncTick>

08004d0c <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004d0c:	4801      	ldr	r0, [pc, #4]	; (8004d14 <DMA1_Stream5_IRQHandler+0x8>)
 8004d0e:	f7fd bd3b 	b.w	8002788 <HAL_DMA_IRQHandler>
 8004d12:	bf00      	nop
 8004d14:	20000844 	.word	0x20000844

08004d18 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004d18:	4801      	ldr	r0, [pc, #4]	; (8004d20 <DMA1_Stream6_IRQHandler+0x8>)
 8004d1a:	f7fd bd35 	b.w	8002788 <HAL_DMA_IRQHandler>
 8004d1e:	bf00      	nop
 8004d20:	200008a4 	.word	0x200008a4

08004d24 <CAN1_RX0_IRQHandler>:
 8004d24:	4801      	ldr	r0, [pc, #4]	; (8004d2c <CAN1_RX0_IRQHandler+0x8>)
 8004d26:	f7fd bafb 	b.w	8002320 <HAL_CAN_IRQHandler>
 8004d2a:	bf00      	nop
 8004d2c:	20000708 	.word	0x20000708

08004d30 <CAN1_RX1_IRQHandler>:
 8004d30:	4801      	ldr	r0, [pc, #4]	; (8004d38 <CAN1_RX1_IRQHandler+0x8>)
 8004d32:	f7fd baf5 	b.w	8002320 <HAL_CAN_IRQHandler>
 8004d36:	bf00      	nop
 8004d38:	20000708 	.word	0x20000708

08004d3c <CAN1_SCE_IRQHandler>:
void CAN1_SCE_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004d3c:	4801      	ldr	r0, [pc, #4]	; (8004d44 <CAN1_SCE_IRQHandler+0x8>)
 8004d3e:	f7fd baef 	b.w	8002320 <HAL_CAN_IRQHandler>
 8004d42:	bf00      	nop
 8004d44:	20000708 	.word	0x20000708

08004d48 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004d48:	4801      	ldr	r0, [pc, #4]	; (8004d50 <TIM6_DAC_IRQHandler+0x8>)
 8004d4a:	f7fe bd03 	b.w	8003754 <HAL_TIM_IRQHandler>
 8004d4e:	bf00      	nop
 8004d50:	20000784 	.word	0x20000784

08004d54 <TIM7_IRQHandler>:
void TIM7_IRQHandler(void)
{
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8004d54:	4801      	ldr	r0, [pc, #4]	; (8004d5c <TIM7_IRQHandler+0x8>)
 8004d56:	f7fe bcfd 	b.w	8003754 <HAL_TIM_IRQHandler>
 8004d5a:	bf00      	nop
 8004d5c:	20000804 	.word	0x20000804

08004d60 <_getpid>:
}

int _getpid(void)
{
	return 1;
}
 8004d60:	2001      	movs	r0, #1
 8004d62:	4770      	bx	lr

08004d64 <_kill>:

int _kill(int pid, int sig)
{
 8004d64:	b508      	push	{r3, lr}
	errno = EINVAL;
 8004d66:	f000 fa79 	bl	800525c <__errno>
 8004d6a:	2316      	movs	r3, #22
 8004d6c:	6003      	str	r3, [r0, #0]
	return -1;
}
 8004d6e:	f04f 30ff 	mov.w	r0, #4294967295
 8004d72:	bd08      	pop	{r3, pc}

08004d74 <_exit>:

void _exit (int status)
{
 8004d74:	b508      	push	{r3, lr}
	errno = EINVAL;
 8004d76:	f000 fa71 	bl	800525c <__errno>
 8004d7a:	2316      	movs	r3, #22
 8004d7c:	6003      	str	r3, [r0, #0]
 8004d7e:	e7fe      	b.n	8004d7e <_exit+0xa>

08004d80 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004d80:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d82:	1e16      	subs	r6, r2, #0
 8004d84:	dd12      	ble.n	8004dac <_read+0x2c>
 8004d86:	460d      	mov	r5, r1
 8004d88:	2400      	movs	r4, #0
 8004d8a:	e002      	b.n	8004d92 <_read+0x12>
 8004d8c:	429e      	cmp	r6, r3
 8004d8e:	d00b      	beq.n	8004da8 <_read+0x28>
 8004d90:	461c      	mov	r4, r3
		 	{

				*ptr = __io_getchar();
 8004d92:	f7ff ff5d 	bl	8004c50 <__io_getchar>
 8004d96:	b2c0      	uxtb	r0, r0
				if (*ptr++ == '\n') break;
 8004d98:	280a      	cmp	r0, #10
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004d9a:	f104 0301 	add.w	r3, r4, #1
				*ptr = __io_getchar();
 8004d9e:	f805 0b01 	strb.w	r0, [r5], #1
				if (*ptr++ == '\n') break;
 8004da2:	d1f3      	bne.n	8004d8c <_read+0xc>
 8004da4:	4618      	mov	r0, r3
 8004da6:	bd70      	pop	{r4, r5, r6, pc}
 8004da8:	1ca0      	adds	r0, r4, #2
 8004daa:	bd70      	pop	{r4, r5, r6, pc}
		for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dac:	2001      	movs	r0, #1
		 	}


		    return ++DataIdx;
}
 8004dae:	bd70      	pop	{r4, r5, r6, pc}

08004db0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004db0:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004db2:	1e16      	subs	r6, r2, #0
 8004db4:	dd07      	ble.n	8004dc6 <_write+0x16>
 8004db6:	460c      	mov	r4, r1
 8004db8:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 8004dba:	f814 0b01 	ldrb.w	r0, [r4], #1
 8004dbe:	f7ff ff35 	bl	8004c2c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004dc2:	42ac      	cmp	r4, r5
 8004dc4:	d1f9      	bne.n	8004dba <_write+0xa>
	}
	return len;
}
 8004dc6:	4630      	mov	r0, r6
 8004dc8:	bd70      	pop	{r4, r5, r6, pc}
 8004dca:	bf00      	nop

08004dcc <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004dcc:	4a0a      	ldr	r2, [pc, #40]	; (8004df8 <_sbrk+0x2c>)
{
 8004dce:	b508      	push	{r3, lr}
	if (heap_end == 0)
 8004dd0:	6813      	ldr	r3, [r2, #0]
 8004dd2:	b173      	cbz	r3, 8004df2 <_sbrk+0x26>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 8004dd4:	4418      	add	r0, r3
 8004dd6:	4669      	mov	r1, sp
 8004dd8:	4288      	cmp	r0, r1
 8004dda:	d802      	bhi.n	8004de2 <_sbrk+0x16>
//		abort();
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 8004ddc:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	bd08      	pop	{r3, pc}
		errno = ENOMEM;
 8004de2:	f000 fa3b 	bl	800525c <__errno>
 8004de6:	230c      	movs	r3, #12
 8004de8:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004dea:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004dee:	4618      	mov	r0, r3
 8004df0:	bd08      	pop	{r3, pc}
		heap_end = &end;
 8004df2:	4b02      	ldr	r3, [pc, #8]	; (8004dfc <_sbrk+0x30>)
 8004df4:	6013      	str	r3, [r2, #0]
 8004df6:	e7ed      	b.n	8004dd4 <_sbrk+0x8>
 8004df8:	200006cc 	.word	0x200006cc
 8004dfc:	20000994 	.word	0x20000994

08004e00 <_close>:

int _close(int file)
{
	return -1;
}
 8004e00:	f04f 30ff 	mov.w	r0, #4294967295
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop

08004e08 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004e08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004e0c:	604b      	str	r3, [r1, #4]
	return 0;
}
 8004e0e:	2000      	movs	r0, #0
 8004e10:	4770      	bx	lr
 8004e12:	bf00      	nop

08004e14 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004e14:	2001      	movs	r0, #1
 8004e16:	4770      	bx	lr

08004e18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004e18:	2000      	movs	r0, #0
 8004e1a:	4770      	bx	lr

08004e1c <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e1c:	4910      	ldr	r1, [pc, #64]	; (8004e60 <SystemInit+0x44>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8004e1e:	4b11      	ldr	r3, [pc, #68]	; (8004e64 <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e20:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8004e24:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 8004e28:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004e2a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 8004e2e:	681a      	ldr	r2, [r3, #0]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8004e30:	4c0d      	ldr	r4, [pc, #52]	; (8004e68 <SystemInit+0x4c>)
  RCC->CFGR = 0x00000000;
 8004e32:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8004e34:	f042 0201 	orr.w	r2, r2, #1
 8004e38:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8004e3a:	6098      	str	r0, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8004e3c:	681a      	ldr	r2, [r3, #0]
 8004e3e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8004e42:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8004e46:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 8004e48:	605c      	str	r4, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004e4a:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004e4c:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8004e50:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e54:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x00000000;
 8004e56:	60d8      	str	r0, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004e58:	608c      	str	r4, [r1, #8]
#endif
}
 8004e5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e5e:	4770      	bx	lr
 8004e60:	e000ed00 	.word	0xe000ed00
 8004e64:	40023800 	.word	0x40023800
 8004e68:	24003010 	.word	0x24003010

08004e6c <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004e6c:	b530      	push	{r4, r5, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
  TIM_OC_InitTypeDef sConfigOC = {0};

  htim2.Instance = TIM2;
 8004e6e:	4c2b      	ldr	r4, [pc, #172]	; (8004f1c <MX_TIM2_Init+0xb0>)
{
 8004e70:	b091      	sub	sp, #68	; 0x44
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004e72:	2300      	movs	r3, #0
  htim2.Instance = TIM2;
 8004e74:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 0;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 0;
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004e78:	4620      	mov	r0, r4
  htim2.Init.Prescaler = 0;
 8004e7a:	e884 000c 	stmia.w	r4, {r2, r3}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004e7e:	9302      	str	r3, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004e80:	9309      	str	r3, [sp, #36]	; 0x24
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004e82:	60a3      	str	r3, [r4, #8]
  htim2.Init.Period = 0;
 8004e84:	60e3      	str	r3, [r4, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004e86:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004e88:	61a3      	str	r3, [r4, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004e8a:	9303      	str	r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004e8c:	930a      	str	r3, [sp, #40]	; 0x28
 8004e8e:	930b      	str	r3, [sp, #44]	; 0x2c
 8004e90:	930c      	str	r3, [sp, #48]	; 0x30
 8004e92:	930d      	str	r3, [sp, #52]	; 0x34
 8004e94:	930e      	str	r3, [sp, #56]	; 0x38
 8004e96:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004e98:	f7fe faac 	bl	80033f4 <HAL_TIM_PWM_Init>
 8004e9c:	bb20      	cbnz	r0, 8004ee8 <MX_TIM2_Init+0x7c>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004e9e:	2300      	movs	r3, #0
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004ea0:	a902      	add	r1, sp, #8
 8004ea2:	481e      	ldr	r0, [pc, #120]	; (8004f1c <MX_TIM2_Init+0xb0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004ea4:	9302      	str	r3, [sp, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ea6:	9303      	str	r3, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004ea8:	f7fe fcfe 	bl	80038a8 <HAL_TIMEx_MasterConfigSynchronization>
 8004eac:	b9c8      	cbnz	r0, 8004ee2 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
  sConfigOC.Pulse = 0;
 8004eae:	2300      	movs	r3, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004eb0:	2560      	movs	r5, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004eb2:	a909      	add	r1, sp, #36	; 0x24
 8004eb4:	461a      	mov	r2, r3
 8004eb6:	4819      	ldr	r0, [pc, #100]	; (8004f1c <MX_TIM2_Init+0xb0>)
  sConfigOC.Pulse = 0;
 8004eb8:	930a      	str	r3, [sp, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004eba:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004ebc:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004ebe:	9509      	str	r5, [sp, #36]	; 0x24
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004ec0:	f7fe fb3a 	bl	8003538 <HAL_TIM_PWM_ConfigChannel>
 8004ec4:	b108      	cbz	r0, 8004eca <MX_TIM2_Init+0x5e>
  {
    Error_Handler();
 8004ec6:	f7ff fe63 	bl	8004b90 <Error_Handler>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM2)
 8004eca:	6822      	ldr	r2, [r4, #0]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ecc:	2300      	movs	r3, #0
  if(timHandle->Instance==TIM2)
 8004ece:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ed2:	9305      	str	r3, [sp, #20]
 8004ed4:	9304      	str	r3, [sp, #16]
 8004ed6:	9306      	str	r3, [sp, #24]
 8004ed8:	9307      	str	r3, [sp, #28]
 8004eda:	9308      	str	r3, [sp, #32]
  if(timHandle->Instance==TIM2)
 8004edc:	d007      	beq.n	8004eee <MX_TIM2_Init+0x82>
}
 8004ede:	b011      	add	sp, #68	; 0x44
 8004ee0:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8004ee2:	f7ff fe55 	bl	8004b90 <Error_Handler>
 8004ee6:	e7e2      	b.n	8004eae <MX_TIM2_Init+0x42>
    Error_Handler();
 8004ee8:	f7ff fe52 	bl	8004b90 <Error_Handler>
 8004eec:	e7d7      	b.n	8004e9e <MX_TIM2_Init+0x32>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004eee:	f502 320e 	add.w	r2, r2, #145408	; 0x23800
 8004ef2:	9301      	str	r3, [sp, #4]
 8004ef4:	6b13      	ldr	r3, [r2, #48]	; 0x30
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ef6:	480a      	ldr	r0, [pc, #40]	; (8004f20 <MX_TIM2_Init+0xb4>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ef8:	f043 0301 	orr.w	r3, r3, #1
 8004efc:	6313      	str	r3, [r2, #48]	; 0x30
 8004efe:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004f00:	f003 0301 	and.w	r3, r3, #1
 8004f04:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f06:	2202      	movs	r2, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004f08:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f0a:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f0c:	9c01      	ldr	r4, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004f0e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004f10:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004f12:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004f14:	f7fd fd08 	bl	8002928 <HAL_GPIO_Init>
}
 8004f18:	b011      	add	sp, #68	; 0x44
 8004f1a:	bd30      	pop	{r4, r5, pc}
 8004f1c:	200007c4 	.word	0x200007c4
 8004f20:	40020000 	.word	0x40020000

08004f24 <MX_TIM6_Init>:
{
 8004f24:	b500      	push	{lr}
  htim6.Instance = TIM6;
 8004f26:	4a0f      	ldr	r2, [pc, #60]	; (8004f64 <MX_TIM6_Init+0x40>)
 8004f28:	4b0f      	ldr	r3, [pc, #60]	; (8004f68 <MX_TIM6_Init+0x44>)
 8004f2a:	6013      	str	r3, [r2, #0]
{
 8004f2c:	b083      	sub	sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f2e:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004f30:	4610      	mov	r0, r2
  htim6.Init.Prescaler = 0;
 8004f32:	6053      	str	r3, [r2, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f34:	9300      	str	r3, [sp, #0]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f36:	6093      	str	r3, [r2, #8]
  htim6.Init.Period = 0;
 8004f38:	60d3      	str	r3, [r2, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f3a:	6193      	str	r3, [r2, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f3c:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004f3e:	f7fe f9a7 	bl	8003290 <HAL_TIM_Base_Init>
 8004f42:	b960      	cbnz	r0, 8004f5e <MX_TIM6_Init+0x3a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f44:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004f46:	4669      	mov	r1, sp
 8004f48:	4806      	ldr	r0, [pc, #24]	; (8004f64 <MX_TIM6_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f4a:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f4c:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004f4e:	f7fe fcab 	bl	80038a8 <HAL_TIMEx_MasterConfigSynchronization>
 8004f52:	b108      	cbz	r0, 8004f58 <MX_TIM6_Init+0x34>
    Error_Handler();
 8004f54:	f7ff fe1c 	bl	8004b90 <Error_Handler>
}
 8004f58:	b003      	add	sp, #12
 8004f5a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8004f5e:	f7ff fe17 	bl	8004b90 <Error_Handler>
 8004f62:	e7ef      	b.n	8004f44 <MX_TIM6_Init+0x20>
 8004f64:	20000784 	.word	0x20000784
 8004f68:	40001000 	.word	0x40001000

08004f6c <MX_TIM7_Init>:
{
 8004f6c:	b500      	push	{lr}
  htim7.Instance = TIM7;
 8004f6e:	4a0f      	ldr	r2, [pc, #60]	; (8004fac <MX_TIM7_Init+0x40>)
 8004f70:	4b0f      	ldr	r3, [pc, #60]	; (8004fb0 <MX_TIM7_Init+0x44>)
 8004f72:	6013      	str	r3, [r2, #0]
{
 8004f74:	b083      	sub	sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f76:	2300      	movs	r3, #0
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004f78:	4610      	mov	r0, r2
  htim7.Init.Prescaler = 0;
 8004f7a:	6053      	str	r3, [r2, #4]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f7c:	9300      	str	r3, [sp, #0]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f7e:	6093      	str	r3, [r2, #8]
  htim7.Init.Period = 0;
 8004f80:	60d3      	str	r3, [r2, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f82:	6193      	str	r3, [r2, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004f84:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004f86:	f7fe f983 	bl	8003290 <HAL_TIM_Base_Init>
 8004f8a:	b960      	cbnz	r0, 8004fa6 <MX_TIM7_Init+0x3a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f8c:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004f8e:	4669      	mov	r1, sp
 8004f90:	4806      	ldr	r0, [pc, #24]	; (8004fac <MX_TIM7_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004f92:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004f94:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004f96:	f7fe fc87 	bl	80038a8 <HAL_TIMEx_MasterConfigSynchronization>
 8004f9a:	b108      	cbz	r0, 8004fa0 <MX_TIM7_Init+0x34>
    Error_Handler();
 8004f9c:	f7ff fdf8 	bl	8004b90 <Error_Handler>
}
 8004fa0:	b003      	add	sp, #12
 8004fa2:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8004fa6:	f7ff fdf3 	bl	8004b90 <Error_Handler>
 8004faa:	e7ef      	b.n	8004f8c <MX_TIM7_Init+0x20>
 8004fac:	20000804 	.word	0x20000804
 8004fb0:	40001400 	.word	0x40001400

08004fb4 <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM2)
 8004fb4:	6803      	ldr	r3, [r0, #0]
 8004fb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fba:	d000      	beq.n	8004fbe <HAL_TIM_PWM_MspInit+0xa>
}
 8004fbc:	4770      	bx	lr
{
 8004fbe:	b082      	sub	sp, #8
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004fc0:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	9201      	str	r2, [sp, #4]
 8004fc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fca:	f042 0201 	orr.w	r2, r2, #1
 8004fce:	641a      	str	r2, [r3, #64]	; 0x40
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd2:	f003 0301 	and.w	r3, r3, #1
 8004fd6:	9301      	str	r3, [sp, #4]
 8004fd8:	9b01      	ldr	r3, [sp, #4]
}
 8004fda:	b002      	add	sp, #8
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop

08004fe0 <HAL_TIM_Base_MspInit>:
{
 8004fe0:	b500      	push	{lr}
  if(tim_baseHandle->Instance==TIM6)
 8004fe2:	6803      	ldr	r3, [r0, #0]
 8004fe4:	4a18      	ldr	r2, [pc, #96]	; (8005048 <HAL_TIM_Base_MspInit+0x68>)
 8004fe6:	4293      	cmp	r3, r2
{
 8004fe8:	b083      	sub	sp, #12
  if(tim_baseHandle->Instance==TIM6)
 8004fea:	d019      	beq.n	8005020 <HAL_TIM_Base_MspInit+0x40>
  else if(tim_baseHandle->Instance==TIM7)
 8004fec:	4a17      	ldr	r2, [pc, #92]	; (800504c <HAL_TIM_Base_MspInit+0x6c>)
 8004fee:	4293      	cmp	r3, r2
 8004ff0:	d002      	beq.n	8004ff8 <HAL_TIM_Base_MspInit+0x18>
}
 8004ff2:	b003      	add	sp, #12
 8004ff4:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	4b15      	ldr	r3, [pc, #84]	; (8005050 <HAL_TIM_Base_MspInit+0x70>)
 8004ffc:	9201      	str	r2, [sp, #4]
 8004ffe:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005000:	f041 0120 	orr.w	r1, r1, #32
 8005004:	6419      	str	r1, [r3, #64]	; 0x40
 8005006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005008:	f003 0320 	and.w	r3, r3, #32
 800500c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800500e:	4611      	mov	r1, r2
 8005010:	2037      	movs	r0, #55	; 0x37
    __HAL_RCC_TIM7_CLK_ENABLE();
 8005012:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8005014:	f7fd fac0 	bl	8002598 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8005018:	2037      	movs	r0, #55	; 0x37
 800501a:	f7fd faf3 	bl	8002604 <HAL_NVIC_EnableIRQ>
}
 800501e:	e7e8      	b.n	8004ff2 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8005020:	2200      	movs	r2, #0
 8005022:	4b0b      	ldr	r3, [pc, #44]	; (8005050 <HAL_TIM_Base_MspInit+0x70>)
 8005024:	9200      	str	r2, [sp, #0]
 8005026:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005028:	f041 0110 	orr.w	r1, r1, #16
 800502c:	6419      	str	r1, [r3, #64]	; 0x40
 800502e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005030:	f003 0310 	and.w	r3, r3, #16
 8005034:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8005036:	4611      	mov	r1, r2
 8005038:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 800503a:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800503c:	f7fd faac 	bl	8002598 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005040:	2036      	movs	r0, #54	; 0x36
 8005042:	f7fd fadf 	bl	8002604 <HAL_NVIC_EnableIRQ>
 8005046:	e7d4      	b.n	8004ff2 <HAL_TIM_Base_MspInit+0x12>
 8005048:	40001000 	.word	0x40001000
 800504c:	40001400 	.word	0x40001400
 8005050:	40023800 	.word	0x40023800

08005054 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8005054:	4b0b      	ldr	r3, [pc, #44]	; (8005084 <MX_USART1_UART_Init+0x30>)
 8005056:	4a0c      	ldr	r2, [pc, #48]	; (8005088 <MX_USART1_UART_Init+0x34>)
{
 8005058:	b510      	push	{r4, lr}
  huart1.Init.BaudRate = 115200;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800505a:	210c      	movs	r1, #12
  huart1.Instance = USART1;
 800505c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800505e:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005062:	2200      	movs	r2, #0
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005064:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 115200;
 8005066:	605c      	str	r4, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005068:	6159      	str	r1, [r3, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800506a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800506c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800506e:	611a      	str	r2, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005070:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005072:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005074:	f7fe fdbe 	bl	8003bf4 <HAL_UART_Init>
 8005078:	b900      	cbnz	r0, 800507c <MX_USART1_UART_Init+0x28>
 800507a:	bd10      	pop	{r4, pc}
  {
    Error_Handler();
  }

}
 800507c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8005080:	f7ff bd86 	b.w	8004b90 <Error_Handler>
 8005084:	20000904 	.word	0x20000904
 8005088:	40011000 	.word	0x40011000

0800508c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 800508c:	4b0b      	ldr	r3, [pc, #44]	; (80050bc <MX_USART2_UART_Init+0x30>)
 800508e:	4a0c      	ldr	r2, [pc, #48]	; (80050c0 <MX_USART2_UART_Init+0x34>)
{
 8005090:	b510      	push	{r4, lr}
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005092:	210c      	movs	r1, #12
  huart2.Instance = USART2;
 8005094:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8005096:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800509a:	2200      	movs	r2, #0
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800509c:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 800509e:	605c      	str	r4, [r3, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80050a0:	6159      	str	r1, [r3, #20]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80050a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80050a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80050a6:	611a      	str	r2, [r3, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80050a8:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80050aa:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80050ac:	f7fe fda2 	bl	8003bf4 <HAL_UART_Init>
 80050b0:	b900      	cbnz	r0, 80050b4 <MX_USART2_UART_Init+0x28>
 80050b2:	bd10      	pop	{r4, pc}
  {
    Error_Handler();
  }

}
 80050b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80050b8:	f7ff bd6a 	b.w	8004b90 <Error_Handler>
 80050bc:	20000944 	.word	0x20000944
 80050c0:	40004400 	.word	0x40004400

080050c4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80050c4:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==USART1)
 80050c6:	6803      	ldr	r3, [r0, #0]
 80050c8:	4a47      	ldr	r2, [pc, #284]	; (80051e8 <HAL_UART_MspInit+0x124>)
{
 80050ca:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050cc:	2400      	movs	r4, #0
  if(uartHandle->Instance==USART1)
 80050ce:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050d0:	9406      	str	r4, [sp, #24]
 80050d2:	9405      	str	r4, [sp, #20]
 80050d4:	9407      	str	r4, [sp, #28]
 80050d6:	9408      	str	r4, [sp, #32]
 80050d8:	9409      	str	r4, [sp, #36]	; 0x24
  if(uartHandle->Instance==USART1)
 80050da:	d059      	beq.n	8005190 <HAL_UART_MspInit+0xcc>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 80050dc:	4a43      	ldr	r2, [pc, #268]	; (80051ec <HAL_UART_MspInit+0x128>)
 80050de:	4293      	cmp	r3, r2
 80050e0:	d001      	beq.n	80050e6 <HAL_UART_MspInit+0x22>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80050e2:	b00b      	add	sp, #44	; 0x2c
 80050e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 80050e6:	4b42      	ldr	r3, [pc, #264]	; (80051f0 <HAL_UART_MspInit+0x12c>)
 80050e8:	9403      	str	r4, [sp, #12]
 80050ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80050ec:	4e41      	ldr	r6, [pc, #260]	; (80051f4 <HAL_UART_MspInit+0x130>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80050ee:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80050f2:	641a      	str	r2, [r3, #64]	; 0x40
 80050f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80050f6:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 80050fa:	9203      	str	r2, [sp, #12]
 80050fc:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050fe:	9404      	str	r4, [sp, #16]
 8005100:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005102:	f042 0201 	orr.w	r2, r2, #1
 8005106:	631a      	str	r2, [r3, #48]	; 0x30
 8005108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800510a:	f003 0301 	and.w	r3, r3, #1
 800510e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005110:	220c      	movs	r2, #12
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005112:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005114:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005116:	2701      	movs	r7, #1
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005118:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800511a:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800511c:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800511e:	2307      	movs	r3, #7
 8005120:	4605      	mov	r5, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005122:	4835      	ldr	r0, [pc, #212]	; (80051f8 <HAL_UART_MspInit+0x134>)
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005124:	9707      	str	r7, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005126:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005128:	9309      	str	r3, [sp, #36]	; 0x24
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800512a:	f8dd e010 	ldr.w	lr, [sp, #16]
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800512e:	4f33      	ldr	r7, [pc, #204]	; (80051fc <HAL_UART_MspInit+0x138>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005130:	f7fd fbfa 	bl	8002928 <HAL_GPIO_Init>
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8005134:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005138:	2240      	movs	r2, #64	; 0x40
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800513a:	f44f 6380 	mov.w	r3, #1024	; 0x400
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800513e:	4630      	mov	r0, r6
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005140:	60f4      	str	r4, [r6, #12]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005142:	6174      	str	r4, [r6, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005144:	61b4      	str	r4, [r6, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8005146:	61f4      	str	r4, [r6, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005148:	6234      	str	r4, [r6, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800514a:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800514c:	6037      	str	r7, [r6, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800514e:	6071      	str	r1, [r6, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005150:	60b2      	str	r2, [r6, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005152:	6133      	str	r3, [r6, #16]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8005154:	f7fd fa7e 	bl	8002654 <HAL_DMA_Init>
 8005158:	2800      	cmp	r0, #0
 800515a:	d141      	bne.n	80051e0 <HAL_UART_MspInit+0x11c>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800515c:	4c28      	ldr	r4, [pc, #160]	; (8005200 <HAL_UART_MspInit+0x13c>)
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800515e:	632e      	str	r6, [r5, #48]	; 0x30
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005160:	2300      	movs	r3, #0
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8005162:	4f28      	ldr	r7, [pc, #160]	; (8005204 <HAL_UART_MspInit+0x140>)
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8005164:	63b5      	str	r5, [r6, #56]	; 0x38
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8005166:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800516a:	f44f 6280 	mov.w	r2, #1024	; 0x400
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800516e:	4620      	mov	r0, r4
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8005170:	6027      	str	r7, [r4, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8005172:	6061      	str	r1, [r4, #4]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005174:	6122      	str	r2, [r4, #16]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005176:	60a3      	str	r3, [r4, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005178:	60e3      	str	r3, [r4, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800517a:	6163      	str	r3, [r4, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800517c:	61a3      	str	r3, [r4, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800517e:	61e3      	str	r3, [r4, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8005180:	6223      	str	r3, [r4, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005182:	6263      	str	r3, [r4, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8005184:	f7fd fa66 	bl	8002654 <HAL_DMA_Init>
 8005188:	bb38      	cbnz	r0, 80051da <HAL_UART_MspInit+0x116>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800518a:	636c      	str	r4, [r5, #52]	; 0x34
 800518c:	63a5      	str	r5, [r4, #56]	; 0x38
}
 800518e:	e7a8      	b.n	80050e2 <HAL_UART_MspInit+0x1e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005190:	4b17      	ldr	r3, [pc, #92]	; (80051f0 <HAL_UART_MspInit+0x12c>)
 8005192:	9401      	str	r4, [sp, #4]
 8005194:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005196:	4818      	ldr	r0, [pc, #96]	; (80051f8 <HAL_UART_MspInit+0x134>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8005198:	f042 0210 	orr.w	r2, r2, #16
 800519c:	645a      	str	r2, [r3, #68]	; 0x44
 800519e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80051a0:	f002 0210 	and.w	r2, r2, #16
 80051a4:	9201      	str	r2, [sp, #4]
 80051a6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051a8:	9402      	str	r4, [sp, #8]
 80051aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80051ac:	f042 0201 	orr.w	r2, r2, #1
 80051b0:	631a      	str	r2, [r3, #48]	; 0x30
 80051b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051b4:	f003 0301 	and.w	r3, r3, #1
 80051b8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80051ba:	f44f 66c0 	mov.w	r6, #1536	; 0x600
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051be:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80051c0:	2401      	movs	r4, #1
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051c2:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80051c4:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051c6:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051c8:	9f02      	ldr	r7, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80051ca:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051cc:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80051ce:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051d0:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80051d2:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051d4:	f7fd fba8 	bl	8002928 <HAL_GPIO_Init>
 80051d8:	e783      	b.n	80050e2 <HAL_UART_MspInit+0x1e>
      Error_Handler();
 80051da:	f7ff fcd9 	bl	8004b90 <Error_Handler>
 80051de:	e7d4      	b.n	800518a <HAL_UART_MspInit+0xc6>
      Error_Handler();
 80051e0:	f7ff fcd6 	bl	8004b90 <Error_Handler>
 80051e4:	e7ba      	b.n	800515c <HAL_UART_MspInit+0x98>
 80051e6:	bf00      	nop
 80051e8:	40011000 	.word	0x40011000
 80051ec:	40004400 	.word	0x40004400
 80051f0:	40023800 	.word	0x40023800
 80051f4:	200008a4 	.word	0x200008a4
 80051f8:	40020000 	.word	0x40020000
 80051fc:	400260a0 	.word	0x400260a0
 8005200:	20000844 	.word	0x20000844
 8005204:	40026088 	.word	0x40026088

08005208 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8005208:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005240 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800520c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800520e:	e003      	b.n	8005218 <LoopCopyDataInit>

08005210 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005210:	4b0c      	ldr	r3, [pc, #48]	; (8005244 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8005212:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005214:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005216:	3104      	adds	r1, #4

08005218 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005218:	480b      	ldr	r0, [pc, #44]	; (8005248 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800521a:	4b0c      	ldr	r3, [pc, #48]	; (800524c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800521c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800521e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005220:	d3f6      	bcc.n	8005210 <CopyDataInit>
  ldr  r2, =_sbss
 8005222:	4a0b      	ldr	r2, [pc, #44]	; (8005250 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8005224:	e002      	b.n	800522c <LoopFillZerobss>

08005226 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8005226:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005228:	f842 3b04 	str.w	r3, [r2], #4

0800522c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800522c:	4b09      	ldr	r3, [pc, #36]	; (8005254 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800522e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005230:	d3f9      	bcc.n	8005226 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8005232:	f7ff fdf3 	bl	8004e1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005236:	f000 f817 	bl	8005268 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800523a:	f7ff fadb 	bl	80047f4 <main>
  bx  lr    
 800523e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8005240:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8005244:	08009330 	.word	0x08009330
  ldr  r0, =_sdata
 8005248:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800524c:	2000067c 	.word	0x2000067c
  ldr  r2, =_sbss
 8005250:	2000067c 	.word	0x2000067c
  ldr  r3, = _ebss
 8005254:	20000994 	.word	0x20000994

08005258 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005258:	e7fe      	b.n	8005258 <ADC_IRQHandler>
	...

0800525c <__errno>:
 800525c:	4b01      	ldr	r3, [pc, #4]	; (8005264 <__errno+0x8>)
 800525e:	6818      	ldr	r0, [r3, #0]
 8005260:	4770      	bx	lr
 8005262:	bf00      	nop
 8005264:	2000000c 	.word	0x2000000c

08005268 <__libc_init_array>:
 8005268:	b570      	push	{r4, r5, r6, lr}
 800526a:	4e0d      	ldr	r6, [pc, #52]	; (80052a0 <__libc_init_array+0x38>)
 800526c:	4c0d      	ldr	r4, [pc, #52]	; (80052a4 <__libc_init_array+0x3c>)
 800526e:	1ba4      	subs	r4, r4, r6
 8005270:	10a4      	asrs	r4, r4, #2
 8005272:	2500      	movs	r5, #0
 8005274:	42a5      	cmp	r5, r4
 8005276:	d109      	bne.n	800528c <__libc_init_array+0x24>
 8005278:	4e0b      	ldr	r6, [pc, #44]	; (80052a8 <__libc_init_array+0x40>)
 800527a:	4c0c      	ldr	r4, [pc, #48]	; (80052ac <__libc_init_array+0x44>)
 800527c:	f003 fdaa 	bl	8008dd4 <_init>
 8005280:	1ba4      	subs	r4, r4, r6
 8005282:	10a4      	asrs	r4, r4, #2
 8005284:	2500      	movs	r5, #0
 8005286:	42a5      	cmp	r5, r4
 8005288:	d105      	bne.n	8005296 <__libc_init_array+0x2e>
 800528a:	bd70      	pop	{r4, r5, r6, pc}
 800528c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005290:	4798      	blx	r3
 8005292:	3501      	adds	r5, #1
 8005294:	e7ee      	b.n	8005274 <__libc_init_array+0xc>
 8005296:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800529a:	4798      	blx	r3
 800529c:	3501      	adds	r5, #1
 800529e:	e7f2      	b.n	8005286 <__libc_init_array+0x1e>
 80052a0:	08009328 	.word	0x08009328
 80052a4:	08009328 	.word	0x08009328
 80052a8:	08009328 	.word	0x08009328
 80052ac:	0800932c 	.word	0x0800932c

080052b0 <memset>:
 80052b0:	4402      	add	r2, r0
 80052b2:	4603      	mov	r3, r0
 80052b4:	4293      	cmp	r3, r2
 80052b6:	d100      	bne.n	80052ba <memset+0xa>
 80052b8:	4770      	bx	lr
 80052ba:	f803 1b01 	strb.w	r1, [r3], #1
 80052be:	e7f9      	b.n	80052b4 <memset+0x4>

080052c0 <printf>:
 80052c0:	b40f      	push	{r0, r1, r2, r3}
 80052c2:	4b0a      	ldr	r3, [pc, #40]	; (80052ec <printf+0x2c>)
 80052c4:	b513      	push	{r0, r1, r4, lr}
 80052c6:	681c      	ldr	r4, [r3, #0]
 80052c8:	b124      	cbz	r4, 80052d4 <printf+0x14>
 80052ca:	69a3      	ldr	r3, [r4, #24]
 80052cc:	b913      	cbnz	r3, 80052d4 <printf+0x14>
 80052ce:	4620      	mov	r0, r4
 80052d0:	f002 f87a 	bl	80073c8 <__sinit>
 80052d4:	ab05      	add	r3, sp, #20
 80052d6:	9a04      	ldr	r2, [sp, #16]
 80052d8:	68a1      	ldr	r1, [r4, #8]
 80052da:	9301      	str	r3, [sp, #4]
 80052dc:	4620      	mov	r0, r4
 80052de:	f000 f807 	bl	80052f0 <_vfprintf_r>
 80052e2:	b002      	add	sp, #8
 80052e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052e8:	b004      	add	sp, #16
 80052ea:	4770      	bx	lr
 80052ec:	2000000c 	.word	0x2000000c

080052f0 <_vfprintf_r>:
 80052f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052f4:	b0bd      	sub	sp, #244	; 0xf4
 80052f6:	4688      	mov	r8, r1
 80052f8:	4615      	mov	r5, r2
 80052fa:	461c      	mov	r4, r3
 80052fc:	461f      	mov	r7, r3
 80052fe:	4683      	mov	fp, r0
 8005300:	f002 fa12 	bl	8007728 <_localeconv_r>
 8005304:	6803      	ldr	r3, [r0, #0]
 8005306:	930d      	str	r3, [sp, #52]	; 0x34
 8005308:	4618      	mov	r0, r3
 800530a:	f7fa ffd1 	bl	80002b0 <strlen>
 800530e:	9009      	str	r0, [sp, #36]	; 0x24
 8005310:	f1bb 0f00 	cmp.w	fp, #0
 8005314:	d005      	beq.n	8005322 <_vfprintf_r+0x32>
 8005316:	f8db 3018 	ldr.w	r3, [fp, #24]
 800531a:	b913      	cbnz	r3, 8005322 <_vfprintf_r+0x32>
 800531c:	4658      	mov	r0, fp
 800531e:	f002 f853 	bl	80073c8 <__sinit>
 8005322:	4b99      	ldr	r3, [pc, #612]	; (8005588 <_vfprintf_r+0x298>)
 8005324:	4598      	cmp	r8, r3
 8005326:	d137      	bne.n	8005398 <_vfprintf_r+0xa8>
 8005328:	f8db 8004 	ldr.w	r8, [fp, #4]
 800532c:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8005330:	07d8      	lsls	r0, r3, #31
 8005332:	d407      	bmi.n	8005344 <_vfprintf_r+0x54>
 8005334:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005338:	0599      	lsls	r1, r3, #22
 800533a:	d403      	bmi.n	8005344 <_vfprintf_r+0x54>
 800533c:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 8005340:	f002 fa02 	bl	8007748 <__retarget_lock_acquire_recursive>
 8005344:	f9b8 300c 	ldrsh.w	r3, [r8, #12]
 8005348:	049a      	lsls	r2, r3, #18
 800534a:	d409      	bmi.n	8005360 <_vfprintf_r+0x70>
 800534c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005350:	f8a8 300c 	strh.w	r3, [r8, #12]
 8005354:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 8005358:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800535c:	f8c8 3064 	str.w	r3, [r8, #100]	; 0x64
 8005360:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005364:	071e      	lsls	r6, r3, #28
 8005366:	d502      	bpl.n	800536e <_vfprintf_r+0x7e>
 8005368:	f8d8 3010 	ldr.w	r3, [r8, #16]
 800536c:	bb03      	cbnz	r3, 80053b0 <_vfprintf_r+0xc0>
 800536e:	4641      	mov	r1, r8
 8005370:	4658      	mov	r0, fp
 8005372:	f001 f839 	bl	80063e8 <__swsetup_r>
 8005376:	b1d8      	cbz	r0, 80053b0 <_vfprintf_r+0xc0>
 8005378:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 800537c:	07dd      	lsls	r5, r3, #31
 800537e:	d407      	bmi.n	8005390 <_vfprintf_r+0xa0>
 8005380:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8005384:	059c      	lsls	r4, r3, #22
 8005386:	d403      	bmi.n	8005390 <_vfprintf_r+0xa0>
 8005388:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 800538c:	f002 f9dd 	bl	800774a <__retarget_lock_release_recursive>
 8005390:	f04f 33ff 	mov.w	r3, #4294967295
 8005394:	930a      	str	r3, [sp, #40]	; 0x28
 8005396:	e026      	b.n	80053e6 <_vfprintf_r+0xf6>
 8005398:	4b7c      	ldr	r3, [pc, #496]	; (800558c <_vfprintf_r+0x29c>)
 800539a:	4598      	cmp	r8, r3
 800539c:	d102      	bne.n	80053a4 <_vfprintf_r+0xb4>
 800539e:	f8db 8008 	ldr.w	r8, [fp, #8]
 80053a2:	e7c3      	b.n	800532c <_vfprintf_r+0x3c>
 80053a4:	4b7a      	ldr	r3, [pc, #488]	; (8005590 <_vfprintf_r+0x2a0>)
 80053a6:	4598      	cmp	r8, r3
 80053a8:	bf08      	it	eq
 80053aa:	f8db 800c 	ldreq.w	r8, [fp, #12]
 80053ae:	e7bd      	b.n	800532c <_vfprintf_r+0x3c>
 80053b0:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 80053b4:	f003 021a 	and.w	r2, r3, #26
 80053b8:	2a0a      	cmp	r2, #10
 80053ba:	d118      	bne.n	80053ee <_vfprintf_r+0xfe>
 80053bc:	f9b8 200e 	ldrsh.w	r2, [r8, #14]
 80053c0:	2a00      	cmp	r2, #0
 80053c2:	db14      	blt.n	80053ee <_vfprintf_r+0xfe>
 80053c4:	f8d8 2064 	ldr.w	r2, [r8, #100]	; 0x64
 80053c8:	07d0      	lsls	r0, r2, #31
 80053ca:	d405      	bmi.n	80053d8 <_vfprintf_r+0xe8>
 80053cc:	0599      	lsls	r1, r3, #22
 80053ce:	d403      	bmi.n	80053d8 <_vfprintf_r+0xe8>
 80053d0:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 80053d4:	f002 f9b9 	bl	800774a <__retarget_lock_release_recursive>
 80053d8:	4623      	mov	r3, r4
 80053da:	462a      	mov	r2, r5
 80053dc:	4641      	mov	r1, r8
 80053de:	4658      	mov	r0, fp
 80053e0:	f000 ffc2 	bl	8006368 <__sbprintf>
 80053e4:	900a      	str	r0, [sp, #40]	; 0x28
 80053e6:	980a      	ldr	r0, [sp, #40]	; 0x28
 80053e8:	b03d      	add	sp, #244	; 0xf4
 80053ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053ee:	ed9f 7b64 	vldr	d7, [pc, #400]	; 8005580 <_vfprintf_r+0x290>
 80053f2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80053f6:	2300      	movs	r3, #0
 80053f8:	ac2c      	add	r4, sp, #176	; 0xb0
 80053fa:	941f      	str	r4, [sp, #124]	; 0x7c
 80053fc:	9321      	str	r3, [sp, #132]	; 0x84
 80053fe:	9320      	str	r3, [sp, #128]	; 0x80
 8005400:	9505      	str	r5, [sp, #20]
 8005402:	9303      	str	r3, [sp, #12]
 8005404:	9311      	str	r3, [sp, #68]	; 0x44
 8005406:	9310      	str	r3, [sp, #64]	; 0x40
 8005408:	930a      	str	r3, [sp, #40]	; 0x28
 800540a:	9d05      	ldr	r5, [sp, #20]
 800540c:	462b      	mov	r3, r5
 800540e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005412:	b112      	cbz	r2, 800541a <_vfprintf_r+0x12a>
 8005414:	2a25      	cmp	r2, #37	; 0x25
 8005416:	f040 8083 	bne.w	8005520 <_vfprintf_r+0x230>
 800541a:	9b05      	ldr	r3, [sp, #20]
 800541c:	1aee      	subs	r6, r5, r3
 800541e:	d00d      	beq.n	800543c <_vfprintf_r+0x14c>
 8005420:	e884 0048 	stmia.w	r4, {r3, r6}
 8005424:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005426:	4433      	add	r3, r6
 8005428:	9321      	str	r3, [sp, #132]	; 0x84
 800542a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800542c:	3301      	adds	r3, #1
 800542e:	2b07      	cmp	r3, #7
 8005430:	9320      	str	r3, [sp, #128]	; 0x80
 8005432:	dc77      	bgt.n	8005524 <_vfprintf_r+0x234>
 8005434:	3408      	adds	r4, #8
 8005436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005438:	4433      	add	r3, r6
 800543a:	930a      	str	r3, [sp, #40]	; 0x28
 800543c:	782b      	ldrb	r3, [r5, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	f000 8739 	beq.w	80062b6 <_vfprintf_r+0xfc6>
 8005444:	2300      	movs	r3, #0
 8005446:	1c69      	adds	r1, r5, #1
 8005448:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 800544c:	461a      	mov	r2, r3
 800544e:	f04f 3aff 	mov.w	sl, #4294967295
 8005452:	930b      	str	r3, [sp, #44]	; 0x2c
 8005454:	461d      	mov	r5, r3
 8005456:	200a      	movs	r0, #10
 8005458:	1c4e      	adds	r6, r1, #1
 800545a:	7809      	ldrb	r1, [r1, #0]
 800545c:	9605      	str	r6, [sp, #20]
 800545e:	9102      	str	r1, [sp, #8]
 8005460:	9902      	ldr	r1, [sp, #8]
 8005462:	3920      	subs	r1, #32
 8005464:	2958      	cmp	r1, #88	; 0x58
 8005466:	f200 841d 	bhi.w	8005ca4 <_vfprintf_r+0x9b4>
 800546a:	e8df f011 	tbh	[pc, r1, lsl #1]
 800546e:	00b3      	.short	0x00b3
 8005470:	041b041b 	.word	0x041b041b
 8005474:	041b00b8 	.word	0x041b00b8
 8005478:	041b041b 	.word	0x041b041b
 800547c:	041b041b 	.word	0x041b041b
 8005480:	00bb041b 	.word	0x00bb041b
 8005484:	041b0065 	.word	0x041b0065
 8005488:	00c700c4 	.word	0x00c700c4
 800548c:	00e4041b 	.word	0x00e4041b
 8005490:	00e700e7 	.word	0x00e700e7
 8005494:	00e700e7 	.word	0x00e700e7
 8005498:	00e700e7 	.word	0x00e700e7
 800549c:	00e700e7 	.word	0x00e700e7
 80054a0:	041b00e7 	.word	0x041b00e7
 80054a4:	041b041b 	.word	0x041b041b
 80054a8:	041b041b 	.word	0x041b041b
 80054ac:	041b041b 	.word	0x041b041b
 80054b0:	041b041b 	.word	0x041b041b
 80054b4:	011b041b 	.word	0x011b041b
 80054b8:	041b0131 	.word	0x041b0131
 80054bc:	041b0131 	.word	0x041b0131
 80054c0:	041b041b 	.word	0x041b041b
 80054c4:	00fa041b 	.word	0x00fa041b
 80054c8:	041b041b 	.word	0x041b041b
 80054cc:	041b0346 	.word	0x041b0346
 80054d0:	041b041b 	.word	0x041b041b
 80054d4:	041b041b 	.word	0x041b041b
 80054d8:	041b03ad 	.word	0x041b03ad
 80054dc:	0093041b 	.word	0x0093041b
 80054e0:	041b041b 	.word	0x041b041b
 80054e4:	041b041b 	.word	0x041b041b
 80054e8:	041b041b 	.word	0x041b041b
 80054ec:	041b041b 	.word	0x041b041b
 80054f0:	041b041b 	.word	0x041b041b
 80054f4:	006b010d 	.word	0x006b010d
 80054f8:	01310131 	.word	0x01310131
 80054fc:	00fd0131 	.word	0x00fd0131
 8005500:	041b006b 	.word	0x041b006b
 8005504:	0100041b 	.word	0x0100041b
 8005508:	0328041b 	.word	0x0328041b
 800550c:	037c0348 	.word	0x037c0348
 8005510:	041b0107 	.word	0x041b0107
 8005514:	041b038d 	.word	0x041b038d
 8005518:	041b03af 	.word	0x041b03af
 800551c:	03c7041b 	.word	0x03c7041b
 8005520:	461d      	mov	r5, r3
 8005522:	e773      	b.n	800540c <_vfprintf_r+0x11c>
 8005524:	aa1f      	add	r2, sp, #124	; 0x7c
 8005526:	4641      	mov	r1, r8
 8005528:	4658      	mov	r0, fp
 800552a:	f002 fecc 	bl	80082c6 <__sprint_r>
 800552e:	2800      	cmp	r0, #0
 8005530:	f040 8699 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005534:	ac2c      	add	r4, sp, #176	; 0xb0
 8005536:	e77e      	b.n	8005436 <_vfprintf_r+0x146>
 8005538:	2301      	movs	r3, #1
 800553a:	222b      	movs	r2, #43	; 0x2b
 800553c:	9905      	ldr	r1, [sp, #20]
 800553e:	e78b      	b.n	8005458 <_vfprintf_r+0x168>
 8005540:	460f      	mov	r7, r1
 8005542:	e7fb      	b.n	800553c <_vfprintf_r+0x24c>
 8005544:	b10b      	cbz	r3, 800554a <_vfprintf_r+0x25a>
 8005546:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800554a:	06aa      	lsls	r2, r5, #26
 800554c:	f140 80b0 	bpl.w	80056b0 <_vfprintf_r+0x3c0>
 8005550:	3707      	adds	r7, #7
 8005552:	f027 0707 	bic.w	r7, r7, #7
 8005556:	f107 0308 	add.w	r3, r7, #8
 800555a:	e9d7 6700 	ldrd	r6, r7, [r7]
 800555e:	9304      	str	r3, [sp, #16]
 8005560:	2e00      	cmp	r6, #0
 8005562:	f177 0300 	sbcs.w	r3, r7, #0
 8005566:	da06      	bge.n	8005576 <_vfprintf_r+0x286>
 8005568:	4276      	negs	r6, r6
 800556a:	f04f 032d 	mov.w	r3, #45	; 0x2d
 800556e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8005572:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005576:	2301      	movs	r3, #1
 8005578:	e2d0      	b.n	8005b1c <_vfprintf_r+0x82c>
 800557a:	bf00      	nop
 800557c:	f3af 8000 	nop.w
	...
 8005588:	08008f6c 	.word	0x08008f6c
 800558c:	08008f8c 	.word	0x08008f8c
 8005590:	08008f4c 	.word	0x08008f4c
 8005594:	b10b      	cbz	r3, 800559a <_vfprintf_r+0x2aa>
 8005596:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 800559a:	4ba2      	ldr	r3, [pc, #648]	; (8005824 <_vfprintf_r+0x534>)
 800559c:	9311      	str	r3, [sp, #68]	; 0x44
 800559e:	06a9      	lsls	r1, r5, #26
 80055a0:	f140 8331 	bpl.w	8005c06 <_vfprintf_r+0x916>
 80055a4:	3707      	adds	r7, #7
 80055a6:	f027 0707 	bic.w	r7, r7, #7
 80055aa:	f107 0308 	add.w	r3, r7, #8
 80055ae:	e9d7 6700 	ldrd	r6, r7, [r7]
 80055b2:	9304      	str	r3, [sp, #16]
 80055b4:	07eb      	lsls	r3, r5, #31
 80055b6:	d50b      	bpl.n	80055d0 <_vfprintf_r+0x2e0>
 80055b8:	ea56 0307 	orrs.w	r3, r6, r7
 80055bc:	d008      	beq.n	80055d0 <_vfprintf_r+0x2e0>
 80055be:	2330      	movs	r3, #48	; 0x30
 80055c0:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 80055c4:	f89d 3008 	ldrb.w	r3, [sp, #8]
 80055c8:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 80055cc:	f045 0502 	orr.w	r5, r5, #2
 80055d0:	2302      	movs	r3, #2
 80055d2:	e2a0      	b.n	8005b16 <_vfprintf_r+0x826>
 80055d4:	2a00      	cmp	r2, #0
 80055d6:	d1b1      	bne.n	800553c <_vfprintf_r+0x24c>
 80055d8:	2301      	movs	r3, #1
 80055da:	2220      	movs	r2, #32
 80055dc:	e7ae      	b.n	800553c <_vfprintf_r+0x24c>
 80055de:	f045 0501 	orr.w	r5, r5, #1
 80055e2:	e7ab      	b.n	800553c <_vfprintf_r+0x24c>
 80055e4:	683e      	ldr	r6, [r7, #0]
 80055e6:	960b      	str	r6, [sp, #44]	; 0x2c
 80055e8:	2e00      	cmp	r6, #0
 80055ea:	f107 0104 	add.w	r1, r7, #4
 80055ee:	daa7      	bge.n	8005540 <_vfprintf_r+0x250>
 80055f0:	4276      	negs	r6, r6
 80055f2:	960b      	str	r6, [sp, #44]	; 0x2c
 80055f4:	460f      	mov	r7, r1
 80055f6:	f045 0504 	orr.w	r5, r5, #4
 80055fa:	e79f      	b.n	800553c <_vfprintf_r+0x24c>
 80055fc:	9905      	ldr	r1, [sp, #20]
 80055fe:	1c4e      	adds	r6, r1, #1
 8005600:	7809      	ldrb	r1, [r1, #0]
 8005602:	9102      	str	r1, [sp, #8]
 8005604:	292a      	cmp	r1, #42	; 0x2a
 8005606:	d010      	beq.n	800562a <_vfprintf_r+0x33a>
 8005608:	f04f 0a00 	mov.w	sl, #0
 800560c:	9605      	str	r6, [sp, #20]
 800560e:	9902      	ldr	r1, [sp, #8]
 8005610:	3930      	subs	r1, #48	; 0x30
 8005612:	2909      	cmp	r1, #9
 8005614:	f63f af24 	bhi.w	8005460 <_vfprintf_r+0x170>
 8005618:	fb00 1a0a 	mla	sl, r0, sl, r1
 800561c:	9905      	ldr	r1, [sp, #20]
 800561e:	460e      	mov	r6, r1
 8005620:	f816 1b01 	ldrb.w	r1, [r6], #1
 8005624:	9102      	str	r1, [sp, #8]
 8005626:	9605      	str	r6, [sp, #20]
 8005628:	e7f1      	b.n	800560e <_vfprintf_r+0x31e>
 800562a:	6839      	ldr	r1, [r7, #0]
 800562c:	9605      	str	r6, [sp, #20]
 800562e:	ea41 7ae1 	orr.w	sl, r1, r1, asr #31
 8005632:	3704      	adds	r7, #4
 8005634:	e782      	b.n	800553c <_vfprintf_r+0x24c>
 8005636:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 800563a:	e77f      	b.n	800553c <_vfprintf_r+0x24c>
 800563c:	2100      	movs	r1, #0
 800563e:	910b      	str	r1, [sp, #44]	; 0x2c
 8005640:	9902      	ldr	r1, [sp, #8]
 8005642:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005644:	3930      	subs	r1, #48	; 0x30
 8005646:	fb00 1106 	mla	r1, r0, r6, r1
 800564a:	910b      	str	r1, [sp, #44]	; 0x2c
 800564c:	9905      	ldr	r1, [sp, #20]
 800564e:	460e      	mov	r6, r1
 8005650:	f816 1b01 	ldrb.w	r1, [r6], #1
 8005654:	9102      	str	r1, [sp, #8]
 8005656:	9902      	ldr	r1, [sp, #8]
 8005658:	9605      	str	r6, [sp, #20]
 800565a:	3930      	subs	r1, #48	; 0x30
 800565c:	2909      	cmp	r1, #9
 800565e:	d9ef      	bls.n	8005640 <_vfprintf_r+0x350>
 8005660:	e6fe      	b.n	8005460 <_vfprintf_r+0x170>
 8005662:	f045 0508 	orr.w	r5, r5, #8
 8005666:	e769      	b.n	800553c <_vfprintf_r+0x24c>
 8005668:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800566c:	e766      	b.n	800553c <_vfprintf_r+0x24c>
 800566e:	9905      	ldr	r1, [sp, #20]
 8005670:	7809      	ldrb	r1, [r1, #0]
 8005672:	296c      	cmp	r1, #108	; 0x6c
 8005674:	d105      	bne.n	8005682 <_vfprintf_r+0x392>
 8005676:	9905      	ldr	r1, [sp, #20]
 8005678:	3101      	adds	r1, #1
 800567a:	9105      	str	r1, [sp, #20]
 800567c:	f045 0520 	orr.w	r5, r5, #32
 8005680:	e75c      	b.n	800553c <_vfprintf_r+0x24c>
 8005682:	f045 0510 	orr.w	r5, r5, #16
 8005686:	e759      	b.n	800553c <_vfprintf_r+0x24c>
 8005688:	1d3b      	adds	r3, r7, #4
 800568a:	9304      	str	r3, [sp, #16]
 800568c:	2600      	movs	r6, #0
 800568e:	683b      	ldr	r3, [r7, #0]
 8005690:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8005694:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005698:	f04f 0a01 	mov.w	sl, #1
 800569c:	9608      	str	r6, [sp, #32]
 800569e:	f10d 0988 	add.w	r9, sp, #136	; 0x88
 80056a2:	e11e      	b.n	80058e2 <_vfprintf_r+0x5f2>
 80056a4:	b10b      	cbz	r3, 80056aa <_vfprintf_r+0x3ba>
 80056a6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80056aa:	f045 0510 	orr.w	r5, r5, #16
 80056ae:	e74c      	b.n	800554a <_vfprintf_r+0x25a>
 80056b0:	f015 0f10 	tst.w	r5, #16
 80056b4:	f107 0304 	add.w	r3, r7, #4
 80056b8:	d003      	beq.n	80056c2 <_vfprintf_r+0x3d2>
 80056ba:	683e      	ldr	r6, [r7, #0]
 80056bc:	9304      	str	r3, [sp, #16]
 80056be:	17f7      	asrs	r7, r6, #31
 80056c0:	e74e      	b.n	8005560 <_vfprintf_r+0x270>
 80056c2:	683e      	ldr	r6, [r7, #0]
 80056c4:	9304      	str	r3, [sp, #16]
 80056c6:	f015 0f40 	tst.w	r5, #64	; 0x40
 80056ca:	bf18      	it	ne
 80056cc:	b236      	sxthne	r6, r6
 80056ce:	e7f6      	b.n	80056be <_vfprintf_r+0x3ce>
 80056d0:	b10b      	cbz	r3, 80056d6 <_vfprintf_r+0x3e6>
 80056d2:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80056d6:	3707      	adds	r7, #7
 80056d8:	f027 0707 	bic.w	r7, r7, #7
 80056dc:	f107 0308 	add.w	r3, r7, #8
 80056e0:	9304      	str	r3, [sp, #16]
 80056e2:	ed97 7b00 	vldr	d7, [r7]
 80056e6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80056ea:	9b06      	ldr	r3, [sp, #24]
 80056ec:	9312      	str	r3, [sp, #72]	; 0x48
 80056ee:	9b07      	ldr	r3, [sp, #28]
 80056f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80056f4:	9313      	str	r3, [sp, #76]	; 0x4c
 80056f6:	f04f 32ff 	mov.w	r2, #4294967295
 80056fa:	4b4b      	ldr	r3, [pc, #300]	; (8005828 <_vfprintf_r+0x538>)
 80056fc:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8005700:	f7fb fa30 	bl	8000b64 <__aeabi_dcmpun>
 8005704:	2800      	cmp	r0, #0
 8005706:	f040 85e3 	bne.w	80062d0 <_vfprintf_r+0xfe0>
 800570a:	f04f 32ff 	mov.w	r2, #4294967295
 800570e:	4b46      	ldr	r3, [pc, #280]	; (8005828 <_vfprintf_r+0x538>)
 8005710:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8005714:	f7fb fa08 	bl	8000b28 <__aeabi_dcmple>
 8005718:	2800      	cmp	r0, #0
 800571a:	f040 85d9 	bne.w	80062d0 <_vfprintf_r+0xfe0>
 800571e:	2200      	movs	r2, #0
 8005720:	2300      	movs	r3, #0
 8005722:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005726:	f7fb f9f5 	bl	8000b14 <__aeabi_dcmplt>
 800572a:	b110      	cbz	r0, 8005732 <_vfprintf_r+0x442>
 800572c:	232d      	movs	r3, #45	; 0x2d
 800572e:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005732:	4b3e      	ldr	r3, [pc, #248]	; (800582c <_vfprintf_r+0x53c>)
 8005734:	4a3e      	ldr	r2, [pc, #248]	; (8005830 <_vfprintf_r+0x540>)
 8005736:	9902      	ldr	r1, [sp, #8]
 8005738:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 800573c:	2947      	cmp	r1, #71	; 0x47
 800573e:	bfcc      	ite	gt
 8005740:	4691      	movgt	r9, r2
 8005742:	4699      	movle	r9, r3
 8005744:	f04f 0a03 	mov.w	sl, #3
 8005748:	2600      	movs	r6, #0
 800574a:	9608      	str	r6, [sp, #32]
 800574c:	e0c9      	b.n	80058e2 <_vfprintf_r+0x5f2>
 800574e:	f1ba 3fff 	cmp.w	sl, #4294967295
 8005752:	d022      	beq.n	800579a <_vfprintf_r+0x4aa>
 8005754:	9b02      	ldr	r3, [sp, #8]
 8005756:	f023 0320 	bic.w	r3, r3, #32
 800575a:	2b47      	cmp	r3, #71	; 0x47
 800575c:	d104      	bne.n	8005768 <_vfprintf_r+0x478>
 800575e:	f1ba 0f00 	cmp.w	sl, #0
 8005762:	bf08      	it	eq
 8005764:	f04f 0a01 	moveq.w	sl, #1
 8005768:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 800576c:	9314      	str	r3, [sp, #80]	; 0x50
 800576e:	9b07      	ldr	r3, [sp, #28]
 8005770:	2b00      	cmp	r3, #0
 8005772:	da15      	bge.n	80057a0 <_vfprintf_r+0x4b0>
 8005774:	9b06      	ldr	r3, [sp, #24]
 8005776:	930e      	str	r3, [sp, #56]	; 0x38
 8005778:	9b07      	ldr	r3, [sp, #28]
 800577a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800577e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005780:	232d      	movs	r3, #45	; 0x2d
 8005782:	930c      	str	r3, [sp, #48]	; 0x30
 8005784:	9b02      	ldr	r3, [sp, #8]
 8005786:	f023 0720 	bic.w	r7, r3, #32
 800578a:	2f46      	cmp	r7, #70	; 0x46
 800578c:	d00e      	beq.n	80057ac <_vfprintf_r+0x4bc>
 800578e:	2f45      	cmp	r7, #69	; 0x45
 8005790:	d146      	bne.n	8005820 <_vfprintf_r+0x530>
 8005792:	f10a 0601 	add.w	r6, sl, #1
 8005796:	2102      	movs	r1, #2
 8005798:	e00a      	b.n	80057b0 <_vfprintf_r+0x4c0>
 800579a:	f04f 0a06 	mov.w	sl, #6
 800579e:	e7e3      	b.n	8005768 <_vfprintf_r+0x478>
 80057a0:	ed9d 7b06 	vldr	d7, [sp, #24]
 80057a4:	2300      	movs	r3, #0
 80057a6:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 80057aa:	e7ea      	b.n	8005782 <_vfprintf_r+0x492>
 80057ac:	4656      	mov	r6, sl
 80057ae:	2103      	movs	r1, #3
 80057b0:	ab1d      	add	r3, sp, #116	; 0x74
 80057b2:	9301      	str	r3, [sp, #4]
 80057b4:	ab1a      	add	r3, sp, #104	; 0x68
 80057b6:	9300      	str	r3, [sp, #0]
 80057b8:	4632      	mov	r2, r6
 80057ba:	ab19      	add	r3, sp, #100	; 0x64
 80057bc:	ed9d 0b0e 	vldr	d0, [sp, #56]	; 0x38
 80057c0:	4658      	mov	r0, fp
 80057c2:	f000 ff0d 	bl	80065e0 <_dtoa_r>
 80057c6:	2f47      	cmp	r7, #71	; 0x47
 80057c8:	4681      	mov	r9, r0
 80057ca:	d102      	bne.n	80057d2 <_vfprintf_r+0x4e2>
 80057cc:	07eb      	lsls	r3, r5, #31
 80057ce:	f140 858c 	bpl.w	80062ea <_vfprintf_r+0xffa>
 80057d2:	eb09 0306 	add.w	r3, r9, r6
 80057d6:	2f46      	cmp	r7, #70	; 0x46
 80057d8:	9303      	str	r3, [sp, #12]
 80057da:	d111      	bne.n	8005800 <_vfprintf_r+0x510>
 80057dc:	f899 3000 	ldrb.w	r3, [r9]
 80057e0:	2b30      	cmp	r3, #48	; 0x30
 80057e2:	d109      	bne.n	80057f8 <_vfprintf_r+0x508>
 80057e4:	2200      	movs	r2, #0
 80057e6:	2300      	movs	r3, #0
 80057e8:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80057ec:	f7fb f988 	bl	8000b00 <__aeabi_dcmpeq>
 80057f0:	b910      	cbnz	r0, 80057f8 <_vfprintf_r+0x508>
 80057f2:	f1c6 0601 	rsb	r6, r6, #1
 80057f6:	9619      	str	r6, [sp, #100]	; 0x64
 80057f8:	9a03      	ldr	r2, [sp, #12]
 80057fa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80057fc:	441a      	add	r2, r3
 80057fe:	9203      	str	r2, [sp, #12]
 8005800:	2200      	movs	r2, #0
 8005802:	2300      	movs	r3, #0
 8005804:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005808:	f7fb f97a 	bl	8000b00 <__aeabi_dcmpeq>
 800580c:	b990      	cbnz	r0, 8005834 <_vfprintf_r+0x544>
 800580e:	2230      	movs	r2, #48	; 0x30
 8005810:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005812:	9903      	ldr	r1, [sp, #12]
 8005814:	4299      	cmp	r1, r3
 8005816:	d90f      	bls.n	8005838 <_vfprintf_r+0x548>
 8005818:	1c59      	adds	r1, r3, #1
 800581a:	911d      	str	r1, [sp, #116]	; 0x74
 800581c:	701a      	strb	r2, [r3, #0]
 800581e:	e7f7      	b.n	8005810 <_vfprintf_r+0x520>
 8005820:	4656      	mov	r6, sl
 8005822:	e7b8      	b.n	8005796 <_vfprintf_r+0x4a6>
 8005824:	08008ef8 	.word	0x08008ef8
 8005828:	7fefffff 	.word	0x7fefffff
 800582c:	08008ee8 	.word	0x08008ee8
 8005830:	08008eec 	.word	0x08008eec
 8005834:	9b03      	ldr	r3, [sp, #12]
 8005836:	931d      	str	r3, [sp, #116]	; 0x74
 8005838:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800583a:	2f47      	cmp	r7, #71	; 0x47
 800583c:	eba3 0309 	sub.w	r3, r3, r9
 8005840:	9303      	str	r3, [sp, #12]
 8005842:	f040 80f8 	bne.w	8005a36 <_vfprintf_r+0x746>
 8005846:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005848:	1cdf      	adds	r7, r3, #3
 800584a:	db02      	blt.n	8005852 <_vfprintf_r+0x562>
 800584c:	459a      	cmp	sl, r3
 800584e:	f280 811f 	bge.w	8005a90 <_vfprintf_r+0x7a0>
 8005852:	9b02      	ldr	r3, [sp, #8]
 8005854:	3b02      	subs	r3, #2
 8005856:	9302      	str	r3, [sp, #8]
 8005858:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800585a:	f89d 1008 	ldrb.w	r1, [sp, #8]
 800585e:	f88d 106c 	strb.w	r1, [sp, #108]	; 0x6c
 8005862:	1e53      	subs	r3, r2, #1
 8005864:	2b00      	cmp	r3, #0
 8005866:	9319      	str	r3, [sp, #100]	; 0x64
 8005868:	bfb6      	itet	lt
 800586a:	f1c2 0301 	rsblt	r3, r2, #1
 800586e:	222b      	movge	r2, #43	; 0x2b
 8005870:	222d      	movlt	r2, #45	; 0x2d
 8005872:	2b09      	cmp	r3, #9
 8005874:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8005878:	f340 80fa 	ble.w	8005a70 <_vfprintf_r+0x780>
 800587c:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 8005880:	260a      	movs	r6, #10
 8005882:	fb93 f0f6 	sdiv	r0, r3, r6
 8005886:	fb06 3310 	mls	r3, r6, r0, r3
 800588a:	3330      	adds	r3, #48	; 0x30
 800588c:	2809      	cmp	r0, #9
 800588e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005892:	f102 31ff 	add.w	r1, r2, #4294967295
 8005896:	4603      	mov	r3, r0
 8005898:	f300 80e3 	bgt.w	8005a62 <_vfprintf_r+0x772>
 800589c:	3330      	adds	r3, #48	; 0x30
 800589e:	f801 3c01 	strb.w	r3, [r1, #-1]
 80058a2:	3a02      	subs	r2, #2
 80058a4:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 80058a8:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 80058ac:	4282      	cmp	r2, r0
 80058ae:	4619      	mov	r1, r3
 80058b0:	f0c0 80d9 	bcc.w	8005a66 <_vfprintf_r+0x776>
 80058b4:	9a03      	ldr	r2, [sp, #12]
 80058b6:	ab1b      	add	r3, sp, #108	; 0x6c
 80058b8:	1acb      	subs	r3, r1, r3
 80058ba:	2a01      	cmp	r2, #1
 80058bc:	9310      	str	r3, [sp, #64]	; 0x40
 80058be:	eb03 0a02 	add.w	sl, r3, r2
 80058c2:	dc03      	bgt.n	80058cc <_vfprintf_r+0x5dc>
 80058c4:	f015 0301 	ands.w	r3, r5, #1
 80058c8:	9308      	str	r3, [sp, #32]
 80058ca:	d003      	beq.n	80058d4 <_vfprintf_r+0x5e4>
 80058cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058ce:	449a      	add	sl, r3
 80058d0:	2300      	movs	r3, #0
 80058d2:	9308      	str	r3, [sp, #32]
 80058d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80058d6:	b113      	cbz	r3, 80058de <_vfprintf_r+0x5ee>
 80058d8:	232d      	movs	r3, #45	; 0x2d
 80058da:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 80058de:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80058e0:	2600      	movs	r6, #0
 80058e2:	4556      	cmp	r6, sl
 80058e4:	4633      	mov	r3, r6
 80058e6:	bfb8      	it	lt
 80058e8:	4653      	movlt	r3, sl
 80058ea:	930c      	str	r3, [sp, #48]	; 0x30
 80058ec:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 80058f0:	b113      	cbz	r3, 80058f8 <_vfprintf_r+0x608>
 80058f2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80058f4:	3301      	adds	r3, #1
 80058f6:	930c      	str	r3, [sp, #48]	; 0x30
 80058f8:	f015 0302 	ands.w	r3, r5, #2
 80058fc:	9314      	str	r3, [sp, #80]	; 0x50
 80058fe:	bf1e      	ittt	ne
 8005900:	9b0c      	ldrne	r3, [sp, #48]	; 0x30
 8005902:	3302      	addne	r3, #2
 8005904:	930c      	strne	r3, [sp, #48]	; 0x30
 8005906:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 800590a:	9315      	str	r3, [sp, #84]	; 0x54
 800590c:	d114      	bne.n	8005938 <_vfprintf_r+0x648>
 800590e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005910:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005912:	1a9f      	subs	r7, r3, r2
 8005914:	2f00      	cmp	r7, #0
 8005916:	dd0f      	ble.n	8005938 <_vfprintf_r+0x648>
 8005918:	4ba8      	ldr	r3, [pc, #672]	; (8005bbc <_vfprintf_r+0x8cc>)
 800591a:	6023      	str	r3, [r4, #0]
 800591c:	2f10      	cmp	r7, #16
 800591e:	f300 81d3 	bgt.w	8005cc8 <_vfprintf_r+0x9d8>
 8005922:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005924:	6067      	str	r7, [r4, #4]
 8005926:	441f      	add	r7, r3
 8005928:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800592a:	9721      	str	r7, [sp, #132]	; 0x84
 800592c:	3301      	adds	r3, #1
 800592e:	2b07      	cmp	r3, #7
 8005930:	9320      	str	r3, [sp, #128]	; 0x80
 8005932:	f300 81e0 	bgt.w	8005cf6 <_vfprintf_r+0xa06>
 8005936:	3408      	adds	r4, #8
 8005938:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 800593c:	b173      	cbz	r3, 800595c <_vfprintf_r+0x66c>
 800593e:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8005942:	6023      	str	r3, [r4, #0]
 8005944:	2301      	movs	r3, #1
 8005946:	6063      	str	r3, [r4, #4]
 8005948:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800594a:	3301      	adds	r3, #1
 800594c:	9321      	str	r3, [sp, #132]	; 0x84
 800594e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005950:	3301      	adds	r3, #1
 8005952:	2b07      	cmp	r3, #7
 8005954:	9320      	str	r3, [sp, #128]	; 0x80
 8005956:	f300 81d8 	bgt.w	8005d0a <_vfprintf_r+0xa1a>
 800595a:	3408      	adds	r4, #8
 800595c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800595e:	b16b      	cbz	r3, 800597c <_vfprintf_r+0x68c>
 8005960:	ab18      	add	r3, sp, #96	; 0x60
 8005962:	6023      	str	r3, [r4, #0]
 8005964:	2302      	movs	r3, #2
 8005966:	6063      	str	r3, [r4, #4]
 8005968:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800596a:	3302      	adds	r3, #2
 800596c:	9321      	str	r3, [sp, #132]	; 0x84
 800596e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005970:	3301      	adds	r3, #1
 8005972:	2b07      	cmp	r3, #7
 8005974:	9320      	str	r3, [sp, #128]	; 0x80
 8005976:	f300 81d2 	bgt.w	8005d1e <_vfprintf_r+0xa2e>
 800597a:	3408      	adds	r4, #8
 800597c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800597e:	2b80      	cmp	r3, #128	; 0x80
 8005980:	d114      	bne.n	80059ac <_vfprintf_r+0x6bc>
 8005982:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005984:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005986:	1a9f      	subs	r7, r3, r2
 8005988:	2f00      	cmp	r7, #0
 800598a:	dd0f      	ble.n	80059ac <_vfprintf_r+0x6bc>
 800598c:	4b8c      	ldr	r3, [pc, #560]	; (8005bc0 <_vfprintf_r+0x8d0>)
 800598e:	6023      	str	r3, [r4, #0]
 8005990:	2f10      	cmp	r7, #16
 8005992:	f300 81ce 	bgt.w	8005d32 <_vfprintf_r+0xa42>
 8005996:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005998:	6067      	str	r7, [r4, #4]
 800599a:	441f      	add	r7, r3
 800599c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800599e:	9721      	str	r7, [sp, #132]	; 0x84
 80059a0:	3301      	adds	r3, #1
 80059a2:	2b07      	cmp	r3, #7
 80059a4:	9320      	str	r3, [sp, #128]	; 0x80
 80059a6:	f300 81dd 	bgt.w	8005d64 <_vfprintf_r+0xa74>
 80059aa:	3408      	adds	r4, #8
 80059ac:	eba6 060a 	sub.w	r6, r6, sl
 80059b0:	2e00      	cmp	r6, #0
 80059b2:	dd0f      	ble.n	80059d4 <_vfprintf_r+0x6e4>
 80059b4:	4f82      	ldr	r7, [pc, #520]	; (8005bc0 <_vfprintf_r+0x8d0>)
 80059b6:	6027      	str	r7, [r4, #0]
 80059b8:	2e10      	cmp	r6, #16
 80059ba:	f300 81dd 	bgt.w	8005d78 <_vfprintf_r+0xa88>
 80059be:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80059c0:	9821      	ldr	r0, [sp, #132]	; 0x84
 80059c2:	6066      	str	r6, [r4, #4]
 80059c4:	3301      	adds	r3, #1
 80059c6:	4406      	add	r6, r0
 80059c8:	2b07      	cmp	r3, #7
 80059ca:	9621      	str	r6, [sp, #132]	; 0x84
 80059cc:	9320      	str	r3, [sp, #128]	; 0x80
 80059ce:	f300 81ea 	bgt.w	8005da6 <_vfprintf_r+0xab6>
 80059d2:	3408      	adds	r4, #8
 80059d4:	05e9      	lsls	r1, r5, #23
 80059d6:	f100 81f0 	bmi.w	8005dba <_vfprintf_r+0xaca>
 80059da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80059dc:	e884 0600 	stmia.w	r4, {r9, sl}
 80059e0:	4453      	add	r3, sl
 80059e2:	9321      	str	r3, [sp, #132]	; 0x84
 80059e4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80059e6:	3301      	adds	r3, #1
 80059e8:	2b07      	cmp	r3, #7
 80059ea:	9320      	str	r3, [sp, #128]	; 0x80
 80059ec:	f340 841b 	ble.w	8006226 <_vfprintf_r+0xf36>
 80059f0:	aa1f      	add	r2, sp, #124	; 0x7c
 80059f2:	4641      	mov	r1, r8
 80059f4:	4658      	mov	r0, fp
 80059f6:	f002 fc66 	bl	80082c6 <__sprint_r>
 80059fa:	2800      	cmp	r0, #0
 80059fc:	f040 8433 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005a00:	ac2c      	add	r4, sp, #176	; 0xb0
 8005a02:	0768      	lsls	r0, r5, #29
 8005a04:	f100 8412 	bmi.w	800622c <_vfprintf_r+0xf3c>
 8005a08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a0a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005a0c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005a0e:	428a      	cmp	r2, r1
 8005a10:	bfac      	ite	ge
 8005a12:	189b      	addge	r3, r3, r2
 8005a14:	185b      	addlt	r3, r3, r1
 8005a16:	930a      	str	r3, [sp, #40]	; 0x28
 8005a18:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005a1a:	b13b      	cbz	r3, 8005a2c <_vfprintf_r+0x73c>
 8005a1c:	aa1f      	add	r2, sp, #124	; 0x7c
 8005a1e:	4641      	mov	r1, r8
 8005a20:	4658      	mov	r0, fp
 8005a22:	f002 fc50 	bl	80082c6 <__sprint_r>
 8005a26:	2800      	cmp	r0, #0
 8005a28:	f040 841d 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	9320      	str	r3, [sp, #128]	; 0x80
 8005a30:	9f04      	ldr	r7, [sp, #16]
 8005a32:	ac2c      	add	r4, sp, #176	; 0xb0
 8005a34:	e4e9      	b.n	800540a <_vfprintf_r+0x11a>
 8005a36:	9b02      	ldr	r3, [sp, #8]
 8005a38:	2b65      	cmp	r3, #101	; 0x65
 8005a3a:	f77f af0d 	ble.w	8005858 <_vfprintf_r+0x568>
 8005a3e:	9b02      	ldr	r3, [sp, #8]
 8005a40:	2b66      	cmp	r3, #102	; 0x66
 8005a42:	d125      	bne.n	8005a90 <_vfprintf_r+0x7a0>
 8005a44:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	dd1a      	ble.n	8005a80 <_vfprintf_r+0x790>
 8005a4a:	f1ba 0f00 	cmp.w	sl, #0
 8005a4e:	d101      	bne.n	8005a54 <_vfprintf_r+0x764>
 8005a50:	07ee      	lsls	r6, r5, #31
 8005a52:	d502      	bpl.n	8005a5a <_vfprintf_r+0x76a>
 8005a54:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a56:	4413      	add	r3, r2
 8005a58:	4453      	add	r3, sl
 8005a5a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005a5c:	9208      	str	r2, [sp, #32]
 8005a5e:	469a      	mov	sl, r3
 8005a60:	e738      	b.n	80058d4 <_vfprintf_r+0x5e4>
 8005a62:	460a      	mov	r2, r1
 8005a64:	e70d      	b.n	8005882 <_vfprintf_r+0x592>
 8005a66:	f812 1b01 	ldrb.w	r1, [r2], #1
 8005a6a:	f803 1b01 	strb.w	r1, [r3], #1
 8005a6e:	e71d      	b.n	80058ac <_vfprintf_r+0x5bc>
 8005a70:	2230      	movs	r2, #48	; 0x30
 8005a72:	4413      	add	r3, r2
 8005a74:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 8005a78:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 8005a7c:	a91c      	add	r1, sp, #112	; 0x70
 8005a7e:	e719      	b.n	80058b4 <_vfprintf_r+0x5c4>
 8005a80:	f1ba 0f00 	cmp.w	sl, #0
 8005a84:	d101      	bne.n	8005a8a <_vfprintf_r+0x79a>
 8005a86:	07ed      	lsls	r5, r5, #31
 8005a88:	d515      	bpl.n	8005ab6 <_vfprintf_r+0x7c6>
 8005a8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a8c:	3301      	adds	r3, #1
 8005a8e:	e7e3      	b.n	8005a58 <_vfprintf_r+0x768>
 8005a90:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005a92:	9b03      	ldr	r3, [sp, #12]
 8005a94:	429a      	cmp	r2, r3
 8005a96:	db06      	blt.n	8005aa6 <_vfprintf_r+0x7b6>
 8005a98:	07e8      	lsls	r0, r5, #31
 8005a9a:	d50e      	bpl.n	8005aba <_vfprintf_r+0x7ca>
 8005a9c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a9e:	4413      	add	r3, r2
 8005aa0:	2267      	movs	r2, #103	; 0x67
 8005aa2:	9202      	str	r2, [sp, #8]
 8005aa4:	e7d9      	b.n	8005a5a <_vfprintf_r+0x76a>
 8005aa6:	9b03      	ldr	r3, [sp, #12]
 8005aa8:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005aaa:	2a00      	cmp	r2, #0
 8005aac:	440b      	add	r3, r1
 8005aae:	dcf7      	bgt.n	8005aa0 <_vfprintf_r+0x7b0>
 8005ab0:	f1c2 0201 	rsb	r2, r2, #1
 8005ab4:	e7f3      	b.n	8005a9e <_vfprintf_r+0x7ae>
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e7cf      	b.n	8005a5a <_vfprintf_r+0x76a>
 8005aba:	4613      	mov	r3, r2
 8005abc:	e7f0      	b.n	8005aa0 <_vfprintf_r+0x7b0>
 8005abe:	b10b      	cbz	r3, 8005ac4 <_vfprintf_r+0x7d4>
 8005ac0:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005ac4:	f015 0f20 	tst.w	r5, #32
 8005ac8:	f107 0304 	add.w	r3, r7, #4
 8005acc:	d008      	beq.n	8005ae0 <_vfprintf_r+0x7f0>
 8005ace:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005ad0:	683a      	ldr	r2, [r7, #0]
 8005ad2:	17ce      	asrs	r6, r1, #31
 8005ad4:	4608      	mov	r0, r1
 8005ad6:	4631      	mov	r1, r6
 8005ad8:	e9c2 0100 	strd	r0, r1, [r2]
 8005adc:	461f      	mov	r7, r3
 8005ade:	e494      	b.n	800540a <_vfprintf_r+0x11a>
 8005ae0:	06e9      	lsls	r1, r5, #27
 8005ae2:	d503      	bpl.n	8005aec <_vfprintf_r+0x7fc>
 8005ae4:	683a      	ldr	r2, [r7, #0]
 8005ae6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005ae8:	6011      	str	r1, [r2, #0]
 8005aea:	e7f7      	b.n	8005adc <_vfprintf_r+0x7ec>
 8005aec:	066a      	lsls	r2, r5, #25
 8005aee:	d5f9      	bpl.n	8005ae4 <_vfprintf_r+0x7f4>
 8005af0:	683a      	ldr	r2, [r7, #0]
 8005af2:	f8bd 1028 	ldrh.w	r1, [sp, #40]	; 0x28
 8005af6:	8011      	strh	r1, [r2, #0]
 8005af8:	e7f0      	b.n	8005adc <_vfprintf_r+0x7ec>
 8005afa:	f045 0510 	orr.w	r5, r5, #16
 8005afe:	f015 0320 	ands.w	r3, r5, #32
 8005b02:	d022      	beq.n	8005b4a <_vfprintf_r+0x85a>
 8005b04:	3707      	adds	r7, #7
 8005b06:	f027 0707 	bic.w	r7, r7, #7
 8005b0a:	f107 0308 	add.w	r3, r7, #8
 8005b0e:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005b12:	9304      	str	r3, [sp, #16]
 8005b14:	2300      	movs	r3, #0
 8005b16:	2200      	movs	r2, #0
 8005b18:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005b1c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8005b20:	f000 83e8 	beq.w	80062f4 <_vfprintf_r+0x1004>
 8005b24:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8005b28:	9208      	str	r2, [sp, #32]
 8005b2a:	ea56 0207 	orrs.w	r2, r6, r7
 8005b2e:	f040 83e6 	bne.w	80062fe <_vfprintf_r+0x100e>
 8005b32:	f1ba 0f00 	cmp.w	sl, #0
 8005b36:	f000 80a9 	beq.w	8005c8c <_vfprintf_r+0x99c>
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d075      	beq.n	8005c2a <_vfprintf_r+0x93a>
 8005b3e:	2b02      	cmp	r3, #2
 8005b40:	f000 8090 	beq.w	8005c64 <_vfprintf_r+0x974>
 8005b44:	2600      	movs	r6, #0
 8005b46:	2700      	movs	r7, #0
 8005b48:	e3df      	b.n	800630a <_vfprintf_r+0x101a>
 8005b4a:	1d3a      	adds	r2, r7, #4
 8005b4c:	f015 0110 	ands.w	r1, r5, #16
 8005b50:	9204      	str	r2, [sp, #16]
 8005b52:	d002      	beq.n	8005b5a <_vfprintf_r+0x86a>
 8005b54:	683e      	ldr	r6, [r7, #0]
 8005b56:	2700      	movs	r7, #0
 8005b58:	e7dd      	b.n	8005b16 <_vfprintf_r+0x826>
 8005b5a:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8005b5e:	d0f9      	beq.n	8005b54 <_vfprintf_r+0x864>
 8005b60:	883e      	ldrh	r6, [r7, #0]
 8005b62:	2700      	movs	r7, #0
 8005b64:	e7d6      	b.n	8005b14 <_vfprintf_r+0x824>
 8005b66:	1d3b      	adds	r3, r7, #4
 8005b68:	9304      	str	r3, [sp, #16]
 8005b6a:	2330      	movs	r3, #48	; 0x30
 8005b6c:	2278      	movs	r2, #120	; 0x78
 8005b6e:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8005b72:	4b14      	ldr	r3, [pc, #80]	; (8005bc4 <_vfprintf_r+0x8d4>)
 8005b74:	683e      	ldr	r6, [r7, #0]
 8005b76:	9311      	str	r3, [sp, #68]	; 0x44
 8005b78:	2700      	movs	r7, #0
 8005b7a:	f045 0502 	orr.w	r5, r5, #2
 8005b7e:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8005b82:	2302      	movs	r3, #2
 8005b84:	9202      	str	r2, [sp, #8]
 8005b86:	e7c6      	b.n	8005b16 <_vfprintf_r+0x826>
 8005b88:	1d3b      	adds	r3, r7, #4
 8005b8a:	2600      	movs	r6, #0
 8005b8c:	f1ba 3fff 	cmp.w	sl, #4294967295
 8005b90:	9304      	str	r3, [sp, #16]
 8005b92:	f8d7 9000 	ldr.w	r9, [r7]
 8005b96:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005b9a:	d00a      	beq.n	8005bb2 <_vfprintf_r+0x8c2>
 8005b9c:	4652      	mov	r2, sl
 8005b9e:	4631      	mov	r1, r6
 8005ba0:	4648      	mov	r0, r9
 8005ba2:	f7fa fb35 	bl	8000210 <memchr>
 8005ba6:	2800      	cmp	r0, #0
 8005ba8:	f000 808c 	beq.w	8005cc4 <_vfprintf_r+0x9d4>
 8005bac:	eba0 0a09 	sub.w	sl, r0, r9
 8005bb0:	e5cb      	b.n	800574a <_vfprintf_r+0x45a>
 8005bb2:	4648      	mov	r0, r9
 8005bb4:	f7fa fb7c 	bl	80002b0 <strlen>
 8005bb8:	4682      	mov	sl, r0
 8005bba:	e5c6      	b.n	800574a <_vfprintf_r+0x45a>
 8005bbc:	08008f1c 	.word	0x08008f1c
 8005bc0:	08008f2c 	.word	0x08008f2c
 8005bc4:	08008f09 	.word	0x08008f09
 8005bc8:	f045 0510 	orr.w	r5, r5, #16
 8005bcc:	06ae      	lsls	r6, r5, #26
 8005bce:	d509      	bpl.n	8005be4 <_vfprintf_r+0x8f4>
 8005bd0:	3707      	adds	r7, #7
 8005bd2:	f027 0707 	bic.w	r7, r7, #7
 8005bd6:	f107 0308 	add.w	r3, r7, #8
 8005bda:	e9d7 6700 	ldrd	r6, r7, [r7]
 8005bde:	9304      	str	r3, [sp, #16]
 8005be0:	2301      	movs	r3, #1
 8005be2:	e798      	b.n	8005b16 <_vfprintf_r+0x826>
 8005be4:	1d3b      	adds	r3, r7, #4
 8005be6:	f015 0f10 	tst.w	r5, #16
 8005bea:	9304      	str	r3, [sp, #16]
 8005bec:	d001      	beq.n	8005bf2 <_vfprintf_r+0x902>
 8005bee:	683e      	ldr	r6, [r7, #0]
 8005bf0:	e002      	b.n	8005bf8 <_vfprintf_r+0x908>
 8005bf2:	0668      	lsls	r0, r5, #25
 8005bf4:	d5fb      	bpl.n	8005bee <_vfprintf_r+0x8fe>
 8005bf6:	883e      	ldrh	r6, [r7, #0]
 8005bf8:	2700      	movs	r7, #0
 8005bfa:	e7f1      	b.n	8005be0 <_vfprintf_r+0x8f0>
 8005bfc:	b10b      	cbz	r3, 8005c02 <_vfprintf_r+0x912>
 8005bfe:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005c02:	4ba2      	ldr	r3, [pc, #648]	; (8005e8c <_vfprintf_r+0xb9c>)
 8005c04:	e4ca      	b.n	800559c <_vfprintf_r+0x2ac>
 8005c06:	1d3b      	adds	r3, r7, #4
 8005c08:	f015 0f10 	tst.w	r5, #16
 8005c0c:	9304      	str	r3, [sp, #16]
 8005c0e:	d001      	beq.n	8005c14 <_vfprintf_r+0x924>
 8005c10:	683e      	ldr	r6, [r7, #0]
 8005c12:	e002      	b.n	8005c1a <_vfprintf_r+0x92a>
 8005c14:	066a      	lsls	r2, r5, #25
 8005c16:	d5fb      	bpl.n	8005c10 <_vfprintf_r+0x920>
 8005c18:	883e      	ldrh	r6, [r7, #0]
 8005c1a:	2700      	movs	r7, #0
 8005c1c:	e4ca      	b.n	80055b4 <_vfprintf_r+0x2c4>
 8005c1e:	464b      	mov	r3, r9
 8005c20:	e374      	b.n	800630c <_vfprintf_r+0x101c>
 8005c22:	2f00      	cmp	r7, #0
 8005c24:	bf08      	it	eq
 8005c26:	2e0a      	cmpeq	r6, #10
 8005c28:	d205      	bcs.n	8005c36 <_vfprintf_r+0x946>
 8005c2a:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 8005c2e:	3630      	adds	r6, #48	; 0x30
 8005c30:	f809 6d41 	strb.w	r6, [r9, #-65]!
 8005c34:	e385      	b.n	8006342 <_vfprintf_r+0x1052>
 8005c36:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8005c3a:	4630      	mov	r0, r6
 8005c3c:	4639      	mov	r1, r7
 8005c3e:	220a      	movs	r2, #10
 8005c40:	2300      	movs	r3, #0
 8005c42:	f7fa ffcd 	bl	8000be0 <__aeabi_uldivmod>
 8005c46:	3230      	adds	r2, #48	; 0x30
 8005c48:	f809 2d01 	strb.w	r2, [r9, #-1]!
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	4630      	mov	r0, r6
 8005c50:	4639      	mov	r1, r7
 8005c52:	220a      	movs	r2, #10
 8005c54:	f7fa ffc4 	bl	8000be0 <__aeabi_uldivmod>
 8005c58:	4606      	mov	r6, r0
 8005c5a:	460f      	mov	r7, r1
 8005c5c:	ea56 0307 	orrs.w	r3, r6, r7
 8005c60:	d1eb      	bne.n	8005c3a <_vfprintf_r+0x94a>
 8005c62:	e36e      	b.n	8006342 <_vfprintf_r+0x1052>
 8005c64:	2600      	movs	r6, #0
 8005c66:	2700      	movs	r7, #0
 8005c68:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8005c6c:	f006 030f 	and.w	r3, r6, #15
 8005c70:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005c72:	5cd3      	ldrb	r3, [r2, r3]
 8005c74:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8005c78:	0933      	lsrs	r3, r6, #4
 8005c7a:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8005c7e:	093a      	lsrs	r2, r7, #4
 8005c80:	461e      	mov	r6, r3
 8005c82:	4617      	mov	r7, r2
 8005c84:	ea56 0307 	orrs.w	r3, r6, r7
 8005c88:	d1f0      	bne.n	8005c6c <_vfprintf_r+0x97c>
 8005c8a:	e35a      	b.n	8006342 <_vfprintf_r+0x1052>
 8005c8c:	b93b      	cbnz	r3, 8005c9e <_vfprintf_r+0x9ae>
 8005c8e:	07e8      	lsls	r0, r5, #31
 8005c90:	d505      	bpl.n	8005c9e <_vfprintf_r+0x9ae>
 8005c92:	f10d 09f0 	add.w	r9, sp, #240	; 0xf0
 8005c96:	2330      	movs	r3, #48	; 0x30
 8005c98:	f809 3d41 	strb.w	r3, [r9, #-65]!
 8005c9c:	e351      	b.n	8006342 <_vfprintf_r+0x1052>
 8005c9e:	f10d 09b0 	add.w	r9, sp, #176	; 0xb0
 8005ca2:	e34e      	b.n	8006342 <_vfprintf_r+0x1052>
 8005ca4:	b10b      	cbz	r3, 8005caa <_vfprintf_r+0x9ba>
 8005ca6:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8005caa:	9b02      	ldr	r3, [sp, #8]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	f000 8302 	beq.w	80062b6 <_vfprintf_r+0xfc6>
 8005cb2:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8005cb6:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8005cba:	2600      	movs	r6, #0
 8005cbc:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8005cc0:	9704      	str	r7, [sp, #16]
 8005cc2:	e4e9      	b.n	8005698 <_vfprintf_r+0x3a8>
 8005cc4:	4606      	mov	r6, r0
 8005cc6:	e540      	b.n	800574a <_vfprintf_r+0x45a>
 8005cc8:	2310      	movs	r3, #16
 8005cca:	6063      	str	r3, [r4, #4]
 8005ccc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005cce:	3310      	adds	r3, #16
 8005cd0:	9321      	str	r3, [sp, #132]	; 0x84
 8005cd2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005cd4:	3301      	adds	r3, #1
 8005cd6:	2b07      	cmp	r3, #7
 8005cd8:	9320      	str	r3, [sp, #128]	; 0x80
 8005cda:	dc02      	bgt.n	8005ce2 <_vfprintf_r+0x9f2>
 8005cdc:	3408      	adds	r4, #8
 8005cde:	3f10      	subs	r7, #16
 8005ce0:	e61a      	b.n	8005918 <_vfprintf_r+0x628>
 8005ce2:	aa1f      	add	r2, sp, #124	; 0x7c
 8005ce4:	4641      	mov	r1, r8
 8005ce6:	4658      	mov	r0, fp
 8005ce8:	f002 faed 	bl	80082c6 <__sprint_r>
 8005cec:	2800      	cmp	r0, #0
 8005cee:	f040 82ba 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005cf2:	ac2c      	add	r4, sp, #176	; 0xb0
 8005cf4:	e7f3      	b.n	8005cde <_vfprintf_r+0x9ee>
 8005cf6:	aa1f      	add	r2, sp, #124	; 0x7c
 8005cf8:	4641      	mov	r1, r8
 8005cfa:	4658      	mov	r0, fp
 8005cfc:	f002 fae3 	bl	80082c6 <__sprint_r>
 8005d00:	2800      	cmp	r0, #0
 8005d02:	f040 82b0 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005d06:	ac2c      	add	r4, sp, #176	; 0xb0
 8005d08:	e616      	b.n	8005938 <_vfprintf_r+0x648>
 8005d0a:	aa1f      	add	r2, sp, #124	; 0x7c
 8005d0c:	4641      	mov	r1, r8
 8005d0e:	4658      	mov	r0, fp
 8005d10:	f002 fad9 	bl	80082c6 <__sprint_r>
 8005d14:	2800      	cmp	r0, #0
 8005d16:	f040 82a6 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005d1a:	ac2c      	add	r4, sp, #176	; 0xb0
 8005d1c:	e61e      	b.n	800595c <_vfprintf_r+0x66c>
 8005d1e:	aa1f      	add	r2, sp, #124	; 0x7c
 8005d20:	4641      	mov	r1, r8
 8005d22:	4658      	mov	r0, fp
 8005d24:	f002 facf 	bl	80082c6 <__sprint_r>
 8005d28:	2800      	cmp	r0, #0
 8005d2a:	f040 829c 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005d2e:	ac2c      	add	r4, sp, #176	; 0xb0
 8005d30:	e624      	b.n	800597c <_vfprintf_r+0x68c>
 8005d32:	2210      	movs	r2, #16
 8005d34:	6062      	str	r2, [r4, #4]
 8005d36:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005d38:	3210      	adds	r2, #16
 8005d3a:	9221      	str	r2, [sp, #132]	; 0x84
 8005d3c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005d3e:	3201      	adds	r2, #1
 8005d40:	2a07      	cmp	r2, #7
 8005d42:	9220      	str	r2, [sp, #128]	; 0x80
 8005d44:	dc02      	bgt.n	8005d4c <_vfprintf_r+0xa5c>
 8005d46:	3408      	adds	r4, #8
 8005d48:	3f10      	subs	r7, #16
 8005d4a:	e620      	b.n	800598e <_vfprintf_r+0x69e>
 8005d4c:	aa1f      	add	r2, sp, #124	; 0x7c
 8005d4e:	4641      	mov	r1, r8
 8005d50:	4658      	mov	r0, fp
 8005d52:	9314      	str	r3, [sp, #80]	; 0x50
 8005d54:	f002 fab7 	bl	80082c6 <__sprint_r>
 8005d58:	2800      	cmp	r0, #0
 8005d5a:	f040 8284 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005d5e:	ac2c      	add	r4, sp, #176	; 0xb0
 8005d60:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005d62:	e7f1      	b.n	8005d48 <_vfprintf_r+0xa58>
 8005d64:	aa1f      	add	r2, sp, #124	; 0x7c
 8005d66:	4641      	mov	r1, r8
 8005d68:	4658      	mov	r0, fp
 8005d6a:	f002 faac 	bl	80082c6 <__sprint_r>
 8005d6e:	2800      	cmp	r0, #0
 8005d70:	f040 8279 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005d74:	ac2c      	add	r4, sp, #176	; 0xb0
 8005d76:	e619      	b.n	80059ac <_vfprintf_r+0x6bc>
 8005d78:	2310      	movs	r3, #16
 8005d7a:	6063      	str	r3, [r4, #4]
 8005d7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005d7e:	3310      	adds	r3, #16
 8005d80:	9321      	str	r3, [sp, #132]	; 0x84
 8005d82:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005d84:	3301      	adds	r3, #1
 8005d86:	2b07      	cmp	r3, #7
 8005d88:	9320      	str	r3, [sp, #128]	; 0x80
 8005d8a:	dc02      	bgt.n	8005d92 <_vfprintf_r+0xaa2>
 8005d8c:	3408      	adds	r4, #8
 8005d8e:	3e10      	subs	r6, #16
 8005d90:	e611      	b.n	80059b6 <_vfprintf_r+0x6c6>
 8005d92:	aa1f      	add	r2, sp, #124	; 0x7c
 8005d94:	4641      	mov	r1, r8
 8005d96:	4658      	mov	r0, fp
 8005d98:	f002 fa95 	bl	80082c6 <__sprint_r>
 8005d9c:	2800      	cmp	r0, #0
 8005d9e:	f040 8262 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005da2:	ac2c      	add	r4, sp, #176	; 0xb0
 8005da4:	e7f3      	b.n	8005d8e <_vfprintf_r+0xa9e>
 8005da6:	aa1f      	add	r2, sp, #124	; 0x7c
 8005da8:	4641      	mov	r1, r8
 8005daa:	4658      	mov	r0, fp
 8005dac:	f002 fa8b 	bl	80082c6 <__sprint_r>
 8005db0:	2800      	cmp	r0, #0
 8005db2:	f040 8258 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005db6:	ac2c      	add	r4, sp, #176	; 0xb0
 8005db8:	e60c      	b.n	80059d4 <_vfprintf_r+0x6e4>
 8005dba:	9b02      	ldr	r3, [sp, #8]
 8005dbc:	2b65      	cmp	r3, #101	; 0x65
 8005dbe:	f340 81ad 	ble.w	800611c <_vfprintf_r+0xe2c>
 8005dc2:	2200      	movs	r2, #0
 8005dc4:	2300      	movs	r3, #0
 8005dc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005dca:	f7fa fe99 	bl	8000b00 <__aeabi_dcmpeq>
 8005dce:	2800      	cmp	r0, #0
 8005dd0:	d062      	beq.n	8005e98 <_vfprintf_r+0xba8>
 8005dd2:	4b2f      	ldr	r3, [pc, #188]	; (8005e90 <_vfprintf_r+0xba0>)
 8005dd4:	6023      	str	r3, [r4, #0]
 8005dd6:	2301      	movs	r3, #1
 8005dd8:	6063      	str	r3, [r4, #4]
 8005dda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ddc:	3301      	adds	r3, #1
 8005dde:	9321      	str	r3, [sp, #132]	; 0x84
 8005de0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005de2:	3301      	adds	r3, #1
 8005de4:	2b07      	cmp	r3, #7
 8005de6:	9320      	str	r3, [sp, #128]	; 0x80
 8005de8:	dc25      	bgt.n	8005e36 <_vfprintf_r+0xb46>
 8005dea:	3408      	adds	r4, #8
 8005dec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005dee:	9a03      	ldr	r2, [sp, #12]
 8005df0:	4293      	cmp	r3, r2
 8005df2:	db02      	blt.n	8005dfa <_vfprintf_r+0xb0a>
 8005df4:	07ea      	lsls	r2, r5, #31
 8005df6:	f57f ae04 	bpl.w	8005a02 <_vfprintf_r+0x712>
 8005dfa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005dfc:	6023      	str	r3, [r4, #0]
 8005dfe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e00:	6063      	str	r3, [r4, #4]
 8005e02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e04:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e06:	4413      	add	r3, r2
 8005e08:	9321      	str	r3, [sp, #132]	; 0x84
 8005e0a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005e0c:	3301      	adds	r3, #1
 8005e0e:	2b07      	cmp	r3, #7
 8005e10:	9320      	str	r3, [sp, #128]	; 0x80
 8005e12:	dc1a      	bgt.n	8005e4a <_vfprintf_r+0xb5a>
 8005e14:	3408      	adds	r4, #8
 8005e16:	9b03      	ldr	r3, [sp, #12]
 8005e18:	1e5e      	subs	r6, r3, #1
 8005e1a:	2e00      	cmp	r6, #0
 8005e1c:	f77f adf1 	ble.w	8005a02 <_vfprintf_r+0x712>
 8005e20:	4f1c      	ldr	r7, [pc, #112]	; (8005e94 <_vfprintf_r+0xba4>)
 8005e22:	f04f 0910 	mov.w	r9, #16
 8005e26:	2e10      	cmp	r6, #16
 8005e28:	6027      	str	r7, [r4, #0]
 8005e2a:	dc18      	bgt.n	8005e5e <_vfprintf_r+0xb6e>
 8005e2c:	6066      	str	r6, [r4, #4]
 8005e2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e30:	441e      	add	r6, r3
 8005e32:	9621      	str	r6, [sp, #132]	; 0x84
 8005e34:	e5d6      	b.n	80059e4 <_vfprintf_r+0x6f4>
 8005e36:	aa1f      	add	r2, sp, #124	; 0x7c
 8005e38:	4641      	mov	r1, r8
 8005e3a:	4658      	mov	r0, fp
 8005e3c:	f002 fa43 	bl	80082c6 <__sprint_r>
 8005e40:	2800      	cmp	r0, #0
 8005e42:	f040 8210 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005e46:	ac2c      	add	r4, sp, #176	; 0xb0
 8005e48:	e7d0      	b.n	8005dec <_vfprintf_r+0xafc>
 8005e4a:	aa1f      	add	r2, sp, #124	; 0x7c
 8005e4c:	4641      	mov	r1, r8
 8005e4e:	4658      	mov	r0, fp
 8005e50:	f002 fa39 	bl	80082c6 <__sprint_r>
 8005e54:	2800      	cmp	r0, #0
 8005e56:	f040 8206 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005e5a:	ac2c      	add	r4, sp, #176	; 0xb0
 8005e5c:	e7db      	b.n	8005e16 <_vfprintf_r+0xb26>
 8005e5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005e60:	f8c4 9004 	str.w	r9, [r4, #4]
 8005e64:	3310      	adds	r3, #16
 8005e66:	9321      	str	r3, [sp, #132]	; 0x84
 8005e68:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	2b07      	cmp	r3, #7
 8005e6e:	9320      	str	r3, [sp, #128]	; 0x80
 8005e70:	dc02      	bgt.n	8005e78 <_vfprintf_r+0xb88>
 8005e72:	3408      	adds	r4, #8
 8005e74:	3e10      	subs	r6, #16
 8005e76:	e7d6      	b.n	8005e26 <_vfprintf_r+0xb36>
 8005e78:	aa1f      	add	r2, sp, #124	; 0x7c
 8005e7a:	4641      	mov	r1, r8
 8005e7c:	4658      	mov	r0, fp
 8005e7e:	f002 fa22 	bl	80082c6 <__sprint_r>
 8005e82:	2800      	cmp	r0, #0
 8005e84:	f040 81ef 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005e88:	ac2c      	add	r4, sp, #176	; 0xb0
 8005e8a:	e7f3      	b.n	8005e74 <_vfprintf_r+0xb84>
 8005e8c:	08008f09 	.word	0x08008f09
 8005e90:	08008f1a 	.word	0x08008f1a
 8005e94:	08008f2c 	.word	0x08008f2c
 8005e98:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	dc7a      	bgt.n	8005f94 <_vfprintf_r+0xca4>
 8005e9e:	4b9d      	ldr	r3, [pc, #628]	; (8006114 <_vfprintf_r+0xe24>)
 8005ea0:	6023      	str	r3, [r4, #0]
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	6063      	str	r3, [r4, #4]
 8005ea6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ea8:	3301      	adds	r3, #1
 8005eaa:	9321      	str	r3, [sp, #132]	; 0x84
 8005eac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005eae:	3301      	adds	r3, #1
 8005eb0:	2b07      	cmp	r3, #7
 8005eb2:	9320      	str	r3, [sp, #128]	; 0x80
 8005eb4:	dc44      	bgt.n	8005f40 <_vfprintf_r+0xc50>
 8005eb6:	3408      	adds	r4, #8
 8005eb8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005eba:	b923      	cbnz	r3, 8005ec6 <_vfprintf_r+0xbd6>
 8005ebc:	9b03      	ldr	r3, [sp, #12]
 8005ebe:	b913      	cbnz	r3, 8005ec6 <_vfprintf_r+0xbd6>
 8005ec0:	07eb      	lsls	r3, r5, #31
 8005ec2:	f57f ad9e 	bpl.w	8005a02 <_vfprintf_r+0x712>
 8005ec6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ec8:	6023      	str	r3, [r4, #0]
 8005eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ecc:	6063      	str	r3, [r4, #4]
 8005ece:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ed0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ed2:	4413      	add	r3, r2
 8005ed4:	9321      	str	r3, [sp, #132]	; 0x84
 8005ed6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005ed8:	3301      	adds	r3, #1
 8005eda:	2b07      	cmp	r3, #7
 8005edc:	9320      	str	r3, [sp, #128]	; 0x80
 8005ede:	dc39      	bgt.n	8005f54 <_vfprintf_r+0xc64>
 8005ee0:	f104 0308 	add.w	r3, r4, #8
 8005ee4:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8005ee6:	2e00      	cmp	r6, #0
 8005ee8:	da19      	bge.n	8005f1e <_vfprintf_r+0xc2e>
 8005eea:	4f8b      	ldr	r7, [pc, #556]	; (8006118 <_vfprintf_r+0xe28>)
 8005eec:	4276      	negs	r6, r6
 8005eee:	2410      	movs	r4, #16
 8005ef0:	2e10      	cmp	r6, #16
 8005ef2:	601f      	str	r7, [r3, #0]
 8005ef4:	dc38      	bgt.n	8005f68 <_vfprintf_r+0xc78>
 8005ef6:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005ef8:	605e      	str	r6, [r3, #4]
 8005efa:	4416      	add	r6, r2
 8005efc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005efe:	9621      	str	r6, [sp, #132]	; 0x84
 8005f00:	3201      	adds	r2, #1
 8005f02:	2a07      	cmp	r2, #7
 8005f04:	f103 0308 	add.w	r3, r3, #8
 8005f08:	9220      	str	r2, [sp, #128]	; 0x80
 8005f0a:	dd08      	ble.n	8005f1e <_vfprintf_r+0xc2e>
 8005f0c:	aa1f      	add	r2, sp, #124	; 0x7c
 8005f0e:	4641      	mov	r1, r8
 8005f10:	4658      	mov	r0, fp
 8005f12:	f002 f9d8 	bl	80082c6 <__sprint_r>
 8005f16:	2800      	cmp	r0, #0
 8005f18:	f040 81a5 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005f1c:	ab2c      	add	r3, sp, #176	; 0xb0
 8005f1e:	9a03      	ldr	r2, [sp, #12]
 8005f20:	605a      	str	r2, [r3, #4]
 8005f22:	9903      	ldr	r1, [sp, #12]
 8005f24:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005f26:	f8c3 9000 	str.w	r9, [r3]
 8005f2a:	440a      	add	r2, r1
 8005f2c:	9221      	str	r2, [sp, #132]	; 0x84
 8005f2e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005f30:	3201      	adds	r2, #1
 8005f32:	2a07      	cmp	r2, #7
 8005f34:	9220      	str	r2, [sp, #128]	; 0x80
 8005f36:	f73f ad5b 	bgt.w	80059f0 <_vfprintf_r+0x700>
 8005f3a:	f103 0408 	add.w	r4, r3, #8
 8005f3e:	e560      	b.n	8005a02 <_vfprintf_r+0x712>
 8005f40:	aa1f      	add	r2, sp, #124	; 0x7c
 8005f42:	4641      	mov	r1, r8
 8005f44:	4658      	mov	r0, fp
 8005f46:	f002 f9be 	bl	80082c6 <__sprint_r>
 8005f4a:	2800      	cmp	r0, #0
 8005f4c:	f040 818b 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005f50:	ac2c      	add	r4, sp, #176	; 0xb0
 8005f52:	e7b1      	b.n	8005eb8 <_vfprintf_r+0xbc8>
 8005f54:	aa1f      	add	r2, sp, #124	; 0x7c
 8005f56:	4641      	mov	r1, r8
 8005f58:	4658      	mov	r0, fp
 8005f5a:	f002 f9b4 	bl	80082c6 <__sprint_r>
 8005f5e:	2800      	cmp	r0, #0
 8005f60:	f040 8181 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005f64:	ab2c      	add	r3, sp, #176	; 0xb0
 8005f66:	e7bd      	b.n	8005ee4 <_vfprintf_r+0xbf4>
 8005f68:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005f6a:	605c      	str	r4, [r3, #4]
 8005f6c:	3210      	adds	r2, #16
 8005f6e:	9221      	str	r2, [sp, #132]	; 0x84
 8005f70:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005f72:	3201      	adds	r2, #1
 8005f74:	2a07      	cmp	r2, #7
 8005f76:	9220      	str	r2, [sp, #128]	; 0x80
 8005f78:	dc02      	bgt.n	8005f80 <_vfprintf_r+0xc90>
 8005f7a:	3308      	adds	r3, #8
 8005f7c:	3e10      	subs	r6, #16
 8005f7e:	e7b7      	b.n	8005ef0 <_vfprintf_r+0xc00>
 8005f80:	aa1f      	add	r2, sp, #124	; 0x7c
 8005f82:	4641      	mov	r1, r8
 8005f84:	4658      	mov	r0, fp
 8005f86:	f002 f99e 	bl	80082c6 <__sprint_r>
 8005f8a:	2800      	cmp	r0, #0
 8005f8c:	f040 816b 	bne.w	8006266 <_vfprintf_r+0xf76>
 8005f90:	ab2c      	add	r3, sp, #176	; 0xb0
 8005f92:	e7f3      	b.n	8005f7c <_vfprintf_r+0xc8c>
 8005f94:	9b08      	ldr	r3, [sp, #32]
 8005f96:	9a03      	ldr	r2, [sp, #12]
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	bfa8      	it	ge
 8005f9c:	4613      	movge	r3, r2
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	461e      	mov	r6, r3
 8005fa2:	dd0b      	ble.n	8005fbc <_vfprintf_r+0xccc>
 8005fa4:	6063      	str	r3, [r4, #4]
 8005fa6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005fa8:	f8c4 9000 	str.w	r9, [r4]
 8005fac:	4433      	add	r3, r6
 8005fae:	9321      	str	r3, [sp, #132]	; 0x84
 8005fb0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005fb2:	3301      	adds	r3, #1
 8005fb4:	2b07      	cmp	r3, #7
 8005fb6:	9320      	str	r3, [sp, #128]	; 0x80
 8005fb8:	dc62      	bgt.n	8006080 <_vfprintf_r+0xd90>
 8005fba:	3408      	adds	r4, #8
 8005fbc:	9b08      	ldr	r3, [sp, #32]
 8005fbe:	2e00      	cmp	r6, #0
 8005fc0:	bfa8      	it	ge
 8005fc2:	1b9b      	subge	r3, r3, r6
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	461e      	mov	r6, r3
 8005fc8:	dd0f      	ble.n	8005fea <_vfprintf_r+0xcfa>
 8005fca:	4f53      	ldr	r7, [pc, #332]	; (8006118 <_vfprintf_r+0xe28>)
 8005fcc:	f04f 0a10 	mov.w	sl, #16
 8005fd0:	2e10      	cmp	r6, #16
 8005fd2:	6027      	str	r7, [r4, #0]
 8005fd4:	dc5e      	bgt.n	8006094 <_vfprintf_r+0xda4>
 8005fd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005fd8:	6066      	str	r6, [r4, #4]
 8005fda:	441e      	add	r6, r3
 8005fdc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005fde:	9621      	str	r6, [sp, #132]	; 0x84
 8005fe0:	3301      	adds	r3, #1
 8005fe2:	2b07      	cmp	r3, #7
 8005fe4:	9320      	str	r3, [sp, #128]	; 0x80
 8005fe6:	dc6c      	bgt.n	80060c2 <_vfprintf_r+0xdd2>
 8005fe8:	3408      	adds	r4, #8
 8005fea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005fec:	9a03      	ldr	r2, [sp, #12]
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	db01      	blt.n	8005ff6 <_vfprintf_r+0xd06>
 8005ff2:	07ef      	lsls	r7, r5, #31
 8005ff4:	d50d      	bpl.n	8006012 <_vfprintf_r+0xd22>
 8005ff6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ff8:	6023      	str	r3, [r4, #0]
 8005ffa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ffc:	6063      	str	r3, [r4, #4]
 8005ffe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006000:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006002:	4413      	add	r3, r2
 8006004:	9321      	str	r3, [sp, #132]	; 0x84
 8006006:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006008:	3301      	adds	r3, #1
 800600a:	2b07      	cmp	r3, #7
 800600c:	9320      	str	r3, [sp, #128]	; 0x80
 800600e:	dc62      	bgt.n	80060d6 <_vfprintf_r+0xde6>
 8006010:	3408      	adds	r4, #8
 8006012:	9b03      	ldr	r3, [sp, #12]
 8006014:	9a08      	ldr	r2, [sp, #32]
 8006016:	1a9e      	subs	r6, r3, r2
 8006018:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800601a:	9a03      	ldr	r2, [sp, #12]
 800601c:	1ad3      	subs	r3, r2, r3
 800601e:	429e      	cmp	r6, r3
 8006020:	bfa8      	it	ge
 8006022:	461e      	movge	r6, r3
 8006024:	2e00      	cmp	r6, #0
 8006026:	dd0c      	ble.n	8006042 <_vfprintf_r+0xd52>
 8006028:	9b08      	ldr	r3, [sp, #32]
 800602a:	444b      	add	r3, r9
 800602c:	e884 0048 	stmia.w	r4, {r3, r6}
 8006030:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006032:	4433      	add	r3, r6
 8006034:	9321      	str	r3, [sp, #132]	; 0x84
 8006036:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006038:	3301      	adds	r3, #1
 800603a:	2b07      	cmp	r3, #7
 800603c:	9320      	str	r3, [sp, #128]	; 0x80
 800603e:	dc54      	bgt.n	80060ea <_vfprintf_r+0xdfa>
 8006040:	3408      	adds	r4, #8
 8006042:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006044:	9a03      	ldr	r2, [sp, #12]
 8006046:	2e00      	cmp	r6, #0
 8006048:	eba2 0303 	sub.w	r3, r2, r3
 800604c:	bfac      	ite	ge
 800604e:	1b9e      	subge	r6, r3, r6
 8006050:	461e      	movlt	r6, r3
 8006052:	2e00      	cmp	r6, #0
 8006054:	f77f acd5 	ble.w	8005a02 <_vfprintf_r+0x712>
 8006058:	4f2f      	ldr	r7, [pc, #188]	; (8006118 <_vfprintf_r+0xe28>)
 800605a:	f04f 0910 	mov.w	r9, #16
 800605e:	2e10      	cmp	r6, #16
 8006060:	6027      	str	r7, [r4, #0]
 8006062:	f77f aee3 	ble.w	8005e2c <_vfprintf_r+0xb3c>
 8006066:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006068:	f8c4 9004 	str.w	r9, [r4, #4]
 800606c:	3310      	adds	r3, #16
 800606e:	9321      	str	r3, [sp, #132]	; 0x84
 8006070:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006072:	3301      	adds	r3, #1
 8006074:	2b07      	cmp	r3, #7
 8006076:	9320      	str	r3, [sp, #128]	; 0x80
 8006078:	dc41      	bgt.n	80060fe <_vfprintf_r+0xe0e>
 800607a:	3408      	adds	r4, #8
 800607c:	3e10      	subs	r6, #16
 800607e:	e7ee      	b.n	800605e <_vfprintf_r+0xd6e>
 8006080:	aa1f      	add	r2, sp, #124	; 0x7c
 8006082:	4641      	mov	r1, r8
 8006084:	4658      	mov	r0, fp
 8006086:	f002 f91e 	bl	80082c6 <__sprint_r>
 800608a:	2800      	cmp	r0, #0
 800608c:	f040 80eb 	bne.w	8006266 <_vfprintf_r+0xf76>
 8006090:	ac2c      	add	r4, sp, #176	; 0xb0
 8006092:	e793      	b.n	8005fbc <_vfprintf_r+0xccc>
 8006094:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006096:	f8c4 a004 	str.w	sl, [r4, #4]
 800609a:	3310      	adds	r3, #16
 800609c:	9321      	str	r3, [sp, #132]	; 0x84
 800609e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80060a0:	3301      	adds	r3, #1
 80060a2:	2b07      	cmp	r3, #7
 80060a4:	9320      	str	r3, [sp, #128]	; 0x80
 80060a6:	dc02      	bgt.n	80060ae <_vfprintf_r+0xdbe>
 80060a8:	3408      	adds	r4, #8
 80060aa:	3e10      	subs	r6, #16
 80060ac:	e790      	b.n	8005fd0 <_vfprintf_r+0xce0>
 80060ae:	aa1f      	add	r2, sp, #124	; 0x7c
 80060b0:	4641      	mov	r1, r8
 80060b2:	4658      	mov	r0, fp
 80060b4:	f002 f907 	bl	80082c6 <__sprint_r>
 80060b8:	2800      	cmp	r0, #0
 80060ba:	f040 80d4 	bne.w	8006266 <_vfprintf_r+0xf76>
 80060be:	ac2c      	add	r4, sp, #176	; 0xb0
 80060c0:	e7f3      	b.n	80060aa <_vfprintf_r+0xdba>
 80060c2:	aa1f      	add	r2, sp, #124	; 0x7c
 80060c4:	4641      	mov	r1, r8
 80060c6:	4658      	mov	r0, fp
 80060c8:	f002 f8fd 	bl	80082c6 <__sprint_r>
 80060cc:	2800      	cmp	r0, #0
 80060ce:	f040 80ca 	bne.w	8006266 <_vfprintf_r+0xf76>
 80060d2:	ac2c      	add	r4, sp, #176	; 0xb0
 80060d4:	e789      	b.n	8005fea <_vfprintf_r+0xcfa>
 80060d6:	aa1f      	add	r2, sp, #124	; 0x7c
 80060d8:	4641      	mov	r1, r8
 80060da:	4658      	mov	r0, fp
 80060dc:	f002 f8f3 	bl	80082c6 <__sprint_r>
 80060e0:	2800      	cmp	r0, #0
 80060e2:	f040 80c0 	bne.w	8006266 <_vfprintf_r+0xf76>
 80060e6:	ac2c      	add	r4, sp, #176	; 0xb0
 80060e8:	e793      	b.n	8006012 <_vfprintf_r+0xd22>
 80060ea:	aa1f      	add	r2, sp, #124	; 0x7c
 80060ec:	4641      	mov	r1, r8
 80060ee:	4658      	mov	r0, fp
 80060f0:	f002 f8e9 	bl	80082c6 <__sprint_r>
 80060f4:	2800      	cmp	r0, #0
 80060f6:	f040 80b6 	bne.w	8006266 <_vfprintf_r+0xf76>
 80060fa:	ac2c      	add	r4, sp, #176	; 0xb0
 80060fc:	e7a1      	b.n	8006042 <_vfprintf_r+0xd52>
 80060fe:	aa1f      	add	r2, sp, #124	; 0x7c
 8006100:	4641      	mov	r1, r8
 8006102:	4658      	mov	r0, fp
 8006104:	f002 f8df 	bl	80082c6 <__sprint_r>
 8006108:	2800      	cmp	r0, #0
 800610a:	f040 80ac 	bne.w	8006266 <_vfprintf_r+0xf76>
 800610e:	ac2c      	add	r4, sp, #176	; 0xb0
 8006110:	e7b4      	b.n	800607c <_vfprintf_r+0xd8c>
 8006112:	bf00      	nop
 8006114:	08008f1a 	.word	0x08008f1a
 8006118:	08008f2c 	.word	0x08008f2c
 800611c:	9b03      	ldr	r3, [sp, #12]
 800611e:	2b01      	cmp	r3, #1
 8006120:	dc01      	bgt.n	8006126 <_vfprintf_r+0xe36>
 8006122:	07ee      	lsls	r6, r5, #31
 8006124:	d576      	bpl.n	8006214 <_vfprintf_r+0xf24>
 8006126:	2301      	movs	r3, #1
 8006128:	6063      	str	r3, [r4, #4]
 800612a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800612c:	f8c4 9000 	str.w	r9, [r4]
 8006130:	3301      	adds	r3, #1
 8006132:	9321      	str	r3, [sp, #132]	; 0x84
 8006134:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006136:	3301      	adds	r3, #1
 8006138:	2b07      	cmp	r3, #7
 800613a:	9320      	str	r3, [sp, #128]	; 0x80
 800613c:	dc36      	bgt.n	80061ac <_vfprintf_r+0xebc>
 800613e:	3408      	adds	r4, #8
 8006140:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006142:	6023      	str	r3, [r4, #0]
 8006144:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006146:	6063      	str	r3, [r4, #4]
 8006148:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800614a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800614c:	4413      	add	r3, r2
 800614e:	9321      	str	r3, [sp, #132]	; 0x84
 8006150:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006152:	3301      	adds	r3, #1
 8006154:	2b07      	cmp	r3, #7
 8006156:	9320      	str	r3, [sp, #128]	; 0x80
 8006158:	dc31      	bgt.n	80061be <_vfprintf_r+0xece>
 800615a:	3408      	adds	r4, #8
 800615c:	2300      	movs	r3, #0
 800615e:	2200      	movs	r2, #0
 8006160:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006164:	f7fa fccc 	bl	8000b00 <__aeabi_dcmpeq>
 8006168:	9b03      	ldr	r3, [sp, #12]
 800616a:	1e5e      	subs	r6, r3, #1
 800616c:	2800      	cmp	r0, #0
 800616e:	d12f      	bne.n	80061d0 <_vfprintf_r+0xee0>
 8006170:	f109 0301 	add.w	r3, r9, #1
 8006174:	e884 0048 	stmia.w	r4, {r3, r6}
 8006178:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800617a:	9a03      	ldr	r2, [sp, #12]
 800617c:	3b01      	subs	r3, #1
 800617e:	4413      	add	r3, r2
 8006180:	9321      	str	r3, [sp, #132]	; 0x84
 8006182:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006184:	3301      	adds	r3, #1
 8006186:	2b07      	cmp	r3, #7
 8006188:	9320      	str	r3, [sp, #128]	; 0x80
 800618a:	dd4a      	ble.n	8006222 <_vfprintf_r+0xf32>
 800618c:	aa1f      	add	r2, sp, #124	; 0x7c
 800618e:	4641      	mov	r1, r8
 8006190:	4658      	mov	r0, fp
 8006192:	f002 f898 	bl	80082c6 <__sprint_r>
 8006196:	2800      	cmp	r0, #0
 8006198:	d165      	bne.n	8006266 <_vfprintf_r+0xf76>
 800619a:	ac2c      	add	r4, sp, #176	; 0xb0
 800619c:	ab1b      	add	r3, sp, #108	; 0x6c
 800619e:	6023      	str	r3, [r4, #0]
 80061a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80061a2:	6063      	str	r3, [r4, #4]
 80061a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80061a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061a8:	4413      	add	r3, r2
 80061aa:	e41a      	b.n	80059e2 <_vfprintf_r+0x6f2>
 80061ac:	aa1f      	add	r2, sp, #124	; 0x7c
 80061ae:	4641      	mov	r1, r8
 80061b0:	4658      	mov	r0, fp
 80061b2:	f002 f888 	bl	80082c6 <__sprint_r>
 80061b6:	2800      	cmp	r0, #0
 80061b8:	d155      	bne.n	8006266 <_vfprintf_r+0xf76>
 80061ba:	ac2c      	add	r4, sp, #176	; 0xb0
 80061bc:	e7c0      	b.n	8006140 <_vfprintf_r+0xe50>
 80061be:	aa1f      	add	r2, sp, #124	; 0x7c
 80061c0:	4641      	mov	r1, r8
 80061c2:	4658      	mov	r0, fp
 80061c4:	f002 f87f 	bl	80082c6 <__sprint_r>
 80061c8:	2800      	cmp	r0, #0
 80061ca:	d14c      	bne.n	8006266 <_vfprintf_r+0xf76>
 80061cc:	ac2c      	add	r4, sp, #176	; 0xb0
 80061ce:	e7c5      	b.n	800615c <_vfprintf_r+0xe6c>
 80061d0:	2e00      	cmp	r6, #0
 80061d2:	dde3      	ble.n	800619c <_vfprintf_r+0xeac>
 80061d4:	4f60      	ldr	r7, [pc, #384]	; (8006358 <_vfprintf_r+0x1068>)
 80061d6:	f04f 0910 	mov.w	r9, #16
 80061da:	2e10      	cmp	r6, #16
 80061dc:	6027      	str	r7, [r4, #0]
 80061de:	dc04      	bgt.n	80061ea <_vfprintf_r+0xefa>
 80061e0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061e2:	6066      	str	r6, [r4, #4]
 80061e4:	441e      	add	r6, r3
 80061e6:	9621      	str	r6, [sp, #132]	; 0x84
 80061e8:	e7cb      	b.n	8006182 <_vfprintf_r+0xe92>
 80061ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80061ec:	f8c4 9004 	str.w	r9, [r4, #4]
 80061f0:	3310      	adds	r3, #16
 80061f2:	9321      	str	r3, [sp, #132]	; 0x84
 80061f4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80061f6:	3301      	adds	r3, #1
 80061f8:	2b07      	cmp	r3, #7
 80061fa:	9320      	str	r3, [sp, #128]	; 0x80
 80061fc:	dc02      	bgt.n	8006204 <_vfprintf_r+0xf14>
 80061fe:	3408      	adds	r4, #8
 8006200:	3e10      	subs	r6, #16
 8006202:	e7ea      	b.n	80061da <_vfprintf_r+0xeea>
 8006204:	aa1f      	add	r2, sp, #124	; 0x7c
 8006206:	4641      	mov	r1, r8
 8006208:	4658      	mov	r0, fp
 800620a:	f002 f85c 	bl	80082c6 <__sprint_r>
 800620e:	bb50      	cbnz	r0, 8006266 <_vfprintf_r+0xf76>
 8006210:	ac2c      	add	r4, sp, #176	; 0xb0
 8006212:	e7f5      	b.n	8006200 <_vfprintf_r+0xf10>
 8006214:	2301      	movs	r3, #1
 8006216:	6063      	str	r3, [r4, #4]
 8006218:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800621a:	f8c4 9000 	str.w	r9, [r4]
 800621e:	3301      	adds	r3, #1
 8006220:	e7ae      	b.n	8006180 <_vfprintf_r+0xe90>
 8006222:	3408      	adds	r4, #8
 8006224:	e7ba      	b.n	800619c <_vfprintf_r+0xeac>
 8006226:	3408      	adds	r4, #8
 8006228:	f7ff bbeb 	b.w	8005a02 <_vfprintf_r+0x712>
 800622c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800622e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006230:	1a9d      	subs	r5, r3, r2
 8006232:	2d00      	cmp	r5, #0
 8006234:	f77f abe8 	ble.w	8005a08 <_vfprintf_r+0x718>
 8006238:	2610      	movs	r6, #16
 800623a:	4b48      	ldr	r3, [pc, #288]	; (800635c <_vfprintf_r+0x106c>)
 800623c:	6023      	str	r3, [r4, #0]
 800623e:	2d10      	cmp	r5, #16
 8006240:	dc24      	bgt.n	800628c <_vfprintf_r+0xf9c>
 8006242:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006244:	6065      	str	r5, [r4, #4]
 8006246:	441d      	add	r5, r3
 8006248:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800624a:	9521      	str	r5, [sp, #132]	; 0x84
 800624c:	3301      	adds	r3, #1
 800624e:	2b07      	cmp	r3, #7
 8006250:	9320      	str	r3, [sp, #128]	; 0x80
 8006252:	f77f abd9 	ble.w	8005a08 <_vfprintf_r+0x718>
 8006256:	aa1f      	add	r2, sp, #124	; 0x7c
 8006258:	4641      	mov	r1, r8
 800625a:	4658      	mov	r0, fp
 800625c:	f002 f833 	bl	80082c6 <__sprint_r>
 8006260:	2800      	cmp	r0, #0
 8006262:	f43f abd1 	beq.w	8005a08 <_vfprintf_r+0x718>
 8006266:	f8d8 3064 	ldr.w	r3, [r8, #100]	; 0x64
 800626a:	07d9      	lsls	r1, r3, #31
 800626c:	d407      	bmi.n	800627e <_vfprintf_r+0xf8e>
 800626e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006272:	059a      	lsls	r2, r3, #22
 8006274:	d403      	bmi.n	800627e <_vfprintf_r+0xf8e>
 8006276:	f8d8 0058 	ldr.w	r0, [r8, #88]	; 0x58
 800627a:	f001 fa66 	bl	800774a <__retarget_lock_release_recursive>
 800627e:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8006282:	065b      	lsls	r3, r3, #25
 8006284:	f57f a8af 	bpl.w	80053e6 <_vfprintf_r+0xf6>
 8006288:	f7ff b882 	b.w	8005390 <_vfprintf_r+0xa0>
 800628c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800628e:	6066      	str	r6, [r4, #4]
 8006290:	3310      	adds	r3, #16
 8006292:	9321      	str	r3, [sp, #132]	; 0x84
 8006294:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006296:	3301      	adds	r3, #1
 8006298:	2b07      	cmp	r3, #7
 800629a:	9320      	str	r3, [sp, #128]	; 0x80
 800629c:	dc02      	bgt.n	80062a4 <_vfprintf_r+0xfb4>
 800629e:	3408      	adds	r4, #8
 80062a0:	3d10      	subs	r5, #16
 80062a2:	e7ca      	b.n	800623a <_vfprintf_r+0xf4a>
 80062a4:	aa1f      	add	r2, sp, #124	; 0x7c
 80062a6:	4641      	mov	r1, r8
 80062a8:	4658      	mov	r0, fp
 80062aa:	f002 f80c 	bl	80082c6 <__sprint_r>
 80062ae:	2800      	cmp	r0, #0
 80062b0:	d1d9      	bne.n	8006266 <_vfprintf_r+0xf76>
 80062b2:	ac2c      	add	r4, sp, #176	; 0xb0
 80062b4:	e7f4      	b.n	80062a0 <_vfprintf_r+0xfb0>
 80062b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062b8:	b913      	cbnz	r3, 80062c0 <_vfprintf_r+0xfd0>
 80062ba:	2300      	movs	r3, #0
 80062bc:	9320      	str	r3, [sp, #128]	; 0x80
 80062be:	e7d2      	b.n	8006266 <_vfprintf_r+0xf76>
 80062c0:	aa1f      	add	r2, sp, #124	; 0x7c
 80062c2:	4641      	mov	r1, r8
 80062c4:	4658      	mov	r0, fp
 80062c6:	f001 fffe 	bl	80082c6 <__sprint_r>
 80062ca:	2800      	cmp	r0, #0
 80062cc:	d0f5      	beq.n	80062ba <_vfprintf_r+0xfca>
 80062ce:	e7ca      	b.n	8006266 <_vfprintf_r+0xf76>
 80062d0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062d4:	4610      	mov	r0, r2
 80062d6:	4619      	mov	r1, r3
 80062d8:	f7fa fc44 	bl	8000b64 <__aeabi_dcmpun>
 80062dc:	2800      	cmp	r0, #0
 80062de:	f43f aa36 	beq.w	800574e <_vfprintf_r+0x45e>
 80062e2:	4b1f      	ldr	r3, [pc, #124]	; (8006360 <_vfprintf_r+0x1070>)
 80062e4:	4a1f      	ldr	r2, [pc, #124]	; (8006364 <_vfprintf_r+0x1074>)
 80062e6:	f7ff ba26 	b.w	8005736 <_vfprintf_r+0x446>
 80062ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80062ec:	1a1b      	subs	r3, r3, r0
 80062ee:	9303      	str	r3, [sp, #12]
 80062f0:	f7ff baa9 	b.w	8005846 <_vfprintf_r+0x556>
 80062f4:	ea56 0207 	orrs.w	r2, r6, r7
 80062f8:	9508      	str	r5, [sp, #32]
 80062fa:	f43f ac1e 	beq.w	8005b3a <_vfprintf_r+0x84a>
 80062fe:	2b01      	cmp	r3, #1
 8006300:	f43f ac8f 	beq.w	8005c22 <_vfprintf_r+0x932>
 8006304:	2b02      	cmp	r3, #2
 8006306:	f43f acaf 	beq.w	8005c68 <_vfprintf_r+0x978>
 800630a:	ab2c      	add	r3, sp, #176	; 0xb0
 800630c:	08f1      	lsrs	r1, r6, #3
 800630e:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 8006312:	08f8      	lsrs	r0, r7, #3
 8006314:	f006 0207 	and.w	r2, r6, #7
 8006318:	4607      	mov	r7, r0
 800631a:	460e      	mov	r6, r1
 800631c:	3230      	adds	r2, #48	; 0x30
 800631e:	ea56 0107 	orrs.w	r1, r6, r7
 8006322:	f103 39ff 	add.w	r9, r3, #4294967295
 8006326:	f803 2c01 	strb.w	r2, [r3, #-1]
 800632a:	f47f ac78 	bne.w	8005c1e <_vfprintf_r+0x92e>
 800632e:	9908      	ldr	r1, [sp, #32]
 8006330:	07cd      	lsls	r5, r1, #31
 8006332:	d506      	bpl.n	8006342 <_vfprintf_r+0x1052>
 8006334:	2a30      	cmp	r2, #48	; 0x30
 8006336:	d004      	beq.n	8006342 <_vfprintf_r+0x1052>
 8006338:	2230      	movs	r2, #48	; 0x30
 800633a:	f809 2c01 	strb.w	r2, [r9, #-1]
 800633e:	f1a3 0902 	sub.w	r9, r3, #2
 8006342:	4656      	mov	r6, sl
 8006344:	2300      	movs	r3, #0
 8006346:	f10d 0ab0 	add.w	sl, sp, #176	; 0xb0
 800634a:	9d08      	ldr	r5, [sp, #32]
 800634c:	9308      	str	r3, [sp, #32]
 800634e:	ebaa 0a09 	sub.w	sl, sl, r9
 8006352:	f7ff bac6 	b.w	80058e2 <_vfprintf_r+0x5f2>
 8006356:	bf00      	nop
 8006358:	08008f2c 	.word	0x08008f2c
 800635c:	08008f1c 	.word	0x08008f1c
 8006360:	08008ef0 	.word	0x08008ef0
 8006364:	08008ef4 	.word	0x08008ef4

08006368 <__sbprintf>:
 8006368:	b5f0      	push	{r4, r5, r6, r7, lr}
 800636a:	460c      	mov	r4, r1
 800636c:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8006370:	461f      	mov	r7, r3
 8006372:	8989      	ldrh	r1, [r1, #12]
 8006374:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006376:	9319      	str	r3, [sp, #100]	; 0x64
 8006378:	89e3      	ldrh	r3, [r4, #14]
 800637a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800637e:	f021 0102 	bic.w	r1, r1, #2
 8006382:	6a23      	ldr	r3, [r4, #32]
 8006384:	f8ad 100c 	strh.w	r1, [sp, #12]
 8006388:	9308      	str	r3, [sp, #32]
 800638a:	a91a      	add	r1, sp, #104	; 0x68
 800638c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800638e:	930a      	str	r3, [sp, #40]	; 0x28
 8006390:	4615      	mov	r5, r2
 8006392:	2300      	movs	r3, #0
 8006394:	4606      	mov	r6, r0
 8006396:	9100      	str	r1, [sp, #0]
 8006398:	9104      	str	r1, [sp, #16]
 800639a:	a816      	add	r0, sp, #88	; 0x58
 800639c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80063a0:	9102      	str	r1, [sp, #8]
 80063a2:	9105      	str	r1, [sp, #20]
 80063a4:	9306      	str	r3, [sp, #24]
 80063a6:	f001 f9cd 	bl	8007744 <__retarget_lock_init_recursive>
 80063aa:	462a      	mov	r2, r5
 80063ac:	463b      	mov	r3, r7
 80063ae:	4669      	mov	r1, sp
 80063b0:	4630      	mov	r0, r6
 80063b2:	f7fe ff9d 	bl	80052f0 <_vfprintf_r>
 80063b6:	1e05      	subs	r5, r0, #0
 80063b8:	db07      	blt.n	80063ca <__sbprintf+0x62>
 80063ba:	4669      	mov	r1, sp
 80063bc:	4630      	mov	r0, r6
 80063be:	f000 ff6f 	bl	80072a0 <_fflush_r>
 80063c2:	2800      	cmp	r0, #0
 80063c4:	bf18      	it	ne
 80063c6:	f04f 35ff 	movne.w	r5, #4294967295
 80063ca:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80063ce:	9816      	ldr	r0, [sp, #88]	; 0x58
 80063d0:	065b      	lsls	r3, r3, #25
 80063d2:	bf42      	ittt	mi
 80063d4:	89a3      	ldrhmi	r3, [r4, #12]
 80063d6:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80063da:	81a3      	strhmi	r3, [r4, #12]
 80063dc:	f001 f9b3 	bl	8007746 <__retarget_lock_close_recursive>
 80063e0:	4628      	mov	r0, r5
 80063e2:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80063e6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080063e8 <__swsetup_r>:
 80063e8:	4b32      	ldr	r3, [pc, #200]	; (80064b4 <__swsetup_r+0xcc>)
 80063ea:	b570      	push	{r4, r5, r6, lr}
 80063ec:	681d      	ldr	r5, [r3, #0]
 80063ee:	4606      	mov	r6, r0
 80063f0:	460c      	mov	r4, r1
 80063f2:	b125      	cbz	r5, 80063fe <__swsetup_r+0x16>
 80063f4:	69ab      	ldr	r3, [r5, #24]
 80063f6:	b913      	cbnz	r3, 80063fe <__swsetup_r+0x16>
 80063f8:	4628      	mov	r0, r5
 80063fa:	f000 ffe5 	bl	80073c8 <__sinit>
 80063fe:	4b2e      	ldr	r3, [pc, #184]	; (80064b8 <__swsetup_r+0xd0>)
 8006400:	429c      	cmp	r4, r3
 8006402:	d10f      	bne.n	8006424 <__swsetup_r+0x3c>
 8006404:	686c      	ldr	r4, [r5, #4]
 8006406:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800640a:	b29a      	uxth	r2, r3
 800640c:	0715      	lsls	r5, r2, #28
 800640e:	d42c      	bmi.n	800646a <__swsetup_r+0x82>
 8006410:	06d0      	lsls	r0, r2, #27
 8006412:	d411      	bmi.n	8006438 <__swsetup_r+0x50>
 8006414:	2209      	movs	r2, #9
 8006416:	6032      	str	r2, [r6, #0]
 8006418:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800641c:	81a3      	strh	r3, [r4, #12]
 800641e:	f04f 30ff 	mov.w	r0, #4294967295
 8006422:	bd70      	pop	{r4, r5, r6, pc}
 8006424:	4b25      	ldr	r3, [pc, #148]	; (80064bc <__swsetup_r+0xd4>)
 8006426:	429c      	cmp	r4, r3
 8006428:	d101      	bne.n	800642e <__swsetup_r+0x46>
 800642a:	68ac      	ldr	r4, [r5, #8]
 800642c:	e7eb      	b.n	8006406 <__swsetup_r+0x1e>
 800642e:	4b24      	ldr	r3, [pc, #144]	; (80064c0 <__swsetup_r+0xd8>)
 8006430:	429c      	cmp	r4, r3
 8006432:	bf08      	it	eq
 8006434:	68ec      	ldreq	r4, [r5, #12]
 8006436:	e7e6      	b.n	8006406 <__swsetup_r+0x1e>
 8006438:	0751      	lsls	r1, r2, #29
 800643a:	d512      	bpl.n	8006462 <__swsetup_r+0x7a>
 800643c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800643e:	b141      	cbz	r1, 8006452 <__swsetup_r+0x6a>
 8006440:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006444:	4299      	cmp	r1, r3
 8006446:	d002      	beq.n	800644e <__swsetup_r+0x66>
 8006448:	4630      	mov	r0, r6
 800644a:	f001 f893 	bl	8007574 <_free_r>
 800644e:	2300      	movs	r3, #0
 8006450:	6363      	str	r3, [r4, #52]	; 0x34
 8006452:	89a3      	ldrh	r3, [r4, #12]
 8006454:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006458:	81a3      	strh	r3, [r4, #12]
 800645a:	2300      	movs	r3, #0
 800645c:	6063      	str	r3, [r4, #4]
 800645e:	6923      	ldr	r3, [r4, #16]
 8006460:	6023      	str	r3, [r4, #0]
 8006462:	89a3      	ldrh	r3, [r4, #12]
 8006464:	f043 0308 	orr.w	r3, r3, #8
 8006468:	81a3      	strh	r3, [r4, #12]
 800646a:	6923      	ldr	r3, [r4, #16]
 800646c:	b94b      	cbnz	r3, 8006482 <__swsetup_r+0x9a>
 800646e:	89a3      	ldrh	r3, [r4, #12]
 8006470:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006474:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006478:	d003      	beq.n	8006482 <__swsetup_r+0x9a>
 800647a:	4621      	mov	r1, r4
 800647c:	4630      	mov	r0, r6
 800647e:	f001 f991 	bl	80077a4 <__smakebuf_r>
 8006482:	89a2      	ldrh	r2, [r4, #12]
 8006484:	f012 0301 	ands.w	r3, r2, #1
 8006488:	d00c      	beq.n	80064a4 <__swsetup_r+0xbc>
 800648a:	2300      	movs	r3, #0
 800648c:	60a3      	str	r3, [r4, #8]
 800648e:	6963      	ldr	r3, [r4, #20]
 8006490:	425b      	negs	r3, r3
 8006492:	61a3      	str	r3, [r4, #24]
 8006494:	6923      	ldr	r3, [r4, #16]
 8006496:	b953      	cbnz	r3, 80064ae <__swsetup_r+0xc6>
 8006498:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800649c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80064a0:	d1ba      	bne.n	8006418 <__swsetup_r+0x30>
 80064a2:	bd70      	pop	{r4, r5, r6, pc}
 80064a4:	0792      	lsls	r2, r2, #30
 80064a6:	bf58      	it	pl
 80064a8:	6963      	ldrpl	r3, [r4, #20]
 80064aa:	60a3      	str	r3, [r4, #8]
 80064ac:	e7f2      	b.n	8006494 <__swsetup_r+0xac>
 80064ae:	2000      	movs	r0, #0
 80064b0:	e7f7      	b.n	80064a2 <__swsetup_r+0xba>
 80064b2:	bf00      	nop
 80064b4:	2000000c 	.word	0x2000000c
 80064b8:	08008f6c 	.word	0x08008f6c
 80064bc:	08008f8c 	.word	0x08008f8c
 80064c0:	08008f4c 	.word	0x08008f4c

080064c4 <quorem>:
 80064c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064c8:	6903      	ldr	r3, [r0, #16]
 80064ca:	690c      	ldr	r4, [r1, #16]
 80064cc:	429c      	cmp	r4, r3
 80064ce:	4680      	mov	r8, r0
 80064d0:	f300 8082 	bgt.w	80065d8 <quorem+0x114>
 80064d4:	3c01      	subs	r4, #1
 80064d6:	f101 0714 	add.w	r7, r1, #20
 80064da:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80064de:	f100 0614 	add.w	r6, r0, #20
 80064e2:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80064e6:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80064ea:	eb06 030e 	add.w	r3, r6, lr
 80064ee:	3501      	adds	r5, #1
 80064f0:	eb07 090e 	add.w	r9, r7, lr
 80064f4:	9301      	str	r3, [sp, #4]
 80064f6:	fbb0 f5f5 	udiv	r5, r0, r5
 80064fa:	b395      	cbz	r5, 8006562 <quorem+0x9e>
 80064fc:	f04f 0a00 	mov.w	sl, #0
 8006500:	4638      	mov	r0, r7
 8006502:	46b4      	mov	ip, r6
 8006504:	46d3      	mov	fp, sl
 8006506:	f850 2b04 	ldr.w	r2, [r0], #4
 800650a:	b293      	uxth	r3, r2
 800650c:	fb05 a303 	mla	r3, r5, r3, sl
 8006510:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006514:	b29b      	uxth	r3, r3
 8006516:	ebab 0303 	sub.w	r3, fp, r3
 800651a:	0c12      	lsrs	r2, r2, #16
 800651c:	f8bc b000 	ldrh.w	fp, [ip]
 8006520:	fb05 a202 	mla	r2, r5, r2, sl
 8006524:	fa13 f38b 	uxtah	r3, r3, fp
 8006528:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800652c:	fa1f fb82 	uxth.w	fp, r2
 8006530:	f8dc 2000 	ldr.w	r2, [ip]
 8006534:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8006538:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800653c:	b29b      	uxth	r3, r3
 800653e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006542:	4581      	cmp	r9, r0
 8006544:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8006548:	f84c 3b04 	str.w	r3, [ip], #4
 800654c:	d2db      	bcs.n	8006506 <quorem+0x42>
 800654e:	f856 300e 	ldr.w	r3, [r6, lr]
 8006552:	b933      	cbnz	r3, 8006562 <quorem+0x9e>
 8006554:	9b01      	ldr	r3, [sp, #4]
 8006556:	3b04      	subs	r3, #4
 8006558:	429e      	cmp	r6, r3
 800655a:	461a      	mov	r2, r3
 800655c:	d330      	bcc.n	80065c0 <quorem+0xfc>
 800655e:	f8c8 4010 	str.w	r4, [r8, #16]
 8006562:	4640      	mov	r0, r8
 8006564:	f001 fd95 	bl	8008092 <__mcmp>
 8006568:	2800      	cmp	r0, #0
 800656a:	db25      	blt.n	80065b8 <quorem+0xf4>
 800656c:	3501      	adds	r5, #1
 800656e:	4630      	mov	r0, r6
 8006570:	f04f 0e00 	mov.w	lr, #0
 8006574:	f857 2b04 	ldr.w	r2, [r7], #4
 8006578:	f8d0 c000 	ldr.w	ip, [r0]
 800657c:	b293      	uxth	r3, r2
 800657e:	ebae 0303 	sub.w	r3, lr, r3
 8006582:	0c12      	lsrs	r2, r2, #16
 8006584:	fa13 f38c 	uxtah	r3, r3, ip
 8006588:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800658c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006590:	b29b      	uxth	r3, r3
 8006592:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006596:	45b9      	cmp	r9, r7
 8006598:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800659c:	f840 3b04 	str.w	r3, [r0], #4
 80065a0:	d2e8      	bcs.n	8006574 <quorem+0xb0>
 80065a2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80065a6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80065aa:	b92a      	cbnz	r2, 80065b8 <quorem+0xf4>
 80065ac:	3b04      	subs	r3, #4
 80065ae:	429e      	cmp	r6, r3
 80065b0:	461a      	mov	r2, r3
 80065b2:	d30b      	bcc.n	80065cc <quorem+0x108>
 80065b4:	f8c8 4010 	str.w	r4, [r8, #16]
 80065b8:	4628      	mov	r0, r5
 80065ba:	b003      	add	sp, #12
 80065bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065c0:	6812      	ldr	r2, [r2, #0]
 80065c2:	3b04      	subs	r3, #4
 80065c4:	2a00      	cmp	r2, #0
 80065c6:	d1ca      	bne.n	800655e <quorem+0x9a>
 80065c8:	3c01      	subs	r4, #1
 80065ca:	e7c5      	b.n	8006558 <quorem+0x94>
 80065cc:	6812      	ldr	r2, [r2, #0]
 80065ce:	3b04      	subs	r3, #4
 80065d0:	2a00      	cmp	r2, #0
 80065d2:	d1ef      	bne.n	80065b4 <quorem+0xf0>
 80065d4:	3c01      	subs	r4, #1
 80065d6:	e7ea      	b.n	80065ae <quorem+0xea>
 80065d8:	2000      	movs	r0, #0
 80065da:	e7ee      	b.n	80065ba <quorem+0xf6>
 80065dc:	0000      	movs	r0, r0
	...

080065e0 <_dtoa_r>:
 80065e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065e4:	ec57 6b10 	vmov	r6, r7, d0
 80065e8:	b097      	sub	sp, #92	; 0x5c
 80065ea:	e9cd 6700 	strd	r6, r7, [sp]
 80065ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80065f0:	9107      	str	r1, [sp, #28]
 80065f2:	4604      	mov	r4, r0
 80065f4:	920a      	str	r2, [sp, #40]	; 0x28
 80065f6:	930f      	str	r3, [sp, #60]	; 0x3c
 80065f8:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80065fa:	b93e      	cbnz	r6, 800660c <_dtoa_r+0x2c>
 80065fc:	2010      	movs	r0, #16
 80065fe:	f001 f911 	bl	8007824 <malloc>
 8006602:	6260      	str	r0, [r4, #36]	; 0x24
 8006604:	6046      	str	r6, [r0, #4]
 8006606:	6086      	str	r6, [r0, #8]
 8006608:	6006      	str	r6, [r0, #0]
 800660a:	60c6      	str	r6, [r0, #12]
 800660c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800660e:	6819      	ldr	r1, [r3, #0]
 8006610:	b151      	cbz	r1, 8006628 <_dtoa_r+0x48>
 8006612:	685a      	ldr	r2, [r3, #4]
 8006614:	604a      	str	r2, [r1, #4]
 8006616:	2301      	movs	r3, #1
 8006618:	4093      	lsls	r3, r2
 800661a:	608b      	str	r3, [r1, #8]
 800661c:	4620      	mov	r0, r4
 800661e:	f001 fb63 	bl	8007ce8 <_Bfree>
 8006622:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006624:	2200      	movs	r2, #0
 8006626:	601a      	str	r2, [r3, #0]
 8006628:	9b01      	ldr	r3, [sp, #4]
 800662a:	2b00      	cmp	r3, #0
 800662c:	bfbf      	itttt	lt
 800662e:	2301      	movlt	r3, #1
 8006630:	602b      	strlt	r3, [r5, #0]
 8006632:	9b01      	ldrlt	r3, [sp, #4]
 8006634:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006638:	bfb2      	itee	lt
 800663a:	9301      	strlt	r3, [sp, #4]
 800663c:	2300      	movge	r3, #0
 800663e:	602b      	strge	r3, [r5, #0]
 8006640:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8006644:	4ba8      	ldr	r3, [pc, #672]	; (80068e8 <_dtoa_r+0x308>)
 8006646:	ea33 0308 	bics.w	r3, r3, r8
 800664a:	d11b      	bne.n	8006684 <_dtoa_r+0xa4>
 800664c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800664e:	f242 730f 	movw	r3, #9999	; 0x270f
 8006652:	6013      	str	r3, [r2, #0]
 8006654:	9b00      	ldr	r3, [sp, #0]
 8006656:	b923      	cbnz	r3, 8006662 <_dtoa_r+0x82>
 8006658:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800665c:	2800      	cmp	r0, #0
 800665e:	f000 8578 	beq.w	8007152 <_dtoa_r+0xb72>
 8006662:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006664:	b953      	cbnz	r3, 800667c <_dtoa_r+0x9c>
 8006666:	4ba1      	ldr	r3, [pc, #644]	; (80068ec <_dtoa_r+0x30c>)
 8006668:	e021      	b.n	80066ae <_dtoa_r+0xce>
 800666a:	4ba1      	ldr	r3, [pc, #644]	; (80068f0 <_dtoa_r+0x310>)
 800666c:	9302      	str	r3, [sp, #8]
 800666e:	3308      	adds	r3, #8
 8006670:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006672:	6013      	str	r3, [r2, #0]
 8006674:	9802      	ldr	r0, [sp, #8]
 8006676:	b017      	add	sp, #92	; 0x5c
 8006678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800667c:	4b9b      	ldr	r3, [pc, #620]	; (80068ec <_dtoa_r+0x30c>)
 800667e:	9302      	str	r3, [sp, #8]
 8006680:	3303      	adds	r3, #3
 8006682:	e7f5      	b.n	8006670 <_dtoa_r+0x90>
 8006684:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006688:	2200      	movs	r2, #0
 800668a:	2300      	movs	r3, #0
 800668c:	4630      	mov	r0, r6
 800668e:	4639      	mov	r1, r7
 8006690:	f7fa fa36 	bl	8000b00 <__aeabi_dcmpeq>
 8006694:	4681      	mov	r9, r0
 8006696:	b160      	cbz	r0, 80066b2 <_dtoa_r+0xd2>
 8006698:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800669a:	2301      	movs	r3, #1
 800669c:	6013      	str	r3, [r2, #0]
 800669e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	f000 8553 	beq.w	800714c <_dtoa_r+0xb6c>
 80066a6:	4b93      	ldr	r3, [pc, #588]	; (80068f4 <_dtoa_r+0x314>)
 80066a8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80066aa:	6013      	str	r3, [r2, #0]
 80066ac:	3b01      	subs	r3, #1
 80066ae:	9302      	str	r3, [sp, #8]
 80066b0:	e7e0      	b.n	8006674 <_dtoa_r+0x94>
 80066b2:	aa14      	add	r2, sp, #80	; 0x50
 80066b4:	a915      	add	r1, sp, #84	; 0x54
 80066b6:	ec47 6b10 	vmov	d0, r6, r7
 80066ba:	4620      	mov	r0, r4
 80066bc:	f001 fd61 	bl	8008182 <__d2b>
 80066c0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80066c4:	4682      	mov	sl, r0
 80066c6:	2d00      	cmp	r5, #0
 80066c8:	d07e      	beq.n	80067c8 <_dtoa_r+0x1e8>
 80066ca:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80066ce:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80066d2:	4630      	mov	r0, r6
 80066d4:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80066d8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80066dc:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 80066e0:	2200      	movs	r2, #0
 80066e2:	4b85      	ldr	r3, [pc, #532]	; (80068f8 <_dtoa_r+0x318>)
 80066e4:	f7f9 fdf0 	bl	80002c8 <__aeabi_dsub>
 80066e8:	a379      	add	r3, pc, #484	; (adr r3, 80068d0 <_dtoa_r+0x2f0>)
 80066ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ee:	f7f9 ff9f 	bl	8000630 <__aeabi_dmul>
 80066f2:	a379      	add	r3, pc, #484	; (adr r3, 80068d8 <_dtoa_r+0x2f8>)
 80066f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066f8:	f7f9 fde8 	bl	80002cc <__adddf3>
 80066fc:	4606      	mov	r6, r0
 80066fe:	4628      	mov	r0, r5
 8006700:	460f      	mov	r7, r1
 8006702:	f7f9 ff2f 	bl	8000564 <__aeabi_i2d>
 8006706:	a376      	add	r3, pc, #472	; (adr r3, 80068e0 <_dtoa_r+0x300>)
 8006708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670c:	f7f9 ff90 	bl	8000630 <__aeabi_dmul>
 8006710:	4602      	mov	r2, r0
 8006712:	460b      	mov	r3, r1
 8006714:	4630      	mov	r0, r6
 8006716:	4639      	mov	r1, r7
 8006718:	f7f9 fdd8 	bl	80002cc <__adddf3>
 800671c:	4606      	mov	r6, r0
 800671e:	460f      	mov	r7, r1
 8006720:	f7fa fa36 	bl	8000b90 <__aeabi_d2iz>
 8006724:	2200      	movs	r2, #0
 8006726:	4683      	mov	fp, r0
 8006728:	2300      	movs	r3, #0
 800672a:	4630      	mov	r0, r6
 800672c:	4639      	mov	r1, r7
 800672e:	f7fa f9f1 	bl	8000b14 <__aeabi_dcmplt>
 8006732:	b158      	cbz	r0, 800674c <_dtoa_r+0x16c>
 8006734:	4658      	mov	r0, fp
 8006736:	f7f9 ff15 	bl	8000564 <__aeabi_i2d>
 800673a:	4602      	mov	r2, r0
 800673c:	460b      	mov	r3, r1
 800673e:	4630      	mov	r0, r6
 8006740:	4639      	mov	r1, r7
 8006742:	f7fa f9dd 	bl	8000b00 <__aeabi_dcmpeq>
 8006746:	b908      	cbnz	r0, 800674c <_dtoa_r+0x16c>
 8006748:	f10b 3bff 	add.w	fp, fp, #4294967295
 800674c:	f1bb 0f16 	cmp.w	fp, #22
 8006750:	d859      	bhi.n	8006806 <_dtoa_r+0x226>
 8006752:	496a      	ldr	r1, [pc, #424]	; (80068fc <_dtoa_r+0x31c>)
 8006754:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8006758:	e9dd 2300 	ldrd	r2, r3, [sp]
 800675c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006760:	f7fa f9f6 	bl	8000b50 <__aeabi_dcmpgt>
 8006764:	2800      	cmp	r0, #0
 8006766:	d050      	beq.n	800680a <_dtoa_r+0x22a>
 8006768:	f10b 3bff 	add.w	fp, fp, #4294967295
 800676c:	2300      	movs	r3, #0
 800676e:	930e      	str	r3, [sp, #56]	; 0x38
 8006770:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006772:	1b5d      	subs	r5, r3, r5
 8006774:	1e6b      	subs	r3, r5, #1
 8006776:	9306      	str	r3, [sp, #24]
 8006778:	bf45      	ittet	mi
 800677a:	f1c5 0301 	rsbmi	r3, r5, #1
 800677e:	9305      	strmi	r3, [sp, #20]
 8006780:	2300      	movpl	r3, #0
 8006782:	2300      	movmi	r3, #0
 8006784:	bf4c      	ite	mi
 8006786:	9306      	strmi	r3, [sp, #24]
 8006788:	9305      	strpl	r3, [sp, #20]
 800678a:	f1bb 0f00 	cmp.w	fp, #0
 800678e:	db3e      	blt.n	800680e <_dtoa_r+0x22e>
 8006790:	9b06      	ldr	r3, [sp, #24]
 8006792:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006796:	445b      	add	r3, fp
 8006798:	9306      	str	r3, [sp, #24]
 800679a:	2300      	movs	r3, #0
 800679c:	9308      	str	r3, [sp, #32]
 800679e:	9b07      	ldr	r3, [sp, #28]
 80067a0:	2b09      	cmp	r3, #9
 80067a2:	f200 80af 	bhi.w	8006904 <_dtoa_r+0x324>
 80067a6:	2b05      	cmp	r3, #5
 80067a8:	bfc4      	itt	gt
 80067aa:	3b04      	subgt	r3, #4
 80067ac:	9307      	strgt	r3, [sp, #28]
 80067ae:	9b07      	ldr	r3, [sp, #28]
 80067b0:	f1a3 0302 	sub.w	r3, r3, #2
 80067b4:	bfcc      	ite	gt
 80067b6:	2600      	movgt	r6, #0
 80067b8:	2601      	movle	r6, #1
 80067ba:	2b03      	cmp	r3, #3
 80067bc:	f200 80ae 	bhi.w	800691c <_dtoa_r+0x33c>
 80067c0:	e8df f003 	tbb	[pc, r3]
 80067c4:	772f8482 	.word	0x772f8482
 80067c8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80067ca:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80067cc:	441d      	add	r5, r3
 80067ce:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80067d2:	2b20      	cmp	r3, #32
 80067d4:	dd11      	ble.n	80067fa <_dtoa_r+0x21a>
 80067d6:	9a00      	ldr	r2, [sp, #0]
 80067d8:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80067dc:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80067e0:	fa22 f000 	lsr.w	r0, r2, r0
 80067e4:	fa08 f303 	lsl.w	r3, r8, r3
 80067e8:	4318      	orrs	r0, r3
 80067ea:	f7f9 feab 	bl	8000544 <__aeabi_ui2d>
 80067ee:	2301      	movs	r3, #1
 80067f0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80067f4:	3d01      	subs	r5, #1
 80067f6:	9312      	str	r3, [sp, #72]	; 0x48
 80067f8:	e772      	b.n	80066e0 <_dtoa_r+0x100>
 80067fa:	f1c3 0020 	rsb	r0, r3, #32
 80067fe:	9b00      	ldr	r3, [sp, #0]
 8006800:	fa03 f000 	lsl.w	r0, r3, r0
 8006804:	e7f1      	b.n	80067ea <_dtoa_r+0x20a>
 8006806:	2301      	movs	r3, #1
 8006808:	e7b1      	b.n	800676e <_dtoa_r+0x18e>
 800680a:	900e      	str	r0, [sp, #56]	; 0x38
 800680c:	e7b0      	b.n	8006770 <_dtoa_r+0x190>
 800680e:	9b05      	ldr	r3, [sp, #20]
 8006810:	eba3 030b 	sub.w	r3, r3, fp
 8006814:	9305      	str	r3, [sp, #20]
 8006816:	f1cb 0300 	rsb	r3, fp, #0
 800681a:	9308      	str	r3, [sp, #32]
 800681c:	2300      	movs	r3, #0
 800681e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006820:	e7bd      	b.n	800679e <_dtoa_r+0x1be>
 8006822:	2301      	movs	r3, #1
 8006824:	9309      	str	r3, [sp, #36]	; 0x24
 8006826:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006828:	2b00      	cmp	r3, #0
 800682a:	dd7a      	ble.n	8006922 <_dtoa_r+0x342>
 800682c:	9304      	str	r3, [sp, #16]
 800682e:	9303      	str	r3, [sp, #12]
 8006830:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8006832:	2200      	movs	r2, #0
 8006834:	606a      	str	r2, [r5, #4]
 8006836:	2104      	movs	r1, #4
 8006838:	f101 0214 	add.w	r2, r1, #20
 800683c:	429a      	cmp	r2, r3
 800683e:	d975      	bls.n	800692c <_dtoa_r+0x34c>
 8006840:	6869      	ldr	r1, [r5, #4]
 8006842:	4620      	mov	r0, r4
 8006844:	f001 fa1c 	bl	8007c80 <_Balloc>
 8006848:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800684a:	6028      	str	r0, [r5, #0]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	9302      	str	r3, [sp, #8]
 8006850:	9b03      	ldr	r3, [sp, #12]
 8006852:	2b0e      	cmp	r3, #14
 8006854:	f200 80e5 	bhi.w	8006a22 <_dtoa_r+0x442>
 8006858:	2e00      	cmp	r6, #0
 800685a:	f000 80e2 	beq.w	8006a22 <_dtoa_r+0x442>
 800685e:	ed9d 7b00 	vldr	d7, [sp]
 8006862:	f1bb 0f00 	cmp.w	fp, #0
 8006866:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800686a:	dd74      	ble.n	8006956 <_dtoa_r+0x376>
 800686c:	4a23      	ldr	r2, [pc, #140]	; (80068fc <_dtoa_r+0x31c>)
 800686e:	f00b 030f 	and.w	r3, fp, #15
 8006872:	ea4f 162b 	mov.w	r6, fp, asr #4
 8006876:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800687a:	06f0      	lsls	r0, r6, #27
 800687c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006880:	d559      	bpl.n	8006936 <_dtoa_r+0x356>
 8006882:	4b1f      	ldr	r3, [pc, #124]	; (8006900 <_dtoa_r+0x320>)
 8006884:	ec51 0b17 	vmov	r0, r1, d7
 8006888:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800688c:	f7f9 fffa 	bl	8000884 <__aeabi_ddiv>
 8006890:	e9cd 0100 	strd	r0, r1, [sp]
 8006894:	f006 060f 	and.w	r6, r6, #15
 8006898:	2503      	movs	r5, #3
 800689a:	4f19      	ldr	r7, [pc, #100]	; (8006900 <_dtoa_r+0x320>)
 800689c:	2e00      	cmp	r6, #0
 800689e:	d14c      	bne.n	800693a <_dtoa_r+0x35a>
 80068a0:	4642      	mov	r2, r8
 80068a2:	464b      	mov	r3, r9
 80068a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80068a8:	f7f9 ffec 	bl	8000884 <__aeabi_ddiv>
 80068ac:	e9cd 0100 	strd	r0, r1, [sp]
 80068b0:	e06a      	b.n	8006988 <_dtoa_r+0x3a8>
 80068b2:	2301      	movs	r3, #1
 80068b4:	9309      	str	r3, [sp, #36]	; 0x24
 80068b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80068b8:	445b      	add	r3, fp
 80068ba:	9304      	str	r3, [sp, #16]
 80068bc:	3301      	adds	r3, #1
 80068be:	2b01      	cmp	r3, #1
 80068c0:	9303      	str	r3, [sp, #12]
 80068c2:	bfb8      	it	lt
 80068c4:	2301      	movlt	r3, #1
 80068c6:	e7b3      	b.n	8006830 <_dtoa_r+0x250>
 80068c8:	2300      	movs	r3, #0
 80068ca:	e7ab      	b.n	8006824 <_dtoa_r+0x244>
 80068cc:	2300      	movs	r3, #0
 80068ce:	e7f1      	b.n	80068b4 <_dtoa_r+0x2d4>
 80068d0:	636f4361 	.word	0x636f4361
 80068d4:	3fd287a7 	.word	0x3fd287a7
 80068d8:	8b60c8b3 	.word	0x8b60c8b3
 80068dc:	3fc68a28 	.word	0x3fc68a28
 80068e0:	509f79fb 	.word	0x509f79fb
 80068e4:	3fd34413 	.word	0x3fd34413
 80068e8:	7ff00000 	.word	0x7ff00000
 80068ec:	08008f45 	.word	0x08008f45
 80068f0:	08008f3c 	.word	0x08008f3c
 80068f4:	08008f1b 	.word	0x08008f1b
 80068f8:	3ff80000 	.word	0x3ff80000
 80068fc:	08008fd8 	.word	0x08008fd8
 8006900:	08008fb0 	.word	0x08008fb0
 8006904:	2601      	movs	r6, #1
 8006906:	2300      	movs	r3, #0
 8006908:	9307      	str	r3, [sp, #28]
 800690a:	9609      	str	r6, [sp, #36]	; 0x24
 800690c:	f04f 33ff 	mov.w	r3, #4294967295
 8006910:	9304      	str	r3, [sp, #16]
 8006912:	9303      	str	r3, [sp, #12]
 8006914:	2200      	movs	r2, #0
 8006916:	2312      	movs	r3, #18
 8006918:	920a      	str	r2, [sp, #40]	; 0x28
 800691a:	e789      	b.n	8006830 <_dtoa_r+0x250>
 800691c:	2301      	movs	r3, #1
 800691e:	9309      	str	r3, [sp, #36]	; 0x24
 8006920:	e7f4      	b.n	800690c <_dtoa_r+0x32c>
 8006922:	2301      	movs	r3, #1
 8006924:	9304      	str	r3, [sp, #16]
 8006926:	9303      	str	r3, [sp, #12]
 8006928:	461a      	mov	r2, r3
 800692a:	e7f5      	b.n	8006918 <_dtoa_r+0x338>
 800692c:	686a      	ldr	r2, [r5, #4]
 800692e:	3201      	adds	r2, #1
 8006930:	606a      	str	r2, [r5, #4]
 8006932:	0049      	lsls	r1, r1, #1
 8006934:	e780      	b.n	8006838 <_dtoa_r+0x258>
 8006936:	2502      	movs	r5, #2
 8006938:	e7af      	b.n	800689a <_dtoa_r+0x2ba>
 800693a:	07f1      	lsls	r1, r6, #31
 800693c:	d508      	bpl.n	8006950 <_dtoa_r+0x370>
 800693e:	4640      	mov	r0, r8
 8006940:	4649      	mov	r1, r9
 8006942:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006946:	f7f9 fe73 	bl	8000630 <__aeabi_dmul>
 800694a:	3501      	adds	r5, #1
 800694c:	4680      	mov	r8, r0
 800694e:	4689      	mov	r9, r1
 8006950:	1076      	asrs	r6, r6, #1
 8006952:	3708      	adds	r7, #8
 8006954:	e7a2      	b.n	800689c <_dtoa_r+0x2bc>
 8006956:	f000 809d 	beq.w	8006a94 <_dtoa_r+0x4b4>
 800695a:	f1cb 0600 	rsb	r6, fp, #0
 800695e:	4b9f      	ldr	r3, [pc, #636]	; (8006bdc <_dtoa_r+0x5fc>)
 8006960:	4f9f      	ldr	r7, [pc, #636]	; (8006be0 <_dtoa_r+0x600>)
 8006962:	f006 020f 	and.w	r2, r6, #15
 8006966:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800696a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800696e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006972:	f7f9 fe5d 	bl	8000630 <__aeabi_dmul>
 8006976:	e9cd 0100 	strd	r0, r1, [sp]
 800697a:	1136      	asrs	r6, r6, #4
 800697c:	2300      	movs	r3, #0
 800697e:	2502      	movs	r5, #2
 8006980:	2e00      	cmp	r6, #0
 8006982:	d17c      	bne.n	8006a7e <_dtoa_r+0x49e>
 8006984:	2b00      	cmp	r3, #0
 8006986:	d191      	bne.n	80068ac <_dtoa_r+0x2cc>
 8006988:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800698a:	2b00      	cmp	r3, #0
 800698c:	f000 8084 	beq.w	8006a98 <_dtoa_r+0x4b8>
 8006990:	e9dd 8900 	ldrd	r8, r9, [sp]
 8006994:	2200      	movs	r2, #0
 8006996:	4b93      	ldr	r3, [pc, #588]	; (8006be4 <_dtoa_r+0x604>)
 8006998:	4640      	mov	r0, r8
 800699a:	4649      	mov	r1, r9
 800699c:	f7fa f8ba 	bl	8000b14 <__aeabi_dcmplt>
 80069a0:	2800      	cmp	r0, #0
 80069a2:	d079      	beq.n	8006a98 <_dtoa_r+0x4b8>
 80069a4:	9b03      	ldr	r3, [sp, #12]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d076      	beq.n	8006a98 <_dtoa_r+0x4b8>
 80069aa:	9b04      	ldr	r3, [sp, #16]
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	dd34      	ble.n	8006a1a <_dtoa_r+0x43a>
 80069b0:	2200      	movs	r2, #0
 80069b2:	4b8d      	ldr	r3, [pc, #564]	; (8006be8 <_dtoa_r+0x608>)
 80069b4:	4640      	mov	r0, r8
 80069b6:	4649      	mov	r1, r9
 80069b8:	f7f9 fe3a 	bl	8000630 <__aeabi_dmul>
 80069bc:	e9cd 0100 	strd	r0, r1, [sp]
 80069c0:	9e04      	ldr	r6, [sp, #16]
 80069c2:	f10b 37ff 	add.w	r7, fp, #4294967295
 80069c6:	3501      	adds	r5, #1
 80069c8:	4628      	mov	r0, r5
 80069ca:	f7f9 fdcb 	bl	8000564 <__aeabi_i2d>
 80069ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069d2:	f7f9 fe2d 	bl	8000630 <__aeabi_dmul>
 80069d6:	2200      	movs	r2, #0
 80069d8:	4b84      	ldr	r3, [pc, #528]	; (8006bec <_dtoa_r+0x60c>)
 80069da:	f7f9 fc77 	bl	80002cc <__adddf3>
 80069de:	4680      	mov	r8, r0
 80069e0:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80069e4:	2e00      	cmp	r6, #0
 80069e6:	d15a      	bne.n	8006a9e <_dtoa_r+0x4be>
 80069e8:	2200      	movs	r2, #0
 80069ea:	4b81      	ldr	r3, [pc, #516]	; (8006bf0 <_dtoa_r+0x610>)
 80069ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80069f0:	f7f9 fc6a 	bl	80002c8 <__aeabi_dsub>
 80069f4:	4642      	mov	r2, r8
 80069f6:	464b      	mov	r3, r9
 80069f8:	e9cd 0100 	strd	r0, r1, [sp]
 80069fc:	f7fa f8a8 	bl	8000b50 <__aeabi_dcmpgt>
 8006a00:	2800      	cmp	r0, #0
 8006a02:	f040 829b 	bne.w	8006f3c <_dtoa_r+0x95c>
 8006a06:	4642      	mov	r2, r8
 8006a08:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006a0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a10:	f7fa f880 	bl	8000b14 <__aeabi_dcmplt>
 8006a14:	2800      	cmp	r0, #0
 8006a16:	f040 828f 	bne.w	8006f38 <_dtoa_r+0x958>
 8006a1a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006a1e:	e9cd 2300 	strd	r2, r3, [sp]
 8006a22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	f2c0 8150 	blt.w	8006cca <_dtoa_r+0x6ea>
 8006a2a:	f1bb 0f0e 	cmp.w	fp, #14
 8006a2e:	f300 814c 	bgt.w	8006cca <_dtoa_r+0x6ea>
 8006a32:	4b6a      	ldr	r3, [pc, #424]	; (8006bdc <_dtoa_r+0x5fc>)
 8006a34:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006a38:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	f280 80da 	bge.w	8006bf8 <_dtoa_r+0x618>
 8006a44:	9b03      	ldr	r3, [sp, #12]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	f300 80d6 	bgt.w	8006bf8 <_dtoa_r+0x618>
 8006a4c:	f040 8273 	bne.w	8006f36 <_dtoa_r+0x956>
 8006a50:	2200      	movs	r2, #0
 8006a52:	4b67      	ldr	r3, [pc, #412]	; (8006bf0 <_dtoa_r+0x610>)
 8006a54:	4640      	mov	r0, r8
 8006a56:	4649      	mov	r1, r9
 8006a58:	f7f9 fdea 	bl	8000630 <__aeabi_dmul>
 8006a5c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006a60:	f7fa f86c 	bl	8000b3c <__aeabi_dcmpge>
 8006a64:	9e03      	ldr	r6, [sp, #12]
 8006a66:	4637      	mov	r7, r6
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	f040 824a 	bne.w	8006f02 <_dtoa_r+0x922>
 8006a6e:	9b02      	ldr	r3, [sp, #8]
 8006a70:	9a02      	ldr	r2, [sp, #8]
 8006a72:	1c5d      	adds	r5, r3, #1
 8006a74:	2331      	movs	r3, #49	; 0x31
 8006a76:	7013      	strb	r3, [r2, #0]
 8006a78:	f10b 0b01 	add.w	fp, fp, #1
 8006a7c:	e245      	b.n	8006f0a <_dtoa_r+0x92a>
 8006a7e:	07f2      	lsls	r2, r6, #31
 8006a80:	d505      	bpl.n	8006a8e <_dtoa_r+0x4ae>
 8006a82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a86:	f7f9 fdd3 	bl	8000630 <__aeabi_dmul>
 8006a8a:	3501      	adds	r5, #1
 8006a8c:	2301      	movs	r3, #1
 8006a8e:	1076      	asrs	r6, r6, #1
 8006a90:	3708      	adds	r7, #8
 8006a92:	e775      	b.n	8006980 <_dtoa_r+0x3a0>
 8006a94:	2502      	movs	r5, #2
 8006a96:	e777      	b.n	8006988 <_dtoa_r+0x3a8>
 8006a98:	465f      	mov	r7, fp
 8006a9a:	9e03      	ldr	r6, [sp, #12]
 8006a9c:	e794      	b.n	80069c8 <_dtoa_r+0x3e8>
 8006a9e:	9a02      	ldr	r2, [sp, #8]
 8006aa0:	4b4e      	ldr	r3, [pc, #312]	; (8006bdc <_dtoa_r+0x5fc>)
 8006aa2:	4432      	add	r2, r6
 8006aa4:	9213      	str	r2, [sp, #76]	; 0x4c
 8006aa6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006aa8:	1e71      	subs	r1, r6, #1
 8006aaa:	2a00      	cmp	r2, #0
 8006aac:	d048      	beq.n	8006b40 <_dtoa_r+0x560>
 8006aae:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8006ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab6:	2000      	movs	r0, #0
 8006ab8:	494e      	ldr	r1, [pc, #312]	; (8006bf4 <_dtoa_r+0x614>)
 8006aba:	f7f9 fee3 	bl	8000884 <__aeabi_ddiv>
 8006abe:	4642      	mov	r2, r8
 8006ac0:	464b      	mov	r3, r9
 8006ac2:	f7f9 fc01 	bl	80002c8 <__aeabi_dsub>
 8006ac6:	9d02      	ldr	r5, [sp, #8]
 8006ac8:	4680      	mov	r8, r0
 8006aca:	4689      	mov	r9, r1
 8006acc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ad0:	f7fa f85e 	bl	8000b90 <__aeabi_d2iz>
 8006ad4:	4606      	mov	r6, r0
 8006ad6:	f7f9 fd45 	bl	8000564 <__aeabi_i2d>
 8006ada:	4602      	mov	r2, r0
 8006adc:	460b      	mov	r3, r1
 8006ade:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006ae2:	f7f9 fbf1 	bl	80002c8 <__aeabi_dsub>
 8006ae6:	3630      	adds	r6, #48	; 0x30
 8006ae8:	f805 6b01 	strb.w	r6, [r5], #1
 8006aec:	4642      	mov	r2, r8
 8006aee:	464b      	mov	r3, r9
 8006af0:	e9cd 0100 	strd	r0, r1, [sp]
 8006af4:	f7fa f80e 	bl	8000b14 <__aeabi_dcmplt>
 8006af8:	2800      	cmp	r0, #0
 8006afa:	d165      	bne.n	8006bc8 <_dtoa_r+0x5e8>
 8006afc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006b00:	2000      	movs	r0, #0
 8006b02:	4938      	ldr	r1, [pc, #224]	; (8006be4 <_dtoa_r+0x604>)
 8006b04:	f7f9 fbe0 	bl	80002c8 <__aeabi_dsub>
 8006b08:	4642      	mov	r2, r8
 8006b0a:	464b      	mov	r3, r9
 8006b0c:	f7fa f802 	bl	8000b14 <__aeabi_dcmplt>
 8006b10:	2800      	cmp	r0, #0
 8006b12:	f040 80ba 	bne.w	8006c8a <_dtoa_r+0x6aa>
 8006b16:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006b18:	429d      	cmp	r5, r3
 8006b1a:	f43f af7e 	beq.w	8006a1a <_dtoa_r+0x43a>
 8006b1e:	2200      	movs	r2, #0
 8006b20:	4b31      	ldr	r3, [pc, #196]	; (8006be8 <_dtoa_r+0x608>)
 8006b22:	4640      	mov	r0, r8
 8006b24:	4649      	mov	r1, r9
 8006b26:	f7f9 fd83 	bl	8000630 <__aeabi_dmul>
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	4680      	mov	r8, r0
 8006b2e:	4689      	mov	r9, r1
 8006b30:	4b2d      	ldr	r3, [pc, #180]	; (8006be8 <_dtoa_r+0x608>)
 8006b32:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b36:	f7f9 fd7b 	bl	8000630 <__aeabi_dmul>
 8006b3a:	e9cd 0100 	strd	r0, r1, [sp]
 8006b3e:	e7c5      	b.n	8006acc <_dtoa_r+0x4ec>
 8006b40:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8006b44:	4642      	mov	r2, r8
 8006b46:	464b      	mov	r3, r9
 8006b48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006b4c:	f7f9 fd70 	bl	8000630 <__aeabi_dmul>
 8006b50:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006b54:	9d02      	ldr	r5, [sp, #8]
 8006b56:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b5a:	f7fa f819 	bl	8000b90 <__aeabi_d2iz>
 8006b5e:	4606      	mov	r6, r0
 8006b60:	f7f9 fd00 	bl	8000564 <__aeabi_i2d>
 8006b64:	3630      	adds	r6, #48	; 0x30
 8006b66:	4602      	mov	r2, r0
 8006b68:	460b      	mov	r3, r1
 8006b6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006b6e:	f7f9 fbab 	bl	80002c8 <__aeabi_dsub>
 8006b72:	f805 6b01 	strb.w	r6, [r5], #1
 8006b76:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006b78:	42ab      	cmp	r3, r5
 8006b7a:	4680      	mov	r8, r0
 8006b7c:	4689      	mov	r9, r1
 8006b7e:	f04f 0200 	mov.w	r2, #0
 8006b82:	d125      	bne.n	8006bd0 <_dtoa_r+0x5f0>
 8006b84:	4b1b      	ldr	r3, [pc, #108]	; (8006bf4 <_dtoa_r+0x614>)
 8006b86:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006b8a:	f7f9 fb9f 	bl	80002cc <__adddf3>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	460b      	mov	r3, r1
 8006b92:	4640      	mov	r0, r8
 8006b94:	4649      	mov	r1, r9
 8006b96:	f7f9 ffdb 	bl	8000b50 <__aeabi_dcmpgt>
 8006b9a:	2800      	cmp	r0, #0
 8006b9c:	d175      	bne.n	8006c8a <_dtoa_r+0x6aa>
 8006b9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006ba2:	2000      	movs	r0, #0
 8006ba4:	4913      	ldr	r1, [pc, #76]	; (8006bf4 <_dtoa_r+0x614>)
 8006ba6:	f7f9 fb8f 	bl	80002c8 <__aeabi_dsub>
 8006baa:	4602      	mov	r2, r0
 8006bac:	460b      	mov	r3, r1
 8006bae:	4640      	mov	r0, r8
 8006bb0:	4649      	mov	r1, r9
 8006bb2:	f7f9 ffaf 	bl	8000b14 <__aeabi_dcmplt>
 8006bb6:	2800      	cmp	r0, #0
 8006bb8:	f43f af2f 	beq.w	8006a1a <_dtoa_r+0x43a>
 8006bbc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006bc0:	2b30      	cmp	r3, #48	; 0x30
 8006bc2:	f105 32ff 	add.w	r2, r5, #4294967295
 8006bc6:	d001      	beq.n	8006bcc <_dtoa_r+0x5ec>
 8006bc8:	46bb      	mov	fp, r7
 8006bca:	e04d      	b.n	8006c68 <_dtoa_r+0x688>
 8006bcc:	4615      	mov	r5, r2
 8006bce:	e7f5      	b.n	8006bbc <_dtoa_r+0x5dc>
 8006bd0:	4b05      	ldr	r3, [pc, #20]	; (8006be8 <_dtoa_r+0x608>)
 8006bd2:	f7f9 fd2d 	bl	8000630 <__aeabi_dmul>
 8006bd6:	e9cd 0100 	strd	r0, r1, [sp]
 8006bda:	e7bc      	b.n	8006b56 <_dtoa_r+0x576>
 8006bdc:	08008fd8 	.word	0x08008fd8
 8006be0:	08008fb0 	.word	0x08008fb0
 8006be4:	3ff00000 	.word	0x3ff00000
 8006be8:	40240000 	.word	0x40240000
 8006bec:	401c0000 	.word	0x401c0000
 8006bf0:	40140000 	.word	0x40140000
 8006bf4:	3fe00000 	.word	0x3fe00000
 8006bf8:	e9dd 6700 	ldrd	r6, r7, [sp]
 8006bfc:	9d02      	ldr	r5, [sp, #8]
 8006bfe:	4642      	mov	r2, r8
 8006c00:	464b      	mov	r3, r9
 8006c02:	4630      	mov	r0, r6
 8006c04:	4639      	mov	r1, r7
 8006c06:	f7f9 fe3d 	bl	8000884 <__aeabi_ddiv>
 8006c0a:	f7f9 ffc1 	bl	8000b90 <__aeabi_d2iz>
 8006c0e:	9000      	str	r0, [sp, #0]
 8006c10:	f7f9 fca8 	bl	8000564 <__aeabi_i2d>
 8006c14:	4642      	mov	r2, r8
 8006c16:	464b      	mov	r3, r9
 8006c18:	f7f9 fd0a 	bl	8000630 <__aeabi_dmul>
 8006c1c:	4602      	mov	r2, r0
 8006c1e:	460b      	mov	r3, r1
 8006c20:	4630      	mov	r0, r6
 8006c22:	4639      	mov	r1, r7
 8006c24:	f7f9 fb50 	bl	80002c8 <__aeabi_dsub>
 8006c28:	9e00      	ldr	r6, [sp, #0]
 8006c2a:	9f03      	ldr	r7, [sp, #12]
 8006c2c:	3630      	adds	r6, #48	; 0x30
 8006c2e:	f805 6b01 	strb.w	r6, [r5], #1
 8006c32:	9e02      	ldr	r6, [sp, #8]
 8006c34:	1bae      	subs	r6, r5, r6
 8006c36:	42b7      	cmp	r7, r6
 8006c38:	4602      	mov	r2, r0
 8006c3a:	460b      	mov	r3, r1
 8006c3c:	d138      	bne.n	8006cb0 <_dtoa_r+0x6d0>
 8006c3e:	f7f9 fb45 	bl	80002cc <__adddf3>
 8006c42:	4606      	mov	r6, r0
 8006c44:	460f      	mov	r7, r1
 8006c46:	4602      	mov	r2, r0
 8006c48:	460b      	mov	r3, r1
 8006c4a:	4640      	mov	r0, r8
 8006c4c:	4649      	mov	r1, r9
 8006c4e:	f7f9 ff61 	bl	8000b14 <__aeabi_dcmplt>
 8006c52:	b9c8      	cbnz	r0, 8006c88 <_dtoa_r+0x6a8>
 8006c54:	4632      	mov	r2, r6
 8006c56:	463b      	mov	r3, r7
 8006c58:	4640      	mov	r0, r8
 8006c5a:	4649      	mov	r1, r9
 8006c5c:	f7f9 ff50 	bl	8000b00 <__aeabi_dcmpeq>
 8006c60:	b110      	cbz	r0, 8006c68 <_dtoa_r+0x688>
 8006c62:	9b00      	ldr	r3, [sp, #0]
 8006c64:	07db      	lsls	r3, r3, #31
 8006c66:	d40f      	bmi.n	8006c88 <_dtoa_r+0x6a8>
 8006c68:	4651      	mov	r1, sl
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	f001 f83c 	bl	8007ce8 <_Bfree>
 8006c70:	2300      	movs	r3, #0
 8006c72:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006c74:	702b      	strb	r3, [r5, #0]
 8006c76:	f10b 0301 	add.w	r3, fp, #1
 8006c7a:	6013      	str	r3, [r2, #0]
 8006c7c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	f43f acf8 	beq.w	8006674 <_dtoa_r+0x94>
 8006c84:	601d      	str	r5, [r3, #0]
 8006c86:	e4f5      	b.n	8006674 <_dtoa_r+0x94>
 8006c88:	465f      	mov	r7, fp
 8006c8a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006c8e:	2a39      	cmp	r2, #57	; 0x39
 8006c90:	f105 33ff 	add.w	r3, r5, #4294967295
 8006c94:	d106      	bne.n	8006ca4 <_dtoa_r+0x6c4>
 8006c96:	9a02      	ldr	r2, [sp, #8]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d107      	bne.n	8006cac <_dtoa_r+0x6cc>
 8006c9c:	2330      	movs	r3, #48	; 0x30
 8006c9e:	7013      	strb	r3, [r2, #0]
 8006ca0:	3701      	adds	r7, #1
 8006ca2:	4613      	mov	r3, r2
 8006ca4:	781a      	ldrb	r2, [r3, #0]
 8006ca6:	3201      	adds	r2, #1
 8006ca8:	701a      	strb	r2, [r3, #0]
 8006caa:	e78d      	b.n	8006bc8 <_dtoa_r+0x5e8>
 8006cac:	461d      	mov	r5, r3
 8006cae:	e7ec      	b.n	8006c8a <_dtoa_r+0x6aa>
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	4ba4      	ldr	r3, [pc, #656]	; (8006f44 <_dtoa_r+0x964>)
 8006cb4:	f7f9 fcbc 	bl	8000630 <__aeabi_dmul>
 8006cb8:	2200      	movs	r2, #0
 8006cba:	2300      	movs	r3, #0
 8006cbc:	4606      	mov	r6, r0
 8006cbe:	460f      	mov	r7, r1
 8006cc0:	f7f9 ff1e 	bl	8000b00 <__aeabi_dcmpeq>
 8006cc4:	2800      	cmp	r0, #0
 8006cc6:	d09a      	beq.n	8006bfe <_dtoa_r+0x61e>
 8006cc8:	e7ce      	b.n	8006c68 <_dtoa_r+0x688>
 8006cca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ccc:	2a00      	cmp	r2, #0
 8006cce:	f000 80cd 	beq.w	8006e6c <_dtoa_r+0x88c>
 8006cd2:	9a07      	ldr	r2, [sp, #28]
 8006cd4:	2a01      	cmp	r2, #1
 8006cd6:	f300 80af 	bgt.w	8006e38 <_dtoa_r+0x858>
 8006cda:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006cdc:	2a00      	cmp	r2, #0
 8006cde:	f000 80a7 	beq.w	8006e30 <_dtoa_r+0x850>
 8006ce2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006ce6:	9e08      	ldr	r6, [sp, #32]
 8006ce8:	9d05      	ldr	r5, [sp, #20]
 8006cea:	9a05      	ldr	r2, [sp, #20]
 8006cec:	441a      	add	r2, r3
 8006cee:	9205      	str	r2, [sp, #20]
 8006cf0:	9a06      	ldr	r2, [sp, #24]
 8006cf2:	2101      	movs	r1, #1
 8006cf4:	441a      	add	r2, r3
 8006cf6:	4620      	mov	r0, r4
 8006cf8:	9206      	str	r2, [sp, #24]
 8006cfa:	f001 f895 	bl	8007e28 <__i2b>
 8006cfe:	4607      	mov	r7, r0
 8006d00:	2d00      	cmp	r5, #0
 8006d02:	dd0c      	ble.n	8006d1e <_dtoa_r+0x73e>
 8006d04:	9b06      	ldr	r3, [sp, #24]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	dd09      	ble.n	8006d1e <_dtoa_r+0x73e>
 8006d0a:	42ab      	cmp	r3, r5
 8006d0c:	9a05      	ldr	r2, [sp, #20]
 8006d0e:	bfa8      	it	ge
 8006d10:	462b      	movge	r3, r5
 8006d12:	1ad2      	subs	r2, r2, r3
 8006d14:	9205      	str	r2, [sp, #20]
 8006d16:	9a06      	ldr	r2, [sp, #24]
 8006d18:	1aed      	subs	r5, r5, r3
 8006d1a:	1ad3      	subs	r3, r2, r3
 8006d1c:	9306      	str	r3, [sp, #24]
 8006d1e:	9b08      	ldr	r3, [sp, #32]
 8006d20:	b1f3      	cbz	r3, 8006d60 <_dtoa_r+0x780>
 8006d22:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	f000 80a5 	beq.w	8006e74 <_dtoa_r+0x894>
 8006d2a:	2e00      	cmp	r6, #0
 8006d2c:	dd10      	ble.n	8006d50 <_dtoa_r+0x770>
 8006d2e:	4639      	mov	r1, r7
 8006d30:	4632      	mov	r2, r6
 8006d32:	4620      	mov	r0, r4
 8006d34:	f001 f90e 	bl	8007f54 <__pow5mult>
 8006d38:	4652      	mov	r2, sl
 8006d3a:	4601      	mov	r1, r0
 8006d3c:	4607      	mov	r7, r0
 8006d3e:	4620      	mov	r0, r4
 8006d40:	f001 f87b 	bl	8007e3a <__multiply>
 8006d44:	4651      	mov	r1, sl
 8006d46:	4680      	mov	r8, r0
 8006d48:	4620      	mov	r0, r4
 8006d4a:	f000 ffcd 	bl	8007ce8 <_Bfree>
 8006d4e:	46c2      	mov	sl, r8
 8006d50:	9b08      	ldr	r3, [sp, #32]
 8006d52:	1b9a      	subs	r2, r3, r6
 8006d54:	d004      	beq.n	8006d60 <_dtoa_r+0x780>
 8006d56:	4651      	mov	r1, sl
 8006d58:	4620      	mov	r0, r4
 8006d5a:	f001 f8fb 	bl	8007f54 <__pow5mult>
 8006d5e:	4682      	mov	sl, r0
 8006d60:	2101      	movs	r1, #1
 8006d62:	4620      	mov	r0, r4
 8006d64:	f001 f860 	bl	8007e28 <__i2b>
 8006d68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	4606      	mov	r6, r0
 8006d6e:	f340 8083 	ble.w	8006e78 <_dtoa_r+0x898>
 8006d72:	461a      	mov	r2, r3
 8006d74:	4601      	mov	r1, r0
 8006d76:	4620      	mov	r0, r4
 8006d78:	f001 f8ec 	bl	8007f54 <__pow5mult>
 8006d7c:	9b07      	ldr	r3, [sp, #28]
 8006d7e:	2b01      	cmp	r3, #1
 8006d80:	4606      	mov	r6, r0
 8006d82:	dd7c      	ble.n	8006e7e <_dtoa_r+0x89e>
 8006d84:	f04f 0800 	mov.w	r8, #0
 8006d88:	6933      	ldr	r3, [r6, #16]
 8006d8a:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006d8e:	6918      	ldr	r0, [r3, #16]
 8006d90:	f000 fffc 	bl	8007d8c <__hi0bits>
 8006d94:	f1c0 0020 	rsb	r0, r0, #32
 8006d98:	9b06      	ldr	r3, [sp, #24]
 8006d9a:	4418      	add	r0, r3
 8006d9c:	f010 001f 	ands.w	r0, r0, #31
 8006da0:	f000 8096 	beq.w	8006ed0 <_dtoa_r+0x8f0>
 8006da4:	f1c0 0320 	rsb	r3, r0, #32
 8006da8:	2b04      	cmp	r3, #4
 8006daa:	f340 8087 	ble.w	8006ebc <_dtoa_r+0x8dc>
 8006dae:	9b05      	ldr	r3, [sp, #20]
 8006db0:	f1c0 001c 	rsb	r0, r0, #28
 8006db4:	4403      	add	r3, r0
 8006db6:	9305      	str	r3, [sp, #20]
 8006db8:	9b06      	ldr	r3, [sp, #24]
 8006dba:	4405      	add	r5, r0
 8006dbc:	4403      	add	r3, r0
 8006dbe:	9306      	str	r3, [sp, #24]
 8006dc0:	9b05      	ldr	r3, [sp, #20]
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	dd05      	ble.n	8006dd2 <_dtoa_r+0x7f2>
 8006dc6:	4651      	mov	r1, sl
 8006dc8:	461a      	mov	r2, r3
 8006dca:	4620      	mov	r0, r4
 8006dcc:	f001 f910 	bl	8007ff0 <__lshift>
 8006dd0:	4682      	mov	sl, r0
 8006dd2:	9b06      	ldr	r3, [sp, #24]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	dd05      	ble.n	8006de4 <_dtoa_r+0x804>
 8006dd8:	4631      	mov	r1, r6
 8006dda:	461a      	mov	r2, r3
 8006ddc:	4620      	mov	r0, r4
 8006dde:	f001 f907 	bl	8007ff0 <__lshift>
 8006de2:	4606      	mov	r6, r0
 8006de4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d074      	beq.n	8006ed4 <_dtoa_r+0x8f4>
 8006dea:	4631      	mov	r1, r6
 8006dec:	4650      	mov	r0, sl
 8006dee:	f001 f950 	bl	8008092 <__mcmp>
 8006df2:	2800      	cmp	r0, #0
 8006df4:	da6e      	bge.n	8006ed4 <_dtoa_r+0x8f4>
 8006df6:	2300      	movs	r3, #0
 8006df8:	4651      	mov	r1, sl
 8006dfa:	220a      	movs	r2, #10
 8006dfc:	4620      	mov	r0, r4
 8006dfe:	f000 ff8a 	bl	8007d16 <__multadd>
 8006e02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e04:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e08:	4682      	mov	sl, r0
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	f000 81a8 	beq.w	8007160 <_dtoa_r+0xb80>
 8006e10:	2300      	movs	r3, #0
 8006e12:	4639      	mov	r1, r7
 8006e14:	220a      	movs	r2, #10
 8006e16:	4620      	mov	r0, r4
 8006e18:	f000 ff7d 	bl	8007d16 <__multadd>
 8006e1c:	9b04      	ldr	r3, [sp, #16]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	4607      	mov	r7, r0
 8006e22:	f300 80c8 	bgt.w	8006fb6 <_dtoa_r+0x9d6>
 8006e26:	9b07      	ldr	r3, [sp, #28]
 8006e28:	2b02      	cmp	r3, #2
 8006e2a:	f340 80c4 	ble.w	8006fb6 <_dtoa_r+0x9d6>
 8006e2e:	e059      	b.n	8006ee4 <_dtoa_r+0x904>
 8006e30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006e32:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006e36:	e756      	b.n	8006ce6 <_dtoa_r+0x706>
 8006e38:	9b03      	ldr	r3, [sp, #12]
 8006e3a:	1e5e      	subs	r6, r3, #1
 8006e3c:	9b08      	ldr	r3, [sp, #32]
 8006e3e:	42b3      	cmp	r3, r6
 8006e40:	bfbf      	itttt	lt
 8006e42:	9b08      	ldrlt	r3, [sp, #32]
 8006e44:	9608      	strlt	r6, [sp, #32]
 8006e46:	1af2      	sublt	r2, r6, r3
 8006e48:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8006e4a:	bfb6      	itet	lt
 8006e4c:	189b      	addlt	r3, r3, r2
 8006e4e:	1b9e      	subge	r6, r3, r6
 8006e50:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8006e52:	9b03      	ldr	r3, [sp, #12]
 8006e54:	bfb8      	it	lt
 8006e56:	2600      	movlt	r6, #0
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	bfb9      	ittee	lt
 8006e5c:	9b05      	ldrlt	r3, [sp, #20]
 8006e5e:	9a03      	ldrlt	r2, [sp, #12]
 8006e60:	9d05      	ldrge	r5, [sp, #20]
 8006e62:	9b03      	ldrge	r3, [sp, #12]
 8006e64:	bfbc      	itt	lt
 8006e66:	1a9d      	sublt	r5, r3, r2
 8006e68:	2300      	movlt	r3, #0
 8006e6a:	e73e      	b.n	8006cea <_dtoa_r+0x70a>
 8006e6c:	9e08      	ldr	r6, [sp, #32]
 8006e6e:	9d05      	ldr	r5, [sp, #20]
 8006e70:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006e72:	e745      	b.n	8006d00 <_dtoa_r+0x720>
 8006e74:	9a08      	ldr	r2, [sp, #32]
 8006e76:	e76e      	b.n	8006d56 <_dtoa_r+0x776>
 8006e78:	9b07      	ldr	r3, [sp, #28]
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	dc19      	bgt.n	8006eb2 <_dtoa_r+0x8d2>
 8006e7e:	9b00      	ldr	r3, [sp, #0]
 8006e80:	b9bb      	cbnz	r3, 8006eb2 <_dtoa_r+0x8d2>
 8006e82:	9b01      	ldr	r3, [sp, #4]
 8006e84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006e88:	b99b      	cbnz	r3, 8006eb2 <_dtoa_r+0x8d2>
 8006e8a:	9b01      	ldr	r3, [sp, #4]
 8006e8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006e90:	0d1b      	lsrs	r3, r3, #20
 8006e92:	051b      	lsls	r3, r3, #20
 8006e94:	b183      	cbz	r3, 8006eb8 <_dtoa_r+0x8d8>
 8006e96:	9b05      	ldr	r3, [sp, #20]
 8006e98:	3301      	adds	r3, #1
 8006e9a:	9305      	str	r3, [sp, #20]
 8006e9c:	9b06      	ldr	r3, [sp, #24]
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	9306      	str	r3, [sp, #24]
 8006ea2:	f04f 0801 	mov.w	r8, #1
 8006ea6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	f47f af6d 	bne.w	8006d88 <_dtoa_r+0x7a8>
 8006eae:	2001      	movs	r0, #1
 8006eb0:	e772      	b.n	8006d98 <_dtoa_r+0x7b8>
 8006eb2:	f04f 0800 	mov.w	r8, #0
 8006eb6:	e7f6      	b.n	8006ea6 <_dtoa_r+0x8c6>
 8006eb8:	4698      	mov	r8, r3
 8006eba:	e7f4      	b.n	8006ea6 <_dtoa_r+0x8c6>
 8006ebc:	d080      	beq.n	8006dc0 <_dtoa_r+0x7e0>
 8006ebe:	9a05      	ldr	r2, [sp, #20]
 8006ec0:	331c      	adds	r3, #28
 8006ec2:	441a      	add	r2, r3
 8006ec4:	9205      	str	r2, [sp, #20]
 8006ec6:	9a06      	ldr	r2, [sp, #24]
 8006ec8:	441a      	add	r2, r3
 8006eca:	441d      	add	r5, r3
 8006ecc:	4613      	mov	r3, r2
 8006ece:	e776      	b.n	8006dbe <_dtoa_r+0x7de>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	e7f4      	b.n	8006ebe <_dtoa_r+0x8de>
 8006ed4:	9b03      	ldr	r3, [sp, #12]
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	dc36      	bgt.n	8006f48 <_dtoa_r+0x968>
 8006eda:	9b07      	ldr	r3, [sp, #28]
 8006edc:	2b02      	cmp	r3, #2
 8006ede:	dd33      	ble.n	8006f48 <_dtoa_r+0x968>
 8006ee0:	9b03      	ldr	r3, [sp, #12]
 8006ee2:	9304      	str	r3, [sp, #16]
 8006ee4:	9b04      	ldr	r3, [sp, #16]
 8006ee6:	b963      	cbnz	r3, 8006f02 <_dtoa_r+0x922>
 8006ee8:	4631      	mov	r1, r6
 8006eea:	2205      	movs	r2, #5
 8006eec:	4620      	mov	r0, r4
 8006eee:	f000 ff12 	bl	8007d16 <__multadd>
 8006ef2:	4601      	mov	r1, r0
 8006ef4:	4606      	mov	r6, r0
 8006ef6:	4650      	mov	r0, sl
 8006ef8:	f001 f8cb 	bl	8008092 <__mcmp>
 8006efc:	2800      	cmp	r0, #0
 8006efe:	f73f adb6 	bgt.w	8006a6e <_dtoa_r+0x48e>
 8006f02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f04:	9d02      	ldr	r5, [sp, #8]
 8006f06:	ea6f 0b03 	mvn.w	fp, r3
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	9303      	str	r3, [sp, #12]
 8006f0e:	4631      	mov	r1, r6
 8006f10:	4620      	mov	r0, r4
 8006f12:	f000 fee9 	bl	8007ce8 <_Bfree>
 8006f16:	2f00      	cmp	r7, #0
 8006f18:	f43f aea6 	beq.w	8006c68 <_dtoa_r+0x688>
 8006f1c:	9b03      	ldr	r3, [sp, #12]
 8006f1e:	b12b      	cbz	r3, 8006f2c <_dtoa_r+0x94c>
 8006f20:	42bb      	cmp	r3, r7
 8006f22:	d003      	beq.n	8006f2c <_dtoa_r+0x94c>
 8006f24:	4619      	mov	r1, r3
 8006f26:	4620      	mov	r0, r4
 8006f28:	f000 fede 	bl	8007ce8 <_Bfree>
 8006f2c:	4639      	mov	r1, r7
 8006f2e:	4620      	mov	r0, r4
 8006f30:	f000 feda 	bl	8007ce8 <_Bfree>
 8006f34:	e698      	b.n	8006c68 <_dtoa_r+0x688>
 8006f36:	2600      	movs	r6, #0
 8006f38:	4637      	mov	r7, r6
 8006f3a:	e7e2      	b.n	8006f02 <_dtoa_r+0x922>
 8006f3c:	46bb      	mov	fp, r7
 8006f3e:	4637      	mov	r7, r6
 8006f40:	e595      	b.n	8006a6e <_dtoa_r+0x48e>
 8006f42:	bf00      	nop
 8006f44:	40240000 	.word	0x40240000
 8006f48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006f4a:	bb93      	cbnz	r3, 8006fb2 <_dtoa_r+0x9d2>
 8006f4c:	9b03      	ldr	r3, [sp, #12]
 8006f4e:	9304      	str	r3, [sp, #16]
 8006f50:	9d02      	ldr	r5, [sp, #8]
 8006f52:	4631      	mov	r1, r6
 8006f54:	4650      	mov	r0, sl
 8006f56:	f7ff fab5 	bl	80064c4 <quorem>
 8006f5a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006f5e:	f805 9b01 	strb.w	r9, [r5], #1
 8006f62:	9b02      	ldr	r3, [sp, #8]
 8006f64:	9a04      	ldr	r2, [sp, #16]
 8006f66:	1aeb      	subs	r3, r5, r3
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	f300 80dc 	bgt.w	8007126 <_dtoa_r+0xb46>
 8006f6e:	9b02      	ldr	r3, [sp, #8]
 8006f70:	2a01      	cmp	r2, #1
 8006f72:	bfac      	ite	ge
 8006f74:	189b      	addge	r3, r3, r2
 8006f76:	3301      	addlt	r3, #1
 8006f78:	4698      	mov	r8, r3
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	9303      	str	r3, [sp, #12]
 8006f7e:	4651      	mov	r1, sl
 8006f80:	2201      	movs	r2, #1
 8006f82:	4620      	mov	r0, r4
 8006f84:	f001 f834 	bl	8007ff0 <__lshift>
 8006f88:	4631      	mov	r1, r6
 8006f8a:	4682      	mov	sl, r0
 8006f8c:	f001 f881 	bl	8008092 <__mcmp>
 8006f90:	2800      	cmp	r0, #0
 8006f92:	f300 808d 	bgt.w	80070b0 <_dtoa_r+0xad0>
 8006f96:	d103      	bne.n	8006fa0 <_dtoa_r+0x9c0>
 8006f98:	f019 0f01 	tst.w	r9, #1
 8006f9c:	f040 8088 	bne.w	80070b0 <_dtoa_r+0xad0>
 8006fa0:	4645      	mov	r5, r8
 8006fa2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006fa6:	2b30      	cmp	r3, #48	; 0x30
 8006fa8:	f105 32ff 	add.w	r2, r5, #4294967295
 8006fac:	d1af      	bne.n	8006f0e <_dtoa_r+0x92e>
 8006fae:	4615      	mov	r5, r2
 8006fb0:	e7f7      	b.n	8006fa2 <_dtoa_r+0x9c2>
 8006fb2:	9b03      	ldr	r3, [sp, #12]
 8006fb4:	9304      	str	r3, [sp, #16]
 8006fb6:	2d00      	cmp	r5, #0
 8006fb8:	dd05      	ble.n	8006fc6 <_dtoa_r+0x9e6>
 8006fba:	4639      	mov	r1, r7
 8006fbc:	462a      	mov	r2, r5
 8006fbe:	4620      	mov	r0, r4
 8006fc0:	f001 f816 	bl	8007ff0 <__lshift>
 8006fc4:	4607      	mov	r7, r0
 8006fc6:	f1b8 0f00 	cmp.w	r8, #0
 8006fca:	d04c      	beq.n	8007066 <_dtoa_r+0xa86>
 8006fcc:	6879      	ldr	r1, [r7, #4]
 8006fce:	4620      	mov	r0, r4
 8006fd0:	f000 fe56 	bl	8007c80 <_Balloc>
 8006fd4:	693a      	ldr	r2, [r7, #16]
 8006fd6:	3202      	adds	r2, #2
 8006fd8:	4605      	mov	r5, r0
 8006fda:	0092      	lsls	r2, r2, #2
 8006fdc:	f107 010c 	add.w	r1, r7, #12
 8006fe0:	300c      	adds	r0, #12
 8006fe2:	f000 fe35 	bl	8007c50 <memcpy>
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	4629      	mov	r1, r5
 8006fea:	4620      	mov	r0, r4
 8006fec:	f001 f800 	bl	8007ff0 <__lshift>
 8006ff0:	9b00      	ldr	r3, [sp, #0]
 8006ff2:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006ff6:	9703      	str	r7, [sp, #12]
 8006ff8:	f003 0301 	and.w	r3, r3, #1
 8006ffc:	4607      	mov	r7, r0
 8006ffe:	9305      	str	r3, [sp, #20]
 8007000:	4631      	mov	r1, r6
 8007002:	4650      	mov	r0, sl
 8007004:	f7ff fa5e 	bl	80064c4 <quorem>
 8007008:	9903      	ldr	r1, [sp, #12]
 800700a:	4605      	mov	r5, r0
 800700c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007010:	4650      	mov	r0, sl
 8007012:	f001 f83e 	bl	8008092 <__mcmp>
 8007016:	463a      	mov	r2, r7
 8007018:	9000      	str	r0, [sp, #0]
 800701a:	4631      	mov	r1, r6
 800701c:	4620      	mov	r0, r4
 800701e:	f001 f852 	bl	80080c6 <__mdiff>
 8007022:	68c3      	ldr	r3, [r0, #12]
 8007024:	4602      	mov	r2, r0
 8007026:	bb03      	cbnz	r3, 800706a <_dtoa_r+0xa8a>
 8007028:	4601      	mov	r1, r0
 800702a:	9006      	str	r0, [sp, #24]
 800702c:	4650      	mov	r0, sl
 800702e:	f001 f830 	bl	8008092 <__mcmp>
 8007032:	9a06      	ldr	r2, [sp, #24]
 8007034:	4603      	mov	r3, r0
 8007036:	4611      	mov	r1, r2
 8007038:	4620      	mov	r0, r4
 800703a:	9306      	str	r3, [sp, #24]
 800703c:	f000 fe54 	bl	8007ce8 <_Bfree>
 8007040:	9b06      	ldr	r3, [sp, #24]
 8007042:	b9a3      	cbnz	r3, 800706e <_dtoa_r+0xa8e>
 8007044:	9a07      	ldr	r2, [sp, #28]
 8007046:	b992      	cbnz	r2, 800706e <_dtoa_r+0xa8e>
 8007048:	9a05      	ldr	r2, [sp, #20]
 800704a:	b982      	cbnz	r2, 800706e <_dtoa_r+0xa8e>
 800704c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007050:	d029      	beq.n	80070a6 <_dtoa_r+0xac6>
 8007052:	9b00      	ldr	r3, [sp, #0]
 8007054:	2b00      	cmp	r3, #0
 8007056:	dd01      	ble.n	800705c <_dtoa_r+0xa7c>
 8007058:	f105 0931 	add.w	r9, r5, #49	; 0x31
 800705c:	f108 0501 	add.w	r5, r8, #1
 8007060:	f888 9000 	strb.w	r9, [r8]
 8007064:	e753      	b.n	8006f0e <_dtoa_r+0x92e>
 8007066:	4638      	mov	r0, r7
 8007068:	e7c2      	b.n	8006ff0 <_dtoa_r+0xa10>
 800706a:	2301      	movs	r3, #1
 800706c:	e7e3      	b.n	8007036 <_dtoa_r+0xa56>
 800706e:	9a00      	ldr	r2, [sp, #0]
 8007070:	2a00      	cmp	r2, #0
 8007072:	db04      	blt.n	800707e <_dtoa_r+0xa9e>
 8007074:	d125      	bne.n	80070c2 <_dtoa_r+0xae2>
 8007076:	9a07      	ldr	r2, [sp, #28]
 8007078:	bb1a      	cbnz	r2, 80070c2 <_dtoa_r+0xae2>
 800707a:	9a05      	ldr	r2, [sp, #20]
 800707c:	bb0a      	cbnz	r2, 80070c2 <_dtoa_r+0xae2>
 800707e:	2b00      	cmp	r3, #0
 8007080:	ddec      	ble.n	800705c <_dtoa_r+0xa7c>
 8007082:	4651      	mov	r1, sl
 8007084:	2201      	movs	r2, #1
 8007086:	4620      	mov	r0, r4
 8007088:	f000 ffb2 	bl	8007ff0 <__lshift>
 800708c:	4631      	mov	r1, r6
 800708e:	4682      	mov	sl, r0
 8007090:	f000 ffff 	bl	8008092 <__mcmp>
 8007094:	2800      	cmp	r0, #0
 8007096:	dc03      	bgt.n	80070a0 <_dtoa_r+0xac0>
 8007098:	d1e0      	bne.n	800705c <_dtoa_r+0xa7c>
 800709a:	f019 0f01 	tst.w	r9, #1
 800709e:	d0dd      	beq.n	800705c <_dtoa_r+0xa7c>
 80070a0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80070a4:	d1d8      	bne.n	8007058 <_dtoa_r+0xa78>
 80070a6:	2339      	movs	r3, #57	; 0x39
 80070a8:	f888 3000 	strb.w	r3, [r8]
 80070ac:	f108 0801 	add.w	r8, r8, #1
 80070b0:	4645      	mov	r5, r8
 80070b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80070b6:	2b39      	cmp	r3, #57	; 0x39
 80070b8:	f105 32ff 	add.w	r2, r5, #4294967295
 80070bc:	d03b      	beq.n	8007136 <_dtoa_r+0xb56>
 80070be:	3301      	adds	r3, #1
 80070c0:	e040      	b.n	8007144 <_dtoa_r+0xb64>
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	f108 0501 	add.w	r5, r8, #1
 80070c8:	dd05      	ble.n	80070d6 <_dtoa_r+0xaf6>
 80070ca:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80070ce:	d0ea      	beq.n	80070a6 <_dtoa_r+0xac6>
 80070d0:	f109 0901 	add.w	r9, r9, #1
 80070d4:	e7c4      	b.n	8007060 <_dtoa_r+0xa80>
 80070d6:	9b02      	ldr	r3, [sp, #8]
 80070d8:	9a04      	ldr	r2, [sp, #16]
 80070da:	f805 9c01 	strb.w	r9, [r5, #-1]
 80070de:	1aeb      	subs	r3, r5, r3
 80070e0:	4293      	cmp	r3, r2
 80070e2:	46a8      	mov	r8, r5
 80070e4:	f43f af4b 	beq.w	8006f7e <_dtoa_r+0x99e>
 80070e8:	4651      	mov	r1, sl
 80070ea:	2300      	movs	r3, #0
 80070ec:	220a      	movs	r2, #10
 80070ee:	4620      	mov	r0, r4
 80070f0:	f000 fe11 	bl	8007d16 <__multadd>
 80070f4:	9b03      	ldr	r3, [sp, #12]
 80070f6:	9903      	ldr	r1, [sp, #12]
 80070f8:	42bb      	cmp	r3, r7
 80070fa:	4682      	mov	sl, r0
 80070fc:	f04f 0300 	mov.w	r3, #0
 8007100:	f04f 020a 	mov.w	r2, #10
 8007104:	4620      	mov	r0, r4
 8007106:	d104      	bne.n	8007112 <_dtoa_r+0xb32>
 8007108:	f000 fe05 	bl	8007d16 <__multadd>
 800710c:	9003      	str	r0, [sp, #12]
 800710e:	4607      	mov	r7, r0
 8007110:	e776      	b.n	8007000 <_dtoa_r+0xa20>
 8007112:	f000 fe00 	bl	8007d16 <__multadd>
 8007116:	2300      	movs	r3, #0
 8007118:	9003      	str	r0, [sp, #12]
 800711a:	220a      	movs	r2, #10
 800711c:	4639      	mov	r1, r7
 800711e:	4620      	mov	r0, r4
 8007120:	f000 fdf9 	bl	8007d16 <__multadd>
 8007124:	e7f3      	b.n	800710e <_dtoa_r+0xb2e>
 8007126:	4651      	mov	r1, sl
 8007128:	2300      	movs	r3, #0
 800712a:	220a      	movs	r2, #10
 800712c:	4620      	mov	r0, r4
 800712e:	f000 fdf2 	bl	8007d16 <__multadd>
 8007132:	4682      	mov	sl, r0
 8007134:	e70d      	b.n	8006f52 <_dtoa_r+0x972>
 8007136:	9b02      	ldr	r3, [sp, #8]
 8007138:	4293      	cmp	r3, r2
 800713a:	d105      	bne.n	8007148 <_dtoa_r+0xb68>
 800713c:	9a02      	ldr	r2, [sp, #8]
 800713e:	f10b 0b01 	add.w	fp, fp, #1
 8007142:	2331      	movs	r3, #49	; 0x31
 8007144:	7013      	strb	r3, [r2, #0]
 8007146:	e6e2      	b.n	8006f0e <_dtoa_r+0x92e>
 8007148:	4615      	mov	r5, r2
 800714a:	e7b2      	b.n	80070b2 <_dtoa_r+0xad2>
 800714c:	4b09      	ldr	r3, [pc, #36]	; (8007174 <_dtoa_r+0xb94>)
 800714e:	f7ff baae 	b.w	80066ae <_dtoa_r+0xce>
 8007152:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007154:	2b00      	cmp	r3, #0
 8007156:	f47f aa88 	bne.w	800666a <_dtoa_r+0x8a>
 800715a:	4b07      	ldr	r3, [pc, #28]	; (8007178 <_dtoa_r+0xb98>)
 800715c:	f7ff baa7 	b.w	80066ae <_dtoa_r+0xce>
 8007160:	9b04      	ldr	r3, [sp, #16]
 8007162:	2b00      	cmp	r3, #0
 8007164:	f73f aef4 	bgt.w	8006f50 <_dtoa_r+0x970>
 8007168:	9b07      	ldr	r3, [sp, #28]
 800716a:	2b02      	cmp	r3, #2
 800716c:	f77f aef0 	ble.w	8006f50 <_dtoa_r+0x970>
 8007170:	e6b8      	b.n	8006ee4 <_dtoa_r+0x904>
 8007172:	bf00      	nop
 8007174:	08008f1a 	.word	0x08008f1a
 8007178:	08008f3c 	.word	0x08008f3c

0800717c <__sflush_r>:
 800717c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007180:	b293      	uxth	r3, r2
 8007182:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007186:	4605      	mov	r5, r0
 8007188:	0718      	lsls	r0, r3, #28
 800718a:	460c      	mov	r4, r1
 800718c:	d461      	bmi.n	8007252 <__sflush_r+0xd6>
 800718e:	684b      	ldr	r3, [r1, #4]
 8007190:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007194:	2b00      	cmp	r3, #0
 8007196:	818a      	strh	r2, [r1, #12]
 8007198:	dc05      	bgt.n	80071a6 <__sflush_r+0x2a>
 800719a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800719c:	2b00      	cmp	r3, #0
 800719e:	dc02      	bgt.n	80071a6 <__sflush_r+0x2a>
 80071a0:	2000      	movs	r0, #0
 80071a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071a6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80071a8:	2e00      	cmp	r6, #0
 80071aa:	d0f9      	beq.n	80071a0 <__sflush_r+0x24>
 80071ac:	2300      	movs	r3, #0
 80071ae:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80071b2:	682f      	ldr	r7, [r5, #0]
 80071b4:	602b      	str	r3, [r5, #0]
 80071b6:	d037      	beq.n	8007228 <__sflush_r+0xac>
 80071b8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80071ba:	89a3      	ldrh	r3, [r4, #12]
 80071bc:	075a      	lsls	r2, r3, #29
 80071be:	d505      	bpl.n	80071cc <__sflush_r+0x50>
 80071c0:	6863      	ldr	r3, [r4, #4]
 80071c2:	1ac0      	subs	r0, r0, r3
 80071c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80071c6:	b10b      	cbz	r3, 80071cc <__sflush_r+0x50>
 80071c8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80071ca:	1ac0      	subs	r0, r0, r3
 80071cc:	2300      	movs	r3, #0
 80071ce:	4602      	mov	r2, r0
 80071d0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80071d2:	6a21      	ldr	r1, [r4, #32]
 80071d4:	4628      	mov	r0, r5
 80071d6:	47b0      	blx	r6
 80071d8:	1c43      	adds	r3, r0, #1
 80071da:	89a3      	ldrh	r3, [r4, #12]
 80071dc:	d106      	bne.n	80071ec <__sflush_r+0x70>
 80071de:	6829      	ldr	r1, [r5, #0]
 80071e0:	291d      	cmp	r1, #29
 80071e2:	d84f      	bhi.n	8007284 <__sflush_r+0x108>
 80071e4:	4a2d      	ldr	r2, [pc, #180]	; (800729c <__sflush_r+0x120>)
 80071e6:	40ca      	lsrs	r2, r1
 80071e8:	07d6      	lsls	r6, r2, #31
 80071ea:	d54b      	bpl.n	8007284 <__sflush_r+0x108>
 80071ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80071f0:	b21b      	sxth	r3, r3
 80071f2:	2200      	movs	r2, #0
 80071f4:	6062      	str	r2, [r4, #4]
 80071f6:	04d9      	lsls	r1, r3, #19
 80071f8:	6922      	ldr	r2, [r4, #16]
 80071fa:	81a3      	strh	r3, [r4, #12]
 80071fc:	6022      	str	r2, [r4, #0]
 80071fe:	d504      	bpl.n	800720a <__sflush_r+0x8e>
 8007200:	1c42      	adds	r2, r0, #1
 8007202:	d101      	bne.n	8007208 <__sflush_r+0x8c>
 8007204:	682b      	ldr	r3, [r5, #0]
 8007206:	b903      	cbnz	r3, 800720a <__sflush_r+0x8e>
 8007208:	6560      	str	r0, [r4, #84]	; 0x54
 800720a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800720c:	602f      	str	r7, [r5, #0]
 800720e:	2900      	cmp	r1, #0
 8007210:	d0c6      	beq.n	80071a0 <__sflush_r+0x24>
 8007212:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007216:	4299      	cmp	r1, r3
 8007218:	d002      	beq.n	8007220 <__sflush_r+0xa4>
 800721a:	4628      	mov	r0, r5
 800721c:	f000 f9aa 	bl	8007574 <_free_r>
 8007220:	2000      	movs	r0, #0
 8007222:	6360      	str	r0, [r4, #52]	; 0x34
 8007224:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007228:	6a21      	ldr	r1, [r4, #32]
 800722a:	2301      	movs	r3, #1
 800722c:	4628      	mov	r0, r5
 800722e:	47b0      	blx	r6
 8007230:	1c41      	adds	r1, r0, #1
 8007232:	d1c2      	bne.n	80071ba <__sflush_r+0x3e>
 8007234:	682b      	ldr	r3, [r5, #0]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d0bf      	beq.n	80071ba <__sflush_r+0x3e>
 800723a:	2b1d      	cmp	r3, #29
 800723c:	d001      	beq.n	8007242 <__sflush_r+0xc6>
 800723e:	2b16      	cmp	r3, #22
 8007240:	d101      	bne.n	8007246 <__sflush_r+0xca>
 8007242:	602f      	str	r7, [r5, #0]
 8007244:	e7ac      	b.n	80071a0 <__sflush_r+0x24>
 8007246:	89a3      	ldrh	r3, [r4, #12]
 8007248:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800724c:	81a3      	strh	r3, [r4, #12]
 800724e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007252:	690f      	ldr	r7, [r1, #16]
 8007254:	2f00      	cmp	r7, #0
 8007256:	d0a3      	beq.n	80071a0 <__sflush_r+0x24>
 8007258:	079b      	lsls	r3, r3, #30
 800725a:	680e      	ldr	r6, [r1, #0]
 800725c:	bf08      	it	eq
 800725e:	694b      	ldreq	r3, [r1, #20]
 8007260:	600f      	str	r7, [r1, #0]
 8007262:	bf18      	it	ne
 8007264:	2300      	movne	r3, #0
 8007266:	eba6 0807 	sub.w	r8, r6, r7
 800726a:	608b      	str	r3, [r1, #8]
 800726c:	f1b8 0f00 	cmp.w	r8, #0
 8007270:	dd96      	ble.n	80071a0 <__sflush_r+0x24>
 8007272:	4643      	mov	r3, r8
 8007274:	463a      	mov	r2, r7
 8007276:	6a21      	ldr	r1, [r4, #32]
 8007278:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800727a:	4628      	mov	r0, r5
 800727c:	47b0      	blx	r6
 800727e:	2800      	cmp	r0, #0
 8007280:	dc07      	bgt.n	8007292 <__sflush_r+0x116>
 8007282:	89a3      	ldrh	r3, [r4, #12]
 8007284:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007288:	81a3      	strh	r3, [r4, #12]
 800728a:	f04f 30ff 	mov.w	r0, #4294967295
 800728e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007292:	4407      	add	r7, r0
 8007294:	eba8 0800 	sub.w	r8, r8, r0
 8007298:	e7e8      	b.n	800726c <__sflush_r+0xf0>
 800729a:	bf00      	nop
 800729c:	20400001 	.word	0x20400001

080072a0 <_fflush_r>:
 80072a0:	b538      	push	{r3, r4, r5, lr}
 80072a2:	690b      	ldr	r3, [r1, #16]
 80072a4:	4605      	mov	r5, r0
 80072a6:	460c      	mov	r4, r1
 80072a8:	b913      	cbnz	r3, 80072b0 <_fflush_r+0x10>
 80072aa:	2500      	movs	r5, #0
 80072ac:	4628      	mov	r0, r5
 80072ae:	bd38      	pop	{r3, r4, r5, pc}
 80072b0:	b118      	cbz	r0, 80072ba <_fflush_r+0x1a>
 80072b2:	6983      	ldr	r3, [r0, #24]
 80072b4:	b90b      	cbnz	r3, 80072ba <_fflush_r+0x1a>
 80072b6:	f000 f887 	bl	80073c8 <__sinit>
 80072ba:	4b14      	ldr	r3, [pc, #80]	; (800730c <_fflush_r+0x6c>)
 80072bc:	429c      	cmp	r4, r3
 80072be:	d11b      	bne.n	80072f8 <_fflush_r+0x58>
 80072c0:	686c      	ldr	r4, [r5, #4]
 80072c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d0ef      	beq.n	80072aa <_fflush_r+0xa>
 80072ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80072cc:	07d0      	lsls	r0, r2, #31
 80072ce:	d404      	bmi.n	80072da <_fflush_r+0x3a>
 80072d0:	0599      	lsls	r1, r3, #22
 80072d2:	d402      	bmi.n	80072da <_fflush_r+0x3a>
 80072d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80072d6:	f000 fa37 	bl	8007748 <__retarget_lock_acquire_recursive>
 80072da:	4628      	mov	r0, r5
 80072dc:	4621      	mov	r1, r4
 80072de:	f7ff ff4d 	bl	800717c <__sflush_r>
 80072e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80072e4:	07da      	lsls	r2, r3, #31
 80072e6:	4605      	mov	r5, r0
 80072e8:	d4e0      	bmi.n	80072ac <_fflush_r+0xc>
 80072ea:	89a3      	ldrh	r3, [r4, #12]
 80072ec:	059b      	lsls	r3, r3, #22
 80072ee:	d4dd      	bmi.n	80072ac <_fflush_r+0xc>
 80072f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80072f2:	f000 fa2a 	bl	800774a <__retarget_lock_release_recursive>
 80072f6:	e7d9      	b.n	80072ac <_fflush_r+0xc>
 80072f8:	4b05      	ldr	r3, [pc, #20]	; (8007310 <_fflush_r+0x70>)
 80072fa:	429c      	cmp	r4, r3
 80072fc:	d101      	bne.n	8007302 <_fflush_r+0x62>
 80072fe:	68ac      	ldr	r4, [r5, #8]
 8007300:	e7df      	b.n	80072c2 <_fflush_r+0x22>
 8007302:	4b04      	ldr	r3, [pc, #16]	; (8007314 <_fflush_r+0x74>)
 8007304:	429c      	cmp	r4, r3
 8007306:	bf08      	it	eq
 8007308:	68ec      	ldreq	r4, [r5, #12]
 800730a:	e7da      	b.n	80072c2 <_fflush_r+0x22>
 800730c:	08008f6c 	.word	0x08008f6c
 8007310:	08008f8c 	.word	0x08008f8c
 8007314:	08008f4c 	.word	0x08008f4c

08007318 <_cleanup_r>:
 8007318:	4901      	ldr	r1, [pc, #4]	; (8007320 <_cleanup_r+0x8>)
 800731a:	f000 b9e7 	b.w	80076ec <_fwalk_reent>
 800731e:	bf00      	nop
 8007320:	080083d1 	.word	0x080083d1

08007324 <std.isra.0>:
 8007324:	2300      	movs	r3, #0
 8007326:	b510      	push	{r4, lr}
 8007328:	4604      	mov	r4, r0
 800732a:	6003      	str	r3, [r0, #0]
 800732c:	6043      	str	r3, [r0, #4]
 800732e:	6083      	str	r3, [r0, #8]
 8007330:	8181      	strh	r1, [r0, #12]
 8007332:	6643      	str	r3, [r0, #100]	; 0x64
 8007334:	81c2      	strh	r2, [r0, #14]
 8007336:	6103      	str	r3, [r0, #16]
 8007338:	6143      	str	r3, [r0, #20]
 800733a:	6183      	str	r3, [r0, #24]
 800733c:	4619      	mov	r1, r3
 800733e:	2208      	movs	r2, #8
 8007340:	305c      	adds	r0, #92	; 0x5c
 8007342:	f7fd ffb5 	bl	80052b0 <memset>
 8007346:	4b05      	ldr	r3, [pc, #20]	; (800735c <std.isra.0+0x38>)
 8007348:	6263      	str	r3, [r4, #36]	; 0x24
 800734a:	4b05      	ldr	r3, [pc, #20]	; (8007360 <std.isra.0+0x3c>)
 800734c:	62a3      	str	r3, [r4, #40]	; 0x28
 800734e:	4b05      	ldr	r3, [pc, #20]	; (8007364 <std.isra.0+0x40>)
 8007350:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007352:	4b05      	ldr	r3, [pc, #20]	; (8007368 <std.isra.0+0x44>)
 8007354:	6224      	str	r4, [r4, #32]
 8007356:	6323      	str	r3, [r4, #48]	; 0x30
 8007358:	bd10      	pop	{r4, pc}
 800735a:	bf00      	nop
 800735c:	08008241 	.word	0x08008241
 8007360:	08008263 	.word	0x08008263
 8007364:	0800829b 	.word	0x0800829b
 8007368:	080082bf 	.word	0x080082bf

0800736c <__sfmoreglue>:
 800736c:	b570      	push	{r4, r5, r6, lr}
 800736e:	1e4a      	subs	r2, r1, #1
 8007370:	2568      	movs	r5, #104	; 0x68
 8007372:	4355      	muls	r5, r2
 8007374:	460e      	mov	r6, r1
 8007376:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800737a:	f000 fa5b 	bl	8007834 <_malloc_r>
 800737e:	4604      	mov	r4, r0
 8007380:	b140      	cbz	r0, 8007394 <__sfmoreglue+0x28>
 8007382:	2100      	movs	r1, #0
 8007384:	e880 0042 	stmia.w	r0, {r1, r6}
 8007388:	300c      	adds	r0, #12
 800738a:	60a0      	str	r0, [r4, #8]
 800738c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007390:	f7fd ff8e 	bl	80052b0 <memset>
 8007394:	4620      	mov	r0, r4
 8007396:	bd70      	pop	{r4, r5, r6, pc}

08007398 <__sfp_lock_acquire>:
 8007398:	4801      	ldr	r0, [pc, #4]	; (80073a0 <__sfp_lock_acquire+0x8>)
 800739a:	f000 b9d5 	b.w	8007748 <__retarget_lock_acquire_recursive>
 800739e:	bf00      	nop
 80073a0:	2000098c 	.word	0x2000098c

080073a4 <__sfp_lock_release>:
 80073a4:	4801      	ldr	r0, [pc, #4]	; (80073ac <__sfp_lock_release+0x8>)
 80073a6:	f000 b9d0 	b.w	800774a <__retarget_lock_release_recursive>
 80073aa:	bf00      	nop
 80073ac:	2000098c 	.word	0x2000098c

080073b0 <__sinit_lock_acquire>:
 80073b0:	4801      	ldr	r0, [pc, #4]	; (80073b8 <__sinit_lock_acquire+0x8>)
 80073b2:	f000 b9c9 	b.w	8007748 <__retarget_lock_acquire_recursive>
 80073b6:	bf00      	nop
 80073b8:	20000987 	.word	0x20000987

080073bc <__sinit_lock_release>:
 80073bc:	4801      	ldr	r0, [pc, #4]	; (80073c4 <__sinit_lock_release+0x8>)
 80073be:	f000 b9c4 	b.w	800774a <__retarget_lock_release_recursive>
 80073c2:	bf00      	nop
 80073c4:	20000987 	.word	0x20000987

080073c8 <__sinit>:
 80073c8:	b510      	push	{r4, lr}
 80073ca:	4604      	mov	r4, r0
 80073cc:	f7ff fff0 	bl	80073b0 <__sinit_lock_acquire>
 80073d0:	69a3      	ldr	r3, [r4, #24]
 80073d2:	b11b      	cbz	r3, 80073dc <__sinit+0x14>
 80073d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073d8:	f7ff bff0 	b.w	80073bc <__sinit_lock_release>
 80073dc:	f8c4 30d8 	str.w	r3, [r4, #216]	; 0xd8
 80073e0:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 80073e4:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 80073e8:	4b12      	ldr	r3, [pc, #72]	; (8007434 <__sinit+0x6c>)
 80073ea:	4a13      	ldr	r2, [pc, #76]	; (8007438 <__sinit+0x70>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	62a2      	str	r2, [r4, #40]	; 0x28
 80073f0:	429c      	cmp	r4, r3
 80073f2:	bf04      	itt	eq
 80073f4:	2301      	moveq	r3, #1
 80073f6:	61a3      	streq	r3, [r4, #24]
 80073f8:	4620      	mov	r0, r4
 80073fa:	f000 f81f 	bl	800743c <__sfp>
 80073fe:	6060      	str	r0, [r4, #4]
 8007400:	4620      	mov	r0, r4
 8007402:	f000 f81b 	bl	800743c <__sfp>
 8007406:	60a0      	str	r0, [r4, #8]
 8007408:	4620      	mov	r0, r4
 800740a:	f000 f817 	bl	800743c <__sfp>
 800740e:	2200      	movs	r2, #0
 8007410:	60e0      	str	r0, [r4, #12]
 8007412:	2104      	movs	r1, #4
 8007414:	6860      	ldr	r0, [r4, #4]
 8007416:	f7ff ff85 	bl	8007324 <std.isra.0>
 800741a:	2201      	movs	r2, #1
 800741c:	2109      	movs	r1, #9
 800741e:	68a0      	ldr	r0, [r4, #8]
 8007420:	f7ff ff80 	bl	8007324 <std.isra.0>
 8007424:	2202      	movs	r2, #2
 8007426:	2112      	movs	r1, #18
 8007428:	68e0      	ldr	r0, [r4, #12]
 800742a:	f7ff ff7b 	bl	8007324 <std.isra.0>
 800742e:	2301      	movs	r3, #1
 8007430:	61a3      	str	r3, [r4, #24]
 8007432:	e7cf      	b.n	80073d4 <__sinit+0xc>
 8007434:	08008ee4 	.word	0x08008ee4
 8007438:	08007319 	.word	0x08007319

0800743c <__sfp>:
 800743c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800743e:	4607      	mov	r7, r0
 8007440:	f7ff ffaa 	bl	8007398 <__sfp_lock_acquire>
 8007444:	4b1f      	ldr	r3, [pc, #124]	; (80074c4 <__sfp+0x88>)
 8007446:	681e      	ldr	r6, [r3, #0]
 8007448:	69b3      	ldr	r3, [r6, #24]
 800744a:	b913      	cbnz	r3, 8007452 <__sfp+0x16>
 800744c:	4630      	mov	r0, r6
 800744e:	f7ff ffbb 	bl	80073c8 <__sinit>
 8007452:	36d8      	adds	r6, #216	; 0xd8
 8007454:	68b4      	ldr	r4, [r6, #8]
 8007456:	6873      	ldr	r3, [r6, #4]
 8007458:	3b01      	subs	r3, #1
 800745a:	d503      	bpl.n	8007464 <__sfp+0x28>
 800745c:	6833      	ldr	r3, [r6, #0]
 800745e:	b133      	cbz	r3, 800746e <__sfp+0x32>
 8007460:	6836      	ldr	r6, [r6, #0]
 8007462:	e7f7      	b.n	8007454 <__sfp+0x18>
 8007464:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007468:	b17d      	cbz	r5, 800748a <__sfp+0x4e>
 800746a:	3468      	adds	r4, #104	; 0x68
 800746c:	e7f4      	b.n	8007458 <__sfp+0x1c>
 800746e:	2104      	movs	r1, #4
 8007470:	4638      	mov	r0, r7
 8007472:	f7ff ff7b 	bl	800736c <__sfmoreglue>
 8007476:	4604      	mov	r4, r0
 8007478:	6030      	str	r0, [r6, #0]
 800747a:	2800      	cmp	r0, #0
 800747c:	d1f0      	bne.n	8007460 <__sfp+0x24>
 800747e:	f7ff ff91 	bl	80073a4 <__sfp_lock_release>
 8007482:	230c      	movs	r3, #12
 8007484:	603b      	str	r3, [r7, #0]
 8007486:	4620      	mov	r0, r4
 8007488:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800748a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800748e:	81e3      	strh	r3, [r4, #14]
 8007490:	2301      	movs	r3, #1
 8007492:	81a3      	strh	r3, [r4, #12]
 8007494:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007498:	6665      	str	r5, [r4, #100]	; 0x64
 800749a:	f000 f953 	bl	8007744 <__retarget_lock_init_recursive>
 800749e:	f7ff ff81 	bl	80073a4 <__sfp_lock_release>
 80074a2:	6025      	str	r5, [r4, #0]
 80074a4:	60a5      	str	r5, [r4, #8]
 80074a6:	6065      	str	r5, [r4, #4]
 80074a8:	6125      	str	r5, [r4, #16]
 80074aa:	6165      	str	r5, [r4, #20]
 80074ac:	61a5      	str	r5, [r4, #24]
 80074ae:	2208      	movs	r2, #8
 80074b0:	4629      	mov	r1, r5
 80074b2:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80074b6:	f7fd fefb 	bl	80052b0 <memset>
 80074ba:	6365      	str	r5, [r4, #52]	; 0x34
 80074bc:	63a5      	str	r5, [r4, #56]	; 0x38
 80074be:	64a5      	str	r5, [r4, #72]	; 0x48
 80074c0:	64e5      	str	r5, [r4, #76]	; 0x4c
 80074c2:	e7e0      	b.n	8007486 <__sfp+0x4a>
 80074c4:	08008ee4 	.word	0x08008ee4

080074c8 <_malloc_trim_r>:
 80074c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074cc:	4f25      	ldr	r7, [pc, #148]	; (8007564 <_malloc_trim_r+0x9c>)
 80074ce:	f8df 80a0 	ldr.w	r8, [pc, #160]	; 8007570 <_malloc_trim_r+0xa8>
 80074d2:	4689      	mov	r9, r1
 80074d4:	4606      	mov	r6, r0
 80074d6:	f000 fbc7 	bl	8007c68 <__malloc_lock>
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	685d      	ldr	r5, [r3, #4]
 80074de:	f1a8 0411 	sub.w	r4, r8, #17
 80074e2:	f025 0503 	bic.w	r5, r5, #3
 80074e6:	eba4 0409 	sub.w	r4, r4, r9
 80074ea:	442c      	add	r4, r5
 80074ec:	fbb4 f4f8 	udiv	r4, r4, r8
 80074f0:	3c01      	subs	r4, #1
 80074f2:	fb08 f404 	mul.w	r4, r8, r4
 80074f6:	4544      	cmp	r4, r8
 80074f8:	da05      	bge.n	8007506 <_malloc_trim_r+0x3e>
 80074fa:	4630      	mov	r0, r6
 80074fc:	f000 fbba 	bl	8007c74 <__malloc_unlock>
 8007500:	2000      	movs	r0, #0
 8007502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007506:	2100      	movs	r1, #0
 8007508:	4630      	mov	r0, r6
 800750a:	f000 fe89 	bl	8008220 <_sbrk_r>
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	442b      	add	r3, r5
 8007512:	4298      	cmp	r0, r3
 8007514:	d1f1      	bne.n	80074fa <_malloc_trim_r+0x32>
 8007516:	4261      	negs	r1, r4
 8007518:	4630      	mov	r0, r6
 800751a:	f000 fe81 	bl	8008220 <_sbrk_r>
 800751e:	3001      	adds	r0, #1
 8007520:	d110      	bne.n	8007544 <_malloc_trim_r+0x7c>
 8007522:	2100      	movs	r1, #0
 8007524:	4630      	mov	r0, r6
 8007526:	f000 fe7b 	bl	8008220 <_sbrk_r>
 800752a:	68ba      	ldr	r2, [r7, #8]
 800752c:	1a83      	subs	r3, r0, r2
 800752e:	2b0f      	cmp	r3, #15
 8007530:	dde3      	ble.n	80074fa <_malloc_trim_r+0x32>
 8007532:	490d      	ldr	r1, [pc, #52]	; (8007568 <_malloc_trim_r+0xa0>)
 8007534:	6809      	ldr	r1, [r1, #0]
 8007536:	1a40      	subs	r0, r0, r1
 8007538:	490c      	ldr	r1, [pc, #48]	; (800756c <_malloc_trim_r+0xa4>)
 800753a:	f043 0301 	orr.w	r3, r3, #1
 800753e:	6008      	str	r0, [r1, #0]
 8007540:	6053      	str	r3, [r2, #4]
 8007542:	e7da      	b.n	80074fa <_malloc_trim_r+0x32>
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	4a09      	ldr	r2, [pc, #36]	; (800756c <_malloc_trim_r+0xa4>)
 8007548:	1b2d      	subs	r5, r5, r4
 800754a:	f045 0501 	orr.w	r5, r5, #1
 800754e:	605d      	str	r5, [r3, #4]
 8007550:	6813      	ldr	r3, [r2, #0]
 8007552:	4630      	mov	r0, r6
 8007554:	1b1c      	subs	r4, r3, r4
 8007556:	6014      	str	r4, [r2, #0]
 8007558:	f000 fb8c 	bl	8007c74 <__malloc_unlock>
 800755c:	2001      	movs	r0, #1
 800755e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007562:	bf00      	nop
 8007564:	20000100 	.word	0x20000100
 8007568:	20000508 	.word	0x20000508
 800756c:	200006d0 	.word	0x200006d0
 8007570:	00001000 	.word	0x00001000

08007574 <_free_r>:
 8007574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007578:	4604      	mov	r4, r0
 800757a:	4688      	mov	r8, r1
 800757c:	2900      	cmp	r1, #0
 800757e:	f000 80ab 	beq.w	80076d8 <_free_r+0x164>
 8007582:	f000 fb71 	bl	8007c68 <__malloc_lock>
 8007586:	f858 2c04 	ldr.w	r2, [r8, #-4]
 800758a:	4d54      	ldr	r5, [pc, #336]	; (80076dc <_free_r+0x168>)
 800758c:	f022 0001 	bic.w	r0, r2, #1
 8007590:	f1a8 0308 	sub.w	r3, r8, #8
 8007594:	181f      	adds	r7, r3, r0
 8007596:	68a9      	ldr	r1, [r5, #8]
 8007598:	687e      	ldr	r6, [r7, #4]
 800759a:	428f      	cmp	r7, r1
 800759c:	f026 0603 	bic.w	r6, r6, #3
 80075a0:	f002 0201 	and.w	r2, r2, #1
 80075a4:	d11b      	bne.n	80075de <_free_r+0x6a>
 80075a6:	4430      	add	r0, r6
 80075a8:	b93a      	cbnz	r2, 80075ba <_free_r+0x46>
 80075aa:	f858 2c08 	ldr.w	r2, [r8, #-8]
 80075ae:	1a9b      	subs	r3, r3, r2
 80075b0:	4410      	add	r0, r2
 80075b2:	6899      	ldr	r1, [r3, #8]
 80075b4:	68da      	ldr	r2, [r3, #12]
 80075b6:	60ca      	str	r2, [r1, #12]
 80075b8:	6091      	str	r1, [r2, #8]
 80075ba:	f040 0201 	orr.w	r2, r0, #1
 80075be:	605a      	str	r2, [r3, #4]
 80075c0:	60ab      	str	r3, [r5, #8]
 80075c2:	4b47      	ldr	r3, [pc, #284]	; (80076e0 <_free_r+0x16c>)
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4298      	cmp	r0, r3
 80075c8:	d304      	bcc.n	80075d4 <_free_r+0x60>
 80075ca:	4b46      	ldr	r3, [pc, #280]	; (80076e4 <_free_r+0x170>)
 80075cc:	4620      	mov	r0, r4
 80075ce:	6819      	ldr	r1, [r3, #0]
 80075d0:	f7ff ff7a 	bl	80074c8 <_malloc_trim_r>
 80075d4:	4620      	mov	r0, r4
 80075d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075da:	f000 bb4b 	b.w	8007c74 <__malloc_unlock>
 80075de:	607e      	str	r6, [r7, #4]
 80075e0:	2a00      	cmp	r2, #0
 80075e2:	d139      	bne.n	8007658 <_free_r+0xe4>
 80075e4:	f858 1c08 	ldr.w	r1, [r8, #-8]
 80075e8:	1a5b      	subs	r3, r3, r1
 80075ea:	4408      	add	r0, r1
 80075ec:	6899      	ldr	r1, [r3, #8]
 80075ee:	f105 0e08 	add.w	lr, r5, #8
 80075f2:	4571      	cmp	r1, lr
 80075f4:	d032      	beq.n	800765c <_free_r+0xe8>
 80075f6:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80075fa:	f8c1 e00c 	str.w	lr, [r1, #12]
 80075fe:	f8ce 1008 	str.w	r1, [lr, #8]
 8007602:	19b9      	adds	r1, r7, r6
 8007604:	6849      	ldr	r1, [r1, #4]
 8007606:	07c9      	lsls	r1, r1, #31
 8007608:	d40a      	bmi.n	8007620 <_free_r+0xac>
 800760a:	4430      	add	r0, r6
 800760c:	68b9      	ldr	r1, [r7, #8]
 800760e:	bb3a      	cbnz	r2, 8007660 <_free_r+0xec>
 8007610:	4e35      	ldr	r6, [pc, #212]	; (80076e8 <_free_r+0x174>)
 8007612:	42b1      	cmp	r1, r6
 8007614:	d124      	bne.n	8007660 <_free_r+0xec>
 8007616:	616b      	str	r3, [r5, #20]
 8007618:	612b      	str	r3, [r5, #16]
 800761a:	2201      	movs	r2, #1
 800761c:	60d9      	str	r1, [r3, #12]
 800761e:	6099      	str	r1, [r3, #8]
 8007620:	f040 0101 	orr.w	r1, r0, #1
 8007624:	6059      	str	r1, [r3, #4]
 8007626:	5018      	str	r0, [r3, r0]
 8007628:	2a00      	cmp	r2, #0
 800762a:	d1d3      	bne.n	80075d4 <_free_r+0x60>
 800762c:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007630:	d21a      	bcs.n	8007668 <_free_r+0xf4>
 8007632:	08c0      	lsrs	r0, r0, #3
 8007634:	1081      	asrs	r1, r0, #2
 8007636:	2201      	movs	r2, #1
 8007638:	408a      	lsls	r2, r1
 800763a:	6869      	ldr	r1, [r5, #4]
 800763c:	3001      	adds	r0, #1
 800763e:	430a      	orrs	r2, r1
 8007640:	606a      	str	r2, [r5, #4]
 8007642:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8007646:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 800764a:	6099      	str	r1, [r3, #8]
 800764c:	3a08      	subs	r2, #8
 800764e:	60da      	str	r2, [r3, #12]
 8007650:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 8007654:	60cb      	str	r3, [r1, #12]
 8007656:	e7bd      	b.n	80075d4 <_free_r+0x60>
 8007658:	2200      	movs	r2, #0
 800765a:	e7d2      	b.n	8007602 <_free_r+0x8e>
 800765c:	2201      	movs	r2, #1
 800765e:	e7d0      	b.n	8007602 <_free_r+0x8e>
 8007660:	68fe      	ldr	r6, [r7, #12]
 8007662:	60ce      	str	r6, [r1, #12]
 8007664:	60b1      	str	r1, [r6, #8]
 8007666:	e7db      	b.n	8007620 <_free_r+0xac>
 8007668:	0a42      	lsrs	r2, r0, #9
 800766a:	2a04      	cmp	r2, #4
 800766c:	d813      	bhi.n	8007696 <_free_r+0x122>
 800766e:	0982      	lsrs	r2, r0, #6
 8007670:	3238      	adds	r2, #56	; 0x38
 8007672:	1c51      	adds	r1, r2, #1
 8007674:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8007678:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800767c:	428e      	cmp	r6, r1
 800767e:	d124      	bne.n	80076ca <_free_r+0x156>
 8007680:	2001      	movs	r0, #1
 8007682:	1092      	asrs	r2, r2, #2
 8007684:	fa00 f202 	lsl.w	r2, r0, r2
 8007688:	6868      	ldr	r0, [r5, #4]
 800768a:	4302      	orrs	r2, r0
 800768c:	606a      	str	r2, [r5, #4]
 800768e:	60de      	str	r6, [r3, #12]
 8007690:	6099      	str	r1, [r3, #8]
 8007692:	60b3      	str	r3, [r6, #8]
 8007694:	e7de      	b.n	8007654 <_free_r+0xe0>
 8007696:	2a14      	cmp	r2, #20
 8007698:	d801      	bhi.n	800769e <_free_r+0x12a>
 800769a:	325b      	adds	r2, #91	; 0x5b
 800769c:	e7e9      	b.n	8007672 <_free_r+0xfe>
 800769e:	2a54      	cmp	r2, #84	; 0x54
 80076a0:	d802      	bhi.n	80076a8 <_free_r+0x134>
 80076a2:	0b02      	lsrs	r2, r0, #12
 80076a4:	326e      	adds	r2, #110	; 0x6e
 80076a6:	e7e4      	b.n	8007672 <_free_r+0xfe>
 80076a8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80076ac:	d802      	bhi.n	80076b4 <_free_r+0x140>
 80076ae:	0bc2      	lsrs	r2, r0, #15
 80076b0:	3277      	adds	r2, #119	; 0x77
 80076b2:	e7de      	b.n	8007672 <_free_r+0xfe>
 80076b4:	f240 5154 	movw	r1, #1364	; 0x554
 80076b8:	428a      	cmp	r2, r1
 80076ba:	bf9a      	itte	ls
 80076bc:	0c82      	lsrls	r2, r0, #18
 80076be:	327c      	addls	r2, #124	; 0x7c
 80076c0:	227e      	movhi	r2, #126	; 0x7e
 80076c2:	e7d6      	b.n	8007672 <_free_r+0xfe>
 80076c4:	6889      	ldr	r1, [r1, #8]
 80076c6:	428e      	cmp	r6, r1
 80076c8:	d004      	beq.n	80076d4 <_free_r+0x160>
 80076ca:	684a      	ldr	r2, [r1, #4]
 80076cc:	f022 0203 	bic.w	r2, r2, #3
 80076d0:	4290      	cmp	r0, r2
 80076d2:	d3f7      	bcc.n	80076c4 <_free_r+0x150>
 80076d4:	68ce      	ldr	r6, [r1, #12]
 80076d6:	e7da      	b.n	800768e <_free_r+0x11a>
 80076d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80076dc:	20000100 	.word	0x20000100
 80076e0:	2000050c 	.word	0x2000050c
 80076e4:	20000700 	.word	0x20000700
 80076e8:	20000108 	.word	0x20000108

080076ec <_fwalk_reent>:
 80076ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80076f0:	4680      	mov	r8, r0
 80076f2:	4689      	mov	r9, r1
 80076f4:	f100 04d8 	add.w	r4, r0, #216	; 0xd8
 80076f8:	2600      	movs	r6, #0
 80076fa:	b914      	cbnz	r4, 8007702 <_fwalk_reent+0x16>
 80076fc:	4630      	mov	r0, r6
 80076fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007702:	68a5      	ldr	r5, [r4, #8]
 8007704:	6867      	ldr	r7, [r4, #4]
 8007706:	3f01      	subs	r7, #1
 8007708:	d501      	bpl.n	800770e <_fwalk_reent+0x22>
 800770a:	6824      	ldr	r4, [r4, #0]
 800770c:	e7f5      	b.n	80076fa <_fwalk_reent+0xe>
 800770e:	89ab      	ldrh	r3, [r5, #12]
 8007710:	2b01      	cmp	r3, #1
 8007712:	d907      	bls.n	8007724 <_fwalk_reent+0x38>
 8007714:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007718:	3301      	adds	r3, #1
 800771a:	d003      	beq.n	8007724 <_fwalk_reent+0x38>
 800771c:	4629      	mov	r1, r5
 800771e:	4640      	mov	r0, r8
 8007720:	47c8      	blx	r9
 8007722:	4306      	orrs	r6, r0
 8007724:	3568      	adds	r5, #104	; 0x68
 8007726:	e7ee      	b.n	8007706 <_fwalk_reent+0x1a>

08007728 <_localeconv_r>:
 8007728:	4b04      	ldr	r3, [pc, #16]	; (800773c <_localeconv_r+0x14>)
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	6a18      	ldr	r0, [r3, #32]
 800772e:	4b04      	ldr	r3, [pc, #16]	; (8007740 <_localeconv_r+0x18>)
 8007730:	2800      	cmp	r0, #0
 8007732:	bf08      	it	eq
 8007734:	4618      	moveq	r0, r3
 8007736:	30f0      	adds	r0, #240	; 0xf0
 8007738:	4770      	bx	lr
 800773a:	bf00      	nop
 800773c:	2000000c 	.word	0x2000000c
 8007740:	20000510 	.word	0x20000510

08007744 <__retarget_lock_init_recursive>:
 8007744:	4770      	bx	lr

08007746 <__retarget_lock_close_recursive>:
 8007746:	4770      	bx	lr

08007748 <__retarget_lock_acquire_recursive>:
 8007748:	4770      	bx	lr

0800774a <__retarget_lock_release_recursive>:
 800774a:	4770      	bx	lr

0800774c <__swhatbuf_r>:
 800774c:	b570      	push	{r4, r5, r6, lr}
 800774e:	460e      	mov	r6, r1
 8007750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007754:	2900      	cmp	r1, #0
 8007756:	b090      	sub	sp, #64	; 0x40
 8007758:	4614      	mov	r4, r2
 800775a:	461d      	mov	r5, r3
 800775c:	da09      	bge.n	8007772 <__swhatbuf_r+0x26>
 800775e:	89b3      	ldrh	r3, [r6, #12]
 8007760:	2200      	movs	r2, #0
 8007762:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8007766:	602a      	str	r2, [r5, #0]
 8007768:	d116      	bne.n	8007798 <__swhatbuf_r+0x4c>
 800776a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800776e:	6023      	str	r3, [r4, #0]
 8007770:	e015      	b.n	800779e <__swhatbuf_r+0x52>
 8007772:	aa01      	add	r2, sp, #4
 8007774:	f000 ff02 	bl	800857c <_fstat_r>
 8007778:	2800      	cmp	r0, #0
 800777a:	dbf0      	blt.n	800775e <__swhatbuf_r+0x12>
 800777c:	9a02      	ldr	r2, [sp, #8]
 800777e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007782:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007786:	425a      	negs	r2, r3
 8007788:	415a      	adcs	r2, r3
 800778a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800778e:	602a      	str	r2, [r5, #0]
 8007790:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007794:	6023      	str	r3, [r4, #0]
 8007796:	e002      	b.n	800779e <__swhatbuf_r+0x52>
 8007798:	2340      	movs	r3, #64	; 0x40
 800779a:	6023      	str	r3, [r4, #0]
 800779c:	4610      	mov	r0, r2
 800779e:	b010      	add	sp, #64	; 0x40
 80077a0:	bd70      	pop	{r4, r5, r6, pc}
	...

080077a4 <__smakebuf_r>:
 80077a4:	898b      	ldrh	r3, [r1, #12]
 80077a6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80077a8:	079d      	lsls	r5, r3, #30
 80077aa:	4606      	mov	r6, r0
 80077ac:	460c      	mov	r4, r1
 80077ae:	d507      	bpl.n	80077c0 <__smakebuf_r+0x1c>
 80077b0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80077b4:	6023      	str	r3, [r4, #0]
 80077b6:	6123      	str	r3, [r4, #16]
 80077b8:	2301      	movs	r3, #1
 80077ba:	6163      	str	r3, [r4, #20]
 80077bc:	b002      	add	sp, #8
 80077be:	bd70      	pop	{r4, r5, r6, pc}
 80077c0:	ab01      	add	r3, sp, #4
 80077c2:	466a      	mov	r2, sp
 80077c4:	f7ff ffc2 	bl	800774c <__swhatbuf_r>
 80077c8:	9900      	ldr	r1, [sp, #0]
 80077ca:	4605      	mov	r5, r0
 80077cc:	4630      	mov	r0, r6
 80077ce:	f000 f831 	bl	8007834 <_malloc_r>
 80077d2:	b948      	cbnz	r0, 80077e8 <__smakebuf_r+0x44>
 80077d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077d8:	059a      	lsls	r2, r3, #22
 80077da:	d4ef      	bmi.n	80077bc <__smakebuf_r+0x18>
 80077dc:	f023 0303 	bic.w	r3, r3, #3
 80077e0:	f043 0302 	orr.w	r3, r3, #2
 80077e4:	81a3      	strh	r3, [r4, #12]
 80077e6:	e7e3      	b.n	80077b0 <__smakebuf_r+0xc>
 80077e8:	4b0d      	ldr	r3, [pc, #52]	; (8007820 <__smakebuf_r+0x7c>)
 80077ea:	62b3      	str	r3, [r6, #40]	; 0x28
 80077ec:	89a3      	ldrh	r3, [r4, #12]
 80077ee:	6020      	str	r0, [r4, #0]
 80077f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80077f4:	81a3      	strh	r3, [r4, #12]
 80077f6:	9b00      	ldr	r3, [sp, #0]
 80077f8:	6163      	str	r3, [r4, #20]
 80077fa:	9b01      	ldr	r3, [sp, #4]
 80077fc:	6120      	str	r0, [r4, #16]
 80077fe:	b15b      	cbz	r3, 8007818 <__smakebuf_r+0x74>
 8007800:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007804:	4630      	mov	r0, r6
 8007806:	f001 f819 	bl	800883c <_isatty_r>
 800780a:	b128      	cbz	r0, 8007818 <__smakebuf_r+0x74>
 800780c:	89a3      	ldrh	r3, [r4, #12]
 800780e:	f023 0303 	bic.w	r3, r3, #3
 8007812:	f043 0301 	orr.w	r3, r3, #1
 8007816:	81a3      	strh	r3, [r4, #12]
 8007818:	89a3      	ldrh	r3, [r4, #12]
 800781a:	431d      	orrs	r5, r3
 800781c:	81a5      	strh	r5, [r4, #12]
 800781e:	e7cd      	b.n	80077bc <__smakebuf_r+0x18>
 8007820:	08007319 	.word	0x08007319

08007824 <malloc>:
 8007824:	4b02      	ldr	r3, [pc, #8]	; (8007830 <malloc+0xc>)
 8007826:	4601      	mov	r1, r0
 8007828:	6818      	ldr	r0, [r3, #0]
 800782a:	f000 b803 	b.w	8007834 <_malloc_r>
 800782e:	bf00      	nop
 8007830:	2000000c 	.word	0x2000000c

08007834 <_malloc_r>:
 8007834:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007838:	f101 040b 	add.w	r4, r1, #11
 800783c:	2c16      	cmp	r4, #22
 800783e:	4681      	mov	r9, r0
 8007840:	d907      	bls.n	8007852 <_malloc_r+0x1e>
 8007842:	f034 0407 	bics.w	r4, r4, #7
 8007846:	d505      	bpl.n	8007854 <_malloc_r+0x20>
 8007848:	230c      	movs	r3, #12
 800784a:	f8c9 3000 	str.w	r3, [r9]
 800784e:	2600      	movs	r6, #0
 8007850:	e131      	b.n	8007ab6 <_malloc_r+0x282>
 8007852:	2410      	movs	r4, #16
 8007854:	428c      	cmp	r4, r1
 8007856:	d3f7      	bcc.n	8007848 <_malloc_r+0x14>
 8007858:	4648      	mov	r0, r9
 800785a:	f000 fa05 	bl	8007c68 <__malloc_lock>
 800785e:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8007862:	4d9c      	ldr	r5, [pc, #624]	; (8007ad4 <_malloc_r+0x2a0>)
 8007864:	d236      	bcs.n	80078d4 <_malloc_r+0xa0>
 8007866:	f104 0208 	add.w	r2, r4, #8
 800786a:	442a      	add	r2, r5
 800786c:	f1a2 0108 	sub.w	r1, r2, #8
 8007870:	6856      	ldr	r6, [r2, #4]
 8007872:	428e      	cmp	r6, r1
 8007874:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8007878:	d102      	bne.n	8007880 <_malloc_r+0x4c>
 800787a:	68d6      	ldr	r6, [r2, #12]
 800787c:	42b2      	cmp	r2, r6
 800787e:	d010      	beq.n	80078a2 <_malloc_r+0x6e>
 8007880:	6873      	ldr	r3, [r6, #4]
 8007882:	68f2      	ldr	r2, [r6, #12]
 8007884:	68b1      	ldr	r1, [r6, #8]
 8007886:	f023 0303 	bic.w	r3, r3, #3
 800788a:	60ca      	str	r2, [r1, #12]
 800788c:	4433      	add	r3, r6
 800788e:	6091      	str	r1, [r2, #8]
 8007890:	685a      	ldr	r2, [r3, #4]
 8007892:	f042 0201 	orr.w	r2, r2, #1
 8007896:	605a      	str	r2, [r3, #4]
 8007898:	4648      	mov	r0, r9
 800789a:	f000 f9eb 	bl	8007c74 <__malloc_unlock>
 800789e:	3608      	adds	r6, #8
 80078a0:	e109      	b.n	8007ab6 <_malloc_r+0x282>
 80078a2:	3302      	adds	r3, #2
 80078a4:	4a8c      	ldr	r2, [pc, #560]	; (8007ad8 <_malloc_r+0x2a4>)
 80078a6:	692e      	ldr	r6, [r5, #16]
 80078a8:	4296      	cmp	r6, r2
 80078aa:	4611      	mov	r1, r2
 80078ac:	d06d      	beq.n	800798a <_malloc_r+0x156>
 80078ae:	6870      	ldr	r0, [r6, #4]
 80078b0:	f020 0003 	bic.w	r0, r0, #3
 80078b4:	1b07      	subs	r7, r0, r4
 80078b6:	2f0f      	cmp	r7, #15
 80078b8:	dd47      	ble.n	800794a <_malloc_r+0x116>
 80078ba:	1933      	adds	r3, r6, r4
 80078bc:	f044 0401 	orr.w	r4, r4, #1
 80078c0:	6074      	str	r4, [r6, #4]
 80078c2:	616b      	str	r3, [r5, #20]
 80078c4:	612b      	str	r3, [r5, #16]
 80078c6:	60da      	str	r2, [r3, #12]
 80078c8:	609a      	str	r2, [r3, #8]
 80078ca:	f047 0201 	orr.w	r2, r7, #1
 80078ce:	605a      	str	r2, [r3, #4]
 80078d0:	5037      	str	r7, [r6, r0]
 80078d2:	e7e1      	b.n	8007898 <_malloc_r+0x64>
 80078d4:	0a63      	lsrs	r3, r4, #9
 80078d6:	d02a      	beq.n	800792e <_malloc_r+0xfa>
 80078d8:	2b04      	cmp	r3, #4
 80078da:	d812      	bhi.n	8007902 <_malloc_r+0xce>
 80078dc:	09a3      	lsrs	r3, r4, #6
 80078de:	3338      	adds	r3, #56	; 0x38
 80078e0:	1c5a      	adds	r2, r3, #1
 80078e2:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 80078e6:	f1a2 0008 	sub.w	r0, r2, #8
 80078ea:	6856      	ldr	r6, [r2, #4]
 80078ec:	4286      	cmp	r6, r0
 80078ee:	d006      	beq.n	80078fe <_malloc_r+0xca>
 80078f0:	6872      	ldr	r2, [r6, #4]
 80078f2:	f022 0203 	bic.w	r2, r2, #3
 80078f6:	1b11      	subs	r1, r2, r4
 80078f8:	290f      	cmp	r1, #15
 80078fa:	dd1c      	ble.n	8007936 <_malloc_r+0x102>
 80078fc:	3b01      	subs	r3, #1
 80078fe:	3301      	adds	r3, #1
 8007900:	e7d0      	b.n	80078a4 <_malloc_r+0x70>
 8007902:	2b14      	cmp	r3, #20
 8007904:	d801      	bhi.n	800790a <_malloc_r+0xd6>
 8007906:	335b      	adds	r3, #91	; 0x5b
 8007908:	e7ea      	b.n	80078e0 <_malloc_r+0xac>
 800790a:	2b54      	cmp	r3, #84	; 0x54
 800790c:	d802      	bhi.n	8007914 <_malloc_r+0xe0>
 800790e:	0b23      	lsrs	r3, r4, #12
 8007910:	336e      	adds	r3, #110	; 0x6e
 8007912:	e7e5      	b.n	80078e0 <_malloc_r+0xac>
 8007914:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8007918:	d802      	bhi.n	8007920 <_malloc_r+0xec>
 800791a:	0be3      	lsrs	r3, r4, #15
 800791c:	3377      	adds	r3, #119	; 0x77
 800791e:	e7df      	b.n	80078e0 <_malloc_r+0xac>
 8007920:	f240 5254 	movw	r2, #1364	; 0x554
 8007924:	4293      	cmp	r3, r2
 8007926:	d804      	bhi.n	8007932 <_malloc_r+0xfe>
 8007928:	0ca3      	lsrs	r3, r4, #18
 800792a:	337c      	adds	r3, #124	; 0x7c
 800792c:	e7d8      	b.n	80078e0 <_malloc_r+0xac>
 800792e:	233f      	movs	r3, #63	; 0x3f
 8007930:	e7d6      	b.n	80078e0 <_malloc_r+0xac>
 8007932:	237e      	movs	r3, #126	; 0x7e
 8007934:	e7d4      	b.n	80078e0 <_malloc_r+0xac>
 8007936:	2900      	cmp	r1, #0
 8007938:	68f1      	ldr	r1, [r6, #12]
 800793a:	db04      	blt.n	8007946 <_malloc_r+0x112>
 800793c:	68b3      	ldr	r3, [r6, #8]
 800793e:	60d9      	str	r1, [r3, #12]
 8007940:	608b      	str	r3, [r1, #8]
 8007942:	18b3      	adds	r3, r6, r2
 8007944:	e7a4      	b.n	8007890 <_malloc_r+0x5c>
 8007946:	460e      	mov	r6, r1
 8007948:	e7d0      	b.n	80078ec <_malloc_r+0xb8>
 800794a:	2f00      	cmp	r7, #0
 800794c:	616a      	str	r2, [r5, #20]
 800794e:	612a      	str	r2, [r5, #16]
 8007950:	db05      	blt.n	800795e <_malloc_r+0x12a>
 8007952:	4430      	add	r0, r6
 8007954:	6843      	ldr	r3, [r0, #4]
 8007956:	f043 0301 	orr.w	r3, r3, #1
 800795a:	6043      	str	r3, [r0, #4]
 800795c:	e79c      	b.n	8007898 <_malloc_r+0x64>
 800795e:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007962:	d244      	bcs.n	80079ee <_malloc_r+0x1ba>
 8007964:	08c0      	lsrs	r0, r0, #3
 8007966:	1087      	asrs	r7, r0, #2
 8007968:	2201      	movs	r2, #1
 800796a:	fa02 f707 	lsl.w	r7, r2, r7
 800796e:	686a      	ldr	r2, [r5, #4]
 8007970:	3001      	adds	r0, #1
 8007972:	433a      	orrs	r2, r7
 8007974:	606a      	str	r2, [r5, #4]
 8007976:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 800797a:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 800797e:	60b7      	str	r7, [r6, #8]
 8007980:	3a08      	subs	r2, #8
 8007982:	60f2      	str	r2, [r6, #12]
 8007984:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8007988:	60fe      	str	r6, [r7, #12]
 800798a:	2001      	movs	r0, #1
 800798c:	109a      	asrs	r2, r3, #2
 800798e:	fa00 f202 	lsl.w	r2, r0, r2
 8007992:	6868      	ldr	r0, [r5, #4]
 8007994:	4282      	cmp	r2, r0
 8007996:	f200 80a1 	bhi.w	8007adc <_malloc_r+0x2a8>
 800799a:	4202      	tst	r2, r0
 800799c:	d106      	bne.n	80079ac <_malloc_r+0x178>
 800799e:	f023 0303 	bic.w	r3, r3, #3
 80079a2:	0052      	lsls	r2, r2, #1
 80079a4:	4202      	tst	r2, r0
 80079a6:	f103 0304 	add.w	r3, r3, #4
 80079aa:	d0fa      	beq.n	80079a2 <_malloc_r+0x16e>
 80079ac:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 80079b0:	46e0      	mov	r8, ip
 80079b2:	469e      	mov	lr, r3
 80079b4:	f8d8 600c 	ldr.w	r6, [r8, #12]
 80079b8:	4546      	cmp	r6, r8
 80079ba:	d153      	bne.n	8007a64 <_malloc_r+0x230>
 80079bc:	f10e 0e01 	add.w	lr, lr, #1
 80079c0:	f01e 0f03 	tst.w	lr, #3
 80079c4:	f108 0808 	add.w	r8, r8, #8
 80079c8:	d1f4      	bne.n	80079b4 <_malloc_r+0x180>
 80079ca:	0798      	lsls	r0, r3, #30
 80079cc:	d179      	bne.n	8007ac2 <_malloc_r+0x28e>
 80079ce:	686b      	ldr	r3, [r5, #4]
 80079d0:	ea23 0302 	bic.w	r3, r3, r2
 80079d4:	606b      	str	r3, [r5, #4]
 80079d6:	6868      	ldr	r0, [r5, #4]
 80079d8:	0052      	lsls	r2, r2, #1
 80079da:	4282      	cmp	r2, r0
 80079dc:	d87e      	bhi.n	8007adc <_malloc_r+0x2a8>
 80079de:	2a00      	cmp	r2, #0
 80079e0:	d07c      	beq.n	8007adc <_malloc_r+0x2a8>
 80079e2:	4673      	mov	r3, lr
 80079e4:	4202      	tst	r2, r0
 80079e6:	d1e1      	bne.n	80079ac <_malloc_r+0x178>
 80079e8:	3304      	adds	r3, #4
 80079ea:	0052      	lsls	r2, r2, #1
 80079ec:	e7fa      	b.n	80079e4 <_malloc_r+0x1b0>
 80079ee:	0a42      	lsrs	r2, r0, #9
 80079f0:	2a04      	cmp	r2, #4
 80079f2:	d815      	bhi.n	8007a20 <_malloc_r+0x1ec>
 80079f4:	0982      	lsrs	r2, r0, #6
 80079f6:	3238      	adds	r2, #56	; 0x38
 80079f8:	1c57      	adds	r7, r2, #1
 80079fa:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 80079fe:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8007a02:	45be      	cmp	lr, r7
 8007a04:	d126      	bne.n	8007a54 <_malloc_r+0x220>
 8007a06:	2001      	movs	r0, #1
 8007a08:	1092      	asrs	r2, r2, #2
 8007a0a:	fa00 f202 	lsl.w	r2, r0, r2
 8007a0e:	6868      	ldr	r0, [r5, #4]
 8007a10:	4310      	orrs	r0, r2
 8007a12:	6068      	str	r0, [r5, #4]
 8007a14:	f8c6 e00c 	str.w	lr, [r6, #12]
 8007a18:	60b7      	str	r7, [r6, #8]
 8007a1a:	f8ce 6008 	str.w	r6, [lr, #8]
 8007a1e:	e7b3      	b.n	8007988 <_malloc_r+0x154>
 8007a20:	2a14      	cmp	r2, #20
 8007a22:	d801      	bhi.n	8007a28 <_malloc_r+0x1f4>
 8007a24:	325b      	adds	r2, #91	; 0x5b
 8007a26:	e7e7      	b.n	80079f8 <_malloc_r+0x1c4>
 8007a28:	2a54      	cmp	r2, #84	; 0x54
 8007a2a:	d802      	bhi.n	8007a32 <_malloc_r+0x1fe>
 8007a2c:	0b02      	lsrs	r2, r0, #12
 8007a2e:	326e      	adds	r2, #110	; 0x6e
 8007a30:	e7e2      	b.n	80079f8 <_malloc_r+0x1c4>
 8007a32:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007a36:	d802      	bhi.n	8007a3e <_malloc_r+0x20a>
 8007a38:	0bc2      	lsrs	r2, r0, #15
 8007a3a:	3277      	adds	r2, #119	; 0x77
 8007a3c:	e7dc      	b.n	80079f8 <_malloc_r+0x1c4>
 8007a3e:	f240 5754 	movw	r7, #1364	; 0x554
 8007a42:	42ba      	cmp	r2, r7
 8007a44:	bf9a      	itte	ls
 8007a46:	0c82      	lsrls	r2, r0, #18
 8007a48:	327c      	addls	r2, #124	; 0x7c
 8007a4a:	227e      	movhi	r2, #126	; 0x7e
 8007a4c:	e7d4      	b.n	80079f8 <_malloc_r+0x1c4>
 8007a4e:	68bf      	ldr	r7, [r7, #8]
 8007a50:	45be      	cmp	lr, r7
 8007a52:	d004      	beq.n	8007a5e <_malloc_r+0x22a>
 8007a54:	687a      	ldr	r2, [r7, #4]
 8007a56:	f022 0203 	bic.w	r2, r2, #3
 8007a5a:	4290      	cmp	r0, r2
 8007a5c:	d3f7      	bcc.n	8007a4e <_malloc_r+0x21a>
 8007a5e:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 8007a62:	e7d7      	b.n	8007a14 <_malloc_r+0x1e0>
 8007a64:	6870      	ldr	r0, [r6, #4]
 8007a66:	68f7      	ldr	r7, [r6, #12]
 8007a68:	f020 0003 	bic.w	r0, r0, #3
 8007a6c:	eba0 0a04 	sub.w	sl, r0, r4
 8007a70:	f1ba 0f0f 	cmp.w	sl, #15
 8007a74:	dd10      	ble.n	8007a98 <_malloc_r+0x264>
 8007a76:	68b2      	ldr	r2, [r6, #8]
 8007a78:	1933      	adds	r3, r6, r4
 8007a7a:	f044 0401 	orr.w	r4, r4, #1
 8007a7e:	6074      	str	r4, [r6, #4]
 8007a80:	60d7      	str	r7, [r2, #12]
 8007a82:	60ba      	str	r2, [r7, #8]
 8007a84:	f04a 0201 	orr.w	r2, sl, #1
 8007a88:	616b      	str	r3, [r5, #20]
 8007a8a:	612b      	str	r3, [r5, #16]
 8007a8c:	60d9      	str	r1, [r3, #12]
 8007a8e:	6099      	str	r1, [r3, #8]
 8007a90:	605a      	str	r2, [r3, #4]
 8007a92:	f846 a000 	str.w	sl, [r6, r0]
 8007a96:	e6ff      	b.n	8007898 <_malloc_r+0x64>
 8007a98:	f1ba 0f00 	cmp.w	sl, #0
 8007a9c:	db0f      	blt.n	8007abe <_malloc_r+0x28a>
 8007a9e:	4430      	add	r0, r6
 8007aa0:	6843      	ldr	r3, [r0, #4]
 8007aa2:	f043 0301 	orr.w	r3, r3, #1
 8007aa6:	6043      	str	r3, [r0, #4]
 8007aa8:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8007aac:	4648      	mov	r0, r9
 8007aae:	60df      	str	r7, [r3, #12]
 8007ab0:	60bb      	str	r3, [r7, #8]
 8007ab2:	f000 f8df 	bl	8007c74 <__malloc_unlock>
 8007ab6:	4630      	mov	r0, r6
 8007ab8:	b003      	add	sp, #12
 8007aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007abe:	463e      	mov	r6, r7
 8007ac0:	e77a      	b.n	80079b8 <_malloc_r+0x184>
 8007ac2:	f85c 0908 	ldr.w	r0, [ip], #-8
 8007ac6:	4584      	cmp	ip, r0
 8007ac8:	f103 33ff 	add.w	r3, r3, #4294967295
 8007acc:	f43f af7d 	beq.w	80079ca <_malloc_r+0x196>
 8007ad0:	e781      	b.n	80079d6 <_malloc_r+0x1a2>
 8007ad2:	bf00      	nop
 8007ad4:	20000100 	.word	0x20000100
 8007ad8:	20000108 	.word	0x20000108
 8007adc:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8007ae0:	f8db 6004 	ldr.w	r6, [fp, #4]
 8007ae4:	f026 0603 	bic.w	r6, r6, #3
 8007ae8:	42b4      	cmp	r4, r6
 8007aea:	d803      	bhi.n	8007af4 <_malloc_r+0x2c0>
 8007aec:	1b33      	subs	r3, r6, r4
 8007aee:	2b0f      	cmp	r3, #15
 8007af0:	f300 8096 	bgt.w	8007c20 <_malloc_r+0x3ec>
 8007af4:	4a4f      	ldr	r2, [pc, #316]	; (8007c34 <_malloc_r+0x400>)
 8007af6:	6817      	ldr	r7, [r2, #0]
 8007af8:	4a4f      	ldr	r2, [pc, #316]	; (8007c38 <_malloc_r+0x404>)
 8007afa:	6811      	ldr	r1, [r2, #0]
 8007afc:	3710      	adds	r7, #16
 8007afe:	3101      	adds	r1, #1
 8007b00:	eb0b 0306 	add.w	r3, fp, r6
 8007b04:	4427      	add	r7, r4
 8007b06:	d005      	beq.n	8007b14 <_malloc_r+0x2e0>
 8007b08:	494c      	ldr	r1, [pc, #304]	; (8007c3c <_malloc_r+0x408>)
 8007b0a:	3901      	subs	r1, #1
 8007b0c:	440f      	add	r7, r1
 8007b0e:	3101      	adds	r1, #1
 8007b10:	4249      	negs	r1, r1
 8007b12:	400f      	ands	r7, r1
 8007b14:	4639      	mov	r1, r7
 8007b16:	4648      	mov	r0, r9
 8007b18:	9201      	str	r2, [sp, #4]
 8007b1a:	9300      	str	r3, [sp, #0]
 8007b1c:	f000 fb80 	bl	8008220 <_sbrk_r>
 8007b20:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007b24:	4680      	mov	r8, r0
 8007b26:	d056      	beq.n	8007bd6 <_malloc_r+0x3a2>
 8007b28:	9b00      	ldr	r3, [sp, #0]
 8007b2a:	9a01      	ldr	r2, [sp, #4]
 8007b2c:	4283      	cmp	r3, r0
 8007b2e:	d901      	bls.n	8007b34 <_malloc_r+0x300>
 8007b30:	45ab      	cmp	fp, r5
 8007b32:	d150      	bne.n	8007bd6 <_malloc_r+0x3a2>
 8007b34:	4842      	ldr	r0, [pc, #264]	; (8007c40 <_malloc_r+0x40c>)
 8007b36:	6801      	ldr	r1, [r0, #0]
 8007b38:	4543      	cmp	r3, r8
 8007b3a:	eb07 0e01 	add.w	lr, r7, r1
 8007b3e:	f8c0 e000 	str.w	lr, [r0]
 8007b42:	4940      	ldr	r1, [pc, #256]	; (8007c44 <_malloc_r+0x410>)
 8007b44:	4682      	mov	sl, r0
 8007b46:	d113      	bne.n	8007b70 <_malloc_r+0x33c>
 8007b48:	420b      	tst	r3, r1
 8007b4a:	d111      	bne.n	8007b70 <_malloc_r+0x33c>
 8007b4c:	68ab      	ldr	r3, [r5, #8]
 8007b4e:	443e      	add	r6, r7
 8007b50:	f046 0601 	orr.w	r6, r6, #1
 8007b54:	605e      	str	r6, [r3, #4]
 8007b56:	4a3c      	ldr	r2, [pc, #240]	; (8007c48 <_malloc_r+0x414>)
 8007b58:	f8da 3000 	ldr.w	r3, [sl]
 8007b5c:	6811      	ldr	r1, [r2, #0]
 8007b5e:	428b      	cmp	r3, r1
 8007b60:	bf88      	it	hi
 8007b62:	6013      	strhi	r3, [r2, #0]
 8007b64:	4a39      	ldr	r2, [pc, #228]	; (8007c4c <_malloc_r+0x418>)
 8007b66:	6811      	ldr	r1, [r2, #0]
 8007b68:	428b      	cmp	r3, r1
 8007b6a:	bf88      	it	hi
 8007b6c:	6013      	strhi	r3, [r2, #0]
 8007b6e:	e032      	b.n	8007bd6 <_malloc_r+0x3a2>
 8007b70:	6810      	ldr	r0, [r2, #0]
 8007b72:	3001      	adds	r0, #1
 8007b74:	bf1b      	ittet	ne
 8007b76:	eba8 0303 	subne.w	r3, r8, r3
 8007b7a:	4473      	addne	r3, lr
 8007b7c:	f8c2 8000 	streq.w	r8, [r2]
 8007b80:	f8ca 3000 	strne.w	r3, [sl]
 8007b84:	f018 0007 	ands.w	r0, r8, #7
 8007b88:	bf1c      	itt	ne
 8007b8a:	f1c0 0008 	rsbne	r0, r0, #8
 8007b8e:	4480      	addne	r8, r0
 8007b90:	4b2a      	ldr	r3, [pc, #168]	; (8007c3c <_malloc_r+0x408>)
 8007b92:	4447      	add	r7, r8
 8007b94:	4418      	add	r0, r3
 8007b96:	400f      	ands	r7, r1
 8007b98:	1bc7      	subs	r7, r0, r7
 8007b9a:	4639      	mov	r1, r7
 8007b9c:	4648      	mov	r0, r9
 8007b9e:	f000 fb3f 	bl	8008220 <_sbrk_r>
 8007ba2:	1c43      	adds	r3, r0, #1
 8007ba4:	bf08      	it	eq
 8007ba6:	4640      	moveq	r0, r8
 8007ba8:	f8da 3000 	ldr.w	r3, [sl]
 8007bac:	f8c5 8008 	str.w	r8, [r5, #8]
 8007bb0:	bf08      	it	eq
 8007bb2:	2700      	moveq	r7, #0
 8007bb4:	eba0 0008 	sub.w	r0, r0, r8
 8007bb8:	443b      	add	r3, r7
 8007bba:	4407      	add	r7, r0
 8007bbc:	f047 0701 	orr.w	r7, r7, #1
 8007bc0:	45ab      	cmp	fp, r5
 8007bc2:	f8ca 3000 	str.w	r3, [sl]
 8007bc6:	f8c8 7004 	str.w	r7, [r8, #4]
 8007bca:	d0c4      	beq.n	8007b56 <_malloc_r+0x322>
 8007bcc:	2e0f      	cmp	r6, #15
 8007bce:	d810      	bhi.n	8007bf2 <_malloc_r+0x3be>
 8007bd0:	2301      	movs	r3, #1
 8007bd2:	f8c8 3004 	str.w	r3, [r8, #4]
 8007bd6:	68ab      	ldr	r3, [r5, #8]
 8007bd8:	685a      	ldr	r2, [r3, #4]
 8007bda:	f022 0203 	bic.w	r2, r2, #3
 8007bde:	4294      	cmp	r4, r2
 8007be0:	eba2 0304 	sub.w	r3, r2, r4
 8007be4:	d801      	bhi.n	8007bea <_malloc_r+0x3b6>
 8007be6:	2b0f      	cmp	r3, #15
 8007be8:	dc1a      	bgt.n	8007c20 <_malloc_r+0x3ec>
 8007bea:	4648      	mov	r0, r9
 8007bec:	f000 f842 	bl	8007c74 <__malloc_unlock>
 8007bf0:	e62d      	b.n	800784e <_malloc_r+0x1a>
 8007bf2:	f8db 3004 	ldr.w	r3, [fp, #4]
 8007bf6:	3e0c      	subs	r6, #12
 8007bf8:	f026 0607 	bic.w	r6, r6, #7
 8007bfc:	f003 0301 	and.w	r3, r3, #1
 8007c00:	4333      	orrs	r3, r6
 8007c02:	f8cb 3004 	str.w	r3, [fp, #4]
 8007c06:	eb0b 0306 	add.w	r3, fp, r6
 8007c0a:	2205      	movs	r2, #5
 8007c0c:	2e0f      	cmp	r6, #15
 8007c0e:	605a      	str	r2, [r3, #4]
 8007c10:	609a      	str	r2, [r3, #8]
 8007c12:	d9a0      	bls.n	8007b56 <_malloc_r+0x322>
 8007c14:	f10b 0108 	add.w	r1, fp, #8
 8007c18:	4648      	mov	r0, r9
 8007c1a:	f7ff fcab 	bl	8007574 <_free_r>
 8007c1e:	e79a      	b.n	8007b56 <_malloc_r+0x322>
 8007c20:	68ae      	ldr	r6, [r5, #8]
 8007c22:	f044 0201 	orr.w	r2, r4, #1
 8007c26:	4434      	add	r4, r6
 8007c28:	f043 0301 	orr.w	r3, r3, #1
 8007c2c:	6072      	str	r2, [r6, #4]
 8007c2e:	60ac      	str	r4, [r5, #8]
 8007c30:	6063      	str	r3, [r4, #4]
 8007c32:	e631      	b.n	8007898 <_malloc_r+0x64>
 8007c34:	20000700 	.word	0x20000700
 8007c38:	20000508 	.word	0x20000508
 8007c3c:	00001000 	.word	0x00001000
 8007c40:	200006d0 	.word	0x200006d0
 8007c44:	00000fff 	.word	0x00000fff
 8007c48:	200006f8 	.word	0x200006f8
 8007c4c:	200006fc 	.word	0x200006fc

08007c50 <memcpy>:
 8007c50:	b510      	push	{r4, lr}
 8007c52:	1e43      	subs	r3, r0, #1
 8007c54:	440a      	add	r2, r1
 8007c56:	4291      	cmp	r1, r2
 8007c58:	d100      	bne.n	8007c5c <memcpy+0xc>
 8007c5a:	bd10      	pop	{r4, pc}
 8007c5c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007c60:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007c64:	e7f7      	b.n	8007c56 <memcpy+0x6>
	...

08007c68 <__malloc_lock>:
 8007c68:	4801      	ldr	r0, [pc, #4]	; (8007c70 <__malloc_lock+0x8>)
 8007c6a:	f7ff bd6d 	b.w	8007748 <__retarget_lock_acquire_recursive>
 8007c6e:	bf00      	nop
 8007c70:	20000988 	.word	0x20000988

08007c74 <__malloc_unlock>:
 8007c74:	4801      	ldr	r0, [pc, #4]	; (8007c7c <__malloc_unlock+0x8>)
 8007c76:	f7ff bd68 	b.w	800774a <__retarget_lock_release_recursive>
 8007c7a:	bf00      	nop
 8007c7c:	20000988 	.word	0x20000988

08007c80 <_Balloc>:
 8007c80:	b570      	push	{r4, r5, r6, lr}
 8007c82:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007c84:	4604      	mov	r4, r0
 8007c86:	460e      	mov	r6, r1
 8007c88:	b93d      	cbnz	r5, 8007c9a <_Balloc+0x1a>
 8007c8a:	2010      	movs	r0, #16
 8007c8c:	f7ff fdca 	bl	8007824 <malloc>
 8007c90:	6260      	str	r0, [r4, #36]	; 0x24
 8007c92:	6045      	str	r5, [r0, #4]
 8007c94:	6085      	str	r5, [r0, #8]
 8007c96:	6005      	str	r5, [r0, #0]
 8007c98:	60c5      	str	r5, [r0, #12]
 8007c9a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007c9c:	68eb      	ldr	r3, [r5, #12]
 8007c9e:	b183      	cbz	r3, 8007cc2 <_Balloc+0x42>
 8007ca0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007ca2:	68db      	ldr	r3, [r3, #12]
 8007ca4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007ca8:	b9b8      	cbnz	r0, 8007cda <_Balloc+0x5a>
 8007caa:	2101      	movs	r1, #1
 8007cac:	fa01 f506 	lsl.w	r5, r1, r6
 8007cb0:	1d6a      	adds	r2, r5, #5
 8007cb2:	0092      	lsls	r2, r2, #2
 8007cb4:	4620      	mov	r0, r4
 8007cb6:	f000 fb4d 	bl	8008354 <_calloc_r>
 8007cba:	b160      	cbz	r0, 8007cd6 <_Balloc+0x56>
 8007cbc:	6046      	str	r6, [r0, #4]
 8007cbe:	6085      	str	r5, [r0, #8]
 8007cc0:	e00e      	b.n	8007ce0 <_Balloc+0x60>
 8007cc2:	2221      	movs	r2, #33	; 0x21
 8007cc4:	2104      	movs	r1, #4
 8007cc6:	4620      	mov	r0, r4
 8007cc8:	f000 fb44 	bl	8008354 <_calloc_r>
 8007ccc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007cce:	60e8      	str	r0, [r5, #12]
 8007cd0:	68db      	ldr	r3, [r3, #12]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d1e4      	bne.n	8007ca0 <_Balloc+0x20>
 8007cd6:	2000      	movs	r0, #0
 8007cd8:	bd70      	pop	{r4, r5, r6, pc}
 8007cda:	6802      	ldr	r2, [r0, #0]
 8007cdc:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	6103      	str	r3, [r0, #16]
 8007ce4:	60c3      	str	r3, [r0, #12]
 8007ce6:	bd70      	pop	{r4, r5, r6, pc}

08007ce8 <_Bfree>:
 8007ce8:	b570      	push	{r4, r5, r6, lr}
 8007cea:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8007cec:	4606      	mov	r6, r0
 8007cee:	460d      	mov	r5, r1
 8007cf0:	b93c      	cbnz	r4, 8007d02 <_Bfree+0x1a>
 8007cf2:	2010      	movs	r0, #16
 8007cf4:	f7ff fd96 	bl	8007824 <malloc>
 8007cf8:	6270      	str	r0, [r6, #36]	; 0x24
 8007cfa:	6044      	str	r4, [r0, #4]
 8007cfc:	6084      	str	r4, [r0, #8]
 8007cfe:	6004      	str	r4, [r0, #0]
 8007d00:	60c4      	str	r4, [r0, #12]
 8007d02:	b13d      	cbz	r5, 8007d14 <_Bfree+0x2c>
 8007d04:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8007d06:	686a      	ldr	r2, [r5, #4]
 8007d08:	68db      	ldr	r3, [r3, #12]
 8007d0a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d0e:	6029      	str	r1, [r5, #0]
 8007d10:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007d14:	bd70      	pop	{r4, r5, r6, pc}

08007d16 <__multadd>:
 8007d16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d1a:	690d      	ldr	r5, [r1, #16]
 8007d1c:	461f      	mov	r7, r3
 8007d1e:	4606      	mov	r6, r0
 8007d20:	460c      	mov	r4, r1
 8007d22:	f101 0e14 	add.w	lr, r1, #20
 8007d26:	2300      	movs	r3, #0
 8007d28:	f8de 0000 	ldr.w	r0, [lr]
 8007d2c:	b281      	uxth	r1, r0
 8007d2e:	fb02 7101 	mla	r1, r2, r1, r7
 8007d32:	0c0f      	lsrs	r7, r1, #16
 8007d34:	0c00      	lsrs	r0, r0, #16
 8007d36:	fb02 7000 	mla	r0, r2, r0, r7
 8007d3a:	b289      	uxth	r1, r1
 8007d3c:	3301      	adds	r3, #1
 8007d3e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8007d42:	429d      	cmp	r5, r3
 8007d44:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8007d48:	f84e 1b04 	str.w	r1, [lr], #4
 8007d4c:	dcec      	bgt.n	8007d28 <__multadd+0x12>
 8007d4e:	b1d7      	cbz	r7, 8007d86 <__multadd+0x70>
 8007d50:	68a3      	ldr	r3, [r4, #8]
 8007d52:	429d      	cmp	r5, r3
 8007d54:	db12      	blt.n	8007d7c <__multadd+0x66>
 8007d56:	6861      	ldr	r1, [r4, #4]
 8007d58:	4630      	mov	r0, r6
 8007d5a:	3101      	adds	r1, #1
 8007d5c:	f7ff ff90 	bl	8007c80 <_Balloc>
 8007d60:	6922      	ldr	r2, [r4, #16]
 8007d62:	3202      	adds	r2, #2
 8007d64:	f104 010c 	add.w	r1, r4, #12
 8007d68:	4680      	mov	r8, r0
 8007d6a:	0092      	lsls	r2, r2, #2
 8007d6c:	300c      	adds	r0, #12
 8007d6e:	f7ff ff6f 	bl	8007c50 <memcpy>
 8007d72:	4621      	mov	r1, r4
 8007d74:	4630      	mov	r0, r6
 8007d76:	f7ff ffb7 	bl	8007ce8 <_Bfree>
 8007d7a:	4644      	mov	r4, r8
 8007d7c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007d80:	3501      	adds	r5, #1
 8007d82:	615f      	str	r7, [r3, #20]
 8007d84:	6125      	str	r5, [r4, #16]
 8007d86:	4620      	mov	r0, r4
 8007d88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08007d8c <__hi0bits>:
 8007d8c:	0c02      	lsrs	r2, r0, #16
 8007d8e:	0412      	lsls	r2, r2, #16
 8007d90:	4603      	mov	r3, r0
 8007d92:	b9b2      	cbnz	r2, 8007dc2 <__hi0bits+0x36>
 8007d94:	0403      	lsls	r3, r0, #16
 8007d96:	2010      	movs	r0, #16
 8007d98:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007d9c:	bf04      	itt	eq
 8007d9e:	021b      	lsleq	r3, r3, #8
 8007da0:	3008      	addeq	r0, #8
 8007da2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007da6:	bf04      	itt	eq
 8007da8:	011b      	lsleq	r3, r3, #4
 8007daa:	3004      	addeq	r0, #4
 8007dac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007db0:	bf04      	itt	eq
 8007db2:	009b      	lsleq	r3, r3, #2
 8007db4:	3002      	addeq	r0, #2
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	db06      	blt.n	8007dc8 <__hi0bits+0x3c>
 8007dba:	005b      	lsls	r3, r3, #1
 8007dbc:	d503      	bpl.n	8007dc6 <__hi0bits+0x3a>
 8007dbe:	3001      	adds	r0, #1
 8007dc0:	4770      	bx	lr
 8007dc2:	2000      	movs	r0, #0
 8007dc4:	e7e8      	b.n	8007d98 <__hi0bits+0xc>
 8007dc6:	2020      	movs	r0, #32
 8007dc8:	4770      	bx	lr

08007dca <__lo0bits>:
 8007dca:	6803      	ldr	r3, [r0, #0]
 8007dcc:	f013 0207 	ands.w	r2, r3, #7
 8007dd0:	4601      	mov	r1, r0
 8007dd2:	d00b      	beq.n	8007dec <__lo0bits+0x22>
 8007dd4:	07da      	lsls	r2, r3, #31
 8007dd6:	d423      	bmi.n	8007e20 <__lo0bits+0x56>
 8007dd8:	0798      	lsls	r0, r3, #30
 8007dda:	bf49      	itett	mi
 8007ddc:	085b      	lsrmi	r3, r3, #1
 8007dde:	089b      	lsrpl	r3, r3, #2
 8007de0:	2001      	movmi	r0, #1
 8007de2:	600b      	strmi	r3, [r1, #0]
 8007de4:	bf5c      	itt	pl
 8007de6:	600b      	strpl	r3, [r1, #0]
 8007de8:	2002      	movpl	r0, #2
 8007dea:	4770      	bx	lr
 8007dec:	b298      	uxth	r0, r3
 8007dee:	b9a8      	cbnz	r0, 8007e1c <__lo0bits+0x52>
 8007df0:	0c1b      	lsrs	r3, r3, #16
 8007df2:	2010      	movs	r0, #16
 8007df4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007df8:	bf04      	itt	eq
 8007dfa:	0a1b      	lsreq	r3, r3, #8
 8007dfc:	3008      	addeq	r0, #8
 8007dfe:	071a      	lsls	r2, r3, #28
 8007e00:	bf04      	itt	eq
 8007e02:	091b      	lsreq	r3, r3, #4
 8007e04:	3004      	addeq	r0, #4
 8007e06:	079a      	lsls	r2, r3, #30
 8007e08:	bf04      	itt	eq
 8007e0a:	089b      	lsreq	r3, r3, #2
 8007e0c:	3002      	addeq	r0, #2
 8007e0e:	07da      	lsls	r2, r3, #31
 8007e10:	d402      	bmi.n	8007e18 <__lo0bits+0x4e>
 8007e12:	085b      	lsrs	r3, r3, #1
 8007e14:	d006      	beq.n	8007e24 <__lo0bits+0x5a>
 8007e16:	3001      	adds	r0, #1
 8007e18:	600b      	str	r3, [r1, #0]
 8007e1a:	4770      	bx	lr
 8007e1c:	4610      	mov	r0, r2
 8007e1e:	e7e9      	b.n	8007df4 <__lo0bits+0x2a>
 8007e20:	2000      	movs	r0, #0
 8007e22:	4770      	bx	lr
 8007e24:	2020      	movs	r0, #32
 8007e26:	4770      	bx	lr

08007e28 <__i2b>:
 8007e28:	b510      	push	{r4, lr}
 8007e2a:	460c      	mov	r4, r1
 8007e2c:	2101      	movs	r1, #1
 8007e2e:	f7ff ff27 	bl	8007c80 <_Balloc>
 8007e32:	2201      	movs	r2, #1
 8007e34:	6144      	str	r4, [r0, #20]
 8007e36:	6102      	str	r2, [r0, #16]
 8007e38:	bd10      	pop	{r4, pc}

08007e3a <__multiply>:
 8007e3a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e3e:	4614      	mov	r4, r2
 8007e40:	690a      	ldr	r2, [r1, #16]
 8007e42:	6923      	ldr	r3, [r4, #16]
 8007e44:	429a      	cmp	r2, r3
 8007e46:	bfb8      	it	lt
 8007e48:	460b      	movlt	r3, r1
 8007e4a:	4689      	mov	r9, r1
 8007e4c:	bfbc      	itt	lt
 8007e4e:	46a1      	movlt	r9, r4
 8007e50:	461c      	movlt	r4, r3
 8007e52:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007e56:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007e5a:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8007e5e:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007e62:	eb07 060a 	add.w	r6, r7, sl
 8007e66:	429e      	cmp	r6, r3
 8007e68:	bfc8      	it	gt
 8007e6a:	3101      	addgt	r1, #1
 8007e6c:	f7ff ff08 	bl	8007c80 <_Balloc>
 8007e70:	f100 0514 	add.w	r5, r0, #20
 8007e74:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007e78:	462b      	mov	r3, r5
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	4543      	cmp	r3, r8
 8007e7e:	d316      	bcc.n	8007eae <__multiply+0x74>
 8007e80:	f104 0214 	add.w	r2, r4, #20
 8007e84:	f109 0114 	add.w	r1, r9, #20
 8007e88:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8007e8c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8007e90:	9301      	str	r3, [sp, #4]
 8007e92:	9c01      	ldr	r4, [sp, #4]
 8007e94:	4294      	cmp	r4, r2
 8007e96:	4613      	mov	r3, r2
 8007e98:	d80c      	bhi.n	8007eb4 <__multiply+0x7a>
 8007e9a:	2e00      	cmp	r6, #0
 8007e9c:	dd03      	ble.n	8007ea6 <__multiply+0x6c>
 8007e9e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d054      	beq.n	8007f50 <__multiply+0x116>
 8007ea6:	6106      	str	r6, [r0, #16]
 8007ea8:	b003      	add	sp, #12
 8007eaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eae:	f843 2b04 	str.w	r2, [r3], #4
 8007eb2:	e7e3      	b.n	8007e7c <__multiply+0x42>
 8007eb4:	f8b3 a000 	ldrh.w	sl, [r3]
 8007eb8:	3204      	adds	r2, #4
 8007eba:	f1ba 0f00 	cmp.w	sl, #0
 8007ebe:	d020      	beq.n	8007f02 <__multiply+0xc8>
 8007ec0:	46ae      	mov	lr, r5
 8007ec2:	4689      	mov	r9, r1
 8007ec4:	f04f 0c00 	mov.w	ip, #0
 8007ec8:	f859 4b04 	ldr.w	r4, [r9], #4
 8007ecc:	f8be b000 	ldrh.w	fp, [lr]
 8007ed0:	b2a3      	uxth	r3, r4
 8007ed2:	fb0a b303 	mla	r3, sl, r3, fp
 8007ed6:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8007eda:	f8de 4000 	ldr.w	r4, [lr]
 8007ede:	4463      	add	r3, ip
 8007ee0:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007ee4:	fb0a c40b 	mla	r4, sl, fp, ip
 8007ee8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8007ef2:	454f      	cmp	r7, r9
 8007ef4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8007ef8:	f84e 3b04 	str.w	r3, [lr], #4
 8007efc:	d8e4      	bhi.n	8007ec8 <__multiply+0x8e>
 8007efe:	f8ce c000 	str.w	ip, [lr]
 8007f02:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8007f06:	f1b9 0f00 	cmp.w	r9, #0
 8007f0a:	d01f      	beq.n	8007f4c <__multiply+0x112>
 8007f0c:	682b      	ldr	r3, [r5, #0]
 8007f0e:	46ae      	mov	lr, r5
 8007f10:	468c      	mov	ip, r1
 8007f12:	f04f 0a00 	mov.w	sl, #0
 8007f16:	f8bc 4000 	ldrh.w	r4, [ip]
 8007f1a:	f8be b002 	ldrh.w	fp, [lr, #2]
 8007f1e:	fb09 b404 	mla	r4, r9, r4, fp
 8007f22:	44a2      	add	sl, r4
 8007f24:	b29b      	uxth	r3, r3
 8007f26:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8007f2a:	f84e 3b04 	str.w	r3, [lr], #4
 8007f2e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007f32:	f8be 4000 	ldrh.w	r4, [lr]
 8007f36:	0c1b      	lsrs	r3, r3, #16
 8007f38:	fb09 4303 	mla	r3, r9, r3, r4
 8007f3c:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8007f40:	4567      	cmp	r7, ip
 8007f42:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007f46:	d8e6      	bhi.n	8007f16 <__multiply+0xdc>
 8007f48:	f8ce 3000 	str.w	r3, [lr]
 8007f4c:	3504      	adds	r5, #4
 8007f4e:	e7a0      	b.n	8007e92 <__multiply+0x58>
 8007f50:	3e01      	subs	r6, #1
 8007f52:	e7a2      	b.n	8007e9a <__multiply+0x60>

08007f54 <__pow5mult>:
 8007f54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007f58:	4615      	mov	r5, r2
 8007f5a:	f012 0203 	ands.w	r2, r2, #3
 8007f5e:	4606      	mov	r6, r0
 8007f60:	460f      	mov	r7, r1
 8007f62:	d007      	beq.n	8007f74 <__pow5mult+0x20>
 8007f64:	3a01      	subs	r2, #1
 8007f66:	4c21      	ldr	r4, [pc, #132]	; (8007fec <__pow5mult+0x98>)
 8007f68:	2300      	movs	r3, #0
 8007f6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007f6e:	f7ff fed2 	bl	8007d16 <__multadd>
 8007f72:	4607      	mov	r7, r0
 8007f74:	10ad      	asrs	r5, r5, #2
 8007f76:	d035      	beq.n	8007fe4 <__pow5mult+0x90>
 8007f78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007f7a:	b93c      	cbnz	r4, 8007f8c <__pow5mult+0x38>
 8007f7c:	2010      	movs	r0, #16
 8007f7e:	f7ff fc51 	bl	8007824 <malloc>
 8007f82:	6270      	str	r0, [r6, #36]	; 0x24
 8007f84:	6044      	str	r4, [r0, #4]
 8007f86:	6084      	str	r4, [r0, #8]
 8007f88:	6004      	str	r4, [r0, #0]
 8007f8a:	60c4      	str	r4, [r0, #12]
 8007f8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007f90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007f94:	b94c      	cbnz	r4, 8007faa <__pow5mult+0x56>
 8007f96:	f240 2171 	movw	r1, #625	; 0x271
 8007f9a:	4630      	mov	r0, r6
 8007f9c:	f7ff ff44 	bl	8007e28 <__i2b>
 8007fa0:	2300      	movs	r3, #0
 8007fa2:	f8c8 0008 	str.w	r0, [r8, #8]
 8007fa6:	4604      	mov	r4, r0
 8007fa8:	6003      	str	r3, [r0, #0]
 8007faa:	f04f 0800 	mov.w	r8, #0
 8007fae:	07eb      	lsls	r3, r5, #31
 8007fb0:	d50a      	bpl.n	8007fc8 <__pow5mult+0x74>
 8007fb2:	4639      	mov	r1, r7
 8007fb4:	4622      	mov	r2, r4
 8007fb6:	4630      	mov	r0, r6
 8007fb8:	f7ff ff3f 	bl	8007e3a <__multiply>
 8007fbc:	4639      	mov	r1, r7
 8007fbe:	4681      	mov	r9, r0
 8007fc0:	4630      	mov	r0, r6
 8007fc2:	f7ff fe91 	bl	8007ce8 <_Bfree>
 8007fc6:	464f      	mov	r7, r9
 8007fc8:	106d      	asrs	r5, r5, #1
 8007fca:	d00b      	beq.n	8007fe4 <__pow5mult+0x90>
 8007fcc:	6820      	ldr	r0, [r4, #0]
 8007fce:	b938      	cbnz	r0, 8007fe0 <__pow5mult+0x8c>
 8007fd0:	4622      	mov	r2, r4
 8007fd2:	4621      	mov	r1, r4
 8007fd4:	4630      	mov	r0, r6
 8007fd6:	f7ff ff30 	bl	8007e3a <__multiply>
 8007fda:	6020      	str	r0, [r4, #0]
 8007fdc:	f8c0 8000 	str.w	r8, [r0]
 8007fe0:	4604      	mov	r4, r0
 8007fe2:	e7e4      	b.n	8007fae <__pow5mult+0x5a>
 8007fe4:	4638      	mov	r0, r7
 8007fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007fea:	bf00      	nop
 8007fec:	080090a0 	.word	0x080090a0

08007ff0 <__lshift>:
 8007ff0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ff4:	460c      	mov	r4, r1
 8007ff6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007ffa:	6923      	ldr	r3, [r4, #16]
 8007ffc:	6849      	ldr	r1, [r1, #4]
 8007ffe:	eb0a 0903 	add.w	r9, sl, r3
 8008002:	68a3      	ldr	r3, [r4, #8]
 8008004:	4607      	mov	r7, r0
 8008006:	4616      	mov	r6, r2
 8008008:	f109 0501 	add.w	r5, r9, #1
 800800c:	42ab      	cmp	r3, r5
 800800e:	db31      	blt.n	8008074 <__lshift+0x84>
 8008010:	4638      	mov	r0, r7
 8008012:	f7ff fe35 	bl	8007c80 <_Balloc>
 8008016:	2200      	movs	r2, #0
 8008018:	4680      	mov	r8, r0
 800801a:	f100 0314 	add.w	r3, r0, #20
 800801e:	4611      	mov	r1, r2
 8008020:	4552      	cmp	r2, sl
 8008022:	db2a      	blt.n	800807a <__lshift+0x8a>
 8008024:	6920      	ldr	r0, [r4, #16]
 8008026:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800802a:	f104 0114 	add.w	r1, r4, #20
 800802e:	f016 021f 	ands.w	r2, r6, #31
 8008032:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8008036:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 800803a:	d022      	beq.n	8008082 <__lshift+0x92>
 800803c:	f1c2 0c20 	rsb	ip, r2, #32
 8008040:	2000      	movs	r0, #0
 8008042:	680e      	ldr	r6, [r1, #0]
 8008044:	4096      	lsls	r6, r2
 8008046:	4330      	orrs	r0, r6
 8008048:	f843 0b04 	str.w	r0, [r3], #4
 800804c:	f851 0b04 	ldr.w	r0, [r1], #4
 8008050:	458e      	cmp	lr, r1
 8008052:	fa20 f00c 	lsr.w	r0, r0, ip
 8008056:	d8f4      	bhi.n	8008042 <__lshift+0x52>
 8008058:	6018      	str	r0, [r3, #0]
 800805a:	b108      	cbz	r0, 8008060 <__lshift+0x70>
 800805c:	f109 0502 	add.w	r5, r9, #2
 8008060:	3d01      	subs	r5, #1
 8008062:	4638      	mov	r0, r7
 8008064:	f8c8 5010 	str.w	r5, [r8, #16]
 8008068:	4621      	mov	r1, r4
 800806a:	f7ff fe3d 	bl	8007ce8 <_Bfree>
 800806e:	4640      	mov	r0, r8
 8008070:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008074:	3101      	adds	r1, #1
 8008076:	005b      	lsls	r3, r3, #1
 8008078:	e7c8      	b.n	800800c <__lshift+0x1c>
 800807a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800807e:	3201      	adds	r2, #1
 8008080:	e7ce      	b.n	8008020 <__lshift+0x30>
 8008082:	3b04      	subs	r3, #4
 8008084:	f851 2b04 	ldr.w	r2, [r1], #4
 8008088:	f843 2f04 	str.w	r2, [r3, #4]!
 800808c:	458e      	cmp	lr, r1
 800808e:	d8f9      	bhi.n	8008084 <__lshift+0x94>
 8008090:	e7e6      	b.n	8008060 <__lshift+0x70>

08008092 <__mcmp>:
 8008092:	6903      	ldr	r3, [r0, #16]
 8008094:	690a      	ldr	r2, [r1, #16]
 8008096:	1a9b      	subs	r3, r3, r2
 8008098:	b530      	push	{r4, r5, lr}
 800809a:	d10c      	bne.n	80080b6 <__mcmp+0x24>
 800809c:	0092      	lsls	r2, r2, #2
 800809e:	3014      	adds	r0, #20
 80080a0:	3114      	adds	r1, #20
 80080a2:	1884      	adds	r4, r0, r2
 80080a4:	4411      	add	r1, r2
 80080a6:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80080aa:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80080ae:	4295      	cmp	r5, r2
 80080b0:	d003      	beq.n	80080ba <__mcmp+0x28>
 80080b2:	d305      	bcc.n	80080c0 <__mcmp+0x2e>
 80080b4:	2301      	movs	r3, #1
 80080b6:	4618      	mov	r0, r3
 80080b8:	bd30      	pop	{r4, r5, pc}
 80080ba:	42a0      	cmp	r0, r4
 80080bc:	d3f3      	bcc.n	80080a6 <__mcmp+0x14>
 80080be:	e7fa      	b.n	80080b6 <__mcmp+0x24>
 80080c0:	f04f 33ff 	mov.w	r3, #4294967295
 80080c4:	e7f7      	b.n	80080b6 <__mcmp+0x24>

080080c6 <__mdiff>:
 80080c6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80080ca:	460d      	mov	r5, r1
 80080cc:	4607      	mov	r7, r0
 80080ce:	4611      	mov	r1, r2
 80080d0:	4628      	mov	r0, r5
 80080d2:	4614      	mov	r4, r2
 80080d4:	f7ff ffdd 	bl	8008092 <__mcmp>
 80080d8:	1e06      	subs	r6, r0, #0
 80080da:	d108      	bne.n	80080ee <__mdiff+0x28>
 80080dc:	4631      	mov	r1, r6
 80080de:	4638      	mov	r0, r7
 80080e0:	f7ff fdce 	bl	8007c80 <_Balloc>
 80080e4:	2301      	movs	r3, #1
 80080e6:	6103      	str	r3, [r0, #16]
 80080e8:	6146      	str	r6, [r0, #20]
 80080ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080ee:	bfa4      	itt	ge
 80080f0:	4623      	movge	r3, r4
 80080f2:	462c      	movge	r4, r5
 80080f4:	4638      	mov	r0, r7
 80080f6:	6861      	ldr	r1, [r4, #4]
 80080f8:	bfa6      	itte	ge
 80080fa:	461d      	movge	r5, r3
 80080fc:	2600      	movge	r6, #0
 80080fe:	2601      	movlt	r6, #1
 8008100:	f7ff fdbe 	bl	8007c80 <_Balloc>
 8008104:	692b      	ldr	r3, [r5, #16]
 8008106:	60c6      	str	r6, [r0, #12]
 8008108:	6926      	ldr	r6, [r4, #16]
 800810a:	f105 0914 	add.w	r9, r5, #20
 800810e:	f104 0214 	add.w	r2, r4, #20
 8008112:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008116:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800811a:	f100 0514 	add.w	r5, r0, #20
 800811e:	f04f 0c00 	mov.w	ip, #0
 8008122:	f852 ab04 	ldr.w	sl, [r2], #4
 8008126:	f859 4b04 	ldr.w	r4, [r9], #4
 800812a:	fa1c f18a 	uxtah	r1, ip, sl
 800812e:	b2a3      	uxth	r3, r4
 8008130:	1ac9      	subs	r1, r1, r3
 8008132:	0c23      	lsrs	r3, r4, #16
 8008134:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008138:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800813c:	b289      	uxth	r1, r1
 800813e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008142:	45c8      	cmp	r8, r9
 8008144:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008148:	4696      	mov	lr, r2
 800814a:	f845 3b04 	str.w	r3, [r5], #4
 800814e:	d8e8      	bhi.n	8008122 <__mdiff+0x5c>
 8008150:	45be      	cmp	lr, r7
 8008152:	d305      	bcc.n	8008160 <__mdiff+0x9a>
 8008154:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008158:	b18b      	cbz	r3, 800817e <__mdiff+0xb8>
 800815a:	6106      	str	r6, [r0, #16]
 800815c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008160:	f85e 1b04 	ldr.w	r1, [lr], #4
 8008164:	fa1c f381 	uxtah	r3, ip, r1
 8008168:	141a      	asrs	r2, r3, #16
 800816a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800816e:	b29b      	uxth	r3, r3
 8008170:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008174:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008178:	f845 3b04 	str.w	r3, [r5], #4
 800817c:	e7e8      	b.n	8008150 <__mdiff+0x8a>
 800817e:	3e01      	subs	r6, #1
 8008180:	e7e8      	b.n	8008154 <__mdiff+0x8e>

08008182 <__d2b>:
 8008182:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008186:	460e      	mov	r6, r1
 8008188:	2101      	movs	r1, #1
 800818a:	ec59 8b10 	vmov	r8, r9, d0
 800818e:	4615      	mov	r5, r2
 8008190:	f7ff fd76 	bl	8007c80 <_Balloc>
 8008194:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008198:	4607      	mov	r7, r0
 800819a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800819e:	bb34      	cbnz	r4, 80081ee <__d2b+0x6c>
 80081a0:	9301      	str	r3, [sp, #4]
 80081a2:	f1b8 0f00 	cmp.w	r8, #0
 80081a6:	d027      	beq.n	80081f8 <__d2b+0x76>
 80081a8:	a802      	add	r0, sp, #8
 80081aa:	f840 8d08 	str.w	r8, [r0, #-8]!
 80081ae:	f7ff fe0c 	bl	8007dca <__lo0bits>
 80081b2:	9900      	ldr	r1, [sp, #0]
 80081b4:	b1f0      	cbz	r0, 80081f4 <__d2b+0x72>
 80081b6:	9a01      	ldr	r2, [sp, #4]
 80081b8:	f1c0 0320 	rsb	r3, r0, #32
 80081bc:	fa02 f303 	lsl.w	r3, r2, r3
 80081c0:	430b      	orrs	r3, r1
 80081c2:	40c2      	lsrs	r2, r0
 80081c4:	617b      	str	r3, [r7, #20]
 80081c6:	9201      	str	r2, [sp, #4]
 80081c8:	9b01      	ldr	r3, [sp, #4]
 80081ca:	61bb      	str	r3, [r7, #24]
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	bf14      	ite	ne
 80081d0:	2102      	movne	r1, #2
 80081d2:	2101      	moveq	r1, #1
 80081d4:	6139      	str	r1, [r7, #16]
 80081d6:	b1c4      	cbz	r4, 800820a <__d2b+0x88>
 80081d8:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80081dc:	4404      	add	r4, r0
 80081de:	6034      	str	r4, [r6, #0]
 80081e0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80081e4:	6028      	str	r0, [r5, #0]
 80081e6:	4638      	mov	r0, r7
 80081e8:	b003      	add	sp, #12
 80081ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80081ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80081f2:	e7d5      	b.n	80081a0 <__d2b+0x1e>
 80081f4:	6179      	str	r1, [r7, #20]
 80081f6:	e7e7      	b.n	80081c8 <__d2b+0x46>
 80081f8:	a801      	add	r0, sp, #4
 80081fa:	f7ff fde6 	bl	8007dca <__lo0bits>
 80081fe:	9b01      	ldr	r3, [sp, #4]
 8008200:	617b      	str	r3, [r7, #20]
 8008202:	2101      	movs	r1, #1
 8008204:	6139      	str	r1, [r7, #16]
 8008206:	3020      	adds	r0, #32
 8008208:	e7e5      	b.n	80081d6 <__d2b+0x54>
 800820a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800820e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008212:	6030      	str	r0, [r6, #0]
 8008214:	6918      	ldr	r0, [r3, #16]
 8008216:	f7ff fdb9 	bl	8007d8c <__hi0bits>
 800821a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800821e:	e7e1      	b.n	80081e4 <__d2b+0x62>

08008220 <_sbrk_r>:
 8008220:	b538      	push	{r3, r4, r5, lr}
 8008222:	4c06      	ldr	r4, [pc, #24]	; (800823c <_sbrk_r+0x1c>)
 8008224:	2300      	movs	r3, #0
 8008226:	4605      	mov	r5, r0
 8008228:	4608      	mov	r0, r1
 800822a:	6023      	str	r3, [r4, #0]
 800822c:	f7fc fdce 	bl	8004dcc <_sbrk>
 8008230:	1c43      	adds	r3, r0, #1
 8008232:	d102      	bne.n	800823a <_sbrk_r+0x1a>
 8008234:	6823      	ldr	r3, [r4, #0]
 8008236:	b103      	cbz	r3, 800823a <_sbrk_r+0x1a>
 8008238:	602b      	str	r3, [r5, #0]
 800823a:	bd38      	pop	{r3, r4, r5, pc}
 800823c:	20000990 	.word	0x20000990

08008240 <__sread>:
 8008240:	b510      	push	{r4, lr}
 8008242:	460c      	mov	r4, r1
 8008244:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008248:	f000 fb54 	bl	80088f4 <_read_r>
 800824c:	2800      	cmp	r0, #0
 800824e:	bfab      	itete	ge
 8008250:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008252:	89a3      	ldrhlt	r3, [r4, #12]
 8008254:	181b      	addge	r3, r3, r0
 8008256:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800825a:	bfac      	ite	ge
 800825c:	6563      	strge	r3, [r4, #84]	; 0x54
 800825e:	81a3      	strhlt	r3, [r4, #12]
 8008260:	bd10      	pop	{r4, pc}

08008262 <__swrite>:
 8008262:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008266:	461f      	mov	r7, r3
 8008268:	898b      	ldrh	r3, [r1, #12]
 800826a:	05db      	lsls	r3, r3, #23
 800826c:	4605      	mov	r5, r0
 800826e:	460c      	mov	r4, r1
 8008270:	4616      	mov	r6, r2
 8008272:	d505      	bpl.n	8008280 <__swrite+0x1e>
 8008274:	2302      	movs	r3, #2
 8008276:	2200      	movs	r2, #0
 8008278:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800827c:	f000 fafc 	bl	8008878 <_lseek_r>
 8008280:	89a3      	ldrh	r3, [r4, #12]
 8008282:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008286:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800828a:	81a3      	strh	r3, [r4, #12]
 800828c:	4632      	mov	r2, r6
 800828e:	463b      	mov	r3, r7
 8008290:	4628      	mov	r0, r5
 8008292:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008296:	f000 b84b 	b.w	8008330 <_write_r>

0800829a <__sseek>:
 800829a:	b510      	push	{r4, lr}
 800829c:	460c      	mov	r4, r1
 800829e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082a2:	f000 fae9 	bl	8008878 <_lseek_r>
 80082a6:	1c43      	adds	r3, r0, #1
 80082a8:	89a3      	ldrh	r3, [r4, #12]
 80082aa:	bf15      	itete	ne
 80082ac:	6560      	strne	r0, [r4, #84]	; 0x54
 80082ae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80082b2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80082b6:	81a3      	strheq	r3, [r4, #12]
 80082b8:	bf18      	it	ne
 80082ba:	81a3      	strhne	r3, [r4, #12]
 80082bc:	bd10      	pop	{r4, pc}

080082be <__sclose>:
 80082be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082c2:	f000 b875 	b.w	80083b0 <_close_r>

080082c6 <__sprint_r>:
 80082c6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082ca:	6893      	ldr	r3, [r2, #8]
 80082cc:	4680      	mov	r8, r0
 80082ce:	460f      	mov	r7, r1
 80082d0:	4614      	mov	r4, r2
 80082d2:	b91b      	cbnz	r3, 80082dc <__sprint_r+0x16>
 80082d4:	6053      	str	r3, [r2, #4]
 80082d6:	4618      	mov	r0, r3
 80082d8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082dc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80082de:	049d      	lsls	r5, r3, #18
 80082e0:	d523      	bpl.n	800832a <__sprint_r+0x64>
 80082e2:	6815      	ldr	r5, [r2, #0]
 80082e4:	68a0      	ldr	r0, [r4, #8]
 80082e6:	3508      	adds	r5, #8
 80082e8:	b920      	cbnz	r0, 80082f4 <__sprint_r+0x2e>
 80082ea:	2300      	movs	r3, #0
 80082ec:	60a3      	str	r3, [r4, #8]
 80082ee:	6063      	str	r3, [r4, #4]
 80082f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082f4:	f855 6c04 	ldr.w	r6, [r5, #-4]
 80082f8:	f855 bc08 	ldr.w	fp, [r5, #-8]
 80082fc:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 8008300:	f04f 0900 	mov.w	r9, #0
 8008304:	45ca      	cmp	sl, r9
 8008306:	dc05      	bgt.n	8008314 <__sprint_r+0x4e>
 8008308:	68a3      	ldr	r3, [r4, #8]
 800830a:	f026 0603 	bic.w	r6, r6, #3
 800830e:	1b9e      	subs	r6, r3, r6
 8008310:	60a6      	str	r6, [r4, #8]
 8008312:	e7e7      	b.n	80082e4 <__sprint_r+0x1e>
 8008314:	463a      	mov	r2, r7
 8008316:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800831a:	4640      	mov	r0, r8
 800831c:	f000 f905 	bl	800852a <_fputwc_r>
 8008320:	1c43      	adds	r3, r0, #1
 8008322:	d0e2      	beq.n	80082ea <__sprint_r+0x24>
 8008324:	f109 0901 	add.w	r9, r9, #1
 8008328:	e7ec      	b.n	8008304 <__sprint_r+0x3e>
 800832a:	f000 f939 	bl	80085a0 <__sfvwrite_r>
 800832e:	e7dc      	b.n	80082ea <__sprint_r+0x24>

08008330 <_write_r>:
 8008330:	b538      	push	{r3, r4, r5, lr}
 8008332:	4c07      	ldr	r4, [pc, #28]	; (8008350 <_write_r+0x20>)
 8008334:	4605      	mov	r5, r0
 8008336:	4608      	mov	r0, r1
 8008338:	4611      	mov	r1, r2
 800833a:	2200      	movs	r2, #0
 800833c:	6022      	str	r2, [r4, #0]
 800833e:	461a      	mov	r2, r3
 8008340:	f7fc fd36 	bl	8004db0 <_write>
 8008344:	1c43      	adds	r3, r0, #1
 8008346:	d102      	bne.n	800834e <_write_r+0x1e>
 8008348:	6823      	ldr	r3, [r4, #0]
 800834a:	b103      	cbz	r3, 800834e <_write_r+0x1e>
 800834c:	602b      	str	r3, [r5, #0]
 800834e:	bd38      	pop	{r3, r4, r5, pc}
 8008350:	20000990 	.word	0x20000990

08008354 <_calloc_r>:
 8008354:	b510      	push	{r4, lr}
 8008356:	4351      	muls	r1, r2
 8008358:	f7ff fa6c 	bl	8007834 <_malloc_r>
 800835c:	4604      	mov	r4, r0
 800835e:	b198      	cbz	r0, 8008388 <_calloc_r+0x34>
 8008360:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8008364:	f022 0203 	bic.w	r2, r2, #3
 8008368:	3a04      	subs	r2, #4
 800836a:	2a24      	cmp	r2, #36	; 0x24
 800836c:	d81b      	bhi.n	80083a6 <_calloc_r+0x52>
 800836e:	2a13      	cmp	r2, #19
 8008370:	d917      	bls.n	80083a2 <_calloc_r+0x4e>
 8008372:	2100      	movs	r1, #0
 8008374:	2a1b      	cmp	r2, #27
 8008376:	6001      	str	r1, [r0, #0]
 8008378:	6041      	str	r1, [r0, #4]
 800837a:	d807      	bhi.n	800838c <_calloc_r+0x38>
 800837c:	f100 0308 	add.w	r3, r0, #8
 8008380:	2200      	movs	r2, #0
 8008382:	601a      	str	r2, [r3, #0]
 8008384:	605a      	str	r2, [r3, #4]
 8008386:	609a      	str	r2, [r3, #8]
 8008388:	4620      	mov	r0, r4
 800838a:	bd10      	pop	{r4, pc}
 800838c:	2a24      	cmp	r2, #36	; 0x24
 800838e:	6081      	str	r1, [r0, #8]
 8008390:	60c1      	str	r1, [r0, #12]
 8008392:	bf11      	iteee	ne
 8008394:	f100 0310 	addne.w	r3, r0, #16
 8008398:	6101      	streq	r1, [r0, #16]
 800839a:	f100 0318 	addeq.w	r3, r0, #24
 800839e:	6141      	streq	r1, [r0, #20]
 80083a0:	e7ee      	b.n	8008380 <_calloc_r+0x2c>
 80083a2:	4603      	mov	r3, r0
 80083a4:	e7ec      	b.n	8008380 <_calloc_r+0x2c>
 80083a6:	2100      	movs	r1, #0
 80083a8:	f7fc ff82 	bl	80052b0 <memset>
 80083ac:	e7ec      	b.n	8008388 <_calloc_r+0x34>
	...

080083b0 <_close_r>:
 80083b0:	b538      	push	{r3, r4, r5, lr}
 80083b2:	4c06      	ldr	r4, [pc, #24]	; (80083cc <_close_r+0x1c>)
 80083b4:	2300      	movs	r3, #0
 80083b6:	4605      	mov	r5, r0
 80083b8:	4608      	mov	r0, r1
 80083ba:	6023      	str	r3, [r4, #0]
 80083bc:	f7fc fd20 	bl	8004e00 <_close>
 80083c0:	1c43      	adds	r3, r0, #1
 80083c2:	d102      	bne.n	80083ca <_close_r+0x1a>
 80083c4:	6823      	ldr	r3, [r4, #0]
 80083c6:	b103      	cbz	r3, 80083ca <_close_r+0x1a>
 80083c8:	602b      	str	r3, [r5, #0]
 80083ca:	bd38      	pop	{r3, r4, r5, pc}
 80083cc:	20000990 	.word	0x20000990

080083d0 <_fclose_r>:
 80083d0:	b570      	push	{r4, r5, r6, lr}
 80083d2:	4605      	mov	r5, r0
 80083d4:	460c      	mov	r4, r1
 80083d6:	b911      	cbnz	r1, 80083de <_fclose_r+0xe>
 80083d8:	2600      	movs	r6, #0
 80083da:	4630      	mov	r0, r6
 80083dc:	bd70      	pop	{r4, r5, r6, pc}
 80083de:	b118      	cbz	r0, 80083e8 <_fclose_r+0x18>
 80083e0:	6983      	ldr	r3, [r0, #24]
 80083e2:	b90b      	cbnz	r3, 80083e8 <_fclose_r+0x18>
 80083e4:	f7fe fff0 	bl	80073c8 <__sinit>
 80083e8:	4b2c      	ldr	r3, [pc, #176]	; (800849c <_fclose_r+0xcc>)
 80083ea:	429c      	cmp	r4, r3
 80083ec:	d114      	bne.n	8008418 <_fclose_r+0x48>
 80083ee:	686c      	ldr	r4, [r5, #4]
 80083f0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80083f2:	07d8      	lsls	r0, r3, #31
 80083f4:	d405      	bmi.n	8008402 <_fclose_r+0x32>
 80083f6:	89a3      	ldrh	r3, [r4, #12]
 80083f8:	0599      	lsls	r1, r3, #22
 80083fa:	d402      	bmi.n	8008402 <_fclose_r+0x32>
 80083fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80083fe:	f7ff f9a3 	bl	8007748 <__retarget_lock_acquire_recursive>
 8008402:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008406:	b98b      	cbnz	r3, 800842c <_fclose_r+0x5c>
 8008408:	6e66      	ldr	r6, [r4, #100]	; 0x64
 800840a:	f016 0601 	ands.w	r6, r6, #1
 800840e:	d1e3      	bne.n	80083d8 <_fclose_r+0x8>
 8008410:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008412:	f7ff f99a 	bl	800774a <__retarget_lock_release_recursive>
 8008416:	e7e0      	b.n	80083da <_fclose_r+0xa>
 8008418:	4b21      	ldr	r3, [pc, #132]	; (80084a0 <_fclose_r+0xd0>)
 800841a:	429c      	cmp	r4, r3
 800841c:	d101      	bne.n	8008422 <_fclose_r+0x52>
 800841e:	68ac      	ldr	r4, [r5, #8]
 8008420:	e7e6      	b.n	80083f0 <_fclose_r+0x20>
 8008422:	4b20      	ldr	r3, [pc, #128]	; (80084a4 <_fclose_r+0xd4>)
 8008424:	429c      	cmp	r4, r3
 8008426:	bf08      	it	eq
 8008428:	68ec      	ldreq	r4, [r5, #12]
 800842a:	e7e1      	b.n	80083f0 <_fclose_r+0x20>
 800842c:	4621      	mov	r1, r4
 800842e:	4628      	mov	r0, r5
 8008430:	f7fe fea4 	bl	800717c <__sflush_r>
 8008434:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008436:	4606      	mov	r6, r0
 8008438:	b133      	cbz	r3, 8008448 <_fclose_r+0x78>
 800843a:	6a21      	ldr	r1, [r4, #32]
 800843c:	4628      	mov	r0, r5
 800843e:	4798      	blx	r3
 8008440:	2800      	cmp	r0, #0
 8008442:	bfb8      	it	lt
 8008444:	f04f 36ff 	movlt.w	r6, #4294967295
 8008448:	89a3      	ldrh	r3, [r4, #12]
 800844a:	061a      	lsls	r2, r3, #24
 800844c:	d503      	bpl.n	8008456 <_fclose_r+0x86>
 800844e:	6921      	ldr	r1, [r4, #16]
 8008450:	4628      	mov	r0, r5
 8008452:	f7ff f88f 	bl	8007574 <_free_r>
 8008456:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008458:	b141      	cbz	r1, 800846c <_fclose_r+0x9c>
 800845a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800845e:	4299      	cmp	r1, r3
 8008460:	d002      	beq.n	8008468 <_fclose_r+0x98>
 8008462:	4628      	mov	r0, r5
 8008464:	f7ff f886 	bl	8007574 <_free_r>
 8008468:	2300      	movs	r3, #0
 800846a:	6363      	str	r3, [r4, #52]	; 0x34
 800846c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800846e:	b121      	cbz	r1, 800847a <_fclose_r+0xaa>
 8008470:	4628      	mov	r0, r5
 8008472:	f7ff f87f 	bl	8007574 <_free_r>
 8008476:	2300      	movs	r3, #0
 8008478:	64a3      	str	r3, [r4, #72]	; 0x48
 800847a:	f7fe ff8d 	bl	8007398 <__sfp_lock_acquire>
 800847e:	2300      	movs	r3, #0
 8008480:	81a3      	strh	r3, [r4, #12]
 8008482:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008484:	07db      	lsls	r3, r3, #31
 8008486:	d402      	bmi.n	800848e <_fclose_r+0xbe>
 8008488:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800848a:	f7ff f95e 	bl	800774a <__retarget_lock_release_recursive>
 800848e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008490:	f7ff f959 	bl	8007746 <__retarget_lock_close_recursive>
 8008494:	f7fe ff86 	bl	80073a4 <__sfp_lock_release>
 8008498:	e79f      	b.n	80083da <_fclose_r+0xa>
 800849a:	bf00      	nop
 800849c:	08008f6c 	.word	0x08008f6c
 80084a0:	08008f8c 	.word	0x08008f8c
 80084a4:	08008f4c 	.word	0x08008f4c

080084a8 <__fputwc>:
 80084a8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80084ac:	4680      	mov	r8, r0
 80084ae:	460e      	mov	r6, r1
 80084b0:	4614      	mov	r4, r2
 80084b2:	f000 f9d3 	bl	800885c <__locale_mb_cur_max>
 80084b6:	2801      	cmp	r0, #1
 80084b8:	d11c      	bne.n	80084f4 <__fputwc+0x4c>
 80084ba:	1e73      	subs	r3, r6, #1
 80084bc:	2bfe      	cmp	r3, #254	; 0xfe
 80084be:	d819      	bhi.n	80084f4 <__fputwc+0x4c>
 80084c0:	f88d 6004 	strb.w	r6, [sp, #4]
 80084c4:	4605      	mov	r5, r0
 80084c6:	2700      	movs	r7, #0
 80084c8:	f10d 0904 	add.w	r9, sp, #4
 80084cc:	42af      	cmp	r7, r5
 80084ce:	d020      	beq.n	8008512 <__fputwc+0x6a>
 80084d0:	68a3      	ldr	r3, [r4, #8]
 80084d2:	f817 1009 	ldrb.w	r1, [r7, r9]
 80084d6:	3b01      	subs	r3, #1
 80084d8:	2b00      	cmp	r3, #0
 80084da:	60a3      	str	r3, [r4, #8]
 80084dc:	da04      	bge.n	80084e8 <__fputwc+0x40>
 80084de:	69a2      	ldr	r2, [r4, #24]
 80084e0:	4293      	cmp	r3, r2
 80084e2:	db1a      	blt.n	800851a <__fputwc+0x72>
 80084e4:	290a      	cmp	r1, #10
 80084e6:	d018      	beq.n	800851a <__fputwc+0x72>
 80084e8:	6823      	ldr	r3, [r4, #0]
 80084ea:	1c5a      	adds	r2, r3, #1
 80084ec:	6022      	str	r2, [r4, #0]
 80084ee:	7019      	strb	r1, [r3, #0]
 80084f0:	3701      	adds	r7, #1
 80084f2:	e7eb      	b.n	80084cc <__fputwc+0x24>
 80084f4:	4632      	mov	r2, r6
 80084f6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 80084fa:	a901      	add	r1, sp, #4
 80084fc:	4640      	mov	r0, r8
 80084fe:	f000 fbe9 	bl	8008cd4 <_wcrtomb_r>
 8008502:	1c42      	adds	r2, r0, #1
 8008504:	4605      	mov	r5, r0
 8008506:	d1de      	bne.n	80084c6 <__fputwc+0x1e>
 8008508:	89a3      	ldrh	r3, [r4, #12]
 800850a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800850e:	81a3      	strh	r3, [r4, #12]
 8008510:	4606      	mov	r6, r0
 8008512:	4630      	mov	r0, r6
 8008514:	b003      	add	sp, #12
 8008516:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800851a:	4622      	mov	r2, r4
 800851c:	4640      	mov	r0, r8
 800851e:	f000 fb7b 	bl	8008c18 <__swbuf_r>
 8008522:	1c43      	adds	r3, r0, #1
 8008524:	d1e4      	bne.n	80084f0 <__fputwc+0x48>
 8008526:	4606      	mov	r6, r0
 8008528:	e7f3      	b.n	8008512 <__fputwc+0x6a>

0800852a <_fputwc_r>:
 800852a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800852c:	07db      	lsls	r3, r3, #31
 800852e:	b570      	push	{r4, r5, r6, lr}
 8008530:	4605      	mov	r5, r0
 8008532:	460e      	mov	r6, r1
 8008534:	4614      	mov	r4, r2
 8008536:	d405      	bmi.n	8008544 <_fputwc_r+0x1a>
 8008538:	8993      	ldrh	r3, [r2, #12]
 800853a:	0598      	lsls	r0, r3, #22
 800853c:	d402      	bmi.n	8008544 <_fputwc_r+0x1a>
 800853e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 8008540:	f7ff f902 	bl	8007748 <__retarget_lock_acquire_recursive>
 8008544:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008548:	0499      	lsls	r1, r3, #18
 800854a:	d406      	bmi.n	800855a <_fputwc_r+0x30>
 800854c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008550:	81a3      	strh	r3, [r4, #12]
 8008552:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008554:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008558:	6663      	str	r3, [r4, #100]	; 0x64
 800855a:	4622      	mov	r2, r4
 800855c:	4628      	mov	r0, r5
 800855e:	4631      	mov	r1, r6
 8008560:	f7ff ffa2 	bl	80084a8 <__fputwc>
 8008564:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008566:	07da      	lsls	r2, r3, #31
 8008568:	4605      	mov	r5, r0
 800856a:	d405      	bmi.n	8008578 <_fputwc_r+0x4e>
 800856c:	89a3      	ldrh	r3, [r4, #12]
 800856e:	059b      	lsls	r3, r3, #22
 8008570:	d402      	bmi.n	8008578 <_fputwc_r+0x4e>
 8008572:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008574:	f7ff f8e9 	bl	800774a <__retarget_lock_release_recursive>
 8008578:	4628      	mov	r0, r5
 800857a:	bd70      	pop	{r4, r5, r6, pc}

0800857c <_fstat_r>:
 800857c:	b538      	push	{r3, r4, r5, lr}
 800857e:	4c07      	ldr	r4, [pc, #28]	; (800859c <_fstat_r+0x20>)
 8008580:	2300      	movs	r3, #0
 8008582:	4605      	mov	r5, r0
 8008584:	4608      	mov	r0, r1
 8008586:	4611      	mov	r1, r2
 8008588:	6023      	str	r3, [r4, #0]
 800858a:	f7fc fc3d 	bl	8004e08 <_fstat>
 800858e:	1c43      	adds	r3, r0, #1
 8008590:	d102      	bne.n	8008598 <_fstat_r+0x1c>
 8008592:	6823      	ldr	r3, [r4, #0]
 8008594:	b103      	cbz	r3, 8008598 <_fstat_r+0x1c>
 8008596:	602b      	str	r3, [r5, #0]
 8008598:	bd38      	pop	{r3, r4, r5, pc}
 800859a:	bf00      	nop
 800859c:	20000990 	.word	0x20000990

080085a0 <__sfvwrite_r>:
 80085a0:	6893      	ldr	r3, [r2, #8]
 80085a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a6:	4607      	mov	r7, r0
 80085a8:	460c      	mov	r4, r1
 80085aa:	4690      	mov	r8, r2
 80085ac:	b91b      	cbnz	r3, 80085b6 <__sfvwrite_r+0x16>
 80085ae:	2000      	movs	r0, #0
 80085b0:	b003      	add	sp, #12
 80085b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085b6:	898b      	ldrh	r3, [r1, #12]
 80085b8:	0718      	lsls	r0, r3, #28
 80085ba:	d526      	bpl.n	800860a <__sfvwrite_r+0x6a>
 80085bc:	690b      	ldr	r3, [r1, #16]
 80085be:	b323      	cbz	r3, 800860a <__sfvwrite_r+0x6a>
 80085c0:	89a3      	ldrh	r3, [r4, #12]
 80085c2:	f8d8 6000 	ldr.w	r6, [r8]
 80085c6:	f013 0902 	ands.w	r9, r3, #2
 80085ca:	d02d      	beq.n	8008628 <__sfvwrite_r+0x88>
 80085cc:	f04f 0a00 	mov.w	sl, #0
 80085d0:	f8df b264 	ldr.w	fp, [pc, #612]	; 8008838 <__sfvwrite_r+0x298>
 80085d4:	46d1      	mov	r9, sl
 80085d6:	f1b9 0f00 	cmp.w	r9, #0
 80085da:	d01f      	beq.n	800861c <__sfvwrite_r+0x7c>
 80085dc:	45d9      	cmp	r9, fp
 80085de:	464b      	mov	r3, r9
 80085e0:	4652      	mov	r2, sl
 80085e2:	bf28      	it	cs
 80085e4:	465b      	movcs	r3, fp
 80085e6:	6a21      	ldr	r1, [r4, #32]
 80085e8:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80085ea:	4638      	mov	r0, r7
 80085ec:	47a8      	blx	r5
 80085ee:	2800      	cmp	r0, #0
 80085f0:	f340 8089 	ble.w	8008706 <__sfvwrite_r+0x166>
 80085f4:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80085f8:	4482      	add	sl, r0
 80085fa:	eba9 0900 	sub.w	r9, r9, r0
 80085fe:	1a18      	subs	r0, r3, r0
 8008600:	f8c8 0008 	str.w	r0, [r8, #8]
 8008604:	2800      	cmp	r0, #0
 8008606:	d1e6      	bne.n	80085d6 <__sfvwrite_r+0x36>
 8008608:	e7d1      	b.n	80085ae <__sfvwrite_r+0xe>
 800860a:	4621      	mov	r1, r4
 800860c:	4638      	mov	r0, r7
 800860e:	f7fd feeb 	bl	80063e8 <__swsetup_r>
 8008612:	2800      	cmp	r0, #0
 8008614:	d0d4      	beq.n	80085c0 <__sfvwrite_r+0x20>
 8008616:	f04f 30ff 	mov.w	r0, #4294967295
 800861a:	e7c9      	b.n	80085b0 <__sfvwrite_r+0x10>
 800861c:	f8d6 a000 	ldr.w	sl, [r6]
 8008620:	f8d6 9004 	ldr.w	r9, [r6, #4]
 8008624:	3608      	adds	r6, #8
 8008626:	e7d6      	b.n	80085d6 <__sfvwrite_r+0x36>
 8008628:	f013 0301 	ands.w	r3, r3, #1
 800862c:	d043      	beq.n	80086b6 <__sfvwrite_r+0x116>
 800862e:	4648      	mov	r0, r9
 8008630:	46ca      	mov	sl, r9
 8008632:	46cb      	mov	fp, r9
 8008634:	f1bb 0f00 	cmp.w	fp, #0
 8008638:	f000 80d9 	beq.w	80087ee <__sfvwrite_r+0x24e>
 800863c:	b950      	cbnz	r0, 8008654 <__sfvwrite_r+0xb4>
 800863e:	465a      	mov	r2, fp
 8008640:	210a      	movs	r1, #10
 8008642:	4650      	mov	r0, sl
 8008644:	f7f7 fde4 	bl	8000210 <memchr>
 8008648:	2800      	cmp	r0, #0
 800864a:	f000 80d5 	beq.w	80087f8 <__sfvwrite_r+0x258>
 800864e:	3001      	adds	r0, #1
 8008650:	eba0 090a 	sub.w	r9, r0, sl
 8008654:	6820      	ldr	r0, [r4, #0]
 8008656:	6921      	ldr	r1, [r4, #16]
 8008658:	6962      	ldr	r2, [r4, #20]
 800865a:	45d9      	cmp	r9, fp
 800865c:	464b      	mov	r3, r9
 800865e:	bf28      	it	cs
 8008660:	465b      	movcs	r3, fp
 8008662:	4288      	cmp	r0, r1
 8008664:	f240 80cb 	bls.w	80087fe <__sfvwrite_r+0x25e>
 8008668:	68a5      	ldr	r5, [r4, #8]
 800866a:	4415      	add	r5, r2
 800866c:	42ab      	cmp	r3, r5
 800866e:	f340 80c6 	ble.w	80087fe <__sfvwrite_r+0x25e>
 8008672:	4651      	mov	r1, sl
 8008674:	462a      	mov	r2, r5
 8008676:	f000 f923 	bl	80088c0 <memmove>
 800867a:	6823      	ldr	r3, [r4, #0]
 800867c:	442b      	add	r3, r5
 800867e:	6023      	str	r3, [r4, #0]
 8008680:	4621      	mov	r1, r4
 8008682:	4638      	mov	r0, r7
 8008684:	f7fe fe0c 	bl	80072a0 <_fflush_r>
 8008688:	2800      	cmp	r0, #0
 800868a:	d13c      	bne.n	8008706 <__sfvwrite_r+0x166>
 800868c:	ebb9 0905 	subs.w	r9, r9, r5
 8008690:	f040 80cf 	bne.w	8008832 <__sfvwrite_r+0x292>
 8008694:	4621      	mov	r1, r4
 8008696:	4638      	mov	r0, r7
 8008698:	f7fe fe02 	bl	80072a0 <_fflush_r>
 800869c:	2800      	cmp	r0, #0
 800869e:	d132      	bne.n	8008706 <__sfvwrite_r+0x166>
 80086a0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80086a4:	44aa      	add	sl, r5
 80086a6:	ebab 0b05 	sub.w	fp, fp, r5
 80086aa:	1b5d      	subs	r5, r3, r5
 80086ac:	f8c8 5008 	str.w	r5, [r8, #8]
 80086b0:	2d00      	cmp	r5, #0
 80086b2:	d1bf      	bne.n	8008634 <__sfvwrite_r+0x94>
 80086b4:	e77b      	b.n	80085ae <__sfvwrite_r+0xe>
 80086b6:	4699      	mov	r9, r3
 80086b8:	469a      	mov	sl, r3
 80086ba:	f1ba 0f00 	cmp.w	sl, #0
 80086be:	d027      	beq.n	8008710 <__sfvwrite_r+0x170>
 80086c0:	89a2      	ldrh	r2, [r4, #12]
 80086c2:	68a5      	ldr	r5, [r4, #8]
 80086c4:	0591      	lsls	r1, r2, #22
 80086c6:	d565      	bpl.n	8008794 <__sfvwrite_r+0x1f4>
 80086c8:	45aa      	cmp	sl, r5
 80086ca:	d33b      	bcc.n	8008744 <__sfvwrite_r+0x1a4>
 80086cc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80086d0:	d036      	beq.n	8008740 <__sfvwrite_r+0x1a0>
 80086d2:	6921      	ldr	r1, [r4, #16]
 80086d4:	6823      	ldr	r3, [r4, #0]
 80086d6:	1a5b      	subs	r3, r3, r1
 80086d8:	9301      	str	r3, [sp, #4]
 80086da:	6963      	ldr	r3, [r4, #20]
 80086dc:	2002      	movs	r0, #2
 80086de:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80086e2:	fb93 fbf0 	sdiv	fp, r3, r0
 80086e6:	9b01      	ldr	r3, [sp, #4]
 80086e8:	1c58      	adds	r0, r3, #1
 80086ea:	4450      	add	r0, sl
 80086ec:	4583      	cmp	fp, r0
 80086ee:	bf38      	it	cc
 80086f0:	4683      	movcc	fp, r0
 80086f2:	0553      	lsls	r3, r2, #21
 80086f4:	d53e      	bpl.n	8008774 <__sfvwrite_r+0x1d4>
 80086f6:	4659      	mov	r1, fp
 80086f8:	4638      	mov	r0, r7
 80086fa:	f7ff f89b 	bl	8007834 <_malloc_r>
 80086fe:	4605      	mov	r5, r0
 8008700:	b950      	cbnz	r0, 8008718 <__sfvwrite_r+0x178>
 8008702:	230c      	movs	r3, #12
 8008704:	603b      	str	r3, [r7, #0]
 8008706:	89a3      	ldrh	r3, [r4, #12]
 8008708:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800870c:	81a3      	strh	r3, [r4, #12]
 800870e:	e782      	b.n	8008616 <__sfvwrite_r+0x76>
 8008710:	e896 0600 	ldmia.w	r6, {r9, sl}
 8008714:	3608      	adds	r6, #8
 8008716:	e7d0      	b.n	80086ba <__sfvwrite_r+0x11a>
 8008718:	9a01      	ldr	r2, [sp, #4]
 800871a:	6921      	ldr	r1, [r4, #16]
 800871c:	f7ff fa98 	bl	8007c50 <memcpy>
 8008720:	89a2      	ldrh	r2, [r4, #12]
 8008722:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8008726:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800872a:	81a2      	strh	r2, [r4, #12]
 800872c:	9b01      	ldr	r3, [sp, #4]
 800872e:	6125      	str	r5, [r4, #16]
 8008730:	441d      	add	r5, r3
 8008732:	ebab 0303 	sub.w	r3, fp, r3
 8008736:	6025      	str	r5, [r4, #0]
 8008738:	f8c4 b014 	str.w	fp, [r4, #20]
 800873c:	4655      	mov	r5, sl
 800873e:	60a3      	str	r3, [r4, #8]
 8008740:	45aa      	cmp	sl, r5
 8008742:	d200      	bcs.n	8008746 <__sfvwrite_r+0x1a6>
 8008744:	4655      	mov	r5, sl
 8008746:	462a      	mov	r2, r5
 8008748:	4649      	mov	r1, r9
 800874a:	6820      	ldr	r0, [r4, #0]
 800874c:	f000 f8b8 	bl	80088c0 <memmove>
 8008750:	68a3      	ldr	r3, [r4, #8]
 8008752:	1b5b      	subs	r3, r3, r5
 8008754:	60a3      	str	r3, [r4, #8]
 8008756:	6823      	ldr	r3, [r4, #0]
 8008758:	441d      	add	r5, r3
 800875a:	6025      	str	r5, [r4, #0]
 800875c:	4655      	mov	r5, sl
 800875e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008762:	44a9      	add	r9, r5
 8008764:	ebaa 0a05 	sub.w	sl, sl, r5
 8008768:	1b5d      	subs	r5, r3, r5
 800876a:	f8c8 5008 	str.w	r5, [r8, #8]
 800876e:	2d00      	cmp	r5, #0
 8008770:	d1a3      	bne.n	80086ba <__sfvwrite_r+0x11a>
 8008772:	e71c      	b.n	80085ae <__sfvwrite_r+0xe>
 8008774:	465a      	mov	r2, fp
 8008776:	4638      	mov	r0, r7
 8008778:	f000 f8ce 	bl	8008918 <_realloc_r>
 800877c:	4605      	mov	r5, r0
 800877e:	2800      	cmp	r0, #0
 8008780:	d1d4      	bne.n	800872c <__sfvwrite_r+0x18c>
 8008782:	6921      	ldr	r1, [r4, #16]
 8008784:	4638      	mov	r0, r7
 8008786:	f7fe fef5 	bl	8007574 <_free_r>
 800878a:	89a3      	ldrh	r3, [r4, #12]
 800878c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008790:	81a3      	strh	r3, [r4, #12]
 8008792:	e7b6      	b.n	8008702 <__sfvwrite_r+0x162>
 8008794:	6820      	ldr	r0, [r4, #0]
 8008796:	6923      	ldr	r3, [r4, #16]
 8008798:	4298      	cmp	r0, r3
 800879a:	d802      	bhi.n	80087a2 <__sfvwrite_r+0x202>
 800879c:	6962      	ldr	r2, [r4, #20]
 800879e:	4592      	cmp	sl, r2
 80087a0:	d215      	bcs.n	80087ce <__sfvwrite_r+0x22e>
 80087a2:	4555      	cmp	r5, sl
 80087a4:	bf28      	it	cs
 80087a6:	4655      	movcs	r5, sl
 80087a8:	462a      	mov	r2, r5
 80087aa:	4649      	mov	r1, r9
 80087ac:	f000 f888 	bl	80088c0 <memmove>
 80087b0:	68a3      	ldr	r3, [r4, #8]
 80087b2:	6822      	ldr	r2, [r4, #0]
 80087b4:	1b5b      	subs	r3, r3, r5
 80087b6:	442a      	add	r2, r5
 80087b8:	60a3      	str	r3, [r4, #8]
 80087ba:	6022      	str	r2, [r4, #0]
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d1ce      	bne.n	800875e <__sfvwrite_r+0x1be>
 80087c0:	4621      	mov	r1, r4
 80087c2:	4638      	mov	r0, r7
 80087c4:	f7fe fd6c 	bl	80072a0 <_fflush_r>
 80087c8:	2800      	cmp	r0, #0
 80087ca:	d0c8      	beq.n	800875e <__sfvwrite_r+0x1be>
 80087cc:	e79b      	b.n	8008706 <__sfvwrite_r+0x166>
 80087ce:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80087d2:	4553      	cmp	r3, sl
 80087d4:	bf28      	it	cs
 80087d6:	4653      	movcs	r3, sl
 80087d8:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80087da:	fb93 f3f2 	sdiv	r3, r3, r2
 80087de:	6a21      	ldr	r1, [r4, #32]
 80087e0:	4353      	muls	r3, r2
 80087e2:	4638      	mov	r0, r7
 80087e4:	464a      	mov	r2, r9
 80087e6:	47a8      	blx	r5
 80087e8:	1e05      	subs	r5, r0, #0
 80087ea:	dcb8      	bgt.n	800875e <__sfvwrite_r+0x1be>
 80087ec:	e78b      	b.n	8008706 <__sfvwrite_r+0x166>
 80087ee:	e896 0c00 	ldmia.w	r6, {sl, fp}
 80087f2:	2000      	movs	r0, #0
 80087f4:	3608      	adds	r6, #8
 80087f6:	e71d      	b.n	8008634 <__sfvwrite_r+0x94>
 80087f8:	f10b 0901 	add.w	r9, fp, #1
 80087fc:	e72a      	b.n	8008654 <__sfvwrite_r+0xb4>
 80087fe:	4293      	cmp	r3, r2
 8008800:	db09      	blt.n	8008816 <__sfvwrite_r+0x276>
 8008802:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8008804:	6a21      	ldr	r1, [r4, #32]
 8008806:	4613      	mov	r3, r2
 8008808:	4638      	mov	r0, r7
 800880a:	4652      	mov	r2, sl
 800880c:	47a8      	blx	r5
 800880e:	1e05      	subs	r5, r0, #0
 8008810:	f73f af3c 	bgt.w	800868c <__sfvwrite_r+0xec>
 8008814:	e777      	b.n	8008706 <__sfvwrite_r+0x166>
 8008816:	461a      	mov	r2, r3
 8008818:	4651      	mov	r1, sl
 800881a:	9301      	str	r3, [sp, #4]
 800881c:	f000 f850 	bl	80088c0 <memmove>
 8008820:	9b01      	ldr	r3, [sp, #4]
 8008822:	68a2      	ldr	r2, [r4, #8]
 8008824:	1ad2      	subs	r2, r2, r3
 8008826:	60a2      	str	r2, [r4, #8]
 8008828:	6822      	ldr	r2, [r4, #0]
 800882a:	441a      	add	r2, r3
 800882c:	6022      	str	r2, [r4, #0]
 800882e:	461d      	mov	r5, r3
 8008830:	e72c      	b.n	800868c <__sfvwrite_r+0xec>
 8008832:	2001      	movs	r0, #1
 8008834:	e734      	b.n	80086a0 <__sfvwrite_r+0x100>
 8008836:	bf00      	nop
 8008838:	7ffffc00 	.word	0x7ffffc00

0800883c <_isatty_r>:
 800883c:	b538      	push	{r3, r4, r5, lr}
 800883e:	4c06      	ldr	r4, [pc, #24]	; (8008858 <_isatty_r+0x1c>)
 8008840:	2300      	movs	r3, #0
 8008842:	4605      	mov	r5, r0
 8008844:	4608      	mov	r0, r1
 8008846:	6023      	str	r3, [r4, #0]
 8008848:	f7fc fae4 	bl	8004e14 <_isatty>
 800884c:	1c43      	adds	r3, r0, #1
 800884e:	d102      	bne.n	8008856 <_isatty_r+0x1a>
 8008850:	6823      	ldr	r3, [r4, #0]
 8008852:	b103      	cbz	r3, 8008856 <_isatty_r+0x1a>
 8008854:	602b      	str	r3, [r5, #0]
 8008856:	bd38      	pop	{r3, r4, r5, pc}
 8008858:	20000990 	.word	0x20000990

0800885c <__locale_mb_cur_max>:
 800885c:	4b04      	ldr	r3, [pc, #16]	; (8008870 <__locale_mb_cur_max+0x14>)
 800885e:	4a05      	ldr	r2, [pc, #20]	; (8008874 <__locale_mb_cur_max+0x18>)
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	6a1b      	ldr	r3, [r3, #32]
 8008864:	2b00      	cmp	r3, #0
 8008866:	bf08      	it	eq
 8008868:	4613      	moveq	r3, r2
 800886a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800886e:	4770      	bx	lr
 8008870:	2000000c 	.word	0x2000000c
 8008874:	20000510 	.word	0x20000510

08008878 <_lseek_r>:
 8008878:	b538      	push	{r3, r4, r5, lr}
 800887a:	4c07      	ldr	r4, [pc, #28]	; (8008898 <_lseek_r+0x20>)
 800887c:	4605      	mov	r5, r0
 800887e:	4608      	mov	r0, r1
 8008880:	4611      	mov	r1, r2
 8008882:	2200      	movs	r2, #0
 8008884:	6022      	str	r2, [r4, #0]
 8008886:	461a      	mov	r2, r3
 8008888:	f7fc fac6 	bl	8004e18 <_lseek>
 800888c:	1c43      	adds	r3, r0, #1
 800888e:	d102      	bne.n	8008896 <_lseek_r+0x1e>
 8008890:	6823      	ldr	r3, [r4, #0]
 8008892:	b103      	cbz	r3, 8008896 <_lseek_r+0x1e>
 8008894:	602b      	str	r3, [r5, #0]
 8008896:	bd38      	pop	{r3, r4, r5, pc}
 8008898:	20000990 	.word	0x20000990

0800889c <__ascii_mbtowc>:
 800889c:	b082      	sub	sp, #8
 800889e:	b901      	cbnz	r1, 80088a2 <__ascii_mbtowc+0x6>
 80088a0:	a901      	add	r1, sp, #4
 80088a2:	b142      	cbz	r2, 80088b6 <__ascii_mbtowc+0x1a>
 80088a4:	b14b      	cbz	r3, 80088ba <__ascii_mbtowc+0x1e>
 80088a6:	7813      	ldrb	r3, [r2, #0]
 80088a8:	600b      	str	r3, [r1, #0]
 80088aa:	7812      	ldrb	r2, [r2, #0]
 80088ac:	1c10      	adds	r0, r2, #0
 80088ae:	bf18      	it	ne
 80088b0:	2001      	movne	r0, #1
 80088b2:	b002      	add	sp, #8
 80088b4:	4770      	bx	lr
 80088b6:	4610      	mov	r0, r2
 80088b8:	e7fb      	b.n	80088b2 <__ascii_mbtowc+0x16>
 80088ba:	f06f 0001 	mvn.w	r0, #1
 80088be:	e7f8      	b.n	80088b2 <__ascii_mbtowc+0x16>

080088c0 <memmove>:
 80088c0:	4288      	cmp	r0, r1
 80088c2:	b510      	push	{r4, lr}
 80088c4:	eb01 0302 	add.w	r3, r1, r2
 80088c8:	d803      	bhi.n	80088d2 <memmove+0x12>
 80088ca:	1e42      	subs	r2, r0, #1
 80088cc:	4299      	cmp	r1, r3
 80088ce:	d10c      	bne.n	80088ea <memmove+0x2a>
 80088d0:	bd10      	pop	{r4, pc}
 80088d2:	4298      	cmp	r0, r3
 80088d4:	d2f9      	bcs.n	80088ca <memmove+0xa>
 80088d6:	1881      	adds	r1, r0, r2
 80088d8:	1ad2      	subs	r2, r2, r3
 80088da:	42d3      	cmn	r3, r2
 80088dc:	d100      	bne.n	80088e0 <memmove+0x20>
 80088de:	bd10      	pop	{r4, pc}
 80088e0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80088e4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80088e8:	e7f7      	b.n	80088da <memmove+0x1a>
 80088ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088ee:	f802 4f01 	strb.w	r4, [r2, #1]!
 80088f2:	e7eb      	b.n	80088cc <memmove+0xc>

080088f4 <_read_r>:
 80088f4:	b538      	push	{r3, r4, r5, lr}
 80088f6:	4c07      	ldr	r4, [pc, #28]	; (8008914 <_read_r+0x20>)
 80088f8:	4605      	mov	r5, r0
 80088fa:	4608      	mov	r0, r1
 80088fc:	4611      	mov	r1, r2
 80088fe:	2200      	movs	r2, #0
 8008900:	6022      	str	r2, [r4, #0]
 8008902:	461a      	mov	r2, r3
 8008904:	f7fc fa3c 	bl	8004d80 <_read>
 8008908:	1c43      	adds	r3, r0, #1
 800890a:	d102      	bne.n	8008912 <_read_r+0x1e>
 800890c:	6823      	ldr	r3, [r4, #0]
 800890e:	b103      	cbz	r3, 8008912 <_read_r+0x1e>
 8008910:	602b      	str	r3, [r5, #0]
 8008912:	bd38      	pop	{r3, r4, r5, pc}
 8008914:	20000990 	.word	0x20000990

08008918 <_realloc_r>:
 8008918:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800891c:	4682      	mov	sl, r0
 800891e:	460c      	mov	r4, r1
 8008920:	b929      	cbnz	r1, 800892e <_realloc_r+0x16>
 8008922:	4611      	mov	r1, r2
 8008924:	b003      	add	sp, #12
 8008926:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800892a:	f7fe bf83 	b.w	8007834 <_malloc_r>
 800892e:	9201      	str	r2, [sp, #4]
 8008930:	f7ff f99a 	bl	8007c68 <__malloc_lock>
 8008934:	9a01      	ldr	r2, [sp, #4]
 8008936:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800893a:	f102 080b 	add.w	r8, r2, #11
 800893e:	f1b8 0f16 	cmp.w	r8, #22
 8008942:	f1a4 0908 	sub.w	r9, r4, #8
 8008946:	f025 0603 	bic.w	r6, r5, #3
 800894a:	d90a      	bls.n	8008962 <_realloc_r+0x4a>
 800894c:	f038 0807 	bics.w	r8, r8, #7
 8008950:	d509      	bpl.n	8008966 <_realloc_r+0x4e>
 8008952:	230c      	movs	r3, #12
 8008954:	f8ca 3000 	str.w	r3, [sl]
 8008958:	2700      	movs	r7, #0
 800895a:	4638      	mov	r0, r7
 800895c:	b003      	add	sp, #12
 800895e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008962:	f04f 0810 	mov.w	r8, #16
 8008966:	4590      	cmp	r8, r2
 8008968:	d3f3      	bcc.n	8008952 <_realloc_r+0x3a>
 800896a:	45b0      	cmp	r8, r6
 800896c:	f340 8145 	ble.w	8008bfa <_realloc_r+0x2e2>
 8008970:	4ba8      	ldr	r3, [pc, #672]	; (8008c14 <_realloc_r+0x2fc>)
 8008972:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8008976:	eb09 0106 	add.w	r1, r9, r6
 800897a:	4571      	cmp	r1, lr
 800897c:	469b      	mov	fp, r3
 800897e:	684b      	ldr	r3, [r1, #4]
 8008980:	d005      	beq.n	800898e <_realloc_r+0x76>
 8008982:	f023 0001 	bic.w	r0, r3, #1
 8008986:	4408      	add	r0, r1
 8008988:	6840      	ldr	r0, [r0, #4]
 800898a:	07c7      	lsls	r7, r0, #31
 800898c:	d447      	bmi.n	8008a1e <_realloc_r+0x106>
 800898e:	f023 0303 	bic.w	r3, r3, #3
 8008992:	4571      	cmp	r1, lr
 8008994:	eb06 0703 	add.w	r7, r6, r3
 8008998:	d119      	bne.n	80089ce <_realloc_r+0xb6>
 800899a:	f108 0010 	add.w	r0, r8, #16
 800899e:	4287      	cmp	r7, r0
 80089a0:	db3f      	blt.n	8008a22 <_realloc_r+0x10a>
 80089a2:	eb09 0308 	add.w	r3, r9, r8
 80089a6:	eba7 0708 	sub.w	r7, r7, r8
 80089aa:	f047 0701 	orr.w	r7, r7, #1
 80089ae:	f8cb 3008 	str.w	r3, [fp, #8]
 80089b2:	605f      	str	r7, [r3, #4]
 80089b4:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80089b8:	f003 0301 	and.w	r3, r3, #1
 80089bc:	ea43 0308 	orr.w	r3, r3, r8
 80089c0:	f844 3c04 	str.w	r3, [r4, #-4]
 80089c4:	4650      	mov	r0, sl
 80089c6:	f7ff f955 	bl	8007c74 <__malloc_unlock>
 80089ca:	4627      	mov	r7, r4
 80089cc:	e7c5      	b.n	800895a <_realloc_r+0x42>
 80089ce:	45b8      	cmp	r8, r7
 80089d0:	dc27      	bgt.n	8008a22 <_realloc_r+0x10a>
 80089d2:	68cb      	ldr	r3, [r1, #12]
 80089d4:	688a      	ldr	r2, [r1, #8]
 80089d6:	60d3      	str	r3, [r2, #12]
 80089d8:	609a      	str	r2, [r3, #8]
 80089da:	eba7 0008 	sub.w	r0, r7, r8
 80089de:	280f      	cmp	r0, #15
 80089e0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80089e4:	eb09 0207 	add.w	r2, r9, r7
 80089e8:	f240 8109 	bls.w	8008bfe <_realloc_r+0x2e6>
 80089ec:	eb09 0108 	add.w	r1, r9, r8
 80089f0:	f003 0301 	and.w	r3, r3, #1
 80089f4:	ea43 0308 	orr.w	r3, r3, r8
 80089f8:	f040 0001 	orr.w	r0, r0, #1
 80089fc:	f8c9 3004 	str.w	r3, [r9, #4]
 8008a00:	6048      	str	r0, [r1, #4]
 8008a02:	6853      	ldr	r3, [r2, #4]
 8008a04:	f043 0301 	orr.w	r3, r3, #1
 8008a08:	6053      	str	r3, [r2, #4]
 8008a0a:	3108      	adds	r1, #8
 8008a0c:	4650      	mov	r0, sl
 8008a0e:	f7fe fdb1 	bl	8007574 <_free_r>
 8008a12:	4650      	mov	r0, sl
 8008a14:	f7ff f92e 	bl	8007c74 <__malloc_unlock>
 8008a18:	f109 0708 	add.w	r7, r9, #8
 8008a1c:	e79d      	b.n	800895a <_realloc_r+0x42>
 8008a1e:	2300      	movs	r3, #0
 8008a20:	4619      	mov	r1, r3
 8008a22:	07e8      	lsls	r0, r5, #31
 8008a24:	f100 8084 	bmi.w	8008b30 <_realloc_r+0x218>
 8008a28:	f854 5c08 	ldr.w	r5, [r4, #-8]
 8008a2c:	eba9 0505 	sub.w	r5, r9, r5
 8008a30:	6868      	ldr	r0, [r5, #4]
 8008a32:	f020 0003 	bic.w	r0, r0, #3
 8008a36:	4430      	add	r0, r6
 8008a38:	2900      	cmp	r1, #0
 8008a3a:	d076      	beq.n	8008b2a <_realloc_r+0x212>
 8008a3c:	4571      	cmp	r1, lr
 8008a3e:	d150      	bne.n	8008ae2 <_realloc_r+0x1ca>
 8008a40:	4403      	add	r3, r0
 8008a42:	f108 0110 	add.w	r1, r8, #16
 8008a46:	428b      	cmp	r3, r1
 8008a48:	db6f      	blt.n	8008b2a <_realloc_r+0x212>
 8008a4a:	462f      	mov	r7, r5
 8008a4c:	68ea      	ldr	r2, [r5, #12]
 8008a4e:	f857 1f08 	ldr.w	r1, [r7, #8]!
 8008a52:	60ca      	str	r2, [r1, #12]
 8008a54:	6091      	str	r1, [r2, #8]
 8008a56:	1f32      	subs	r2, r6, #4
 8008a58:	2a24      	cmp	r2, #36	; 0x24
 8008a5a:	d83b      	bhi.n	8008ad4 <_realloc_r+0x1bc>
 8008a5c:	2a13      	cmp	r2, #19
 8008a5e:	d936      	bls.n	8008ace <_realloc_r+0x1b6>
 8008a60:	6821      	ldr	r1, [r4, #0]
 8008a62:	60a9      	str	r1, [r5, #8]
 8008a64:	6861      	ldr	r1, [r4, #4]
 8008a66:	60e9      	str	r1, [r5, #12]
 8008a68:	2a1b      	cmp	r2, #27
 8008a6a:	d81c      	bhi.n	8008aa6 <_realloc_r+0x18e>
 8008a6c:	f105 0210 	add.w	r2, r5, #16
 8008a70:	f104 0108 	add.w	r1, r4, #8
 8008a74:	6808      	ldr	r0, [r1, #0]
 8008a76:	6010      	str	r0, [r2, #0]
 8008a78:	6848      	ldr	r0, [r1, #4]
 8008a7a:	6050      	str	r0, [r2, #4]
 8008a7c:	6889      	ldr	r1, [r1, #8]
 8008a7e:	6091      	str	r1, [r2, #8]
 8008a80:	eb05 0208 	add.w	r2, r5, r8
 8008a84:	eba3 0308 	sub.w	r3, r3, r8
 8008a88:	f043 0301 	orr.w	r3, r3, #1
 8008a8c:	f8cb 2008 	str.w	r2, [fp, #8]
 8008a90:	6053      	str	r3, [r2, #4]
 8008a92:	686b      	ldr	r3, [r5, #4]
 8008a94:	f003 0301 	and.w	r3, r3, #1
 8008a98:	ea43 0308 	orr.w	r3, r3, r8
 8008a9c:	606b      	str	r3, [r5, #4]
 8008a9e:	4650      	mov	r0, sl
 8008aa0:	f7ff f8e8 	bl	8007c74 <__malloc_unlock>
 8008aa4:	e759      	b.n	800895a <_realloc_r+0x42>
 8008aa6:	68a1      	ldr	r1, [r4, #8]
 8008aa8:	6129      	str	r1, [r5, #16]
 8008aaa:	68e1      	ldr	r1, [r4, #12]
 8008aac:	6169      	str	r1, [r5, #20]
 8008aae:	2a24      	cmp	r2, #36	; 0x24
 8008ab0:	bf01      	itttt	eq
 8008ab2:	6922      	ldreq	r2, [r4, #16]
 8008ab4:	61aa      	streq	r2, [r5, #24]
 8008ab6:	6960      	ldreq	r0, [r4, #20]
 8008ab8:	61e8      	streq	r0, [r5, #28]
 8008aba:	bf19      	ittee	ne
 8008abc:	f105 0218 	addne.w	r2, r5, #24
 8008ac0:	f104 0110 	addne.w	r1, r4, #16
 8008ac4:	f105 0220 	addeq.w	r2, r5, #32
 8008ac8:	f104 0118 	addeq.w	r1, r4, #24
 8008acc:	e7d2      	b.n	8008a74 <_realloc_r+0x15c>
 8008ace:	463a      	mov	r2, r7
 8008ad0:	4621      	mov	r1, r4
 8008ad2:	e7cf      	b.n	8008a74 <_realloc_r+0x15c>
 8008ad4:	4621      	mov	r1, r4
 8008ad6:	4638      	mov	r0, r7
 8008ad8:	9301      	str	r3, [sp, #4]
 8008ada:	f7ff fef1 	bl	80088c0 <memmove>
 8008ade:	9b01      	ldr	r3, [sp, #4]
 8008ae0:	e7ce      	b.n	8008a80 <_realloc_r+0x168>
 8008ae2:	18c7      	adds	r7, r0, r3
 8008ae4:	45b8      	cmp	r8, r7
 8008ae6:	dc20      	bgt.n	8008b2a <_realloc_r+0x212>
 8008ae8:	68cb      	ldr	r3, [r1, #12]
 8008aea:	688a      	ldr	r2, [r1, #8]
 8008aec:	60d3      	str	r3, [r2, #12]
 8008aee:	609a      	str	r2, [r3, #8]
 8008af0:	4628      	mov	r0, r5
 8008af2:	68eb      	ldr	r3, [r5, #12]
 8008af4:	f850 2f08 	ldr.w	r2, [r0, #8]!
 8008af8:	60d3      	str	r3, [r2, #12]
 8008afa:	609a      	str	r2, [r3, #8]
 8008afc:	1f32      	subs	r2, r6, #4
 8008afe:	2a24      	cmp	r2, #36	; 0x24
 8008b00:	d842      	bhi.n	8008b88 <_realloc_r+0x270>
 8008b02:	2a13      	cmp	r2, #19
 8008b04:	d93e      	bls.n	8008b84 <_realloc_r+0x26c>
 8008b06:	6823      	ldr	r3, [r4, #0]
 8008b08:	60ab      	str	r3, [r5, #8]
 8008b0a:	6863      	ldr	r3, [r4, #4]
 8008b0c:	60eb      	str	r3, [r5, #12]
 8008b0e:	2a1b      	cmp	r2, #27
 8008b10:	d824      	bhi.n	8008b5c <_realloc_r+0x244>
 8008b12:	f105 0010 	add.w	r0, r5, #16
 8008b16:	f104 0308 	add.w	r3, r4, #8
 8008b1a:	681a      	ldr	r2, [r3, #0]
 8008b1c:	6002      	str	r2, [r0, #0]
 8008b1e:	685a      	ldr	r2, [r3, #4]
 8008b20:	6042      	str	r2, [r0, #4]
 8008b22:	689b      	ldr	r3, [r3, #8]
 8008b24:	6083      	str	r3, [r0, #8]
 8008b26:	46a9      	mov	r9, r5
 8008b28:	e757      	b.n	80089da <_realloc_r+0xc2>
 8008b2a:	4580      	cmp	r8, r0
 8008b2c:	4607      	mov	r7, r0
 8008b2e:	dddf      	ble.n	8008af0 <_realloc_r+0x1d8>
 8008b30:	4611      	mov	r1, r2
 8008b32:	4650      	mov	r0, sl
 8008b34:	f7fe fe7e 	bl	8007834 <_malloc_r>
 8008b38:	4607      	mov	r7, r0
 8008b3a:	2800      	cmp	r0, #0
 8008b3c:	d0af      	beq.n	8008a9e <_realloc_r+0x186>
 8008b3e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008b42:	f023 0301 	bic.w	r3, r3, #1
 8008b46:	f1a0 0208 	sub.w	r2, r0, #8
 8008b4a:	444b      	add	r3, r9
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d11f      	bne.n	8008b90 <_realloc_r+0x278>
 8008b50:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8008b54:	f027 0703 	bic.w	r7, r7, #3
 8008b58:	4437      	add	r7, r6
 8008b5a:	e73e      	b.n	80089da <_realloc_r+0xc2>
 8008b5c:	68a3      	ldr	r3, [r4, #8]
 8008b5e:	612b      	str	r3, [r5, #16]
 8008b60:	68e3      	ldr	r3, [r4, #12]
 8008b62:	616b      	str	r3, [r5, #20]
 8008b64:	2a24      	cmp	r2, #36	; 0x24
 8008b66:	bf01      	itttt	eq
 8008b68:	6923      	ldreq	r3, [r4, #16]
 8008b6a:	61ab      	streq	r3, [r5, #24]
 8008b6c:	6962      	ldreq	r2, [r4, #20]
 8008b6e:	61ea      	streq	r2, [r5, #28]
 8008b70:	bf19      	ittee	ne
 8008b72:	f105 0018 	addne.w	r0, r5, #24
 8008b76:	f104 0310 	addne.w	r3, r4, #16
 8008b7a:	f105 0020 	addeq.w	r0, r5, #32
 8008b7e:	f104 0318 	addeq.w	r3, r4, #24
 8008b82:	e7ca      	b.n	8008b1a <_realloc_r+0x202>
 8008b84:	4623      	mov	r3, r4
 8008b86:	e7c8      	b.n	8008b1a <_realloc_r+0x202>
 8008b88:	4621      	mov	r1, r4
 8008b8a:	f7ff fe99 	bl	80088c0 <memmove>
 8008b8e:	e7ca      	b.n	8008b26 <_realloc_r+0x20e>
 8008b90:	1f32      	subs	r2, r6, #4
 8008b92:	2a24      	cmp	r2, #36	; 0x24
 8008b94:	d82d      	bhi.n	8008bf2 <_realloc_r+0x2da>
 8008b96:	2a13      	cmp	r2, #19
 8008b98:	d928      	bls.n	8008bec <_realloc_r+0x2d4>
 8008b9a:	6823      	ldr	r3, [r4, #0]
 8008b9c:	6003      	str	r3, [r0, #0]
 8008b9e:	6863      	ldr	r3, [r4, #4]
 8008ba0:	6043      	str	r3, [r0, #4]
 8008ba2:	2a1b      	cmp	r2, #27
 8008ba4:	d80e      	bhi.n	8008bc4 <_realloc_r+0x2ac>
 8008ba6:	f100 0308 	add.w	r3, r0, #8
 8008baa:	f104 0208 	add.w	r2, r4, #8
 8008bae:	6811      	ldr	r1, [r2, #0]
 8008bb0:	6019      	str	r1, [r3, #0]
 8008bb2:	6851      	ldr	r1, [r2, #4]
 8008bb4:	6059      	str	r1, [r3, #4]
 8008bb6:	6892      	ldr	r2, [r2, #8]
 8008bb8:	609a      	str	r2, [r3, #8]
 8008bba:	4621      	mov	r1, r4
 8008bbc:	4650      	mov	r0, sl
 8008bbe:	f7fe fcd9 	bl	8007574 <_free_r>
 8008bc2:	e76c      	b.n	8008a9e <_realloc_r+0x186>
 8008bc4:	68a3      	ldr	r3, [r4, #8]
 8008bc6:	6083      	str	r3, [r0, #8]
 8008bc8:	68e3      	ldr	r3, [r4, #12]
 8008bca:	60c3      	str	r3, [r0, #12]
 8008bcc:	2a24      	cmp	r2, #36	; 0x24
 8008bce:	bf01      	itttt	eq
 8008bd0:	6923      	ldreq	r3, [r4, #16]
 8008bd2:	6103      	streq	r3, [r0, #16]
 8008bd4:	6961      	ldreq	r1, [r4, #20]
 8008bd6:	6141      	streq	r1, [r0, #20]
 8008bd8:	bf19      	ittee	ne
 8008bda:	f100 0310 	addne.w	r3, r0, #16
 8008bde:	f104 0210 	addne.w	r2, r4, #16
 8008be2:	f100 0318 	addeq.w	r3, r0, #24
 8008be6:	f104 0218 	addeq.w	r2, r4, #24
 8008bea:	e7e0      	b.n	8008bae <_realloc_r+0x296>
 8008bec:	4603      	mov	r3, r0
 8008bee:	4622      	mov	r2, r4
 8008bf0:	e7dd      	b.n	8008bae <_realloc_r+0x296>
 8008bf2:	4621      	mov	r1, r4
 8008bf4:	f7ff fe64 	bl	80088c0 <memmove>
 8008bf8:	e7df      	b.n	8008bba <_realloc_r+0x2a2>
 8008bfa:	4637      	mov	r7, r6
 8008bfc:	e6ed      	b.n	80089da <_realloc_r+0xc2>
 8008bfe:	f003 0301 	and.w	r3, r3, #1
 8008c02:	431f      	orrs	r7, r3
 8008c04:	f8c9 7004 	str.w	r7, [r9, #4]
 8008c08:	6853      	ldr	r3, [r2, #4]
 8008c0a:	f043 0301 	orr.w	r3, r3, #1
 8008c0e:	6053      	str	r3, [r2, #4]
 8008c10:	e6ff      	b.n	8008a12 <_realloc_r+0xfa>
 8008c12:	bf00      	nop
 8008c14:	20000100 	.word	0x20000100

08008c18 <__swbuf_r>:
 8008c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c1a:	460e      	mov	r6, r1
 8008c1c:	4614      	mov	r4, r2
 8008c1e:	4605      	mov	r5, r0
 8008c20:	b118      	cbz	r0, 8008c2a <__swbuf_r+0x12>
 8008c22:	6983      	ldr	r3, [r0, #24]
 8008c24:	b90b      	cbnz	r3, 8008c2a <__swbuf_r+0x12>
 8008c26:	f7fe fbcf 	bl	80073c8 <__sinit>
 8008c2a:	4b27      	ldr	r3, [pc, #156]	; (8008cc8 <__swbuf_r+0xb0>)
 8008c2c:	429c      	cmp	r4, r3
 8008c2e:	d12f      	bne.n	8008c90 <__swbuf_r+0x78>
 8008c30:	686c      	ldr	r4, [r5, #4]
 8008c32:	69a3      	ldr	r3, [r4, #24]
 8008c34:	60a3      	str	r3, [r4, #8]
 8008c36:	89a3      	ldrh	r3, [r4, #12]
 8008c38:	0719      	lsls	r1, r3, #28
 8008c3a:	d533      	bpl.n	8008ca4 <__swbuf_r+0x8c>
 8008c3c:	6923      	ldr	r3, [r4, #16]
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d030      	beq.n	8008ca4 <__swbuf_r+0x8c>
 8008c42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008c46:	b2f6      	uxtb	r6, r6
 8008c48:	049a      	lsls	r2, r3, #18
 8008c4a:	4637      	mov	r7, r6
 8008c4c:	d534      	bpl.n	8008cb8 <__swbuf_r+0xa0>
 8008c4e:	6923      	ldr	r3, [r4, #16]
 8008c50:	6820      	ldr	r0, [r4, #0]
 8008c52:	1ac0      	subs	r0, r0, r3
 8008c54:	6963      	ldr	r3, [r4, #20]
 8008c56:	4298      	cmp	r0, r3
 8008c58:	db04      	blt.n	8008c64 <__swbuf_r+0x4c>
 8008c5a:	4621      	mov	r1, r4
 8008c5c:	4628      	mov	r0, r5
 8008c5e:	f7fe fb1f 	bl	80072a0 <_fflush_r>
 8008c62:	bb28      	cbnz	r0, 8008cb0 <__swbuf_r+0x98>
 8008c64:	68a3      	ldr	r3, [r4, #8]
 8008c66:	3b01      	subs	r3, #1
 8008c68:	60a3      	str	r3, [r4, #8]
 8008c6a:	6823      	ldr	r3, [r4, #0]
 8008c6c:	1c5a      	adds	r2, r3, #1
 8008c6e:	6022      	str	r2, [r4, #0]
 8008c70:	701e      	strb	r6, [r3, #0]
 8008c72:	6963      	ldr	r3, [r4, #20]
 8008c74:	3001      	adds	r0, #1
 8008c76:	4298      	cmp	r0, r3
 8008c78:	d004      	beq.n	8008c84 <__swbuf_r+0x6c>
 8008c7a:	89a3      	ldrh	r3, [r4, #12]
 8008c7c:	07db      	lsls	r3, r3, #31
 8008c7e:	d519      	bpl.n	8008cb4 <__swbuf_r+0x9c>
 8008c80:	2e0a      	cmp	r6, #10
 8008c82:	d117      	bne.n	8008cb4 <__swbuf_r+0x9c>
 8008c84:	4621      	mov	r1, r4
 8008c86:	4628      	mov	r0, r5
 8008c88:	f7fe fb0a 	bl	80072a0 <_fflush_r>
 8008c8c:	b190      	cbz	r0, 8008cb4 <__swbuf_r+0x9c>
 8008c8e:	e00f      	b.n	8008cb0 <__swbuf_r+0x98>
 8008c90:	4b0e      	ldr	r3, [pc, #56]	; (8008ccc <__swbuf_r+0xb4>)
 8008c92:	429c      	cmp	r4, r3
 8008c94:	d101      	bne.n	8008c9a <__swbuf_r+0x82>
 8008c96:	68ac      	ldr	r4, [r5, #8]
 8008c98:	e7cb      	b.n	8008c32 <__swbuf_r+0x1a>
 8008c9a:	4b0d      	ldr	r3, [pc, #52]	; (8008cd0 <__swbuf_r+0xb8>)
 8008c9c:	429c      	cmp	r4, r3
 8008c9e:	bf08      	it	eq
 8008ca0:	68ec      	ldreq	r4, [r5, #12]
 8008ca2:	e7c6      	b.n	8008c32 <__swbuf_r+0x1a>
 8008ca4:	4621      	mov	r1, r4
 8008ca6:	4628      	mov	r0, r5
 8008ca8:	f7fd fb9e 	bl	80063e8 <__swsetup_r>
 8008cac:	2800      	cmp	r0, #0
 8008cae:	d0c8      	beq.n	8008c42 <__swbuf_r+0x2a>
 8008cb0:	f04f 37ff 	mov.w	r7, #4294967295
 8008cb4:	4638      	mov	r0, r7
 8008cb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008cb8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008cbc:	81a3      	strh	r3, [r4, #12]
 8008cbe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008cc0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008cc4:	6663      	str	r3, [r4, #100]	; 0x64
 8008cc6:	e7c2      	b.n	8008c4e <__swbuf_r+0x36>
 8008cc8:	08008f6c 	.word	0x08008f6c
 8008ccc:	08008f8c 	.word	0x08008f8c
 8008cd0:	08008f4c 	.word	0x08008f4c

08008cd4 <_wcrtomb_r>:
 8008cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008cd6:	4605      	mov	r5, r0
 8008cd8:	b085      	sub	sp, #20
 8008cda:	461e      	mov	r6, r3
 8008cdc:	460f      	mov	r7, r1
 8008cde:	4c0f      	ldr	r4, [pc, #60]	; (8008d1c <_wcrtomb_r+0x48>)
 8008ce0:	b991      	cbnz	r1, 8008d08 <_wcrtomb_r+0x34>
 8008ce2:	6822      	ldr	r2, [r4, #0]
 8008ce4:	490e      	ldr	r1, [pc, #56]	; (8008d20 <_wcrtomb_r+0x4c>)
 8008ce6:	6a12      	ldr	r2, [r2, #32]
 8008ce8:	2a00      	cmp	r2, #0
 8008cea:	bf08      	it	eq
 8008cec:	460a      	moveq	r2, r1
 8008cee:	a901      	add	r1, sp, #4
 8008cf0:	f8d2 40e0 	ldr.w	r4, [r2, #224]	; 0xe0
 8008cf4:	463a      	mov	r2, r7
 8008cf6:	47a0      	blx	r4
 8008cf8:	1c43      	adds	r3, r0, #1
 8008cfa:	bf01      	itttt	eq
 8008cfc:	2300      	moveq	r3, #0
 8008cfe:	6033      	streq	r3, [r6, #0]
 8008d00:	238a      	moveq	r3, #138	; 0x8a
 8008d02:	602b      	streq	r3, [r5, #0]
 8008d04:	b005      	add	sp, #20
 8008d06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d08:	6824      	ldr	r4, [r4, #0]
 8008d0a:	4f05      	ldr	r7, [pc, #20]	; (8008d20 <_wcrtomb_r+0x4c>)
 8008d0c:	6a24      	ldr	r4, [r4, #32]
 8008d0e:	2c00      	cmp	r4, #0
 8008d10:	bf08      	it	eq
 8008d12:	463c      	moveq	r4, r7
 8008d14:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 8008d18:	e7ed      	b.n	8008cf6 <_wcrtomb_r+0x22>
 8008d1a:	bf00      	nop
 8008d1c:	2000000c 	.word	0x2000000c
 8008d20:	20000510 	.word	0x20000510

08008d24 <__ascii_wctomb>:
 8008d24:	b149      	cbz	r1, 8008d3a <__ascii_wctomb+0x16>
 8008d26:	2aff      	cmp	r2, #255	; 0xff
 8008d28:	bf85      	ittet	hi
 8008d2a:	238a      	movhi	r3, #138	; 0x8a
 8008d2c:	6003      	strhi	r3, [r0, #0]
 8008d2e:	700a      	strbls	r2, [r1, #0]
 8008d30:	f04f 30ff 	movhi.w	r0, #4294967295
 8008d34:	bf98      	it	ls
 8008d36:	2001      	movls	r0, #1
 8008d38:	4770      	bx	lr
 8008d3a:	4608      	mov	r0, r1
 8008d3c:	4770      	bx	lr

08008d3e <abort>:
 8008d3e:	b508      	push	{r3, lr}
 8008d40:	2006      	movs	r0, #6
 8008d42:	f000 f82b 	bl	8008d9c <raise>
 8008d46:	2001      	movs	r0, #1
 8008d48:	f7fc f814 	bl	8004d74 <_exit>

08008d4c <_raise_r>:
 8008d4c:	291f      	cmp	r1, #31
 8008d4e:	b538      	push	{r3, r4, r5, lr}
 8008d50:	4604      	mov	r4, r0
 8008d52:	460d      	mov	r5, r1
 8008d54:	d904      	bls.n	8008d60 <_raise_r+0x14>
 8008d56:	2316      	movs	r3, #22
 8008d58:	6003      	str	r3, [r0, #0]
 8008d5a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d5e:	bd38      	pop	{r3, r4, r5, pc}
 8008d60:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008d62:	b112      	cbz	r2, 8008d6a <_raise_r+0x1e>
 8008d64:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008d68:	b94b      	cbnz	r3, 8008d7e <_raise_r+0x32>
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	f000 f830 	bl	8008dd0 <_getpid_r>
 8008d70:	462a      	mov	r2, r5
 8008d72:	4601      	mov	r1, r0
 8008d74:	4620      	mov	r0, r4
 8008d76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d7a:	f000 b817 	b.w	8008dac <_kill_r>
 8008d7e:	2b01      	cmp	r3, #1
 8008d80:	d00a      	beq.n	8008d98 <_raise_r+0x4c>
 8008d82:	1c59      	adds	r1, r3, #1
 8008d84:	d103      	bne.n	8008d8e <_raise_r+0x42>
 8008d86:	2316      	movs	r3, #22
 8008d88:	6003      	str	r3, [r0, #0]
 8008d8a:	2001      	movs	r0, #1
 8008d8c:	bd38      	pop	{r3, r4, r5, pc}
 8008d8e:	2400      	movs	r4, #0
 8008d90:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008d94:	4628      	mov	r0, r5
 8008d96:	4798      	blx	r3
 8008d98:	2000      	movs	r0, #0
 8008d9a:	bd38      	pop	{r3, r4, r5, pc}

08008d9c <raise>:
 8008d9c:	4b02      	ldr	r3, [pc, #8]	; (8008da8 <raise+0xc>)
 8008d9e:	4601      	mov	r1, r0
 8008da0:	6818      	ldr	r0, [r3, #0]
 8008da2:	f7ff bfd3 	b.w	8008d4c <_raise_r>
 8008da6:	bf00      	nop
 8008da8:	2000000c 	.word	0x2000000c

08008dac <_kill_r>:
 8008dac:	b538      	push	{r3, r4, r5, lr}
 8008dae:	4c07      	ldr	r4, [pc, #28]	; (8008dcc <_kill_r+0x20>)
 8008db0:	2300      	movs	r3, #0
 8008db2:	4605      	mov	r5, r0
 8008db4:	4608      	mov	r0, r1
 8008db6:	4611      	mov	r1, r2
 8008db8:	6023      	str	r3, [r4, #0]
 8008dba:	f7fb ffd3 	bl	8004d64 <_kill>
 8008dbe:	1c43      	adds	r3, r0, #1
 8008dc0:	d102      	bne.n	8008dc8 <_kill_r+0x1c>
 8008dc2:	6823      	ldr	r3, [r4, #0]
 8008dc4:	b103      	cbz	r3, 8008dc8 <_kill_r+0x1c>
 8008dc6:	602b      	str	r3, [r5, #0]
 8008dc8:	bd38      	pop	{r3, r4, r5, pc}
 8008dca:	bf00      	nop
 8008dcc:	20000990 	.word	0x20000990

08008dd0 <_getpid_r>:
 8008dd0:	f7fb bfc6 	b.w	8004d60 <_getpid>

08008dd4 <_init>:
 8008dd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008dd6:	bf00      	nop
 8008dd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008dda:	bc08      	pop	{r3}
 8008ddc:	469e      	mov	lr, r3
 8008dde:	4770      	bx	lr

08008de0 <_fini>:
 8008de0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008de2:	bf00      	nop
 8008de4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008de6:	bc08      	pop	{r3}
 8008de8:	469e      	mov	lr, r3
 8008dea:	4770      	bx	lr
