\hypertarget{struct_d_f_s_d_m___channel___type_def}{}\doxysection{D\+F\+S\+D\+M\+\_\+\+Channel\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_f_s_d_m___channel___type_def}\index{DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}}


D\+F\+S\+DM channel configuration registers.  




{\ttfamily \#include $<$stm32f779xx.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_ad59d0c9e6a23c073d5074c1080437509}{C\+H\+C\+F\+G\+R1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_a06ccb02a66ad9b39d5df801ffccdc0bb}{C\+H\+C\+F\+G\+R2}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_a418e04c7b9a06d216ec9af9d040f34bb}{C\+H\+A\+W\+S\+C\+DR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_a662b02dfee03cfde7809fd168626f87f}{C\+H\+W\+D\+A\+T\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def_a82d9028493b845db2391dfbec944bf2e}{C\+H\+D\+A\+T\+I\+NR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
D\+F\+S\+DM channel configuration registers. 

\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_d_f_s_d_m___channel___type_def_a418e04c7b9a06d216ec9af9d040f34bb}\label{struct_d_f_s_d_m___channel___type_def_a418e04c7b9a06d216ec9af9d040f34bb}} 
\index{DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}!CHAWSCDR@{CHAWSCDR}}
\index{CHAWSCDR@{CHAWSCDR}!DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHAWSCDR}{CHAWSCDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+F\+S\+D\+M\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+C\+H\+A\+W\+S\+C\+DR}

D\+F\+S\+DM channel analog watchdog and short circuit detector register, Address offset\+: 0x08 \mbox{\Hypertarget{struct_d_f_s_d_m___channel___type_def_ad59d0c9e6a23c073d5074c1080437509}\label{struct_d_f_s_d_m___channel___type_def_ad59d0c9e6a23c073d5074c1080437509}} 
\index{DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}!CHCFGR1@{CHCFGR1}}
\index{CHCFGR1@{CHCFGR1}!DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHCFGR1}{CHCFGR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+F\+S\+D\+M\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+C\+H\+C\+F\+G\+R1}

D\+F\+S\+DM channel configuration register1, Address offset\+: 0x00 \mbox{\Hypertarget{struct_d_f_s_d_m___channel___type_def_a06ccb02a66ad9b39d5df801ffccdc0bb}\label{struct_d_f_s_d_m___channel___type_def_a06ccb02a66ad9b39d5df801ffccdc0bb}} 
\index{DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}!CHCFGR2@{CHCFGR2}}
\index{CHCFGR2@{CHCFGR2}!DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHCFGR2}{CHCFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+F\+S\+D\+M\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+C\+H\+C\+F\+G\+R2}

D\+F\+S\+DM channel configuration register2, Address offset\+: 0x04 \mbox{\Hypertarget{struct_d_f_s_d_m___channel___type_def_a82d9028493b845db2391dfbec944bf2e}\label{struct_d_f_s_d_m___channel___type_def_a82d9028493b845db2391dfbec944bf2e}} 
\index{DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}!CHDATINR@{CHDATINR}}
\index{CHDATINR@{CHDATINR}!DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHDATINR}{CHDATINR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+F\+S\+D\+M\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+C\+H\+D\+A\+T\+I\+NR}

D\+F\+S\+DM channel data input register, Address offset\+: 0x10 \mbox{\Hypertarget{struct_d_f_s_d_m___channel___type_def_a662b02dfee03cfde7809fd168626f87f}\label{struct_d_f_s_d_m___channel___type_def_a662b02dfee03cfde7809fd168626f87f}} 
\index{DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}!CHWDATAR@{CHWDATAR}}
\index{CHWDATAR@{CHWDATAR}!DFSDM\_Channel\_TypeDef@{DFSDM\_Channel\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CHWDATAR}{CHWDATAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+F\+S\+D\+M\+\_\+\+Channel\+\_\+\+Type\+Def\+::\+C\+H\+W\+D\+A\+T\+AR}

D\+F\+S\+DM channel watchdog filter data register, Address offset\+: 0x0C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
D\+:/\+H\+E\+R\+M\+E\+S\+S\+\_\+\+S\+P\+Software/\+Micro\+Controller/\+Cube/\+Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f779xx_8h}{stm32f779xx.\+h}}\end{DoxyCompactItemize}
