INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_10bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_10bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_12bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_12bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_8bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_8bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_9bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_9bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_remainder_10bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_remainder_10bit
INFO: [VRFC 10-2458] undeclared symbol W0, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_remainder_10bit.v:32]
INFO: [VRFC 10-2458] undeclared symbol W1, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_remainder_10bit.v:37]
WARNING: [VRFC 10-2938] 'W0' is already implicitly declared on line 32 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_remainder_10bit.v:40]
WARNING: [VRFC 10-2938] 'W1' is already implicitly declared on line 37 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/adder_remainder_10bit.v:41]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/block_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/conv_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/divider_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_top_distr
INFO: [VRFC 10-2458] undeclared symbol enb, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:40]
INFO: [VRFC 10-2458] undeclared symbol web, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:41]
INFO: [VRFC 10-2458] undeclared symbol addrb, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:191]
INFO: [VRFC 10-2458] undeclared symbol dinb, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:192]
INFO: [VRFC 10-2458] undeclared symbol HSYNC_in, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:200]
INFO: [VRFC 10-2458] undeclared symbol VSYNC_in, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:201]
INFO: [VRFC 10-2458] undeclared symbol row_count_minus_1_2, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:202]
INFO: [VRFC 10-2458] undeclared symbol col_count_2, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:203]
INFO: [VRFC 10-2458] undeclared symbol mux_data_in, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:204]
INFO: [VRFC 10-2458] undeclared symbol HSYNC_out, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:207]
INFO: [VRFC 10-2458] undeclared symbol VSYNC_out, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:208]
INFO: [VRFC 10-2458] undeclared symbol blkram_read_address, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:209]
INFO: [VRFC 10-2458] undeclared symbol row_out, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:210]
INFO: [VRFC 10-2458] undeclared symbol col_out, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:211]
INFO: [VRFC 10-2458] undeclared symbol mux_data_out, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:212]
INFO: [VRFC 10-2458] undeclared symbol pixel_out, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:223]
INFO: [VRFC 10-2458] undeclared symbol data_out, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:240]
INFO: [VRFC 10-2458] undeclared symbol HSYNC_out_watermark, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:241]
INFO: [VRFC 10-2458] undeclared symbol VSYNC_out_watermark, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:242]
WARNING: [VRFC 10-2938] 'col_count_2' is already implicitly declared on line 203 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:253]
WARNING: [VRFC 10-2938] 'row_count_minus_1_2' is already implicitly declared on line 202 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:257]
WARNING: [VRFC 10-2938] 'enb' is already implicitly declared on line 40 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:263]
WARNING: [VRFC 10-2938] 'web' is already implicitly declared on line 41 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:264]
WARNING: [VRFC 10-2938] 'addrb' is already implicitly declared on line 191 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:265]
WARNING: [VRFC 10-2938] 'dinb' is already implicitly declared on line 192 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:266]
WARNING: [VRFC 10-2938] 'HSYNC_in' is already implicitly declared on line 200 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:269]
WARNING: [VRFC 10-2938] 'VSYNC_in' is already implicitly declared on line 201 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:270]
WARNING: [VRFC 10-2938] 'mux_data_in' is already implicitly declared on line 204 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:271]
WARNING: [VRFC 10-2938] 'HSYNC_out' is already implicitly declared on line 207 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:273]
WARNING: [VRFC 10-2938] 'VSYNC_out' is already implicitly declared on line 208 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:274]
WARNING: [VRFC 10-2938] 'blkram_read_address' is already implicitly declared on line 209 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:275]
WARNING: [VRFC 10-2938] 'row_out' is already implicitly declared on line 210 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:276]
WARNING: [VRFC 10-2938] 'col_out' is already implicitly declared on line 211 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:277]
WARNING: [VRFC 10-2938] 'mux_data_out' is already implicitly declared on line 212 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:278]
WARNING: [VRFC 10-2938] 'pixel_out' is already implicitly declared on line 223 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:288]
WARNING: [VRFC 10-2938] 'data_out' is already implicitly declared on line 240 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:291]
WARNING: [VRFC 10-2938] 'HSYNC_out_watermark' is already implicitly declared on line 241 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:292]
WARNING: [VRFC 10-2938] 'VSYNC_out_watermark' is already implicitly declared on line 242 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:293]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'output_img' is not allowed [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:296]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'valid' is not allowed [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/final_top_distr.v:297]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface
WARNING: [VRFC 10-3676] redeclaration of ansi port 'enb' is not allowed [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/interface.v:24]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'web' is not allowed [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/interface.v:25]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'addrb' is not allowed [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/interface.v:26]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'dinb' is not allowed [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/interface.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_480.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module remainder_480
INFO: [VRFC 10-2458] undeclared symbol W, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_480.v:31]
WARNING: [VRFC 10-2938] 'W' is already implicitly declared on line 31 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_480.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_640.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module remainder_640
INFO: [VRFC 10-2458] undeclared symbol W, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_640.v:31]
WARNING: [VRFC 10-2938] 'W' is already implicitly declared on line 31 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/remainder_640.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/watermark.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module watermark
INFO: [VRFC 10-2458] undeclared symbol col_idx_1, assumed default net type wire [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/watermark.v:277]
WARNING: [VRFC 10-2938] 'col_idx_1' is already implicitly declared on line 277 [C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/watermark.v:671]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.srcs/sources_1/imports/final_project_toolkit/skeleton1/tb_gaussian.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gaussian
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rlatk/OneDrive/Study/SNU 2-2/Digital Logic Design and Lab/final_project/final_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
