Analysis & Synthesis report for DE2_115_CAMERA
Fri Jun 10 13:50:32 2022
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_115_CAMERA|Save_pic:savepic|state_r
 12. State Machine - |DE2_115_CAMERA|viola_jones:viola|state_r
 13. State Machine - |DE2_115_CAMERA|rs232_qsys:comb_244|RS232:rs232_0|state_r
 14. State Machine - |DE2_115_CAMERA|I2C_CCD_Config:u8|mSetup_ST
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2
 22. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated
 23. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp
 38. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 39. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
 40. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 41. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
 42. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated
 43. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p
 44. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p
 45. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram
 46. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 47. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
 48. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp
 49. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp
 50. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 51. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p
 54. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p
 55. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram
 56. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 57. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
 58. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp
 59. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp
 60. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 61. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
 62. Source assignments for sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated
 63. Source assignments for rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0
 64. Source assignments for rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0|rs232_qsys_altpll_0_stdsync_sv6:stdsync2|rs232_qsys_altpll_0_dffpipe_l2c:dffpipe3
 65. Source assignments for rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0
 66. Source assignments for rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 67. Source assignments for rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 68. Source assignments for rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 69. Source assignments for rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 70. Source assignments for rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 71. Source assignments for sram_fuck:s1|altsyncram:altsyncram_component|altsyncram_50j1:auto_generated
 72. Source assignments for test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated
 73. Source assignments for pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated
 74. Source assignments for eyeball:reye|altsyncram:altsyncram_component|altsyncram_ckc1:auto_generated
 75. Source assignments for sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated
 76. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component
 77. Parameter Settings for User Entity Instance: CCD_Capture:u3
 78. Parameter Settings for User Entity Instance: VGA_Controller:u1
 79. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
 80. Parameter Settings for User Entity Instance: Sdram_Control:u7
 81. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
 82. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
 83. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
 84. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 85. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 86. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 87. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 88. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
 89. Parameter Settings for User Entity Instance: Signal_comb:sc1
 90. Parameter Settings for User Entity Instance: sram_rs232:comb_243|altsyncram:altsyncram_component
 91. Parameter Settings for User Entity Instance: rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 92. Parameter Settings for User Entity Instance: rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator
 93. Parameter Settings for User Entity Instance: rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
 94. Parameter Settings for User Entity Instance: rs232_qsys:comb_244|altera_reset_controller:rst_controller
 95. Parameter Settings for User Entity Instance: rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 96. Parameter Settings for User Entity Instance: rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 97. Parameter Settings for User Entity Instance: rs232_qsys:comb_244|altera_reset_controller:rst_controller_001
 98. Parameter Settings for User Entity Instance: rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 99. Parameter Settings for User Entity Instance: rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
100. Parameter Settings for User Entity Instance: viola_jones:viola
101. Parameter Settings for User Entity Instance: sram_fuck:s1|altsyncram:altsyncram_component
102. Parameter Settings for User Entity Instance: Save_pic:savepic
103. Parameter Settings for User Entity Instance: test2port:r1|altsyncram:altsyncram_component
104. Parameter Settings for User Entity Instance: pic2_rom:r2|altsyncram:altsyncram_component
105. Parameter Settings for User Entity Instance: eyeball:reye|altsyncram:altsyncram_component
106. Parameter Settings for User Entity Instance: sunglasses:rsun|altsyncram:altsyncram_component
107. Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_divide:Div4
108. Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_mult:Mult4
109. Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_divide:Div5
110. Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_mult:Mult5
111. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod0
112. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_mult:Mult2
113. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod13
114. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod7
115. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod6
116. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod5
117. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod4
118. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod12
119. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod2
120. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod14
121. Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_divide:Div2
122. Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_mult:Mult2
123. Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_divide:Div3
124. Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_mult:Mult3
125. Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_divide:Div0
126. Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_mult:Mult0
127. Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_divide:Div1
128. Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_mult:Mult1
129. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod1
130. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_mult:Mult1
131. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod11
132. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod10
133. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod9
134. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod8
135. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_mult:Mult0
136. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod3
137. Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_mult:Mult3
138. Parameter Settings for Inferred Entity Instance: Save_pic:savepic|lpm_divide:Mod0
139. Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult1
140. Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult2
141. Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult4
142. Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult6
143. Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult0
144. Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult8
145. Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult5
146. Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult3
147. Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult9
148. Parameter Settings for Inferred Entity Instance: Save_pic:savepic|lpm_mult:Mult0
149. Parameter Settings for Inferred Entity Instance: Save_pic:savepic|lpm_divide:Div0
150. altshift_taps Parameter Settings by Entity Instance
151. altpll Parameter Settings by Entity Instance
152. altsyncram Parameter Settings by Entity Instance
153. lpm_mult Parameter Settings by Entity Instance
154. Port Connectivity Checks: "sunglasses:rsun"
155. Port Connectivity Checks: "eyeball:reye"
156. Port Connectivity Checks: "pic2_rom:r2"
157. Port Connectivity Checks: "test2port:r1"
158. Port Connectivity Checks: "SEG7_LUT_8:v_frame1"
159. Port Connectivity Checks: "SEG7_LUT_8:v_frame"
160. Port Connectivity Checks: "sram_fuck:s1"
161. Port Connectivity Checks: "viola_jones:viola"
162. Port Connectivity Checks: "Filter_tran:filter"
163. Port Connectivity Checks: "rs232_qsys:comb_244|altera_reset_controller:rst_controller_001"
164. Port Connectivity Checks: "rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
165. Port Connectivity Checks: "rs232_qsys:comb_244|altera_reset_controller:rst_controller"
166. Port Connectivity Checks: "rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
167. Port Connectivity Checks: "rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator"
168. Port Connectivity Checks: "rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0"
169. Port Connectivity Checks: "rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0|rs232_qsys_altpll_0_altpll_m342:sd1"
170. Port Connectivity Checks: "rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0"
171. Port Connectivity Checks: "rs232_qsys:comb_244"
172. Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"
173. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
174. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
175. Port Connectivity Checks: "Sdram_Control:u7"
176. Port Connectivity Checks: "sdram_pll:u6"
177. Port Connectivity Checks: "RGB2GS:u9"
178. Port Connectivity Checks: "VGA_Controller:u1"
179. Port Connectivity Checks: "CCD_Capture:u3"
180. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer1:u0"
181. Port Connectivity Checks: "RAW2RGB:u4"
182. Post-Synthesis Netlist Statistics for Top Partition
183. Elapsed Time Per Partition
184. Analysis & Synthesis Messages
185. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jun 10 13:50:32 2022       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; DE2_115_CAMERA                              ;
; Top-level Entity Name              ; DE2_115_CAMERA                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 14,030                                      ;
;     Total combinational functions  ; 13,326                                      ;
;     Dedicated logic registers      ; 1,756                                       ;
; Total registers                    ; 1756                                        ;
; Total pins                         ; 428                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,312,016                                   ;
; Embedded Multiplier 9-bit elements ; 7                                           ;
; Total PLLs                         ; 2                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115_CAMERA     ; DE2_115_CAMERA     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; 8                  ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   2.1%      ;
;     Processors 5-8         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                                      ; Library    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+
; rs232_qsys/synthesis/rs232_qsys.v                                  ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/rs232_qsys/synthesis/rs232_qsys.v                                  ; rs232_qsys ;
; model/model.txt                                                    ; yes             ; User File                              ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/model/model.txt                                                    ;            ;
; rs232_qsys/synthesis/submodules/altera_reset_controller.v          ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/rs232_qsys/synthesis/submodules/altera_reset_controller.v          ; rs232_qsys ;
; rs232_qsys/synthesis/submodules/altera_reset_synchronizer.v        ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/rs232_qsys/synthesis/submodules/altera_reset_synchronizer.v        ; rs232_qsys ;
; rs232_qsys/synthesis/submodules/rs232_qsys_mm_interconnect_0.v     ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/rs232_qsys/synthesis/submodules/rs232_qsys_mm_interconnect_0.v     ; rs232_qsys ;
; rs232_qsys/synthesis/submodules/altera_merlin_slave_translator.sv  ; yes             ; User SystemVerilog HDL File            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/rs232_qsys/synthesis/submodules/altera_merlin_slave_translator.sv  ; rs232_qsys ;
; rs232_qsys/synthesis/submodules/altera_merlin_master_translator.sv ; yes             ; User SystemVerilog HDL File            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/rs232_qsys/synthesis/submodules/altera_merlin_master_translator.sv ; rs232_qsys ;
; rs232_qsys/synthesis/submodules/rs232_qsys_uart_0.v                ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/rs232_qsys/synthesis/submodules/rs232_qsys_uart_0.v                ; rs232_qsys ;
; rs232_qsys/synthesis/submodules/rs232.sv                           ; yes             ; User SystemVerilog HDL File            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/rs232_qsys/synthesis/submodules/rs232.sv                           ; rs232_qsys ;
; rs232_qsys/synthesis/submodules/rs232_qsys_altpll_0.v              ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/rs232_qsys/synthesis/submodules/rs232_qsys_altpll_0.v              ; rs232_qsys ;
; v/viola_jones.v                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/viola_jones.v                                                    ;            ;
; v/Save_pic.v                                                       ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/Save_pic.v                                                       ;            ;
; v/Filter_tran.v                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/Filter_tran.v                                                    ;            ;
; v/Signal_comb.v                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/Signal_comb.v                                                    ;            ;
; v/RGB2GS.vhd                                                       ; yes             ; User VHDL File                         ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/RGB2GS.vhd                                                       ;            ;
; Sdram_Control/command.v                                            ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/Sdram_Control/command.v                                            ;            ;
; Sdram_Control/control_interface.v                                  ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/Sdram_Control/control_interface.v                                  ;            ;
; Sdram_Control/sdr_data_path.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/Sdram_Control/sdr_data_path.v                                      ;            ;
; Sdram_Control/Sdram_Control.v                                      ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/Sdram_Control/Sdram_Control.v                                      ;            ;
; Sdram_Control/Sdram_Params.h                                       ; yes             ; User Unspecified File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/Sdram_Control/Sdram_Params.h                                       ;            ;
; Sdram_Control/Sdram_RD_FIFO.v                                      ; yes             ; User Wizard-Generated File             ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/Sdram_Control/Sdram_RD_FIFO.v                                      ;            ;
; Sdram_Control/Sdram_WR_FIFO.v                                      ; yes             ; User Wizard-Generated File             ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/Sdram_Control/Sdram_WR_FIFO.v                                      ;            ;
; v/CCD_Capture.v                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/CCD_Capture.v                                                    ;            ;
; v/I2C_CCD_Config.v                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/I2C_CCD_Config.v                                                 ;            ;
; v/I2C_Controller.v                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/I2C_Controller.v                                                 ;            ;
; v/RAW2RGB.v                                                        ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/RAW2RGB.v                                                        ;            ;
; v/Reset_Delay.v                                                    ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/Reset_Delay.v                                                    ;            ;
; v/SEG7_LUT.v                                                       ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/SEG7_LUT.v                                                       ;            ;
; v/SEG7_LUT_8.v                                                     ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/SEG7_LUT_8.v                                                     ;            ;
; v/VGA_Controller.v                                                 ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/VGA_Controller.v                                                 ;            ;
; v/sdram_pll.v                                                      ; yes             ; User Wizard-Generated File             ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/sdram_pll.v                                                      ;            ;
; VGA_Param.h                                                        ; yes             ; User Unspecified File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/VGA_Param.h                                                        ;            ;
; v/Line_Buffer1.v                                                   ; yes             ; User Wizard-Generated File             ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/v/Line_Buffer1.v                                                   ;            ;
; DE2_115_CAMERA.v                                                   ; yes             ; User Verilog HDL File                  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/DE2_115_CAMERA.v                                                   ;            ;
; sram_fuck.v                                                        ; yes             ; User Wizard-Generated File             ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/sram_fuck.v                                                        ;            ;
; sram_rs232.v                                                       ; yes             ; User Wizard-Generated File             ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/sram_rs232.v                                                       ;            ;
; pic2_rom.v                                                         ; yes             ; User Wizard-Generated File             ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/pic2_rom.v                                                         ;            ;
; test2port.v                                                        ; yes             ; User Wizard-Generated File             ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/test2port.v                                                        ;            ;
; eyeball.v                                                          ; yes             ; User Wizard-Generated File             ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/eyeball.v                                                          ;            ;
; sunglasses.v                                                       ; yes             ; User Wizard-Generated File             ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/sunglasses.v                                                       ;            ;
; altshift_taps.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altshift_taps.tdf                                                                  ;            ;
; altdpram.inc                                                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                                       ;            ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                    ;            ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                    ;            ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                   ;            ;
; db/shift_taps_3uv.tdf                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/shift_taps_3uv.tdf                                              ;            ;
; db/altsyncram_rma1.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/altsyncram_rma1.tdf                                             ;            ;
; db/cntr_lvf.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/cntr_lvf.tdf                                                    ;            ;
; db/cmpr_8ic.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/cmpr_8ic.tdf                                                    ;            ;
; altpll.tdf                                                         ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf                                                                         ;            ;
; aglobal150.inc                                                     ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                                     ;            ;
; stratix_pll.inc                                                    ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                    ;            ;
; stratixii_pll.inc                                                  ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                  ;            ;
; cycloneii_pll.inc                                                  ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                  ;            ;
; db/altpll_f423.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/altpll_f423.tdf                                                 ;            ;
; dcfifo_mixed_widths.tdf                                            ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                                                            ;            ;
; db/dcfifo_lhh1.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/dcfifo_lhh1.tdf                                                 ;            ;
; db/a_gray2bin_ugb.tdf                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/a_gray2bin_ugb.tdf                                              ;            ;
; db/a_graycounter_t57.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/a_graycounter_t57.tdf                                           ;            ;
; db/a_graycounter_ojc.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/a_graycounter_ojc.tdf                                           ;            ;
; db/altsyncram_rj31.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/altsyncram_rj31.tdf                                             ;            ;
; db/dffpipe_gd9.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/dffpipe_gd9.tdf                                                 ;            ;
; db/alt_synch_pipe_ikd.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/alt_synch_pipe_ikd.tdf                                          ;            ;
; db/dffpipe_hd9.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/dffpipe_hd9.tdf                                                 ;            ;
; db/alt_synch_pipe_jkd.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/alt_synch_pipe_jkd.tdf                                          ;            ;
; db/dffpipe_id9.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/dffpipe_id9.tdf                                                 ;            ;
; db/cmpr_f66.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/cmpr_f66.tdf                                                    ;            ;
; db/cntr_54e.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/cntr_54e.tdf                                                    ;            ;
; db/dcfifo_dih1.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/dcfifo_dih1.tdf                                                 ;            ;
; db/a_graycounter_s57.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/a_graycounter_s57.tdf                                           ;            ;
; db/a_graycounter_pjc.tdf                                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/a_graycounter_pjc.tdf                                           ;            ;
; db/altsyncram_sj31.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/altsyncram_sj31.tdf                                             ;            ;
; db/alt_synch_pipe_kkd.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/alt_synch_pipe_kkd.tdf                                          ;            ;
; db/dffpipe_jd9.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/dffpipe_jd9.tdf                                                 ;            ;
; db/alt_synch_pipe_lkd.tdf                                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/alt_synch_pipe_lkd.tdf                                          ;            ;
; db/dffpipe_kd9.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/dffpipe_kd9.tdf                                                 ;            ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;            ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;            ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;            ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;            ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;            ;
; altrom.inc                                                         ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                                         ;            ;
; altram.inc                                                         ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                                         ;            ;
; db/altsyncram_epn1.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/altsyncram_epn1.tdf                                             ;            ;
; db/decode_5ua.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/decode_5ua.tdf                                                  ;            ;
; db/decode_u9a.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/decode_u9a.tdf                                                  ;            ;
; db/mux_lob.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/mux_lob.tdf                                                     ;            ;
; altera_std_synchronizer.v                                          ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                          ;            ;
; db/altsyncram_50j1.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/altsyncram_50j1.tdf                                             ;            ;
; db/decode_lsa.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/decode_lsa.tdf                                                  ;            ;
; db/decode_e8a.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/decode_e8a.tdf                                                  ;            ;
; db/mux_kob.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/mux_kob.tdf                                                     ;            ;
; db/altsyncram_h362.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/altsyncram_h362.tdf                                             ;            ;
; picture/meow2_290x160_convert.mif                                  ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/picture/meow2_290x160_convert.mif                                  ;            ;
; db/decode_psa.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/decode_psa.tdf                                                  ;            ;
; db/decode_i8a.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/decode_i8a.tdf                                                  ;            ;
; db/mux_iob.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/mux_iob.tdf                                                     ;            ;
; db/altsyncram_jj62.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/altsyncram_jj62.tdf                                             ;            ;
; picture/cigarette2_240x240_convert.mif                             ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/picture/cigarette2_240x240_convert.mif                             ;            ;
; db/decode_rsa.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/decode_rsa.tdf                                                  ;            ;
; db/decode_k8a.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/decode_k8a.tdf                                                  ;            ;
; db/mux_mob.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/mux_mob.tdf                                                     ;            ;
; db/altsyncram_ckc1.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/altsyncram_ckc1.tdf                                             ;            ;
; picture/eyeball_80x80.mif                                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/picture/eyeball_80x80.mif                                          ;            ;
; db/altsyncram_ho52.tdf                                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/altsyncram_ho52.tdf                                             ;            ;
; picture/sunglasses_new.mif                                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/picture/sunglasses_new.mif                                         ;            ;
; db/mux_gob.tdf                                                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/mux_gob.tdf                                                     ;            ;
; lpm_divide.tdf                                                     ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                     ;            ;
; abs_divider.inc                                                    ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc                                                                    ;            ;
; sign_div_unsign.inc                                                ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                ;            ;
; db/lpm_divide_rim.tdf                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/lpm_divide_rim.tdf                                              ;            ;
; db/sign_div_unsign_jlh.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/sign_div_unsign_jlh.tdf                                         ;            ;
; db/alt_u_div_q6f.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/alt_u_div_q6f.tdf                                               ;            ;
; db/add_sub_7pc.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/add_sub_7pc.tdf                                                 ;            ;
; db/add_sub_8pc.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/add_sub_8pc.tdf                                                 ;            ;
; lpm_mult.tdf                                                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                       ;            ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                    ;            ;
; multcore.inc                                                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc                                                                       ;            ;
; bypassff.inc                                                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc                                                                       ;            ;
; altshift.inc                                                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc                                                                       ;            ;
; multcore.tdf                                                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.tdf                                                                       ;            ;
; csa_add.inc                                                        ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/csa_add.inc                                                                        ;            ;
; mpar_add.inc                                                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.inc                                                                       ;            ;
; muleabz.inc                                                        ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/muleabz.inc                                                                        ;            ;
; mul_lfrg.inc                                                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/mul_lfrg.inc                                                                       ;            ;
; mul_boothc.inc                                                     ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/mul_boothc.inc                                                                     ;            ;
; alt_ded_mult.inc                                                   ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                   ;            ;
; alt_ded_mult_y.inc                                                 ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                 ;            ;
; dffpipe.inc                                                        ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/dffpipe.inc                                                                        ;            ;
; mpar_add.tdf                                                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/mpar_add.tdf                                                                       ;            ;
; lpm_add_sub.tdf                                                    ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                    ;            ;
; addcore.inc                                                        ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/addcore.inc                                                                        ;            ;
; look_add.inc                                                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/look_add.inc                                                                       ;            ;
; alt_stratix_add_sub.inc                                            ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                            ;            ;
; db/add_sub_0dh.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/add_sub_0dh.tdf                                                 ;            ;
; db/add_sub_1dh.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/add_sub_1dh.tdf                                                 ;            ;
; altshift.tdf                                                       ; yes             ; Megafunction                           ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.tdf                                                                       ;            ;
; db/lpm_divide_gcm.tdf                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/lpm_divide_gcm.tdf                                              ;            ;
; db/sign_div_unsign_5nh.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/sign_div_unsign_5nh.tdf                                         ;            ;
; db/alt_u_div_u9f.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/alt_u_div_u9f.tdf                                               ;            ;
; db/mult_cat.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/mult_cat.tdf                                                    ;            ;
; db/lpm_divide_ecm.tdf                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/lpm_divide_ecm.tdf                                              ;            ;
; db/sign_div_unsign_3nh.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/sign_div_unsign_3nh.tdf                                         ;            ;
; db/alt_u_div_q9f.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/alt_u_div_q9f.tdf                                               ;            ;
; db/lpm_divide_dcm.tdf                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/lpm_divide_dcm.tdf                                              ;            ;
; db/sign_div_unsign_2nh.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/sign_div_unsign_2nh.tdf                                         ;            ;
; db/alt_u_div_o9f.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/alt_u_div_o9f.tdf                                               ;            ;
; db/mult_obt.tdf                                                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/mult_obt.tdf                                                    ;            ;
; db/lpm_divide_ocm.tdf                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/lpm_divide_ocm.tdf                                              ;            ;
; db/sign_div_unsign_dnh.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/sign_div_unsign_dnh.tdf                                         ;            ;
; db/alt_u_div_daf.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/alt_u_div_daf.tdf                                               ;            ;
; db/add_sub_kgh.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/add_sub_kgh.tdf                                                 ;            ;
; db/lpm_divide_ihm.tdf                                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/lpm_divide_ihm.tdf                                              ;            ;
; db/sign_div_unsign_akh.tdf                                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/sign_div_unsign_akh.tdf                                         ;            ;
; db/alt_u_div_84f.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/db/alt_u_div_84f.tdf                                               ;            ;
+--------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------+
; Estimated Total logic elements              ; 14,030                                                                 ;
;                                             ;                                                                        ;
; Total combinational functions               ; 13326                                                                  ;
; Logic element usage by number of LUT inputs ;                                                                        ;
;     -- 4 input functions                    ; 3466                                                                   ;
;     -- 3 input functions                    ; 5939                                                                   ;
;     -- <=2 input functions                  ; 3921                                                                   ;
;                                             ;                                                                        ;
; Logic elements by mode                      ;                                                                        ;
;     -- normal mode                          ; 8381                                                                   ;
;     -- arithmetic mode                      ; 4945                                                                   ;
;                                             ;                                                                        ;
; Total registers                             ; 1756                                                                   ;
;     -- Dedicated logic registers            ; 1756                                                                   ;
;     -- I/O registers                        ; 0                                                                      ;
;                                             ;                                                                        ;
; I/O pins                                    ; 428                                                                    ;
; Total memory bits                           ; 2312016                                                                ;
;                                             ;                                                                        ;
; Embedded Multiplier 9-bit elements          ; 7                                                                      ;
;                                             ;                                                                        ;
; Total PLLs                                  ; 2                                                                      ;
;     -- PLLs                                 ; 2                                                                      ;
;                                             ;                                                                        ;
; Maximum fan-out node                        ; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] ;
; Maximum fan-out                             ; 1640                                                                   ;
; Total fan-out                               ; 55681                                                                  ;
; Average fan-out                             ; 3.38                                                                   ;
+---------------------------------------------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                        ; Library Name ;
+-------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115_CAMERA                                                               ; 13326 (100)       ; 1756 (67)    ; 2312016     ; 7            ; 1       ; 3         ; 428  ; 0            ; |DE2_115_CAMERA                                                                                                                                                                            ; work         ;
;    |CCD_Capture:u3|                                                           ; 49 (49)           ; 41 (41)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|CCD_Capture:u3                                                                                                                                                             ; work         ;
;    |Filter_tran:filter|                                                       ; 8067 (888)        ; 0 (0)        ; 0           ; 7            ; 1       ; 3         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter                                                                                                                                                         ; work         ;
;       |lpm_divide:Mod0|                                                       ; 551 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod0                                                                                                                                         ; work         ;
;          |lpm_divide_gcm:auto_generated|                                      ; 551 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod0|lpm_divide_gcm:auto_generated                                                                                                           ; work         ;
;             |sign_div_unsign_5nh:divider|                                     ; 551 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                                                               ; work         ;
;                |alt_u_div_u9f:divider|                                        ; 551 (551)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod0|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                         ; work         ;
;       |lpm_divide:Mod10|                                                      ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod10                                                                                                                                        ; work         ;
;          |lpm_divide_gcm:auto_generated|                                      ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod10|lpm_divide_gcm:auto_generated                                                                                                          ; work         ;
;             |sign_div_unsign_5nh:divider|                                     ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod10|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                                                              ; work         ;
;                |alt_u_div_u9f:divider|                                        ; 656 (656)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod10|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                        ; work         ;
;       |lpm_divide:Mod11|                                                      ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod11                                                                                                                                        ; work         ;
;          |lpm_divide_gcm:auto_generated|                                      ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod11|lpm_divide_gcm:auto_generated                                                                                                          ; work         ;
;             |sign_div_unsign_5nh:divider|                                     ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod11|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                                                              ; work         ;
;                |alt_u_div_u9f:divider|                                        ; 656 (656)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod11|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                        ; work         ;
;       |lpm_divide:Mod12|                                                      ; 276 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod12                                                                                                                                        ; work         ;
;          |lpm_divide_ecm:auto_generated|                                      ; 276 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod12|lpm_divide_ecm:auto_generated                                                                                                          ; work         ;
;             |sign_div_unsign_3nh:divider|                                     ; 276 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod12|lpm_divide_ecm:auto_generated|sign_div_unsign_3nh:divider                                                                              ; work         ;
;                |alt_u_div_q9f:divider|                                        ; 276 (276)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod12|lpm_divide_ecm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider                                                        ; work         ;
;       |lpm_divide:Mod13|                                                      ; 478 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod13                                                                                                                                        ; work         ;
;          |lpm_divide_ecm:auto_generated|                                      ; 478 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod13|lpm_divide_ecm:auto_generated                                                                                                          ; work         ;
;             |sign_div_unsign_3nh:divider|                                     ; 478 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod13|lpm_divide_ecm:auto_generated|sign_div_unsign_3nh:divider                                                                              ; work         ;
;                |alt_u_div_q9f:divider|                                        ; 478 (478)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod13|lpm_divide_ecm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider                                                        ; work         ;
;       |lpm_divide:Mod14|                                                      ; 293 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod14                                                                                                                                        ; work         ;
;          |lpm_divide_ecm:auto_generated|                                      ; 293 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod14|lpm_divide_ecm:auto_generated                                                                                                          ; work         ;
;             |sign_div_unsign_3nh:divider|                                     ; 293 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod14|lpm_divide_ecm:auto_generated|sign_div_unsign_3nh:divider                                                                              ; work         ;
;                |alt_u_div_q9f:divider|                                        ; 293 (293)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod14|lpm_divide_ecm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_q9f:divider                                                        ; work         ;
;       |lpm_divide:Mod1|                                                       ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod1                                                                                                                                         ; work         ;
;          |lpm_divide_dcm:auto_generated|                                      ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod1|lpm_divide_dcm:auto_generated                                                                                                           ; work         ;
;             |sign_div_unsign_2nh:divider|                                     ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod1|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                               ; work         ;
;                |alt_u_div_o9f:divider|                                        ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod1|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                         ; work         ;
;       |lpm_divide:Mod2|                                                       ; 551 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod2                                                                                                                                         ; work         ;
;          |lpm_divide_gcm:auto_generated|                                      ; 551 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod2|lpm_divide_gcm:auto_generated                                                                                                           ; work         ;
;             |sign_div_unsign_5nh:divider|                                     ; 551 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod2|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                                                               ; work         ;
;                |alt_u_div_u9f:divider|                                        ; 551 (551)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod2|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                         ; work         ;
;       |lpm_divide:Mod3|                                                       ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod3                                                                                                                                         ; work         ;
;          |lpm_divide_dcm:auto_generated|                                      ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod3|lpm_divide_dcm:auto_generated                                                                                                           ; work         ;
;             |sign_div_unsign_2nh:divider|                                     ; 105 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod3|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider                                                                               ; work         ;
;                |alt_u_div_o9f:divider|                                        ; 105 (105)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod3|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider                                                         ; work         ;
;       |lpm_divide:Mod4|                                                       ; 549 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod4                                                                                                                                         ; work         ;
;          |lpm_divide_gcm:auto_generated|                                      ; 549 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod4|lpm_divide_gcm:auto_generated                                                                                                           ; work         ;
;             |sign_div_unsign_5nh:divider|                                     ; 549 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod4|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                                                               ; work         ;
;                |alt_u_div_u9f:divider|                                        ; 549 (549)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod4|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                         ; work         ;
;       |lpm_divide:Mod5|                                                       ; 549 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod5                                                                                                                                         ; work         ;
;          |lpm_divide_gcm:auto_generated|                                      ; 549 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod5|lpm_divide_gcm:auto_generated                                                                                                           ; work         ;
;             |sign_div_unsign_5nh:divider|                                     ; 549 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod5|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                                                               ; work         ;
;                |alt_u_div_u9f:divider|                                        ; 549 (549)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod5|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                         ; work         ;
;       |lpm_divide:Mod6|                                                       ; 549 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod6                                                                                                                                         ; work         ;
;          |lpm_divide_gcm:auto_generated|                                      ; 549 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod6|lpm_divide_gcm:auto_generated                                                                                                           ; work         ;
;             |sign_div_unsign_5nh:divider|                                     ; 549 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod6|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                                                               ; work         ;
;                |alt_u_div_u9f:divider|                                        ; 549 (549)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod6|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                         ; work         ;
;       |lpm_divide:Mod7|                                                       ; 549 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod7                                                                                                                                         ; work         ;
;          |lpm_divide_gcm:auto_generated|                                      ; 549 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod7|lpm_divide_gcm:auto_generated                                                                                                           ; work         ;
;             |sign_div_unsign_5nh:divider|                                     ; 549 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod7|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                                                               ; work         ;
;                |alt_u_div_u9f:divider|                                        ; 549 (549)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod7|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                         ; work         ;
;       |lpm_divide:Mod8|                                                       ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod8                                                                                                                                         ; work         ;
;          |lpm_divide_gcm:auto_generated|                                      ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod8|lpm_divide_gcm:auto_generated                                                                                                           ; work         ;
;             |sign_div_unsign_5nh:divider|                                     ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod8|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                                                               ; work         ;
;                |alt_u_div_u9f:divider|                                        ; 656 (656)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod8|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                         ; work         ;
;       |lpm_divide:Mod9|                                                       ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod9                                                                                                                                         ; work         ;
;          |lpm_divide_gcm:auto_generated|                                      ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod9|lpm_divide_gcm:auto_generated                                                                                                           ; work         ;
;             |sign_div_unsign_5nh:divider|                                     ; 656 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod9|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider                                                                               ; work         ;
;                |alt_u_div_u9f:divider|                                        ; 656 (656)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_divide:Mod9|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider                                                         ; work         ;
;       |lpm_mult:Mult0|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_mult:Mult0                                                                                                                                          ; work         ;
;          |mult_obt:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_mult:Mult0|mult_obt:auto_generated                                                                                                                  ; work         ;
;       |lpm_mult:Mult1|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_mult:Mult1                                                                                                                                          ; work         ;
;          |mult_obt:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_mult:Mult1|mult_obt:auto_generated                                                                                                                  ; work         ;
;       |lpm_mult:Mult2|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_mult:Mult2                                                                                                                                          ; work         ;
;          |mult_cat:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_mult:Mult2|mult_cat:auto_generated                                                                                                                  ; work         ;
;       |lpm_mult:Mult3|                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_mult:Mult3                                                                                                                                          ; work         ;
;          |mult_obt:auto_generated|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE2_115_CAMERA|Filter_tran:filter|lpm_mult:Mult3|mult_obt:auto_generated                                                                                                                  ; work         ;
;    |I2C_CCD_Config:u8|                                                        ; 274 (205)         ; 132 (94)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|I2C_CCD_Config:u8                                                                                                                                                          ; work         ;
;       |I2C_Controller:u0|                                                     ; 69 (69)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                        ; work         ;
;    |RAW2RGB:u4|                                                               ; 94 (78)           ; 66 (55)      ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4                                                                                                                                                                 ; work         ;
;       |Line_Buffer1:u0|                                                       ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer1:u0                                                                                                                                                 ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|                              ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                           ; work         ;
;             |shift_taps_3uv:auto_generated|                                   ; 16 (0)            ; 11 (0)       ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated                                                                             ; work         ;
;                |altsyncram_rma1:altsyncram2|                                  ; 0 (0)             ; 0 (0)        ; 30672       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2                                                 ; work         ;
;                |cntr_lvf:cntr1|                                               ; 16 (13)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1                                                              ; work         ;
;                   |cmpr_8ic:cmpr4|                                            ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr4                                               ; work         ;
;    |Reset_Delay:u2|                                                           ; 53 (53)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Reset_Delay:u2                                                                                                                                                             ; work         ;
;    |SEG7_LUT_8:v_frame1|                                                      ; 7 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:v_frame1                                                                                                                                                        ; work         ;
;       |SEG7_LUT:u0|                                                           ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:v_frame1|SEG7_LUT:u0                                                                                                                                            ; work         ;
;       |SEG7_LUT:u2|                                                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:v_frame1|SEG7_LUT:u2                                                                                                                                            ; work         ;
;    |SEG7_LUT_8:v_frame|                                                       ; 28 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:v_frame                                                                                                                                                         ; work         ;
;       |SEG7_LUT:u0|                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:v_frame|SEG7_LUT:u0                                                                                                                                             ; work         ;
;       |SEG7_LUT:u1|                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:v_frame|SEG7_LUT:u1                                                                                                                                             ; work         ;
;       |SEG7_LUT:u2|                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:v_frame|SEG7_LUT:u2                                                                                                                                             ; work         ;
;       |SEG7_LUT:u3|                                                           ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:v_frame|SEG7_LUT:u3                                                                                                                                             ; work         ;
;    |Save_pic:savepic|                                                         ; 741 (610)         ; 205 (205)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic                                                                                                                                                           ; work         ;
;       |lpm_divide:Div0|                                                       ; 53 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic|lpm_divide:Div0                                                                                                                                           ; work         ;
;          |lpm_divide_ihm:auto_generated|                                      ; 53 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                                                                             ; work         ;
;             |sign_div_unsign_akh:divider|                                     ; 53 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                                                                                 ; work         ;
;                |alt_u_div_84f:divider|                                        ; 53 (52)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider                                                           ; work         ;
;                   |add_sub_8pc:add_sub_1|                                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider|add_sub_8pc:add_sub_1                                     ; work         ;
;       |lpm_divide:Mod0|                                                       ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic|lpm_divide:Mod0                                                                                                                                           ; work         ;
;          |lpm_divide_ocm:auto_generated|                                      ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic|lpm_divide:Mod0|lpm_divide_ocm:auto_generated                                                                                                             ; work         ;
;             |sign_div_unsign_dnh:divider|                                     ; 57 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider                                                                                 ; work         ;
;                |alt_u_div_daf:divider|                                        ; 57 (57)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic|lpm_divide:Mod0|lpm_divide_ocm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_daf:divider                                                           ; work         ;
;       |lpm_mult:Mult0|                                                        ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic|lpm_mult:Mult0                                                                                                                                            ; work         ;
;          |multcore:mult_core|                                                 ; 21 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic|lpm_mult:Mult0|multcore:mult_core                                                                                                                         ; work         ;
;             |mpar_add:padder|                                                 ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                         ; work         ;
;                |lpm_add_sub:adder[0]|                                         ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                    ; work         ;
;                   |add_sub_kgh:auto_generated|                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Save_pic:savepic|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                         ; work         ;
;    |Sdram_Control:u7|                                                         ; 743 (298)         ; 710 (176)    ; 31744       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7                                                                                                                                                           ; work         ;
;       |Sdram_RD_FIFO:u_read1_fifo|                                            ; 75 (0)            ; 106 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 75 (0)            ; 106 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;             |dcfifo_dih1:auto_generated|                                      ; 75 (14)           ; 106 (27)     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated                                                   ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                                  ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                                  ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_kkd:rs_dgwp|                                   ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                        ; work         ;
;                   |dffpipe_jd9:dffpipe12|                                     ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12  ; work         ;
;                |alt_synch_pipe_lkd:ws_dgrp|                                   ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                        ; work         ;
;                   |dffpipe_kd9:dffpipe15|                                     ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15  ; work         ;
;                |altsyncram_sj31:fifo_ram|                                     ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram                          ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                                      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; work         ;
;                |cntr_54e:cntr_b|                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b                                   ; work         ;
;                |dffpipe_gd9:ws_brp|                                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp                                ; work         ;
;                |dffpipe_gd9:ws_bwp|                                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp                                ; work         ;
;       |Sdram_RD_FIFO:u_read2_fifo|                                            ; 75 (0)            ; 106 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 75 (0)            ; 106 (0)      ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ; work         ;
;             |dcfifo_dih1:auto_generated|                                      ; 75 (14)           ; 106 (27)     ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated                                                   ; work         ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ; work         ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ; work         ;
;                |a_graycounter_pjc:wrptr_g1p|                                  ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ; work         ;
;                |a_graycounter_s57:rdptr_g1p|                                  ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p                       ; work         ;
;                |alt_synch_pipe_kkd:rs_dgwp|                                   ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                        ; work         ;
;                   |dffpipe_jd9:dffpipe12|                                     ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12  ; work         ;
;                |alt_synch_pipe_lkd:ws_dgrp|                                   ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                        ; work         ;
;                   |dffpipe_kd9:dffpipe15|                                     ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15  ; work         ;
;                |altsyncram_sj31:fifo_ram|                                     ; 0 (0)             ; 0 (0)        ; 7680        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram                          ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:rdempty_eq_comp                          ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                                      ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:wrfull_eq_comp                           ; work         ;
;                |cntr_54e:cntr_b|                                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b                                   ; work         ;
;                |dffpipe_gd9:ws_brp|                                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp                                ; work         ;
;                |dffpipe_gd9:ws_bwp|                                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp                                ; work         ;
;       |Sdram_WR_FIFO:u_write1_fifo|                                           ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_lhh1:auto_generated|                                      ; 77 (15)           ; 107 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated                                                  ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_ojc:wrptr_g1p|                                  ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                                  ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_ikd:rs_dgwp|                                   ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ; work         ;
;                   |dffpipe_hd9:dffpipe13|                                     ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ; work         ;
;                |alt_synch_pipe_jkd:ws_dgrp|                                   ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ; work         ;
;                   |dffpipe_id9:dffpipe16|                                     ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ; work         ;
;                |altsyncram_rj31:fifo_ram|                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram                         ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; work         ;
;                |cntr_54e:cntr_b|                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b                                  ; work         ;
;                |dffpipe_gd9:rs_brp|                                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp                               ; work         ;
;                |dffpipe_gd9:rs_bwp|                                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp                               ; work         ;
;       |Sdram_WR_FIFO:u_write2_fifo|                                           ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                               ; work         ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                  ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ; work         ;
;             |dcfifo_lhh1:auto_generated|                                      ; 77 (15)           ; 107 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated                                                  ; work         ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ; work         ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|                              ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ; work         ;
;                |a_graycounter_ojc:wrptr_g1p|                                  ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ; work         ;
;                |a_graycounter_t57:rdptr_g1p|                                  ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p                      ; work         ;
;                |alt_synch_pipe_ikd:rs_dgwp|                                   ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ; work         ;
;                   |dffpipe_hd9:dffpipe13|                                     ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ; work         ;
;                |alt_synch_pipe_jkd:ws_dgrp|                                   ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ; work         ;
;                   |dffpipe_id9:dffpipe16|                                     ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ; work         ;
;                |altsyncram_rj31:fifo_ram|                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram                         ; work         ;
;                |cmpr_f66:rdempty_eq_comp|                                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp                         ; work         ;
;                |cmpr_f66:wrfull_eq_comp|                                      ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:wrfull_eq_comp                          ; work         ;
;                |cntr_54e:cntr_b|                                              ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b                                  ; work         ;
;                |dffpipe_gd9:rs_brp|                                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp                               ; work         ;
;                |dffpipe_gd9:rs_bwp|                                           ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp                               ; work         ;
;       |command:u_command|                                                     ; 62 (62)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command                                                                                                                                         ; work         ;
;       |control_interface:u_control_interface|                                 ; 79 (79)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                     ; work         ;
;    |Signal_comb:sc1|                                                          ; 696 (116)         ; 26 (26)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1                                                                                                                                                            ; work         ;
;       |lpm_divide:Div0|                                                       ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div0                                                                                                                                            ; work         ;
;          |lpm_divide_rim:auto_generated|                                      ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div0|lpm_divide_rim:auto_generated                                                                                                              ; work         ;
;             |sign_div_unsign_jlh:divider|                                     ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div0|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                                                                  ; work         ;
;                |alt_u_div_q6f:divider|                                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div0|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                            ; work         ;
;       |lpm_divide:Div1|                                                       ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div1                                                                                                                                            ; work         ;
;          |lpm_divide_rim:auto_generated|                                      ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div1|lpm_divide_rim:auto_generated                                                                                                              ; work         ;
;             |sign_div_unsign_jlh:divider|                                     ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div1|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                                                                  ; work         ;
;                |alt_u_div_q6f:divider|                                        ; 79 (79)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div1|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                            ; work         ;
;       |lpm_divide:Div2|                                                       ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div2                                                                                                                                            ; work         ;
;          |lpm_divide_rim:auto_generated|                                      ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div2|lpm_divide_rim:auto_generated                                                                                                              ; work         ;
;             |sign_div_unsign_jlh:divider|                                     ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div2|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                                                                  ; work         ;
;                |alt_u_div_q6f:divider|                                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div2|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                            ; work         ;
;       |lpm_divide:Div3|                                                       ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div3                                                                                                                                            ; work         ;
;          |lpm_divide_rim:auto_generated|                                      ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div3|lpm_divide_rim:auto_generated                                                                                                              ; work         ;
;             |sign_div_unsign_jlh:divider|                                     ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div3|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                                                                  ; work         ;
;                |alt_u_div_q6f:divider|                                        ; 79 (79)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div3|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                            ; work         ;
;       |lpm_divide:Div4|                                                       ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div4                                                                                                                                            ; work         ;
;          |lpm_divide_rim:auto_generated|                                      ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div4|lpm_divide_rim:auto_generated                                                                                                              ; work         ;
;             |sign_div_unsign_jlh:divider|                                     ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div4|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                                                                  ; work         ;
;                |alt_u_div_q6f:divider|                                        ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div4|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                            ; work         ;
;       |lpm_divide:Div5|                                                       ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div5                                                                                                                                            ; work         ;
;          |lpm_divide_rim:auto_generated|                                      ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div5|lpm_divide_rim:auto_generated                                                                                                              ; work         ;
;             |sign_div_unsign_jlh:divider|                                     ; 79 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div5|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider                                                                                  ; work         ;
;                |alt_u_div_q6f:divider|                                        ; 79 (79)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_divide:Div5|lpm_divide_rim:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_q6f:divider                                                            ; work         ;
;       |lpm_mult:Mult0|                                                        ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult0                                                                                                                                             ; work         ;
;          |multcore:mult_core|                                                 ; 41 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult0|multcore:mult_core                                                                                                                          ; work         ;
;             |mpar_add:padder|                                                 ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                          ; work         ;
;                |lpm_add_sub:adder[0]|                                         ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                     ; work         ;
;                   |add_sub_0dh:auto_generated|                                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated                                                          ; work         ;
;                |mpar_add:sub_par_add|                                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                     ; work         ;
;                   |lpm_add_sub:adder[0]|                                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                ; work         ;
;                      |add_sub_1dh:auto_generated|                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1dh:auto_generated                                     ; work         ;
;       |lpm_mult:Mult1|                                                        ; 42 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult1                                                                                                                                             ; work         ;
;          |multcore:mult_core|                                                 ; 42 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult1|multcore:mult_core                                                                                                                          ; work         ;
;             |mpar_add:padder|                                                 ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                          ; work         ;
;                |lpm_add_sub:adder[0]|                                         ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                     ; work         ;
;                   |add_sub_0dh:auto_generated|                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated                                                          ; work         ;
;                |mpar_add:sub_par_add|                                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                     ; work         ;
;                   |lpm_add_sub:adder[0]|                                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                ; work         ;
;                      |add_sub_1dh:auto_generated|                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1dh:auto_generated                                     ; work         ;
;       |lpm_mult:Mult2|                                                        ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult2                                                                                                                                             ; work         ;
;          |multcore:mult_core|                                                 ; 41 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult2|multcore:mult_core                                                                                                                          ; work         ;
;             |mpar_add:padder|                                                 ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                          ; work         ;
;                |lpm_add_sub:adder[0]|                                         ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                     ; work         ;
;                   |add_sub_0dh:auto_generated|                                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated                                                          ; work         ;
;                |mpar_add:sub_par_add|                                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                     ; work         ;
;                   |lpm_add_sub:adder[0]|                                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                ; work         ;
;                      |add_sub_1dh:auto_generated|                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1dh:auto_generated                                     ; work         ;
;       |lpm_mult:Mult3|                                                        ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult3                                                                                                                                             ; work         ;
;          |multcore:mult_core|                                                 ; 41 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult3|multcore:mult_core                                                                                                                          ; work         ;
;             |mpar_add:padder|                                                 ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                          ; work         ;
;                |lpm_add_sub:adder[0]|                                         ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                     ; work         ;
;                   |add_sub_0dh:auto_generated|                                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated                                                          ; work         ;
;                |mpar_add:sub_par_add|                                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                     ; work         ;
;                   |lpm_add_sub:adder[0]|                                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                ; work         ;
;                      |add_sub_1dh:auto_generated|                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1dh:auto_generated                                     ; work         ;
;       |lpm_mult:Mult4|                                                        ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult4                                                                                                                                             ; work         ;
;          |multcore:mult_core|                                                 ; 41 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core                                                                                                                          ; work         ;
;             |mpar_add:padder|                                                 ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder                                                                                                          ; work         ;
;                |lpm_add_sub:adder[0]|                                         ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                     ; work         ;
;                   |add_sub_0dh:auto_generated|                                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated                                                          ; work         ;
;                |mpar_add:sub_par_add|                                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                     ; work         ;
;                   |lpm_add_sub:adder[0]|                                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                ; work         ;
;                      |add_sub_1dh:auto_generated|                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1dh:auto_generated                                     ; work         ;
;       |lpm_mult:Mult5|                                                        ; 41 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult5                                                                                                                                             ; work         ;
;          |multcore:mult_core|                                                 ; 41 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult5|multcore:mult_core                                                                                                                          ; work         ;
;             |mpar_add:padder|                                                 ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                                          ; work         ;
;                |lpm_add_sub:adder[0]|                                         ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                     ; work         ;
;                   |add_sub_0dh:auto_generated|                                ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_0dh:auto_generated                                                          ; work         ;
;                |mpar_add:sub_par_add|                                         ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                     ; work         ;
;                   |lpm_add_sub:adder[0]|                                      ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                ; work         ;
;                      |add_sub_1dh:auto_generated|                             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Signal_comb:sc1|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_1dh:auto_generated                                     ; work         ;
;    |VGA_Controller:u1|                                                        ; 10 (10)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|VGA_Controller:u1                                                                                                                                                          ; work         ;
;    |eyeball:reye|                                                             ; 0 (0)             ; 0 (0)        ; 64000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|eyeball:reye                                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|                                       ; 0 (0)             ; 0 (0)        ; 64000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|eyeball:reye|altsyncram:altsyncram_component                                                                                                                               ; work         ;
;          |altsyncram_ckc1:auto_generated|                                     ; 0 (0)             ; 0 (0)        ; 64000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|eyeball:reye|altsyncram:altsyncram_component|altsyncram_ckc1:auto_generated                                                                                                ; work         ;
;    |pic2_rom:r2|                                                              ; 89 (0)            ; 4 (0)        ; 576000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|pic2_rom:r2                                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|                                       ; 89 (0)            ; 4 (0)        ; 576000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|pic2_rom:r2|altsyncram:altsyncram_component                                                                                                                                ; work         ;
;          |altsyncram_jj62:auto_generated|                                     ; 89 (0)            ; 4 (4)        ; 576000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated                                                                                                 ; work         ;
;             |decode_k8a:rden_decode_a|                                        ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|decode_k8a:rden_decode_a                                                                        ; work         ;
;             |decode_k8a:rden_decode_b|                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|decode_k8a:rden_decode_b                                                                        ; work         ;
;             |mux_mob:mux4|                                                    ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|mux_mob:mux4                                                                                    ; work         ;
;             |mux_mob:mux5|                                                    ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|mux_mob:mux5                                                                                    ; work         ;
;    |rs232_qsys:comb_244|                                                      ; 122 (0)           ; 102 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rs232_qsys:comb_244                                                                                                                                                        ; rs232_qsys   ;
;       |RS232:rs232_0|                                                         ; 46 (46)           ; 34 (34)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rs232_qsys:comb_244|RS232:rs232_0                                                                                                                                          ; rs232_qsys   ;
;       |altera_reset_controller:rst_controller_001|                            ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rs232_qsys:comb_244|altera_reset_controller:rst_controller_001                                                                                                             ; rs232_qsys   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                         ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                  ; rs232_qsys   ;
;       |rs232_qsys_altpll_0:altpll_0|                                          ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0                                                                                                                           ; rs232_qsys   ;
;          |rs232_qsys_altpll_0_altpll_m342:sd1|                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0|rs232_qsys_altpll_0_altpll_m342:sd1                                                                                       ; rs232_qsys   ;
;       |rs232_qsys_mm_interconnect_0:mm_interconnect_0|                        ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                         ; rs232_qsys   ;
;          |altera_merlin_master_translator:rs232_0_avalon_master_0_translator| ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator                                      ; rs232_qsys   ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                     ; rs232_qsys   ;
;       |rs232_qsys_uart_0:uart_0|                                              ; 69 (0)            ; 58 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0                                                                                                                               ; rs232_qsys   ;
;          |rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|                  ; 5 (5)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs                                                                             ; rs232_qsys   ;
;          |rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|                      ; 33 (33)           ; 25 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx                                                                                 ; rs232_qsys   ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|             ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                             ; work         ;
;          |rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|                      ; 31 (31)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx                                                                                 ; rs232_qsys   ;
;    |sdram_pll:u6|                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6                                                                                                                                                               ; work         ;
;       |altpll:altpll_component|                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component                                                                                                                                       ; work         ;
;          |altpll_f423:auto_generated|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated                                                                                                            ; work         ;
;    |sram_fuck:s1|                                                             ; 39 (0)            ; 4 (0)        ; 320000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sram_fuck:s1                                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|                                       ; 39 (0)            ; 4 (0)        ; 320000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sram_fuck:s1|altsyncram:altsyncram_component                                                                                                                               ; work         ;
;          |altsyncram_50j1:auto_generated|                                     ; 39 (0)            ; 4 (4)        ; 320000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sram_fuck:s1|altsyncram:altsyncram_component|altsyncram_50j1:auto_generated                                                                                                ; work         ;
;             |decode_e8a:rden_decode|                                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sram_fuck:s1|altsyncram:altsyncram_component|altsyncram_50j1:auto_generated|decode_e8a:rden_decode                                                                         ; work         ;
;             |decode_lsa:decode3|                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sram_fuck:s1|altsyncram:altsyncram_component|altsyncram_50j1:auto_generated|decode_lsa:decode3                                                                             ; work         ;
;             |mux_kob:mux2|                                                    ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sram_fuck:s1|altsyncram:altsyncram_component|altsyncram_50j1:auto_generated|mux_kob:mux2                                                                                   ; work         ;
;    |sram_rs232:comb_243|                                                      ; 88 (0)            ; 8 (0)        ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sram_rs232:comb_243                                                                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|                                       ; 88 (0)            ; 8 (0)        ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sram_rs232:comb_243|altsyncram:altsyncram_component                                                                                                                        ; work         ;
;          |altsyncram_epn1:auto_generated|                                     ; 88 (0)            ; 8 (8)        ; 614400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated                                                                                         ; work         ;
;             |decode_5ua:decode2|                                              ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|decode_5ua:decode2                                                                      ; work         ;
;             |decode_u9a:rden_decode_b|                                        ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|decode_u9a:rden_decode_b                                                                ; work         ;
;             |mux_lob:mux3|                                                    ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|mux_lob:mux3                                                                            ; work         ;
;    |sunglasses:rsun|                                                          ; 3 (0)             ; 8 (0)        ; 211200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sunglasses:rsun                                                                                                                                                            ; work         ;
;       |altsyncram:altsyncram_component|                                       ; 3 (0)             ; 8 (0)        ; 211200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sunglasses:rsun|altsyncram:altsyncram_component                                                                                                                            ; work         ;
;          |altsyncram_ho52:auto_generated|                                     ; 3 (0)             ; 8 (8)        ; 211200      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated                                                                                             ; work         ;
;             |decode_e8a:rden_decode_a|                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|decode_e8a:rden_decode_a                                                                    ; work         ;
;             |decode_e8a:rden_decode_b|                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|decode_e8a:rden_decode_b                                                                    ; work         ;
;    |test2port:r1|                                                             ; 68 (0)            ; 0 (0)        ; 464000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|test2port:r1                                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|                                       ; 68 (0)            ; 0 (0)        ; 464000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|test2port:r1|altsyncram:altsyncram_component                                                                                                                               ; work         ;
;          |altsyncram_h362:auto_generated|                                     ; 68 (0)            ; 0 (0)        ; 464000      ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated                                                                                                ; work         ;
;             |decode_i8a:rden_decode_a|                                        ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|decode_i8a:rden_decode_a                                                                       ; work         ;
;             |decode_i8a:rden_decode_b|                                        ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|decode_i8a:rden_decode_b                                                                       ; work         ;
;             |mux_iob:mux4|                                                    ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|mux_iob:mux4                                                                                   ; work         ;
;             |mux_iob:mux5|                                                    ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|mux_iob:mux5                                                                                   ; work         ;
;    |viola_jones:viola|                                                        ; 2055 (1917)       ; 316 (316)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola                                                                                                                                                          ; work         ;
;       |lpm_mult:Mult0|                                                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult0                                                                                                                                           ; work         ;
;          |multcore:mult_core|                                                 ; 19 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult0|multcore:mult_core                                                                                                                        ; work         ;
;             |mpar_add:padder|                                                 ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                        ; work         ;
;                |lpm_add_sub:adder[0]|                                         ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                   ; work         ;
;                   |add_sub_kgh:auto_generated|                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                        ; work         ;
;       |lpm_mult:Mult1|                                                        ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult1                                                                                                                                           ; work         ;
;          |multcore:mult_core|                                                 ; 12 (2)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult1|multcore:mult_core                                                                                                                        ; work         ;
;             |mpar_add:padder|                                                 ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                        ; work         ;
;                |lpm_add_sub:adder[0]|                                         ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                   ; work         ;
;                   |add_sub_kgh:auto_generated|                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                        ; work         ;
;       |lpm_mult:Mult2|                                                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult2                                                                                                                                           ; work         ;
;          |multcore:mult_core|                                                 ; 19 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult2|multcore:mult_core                                                                                                                        ; work         ;
;             |mpar_add:padder|                                                 ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                        ; work         ;
;                |lpm_add_sub:adder[0]|                                         ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                   ; work         ;
;                   |add_sub_kgh:auto_generated|                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                        ; work         ;
;       |lpm_mult:Mult3|                                                        ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult3                                                                                                                                           ; work         ;
;          |multcore:mult_core|                                                 ; 21 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult3|multcore:mult_core                                                                                                                        ; work         ;
;             |mpar_add:padder|                                                 ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder                                                                                                        ; work         ;
;                |lpm_add_sub:adder[0]|                                         ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                   ; work         ;
;                   |add_sub_kgh:auto_generated|                                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                        ; work         ;
;       |lpm_mult:Mult5|                                                        ; 21 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult5                                                                                                                                           ; work         ;
;          |multcore:mult_core|                                                 ; 21 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult5|multcore:mult_core                                                                                                                        ; work         ;
;             |mpar_add:padder|                                                 ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder                                                                                                        ; work         ;
;                |lpm_add_sub:adder[0]|                                         ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                   ; work         ;
;                   |add_sub_kgh:auto_generated|                                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                        ; work         ;
;       |lpm_mult:Mult6|                                                        ; 5 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult6                                                                                                                                           ; work         ;
;          |multcore:mult_core|                                                 ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult6|multcore:mult_core                                                                                                                        ; work         ;
;       |lpm_mult:Mult8|                                                        ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult8                                                                                                                                           ; work         ;
;          |multcore:mult_core|                                                 ; 19 (9)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult8|multcore:mult_core                                                                                                                        ; work         ;
;             |mpar_add:padder|                                                 ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder                                                                                                        ; work         ;
;                |lpm_add_sub:adder[0]|                                         ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                   ; work         ;
;                   |add_sub_kgh:auto_generated|                                ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult8|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                        ; work         ;
;       |lpm_mult:Mult9|                                                        ; 22 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult9                                                                                                                                           ; work         ;
;          |multcore:mult_core|                                                 ; 22 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult9|multcore:mult_core                                                                                                                        ; work         ;
;             |mpar_add:padder|                                                 ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder                                                                                                        ; work         ;
;                |lpm_add_sub:adder[0]|                                         ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                   ; work         ;
;                   |add_sub_kgh:auto_generated|                                ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|viola_jones:viola|lpm_mult:Mult9|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_kgh:auto_generated                                                        ; work         ;
+-------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; Name                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+
; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2|ALTSYNCRAM                         ; M9K  ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672  ; None                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192   ; None                                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192   ; None                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192   ; None                                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192   ; None                                     ;
; eyeball:reye|altsyncram:altsyncram_component|altsyncram_ckc1:auto_generated|ALTSYNCRAM                                                                        ; M9K  ; ROM              ; 6400         ; 10           ; --           ; --           ; 64000  ; ./picture/eyeball_80x80.mif              ;
; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|ALTSYNCRAM                                                                         ; M9K  ; True Dual Port   ; 57600        ; 10           ; 57600        ; 10           ; 576000 ; ./picture/cigarette2_240x240_convert.mif ;
; sram_fuck:s1|altsyncram:altsyncram_component|altsyncram_50j1:auto_generated|ALTSYNCRAM                                                                        ; M9K  ; Single Port      ; 20000        ; 16           ; --           ; --           ; 320000 ; None                                     ;
; sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 76800        ; 8            ; 76800        ; 8            ; 614400 ; None                                     ;
; sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|ALTSYNCRAM                                                                     ; M9K  ; True Dual Port   ; 17600        ; 12           ; 17600        ; 12           ; 211200 ; ./picture/sunglasses_new.mif             ;
; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|ALTSYNCRAM                                                                        ; M9K  ; True Dual Port   ; 46400        ; 10           ; 46400        ; 10           ; 464000 ; ./picture/meow2_290x160_convert.mif      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 7           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                       ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                       ; IP Include File  ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Altera ; RAM: 2-PORT                     ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|sram_rs232:comb_243                                                                                                                   ; sram_rs232.v     ;
; N/A    ; Qsys                            ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|rs232_qsys:comb_244                                                                                                                   ; rs232_qsys.qsys  ;
; Altera ; altpll                          ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0                                                                                      ; rs232_qsys.qsys  ;
; Altera ; altera_mm_interconnect          ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0                                                                    ; rs232_qsys.qsys  ;
; Altera ; altera_merlin_master_translator ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator ; rs232_qsys.qsys  ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                ; rs232_qsys.qsys  ;
; Altera ; altera_reset_controller         ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|rs232_qsys:comb_244|altera_reset_controller:rst_controller                                                                            ; rs232_qsys.qsys  ;
; Altera ; altera_reset_controller         ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|rs232_qsys:comb_244|altera_reset_controller:rst_controller_001                                                                        ; rs232_qsys.qsys  ;
; Altera ; altera_avalon_uart              ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0                                                                                          ; rs232_qsys.qsys  ;
; Altera ; ROM: 2-PORT                     ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|test2port:r1                                                                                                                          ; test2port.v      ;
; Altera ; ROM: 2-PORT                     ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|pic2_rom:r2                                                                                                                           ; pic2_rom.v       ;
; Altera ; ROM: 1-PORT                     ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|eyeball:reye                                                                                                                          ; eyeball.v        ;
; Altera ; ROM: 2-PORT                     ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|sunglasses:rsun                                                                                                                       ; sunglasses.v     ;
; Altera ; RAM: 1-PORT                     ; 15.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|sram_fuck:s1                                                                                                                          ; sram_fuck.v      ;
; Altera ; Shift register (RAM-based)      ; 16.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer1:u0                                                                                                            ; v/Line_Buffer1.v ;
; Altera ; ALTPLL                          ; 16.0    ; N/A          ; N/A          ; |DE2_115_CAMERA|sdram_pll:u6                                                                                                                          ; v/sdram_pll.v    ;
+--------+---------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|Save_pic:savepic|state_r                                ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; state_r.0011 ; state_r.0010 ; state_r.0001 ; state_r.0000 ; state_r.0100 ;
+--------------+--------------+--------------+--------------+--------------+--------------+
; state_r.0000 ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state_r.0001 ; 0            ; 0            ; 1            ; 1            ; 0            ;
; state_r.0010 ; 0            ; 1            ; 0            ; 1            ; 0            ;
; state_r.0011 ; 1            ; 0            ; 0            ; 1            ; 0            ;
; state_r.0100 ; 0            ; 0            ; 0            ; 1            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|viola_jones:viola|state_r                                                                                            ;
+---------------+-------------+---------------+--------------+-------------+--------------+--------------+--------------+--------------+---------------+
; Name          ; state_r.EYE ; state_r.EYE_I ; state_r.COMP ; state_r.CAL ; state_r.HAIR ; state_r.SKIN ; state_r.INIT ; state_r.IDLE ; state_r.EYE_C ;
+---------------+-------------+---------------+--------------+-------------+--------------+--------------+--------------+--------------+---------------+
; state_r.IDLE  ; 0           ; 0             ; 0            ; 0           ; 0            ; 0            ; 0            ; 0            ; 0             ;
; state_r.INIT  ; 0           ; 0             ; 0            ; 0           ; 0            ; 0            ; 1            ; 1            ; 0             ;
; state_r.SKIN  ; 0           ; 0             ; 0            ; 0           ; 0            ; 1            ; 0            ; 1            ; 0             ;
; state_r.HAIR  ; 0           ; 0             ; 0            ; 0           ; 1            ; 0            ; 0            ; 1            ; 0             ;
; state_r.CAL   ; 0           ; 0             ; 0            ; 1           ; 0            ; 0            ; 0            ; 1            ; 0             ;
; state_r.COMP  ; 0           ; 0             ; 1            ; 0           ; 0            ; 0            ; 0            ; 1            ; 0             ;
; state_r.EYE_I ; 0           ; 1             ; 0            ; 0           ; 0            ; 0            ; 0            ; 1            ; 0             ;
; state_r.EYE   ; 1           ; 0             ; 0            ; 0           ; 0            ; 0            ; 0            ; 1            ; 0             ;
; state_r.EYE_C ; 0           ; 0             ; 0            ; 0           ; 0            ; 0            ; 0            ; 1            ; 1             ;
+---------------+-------------+---------------+--------------+-------------+--------------+--------------+--------------+--------------+---------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|rs232_qsys:comb_244|RS232:rs232_0|state_r        ;
+---------------------+----------------+---------------------+---------------------+
; Name                ; state_r.S_IDLE ; state_r.S_SEND_DATA ; state_r.S_WAIT_SEND ;
+---------------------+----------------+---------------------+---------------------+
; state_r.S_IDLE      ; 0              ; 0                   ; 0                   ;
; state_r.S_WAIT_SEND ; 1              ; 0                   ; 1                   ;
; state_r.S_SEND_DATA ; 1              ; 1                   ; 0                   ;
+---------------------+----------------+---------------------+---------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|I2C_CCD_Config:u8|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]       ; yes                                                              ; yes                                        ;
; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]       ; yes                                                              ; yes                                        ;
; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+
; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                ; Stuck at GND due to stuck port data_in                                                                                        ;
; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[9]                                           ; Stuck at GND due to stuck port data_in                                                                                        ;
; Sdram_Control:u7|mDATAOUT[15,31]                                                                                                                        ; Lost fanout                                                                                                                   ;
; VGA_Controller:u1|oVGA_SYNC                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                        ;
; rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0|prev_reset                                                                                             ; Stuck at GND due to stuck port data_in                                                                                        ;
; rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out           ; Lost fanout                                                                                                                   ;
; rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0,1]          ; Lost fanout                                                                                                                   ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                        ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                        ;
; I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                        ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                        ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                        ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                        ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                        ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                        ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                        ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                        ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                        ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                        ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                                                                   ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                                                                   ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                                                                   ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                                                                   ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                                                                   ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                                                                   ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                                                                   ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                                                                   ;
; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|address_reg_a[1]                                                            ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|address_reg_a[1]                   ;
; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|address_reg_a[1]                                                             ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|address_reg_a[1]                   ;
; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|address_reg_a[0]                                                            ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|address_reg_a[0]                   ;
; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|address_reg_a[0]                                                             ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|address_reg_a[0]                   ;
; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|address_reg_b[1]                                                            ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|address_reg_b[1]                   ;
; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|address_reg_b[1]                                                             ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|address_reg_b[1]                   ;
; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|address_reg_b[0]                                                            ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|address_reg_b[0]                   ;
; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|address_reg_b[0]                                                             ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|address_reg_b[0]                   ;
; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|out_address_reg_a[1]                                                        ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|out_address_reg_a[1]               ;
; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|out_address_reg_a[1]                                                         ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|out_address_reg_a[1]               ;
; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|out_address_reg_a[0]                                                        ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|out_address_reg_a[0]               ;
; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|out_address_reg_a[0]                                                         ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|out_address_reg_a[0]               ;
; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|out_address_reg_b[1]                                                        ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|out_address_reg_b[1]               ;
; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|out_address_reg_b[1]                                                         ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|out_address_reg_b[1]               ;
; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|out_address_reg_b[0]                                                        ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|out_address_reg_b[0]               ;
; pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|out_address_reg_b[0]                                                         ; Merged with sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|out_address_reg_b[0]               ;
; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|address_reg_a[2]                                                            ; Merged with pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|address_reg_a[2]                       ;
; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|address_reg_b[2]                                                            ; Merged with pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|address_reg_b[2]                       ;
; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|out_address_reg_a[2]                                                        ; Merged with pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|out_address_reg_a[2]                   ;
; test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|out_address_reg_b[2]                                                        ; Merged with pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|out_address_reg_b[2]                   ;
; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx2                                       ; Merged with rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|delayed_unxsync_rxdxx1 ;
; Sdram_Control:u7|rWR1_ADDR[0..2]                                                                                                                        ; Merged with Sdram_Control:u7|rWR1_ADDR[3]                                                                                     ;
; Sdram_Control:u7|rWR2_ADDR[0..2]                                                                                                                        ; Merged with Sdram_Control:u7|rWR2_ADDR[3]                                                                                     ;
; Sdram_Control:u7|rRD1_ADDR[0..2]                                                                                                                        ; Merged with Sdram_Control:u7|rRD1_ADDR[3]                                                                                     ;
; Sdram_Control:u7|rRD2_ADDR[0..2]                                                                                                                        ; Merged with Sdram_Control:u7|rRD2_ADDR[3]                                                                                     ;
; Sdram_Control:u7|mLENGTH[0..3,5]                                                                                                                        ; Merged with Sdram_Control:u7|mLENGTH[7]                                                                                       ;
; Sdram_Control:u7|mLENGTH[4]                                                                                                                             ; Merged with Sdram_Control:u7|mLENGTH[6]                                                                                       ;
; Sdram_Control:u7|mADDR[0..2]                                                                                                                            ; Merged with Sdram_Control:u7|mADDR[3]                                                                                         ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..2]                                                                                      ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                   ;
; VGA_Controller:u1|V_Cont[0]                                                                                                                             ; Merged with Signal_comb:sc1|V_Cont[0]                                                                                         ;
; VGA_Controller:u1|V_Cont[1]                                                                                                                             ; Merged with Signal_comb:sc1|V_Cont[1]                                                                                         ;
; VGA_Controller:u1|V_Cont[2]                                                                                                                             ; Merged with Signal_comb:sc1|V_Cont[2]                                                                                         ;
; VGA_Controller:u1|V_Cont[3]                                                                                                                             ; Merged with Signal_comb:sc1|V_Cont[3]                                                                                         ;
; VGA_Controller:u1|V_Cont[4]                                                                                                                             ; Merged with Signal_comb:sc1|V_Cont[4]                                                                                         ;
; VGA_Controller:u1|V_Cont[5]                                                                                                                             ; Merged with Signal_comb:sc1|V_Cont[5]                                                                                         ;
; VGA_Controller:u1|V_Cont[6]                                                                                                                             ; Merged with Signal_comb:sc1|V_Cont[6]                                                                                         ;
; VGA_Controller:u1|V_Cont[7]                                                                                                                             ; Merged with Signal_comb:sc1|V_Cont[7]                                                                                         ;
; VGA_Controller:u1|V_Cont[8]                                                                                                                             ; Merged with Signal_comb:sc1|V_Cont[8]                                                                                         ;
; VGA_Controller:u1|V_Cont[9]                                                                                                                             ; Merged with Signal_comb:sc1|V_Cont[9]                                                                                         ;
; rs232_qsys:comb_244|RS232:rs232_0|avm_read_r                                                                                                            ; Merged with rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                ;
; VGA_Controller:u1|H_Cont[4]                                                                                                                             ; Merged with Signal_comb:sc1|H_Cont[4]                                                                                         ;
; VGA_Controller:u1|H_Cont[5]                                                                                                                             ; Merged with Signal_comb:sc1|H_Cont[5]                                                                                         ;
; VGA_Controller:u1|H_Cont[6]                                                                                                                             ; Merged with Signal_comb:sc1|H_Cont[6]                                                                                         ;
; VGA_Controller:u1|H_Cont[7]                                                                                                                             ; Merged with Signal_comb:sc1|H_Cont[7]                                                                                         ;
; VGA_Controller:u1|H_Cont[8]                                                                                                                             ; Merged with Signal_comb:sc1|H_Cont[8]                                                                                         ;
; VGA_Controller:u1|H_Cont[9]                                                                                                                             ; Merged with Signal_comb:sc1|H_Cont[9]                                                                                         ;
; VGA_Controller:u1|H_Cont[3]                                                                                                                             ; Merged with Signal_comb:sc1|H_Cont[3]                                                                                         ;
; VGA_Controller:u1|H_Cont[2]                                                                                                                             ; Merged with Signal_comb:sc1|H_Cont[2]                                                                                         ;
; VGA_Controller:u1|H_Cont[1]                                                                                                                             ; Merged with Signal_comb:sc1|H_Cont[1]                                                                                         ;
; VGA_Controller:u1|H_Cont[0]                                                                                                                             ; Merged with Signal_comb:sc1|H_Cont[0]                                                                                         ;
; VGA_Controller:u1|H_Cont[12]                                                                                                                            ; Merged with Signal_comb:sc1|H_Cont[12]                                                                                        ;
; VGA_Controller:u1|H_Cont[11]                                                                                                                            ; Merged with Signal_comb:sc1|H_Cont[11]                                                                                        ;
; VGA_Controller:u1|H_Cont[10]                                                                                                                            ; Merged with Signal_comb:sc1|H_Cont[10]                                                                                        ;
; VGA_Controller:u1|V_Cont[12]                                                                                                                            ; Merged with Signal_comb:sc1|V_Cont[12]                                                                                        ;
; VGA_Controller:u1|V_Cont[11]                                                                                                                            ; Merged with Signal_comb:sc1|V_Cont[11]                                                                                        ;
; VGA_Controller:u1|V_Cont[10]                                                                                                                            ; Merged with Signal_comb:sc1|V_Cont[10]                                                                                        ;
; I2C_CCD_Config:u8|senosr_exposure[1,2]                                                                                                                  ; Merged with I2C_CCD_Config:u8|senosr_exposure[0]                                                                              ;
; Sdram_Control:u7|rWR1_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                        ;
; Sdram_Control:u7|rWR2_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                        ;
; Sdram_Control:u7|rRD1_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                        ;
; Sdram_Control:u7|rRD2_ADDR[3]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                        ;
; Sdram_Control:u7|mLENGTH[7]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                        ;
; Sdram_Control:u7|mADDR[3]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                        ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                        ;
; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[4]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                        ;
; Save_pic:savepic|state_r~4                                                                                                                              ; Lost fanout                                                                                                                   ;
; Save_pic:savepic|state_r~5                                                                                                                              ; Lost fanout                                                                                                                   ;
; Save_pic:savepic|state_r~7                                                                                                                              ; Lost fanout                                                                                                                   ;
; viola_jones:viola|state_r~4                                                                                                                             ; Lost fanout                                                                                                                   ;
; viola_jones:viola|state_r~5                                                                                                                             ; Lost fanout                                                                                                                   ;
; viola_jones:viola|state_r~6                                                                                                                             ; Lost fanout                                                                                                                   ;
; rs232_qsys:comb_244|RS232:rs232_0|state_r~6                                                                                                             ; Lost fanout                                                                                                                   ;
; rs232_qsys:comb_244|RS232:rs232_0|state_r~7                                                                                                             ; Lost fanout                                                                                                                   ;
; I2C_CCD_Config:u8|mSetup_ST~9                                                                                                                           ; Lost fanout                                                                                                                   ;
; I2C_CCD_Config:u8|mSetup_ST~10                                                                                                                          ; Lost fanout                                                                                                                   ;
; Save_pic:savepic|state_r.0100                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                        ;
; viola_jones:viola|addr_r[15..19]                                                                                                                        ; Lost fanout                                                                                                                   ;
; CCD_Capture:u3|Y_Cont[9..15]                                                                                                                            ; Lost fanout                                                                                                                   ;
; Total Number of Removed Registers = 138                                                                                                                 ;                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0|prev_reset                                                                              ; Stuck at GND              ; rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ;
;                                                                                                                                          ; due to stuck port data_in ; rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0],  ;
;                                                                                                                                          ;                           ; rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1],  ;
;                                                                                                                                          ;                           ; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[4]                                                                                             ;
; Sdram_Control:u7|rWR1_ADDR[3]                                                                                                            ; Stuck at GND              ; Sdram_Control:u7|mADDR[3],                                                                                                                     ;
;                                                                                                                                          ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[3]                                                                                ;
; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre ; Stuck at GND              ; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs|control_reg[9]                                  ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                          ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                     ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                          ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                     ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                ;
; I2C_CCD_Config:u8|mI2C_DATA[29]                                                                                                          ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                                                                                                     ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                ;
; I2C_CCD_Config:u8|mI2C_DATA[28]                                                                                                          ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                                                                                                     ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                ;
; I2C_CCD_Config:u8|mI2C_DATA[27]                                                                                                          ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                                                                                                     ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                          ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                     ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                          ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                     ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                          ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                     ;
;                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1756  ;
; Number of registers using Synchronous Clear  ; 193   ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 1534  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 878   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|txd                                                                      ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                   ; 12      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                   ; 13      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                   ; 22      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                   ; 19      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                            ; 4       ;
; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|pre_txd                                                                  ; 2       ;
; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                   ; 99      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                   ; 17      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                   ; 20      ;
; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                    ; 1       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                             ; 5       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                             ; 6       ;
; rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                    ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0     ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0     ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0    ; 7       ;
; rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                   ; 3       ;
; rs232_qsys:comb_244|RS232:rs232_0|avm_address_r[3]                                                                                                                  ; 11      ;
; rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|tx_ready                                                                 ; 3       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control:u7|rRD2_ADDR[12]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[12]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[13]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[13]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[15]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[15]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[18]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[18]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6       ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6       ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                               ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Total number of inverted registers = 44                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|RAW2RGB:u4|mCCD_B[4]                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|BA[0]                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface|timer[11]                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|Save_pic:savepic|last_sk_r[6]                                                                                                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|Save_pic:savepic|last_hr_r[2]                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|VGA_Controller:u1|oVGA_R[2]                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|senosr_exposure[15]                                                                                                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|SA[8]                                                                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|SA[7]                                                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_115_CAMERA|rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4] ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|CCD_Capture:u3|X_Cont[14]                                                                                                                                 ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |DE2_115_CAMERA|CCD_Capture:u3|Y_Cont[10]                                                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|rp_done                                                                                                                ;
; 5:1                ; 19 bits   ; 57 LEs        ; 38 LEs               ; 19 LEs                 ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|mADDR[9]                                                                                                                                 ;
; 5:1                ; 18 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|row_r[1][1]                                                                                                                             ;
; 5:1                ; 18 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|col_r[2][5]                                                                                                                             ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|col_counter_r[0]                                                                                                                        ;
; 64:1               ; 5 bits    ; 210 LEs       ; 60 LEs               ; 150 LEs                ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|mI2C_DATA[3]                                                                                                                            ;
; 5:1                ; 18 bits   ; 54 LEs        ; 0 LEs                ; 54 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|col_r[0][4]                                                                                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|CMD[1]                                                                                                                                   ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|RD_MASK[0]                                                                                                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|mWR                                                                                                                                      ;
; 11:1               ; 15 bits   ; 105 LEs       ; 60 LEs               ; 45 LEs                 ; Yes        ; |DE2_115_CAMERA|Save_pic:savepic|addr_r[5]                                                                                                                                ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_115_CAMERA|Sdram_Control:u7|ST[4]                                                                                                                                    ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|eye_prob_r[0][0]                                                                                                                        ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|eye_prob_r[1][3]                                                                                                                        ;
; 9:1                ; 14 bits   ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|eyerow_r[2][0][3]                                                                                                                       ;
; 9:1                ; 14 bits   ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|eyerow_r[2][1][6]                                                                                                                       ;
; 9:1                ; 14 bits   ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|eyecol_r[1][0][3]                                                                                                                       ;
; 9:1                ; 14 bits   ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|eyecol_r[1][1][5]                                                                                                                       ;
; 9:1                ; 14 bits   ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|eyerow_r[0][0][6]                                                                                                                       ;
; 9:1                ; 14 bits   ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|eyecol_r[0][1][2]                                                                                                                       ;
; 12:1               ; 5 bits    ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|f_counter_r[0]                                                                                                                          ;
; 13:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|num_r[1]                                                                                                                                ;
; 15:1               ; 5 bits    ; 50 LEs        ; 15 LEs               ; 35 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|box_counter_r[4]                                                                                                                        ;
; 24:1               ; 5 bits    ; 80 LEs        ; 15 LEs               ; 65 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|csum_r[1]                                                                                                                               ;
; 21:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|l_counter_r[0]                                                                                                                          ;
; 41:1               ; 8 bits    ; 216 LEs       ; 56 LEs               ; 160 LEs                ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|sum_r[10]                                                                                                                               ;
; 41:1               ; 2 bits    ; 54 LEs        ; 16 LEs               ; 38 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|sum_r[4]                                                                                                                                ;
; 41:1               ; 2 bits    ; 54 LEs        ; 16 LEs               ; 38 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|sum_r[7]                                                                                                                                ;
; 41:1               ; 4 bits    ; 108 LEs       ; 48 LEs               ; 60 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|addr_r[18]                                                                                                                              ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE2_115_CAMERA|I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                      ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |DE2_115_CAMERA|viola_jones:viola|row_counter_r[4]                                                                                                                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |DE2_115_CAMERA|viola_jones:viola|Mux71                                                                                                                                   ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |DE2_115_CAMERA|viola_jones:viola|Mux109                                                                                                                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115_CAMERA|viola_jones:viola|Mux80                                                                                                                                   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |DE2_115_CAMERA|viola_jones:viola|row_counter_w                                                                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |DE2_115_CAMERA|sram_fuck:s1|altsyncram:altsyncram_component|altsyncram_50j1:auto_generated|mux_kob:mux2|result_node[14]                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE2_115_CAMERA|I2C_CCD_Config:u8|Mux12                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_115_CAMERA|Filter_tran:filter|bias_pos_x2[10]                                                                                                                        ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |DE2_115_CAMERA|Filter_tran:filter|bias_pos_y2[8]                                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DE2_115_CAMERA|Filter_tran:filter|bias_pos_x1[8]                                                                                                                         ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |DE2_115_CAMERA|sram_addr[0]                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE2_115_CAMERA|Signal_comb:sc1|oGreen[8]                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |DE2_115_CAMERA|viola_jones:viola|f_counter_w                                                                                                                             ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |DE2_115_CAMERA|viola_jones:viola|col_counter_w                                                                                                                           ;
; 5:1                ; 20 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; No         ; |DE2_115_CAMERA|Filter_tran:filter|real_x3[2]                                                                                                                             ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |DE2_115_CAMERA|RAW2RGB:u4|Add0                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE2_115_CAMERA|rs232_qsys:comb_244|RS232:rs232_0|Selector0                                                                                                               ;
; 7:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; No         ; |DE2_115_CAMERA|Save_pic:savepic|Selector69                                                                                                                               ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |DE2_115_CAMERA|Save_pic:savepic|wdata_w                                                                                                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |DE2_115_CAMERA|Filter_tran:filter|pro_data_trans[2]                                                                                                                      ;
; 16:1               ; 9 bits    ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; No         ; |DE2_115_CAMERA|Filter_tran:filter|pro_data_r[7]                                                                                                                          ;
; 14:1               ; 5 bits    ; 45 LEs        ; 10 LEs               ; 35 LEs                 ; No         ; |DE2_115_CAMERA|viola_jones:viola|save_prob_w                                                                                                                             ;
; 27:1               ; 2 bits    ; 36 LEs        ; 12 LEs               ; 24 LEs                 ; No         ; |DE2_115_CAMERA|viola_jones:viola|Selector8                                                                                                                               ;
; 47:1               ; 2 bits    ; 62 LEs        ; 30 LEs               ; 32 LEs                 ; No         ; |DE2_115_CAMERA|viola_jones:viola|Selector27                                                                                                                              ;
; 47:1               ; 6 bits    ; 186 LEs       ; 96 LEs               ; 90 LEs                 ; No         ; |DE2_115_CAMERA|viola_jones:viola|Selector23                                                                                                                              ;
; 47:1               ; 4 bits    ; 124 LEs       ; 64 LEs               ; 60 LEs                 ; No         ; |DE2_115_CAMERA|viola_jones:viola|Selector21                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0 ;
+----------------+-------+------+-----------------------------------------+
; Assignment     ; Value ; From ; To                                      ;
+----------------+-------+------+-----------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                              ;
+----------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0|rs232_qsys_altpll_0_stdsync_sv6:stdsync2|rs232_qsys_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                       ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                        ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0 ;
+-----------------------------+-------+------+------------------------+
; Assignment                  ; Value ; From ; To                     ;
+-----------------------------+-------+------+------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                      ;
+-----------------------------+-------+------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                            ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for sram_fuck:s1|altsyncram:altsyncram_component|altsyncram_50j1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for eyeball:reye|altsyncram:altsyncram_component|altsyncram_ckc1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+----------------+-----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                        ;
+----------------+----------------+-----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                     ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                              ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                              ;
; WIDTH          ; 12             ; Signed Integer                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                     ;
; CBXI_PARAMETER ; shift_taps_3uv ; Untyped                                                                     ;
+----------------+----------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 1280  ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 33    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 35    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 4                 ; Signed Integer                ;
; CLK3_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 5                 ; Signed Integer                ;
; CLK3_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; altpll_f423       ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                 ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                              ;
; LPM_NUMWORDS                           ; 512         ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                              ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                       ;
; LPM_WIDTHU                             ; 9           ; Signed Integer                                                                       ;
; LPM_WIDTHU_R                           ; 8           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_lhh1 ; Untyped                                                                              ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                 ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                              ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                              ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                              ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                              ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                              ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                              ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                              ;
; LPM_NUMWORDS                           ; 512         ; Signed Integer                                                                       ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                              ;
; LPM_WIDTH                              ; 16          ; Signed Integer                                                                       ;
; LPM_WIDTH_R                            ; 32          ; Signed Integer                                                                       ;
; LPM_WIDTHU                             ; 9           ; Signed Integer                                                                       ;
; LPM_WIDTHU_R                           ; 8           ; Signed Integer                                                                       ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                              ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                              ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                              ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                              ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                              ;
; USE_EAB                                ; ON          ; Untyped                                                                              ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                              ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                       ;
; CBXI_PARAMETER                         ; dcfifo_lhh1 ; Untyped                                                                              ;
+----------------------------------------+-------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                             ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                             ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                      ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                      ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_dih1 ; Untyped                                                                             ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; Parameter Name                         ; Value       ; Type                                                                                ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
; ACF_DISABLE_EMBEDDED_TIMING_CONSTRAINT ; FALSE       ; Untyped                                                                             ;
; ACF_DISABLE_MLAB_RAM_USE               ; FALSE       ; Untyped                                                                             ;
; ADD_RAM_OUTPUT_REGISTER                ; OFF         ; Untyped                                                                             ;
; ADD_USEDW_MSB_BIT                      ; OFF         ; Untyped                                                                             ;
; CLOCKS_ARE_SYNCHRONIZED                ; FALSE       ; Untyped                                                                             ;
; DELAY_RDUSEDW                          ; 1           ; Untyped                                                                             ;
; DELAY_WRUSEDW                          ; 1           ; Untyped                                                                             ;
; LPM_NUMWORDS                           ; 256         ; Signed Integer                                                                      ;
; LPM_SHOWAHEAD                          ; OFF         ; Untyped                                                                             ;
; LPM_WIDTH                              ; 32          ; Signed Integer                                                                      ;
; LPM_WIDTH_R                            ; 16          ; Signed Integer                                                                      ;
; LPM_WIDTHU                             ; 8           ; Signed Integer                                                                      ;
; LPM_WIDTHU_R                           ; 9           ; Signed Integer                                                                      ;
; MAXIMIZE_SPEED                         ; 5           ; Untyped                                                                             ;
; OVERFLOW_CHECKING                      ; ON          ; Untyped                                                                             ;
; RAM_BLOCK_TYPE                         ; AUTO        ; Untyped                                                                             ;
; RDSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; READ_ACLR_SYNCH                        ; OFF         ; Untyped                                                                             ;
; UNDERFLOW_CHECKING                     ; ON          ; Untyped                                                                             ;
; USE_EAB                                ; ON          ; Untyped                                                                             ;
; WRITE_ACLR_SYNCH                       ; OFF         ; Untyped                                                                             ;
; WRSYNC_DELAYPIPE                       ; 4           ; Signed Integer                                                                      ;
; CBXI_PARAMETER                         ; dcfifo_dih1 ; Untyped                                                                             ;
+----------------------------------------+-------------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000011111000000 ; Unsigned Binary     ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Signal_comb:sc1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                      ;
; H_SYNC_BACK    ; 48    ; Signed Integer                      ;
; H_SYNC_ACT     ; 640   ; Signed Integer                      ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                      ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                      ;
; V_SYNC_CYC     ; 2     ; Signed Integer                      ;
; V_SYNC_BACK    ; 33    ; Signed Integer                      ;
; V_SYNC_ACT     ; 480   ; Signed Integer                      ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                      ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                      ;
; X_START        ; 144   ; Signed Integer                      ;
; Y_START        ; 35    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_rs232:comb_243|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------+
; Parameter Name                     ; Value                ; Type                                 ;
+------------------------------------+----------------------+--------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                              ;
; WIDTH_A                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                       ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                              ;
; WIDTH_B                            ; 8                    ; Signed Integer                       ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                       ;
; NUMWORDS_B                         ; 76800                ; Signed Integer                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                              ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                              ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                              ;
; CBXI_PARAMETER                     ; altsyncram_epn1      ; Untyped                              ;
+------------------------------------+----------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 5     ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 5     ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                       ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                             ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                             ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                             ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                             ;
; UAV_ADDRESS_W                  ; 5     ; Signed Integer                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_qsys:comb_244|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_qsys:comb_244|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                 ;
+---------------------------+----------+----------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                       ;
+---------------------------+----------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rs232_qsys:comb_244|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: viola_jones:viola ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; width          ; 80    ; Signed Integer                        ;
; height         ; 60    ; Signed Integer                        ;
; window_size    ; 30    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_fuck:s1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 16                   ; Signed Integer                ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                ;
; NUMWORDS_A                         ; 20000                ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; NONE                 ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_50j1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Save_pic:savepic ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                       ;
; H_SYNC_BACK    ; 48    ; Signed Integer                       ;
; H_SYNC_ACT     ; 640   ; Signed Integer                       ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                       ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                       ;
; V_SYNC_CYC     ; 2     ; Signed Integer                       ;
; V_SYNC_BACK    ; 33    ; Signed Integer                       ;
; V_SYNC_ACT     ; 480   ; Signed Integer                       ;
; V_SYNC_FRONT   ; 10    ; Signed Integer                       ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                       ;
; X_START        ; 144   ; Signed Integer                       ;
; Y_START        ; 35    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test2port:r1|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+----------------+
; Parameter Name                     ; Value                               ; Type           ;
+------------------------------------+-------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                     ; Untyped        ;
; WIDTH_A                            ; 10                                  ; Signed Integer ;
; WIDTHAD_A                          ; 16                                  ; Signed Integer ;
; NUMWORDS_A                         ; 46400                               ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                              ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped        ;
; WIDTH_B                            ; 10                                  ; Signed Integer ;
; WIDTHAD_B                          ; 16                                  ; Signed Integer ;
; NUMWORDS_B                         ; 46400                               ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK0                              ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                              ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                              ; Untyped        ;
; OUTDATA_REG_B                      ; CLOCK0                              ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; M9K                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                   ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped        ;
; INIT_FILE                          ; ./picture/meow2_290x160_convert.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                              ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped        ;
; ENABLE_ECC                         ; FALSE                               ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_h362                     ; Untyped        ;
+------------------------------------+-------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pic2_rom:r2|altsyncram:altsyncram_component       ;
+------------------------------------+------------------------------------------+----------------+
; Parameter Name                     ; Value                                    ; Type           ;
+------------------------------------+------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                          ; Untyped        ;
; WIDTH_A                            ; 10                                       ; Signed Integer ;
; WIDTHAD_A                          ; 16                                       ; Signed Integer ;
; NUMWORDS_A                         ; 57600                                    ; Signed Integer ;
; OUTDATA_REG_A                      ; CLOCK0                                   ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped        ;
; WIDTH_B                            ; 10                                       ; Signed Integer ;
; WIDTHAD_B                          ; 16                                       ; Signed Integer ;
; NUMWORDS_B                         ; 57600                                    ; Signed Integer ;
; INDATA_REG_B                       ; CLOCK0                                   ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                                   ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                   ; Untyped        ;
; OUTDATA_REG_B                      ; CLOCK0                                   ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Signed Integer ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Signed Integer ;
; RAM_BLOCK_TYPE                     ; M9K                                      ; Untyped        ;
; BYTE_SIZE                          ; 8                                        ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped        ;
; INIT_FILE                          ; ./picture/cigarette2_240x240_convert.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                   ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                   ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                                   ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_jj62                          ; Untyped        ;
+------------------------------------+------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eyeball:reye|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------+------------------------+
; Parameter Name                     ; Value                       ; Type                   ;
+------------------------------------+-----------------------------+------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE         ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                ;
; OPERATION_MODE                     ; ROM                         ; Untyped                ;
; WIDTH_A                            ; 10                          ; Signed Integer         ;
; WIDTHAD_A                          ; 13                          ; Signed Integer         ;
; NUMWORDS_A                         ; 6400                        ; Signed Integer         ;
; OUTDATA_REG_A                      ; CLOCK0                      ; Untyped                ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                ;
; WIDTH_B                            ; 1                           ; Untyped                ;
; WIDTHAD_B                          ; 1                           ; Untyped                ;
; NUMWORDS_B                         ; 1                           ; Untyped                ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                ;
; WIDTH_BYTEENA_A                    ; 1                           ; Signed Integer         ;
; WIDTH_BYTEENA_B                    ; 1                           ; Untyped                ;
; RAM_BLOCK_TYPE                     ; M9K                         ; Untyped                ;
; BYTE_SIZE                          ; 8                           ; Untyped                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                ;
; INIT_FILE                          ; ./picture/eyeball_80x80.mif ; Untyped                ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                ;
; MAXIMUM_DEPTH                      ; 0                           ; Untyped                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                      ; Untyped                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                      ; Untyped                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                ;
; DEVICE_FAMILY                      ; Cyclone IV E                ; Untyped                ;
; CBXI_PARAMETER                     ; altsyncram_ckc1             ; Untyped                ;
+------------------------------------+-----------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sunglasses:rsun|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+--------------------------+
; Parameter Name                     ; Value                        ; Type                     ;
+------------------------------------+------------------------------+--------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                  ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE           ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT              ; Untyped                  ;
; WIDTH_A                            ; 12                           ; Signed Integer           ;
; WIDTHAD_A                          ; 15                           ; Signed Integer           ;
; NUMWORDS_A                         ; 17600                        ; Signed Integer           ;
; OUTDATA_REG_A                      ; CLOCK0                       ; Untyped                  ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                  ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                  ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                  ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                  ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                  ;
; WIDTH_B                            ; 12                           ; Signed Integer           ;
; WIDTHAD_B                          ; 15                           ; Signed Integer           ;
; NUMWORDS_B                         ; 17600                        ; Signed Integer           ;
; INDATA_REG_B                       ; CLOCK0                       ; Untyped                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                       ; Untyped                  ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                  ;
; ADDRESS_REG_B                      ; CLOCK0                       ; Untyped                  ;
; OUTDATA_REG_B                      ; CLOCK0                       ; Untyped                  ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                  ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                  ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                  ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                  ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                  ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                  ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                  ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer           ;
; WIDTH_BYTEENA_B                    ; 1                            ; Signed Integer           ;
; RAM_BLOCK_TYPE                     ; M9K                          ; Untyped                  ;
; BYTE_SIZE                          ; 8                            ; Untyped                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                  ;
; INIT_FILE                          ; ./picture/sunglasses_new.mif ; Untyped                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                  ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                       ; Untyped                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                  ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                  ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                 ; Untyped                  ;
; CBXI_PARAMETER                     ; altsyncram_ho52              ; Untyped                  ;
+------------------------------------+------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_divide:Div4 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_mult:Mult4     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 3            ; Untyped             ;
; LPM_WIDTHP                                     ; 13           ; Untyped             ;
; LPM_WIDTHR                                     ; 13           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_divide:Div5 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_mult:Mult5     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 3            ; Untyped             ;
; LPM_WIDTHP                                     ; 13           ; Untyped             ;
; LPM_WIDTHR                                     ; 13           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_mult:Mult2  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 8            ; Untyped             ;
; LPM_WIDTHP                                     ; 17           ; Untyped             ;
; LPM_WIDTHR                                     ; 17           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_cat     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod13 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                    ;
; LPM_WIDTHD             ; 20             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_ecm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod7 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod6 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod12 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                    ;
; LPM_WIDTHD             ; 20             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_ecm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod14 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                    ;
; LPM_WIDTHD             ; 20             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_ecm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_divide:Div2 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_mult:Mult2     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 3            ; Untyped             ;
; LPM_WIDTHP                                     ; 13           ; Untyped             ;
; LPM_WIDTHR                                     ; 13           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_divide:Div3 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_mult:Mult3     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 3            ; Untyped             ;
; LPM_WIDTHP                                     ; 13           ; Untyped             ;
; LPM_WIDTHR                                     ; 13           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_mult:Mult0     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 3            ; Untyped             ;
; LPM_WIDTHP                                     ; 13           ; Untyped             ;
; LPM_WIDTHR                                     ; 13           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 10             ; Untyped                                ;
; LPM_WIDTHD             ; 3              ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_rim ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Signal_comb:sc1|lpm_mult:Mult1     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10           ; Untyped             ;
; LPM_WIDTHB                                     ; 3            ; Untyped             ;
; LPM_WIDTHP                                     ; 13           ; Untyped             ;
; LPM_WIDTHR                                     ; 13           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_mult:Mult1  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_obt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod11 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod10 ;
+------------------------+----------------+--------------------------------------------+
; Parameter Name         ; Value          ; Type                                       ;
+------------------------+----------------+--------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                    ;
; LPM_WIDTHD             ; 10             ; Untyped                                    ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                    ;
; LPM_PIPELINE           ; 0              ; Untyped                                    ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                    ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                             ;
+------------------------+----------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod9 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod8 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_gcm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_mult:Mult0  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_obt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------------+
; Parameter Name         ; Value          ; Type                                      ;
+------------------------+----------------+-------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                   ;
; LPM_WIDTHD             ; 10             ; Untyped                                   ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                   ;
; CBXI_PARAMETER         ; lpm_divide_dcm ; Untyped                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                            ;
+------------------------+----------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Filter_tran:filter|lpm_mult:Mult3  ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9            ; Untyped             ;
; LPM_WIDTHB                                     ; 10           ; Untyped             ;
; LPM_WIDTHP                                     ; 19           ; Untyped             ;
; LPM_WIDTHR                                     ; 19           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_obt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Save_pic:savepic|lpm_divide:Mod0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                 ;
; LPM_WIDTHD             ; 15             ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_ocm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult1   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult2   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult4   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7            ; Untyped             ;
; LPM_WIDTHB                                     ; 4            ; Untyped             ;
; LPM_WIDTHP                                     ; 11           ; Untyped             ;
; LPM_WIDTHR                                     ; 11           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult6   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 4            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 11           ; Untyped             ;
; LPM_WIDTHR                                     ; 11           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult0   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult8   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult5   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult3   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: viola_jones:viola|lpm_mult:Mult9   ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 15           ; Untyped             ;
; LPM_WIDTHR                                     ; 15           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Save_pic:savepic|lpm_mult:Mult0    ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 7            ; Untyped             ;
; LPM_WIDTHB                                     ; 7            ; Untyped             ;
; LPM_WIDTHP                                     ; 14           ; Untyped             ;
; LPM_WIDTHR                                     ; 14           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Save_pic:savepic|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------+
; Parameter Name         ; Value          ; Type                                    ;
+------------------------+----------------+-----------------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                                 ;
; LPM_WIDTHD             ; 2              ; Untyped                                 ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                 ;
; LPM_PIPELINE           ; 0              ; Untyped                                 ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                 ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                 ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                 ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                 ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                 ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                          ;
+------------------------+----------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                           ;
+----------------------------+------------------------------------------------------------------+
; Name                       ; Value                                                            ;
+----------------------------+------------------------------------------------------------------+
; Number of entity instances ; 1                                                                ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                ;
;     -- TAP_DISTANCE        ; 1280                                                             ;
;     -- WIDTH               ; 12                                                               ;
+----------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                ;
+-------------------------------------------+-----------------------------------------------------+
; Name                                      ; Value                                               ;
+-------------------------------------------+-----------------------------------------------------+
; Number of entity instances                ; 6                                                   ;
; Entity Instance                           ; sram_rs232:comb_243|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                           ;
;     -- WIDTH_A                            ; 8                                                   ;
;     -- NUMWORDS_A                         ; 76800                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                        ;
;     -- WIDTH_B                            ; 8                                                   ;
;     -- NUMWORDS_B                         ; 76800                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; sram_fuck:s1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                         ;
;     -- WIDTH_A                            ; 16                                                  ;
;     -- NUMWORDS_A                         ; 20000                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; test2port:r1|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 10                                                  ;
;     -- NUMWORDS_A                         ; 46400                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 10                                                  ;
;     -- NUMWORDS_B                         ; 46400                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; pic2_rom:r2|altsyncram:altsyncram_component         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 10                                                  ;
;     -- NUMWORDS_A                         ; 57600                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 10                                                  ;
;     -- NUMWORDS_B                         ; 57600                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; eyeball:reye|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; ROM                                                 ;
;     -- WIDTH_A                            ; 10                                                  ;
;     -- NUMWORDS_A                         ; 6400                                                ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 1                                                   ;
;     -- NUMWORDS_B                         ; 1                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
; Entity Instance                           ; sunglasses:rsun|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 12                                                  ;
;     -- NUMWORDS_A                         ; 17600                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                              ;
;     -- WIDTH_B                            ; 12                                                  ;
;     -- NUMWORDS_B                         ; 17600                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                              ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                              ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ;
+-------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                            ;
+---------------------------------------+-----------------------------------+
; Name                                  ; Value                             ;
+---------------------------------------+-----------------------------------+
; Number of entity instances            ; 20                                ;
; Entity Instance                       ; Signal_comb:sc1|lpm_mult:Mult4    ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 3                                 ;
;     -- LPM_WIDTHP                     ; 13                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Signal_comb:sc1|lpm_mult:Mult5    ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 3                                 ;
;     -- LPM_WIDTHP                     ; 13                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Filter_tran:filter|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 9                                 ;
;     -- LPM_WIDTHB                     ; 8                                 ;
;     -- LPM_WIDTHP                     ; 17                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Signal_comb:sc1|lpm_mult:Mult2    ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 3                                 ;
;     -- LPM_WIDTHP                     ; 13                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Signal_comb:sc1|lpm_mult:Mult3    ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 3                                 ;
;     -- LPM_WIDTHP                     ; 13                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Signal_comb:sc1|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 3                                 ;
;     -- LPM_WIDTHP                     ; 13                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Signal_comb:sc1|lpm_mult:Mult1    ;
;     -- LPM_WIDTHA                     ; 10                                ;
;     -- LPM_WIDTHB                     ; 3                                 ;
;     -- LPM_WIDTHP                     ; 13                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Filter_tran:filter|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9                                 ;
;     -- LPM_WIDTHB                     ; 10                                ;
;     -- LPM_WIDTHP                     ; 19                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Filter_tran:filter|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                                 ;
;     -- LPM_WIDTHB                     ; 10                                ;
;     -- LPM_WIDTHP                     ; 19                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Filter_tran:filter|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 9                                 ;
;     -- LPM_WIDTHB                     ; 10                                ;
;     -- LPM_WIDTHP                     ; 19                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; viola_jones:viola|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 7                                 ;
;     -- LPM_WIDTHB                     ; 7                                 ;
;     -- LPM_WIDTHP                     ; 14                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; viola_jones:viola|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 7                                 ;
;     -- LPM_WIDTHB                     ; 7                                 ;
;     -- LPM_WIDTHP                     ; 14                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; viola_jones:viola|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 7                                 ;
;     -- LPM_WIDTHB                     ; 4                                 ;
;     -- LPM_WIDTHP                     ; 11                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; YES                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; viola_jones:viola|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 4                                 ;
;     -- LPM_WIDTHB                     ; 7                                 ;
;     -- LPM_WIDTHP                     ; 11                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; viola_jones:viola|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 7                                 ;
;     -- LPM_WIDTHB                     ; 7                                 ;
;     -- LPM_WIDTHP                     ; 14                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; viola_jones:viola|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 7                                 ;
;     -- LPM_WIDTHB                     ; 7                                 ;
;     -- LPM_WIDTHP                     ; 14                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; viola_jones:viola|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 8                                 ;
;     -- LPM_WIDTHB                     ; 7                                 ;
;     -- LPM_WIDTHP                     ; 15                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; viola_jones:viola|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 8                                 ;
;     -- LPM_WIDTHB                     ; 7                                 ;
;     -- LPM_WIDTHP                     ; 15                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; viola_jones:viola|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 8                                 ;
;     -- LPM_WIDTHB                     ; 7                                 ;
;     -- LPM_WIDTHP                     ; 15                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
; Entity Instance                       ; Save_pic:savepic|lpm_mult:Mult0   ;
;     -- LPM_WIDTHA                     ; 7                                 ;
;     -- LPM_WIDTHB                     ; 7                                 ;
;     -- LPM_WIDTHP                     ; 14                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                          ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                ;
;     -- INPUT_B_IS_CONSTANT            ; YES                               ;
;     -- USE_EAB                        ; OFF                               ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                              ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                ;
+---------------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sunglasses:rsun"                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (15 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (15 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "eyeball:reye"                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (13 bits) it drives.  The 7 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pic2_rom:r2"                                                                                                                                                                           ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (16 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (16 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "test2port:r1"                                                                                                                                                                          ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address_a ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (16 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; address_b ; Input ; Warning  ; Input port expression (20 bits) is wider than the input port (16 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:v_frame1"           ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; oSEG4        ; Output ; Info     ; Explicitly unconnected ;
; oSEG5        ; Output ; Info     ; Explicitly unconnected ;
; oSEG6        ; Output ; Info     ; Explicitly unconnected ;
; oSEG7        ; Output ; Info     ; Explicitly unconnected ;
; iDIG[31..10] ; Input  ; Info     ; Stuck at GND           ;
; iDIG[7..2]   ; Input  ; Info     ; Stuck at GND           ;
+--------------+--------+----------+------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "SEG7_LUT_8:v_frame"            ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; oSEG4        ; Output ; Info     ; Explicitly unconnected ;
; oSEG5        ; Output ; Info     ; Explicitly unconnected ;
; oSEG6        ; Output ; Info     ; Explicitly unconnected ;
; oSEG7        ; Output ; Info     ; Explicitly unconnected ;
; iDIG[31..15] ; Input  ; Info     ; Stuck at GND           ;
; iDIG[7]      ; Input  ; Info     ; Stuck at GND           ;
+--------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_fuck:s1"                                                                                                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (15 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "viola_jones:viola"                                                                                                                    ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                     ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; col3           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; row3           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; eyerow31       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; eyerow32       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; eyecol31       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; eyecol32       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; addr           ; Output ; Warning  ; Output or bidir port (20 bits) is wider than the port expression (16 bits) it drives; bit(s) "addr[19..16]" have no fanouts ;
; o_state        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; o_col          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; o_row          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; o_frame        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; o_skin_counter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; o_hair_counter ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+----------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Filter_tran:filter"                                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; width[9]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; width[0]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; height[9..8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; height[3..0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; rom_addr0[19..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rom_addr1[19..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_qsys:comb_244|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                               ;
+----------------+--------+----------+-------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                          ;
+----------------+--------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_qsys:comb_244|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                               ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                          ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                          ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0" ;
+---------------+--------+----------+--------------------------------------+
; Port          ; Type   ; Severity ; Details                              ;
+---------------+--------+----------+--------------------------------------+
; dataavailable ; Output ; Info     ; Explicitly unconnected               ;
; readyfordata  ; Output ; Info     ; Explicitly unconnected               ;
; irq           ; Output ; Info     ; Explicitly unconnected               ;
+---------------+--------+----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0|rs232_qsys_altpll_0_altpll_m342:sd1"    ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0" ;
+-----------+--------+----------+----------------------------------------------+
; Port      ; Type   ; Severity ; Details                                      ;
+-----------+--------+----------+----------------------------------------------+
; read      ; Input  ; Info     ; Explicitly unconnected                       ;
; write     ; Input  ; Info     ; Explicitly unconnected                       ;
; address   ; Input  ; Info     ; Explicitly unconnected                       ;
; readdata  ; Output ; Info     ; Explicitly unconnected                       ;
; writedata ; Input  ; Info     ; Explicitly unconnected                       ;
; areset    ; Input  ; Info     ; Explicitly unconnected                       ;
; locked    ; Output ; Info     ; Explicitly unconnected                       ;
; phasedone ; Output ; Info     ; Explicitly unconnected                       ;
+-----------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rs232_qsys:comb_244"                                                                                                                  ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                                        ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+
; rs232_state ; Output ; Warning  ; Output or bidir port (4 bits) is wider than the port expression (1 bits) it drives; bit(s) "rs232_state[3..1]" have no fanouts ;
; rs232_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                            ;
+-------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                                                                            ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "DM[3..2]" will be connected to GND. ;
; DM   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; REF_PER[5..2]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; REF_PER[1..0]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; REF_PER[10]          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; REF_PER[9]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; REF_PER[8]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; REF_PER[7]           ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; REF_PER[6]           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[13..12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[17..16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[11..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_ADDR[19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[18]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_ADDR[15]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_ADDR[14]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[18..16] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[15..12] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[16..15] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR[13..12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[17..16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[11..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[19]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[18]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[15]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[14]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[18..16] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[15..12] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[3..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[6]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[5]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[4]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6"                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RGB2GS:u9"                                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ogreyscale ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oVGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CCD_Capture:u3"                                                                            ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; oFrame_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer1:u0"                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4"                                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iX_Cont ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 428                         ;
; cycloneiii_ff         ; 1756                        ;
;     CLR               ; 646                         ;
;     CLR SCLR          ; 62                          ;
;     CLR SLD           ; 8                           ;
;     ENA               ; 48                          ;
;     ENA CLR           ; 682                         ;
;     ENA CLR SCLR      ; 129                         ;
;     ENA CLR SLD       ; 7                           ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 11                          ;
;     SCLR              ; 1                           ;
;     SLD               ; 4                           ;
;     plain             ; 157                         ;
; cycloneiii_io_obuf    ; 106                         ;
; cycloneiii_lcell_comb ; 13350                       ;
;     arith             ; 4945                        ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 1192                        ;
;         3 data inputs ; 3748                        ;
;     normal            ; 8405                        ;
;         0 data inputs ; 432                         ;
;         1 data inputs ; 148                         ;
;         2 data inputs ; 2168                        ;
;         3 data inputs ; 2191                        ;
;         4 data inputs ; 3466                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 400                         ;
;                       ;                             ;
; Max LUT depth         ; 126.70                      ;
; Average LUT depth     ; 58.34                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Fri Jun 10 13:49:38 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA
Warning (125092): Tcl Script File rom_1.qip not found
    Info (125063): set_global_assignment -name QIP_FILE rom_1.qip
Warning (125092): Tcl Script File eyefuck.qip not found
    Info (125063): set_global_assignment -name QIP_FILE eyefuck.qip
Info (20032): Parallel compilation is enabled and will use up to 8 processors
Warning (20031): Parallel compilation is enabled for 8 processors, but there are only 4 processors in the system. Runtime may increase due to over usage of the processor space.
Info (12021): Found 1 design units, including 1 entities, in source file rs232_qsys/synthesis/rs232_qsys.v
    Info (12023): Found entity 1: rs232_qsys
Info (12021): Found 1 design units, including 1 entities, in source file rs232_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file rs232_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file rs232_qsys/synthesis/submodules/rs232_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: rs232_qsys_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file rs232_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file rs232_qsys/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 5 design units, including 5 entities, in source file rs232_qsys/synthesis/submodules/rs232_qsys_uart_0.v
    Info (12023): Found entity 1: rs232_qsys_uart_0_tx
    Info (12023): Found entity 2: rs232_qsys_uart_0_rx_stimulus_source
    Info (12023): Found entity 3: rs232_qsys_uart_0_rx
    Info (12023): Found entity 4: rs232_qsys_uart_0_regs
    Info (12023): Found entity 5: rs232_qsys_uart_0
Info (12021): Found 1 design units, including 1 entities, in source file rs232_qsys/synthesis/submodules/rs232.sv
    Info (12023): Found entity 1: RS232
Info (12021): Found 4 design units, including 4 entities, in source file rs232_qsys/synthesis/submodules/rs232_qsys_altpll_0.v
    Info (12023): Found entity 1: rs232_qsys_altpll_0_dffpipe_l2c
    Info (12023): Found entity 2: rs232_qsys_altpll_0_stdsync_sv6
    Info (12023): Found entity 3: rs232_qsys_altpll_0_altpll_m342
    Info (12023): Found entity 4: rs232_qsys_altpll_0
Info (12021): Found 1 design units, including 1 entities, in source file v/viola_jones.v
    Info (12023): Found entity 1: viola_jones
Info (12021): Found 1 design units, including 1 entities, in source file v/save_pic.v
    Info (12023): Found entity 1: Save_pic
Info (12021): Found 1 design units, including 1 entities, in source file v/filter_tran.v
    Info (12023): Found entity 1: Filter_tran
Info (12021): Found 1 design units, including 1 entities, in source file v/signal_comb.v
    Info (12023): Found entity 1: Signal_comb
Info (12021): Found 2 design units, including 1 entities, in source file v/rgb2gs.vhd
    Info (12022): Found design unit 1: RGB2GS-RGB2GS_arch
    Info (12023): Found entity 1: RGB2GS
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v
    Info (12023): Found entity 1: Sdram_Control
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file v/raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Warning (12019): Can't analyze file -- file v/Stack_RAM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer1.v
    Info (12023): Found entity 1: Line_Buffer1
Info (12021): Found 1 design units, including 1 entities, in source file de2_115_camera.v
    Info (12023): Found entity 1: DE2_115_CAMERA
Info (12021): Found 2 design units, including 1 entities, in source file line_buf.vhd
    Info (12022): Found design unit 1: line_buf-Behavior1
    Info (12023): Found entity 1: line_buf
Info (12021): Found 1 design units, including 1 entities, in source file sram_fuck.v
    Info (12023): Found entity 1: sram_fuck
Info (12021): Found 1 design units, including 1 entities, in source file sram_rs232.v
    Info (12023): Found entity 1: sram_rs232
Info (12021): Found 1 design units, including 1 entities, in source file pic2_rom.v
    Info (12023): Found entity 1: pic2_rom
Info (12021): Found 1 design units, including 1 entities, in source file pic3_rom.v
    Info (12023): Found entity 1: pic3_rom
Info (12021): Found 1 design units, including 1 entities, in source file test2port.v
    Info (12023): Found entity 1: test2port
Info (12021): Found 1 design units, including 1 entities, in source file eyeball.v
    Info (12023): Found entity 1: eyeball
Info (12021): Found 1 design units, including 1 entities, in source file sunglasses.v
    Info (12023): Found entity 1: sunglasses
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_CAMERA.v(348): created implicit net for "VGA_CTRL_CLK"
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_CAMERA.v(602): created implicit net for "rs232_state"
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(49): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(50): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(52): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(53): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(54): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(55): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(56): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(59): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(60): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(61): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(62): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(63): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(65): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(66): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(67): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(68): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(69): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(70): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(71): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(72): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(73): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(75): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(76): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Warning (10222): Verilog HDL Parameter Declaration warning at viola_jones.v(77): Parameter Declaration in module "viola_jones" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Critical Warning (10846): Verilog HDL Instantiation warning at DE2_115_CAMERA.v(591): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at DE2_115_CAMERA.v(603): instance has no name
Info (12127): Elaborating entity "DE2_115_CAMERA" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE2_115_CAMERA.v(342): truncated value with size 32 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at DE2_115_CAMERA.v(351): truncated value with size 16 to match size of target (9)
Critical Warning (10237): Verilog HDL warning at DE2_115_CAMERA.v(767): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Warning (10230): Verilog HDL assignment warning at DE2_115_CAMERA.v(773): truncated value with size 32 to match size of target (2)
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115_CAMERA.v(148) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115_CAMERA.v(167) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115_CAMERA.v(179) has no driver
Warning (10034): Output port "OTG_DACK_N" at DE2_115_CAMERA.v(181) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE2_115_CAMERA.v(207) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115_CAMERA.v(216) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_CAMERA.v(57) has no driver
Warning (10034): Output port "LCD_BLON" at DE2_115_CAMERA.v(83) has no driver
Warning (10034): Output port "LCD_EN" at DE2_115_CAMERA.v(85) has no driver
Warning (10034): Output port "LCD_ON" at DE2_115_CAMERA.v(86) has no driver
Warning (10034): Output port "LCD_RS" at DE2_115_CAMERA.v(87) has no driver
Warning (10034): Output port "LCD_RW" at DE2_115_CAMERA.v(88) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115_CAMERA.v(91) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115_CAMERA.v(103) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_115_CAMERA.v(122) has no driver
Warning (10034): Output port "AUD_XCK" at DE2_115_CAMERA.v(124) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115_CAMERA.v(127) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_115_CAMERA.v(131) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115_CAMERA.v(135) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115_CAMERA.v(138) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115_CAMERA.v(140) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115_CAMERA.v(149) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115_CAMERA.v(150) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115_CAMERA.v(154) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115_CAMERA.v(157) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115_CAMERA.v(159) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115_CAMERA.v(168) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115_CAMERA.v(169) has no driver
Warning (10034): Output port "TD_RESET_N" at DE2_115_CAMERA.v(175) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115_CAMERA.v(180) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115_CAMERA.v(187) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115_CAMERA.v(188) has no driver
Warning (10034): Output port "OTG_WE_N" at DE2_115_CAMERA.v(189) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_115_CAMERA.v(208) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_115_CAMERA.v(210) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_115_CAMERA.v(211) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_115_CAMERA.v(212) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE2_115_CAMERA.v(213) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115_CAMERA.v(217) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115_CAMERA.v(219) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115_CAMERA.v(220) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115_CAMERA.v(222) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115_CAMERA.v(223) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "eye_x" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "eye_y" into its bus
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Info (12128): Elaborating entity "Line_Buffer1" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component"
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_3uv.tdf
    Info (12023): Found entity 1: shift_taps_3uv
Info (12128): Elaborating entity "shift_taps_3uv" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rma1.tdf
    Info (12023): Found entity 1: altsyncram_rma1
Info (12128): Elaborating entity "altsyncram_rma1" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|altsyncram_rma1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf
    Info (12023): Found entity 1: cntr_lvf
Info (12128): Elaborating entity "cntr_lvf" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf
    Info (12023): Found entity 1: cmpr_8ic
Info (12128): Elaborating entity "cmpr_8ic" for hierarchy "RAW2RGB:u4|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_3uv:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr4"
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(166): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(167): object "y_cnt_d" assigned a value but never read
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(117): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(120): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(123): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "RGB2GS" for hierarchy "RGB2GS:u9"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6"
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component"
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "5"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "4"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_f423.tdf
    Info (12023): Found entity 1: altpll_f423
Info (12128): Elaborating entity "altpll_f423" for hierarchy "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(390): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(428): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(428)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(428)
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(161): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(179): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_lhh1.tdf
    Info (12023): Found entity 1: dcfifo_lhh1
Info (12128): Elaborating entity "dcfifo_lhh1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info (12023): Found entity 1: a_graycounter_ojc
Info (12128): Elaborating entity "a_graycounter_ojc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info (12023): Found entity 1: altsyncram_rj31
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e
Info (12128): Elaborating entity "cntr_54e" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_dih1.tdf
    Info (12023): Found entity 1: dcfifo_dih1
Info (12128): Elaborating entity "dcfifo_dih1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf
    Info (12023): Found entity 1: altsyncram_sj31
Info (12128): Elaborating entity "altsyncram_sj31" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_kkd
Info (12128): Elaborating entity "alt_synch_pipe_kkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_lkd
Info (12128): Elaborating entity "alt_synch_pipe_lkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "Signal_comb" for hierarchy "Signal_comb:sc1"
Warning (10230): Verilog HDL assignment warning at Signal_comb.v(39): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Signal_comb.v(40): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Signal_comb.v(41): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Signal_comb.v(42): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Signal_comb.v(43): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Signal_comb.v(44): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Signal_comb.v(45): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Signal_comb.v(46): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at Signal_comb.v(51): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at Signal_comb.v(60): truncated value with size 32 to match size of target (13)
Info (12128): Elaborating entity "sram_rs232" for hierarchy "sram_rs232:comb_243"
Info (12128): Elaborating entity "altsyncram" for hierarchy "sram_rs232:comb_243|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "sram_rs232:comb_243|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "sram_rs232:comb_243|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "76800"
    Info (12134): Parameter "numwords_b" = "76800"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "widthad_b" = "17"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_epn1.tdf
    Info (12023): Found entity 1: altsyncram_epn1
Info (12128): Elaborating entity "altsyncram_epn1" for hierarchy "sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf
    Info (12023): Found entity 1: decode_5ua
Info (12128): Elaborating entity "decode_5ua" for hierarchy "sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|decode_5ua:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_u9a.tdf
    Info (12023): Found entity 1: decode_u9a
Info (12128): Elaborating entity "decode_u9a" for hierarchy "sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|decode_u9a:rden_decode_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_lob.tdf
    Info (12023): Found entity 1: mux_lob
Info (12128): Elaborating entity "mux_lob" for hierarchy "sram_rs232:comb_243|altsyncram:altsyncram_component|altsyncram_epn1:auto_generated|mux_lob:mux3"
Info (12128): Elaborating entity "rs232_qsys" for hierarchy "rs232_qsys:comb_244"
Info (12128): Elaborating entity "rs232_qsys_altpll_0" for hierarchy "rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0"
Info (12128): Elaborating entity "rs232_qsys_altpll_0_stdsync_sv6" for hierarchy "rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0|rs232_qsys_altpll_0_stdsync_sv6:stdsync2"
Info (12128): Elaborating entity "rs232_qsys_altpll_0_dffpipe_l2c" for hierarchy "rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0|rs232_qsys_altpll_0_stdsync_sv6:stdsync2|rs232_qsys_altpll_0_dffpipe_l2c:dffpipe3"
Info (12128): Elaborating entity "rs232_qsys_altpll_0_altpll_m342" for hierarchy "rs232_qsys:comb_244|rs232_qsys_altpll_0:altpll_0|rs232_qsys_altpll_0_altpll_m342:sd1"
Info (12128): Elaborating entity "RS232" for hierarchy "rs232_qsys:comb_244|RS232:rs232_0"
Warning (10230): Verilog HDL assignment warning at rs232.sv(46): truncated value with size 19 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at rs232.sv(111): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "rs232_qsys_uart_0" for hierarchy "rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0"
Info (12128): Elaborating entity "rs232_qsys_uart_0_tx" for hierarchy "rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_tx:the_rs232_qsys_uart_0_tx"
Info (12128): Elaborating entity "rs232_qsys_uart_0_rx" for hierarchy "rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx"
Info (12128): Elaborating entity "rs232_qsys_uart_0_rx_stimulus_source" for hierarchy "rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|rs232_qsys_uart_0_rx_stimulus_source:the_rs232_qsys_uart_0_rx_stimulus_source"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_rx:the_rs232_qsys_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "rs232_qsys_uart_0_regs" for hierarchy "rs232_qsys:comb_244|rs232_qsys_uart_0:uart_0|rs232_qsys_uart_0_regs:the_rs232_qsys_uart_0_regs"
Info (12128): Elaborating entity "rs232_qsys_mm_interconnect_0" for hierarchy "rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:rs232_0_avalon_master_0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "rs232_qsys:comb_244|rs232_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "rs232_qsys:comb_244|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "rs232_qsys:comb_244|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Info (12128): Elaborating entity "Filter_tran" for hierarchy "Filter_tran:filter"
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(40): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(41): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(42): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(43): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(45): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(46): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(47): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(48): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(49): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(50): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(51): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(52): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(78): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(80): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(83): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at Filter_tran.v(87): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "viola_jones" for hierarchy "viola_jones:viola"
Warning (10230): Verilog HDL assignment warning at viola_jones.v(219): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(224): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(248): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(250): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(265): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(268): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(272): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(292): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(298): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(300): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(303): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(307): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(322): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(328): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(331): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(336): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(343): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(344): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(348): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(353): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(364): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(374): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(381): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(385): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(388): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(389): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(393): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(396): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(397): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(400): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(401): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(404): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(405): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(408): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(412): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(413): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(421): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(432): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(442): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(647): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(464): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(470): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(475): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(478): truncated value with size 32 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(479): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(497): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(500): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(503): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(507): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(511): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(515): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(519): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(522): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(523): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(526): truncated value with size 32 to match size of target (20)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(527): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(530): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(533): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(552): truncated value with size 16 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(559): truncated value with size 16 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at viola_jones.v(560): truncated value with size 32 to match size of target (2)
Warning (10240): Verilog HDL Always Construct warning at viola_jones.v(167): inferring latch(es) for variable "neighbor", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at viola_jones.v(576): truncated value with size 5 to match size of target (2)
Warning (10030): Net "col_r[3]" at viola_jones.v(93) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "row_r[3]" at viola_jones.v(93) has no driver or initial value, using a default initial value '0'
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "eyerow_w" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "eyerow_r" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "eyecol_w" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "eyecol_r" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "oeyerow_w" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "oeyerow_r" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "oeyecol_w" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "oeyecol_r" into its bus
Info (12128): Elaborating entity "sram_fuck" for hierarchy "sram_fuck:s1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "sram_fuck:s1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "sram_fuck:s1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "sram_fuck:s1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "NONE"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "20000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_50j1.tdf
    Info (12023): Found entity 1: altsyncram_50j1
Info (12128): Elaborating entity "altsyncram_50j1" for hierarchy "sram_fuck:s1|altsyncram:altsyncram_component|altsyncram_50j1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa
Info (12128): Elaborating entity "decode_lsa" for hierarchy "sram_fuck:s1|altsyncram:altsyncram_component|altsyncram_50j1:auto_generated|decode_lsa:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a
Info (12128): Elaborating entity "decode_e8a" for hierarchy "sram_fuck:s1|altsyncram:altsyncram_component|altsyncram_50j1:auto_generated|decode_e8a:rden_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kob.tdf
    Info (12023): Found entity 1: mux_kob
Info (12128): Elaborating entity "mux_kob" for hierarchy "sram_fuck:s1|altsyncram:altsyncram_component|altsyncram_50j1:auto_generated|mux_kob:mux2"
Info (12128): Elaborating entity "Save_pic" for hierarchy "Save_pic:savepic"
Warning (10036): Verilog HDL or VHDL warning at Save_pic.v(34): object "now_sk_r" assigned a value but never read
Warning (10858): Verilog HDL warning at Save_pic.v(34): object now_sk_w used but never assigned
Warning (10036): Verilog HDL or VHDL warning at Save_pic.v(35): object "now_hr_r" assigned a value but never read
Warning (10858): Verilog HDL warning at Save_pic.v(35): object now_hr_w used but never assigned
Warning (10230): Verilog HDL assignment warning at Save_pic.v(131): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at Save_pic.v(165): truncated value with size 32 to match size of target (16)
Warning (10270): Verilog HDL Case Statement warning at Save_pic.v(144): incomplete case statement has no default case item
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:v_frame"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:v_frame|SEG7_LUT:u0"
Info (12128): Elaborating entity "test2port" for hierarchy "test2port:r1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "test2port:r1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "test2port:r1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "test2port:r1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./picture/meow2_290x160_convert.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "46400"
    Info (12134): Parameter "numwords_b" = "46400"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h362.tdf
    Info (12023): Found entity 1: altsyncram_h362
Info (12128): Elaborating entity "altsyncram_h362" for hierarchy "test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_psa.tdf
    Info (12023): Found entity 1: decode_psa
Info (12128): Elaborating entity "decode_psa" for hierarchy "test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|decode_psa:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_i8a.tdf
    Info (12023): Found entity 1: decode_i8a
Info (12128): Elaborating entity "decode_i8a" for hierarchy "test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|decode_i8a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iob.tdf
    Info (12023): Found entity 1: mux_iob
Info (12128): Elaborating entity "mux_iob" for hierarchy "test2port:r1|altsyncram:altsyncram_component|altsyncram_h362:auto_generated|mux_iob:mux4"
Info (12128): Elaborating entity "pic2_rom" for hierarchy "pic2_rom:r2"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pic2_rom:r2|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pic2_rom:r2|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pic2_rom:r2|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./picture/cigarette2_240x240_convert.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "57600"
    Info (12134): Parameter "numwords_b" = "57600"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jj62.tdf
    Info (12023): Found entity 1: altsyncram_jj62
Info (12128): Elaborating entity "altsyncram_jj62" for hierarchy "pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa
Info (12128): Elaborating entity "decode_rsa" for hierarchy "pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|decode_rsa:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a
Info (12128): Elaborating entity "decode_k8a" for hierarchy "pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|decode_k8a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_mob.tdf
    Info (12023): Found entity 1: mux_mob
Info (12128): Elaborating entity "mux_mob" for hierarchy "pic2_rom:r2|altsyncram:altsyncram_component|altsyncram_jj62:auto_generated|mux_mob:mux4"
Info (12128): Elaborating entity "eyeball" for hierarchy "eyeball:reye"
Info (12128): Elaborating entity "altsyncram" for hierarchy "eyeball:reye|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "eyeball:reye|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "eyeball:reye|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./picture/eyeball_80x80.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "6400"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ckc1.tdf
    Info (12023): Found entity 1: altsyncram_ckc1
Info (12128): Elaborating entity "altsyncram_ckc1" for hierarchy "eyeball:reye|altsyncram:altsyncram_component|altsyncram_ckc1:auto_generated"
Info (12128): Elaborating entity "sunglasses" for hierarchy "sunglasses:rsun"
Info (12128): Elaborating entity "altsyncram" for hierarchy "sunglasses:rsun|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "sunglasses:rsun|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "sunglasses:rsun|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "./picture/sunglasses_new.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "17600"
    Info (12134): Parameter "numwords_b" = "17600"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ho52.tdf
    Info (12023): Found entity 1: altsyncram_ho52
Info (12128): Elaborating entity "altsyncram_ho52" for hierarchy "sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_gob.tdf
    Info (12023): Found entity 1: mux_gob
Info (12128): Elaborating entity "mux_gob" for hierarchy "sunglasses:rsun|altsyncram:altsyncram_component|altsyncram_ho52:auto_generated|mux_gob:mux4"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]"
Info (278001): Inferred 43 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Signal_comb:sc1|Div4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Signal_comb:sc1|Mult4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Signal_comb:sc1|Div5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Signal_comb:sc1|Mult5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Filter_tran:filter|Mult2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod13"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod7"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod6"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod5"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod4"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod12"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod14"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Signal_comb:sc1|Div2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Signal_comb:sc1|Mult2"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Signal_comb:sc1|Div3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Signal_comb:sc1|Mult3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Signal_comb:sc1|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Signal_comb:sc1|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Signal_comb:sc1|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Signal_comb:sc1|Mult1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Filter_tran:filter|Mult1"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod11"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod10"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod9"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Filter_tran:filter|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Filter_tran:filter|Mod3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Filter_tran:filter|Mult3"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Save_pic:savepic|Mod0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "viola_jones:viola|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "viola_jones:viola|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "viola_jones:viola|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "viola_jones:viola|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "viola_jones:viola|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "viola_jones:viola|Mult8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "viola_jones:viola|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "viola_jones:viola|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "viola_jones:viola|Mult9"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Save_pic:savepic|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Save_pic:savepic|Div0"
Info (12130): Elaborated megafunction instantiation "Signal_comb:sc1|lpm_divide:Div4"
Info (12133): Instantiated megafunction "Signal_comb:sc1|lpm_divide:Div4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rim.tdf
    Info (12023): Found entity 1: lpm_divide_rim
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_jlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_jlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q6f.tdf
    Info (12023): Found entity 1: alt_u_div_q6f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "Signal_comb:sc1|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "Signal_comb:sc1|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "Signal_comb:sc1|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "Signal_comb:sc1|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Signal_comb:sc1|lpm_mult:Mult4"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0dh.tdf
    Info (12023): Found entity 1: add_sub_0dh
Info (12131): Elaborated megafunction instantiation "Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "Signal_comb:sc1|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "Signal_comb:sc1|lpm_mult:Mult4"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_1dh.tdf
    Info (12023): Found entity 1: add_sub_1dh
Info (12131): Elaborated megafunction instantiation "Signal_comb:sc1|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "Signal_comb:sc1|lpm_mult:Mult4"
Info (12130): Elaborated megafunction instantiation "Signal_comb:sc1|lpm_divide:Div5"
Info (12133): Instantiated megafunction "Signal_comb:sc1|lpm_divide:Div5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "10"
    Info (12134): Parameter "LPM_WIDTHD" = "3"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Filter_tran:filter|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "Filter_tran:filter|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_gcm.tdf
    Info (12023): Found entity 1: lpm_divide_gcm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_5nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_u9f.tdf
    Info (12023): Found entity 1: alt_u_div_u9f
Info (12130): Elaborated megafunction instantiation "Filter_tran:filter|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "Filter_tran:filter|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_cat.tdf
    Info (12023): Found entity 1: mult_cat
Info (12130): Elaborated megafunction instantiation "Filter_tran:filter|lpm_divide:Mod13"
Info (12133): Instantiated megafunction "Filter_tran:filter|lpm_divide:Mod13" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "20"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ecm.tdf
    Info (12023): Found entity 1: lpm_divide_ecm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_3nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_q9f.tdf
    Info (12023): Found entity 1: alt_u_div_q9f
Info (12130): Elaborated megafunction instantiation "Filter_tran:filter|lpm_divide:Mod1"
Info (12133): Instantiated megafunction "Filter_tran:filter|lpm_divide:Mod1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dcm.tdf
    Info (12023): Found entity 1: lpm_divide_dcm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_2nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf
    Info (12023): Found entity 1: alt_u_div_o9f
Info (12130): Elaborated megafunction instantiation "Filter_tran:filter|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "Filter_tran:filter|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_obt.tdf
    Info (12023): Found entity 1: mult_obt
Info (12130): Elaborated megafunction instantiation "Filter_tran:filter|lpm_divide:Mod11"
Info (12133): Instantiated megafunction "Filter_tran:filter|lpm_divide:Mod11" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "10"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "Save_pic:savepic|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "Save_pic:savepic|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "15"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ocm.tdf
    Info (12023): Found entity 1: lpm_divide_ocm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_daf.tdf
    Info (12023): Found entity 1: alt_u_div_daf
Info (12130): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "viola_jones:viola|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "viola_jones:viola|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "viola_jones:viola|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "viola_jones:viola|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "viola_jones:viola|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "viola_jones:viola|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "viola_jones:viola|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "viola_jones:viola|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "viola_jones:viola|lpm_mult:Mult4"
Info (12130): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult6"
Info (12133): Instantiated megafunction "viola_jones:viola|lpm_mult:Mult6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "viola_jones:viola|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "viola_jones:viola|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult5|multcore:mult_core", which is child of megafunction instantiation "viola_jones:viola|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult5|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "viola_jones:viola|lpm_mult:Mult5"
Info (12131): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult5|altshift:external_latency_ffs", which is child of megafunction instantiation "viola_jones:viola|lpm_mult:Mult5"
Info (12130): Elaborated megafunction instantiation "viola_jones:viola|lpm_mult:Mult9"
Info (12133): Instantiated megafunction "viola_jones:viola|lpm_mult:Mult9" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "15"
    Info (12134): Parameter "LPM_WIDTHR" = "15"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Save_pic:savepic|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "Save_pic:savepic|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Save_pic:savepic|lpm_divide:Div0"
Info (12133): Instantiated megafunction "Save_pic:savepic|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "2"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult1|multcore:mult_core|decoder_node[2][9]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult1|multcore:mult_core|decoder_node[2][8]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult1|multcore:mult_core|decoder_node[1][9]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][9]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult0|multcore:mult_core|decoder_node[2][8]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult0|multcore:mult_core|decoder_node[1][9]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult3|multcore:mult_core|decoder_node[2][9]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult3|multcore:mult_core|decoder_node[2][8]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult3|multcore:mult_core|decoder_node[1][9]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult2|multcore:mult_core|decoder_node[2][9]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult2|multcore:mult_core|decoder_node[2][8]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult2|multcore:mult_core|decoder_node[1][9]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult5|multcore:mult_core|decoder_node[2][9]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult5|multcore:mult_core|decoder_node[2][8]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult5|multcore:mult_core|decoder_node[1][9]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core|decoder_node[2][9]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core|decoder_node[2][8]"
        Warning (14320): Synthesized away node "Signal_comb:sc1|lpm_mult:Mult4|multcore:mult_core|decoder_node[1][9]"
Warning (12241): 14 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "EX_IO[0]" has no driver
    Warning (13040): bidirectional pin "EX_IO[1]" has no driver
    Warning (13040): bidirectional pin "EX_IO[2]" has no driver
    Warning (13040): bidirectional pin "EX_IO[3]" has no driver
    Warning (13040): bidirectional pin "EX_IO[4]" has no driver
    Warning (13040): bidirectional pin "EX_IO[5]" has no driver
    Warning (13040): bidirectional pin "EX_IO[6]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[0]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[1]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[2]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[3]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[4]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[5]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[6]" has no driver
    Warning (13040): bidirectional pin "LCD_DATA[7]" has no driver
    Warning (13040): bidirectional pin "PS2_CLK" has no driver
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver
    Warning (13040): bidirectional pin "PS2_DAT" has no driver
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver
    Warning (13040): bidirectional pin "SD_CMD" has no driver
    Warning (13040): bidirectional pin "SD_DAT[0]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[1]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[2]" has no driver
    Warning (13040): bidirectional pin "SD_DAT[3]" has no driver
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver
    Warning (13040): bidirectional pin "EEP_I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver
    Warning (13040): bidirectional pin "ENET0_MDIO" has no driver
    Warning (13040): bidirectional pin "ENET1_MDIO" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[0]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[1]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[2]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[3]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[4]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[5]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[6]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[7]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[8]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[9]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[10]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[11]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[12]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[13]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[14]" has no driver
    Warning (13040): bidirectional pin "OTG_DATA[15]" has no driver
    Warning (13040): bidirectional pin "OTG_FSPEED" has no driver
    Warning (13040): bidirectional pin "OTG_LSPEED" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[0]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[1]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[2]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[3]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[4]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[5]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[6]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[7]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[8]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[9]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[10]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[11]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[12]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[13]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[14]" has no driver
    Warning (13040): bidirectional pin "SRAM_DQ[15]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[0]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[1]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[2]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[3]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[4]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[5]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[6]" has no driver
    Warning (13040): bidirectional pin "FL_DQ[7]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at VCC
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "D5M_TRIGGER" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 35 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod1|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_10_result_int[0]~0"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod1|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_6_result_int[3]~8"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod1|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_6_result_int[2]~10"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod1|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_6_result_int[1]~12"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod11|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_31_result_int[0]~0"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod11|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_6_result_int[3]~8"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod11|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_6_result_int[2]~10"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod11|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_6_result_int[1]~12"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod10|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_31_result_int[0]~0"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod10|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_6_result_int[3]~8"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod10|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_6_result_int[2]~10"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod10|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_6_result_int[1]~12"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod9|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_31_result_int[0]~0"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod9|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_6_result_int[3]~8"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod9|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_6_result_int[2]~10"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod9|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_6_result_int[1]~12"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod8|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_31_result_int[0]~0"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod8|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_6_result_int[3]~8"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod8|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_6_result_int[2]~10"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod8|lpm_divide_gcm:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_u9f:divider|add_sub_6_result_int[1]~12"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod3|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_10_result_int[0]~0"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod3|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_6_result_int[3]~8"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod3|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_6_result_int[2]~10"
    Info (17048): Logic cell "Filter_tran:filter|lpm_divide:Mod3|lpm_divide_dcm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_o9f:divider|add_sub_6_result_int[1]~12"
Info (144001): Generated suppressed messages file C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/DE2_115_CAMERA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|pll1" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK[4] is not connected
Warning (21074): Design contains 48 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "D5M_STROBE"
Info (21057): Implemented 15027 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 88 input pins
    Info (21059): Implemented 234 output pins
    Info (21060): Implemented 106 bidirectional pins
    Info (21061): Implemented 14190 logic cells
    Info (21064): Implemented 400 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 7 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 466 warnings
    Info: Peak virtual memory: 5090 megabytes
    Info: Processing ended: Fri Jun 10 13:50:32 2022
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/dclab04/dclab08/final/reference/DE2_115_CAMERA-master/DE2_115_CAMERA.map.smsg.


