// Seed: 4209855914
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input tri0 id_5,
    input wand id_6,
    output wire id_7,
    output tri0 id_8,
    input supply0 id_9,
    output supply1 id_10
    , id_46,
    input tri1 id_11,
    input wor id_12,
    output wor id_13,
    output wand id_14,
    input tri1 id_15,
    input wor id_16,
    input tri0 id_17,
    input wire id_18,
    output supply0 id_19,
    input tri id_20,
    output tri1 id_21,
    input uwire id_22,
    input wire id_23,
    output wand id_24,
    input tri0 id_25,
    output tri id_26,
    input uwire id_27,
    output tri0 id_28,
    output wor id_29,
    input tri0 id_30,
    output wand id_31,
    output supply0 id_32,
    input wor id_33,
    output tri1 id_34,
    output uwire id_35,
    input wor id_36,
    input tri0 id_37,
    output wand id_38,
    input uwire id_39,
    output tri1 id_40,
    output wire id_41,
    input tri1 id_42,
    input supply1 id_43,
    output tri id_44
);
  wire id_47;
  wire id_48;
  assign id_34 = -1;
  assign id_10 = -1 ? 1 : id_30;
  assign id_44 = 1'b0;
  assign id_10 = (id_33 == -1) - -1 != id_47;
endmodule
module module_1 (
    inout tri0 id_0,
    input supply1 id_1,
    input supply0 id_2
);
  assign id_0 = 1;
  logic id_4 = id_4;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0
  );
  assign modCall_1.id_41 = 0;
  assign id_4 = -1;
endmodule
