// Seed: 3826503713
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  assign module_1.id_4 = 0;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_22;
  ;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output logic id_2,
    output wire id_3,
    output tri0 id_4,
    input supply1 id_5,
    output wand id_6,
    output wor id_7,
    output tri id_8,
    input wire id_9
);
  logic id_11;
  wire id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  wire id_24;
  final begin : LABEL_0
    id_2 <= 1'b0;
  end
  module_0 modCall_1 (
      id_20,
      id_19,
      id_14,
      id_14,
      id_17,
      id_17,
      id_19,
      id_24,
      id_23,
      id_16,
      id_23,
      id_13,
      id_23,
      id_12,
      id_23,
      id_19,
      id_19,
      id_20,
      id_19,
      id_16,
      id_18
  );
endmodule
