--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\EDA\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
base_sys_stub.twr -v 30 -l 30 base_sys_stub_routed.ncd base_sys_stub.pcf

Design file:              base_sys_stub_routed.ncd
Physical constraint file: base_sys_stub.pcf
Device,package,speed:     xc7z020,clg484,C,-1 (PRODUCTION 1.08 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 200 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 153169 paths analyzed, 83586 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.074ns.
--------------------------------------------------------------------------------
Slack:                  -0.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.823ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns (1.536 - 1.752)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X3Y11.DOBDO3    Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                         base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y8.WEBWEU0    net (fanout=4)        1.837   base_sys_i/cgra5x5_0_PORT1_BRAM_WEN[3]
    RAMB36_X2Y8.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                         base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.823ns (2.986ns logic, 1.837ns route)
                                                         (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 0)
  Clock Path Skew:      -0.213ns (1.397 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO0        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y9.ADDRBWRADDRU4 net (fanout=4)        1.795   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[29]
    RAMB36_X2Y9.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ------------------------------------------------------  ---------------------------
    Total                                           4.815ns (3.020ns logic, 1.795ns route)
                                                            (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 0)
  Clock Path Skew:      -0.213ns (1.397 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO0        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y9.ADDRBWRADDRU4 net (fanout=4)        1.795   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[29]
    RAMB36_X2Y9.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ------------------------------------------------------  ---------------------------
    Total                                           4.815ns (3.020ns logic, 1.795ns route)
                                                            (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 0)
  Clock Path Skew:      -0.213ns (1.397 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO0        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y9.ADDRBWRADDRL4 net (fanout=4)        1.795   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[29]
    RAMB36_X2Y9.CLKBWRCLKL    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ------------------------------------------------------  ---------------------------
    Total                                           4.815ns (3.020ns logic, 1.795ns route)
                                                            (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 0)
  Clock Path Skew:      -0.213ns (1.397 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO0        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y9.ADDRBWRADDRL4 net (fanout=4)        1.795   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[29]
    RAMB36_X2Y9.CLKBWRCLKL    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ------------------------------------------------------  ---------------------------
    Total                                           4.815ns (3.020ns logic, 1.795ns route)
                                                            (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack:                  0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/CGRA_Cnt_Reg3_3 (FF)
  Destination:          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.073ns (Levels of Logic = 0)
  Clock Path Skew:      0.124ns (1.688 - 1.564)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/CGRA_Cnt_Reg3_3 to base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X64Y99.AQ            Tcko                  0.456   base_sys_i/cgra5x5_0_PORT2_BRAM_Addr[29]
                                                             base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/CGRA_Cnt_Reg3_3
    RAMB36_X5Y29.ADDRBWRADDRU4 net (fanout=16)       4.051   base_sys_i/cgra5x5_0_PORT2_BRAM_Addr[28]
    RAMB36_X5Y29.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1
                                                             base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1
    -------------------------------------------------------  ---------------------------
    Total                                            5.073ns (1.022ns logic, 4.051ns route)
                                                             (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/CGRA_Cnt_Reg3_3 (FF)
  Destination:          base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      5.073ns (Levels of Logic = 0)
  Clock Path Skew:      0.124ns (1.688 - 1.564)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/CGRA_Cnt_Reg3_3 to base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X64Y99.AQ            Tcko                  0.456   base_sys_i/cgra5x5_0_PORT2_BRAM_Addr[29]
                                                             base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/CGRA_Cnt_Reg3_3
    RAMB36_X5Y29.ADDRBWRADDRL4 net (fanout=16)       4.051   base_sys_i/cgra5x5_0_PORT2_BRAM_Addr[28]
    RAMB36_X5Y29.CLKBWRCLKL    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1
                                                             base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1
    -------------------------------------------------------  ---------------------------
    Total                                            5.073ns (1.022ns logic, 4.051ns route)
                                                             (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------
Slack:                  0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 0)
  Clock Path Skew:      -0.214ns (1.396 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO2        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y8.ADDRBWRADDRU6 net (fanout=4)        1.714   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]
    RAMB36_X2Y8.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ------------------------------------------------------  ---------------------------
    Total                                           4.734ns (3.020ns logic, 1.714ns route)
                                                            (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 0)
  Clock Path Skew:      -0.214ns (1.396 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO2        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y8.ADDRBWRADDRU6 net (fanout=4)        1.714   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]
    RAMB36_X2Y8.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ------------------------------------------------------  ---------------------------
    Total                                           4.734ns (3.020ns logic, 1.714ns route)
                                                            (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 0)
  Clock Path Skew:      -0.214ns (1.396 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO2        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y8.ADDRBWRADDRL6 net (fanout=4)        1.714   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]
    RAMB36_X2Y8.CLKBWRCLKL    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ------------------------------------------------------  ---------------------------
    Total                                           4.734ns (3.020ns logic, 1.714ns route)
                                                            (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 0)
  Clock Path Skew:      -0.214ns (1.396 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO2        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y8.ADDRBWRADDRL6 net (fanout=4)        1.714   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]
    RAMB36_X2Y8.CLKBWRCLKL    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ------------------------------------------------------  ---------------------------
    Total                                           4.734ns (3.020ns logic, 1.714ns route)
                                                            (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack:                  0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 0)
  Clock Path Skew:      -0.213ns (1.397 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO2        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y9.ADDRBWRADDRU6 net (fanout=4)        1.704   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]
    RAMB36_X2Y9.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ------------------------------------------------------  ---------------------------
    Total                                           4.724ns (3.020ns logic, 1.704ns route)
                                                            (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 0)
  Clock Path Skew:      -0.213ns (1.397 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO2        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y9.ADDRBWRADDRL6 net (fanout=4)        1.704   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]
    RAMB36_X2Y9.CLKBWRCLKL    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ------------------------------------------------------  ---------------------------
    Total                                           4.724ns (3.020ns logic, 1.704ns route)
                                                            (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 0)
  Clock Path Skew:      -0.213ns (1.397 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO2        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y9.ADDRBWRADDRU6 net (fanout=4)        1.704   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]
    RAMB36_X2Y9.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ------------------------------------------------------  ---------------------------
    Total                                           4.724ns (3.020ns logic, 1.704ns route)
                                                            (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.724ns (Levels of Logic = 0)
  Clock Path Skew:      -0.213ns (1.397 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO2        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y9.ADDRBWRADDRL6 net (fanout=4)        1.704   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[27]
    RAMB36_X2Y9.CLKBWRCLKL    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ------------------------------------------------------  ---------------------------
    Total                                           4.724ns (3.020ns logic, 1.704ns route)
                                                            (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------
Slack:                  0.029ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.721ns (Levels of Logic = 0)
  Clock Path Skew:      -0.215ns (1.537 - 1.752)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X3Y11.DOBDO5    Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                         base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y9.WEBWEU0    net (fanout=4)        1.735   base_sys_i/cgra5x5_0_PORT1_BRAM_WEN[1]
    RAMB36_X2Y9.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                         base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ---------------------------------------------------  ---------------------------
    Total                                        4.721ns (2.986ns logic, 1.735ns route)
                                                         (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  0.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_In_Reg_27 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.996ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (1.559 - 1.498)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_In_Reg_27 to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X48Y95.DQ         Tcko                  0.456   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_In_Reg[27]
                                                          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_In_Reg_27
    RAMB36_X2Y20.DIBDI27    net (fanout=3)        3.803   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_In_Reg[27]
    RAMB36_X2Y20.CLKBWRCLKU Trdck_DIB             0.737   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
                                                          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         4.996ns (1.193ns logic, 3.803ns route)
                                                          (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 0)
  Clock Path Skew:      -0.149ns (1.536 - 1.685)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO1        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2
                                                             base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2
    RAMB36_X2Y8.ADDRBWRADDRU13 net (fanout=4)        1.759   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[20]
    RAMB36_X2Y8.CLKBWRCLKU     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                             base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    -------------------------------------------------------  ---------------------------
    Total                                            4.779ns (3.020ns logic, 1.759ns route)
                                                             (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.779ns (Levels of Logic = 0)
  Clock Path Skew:      -0.149ns (1.536 - 1.685)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    RAMB36_X2Y13.DOBDO1        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2
                                                             base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2
    RAMB36_X2Y8.ADDRBWRADDRL13 net (fanout=4)        1.759   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[20]
    RAMB36_X2Y8.CLKBWRCLKL     Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                             base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    -------------------------------------------------------  ---------------------------
    Total                                            4.779ns (3.020ns logic, 1.759ns route)
                                                             (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns (1.536 - 1.752)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X3Y11.DOBDO4    Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                         base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y8.WEBWEL3    net (fanout=4)        1.719   base_sys_i/cgra5x5_0_PORT1_BRAM_WEN[2]
    RAMB36_X2Y8.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                         base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.705ns (2.986ns logic, 1.719ns route)
                                                         (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack:                  0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns (1.536 - 1.752)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X3Y11.DOBDO4    Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                         base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y8.WEBWEL3    net (fanout=4)        1.719   base_sys_i/cgra5x5_0_PORT1_BRAM_WEN[2]
    RAMB36_X2Y8.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                         base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.705ns (2.986ns logic, 1.719ns route)
                                                         (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns (1.536 - 1.752)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X3Y11.DOBDO3    Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                         base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y8.WEBWEL2    net (fanout=4)        1.717   base_sys_i/cgra5x5_0_PORT1_BRAM_WEN[3]
    RAMB36_X2Y8.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                         base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.703ns (2.986ns logic, 1.717ns route)
                                                         (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns (1.536 - 1.752)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X3Y11.DOBDO3    Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                         base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y8.WEBWEL0    net (fanout=4)        1.717   base_sys_i/cgra5x5_0_PORT1_BRAM_WEN[3]
    RAMB36_X2Y8.CLKBWRCLKL Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                         base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.703ns (2.986ns logic, 1.717ns route)
                                                         (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack:                  0.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 0)
  Clock Path Skew:      -0.216ns (1.536 - 1.752)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    RAMB36_X3Y11.DOBDO3    Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
                                                         base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0
    RAMB36_X2Y8.WEBWEU2    net (fanout=4)        1.717   base_sys_i/cgra5x5_0_PORT1_BRAM_WEN[3]
    RAMB36_X2Y8.CLKBWRCLKU Trcck_WEB             0.532   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
                                                         base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1
    ---------------------------------------------------  ---------------------------
    Total                                        4.703ns (2.986ns logic, 1.717ns route)
                                                         (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack:                  0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.696ns (Levels of Logic = 0)
  Clock Path Skew:      -0.213ns (1.397 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO5        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y9.ADDRBWRADDRU9 net (fanout=4)        1.676   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[24]
    RAMB36_X2Y9.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ------------------------------------------------------  ---------------------------
    Total                                           4.696ns (3.020ns logic, 1.676ns route)
                                                            (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack:                  0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.696ns (Levels of Logic = 0)
  Clock Path Skew:      -0.213ns (1.397 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO5        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y9.ADDRBWRADDRL9 net (fanout=4)        1.676   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[24]
    RAMB36_X2Y9.CLKBWRCLKL    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ------------------------------------------------------  ---------------------------
    Total                                           4.696ns (3.020ns logic, 1.676ns route)
                                                            (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack:                  0.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Inst_Mem_Addr_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.855ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (1.509 - 1.559)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Inst_Mem_Addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y57.DQ      Tcko                  0.456   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X47Y112.AX     net (fanout=275)      3.433   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/PE_Array_Busy
    SLICE_X47Y112.COUT   Taxcy                 0.580   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Inst_Mem_Addr[3]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Mcount_Inst_Mem_Addr_cy<3>
    SLICE_X47Y113.CIN    net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Mcount_Inst_Mem_Addr_cy[3]
    SLICE_X47Y113.COUT   Tbyp                  0.114   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Inst_Mem_Addr[7]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Mcount_Inst_Mem_Addr_cy<7>
    SLICE_X47Y114.CIN    net (fanout=1)        0.000   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Mcount_Inst_Mem_Addr_cy[7]
    SLICE_X47Y114.CLK    Tcinck                0.272   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Inst_Mem_Addr[9]
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Mcount_Inst_Mem_Addr_xor<9>
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE14/Inst_Mem/Inst_Mem_Addr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (1.422ns logic, 3.433ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.691ns (Levels of Logic = 0)
  Clock Path Skew:      -0.213ns (1.397 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO3        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y9.ADDRBWRADDRU7 net (fanout=4)        1.671   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[26]
    RAMB36_X2Y9.CLKBWRCLKU    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ------------------------------------------------------  ---------------------------
    Total                                           4.691ns (3.020ns logic, 1.671ns route)
                                                            (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 (RAM)
  Destination:          base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.691ns (Levels of Logic = 0)
  Clock Path Skew:      -0.213ns (1.397 - 1.610)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3 to base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    RAMB36_X3Y7.DOBDO3        Trcko_DOB             2.454   base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
                                                            base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3
    RAMB36_X2Y9.ADDRBWRADDRL7 net (fanout=4)        1.671   base_sys_i/cgra5x5_0_PORT1_BRAM_Addr[26]
    RAMB36_X2Y9.CLKBWRCLKL    Trcck_ADDRB           0.566   base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
                                                            base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0
    ------------------------------------------------------  ---------------------------
    Total                                           4.691ns (3.020ns logic, 1.671ns route)
                                                            (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Slack:                  0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/blk0000001b/blk00000024 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/blk00000005 (DSP)
  Requirement:          5.000ns
  Data Path Delay:      4.796ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (1.697 - 1.803)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/blk0000001b/blk00000024 to base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/blk00000005
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y49.AQ     Tcko                  0.518   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/sig0000012a
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/blk0000001b/blk00000024
    DSP48_X4Y21.B7       net (fanout=1)        3.828   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/sig0000012f
    DSP48_X4Y21.CLK      Tdspdck_B_BREG        0.450   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/blk00000005
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE44/ALU/MulAdd/blk00000001/blk00000005
    -------------------------------------------------  ---------------------------
    Total                                      4.796ns (0.968ns logic, 3.828ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_1" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X3Y11.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X3Y11.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X3Y29.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X3Y29.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X2Y13.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X2Y13.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X3Y7.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X3Y7.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X5Y27.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X5Y27.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X5Y29.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X5Y29.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKL
  Location pin: RAMB36_X5Y28.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKBWRCLKU
  Location pin: RAMB36_X5Y28.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKL
  Location pin: RAMB36_X4Y29.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKBWRCLKU
  Location pin: RAMB36_X4Y29.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X2Y9.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X2Y9.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X2Y8.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X2Y8.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKL
  Location pin: RAMB36_X4Y26.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKBWRCLKU
  Location pin: RAMB36_X4Y26.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKL
  Location pin: RAMB36_X4Y27.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKBWRCLKU
  Location pin: RAMB36_X4Y27.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y22.CLKARDCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y22.CLKARDCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKB)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y22.CLKBWRCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem/Mem2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLKU
  Location pin: RAMB36_X2Y22.CLKBWRCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X0Y5.CLKARDCLKL
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 2.424ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE20/Inst_Mem/Inst_Rom/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X0Y5.CLKARDCLKU
  Clock network: base_sys_i/cgra5x5_0_PORT0_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 203241 paths analyzed, 20819 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.921ns.
--------------------------------------------------------------------------------
Slack:                  0.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.548ns (Levels of Logic = 5)
  Clock Path Skew:      -0.338ns (1.387 - 1.725)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y128.AQ     Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/s_ready_i
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i
    SLICE_X29Y128.A1     net (fanout=13)       0.865   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/r_pipe/m_valid_i
    SLICE_X29Y128.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[4].reg_slice_mi/b_pipe/areset_d[1]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/grant_hot<4>1
    SLICE_X41Y120.CX     net (fanout=48)       2.346   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.resp_select[2]
    SLICE_X41Y120.CMUX   Tcxc                  0.470   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv222
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.gen_mux_5_8[2].mux_s2_inst
    SLICE_X33Y97.B1      net (fanout=9)        2.236   base_sys_i/axi_interconnect_1_S_RID[2]
    SLICE_X33Y97.B       Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/ALU/MulAdd/blk00000001/blk00000053/sig000002c3
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<1>4
    SLICE_X29Y98.D2      net (fanout=1)        1.044   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<1>4
    SLICE_X29Y98.D       Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_26
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop<1>5
    SLICE_X28Y95.B1      net (fanout=4)        0.963   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_pop[1]
    SLICE_X28Y95.B       Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE11/ALU/MULADD_Result[19]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1405_inv1
    SLICE_X28Y96.CE      net (fanout=1)        0.467   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/_n1405_inv
    SLICE_X28Y96.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      9.548ns (1.627ns logic, 7.921ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  0.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.847ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (1.556 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR19 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y95.B2          net (fanout=5)        1.152   base_sys_i/axi_interconnect_1_S_ARADDR[19]
    SLICE_X27Y95.DMUX        Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X29Y102.C3         net (fanout=15)       1.240   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X29Y102.CMUX       Tilo                  0.385   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821
    SLICE_X28Y101.C6         net (fanout=11)       0.400   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]
    SLICE_X28Y101.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27
    SLICE_X28Y102.D2         net (fanout=3)        1.141   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27
    SLICE_X28Y102.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28_SW0
    SLICE_X28Y102.C2         net (fanout=1)        0.853   base_sys_i/axi_interconnect_1/N182
    SLICE_X28Y102.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28
    SLICE_X29Y103.B6         net (fanout=3)        0.608   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28
    SLICE_X29Y103.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.C1         net (fanout=5)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.847ns (3.391ns logic, 6.456ns route)
                                                           (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.823ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (1.556 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR23 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y95.C4          net (fanout=5)        1.280   base_sys_i/axi_interconnect_1_S_ARADDR[23]
    SLICE_X27Y95.DMUX        Topcd                 0.827   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X29Y102.C3         net (fanout=15)       1.240   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X29Y102.CMUX       Tilo                  0.385   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821
    SLICE_X28Y101.C6         net (fanout=11)       0.400   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]
    SLICE_X28Y101.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27
    SLICE_X28Y102.D2         net (fanout=3)        1.141   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27
    SLICE_X28Y102.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28_SW0
    SLICE_X28Y102.C2         net (fanout=1)        0.853   base_sys_i/axi_interconnect_1/N182
    SLICE_X28Y102.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28
    SLICE_X29Y103.B6         net (fanout=3)        0.608   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28
    SLICE_X29Y103.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.C1         net (fanout=5)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.823ns (3.239ns logic, 6.584ns route)
                                                           (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.786ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (1.554 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR26 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y96.D1          net (fanout=5)        1.389   base_sys_i/axi_interconnect_1_S_AWADDR[26]
    SLICE_X26Y96.DMUX        Topdd                 0.800   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/storage_data1[46]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X28Y108.B4         net (fanout=17)       1.151   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]
    SLICE_X28Y108.BMUX       Tilo                  0.358   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089821
    SLICE_X28Y112.B1         net (fanout=12)       1.210   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[1]
    SLICE_X28Y112.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X30Y113.C4         net (fanout=3)        0.966   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X30Y113.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0
    SLICE_X30Y113.D4         net (fanout=1)        0.466   base_sys_i/axi_interconnect_1/N194
    SLICE_X30Y113.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X31Y116.B1         net (fanout=3)        0.975   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X31Y116.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X31Y116.A4         net (fanout=1)        0.433   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X31Y116.CLK        Tas                   0.095   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.786ns (3.196ns logic, 6.590ns route)
                                                           (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack:                  0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.781ns (Levels of Logic = 6)
  Clock Path Skew:      -0.029ns (1.556 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR28 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y104.D1         net (fanout=5)        1.920   base_sys_i/axi_interconnect_1_S_ARADDR[28]
    SLICE_X26Y104.DMUX       Topdd                 0.800   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1_3
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X30Y97.B3          net (fanout=11)       1.122   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[0]
    SLICE_X30Y97.B           Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_51
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv22
    SLICE_X29Y101.C1         net (fanout=2)        1.235   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv22
    SLICE_X29Y101.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[35]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv24_SW1
    SLICE_X29Y100.D3         net (fanout=1)        0.645   base_sys_i/axi_interconnect_1/N179
    SLICE_X29Y100.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[63]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv24
    SLICE_X29Y103.B1         net (fanout=3)        0.970   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv24
    SLICE_X29Y103.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.C1         net (fanout=5)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.781ns (2.827ns logic, 6.954ns route)
                                                           (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.772ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (1.554 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR26 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y96.D1          net (fanout=5)        1.371   base_sys_i/axi_interconnect_1_S_AWADDR[26]
    SLICE_X27Y96.DMUX        Topdd                 0.830   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X28Y108.B3         net (fanout=22)       1.123   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]
    SLICE_X28Y108.BMUX       Tilo                  0.360   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089821
    SLICE_X28Y112.B1         net (fanout=12)       1.210   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[1]
    SLICE_X28Y112.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X30Y113.C4         net (fanout=3)        0.966   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X30Y113.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0
    SLICE_X30Y113.D4         net (fanout=1)        0.466   base_sys_i/axi_interconnect_1/N194
    SLICE_X30Y113.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X31Y116.B1         net (fanout=3)        0.975   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X31Y116.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X31Y116.A4         net (fanout=1)        0.433   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X31Y116.CLK        Tas                   0.095   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.772ns (3.228ns logic, 6.544ns route)
                                                           (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  0.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.754ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (1.556 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR15 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y95.B4          net (fanout=5)        1.059   base_sys_i/axi_interconnect_1_S_ARADDR[15]
    SLICE_X27Y95.DMUX        Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X29Y102.C3         net (fanout=15)       1.240   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X29Y102.CMUX       Tilo                  0.385   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821
    SLICE_X28Y101.C6         net (fanout=11)       0.400   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]
    SLICE_X28Y101.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27
    SLICE_X28Y102.D2         net (fanout=3)        1.141   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27
    SLICE_X28Y102.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28_SW0
    SLICE_X28Y102.C2         net (fanout=1)        0.853   base_sys_i/axi_interconnect_1/N182
    SLICE_X28Y102.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28
    SLICE_X29Y103.B6         net (fanout=3)        0.608   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28
    SLICE_X29Y103.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.C1         net (fanout=5)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.754ns (3.391ns logic, 6.363ns route)
                                                           (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.740ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (1.554 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR26 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y96.D1          net (fanout=5)        1.389   base_sys_i/axi_interconnect_1_S_AWADDR[26]
    SLICE_X26Y96.DMUX        Topdd                 0.800   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/storage_data1[46]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X28Y108.B4         net (fanout=17)       1.151   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]
    SLICE_X28Y108.BMUX       Tilo                  0.358   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089821
    SLICE_X28Y112.B1         net (fanout=12)       1.210   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[1]
    SLICE_X28Y112.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X29Y112.B4         net (fanout=3)        0.816   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X29Y112.B          Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem_Out5_Reg0[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW1
    SLICE_X30Y113.D5         net (fanout=1)        0.570   base_sys_i/axi_interconnect_1/N195
    SLICE_X30Y113.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X31Y116.B1         net (fanout=3)        0.975   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X31Y116.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X31Y116.A4         net (fanout=1)        0.433   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X31Y116.CLK        Tas                   0.095   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.740ns (3.196ns logic, 6.544ns route)
                                                           (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  0.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.735ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (1.556 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR30 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y95.D4          net (fanout=5)        1.189   base_sys_i/axi_interconnect_1_S_ARADDR[30]
    SLICE_X27Y95.DMUX        Topdd                 0.830   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X29Y102.C3         net (fanout=15)       1.240   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X29Y102.CMUX       Tilo                  0.385   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821
    SLICE_X28Y101.C6         net (fanout=11)       0.400   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]
    SLICE_X28Y101.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27
    SLICE_X28Y102.D2         net (fanout=3)        1.141   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27
    SLICE_X28Y102.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28_SW0
    SLICE_X28Y102.C2         net (fanout=1)        0.853   base_sys_i/axi_interconnect_1/N182
    SLICE_X28Y102.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28
    SLICE_X29Y103.B6         net (fanout=3)        0.608   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28
    SLICE_X29Y103.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.C1         net (fanout=5)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.735ns (3.242ns logic, 6.493ns route)
                                                           (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  0.208ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.726ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (1.554 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR26 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y96.D1          net (fanout=5)        1.371   base_sys_i/axi_interconnect_1_S_AWADDR[26]
    SLICE_X27Y96.DMUX        Topdd                 0.830   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X28Y108.B3         net (fanout=22)       1.123   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[3]
    SLICE_X28Y108.BMUX       Tilo                  0.360   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089821
    SLICE_X28Y112.B1         net (fanout=12)       1.210   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[1]
    SLICE_X28Y112.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X29Y112.B4         net (fanout=3)        0.816   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X29Y112.B          Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem_Out5_Reg0[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW1
    SLICE_X30Y113.D5         net (fanout=1)        0.570   base_sys_i/axi_interconnect_1/N195
    SLICE_X30Y113.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X31Y116.B1         net (fanout=3)        0.975   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X31Y116.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X31Y116.A4         net (fanout=1)        0.433   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X31Y116.CLK        Tas                   0.095   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.726ns (3.228ns logic, 6.498ns route)
                                                           (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  0.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.723ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (1.556 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR26 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y94.D1          net (fanout=5)        1.373   base_sys_i/axi_interconnect_1_S_ARADDR[26]
    SLICE_X27Y94.DMUX        Topdd                 0.830   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X27Y101.A3         net (fanout=19)       0.927   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[3]
    SLICE_X27Y101.AMUX       Tilo                  0.379   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089811
    SLICE_X28Y101.C5         net (fanout=15)       0.523   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[0]
    SLICE_X28Y101.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27
    SLICE_X28Y102.D2         net (fanout=3)        1.141   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27
    SLICE_X28Y102.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28_SW0
    SLICE_X28Y102.C2         net (fanout=1)        0.853   base_sys_i/axi_interconnect_1/N182
    SLICE_X28Y102.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28
    SLICE_X29Y103.B6         net (fanout=3)        0.608   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28
    SLICE_X29Y103.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.C1         net (fanout=5)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.723ns (3.236ns logic, 6.487ns route)
                                                           (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  0.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.721ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (1.556 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR17 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y95.B1          net (fanout=5)        1.026   base_sys_i/axi_interconnect_1_S_ARADDR[17]
    SLICE_X27Y95.DMUX        Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X29Y102.C3         net (fanout=15)       1.240   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X29Y102.CMUX       Tilo                  0.385   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821
    SLICE_X28Y101.C6         net (fanout=11)       0.400   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]
    SLICE_X28Y101.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27
    SLICE_X28Y102.D2         net (fanout=3)        1.141   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27
    SLICE_X28Y102.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28_SW0
    SLICE_X28Y102.C2         net (fanout=1)        0.853   base_sys_i/axi_interconnect_1/N182
    SLICE_X28Y102.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28
    SLICE_X29Y103.B6         net (fanout=3)        0.608   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28
    SLICE_X29Y103.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.C1         net (fanout=5)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.721ns (3.391ns logic, 6.330ns route)
                                                           (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack:                  0.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.715ns (Levels of Logic = 7)
  Clock Path Skew:      -0.031ns (1.554 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR14 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X26Y96.B3          net (fanout=5)        1.161   base_sys_i/axi_interconnect_1_S_AWADDR[14]
    SLICE_X26Y96.DMUX        Topbd                 0.957   base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_register_slice_bank/gen_reg_slot[1].register_slice_inst/r_pipe/storage_data1[46]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X28Y108.B4         net (fanout=17)       1.151   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[2]
    SLICE_X28Y108.BMUX       Tilo                  0.358   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089821
    SLICE_X28Y112.B1         net (fanout=12)       1.210   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[1]
    SLICE_X28Y112.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_cnt_19
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X30Y113.C4         net (fanout=3)        0.966   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv27
    SLICE_X30Y113.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28_SW0
    SLICE_X30Y113.D4         net (fanout=1)        0.466   base_sys_i/axi_interconnect_1/N194
    SLICE_X30Y113.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_59
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X31Y116.B1         net (fanout=3)        0.975   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv28
    SLICE_X31Y116.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227
    SLICE_X31Y116.A4         net (fanout=1)        0.433   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv2
    SLICE_X31Y116.CLK        Tas                   0.095   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/s_ready_i_0
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i_glue_set
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_valid_i
    -----------------------------------------------------  ---------------------------
    Total                                          9.715ns (3.353ns logic, 6.362ns route)
                                                           (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  0.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.707ns (Levels of Logic = 7)
  Clock Path Skew:      -0.032ns (1.553 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR16 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y102.B2         net (fanout=5)        1.407   base_sys_i/axi_interconnect_1_S_AWADDR[16]
    SLICE_X27Y102.DMUX       Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/reset
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X29Y109.A4         net (fanout=20)       1.282   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
    SLICE_X29Y109.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data2[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X29Y110.D5         net (fanout=17)       0.622   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X29Y110.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv211
    SLICE_X31Y111.C1         net (fanout=3)        0.823   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv211
    SLICE_X31Y111.C          Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/ALU/MulAdd/blk00000001/sig00000177
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212_SW0
    SLICE_X29Y111.B1         net (fanout=1)        0.800   base_sys_i/axi_interconnect_1/N198
    SLICE_X29Y111.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[25]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212
    SLICE_X30Y110.A4         net (fanout=2)        0.614   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212
    SLICE_X30Y110.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[0]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X30Y117.D1         net (fanout=5)        1.068   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X30Y117.CLK        Tas                   0.045   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_2
    -----------------------------------------------------  ---------------------------
    Total                                          9.707ns (3.091ns logic, 6.616ns route)
                                                           (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.642ns (Levels of Logic = 5)
  Clock Path Skew:      -0.090ns (1.495 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID2Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X32Y115.D2     net (fanout=17)       2.977   base_sys_i/axi_interconnect_1_S_AWID[2]
    SLICE_X32Y115.D      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_19
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_56_o121
    SLICE_X32Y115.B1     net (fanout=2)        0.681   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_56_o12
    SLICE_X32Y115.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_19
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_56_o125
    SLICE_X45Y116.A2     net (fanout=6)        1.180   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[27]_equal_56_o
    SLICE_X45Y116.A      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[61]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X45Y116.B2     net (fanout=11)       0.879   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out
    SLICE_X45Y116.B      Tilo                  0.124   base_sys_i/axi_interconnect_1_M_AWADDR[61]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out4
    SLICE_X48Y116.A2     net (fanout=10)       1.134   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.any_aid_match
    SLICE_X48Y116.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_10
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1405_inv1
    SLICE_X50Y116.CE     net (fanout=1)        0.549   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/_n1405_inv
    SLICE_X50Y116.CLK    Tceck                 0.169   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
    -------------------------------------------------  ---------------------------
    Total                                      9.642ns (2.242ns logic, 7.400ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.702ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (1.556 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR19 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y95.B2          net (fanout=5)        1.152   base_sys_i/axi_interconnect_1_S_ARADDR[19]
    SLICE_X27Y95.DMUX        Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X29Y102.C3         net (fanout=15)       1.240   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X29Y102.CMUX       Tilo                  0.385   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821
    SLICE_X29Y100.B6         net (fanout=11)       0.542   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]
    SLICE_X29Y100.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[63]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211
    SLICE_X28Y100.D3         net (fanout=3)        0.729   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211
    SLICE_X28Y100.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_23
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212_SW0
    SLICE_X28Y101.B1         net (fanout=1)        0.808   base_sys_i/axi_interconnect_1/N186
    SLICE_X28Y101.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212
    SLICE_X29Y103.B4         net (fanout=3)        0.778   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212
    SLICE_X29Y103.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.C1         net (fanout=5)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.702ns (3.391ns logic, 6.311ns route)
                                                           (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack:                  0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.656ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (1.511 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID4Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y116.C2     net (fanout=17)       2.545   base_sys_i/axi_interconnect_1_S_AWID[4]
    SLICE_X28Y116.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_67
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o122
    SLICE_X28Y115.B3     net (fanout=1)        1.055   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o121
    SLICE_X28Y115.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_55
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o125
    SLICE_X36Y112.B4     net (fanout=4)        1.087   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o
    SLICE_X36Y112.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X50Y116.A2     net (fanout=10)       1.649   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X50Y116.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<1>1
    SLICE_X37Y112.CE     net (fanout=7)        1.166   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]
    SLICE_X37Y112.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_8
    -------------------------------------------------  ---------------------------
    Total                                      9.656ns (2.154ns logic, 7.502ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.656ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (1.511 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID4Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y116.C2     net (fanout=17)       2.545   base_sys_i/axi_interconnect_1_S_AWID[4]
    SLICE_X28Y116.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_67
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o122
    SLICE_X28Y115.B3     net (fanout=1)        1.055   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o121
    SLICE_X28Y115.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_55
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o125
    SLICE_X36Y112.B4     net (fanout=4)        1.087   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o
    SLICE_X36Y112.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X50Y116.A2     net (fanout=10)       1.649   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X50Y116.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<1>1
    SLICE_X37Y112.CE     net (fanout=7)        1.166   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]
    SLICE_X37Y112.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
    -------------------------------------------------  ---------------------------
    Total                                      9.656ns (2.154ns logic, 7.502ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.656ns (Levels of Logic = 4)
  Clock Path Skew:      -0.074ns (1.511 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWID4Tpsscko_MAXIGP0AWID   1.453   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                       base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X28Y116.C2     net (fanout=17)       2.545   base_sys_i/axi_interconnect_1_S_AWID[4]
    SLICE_X28Y116.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_67
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o122
    SLICE_X28Y115.B3     net (fanout=1)        1.055   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o121
    SLICE_X28Y115.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_55
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o125
    SLICE_X36Y112.B4     net (fanout=4)        1.087   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/S_AID[11]_gen_multi_thread.active_id[75]_equal_80_o
    SLICE_X36Y112.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out3
    SLICE_X50Y116.A2     net (fanout=10)       1.649   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/out2
    SLICE_X50Y116.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_cnt_11
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push<1>1
    SLICE_X37Y112.CE     net (fanout=7)        1.166   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push[1]
    SLICE_X37Y112.CLK    Tceck                 0.205   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_10
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_9
    -------------------------------------------------  ---------------------------
    Total                                      9.656ns (2.154ns logic, 7.502ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  0.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.700ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (1.556 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR26 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y95.D1          net (fanout=5)        1.154   base_sys_i/axi_interconnect_1_S_ARADDR[26]
    SLICE_X27Y95.DMUX        Topdd                 0.830   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<3>1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X29Y102.C3         net (fanout=15)       1.240   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X29Y102.CMUX       Tilo                  0.385   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821
    SLICE_X28Y101.C6         net (fanout=11)       0.400   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]
    SLICE_X28Y101.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27
    SLICE_X28Y102.D2         net (fanout=3)        1.141   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv27
    SLICE_X28Y102.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28_SW0
    SLICE_X28Y102.C2         net (fanout=1)        0.853   base_sys_i/axi_interconnect_1/N182
    SLICE_X28Y102.C          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_55
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28
    SLICE_X29Y103.B6         net (fanout=3)        0.608   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv28
    SLICE_X29Y103.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.C1         net (fanout=5)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.700ns (3.242ns logic, 6.458ns route)
                                                           (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.688ns (Levels of Logic = 7)
  Clock Path Skew:      -0.032ns (1.553 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0AWADDR16 Tpsscko_MAXIGP0AWADDR  1.447   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y102.B2         net (fanout=5)        1.407   base_sys_i/axi_interconnect_1_S_AWADDR[16]
    SLICE_X27Y102.DMUX       Topbd                 0.979   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/reset
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<1><7>1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X29Y109.A4         net (fanout=20)       1.282   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_awtarget_hot[1]
    SLICE_X29Y109.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[1].reg_slice_mi/r_pipe/storage_data2[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/Mmux_n089811
    SLICE_X29Y110.D5         net (fanout=17)       0.622   base_sys_i/axi_interconnect_1/DEBUG_AW_TARGET[0]
    SLICE_X29Y110.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.accept_cnt[3]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv211
    SLICE_X31Y111.C1         net (fanout=3)        0.823   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv211
    SLICE_X31Y111.C          Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/ALU/MulAdd/blk00000001/sig00000177
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212_SW0
    SLICE_X29Y111.B1         net (fanout=1)        0.800   base_sys_i/axi_interconnect_1/N198
    SLICE_X29Y111.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/DEBUG_MP_MR_ARADDR[25]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212
    SLICE_X30Y110.A4         net (fanout=2)        0.614   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv212
    SLICE_X30Y110.A          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[0]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X30Y117.C1         net (fanout=5)        1.049   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/_n0054_inv227_rstpot
    SLICE_X30Y117.CLK        Tas                   0.045   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_1_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_aw/m_target_hot_i_1
    -----------------------------------------------------  ---------------------------
    Total                                          9.688ns (3.091ns logic, 6.597ns route)
                                                           (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int (FF)
  Destination:          base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.392ns (Levels of Logic = 2)
  Clock Path Skew:      -0.325ns (1.561 - 1.886)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int to base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y125.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1_M_RVALID[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int
    SLICE_X53Y94.B4      net (fanout=19)       3.435   base_sys_i/axi_interconnect_1_M_RVALID[1]
    SLICE_X53Y94.BMUX    Tilo                  0.358   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X57Y94.A1      net (fanout=7)        1.389   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X57Y94.A       Tilo                  0.124   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11
    SLICE_X27Y31.CE      net (fanout=4)        3.425   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en
    SLICE_X27Y31.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1_M_RDATA[39]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_3
    -------------------------------------------------  ---------------------------
    Total                                      9.392ns (1.143ns logic, 8.249ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int (FF)
  Destination:          base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.392ns (Levels of Logic = 2)
  Clock Path Skew:      -0.325ns (1.561 - 1.886)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int to base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y125.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1_M_RVALID[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int
    SLICE_X53Y94.B4      net (fanout=19)       3.435   base_sys_i/axi_interconnect_1_M_RVALID[1]
    SLICE_X53Y94.BMUX    Tilo                  0.358   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X57Y94.A1      net (fanout=7)        1.389   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X57Y94.A       Tilo                  0.124   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11
    SLICE_X27Y31.CE      net (fanout=4)        3.425   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en
    SLICE_X27Y31.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1_M_RDATA[39]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_1
    -------------------------------------------------  ---------------------------
    Total                                      9.392ns (1.143ns logic, 8.249ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int (FF)
  Destination:          base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.392ns (Levels of Logic = 2)
  Clock Path Skew:      -0.325ns (1.561 - 1.886)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int to base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y125.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1_M_RVALID[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int
    SLICE_X53Y94.B4      net (fanout=19)       3.435   base_sys_i/axi_interconnect_1_M_RVALID[1]
    SLICE_X53Y94.BMUX    Tilo                  0.358   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X57Y94.A1      net (fanout=7)        1.389   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X57Y94.A       Tilo                  0.124   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11
    SLICE_X27Y31.CE      net (fanout=4)        3.425   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en
    SLICE_X27Y31.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1_M_RDATA[39]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_0
    -------------------------------------------------  ---------------------------
    Total                                      9.392ns (1.143ns logic, 8.249ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int (FF)
  Destination:          base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.392ns (Levels of Logic = 2)
  Clock Path Skew:      -0.325ns (1.561 - 1.886)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int to base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y125.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1_M_RVALID[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int
    SLICE_X53Y94.B4      net (fanout=19)       3.435   base_sys_i/axi_interconnect_1_M_RVALID[1]
    SLICE_X53Y94.BMUX    Tilo                  0.358   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X57Y94.A1      net (fanout=7)        1.389   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X57Y94.A       Tilo                  0.124   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11
    SLICE_X27Y31.CE      net (fanout=4)        3.425   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en
    SLICE_X27Y31.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1_M_RDATA[39]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_2
    -------------------------------------------------  ---------------------------
    Total                                      9.392ns (1.143ns logic, 8.249ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int (FF)
  Destination:          base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.392ns (Levels of Logic = 2)
  Clock Path Skew:      -0.325ns (1.561 - 1.886)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int to base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y125.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1_M_RVALID[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int
    SLICE_X53Y94.B4      net (fanout=19)       3.435   base_sys_i/axi_interconnect_1_M_RVALID[1]
    SLICE_X53Y94.BMUX    Tilo                  0.358   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X57Y94.A1      net (fanout=7)        1.389   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X57Y94.A       Tilo                  0.124   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11
    SLICE_X27Y31.CE      net (fanout=4)        3.425   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en
    SLICE_X27Y31.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1_M_RDATA[39]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_4
    -------------------------------------------------  ---------------------------
    Total                                      9.392ns (1.143ns logic, 8.249ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int (FF)
  Destination:          base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.392ns (Levels of Logic = 2)
  Clock Path Skew:      -0.325ns (1.561 - 1.886)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int to base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y125.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1_M_RVALID[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int
    SLICE_X53Y94.B4      net (fanout=19)       3.435   base_sys_i/axi_interconnect_1_M_RVALID[1]
    SLICE_X53Y94.BMUX    Tilo                  0.358   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X57Y94.A1      net (fanout=7)        1.389   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X57Y94.A       Tilo                  0.124   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11
    SLICE_X27Y31.CE      net (fanout=4)        3.425   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en
    SLICE_X27Y31.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1_M_RDATA[39]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_6
    -------------------------------------------------  ---------------------------
    Total                                      9.392ns (1.143ns logic, 8.249ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int (FF)
  Destination:          base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.392ns (Levels of Logic = 2)
  Clock Path Skew:      -0.325ns (1.561 - 1.886)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int to base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y125.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1_M_RVALID[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int
    SLICE_X53Y94.B4      net (fanout=19)       3.435   base_sys_i/axi_interconnect_1_M_RVALID[1]
    SLICE_X53Y94.BMUX    Tilo                  0.358   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X57Y94.A1      net (fanout=7)        1.389   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X57Y94.A       Tilo                  0.124   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11
    SLICE_X27Y31.CE      net (fanout=4)        3.425   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en
    SLICE_X27Y31.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1_M_RDATA[39]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_7
    -------------------------------------------------  ---------------------------
    Total                                      9.392ns (1.143ns logic, 8.249ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int (FF)
  Destination:          base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.392ns (Levels of Logic = 2)
  Clock Path Skew:      -0.325ns (1.561 - 1.886)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int to base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y125.BQ     Tcko                  0.456   base_sys_i/axi_interconnect_1_M_RVALID[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rvalid_int
    SLICE_X53Y94.B4      net (fanout=19)       3.435   base_sys_i/axi_interconnect_1_M_RVALID[1]
    SLICE_X53Y94.BMUX    Tilo                  0.358   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE00/PE_In3_Reg0[3]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf1
    SLICE_X57Y94.A1      net (fanout=7)        1.389   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf
    SLICE_X57Y94.A       Tilo                  0.124   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/act_rd_burst_two
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/Mmux_axi_rdata_en11
    SLICE_X27Y31.CE      net (fanout=4)        3.425   base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en
    SLICE_X27Y31.CLK     Tceck                 0.205   base_sys_i/axi_interconnect_1_M_RDATA[39]
                                                       base_sys_i/axi_bram_ctrl_1/axi_bram_ctrl_1/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.axi_rdata_int_5
    -------------------------------------------------  ---------------------------
    Total                                      9.392ns (1.143ns logic, 8.249ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack:                  0.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               base_sys_i/processing_system7_0/processing_system7_0/PS7_i (OTHER)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.678ns (Levels of Logic = 7)
  Clock Path Skew:      -0.029ns (1.556 - 1.585)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/processing_system7_0/processing_system7_0/PS7_i to base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    PS7_X0Y0.MAXIGP0ARADDR23 Tpsscko_MAXIGP0ARADDR  1.438   base_sys_i/processing_system7_0/processing_system7_0/PS7_i
                                                           base_sys_i/processing_system7_0/processing_system7_0/PS7_i
    SLICE_X27Y95.C4          net (fanout=5)        1.280   base_sys_i/axi_interconnect_1_S_ARADDR[23]
    SLICE_X27Y95.DMUX        Topcd                 0.827   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rlast[1]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel<2>1_1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_addr_decoder.addr_decoder_inst/gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/LUT_LEVEL[3].compare_inst/USE_FPGA.and_inst
    SLICE_X29Y102.C3         net (fanout=15)       1.240   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/st_aa_artarget_hot[2]
    SLICE_X29Y102.CMUX       Tilo                  0.385   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_34
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/Mmux_n089821
    SLICE_X29Y100.B6         net (fanout=11)       0.542   base_sys_i/axi_interconnect_1/DEBUG_AR_TARGET[1]
    SLICE_X29Y100.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/cb_mf_rdata[63]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211
    SLICE_X28Y100.D3         net (fanout=3)        0.729   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv211
    SLICE_X28Y100.D          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_23
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212_SW0
    SLICE_X28Y101.B1         net (fanout=1)        0.808   base_sys_i/axi_interconnect_1/N186
    SLICE_X28Y101.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_87
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212
    SLICE_X29Y103.B4         net (fanout=3)        0.778   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv212
    SLICE_X29Y103.B          Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[2]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.C1         net (fanout=5)        1.062   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/_n0054_inv227_rstpot
    SLICE_X27Y107.CLK        Tas                   0.093   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i[4]
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4_dpot1
                                                           base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_target_hot_i_4
    -----------------------------------------------------  ---------------------------
    Total                                          9.678ns (3.239ns logic, 6.439ns route)
                                                           (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X3Y11.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X3Y11.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X3Y29.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X3Y29.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X2Y13.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X2Y13.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X3Y7.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_3_bram_block_1/axi_bram_ctrl_3_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X3Y7.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X5Y27.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X5Y27.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X5Y29.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X5Y29.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKL
  Location pin: RAMB36_X5Y28.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_2/CLKARDCLKU
  Location pin: RAMB36_X5Y28.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKL
  Location pin: RAMB36_X4Y29.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_2_bram_block_1/axi_bram_ctrl_2_bram_block_1/ramb36e1_3/CLKARDCLKU
  Location pin: RAMB36_X4Y29.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X2Y9.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X2Y9.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X2Y8.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_1_bram_block_1/axi_bram_ctrl_1_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X2Y8.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKL
  Location pin: RAMB36_X4Y26.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_0/CLKARDCLKU
  Location pin: RAMB36_X4Y26.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKL
  Location pin: RAMB36_X4Y27.CLKARDCLKL
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.424ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.576ns (388.199MHz) (Trper_CLKA)
  Physical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Logical resource: base_sys_i/axi_bram_ctrl_0_bram_block_1/axi_bram_ctrl_0_bram_block_1/ramb36e1_1/CLKARDCLKU
  Location pin: RAMB36_X4Y27.CLKARDCLKU
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[11]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA/CLK
  Location pin: SLICE_X26Y68.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[11]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA/CLK
  Location pin: SLICE_X26Y68.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[11]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1/CLK
  Location pin: SLICE_X26Y68.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[11]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA_D1/CLK
  Location pin: SLICE_X26Y68.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[11]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB/CLK
  Location pin: SLICE_X26Y68.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------
Slack: 7.500ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.250ns (Tmpw)
  Physical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i[11]/CLK
  Logical resource: base_sys_i/axi_interconnect_1/axi_interconnect_1/mi_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB/CLK
  Location pin: SLICE_X26Y68.CLK
  Clock network: base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_1_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.100ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y83.AQ      Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X28Y83.BX      net (fanout=1)        0.528   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X28Y83.CLK     Tdick                 0.081   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.537ns logic, 0.528ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Delay:                  1.076ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.041ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y83.BQ      Tcko                  0.456   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X28Y83.CX      net (fanout=1)        0.524   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X28Y83.CLK     Tdick                 0.061   base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.041ns (0.517ns logic, 0.524ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_interconnect_2_reset_resync_path" TIG;

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.118ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Destination:          base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      1.083ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 to base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y83.AQ      Tcko                  0.518   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    SLICE_X32Y83.BX      net (fanout=1)        0.520   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[0]
    SLICE_X32Y83.CLK     Tdick                 0.045   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.563ns logic, 0.520ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------
Delay:                  1.100ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Destination:          base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      1.065ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 0.000ns
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 to base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y83.BQ      Tcko                  0.518   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    SLICE_X32Y83.CX      net (fanout=1)        0.519   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[1]
    SLICE_X32Y83.CLK     Tdick                 0.028   base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync[2]
                                                       base_sys_i/axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.546ns logic, 0.519ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_Clk_To_LowClk_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  1.499ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1 (FF)
  Data Path Delay:      1.153ns (Levels of Logic = 0)
  Clock Path Skew:      -0.311ns (2.857 - 3.168)
  Source Clock:         base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Destination Clock:    base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y122.AQ     Tcko                  0.456   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0
    SLICE_X26Y125.AX     net (fanout=2)        0.666   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg0
    SLICE_X26Y125.CLK    Tdick                 0.031   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg2
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Done_Reg1
    -------------------------------------------------  ---------------------------
    Total                                      1.153ns (0.487ns logic, 0.666ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_LowClk_To_Clk_path" TIG;

 32 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.926ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.593ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.874 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X29Y104.A1     net (fanout=3)        1.376   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_6
    SLICE_X29Y104.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_18
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y112.A2     net (fanout=1)        1.528   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.593ns (0.689ns logic, 2.904ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay:                  3.800ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.453ns (Levels of Logic = 2)
  Clock Path Skew:      -0.312ns (2.874 - 3.186)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y100.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
    SLICE_X29Y104.A3     net (fanout=3)        1.298   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
    SLICE_X29Y104.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_18
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y112.A2     net (fanout=1)        1.528   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (0.627ns logic, 2.826ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Delay:                  3.752ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.419ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.874 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X29Y104.A4     net (fanout=3)        1.202   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
    SLICE_X29Y104.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_18
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y112.A2     net (fanout=1)        1.528   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.419ns (0.689ns logic, 2.730ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Delay:                  3.634ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.297ns (Levels of Logic = 2)
  Clock Path Skew:      -0.302ns (2.874 - 3.176)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y114.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30
    SLICE_X28Y120.B3     net (fanout=3)        1.004   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_30
    SLICE_X28Y120.BMUX   Tilo                  0.360   base_sys_i/axi_interconnect_2_M_RDATA[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>6
    SLICE_X30Y112.A1     net (fanout=1)        1.368   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (0.925ns logic, 2.372ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay:                  3.568ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.231ns (Levels of Logic = 2)
  Clock Path Skew:      -0.302ns (2.874 - 3.176)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y114.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
    SLICE_X28Y120.B4     net (fanout=3)        0.940   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
    SLICE_X28Y120.BMUX   Tilo                  0.358   base_sys_i/axi_interconnect_2_M_RDATA[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>6
    SLICE_X30Y112.A1     net (fanout=1)        1.368   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (0.923ns logic, 2.308ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Delay:                  3.522ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      3.175ns (Levels of Logic = 2)
  Clock Path Skew:      -0.312ns (2.874 - 3.186)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y100.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10
    SLICE_X29Y104.A2     net (fanout=3)        1.020   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_10
    SLICE_X29Y104.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_18
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y112.A2     net (fanout=1)        1.528   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (0.627ns logic, 2.548ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  3.288ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.946ns (Levels of Logic = 2)
  Clock Path Skew:      -0.307ns (2.874 - 3.181)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y103.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
    SLICE_X27Y101.B1     net (fanout=3)        0.972   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
    SLICE_X27Y101.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y112.A3     net (fanout=1)        1.347   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.627ns logic, 2.319ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay:                  3.287ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.945ns (Levels of Logic = 2)
  Clock Path Skew:      -0.307ns (2.874 - 3.181)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y103.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13
    SLICE_X27Y101.B2     net (fanout=3)        0.971   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_13
    SLICE_X27Y101.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y112.A3     net (fanout=1)        1.347   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.945ns (0.627ns logic, 2.318ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Delay:                  3.153ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.806ns (Levels of Logic = 2)
  Clock Path Skew:      -0.312ns (2.874 - 3.186)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y100.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8
    SLICE_X29Y104.A6     net (fanout=3)        0.651   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_8
    SLICE_X29Y104.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_18
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y112.A2     net (fanout=1)        1.528   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (0.627ns logic, 2.179ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Delay:                  3.136ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.794ns (Levels of Logic = 2)
  Clock Path Skew:      -0.307ns (2.874 - 3.181)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y103.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12
    SLICE_X27Y101.B3     net (fanout=3)        0.820   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_12
    SLICE_X27Y101.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y112.A3     net (fanout=1)        1.347   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.794ns (0.627ns logic, 2.167ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Delay:                  3.126ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.779ns (Levels of Logic = 2)
  Clock Path Skew:      -0.312ns (2.874 - 3.186)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y100.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_11
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9
    SLICE_X29Y104.A5     net (fanout=3)        0.624   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_9
    SLICE_X29Y104.A      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_18
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y112.A2     net (fanout=1)        1.528   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.779ns (0.627ns logic, 2.152ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Delay:                  2.943ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.606ns (Levels of Logic = 2)
  Clock Path Skew:      -0.302ns (2.874 - 3.176)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y113.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25
    SLICE_X29Y114.C1     net (fanout=3)        0.848   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_25
    SLICE_X29Y114.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y112.A4     net (fanout=1)        1.131   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.606ns (0.627ns logic, 1.979ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Delay:                  2.938ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.601ns (Levels of Logic = 2)
  Clock Path Skew:      -0.302ns (2.874 - 3.176)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y113.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26
    SLICE_X29Y114.C2     net (fanout=3)        0.843   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_26
    SLICE_X29Y114.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y112.A4     net (fanout=1)        1.131   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (0.627ns logic, 1.974ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Delay:                  2.833ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.490ns (Levels of Logic = 2)
  Clock Path Skew:      -0.308ns (2.874 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y101.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17
    SLICE_X27Y101.B4     net (fanout=3)        0.454   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_17
    SLICE_X27Y101.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y112.A3     net (fanout=1)        1.347   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.689ns logic, 1.801ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Delay:                  2.792ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.455ns (Levels of Logic = 2)
  Clock Path Skew:      -0.302ns (2.874 - 3.176)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y114.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28
    SLICE_X29Y114.C5     net (fanout=3)        0.635   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_28
    SLICE_X29Y114.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y112.A4     net (fanout=1)        1.131   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.455ns (0.689ns logic, 1.766ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay:                  2.788ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.307ns (2.874 - 3.181)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y103.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_15
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14
    SLICE_X27Y101.B6     net (fanout=3)        0.472   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_14
    SLICE_X27Y101.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y112.A3     net (fanout=1)        1.347   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (0.627ns logic, 1.819ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Delay:                  2.781ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.444ns (Levels of Logic = 2)
  Clock Path Skew:      -0.302ns (2.874 - 3.176)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y113.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
    SLICE_X29Y114.C3     net (fanout=3)        0.686   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
    SLICE_X29Y114.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y112.A4     net (fanout=1)        1.131   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.444ns (0.627ns logic, 1.817ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Delay:                  2.761ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.428ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.874 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X27Y119.D1     net (fanout=3)        0.974   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_5
    SLICE_X27Y119.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y112.A5     net (fanout=1)        0.765   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.428ns (0.689ns logic, 1.739ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Delay:                  2.757ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.420ns (Levels of Logic = 2)
  Clock Path Skew:      -0.302ns (2.874 - 3.176)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y114.BQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_31
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29
    SLICE_X29Y114.C4     net (fanout=3)        0.600   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_29
    SLICE_X29Y114.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y112.A4     net (fanout=1)        1.131   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.420ns (0.689ns logic, 1.731ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Delay:                  2.702ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.365ns (Levels of Logic = 2)
  Clock Path Skew:      -0.302ns (2.874 - 3.176)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y113.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_27
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24
    SLICE_X29Y114.C6     net (fanout=3)        0.607   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_24
    SLICE_X29Y114.C      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_id_51
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>5
    SLICE_X30Y112.A4     net (fanout=1)        1.131   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.365ns (0.627ns logic, 1.738ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Delay:                  2.670ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.327ns (Levels of Logic = 2)
  Clock Path Skew:      -0.308ns (2.874 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y101.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16
    SLICE_X27Y101.B5     net (fanout=3)        0.291   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_16
    SLICE_X27Y101.B      Tilo                  0.124   base_sys_i/axi_interconnect_1/axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[2]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y112.A3     net (fanout=1)        1.347   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>2
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (0.689ns logic, 1.638ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Delay:                  2.608ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.265ns (Levels of Logic = 2)
  Clock Path Skew:      -0.308ns (2.874 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y101.CQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18
    SLICE_X29Y112.D4     net (fanout=3)        1.278   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_18
    SLICE_X29Y112.D      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem_Out5_Reg0[3]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y112.A6     net (fanout=1)        0.298   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.265ns (0.689ns logic, 1.576ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Delay:                  2.592ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.263ns (Levels of Logic = 2)
  Clock Path Skew:      -0.294ns (2.874 - 3.168)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y120.AQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X27Y119.D2     net (fanout=3)        0.871   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_0
    SLICE_X27Y119.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y112.A5     net (fanout=1)        0.765   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (0.627ns logic, 1.636ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Delay:                  2.412ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.079ns (Levels of Logic = 2)
  Clock Path Skew:      -0.298ns (2.874 - 3.172)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y117.AQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_7
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X27Y119.D6     net (fanout=3)        0.625   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_4
    SLICE_X27Y119.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y112.A5     net (fanout=1)        0.765   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.079ns (0.689ns logic, 1.390ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Delay:                  2.380ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      2.051ns (Levels of Logic = 2)
  Clock Path Skew:      -0.294ns (2.874 - 3.168)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y120.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
    SLICE_X27Y119.D3     net (fanout=3)        0.659   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
    SLICE_X27Y119.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y112.A5     net (fanout=1)        0.765   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      2.051ns (0.627ns logic, 1.424ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Delay:                  2.307ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      1.978ns (Levels of Logic = 2)
  Clock Path Skew:      -0.294ns (2.874 - 3.168)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y120.CQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X27Y119.D4     net (fanout=3)        0.586   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_2
    SLICE_X27Y119.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y112.A5     net (fanout=1)        0.765   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      1.978ns (0.627ns logic, 1.351ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Delay:                  2.278ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      1.935ns (Levels of Logic = 2)
  Clock Path Skew:      -0.308ns (2.874 - 3.182)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y101.DQ     Tcko                  0.518   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
    SLICE_X29Y112.D6     net (fanout=3)        0.948   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_19
    SLICE_X29Y112.D      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem_Out5_Reg0[3]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y112.A6     net (fanout=1)        0.298   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      1.935ns (0.689ns logic, 1.246ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Delay:                  2.247ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      1.909ns (Levels of Logic = 2)
  Clock Path Skew:      -0.303ns (2.874 - 3.177)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y112.DQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
    SLICE_X29Y112.D1     net (fanout=3)        0.984   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
    SLICE_X29Y112.D      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem_Out5_Reg0[3]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y112.A6     net (fanout=1)        0.298   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      1.909ns (0.627ns logic, 1.282ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Delay:                  2.154ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      1.825ns (Levels of Logic = 2)
  Clock Path Skew:      -0.294ns (2.874 - 3.168)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y120.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1
    SLICE_X27Y119.D5     net (fanout=3)        0.433   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_1
    SLICE_X27Y119.D      Tilo                  0.124   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>1
    SLICE_X30Y112.A5     net (fanout=1)        0.765   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start[31]
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      1.825ns (0.627ns logic, 1.198ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Delay:                  2.090ns (data path - clock path skew + uncertainty)
  Source:               base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21 (FF)
  Destination:          base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0 (FF)
  Data Path Delay:      1.752ns (Levels of Logic = 2)
  Clock Path Skew:      -0.303ns (2.874 - 3.177)
  Source Clock:         base_sys_i/axi_bram_ctrl_0_BRAM_PORTA_BRAM_Clk rising
  Destination Clock:    base_sys_i/cgra5x5_0_PORT0_BRAM_Clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21 to base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y112.BQ     Tcko                  0.456   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_23
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21
    SLICE_X29Y112.D2     net (fanout=3)        0.827   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/slv_reg0_21
    SLICE_X29Y112.D      Tilo                  0.124   base_sys_i/cgra5x5_0/cgra5x5_0/Torus5x5/PE10/Data_Mem_Out5_Reg0[3]
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>4
    SLICE_X30Y112.A6     net (fanout=1)        0.298   base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>3
    SLICE_X30Y112.CLK    Tas                   0.047   base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg3
                                                       base_sys_i/acc_ctrl_0/acc_ctrl_0/USER_LOGIC_I/Acc_Start<31>7
                                                       base_sys_i/cgra5x5_0/cgra5x5_0/BramIF/Computation_Start_Reg0
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (0.627ns logic, 1.125ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 3  Score: 200  (Setup/Max: 200, Hold: 0)

Constraints cover 356447 paths, 0 nets, and 102093 connections

Design statistics:
   Minimum period:   9.921ns{1}   (Maximum frequency: 100.796MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Aug 04 16:39:27 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1118 MB



