

================================================================
== Vitis HLS Report for 'AxiStream2MatStream_2_Pipeline_MMIterInLoopRow'
================================================================
* Date:           Fri Sep  6 14:01:32 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        histoframe_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.357 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   | min |   max   |   Type  |
    +---------+---------+-----------+----------+-----+---------+---------+
    |        5|  1843204|  16.665 ns|  6.143 ms|    5|  1843204|       no|
    +---------+---------+-----------+----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |     Trip    |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |    Count    | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+
        |- MMIterInLoopRow  |        3|  1843202|         4|          1|          1|  1 ~ 1843200|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3339|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     104|    -|
|Register         |        -|     -|     517|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     517|    3539|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       3|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln1013_fu_209_p2              |         +|   0|  0|   38|          31|           1|
    |add_ln1030_fu_354_p2              |         +|   0|  0|   12|           5|           2|
    |add_ln1045_fu_232_p2              |         +|   0|  0|   39|          32|           1|
    |rem_2_fu_440_p2                   |         +|   0|  0|   39|          32|          32|
    |rem_3_fu_317_p2                   |         -|   0|  0|   39|          32|          32|
    |sub_ln1033_1_fu_297_p2            |         -|   0|  0|   39|           8|          32|
    |sub_ln1033_fu_291_p2              |         -|   0|  0|   39|          32|          32|
    |sub_ln368_fu_348_p2               |         -|   0|  0|   10|           1|           3|
    |sub_ln628_1_fu_372_p2             |         -|   0|  0|   14|           7|           7|
    |sub_ln628_2_fu_464_p2             |         -|   0|  0|   14|           7|           7|
    |sub_ln628_3_fu_473_p2             |         -|   0|  0|   14|           7|           7|
    |sub_ln628_fu_342_p2               |         -|   0|  0|   14|           1|           7|
    |and_ln368_1_fu_651_p2             |       and|   0|  0|    8|           8|           8|
    |and_ln368_2_fu_657_p2             |       and|   0|  0|    8|           8|           8|
    |and_ln368_fu_434_p2               |       and|   0|  0|    8|           8|           8|
    |ap_block_state4_pp0_stage0_iter3  |       and|   0|  0|    2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4  |       and|   0|  0|    2|           1|           1|
    |ap_condition_637                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_641                  |       and|   0|  0|    2|           1|           1|
    |ap_condition_644                  |       and|   0|  0|    2|           1|           1|
    |ap_predicate_op108_read_state4    |       and|   0|  0|    2|           1|           1|
    |in_mat_data1_din                  |       and|   0|  0|    8|           8|           8|
    |p_Result_1_fu_570_p2              |       and|   0|  0|    8|           8|           8|
    |p_Result_2_fu_598_p2              |       and|   0|  0|  128|         128|         128|
    |p_Result_4_fu_523_p2              |       and|   0|  0|  128|         128|         128|
    |p_Result_s_fu_551_p2              |       and|   0|  0|  128|         128|         128|
    |bLast_width_fu_215_p2             |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1013_fu_204_p2             |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1024_fu_275_p2             |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln1025_fu_328_p2             |      icmp|   0|  0|   20|          32|           1|
    |icmp_ln1044_fu_227_p2             |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln368_fu_378_p2              |      icmp|   0|  0|   20|          32|          32|
    |icmp_ln628_fu_303_p2              |      icmp|   0|  0|   20|          32|          32|
    |lshr_ln368_1_fu_428_p2            |      lshr|   0|  0|   16|           2|           8|
    |lshr_ln368_fu_564_p2              |      lshr|   0|  0|   16|           2|           8|
    |lshr_ln628_1_fu_545_p2            |      lshr|   0|  0|  423|           2|         128|
    |lshr_ln628_2_fu_592_p2            |      lshr|   0|  0|  423|           2|         128|
    |lshr_ln628_3_fu_511_p2            |      lshr|   0|  0|  423|         128|         128|
    |lshr_ln628_4_fu_517_p2            |      lshr|   0|  0|  423|           2|         128|
    |lshr_ln628_5_fu_686_p2            |      lshr|   0|  0|   16|           2|           8|
    |lshr_ln628_fu_539_p2              |      lshr|   0|  0|  423|         128|         128|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|    2|           1|           1|
    |p_Result_3_fu_662_p2              |        or|   0|  0|    8|           8|           8|
    |j_5_fu_238_p3                     |    select|   0|  0|   32|           1|           1|
    |localbuffer_V_fu_576_p3           |    select|   0|  0|    8|           1|           1|
    |ptr_width_minus_fu_265_p3         |    select|   0|  0|    8|           1|           8|
    |select_ln1018_fu_692_p3           |    select|   0|  0|    8|           1|           8|
    |select_ln1033_fu_281_p3           |    select|   0|  0|    8|           1|           8|
    |select_ln368_1_fu_400_p3          |    select|   0|  0|    3|           1|           3|
    |select_ln368_2_fu_613_p3          |    select|   0|  0|    3|           1|           3|
    |select_ln368_3_fu_639_p3          |    select|   0|  0|    8|           1|           8|
    |select_ln368_fu_392_p3            |    select|   0|  0|    3|           1|           3|
    |select_ln628_1_fu_484_p3          |    select|   0|  0|  107|           1|         128|
    |select_ln628_2_fu_491_p3          |    select|   0|  0|    7|           1|           7|
    |select_ln628_fu_477_p3            |    select|   0|  0|    7|           1|           7|
    |xf_bits_per_clock_fu_220_p3       |    select|   0|  0|    5|           1|           4|
    |shl_ln368_1_fu_422_p2             |       shl|   0|  0|   16|           2|           8|
    |shl_ln368_fu_623_p2               |       shl|   0|  0|   16|           8|           8|
    |ap_enable_pp0                     |       xor|   0|  0|    2|           1|           2|
    |xor_ln368_1_fu_408_p2             |       xor|   0|  0|    3|           3|           2|
    |xor_ln368_2_fu_646_p2             |       xor|   0|  0|    8|           2|           8|
    |xor_ln368_fu_608_p2               |       xor|   0|  0|    3|           3|           2|
    |xor_ln628_1_fu_468_p2             |       xor|   0|  0|    7|           7|           2|
    |xor_ln628_2_fu_497_p2             |       xor|   0|  0|    7|           7|           2|
    |xor_ln628_3_fu_676_p2             |       xor|   0|  0|    3|           3|           2|
    |xor_ln628_fu_583_p2               |       xor|   0|  0|    7|           7|           2|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0| 3339|        1182|        1686|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3                       |   9|          2|    1|          2|
    |ap_phi_mux_localbuffer_V_8_phi_fu_168_p4      |   9|          2|    8|         16|
    |ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_165  |   9|          2|    8|         16|
    |i_fu_98                                       |   9|          2|   31|         62|
    |in_mat_data1_blk_n                            |   9|          2|    1|          2|
    |j_fu_102                                      |   9|          2|   32|         64|
    |ldata1_blk_n                                  |   9|          2|    1|          2|
    |p_Val2_s_fu_106                               |   9|          2|  128|        256|
    |rem_fu_94                                     |  14|          3|   32|         96|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 104|         23|  244|        520|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |and_ln368_reg_849                             |    8|   0|    8|          0|
    |ap_CS_fsm                                     |    1|   0|    1|          0|
    |ap_done_reg                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg              |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg              |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_localbuffer_V_8_reg_165  |    8|   0|    8|          0|
    |ap_phi_reg_pp0_iter2_localbuffer_V_8_reg_165  |    8|   0|    8|          0|
    |ap_phi_reg_pp0_iter3_localbuffer_V_8_reg_165  |    8|   0|    8|          0|
    |ap_phi_reg_pp0_iter4_localbuffer_V_8_reg_165  |    8|   0|    8|          0|
    |bLast_width_reg_774                           |    1|   0|    1|          0|
    |i_fu_98                                       |   31|   0|   31|          0|
    |icmp_ln1013_reg_770                           |    1|   0|    1|          0|
    |icmp_ln1024_reg_791                           |    1|   0|    1|          0|
    |icmp_ln1024_reg_791_pp0_iter3_reg             |    1|   0|    1|          0|
    |icmp_ln1025_reg_816                           |    1|   0|    1|          0|
    |icmp_ln1044_reg_787                           |    1|   0|    1|          0|
    |icmp_ln368_reg_837                            |    1|   0|    1|          0|
    |icmp_ln628_reg_795                            |    1|   0|    1|          0|
    |j_fu_102                                      |   32|   0|   32|          0|
    |p_Result_3_reg_860                            |    8|   0|    8|          0|
    |p_Val2_s_fu_106                               |  128|   0|  128|          0|
    |rem_fu_94                                     |   32|   0|   32|          0|
    |sub_ln368_reg_827                             |    3|   0|    3|          0|
    |sub_ln628_1_reg_832                           |    7|   0|    7|          0|
    |sub_ln628_reg_821                             |    7|   0|    7|          0|
    |trunc_ln368_reg_843                           |    3|   0|    3|          0|
    |trunc_ln628_1_reg_810                         |    7|   0|    7|          0|
    |trunc_ln628_reg_802                           |    7|   0|    7|          0|
    |xf_bits_per_clock_reg_781                     |    4|   0|    4|          0|
    |bLast_width_reg_774                           |   64|  32|    1|          0|
    |icmp_ln1013_reg_770                           |   64|  32|    1|          0|
    |icmp_ln1044_reg_787                           |   64|  32|    1|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         |  517|  96|  328|          0|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow|  return value|
|ldata1_dout                  |   in|  128|     ap_fifo|                                           ldata1|       pointer|
|ldata1_num_data_valid        |   in|    2|     ap_fifo|                                           ldata1|       pointer|
|ldata1_fifo_cap              |   in|    2|     ap_fifo|                                           ldata1|       pointer|
|ldata1_empty_n               |   in|    1|     ap_fifo|                                           ldata1|       pointer|
|ldata1_read                  |  out|    1|     ap_fifo|                                           ldata1|       pointer|
|in_mat_data1_din             |  out|    8|     ap_fifo|                                     in_mat_data1|       pointer|
|in_mat_data1_num_data_valid  |   in|    2|     ap_fifo|                                     in_mat_data1|       pointer|
|in_mat_data1_fifo_cap        |   in|    2|     ap_fifo|                                     in_mat_data1|       pointer|
|in_mat_data1_full_n          |   in|    1|     ap_fifo|                                     in_mat_data1|       pointer|
|in_mat_data1_write           |  out|    1|     ap_fifo|                                     in_mat_data1|       pointer|
|bound                        |   in|   32|     ap_none|                                            bound|        scalar|
|sext_ln1033                  |   in|    5|     ap_none|                                      sext_ln1033|        scalar|
|cols_bound_per_npc_load      |   in|   32|     ap_none|                          cols_bound_per_npc_load|        scalar|
|sub                          |   in|   32|     ap_none|                                              sub|        scalar|
|last_blk_width_load          |   in|    4|     ap_none|                              last_blk_width_load|        scalar|
|sub5                         |   in|    8|     ap_none|                                             sub5|        scalar|
|add_ln1033                   |   in|    8|     ap_none|                                       add_ln1033|        scalar|
+-----------------------------+-----+-----+------------+-------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%rem = alloca i32 1"   --->   Operation 7 'alloca' 'rem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 10 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%add_ln1033_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln1033"   --->   Operation 11 'read' 'add_ln1033_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub5_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %sub5"   --->   Operation 12 'read' 'sub5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%last_blk_width_load_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %last_blk_width_load"   --->   Operation 13 'read' 'last_blk_width_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 14 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cols_bound_per_npc_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_bound_per_npc_load"   --->   Operation 15 'read' 'cols_bound_per_npc_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1033_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %sext_ln1033"   --->   Operation 16 'read' 'sext_ln1033_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 17 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %ldata1, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_mat_data1, void @empty_11, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i128 0, i128 %p_Val2_s"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.47ns)   --->   "%store_ln0 = store i32 0, i32 %rem"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.89>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i31 %i" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 25 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%j_4 = load i32 %j" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1045]   --->   Operation 26 'load' 'j_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1013 = zext i31 %i_load" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 27 'zext' 'zext_ln1013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.99ns)   --->   "%icmp_ln1013 = icmp_slt  i32 %zext_ln1013, i32 %bound_read" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 28 'icmp' 'icmp_ln1013' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.00ns)   --->   "%add_ln1013 = add i31 %i_load, i31 1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 29 'add' 'add_ln1013' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln1013 = br i1 %icmp_ln1013, void %for.end.loopexit.exitStub, void %for.body.split" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 30 'br' 'br_ln1013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.99ns)   --->   "%bLast_width = icmp_eq  i32 %j_4, i32 %sub_read" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1018]   --->   Operation 31 'icmp' 'bLast_width' <Predicate = (icmp_ln1013)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.39ns)   --->   "%xf_bits_per_clock = select i1 %bLast_width, i4 %last_blk_width_load_read, i4 8" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1019]   --->   Operation 32 'select' 'xf_bits_per_clock' <Predicate = (icmp_ln1013)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.99ns)   --->   "%icmp_ln1044 = icmp_slt  i32 %j_4, i32 %cols_bound_per_npc_load_read" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1044]   --->   Operation 33 'icmp' 'icmp_ln1044' <Predicate = (icmp_ln1013)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1044 = br i1 %icmp_ln1044, void %if.end48, void %if.then47" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1044]   --->   Operation 34 'br' 'br_ln1044' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.01ns)   --->   "%add_ln1045 = add i32 %j_4, i32 1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1045]   --->   Operation 35 'add' 'add_ln1045' <Predicate = (icmp_ln1013)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.44ns)   --->   "%j_5 = select i1 %bLast_width, i32 0, i32 %add_ln1045" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1045]   --->   Operation 36 'select' 'j_5' <Predicate = (icmp_ln1013)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln1013 = store i32 %j_5, i32 %j" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 37 'store' 'store_ln1013' <Predicate = (icmp_ln1013)> <Delay = 0.42>
ST_2 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln1013 = store i31 %add_ln1013, i31 %i" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 38 'store' 'store_ln1013' <Predicate = (icmp_ln1013)> <Delay = 0.42>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1013 = br void %for.body" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1013]   --->   Operation 39 'br' 'br_ln1013' <Predicate = (icmp_ln1013)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.35>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%rem_1 = load i32 %rem"   --->   Operation 40 'load' 'rem_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1019 = zext i4 %xf_bits_per_clock" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1019]   --->   Operation 41 'zext' 'zext_ln1019' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln1019_1 = zext i4 %xf_bits_per_clock" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1019]   --->   Operation 42 'zext' 'zext_ln1019_1' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.39ns)   --->   "%ptr_width_minus = select i1 %bLast_width, i8 %sub5_read, i8 120" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1020]   --->   Operation 43 'select' 'ptr_width_minus' <Predicate = (icmp_ln1013)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1020 = zext i8 %ptr_width_minus" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1020]   --->   Operation 44 'zext' 'zext_ln1020' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.99ns)   --->   "%icmp_ln1024 = icmp_sgt  i32 %zext_ln1019, i32 %rem_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1024]   --->   Operation 45 'icmp' 'icmp_ln1024' <Predicate = (icmp_ln1013)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln1024 = br i1 %icmp_ln1024, void %if.else29, void %if.then14_ifconv" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1024]   --->   Operation 46 'br' 'br_ln1024' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1033)   --->   "%select_ln1033 = select i1 %bLast_width, i8 %add_ln1033_read, i8 135" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1033]   --->   Operation 47 'select' 'select_ln1033' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1033)   --->   "%zext_ln1033 = zext i8 %select_ln1033" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1033]   --->   Operation 48 'zext' 'zext_ln1033' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln1033 = sub i32 %zext_ln1033, i32 %rem_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1033]   --->   Operation 49 'sub' 'sub_ln1033' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.01ns)   --->   "%sub_ln1033_1 = sub i32 128, i32 %rem_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1033]   --->   Operation 50 'sub' 'sub_ln1033_1' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.99ns)   --->   "%icmp_ln628 = icmp_ugt  i32 %sub_ln1033_1, i32 %sub_ln1033"   --->   Operation 51 'icmp' 'icmp_ln628' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln628 = trunc i32 %sub_ln1033_1"   --->   Operation 52 'trunc' 'trunc_ln628' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln628_1 = trunc i32 %sub_ln1033"   --->   Operation 53 'trunc' 'trunc_ln628_1' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.01ns)   --->   "%rem_3 = sub i32 %rem_1, i32 %zext_ln1019" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1034]   --->   Operation 54 'sub' 'rem_3' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.47ns)   --->   "%store_ln1034 = store i32 %rem_3, i32 %rem" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1034]   --->   Operation 55 'store' 'store_ln1034' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.47>
ST_3 : Operation 56 [1/1] (0.99ns)   --->   "%icmp_ln1025 = icmp_eq  i32 %rem_1, i32 0" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1025]   --->   Operation 56 'icmp' 'icmp_ln1025' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln1026 = trunc i32 %rem_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1026]   --->   Operation 57 'trunc' 'trunc_ln1026' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln1026_1 = trunc i32 %rem_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1026]   --->   Operation 58 'trunc' 'trunc_ln1026_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.77ns)   --->   "%sub_ln628 = sub i7 0, i7 %trunc_ln1026"   --->   Operation 59 'sub' 'sub_ln628' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.67ns)   --->   "%sub_ln368 = sub i3 0, i3 %trunc_ln1026_1"   --->   Operation 60 'sub' 'sub_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.79ns)   --->   "%add_ln1030 = add i5 %zext_ln1019_1, i5 31" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1030]   --->   Operation 61 'add' 'add_ln1030' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln1030 = sext i5 %add_ln1030" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1030]   --->   Operation 62 'sext' 'sext_ln1030' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1030_1 = sext i5 %add_ln1030" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1030]   --->   Operation 63 'sext' 'sext_ln1030_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln1030 = trunc i32 %rem_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1030]   --->   Operation 64 'trunc' 'trunc_ln1030' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.77ns)   --->   "%sub_ln628_1 = sub i7 %sext_ln1030_1, i7 %trunc_ln1030"   --->   Operation 65 'sub' 'sub_ln628_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.99ns)   --->   "%icmp_ln368 = icmp_ugt  i32 %rem_1, i32 %sext_ln1030"   --->   Operation 66 'icmp' 'icmp_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %rem_1"   --->   Operation 67 'trunc' 'trunc_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i5 %add_ln1030"   --->   Operation 68 'trunc' 'trunc_ln368_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%select_ln368 = select i1 %icmp_ln368, i3 %trunc_ln368, i3 %trunc_ln368_1"   --->   Operation 69 'select' 'select_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%select_ln368_1 = select i1 %icmp_ln368, i3 %trunc_ln368_1, i3 %trunc_ln368"   --->   Operation 70 'select' 'select_ln368_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%xor_ln368_1 = xor i3 %select_ln368, i3 7"   --->   Operation 71 'xor' 'xor_ln368_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%zext_ln368_2 = zext i3 %select_ln368_1"   --->   Operation 72 'zext' 'zext_ln368_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%zext_ln368_3 = zext i3 %xor_ln368_1"   --->   Operation 73 'zext' 'zext_ln368_3' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%shl_ln368_1 = shl i8 255, i8 %zext_ln368_2"   --->   Operation 74 'shl' 'shl_ln368_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln368)   --->   "%lshr_ln368_1 = lshr i8 255, i8 %zext_ln368_3"   --->   Operation 75 'lshr' 'lshr_ln368_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.56ns) (out node of the LUT)   --->   "%and_ln368 = and i8 %shl_ln368_1, i8 %lshr_ln368_1"   --->   Operation 76 'and' 'and_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.56> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (1.01ns)   --->   "%rem_2 = add i32 %rem_1, i32 %zext_ln1020" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1031]   --->   Operation 77 'add' 'rem_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.47ns)   --->   "%store_ln1032 = store i32 %rem_2, i32 %rem" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1032]   --->   Operation 78 'store' 'store_ln1032' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.47>

State 4 <SV = 3> <Delay = 2.35>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln1016 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1016]   --->   Operation 79 'specpipeline' 'specpipeline_ln1016' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1015 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 1843200, i64 921600" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1015]   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln1015' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln1008 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1008]   --->   Operation 81 'specloopname' 'specloopname_ln1008' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%p_Val2_load = load i128 %p_Val2_s"   --->   Operation 82 'load' 'p_Val2_load' <Predicate = (icmp_ln1013)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_3)   --->   "%tmp_1 = partselect i128 @llvm.part.select.i128, i128 %p_Val2_load, i32 127, i32 0"   --->   Operation 83 'partselect' 'tmp_1' <Predicate = (icmp_ln1013 & !icmp_ln1024 & icmp_ln628)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.77ns)   --->   "%sub_ln628_2 = sub i7 %trunc_ln628, i7 %trunc_ln628_1"   --->   Operation 84 'sub' 'sub_ln628_2' <Predicate = (icmp_ln1013 & !icmp_ln1024 & icmp_ln628)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_3)   --->   "%xor_ln628_1 = xor i7 %trunc_ln628, i7 127"   --->   Operation 85 'xor' 'xor_ln628_1' <Predicate = (icmp_ln1013 & !icmp_ln1024 & icmp_ln628)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.77ns)   --->   "%sub_ln628_3 = sub i7 %trunc_ln628_1, i7 %trunc_ln628"   --->   Operation 86 'sub' 'sub_ln628_3' <Predicate = (icmp_ln1013 & !icmp_ln1024 & !icmp_ln628)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_4)   --->   "%select_ln628 = select i1 %icmp_ln628, i7 %sub_ln628_2, i7 %sub_ln628_3"   --->   Operation 87 'select' 'select_ln628' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_3)   --->   "%select_ln628_1 = select i1 %icmp_ln628, i128 %tmp_1, i128 %p_Val2_load"   --->   Operation 88 'select' 'select_ln628_1' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_3)   --->   "%select_ln628_2 = select i1 %icmp_ln628, i7 %xor_ln628_1, i7 %trunc_ln628"   --->   Operation 89 'select' 'select_ln628_2' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_4)   --->   "%xor_ln628_2 = xor i7 %select_ln628, i7 127"   --->   Operation 90 'xor' 'xor_ln628_2' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_3)   --->   "%zext_ln628_3 = zext i7 %select_ln628_2"   --->   Operation 91 'zext' 'zext_ln628_3' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln628_4)   --->   "%zext_ln628_4 = zext i7 %xor_ln628_2"   --->   Operation 92 'zext' 'zext_ln628_4' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln628_3 = lshr i128 %select_ln628_1, i128 %zext_ln628_3"   --->   Operation 93 'lshr' 'lshr_ln628_3' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.73ns) (out node of the LUT)   --->   "%lshr_ln628_4 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_4"   --->   Operation 94 'lshr' 'lshr_ln628_4' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.73> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.37ns) (out node of the LUT)   --->   "%p_Result_4 = and i128 %lshr_ln628_3, i128 %lshr_ln628_4"   --->   Operation 95 'and' 'p_Result_4' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.37> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%localbuffer_V_6 = trunc i128 %p_Result_4"   --->   Operation 96 'trunc' 'localbuffer_V_6' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.42ns)   --->   "%br_ln0 = br void %if.end36_ifconv"   --->   Operation 97 'br' 'br_ln0' <Predicate = (icmp_ln1013 & !icmp_ln1024)> <Delay = 0.42>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%zext_ln628 = zext i7 %sub_ln628"   --->   Operation 98 'zext' 'zext_ln628' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%zext_ln628_1 = zext i7 %sub_ln628"   --->   Operation 99 'zext' 'zext_ln628_1' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%lshr_ln628 = lshr i128 %p_Val2_load, i128 %zext_ln628"   --->   Operation 100 'lshr' 'lshr_ln628' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%lshr_ln628_1 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_1"   --->   Operation 101 'lshr' 'lshr_ln628_1' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%p_Result_s = and i128 %lshr_ln628, i128 %lshr_ln628_1"   --->   Operation 102 'and' 'p_Result_s' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%tmp_2 = trunc i128 %p_Result_s"   --->   Operation 103 'trunc' 'tmp_2' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%zext_ln368 = zext i3 %sub_ln368"   --->   Operation 104 'zext' 'zext_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%lshr_ln368 = lshr i8 255, i8 %zext_ln368"   --->   Operation 105 'lshr' 'lshr_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%p_Result_1 = and i8 %tmp_2, i8 %lshr_ln368"   --->   Operation 106 'and' 'p_Result_1' <Predicate = (icmp_ln1013 & icmp_ln1024 & !icmp_ln1025)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%localbuffer_V = select i1 %icmp_ln1025, i8 0, i8 %p_Result_1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1025]   --->   Operation 107 'select' 'localbuffer_V' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (1.21ns)   --->   "%val_V = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %ldata1" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1028]   --->   Operation 108 'read' 'val_V' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%xor_ln628 = xor i7 %sub_ln628_1, i7 127"   --->   Operation 109 'xor' 'xor_ln628' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%zext_ln628_2 = zext i7 %xor_ln628"   --->   Operation 110 'zext' 'zext_ln628_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%lshr_ln628_2 = lshr i128 340282366920938463463374607431768211455, i128 %zext_ln628_2"   --->   Operation 111 'lshr' 'lshr_ln628_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%p_Result_2 = and i128 %val_V, i128 %lshr_ln628_2"   --->   Operation 112 'and' 'p_Result_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%tmp_3 = trunc i128 %p_Result_2"   --->   Operation 113 'trunc' 'tmp_3' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%xor_ln368 = xor i3 %trunc_ln368, i3 7"   --->   Operation 114 'xor' 'xor_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024 & icmp_ln368)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%select_ln368_2 = select i1 %icmp_ln368, i3 %xor_ln368, i3 %trunc_ln368"   --->   Operation 115 'select' 'select_ln368_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node shl_ln368)   --->   "%zext_ln368_1 = zext i3 %select_ln368_2"   --->   Operation 116 'zext' 'zext_ln368_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.74ns) (out node of the LUT)   --->   "%shl_ln368 = shl i8 %tmp_3, i8 %zext_ln368_1"   --->   Operation 117 'shl' 'shl_ln368' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.74> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%tmp = partselect i8 @llvm.part.select.i8, i8 %shl_ln368, i32 7, i32 0"   --->   Operation 118 'partselect' 'tmp' <Predicate = (icmp_ln1013 & icmp_ln1024 & icmp_ln368)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%select_ln368_3 = select i1 %icmp_ln368, i8 %tmp, i8 %shl_ln368"   --->   Operation 119 'select' 'select_ln368_3' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln368_1)   --->   "%xor_ln368_2 = xor i8 %and_ln368, i8 255"   --->   Operation 120 'xor' 'xor_ln368_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (1.51ns) (out node of the LUT)   --->   "%and_ln368_1 = and i8 %localbuffer_V, i8 %xor_ln368_2"   --->   Operation 121 'and' 'and_ln368_1' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 1.51> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node p_Result_3)   --->   "%and_ln368_2 = and i8 %select_ln368_3, i8 %and_ln368"   --->   Operation 122 'and' 'and_ln368_2' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.39ns) (out node of the LUT)   --->   "%p_Result_3 = or i8 %and_ln368_1, i8 %and_ln368_2"   --->   Operation 123 'or' 'p_Result_3' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.39> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.42ns)   --->   "%store_ln1032 = store i128 %val_V, i128 %p_Val2_s" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1032]   --->   Operation 124 'store' 'store_ln1032' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.42>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 135 'ret' 'ret_ln0' <Predicate = (!icmp_ln1013)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.21>
ST_5 : Operation 125 [1/1] (0.42ns)   --->   "%br_ln1032 = br void %if.end36_ifconv" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1032]   --->   Operation 125 'br' 'br_ln1032' <Predicate = (icmp_ln1013 & icmp_ln1024)> <Delay = 0.42>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%localbuffer_V_8 = phi i8 %p_Result_3, void %if.then14_ifconv, i8 %localbuffer_V_6, void %if.else29"   --->   Operation 126 'phi' 'localbuffer_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%trunc_ln628_2 = trunc i5 %sext_ln1033_read"   --->   Operation 127 'trunc' 'trunc_ln628_2' <Predicate = (bLast_width)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%xor_ln628_3 = xor i3 %trunc_ln628_2, i3 7"   --->   Operation 128 'xor' 'xor_ln628_3' <Predicate = (bLast_width)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%zext_ln628_5 = zext i3 %xor_ln628_3"   --->   Operation 129 'zext' 'zext_ln628_5' <Predicate = (bLast_width)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%lshr_ln628_5 = lshr i8 255, i8 %zext_ln628_5"   --->   Operation 130 'lshr' 'lshr_ln628_5' <Predicate = (bLast_width)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node localbuffer2_V)   --->   "%select_ln1018 = select i1 %bLast_width, i8 %lshr_ln628_5, i8 255" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1018]   --->   Operation 131 'select' 'select_ln1018' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.56ns) (out node of the LUT)   --->   "%localbuffer2_V = and i8 %localbuffer_V_8, i8 %select_ln1018" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1018]   --->   Operation 132 'and' 'localbuffer2_V' <Predicate = true> <Delay = 0.56> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (1.21ns)   --->   "%write_ln1044 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %in_mat_data1, i8 %localbuffer2_V" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1044]   --->   Operation 133 'write' 'write_ln1044' <Predicate = (icmp_ln1044)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln1044 = br void %if.end48" [/media/abhidan/sata/temp/acceleration_2/Vitis-AI-3.0/examples/waa/plugins/include/pl/common/xf_structs.hpp:1044]   --->   Operation 134 'br' 'br_ln1044' <Predicate = (icmp_ln1044)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln1033]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols_bound_per_npc_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ldata1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_blk_width_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln1033]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_mat_data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rem                          (alloca           ) [ 011100]
i                            (alloca           ) [ 011000]
j                            (alloca           ) [ 011000]
p_Val2_s                     (alloca           ) [ 011110]
add_ln1033_read              (read             ) [ 011100]
sub5_read                    (read             ) [ 011100]
last_blk_width_load_read     (read             ) [ 011000]
sub_read                     (read             ) [ 011000]
cols_bound_per_npc_load_read (read             ) [ 011000]
sext_ln1033_read             (read             ) [ 011111]
bound_read                   (read             ) [ 011000]
specinterface_ln0            (specinterface    ) [ 000000]
specinterface_ln0            (specinterface    ) [ 000000]
store_ln0                    (store            ) [ 000000]
store_ln0                    (store            ) [ 000000]
store_ln0                    (store            ) [ 000000]
store_ln0                    (store            ) [ 000000]
br_ln0                       (br               ) [ 000000]
i_load                       (load             ) [ 000000]
j_4                          (load             ) [ 000000]
zext_ln1013                  (zext             ) [ 000000]
icmp_ln1013                  (icmp             ) [ 011111]
add_ln1013                   (add              ) [ 000000]
br_ln1013                    (br               ) [ 000000]
bLast_width                  (icmp             ) [ 010111]
xf_bits_per_clock            (select           ) [ 010100]
icmp_ln1044                  (icmp             ) [ 010111]
br_ln1044                    (br               ) [ 000000]
add_ln1045                   (add              ) [ 000000]
j_5                          (select           ) [ 000000]
store_ln1013                 (store            ) [ 000000]
store_ln1013                 (store            ) [ 000000]
br_ln1013                    (br               ) [ 000000]
rem_1                        (load             ) [ 000000]
zext_ln1019                  (zext             ) [ 000000]
zext_ln1019_1                (zext             ) [ 000000]
ptr_width_minus              (select           ) [ 000000]
zext_ln1020                  (zext             ) [ 000000]
icmp_ln1024                  (icmp             ) [ 010111]
br_ln1024                    (br               ) [ 000000]
select_ln1033                (select           ) [ 000000]
zext_ln1033                  (zext             ) [ 000000]
sub_ln1033                   (sub              ) [ 000000]
sub_ln1033_1                 (sub              ) [ 000000]
icmp_ln628                   (icmp             ) [ 010010]
trunc_ln628                  (trunc            ) [ 010010]
trunc_ln628_1                (trunc            ) [ 010010]
rem_3                        (sub              ) [ 000000]
store_ln1034                 (store            ) [ 000000]
icmp_ln1025                  (icmp             ) [ 010010]
trunc_ln1026                 (trunc            ) [ 000000]
trunc_ln1026_1               (trunc            ) [ 000000]
sub_ln628                    (sub              ) [ 010010]
sub_ln368                    (sub              ) [ 010010]
add_ln1030                   (add              ) [ 000000]
sext_ln1030                  (sext             ) [ 000000]
sext_ln1030_1                (sext             ) [ 000000]
trunc_ln1030                 (trunc            ) [ 000000]
sub_ln628_1                  (sub              ) [ 010010]
icmp_ln368                   (icmp             ) [ 010010]
trunc_ln368                  (trunc            ) [ 010010]
trunc_ln368_1                (trunc            ) [ 000000]
select_ln368                 (select           ) [ 000000]
select_ln368_1               (select           ) [ 000000]
xor_ln368_1                  (xor              ) [ 000000]
zext_ln368_2                 (zext             ) [ 000000]
zext_ln368_3                 (zext             ) [ 000000]
shl_ln368_1                  (shl              ) [ 000000]
lshr_ln368_1                 (lshr             ) [ 000000]
and_ln368                    (and              ) [ 010010]
rem_2                        (add              ) [ 000000]
store_ln1032                 (store            ) [ 000000]
specpipeline_ln1016          (specpipeline     ) [ 000000]
speclooptripcount_ln1015     (speclooptripcount) [ 000000]
specloopname_ln1008          (specloopname     ) [ 000000]
p_Val2_load                  (load             ) [ 000000]
tmp_1                        (partselect       ) [ 000000]
sub_ln628_2                  (sub              ) [ 000000]
xor_ln628_1                  (xor              ) [ 000000]
sub_ln628_3                  (sub              ) [ 000000]
select_ln628                 (select           ) [ 000000]
select_ln628_1               (select           ) [ 000000]
select_ln628_2               (select           ) [ 000000]
xor_ln628_2                  (xor              ) [ 000000]
zext_ln628_3                 (zext             ) [ 000000]
zext_ln628_4                 (zext             ) [ 000000]
lshr_ln628_3                 (lshr             ) [ 000000]
lshr_ln628_4                 (lshr             ) [ 000000]
p_Result_4                   (and              ) [ 000000]
localbuffer_V_6              (trunc            ) [ 010011]
br_ln0                       (br               ) [ 010011]
zext_ln628                   (zext             ) [ 000000]
zext_ln628_1                 (zext             ) [ 000000]
lshr_ln628                   (lshr             ) [ 000000]
lshr_ln628_1                 (lshr             ) [ 000000]
p_Result_s                   (and              ) [ 000000]
tmp_2                        (trunc            ) [ 000000]
zext_ln368                   (zext             ) [ 000000]
lshr_ln368                   (lshr             ) [ 000000]
p_Result_1                   (and              ) [ 000000]
localbuffer_V                (select           ) [ 000000]
val_V                        (read             ) [ 000000]
xor_ln628                    (xor              ) [ 000000]
zext_ln628_2                 (zext             ) [ 000000]
lshr_ln628_2                 (lshr             ) [ 000000]
p_Result_2                   (and              ) [ 000000]
tmp_3                        (trunc            ) [ 000000]
xor_ln368                    (xor              ) [ 000000]
select_ln368_2               (select           ) [ 000000]
zext_ln368_1                 (zext             ) [ 000000]
shl_ln368                    (shl              ) [ 000000]
tmp                          (partselect       ) [ 000000]
select_ln368_3               (select           ) [ 000000]
xor_ln368_2                  (xor              ) [ 000000]
and_ln368_1                  (and              ) [ 000000]
and_ln368_2                  (and              ) [ 000000]
p_Result_3                   (or               ) [ 010011]
store_ln1032                 (store            ) [ 000000]
br_ln1032                    (br               ) [ 000000]
localbuffer_V_8              (phi              ) [ 010001]
trunc_ln628_2                (trunc            ) [ 000000]
xor_ln628_3                  (xor              ) [ 000000]
zext_ln628_5                 (zext             ) [ 000000]
lshr_ln628_5                 (lshr             ) [ 000000]
select_ln1018                (select           ) [ 000000]
localbuffer2_V               (and              ) [ 000000]
write_ln1044                 (write            ) [ 000000]
br_ln1044                    (br               ) [ 000000]
ret_ln0                      (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln1033">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1033"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols_bound_per_npc_load">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_bound_per_npc_load"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ldata1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ldata1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sub">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="last_blk_width_load">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_blk_width_load"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sub5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="add_ln1033">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln1033"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_mat_data1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_mat_data1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i128"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i8"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="rem_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rem/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="j_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_Val2_s_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add_ln1033_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln1033_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sub5_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="8" slack="0"/>
<pin id="118" dir="0" index="1" bw="8" slack="0"/>
<pin id="119" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub5_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="last_blk_width_load_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="4" slack="0"/>
<pin id="124" dir="0" index="1" bw="4" slack="0"/>
<pin id="125" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_blk_width_load_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="sub_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="cols_bound_per_npc_load_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_bound_per_npc_load_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="sext_ln1033_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="5" slack="0"/>
<pin id="142" dir="0" index="1" bw="5" slack="0"/>
<pin id="143" dir="1" index="2" bw="5" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1033_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="bound_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="val_V_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="128" slack="0"/>
<pin id="154" dir="0" index="1" bw="128" slack="0"/>
<pin id="155" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="write_ln1044_write_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="0" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="8" slack="0"/>
<pin id="162" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1044/5 "/>
</bind>
</comp>

<comp id="165" class="1005" name="localbuffer_V_8_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="167" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="localbuffer_V_8 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="localbuffer_V_8_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="8" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="localbuffer_V_8/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln0_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="128" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln0_store_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln0_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="31" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln0_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="0"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="i_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="31" slack="1"/>
<pin id="196" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="j_4_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_4/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln1013_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="31" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1013/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln1013_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1013/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln1013_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="31" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1013/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="bLast_width_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="1"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="bLast_width/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="xf_bits_per_clock_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="1"/>
<pin id="223" dir="0" index="2" bw="4" slack="0"/>
<pin id="224" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xf_bits_per_clock/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="icmp_ln1044_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="1"/>
<pin id="230" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1044/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="add_ln1045_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1045/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="j_5_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="0" index="2" bw="32" slack="0"/>
<pin id="242" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_5/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln1013_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1013/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln1013_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="31" slack="0"/>
<pin id="253" dir="0" index="1" bw="31" slack="1"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1013/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="rem_1_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="2"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rem_1/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln1019_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1019/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="zext_ln1019_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="1"/>
<pin id="264" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1019_1/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="ptr_width_minus_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="0" index="1" bw="8" slack="2"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ptr_width_minus/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="zext_ln1020_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="8" slack="0"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1020/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln1024_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1024/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="select_ln1033_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="8" slack="2"/>
<pin id="284" dir="0" index="2" bw="8" slack="0"/>
<pin id="285" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1033/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln1033_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1033/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sub_ln1033_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1033/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sub_ln1033_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="9" slack="0"/>
<pin id="299" dir="0" index="1" bw="32" slack="0"/>
<pin id="300" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1033_1/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln628_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln628/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="trunc_ln628_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="trunc_ln628_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628_1/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="rem_3_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="0"/>
<pin id="319" dir="0" index="1" bw="4" slack="0"/>
<pin id="320" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="rem_3/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln1034_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="2"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1034/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln1025_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1025/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="trunc_ln1026_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="0"/>
<pin id="336" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1026/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln1026_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1026_1/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sub_ln628_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="7" slack="0"/>
<pin id="345" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln628/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sub_ln368_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="3" slack="0"/>
<pin id="351" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln368/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="add_ln1030_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1030/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln1030_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1030/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln1030_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1030_1/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln1030_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1030/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sub_ln628_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="0" index="1" bw="7" slack="0"/>
<pin id="375" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln628_1/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln368_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln368/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="trunc_ln368_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln368_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="0"/>
<pin id="390" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368_1/3 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln368_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="3" slack="0"/>
<pin id="395" dir="0" index="2" bw="3" slack="0"/>
<pin id="396" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln368/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln368_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="3" slack="0"/>
<pin id="403" dir="0" index="2" bw="3" slack="0"/>
<pin id="404" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln368_1/3 "/>
</bind>
</comp>

<comp id="408" class="1004" name="xor_ln368_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="0"/>
<pin id="410" dir="0" index="1" bw="3" slack="0"/>
<pin id="411" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln368_1/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln368_2_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="0"/>
<pin id="416" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_2/3 "/>
</bind>
</comp>

<comp id="418" class="1004" name="zext_ln368_3_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_3/3 "/>
</bind>
</comp>

<comp id="422" class="1004" name="shl_ln368_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="3" slack="0"/>
<pin id="425" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368_1/3 "/>
</bind>
</comp>

<comp id="428" class="1004" name="lshr_ln368_1_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="3" slack="0"/>
<pin id="431" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln368_1/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="and_ln368_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln368/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="rem_2_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="8" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rem_2/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln1032_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="0"/>
<pin id="448" dir="0" index="1" bw="32" slack="2"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1032/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="p_Val2_load_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="128" slack="3"/>
<pin id="453" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_1_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="128" slack="0"/>
<pin id="456" dir="0" index="1" bw="128" slack="0"/>
<pin id="457" dir="0" index="2" bw="8" slack="0"/>
<pin id="458" dir="0" index="3" bw="1" slack="0"/>
<pin id="459" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sub_ln628_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="1"/>
<pin id="466" dir="0" index="1" bw="7" slack="1"/>
<pin id="467" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln628_2/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="xor_ln628_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="7" slack="1"/>
<pin id="470" dir="0" index="1" bw="7" slack="0"/>
<pin id="471" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln628_1/4 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sub_ln628_3_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="1"/>
<pin id="475" dir="0" index="1" bw="7" slack="1"/>
<pin id="476" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln628_3/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln628_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="1"/>
<pin id="479" dir="0" index="1" bw="7" slack="0"/>
<pin id="480" dir="0" index="2" bw="7" slack="0"/>
<pin id="481" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln628/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln628_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="1"/>
<pin id="486" dir="0" index="1" bw="128" slack="0"/>
<pin id="487" dir="0" index="2" bw="128" slack="0"/>
<pin id="488" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln628_1/4 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln628_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="1"/>
<pin id="493" dir="0" index="1" bw="7" slack="0"/>
<pin id="494" dir="0" index="2" bw="7" slack="1"/>
<pin id="495" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln628_2/4 "/>
</bind>
</comp>

<comp id="497" class="1004" name="xor_ln628_2_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="7" slack="0"/>
<pin id="499" dir="0" index="1" bw="7" slack="0"/>
<pin id="500" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln628_2/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln628_3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_3/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln628_4_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="0"/>
<pin id="509" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_4/4 "/>
</bind>
</comp>

<comp id="511" class="1004" name="lshr_ln628_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="128" slack="0"/>
<pin id="513" dir="0" index="1" bw="7" slack="0"/>
<pin id="514" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_3/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="lshr_ln628_4_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="7" slack="0"/>
<pin id="520" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_4/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_Result_4_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="128" slack="0"/>
<pin id="525" dir="0" index="1" bw="128" slack="0"/>
<pin id="526" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_4/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="localbuffer_V_6_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="128" slack="0"/>
<pin id="531" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="localbuffer_V_6/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln628_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="1"/>
<pin id="535" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628/4 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln628_1_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="7" slack="1"/>
<pin id="538" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_1/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="lshr_ln628_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="128" slack="0"/>
<pin id="541" dir="0" index="1" bw="7" slack="0"/>
<pin id="542" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="lshr_ln628_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="7" slack="0"/>
<pin id="548" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_1/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="p_Result_s_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="128" slack="0"/>
<pin id="553" dir="0" index="1" bw="128" slack="0"/>
<pin id="554" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="tmp_2_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="128" slack="0"/>
<pin id="559" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln368_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="1"/>
<pin id="563" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/4 "/>
</bind>
</comp>

<comp id="564" class="1004" name="lshr_ln368_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="3" slack="0"/>
<pin id="567" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln368/4 "/>
</bind>
</comp>

<comp id="570" class="1004" name="p_Result_1_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="0"/>
<pin id="572" dir="0" index="1" bw="8" slack="0"/>
<pin id="573" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_1/4 "/>
</bind>
</comp>

<comp id="576" class="1004" name="localbuffer_V_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="1"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="0" index="2" bw="8" slack="0"/>
<pin id="580" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="localbuffer_V/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="xor_ln628_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="1"/>
<pin id="585" dir="0" index="1" bw="7" slack="0"/>
<pin id="586" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln628/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln628_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="7" slack="0"/>
<pin id="590" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_2/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="lshr_ln628_2_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="7" slack="0"/>
<pin id="595" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_2/4 "/>
</bind>
</comp>

<comp id="598" class="1004" name="p_Result_2_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="128" slack="0"/>
<pin id="600" dir="0" index="1" bw="128" slack="0"/>
<pin id="601" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_2/4 "/>
</bind>
</comp>

<comp id="604" class="1004" name="tmp_3_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="128" slack="0"/>
<pin id="606" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="608" class="1004" name="xor_ln368_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="3" slack="1"/>
<pin id="610" dir="0" index="1" bw="3" slack="0"/>
<pin id="611" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln368/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="select_ln368_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="1"/>
<pin id="615" dir="0" index="1" bw="3" slack="0"/>
<pin id="616" dir="0" index="2" bw="3" slack="1"/>
<pin id="617" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln368_2/4 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln368_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="3" slack="0"/>
<pin id="621" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368_1/4 "/>
</bind>
</comp>

<comp id="623" class="1004" name="shl_ln368_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="0" index="1" bw="3" slack="0"/>
<pin id="626" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln368/4 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="0"/>
<pin id="631" dir="0" index="1" bw="8" slack="0"/>
<pin id="632" dir="0" index="2" bw="4" slack="0"/>
<pin id="633" dir="0" index="3" bw="1" slack="0"/>
<pin id="634" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="select_ln368_3_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="1"/>
<pin id="641" dir="0" index="1" bw="8" slack="0"/>
<pin id="642" dir="0" index="2" bw="8" slack="0"/>
<pin id="643" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln368_3/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="xor_ln368_2_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="8" slack="1"/>
<pin id="648" dir="0" index="1" bw="8" slack="0"/>
<pin id="649" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln368_2/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="and_ln368_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="0" index="1" bw="8" slack="0"/>
<pin id="654" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln368_1/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="and_ln368_2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="8" slack="0"/>
<pin id="659" dir="0" index="1" bw="8" slack="1"/>
<pin id="660" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln368_2/4 "/>
</bind>
</comp>

<comp id="662" class="1004" name="p_Result_3_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="8" slack="0"/>
<pin id="664" dir="0" index="1" bw="8" slack="0"/>
<pin id="665" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="store_ln1032_store_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="128" slack="0"/>
<pin id="670" dir="0" index="1" bw="128" slack="3"/>
<pin id="671" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1032/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="trunc_ln628_2_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="4"/>
<pin id="675" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln628_2/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="xor_ln628_3_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="0"/>
<pin id="678" dir="0" index="1" bw="3" slack="0"/>
<pin id="679" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln628_3/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="zext_ln628_5_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="0"/>
<pin id="684" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln628_5/5 "/>
</bind>
</comp>

<comp id="686" class="1004" name="lshr_ln628_5_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="3" slack="0"/>
<pin id="689" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln628_5/5 "/>
</bind>
</comp>

<comp id="692" class="1004" name="select_ln1018_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="3"/>
<pin id="694" dir="0" index="1" bw="8" slack="0"/>
<pin id="695" dir="0" index="2" bw="8" slack="0"/>
<pin id="696" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1018/5 "/>
</bind>
</comp>

<comp id="699" class="1004" name="localbuffer2_V_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="localbuffer2_V/5 "/>
</bind>
</comp>

<comp id="706" class="1005" name="rem_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rem "/>
</bind>
</comp>

<comp id="714" class="1005" name="i_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="31" slack="0"/>
<pin id="716" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="721" class="1005" name="j_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="728" class="1005" name="p_Val2_s_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="128" slack="0"/>
<pin id="730" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="735" class="1005" name="add_ln1033_read_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="8" slack="2"/>
<pin id="737" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln1033_read "/>
</bind>
</comp>

<comp id="740" class="1005" name="sub5_read_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="2"/>
<pin id="742" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="sub5_read "/>
</bind>
</comp>

<comp id="745" class="1005" name="last_blk_width_load_read_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="4" slack="1"/>
<pin id="747" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="last_blk_width_load_read "/>
</bind>
</comp>

<comp id="750" class="1005" name="sub_read_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_read "/>
</bind>
</comp>

<comp id="755" class="1005" name="cols_bound_per_npc_load_read_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_bound_per_npc_load_read "/>
</bind>
</comp>

<comp id="760" class="1005" name="sext_ln1033_read_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="5" slack="4"/>
<pin id="762" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="sext_ln1033_read "/>
</bind>
</comp>

<comp id="765" class="1005" name="bound_read_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="770" class="1005" name="icmp_ln1013_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="1" slack="1"/>
<pin id="772" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1013 "/>
</bind>
</comp>

<comp id="774" class="1005" name="bLast_width_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="1"/>
<pin id="776" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="bLast_width "/>
</bind>
</comp>

<comp id="781" class="1005" name="xf_bits_per_clock_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="4" slack="1"/>
<pin id="783" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="xf_bits_per_clock "/>
</bind>
</comp>

<comp id="787" class="1005" name="icmp_ln1044_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="3"/>
<pin id="789" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1044 "/>
</bind>
</comp>

<comp id="791" class="1005" name="icmp_ln1024_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="1"/>
<pin id="793" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1024 "/>
</bind>
</comp>

<comp id="795" class="1005" name="icmp_ln628_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="1" slack="1"/>
<pin id="797" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln628 "/>
</bind>
</comp>

<comp id="802" class="1005" name="trunc_ln628_reg_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="7" slack="1"/>
<pin id="804" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628 "/>
</bind>
</comp>

<comp id="810" class="1005" name="trunc_ln628_1_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="7" slack="1"/>
<pin id="812" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln628_1 "/>
</bind>
</comp>

<comp id="816" class="1005" name="icmp_ln1025_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="1"/>
<pin id="818" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1025 "/>
</bind>
</comp>

<comp id="821" class="1005" name="sub_ln628_reg_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="7" slack="1"/>
<pin id="823" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln628 "/>
</bind>
</comp>

<comp id="827" class="1005" name="sub_ln368_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="3" slack="1"/>
<pin id="829" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln368 "/>
</bind>
</comp>

<comp id="832" class="1005" name="sub_ln628_1_reg_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="7" slack="1"/>
<pin id="834" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln628_1 "/>
</bind>
</comp>

<comp id="837" class="1005" name="icmp_ln368_reg_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="1"/>
<pin id="839" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln368 "/>
</bind>
</comp>

<comp id="843" class="1005" name="trunc_ln368_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="3" slack="1"/>
<pin id="845" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln368 "/>
</bind>
</comp>

<comp id="849" class="1005" name="and_ln368_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="8" slack="1"/>
<pin id="851" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="and_ln368 "/>
</bind>
</comp>

<comp id="855" class="1005" name="localbuffer_V_6_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="8" slack="1"/>
<pin id="857" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="localbuffer_V_6 "/>
</bind>
</comp>

<comp id="860" class="1005" name="p_Result_3_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="8" slack="1"/>
<pin id="862" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="20" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="22" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="8" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="24" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="86" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="163"><net_src comp="92" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="16" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="40" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="203"><net_src comp="194" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="194" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="197" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="231"><net_src comp="197" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="197" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="18" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="243"><net_src comp="215" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="232" pin="2"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="209" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="265" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="259" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="256" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="48" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="290"><net_src comp="281" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="256" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="301"><net_src comp="50" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="256" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="307"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="291" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="297" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="291" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="256" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="259" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="256" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="256" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="256" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="52" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="334" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="54" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="338" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="262" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="56" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="354" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="256" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="364" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="368" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="256" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="360" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="256" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="354" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="397"><net_src comp="378" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="384" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="388" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="378" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="388" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="384" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="412"><net_src comp="392" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="58" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="417"><net_src comp="400" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="421"><net_src comp="408" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="426"><net_src comp="60" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="414" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="432"><net_src comp="60" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="418" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="422" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="428" pin="2"/><net_sink comp="434" pin=1"/></net>

<net id="444"><net_src comp="256" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="271" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="450"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="460"><net_src comp="76" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="451" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="462"><net_src comp="78" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="463"><net_src comp="32" pin="0"/><net_sink comp="454" pin=3"/></net>

<net id="472"><net_src comp="80" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="482"><net_src comp="464" pin="2"/><net_sink comp="477" pin=1"/></net>

<net id="483"><net_src comp="473" pin="2"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="454" pin="4"/><net_sink comp="484" pin=1"/></net>

<net id="490"><net_src comp="451" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="496"><net_src comp="468" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="477" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="80" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="491" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="510"><net_src comp="497" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="484" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="503" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="82" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="507" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="511" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="517" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="532"><net_src comp="523" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="543"><net_src comp="451" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="533" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="82" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="536" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="539" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="545" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="568"><net_src comp="60" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="561" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="557" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=1"/></net>

<net id="581"><net_src comp="84" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="582"><net_src comp="570" pin="2"/><net_sink comp="576" pin=2"/></net>

<net id="587"><net_src comp="80" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="596"><net_src comp="82" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="588" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="152" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="598" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="612"><net_src comp="58" pin="0"/><net_sink comp="608" pin=1"/></net>

<net id="618"><net_src comp="608" pin="2"/><net_sink comp="613" pin=1"/></net>

<net id="622"><net_src comp="613" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="604" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="619" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="635"><net_src comp="88" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="623" pin="2"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="90" pin="0"/><net_sink comp="629" pin=2"/></net>

<net id="638"><net_src comp="32" pin="0"/><net_sink comp="629" pin=3"/></net>

<net id="644"><net_src comp="629" pin="4"/><net_sink comp="639" pin=1"/></net>

<net id="645"><net_src comp="623" pin="2"/><net_sink comp="639" pin=2"/></net>

<net id="650"><net_src comp="60" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="655"><net_src comp="576" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="646" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="639" pin="3"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="651" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="657" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="672"><net_src comp="152" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="680"><net_src comp="673" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="58" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="676" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="60" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="686" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="698"><net_src comp="60" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="703"><net_src comp="168" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="692" pin="3"/><net_sink comp="699" pin=1"/></net>

<net id="705"><net_src comp="699" pin="2"/><net_sink comp="158" pin=2"/></net>

<net id="709"><net_src comp="94" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="717"><net_src comp="98" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="724"><net_src comp="102" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="731"><net_src comp="106" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="738"><net_src comp="110" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="743"><net_src comp="116" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="748"><net_src comp="122" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="753"><net_src comp="128" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="758"><net_src comp="134" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="763"><net_src comp="140" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="768"><net_src comp="146" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="773"><net_src comp="204" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="215" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="784"><net_src comp="220" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="786"><net_src comp="781" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="790"><net_src comp="227" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="794"><net_src comp="275" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="798"><net_src comp="303" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="800"><net_src comp="795" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="801"><net_src comp="795" pin="1"/><net_sink comp="491" pin=0"/></net>

<net id="805"><net_src comp="309" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="806"><net_src comp="802" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="807"><net_src comp="802" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="808"><net_src comp="802" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="809"><net_src comp="802" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="813"><net_src comp="313" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="815"><net_src comp="810" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="819"><net_src comp="328" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="824"><net_src comp="342" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="825"><net_src comp="821" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="826"><net_src comp="821" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="830"><net_src comp="348" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="835"><net_src comp="372" pin="2"/><net_sink comp="832" pin=0"/></net>

<net id="836"><net_src comp="832" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="840"><net_src comp="378" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="841"><net_src comp="837" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="842"><net_src comp="837" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="846"><net_src comp="384" pin="1"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="848"><net_src comp="843" pin="1"/><net_sink comp="613" pin=2"/></net>

<net id="852"><net_src comp="434" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="854"><net_src comp="849" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="858"><net_src comp="529" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="863"><net_src comp="662" pin="2"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="168" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ldata1 | {}
	Port: in_mat_data1 | {5 }
 - Input state : 
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : bound | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : sext_ln1033 | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : cols_bound_per_npc_load | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : ldata1 | {4 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : sub | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : last_blk_width_load | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : sub5 | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : add_ln1033 | {1 }
	Port: AxiStream2MatStream<2>_Pipeline_MMIterInLoopRow : in_mat_data1 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		zext_ln1013 : 1
		icmp_ln1013 : 2
		add_ln1013 : 1
		br_ln1013 : 3
		bLast_width : 1
		xf_bits_per_clock : 2
		icmp_ln1044 : 1
		br_ln1044 : 2
		add_ln1045 : 1
		j_5 : 2
		store_ln1013 : 3
		store_ln1013 : 2
	State 3
		zext_ln1020 : 1
		icmp_ln1024 : 1
		br_ln1024 : 2
		zext_ln1033 : 1
		sub_ln1033 : 2
		sub_ln1033_1 : 1
		icmp_ln628 : 3
		trunc_ln628 : 2
		trunc_ln628_1 : 3
		rem_3 : 1
		store_ln1034 : 2
		icmp_ln1025 : 1
		trunc_ln1026 : 1
		trunc_ln1026_1 : 1
		sub_ln628 : 2
		sub_ln368 : 2
		add_ln1030 : 1
		sext_ln1030 : 2
		sext_ln1030_1 : 2
		trunc_ln1030 : 1
		sub_ln628_1 : 3
		icmp_ln368 : 3
		trunc_ln368 : 1
		trunc_ln368_1 : 2
		select_ln368 : 4
		select_ln368_1 : 4
		xor_ln368_1 : 5
		zext_ln368_2 : 5
		zext_ln368_3 : 5
		shl_ln368_1 : 6
		lshr_ln368_1 : 6
		and_ln368 : 7
		rem_2 : 2
		store_ln1032 : 3
	State 4
		tmp_1 : 1
		select_ln628 : 1
		select_ln628_1 : 2
		xor_ln628_2 : 2
		zext_ln628_3 : 1
		zext_ln628_4 : 2
		lshr_ln628_3 : 2
		lshr_ln628_4 : 3
		p_Result_4 : 4
		localbuffer_V_6 : 4
		lshr_ln628 : 1
		lshr_ln628_1 : 1
		p_Result_s : 2
		tmp_2 : 2
		lshr_ln368 : 1
		p_Result_1 : 3
		localbuffer_V : 3
		lshr_ln628_2 : 1
		p_Result_2 : 2
		tmp_3 : 2
		zext_ln368_1 : 1
		shl_ln368 : 3
		tmp : 4
		select_ln368_3 : 5
		and_ln368_1 : 4
		and_ln368_2 : 6
		p_Result_3 : 6
	State 5
		localbuffer_V_8 : 1
		xor_ln628_3 : 1
		zext_ln628_5 : 1
		lshr_ln628_5 : 2
		select_ln1018 : 3
		localbuffer2_V : 4
		write_ln1044 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|          |            lshr_ln368_1_fu_428           |    0    |    7    |
|          |            lshr_ln628_3_fu_511           |    0    |   423   |
|          |            lshr_ln628_4_fu_517           |    0    |    14   |
|   lshr   |             lshr_ln628_fu_539            |    0    |   423   |
|          |            lshr_ln628_1_fu_545           |    0    |    14   |
|          |             lshr_ln368_fu_564            |    0    |    7    |
|          |            lshr_ln628_2_fu_592           |    0    |    14   |
|          |            lshr_ln628_5_fu_686           |    0    |    7    |
|----------|------------------------------------------|---------|---------|
|          |             and_ln368_fu_434             |    0    |    8    |
|          |             p_Result_4_fu_523            |    0    |   128   |
|          |             p_Result_s_fu_551            |    0    |   128   |
|    and   |             p_Result_1_fu_570            |    0    |    8    |
|          |             p_Result_2_fu_598            |    0    |   128   |
|          |            and_ln368_1_fu_651            |    0    |    8    |
|          |            and_ln368_2_fu_657            |    0    |    8    |
|          |           localbuffer2_V_fu_699          |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|          |         xf_bits_per_clock_fu_220         |    0    |    4    |
|          |                j_5_fu_238                |    0    |    32   |
|          |          ptr_width_minus_fu_265          |    0    |    8    |
|          |           select_ln1033_fu_281           |    0    |    8    |
|          |            select_ln368_fu_392           |    0    |    3    |
|          |           select_ln368_1_fu_400          |    0    |    3    |
|  select  |            select_ln628_fu_477           |    0    |    7    |
|          |           select_ln628_1_fu_484          |    0    |   107   |
|          |           select_ln628_2_fu_491          |    0    |    7    |
|          |           localbuffer_V_fu_576           |    0    |    8    |
|          |           select_ln368_2_fu_613          |    0    |    3    |
|          |           select_ln368_3_fu_639          |    0    |    8    |
|          |           select_ln1018_fu_692           |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|          |             sub_ln1033_fu_291            |    0    |    39   |
|          |            sub_ln1033_1_fu_297           |    0    |    39   |
|          |               rem_3_fu_317               |    0    |    39   |
|    sub   |             sub_ln628_fu_342             |    0    |    14   |
|          |             sub_ln368_fu_348             |    0    |    10   |
|          |            sub_ln628_1_fu_372            |    0    |    14   |
|          |            sub_ln628_2_fu_464            |    0    |    14   |
|          |            sub_ln628_3_fu_473            |    0    |    14   |
|----------|------------------------------------------|---------|---------|
|          |            icmp_ln1013_fu_204            |    0    |    20   |
|          |            bLast_width_fu_215            |    0    |    20   |
|          |            icmp_ln1044_fu_227            |    0    |    20   |
|   icmp   |            icmp_ln1024_fu_275            |    0    |    20   |
|          |             icmp_ln628_fu_303            |    0    |    20   |
|          |            icmp_ln1025_fu_328            |    0    |    20   |
|          |             icmp_ln368_fu_378            |    0    |    20   |
|----------|------------------------------------------|---------|---------|
|          |             add_ln1013_fu_209            |    0    |    38   |
|    add   |             add_ln1045_fu_232            |    0    |    39   |
|          |             add_ln1030_fu_354            |    0    |    12   |
|          |               rem_2_fu_440               |    0    |    39   |
|----------|------------------------------------------|---------|---------|
|          |            xor_ln368_1_fu_408            |    0    |    3    |
|          |            xor_ln628_1_fu_468            |    0    |    7    |
|          |            xor_ln628_2_fu_497            |    0    |    7    |
|    xor   |             xor_ln628_fu_583             |    0    |    7    |
|          |             xor_ln368_fu_608             |    0    |    3    |
|          |            xor_ln368_2_fu_646            |    0    |    8    |
|          |            xor_ln628_3_fu_676            |    0    |    3    |
|----------|------------------------------------------|---------|---------|
|    shl   |            shl_ln368_1_fu_422            |    0    |    7    |
|          |             shl_ln368_fu_623             |    0    |    16   |
|----------|------------------------------------------|---------|---------|
|    or    |             p_Result_3_fu_662            |    0    |    8    |
|----------|------------------------------------------|---------|---------|
|          |        add_ln1033_read_read_fu_110       |    0    |    0    |
|          |           sub5_read_read_fu_116          |    0    |    0    |
|          |   last_blk_width_load_read_read_fu_122   |    0    |    0    |
|   read   |           sub_read_read_fu_128           |    0    |    0    |
|          | cols_bound_per_npc_load_read_read_fu_134 |    0    |    0    |
|          |       sext_ln1033_read_read_fu_140       |    0    |    0    |
|          |          bound_read_read_fu_146          |    0    |    0    |
|          |             val_V_read_fu_152            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |         write_ln1044_write_fu_158        |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |            zext_ln1013_fu_200            |    0    |    0    |
|          |            zext_ln1019_fu_259            |    0    |    0    |
|          |           zext_ln1019_1_fu_262           |    0    |    0    |
|          |            zext_ln1020_fu_271            |    0    |    0    |
|          |            zext_ln1033_fu_287            |    0    |    0    |
|          |            zext_ln368_2_fu_414           |    0    |    0    |
|          |            zext_ln368_3_fu_418           |    0    |    0    |
|   zext   |            zext_ln628_3_fu_503           |    0    |    0    |
|          |            zext_ln628_4_fu_507           |    0    |    0    |
|          |             zext_ln628_fu_533            |    0    |    0    |
|          |            zext_ln628_1_fu_536           |    0    |    0    |
|          |             zext_ln368_fu_561            |    0    |    0    |
|          |            zext_ln628_2_fu_588           |    0    |    0    |
|          |            zext_ln368_1_fu_619           |    0    |    0    |
|          |            zext_ln628_5_fu_682           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |            trunc_ln628_fu_309            |    0    |    0    |
|          |           trunc_ln628_1_fu_313           |    0    |    0    |
|          |            trunc_ln1026_fu_334           |    0    |    0    |
|          |           trunc_ln1026_1_fu_338          |    0    |    0    |
|          |            trunc_ln1030_fu_368           |    0    |    0    |
|   trunc  |            trunc_ln368_fu_384            |    0    |    0    |
|          |           trunc_ln368_1_fu_388           |    0    |    0    |
|          |          localbuffer_V_6_fu_529          |    0    |    0    |
|          |               tmp_2_fu_557               |    0    |    0    |
|          |               tmp_3_fu_604               |    0    |    0    |
|          |           trunc_ln628_2_fu_673           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   sext   |            sext_ln1030_fu_360            |    0    |    0    |
|          |           sext_ln1030_1_fu_364           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|partselect|               tmp_1_fu_454               |    0    |    0    |
|          |                tmp_fu_629                |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |   2059  |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|       add_ln1033_read_reg_735      |    8   |
|          and_ln368_reg_849         |    8   |
|         bLast_width_reg_774        |    1   |
|         bound_read_reg_765         |   32   |
|cols_bound_per_npc_load_read_reg_755|   32   |
|              i_reg_714             |   31   |
|         icmp_ln1013_reg_770        |    1   |
|         icmp_ln1024_reg_791        |    1   |
|         icmp_ln1025_reg_816        |    1   |
|         icmp_ln1044_reg_787        |    1   |
|         icmp_ln368_reg_837         |    1   |
|         icmp_ln628_reg_795         |    1   |
|              j_reg_721             |   32   |
|  last_blk_width_load_read_reg_745  |    4   |
|       localbuffer_V_6_reg_855      |    8   |
|       localbuffer_V_8_reg_165      |    8   |
|         p_Result_3_reg_860         |    8   |
|          p_Val2_s_reg_728          |   128  |
|             rem_reg_706            |   32   |
|      sext_ln1033_read_reg_760      |    5   |
|          sub5_read_reg_740         |    8   |
|          sub_ln368_reg_827         |    3   |
|         sub_ln628_1_reg_832        |    7   |
|          sub_ln628_reg_821         |    7   |
|          sub_read_reg_750          |   32   |
|         trunc_ln368_reg_843        |    3   |
|        trunc_ln628_1_reg_810       |    7   |
|         trunc_ln628_reg_802        |    7   |
|      xf_bits_per_clock_reg_781     |    4   |
+------------------------------------+--------+
|                Total               |   421  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  2059  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   421  |    -   |
+-----------+--------+--------+
|   Total   |   421  |  2059  |
+-----------+--------+--------+
