--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml clock_timer_top.twx clock_timer_top.ncd -o
clock_timer_top.twr clock_timer_top.pcf -ucf clock.ucf

Design file:              clock_timer_top.ncd
Physical constraint file: clock_timer_top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3736 paths analyzed, 527 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.696ns.
--------------------------------------------------------------------------------

Paths for end point clock_counter_module/clockOne_24 (SLICE_X19Y32.B4), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_counter_module/clockOne_18 (FF)
  Destination:          clock_counter_module/clockOne_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.638ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.421 - 0.444)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_counter_module/clockOne_18 to clock_counter_module/clockOne_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y29.DQ      Tcko                  0.391   clock_counter_module/clockOne<18>
                                                       clock_counter_module/clockOne_18
    SLICE_X20Y31.B1      net (fanout=2)        0.828   clock_counter_module/clockOne<18>
    SLICE_X20Y31.B       Tilo                  0.205   N18
                                                       clock_counter_module/clockOne[31]_GND_3_o_equal_2_o<31>7_SW0
    SLICE_X17Y28.C1      net (fanout=2)        1.411   N18
    SLICE_X17Y28.C       Tilo                  0.259   clock_counter_module/oneFreq
                                                       clock_counter_module/clockOne[31]_GND_3_o_equal_2_o<31>7
    SLICE_X19Y32.B4      net (fanout=14)       1.222   clock_counter_module/clockOne[31]_GND_3_o_equal_2_o
    SLICE_X19Y32.CLK     Tas                   0.322   clock_counter_module/clockOne<26>
                                                       clock_counter_module/Mcount_clockOne_eqn_241
                                                       clock_counter_module/clockOne_24
    -------------------------------------------------  ---------------------------
    Total                                      4.638ns (1.177ns logic, 3.461ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_counter_module/clockOne_23 (FF)
  Destination:          clock_counter_module/clockOne_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.493ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_counter_module/clockOne_23 to clock_counter_module/clockOne_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y32.AQ      Tcko                  0.391   clock_counter_module/clockOne<26>
                                                       clock_counter_module/clockOne_23
    SLICE_X20Y31.B2      net (fanout=2)        0.683   clock_counter_module/clockOne<23>
    SLICE_X20Y31.B       Tilo                  0.205   N18
                                                       clock_counter_module/clockOne[31]_GND_3_o_equal_2_o<31>7_SW0
    SLICE_X17Y28.C1      net (fanout=2)        1.411   N18
    SLICE_X17Y28.C       Tilo                  0.259   clock_counter_module/oneFreq
                                                       clock_counter_module/clockOne[31]_GND_3_o_equal_2_o<31>7
    SLICE_X19Y32.B4      net (fanout=14)       1.222   clock_counter_module/clockOne[31]_GND_3_o_equal_2_o
    SLICE_X19Y32.CLK     Tas                   0.322   clock_counter_module/clockOne<26>
                                                       clock_counter_module/Mcount_clockOne_eqn_241
                                                       clock_counter_module/clockOne_24
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (1.177ns logic, 3.316ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_counter_module/clockOne_21 (FF)
  Destination:          clock_counter_module/clockOne_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.358ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.421 - 0.446)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_counter_module/clockOne_21 to clock_counter_module/clockOne_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y31.CQ      Tcko                  0.391   clock_counter_module/clockOne<22>
                                                       clock_counter_module/clockOne_21
    SLICE_X20Y31.B3      net (fanout=2)        0.548   clock_counter_module/clockOne<21>
    SLICE_X20Y31.B       Tilo                  0.205   N18
                                                       clock_counter_module/clockOne[31]_GND_3_o_equal_2_o<31>7_SW0
    SLICE_X17Y28.C1      net (fanout=2)        1.411   N18
    SLICE_X17Y28.C       Tilo                  0.259   clock_counter_module/oneFreq
                                                       clock_counter_module/clockOne[31]_GND_3_o_equal_2_o<31>7
    SLICE_X19Y32.B4      net (fanout=14)       1.222   clock_counter_module/clockOne[31]_GND_3_o_equal_2_o
    SLICE_X19Y32.CLK     Tas                   0.322   clock_counter_module/clockOne<26>
                                                       clock_counter_module/Mcount_clockOne_eqn_241
                                                       clock_counter_module/clockOne_24
    -------------------------------------------------  ---------------------------
    Total                                      4.358ns (1.177ns logic, 3.181ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point counter_module/secondsUnitCounter_3 (SLICE_X23Y24.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.328ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_counter_module/twoFreq (FF)
  Destination:          counter_module/secondsUnitCounter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.617ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.332 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_counter_module/twoFreq to counter_module/secondsUnitCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.AQ      Tcko                  0.391   clock_counter_module/oneFreq
                                                       clock_counter_module/twoFreq
    SLICE_X20Y16.D3      net (fanout=3)        1.567   clock_counter_module/twoFreq
    SLICE_X20Y16.D       Tilo                  0.205   counter_module/minutesTensCounter<2>
                                                       counter_module/Mmux_minutesUnitCounter[3]_minutesUnitCounter[3]_mux_58_OUT1111
    SLICE_X20Y29.B3      net (fanout=8)        1.371   counter_module/Mmux_minutesUnitCounter[3]_minutesUnitCounter[3]_mux_58_OUT111
    SLICE_X20Y29.B       Tilo                  0.205   async_rst_reg<1>
                                                       counter_module/_n0452_inv1
    SLICE_X23Y24.CE      net (fanout=2)        0.554   counter_module/_n0452_inv
    SLICE_X23Y24.CLK     Tceck                 0.324   counter_module/secondsUnitCounter<3>
                                                       counter_module/secondsUnitCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.617ns (1.125ns logic, 3.492ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pause_curr (FF)
  Destination:          counter_module/secondsUnitCounter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.886ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.419 - 0.440)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pause_curr to counter_module/secondsUnitCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.AQ      Tcko                  0.391   pause_curr
                                                       pause_curr
    SLICE_X21Y24.A5      net (fanout=2)        1.617   pause_curr
    SLICE_X21Y24.A       Tilo                  0.259   counter_module/secondsUnitCounter<1>
                                                       counter_module/_n013011
    SLICE_X20Y29.B6      net (fanout=10)       0.536   counter_module/_n01301
    SLICE_X20Y29.B       Tilo                  0.205   async_rst_reg<1>
                                                       counter_module/_n0452_inv1
    SLICE_X23Y24.CE      net (fanout=2)        0.554   counter_module/_n0452_inv
    SLICE_X23Y24.CLK     Tceck                 0.324   counter_module/secondsUnitCounter<3>
                                                       counter_module/secondsUnitCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.886ns (1.179ns logic, 2.707ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_counter_module/oneFreq (FF)
  Destination:          counter_module/secondsUnitCounter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.089ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (0.332 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_counter_module/oneFreq to counter_module/secondsUnitCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.CQ      Tcko                  0.391   clock_counter_module/oneFreq
                                                       clock_counter_module/oneFreq
    SLICE_X21Y24.A4      net (fanout=1)        0.820   clock_counter_module/oneFreq
    SLICE_X21Y24.A       Tilo                  0.259   counter_module/secondsUnitCounter<1>
                                                       counter_module/_n013011
    SLICE_X20Y29.B6      net (fanout=10)       0.536   counter_module/_n01301
    SLICE_X20Y29.B       Tilo                  0.205   async_rst_reg<1>
                                                       counter_module/_n0452_inv1
    SLICE_X23Y24.CE      net (fanout=2)        0.554   counter_module/_n0452_inv
    SLICE_X23Y24.CLK     Tceck                 0.324   counter_module/secondsUnitCounter<3>
                                                       counter_module/secondsUnitCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (1.179ns logic, 1.910ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_module/secondsUnitCounter_1 (SLICE_X21Y24.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_counter_module/twoFreq (FF)
  Destination:          counter_module/secondsUnitCounter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.599ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.328 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_counter_module/twoFreq to counter_module/secondsUnitCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.AQ      Tcko                  0.391   clock_counter_module/oneFreq
                                                       clock_counter_module/twoFreq
    SLICE_X20Y16.D3      net (fanout=3)        1.567   clock_counter_module/twoFreq
    SLICE_X20Y16.D       Tilo                  0.205   counter_module/minutesTensCounter<2>
                                                       counter_module/Mmux_minutesUnitCounter[3]_minutesUnitCounter[3]_mux_58_OUT1111
    SLICE_X20Y29.B3      net (fanout=8)        1.371   counter_module/Mmux_minutesUnitCounter[3]_minutesUnitCounter[3]_mux_58_OUT111
    SLICE_X20Y29.B       Tilo                  0.205   async_rst_reg<1>
                                                       counter_module/_n0452_inv1
    SLICE_X21Y24.CE      net (fanout=2)        0.520   counter_module/_n0452_inv
    SLICE_X21Y24.CLK     Tceck                 0.340   counter_module/secondsUnitCounter<1>
                                                       counter_module/secondsUnitCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.599ns (1.141ns logic, 3.458ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pause_curr (FF)
  Destination:          counter_module/secondsUnitCounter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.868ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.415 - 0.440)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pause_curr to counter_module/secondsUnitCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y40.AQ      Tcko                  0.391   pause_curr
                                                       pause_curr
    SLICE_X21Y24.A5      net (fanout=2)        1.617   pause_curr
    SLICE_X21Y24.A       Tilo                  0.259   counter_module/secondsUnitCounter<1>
                                                       counter_module/_n013011
    SLICE_X20Y29.B6      net (fanout=10)       0.536   counter_module/_n01301
    SLICE_X20Y29.B       Tilo                  0.205   async_rst_reg<1>
                                                       counter_module/_n0452_inv1
    SLICE_X21Y24.CE      net (fanout=2)        0.520   counter_module/_n0452_inv
    SLICE_X21Y24.CLK     Tceck                 0.340   counter_module/secondsUnitCounter<1>
                                                       counter_module/secondsUnitCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.868ns (1.195ns logic, 2.673ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clock_counter_module/oneFreq (FF)
  Destination:          counter_module/secondsUnitCounter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.071ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.328 - 0.352)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clock_counter_module/oneFreq to counter_module/secondsUnitCounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y28.CQ      Tcko                  0.391   clock_counter_module/oneFreq
                                                       clock_counter_module/oneFreq
    SLICE_X21Y24.A4      net (fanout=1)        0.820   clock_counter_module/oneFreq
    SLICE_X21Y24.A       Tilo                  0.259   counter_module/secondsUnitCounter<1>
                                                       counter_module/_n013011
    SLICE_X20Y29.B6      net (fanout=10)       0.536   counter_module/_n01301
    SLICE_X20Y29.B       Tilo                  0.205   async_rst_reg<1>
                                                       counter_module/_n0452_inv1
    SLICE_X21Y24.CE      net (fanout=2)        0.520   counter_module/_n0452_inv
    SLICE_X21Y24.CLK     Tceck                 0.340   counter_module/secondsUnitCounter<1>
                                                       counter_module/secondsUnitCounter_1
    -------------------------------------------------  ---------------------------
    Total                                      3.071ns (1.195ns logic, 1.876ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point step_d_2 (SLICE_X14Y40.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_16 (FF)
  Destination:          step_d_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.343ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.073 - 0.078)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_div_16 to step_d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BQ      Tcko                  0.200   clk_div_16
                                                       clk_div_16
    SLICE_X14Y40.CE      net (fanout=2)        0.247   clk_div_16
    SLICE_X14Y40.CLK     Tckce       (-Th)     0.104   step_d<2>
                                                       step_d_2
    -------------------------------------------------  ---------------------------
    Total                                      0.343ns (0.096ns logic, 0.247ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point step_d_1 (SLICE_X14Y40.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_16 (FF)
  Destination:          step_d_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.345ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.073 - 0.078)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_div_16 to step_d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BQ      Tcko                  0.200   clk_div_16
                                                       clk_div_16
    SLICE_X14Y40.CE      net (fanout=2)        0.247   clk_div_16
    SLICE_X14Y40.CLK     Tckce       (-Th)     0.102   step_d<2>
                                                       step_d_1
    -------------------------------------------------  ---------------------------
    Total                                      0.345ns (0.098ns logic, 0.247ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point step_d_0 (SLICE_X14Y40.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_div_16 (FF)
  Destination:          step_d_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      -0.005ns (0.073 - 0.078)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_div_16 to step_d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y42.BQ      Tcko                  0.200   clk_div_16
                                                       clk_div_16
    SLICE_X14Y40.CE      net (fanout=2)        0.247   clk_div_16
    SLICE_X14Y40.CLK     Tckce       (-Th)     0.092   step_d<2>
                                                       step_d_0
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.108ns logic, 0.247ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk_div_2/CLK
  Logical resource: clk_en/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk_div_2/CLK
  Logical resource: clk_div_0/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.696|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3736 paths, 0 nets, and 738 connections

Design statistics:
   Minimum period:   4.696ns{1}   (Maximum frequency: 212.947MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 22 13:12:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



