---
layout: default
title: RIFT: A Scalable Methodology for LLM Accelerator Fault Assessment using Reinforcement Learning
---

# RIFT: A Scalable Methodology for LLM Accelerator Fault Assessment using Reinforcement Learning

**arXiv**: [2512.09829v1](https://arxiv.org/abs/2512.09829) | [PDF](https://arxiv.org/pdf/2512.09829.pdf)

**ä½œè€…**: Khurram Khalil, Muhammad Mahad Khaliq, Khaza Anuarul Hoque

---

## ðŸ’¡ ä¸€å¥è¯è¦ç‚¹

**æå‡ºRIFTæ¡†æž¶ï¼Œåˆ©ç”¨å¼ºåŒ–å­¦ä¹ è‡ªåŠ¨åŒ–å‘çŽ°æœ€å°é«˜å½±å“æ•…éšœåœºæ™¯ï¼Œä»¥è§£å†³AIåŠ é€Ÿå™¨æ•…éšœè¯„ä¼°çš„å¯æ‰©å±•æ€§é—®é¢˜ã€‚**

**å…³é”®è¯**: `AIåŠ é€Ÿå™¨æ•…éšœè¯„ä¼°` `å¼ºåŒ–å­¦ä¹ å¼•å¯¼` `æœ€å°é«˜å½±å“æµ‹è¯•` `æ··åˆæ•æ„Ÿåº¦åˆ†æž` `å¯æ‰©å±•æ¡†æž¶` `ç¡¬ä»¶ä¿æŠ¤ç­–ç•¥`

## ðŸ“‹ æ ¸å¿ƒè¦ç‚¹

1. æ ¸å¿ƒé—®é¢˜ï¼šçŽ°ä»£AIåŠ é€Ÿå™¨è§„æ¨¡å·¨å¤§ï¼Œä¼ ç»Ÿæ•…éšœè¯„ä¼°æ–¹æ³•è®¡ç®—æˆæœ¬é«˜ä¸”å…³é”®æ•…éšœæ¨¡å¼è¦†ç›–å·®ã€‚
2. æ–¹æ³•è¦ç‚¹ï¼šå°†æœ€åæ•…éšœæœç´¢è½¬åŒ–ä¸ºåºåˆ—å†³ç­–é—®é¢˜ï¼Œç»“åˆæ··åˆæ•æ„Ÿåº¦åˆ†æžå’Œå¼ºåŒ–å­¦ä¹ ç”Ÿæˆæœ€å°é«˜å½±å“æµ‹è¯•å¥—ä»¶ã€‚
3. å®žéªŒæˆ–æ•ˆæžœï¼šåœ¨åäº¿å‚æ•°LLMå·¥ä½œè´Ÿè½½ä¸Šï¼ŒRIFTæ¯”è¿›åŒ–æ–¹æ³•å¿«2.2å€ï¼Œæµ‹è¯•å‘é‡é‡æ¯”éšæœºæ³¨å…¥å‡å°‘99%ä»¥ä¸Šï¼Œæ•…éšœè¦†ç›–æ›´ä¼˜ã€‚

## ðŸ“„ æ‘˜è¦ï¼ˆåŽŸæ–‡ï¼‰

> The massive scale of modern AI accelerators presents critical challenges to traditional fault assessment methodologies, which face prohibitive computational costs and provide poor coverage of critical failure modes. This paper introduces RIFT (Reinforcement Learning-guided Intelligent Fault Targeting), a scalable framework that automates the discovery of minimal, high-impact fault scenarios for efficient design-time fault assessment. RIFT transforms the complex search for worst-case faults into a sequential decision-making problem, combining hybrid sensitivity analysis for search space pruning with reinforcement learning to intelligently generate minimal, high-impact test suites. Evaluated on billion-parameter Large Language Model (LLM) workloads using NVIDIA A100 GPUs, RIFT achieves a \textbf{2.2$\times$} fault assessment speedup over evolutionary methods and reduces the required test vector volume by over \textbf{99\%} compared to random fault injection, all while achieving \textbf{superior fault coverage}. The proposed framework also provides actionable data to enable intelligent hardware protection strategies, demonstrating that RIFT-guided selective error correction code provides a \textbf{12.8$\times$} improvement in \textbf{cost-effectiveness} (coverage per unit area) compared to uniform triple modular redundancy protection. RIFT automatically generates UVM-compliant verification artifacts, ensuring its findings are directly actionable and integrable into commercial RTL verification workflows.

