Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/top.v" Line 2. Module top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC_ARRAY.v" Line 2. Module CORDIC_ARRAY doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/DU.v" Line 3. Module DU_0 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 3. Module CORDIC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 3. Module CORDIC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 3. Module CORDIC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/DU.v" Line 34. Module DU_1_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 3. Module CORDIC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 3. Module CORDIC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/DU.v" Line 34. Module DU_1_2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 3. Module CORDIC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage(PIPE_FLAG=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/zhanggenqi/Desktop/DSP_in_VLSI/FINAL/上傳檔案/FINAL_r13943015_r12943180/RTL/CORDIC.v" Line 198. Module single_stage_default doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clk_gen
Compiling module xil_defaultlib.DU_0
Compiling module xil_defaultlib.single_stage(PIPE_FLAG=1)
Compiling module xil_defaultlib.single_stage_default
Compiling module xil_defaultlib.CORDIC
Compiling module xil_defaultlib.DU_1_2
Compiling module xil_defaultlib.DU_3
Compiling module xil_defaultlib.CORDIC_ARRAY
Compiling module xil_defaultlib.reciprocal_default
Compiling module xil_defaultlib.fi_mul_default
Compiling module xil_defaultlib.back_sub_main_default
Compiling module xil_defaultlib.BACK_SUBSTITUTION
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
