{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764659372457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764659372457 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 02 04:09:32 2025 " "Processing started: Tue Dec 02 04:09:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764659372457 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764659372457 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ContAscAuto -c ContAscAuto " "Command: quartus_map --read_settings_files=on --write_settings_files=off ContAscAuto -c ContAscAuto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764659372457 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1764659372694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1764659372694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorbcd.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorbcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecodificadorBCD " "Found entity 1: DecodificadorBCD" {  } { { "DecodificadorBCD.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscAuto/DecodificadorBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764659379571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764659379571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorFreq " "Found entity 1: DivisorFreq" {  } { { "DivisorFreq.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscAuto/DivisorFreq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764659379571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764659379571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorauto.v 1 1 " "Found 1 design units, including 1 entities, in source file contadorauto.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContadorAuto " "Found entity 1: ContadorAuto" {  } { { "ContadorAuto.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscAuto/ContadorAuto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764659379571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764659379571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contascauto.v 1 1 " "Found 1 design units, including 1 entities, in source file contascauto.v" { { "Info" "ISGN_ENTITY_NAME" "1 ContAscAuto " "Found entity 1: ContAscAuto" {  } { { "ContAscAuto.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscAuto/ContAscAuto.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1764659379594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1764659379594 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ContAscAuto.v(13) " "Verilog HDL Instantiation warning at ContAscAuto.v(13): instance has no name" {  } { { "ContAscAuto.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscAuto/ContAscAuto.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764659379594 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ContAscAuto.v(19) " "Verilog HDL Instantiation warning at ContAscAuto.v(19): instance has no name" {  } { { "ContAscAuto.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscAuto/ContAscAuto.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764659379594 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ContAscAuto.v(34) " "Verilog HDL Instantiation warning at ContAscAuto.v(34): instance has no name" {  } { { "ContAscAuto.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscAuto/ContAscAuto.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1764659379594 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ContAscAuto " "Elaborating entity \"ContAscAuto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1764659379612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorFreq DivisorFreq:comb_3 " "Elaborating entity \"DivisorFreq\" for hierarchy \"DivisorFreq:comb_3\"" {  } { { "ContAscAuto.v" "comb_3" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscAuto/ContAscAuto.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764659379634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 DivisorFreq.v(19) " "Verilog HDL assignment warning at DivisorFreq.v(19): truncated value with size 32 to match size of target (26)" {  } { { "DivisorFreq.v" "" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscAuto/DivisorFreq.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1764659379634 "|ContAscAuto|DivisorFreq:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorAuto ContadorAuto:comb_4 " "Elaborating entity \"ContadorAuto\" for hierarchy \"ContadorAuto:comb_4\"" {  } { { "ContAscAuto.v" "comb_4" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscAuto/ContAscAuto.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764659379649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodificadorBCD DecodificadorBCD:comb_5 " "Elaborating entity \"DecodificadorBCD\" for hierarchy \"DecodificadorBCD:comb_5\"" {  } { { "ContAscAuto.v" "comb_5" { Text "C:/Users/jpsza/OneDrive/Documentos/GitHub/Pessoal/LabCD-Unifesp/Aula10/ContAscAuto/ContAscAuto.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764659379656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1764659380147 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1764659380553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1764659380553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1764659380600 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1764659380600 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1764659380600 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1764659380600 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764659380616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 02 04:09:40 2025 " "Processing ended: Tue Dec 02 04:09:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764659380616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764659380616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764659380616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1764659380616 ""}
