Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4b39843ac7b0439696232c697589a17a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_meter_behav xil_defaultlib.TB_meter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset' [C:/Users/Allen/Documents/GitHub/EE460M-Labs/Lab 4/project_1/project_1.srcs/sources_1/new/Meter.v:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.clkDiv
Compiling module xil_defaultlib.Decrementer
Compiling module xil_defaultlib.bcd
Compiling module xil_defaultlib.ssclkdiv
Compiling module xil_defaultlib.sevenseg
Compiling module xil_defaultlib.DFF
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.singlePulse
Compiling module xil_defaultlib.Meter
Compiling module xil_defaultlib.TB_meter
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_meter_behav
