Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Dec 16 17:07:25 2021
| Host         : c5b1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab5_bd_wrapper_timing_summary_routed.rpt -pb lab5_bd_wrapper_timing_summary_routed.pb -rpx lab5_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lab5_bd_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.099        0.000                      0                 2346        0.040        0.000                      0                 2346        4.020        0.000                       0                  1051  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                           ------------       ----------      --------------
clk_fpga_0                      {0.000 5.000}      10.000          100.000         
lab5_bd_i/gen_fun_top_0/U0/clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                            3.099        0.000                      0                 2028        0.040        0.000                      0                 2028        4.020        0.000                       0                   887  
lab5_bd_i/gen_fun_top_0/U0/clk        6.617        0.000                      0                  318        0.091        0.000                      0                  318        4.020        0.000                       0                   164  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.099ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.642ns (10.253%)  route 5.619ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.757     3.051    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y45         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518     3.569 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.446     4.015    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aresetn
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/axi_awready_i_1/O
                         net (fo=182, routed)         5.173     9.312    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
                         clock pessimism              0.115    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X29Y100        FDRE (Setup_fdre_C_R)       -0.429    12.411    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[24]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.642ns (10.253%)  route 5.619ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.757     3.051    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y45         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518     3.569 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.446     4.015    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aresetn
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/axi_awready_i_1/O
                         net (fo=182, routed)         5.173     9.312    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
                         clock pessimism              0.115    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X29Y100        FDRE (Setup_fdre_C_R)       -0.429    12.411    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[25]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.642ns (10.253%)  route 5.619ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.757     3.051    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y45         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518     3.569 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.446     4.015    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aresetn
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/axi_awready_i_1/O
                         net (fo=182, routed)         5.173     9.312    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[26]/C
                         clock pessimism              0.115    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X29Y100        FDRE (Setup_fdre_C_R)       -0.429    12.411    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[26]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.642ns (10.253%)  route 5.619ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.757     3.051    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y45         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518     3.569 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.446     4.015    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aresetn
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/axi_awready_i_1/O
                         net (fo=182, routed)         5.173     9.312    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[27]/C
                         clock pessimism              0.115    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X29Y100        FDRE (Setup_fdre_C_R)       -0.429    12.411    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[27]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.642ns (10.253%)  route 5.619ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.757     3.051    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y45         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518     3.569 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.446     4.015    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aresetn
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/axi_awready_i_1/O
                         net (fo=182, routed)         5.173     9.312    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[28]/C
                         clock pessimism              0.115    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X29Y100        FDRE (Setup_fdre_C_R)       -0.429    12.411    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[28]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.642ns (10.253%)  route 5.619ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.757     3.051    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y45         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518     3.569 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.446     4.015    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aresetn
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/axi_awready_i_1/O
                         net (fo=182, routed)         5.173     9.312    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[29]/C
                         clock pessimism              0.115    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X29Y100        FDRE (Setup_fdre_C_R)       -0.429    12.411    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[29]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.642ns (10.253%)  route 5.619ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.757     3.051    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y45         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518     3.569 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.446     4.015    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aresetn
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/axi_awready_i_1/O
                         net (fo=182, routed)         5.173     9.312    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                         clock pessimism              0.115    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X29Y100        FDRE (Setup_fdre_C_R)       -0.429    12.411    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.099ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.261ns  (logic 0.642ns (10.253%)  route 5.619ns (89.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 12.879 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.757     3.051    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y45         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518     3.569 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.446     4.015    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aresetn
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/axi_awready_i_1/O
                         net (fo=182, routed)         5.173     9.312    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.700    12.879    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
                         clock pessimism              0.115    12.994    
                         clock uncertainty           -0.154    12.840    
    SLICE_X29Y100        FDRE (Setup_fdre_C_R)       -0.429    12.411    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[31]
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  3.099    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.642ns (10.691%)  route 5.363ns (89.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.757     3.051    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y45         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518     3.569 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.446     4.015    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aresetn
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/axi_awready_i_1/O
                         net (fo=182, routed)         4.917     9.056    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X28Y97         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.526    12.705    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[10]/C
                         clock pessimism              0.115    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X28Y97         FDRE (Setup_fdre_C_R)       -0.429    12.237    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.005ns  (logic 0.642ns (10.691%)  route 5.363ns (89.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.757     3.051    lab5_bd_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X14Y45         FDRE                                         r  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y45         FDRE (Prop_fdre_C_Q)         0.518     3.569 f  lab5_bd_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.446     4.015    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aresetn
    SLICE_X14Y47         LUT1 (Prop_lut1_I0_O)        0.124     4.139 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/axi_awready_i_1/O
                         net (fo=182, routed)         4.917     9.056    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/rst
    SLICE_X28Y97         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.526    12.705    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y97         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[13]/C
                         clock pessimism              0.115    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X28Y97         FDRE (Setup_fdre_C_R)       -0.429    12.237    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg2_reg[13]
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                  3.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.563%)  route 0.120ns (48.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.656     0.992    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.120     1.240    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X27Y98         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.844     1.210    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.025     1.200    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.576     0.912    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y94         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.103     1.156    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X30Y93         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.844     1.210    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.111    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.111    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.343%)  route 0.163ns (46.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.659     0.995    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[24]/Q
                         net (fo=1, routed)           0.163     1.299    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3[24]
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.344 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     1.344    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X30Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.845     1.211    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.120     1.296    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.525%)  route 0.130ns (36.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.659     0.995    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[31]/Q
                         net (fo=1, routed)           0.130     1.253    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3[31]
    SLICE_X30Y99         LUT6 (Prop_lut6_I2_O)        0.098     1.351 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.351    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/reg_data_out[31]
    SLICE_X30Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.845     1.211    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     1.297    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.957%)  route 0.159ns (53.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.591     0.927    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aclk
    SLICE_X9Y16          FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/addr_reg[1]/Q
                         net (fo=2, routed)           0.159     1.227    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/Q[1]
    RAMB18_X0Y6          RAMB18E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.898     1.264    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/s00_axi_aclk
    RAMB18_X0Y6          RAMB18E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.283     0.981    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.164    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.319%)  route 0.200ns (58.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.656     0.992    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.200     1.333    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X27Y98         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.844     1.210    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y98         FDRE (Hold_fdre_C_D)         0.076     1.251    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.333    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.888%)  route 0.158ns (49.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.590     0.926    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aclk
    SLICE_X8Y17          FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.090 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/addr_reg[10]/Q
                         net (fo=2, routed)           0.158     1.248    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/Q[10]
    RAMB18_X0Y6          RAMB18E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.898     1.264    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/s00_axi_aclk
    RAMB18_X0Y6          RAMB18E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.283     0.981    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.164    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.226ns (63.233%)  route 0.131ns (36.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.659     0.995    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.128     1.123 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[29]/Q
                         net (fo=1, routed)           0.131     1.254    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3[29]
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.098     1.352 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.000     1.352    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/reg_data_out[29]
    SLICE_X31Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.845     1.211    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.546%)  route 0.160ns (49.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.590     0.926    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/s00_axi_aclk
    SLICE_X8Y17          FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDRE (Prop_fdre_C_Q)         0.164     1.090 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_trigger_controller_1/addr_reg[4]/Q
                         net (fo=2, routed)           0.160     1.250    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/Q[4]
    RAMB18_X0Y6          RAMB18E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.898     1.264    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/s00_axi_aclk
    RAMB18_X0Y6          RAMB18E1                                     r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/CLKARDCLK
                         clock pessimism             -0.283     0.981    
    RAMB18_X0Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.164    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.870%)  route 0.180ns (49.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.659     0.995    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y100        FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3_reg[25]/Q
                         net (fo=1, routed)           0.180     1.316    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/slv_reg3[25]
    SLICE_X31Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.361 r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.361    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X31Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lab5_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.845     1.211    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y99         FDRE                                         r  lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab5_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y6     lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4     lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6     lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4     lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_memory_unit_1/mem_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y29     lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/clk_counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y29     lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/clk_counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y29     lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/clk_counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y29     lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/clk_counter_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y30     lab5_bd_i/lab5_axi_do_0/U0/lab5_axi_do_v1_0_S00_AXI_inst/daq_top_1/daq_adc_controller_1/clk_counter_reg[17]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y96    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y101   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y101   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y101   lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y88    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y89    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y96    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y96    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y96    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y96    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X34Y98    lab5_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  lab5_bd_i/gen_fun_top_0/U0/clk
  To Clock:  lab5_bd_i/gen_fun_top_0/U0/clk

Setup :            0  Failing Endpoints,  Worst Slack        6.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.715ns (25.078%)  route 2.136ns (74.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.837     1.837    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X5Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.256 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.686     2.942    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.296     3.238 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.450     4.688    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X3Y36          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.654    11.654    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X3Y36          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]/C
                         clock pessimism              0.115    11.769    
                         clock uncertainty           -0.035    11.734    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429    11.305    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[0]
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.715ns (25.078%)  route 2.136ns (74.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.837     1.837    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X5Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.256 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.686     2.942    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.296     3.238 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.450     4.688    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X3Y36          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.654    11.654    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X3Y36          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]/C
                         clock pessimism              0.115    11.769    
                         clock uncertainty           -0.035    11.734    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429    11.305    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[1]
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.715ns (25.078%)  route 2.136ns (74.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.837     1.837    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X5Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.256 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.686     2.942    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.296     3.238 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.450     4.688    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X3Y36          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.654    11.654    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X3Y36          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]/C
                         clock pessimism              0.115    11.769    
                         clock uncertainty           -0.035    11.734    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429    11.305    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[2]
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.851ns  (logic 0.715ns (25.078%)  route 2.136ns (74.922%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.654ns = ( 11.654 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.837     1.837    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X5Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.256 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.686     2.942    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.296     3.238 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.450     4.688    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X3Y36          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.654    11.654    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X3Y36          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]/C
                         clock pessimism              0.115    11.769    
                         clock uncertainty           -0.035    11.734    
    SLICE_X3Y36          FDRE (Setup_fdre_C_R)       -0.429    11.305    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[3]
  -------------------------------------------------------------------
                         required time                         11.305    
                         arrival time                          -4.688    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.715ns (26.382%)  route 1.995ns (73.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.837     1.837    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X5Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.256 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.686     2.942    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.296     3.238 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.309     4.547    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X3Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.655    11.655    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X3Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[4]/C
                         clock pessimism              0.115    11.770    
                         clock uncertainty           -0.035    11.735    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429    11.306    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[4]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.715ns (26.382%)  route 1.995ns (73.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.837     1.837    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X5Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.256 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.686     2.942    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.296     3.238 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.309     4.547    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X3Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.655    11.655    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X3Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[5]/C
                         clock pessimism              0.115    11.770    
                         clock uncertainty           -0.035    11.735    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429    11.306    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[5]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.715ns (26.382%)  route 1.995ns (73.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.837     1.837    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X5Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.256 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.686     2.942    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.296     3.238 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.309     4.547    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X3Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.655    11.655    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X3Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[6]/C
                         clock pessimism              0.115    11.770    
                         clock uncertainty           -0.035    11.735    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429    11.306    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[6]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.715ns (26.382%)  route 1.995ns (73.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.655ns = ( 11.655 - 10.000 ) 
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.837     1.837    lab5_bd_i/gen_fun_top_0/U0/clk
    SLICE_X5Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.419     2.256 r  lab5_bd_i/gen_fun_top_0/U0/reset_sinc_reg[1]/Q
                         net (fo=5, routed)           0.686     2.942    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/up_reg_0[0]
    SLICE_X5Y44          LUT2 (Prop_lut2_I0_O)        0.296     3.238 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/FSM_onehot_current_state[2]_i_1/O
                         net (fo=74, routed)          1.309     4.547    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/reset_sinc_reg[1]
    SLICE_X3Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.655    11.655    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X3Y37          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[7]/C
                         clock pessimism              0.115    11.770    
                         clock uncertainty           -0.035    11.735    
    SLICE_X3Y37          FDRE (Setup_fdre_C_R)       -0.429    11.306    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/count_sawtooth_reg[7]
  -------------------------------------------------------------------
                         required time                         11.306    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.771ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 1.881ns (57.938%)  route 1.366ns (42.062%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.835     1.835    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X5Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     2.291 f  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/Q
                         net (fo=2, routed)           0.699     2.990    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_int[2]
    SLICE_X5Y40          LUT1 (Prop_lut1_I0_O)        0.124     3.114 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.114    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.664 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.664    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.778 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.778    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0_n_0
    SLICE_X5Y42          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.112 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.667     4.779    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp[10]
    SLICE_X4Y42          LUT6 (Prop_lut6_I0_O)        0.303     5.082 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[10]_i_1/O
                         net (fo=1, routed)           0.000     5.082    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[10]
    SLICE_X4Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.657    11.657    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[10]/C
                         clock pessimism              0.154    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X4Y42          FDRE (Setup_fdre_C_D)        0.077    11.853    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[10]
  -------------------------------------------------------------------
                         required time                         11.853    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  6.771    

Slack (MET) :             6.809ns  (required time - arrival time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@10.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.651ns (51.397%)  route 1.561ns (48.603%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 11.657 - 10.000 ) 
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.835     1.835    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X5Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.456     2.291 f  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/Q
                         net (fo=2, routed)           0.699     2.990    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_int[2]
    SLICE_X5Y40          LUT1 (Prop_lut1_I0_O)        0.124     3.114 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3/O
                         net (fo=1, routed)           0.000     3.114    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_i_3_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.664 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     3.664    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry_n_0
    SLICE_X5Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.886 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp_carry__0/O[0]
                         net (fo=1, routed)           0.863     4.748    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/plusOp[5]
    SLICE_X4Y41          LUT6 (Prop_lut6_I0_O)        0.299     5.047 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out[5]_i_1/O
                         net (fo=1, routed)           0.000     5.047    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_int[5]
    SLICE_X4Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        1.657    11.657    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X4Y41          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[5]/C
                         clock pessimism              0.154    11.811    
                         clock uncertainty           -0.035    11.776    
    SLICE_X4Y41          FDRE (Setup_fdre_C_D)        0.081    11.857    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[5]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                  6.809    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.602%)  route 0.153ns (54.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.128     0.723 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[9]/Q
                         net (fo=1, routed)           0.153     0.875    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[9]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130     0.784    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.596     0.596    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X9Y44          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.114     0.851    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/first_q[1]
    SLICE_X10Y45         SRL16E                                       r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.865     0.865    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/aclk
    SLICE_X10Y45         SRL16E                                       r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
                         clock pessimism             -0.233     0.632    
    SLICE_X10Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     0.749    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2
  -------------------------------------------------------------------
                         required time                         -0.749    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[2]/Q
                         net (fo=1, routed)           0.207     0.943    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[2]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.402%)  route 0.208ns (59.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[6]/Q
                         net (fo=1, routed)           0.208     0.944    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[6]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.223%)  route 0.210ns (59.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[8]/Q
                         net (fo=1, routed)           0.210     0.945    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[8]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.102%)  route 0.211ns (59.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.736 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[4]/Q
                         net (fo=1, routed)           0.211     0.946    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[4]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.837    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.837    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.624     0.624    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y42          FDRE (Prop_fdre_C_Q)         0.141     0.765 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.056     0.820    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/first_q[10]
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.893     0.893    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/aclk
    SLICE_X7Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]/C
                         clock pessimism             -0.269     0.624    
    SLICE_X7Y42          FDRE (Hold_fdre_C_D)         0.076     0.700    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_trivial_map.i_op_reg_a/opt_has_pipe.i_pipe[2].pipe_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.820    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/da_control_unit/temp1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.625ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.625     0.625    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/clk
    SLICE_X5Y43          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     0.766 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/gen_out_reg[11]/Q
                         net (fo=1, routed)           0.087     0.853    lab5_bd_i/gen_fun_top_0/U0/da_control_unit/Q[11]
    SLICE_X4Y43          LUT3 (Prop_lut3_I0_O)        0.048     0.901 r  lab5_bd_i/gen_fun_top_0/U0/da_control_unit/temp1[11]_i_1/O
                         net (fo=1, routed)           0.000     0.901    lab5_bd_i/gen_fun_top_0/U0/da_control_unit/p_1_in[11]
    SLICE_X4Y43          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/da_control_unit/temp1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.894     0.894    lab5_bd_i/gen_fun_top_0/U0/da_control_unit/clk
    SLICE_X4Y43          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/da_control_unit/temp1_reg[11]/C
                         clock pessimism             -0.256     0.638    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.131     0.769    lab5_bd_i/gen_fun_top_0/U0/da_control_unit/temp1_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.225%)  route 0.207ns (61.775%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y40          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.128     0.723 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[3]/Q
                         net (fo=1, routed)           0.207     0.929    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[3]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.130     0.784    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.784    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by lab5_bd_i/gen_fun_top_0/U0/clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             lab5_bd_i/gen_fun_top_0/U0/clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns - lab5_bd_i/gen_fun_top_0/U0/clk rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.128ns (38.127%)  route 0.208ns (61.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.907ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.595     0.595    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    SLICE_X9Y42          FDRE                                         r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.128     0.723 r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg[7]/Q
                         net (fo=1, routed)           0.208     0.930    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_has_sin.i_addr_mod_stage1.mod_sin_addr_reg_n_0_[7]
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock lab5_bd_i/gen_fun_top_0/U0/clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  lab5_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1051, routed)        0.907     0.907    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y16         RAMB18E1                                     r  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.253     0.654    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.129     0.783    lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -0.783    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         lab5_bd_i/gen_fun_top_0/U0/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab5_bd_i/gen_fun_top_0/U0/clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X5Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/CLK_OUT_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X4Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/clk_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y39   lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y45  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y45  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/CLK_OUT_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/clk_counter_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y45  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X10Y45  lab5_bd_i/gen_fun_top_0/U0/gen_fun_bloc/sine_wave_bloc/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_addr_reg_c/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X5Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/CLK_OUT_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/FSM_onehot_current_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y44   lab5_bd_i/gen_fun_top_0/U0/da_control_unit/clk_counter_reg[0]/C



