
smart-scale.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b2d8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000904  0800b488  0800b488  0000c488  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bd8c  0800bd8c  0000d1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bd8c  0800bd8c  0000cd8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bd94  0800bd94  0000d1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bd94  0800bd94  0000cd94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bd98  0800bd98  0000cd98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800bd9c  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d1e0  2**0
                  CONTENTS
 10 .bss          0000250c  200001e0  200001e0  0000d1e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200026ec  200026ec  0000d1e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d1e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011827  00000000  00000000  0000d210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000297e  00000000  00000000  0001ea37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001130  00000000  00000000  000213b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d5e  00000000  00000000  000224e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002586f  00000000  00000000  00023246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013625  00000000  00000000  00048ab5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dfbee  00000000  00000000  0005c0da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013bcc8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006068  00000000  00000000  0013bd0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007d  00000000  00000000  00141d74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800b470 	.word	0x0800b470

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	0800b470 	.word	0x0800b470

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <Set7SegDisplayWithDecimal>:
    ShowDecimalPoint = 1; // Hin th du thp phn  digit u tin
}

// Hm hin th s vi du thp phn ty chn
void Set7SegDisplayWithDecimal(int val, int show_decimal)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	6039      	str	r1, [r7, #0]
    if(val > 99) val = 99;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	2b63      	cmp	r3, #99	@ 0x63
 800106e:	dd01      	ble.n	8001074 <Set7SegDisplayWithDecimal+0x14>
 8001070:	2363      	movs	r3, #99	@ 0x63
 8001072:	607b      	str	r3, [r7, #4]
    if(val < 0) val = 0;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2b00      	cmp	r3, #0
 8001078:	da01      	bge.n	800107e <Set7SegDisplayWithDecimal+0x1e>
 800107a:	2300      	movs	r3, #0
 800107c:	607b      	str	r3, [r7, #4]

    DisplayValue = val;
 800107e:	4a07      	ldr	r2, [pc, #28]	@ (800109c <Set7SegDisplayWithDecimal+0x3c>)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6013      	str	r3, [r2, #0]
    pos = 0;
 8001084:	4b06      	ldr	r3, [pc, #24]	@ (80010a0 <Set7SegDisplayWithDecimal+0x40>)
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
    ShowDecimalPoint = show_decimal;
 800108a:	4a06      	ldr	r2, [pc, #24]	@ (80010a4 <Set7SegDisplayWithDecimal+0x44>)
 800108c:	683b      	ldr	r3, [r7, #0]
 800108e:	6013      	str	r3, [r2, #0]
}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr
 800109c:	200001fc 	.word	0x200001fc
 80010a0:	20000200 	.word	0x20000200
 80010a4:	20000204 	.word	0x20000204

080010a8 <Run7SegDisplay>:

void Run7SegDisplay()
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
    unsigned char val;
    int show_decimal_now = 0;
 80010ae:	2300      	movs	r3, #0
 80010b0:	603b      	str	r3, [r7, #0]

    pos++;
 80010b2:	4b73      	ldr	r3, [pc, #460]	@ (8001280 <Run7SegDisplay+0x1d8>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	3301      	adds	r3, #1
 80010b8:	4a71      	ldr	r2, [pc, #452]	@ (8001280 <Run7SegDisplay+0x1d8>)
 80010ba:	6013      	str	r3, [r2, #0]
    HAL_GPIO_WritePin(PORT_7SEG_CONTROL0, PIN_7SEG_CONTROL0, GPIO_PIN_RESET);
 80010bc:	2200      	movs	r2, #0
 80010be:	2104      	movs	r1, #4
 80010c0:	4870      	ldr	r0, [pc, #448]	@ (8001284 <Run7SegDisplay+0x1dc>)
 80010c2:	f002 fb7f 	bl	80037c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PORT_7SEG_CONTROL1, PIN_7SEG_CONTROL1, GPIO_PIN_RESET);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2108      	movs	r1, #8
 80010ca:	486e      	ldr	r0, [pc, #440]	@ (8001284 <Run7SegDisplay+0x1dc>)
 80010cc:	f002 fb7a 	bl	80037c4 <HAL_GPIO_WritePin>

    if (pos & 0x1) {
 80010d0:	4b6b      	ldr	r3, [pc, #428]	@ (8001280 <Run7SegDisplay+0x1d8>)
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f003 0301 	and.w	r3, r3, #1
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d012      	beq.n	8001102 <Run7SegDisplay+0x5a>
        // Digit u tin (bn phi) - hng n v
        val = Mask[DisplayValue % 10];
 80010dc:	4b6a      	ldr	r3, [pc, #424]	@ (8001288 <Run7SegDisplay+0x1e0>)
 80010de:	6819      	ldr	r1, [r3, #0]
 80010e0:	4b6a      	ldr	r3, [pc, #424]	@ (800128c <Run7SegDisplay+0x1e4>)
 80010e2:	fb83 2301 	smull	r2, r3, r3, r1
 80010e6:	109a      	asrs	r2, r3, #2
 80010e8:	17cb      	asrs	r3, r1, #31
 80010ea:	1ad2      	subs	r2, r2, r3
 80010ec:	4613      	mov	r3, r2
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	4413      	add	r3, r2
 80010f2:	005b      	lsls	r3, r3, #1
 80010f4:	1aca      	subs	r2, r1, r3
 80010f6:	4b66      	ldr	r3, [pc, #408]	@ (8001290 <Run7SegDisplay+0x1e8>)
 80010f8:	5c9b      	ldrb	r3, [r3, r2]
 80010fa:	71fb      	strb	r3, [r7, #7]
        show_decimal_now = 0; // Khng hin th du thp phn  digit ny
 80010fc:	2300      	movs	r3, #0
 80010fe:	603b      	str	r3, [r7, #0]
 8001100:	e01b      	b.n	800113a <Run7SegDisplay+0x92>
    } else {
        // Digit th hai (bn tri) - hng chc
        val = Mask[(DisplayValue / 10) % 10];
 8001102:	4b61      	ldr	r3, [pc, #388]	@ (8001288 <Run7SegDisplay+0x1e0>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	4a61      	ldr	r2, [pc, #388]	@ (800128c <Run7SegDisplay+0x1e4>)
 8001108:	fb82 1203 	smull	r1, r2, r2, r3
 800110c:	1092      	asrs	r2, r2, #2
 800110e:	17db      	asrs	r3, r3, #31
 8001110:	1ad1      	subs	r1, r2, r3
 8001112:	4b5e      	ldr	r3, [pc, #376]	@ (800128c <Run7SegDisplay+0x1e4>)
 8001114:	fb83 2301 	smull	r2, r3, r3, r1
 8001118:	109a      	asrs	r2, r3, #2
 800111a:	17cb      	asrs	r3, r1, #31
 800111c:	1ad2      	subs	r2, r2, r3
 800111e:	4613      	mov	r3, r2
 8001120:	009b      	lsls	r3, r3, #2
 8001122:	4413      	add	r3, r2
 8001124:	005b      	lsls	r3, r3, #1
 8001126:	1aca      	subs	r2, r1, r3
 8001128:	4b59      	ldr	r3, [pc, #356]	@ (8001290 <Run7SegDisplay+0x1e8>)
 800112a:	5c9b      	ldrb	r3, [r3, r2]
 800112c:	71fb      	strb	r3, [r7, #7]
        // Hin th du thp phn  digit ny nu cn (sau s hng chc)
        if(ShowDecimalPoint) {
 800112e:	4b59      	ldr	r3, [pc, #356]	@ (8001294 <Run7SegDisplay+0x1ec>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <Run7SegDisplay+0x92>
            show_decimal_now = 1;
 8001136:	2301      	movs	r3, #1
 8001138:	603b      	str	r3, [r7, #0]
        }
    }

    // Thit lp segment P (decimal point)
    if (show_decimal_now)
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d006      	beq.n	800114e <Run7SegDisplay+0xa6>
        HAL_GPIO_WritePin(PORT_7SEG_P, PIN_7SEG_P, GPIO_PIN_SET);
 8001140:	2201      	movs	r2, #1
 8001142:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001146:	4854      	ldr	r0, [pc, #336]	@ (8001298 <Run7SegDisplay+0x1f0>)
 8001148:	f002 fb3c 	bl	80037c4 <HAL_GPIO_WritePin>
 800114c:	e005      	b.n	800115a <Run7SegDisplay+0xb2>
    else
        HAL_GPIO_WritePin(PORT_7SEG_P, PIN_7SEG_P, GPIO_PIN_RESET);
 800114e:	2200      	movs	r2, #0
 8001150:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001154:	4850      	ldr	r0, [pc, #320]	@ (8001298 <Run7SegDisplay+0x1f0>)
 8001156:	f002 fb35 	bl	80037c4 <HAL_GPIO_WritePin>

    // Thit lp cc segment khc (G, F, E, D, C, B, A)
    if (val & 0x40)
 800115a:	79fb      	ldrb	r3, [r7, #7]
 800115c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001160:	2b00      	cmp	r3, #0
 8001162:	d006      	beq.n	8001172 <Run7SegDisplay+0xca>
        HAL_GPIO_WritePin(PORT_7SEG_G, PIN_7SEG_G, GPIO_PIN_SET);
 8001164:	2201      	movs	r2, #1
 8001166:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800116a:	484b      	ldr	r0, [pc, #300]	@ (8001298 <Run7SegDisplay+0x1f0>)
 800116c:	f002 fb2a 	bl	80037c4 <HAL_GPIO_WritePin>
 8001170:	e005      	b.n	800117e <Run7SegDisplay+0xd6>
    else
        HAL_GPIO_WritePin(PORT_7SEG_G, PIN_7SEG_G, GPIO_PIN_RESET);
 8001172:	2200      	movs	r2, #0
 8001174:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001178:	4847      	ldr	r0, [pc, #284]	@ (8001298 <Run7SegDisplay+0x1f0>)
 800117a:	f002 fb23 	bl	80037c4 <HAL_GPIO_WritePin>

    if (val & 0x20)
 800117e:	79fb      	ldrb	r3, [r7, #7]
 8001180:	f003 0320 	and.w	r3, r3, #32
 8001184:	2b00      	cmp	r3, #0
 8001186:	d006      	beq.n	8001196 <Run7SegDisplay+0xee>
        HAL_GPIO_WritePin(PORT_7SEG_F, PIN_7SEG_F, GPIO_PIN_SET);
 8001188:	2201      	movs	r2, #1
 800118a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800118e:	4842      	ldr	r0, [pc, #264]	@ (8001298 <Run7SegDisplay+0x1f0>)
 8001190:	f002 fb18 	bl	80037c4 <HAL_GPIO_WritePin>
 8001194:	e005      	b.n	80011a2 <Run7SegDisplay+0xfa>
    else
        HAL_GPIO_WritePin(PORT_7SEG_F, PIN_7SEG_F, GPIO_PIN_RESET);
 8001196:	2200      	movs	r2, #0
 8001198:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800119c:	483e      	ldr	r0, [pc, #248]	@ (8001298 <Run7SegDisplay+0x1f0>)
 800119e:	f002 fb11 	bl	80037c4 <HAL_GPIO_WritePin>

    if (val & 0x10)
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	f003 0310 	and.w	r3, r3, #16
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d006      	beq.n	80011ba <Run7SegDisplay+0x112>
        HAL_GPIO_WritePin(PORT_7SEG_E, PIN_7SEG_E, GPIO_PIN_SET);
 80011ac:	2201      	movs	r2, #1
 80011ae:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011b2:	4839      	ldr	r0, [pc, #228]	@ (8001298 <Run7SegDisplay+0x1f0>)
 80011b4:	f002 fb06 	bl	80037c4 <HAL_GPIO_WritePin>
 80011b8:	e005      	b.n	80011c6 <Run7SegDisplay+0x11e>
    else
        HAL_GPIO_WritePin(PORT_7SEG_E, PIN_7SEG_E, GPIO_PIN_RESET);
 80011ba:	2200      	movs	r2, #0
 80011bc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011c0:	4835      	ldr	r0, [pc, #212]	@ (8001298 <Run7SegDisplay+0x1f0>)
 80011c2:	f002 faff 	bl	80037c4 <HAL_GPIO_WritePin>

    if (val & 0x8)
 80011c6:	79fb      	ldrb	r3, [r7, #7]
 80011c8:	f003 0308 	and.w	r3, r3, #8
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d006      	beq.n	80011de <Run7SegDisplay+0x136>
        HAL_GPIO_WritePin(PORT_7SEG_D, PIN_7SEG_D, GPIO_PIN_SET);
 80011d0:	2201      	movs	r2, #1
 80011d2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011d6:	4830      	ldr	r0, [pc, #192]	@ (8001298 <Run7SegDisplay+0x1f0>)
 80011d8:	f002 faf4 	bl	80037c4 <HAL_GPIO_WritePin>
 80011dc:	e005      	b.n	80011ea <Run7SegDisplay+0x142>
    else
        HAL_GPIO_WritePin(PORT_7SEG_D, PIN_7SEG_D, GPIO_PIN_RESET);
 80011de:	2200      	movs	r2, #0
 80011e0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011e4:	482c      	ldr	r0, [pc, #176]	@ (8001298 <Run7SegDisplay+0x1f0>)
 80011e6:	f002 faed 	bl	80037c4 <HAL_GPIO_WritePin>

    if (val & 0x4)
 80011ea:	79fb      	ldrb	r3, [r7, #7]
 80011ec:	f003 0304 	and.w	r3, r3, #4
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d006      	beq.n	8001202 <Run7SegDisplay+0x15a>
        HAL_GPIO_WritePin(PORT_7SEG_C, PIN_7SEG_C, GPIO_PIN_SET);
 80011f4:	2201      	movs	r2, #1
 80011f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011fa:	4827      	ldr	r0, [pc, #156]	@ (8001298 <Run7SegDisplay+0x1f0>)
 80011fc:	f002 fae2 	bl	80037c4 <HAL_GPIO_WritePin>
 8001200:	e005      	b.n	800120e <Run7SegDisplay+0x166>
    else
        HAL_GPIO_WritePin(PORT_7SEG_C, PIN_7SEG_C, GPIO_PIN_RESET);
 8001202:	2200      	movs	r2, #0
 8001204:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001208:	4823      	ldr	r0, [pc, #140]	@ (8001298 <Run7SegDisplay+0x1f0>)
 800120a:	f002 fadb 	bl	80037c4 <HAL_GPIO_WritePin>

    if (val & 0x2)
 800120e:	79fb      	ldrb	r3, [r7, #7]
 8001210:	f003 0302 	and.w	r3, r3, #2
 8001214:	2b00      	cmp	r3, #0
 8001216:	d006      	beq.n	8001226 <Run7SegDisplay+0x17e>
        HAL_GPIO_WritePin(PORT_7SEG_B, PIN_7SEG_B, GPIO_PIN_SET);
 8001218:	2201      	movs	r2, #1
 800121a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800121e:	481e      	ldr	r0, [pc, #120]	@ (8001298 <Run7SegDisplay+0x1f0>)
 8001220:	f002 fad0 	bl	80037c4 <HAL_GPIO_WritePin>
 8001224:	e005      	b.n	8001232 <Run7SegDisplay+0x18a>
    else
        HAL_GPIO_WritePin(PORT_7SEG_B, PIN_7SEG_B, GPIO_PIN_RESET);
 8001226:	2200      	movs	r2, #0
 8001228:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800122c:	481a      	ldr	r0, [pc, #104]	@ (8001298 <Run7SegDisplay+0x1f0>)
 800122e:	f002 fac9 	bl	80037c4 <HAL_GPIO_WritePin>

    if (val & 0x1)
 8001232:	79fb      	ldrb	r3, [r7, #7]
 8001234:	f003 0301 	and.w	r3, r3, #1
 8001238:	2b00      	cmp	r3, #0
 800123a:	d006      	beq.n	800124a <Run7SegDisplay+0x1a2>
        HAL_GPIO_WritePin(PORT_7SEG_A, PIN_7SEG_A, GPIO_PIN_SET);
 800123c:	2201      	movs	r2, #1
 800123e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001242:	4815      	ldr	r0, [pc, #84]	@ (8001298 <Run7SegDisplay+0x1f0>)
 8001244:	f002 fabe 	bl	80037c4 <HAL_GPIO_WritePin>
 8001248:	e005      	b.n	8001256 <Run7SegDisplay+0x1ae>
    else
        HAL_GPIO_WritePin(PORT_7SEG_A, PIN_7SEG_A, GPIO_PIN_RESET);
 800124a:	2200      	movs	r2, #0
 800124c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001250:	4811      	ldr	r0, [pc, #68]	@ (8001298 <Run7SegDisplay+0x1f0>)
 8001252:	f002 fab7 	bl	80037c4 <HAL_GPIO_WritePin>

    // Kch hot digit tng ng
    if (pos & 0x1)
 8001256:	4b0a      	ldr	r3, [pc, #40]	@ (8001280 <Run7SegDisplay+0x1d8>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	2b00      	cmp	r3, #0
 8001260:	d005      	beq.n	800126e <Run7SegDisplay+0x1c6>
        HAL_GPIO_WritePin(PORT_7SEG_CONTROL0, PIN_7SEG_CONTROL0, GPIO_PIN_SET);
 8001262:	2201      	movs	r2, #1
 8001264:	2104      	movs	r1, #4
 8001266:	4807      	ldr	r0, [pc, #28]	@ (8001284 <Run7SegDisplay+0x1dc>)
 8001268:	f002 faac 	bl	80037c4 <HAL_GPIO_WritePin>
    else
        HAL_GPIO_WritePin(PORT_7SEG_CONTROL1, PIN_7SEG_CONTROL1, GPIO_PIN_SET);
}
 800126c:	e004      	b.n	8001278 <Run7SegDisplay+0x1d0>
        HAL_GPIO_WritePin(PORT_7SEG_CONTROL1, PIN_7SEG_CONTROL1, GPIO_PIN_SET);
 800126e:	2201      	movs	r2, #1
 8001270:	2108      	movs	r1, #8
 8001272:	4804      	ldr	r0, [pc, #16]	@ (8001284 <Run7SegDisplay+0x1dc>)
 8001274:	f002 faa6 	bl	80037c4 <HAL_GPIO_WritePin>
}
 8001278:	bf00      	nop
 800127a:	3708      	adds	r7, #8
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20000200 	.word	0x20000200
 8001284:	40021800 	.word	0x40021800
 8001288:	200001fc 	.word	0x200001fc
 800128c:	66666667 	.word	0x66666667
 8001290:	20000000 	.word	0x20000000
 8001294:	20000204 	.word	0x20000204
 8001298:	40021000 	.word	0x40021000

0800129c <hx711_init>:
 */

#include <HX711.h>

//#############################################################################################
void hx711_init(hx711_t *hx711, GPIO_TypeDef *clk_gpio, uint16_t clk_pin, GPIO_TypeDef *dat_gpio, uint16_t dat_pin){
 800129c:	b580      	push	{r7, lr}
 800129e:	b08a      	sub	sp, #40	@ 0x28
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	60f8      	str	r0, [r7, #12]
 80012a4:	60b9      	str	r1, [r7, #8]
 80012a6:	603b      	str	r3, [r7, #0]
 80012a8:	4613      	mov	r3, r2
 80012aa:	80fb      	strh	r3, [r7, #6]
  // Setup the pin connections with the STM Board
  hx711->clk_gpio = clk_gpio;
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	68ba      	ldr	r2, [r7, #8]
 80012b0:	601a      	str	r2, [r3, #0]
  hx711->clk_pin = clk_pin;
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	88fa      	ldrh	r2, [r7, #6]
 80012b6:	811a      	strh	r2, [r3, #8]
  hx711->dat_gpio = dat_gpio;
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	683a      	ldr	r2, [r7, #0]
 80012bc:	605a      	str	r2, [r3, #4]
  hx711->dat_pin = dat_pin;
 80012be:	68fb      	ldr	r3, [r7, #12]
 80012c0:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80012c2:	815a      	strh	r2, [r3, #10]

  GPIO_InitTypeDef  gpio = {0};
 80012c4:	f107 0314 	add.w	r3, r7, #20
 80012c8:	2200      	movs	r2, #0
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	605a      	str	r2, [r3, #4]
 80012ce:	609a      	str	r2, [r3, #8]
 80012d0:	60da      	str	r2, [r3, #12]
 80012d2:	611a      	str	r2, [r3, #16]
  gpio.Mode = GPIO_MODE_OUTPUT_PP;
 80012d4:	2301      	movs	r3, #1
 80012d6:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_NOPULL;
 80012d8:	2300      	movs	r3, #0
 80012da:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 80012dc:	2302      	movs	r3, #2
 80012de:	623b      	str	r3, [r7, #32]
  gpio.Pin = clk_pin;
 80012e0:	88fb      	ldrh	r3, [r7, #6]
 80012e2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(clk_gpio, &gpio);
 80012e4:	f107 0314 	add.w	r3, r7, #20
 80012e8:	4619      	mov	r1, r3
 80012ea:	68b8      	ldr	r0, [r7, #8]
 80012ec:	f002 f8a6 	bl	800343c <HAL_GPIO_Init>
  gpio.Mode = GPIO_MODE_INPUT;
 80012f0:	2300      	movs	r3, #0
 80012f2:	61bb      	str	r3, [r7, #24]
  gpio.Pull = GPIO_PULLUP;
 80012f4:	2301      	movs	r3, #1
 80012f6:	61fb      	str	r3, [r7, #28]
  gpio.Speed = GPIO_SPEED_FREQ_HIGH;
 80012f8:	2302      	movs	r3, #2
 80012fa:	623b      	str	r3, [r7, #32]
  gpio.Pin = dat_pin;
 80012fc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80012fe:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(dat_gpio, &gpio);
 8001300:	f107 0314 	add.w	r3, r7, #20
 8001304:	4619      	mov	r1, r3
 8001306:	6838      	ldr	r0, [r7, #0]
 8001308:	f002 f898 	bl	800343c <HAL_GPIO_Init>

}
 800130c:	bf00      	nop
 800130e:	3728      	adds	r7, #40	@ 0x28
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <set_scale>:

//#############################################################################################
void set_scale(hx711_t *hx711, float Ascale, float Bscale){
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	60f8      	str	r0, [r7, #12]
 800131c:	ed87 0a02 	vstr	s0, [r7, #8]
 8001320:	edc7 0a01 	vstr	s1, [r7, #4]
  // Set the scale. To calibrate the cell, run the program with a scale of 1, call the tare function and then the get_units function. 
  // Divide the obtained weight by the real weight. The result is the parameter to pass to scale
	hx711->Ascale = Ascale;
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	68ba      	ldr	r2, [r7, #8]
 8001328:	611a      	str	r2, [r3, #16]
	hx711->Bscale = Bscale;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	61da      	str	r2, [r3, #28]
}
 8001330:	bf00      	nop
 8001332:	3714      	adds	r7, #20
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <set_gain>:

//#############################################################################################
void set_gain(hx711_t *hx711, uint8_t Again, uint8_t Bgain){
 800133c:	b480      	push	{r7}
 800133e:	b083      	sub	sp, #12
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
 8001344:	460b      	mov	r3, r1
 8001346:	70fb      	strb	r3, [r7, #3]
 8001348:	4613      	mov	r3, r2
 800134a:	70bb      	strb	r3, [r7, #2]
  // Define A channel's gain
	switch (Again) {
 800134c:	78fb      	ldrb	r3, [r7, #3]
 800134e:	2b40      	cmp	r3, #64	@ 0x40
 8001350:	d005      	beq.n	800135e <set_gain+0x22>
 8001352:	2b80      	cmp	r3, #128	@ 0x80
 8001354:	d107      	bne.n	8001366 <set_gain+0x2a>
			case 128:		// channel A, gain factor 128
				hx711->Again = 1;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2201      	movs	r2, #1
 800135a:	751a      	strb	r2, [r3, #20]
				break;
 800135c:	e003      	b.n	8001366 <set_gain+0x2a>
			case 64:		// channel A, gain factor 64
				hx711->Again = 3;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2203      	movs	r2, #3
 8001362:	751a      	strb	r2, [r3, #20]
				break;
 8001364:	bf00      	nop
		}
	hx711->Bgain = 2;
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	2202      	movs	r2, #2
 800136a:	f883 2020 	strb.w	r2, [r3, #32]
}
 800136e:	bf00      	nop
 8001370:	370c      	adds	r7, #12
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr

0800137a <set_offset>:

//#############################################################################################
void set_offset(hx711_t *hx711, long offset, uint8_t channel){
 800137a:	b480      	push	{r7}
 800137c:	b085      	sub	sp, #20
 800137e:	af00      	add	r7, sp, #0
 8001380:	60f8      	str	r0, [r7, #12]
 8001382:	60b9      	str	r1, [r7, #8]
 8001384:	4613      	mov	r3, r2
 8001386:	71fb      	strb	r3, [r7, #7]
	if(channel == CHANNEL_A) hx711->Aoffset = offset;
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d103      	bne.n	8001396 <set_offset+0x1c>
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	68ba      	ldr	r2, [r7, #8]
 8001392:	60da      	str	r2, [r3, #12]
	else hx711->Boffset = offset;
}
 8001394:	e002      	b.n	800139c <set_offset+0x22>
	else hx711->Boffset = offset;
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	68ba      	ldr	r2, [r7, #8]
 800139a:	619a      	str	r2, [r3, #24]
}
 800139c:	bf00      	nop
 800139e:	3714      	adds	r7, #20
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <shiftIn>:

//############################################################################################
uint8_t shiftIn(hx711_t *hx711, uint8_t bitOrder) {
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	460b      	mov	r3, r1
 80013b2:	70fb      	strb	r3, [r7, #3]
    uint8_t value = 0;
 80013b4:	2300      	movs	r3, #0
 80013b6:	73fb      	strb	r3, [r7, #15]
    uint8_t i;

    for(i = 0; i < 8; ++i) {
 80013b8:	2300      	movs	r3, #0
 80013ba:	73bb      	strb	r3, [r7, #14]
 80013bc:	e03e      	b.n	800143c <shiftIn+0x94>
    	HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, SET);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6818      	ldr	r0, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	891b      	ldrh	r3, [r3, #8]
 80013c6:	2201      	movs	r2, #1
 80013c8:	4619      	mov	r1, r3
 80013ca:	f002 f9fb 	bl	80037c4 <HAL_GPIO_WritePin>
        if(bitOrder == 0)
 80013ce:	78fb      	ldrb	r3, [r7, #3]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d113      	bne.n	80013fc <shiftIn+0x54>
            value |= HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) << i;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	685a      	ldr	r2, [r3, #4]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	895b      	ldrh	r3, [r3, #10]
 80013dc:	4619      	mov	r1, r3
 80013de:	4610      	mov	r0, r2
 80013e0:	f002 f9d8 	bl	8003794 <HAL_GPIO_ReadPin>
 80013e4:	4603      	mov	r3, r0
 80013e6:	461a      	mov	r2, r3
 80013e8:	7bbb      	ldrb	r3, [r7, #14]
 80013ea:	fa02 f303 	lsl.w	r3, r2, r3
 80013ee:	b25a      	sxtb	r2, r3
 80013f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	b25b      	sxtb	r3, r3
 80013f8:	73fb      	strb	r3, [r7, #15]
 80013fa:	e014      	b.n	8001426 <shiftIn+0x7e>
        else
            value |= HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) << (7 - i);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	685a      	ldr	r2, [r3, #4]
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	895b      	ldrh	r3, [r3, #10]
 8001404:	4619      	mov	r1, r3
 8001406:	4610      	mov	r0, r2
 8001408:	f002 f9c4 	bl	8003794 <HAL_GPIO_ReadPin>
 800140c:	4603      	mov	r3, r0
 800140e:	461a      	mov	r2, r3
 8001410:	7bbb      	ldrb	r3, [r7, #14]
 8001412:	f1c3 0307 	rsb	r3, r3, #7
 8001416:	fa02 f303 	lsl.w	r3, r2, r3
 800141a:	b25a      	sxtb	r2, r3
 800141c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001420:	4313      	orrs	r3, r2
 8001422:	b25b      	sxtb	r3, r3
 8001424:	73fb      	strb	r3, [r7, #15]
        HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, RESET);
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6818      	ldr	r0, [r3, #0]
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	891b      	ldrh	r3, [r3, #8]
 800142e:	2200      	movs	r2, #0
 8001430:	4619      	mov	r1, r3
 8001432:	f002 f9c7 	bl	80037c4 <HAL_GPIO_WritePin>
    for(i = 0; i < 8; ++i) {
 8001436:	7bbb      	ldrb	r3, [r7, #14]
 8001438:	3301      	adds	r3, #1
 800143a:	73bb      	strb	r3, [r7, #14]
 800143c:	7bbb      	ldrb	r3, [r7, #14]
 800143e:	2b07      	cmp	r3, #7
 8001440:	d9bd      	bls.n	80013be <shiftIn+0x16>
    }
    return value;
 8001442:	7bfb      	ldrb	r3, [r7, #15]
}
 8001444:	4618      	mov	r0, r3
 8001446:	3710      	adds	r7, #16
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}

0800144c <is_ready>:

//############################################################################################
bool is_ready(hx711_t *hx711) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(hx711->dat_gpio, hx711->dat_pin) == GPIO_PIN_RESET){
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	685a      	ldr	r2, [r3, #4]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	895b      	ldrh	r3, [r3, #10]
 800145c:	4619      	mov	r1, r3
 800145e:	4610      	mov	r0, r2
 8001460:	f002 f998 	bl	8003794 <HAL_GPIO_ReadPin>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d101      	bne.n	800146e <is_ready+0x22>
		return 1;
 800146a:	2301      	movs	r3, #1
 800146c:	e000      	b.n	8001470 <is_ready+0x24>
	}
	return 0;
 800146e:	2300      	movs	r3, #0
}
 8001470:	4618      	mov	r0, r3
 8001472:	3708      	adds	r7, #8
 8001474:	46bd      	mov	sp, r7
 8001476:	bd80      	pop	{r7, pc}

08001478 <wait_ready>:

//############################################################################################
void wait_ready(hx711_t *hx711) {
 8001478:	b580      	push	{r7, lr}
 800147a:	b082      	sub	sp, #8
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
	// Wait for the chip to become ready.
	while (!is_ready(hx711)) {
 8001480:	e002      	b.n	8001488 <wait_ready+0x10>
		HAL_Delay(0);
 8001482:	2000      	movs	r0, #0
 8001484:	f001 fe12 	bl	80030ac <HAL_Delay>
	while (!is_ready(hx711)) {
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f7ff ffdf 	bl	800144c <is_ready>
 800148e:	4603      	mov	r3, r0
 8001490:	f083 0301 	eor.w	r3, r3, #1
 8001494:	b2db      	uxtb	r3, r3
 8001496:	2b00      	cmp	r3, #0
 8001498:	d1f3      	bne.n	8001482 <wait_ready+0xa>
	}
}
 800149a:	bf00      	nop
 800149c:	bf00      	nop
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <read>:

//############################################################################################
long read(hx711_t *hx711, uint8_t channel){
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b086      	sub	sp, #24
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
 80014ac:	460b      	mov	r3, r1
 80014ae:	70fb      	strb	r3, [r7, #3]
	wait_ready(hx711);
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff ffe1 	bl	8001478 <wait_ready>
	unsigned long value = 0;
 80014b6:	2300      	movs	r3, #0
 80014b8:	60fb      	str	r3, [r7, #12]
	uint8_t data[3] = { 0 };
 80014ba:	f107 0308 	add.w	r3, r7, #8
 80014be:	2100      	movs	r1, #0
 80014c0:	460a      	mov	r2, r1
 80014c2:	801a      	strh	r2, [r3, #0]
 80014c4:	460a      	mov	r2, r1
 80014c6:	709a      	strb	r2, [r3, #2]
	uint8_t filler = 0x00;
 80014c8:	2300      	movs	r3, #0
 80014ca:	75fb      	strb	r3, [r7, #23]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014cc:	b672      	cpsid	i
}
 80014ce:	bf00      	nop

	noInterrupts();

	data[2] = shiftIn(hx711, 1);
 80014d0:	2101      	movs	r1, #1
 80014d2:	6878      	ldr	r0, [r7, #4]
 80014d4:	f7ff ff68 	bl	80013a8 <shiftIn>
 80014d8:	4603      	mov	r3, r0
 80014da:	72bb      	strb	r3, [r7, #10]
	data[1] = shiftIn(hx711, 1);
 80014dc:	2101      	movs	r1, #1
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f7ff ff62 	bl	80013a8 <shiftIn>
 80014e4:	4603      	mov	r3, r0
 80014e6:	727b      	strb	r3, [r7, #9]
	data[0] = shiftIn(hx711, 1);
 80014e8:	2101      	movs	r1, #1
 80014ea:	6878      	ldr	r0, [r7, #4]
 80014ec:	f7ff ff5c 	bl	80013a8 <shiftIn>
 80014f0:	4603      	mov	r3, r0
 80014f2:	723b      	strb	r3, [r7, #8]

	uint8_t gain = 0;
 80014f4:	2300      	movs	r3, #0
 80014f6:	75bb      	strb	r3, [r7, #22]
	if(channel == 0) gain = hx711->Again;
 80014f8:	78fb      	ldrb	r3, [r7, #3]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d103      	bne.n	8001506 <read+0x62>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	7d1b      	ldrb	r3, [r3, #20]
 8001502:	75bb      	strb	r3, [r7, #22]
 8001504:	e003      	b.n	800150e <read+0x6a>
	else gain = hx711->Bgain;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f893 3020 	ldrb.w	r3, [r3, #32]
 800150c:	75bb      	strb	r3, [r7, #22]

	for (unsigned int i = 0; i < gain; i++) {
 800150e:	2300      	movs	r3, #0
 8001510:	613b      	str	r3, [r7, #16]
 8001512:	e012      	b.n	800153a <read+0x96>
		HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, SET);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6818      	ldr	r0, [r3, #0]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	891b      	ldrh	r3, [r3, #8]
 800151c:	2201      	movs	r2, #1
 800151e:	4619      	mov	r1, r3
 8001520:	f002 f950 	bl	80037c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(hx711->clk_gpio, hx711->clk_pin, RESET);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	6818      	ldr	r0, [r3, #0]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	891b      	ldrh	r3, [r3, #8]
 800152c:	2200      	movs	r2, #0
 800152e:	4619      	mov	r1, r3
 8001530:	f002 f948 	bl	80037c4 <HAL_GPIO_WritePin>
	for (unsigned int i = 0; i < gain; i++) {
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	3301      	adds	r3, #1
 8001538:	613b      	str	r3, [r7, #16]
 800153a:	7dbb      	ldrb	r3, [r7, #22]
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	429a      	cmp	r2, r3
 8001540:	d3e8      	bcc.n	8001514 <read+0x70>
  __ASM volatile ("cpsie i" : : : "memory");
 8001542:	b662      	cpsie	i
}
 8001544:	bf00      	nop
	}

	interrupts();

	// Replicate the most significant bit to pad out a 32-bit signed integer
	if (data[2] & 0x80) {
 8001546:	7abb      	ldrb	r3, [r7, #10]
 8001548:	b25b      	sxtb	r3, r3
 800154a:	2b00      	cmp	r3, #0
 800154c:	da02      	bge.n	8001554 <read+0xb0>
		filler = 0xFF;
 800154e:	23ff      	movs	r3, #255	@ 0xff
 8001550:	75fb      	strb	r3, [r7, #23]
 8001552:	e001      	b.n	8001558 <read+0xb4>
	} else {
		filler = 0x00;
 8001554:	2300      	movs	r3, #0
 8001556:	75fb      	strb	r3, [r7, #23]
	}

	// Construct a 32-bit signed integer
	value = ( (unsigned long)(filler) << 24
 8001558:	7dfb      	ldrb	r3, [r7, #23]
 800155a:	061a      	lsls	r2, r3, #24
			| (unsigned long)(data[2]) << 16
 800155c:	7abb      	ldrb	r3, [r7, #10]
 800155e:	041b      	lsls	r3, r3, #16
 8001560:	431a      	orrs	r2, r3
			| (unsigned long)(data[1]) << 8
 8001562:	7a7b      	ldrb	r3, [r7, #9]
 8001564:	021b      	lsls	r3, r3, #8
 8001566:	4313      	orrs	r3, r2
			| (unsigned long)(data[0]) );
 8001568:	7a3a      	ldrb	r2, [r7, #8]
	value = ( (unsigned long)(filler) << 24
 800156a:	4313      	orrs	r3, r2
 800156c:	60fb      	str	r3, [r7, #12]

	return (long)(value);
 800156e:	68fb      	ldr	r3, [r7, #12]
}
 8001570:	4618      	mov	r0, r3
 8001572:	3718      	adds	r7, #24
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}

08001578 <read_average>:

//############################################################################################
long read_average(hx711_t *hx711, int8_t times, uint8_t channel) {
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
 8001580:	460b      	mov	r3, r1
 8001582:	70fb      	strb	r3, [r7, #3]
 8001584:	4613      	mov	r3, r2
 8001586:	70bb      	strb	r3, [r7, #2]
	long sum = 0;
 8001588:	2300      	movs	r3, #0
 800158a:	60fb      	str	r3, [r7, #12]
	for (int8_t i = 0; i < times; i++) {
 800158c:	2300      	movs	r3, #0
 800158e:	72fb      	strb	r3, [r7, #11]
 8001590:	e011      	b.n	80015b6 <read_average+0x3e>
		sum += read(hx711, channel);
 8001592:	78bb      	ldrb	r3, [r7, #2]
 8001594:	4619      	mov	r1, r3
 8001596:	6878      	ldr	r0, [r7, #4]
 8001598:	f7ff ff84 	bl	80014a4 <read>
 800159c:	4602      	mov	r2, r0
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	4413      	add	r3, r2
 80015a2:	60fb      	str	r3, [r7, #12]
		HAL_Delay(0);
 80015a4:	2000      	movs	r0, #0
 80015a6:	f001 fd81 	bl	80030ac <HAL_Delay>
	for (int8_t i = 0; i < times; i++) {
 80015aa:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	3301      	adds	r3, #1
 80015b2:	b2db      	uxtb	r3, r3
 80015b4:	72fb      	strb	r3, [r7, #11]
 80015b6:	f997 200b 	ldrsb.w	r2, [r7, #11]
 80015ba:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015be:	429a      	cmp	r2, r3
 80015c0:	dbe7      	blt.n	8001592 <read_average+0x1a>
	}
	return sum / times;
 80015c2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80015c6:	68fa      	ldr	r2, [r7, #12]
 80015c8:	fb92 f3f3 	sdiv	r3, r2, r3
}
 80015cc:	4618      	mov	r0, r3
 80015ce:	3710      	adds	r7, #16
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <get_value>:

//############################################################################################
double get_value(hx711_t *hx711, int8_t times, uint8_t channel) {
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b084      	sub	sp, #16
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	460b      	mov	r3, r1
 80015de:	70fb      	strb	r3, [r7, #3]
 80015e0:	4613      	mov	r3, r2
 80015e2:	70bb      	strb	r3, [r7, #2]
	long offset = 0;
 80015e4:	2300      	movs	r3, #0
 80015e6:	60fb      	str	r3, [r7, #12]
	if(channel == CHANNEL_A) offset = hx711->Aoffset;
 80015e8:	78bb      	ldrb	r3, [r7, #2]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d103      	bne.n	80015f6 <get_value+0x22>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	68db      	ldr	r3, [r3, #12]
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	e002      	b.n	80015fc <get_value+0x28>
	else offset = hx711->Boffset;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	699b      	ldr	r3, [r3, #24]
 80015fa:	60fb      	str	r3, [r7, #12]
	return read_average(hx711, times, channel) - offset;
 80015fc:	78ba      	ldrb	r2, [r7, #2]
 80015fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001602:	4619      	mov	r1, r3
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f7ff ffb7 	bl	8001578 <read_average>
 800160a:	4602      	mov	r2, r0
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	4618      	mov	r0, r3
 8001612:	f7fe ffa7 	bl	8000564 <__aeabi_i2d>
 8001616:	4602      	mov	r2, r0
 8001618:	460b      	mov	r3, r1
 800161a:	ec43 2b17 	vmov	d7, r2, r3
}
 800161e:	eeb0 0a47 	vmov.f32	s0, s14
 8001622:	eef0 0a67 	vmov.f32	s1, s15
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <tare>:

//############################################################################################
void tare(hx711_t *hx711, uint8_t times, uint8_t channel) {
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	460b      	mov	r3, r1
 8001636:	70fb      	strb	r3, [r7, #3]
 8001638:	4613      	mov	r3, r2
 800163a:	70bb      	strb	r3, [r7, #2]
	read(hx711, channel); // Change channel
 800163c:	78bb      	ldrb	r3, [r7, #2]
 800163e:	4619      	mov	r1, r3
 8001640:	6878      	ldr	r0, [r7, #4]
 8001642:	f7ff ff2f 	bl	80014a4 <read>
	double sum = read_average(hx711, times, channel);
 8001646:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800164a:	78ba      	ldrb	r2, [r7, #2]
 800164c:	4619      	mov	r1, r3
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7ff ff92 	bl	8001578 <read_average>
 8001654:	4603      	mov	r3, r0
 8001656:	4618      	mov	r0, r3
 8001658:	f7fe ff84 	bl	8000564 <__aeabi_i2d>
 800165c:	4602      	mov	r2, r0
 800165e:	460b      	mov	r3, r1
 8001660:	e9c7 2302 	strd	r2, r3, [r7, #8]
	set_offset(hx711, sum, channel);
 8001664:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001668:	f7ff fa96 	bl	8000b98 <__aeabi_d2iz>
 800166c:	4601      	mov	r1, r0
 800166e:	78bb      	ldrb	r3, [r7, #2]
 8001670:	461a      	mov	r2, r3
 8001672:	6878      	ldr	r0, [r7, #4]
 8001674:	f7ff fe81 	bl	800137a <set_offset>
}
 8001678:	bf00      	nop
 800167a:	3710      	adds	r7, #16
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <tare_all>:

//############################################################################################
void tare_all(hx711_t *hx711, uint8_t times) {
 8001680:	b580      	push	{r7, lr}
 8001682:	b082      	sub	sp, #8
 8001684:	af00      	add	r7, sp, #0
 8001686:	6078      	str	r0, [r7, #4]
 8001688:	460b      	mov	r3, r1
 800168a:	70fb      	strb	r3, [r7, #3]
	tare(hx711, times, CHANNEL_A);
 800168c:	78fb      	ldrb	r3, [r7, #3]
 800168e:	2200      	movs	r2, #0
 8001690:	4619      	mov	r1, r3
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f7ff ffca 	bl	800162c <tare>
	tare(hx711, times, CHANNEL_B);
 8001698:	78fb      	ldrb	r3, [r7, #3]
 800169a:	2201      	movs	r2, #1
 800169c:	4619      	mov	r1, r3
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff ffc4 	bl	800162c <tare>
}
 80016a4:	bf00      	nop
 80016a6:	3708      	adds	r7, #8
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}

080016ac <get_weight>:

//############################################################################################
float get_weight(hx711_t *hx711, int8_t times, uint8_t channel) {
 80016ac:	b5b0      	push	{r4, r5, r7, lr}
 80016ae:	b084      	sub	sp, #16
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
 80016b4:	460b      	mov	r3, r1
 80016b6:	70fb      	strb	r3, [r7, #3]
 80016b8:	4613      	mov	r3, r2
 80016ba:	70bb      	strb	r3, [r7, #2]
  // Read load cell
	read(hx711, channel);
 80016bc:	78bb      	ldrb	r3, [r7, #2]
 80016be:	4619      	mov	r1, r3
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	f7ff feef 	bl	80014a4 <read>
	float scale = 0;
 80016c6:	f04f 0300 	mov.w	r3, #0
 80016ca:	60fb      	str	r3, [r7, #12]
	if(channel == CHANNEL_A) scale = hx711->Ascale;
 80016cc:	78bb      	ldrb	r3, [r7, #2]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d103      	bne.n	80016da <get_weight+0x2e>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	691b      	ldr	r3, [r3, #16]
 80016d6:	60fb      	str	r3, [r7, #12]
 80016d8:	e002      	b.n	80016e0 <get_weight+0x34>
	else scale = hx711->Bscale;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	69db      	ldr	r3, [r3, #28]
 80016de:	60fb      	str	r3, [r7, #12]
	return get_value(hx711, times, channel) / scale;
 80016e0:	78ba      	ldrb	r2, [r7, #2]
 80016e2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016e6:	4619      	mov	r1, r3
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f7ff ff73 	bl	80015d4 <get_value>
 80016ee:	ec55 4b10 	vmov	r4, r5, d0
 80016f2:	68f8      	ldr	r0, [r7, #12]
 80016f4:	f7fe ff48 	bl	8000588 <__aeabi_f2d>
 80016f8:	4602      	mov	r2, r0
 80016fa:	460b      	mov	r3, r1
 80016fc:	4620      	mov	r0, r4
 80016fe:	4629      	mov	r1, r5
 8001700:	f7ff f8c4 	bl	800088c <__aeabi_ddiv>
 8001704:	4602      	mov	r2, r0
 8001706:	460b      	mov	r3, r1
 8001708:	4610      	mov	r0, r2
 800170a:	4619      	mov	r1, r3
 800170c:	f7ff fa8c 	bl	8000c28 <__aeabi_d2f>
 8001710:	4603      	mov	r3, r0
 8001712:	ee07 3a90 	vmov	s15, r3
}
 8001716:	eeb0 0a67 	vmov.f32	s0, s15
 800171a:	3710      	adds	r7, #16
 800171c:	46bd      	mov	sp, r7
 800171e:	bdb0      	pop	{r4, r5, r7, pc}

08001720 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b084      	sub	sp, #16
 8001724:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001726:	f001 fc4f 	bl	8002fc8 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800172a:	f000 f881 	bl	8001830 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800172e:	f000 f985 	bl	8001a3c <MX_GPIO_Init>
  MX_SPI4_Init();
 8001732:	f000 f8ed 	bl	8001910 <MX_SPI4_Init>
  MX_USART1_UART_Init();
 8001736:	f000 f957 	bl	80019e8 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 800173a:	f000 f91f 	bl	800197c <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  //led 7 segment
  HAL_TIM_Base_Start_IT(&htim6);
 800173e:	4836      	ldr	r0, [pc, #216]	@ (8001818 <main+0xf8>)
 8001740:	f003 fb72 	bl	8004e28 <HAL_TIM_Base_Start_IT>

  // Initialize scale system
  scale_init();
 8001744:	f000 fcf2 	bl	800212c <scale_init>

  //RFID
  TM_MFRC522_Init();
 8001748:	f001 f950 	bl	80029ec <TM_MFRC522_Init>
  scale_send_uart_data("Smart Scale System Initialized\r\n");
 800174c:	4833      	ldr	r0, [pc, #204]	@ (800181c <main+0xfc>)
 800174e:	f000 ff09 	bl	8002564 <scale_send_uart_data>

  HAL_UART_Receive_IT(&huart1, &uart_rx_data, 1);
 8001752:	2201      	movs	r2, #1
 8001754:	4932      	ldr	r1, [pc, #200]	@ (8001820 <main+0x100>)
 8001756:	4833      	ldr	r0, [pc, #204]	@ (8001824 <main+0x104>)
 8001758:	f003 feff 	bl	800555a <HAL_UART_Receive_IT>

  HAL_Delay(1000);
 800175c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001760:	f001 fca4 	bl	80030ac <HAL_Delay>
  scale_state.system_ready = 1;
 8001764:	4b30      	ldr	r3, [pc, #192]	@ (8001828 <main+0x108>)
 8001766:	2201      	movs	r2, #1
 8001768:	725a      	strb	r2, [r3, #9]
  scale_state.last_measurement_time = HAL_GetTick();
 800176a:	f001 fc93 	bl	8003094 <HAL_GetTick>
 800176e:	4603      	mov	r3, r0
 8001770:	4a2d      	ldr	r2, [pc, #180]	@ (8001828 <main+0x108>)
 8001772:	60d3      	str	r3, [r2, #12]
  scale_state.last_display_time = HAL_GetTick();
 8001774:	f001 fc8e 	bl	8003094 <HAL_GetTick>
 8001778:	4603      	mov	r3, r0
 800177a:	4a2b      	ldr	r2, [pc, #172]	@ (8001828 <main+0x108>)
 800177c:	6113      	str	r3, [r2, #16]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (uart_command_ready) {
 800177e:	4b2b      	ldr	r3, [pc, #172]	@ (800182c <main+0x10c>)
 8001780:	781b      	ldrb	r3, [r3, #0]
 8001782:	b2db      	uxtb	r3, r3
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <main+0x6c>
		   process_uart_command();
 8001788:	f000 fab4 	bl	8001cf4 <process_uart_command>
	   }

	  uint32_t current_time = HAL_GetTick();
 800178c:	f001 fc82 	bl	8003094 <HAL_GetTick>
 8001790:	60f8      	str	r0, [r7, #12]


	  // Periodic weight measurement
	  if (current_time - scale_state.last_measurement_time >= MEASUREMENT_INTERVAL) {
 8001792:	4b25      	ldr	r3, [pc, #148]	@ (8001828 <main+0x108>)
 8001794:	68db      	ldr	r3, [r3, #12]
 8001796:	68fa      	ldr	r2, [r7, #12]
 8001798:	1ad3      	subs	r3, r2, r3
 800179a:	2b63      	cmp	r3, #99	@ 0x63
 800179c:	d938      	bls.n	8001810 <main+0xf0>
		  scale_state.last_measurement_time = current_time;
 800179e:	4a22      	ldr	r2, [pc, #136]	@ (8001828 <main+0x108>)
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	60d3      	str	r3, [r2, #12]
		  // Read and filter weight
		  float raw_weight = scale_read_weight();
 80017a4:	f000 fd2c 	bl	8002200 <scale_read_weight>
 80017a8:	ed87 0a02 	vstr	s0, [r7, #8]
		  float filtered_weight = scale_filter_weight(raw_weight);
 80017ac:	ed97 0a02 	vldr	s0, [r7, #8]
 80017b0:	f000 fd50 	bl	8002254 <scale_filter_weight>
 80017b4:	ed87 0a01 	vstr	s0, [r7, #4]
		  scale_state.current_weight = filtered_weight;
 80017b8:	4a1b      	ldr	r2, [pc, #108]	@ (8001828 <main+0x108>)
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6013      	str	r3, [r2, #0]

		  // Check weight stability
		  if (scale_is_weight_stable(filtered_weight)) {
 80017be:	ed97 0a01 	vldr	s0, [r7, #4]
 80017c2:	f000 fd7d 	bl	80022c0 <scale_is_weight_stable>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d00a      	beq.n	80017e2 <main+0xc2>
			  if (current_time - scale_state.last_display_time >= DISPLAY_UPDATE_INTERVAL) {
 80017cc:	4b16      	ldr	r3, [pc, #88]	@ (8001828 <main+0x108>)
 80017ce:	691b      	ldr	r3, [r3, #16]
 80017d0:	68fa      	ldr	r2, [r7, #12]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80017d8:	d31a      	bcc.n	8001810 <main+0xf0>
				  scale_state.last_display_time = current_time;
 80017da:	4a13      	ldr	r2, [pc, #76]	@ (8001828 <main+0x108>)
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	6113      	str	r3, [r2, #16]
 80017e0:	e016      	b.n	8001810 <main+0xf0>
			  }
		  } else {
			  // Weight is not stable, but still update display more frequently for debugging
			  if (current_time - scale_state.last_display_time >= (DISPLAY_UPDATE_INTERVAL / 2)) {
 80017e2:	4b11      	ldr	r3, [pc, #68]	@ (8001828 <main+0x108>)
 80017e4:	691b      	ldr	r3, [r3, #16]
 80017e6:	68fa      	ldr	r2, [r7, #12]
 80017e8:	1ad3      	subs	r3, r2, r3
 80017ea:	2bf9      	cmp	r3, #249	@ 0xf9
 80017ec:	d910      	bls.n	8001810 <main+0xf0>
				  scale_state.last_display_time = current_time;
 80017ee:	4a0e      	ldr	r2, [pc, #56]	@ (8001828 <main+0x108>)
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	6113      	str	r3, [r2, #16]
				  scale_display_weight(scale_state.current_weight);
 80017f4:	4b0c      	ldr	r3, [pc, #48]	@ (8001828 <main+0x108>)
 80017f6:	edd3 7a00 	vldr	s15, [r3]
 80017fa:	eeb0 0a67 	vmov.f32	s0, s15
 80017fe:	f000 fd9b 	bl	8002338 <scale_display_weight>
				  scale_process_rfid(scale_state.current_weight);
 8001802:	4b09      	ldr	r3, [pc, #36]	@ (8001828 <main+0x108>)
 8001804:	edd3 7a00 	vldr	s15, [r3]
 8001808:	eeb0 0a67 	vmov.f32	s0, s15
 800180c:	f000 fdcc 	bl	80023a8 <scale_process_rfid>
			  }
		  }
	  }
	  // Small delay to prevent excessive CPU usage
	  HAL_Delay(10);
 8001810:	200a      	movs	r0, #10
 8001812:	f001 fc4b 	bl	80030ac <HAL_Delay>
  {
 8001816:	e7b2      	b.n	800177e <main+0x5e>
 8001818:	20000260 	.word	0x20000260
 800181c:	0800b488 	.word	0x0800b488
 8001820:	20002590 	.word	0x20002590
 8001824:	200002a8 	.word	0x200002a8
 8001828:	200002f0 	.word	0x200002f0
 800182c:	20002592 	.word	0x20002592

08001830 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b094      	sub	sp, #80	@ 0x50
 8001834:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001836:	f107 0320 	add.w	r3, r7, #32
 800183a:	2230      	movs	r2, #48	@ 0x30
 800183c:	2100      	movs	r1, #0
 800183e:	4618      	mov	r0, r3
 8001840:	f005 fe22 	bl	8007488 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001844:	f107 030c 	add.w	r3, r7, #12
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]
 8001850:	60da      	str	r2, [r3, #12]
 8001852:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001854:	2300      	movs	r3, #0
 8001856:	60bb      	str	r3, [r7, #8]
 8001858:	4b2b      	ldr	r3, [pc, #172]	@ (8001908 <SystemClock_Config+0xd8>)
 800185a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185c:	4a2a      	ldr	r2, [pc, #168]	@ (8001908 <SystemClock_Config+0xd8>)
 800185e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001862:	6413      	str	r3, [r2, #64]	@ 0x40
 8001864:	4b28      	ldr	r3, [pc, #160]	@ (8001908 <SystemClock_Config+0xd8>)
 8001866:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001868:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800186c:	60bb      	str	r3, [r7, #8]
 800186e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001870:	2300      	movs	r3, #0
 8001872:	607b      	str	r3, [r7, #4]
 8001874:	4b25      	ldr	r3, [pc, #148]	@ (800190c <SystemClock_Config+0xdc>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	4a24      	ldr	r2, [pc, #144]	@ (800190c <SystemClock_Config+0xdc>)
 800187a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800187e:	6013      	str	r3, [r2, #0]
 8001880:	4b22      	ldr	r3, [pc, #136]	@ (800190c <SystemClock_Config+0xdc>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001888:	607b      	str	r3, [r7, #4]
 800188a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800188c:	2301      	movs	r3, #1
 800188e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001890:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001894:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001896:	2302      	movs	r3, #2
 8001898:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800189a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800189e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80018a0:	2304      	movs	r3, #4
 80018a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 80018a4:	23b4      	movs	r3, #180	@ 0xb4
 80018a6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018a8:	2302      	movs	r3, #2
 80018aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80018ac:	2304      	movs	r3, #4
 80018ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018b0:	f107 0320 	add.w	r3, r7, #32
 80018b4:	4618      	mov	r0, r3
 80018b6:	f001 ffef 	bl	8003898 <HAL_RCC_OscConfig>
 80018ba:	4603      	mov	r3, r0
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d001      	beq.n	80018c4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80018c0:	f000 fe78 	bl	80025b4 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80018c4:	f001 ff98 	bl	80037f8 <HAL_PWREx_EnableOverDrive>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80018ce:	f000 fe71 	bl	80025b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018d2:	230f      	movs	r3, #15
 80018d4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018d6:	2302      	movs	r3, #2
 80018d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018da:	2300      	movs	r3, #0
 80018dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018de:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80018e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80018e4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80018e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018ea:	f107 030c 	add.w	r3, r7, #12
 80018ee:	2105      	movs	r1, #5
 80018f0:	4618      	mov	r0, r3
 80018f2:	f002 fa49 	bl	8003d88 <HAL_RCC_ClockConfig>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80018fc:	f000 fe5a 	bl	80025b4 <Error_Handler>
  }
}
 8001900:	bf00      	nop
 8001902:	3750      	adds	r7, #80	@ 0x50
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	40023800 	.word	0x40023800
 800190c:	40007000 	.word	0x40007000

08001910 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001914:	4b17      	ldr	r3, [pc, #92]	@ (8001974 <MX_SPI4_Init+0x64>)
 8001916:	4a18      	ldr	r2, [pc, #96]	@ (8001978 <MX_SPI4_Init+0x68>)
 8001918:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 800191a:	4b16      	ldr	r3, [pc, #88]	@ (8001974 <MX_SPI4_Init+0x64>)
 800191c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001920:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001922:	4b14      	ldr	r3, [pc, #80]	@ (8001974 <MX_SPI4_Init+0x64>)
 8001924:	2200      	movs	r2, #0
 8001926:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001928:	4b12      	ldr	r3, [pc, #72]	@ (8001974 <MX_SPI4_Init+0x64>)
 800192a:	2200      	movs	r2, #0
 800192c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800192e:	4b11      	ldr	r3, [pc, #68]	@ (8001974 <MX_SPI4_Init+0x64>)
 8001930:	2200      	movs	r2, #0
 8001932:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001934:	4b0f      	ldr	r3, [pc, #60]	@ (8001974 <MX_SPI4_Init+0x64>)
 8001936:	2200      	movs	r2, #0
 8001938:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 800193a:	4b0e      	ldr	r3, [pc, #56]	@ (8001974 <MX_SPI4_Init+0x64>)
 800193c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001940:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001942:	4b0c      	ldr	r3, [pc, #48]	@ (8001974 <MX_SPI4_Init+0x64>)
 8001944:	2218      	movs	r2, #24
 8001946:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001948:	4b0a      	ldr	r3, [pc, #40]	@ (8001974 <MX_SPI4_Init+0x64>)
 800194a:	2200      	movs	r2, #0
 800194c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800194e:	4b09      	ldr	r3, [pc, #36]	@ (8001974 <MX_SPI4_Init+0x64>)
 8001950:	2200      	movs	r2, #0
 8001952:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001954:	4b07      	ldr	r3, [pc, #28]	@ (8001974 <MX_SPI4_Init+0x64>)
 8001956:	2200      	movs	r2, #0
 8001958:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 10;
 800195a:	4b06      	ldr	r3, [pc, #24]	@ (8001974 <MX_SPI4_Init+0x64>)
 800195c:	220a      	movs	r2, #10
 800195e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001960:	4804      	ldr	r0, [pc, #16]	@ (8001974 <MX_SPI4_Init+0x64>)
 8001962:	f002 fc31 	bl	80041c8 <HAL_SPI_Init>
 8001966:	4603      	mov	r3, r0
 8001968:	2b00      	cmp	r3, #0
 800196a:	d001      	beq.n	8001970 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 800196c:	f000 fe22 	bl	80025b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}
 8001974:	20000208 	.word	0x20000208
 8001978:	40013400 	.word	0x40013400

0800197c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001982:	463b      	mov	r3, r7
 8001984:	2200      	movs	r2, #0
 8001986:	601a      	str	r2, [r3, #0]
 8001988:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800198a:	4b15      	ldr	r3, [pc, #84]	@ (80019e0 <MX_TIM6_Init+0x64>)
 800198c:	4a15      	ldr	r2, [pc, #84]	@ (80019e4 <MX_TIM6_Init+0x68>)
 800198e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 0;
 8001990:	4b13      	ldr	r3, [pc, #76]	@ (80019e0 <MX_TIM6_Init+0x64>)
 8001992:	2200      	movs	r2, #0
 8001994:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001996:	4b12      	ldr	r3, [pc, #72]	@ (80019e0 <MX_TIM6_Init+0x64>)
 8001998:	2200      	movs	r2, #0
 800199a:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 65535;
 800199c:	4b10      	ldr	r3, [pc, #64]	@ (80019e0 <MX_TIM6_Init+0x64>)
 800199e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80019a2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019a4:	4b0e      	ldr	r3, [pc, #56]	@ (80019e0 <MX_TIM6_Init+0x64>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80019aa:	480d      	ldr	r0, [pc, #52]	@ (80019e0 <MX_TIM6_Init+0x64>)
 80019ac:	f003 f9ec 	bl	8004d88 <HAL_TIM_Base_Init>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80019b6:	f000 fdfd 	bl	80025b4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ba:	2300      	movs	r3, #0
 80019bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019be:	2300      	movs	r3, #0
 80019c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80019c2:	463b      	mov	r3, r7
 80019c4:	4619      	mov	r1, r3
 80019c6:	4806      	ldr	r0, [pc, #24]	@ (80019e0 <MX_TIM6_Init+0x64>)
 80019c8:	f003 fc5c 	bl	8005284 <HAL_TIMEx_MasterConfigSynchronization>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80019d2:	f000 fdef 	bl	80025b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	20000260 	.word	0x20000260
 80019e4:	40001000 	.word	0x40001000

080019e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019ec:	4b11      	ldr	r3, [pc, #68]	@ (8001a34 <MX_USART1_UART_Init+0x4c>)
 80019ee:	4a12      	ldr	r2, [pc, #72]	@ (8001a38 <MX_USART1_UART_Init+0x50>)
 80019f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80019f2:	4b10      	ldr	r3, [pc, #64]	@ (8001a34 <MX_USART1_UART_Init+0x4c>)
 80019f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80019f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001a34 <MX_USART1_UART_Init+0x4c>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a00:	4b0c      	ldr	r3, [pc, #48]	@ (8001a34 <MX_USART1_UART_Init+0x4c>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a06:	4b0b      	ldr	r3, [pc, #44]	@ (8001a34 <MX_USART1_UART_Init+0x4c>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a0c:	4b09      	ldr	r3, [pc, #36]	@ (8001a34 <MX_USART1_UART_Init+0x4c>)
 8001a0e:	220c      	movs	r2, #12
 8001a10:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a12:	4b08      	ldr	r3, [pc, #32]	@ (8001a34 <MX_USART1_UART_Init+0x4c>)
 8001a14:	2200      	movs	r2, #0
 8001a16:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a18:	4b06      	ldr	r3, [pc, #24]	@ (8001a34 <MX_USART1_UART_Init+0x4c>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a1e:	4805      	ldr	r0, [pc, #20]	@ (8001a34 <MX_USART1_UART_Init+0x4c>)
 8001a20:	f003 fcc0 	bl	80053a4 <HAL_UART_Init>
 8001a24:	4603      	mov	r3, r0
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d001      	beq.n	8001a2e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001a2a:	f000 fdc3 	bl	80025b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	200002a8 	.word	0x200002a8
 8001a38:	40011000 	.word	0x40011000

08001a3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	b08a      	sub	sp, #40	@ 0x28
 8001a40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a42:	f107 0314 	add.w	r3, r7, #20
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	605a      	str	r2, [r3, #4]
 8001a4c:	609a      	str	r2, [r3, #8]
 8001a4e:	60da      	str	r2, [r3, #12]
 8001a50:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001a52:	2300      	movs	r3, #0
 8001a54:	613b      	str	r3, [r7, #16]
 8001a56:	4b43      	ldr	r3, [pc, #268]	@ (8001b64 <MX_GPIO_Init+0x128>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a5a:	4a42      	ldr	r2, [pc, #264]	@ (8001b64 <MX_GPIO_Init+0x128>)
 8001a5c:	f043 0310 	orr.w	r3, r3, #16
 8001a60:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a62:	4b40      	ldr	r3, [pc, #256]	@ (8001b64 <MX_GPIO_Init+0x128>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a66:	f003 0310 	and.w	r3, r3, #16
 8001a6a:	613b      	str	r3, [r7, #16]
 8001a6c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	4b3c      	ldr	r3, [pc, #240]	@ (8001b64 <MX_GPIO_Init+0x128>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a76:	4a3b      	ldr	r2, [pc, #236]	@ (8001b64 <MX_GPIO_Init+0x128>)
 8001a78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a7e:	4b39      	ldr	r3, [pc, #228]	@ (8001b64 <MX_GPIO_Init+0x128>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60bb      	str	r3, [r7, #8]
 8001a8e:	4b35      	ldr	r3, [pc, #212]	@ (8001b64 <MX_GPIO_Init+0x128>)
 8001a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a92:	4a34      	ldr	r2, [pc, #208]	@ (8001b64 <MX_GPIO_Init+0x128>)
 8001a94:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a9a:	4b32      	ldr	r3, [pc, #200]	@ (8001b64 <MX_GPIO_Init+0x128>)
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001aa2:	60bb      	str	r3, [r7, #8]
 8001aa4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	607b      	str	r3, [r7, #4]
 8001aaa:	4b2e      	ldr	r3, [pc, #184]	@ (8001b64 <MX_GPIO_Init+0x128>)
 8001aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aae:	4a2d      	ldr	r2, [pc, #180]	@ (8001b64 <MX_GPIO_Init+0x128>)
 8001ab0:	f043 0301 	orr.w	r3, r3, #1
 8001ab4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab6:	4b2b      	ldr	r3, [pc, #172]	@ (8001b64 <MX_GPIO_Init+0x128>)
 8001ab8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	607b      	str	r3, [r7, #4]
 8001ac0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	f64f 7110 	movw	r1, #65296	@ 0xff10
 8001ac8:	4827      	ldr	r0, [pc, #156]	@ (8001b68 <MX_GPIO_Init+0x12c>)
 8001aca:	f001 fe7b 	bl	80037c4 <HAL_GPIO_WritePin>
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	f246 010c 	movw	r1, #24588	@ 0x600c
 8001ad4:	4825      	ldr	r0, [pc, #148]	@ (8001b6c <MX_GPIO_Init+0x130>)
 8001ad6:	f001 fe75 	bl	80037c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET);
 8001ada:	2200      	movs	r2, #0
 8001adc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001ae0:	4823      	ldr	r0, [pc, #140]	@ (8001b70 <MX_GPIO_Init+0x134>)
 8001ae2:	f001 fe6f 	bl	80037c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE4 PE8 PE9 PE10
                           PE11 PE12 PE13 PE14
                           PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001ae6:	f64f 7310 	movw	r3, #65296	@ 0xff10
 8001aea:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aec:	2301      	movs	r3, #1
 8001aee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af0:	2300      	movs	r3, #0
 8001af2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af4:	2300      	movs	r3, #0
 8001af6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001af8:	f107 0314 	add.w	r3, r7, #20
 8001afc:	4619      	mov	r1, r3
 8001afe:	481a      	ldr	r0, [pc, #104]	@ (8001b68 <MX_GPIO_Init+0x12c>)
 8001b00:	f001 fc9c 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG2 PG3 PG13 PG14 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_13|GPIO_PIN_14;
 8001b04:	f246 030c 	movw	r3, #24588	@ 0x600c
 8001b08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b12:	2300      	movs	r3, #0
 8001b14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001b16:	f107 0314 	add.w	r3, r7, #20
 8001b1a:	4619      	mov	r1, r3
 8001b1c:	4813      	ldr	r0, [pc, #76]	@ (8001b6c <MX_GPIO_Init+0x130>)
 8001b1e:	f001 fc8d 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001b22:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001b26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b30:	f107 0314 	add.w	r3, r7, #20
 8001b34:	4619      	mov	r1, r3
 8001b36:	480e      	ldr	r0, [pc, #56]	@ (8001b70 <MX_GPIO_Init+0x134>)
 8001b38:	f001 fc80 	bl	800343c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001b3c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b40:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b42:	2301      	movs	r3, #1
 8001b44:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b46:	2300      	movs	r3, #0
 8001b48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b4e:	f107 0314 	add.w	r3, r7, #20
 8001b52:	4619      	mov	r1, r3
 8001b54:	4806      	ldr	r0, [pc, #24]	@ (8001b70 <MX_GPIO_Init+0x134>)
 8001b56:	f001 fc71 	bl	800343c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001b5a:	bf00      	nop
 8001b5c:	3728      	adds	r7, #40	@ 0x28
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	40023800 	.word	0x40023800
 8001b68:	40021000 	.word	0x40021000
 8001b6c:	40021800 	.word	0x40021800
 8001b70:	40020000 	.word	0x40020000

08001b74 <find_or_register_card>:

/* USER CODE BEGIN 4 */

CardData* find_or_register_card(uint8_t* card_uid) {
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
    // 1. Tm th  tn ti
    for (int i = 0; i < registered_card_count; i++) {
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	e017      	b.n	8001bb2 <find_or_register_card+0x3e>
        if (memcmp(card_database[i].uid, card_uid, 5) == 0) {
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	228c      	movs	r2, #140	@ 0x8c
 8001b86:	fb02 f303 	mul.w	r3, r2, r3
 8001b8a:	4a25      	ldr	r2, [pc, #148]	@ (8001c20 <find_or_register_card+0xac>)
 8001b8c:	4413      	add	r3, r2
 8001b8e:	2205      	movs	r2, #5
 8001b90:	6879      	ldr	r1, [r7, #4]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f005 fc68 	bl	8007468 <memcmp>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d106      	bne.n	8001bac <find_or_register_card+0x38>
            return &card_database[i];
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	228c      	movs	r2, #140	@ 0x8c
 8001ba2:	fb02 f303 	mul.w	r3, r2, r3
 8001ba6:	4a1e      	ldr	r2, [pc, #120]	@ (8001c20 <find_or_register_card+0xac>)
 8001ba8:	4413      	add	r3, r2
 8001baa:	e035      	b.n	8001c18 <find_or_register_card+0xa4>
    for (int i = 0; i < registered_card_count; i++) {
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	60fb      	str	r3, [r7, #12]
 8001bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8001c24 <find_or_register_card+0xb0>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	dbe2      	blt.n	8001b82 <find_or_register_card+0xe>
        }
    }

    // 2. Nu khng tm thy, ng k th mi nu cn ch
    if (registered_card_count < MAX_REGISTERED_CARDS) {
 8001bbc:	4b19      	ldr	r3, [pc, #100]	@ (8001c24 <find_or_register_card+0xb0>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2b13      	cmp	r3, #19
 8001bc2:	dc25      	bgt.n	8001c10 <find_or_register_card+0x9c>
        CardData* new_card = &card_database[registered_card_count];
 8001bc4:	4b17      	ldr	r3, [pc, #92]	@ (8001c24 <find_or_register_card+0xb0>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	228c      	movs	r2, #140	@ 0x8c
 8001bca:	fb02 f303 	mul.w	r3, r2, r3
 8001bce:	4a14      	ldr	r2, [pc, #80]	@ (8001c20 <find_or_register_card+0xac>)
 8001bd0:	4413      	add	r3, r2
 8001bd2:	60bb      	str	r3, [r7, #8]
        memcpy(new_card->uid, card_uid, 5);
 8001bd4:	68bb      	ldr	r3, [r7, #8]
 8001bd6:	2205      	movs	r2, #5
 8001bd8:	6879      	ldr	r1, [r7, #4]
 8001bda:	4618      	mov	r0, r3
 8001bdc:	f005 fcf9 	bl	80075d2 <memcpy>
        // Khi to lch s cn nng
        memset(&new_card->weight_data, 0, sizeof(WeightHistory));
 8001be0:	68bb      	ldr	r3, [r7, #8]
 8001be2:	3308      	adds	r3, #8
 8001be4:	2220      	movs	r2, #32
 8001be6:	2100      	movs	r1, #0
 8001be8:	4618      	mov	r0, r3
 8001bea:	f005 fc4d 	bl	8007488 <memset>
        new_card->name[0] = '\0';
 8001bee:	68bb      	ldr	r3, [r7, #8]
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        registered_card_count++;
 8001bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8001c24 <find_or_register_card+0xb0>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	3301      	adds	r3, #1
 8001bfc:	4a09      	ldr	r2, [pc, #36]	@ (8001c24 <find_or_register_card+0xb0>)
 8001bfe:	6013      	str	r3, [r2, #0]
        scale_send_uart_data("New card registered. Total: %d\r\n", registered_card_count);
 8001c00:	4b08      	ldr	r3, [pc, #32]	@ (8001c24 <find_or_register_card+0xb0>)
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	4619      	mov	r1, r3
 8001c06:	4808      	ldr	r0, [pc, #32]	@ (8001c28 <find_or_register_card+0xb4>)
 8001c08:	f000 fcac 	bl	8002564 <scale_send_uart_data>
        return new_card;
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	e003      	b.n	8001c18 <find_or_register_card+0xa4>
    }

    // 3. Database y
    scale_send_uart_data("ERROR: Card database is full. Cannot register new card.\r\n");
 8001c10:	4806      	ldr	r0, [pc, #24]	@ (8001c2c <find_or_register_card+0xb8>)
 8001c12:	f000 fca7 	bl	8002564 <scale_send_uart_data>
    return NULL;
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3710      	adds	r7, #16
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	20001a5c 	.word	0x20001a5c
 8001c24:	2000254c 	.word	0x2000254c
 8001c28:	0800b4ac 	.word	0x0800b4ac
 8001c2c:	0800b4d0 	.word	0x0800b4d0

08001c30 <push_weight_to_history>:

void push_weight_to_history(WeightHistory* history, float weight) {
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
 8001c38:	ed87 0a00 	vstr	s0, [r7]
    history->history[history->head] = weight;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	695b      	ldr	r3, [r3, #20]
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	4413      	add	r3, r2
 8001c46:	683a      	ldr	r2, [r7, #0]
 8001c48:	601a      	str	r2, [r3, #0]
    history->head = (history->head + 1) % MAX_WEIGHT_HISTORY;
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	695b      	ldr	r3, [r3, #20]
 8001c4e:	1c59      	adds	r1, r3, #1
 8001c50:	4b0d      	ldr	r3, [pc, #52]	@ (8001c88 <push_weight_to_history+0x58>)
 8001c52:	fb83 2301 	smull	r2, r3, r3, r1
 8001c56:	105a      	asrs	r2, r3, #1
 8001c58:	17cb      	asrs	r3, r1, #31
 8001c5a:	1ad2      	subs	r2, r2, r3
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	4413      	add	r3, r2
 8001c62:	1aca      	subs	r2, r1, r3
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	615a      	str	r2, [r3, #20]
    if (history->count < MAX_WEIGHT_HISTORY) {
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	699b      	ldr	r3, [r3, #24]
 8001c6c:	2b04      	cmp	r3, #4
 8001c6e:	dc04      	bgt.n	8001c7a <push_weight_to_history+0x4a>
        history->count++;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	699b      	ldr	r3, [r3, #24]
 8001c74:	1c5a      	adds	r2, r3, #1
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	619a      	str	r2, [r3, #24]
    }
}
 8001c7a:	bf00      	nop
 8001c7c:	370c      	adds	r7, #12
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c84:	4770      	bx	lr
 8001c86:	bf00      	nop
 8001c88:	66666667 	.word	0x66666667

08001c8c <are_all_weights_stable>:

uint8_t are_all_weights_stable(WeightHistory* history) {
 8001c8c:	b480      	push	{r7}
 8001c8e:	b085      	sub	sp, #20
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
    if (history->count < MAX_WEIGHT_HISTORY) {
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	699b      	ldr	r3, [r3, #24]
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	dc01      	bgt.n	8001ca0 <are_all_weights_stable+0x14>
        return 0; // Cha  10 gi tr
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	e021      	b.n	8001ce4 <are_all_weights_stable+0x58>
    }

    float first_weight = history->history[0];
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	60bb      	str	r3, [r7, #8]
    for (int i = 1; i < MAX_WEIGHT_HISTORY; i++) {
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	60fb      	str	r3, [r7, #12]
 8001caa:	e017      	b.n	8001cdc <are_all_weights_stable+0x50>
        // S dng mt ngng nh  so snh s thc
        if (fabsf(history->history[i] - first_weight) > WEIGHT_STABILITY_THRESHOLD) {
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	009b      	lsls	r3, r3, #2
 8001cb2:	4413      	add	r3, r2
 8001cb4:	ed93 7a00 	vldr	s14, [r3]
 8001cb8:	edd7 7a02 	vldr	s15, [r7, #8]
 8001cbc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cc0:	eef0 7ae7 	vabs.f32	s15, s15
 8001cc4:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8001cf0 <are_all_weights_stable+0x64>
 8001cc8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cd0:	dd01      	ble.n	8001cd6 <are_all_weights_stable+0x4a>
            return 0; // Tm thy mt gi tr khc bit
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	e006      	b.n	8001ce4 <are_all_weights_stable+0x58>
    for (int i = 1; i < MAX_WEIGHT_HISTORY; i++) {
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	3301      	adds	r3, #1
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	dde4      	ble.n	8001cac <are_all_weights_stable+0x20>
        }
    }

    return 1; // Tt c 10 gi tr u ging nhau
 8001ce2:	2301      	movs	r3, #1
}
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	3714      	adds	r7, #20
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr
 8001cf0:	3c23d70a 	.word	0x3c23d70a

08001cf4 <process_uart_command>:

void process_uart_command(void) {
 8001cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001cf8:	b0ae      	sub	sp, #184	@ 0xb8
 8001cfa:	af06      	add	r7, sp, #24

	int len = strlen((char*)uart_rx_buffer);
 8001cfc:	48b1      	ldr	r0, [pc, #708]	@ (8001fc4 <process_uart_command+0x2d0>)
 8001cfe:	f7fe fad7 	bl	80002b0 <strlen>
 8001d02:	4603      	mov	r3, r0
 8001d04:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
	uart_rx_buffer[len - 1] = 0;
 8001d08:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001d0c:	3b01      	subs	r3, #1
 8001d0e:	4aad      	ldr	r2, [pc, #692]	@ (8001fc4 <process_uart_command+0x2d0>)
 8001d10:	2100      	movs	r1, #0
 8001d12:	54d1      	strb	r1, [r2, r3]
	char* command = (char*)uart_rx_buffer;
 8001d14:	4bab      	ldr	r3, [pc, #684]	@ (8001fc4 <process_uart_command+0x2d0>)
 8001d16:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    if (strcmp(command, "LIST") == 0) {
 8001d1a:	49ab      	ldr	r1, [pc, #684]	@ (8001fc8 <process_uart_command+0x2d4>)
 8001d1c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001d20:	f7fe fa66 	bl	80001f0 <strcmp>
 8001d24:	4603      	mov	r3, r0
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	f040 8084 	bne.w	8001e34 <process_uart_command+0x140>
        scale_send_uart_data("\r\n--- Registered Card List ---\r\n");
 8001d2c:	48a7      	ldr	r0, [pc, #668]	@ (8001fcc <process_uart_command+0x2d8>)
 8001d2e:	f000 fc19 	bl	8002564 <scale_send_uart_data>
        if (registered_card_count == 0) {
 8001d32:	4ba7      	ldr	r3, [pc, #668]	@ (8001fd0 <process_uart_command+0x2dc>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d103      	bne.n	8001d42 <process_uart_command+0x4e>
            scale_send_uart_data("No cards registered yet.\r\n");
 8001d3a:	48a6      	ldr	r0, [pc, #664]	@ (8001fd4 <process_uart_command+0x2e0>)
 8001d3c:	f000 fc12 	bl	8002564 <scale_send_uart_data>
 8001d40:	e074      	b.n	8001e2c <process_uart_command+0x138>
        } else {
            for (int i = 0; i < registered_card_count; i++) {
 8001d42:	2300      	movs	r3, #0
 8001d44:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001d48:	e06a      	b.n	8001e20 <process_uart_command+0x12c>
                const char* display_name = (card_database[i].name[0] == '\0') ? "(not set)" : card_database[i].name;
 8001d4a:	4aa3      	ldr	r2, [pc, #652]	@ (8001fd8 <process_uart_command+0x2e4>)
 8001d4c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001d50:	218c      	movs	r1, #140	@ 0x8c
 8001d52:	fb01 f303 	mul.w	r3, r1, r3
 8001d56:	4413      	add	r3, r2
 8001d58:	3328      	adds	r3, #40	@ 0x28
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d008      	beq.n	8001d72 <process_uart_command+0x7e>
 8001d60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001d64:	228c      	movs	r2, #140	@ 0x8c
 8001d66:	fb02 f303 	mul.w	r3, r2, r3
 8001d6a:	3328      	adds	r3, #40	@ 0x28
 8001d6c:	4a9a      	ldr	r2, [pc, #616]	@ (8001fd8 <process_uart_command+0x2e4>)
 8001d6e:	4413      	add	r3, r2
 8001d70:	e000      	b.n	8001d74 <process_uart_command+0x80>
 8001d72:	4b9a      	ldr	r3, [pc, #616]	@ (8001fdc <process_uart_command+0x2e8>)
 8001d74:	677b      	str	r3, [r7, #116]	@ 0x74

            	scale_send_uart_data("Card %d | Name: %-15s | UID: %02X%02X%02X%02X%02X | Saved Weight: %.1f kg\r\n",
 8001d76:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001d7a:	1c5c      	adds	r4, r3, #1
								 i + 1, // Index cho ngi dng (bt u t 1)
								 display_name,
								 card_database[i].uid[0], card_database[i].uid[1], card_database[i].uid[2], card_database[i].uid[3], card_database[i].uid[4],
 8001d7c:	4a96      	ldr	r2, [pc, #600]	@ (8001fd8 <process_uart_command+0x2e4>)
 8001d7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001d82:	218c      	movs	r1, #140	@ 0x8c
 8001d84:	fb01 f303 	mul.w	r3, r1, r3
 8001d88:	4413      	add	r3, r2
 8001d8a:	781b      	ldrb	r3, [r3, #0]
            	scale_send_uart_data("Card %d | Name: %-15s | UID: %02X%02X%02X%02X%02X | Saved Weight: %.1f kg\r\n",
 8001d8c:	4698      	mov	r8, r3
								 card_database[i].uid[0], card_database[i].uid[1], card_database[i].uid[2], card_database[i].uid[3], card_database[i].uid[4],
 8001d8e:	4a92      	ldr	r2, [pc, #584]	@ (8001fd8 <process_uart_command+0x2e4>)
 8001d90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001d94:	218c      	movs	r1, #140	@ 0x8c
 8001d96:	fb01 f303 	mul.w	r3, r1, r3
 8001d9a:	4413      	add	r3, r2
 8001d9c:	3301      	adds	r3, #1
 8001d9e:	781b      	ldrb	r3, [r3, #0]
            	scale_send_uart_data("Card %d | Name: %-15s | UID: %02X%02X%02X%02X%02X | Saved Weight: %.1f kg\r\n",
 8001da0:	461d      	mov	r5, r3
								 card_database[i].uid[0], card_database[i].uid[1], card_database[i].uid[2], card_database[i].uid[3], card_database[i].uid[4],
 8001da2:	4a8d      	ldr	r2, [pc, #564]	@ (8001fd8 <process_uart_command+0x2e4>)
 8001da4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001da8:	218c      	movs	r1, #140	@ 0x8c
 8001daa:	fb01 f303 	mul.w	r3, r1, r3
 8001dae:	4413      	add	r3, r2
 8001db0:	3302      	adds	r3, #2
 8001db2:	781b      	ldrb	r3, [r3, #0]
            	scale_send_uart_data("Card %d | Name: %-15s | UID: %02X%02X%02X%02X%02X | Saved Weight: %.1f kg\r\n",
 8001db4:	461e      	mov	r6, r3
								 card_database[i].uid[0], card_database[i].uid[1], card_database[i].uid[2], card_database[i].uid[3], card_database[i].uid[4],
 8001db6:	4a88      	ldr	r2, [pc, #544]	@ (8001fd8 <process_uart_command+0x2e4>)
 8001db8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001dbc:	218c      	movs	r1, #140	@ 0x8c
 8001dbe:	fb01 f303 	mul.w	r3, r1, r3
 8001dc2:	4413      	add	r3, r2
 8001dc4:	3303      	adds	r3, #3
 8001dc6:	781b      	ldrb	r3, [r3, #0]
            	scale_send_uart_data("Card %d | Name: %-15s | UID: %02X%02X%02X%02X%02X | Saved Weight: %.1f kg\r\n",
 8001dc8:	607b      	str	r3, [r7, #4]
								 card_database[i].uid[0], card_database[i].uid[1], card_database[i].uid[2], card_database[i].uid[3], card_database[i].uid[4],
 8001dca:	4a83      	ldr	r2, [pc, #524]	@ (8001fd8 <process_uart_command+0x2e4>)
 8001dcc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001dd0:	218c      	movs	r1, #140	@ 0x8c
 8001dd2:	fb01 f303 	mul.w	r3, r1, r3
 8001dd6:	4413      	add	r3, r2
 8001dd8:	3304      	adds	r3, #4
 8001dda:	781b      	ldrb	r3, [r3, #0]
            	scale_send_uart_data("Card %d | Name: %-15s | UID: %02X%02X%02X%02X%02X | Saved Weight: %.1f kg\r\n",
 8001ddc:	603b      	str	r3, [r7, #0]
								 card_database[i].weight_data.saved_weight);
 8001dde:	4a7e      	ldr	r2, [pc, #504]	@ (8001fd8 <process_uart_command+0x2e4>)
 8001de0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001de4:	218c      	movs	r1, #140	@ 0x8c
 8001de6:	fb01 f303 	mul.w	r3, r1, r3
 8001dea:	4413      	add	r3, r2
 8001dec:	3324      	adds	r3, #36	@ 0x24
 8001dee:	681b      	ldr	r3, [r3, #0]
            	scale_send_uart_data("Card %d | Name: %-15s | UID: %02X%02X%02X%02X%02X | Saved Weight: %.1f kg\r\n",
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7fe fbc9 	bl	8000588 <__aeabi_f2d>
 8001df6:	4602      	mov	r2, r0
 8001df8:	460b      	mov	r3, r1
 8001dfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	9203      	str	r2, [sp, #12]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	9302      	str	r3, [sp, #8]
 8001e06:	9601      	str	r6, [sp, #4]
 8001e08:	9500      	str	r5, [sp, #0]
 8001e0a:	4643      	mov	r3, r8
 8001e0c:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8001e0e:	4621      	mov	r1, r4
 8001e10:	4873      	ldr	r0, [pc, #460]	@ (8001fe0 <process_uart_command+0x2ec>)
 8001e12:	f000 fba7 	bl	8002564 <scale_send_uart_data>
            for (int i = 0; i < registered_card_count; i++) {
 8001e16:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001e1a:	3301      	adds	r3, #1
 8001e1c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8001e20:	4b6b      	ldr	r3, [pc, #428]	@ (8001fd0 <process_uart_command+0x2dc>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8001e28:	429a      	cmp	r2, r3
 8001e2a:	db8e      	blt.n	8001d4a <process_uart_command+0x56>
            }
        }
        scale_send_uart_data("----------------------------\r\n");
 8001e2c:	486d      	ldr	r0, [pc, #436]	@ (8001fe4 <process_uart_command+0x2f0>)
 8001e2e:	f000 fb99 	bl	8002564 <scale_send_uart_data>
 8001e32:	e0b6      	b.n	8001fa2 <process_uart_command+0x2ae>
    } else if (strncmp(command, "SET ", 4) == 0) {
 8001e34:	2204      	movs	r2, #4
 8001e36:	496c      	ldr	r1, [pc, #432]	@ (8001fe8 <process_uart_command+0x2f4>)
 8001e38:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001e3c:	f005 fb2c 	bl	8007498 <strncmp>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d13b      	bne.n	8001ebe <process_uart_command+0x1ca>
        char name_to_set[100];
        int card_index;

        // S dng sscanf  trch xut tn v index t chui lnh
        int items_scanned = sscanf(command, "SET %s %d", name_to_set, &card_index);
 8001e46:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8001e4a:	f107 020c 	add.w	r2, r7, #12
 8001e4e:	4967      	ldr	r1, [pc, #412]	@ (8001fec <process_uart_command+0x2f8>)
 8001e50:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001e54:	f005 fa5a 	bl	800730c <siscanf>
 8001e58:	67f8      	str	r0, [r7, #124]	@ 0x7c

        if (items_scanned == 2) { // Phi trch xut c 2 mc (tn v index)
 8001e5a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d12a      	bne.n	8001eb6 <process_uart_command+0x1c2>
            // Kim tra xem index c hp l khng (ngi dng nhp 1, 2, 3...)
            if (card_index > 0 && card_index <= registered_card_count) {
 8001e60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	dd20      	ble.n	8001ea8 <process_uart_command+0x1b4>
 8001e66:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001e68:	4b59      	ldr	r3, [pc, #356]	@ (8001fd0 <process_uart_command+0x2dc>)
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	dc1b      	bgt.n	8001ea8 <process_uart_command+0x1b4>
                // Chuyn i t index ngi dng (1-based) sang index mng (0-based)
                CardData* card = &card_database[card_index - 1];
 8001e70:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001e72:	3b01      	subs	r3, #1
 8001e74:	228c      	movs	r2, #140	@ 0x8c
 8001e76:	fb02 f303 	mul.w	r3, r2, r3
 8001e7a:	4a57      	ldr	r2, [pc, #348]	@ (8001fd8 <process_uart_command+0x2e4>)
 8001e7c:	4413      	add	r3, r2
 8001e7e:	67bb      	str	r3, [r7, #120]	@ 0x78

                // Sao chp tn mi vo th (s dng strncpy  an ton)
                strncpy(card->name, name_to_set, sizeof(card->name) - 1);
 8001e80:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001e82:	3328      	adds	r3, #40	@ 0x28
 8001e84:	f107 010c 	add.w	r1, r7, #12
 8001e88:	2263      	movs	r2, #99	@ 0x63
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f005 fb16 	bl	80074bc <strncpy>
                card->name[sizeof(card->name) - 1] = '\0'; // m bo chui lun kt thc bng null
 8001e90:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001e92:	2200      	movs	r2, #0
 8001e94:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b

                scale_send_uart_data("Success: Name '%s' has been set for Card %d.\r\n", card->name, card_index);
 8001e98:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001e9a:	3328      	adds	r3, #40	@ 0x28
 8001e9c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4853      	ldr	r0, [pc, #332]	@ (8001ff0 <process_uart_command+0x2fc>)
 8001ea2:	f000 fb5f 	bl	8002564 <scale_send_uart_data>
            if (card_index > 0 && card_index <= registered_card_count) {
 8001ea6:	e07c      	b.n	8001fa2 <process_uart_command+0x2ae>
            } else {
                scale_send_uart_data("Error: Invalid card index. Please use an index from 1 to %d.\r\n", registered_card_count);
 8001ea8:	4b49      	ldr	r3, [pc, #292]	@ (8001fd0 <process_uart_command+0x2dc>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4619      	mov	r1, r3
 8001eae:	4851      	ldr	r0, [pc, #324]	@ (8001ff4 <process_uart_command+0x300>)
 8001eb0:	f000 fb58 	bl	8002564 <scale_send_uart_data>
 8001eb4:	e075      	b.n	8001fa2 <process_uart_command+0x2ae>
            }
        } else {
            scale_send_uart_data("Error: Invalid command format. Use: SET <name> <index>\r\n");
 8001eb6:	4850      	ldr	r0, [pc, #320]	@ (8001ff8 <process_uart_command+0x304>)
 8001eb8:	f000 fb54 	bl	8002564 <scale_send_uart_data>
 8001ebc:	e071      	b.n	8001fa2 <process_uart_command+0x2ae>
        }
    } else if (strcmp(command, "HISTORY") == 0) {
 8001ebe:	494f      	ldr	r1, [pc, #316]	@ (8001ffc <process_uart_command+0x308>)
 8001ec0:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001ec4:	f7fe f994 	bl	80001f0 <strcmp>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d165      	bne.n	8001f9a <process_uart_command+0x2a6>
        scale_send_uart_data("\r\n--- Weighing History (Oldest to Newest) ---\r\n");
 8001ece:	484c      	ldr	r0, [pc, #304]	@ (8002000 <process_uart_command+0x30c>)
 8001ed0:	f000 fb48 	bl	8002564 <scale_send_uart_data>
        if (history_count == 0) {
 8001ed4:	4b4b      	ldr	r3, [pc, #300]	@ (8002004 <process_uart_command+0x310>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d103      	bne.n	8001ee4 <process_uart_command+0x1f0>
            scale_send_uart_data("History is empty.\r\n");
 8001edc:	484a      	ldr	r0, [pc, #296]	@ (8002008 <process_uart_command+0x314>)
 8001ede:	f000 fb41 	bl	8002564 <scale_send_uart_data>
 8001ee2:	e056      	b.n	8001f92 <process_uart_command+0x29e>
        } else {
            // Xc nh v tr bt u  in theo th t thi gian
            int start_index = 0;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
            if (history_count == MAX_WEIGHING_HISTORY) {
 8001eea:	4b46      	ldr	r3, [pc, #280]	@ (8002004 <process_uart_command+0x310>)
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	2b32      	cmp	r3, #50	@ 0x32
 8001ef0:	d103      	bne.n	8001efa <process_uart_command+0x206>
                start_index = history_head;
 8001ef2:	4b46      	ldr	r3, [pc, #280]	@ (800200c <process_uart_command+0x318>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
            }

            for (int i = 0; i < history_count; i++) {
 8001efa:	2300      	movs	r3, #0
 8001efc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001f00:	e041      	b.n	8001f86 <process_uart_command+0x292>
                int current_index = (start_index + i) % MAX_WEIGHING_HISTORY;
 8001f02:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001f06:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001f0a:	4413      	add	r3, r2
 8001f0c:	4a40      	ldr	r2, [pc, #256]	@ (8002010 <process_uart_command+0x31c>)
 8001f0e:	fb82 1203 	smull	r1, r2, r2, r3
 8001f12:	1111      	asrs	r1, r2, #4
 8001f14:	17da      	asrs	r2, r3, #31
 8001f16:	1a8a      	subs	r2, r1, r2
 8001f18:	2132      	movs	r1, #50	@ 0x32
 8001f1a:	fb01 f202 	mul.w	r2, r1, r2
 8001f1e:	1a9b      	subs	r3, r3, r2
 8001f20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
                HistoryEntry* entry = &weighing_history[current_index];
 8001f24:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001f28:	2274      	movs	r2, #116	@ 0x74
 8001f2a:	fb02 f303 	mul.w	r3, r2, r3
 8001f2e:	4a39      	ldr	r2, [pc, #228]	@ (8002014 <process_uart_command+0x320>)
 8001f30:	4413      	add	r3, r2
 8001f32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
                const char* display_name = (entry->name[0] == '\0') ? "(not set)" : entry->name;
 8001f36:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f3a:	795b      	ldrb	r3, [r3, #5]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d003      	beq.n	8001f48 <process_uart_command+0x254>
 8001f40:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f44:	3305      	adds	r3, #5
 8001f46:	e000      	b.n	8001f4a <process_uart_command+0x256>
 8001f48:	4b24      	ldr	r3, [pc, #144]	@ (8001fdc <process_uart_command+0x2e8>)
 8001f4a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                // In ra tng mc trong lch s
                scale_send_uart_data("#%d | Time: %lu ms | Name: %-15s | Weight: %.1f kg\r\n",
 8001f4e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001f52:	1c5c      	adds	r4, r3, #1
 8001f54:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f58:	6f1d      	ldr	r5, [r3, #112]	@ 0x70
                                     i + 1,
                                     entry->timestamp,
                                     display_name,
                                     entry->weight);
 8001f5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f5e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
                scale_send_uart_data("#%d | Time: %lu ms | Name: %-15s | Weight: %.1f kg\r\n",
 8001f60:	4618      	mov	r0, r3
 8001f62:	f7fe fb11 	bl	8000588 <__aeabi_f2d>
 8001f66:	4602      	mov	r2, r0
 8001f68:	460b      	mov	r3, r1
 8001f6a:	e9cd 2300 	strd	r2, r3, [sp]
 8001f6e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001f72:	462a      	mov	r2, r5
 8001f74:	4621      	mov	r1, r4
 8001f76:	4828      	ldr	r0, [pc, #160]	@ (8002018 <process_uart_command+0x324>)
 8001f78:	f000 faf4 	bl	8002564 <scale_send_uart_data>
            for (int i = 0; i < history_count; i++) {
 8001f7c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001f80:	3301      	adds	r3, #1
 8001f82:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001f86:	4b1f      	ldr	r3, [pc, #124]	@ (8002004 <process_uart_command+0x310>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001f8e:	429a      	cmp	r2, r3
 8001f90:	dbb7      	blt.n	8001f02 <process_uart_command+0x20e>
            }
        }
        scale_send_uart_data("--------------------------------------------\r\n");
 8001f92:	4822      	ldr	r0, [pc, #136]	@ (800201c <process_uart_command+0x328>)
 8001f94:	f000 fae6 	bl	8002564 <scale_send_uart_data>
 8001f98:	e003      	b.n	8001fa2 <process_uart_command+0x2ae>
    }
    else {
        scale_send_uart_data("Unknown command: %s\r\n", uart_rx_buffer);
 8001f9a:	490a      	ldr	r1, [pc, #40]	@ (8001fc4 <process_uart_command+0x2d0>)
 8001f9c:	4820      	ldr	r0, [pc, #128]	@ (8002020 <process_uart_command+0x32c>)
 8001f9e:	f000 fae1 	bl	8002564 <scale_send_uart_data>
    }

    // Reset buffer v c
    memset(uart_rx_buffer, 0, sizeof(uart_rx_buffer));
 8001fa2:	2240      	movs	r2, #64	@ 0x40
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	4807      	ldr	r0, [pc, #28]	@ (8001fc4 <process_uart_command+0x2d0>)
 8001fa8:	f005 fa6e 	bl	8007488 <memset>
    uart_rx_index = 0;
 8001fac:	4b1d      	ldr	r3, [pc, #116]	@ (8002024 <process_uart_command+0x330>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	701a      	strb	r2, [r3, #0]
    uart_command_ready = 0;
 8001fb2:	4b1d      	ldr	r3, [pc, #116]	@ (8002028 <process_uart_command+0x334>)
 8001fb4:	2200      	movs	r2, #0
 8001fb6:	701a      	strb	r2, [r3, #0]
}
 8001fb8:	bf00      	nop
 8001fba:	37a0      	adds	r7, #160	@ 0xa0
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001fc2:	bf00      	nop
 8001fc4:	20002550 	.word	0x20002550
 8001fc8:	0800b50c 	.word	0x0800b50c
 8001fcc:	0800b514 	.word	0x0800b514
 8001fd0:	2000254c 	.word	0x2000254c
 8001fd4:	0800b538 	.word	0x0800b538
 8001fd8:	20001a5c 	.word	0x20001a5c
 8001fdc:	0800b554 	.word	0x0800b554
 8001fe0:	0800b560 	.word	0x0800b560
 8001fe4:	0800b5ac 	.word	0x0800b5ac
 8001fe8:	0800b5cc 	.word	0x0800b5cc
 8001fec:	0800b5d4 	.word	0x0800b5d4
 8001ff0:	0800b5e0 	.word	0x0800b5e0
 8001ff4:	0800b610 	.word	0x0800b610
 8001ff8:	0800b650 	.word	0x0800b650
 8001ffc:	0800b68c 	.word	0x0800b68c
 8002000:	0800b694 	.word	0x0800b694
 8002004:	200019b0 	.word	0x200019b0
 8002008:	0800b6c4 	.word	0x0800b6c4
 800200c:	200019b4 	.word	0x200019b4
 8002010:	51eb851f 	.word	0x51eb851f
 8002014:	20000308 	.word	0x20000308
 8002018:	0800b6d8 	.word	0x0800b6d8
 800201c:	0800b710 	.word	0x0800b710
 8002020:	0800b740 	.word	0x0800b740
 8002024:	20002591 	.word	0x20002591
 8002028:	20002592 	.word	0x20002592

0800202c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a19      	ldr	r2, [pc, #100]	@ (80020a0 <HAL_UART_RxCpltCallback+0x74>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d12c      	bne.n	8002098 <HAL_UART_RxCpltCallback+0x6c>
        if (uart_rx_data == '\n' || uart_rx_data == '\r' || uart_rx_index >= sizeof(uart_rx_buffer) - 1) {
 800203e:	4b19      	ldr	r3, [pc, #100]	@ (80020a4 <HAL_UART_RxCpltCallback+0x78>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	2b0a      	cmp	r3, #10
 8002044:	d007      	beq.n	8002056 <HAL_UART_RxCpltCallback+0x2a>
 8002046:	4b17      	ldr	r3, [pc, #92]	@ (80020a4 <HAL_UART_RxCpltCallback+0x78>)
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	2b0d      	cmp	r3, #13
 800204c:	d003      	beq.n	8002056 <HAL_UART_RxCpltCallback+0x2a>
 800204e:	4b16      	ldr	r3, [pc, #88]	@ (80020a8 <HAL_UART_RxCpltCallback+0x7c>)
 8002050:	781b      	ldrb	r3, [r3, #0]
 8002052:	2b3e      	cmp	r3, #62	@ 0x3e
 8002054:	d910      	bls.n	8002078 <HAL_UART_RxCpltCallback+0x4c>
            uart_rx_buffer[uart_rx_index] = '\0'; // Kt thc chui
 8002056:	4b14      	ldr	r3, [pc, #80]	@ (80020a8 <HAL_UART_RxCpltCallback+0x7c>)
 8002058:	781b      	ldrb	r3, [r3, #0]
 800205a:	461a      	mov	r2, r3
 800205c:	4b13      	ldr	r3, [pc, #76]	@ (80020ac <HAL_UART_RxCpltCallback+0x80>)
 800205e:	2100      	movs	r1, #0
 8002060:	5499      	strb	r1, [r3, r2]
            if (uart_rx_index > 0) {
 8002062:	4b11      	ldr	r3, [pc, #68]	@ (80020a8 <HAL_UART_RxCpltCallback+0x7c>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d002      	beq.n	8002070 <HAL_UART_RxCpltCallback+0x44>
                uart_command_ready = 1; // Bo hiu c lnh cn x l
 800206a:	4b11      	ldr	r3, [pc, #68]	@ (80020b0 <HAL_UART_RxCpltCallback+0x84>)
 800206c:	2201      	movs	r2, #1
 800206e:	701a      	strb	r2, [r3, #0]
            }
            uart_rx_index = 0;
 8002070:	4b0d      	ldr	r3, [pc, #52]	@ (80020a8 <HAL_UART_RxCpltCallback+0x7c>)
 8002072:	2200      	movs	r2, #0
 8002074:	701a      	strb	r2, [r3, #0]
 8002076:	e00a      	b.n	800208e <HAL_UART_RxCpltCallback+0x62>
        } else {
            uart_rx_buffer[uart_rx_index++] = uart_rx_data;
 8002078:	4b0b      	ldr	r3, [pc, #44]	@ (80020a8 <HAL_UART_RxCpltCallback+0x7c>)
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	1c5a      	adds	r2, r3, #1
 800207e:	b2d1      	uxtb	r1, r2
 8002080:	4a09      	ldr	r2, [pc, #36]	@ (80020a8 <HAL_UART_RxCpltCallback+0x7c>)
 8002082:	7011      	strb	r1, [r2, #0]
 8002084:	461a      	mov	r2, r3
 8002086:	4b07      	ldr	r3, [pc, #28]	@ (80020a4 <HAL_UART_RxCpltCallback+0x78>)
 8002088:	7819      	ldrb	r1, [r3, #0]
 800208a:	4b08      	ldr	r3, [pc, #32]	@ (80020ac <HAL_UART_RxCpltCallback+0x80>)
 800208c:	5499      	strb	r1, [r3, r2]
        }
        // Kch hot li ngt nhn UART cho byte tip theo
        HAL_UART_Receive_IT(&huart1, &uart_rx_data, 1);
 800208e:	2201      	movs	r2, #1
 8002090:	4904      	ldr	r1, [pc, #16]	@ (80020a4 <HAL_UART_RxCpltCallback+0x78>)
 8002092:	4808      	ldr	r0, [pc, #32]	@ (80020b4 <HAL_UART_RxCpltCallback+0x88>)
 8002094:	f003 fa61 	bl	800555a <HAL_UART_Receive_IT>
    }
}
 8002098:	bf00      	nop
 800209a:	3708      	adds	r7, #8
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	40011000 	.word	0x40011000
 80020a4:	20002590 	.word	0x20002590
 80020a8:	20002591 	.word	0x20002591
 80020ac:	20002550 	.word	0x20002550
 80020b0:	20002592 	.word	0x20002592
 80020b4:	200002a8 	.word	0x200002a8

080020b8 <save_weight_to_rfid_card>:

void save_weight_to_rfid_card(uint8_t* card_uid, float weight) {
 80020b8:	b590      	push	{r4, r7, lr}
 80020ba:	b085      	sub	sp, #20
 80020bc:	af02      	add	r7, sp, #8
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	ed87 0a00 	vstr	s0, [r7]
    // 3. Chun b d liu (chuyn float sang mng byte).
    // 4. Ghi d liu vo block (v d: PCD_Write).
    // 5. Kt thc giao tip.

    // Tm thi, chng ta ch in ra UART  m phng
    scale_send_uart_data("------ SAVING TO CARD ------\r\n");
 80020c4:	4815      	ldr	r0, [pc, #84]	@ (800211c <save_weight_to_rfid_card+0x64>)
 80020c6:	f000 fa4d 	bl	8002564 <scale_send_uart_data>
    scale_send_uart_data("Card UID: %02X%02X%02X%02X%02X\r\n",
                         card_uid[0], card_uid[1], card_uid[2], card_uid[3], card_uid[4]);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	781b      	ldrb	r3, [r3, #0]
    scale_send_uart_data("Card UID: %02X%02X%02X%02X%02X\r\n",
 80020ce:	4619      	mov	r1, r3
                         card_uid[0], card_uid[1], card_uid[2], card_uid[3], card_uid[4]);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	3301      	adds	r3, #1
 80020d4:	781b      	ldrb	r3, [r3, #0]
    scale_send_uart_data("Card UID: %02X%02X%02X%02X%02X\r\n",
 80020d6:	4618      	mov	r0, r3
                         card_uid[0], card_uid[1], card_uid[2], card_uid[3], card_uid[4]);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	3302      	adds	r3, #2
 80020dc:	781b      	ldrb	r3, [r3, #0]
    scale_send_uart_data("Card UID: %02X%02X%02X%02X%02X\r\n",
 80020de:	461c      	mov	r4, r3
                         card_uid[0], card_uid[1], card_uid[2], card_uid[3], card_uid[4]);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	3303      	adds	r3, #3
 80020e4:	781b      	ldrb	r3, [r3, #0]
    scale_send_uart_data("Card UID: %02X%02X%02X%02X%02X\r\n",
 80020e6:	461a      	mov	r2, r3
                         card_uid[0], card_uid[1], card_uid[2], card_uid[3], card_uid[4]);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	3304      	adds	r3, #4
 80020ec:	781b      	ldrb	r3, [r3, #0]
    scale_send_uart_data("Card UID: %02X%02X%02X%02X%02X\r\n",
 80020ee:	9301      	str	r3, [sp, #4]
 80020f0:	9200      	str	r2, [sp, #0]
 80020f2:	4623      	mov	r3, r4
 80020f4:	4602      	mov	r2, r0
 80020f6:	480a      	ldr	r0, [pc, #40]	@ (8002120 <save_weight_to_rfid_card+0x68>)
 80020f8:	f000 fa34 	bl	8002564 <scale_send_uart_data>
    scale_send_uart_data("Saving Weight: %.3f kg\r\n", weight);
 80020fc:	6838      	ldr	r0, [r7, #0]
 80020fe:	f7fe fa43 	bl	8000588 <__aeabi_f2d>
 8002102:	4602      	mov	r2, r0
 8002104:	460b      	mov	r3, r1
 8002106:	4807      	ldr	r0, [pc, #28]	@ (8002124 <save_weight_to_rfid_card+0x6c>)
 8002108:	f000 fa2c 	bl	8002564 <scale_send_uart_data>
    scale_send_uart_data("--------------------------\r\n");
 800210c:	4806      	ldr	r0, [pc, #24]	@ (8002128 <save_weight_to_rfid_card+0x70>)
 800210e:	f000 fa29 	bl	8002564 <scale_send_uart_data>
}
 8002112:	bf00      	nop
 8002114:	370c      	adds	r7, #12
 8002116:	46bd      	mov	sp, r7
 8002118:	bd90      	pop	{r4, r7, pc}
 800211a:	bf00      	nop
 800211c:	0800b758 	.word	0x0800b758
 8002120:	0800b778 	.word	0x0800b778
 8002124:	0800b79c 	.word	0x0800b79c
 8002128:	0800b7b8 	.word	0x0800b7b8

0800212c <scale_init>:
void scale_init(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af02      	add	r7, sp, #8
    scale_send_uart_data("Initializing HX711 load cell...\r\n");
 8002132:	481e      	ldr	r0, [pc, #120]	@ (80021ac <scale_init+0x80>)
 8002134:	f000 fa16 	bl	8002564 <scale_send_uart_data>

    // Initialize HX711
    hx711_init(&hx711, HX711_SCK_PORT, HX711_SCK_PIN, HX711_DT_PORT, HX711_DT_PIN);
 8002138:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800213c:	9300      	str	r3, [sp, #0]
 800213e:	4b1c      	ldr	r3, [pc, #112]	@ (80021b0 <scale_init+0x84>)
 8002140:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002144:	491a      	ldr	r1, [pc, #104]	@ (80021b0 <scale_init+0x84>)
 8002146:	481b      	ldr	r0, [pc, #108]	@ (80021b4 <scale_init+0x88>)
 8002148:	f7ff f8a8 	bl	800129c <hx711_init>

    set_gain(&hx711, 128, 32);  // Channel A: 128 gain, Channel B: 32 gain
 800214c:	2220      	movs	r2, #32
 800214e:	2180      	movs	r1, #128	@ 0x80
 8002150:	4818      	ldr	r0, [pc, #96]	@ (80021b4 <scale_init+0x88>)
 8002152:	f7ff f8f3 	bl	800133c <set_gain>

    // Debug: Test if HX711 is responding
	if (is_ready(&hx711)) {
 8002156:	4817      	ldr	r0, [pc, #92]	@ (80021b4 <scale_init+0x88>)
 8002158:	f7ff f978 	bl	800144c <is_ready>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d003      	beq.n	800216a <scale_init+0x3e>
		scale_send_uart_data("HX711 is ready!\r\n");
 8002162:	4815      	ldr	r0, [pc, #84]	@ (80021b8 <scale_init+0x8c>)
 8002164:	f000 f9fe 	bl	8002564 <scale_send_uart_data>
 8002168:	e002      	b.n	8002170 <scale_init+0x44>
//		for (int i = 0; i < 5; i++) {
//			long raw = get_value(&hx711, 1, CHANNEL_A);
//			HAL_Delay(100);
//		}
	} else {
		scale_send_uart_data("HX711 is NOT ready!\r\n");
 800216a:	4814      	ldr	r0, [pc, #80]	@ (80021bc <scale_init+0x90>)
 800216c:	f000 f9fa 	bl	8002564 <scale_send_uart_data>
	}

    // Set initial scale factor (you may need to adjust this)
    set_scale(&hx711, SCALE_FACTOR, SCALE_FACTOR);
 8002170:	eddf 0a13 	vldr	s1, [pc, #76]	@ 80021c0 <scale_init+0x94>
 8002174:	ed9f 0a12 	vldr	s0, [pc, #72]	@ 80021c0 <scale_init+0x94>
 8002178:	480e      	ldr	r0, [pc, #56]	@ (80021b4 <scale_init+0x88>)
 800217a:	f7ff f8cb 	bl	8001314 <set_scale>

    // Perform initial calibration
    scale_calibrate();
 800217e:	f000 f827 	bl	80021d0 <scale_calibrate>

    // Initialize state variables
    scale_state.current_weight = 0.0f;
 8002182:	4b10      	ldr	r3, [pc, #64]	@ (80021c4 <scale_init+0x98>)
 8002184:	f04f 0200 	mov.w	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
    scale_state.previous_weight = 0.0f;
 800218a:	4b0e      	ldr	r3, [pc, #56]	@ (80021c4 <scale_init+0x98>)
 800218c:	f04f 0200 	mov.w	r2, #0
 8002190:	605a      	str	r2, [r3, #4]
    scale_state.weight_stable_count = 0;
 8002192:	4b0c      	ldr	r3, [pc, #48]	@ (80021c4 <scale_init+0x98>)
 8002194:	2200      	movs	r2, #0
 8002196:	721a      	strb	r2, [r3, #8]
    scale_state.weight_threshold = WEIGHT_STABILITY_THRESHOLD;
 8002198:	4b0a      	ldr	r3, [pc, #40]	@ (80021c4 <scale_init+0x98>)
 800219a:	4a0b      	ldr	r2, [pc, #44]	@ (80021c8 <scale_init+0x9c>)
 800219c:	615a      	str	r2, [r3, #20]

    scale_send_uart_data("Scale initialization complete\r\n");
 800219e:	480b      	ldr	r0, [pc, #44]	@ (80021cc <scale_init+0xa0>)
 80021a0:	f000 f9e0 	bl	8002564 <scale_send_uart_data>
}
 80021a4:	bf00      	nop
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	0800b7d8 	.word	0x0800b7d8
 80021b0:	40020000 	.word	0x40020000
 80021b4:	200019b8 	.word	0x200019b8
 80021b8:	0800b7fc 	.word	0x0800b7fc
 80021bc:	0800b810 	.word	0x0800b810
 80021c0:	472be000 	.word	0x472be000
 80021c4:	200002f0 	.word	0x200002f0
 80021c8:	3c23d70a 	.word	0x3c23d70a
 80021cc:	0800b828 	.word	0x0800b828

080021d0 <scale_calibrate>:

/**
 * @brief Calibrate the scale (tare)
 */
void scale_calibrate(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0
    scale_send_uart_data("Calibrating scale... Please ensure scale is empty\r\n");
 80021d4:	4807      	ldr	r0, [pc, #28]	@ (80021f4 <scale_calibrate+0x24>)
 80021d6:	f000 f9c5 	bl	8002564 <scale_send_uart_data>
    HAL_Delay(2000);  // Give user time to clear scale
 80021da:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80021de:	f000 ff65 	bl	80030ac <HAL_Delay>
    tare_all(&hx711, 10);
 80021e2:	210a      	movs	r1, #10
 80021e4:	4804      	ldr	r0, [pc, #16]	@ (80021f8 <scale_calibrate+0x28>)
 80021e6:	f7ff fa4b 	bl	8001680 <tare_all>
    scale_send_uart_data("Scale calibration complete\r\n");
 80021ea:	4804      	ldr	r0, [pc, #16]	@ (80021fc <scale_calibrate+0x2c>)
 80021ec:	f000 f9ba 	bl	8002564 <scale_send_uart_data>
}
 80021f0:	bf00      	nop
 80021f2:	bd80      	pop	{r7, pc}
 80021f4:	0800b848 	.word	0x0800b848
 80021f8:	200019b8 	.word	0x200019b8
 80021fc:	0800b87c 	.word	0x0800b87c

08002200 <scale_read_weight>:
/**
 * @brief Read raw weight from HX711
 * @return Raw weight value in kg
 */
float scale_read_weight(void)
{
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
	// Debug: Check if HX711 is ready
	if (!is_ready(&hx711)) {
 8002206:	4812      	ldr	r0, [pc, #72]	@ (8002250 <scale_read_weight+0x50>)
 8002208:	f7ff f920 	bl	800144c <is_ready>
 800220c:	4603      	mov	r3, r0
 800220e:	f083 0301 	eor.w	r3, r3, #1
 8002212:	b2db      	uxtb	r3, r3
 8002214:	2b00      	cmp	r3, #0
 8002216:	d002      	beq.n	800221e <scale_read_weight+0x1e>
//		scale_send_uart_data("DEBUG - HX711 not ready!\r\n");
		return 0.0f;
 8002218:	f04f 0300 	mov.w	r3, #0
 800221c:	e011      	b.n	8002242 <scale_read_weight+0x42>

	// Get raw value first for debugging
//	long raw_value = get_value(&hx711, 1, CHANNEL_A);  // Single reading for faster response

	// Get weight using library function
	float weight = get_weight(&hx711, 10, CHANNEL_A);  // Single reading for faster response
 800221e:	2200      	movs	r2, #0
 8002220:	210a      	movs	r1, #10
 8002222:	480b      	ldr	r0, [pc, #44]	@ (8002250 <scale_read_weight+0x50>)
 8002224:	f7ff fa42 	bl	80016ac <get_weight>
 8002228:	ed87 0a01 	vstr	s0, [r7, #4]


	// Ensure weight is not negative (noise or drift)
	if (weight < 0.0f) {
 800222c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002230:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002234:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002238:	d502      	bpl.n	8002240 <scale_read_weight+0x40>
		weight = 0.0f;
 800223a:	f04f 0300 	mov.w	r3, #0
 800223e:	607b      	str	r3, [r7, #4]
	}

	return weight;
 8002240:	687b      	ldr	r3, [r7, #4]
}
 8002242:	ee07 3a90 	vmov	s15, r3
 8002246:	eeb0 0a67 	vmov.f32	s0, s15
 800224a:	3708      	adds	r7, #8
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}
 8002250:	200019b8 	.word	0x200019b8

08002254 <scale_filter_weight>:
 * @brief Apply low-pass filter to weight reading
 * @param raw_weight: Raw weight reading
 * @return Filtered weight
 */
float scale_filter_weight(float raw_weight)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	ed87 0a01 	vstr	s0, [r7, #4]
    static float filtered_weight = 0.0f;
    static uint8_t first_reading = 1;

    if (first_reading) {
 800225e:	4b14      	ldr	r3, [pc, #80]	@ (80022b0 <scale_filter_weight+0x5c>)
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d006      	beq.n	8002274 <scale_filter_weight+0x20>
        filtered_weight = raw_weight;
 8002266:	4a13      	ldr	r2, [pc, #76]	@ (80022b4 <scale_filter_weight+0x60>)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6013      	str	r3, [r2, #0]
        first_reading = 0;
 800226c:	4b10      	ldr	r3, [pc, #64]	@ (80022b0 <scale_filter_weight+0x5c>)
 800226e:	2200      	movs	r2, #0
 8002270:	701a      	strb	r2, [r3, #0]
 8002272:	e011      	b.n	8002298 <scale_filter_weight+0x44>
    } else {
        // Simple low-pass filter: y[n] =  * x[n] + (1-) * y[n-1]
        filtered_weight = WEIGHT_FILTER_ALPHA * raw_weight + (1.0f - WEIGHT_FILTER_ALPHA) * filtered_weight;
 8002274:	edd7 7a01 	vldr	s15, [r7, #4]
 8002278:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 80022b8 <scale_filter_weight+0x64>
 800227c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002280:	4b0c      	ldr	r3, [pc, #48]	@ (80022b4 <scale_filter_weight+0x60>)
 8002282:	edd3 7a00 	vldr	s15, [r3]
 8002286:	eddf 6a0d 	vldr	s13, [pc, #52]	@ 80022bc <scale_filter_weight+0x68>
 800228a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800228e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002292:	4b08      	ldr	r3, [pc, #32]	@ (80022b4 <scale_filter_weight+0x60>)
 8002294:	edc3 7a00 	vstr	s15, [r3]
    }

    return filtered_weight;
 8002298:	4b06      	ldr	r3, [pc, #24]	@ (80022b4 <scale_filter_weight+0x60>)
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	ee07 3a90 	vmov	s15, r3
}
 80022a0:	eeb0 0a67 	vmov.f32	s0, s15
 80022a4:	370c      	adds	r7, #12
 80022a6:	46bd      	mov	sp, r7
 80022a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ac:	4770      	bx	lr
 80022ae:	bf00      	nop
 80022b0:	2000000a 	.word	0x2000000a
 80022b4:	20002594 	.word	0x20002594
 80022b8:	3e99999a 	.word	0x3e99999a
 80022bc:	3f333333 	.word	0x3f333333

080022c0 <scale_is_weight_stable>:
 * @brief Check if weight reading is stable
 * @param weight: Current weight reading
 * @return 1 if stable, 0 if not stable
 */
uint8_t scale_is_weight_stable(float weight)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b085      	sub	sp, #20
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	ed87 0a01 	vstr	s0, [r7, #4]
    float weight_diff = fabsf(weight - scale_state.previous_weight);
 80022ca:	4b1a      	ldr	r3, [pc, #104]	@ (8002334 <scale_is_weight_stable+0x74>)
 80022cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80022d0:	ed97 7a01 	vldr	s14, [r7, #4]
 80022d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022d8:	eef0 7ae7 	vabs.f32	s15, s15
 80022dc:	edc7 7a03 	vstr	s15, [r7, #12]

    if (weight_diff < scale_state.weight_threshold) {
 80022e0:	4b14      	ldr	r3, [pc, #80]	@ (8002334 <scale_is_weight_stable+0x74>)
 80022e2:	edd3 7a05 	vldr	s15, [r3, #20]
 80022e6:	ed97 7a03 	vldr	s14, [r7, #12]
 80022ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022f2:	d511      	bpl.n	8002318 <scale_is_weight_stable+0x58>
        scale_state.weight_stable_count++;
 80022f4:	4b0f      	ldr	r3, [pc, #60]	@ (8002334 <scale_is_weight_stable+0x74>)
 80022f6:	7a1b      	ldrb	r3, [r3, #8]
 80022f8:	3301      	adds	r3, #1
 80022fa:	b2da      	uxtb	r2, r3
 80022fc:	4b0d      	ldr	r3, [pc, #52]	@ (8002334 <scale_is_weight_stable+0x74>)
 80022fe:	721a      	strb	r2, [r3, #8]
        if (scale_state.weight_stable_count >= WEIGHT_STABILITY_COUNT) {
 8002300:	4b0c      	ldr	r3, [pc, #48]	@ (8002334 <scale_is_weight_stable+0x74>)
 8002302:	7a1b      	ldrb	r3, [r3, #8]
 8002304:	2b04      	cmp	r3, #4
 8002306:	d90d      	bls.n	8002324 <scale_is_weight_stable+0x64>
            scale_state.weight_stable_count = WEIGHT_STABILITY_COUNT;  // Cap the counter
 8002308:	4b0a      	ldr	r3, [pc, #40]	@ (8002334 <scale_is_weight_stable+0x74>)
 800230a:	2205      	movs	r2, #5
 800230c:	721a      	strb	r2, [r3, #8]
            scale_state.previous_weight = weight;
 800230e:	4a09      	ldr	r2, [pc, #36]	@ (8002334 <scale_is_weight_stable+0x74>)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6053      	str	r3, [r2, #4]
            return 1;
 8002314:	2301      	movs	r3, #1
 8002316:	e006      	b.n	8002326 <scale_is_weight_stable+0x66>
        }
    } else {
        scale_state.weight_stable_count = 0;
 8002318:	4b06      	ldr	r3, [pc, #24]	@ (8002334 <scale_is_weight_stable+0x74>)
 800231a:	2200      	movs	r2, #0
 800231c:	721a      	strb	r2, [r3, #8]
        scale_state.previous_weight = weight;
 800231e:	4a05      	ldr	r2, [pc, #20]	@ (8002334 <scale_is_weight_stable+0x74>)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6053      	str	r3, [r2, #4]
    }

    return 0;
 8002324:	2300      	movs	r3, #0
}
 8002326:	4618      	mov	r0, r3
 8002328:	3714      	adds	r7, #20
 800232a:	46bd      	mov	sp, r7
 800232c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002330:	4770      	bx	lr
 8002332:	bf00      	nop
 8002334:	200002f0 	.word	0x200002f0

08002338 <scale_display_weight>:
/**
 * @brief Display weight on 7-segment display and send via UART
 * @param weight: Weight to display in kg
 */
void scale_display_weight(float weight)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	ed87 0a01 	vstr	s0, [r7, #4]
	if (weight < 0.0f) weight = 0.0f;
 8002342:	edd7 7a01 	vldr	s15, [r7, #4]
 8002346:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800234a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800234e:	d502      	bpl.n	8002356 <scale_display_weight+0x1e>
 8002350:	f04f 0300 	mov.w	r3, #0
 8002354:	607b      	str	r3, [r7, #4]
	if (weight > 9.9f) weight = 9.9f;
 8002356:	edd7 7a01 	vldr	s15, [r7, #4]
 800235a:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80023a0 <scale_display_weight+0x68>
 800235e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002362:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002366:	dd01      	ble.n	800236c <scale_display_weight+0x34>
 8002368:	4b0e      	ldr	r3, [pc, #56]	@ (80023a4 <scale_display_weight+0x6c>)
 800236a:	607b      	str	r3, [r7, #4]

	// Chuyn i sang s nguyn  hin th (VD: 2.5kg -> 25)
	int display_value = (int)(weight * 10 + 0.5f);  // +0.5  lm trn
 800236c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002370:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8002374:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002378:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800237c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002380:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002384:	ee17 3a90 	vmov	r3, s15
 8002388:	60fb      	str	r3, [r7, #12]

	// Hin th trn LED 7 on vi 1 ch s thp phn
	Set7SegDisplayWithDecimal(display_value, 1);  // Hin th vi 1 ch s sau du phy
 800238a:	2101      	movs	r1, #1
 800238c:	68f8      	ldr	r0, [r7, #12]
 800238e:	f7fe fe67 	bl	8001060 <Set7SegDisplayWithDecimal>

	// Gi hm chy hin th LED 7 on
	Run7SegDisplay();
 8002392:	f7fe fe89 	bl	80010a8 <Run7SegDisplay>

    // Send weight data via UART
//    scale_send_uart_data("Weight: %.3f kg (%.0f g)\r\n", weight, weight * 1000);
//    scale_send_uart_data("Weight: %d (display_value) = %.1f kg\r\n", display_value, weight);
}
 8002396:	bf00      	nop
 8002398:	3710      	adds	r7, #16
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	411e6666 	.word	0x411e6666
 80023a4:	411e6666 	.word	0x411e6666

080023a8 <scale_process_rfid>:
/**
 * @brief Process RFID reading and combine with weight data
 * @param weight: Current stable weight
 */
void scale_process_rfid(float weight)
{
 80023a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80023ac:	b08d      	sub	sp, #52	@ 0x34
 80023ae:	af06      	add	r7, sp, #24
 80023b0:	ed87 0a01 	vstr	s0, [r7, #4]
    uint8_t CardUID[5];

    if (TM_MFRC522_Check(CardUID) == MI_OK) {
 80023b4:	f107 0308 	add.w	r3, r7, #8
 80023b8:	4618      	mov	r0, r3
 80023ba:	f000 fb3d 	bl	8002a38 <TM_MFRC522_Check>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d165      	bne.n	8002490 <scale_process_rfid+0xe8>
        // Card detected - turn on green LED
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_SET);   // Green LED ON
 80023c4:	2201      	movs	r2, #1
 80023c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80023ca:	4839      	ldr	r0, [pc, #228]	@ (80024b0 <scale_process_rfid+0x108>)
 80023cc:	f001 f9fa 	bl	80037c4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_RESET); // Red LED OFF
 80023d0:	2200      	movs	r2, #0
 80023d2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023d6:	4836      	ldr	r0, [pc, #216]	@ (80024b0 <scale_process_rfid+0x108>)
 80023d8:	f001 f9f4 	bl	80037c4 <HAL_GPIO_WritePin>

        CardData* current_card = find_or_register_card(CardUID);
 80023dc:	f107 0308 	add.w	r3, r7, #8
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff fbc7 	bl	8001b74 <find_or_register_card>
 80023e6:	6178      	str	r0, [r7, #20]
		if (current_card == NULL) {
 80023e8:	697b      	ldr	r3, [r7, #20]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d103      	bne.n	80023f6 <scale_process_rfid+0x4e>
			scale_send_uart_data("Full database\r\n");
 80023ee:	4831      	ldr	r0, [pc, #196]	@ (80024b4 <scale_process_rfid+0x10c>)
 80023f0:	f000 f8b8 	bl	8002564 <scale_send_uart_data>
 80023f4:	e058      	b.n	80024a8 <scale_process_rfid+0x100>
			// Li: database y, khng x l tip
			return;
		}

		push_weight_to_history(&current_card->weight_data, weight);
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	3308      	adds	r3, #8
 80023fa:	ed97 0a01 	vldr	s0, [r7, #4]
 80023fe:	4618      	mov	r0, r3
 8002400:	f7ff fc16 	bl	8001c30 <push_weight_to_history>

		if (are_all_weights_stable(&current_card->weight_data)) {
 8002404:	697b      	ldr	r3, [r7, #20]
 8002406:	3308      	adds	r3, #8
 8002408:	4618      	mov	r0, r3
 800240a:	f7ff fc3f 	bl	8001c8c <are_all_weights_stable>
 800240e:	4603      	mov	r3, r0
 8002410:	2b00      	cmp	r3, #0
 8002412:	d020      	beq.n	8002456 <scale_process_rfid+0xae>
			float stable_weight = current_card->weight_data.history[0]; // Ly gi tr n nh
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	689b      	ldr	r3, [r3, #8]
 8002418:	613b      	str	r3, [r7, #16]

			// Ch lu nu gi tr n nh mi khc vi gi tr  lu
			// (trnh ghi vo th lin tc khng cn thit)
			if (fabsf(stable_weight - current_card->weight_data.saved_weight) >= 0.1f) {
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8002420:	ed97 7a04 	vldr	s14, [r7, #16]
 8002424:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002428:	eef0 7ae7 	vabs.f32	s15, s15
 800242c:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80024b8 <scale_process_rfid+0x110>
 8002430:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002438:	db0d      	blt.n	8002456 <scale_process_rfid+0xae>
				// Thc hin lu gi tr cn nng vo th RFID
				save_weight_to_rfid_card(current_card->uid, stable_weight);
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	ed97 0a04 	vldr	s0, [r7, #16]
 8002440:	4618      	mov	r0, r3
 8002442:	f7ff fe39 	bl	80020b8 <save_weight_to_rfid_card>

				// Cp nht gi tr  lu trong RAM
				current_card->weight_data.saved_weight = stable_weight;
 8002446:	697b      	ldr	r3, [r7, #20]
 8002448:	693a      	ldr	r2, [r7, #16]
 800244a:	625a      	str	r2, [r3, #36]	@ 0x24
				add_to_weighing_history(current_card, stable_weight);
 800244c:	ed97 0a04 	vldr	s0, [r7, #16]
 8002450:	6978      	ldr	r0, [r7, #20]
 8002452:	f000 f835 	bl	80024c0 <add_to_weighing_history>
			}
		}

		scale_send_uart_data("Card: %02X%02X%02X%02X%02X | Weight: %.1f kg | History Cnt: %d\r\n",
				CardUID[0], CardUID[1], CardUID[2], CardUID[3], CardUID[4], weight, current_card->weight_data.count);
 8002456:	7a3b      	ldrb	r3, [r7, #8]
		scale_send_uart_data("Card: %02X%02X%02X%02X%02X | Weight: %.1f kg | History Cnt: %d\r\n",
 8002458:	461e      	mov	r6, r3
				CardUID[0], CardUID[1], CardUID[2], CardUID[3], CardUID[4], weight, current_card->weight_data.count);
 800245a:	7a7b      	ldrb	r3, [r7, #9]
		scale_send_uart_data("Card: %02X%02X%02X%02X%02X | Weight: %.1f kg | History Cnt: %d\r\n",
 800245c:	4698      	mov	r8, r3
				CardUID[0], CardUID[1], CardUID[2], CardUID[3], CardUID[4], weight, current_card->weight_data.count);
 800245e:	7abb      	ldrb	r3, [r7, #10]
		scale_send_uart_data("Card: %02X%02X%02X%02X%02X | Weight: %.1f kg | History Cnt: %d\r\n",
 8002460:	4699      	mov	r9, r3
				CardUID[0], CardUID[1], CardUID[2], CardUID[3], CardUID[4], weight, current_card->weight_data.count);
 8002462:	7afb      	ldrb	r3, [r7, #11]
		scale_send_uart_data("Card: %02X%02X%02X%02X%02X | Weight: %.1f kg | History Cnt: %d\r\n",
 8002464:	461c      	mov	r4, r3
				CardUID[0], CardUID[1], CardUID[2], CardUID[3], CardUID[4], weight, current_card->weight_data.count);
 8002466:	7b3b      	ldrb	r3, [r7, #12]
		scale_send_uart_data("Card: %02X%02X%02X%02X%02X | Weight: %.1f kg | History Cnt: %d\r\n",
 8002468:	461d      	mov	r5, r3
 800246a:	6878      	ldr	r0, [r7, #4]
 800246c:	f7fe f88c 	bl	8000588 <__aeabi_f2d>
 8002470:	4602      	mov	r2, r0
 8002472:	460b      	mov	r3, r1
 8002474:	6979      	ldr	r1, [r7, #20]
 8002476:	6a09      	ldr	r1, [r1, #32]
 8002478:	9104      	str	r1, [sp, #16]
 800247a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800247e:	9501      	str	r5, [sp, #4]
 8002480:	9400      	str	r4, [sp, #0]
 8002482:	464b      	mov	r3, r9
 8002484:	4642      	mov	r2, r8
 8002486:	4631      	mov	r1, r6
 8002488:	480c      	ldr	r0, [pc, #48]	@ (80024bc <scale_process_rfid+0x114>)
 800248a:	f000 f86b 	bl	8002564 <scale_send_uart_data>
 800248e:	e00b      	b.n	80024a8 <scale_process_rfid+0x100>
    } else {
        // No card detected - turn on red LED
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_13, GPIO_PIN_SET);   // Red LED ON
 8002490:	2201      	movs	r2, #1
 8002492:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002496:	4806      	ldr	r0, [pc, #24]	@ (80024b0 <scale_process_rfid+0x108>)
 8002498:	f001 f994 	bl	80037c4 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOG, GPIO_PIN_14, GPIO_PIN_RESET); // Green LED OFF
 800249c:	2200      	movs	r2, #0
 800249e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80024a2:	4803      	ldr	r0, [pc, #12]	@ (80024b0 <scale_process_rfid+0x108>)
 80024a4:	f001 f98e 	bl	80037c4 <HAL_GPIO_WritePin>
    }
}
 80024a8:	371c      	adds	r7, #28
 80024aa:	46bd      	mov	sp, r7
 80024ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80024b0:	40021800 	.word	0x40021800
 80024b4:	0800b89c 	.word	0x0800b89c
 80024b8:	3dcccccd 	.word	0x3dcccccd
 80024bc:	0800b8ac 	.word	0x0800b8ac

080024c0 <add_to_weighing_history>:

void add_to_weighing_history(CardData* card, float weight) {
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b084      	sub	sp, #16
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	6078      	str	r0, [r7, #4]
 80024c8:	ed87 0a00 	vstr	s0, [r7]
    // Ly v tr tip theo trong b m vng
    HistoryEntry* new_entry = &weighing_history[history_head];
 80024cc:	4b20      	ldr	r3, [pc, #128]	@ (8002550 <add_to_weighing_history+0x90>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	2274      	movs	r2, #116	@ 0x74
 80024d2:	fb02 f303 	mul.w	r3, r2, r3
 80024d6:	4a1f      	ldr	r2, [pc, #124]	@ (8002554 <add_to_weighing_history+0x94>)
 80024d8:	4413      	add	r3, r2
 80024da:	60fb      	str	r3, [r7, #12]

    // Sao chp thng tin vo mc lch s mi
    memcpy(new_entry->uid, card->uid, 5);
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	2205      	movs	r2, #5
 80024e2:	4618      	mov	r0, r3
 80024e4:	f005 f875 	bl	80075d2 <memcpy>
    strncpy(new_entry->name, card->name, sizeof(new_entry->name) - 1);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	1d58      	adds	r0, r3, #5
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	3328      	adds	r3, #40	@ 0x28
 80024f0:	2263      	movs	r2, #99	@ 0x63
 80024f2:	4619      	mov	r1, r3
 80024f4:	f004 ffe2 	bl	80074bc <strncpy>
    new_entry->name[sizeof(new_entry->name) - 1] = '\0'; // m bo an ton
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2200      	movs	r2, #0
 80024fc:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
    new_entry->weight = weight;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	683a      	ldr	r2, [r7, #0]
 8002504:	66da      	str	r2, [r3, #108]	@ 0x6c
    new_entry->timestamp = HAL_GetTick(); // Ghi li du thi gian
 8002506:	f000 fdc5 	bl	8003094 <HAL_GetTick>
 800250a:	4602      	mov	r2, r0
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	671a      	str	r2, [r3, #112]	@ 0x70

    // Di chuyn con tr ca b m vng
    history_head = (history_head + 1) % MAX_WEIGHING_HISTORY;
 8002510:	4b0f      	ldr	r3, [pc, #60]	@ (8002550 <add_to_weighing_history+0x90>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	1c5a      	adds	r2, r3, #1
 8002516:	4b10      	ldr	r3, [pc, #64]	@ (8002558 <add_to_weighing_history+0x98>)
 8002518:	fb83 1302 	smull	r1, r3, r3, r2
 800251c:	1119      	asrs	r1, r3, #4
 800251e:	17d3      	asrs	r3, r2, #31
 8002520:	1acb      	subs	r3, r1, r3
 8002522:	2132      	movs	r1, #50	@ 0x32
 8002524:	fb01 f303 	mul.w	r3, r1, r3
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	4a09      	ldr	r2, [pc, #36]	@ (8002550 <add_to_weighing_history+0x90>)
 800252c:	6013      	str	r3, [r2, #0]

    // Tng s lng mc, nhng khng vt qu kch thc ti a
    if (history_count < MAX_WEIGHING_HISTORY) {
 800252e:	4b0b      	ldr	r3, [pc, #44]	@ (800255c <add_to_weighing_history+0x9c>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	2b31      	cmp	r3, #49	@ 0x31
 8002534:	dc04      	bgt.n	8002540 <add_to_weighing_history+0x80>
        history_count++;
 8002536:	4b09      	ldr	r3, [pc, #36]	@ (800255c <add_to_weighing_history+0x9c>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	3301      	adds	r3, #1
 800253c:	4a07      	ldr	r2, [pc, #28]	@ (800255c <add_to_weighing_history+0x9c>)
 800253e:	6013      	str	r3, [r2, #0]
    }

    scale_send_uart_data("OK: New entry added to weighing history.\r\n");
 8002540:	4807      	ldr	r0, [pc, #28]	@ (8002560 <add_to_weighing_history+0xa0>)
 8002542:	f000 f80f 	bl	8002564 <scale_send_uart_data>
}
 8002546:	bf00      	nop
 8002548:	3710      	adds	r7, #16
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	200019b4 	.word	0x200019b4
 8002554:	20000308 	.word	0x20000308
 8002558:	51eb851f 	.word	0x51eb851f
 800255c:	200019b0 	.word	0x200019b0
 8002560:	0800b8f0 	.word	0x0800b8f0

08002564 <scale_send_uart_data>:
 * @brief Send formatted data via UART
 * @param format: Printf-style format string
 * @param ...: Variable arguments
 */
void scale_send_uart_data(const char* format, ...)
{
 8002564:	b40f      	push	{r0, r1, r2, r3}
 8002566:	b580      	push	{r7, lr}
 8002568:	b082      	sub	sp, #8
 800256a:	af00      	add	r7, sp, #0
    va_list args;
    va_start(args, format);
 800256c:	f107 0314 	add.w	r3, r7, #20
 8002570:	603b      	str	r3, [r7, #0]

    int len = vsnprintf(uart_buffer, sizeof(uart_buffer), format, args);
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	2180      	movs	r1, #128	@ 0x80
 8002578:	480c      	ldr	r0, [pc, #48]	@ (80025ac <scale_send_uart_data+0x48>)
 800257a:	f004 ff67 	bl	800744c <vsniprintf>
 800257e:	6078      	str	r0, [r7, #4]

    va_end(args);

    if (len > 0 && len < sizeof(uart_buffer)) {
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2b00      	cmp	r3, #0
 8002584:	dd0a      	ble.n	800259c <scale_send_uart_data+0x38>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2b7f      	cmp	r3, #127	@ 0x7f
 800258a:	d807      	bhi.n	800259c <scale_send_uart_data+0x38>
        HAL_UART_Transmit(&huart1, (uint8_t*)uart_buffer, len, 1000);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	b29a      	uxth	r2, r3
 8002590:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002594:	4905      	ldr	r1, [pc, #20]	@ (80025ac <scale_send_uart_data+0x48>)
 8002596:	4806      	ldr	r0, [pc, #24]	@ (80025b0 <scale_send_uart_data+0x4c>)
 8002598:	f002 ff54 	bl	8005444 <HAL_UART_Transmit>
    }
}
 800259c:	bf00      	nop
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80025a6:	b004      	add	sp, #16
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	200019dc 	.word	0x200019dc
 80025b0:	200002a8 	.word	0x200002a8

080025b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025b4:	b480      	push	{r7}
 80025b6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80025b8:	b672      	cpsid	i
}
 80025ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025bc:	bf00      	nop
 80025be:	e7fd      	b.n	80025bc <Error_Handler+0x8>

080025c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025c6:	2300      	movs	r3, #0
 80025c8:	607b      	str	r3, [r7, #4]
 80025ca:	4b10      	ldr	r3, [pc, #64]	@ (800260c <HAL_MspInit+0x4c>)
 80025cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025ce:	4a0f      	ldr	r2, [pc, #60]	@ (800260c <HAL_MspInit+0x4c>)
 80025d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80025d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80025d6:	4b0d      	ldr	r3, [pc, #52]	@ (800260c <HAL_MspInit+0x4c>)
 80025d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80025de:	607b      	str	r3, [r7, #4]
 80025e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025e2:	2300      	movs	r3, #0
 80025e4:	603b      	str	r3, [r7, #0]
 80025e6:	4b09      	ldr	r3, [pc, #36]	@ (800260c <HAL_MspInit+0x4c>)
 80025e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ea:	4a08      	ldr	r2, [pc, #32]	@ (800260c <HAL_MspInit+0x4c>)
 80025ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025f0:	6413      	str	r3, [r2, #64]	@ 0x40
 80025f2:	4b06      	ldr	r3, [pc, #24]	@ (800260c <HAL_MspInit+0x4c>)
 80025f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025fa:	603b      	str	r3, [r7, #0]
 80025fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025fe:	bf00      	nop
 8002600:	370c      	adds	r7, #12
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	40023800 	.word	0x40023800

08002610 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b08a      	sub	sp, #40	@ 0x28
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002618:	f107 0314 	add.w	r3, r7, #20
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	605a      	str	r2, [r3, #4]
 8002622:	609a      	str	r2, [r3, #8]
 8002624:	60da      	str	r2, [r3, #12]
 8002626:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI4)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a19      	ldr	r2, [pc, #100]	@ (8002694 <HAL_SPI_MspInit+0x84>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d12b      	bne.n	800268a <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI4_MspInit 0 */

    /* USER CODE END SPI4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8002632:	2300      	movs	r3, #0
 8002634:	613b      	str	r3, [r7, #16]
 8002636:	4b18      	ldr	r3, [pc, #96]	@ (8002698 <HAL_SPI_MspInit+0x88>)
 8002638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800263a:	4a17      	ldr	r2, [pc, #92]	@ (8002698 <HAL_SPI_MspInit+0x88>)
 800263c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002640:	6453      	str	r3, [r2, #68]	@ 0x44
 8002642:	4b15      	ldr	r3, [pc, #84]	@ (8002698 <HAL_SPI_MspInit+0x88>)
 8002644:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002646:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800264a:	613b      	str	r3, [r7, #16]
 800264c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800264e:	2300      	movs	r3, #0
 8002650:	60fb      	str	r3, [r7, #12]
 8002652:	4b11      	ldr	r3, [pc, #68]	@ (8002698 <HAL_SPI_MspInit+0x88>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002656:	4a10      	ldr	r2, [pc, #64]	@ (8002698 <HAL_SPI_MspInit+0x88>)
 8002658:	f043 0310 	orr.w	r3, r3, #16
 800265c:	6313      	str	r3, [r2, #48]	@ 0x30
 800265e:	4b0e      	ldr	r3, [pc, #56]	@ (8002698 <HAL_SPI_MspInit+0x88>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002662:	f003 0310 	and.w	r3, r3, #16
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 800266a:	2364      	movs	r3, #100	@ 0x64
 800266c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266e:	2302      	movs	r3, #2
 8002670:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002676:	2303      	movs	r3, #3
 8002678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800267a:	2305      	movs	r3, #5
 800267c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800267e:	f107 0314 	add.w	r3, r7, #20
 8002682:	4619      	mov	r1, r3
 8002684:	4805      	ldr	r0, [pc, #20]	@ (800269c <HAL_SPI_MspInit+0x8c>)
 8002686:	f000 fed9 	bl	800343c <HAL_GPIO_Init>

    /* USER CODE END SPI4_MspInit 1 */

  }

}
 800268a:	bf00      	nop
 800268c:	3728      	adds	r7, #40	@ 0x28
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40013400 	.word	0x40013400
 8002698:	40023800 	.word	0x40023800
 800269c:	40021000 	.word	0x40021000

080026a0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a0e      	ldr	r2, [pc, #56]	@ (80026e8 <HAL_TIM_Base_MspInit+0x48>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d115      	bne.n	80026de <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM6_MspInit 0 */

    /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80026b2:	2300      	movs	r3, #0
 80026b4:	60fb      	str	r3, [r7, #12]
 80026b6:	4b0d      	ldr	r3, [pc, #52]	@ (80026ec <HAL_TIM_Base_MspInit+0x4c>)
 80026b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026ba:	4a0c      	ldr	r2, [pc, #48]	@ (80026ec <HAL_TIM_Base_MspInit+0x4c>)
 80026bc:	f043 0310 	orr.w	r3, r3, #16
 80026c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80026c2:	4b0a      	ldr	r3, [pc, #40]	@ (80026ec <HAL_TIM_Base_MspInit+0x4c>)
 80026c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c6:	f003 0310 	and.w	r3, r3, #16
 80026ca:	60fb      	str	r3, [r7, #12]
 80026cc:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80026ce:	2200      	movs	r2, #0
 80026d0:	2100      	movs	r1, #0
 80026d2:	2036      	movs	r0, #54	@ 0x36
 80026d4:	f000 fde9 	bl	80032aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80026d8:	2036      	movs	r0, #54	@ 0x36
 80026da:	f000 fe02 	bl	80032e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM6_MspInit 1 */

  }

}
 80026de:	bf00      	nop
 80026e0:	3710      	adds	r7, #16
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}
 80026e6:	bf00      	nop
 80026e8:	40001000 	.word	0x40001000
 80026ec:	40023800 	.word	0x40023800

080026f0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b08a      	sub	sp, #40	@ 0x28
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026f8:	f107 0314 	add.w	r3, r7, #20
 80026fc:	2200      	movs	r2, #0
 80026fe:	601a      	str	r2, [r3, #0]
 8002700:	605a      	str	r2, [r3, #4]
 8002702:	609a      	str	r2, [r3, #8]
 8002704:	60da      	str	r2, [r3, #12]
 8002706:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a1d      	ldr	r2, [pc, #116]	@ (8002784 <HAL_UART_MspInit+0x94>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d134      	bne.n	800277c <HAL_UART_MspInit+0x8c>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	613b      	str	r3, [r7, #16]
 8002716:	4b1c      	ldr	r3, [pc, #112]	@ (8002788 <HAL_UART_MspInit+0x98>)
 8002718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800271a:	4a1b      	ldr	r2, [pc, #108]	@ (8002788 <HAL_UART_MspInit+0x98>)
 800271c:	f043 0310 	orr.w	r3, r3, #16
 8002720:	6453      	str	r3, [r2, #68]	@ 0x44
 8002722:	4b19      	ldr	r3, [pc, #100]	@ (8002788 <HAL_UART_MspInit+0x98>)
 8002724:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002726:	f003 0310 	and.w	r3, r3, #16
 800272a:	613b      	str	r3, [r7, #16]
 800272c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800272e:	2300      	movs	r3, #0
 8002730:	60fb      	str	r3, [r7, #12]
 8002732:	4b15      	ldr	r3, [pc, #84]	@ (8002788 <HAL_UART_MspInit+0x98>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002736:	4a14      	ldr	r2, [pc, #80]	@ (8002788 <HAL_UART_MspInit+0x98>)
 8002738:	f043 0301 	orr.w	r3, r3, #1
 800273c:	6313      	str	r3, [r2, #48]	@ 0x30
 800273e:	4b12      	ldr	r3, [pc, #72]	@ (8002788 <HAL_UART_MspInit+0x98>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	60fb      	str	r3, [r7, #12]
 8002748:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800274a:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800274e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002750:	2302      	movs	r3, #2
 8002752:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002754:	2300      	movs	r3, #0
 8002756:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002758:	2303      	movs	r3, #3
 800275a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800275c:	2307      	movs	r3, #7
 800275e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002760:	f107 0314 	add.w	r3, r7, #20
 8002764:	4619      	mov	r1, r3
 8002766:	4809      	ldr	r0, [pc, #36]	@ (800278c <HAL_UART_MspInit+0x9c>)
 8002768:	f000 fe68 	bl	800343c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800276c:	2200      	movs	r2, #0
 800276e:	2100      	movs	r1, #0
 8002770:	2025      	movs	r0, #37	@ 0x25
 8002772:	f000 fd9a 	bl	80032aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002776:	2025      	movs	r0, #37	@ 0x25
 8002778:	f000 fdb3 	bl	80032e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800277c:	bf00      	nop
 800277e:	3728      	adds	r7, #40	@ 0x28
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	40011000 	.word	0x40011000
 8002788:	40023800 	.word	0x40023800
 800278c:	40020000 	.word	0x40020000

08002790 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002794:	bf00      	nop
 8002796:	e7fd      	b.n	8002794 <NMI_Handler+0x4>

08002798 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800279c:	bf00      	nop
 800279e:	e7fd      	b.n	800279c <HardFault_Handler+0x4>

080027a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027a0:	b480      	push	{r7}
 80027a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027a4:	bf00      	nop
 80027a6:	e7fd      	b.n	80027a4 <MemManage_Handler+0x4>

080027a8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027a8:	b480      	push	{r7}
 80027aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027ac:	bf00      	nop
 80027ae:	e7fd      	b.n	80027ac <BusFault_Handler+0x4>

080027b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027b4:	bf00      	nop
 80027b6:	e7fd      	b.n	80027b4 <UsageFault_Handler+0x4>

080027b8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027bc:	bf00      	nop
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027c6:	b480      	push	{r7}
 80027c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027ca:	bf00      	nop
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027d8:	bf00      	nop
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr

080027e2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027e6:	f000 fc41 	bl	800306c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027ea:	bf00      	nop
 80027ec:	bd80      	pop	{r7, pc}
	...

080027f0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80027f4:	4802      	ldr	r0, [pc, #8]	@ (8002800 <USART1_IRQHandler+0x10>)
 80027f6:	f002 fed5 	bl	80055a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80027fa:	bf00      	nop
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	200002a8 	.word	0x200002a8

08002804 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002808:	4802      	ldr	r0, [pc, #8]	@ (8002814 <TIM6_DAC_IRQHandler+0x10>)
 800280a:	f002 fb7d 	bl	8004f08 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800280e:	bf00      	nop
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	20000260 	.word	0x20000260

08002818 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 1 */
extern void Run7SegDisplay();

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b082      	sub	sp, #8
 800281c:	af00      	add	r7, sp, #0
 800281e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM6)
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a04      	ldr	r2, [pc, #16]	@ (8002838 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002826:	4293      	cmp	r3, r2
 8002828:	d101      	bne.n	800282e <HAL_TIM_PeriodElapsedCallback+0x16>
    {
        Run7SegDisplay();  // Qut LED 7 thanh nh k
 800282a:	f7fe fc3d 	bl	80010a8 <Run7SegDisplay>
    }
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40001000 	.word	0x40001000

0800283c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800283c:	b480      	push	{r7}
 800283e:	af00      	add	r7, sp, #0
  return 1;
 8002840:	2301      	movs	r3, #1
}
 8002842:	4618      	mov	r0, r3
 8002844:	46bd      	mov	sp, r7
 8002846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284a:	4770      	bx	lr

0800284c <_kill>:

int _kill(int pid, int sig)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b082      	sub	sp, #8
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002856:	f004 fe8f 	bl	8007578 <__errno>
 800285a:	4603      	mov	r3, r0
 800285c:	2216      	movs	r2, #22
 800285e:	601a      	str	r2, [r3, #0]
  return -1;
 8002860:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002864:	4618      	mov	r0, r3
 8002866:	3708      	adds	r7, #8
 8002868:	46bd      	mov	sp, r7
 800286a:	bd80      	pop	{r7, pc}

0800286c <_exit>:

void _exit (int status)
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b082      	sub	sp, #8
 8002870:	af00      	add	r7, sp, #0
 8002872:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002874:	f04f 31ff 	mov.w	r1, #4294967295
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f7ff ffe7 	bl	800284c <_kill>
  while (1) {}    /* Make sure we hang here */
 800287e:	bf00      	nop
 8002880:	e7fd      	b.n	800287e <_exit+0x12>

08002882 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	b086      	sub	sp, #24
 8002886:	af00      	add	r7, sp, #0
 8002888:	60f8      	str	r0, [r7, #12]
 800288a:	60b9      	str	r1, [r7, #8]
 800288c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800288e:	2300      	movs	r3, #0
 8002890:	617b      	str	r3, [r7, #20]
 8002892:	e00a      	b.n	80028aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002894:	f3af 8000 	nop.w
 8002898:	4601      	mov	r1, r0
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	1c5a      	adds	r2, r3, #1
 800289e:	60ba      	str	r2, [r7, #8]
 80028a0:	b2ca      	uxtb	r2, r1
 80028a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	3301      	adds	r3, #1
 80028a8:	617b      	str	r3, [r7, #20]
 80028aa:	697a      	ldr	r2, [r7, #20]
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	429a      	cmp	r2, r3
 80028b0:	dbf0      	blt.n	8002894 <_read+0x12>
  }

  return len;
 80028b2:	687b      	ldr	r3, [r7, #4]
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3718      	adds	r7, #24
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}

080028bc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80028bc:	b580      	push	{r7, lr}
 80028be:	b086      	sub	sp, #24
 80028c0:	af00      	add	r7, sp, #0
 80028c2:	60f8      	str	r0, [r7, #12]
 80028c4:	60b9      	str	r1, [r7, #8]
 80028c6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028c8:	2300      	movs	r3, #0
 80028ca:	617b      	str	r3, [r7, #20]
 80028cc:	e009      	b.n	80028e2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	1c5a      	adds	r2, r3, #1
 80028d2:	60ba      	str	r2, [r7, #8]
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	4618      	mov	r0, r3
 80028d8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028dc:	697b      	ldr	r3, [r7, #20]
 80028de:	3301      	adds	r3, #1
 80028e0:	617b      	str	r3, [r7, #20]
 80028e2:	697a      	ldr	r2, [r7, #20]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	429a      	cmp	r2, r3
 80028e8:	dbf1      	blt.n	80028ce <_write+0x12>
  }
  return len;
 80028ea:	687b      	ldr	r3, [r7, #4]
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3718      	adds	r7, #24
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <_close>:

int _close(int file)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80028fc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002900:	4618      	mov	r0, r3
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290a:	4770      	bx	lr

0800290c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800291c:	605a      	str	r2, [r3, #4]
  return 0;
 800291e:	2300      	movs	r3, #0
}
 8002920:	4618      	mov	r0, r3
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <_isatty>:

int _isatty(int file)
{
 800292c:	b480      	push	{r7}
 800292e:	b083      	sub	sp, #12
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002934:	2301      	movs	r3, #1
}
 8002936:	4618      	mov	r0, r3
 8002938:	370c      	adds	r7, #12
 800293a:	46bd      	mov	sp, r7
 800293c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002940:	4770      	bx	lr

08002942 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002942:	b480      	push	{r7}
 8002944:	b085      	sub	sp, #20
 8002946:	af00      	add	r7, sp, #0
 8002948:	60f8      	str	r0, [r7, #12]
 800294a:	60b9      	str	r1, [r7, #8]
 800294c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800294e:	2300      	movs	r3, #0
}
 8002950:	4618      	mov	r0, r3
 8002952:	3714      	adds	r7, #20
 8002954:	46bd      	mov	sp, r7
 8002956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295a:	4770      	bx	lr

0800295c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b086      	sub	sp, #24
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002964:	4a14      	ldr	r2, [pc, #80]	@ (80029b8 <_sbrk+0x5c>)
 8002966:	4b15      	ldr	r3, [pc, #84]	@ (80029bc <_sbrk+0x60>)
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002970:	4b13      	ldr	r3, [pc, #76]	@ (80029c0 <_sbrk+0x64>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d102      	bne.n	800297e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002978:	4b11      	ldr	r3, [pc, #68]	@ (80029c0 <_sbrk+0x64>)
 800297a:	4a12      	ldr	r2, [pc, #72]	@ (80029c4 <_sbrk+0x68>)
 800297c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800297e:	4b10      	ldr	r3, [pc, #64]	@ (80029c0 <_sbrk+0x64>)
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4413      	add	r3, r2
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	429a      	cmp	r2, r3
 800298a:	d207      	bcs.n	800299c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800298c:	f004 fdf4 	bl	8007578 <__errno>
 8002990:	4603      	mov	r3, r0
 8002992:	220c      	movs	r2, #12
 8002994:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002996:	f04f 33ff 	mov.w	r3, #4294967295
 800299a:	e009      	b.n	80029b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800299c:	4b08      	ldr	r3, [pc, #32]	@ (80029c0 <_sbrk+0x64>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029a2:	4b07      	ldr	r3, [pc, #28]	@ (80029c0 <_sbrk+0x64>)
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	4413      	add	r3, r2
 80029aa:	4a05      	ldr	r2, [pc, #20]	@ (80029c0 <_sbrk+0x64>)
 80029ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029ae:	68fb      	ldr	r3, [r7, #12]
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3718      	adds	r7, #24
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}
 80029b8:	20030000 	.word	0x20030000
 80029bc:	00000400 	.word	0x00000400
 80029c0:	20002598 	.word	0x20002598
 80029c4:	200026f0 	.word	0x200026f0

080029c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80029cc:	4b06      	ldr	r3, [pc, #24]	@ (80029e8 <SystemInit+0x20>)
 80029ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80029d2:	4a05      	ldr	r2, [pc, #20]	@ (80029e8 <SystemInit+0x20>)
 80029d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80029d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80029dc:	bf00      	nop
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	e000ed00 	.word	0xe000ed00

080029ec <TM_MFRC522_Init>:
 */
#include "tm_stm32f4_mfrc522.h"

extern SPI_HandleTypeDef hspi4;

void TM_MFRC522_Init(void) {
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
	TM_MFRC522_InitPins();
 80029f0:	f000 f83c 	bl	8002a6c <TM_MFRC522_InitPins>
	//TM_SPI_Init(MFRC522_SPI, MFRC522_SPI_PINSPACK);

	TM_MFRC522_Reset();
 80029f4:	f000 f921 	bl	8002c3a <TM_MFRC522_Reset>

	TM_MFRC522_WriteRegister(MFRC522_REG_T_MODE, 0x8D);
 80029f8:	218d      	movs	r1, #141	@ 0x8d
 80029fa:	202a      	movs	r0, #42	@ 0x2a
 80029fc:	f000 f842 	bl	8002a84 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_PRESCALER, 0x3E);
 8002a00:	213e      	movs	r1, #62	@ 0x3e
 8002a02:	202b      	movs	r0, #43	@ 0x2b
 8002a04:	f000 f83e 	bl	8002a84 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_L, 30);           
 8002a08:	211e      	movs	r1, #30
 8002a0a:	202d      	movs	r0, #45	@ 0x2d
 8002a0c:	f000 f83a 	bl	8002a84 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_T_RELOAD_H, 0);
 8002a10:	2100      	movs	r1, #0
 8002a12:	202c      	movs	r0, #44	@ 0x2c
 8002a14:	f000 f836 	bl	8002a84 <TM_MFRC522_WriteRegister>

	/* 48dB gain */
	TM_MFRC522_WriteRegister(MFRC522_REG_RF_CFG, 0x70);
 8002a18:	2170      	movs	r1, #112	@ 0x70
 8002a1a:	2026      	movs	r0, #38	@ 0x26
 8002a1c:	f000 f832 	bl	8002a84 <TM_MFRC522_WriteRegister>
	
	TM_MFRC522_WriteRegister(MFRC522_REG_TX_AUTO, 0x40);
 8002a20:	2140      	movs	r1, #64	@ 0x40
 8002a22:	2015      	movs	r0, #21
 8002a24:	f000 f82e 	bl	8002a84 <TM_MFRC522_WriteRegister>
	TM_MFRC522_WriteRegister(MFRC522_REG_MODE, 0x3D);
 8002a28:	213d      	movs	r1, #61	@ 0x3d
 8002a2a:	2011      	movs	r0, #17
 8002a2c:	f000 f82a 	bl	8002a84 <TM_MFRC522_WriteRegister>

	TM_MFRC522_AntennaOn();		//Open the antenna
 8002a30:	f000 f8ee 	bl	8002c10 <TM_MFRC522_AntennaOn>
}
 8002a34:	bf00      	nop
 8002a36:	bd80      	pop	{r7, pc}

08002a38 <TM_MFRC522_Check>:

TM_MFRC522_Status_t TM_MFRC522_Check(uint8_t* id) {
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b084      	sub	sp, #16
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
	TM_MFRC522_Status_t status;
	//Find cards, return card type
	status = TM_MFRC522_Request(PICC_REQIDL, id);	
 8002a40:	6879      	ldr	r1, [r7, #4]
 8002a42:	2026      	movs	r0, #38	@ 0x26
 8002a44:	f000 f901 	bl	8002c4a <TM_MFRC522_Request>
 8002a48:	4603      	mov	r3, r0
 8002a4a:	73fb      	strb	r3, [r7, #15]
	if (status == MI_OK) {
 8002a4c:	7bfb      	ldrb	r3, [r7, #15]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d104      	bne.n	8002a5c <TM_MFRC522_Check+0x24>
		//Card detected
		//Anti-collision, return card serial number 4 bytes
		status = TM_MFRC522_Anticoll(id);	
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 f9ed 	bl	8002e32 <TM_MFRC522_Anticoll>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	73fb      	strb	r3, [r7, #15]
	}
	TM_MFRC522_Halt();			//Command card into hibernation 
 8002a5c:	f000 fa6f 	bl	8002f3e <TM_MFRC522_Halt>

	return status;
 8002a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3710      	adds	r7, #16
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
	...

08002a6c <TM_MFRC522_InitPins>:
		}
	}
	return MI_OK;
}

void TM_MFRC522_InitPins(void) {
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	af00      	add	r7, sp, #0
//	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
	//CS pin
//	GPIO_InitStruct.GPIO_Pin = MFRC522_CS_PIN;
//	GPIO_Init(MFRC522_CS_PORT, &GPIO_InitStruct);

	MFRC522_CS_HIGH;
 8002a70:	2201      	movs	r2, #1
 8002a72:	2110      	movs	r1, #16
 8002a74:	4802      	ldr	r0, [pc, #8]	@ (8002a80 <TM_MFRC522_InitPins+0x14>)
 8002a76:	f000 fea5 	bl	80037c4 <HAL_GPIO_WritePin>
}
 8002a7a:	bf00      	nop
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	40021000 	.word	0x40021000

08002a84 <TM_MFRC522_WriteRegister>:

void TM_MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	460a      	mov	r2, r1
 8002a8e:	71fb      	strb	r3, [r7, #7]
 8002a90:	4613      	mov	r3, r2
 8002a92:	71bb      	strb	r3, [r7, #6]
	//CS low
	MFRC522_CS_LOW;
 8002a94:	2200      	movs	r2, #0
 8002a96:	2110      	movs	r1, #16
 8002a98:	481a      	ldr	r0, [pc, #104]	@ (8002b04 <TM_MFRC522_WriteRegister+0x80>)
 8002a9a:	f000 fe93 	bl	80037c4 <HAL_GPIO_WritePin>
	//Send address
	uint8_t buf = (addr << 1) & 0x7E;
 8002a9e:	79fb      	ldrb	r3, [r7, #7]
 8002aa0:	005b      	lsls	r3, r3, #1
 8002aa2:	b2db      	uxtb	r3, r3
 8002aa4:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	73bb      	strb	r3, [r7, #14]
	HAL_StatusTypeDef ret = 0;
 8002aac:	2300      	movs	r3, #0
 8002aae:	73fb      	strb	r3, [r7, #15]
	ret = HAL_SPI_Transmit(&hspi4, &buf, 1, 10);
 8002ab0:	f107 010e 	add.w	r1, r7, #14
 8002ab4:	230a      	movs	r3, #10
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	4813      	ldr	r0, [pc, #76]	@ (8002b08 <TM_MFRC522_WriteRegister+0x84>)
 8002aba:	f001 fc0e 	bl	80042da <HAL_SPI_Transmit>
 8002abe:	4603      	mov	r3, r0
 8002ac0:	73fb      	strb	r3, [r7, #15]
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 8002ac2:	bf00      	nop
 8002ac4:	4810      	ldr	r0, [pc, #64]	@ (8002b08 <TM_MFRC522_WriteRegister+0x84>)
 8002ac6:	f002 f80e 	bl	8004ae6 <HAL_SPI_GetState>
 8002aca:	4603      	mov	r3, r0
 8002acc:	73fb      	strb	r3, [r7, #15]
 8002ace:	7bfb      	ldrb	r3, [r7, #15]
 8002ad0:	2b02      	cmp	r3, #2
 8002ad2:	d0f7      	beq.n	8002ac4 <TM_MFRC522_WriteRegister+0x40>
	//Send data	
	HAL_SPI_Transmit(&hspi4, &val, 1, 10);
 8002ad4:	1db9      	adds	r1, r7, #6
 8002ad6:	230a      	movs	r3, #10
 8002ad8:	2201      	movs	r2, #1
 8002ada:	480b      	ldr	r0, [pc, #44]	@ (8002b08 <TM_MFRC522_WriteRegister+0x84>)
 8002adc:	f001 fbfd 	bl	80042da <HAL_SPI_Transmit>
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 8002ae0:	bf00      	nop
 8002ae2:	4809      	ldr	r0, [pc, #36]	@ (8002b08 <TM_MFRC522_WriteRegister+0x84>)
 8002ae4:	f001 ffff 	bl	8004ae6 <HAL_SPI_GetState>
 8002ae8:	4603      	mov	r3, r0
 8002aea:	73fb      	strb	r3, [r7, #15]
 8002aec:	7bfb      	ldrb	r3, [r7, #15]
 8002aee:	2b02      	cmp	r3, #2
 8002af0:	d0f7      	beq.n	8002ae2 <TM_MFRC522_WriteRegister+0x5e>
	//CS high
	MFRC522_CS_HIGH;
 8002af2:	2201      	movs	r2, #1
 8002af4:	2110      	movs	r1, #16
 8002af6:	4803      	ldr	r0, [pc, #12]	@ (8002b04 <TM_MFRC522_WriteRegister+0x80>)
 8002af8:	f000 fe64 	bl	80037c4 <HAL_GPIO_WritePin>
}
 8002afc:	bf00      	nop
 8002afe:	3710      	adds	r7, #16
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	40021000 	.word	0x40021000
 8002b08:	20000208 	.word	0x20000208

08002b0c <TM_MFRC522_ReadRegister>:

uint8_t TM_MFRC522_ReadRegister(uint8_t addr) {
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	4603      	mov	r3, r0
 8002b14:	71fb      	strb	r3, [r7, #7]
	uint8_t val;
	//CS low
	MFRC522_CS_LOW;
 8002b16:	2200      	movs	r2, #0
 8002b18:	2110      	movs	r1, #16
 8002b1a:	481f      	ldr	r0, [pc, #124]	@ (8002b98 <TM_MFRC522_ReadRegister+0x8c>)
 8002b1c:	f000 fe52 	bl	80037c4 <HAL_GPIO_WritePin>

	uint8_t buf = ((addr << 1) & 0x7E) | 0x80;
 8002b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b24:	005b      	lsls	r3, r3, #1
 8002b26:	b25b      	sxtb	r3, r3
 8002b28:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8002b2c:	b25b      	sxtb	r3, r3
 8002b2e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002b32:	b25b      	sxtb	r3, r3
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	737b      	strb	r3, [r7, #13]
	HAL_StatusTypeDef ret = 0;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	73fb      	strb	r3, [r7, #15]
	ret = HAL_SPI_Transmit(&hspi4, &buf, 1, 10);
 8002b3c:	f107 010d 	add.w	r1, r7, #13
 8002b40:	230a      	movs	r3, #10
 8002b42:	2201      	movs	r2, #1
 8002b44:	4815      	ldr	r0, [pc, #84]	@ (8002b9c <TM_MFRC522_ReadRegister+0x90>)
 8002b46:	f001 fbc8 	bl	80042da <HAL_SPI_Transmit>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	73fb      	strb	r3, [r7, #15]
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 8002b4e:	bf00      	nop
 8002b50:	4812      	ldr	r0, [pc, #72]	@ (8002b9c <TM_MFRC522_ReadRegister+0x90>)
 8002b52:	f001 ffc8 	bl	8004ae6 <HAL_SPI_GetState>
 8002b56:	4603      	mov	r3, r0
 8002b58:	73fb      	strb	r3, [r7, #15]
 8002b5a:	7bfb      	ldrb	r3, [r7, #15]
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d0f7      	beq.n	8002b50 <TM_MFRC522_ReadRegister+0x44>
	ret = HAL_SPI_Receive(&hspi4, &val, 1, 10);
 8002b60:	f107 010e 	add.w	r1, r7, #14
 8002b64:	230a      	movs	r3, #10
 8002b66:	2201      	movs	r2, #1
 8002b68:	480c      	ldr	r0, [pc, #48]	@ (8002b9c <TM_MFRC522_ReadRegister+0x90>)
 8002b6a:	f001 fcfa 	bl	8004562 <HAL_SPI_Receive>
 8002b6e:	4603      	mov	r3, r0
 8002b70:	73fb      	strb	r3, [r7, #15]
	while ((ret = HAL_SPI_GetState(&hspi4)) == HAL_SPI_STATE_BUSY);
 8002b72:	bf00      	nop
 8002b74:	4809      	ldr	r0, [pc, #36]	@ (8002b9c <TM_MFRC522_ReadRegister+0x90>)
 8002b76:	f001 ffb6 	bl	8004ae6 <HAL_SPI_GetState>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	73fb      	strb	r3, [r7, #15]
 8002b7e:	7bfb      	ldrb	r3, [r7, #15]
 8002b80:	2b02      	cmp	r3, #2
 8002b82:	d0f7      	beq.n	8002b74 <TM_MFRC522_ReadRegister+0x68>
	//CS high
	MFRC522_CS_HIGH;
 8002b84:	2201      	movs	r2, #1
 8002b86:	2110      	movs	r1, #16
 8002b88:	4803      	ldr	r0, [pc, #12]	@ (8002b98 <TM_MFRC522_ReadRegister+0x8c>)
 8002b8a:	f000 fe1b 	bl	80037c4 <HAL_GPIO_WritePin>

	return val;	
 8002b8e:	7bbb      	ldrb	r3, [r7, #14]
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3710      	adds	r7, #16
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}
 8002b98:	40021000 	.word	0x40021000
 8002b9c:	20000208 	.word	0x20000208

08002ba0 <TM_MFRC522_SetBitMask>:

void TM_MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b082      	sub	sp, #8
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	460a      	mov	r2, r1
 8002baa:	71fb      	strb	r3, [r7, #7]
 8002bac:	4613      	mov	r3, r2
 8002bae:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) | mask);
 8002bb0:	79fb      	ldrb	r3, [r7, #7]
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	f7ff ffaa 	bl	8002b0c <TM_MFRC522_ReadRegister>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	461a      	mov	r2, r3
 8002bbc:	79bb      	ldrb	r3, [r7, #6]
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	b2da      	uxtb	r2, r3
 8002bc2:	79fb      	ldrb	r3, [r7, #7]
 8002bc4:	4611      	mov	r1, r2
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7ff ff5c 	bl	8002a84 <TM_MFRC522_WriteRegister>
}
 8002bcc:	bf00      	nop
 8002bce:	3708      	adds	r7, #8
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}

08002bd4 <TM_MFRC522_ClearBitMask>:

void TM_MFRC522_ClearBitMask(uint8_t reg, uint8_t mask){
 8002bd4:	b580      	push	{r7, lr}
 8002bd6:	b082      	sub	sp, #8
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	4603      	mov	r3, r0
 8002bdc:	460a      	mov	r2, r1
 8002bde:	71fb      	strb	r3, [r7, #7]
 8002be0:	4613      	mov	r3, r2
 8002be2:	71bb      	strb	r3, [r7, #6]
	TM_MFRC522_WriteRegister(reg, TM_MFRC522_ReadRegister(reg) & (~mask));
 8002be4:	79fb      	ldrb	r3, [r7, #7]
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7ff ff90 	bl	8002b0c <TM_MFRC522_ReadRegister>
 8002bec:	4603      	mov	r3, r0
 8002bee:	b25a      	sxtb	r2, r3
 8002bf0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002bf4:	43db      	mvns	r3, r3
 8002bf6:	b25b      	sxtb	r3, r3
 8002bf8:	4013      	ands	r3, r2
 8002bfa:	b25b      	sxtb	r3, r3
 8002bfc:	b2da      	uxtb	r2, r3
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	4611      	mov	r1, r2
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff ff3e 	bl	8002a84 <TM_MFRC522_WriteRegister>
} 
 8002c08:	bf00      	nop
 8002c0a:	3708      	adds	r7, #8
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <TM_MFRC522_AntennaOn>:

void TM_MFRC522_AntennaOn(void) {
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
	uint8_t temp;

	temp = TM_MFRC522_ReadRegister(MFRC522_REG_TX_CONTROL);
 8002c16:	2014      	movs	r0, #20
 8002c18:	f7ff ff78 	bl	8002b0c <TM_MFRC522_ReadRegister>
 8002c1c:	4603      	mov	r3, r0
 8002c1e:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) {
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	f003 0303 	and.w	r3, r3, #3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d103      	bne.n	8002c32 <TM_MFRC522_AntennaOn+0x22>
		TM_MFRC522_SetBitMask(MFRC522_REG_TX_CONTROL, 0x03);
 8002c2a:	2103      	movs	r1, #3
 8002c2c:	2014      	movs	r0, #20
 8002c2e:	f7ff ffb7 	bl	8002ba0 <TM_MFRC522_SetBitMask>
	}
}
 8002c32:	bf00      	nop
 8002c34:	3708      	adds	r7, #8
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bd80      	pop	{r7, pc}

08002c3a <TM_MFRC522_Reset>:

void TM_MFRC522_AntennaOff(void) {
	TM_MFRC522_ClearBitMask(MFRC522_REG_TX_CONTROL, 0x03);
}

void TM_MFRC522_Reset(void) {
 8002c3a:	b580      	push	{r7, lr}
 8002c3c:	af00      	add	r7, sp, #0
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_RESETPHASE);
 8002c3e:	210f      	movs	r1, #15
 8002c40:	2001      	movs	r0, #1
 8002c42:	f7ff ff1f 	bl	8002a84 <TM_MFRC522_WriteRegister>
}
 8002c46:	bf00      	nop
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <TM_MFRC522_Request>:

TM_MFRC522_Status_t TM_MFRC522_Request(uint8_t reqMode, uint8_t* TagType) {
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b086      	sub	sp, #24
 8002c4e:	af02      	add	r7, sp, #8
 8002c50:	4603      	mov	r3, r0
 8002c52:	6039      	str	r1, [r7, #0]
 8002c54:	71fb      	strb	r3, [r7, #7]
	TM_MFRC522_Status_t status;  
	uint16_t backBits;			//The received data bits

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x07);		//TxLastBists = BitFramingReg[2..0]	???
 8002c56:	2107      	movs	r1, #7
 8002c58:	200d      	movs	r0, #13
 8002c5a:	f7ff ff13 	bl	8002a84 <TM_MFRC522_WriteRegister>

	TagType[0] = reqMode;
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	79fa      	ldrb	r2, [r7, #7]
 8002c62:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8002c64:	f107 030c 	add.w	r3, r7, #12
 8002c68:	9300      	str	r3, [sp, #0]
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	2201      	movs	r2, #1
 8002c6e:	6839      	ldr	r1, [r7, #0]
 8002c70:	200c      	movs	r0, #12
 8002c72:	f000 f80f 	bl	8002c94 <TM_MFRC522_ToCard>
 8002c76:	4603      	mov	r3, r0
 8002c78:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10)) {    
 8002c7a:	7bfb      	ldrb	r3, [r7, #15]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d102      	bne.n	8002c86 <TM_MFRC522_Request+0x3c>
 8002c80:	89bb      	ldrh	r3, [r7, #12]
 8002c82:	2b10      	cmp	r3, #16
 8002c84:	d001      	beq.n	8002c8a <TM_MFRC522_Request+0x40>
		status = MI_ERR;
 8002c86:	2302      	movs	r3, #2
 8002c88:	73fb      	strb	r3, [r7, #15]
	}

	return status;
 8002c8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	3710      	adds	r7, #16
 8002c90:	46bd      	mov	sp, r7
 8002c92:	bd80      	pop	{r7, pc}

08002c94 <TM_MFRC522_ToCard>:

TM_MFRC522_Status_t TM_MFRC522_ToCard(uint8_t command, uint8_t* sendData, uint8_t sendLen, uint8_t* backData, uint16_t* backLen) {
 8002c94:	b590      	push	{r4, r7, lr}
 8002c96:	b087      	sub	sp, #28
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60b9      	str	r1, [r7, #8]
 8002c9c:	607b      	str	r3, [r7, #4]
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	73fb      	strb	r3, [r7, #15]
 8002ca2:	4613      	mov	r3, r2
 8002ca4:	73bb      	strb	r3, [r7, #14]
	TM_MFRC522_Status_t status = MI_ERR;
 8002ca6:	2302      	movs	r3, #2
 8002ca8:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 8002caa:	2300      	movs	r3, #0
 8002cac:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 8002cb2:	7bfb      	ldrb	r3, [r7, #15]
 8002cb4:	2b0c      	cmp	r3, #12
 8002cb6:	d006      	beq.n	8002cc6 <TM_MFRC522_ToCard+0x32>
 8002cb8:	2b0e      	cmp	r3, #14
 8002cba:	d109      	bne.n	8002cd0 <TM_MFRC522_ToCard+0x3c>
		case PCD_AUTHENT: {
			irqEn = 0x12;
 8002cbc:	2312      	movs	r3, #18
 8002cbe:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x10;
 8002cc0:	2310      	movs	r3, #16
 8002cc2:	757b      	strb	r3, [r7, #21]
			break;
 8002cc4:	e005      	b.n	8002cd2 <TM_MFRC522_ToCard+0x3e>
		}
		case PCD_TRANSCEIVE: {
			irqEn = 0x77;
 8002cc6:	2377      	movs	r3, #119	@ 0x77
 8002cc8:	75bb      	strb	r3, [r7, #22]
			waitIRq = 0x30;
 8002cca:	2330      	movs	r3, #48	@ 0x30
 8002ccc:	757b      	strb	r3, [r7, #21]
			break;
 8002cce:	e000      	b.n	8002cd2 <TM_MFRC522_ToCard+0x3e>
		}
		default:
			break;
 8002cd0:	bf00      	nop
	}

	TM_MFRC522_WriteRegister(MFRC522_REG_COMM_IE_N, irqEn | 0x80);
 8002cd2:	7dbb      	ldrb	r3, [r7, #22]
 8002cd4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	4619      	mov	r1, r3
 8002cdc:	2002      	movs	r0, #2
 8002cde:	f7ff fed1 	bl	8002a84 <TM_MFRC522_WriteRegister>
	TM_MFRC522_ClearBitMask(MFRC522_REG_COMM_IRQ, 0x80);
 8002ce2:	2180      	movs	r1, #128	@ 0x80
 8002ce4:	2004      	movs	r0, #4
 8002ce6:	f7ff ff75 	bl	8002bd4 <TM_MFRC522_ClearBitMask>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);
 8002cea:	2180      	movs	r1, #128	@ 0x80
 8002cec:	200a      	movs	r0, #10
 8002cee:	f7ff ff57 	bl	8002ba0 <TM_MFRC522_SetBitMask>

	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_IDLE);
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	2001      	movs	r0, #1
 8002cf6:	f7ff fec5 	bl	8002a84 <TM_MFRC522_WriteRegister>

	//Writing data to the FIFO
	for (i = 0; i < sendLen; i++) {   
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	827b      	strh	r3, [r7, #18]
 8002cfe:	e00a      	b.n	8002d16 <TM_MFRC522_ToCard+0x82>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, sendData[i]);    
 8002d00:	8a7b      	ldrh	r3, [r7, #18]
 8002d02:	68ba      	ldr	r2, [r7, #8]
 8002d04:	4413      	add	r3, r2
 8002d06:	781b      	ldrb	r3, [r3, #0]
 8002d08:	4619      	mov	r1, r3
 8002d0a:	2009      	movs	r0, #9
 8002d0c:	f7ff feba 	bl	8002a84 <TM_MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++) {   
 8002d10:	8a7b      	ldrh	r3, [r7, #18]
 8002d12:	3301      	adds	r3, #1
 8002d14:	827b      	strh	r3, [r7, #18]
 8002d16:	7bbb      	ldrb	r3, [r7, #14]
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	8a7a      	ldrh	r2, [r7, #18]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	d3ef      	bcc.n	8002d00 <TM_MFRC522_ToCard+0x6c>
	}

	//Execute the command
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, command);
 8002d20:	7bfb      	ldrb	r3, [r7, #15]
 8002d22:	4619      	mov	r1, r3
 8002d24:	2001      	movs	r0, #1
 8002d26:	f7ff fead 	bl	8002a84 <TM_MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) {    
 8002d2a:	7bfb      	ldrb	r3, [r7, #15]
 8002d2c:	2b0c      	cmp	r3, #12
 8002d2e:	d103      	bne.n	8002d38 <TM_MFRC522_ToCard+0xa4>
		TM_MFRC522_SetBitMask(MFRC522_REG_BIT_FRAMING, 0x80);		//StartSend=1,transmission of data starts  
 8002d30:	2180      	movs	r1, #128	@ 0x80
 8002d32:	200d      	movs	r0, #13
 8002d34:	f7ff ff34 	bl	8002ba0 <TM_MFRC522_SetBitMask>
	}   

	//Waiting to receive data to complete
	i = 2000;	//i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
 8002d38:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8002d3c:	827b      	strh	r3, [r7, #18]
	do {
		//CommIrqReg[7..0]
		//Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
		n = TM_MFRC522_ReadRegister(MFRC522_REG_COMM_IRQ);
 8002d3e:	2004      	movs	r0, #4
 8002d40:	f7ff fee4 	bl	8002b0c <TM_MFRC522_ReadRegister>
 8002d44:	4603      	mov	r3, r0
 8002d46:	753b      	strb	r3, [r7, #20]
		i--;
 8002d48:	8a7b      	ldrh	r3, [r7, #18]
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	827b      	strh	r3, [r7, #18]
	} while ((i!=0) && !(n&0x01) && !(n&waitIRq));
 8002d4e:	8a7b      	ldrh	r3, [r7, #18]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d00a      	beq.n	8002d6a <TM_MFRC522_ToCard+0xd6>
 8002d54:	7d3b      	ldrb	r3, [r7, #20]
 8002d56:	f003 0301 	and.w	r3, r3, #1
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d105      	bne.n	8002d6a <TM_MFRC522_ToCard+0xd6>
 8002d5e:	7d3a      	ldrb	r2, [r7, #20]
 8002d60:	7d7b      	ldrb	r3, [r7, #21]
 8002d62:	4013      	ands	r3, r2
 8002d64:	b2db      	uxtb	r3, r3
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d0e9      	beq.n	8002d3e <TM_MFRC522_ToCard+0xaa>

	TM_MFRC522_ClearBitMask(MFRC522_REG_BIT_FRAMING, 0x80);			//StartSend=0
 8002d6a:	2180      	movs	r1, #128	@ 0x80
 8002d6c:	200d      	movs	r0, #13
 8002d6e:	f7ff ff31 	bl	8002bd4 <TM_MFRC522_ClearBitMask>

	if (i != 0)  {
 8002d72:	8a7b      	ldrh	r3, [r7, #18]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d057      	beq.n	8002e28 <TM_MFRC522_ToCard+0x194>
		if (!(TM_MFRC522_ReadRegister(MFRC522_REG_ERROR) & 0x1B)) {
 8002d78:	2006      	movs	r0, #6
 8002d7a:	f7ff fec7 	bl	8002b0c <TM_MFRC522_ReadRegister>
 8002d7e:	4603      	mov	r3, r0
 8002d80:	f003 031b 	and.w	r3, r3, #27
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d14d      	bne.n	8002e24 <TM_MFRC522_ToCard+0x190>
			status = MI_OK;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01) {   
 8002d8c:	7d3a      	ldrb	r2, [r7, #20]
 8002d8e:	7dbb      	ldrb	r3, [r7, #22]
 8002d90:	4013      	ands	r3, r2
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	f003 0301 	and.w	r3, r3, #1
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d001      	beq.n	8002da0 <TM_MFRC522_ToCard+0x10c>
				status = MI_NOTAGERR;			
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	75fb      	strb	r3, [r7, #23]
			}

			if (command == PCD_TRANSCEIVE) {
 8002da0:	7bfb      	ldrb	r3, [r7, #15]
 8002da2:	2b0c      	cmp	r3, #12
 8002da4:	d140      	bne.n	8002e28 <TM_MFRC522_ToCard+0x194>
				n = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_LEVEL);
 8002da6:	200a      	movs	r0, #10
 8002da8:	f7ff feb0 	bl	8002b0c <TM_MFRC522_ReadRegister>
 8002dac:	4603      	mov	r3, r0
 8002dae:	753b      	strb	r3, [r7, #20]
				lastBits = TM_MFRC522_ReadRegister(MFRC522_REG_CONTROL) & 0x07;
 8002db0:	200c      	movs	r0, #12
 8002db2:	f7ff feab 	bl	8002b0c <TM_MFRC522_ReadRegister>
 8002db6:	4603      	mov	r3, r0
 8002db8:	f003 0307 	and.w	r3, r3, #7
 8002dbc:	747b      	strb	r3, [r7, #17]
				if (lastBits) {   
 8002dbe:	7c7b      	ldrb	r3, [r7, #17]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d00b      	beq.n	8002ddc <TM_MFRC522_ToCard+0x148>
					*backLen = (n - 1) * 8 + lastBits;   
 8002dc4:	7d3b      	ldrb	r3, [r7, #20]
 8002dc6:	3b01      	subs	r3, #1
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	00db      	lsls	r3, r3, #3
 8002dcc:	b29a      	uxth	r2, r3
 8002dce:	7c7b      	ldrb	r3, [r7, #17]
 8002dd0:	b29b      	uxth	r3, r3
 8002dd2:	4413      	add	r3, r2
 8002dd4:	b29a      	uxth	r2, r3
 8002dd6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dd8:	801a      	strh	r2, [r3, #0]
 8002dda:	e005      	b.n	8002de8 <TM_MFRC522_ToCard+0x154>
				} else {   
					*backLen = n * 8;   
 8002ddc:	7d3b      	ldrb	r3, [r7, #20]
 8002dde:	b29b      	uxth	r3, r3
 8002de0:	00db      	lsls	r3, r3, #3
 8002de2:	b29a      	uxth	r2, r3
 8002de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002de6:	801a      	strh	r2, [r3, #0]
				}

				if (n == 0) {   
 8002de8:	7d3b      	ldrb	r3, [r7, #20]
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d101      	bne.n	8002df2 <TM_MFRC522_ToCard+0x15e>
					n = 1;    
 8002dee:	2301      	movs	r3, #1
 8002df0:	753b      	strb	r3, [r7, #20]
				}
				if (n > MFRC522_MAX_LEN) {   
 8002df2:	7d3b      	ldrb	r3, [r7, #20]
 8002df4:	2b10      	cmp	r3, #16
 8002df6:	d901      	bls.n	8002dfc <TM_MFRC522_ToCard+0x168>
					n = MFRC522_MAX_LEN;   
 8002df8:	2310      	movs	r3, #16
 8002dfa:	753b      	strb	r3, [r7, #20]
				}

				//Reading the received data in FIFO
				for (i = 0; i < n; i++) {   
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	827b      	strh	r3, [r7, #18]
 8002e00:	e00a      	b.n	8002e18 <TM_MFRC522_ToCard+0x184>
					backData[i] = TM_MFRC522_ReadRegister(MFRC522_REG_FIFO_DATA);    
 8002e02:	8a7b      	ldrh	r3, [r7, #18]
 8002e04:	687a      	ldr	r2, [r7, #4]
 8002e06:	18d4      	adds	r4, r2, r3
 8002e08:	2009      	movs	r0, #9
 8002e0a:	f7ff fe7f 	bl	8002b0c <TM_MFRC522_ReadRegister>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++) {   
 8002e12:	8a7b      	ldrh	r3, [r7, #18]
 8002e14:	3301      	adds	r3, #1
 8002e16:	827b      	strh	r3, [r7, #18]
 8002e18:	7d3b      	ldrb	r3, [r7, #20]
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	8a7a      	ldrh	r2, [r7, #18]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	d3ef      	bcc.n	8002e02 <TM_MFRC522_ToCard+0x16e>
 8002e22:	e001      	b.n	8002e28 <TM_MFRC522_ToCard+0x194>
				}
			}
		} else {   
			status = MI_ERR;  
 8002e24:	2302      	movs	r3, #2
 8002e26:	75fb      	strb	r3, [r7, #23]
		}
	}

	return status;
 8002e28:	7dfb      	ldrb	r3, [r7, #23]
}
 8002e2a:	4618      	mov	r0, r3
 8002e2c:	371c      	adds	r7, #28
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd90      	pop	{r4, r7, pc}

08002e32 <TM_MFRC522_Anticoll>:

TM_MFRC522_Status_t TM_MFRC522_Anticoll(uint8_t* serNum) {
 8002e32:	b580      	push	{r7, lr}
 8002e34:	b086      	sub	sp, #24
 8002e36:	af02      	add	r7, sp, #8
 8002e38:	6078      	str	r0, [r7, #4]
	TM_MFRC522_Status_t status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	TM_MFRC522_WriteRegister(MFRC522_REG_BIT_FRAMING, 0x00);		//TxLastBists = BitFramingReg[2..0]
 8002e3e:	2100      	movs	r1, #0
 8002e40:	200d      	movs	r0, #13
 8002e42:	f7ff fe1f 	bl	8002a84 <TM_MFRC522_WriteRegister>

	serNum[0] = PICC_ANTICOLL;
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	2293      	movs	r2, #147	@ 0x93
 8002e4a:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	3301      	adds	r3, #1
 8002e50:	2220      	movs	r2, #32
 8002e52:	701a      	strb	r2, [r3, #0]
	status = TM_MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8002e54:	f107 030a 	add.w	r3, r7, #10
 8002e58:	9300      	str	r3, [sp, #0]
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	2202      	movs	r2, #2
 8002e5e:	6879      	ldr	r1, [r7, #4]
 8002e60:	200c      	movs	r0, #12
 8002e62:	f7ff ff17 	bl	8002c94 <TM_MFRC522_ToCard>
 8002e66:	4603      	mov	r3, r0
 8002e68:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 8002e6a:	7bfb      	ldrb	r3, [r7, #15]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d118      	bne.n	8002ea2 <TM_MFRC522_Anticoll+0x70>
		//Check card serial number
		for (i = 0; i < 4; i++) {   
 8002e70:	2300      	movs	r3, #0
 8002e72:	73bb      	strb	r3, [r7, #14]
 8002e74:	e009      	b.n	8002e8a <TM_MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 8002e76:	7bbb      	ldrb	r3, [r7, #14]
 8002e78:	687a      	ldr	r2, [r7, #4]
 8002e7a:	4413      	add	r3, r2
 8002e7c:	781a      	ldrb	r2, [r3, #0]
 8002e7e:	7b7b      	ldrb	r3, [r7, #13]
 8002e80:	4053      	eors	r3, r2
 8002e82:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++) {   
 8002e84:	7bbb      	ldrb	r3, [r7, #14]
 8002e86:	3301      	adds	r3, #1
 8002e88:	73bb      	strb	r3, [r7, #14]
 8002e8a:	7bbb      	ldrb	r3, [r7, #14]
 8002e8c:	2b03      	cmp	r3, #3
 8002e8e:	d9f2      	bls.n	8002e76 <TM_MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[i]) {   
 8002e90:	7bbb      	ldrb	r3, [r7, #14]
 8002e92:	687a      	ldr	r2, [r7, #4]
 8002e94:	4413      	add	r3, r2
 8002e96:	781b      	ldrb	r3, [r3, #0]
 8002e98:	7b7a      	ldrb	r2, [r7, #13]
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d001      	beq.n	8002ea2 <TM_MFRC522_Anticoll+0x70>
			status = MI_ERR;    
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	73fb      	strb	r3, [r7, #15]
		}
	}
	return status;
 8002ea2:	7bfb      	ldrb	r3, [r7, #15]
} 
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3710      	adds	r7, #16
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <TM_MFRC522_CalculateCRC>:

void TM_MFRC522_CalculateCRC(uint8_t*  pIndata, uint8_t len, uint8_t* pOutData) {
 8002eac:	b590      	push	{r4, r7, lr}
 8002eae:	b087      	sub	sp, #28
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	607a      	str	r2, [r7, #4]
 8002eb8:	72fb      	strb	r3, [r7, #11]
	uint8_t i, n;

	TM_MFRC522_ClearBitMask(MFRC522_REG_DIV_IRQ, 0x04);				//CRCIrq = 0
 8002eba:	2104      	movs	r1, #4
 8002ebc:	2005      	movs	r0, #5
 8002ebe:	f7ff fe89 	bl	8002bd4 <TM_MFRC522_ClearBitMask>
	TM_MFRC522_SetBitMask(MFRC522_REG_FIFO_LEVEL, 0x80);			//Clear the FIFO pointer
 8002ec2:	2180      	movs	r1, #128	@ 0x80
 8002ec4:	200a      	movs	r0, #10
 8002ec6:	f7ff fe6b 	bl	8002ba0 <TM_MFRC522_SetBitMask>
	//Write_MFRC522(CommandReg, PCD_IDLE);

	//Writing data to the FIFO	
	for (i = 0; i < len; i++) {   
 8002eca:	2300      	movs	r3, #0
 8002ecc:	75fb      	strb	r3, [r7, #23]
 8002ece:	e00a      	b.n	8002ee6 <TM_MFRC522_CalculateCRC+0x3a>
		TM_MFRC522_WriteRegister(MFRC522_REG_FIFO_DATA, *(pIndata+i));   
 8002ed0:	7dfb      	ldrb	r3, [r7, #23]
 8002ed2:	68fa      	ldr	r2, [r7, #12]
 8002ed4:	4413      	add	r3, r2
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	4619      	mov	r1, r3
 8002eda:	2009      	movs	r0, #9
 8002edc:	f7ff fdd2 	bl	8002a84 <TM_MFRC522_WriteRegister>
	for (i = 0; i < len; i++) {   
 8002ee0:	7dfb      	ldrb	r3, [r7, #23]
 8002ee2:	3301      	adds	r3, #1
 8002ee4:	75fb      	strb	r3, [r7, #23]
 8002ee6:	7dfa      	ldrb	r2, [r7, #23]
 8002ee8:	7afb      	ldrb	r3, [r7, #11]
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d3f0      	bcc.n	8002ed0 <TM_MFRC522_CalculateCRC+0x24>
	}
	TM_MFRC522_WriteRegister(MFRC522_REG_COMMAND, PCD_CALCCRC);
 8002eee:	2103      	movs	r1, #3
 8002ef0:	2001      	movs	r0, #1
 8002ef2:	f7ff fdc7 	bl	8002a84 <TM_MFRC522_WriteRegister>

	//Wait CRC calculation is complete
	i = 0xFF;
 8002ef6:	23ff      	movs	r3, #255	@ 0xff
 8002ef8:	75fb      	strb	r3, [r7, #23]
	do {
		n = TM_MFRC522_ReadRegister(MFRC522_REG_DIV_IRQ);
 8002efa:	2005      	movs	r0, #5
 8002efc:	f7ff fe06 	bl	8002b0c <TM_MFRC522_ReadRegister>
 8002f00:	4603      	mov	r3, r0
 8002f02:	75bb      	strb	r3, [r7, #22]
		i--;
 8002f04:	7dfb      	ldrb	r3, [r7, #23]
 8002f06:	3b01      	subs	r3, #1
 8002f08:	75fb      	strb	r3, [r7, #23]
	} while ((i!=0) && !(n&0x04));			//CRCIrq = 1
 8002f0a:	7dfb      	ldrb	r3, [r7, #23]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d004      	beq.n	8002f1a <TM_MFRC522_CalculateCRC+0x6e>
 8002f10:	7dbb      	ldrb	r3, [r7, #22]
 8002f12:	f003 0304 	and.w	r3, r3, #4
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d0ef      	beq.n	8002efa <TM_MFRC522_CalculateCRC+0x4e>

	//Read CRC calculation result
	pOutData[0] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_L);
 8002f1a:	2022      	movs	r0, #34	@ 0x22
 8002f1c:	f7ff fdf6 	bl	8002b0c <TM_MFRC522_ReadRegister>
 8002f20:	4603      	mov	r3, r0
 8002f22:	461a      	mov	r2, r3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	701a      	strb	r2, [r3, #0]
	pOutData[1] = TM_MFRC522_ReadRegister(MFRC522_REG_CRC_RESULT_M);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	1c5c      	adds	r4, r3, #1
 8002f2c:	2021      	movs	r0, #33	@ 0x21
 8002f2e:	f7ff fded 	bl	8002b0c <TM_MFRC522_ReadRegister>
 8002f32:	4603      	mov	r3, r0
 8002f34:	7023      	strb	r3, [r4, #0]
}
 8002f36:	bf00      	nop
 8002f38:	371c      	adds	r7, #28
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd90      	pop	{r4, r7, pc}

08002f3e <TM_MFRC522_Halt>:
	}

	return status;
}

void TM_MFRC522_Halt(void) {
 8002f3e:	b580      	push	{r7, lr}
 8002f40:	b084      	sub	sp, #16
 8002f42:	af02      	add	r7, sp, #8
	uint16_t unLen;
	uint8_t buff[4]; 

	buff[0] = PICC_HALT;
 8002f44:	2350      	movs	r3, #80	@ 0x50
 8002f46:	703b      	strb	r3, [r7, #0]
	buff[1] = 0;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	707b      	strb	r3, [r7, #1]
	TM_MFRC522_CalculateCRC(buff, 2, &buff[2]);
 8002f4c:	463b      	mov	r3, r7
 8002f4e:	1c9a      	adds	r2, r3, #2
 8002f50:	463b      	mov	r3, r7
 8002f52:	2102      	movs	r1, #2
 8002f54:	4618      	mov	r0, r3
 8002f56:	f7ff ffa9 	bl	8002eac <TM_MFRC522_CalculateCRC>

	TM_MFRC522_ToCard(PCD_TRANSCEIVE, buff, 4, buff, &unLen);
 8002f5a:	463a      	mov	r2, r7
 8002f5c:	4639      	mov	r1, r7
 8002f5e:	1dbb      	adds	r3, r7, #6
 8002f60:	9300      	str	r3, [sp, #0]
 8002f62:	4613      	mov	r3, r2
 8002f64:	2204      	movs	r2, #4
 8002f66:	200c      	movs	r0, #12
 8002f68:	f7ff fe94 	bl	8002c94 <TM_MFRC522_ToCard>
}
 8002f6c:	bf00      	nop
 8002f6e:	3708      	adds	r7, #8
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bd80      	pop	{r7, pc}

08002f74 <Reset_Handler>:
 8002f74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002fac <LoopFillZerobss+0xe>
 8002f78:	f7ff fd26 	bl	80029c8 <SystemInit>
 8002f7c:	480c      	ldr	r0, [pc, #48]	@ (8002fb0 <LoopFillZerobss+0x12>)
 8002f7e:	490d      	ldr	r1, [pc, #52]	@ (8002fb4 <LoopFillZerobss+0x16>)
 8002f80:	4a0d      	ldr	r2, [pc, #52]	@ (8002fb8 <LoopFillZerobss+0x1a>)
 8002f82:	2300      	movs	r3, #0
 8002f84:	e002      	b.n	8002f8c <LoopCopyDataInit>

08002f86 <CopyDataInit>:
 8002f86:	58d4      	ldr	r4, [r2, r3]
 8002f88:	50c4      	str	r4, [r0, r3]
 8002f8a:	3304      	adds	r3, #4

08002f8c <LoopCopyDataInit>:
 8002f8c:	18c4      	adds	r4, r0, r3
 8002f8e:	428c      	cmp	r4, r1
 8002f90:	d3f9      	bcc.n	8002f86 <CopyDataInit>
 8002f92:	4a0a      	ldr	r2, [pc, #40]	@ (8002fbc <LoopFillZerobss+0x1e>)
 8002f94:	4c0a      	ldr	r4, [pc, #40]	@ (8002fc0 <LoopFillZerobss+0x22>)
 8002f96:	2300      	movs	r3, #0
 8002f98:	e001      	b.n	8002f9e <LoopFillZerobss>

08002f9a <FillZerobss>:
 8002f9a:	6013      	str	r3, [r2, #0]
 8002f9c:	3204      	adds	r2, #4

08002f9e <LoopFillZerobss>:
 8002f9e:	42a2      	cmp	r2, r4
 8002fa0:	d3fb      	bcc.n	8002f9a <FillZerobss>
 8002fa2:	f004 faef 	bl	8007584 <__libc_init_array>
 8002fa6:	f7fe fbbb 	bl	8001720 <main>
 8002faa:	4770      	bx	lr
 8002fac:	20030000 	.word	0x20030000
 8002fb0:	20000000 	.word	0x20000000
 8002fb4:	200001e0 	.word	0x200001e0
 8002fb8:	0800bd9c 	.word	0x0800bd9c
 8002fbc:	200001e0 	.word	0x200001e0
 8002fc0:	200026ec 	.word	0x200026ec

08002fc4 <ADC_IRQHandler>:
 8002fc4:	e7fe      	b.n	8002fc4 <ADC_IRQHandler>
	...

08002fc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8003008 <HAL_Init+0x40>)
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	4a0d      	ldr	r2, [pc, #52]	@ (8003008 <HAL_Init+0x40>)
 8002fd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002fd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8003008 <HAL_Init+0x40>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	4a0a      	ldr	r2, [pc, #40]	@ (8003008 <HAL_Init+0x40>)
 8002fde:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fe2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fe4:	4b08      	ldr	r3, [pc, #32]	@ (8003008 <HAL_Init+0x40>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a07      	ldr	r2, [pc, #28]	@ (8003008 <HAL_Init+0x40>)
 8002fea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002fee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ff0:	2003      	movs	r0, #3
 8002ff2:	f000 f94f 	bl	8003294 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ff6:	200f      	movs	r0, #15
 8002ff8:	f000 f808 	bl	800300c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ffc:	f7ff fae0 	bl	80025c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003000:	2300      	movs	r3, #0
}
 8003002:	4618      	mov	r0, r3
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	40023c00 	.word	0x40023c00

0800300c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b082      	sub	sp, #8
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003014:	4b12      	ldr	r3, [pc, #72]	@ (8003060 <HAL_InitTick+0x54>)
 8003016:	681a      	ldr	r2, [r3, #0]
 8003018:	4b12      	ldr	r3, [pc, #72]	@ (8003064 <HAL_InitTick+0x58>)
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	4619      	mov	r1, r3
 800301e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003022:	fbb3 f3f1 	udiv	r3, r3, r1
 8003026:	fbb2 f3f3 	udiv	r3, r2, r3
 800302a:	4618      	mov	r0, r3
 800302c:	f000 f967 	bl	80032fe <HAL_SYSTICK_Config>
 8003030:	4603      	mov	r3, r0
 8003032:	2b00      	cmp	r3, #0
 8003034:	d001      	beq.n	800303a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e00e      	b.n	8003058 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	2b0f      	cmp	r3, #15
 800303e:	d80a      	bhi.n	8003056 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003040:	2200      	movs	r2, #0
 8003042:	6879      	ldr	r1, [r7, #4]
 8003044:	f04f 30ff 	mov.w	r0, #4294967295
 8003048:	f000 f92f 	bl	80032aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800304c:	4a06      	ldr	r2, [pc, #24]	@ (8003068 <HAL_InitTick+0x5c>)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003052:	2300      	movs	r3, #0
 8003054:	e000      	b.n	8003058 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
}
 8003058:	4618      	mov	r0, r3
 800305a:	3708      	adds	r7, #8
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}
 8003060:	2000000c 	.word	0x2000000c
 8003064:	20000014 	.word	0x20000014
 8003068:	20000010 	.word	0x20000010

0800306c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003070:	4b06      	ldr	r3, [pc, #24]	@ (800308c <HAL_IncTick+0x20>)
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	461a      	mov	r2, r3
 8003076:	4b06      	ldr	r3, [pc, #24]	@ (8003090 <HAL_IncTick+0x24>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	4413      	add	r3, r2
 800307c:	4a04      	ldr	r2, [pc, #16]	@ (8003090 <HAL_IncTick+0x24>)
 800307e:	6013      	str	r3, [r2, #0]
}
 8003080:	bf00      	nop
 8003082:	46bd      	mov	sp, r7
 8003084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop
 800308c:	20000014 	.word	0x20000014
 8003090:	2000259c 	.word	0x2000259c

08003094 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
  return uwTick;
 8003098:	4b03      	ldr	r3, [pc, #12]	@ (80030a8 <HAL_GetTick+0x14>)
 800309a:	681b      	ldr	r3, [r3, #0]
}
 800309c:	4618      	mov	r0, r3
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	2000259c 	.word	0x2000259c

080030ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b084      	sub	sp, #16
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030b4:	f7ff ffee 	bl	8003094 <HAL_GetTick>
 80030b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030c4:	d005      	beq.n	80030d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030c6:	4b0a      	ldr	r3, [pc, #40]	@ (80030f0 <HAL_Delay+0x44>)
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	461a      	mov	r2, r3
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	4413      	add	r3, r2
 80030d0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80030d2:	bf00      	nop
 80030d4:	f7ff ffde 	bl	8003094 <HAL_GetTick>
 80030d8:	4602      	mov	r2, r0
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	1ad3      	subs	r3, r2, r3
 80030de:	68fa      	ldr	r2, [r7, #12]
 80030e0:	429a      	cmp	r2, r3
 80030e2:	d8f7      	bhi.n	80030d4 <HAL_Delay+0x28>
  {
  }
}
 80030e4:	bf00      	nop
 80030e6:	bf00      	nop
 80030e8:	3710      	adds	r7, #16
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	20000014 	.word	0x20000014

080030f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b085      	sub	sp, #20
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003104:	4b0c      	ldr	r3, [pc, #48]	@ (8003138 <__NVIC_SetPriorityGrouping+0x44>)
 8003106:	68db      	ldr	r3, [r3, #12]
 8003108:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800310a:	68ba      	ldr	r2, [r7, #8]
 800310c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003110:	4013      	ands	r3, r2
 8003112:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800311c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003120:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003124:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003126:	4a04      	ldr	r2, [pc, #16]	@ (8003138 <__NVIC_SetPriorityGrouping+0x44>)
 8003128:	68bb      	ldr	r3, [r7, #8]
 800312a:	60d3      	str	r3, [r2, #12]
}
 800312c:	bf00      	nop
 800312e:	3714      	adds	r7, #20
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr
 8003138:	e000ed00 	.word	0xe000ed00

0800313c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800313c:	b480      	push	{r7}
 800313e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003140:	4b04      	ldr	r3, [pc, #16]	@ (8003154 <__NVIC_GetPriorityGrouping+0x18>)
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	0a1b      	lsrs	r3, r3, #8
 8003146:	f003 0307 	and.w	r3, r3, #7
}
 800314a:	4618      	mov	r0, r3
 800314c:	46bd      	mov	sp, r7
 800314e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003152:	4770      	bx	lr
 8003154:	e000ed00 	.word	0xe000ed00

08003158 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003158:	b480      	push	{r7}
 800315a:	b083      	sub	sp, #12
 800315c:	af00      	add	r7, sp, #0
 800315e:	4603      	mov	r3, r0
 8003160:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003166:	2b00      	cmp	r3, #0
 8003168:	db0b      	blt.n	8003182 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800316a:	79fb      	ldrb	r3, [r7, #7]
 800316c:	f003 021f 	and.w	r2, r3, #31
 8003170:	4907      	ldr	r1, [pc, #28]	@ (8003190 <__NVIC_EnableIRQ+0x38>)
 8003172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003176:	095b      	lsrs	r3, r3, #5
 8003178:	2001      	movs	r0, #1
 800317a:	fa00 f202 	lsl.w	r2, r0, r2
 800317e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003182:	bf00      	nop
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr
 800318e:	bf00      	nop
 8003190:	e000e100 	.word	0xe000e100

08003194 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	4603      	mov	r3, r0
 800319c:	6039      	str	r1, [r7, #0]
 800319e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	db0a      	blt.n	80031be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	b2da      	uxtb	r2, r3
 80031ac:	490c      	ldr	r1, [pc, #48]	@ (80031e0 <__NVIC_SetPriority+0x4c>)
 80031ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031b2:	0112      	lsls	r2, r2, #4
 80031b4:	b2d2      	uxtb	r2, r2
 80031b6:	440b      	add	r3, r1
 80031b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031bc:	e00a      	b.n	80031d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	b2da      	uxtb	r2, r3
 80031c2:	4908      	ldr	r1, [pc, #32]	@ (80031e4 <__NVIC_SetPriority+0x50>)
 80031c4:	79fb      	ldrb	r3, [r7, #7]
 80031c6:	f003 030f 	and.w	r3, r3, #15
 80031ca:	3b04      	subs	r3, #4
 80031cc:	0112      	lsls	r2, r2, #4
 80031ce:	b2d2      	uxtb	r2, r2
 80031d0:	440b      	add	r3, r1
 80031d2:	761a      	strb	r2, [r3, #24]
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr
 80031e0:	e000e100 	.word	0xe000e100
 80031e4:	e000ed00 	.word	0xe000ed00

080031e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031e8:	b480      	push	{r7}
 80031ea:	b089      	sub	sp, #36	@ 0x24
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	60f8      	str	r0, [r7, #12]
 80031f0:	60b9      	str	r1, [r7, #8]
 80031f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	f003 0307 	and.w	r3, r3, #7
 80031fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	f1c3 0307 	rsb	r3, r3, #7
 8003202:	2b04      	cmp	r3, #4
 8003204:	bf28      	it	cs
 8003206:	2304      	movcs	r3, #4
 8003208:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800320a:	69fb      	ldr	r3, [r7, #28]
 800320c:	3304      	adds	r3, #4
 800320e:	2b06      	cmp	r3, #6
 8003210:	d902      	bls.n	8003218 <NVIC_EncodePriority+0x30>
 8003212:	69fb      	ldr	r3, [r7, #28]
 8003214:	3b03      	subs	r3, #3
 8003216:	e000      	b.n	800321a <NVIC_EncodePriority+0x32>
 8003218:	2300      	movs	r3, #0
 800321a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800321c:	f04f 32ff 	mov.w	r2, #4294967295
 8003220:	69bb      	ldr	r3, [r7, #24]
 8003222:	fa02 f303 	lsl.w	r3, r2, r3
 8003226:	43da      	mvns	r2, r3
 8003228:	68bb      	ldr	r3, [r7, #8]
 800322a:	401a      	ands	r2, r3
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003230:	f04f 31ff 	mov.w	r1, #4294967295
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	fa01 f303 	lsl.w	r3, r1, r3
 800323a:	43d9      	mvns	r1, r3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003240:	4313      	orrs	r3, r2
         );
}
 8003242:	4618      	mov	r0, r3
 8003244:	3724      	adds	r7, #36	@ 0x24
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
	...

08003250 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b082      	sub	sp, #8
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	3b01      	subs	r3, #1
 800325c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003260:	d301      	bcc.n	8003266 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003262:	2301      	movs	r3, #1
 8003264:	e00f      	b.n	8003286 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003266:	4a0a      	ldr	r2, [pc, #40]	@ (8003290 <SysTick_Config+0x40>)
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	3b01      	subs	r3, #1
 800326c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800326e:	210f      	movs	r1, #15
 8003270:	f04f 30ff 	mov.w	r0, #4294967295
 8003274:	f7ff ff8e 	bl	8003194 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003278:	4b05      	ldr	r3, [pc, #20]	@ (8003290 <SysTick_Config+0x40>)
 800327a:	2200      	movs	r2, #0
 800327c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800327e:	4b04      	ldr	r3, [pc, #16]	@ (8003290 <SysTick_Config+0x40>)
 8003280:	2207      	movs	r2, #7
 8003282:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003284:	2300      	movs	r3, #0
}
 8003286:	4618      	mov	r0, r3
 8003288:	3708      	adds	r7, #8
 800328a:	46bd      	mov	sp, r7
 800328c:	bd80      	pop	{r7, pc}
 800328e:	bf00      	nop
 8003290:	e000e010 	.word	0xe000e010

08003294 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800329c:	6878      	ldr	r0, [r7, #4]
 800329e:	f7ff ff29 	bl	80030f4 <__NVIC_SetPriorityGrouping>
}
 80032a2:	bf00      	nop
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}

080032aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80032aa:	b580      	push	{r7, lr}
 80032ac:	b086      	sub	sp, #24
 80032ae:	af00      	add	r7, sp, #0
 80032b0:	4603      	mov	r3, r0
 80032b2:	60b9      	str	r1, [r7, #8]
 80032b4:	607a      	str	r2, [r7, #4]
 80032b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032b8:	2300      	movs	r3, #0
 80032ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032bc:	f7ff ff3e 	bl	800313c <__NVIC_GetPriorityGrouping>
 80032c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	68b9      	ldr	r1, [r7, #8]
 80032c6:	6978      	ldr	r0, [r7, #20]
 80032c8:	f7ff ff8e 	bl	80031e8 <NVIC_EncodePriority>
 80032cc:	4602      	mov	r2, r0
 80032ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032d2:	4611      	mov	r1, r2
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7ff ff5d 	bl	8003194 <__NVIC_SetPriority>
}
 80032da:	bf00      	nop
 80032dc:	3718      	adds	r7, #24
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}

080032e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032e2:	b580      	push	{r7, lr}
 80032e4:	b082      	sub	sp, #8
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	4603      	mov	r3, r0
 80032ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7ff ff31 	bl	8003158 <__NVIC_EnableIRQ>
}
 80032f6:	bf00      	nop
 80032f8:	3708      	adds	r7, #8
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}

080032fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032fe:	b580      	push	{r7, lr}
 8003300:	b082      	sub	sp, #8
 8003302:	af00      	add	r7, sp, #0
 8003304:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f7ff ffa2 	bl	8003250 <SysTick_Config>
 800330c:	4603      	mov	r3, r0
}
 800330e:	4618      	mov	r0, r3
 8003310:	3708      	adds	r7, #8
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}

08003316 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003316:	b580      	push	{r7, lr}
 8003318:	b084      	sub	sp, #16
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003322:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003324:	f7ff feb6 	bl	8003094 <HAL_GetTick>
 8003328:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003330:	b2db      	uxtb	r3, r3
 8003332:	2b02      	cmp	r3, #2
 8003334:	d008      	beq.n	8003348 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2280      	movs	r2, #128	@ 0x80
 800333a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	2200      	movs	r2, #0
 8003340:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e052      	b.n	80033ee <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0216 	bic.w	r2, r2, #22
 8003356:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	695a      	ldr	r2, [r3, #20]
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003366:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800336c:	2b00      	cmp	r3, #0
 800336e:	d103      	bne.n	8003378 <HAL_DMA_Abort+0x62>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003374:	2b00      	cmp	r3, #0
 8003376:	d007      	beq.n	8003388 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0208 	bic.w	r2, r2, #8
 8003386:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 0201 	bic.w	r2, r2, #1
 8003396:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003398:	e013      	b.n	80033c2 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800339a:	f7ff fe7b 	bl	8003094 <HAL_GetTick>
 800339e:	4602      	mov	r2, r0
 80033a0:	68bb      	ldr	r3, [r7, #8]
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	2b05      	cmp	r3, #5
 80033a6:	d90c      	bls.n	80033c2 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2220      	movs	r2, #32
 80033ac:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2203      	movs	r2, #3
 80033b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2200      	movs	r2, #0
 80033ba:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80033be:	2303      	movs	r3, #3
 80033c0:	e015      	b.n	80033ee <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1e4      	bne.n	800339a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80033d4:	223f      	movs	r2, #63	@ 0x3f
 80033d6:	409a      	lsls	r2, r3
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2201      	movs	r2, #1
 80033e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3710      	adds	r7, #16
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}

080033f6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b083      	sub	sp, #12
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003404:	b2db      	uxtb	r3, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d004      	beq.n	8003414 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2280      	movs	r2, #128	@ 0x80
 800340e:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e00c      	b.n	800342e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	2205      	movs	r2, #5
 8003418:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f022 0201 	bic.w	r2, r2, #1
 800342a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	370c      	adds	r7, #12
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
	...

0800343c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800343c:	b480      	push	{r7}
 800343e:	b089      	sub	sp, #36	@ 0x24
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
 8003444:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003446:	2300      	movs	r3, #0
 8003448:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800344a:	2300      	movs	r3, #0
 800344c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800344e:	2300      	movs	r3, #0
 8003450:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003452:	2300      	movs	r3, #0
 8003454:	61fb      	str	r3, [r7, #28]
 8003456:	e177      	b.n	8003748 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003458:	2201      	movs	r2, #1
 800345a:	69fb      	ldr	r3, [r7, #28]
 800345c:	fa02 f303 	lsl.w	r3, r2, r3
 8003460:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	697a      	ldr	r2, [r7, #20]
 8003468:	4013      	ands	r3, r2
 800346a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800346c:	693a      	ldr	r2, [r7, #16]
 800346e:	697b      	ldr	r3, [r7, #20]
 8003470:	429a      	cmp	r2, r3
 8003472:	f040 8166 	bne.w	8003742 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f003 0303 	and.w	r3, r3, #3
 800347e:	2b01      	cmp	r3, #1
 8003480:	d005      	beq.n	800348e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800348a:	2b02      	cmp	r3, #2
 800348c:	d130      	bne.n	80034f0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	005b      	lsls	r3, r3, #1
 8003498:	2203      	movs	r2, #3
 800349a:	fa02 f303 	lsl.w	r3, r2, r3
 800349e:	43db      	mvns	r3, r3
 80034a0:	69ba      	ldr	r2, [r7, #24]
 80034a2:	4013      	ands	r3, r2
 80034a4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80034a6:	683b      	ldr	r3, [r7, #0]
 80034a8:	68da      	ldr	r2, [r3, #12]
 80034aa:	69fb      	ldr	r3, [r7, #28]
 80034ac:	005b      	lsls	r3, r3, #1
 80034ae:	fa02 f303 	lsl.w	r3, r2, r3
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	69ba      	ldr	r2, [r7, #24]
 80034bc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80034c4:	2201      	movs	r2, #1
 80034c6:	69fb      	ldr	r3, [r7, #28]
 80034c8:	fa02 f303 	lsl.w	r3, r2, r3
 80034cc:	43db      	mvns	r3, r3
 80034ce:	69ba      	ldr	r2, [r7, #24]
 80034d0:	4013      	ands	r3, r2
 80034d2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	091b      	lsrs	r3, r3, #4
 80034da:	f003 0201 	and.w	r2, r3, #1
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	fa02 f303 	lsl.w	r3, r2, r3
 80034e4:	69ba      	ldr	r2, [r7, #24]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	69ba      	ldr	r2, [r7, #24]
 80034ee:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	685b      	ldr	r3, [r3, #4]
 80034f4:	f003 0303 	and.w	r3, r3, #3
 80034f8:	2b03      	cmp	r3, #3
 80034fa:	d017      	beq.n	800352c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	68db      	ldr	r3, [r3, #12]
 8003500:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003502:	69fb      	ldr	r3, [r7, #28]
 8003504:	005b      	lsls	r3, r3, #1
 8003506:	2203      	movs	r2, #3
 8003508:	fa02 f303 	lsl.w	r3, r2, r3
 800350c:	43db      	mvns	r3, r3
 800350e:	69ba      	ldr	r2, [r7, #24]
 8003510:	4013      	ands	r3, r2
 8003512:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	005b      	lsls	r3, r3, #1
 800351c:	fa02 f303 	lsl.w	r3, r2, r3
 8003520:	69ba      	ldr	r2, [r7, #24]
 8003522:	4313      	orrs	r3, r2
 8003524:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800352c:	683b      	ldr	r3, [r7, #0]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f003 0303 	and.w	r3, r3, #3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d123      	bne.n	8003580 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003538:	69fb      	ldr	r3, [r7, #28]
 800353a:	08da      	lsrs	r2, r3, #3
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	3208      	adds	r2, #8
 8003540:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003544:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003546:	69fb      	ldr	r3, [r7, #28]
 8003548:	f003 0307 	and.w	r3, r3, #7
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	220f      	movs	r2, #15
 8003550:	fa02 f303 	lsl.w	r3, r2, r3
 8003554:	43db      	mvns	r3, r3
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	4013      	ands	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	691a      	ldr	r2, [r3, #16]
 8003560:	69fb      	ldr	r3, [r7, #28]
 8003562:	f003 0307 	and.w	r3, r3, #7
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	fa02 f303 	lsl.w	r3, r2, r3
 800356c:	69ba      	ldr	r2, [r7, #24]
 800356e:	4313      	orrs	r3, r2
 8003570:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003572:	69fb      	ldr	r3, [r7, #28]
 8003574:	08da      	lsrs	r2, r3, #3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	3208      	adds	r2, #8
 800357a:	69b9      	ldr	r1, [r7, #24]
 800357c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003586:	69fb      	ldr	r3, [r7, #28]
 8003588:	005b      	lsls	r3, r3, #1
 800358a:	2203      	movs	r2, #3
 800358c:	fa02 f303 	lsl.w	r3, r2, r3
 8003590:	43db      	mvns	r3, r3
 8003592:	69ba      	ldr	r2, [r7, #24]
 8003594:	4013      	ands	r3, r2
 8003596:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	685b      	ldr	r3, [r3, #4]
 800359c:	f003 0203 	and.w	r2, r3, #3
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	005b      	lsls	r3, r3, #1
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	69ba      	ldr	r2, [r7, #24]
 80035aa:	4313      	orrs	r3, r2
 80035ac:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	69ba      	ldr	r2, [r7, #24]
 80035b2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 80c0 	beq.w	8003742 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035c2:	2300      	movs	r3, #0
 80035c4:	60fb      	str	r3, [r7, #12]
 80035c6:	4b66      	ldr	r3, [pc, #408]	@ (8003760 <HAL_GPIO_Init+0x324>)
 80035c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035ca:	4a65      	ldr	r2, [pc, #404]	@ (8003760 <HAL_GPIO_Init+0x324>)
 80035cc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80035d0:	6453      	str	r3, [r2, #68]	@ 0x44
 80035d2:	4b63      	ldr	r3, [pc, #396]	@ (8003760 <HAL_GPIO_Init+0x324>)
 80035d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80035da:	60fb      	str	r3, [r7, #12]
 80035dc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80035de:	4a61      	ldr	r2, [pc, #388]	@ (8003764 <HAL_GPIO_Init+0x328>)
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	089b      	lsrs	r3, r3, #2
 80035e4:	3302      	adds	r3, #2
 80035e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	f003 0303 	and.w	r3, r3, #3
 80035f2:	009b      	lsls	r3, r3, #2
 80035f4:	220f      	movs	r2, #15
 80035f6:	fa02 f303 	lsl.w	r3, r2, r3
 80035fa:	43db      	mvns	r3, r3
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	4013      	ands	r3, r2
 8003600:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	4a58      	ldr	r2, [pc, #352]	@ (8003768 <HAL_GPIO_Init+0x32c>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d037      	beq.n	800367a <HAL_GPIO_Init+0x23e>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	4a57      	ldr	r2, [pc, #348]	@ (800376c <HAL_GPIO_Init+0x330>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d031      	beq.n	8003676 <HAL_GPIO_Init+0x23a>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	4a56      	ldr	r2, [pc, #344]	@ (8003770 <HAL_GPIO_Init+0x334>)
 8003616:	4293      	cmp	r3, r2
 8003618:	d02b      	beq.n	8003672 <HAL_GPIO_Init+0x236>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4a55      	ldr	r2, [pc, #340]	@ (8003774 <HAL_GPIO_Init+0x338>)
 800361e:	4293      	cmp	r3, r2
 8003620:	d025      	beq.n	800366e <HAL_GPIO_Init+0x232>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	4a54      	ldr	r2, [pc, #336]	@ (8003778 <HAL_GPIO_Init+0x33c>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d01f      	beq.n	800366a <HAL_GPIO_Init+0x22e>
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	4a53      	ldr	r2, [pc, #332]	@ (800377c <HAL_GPIO_Init+0x340>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d019      	beq.n	8003666 <HAL_GPIO_Init+0x22a>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	4a52      	ldr	r2, [pc, #328]	@ (8003780 <HAL_GPIO_Init+0x344>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d013      	beq.n	8003662 <HAL_GPIO_Init+0x226>
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	4a51      	ldr	r2, [pc, #324]	@ (8003784 <HAL_GPIO_Init+0x348>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d00d      	beq.n	800365e <HAL_GPIO_Init+0x222>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	4a50      	ldr	r2, [pc, #320]	@ (8003788 <HAL_GPIO_Init+0x34c>)
 8003646:	4293      	cmp	r3, r2
 8003648:	d007      	beq.n	800365a <HAL_GPIO_Init+0x21e>
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	4a4f      	ldr	r2, [pc, #316]	@ (800378c <HAL_GPIO_Init+0x350>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d101      	bne.n	8003656 <HAL_GPIO_Init+0x21a>
 8003652:	2309      	movs	r3, #9
 8003654:	e012      	b.n	800367c <HAL_GPIO_Init+0x240>
 8003656:	230a      	movs	r3, #10
 8003658:	e010      	b.n	800367c <HAL_GPIO_Init+0x240>
 800365a:	2308      	movs	r3, #8
 800365c:	e00e      	b.n	800367c <HAL_GPIO_Init+0x240>
 800365e:	2307      	movs	r3, #7
 8003660:	e00c      	b.n	800367c <HAL_GPIO_Init+0x240>
 8003662:	2306      	movs	r3, #6
 8003664:	e00a      	b.n	800367c <HAL_GPIO_Init+0x240>
 8003666:	2305      	movs	r3, #5
 8003668:	e008      	b.n	800367c <HAL_GPIO_Init+0x240>
 800366a:	2304      	movs	r3, #4
 800366c:	e006      	b.n	800367c <HAL_GPIO_Init+0x240>
 800366e:	2303      	movs	r3, #3
 8003670:	e004      	b.n	800367c <HAL_GPIO_Init+0x240>
 8003672:	2302      	movs	r3, #2
 8003674:	e002      	b.n	800367c <HAL_GPIO_Init+0x240>
 8003676:	2301      	movs	r3, #1
 8003678:	e000      	b.n	800367c <HAL_GPIO_Init+0x240>
 800367a:	2300      	movs	r3, #0
 800367c:	69fa      	ldr	r2, [r7, #28]
 800367e:	f002 0203 	and.w	r2, r2, #3
 8003682:	0092      	lsls	r2, r2, #2
 8003684:	4093      	lsls	r3, r2
 8003686:	69ba      	ldr	r2, [r7, #24]
 8003688:	4313      	orrs	r3, r2
 800368a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800368c:	4935      	ldr	r1, [pc, #212]	@ (8003764 <HAL_GPIO_Init+0x328>)
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	089b      	lsrs	r3, r3, #2
 8003692:	3302      	adds	r3, #2
 8003694:	69ba      	ldr	r2, [r7, #24]
 8003696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800369a:	4b3d      	ldr	r3, [pc, #244]	@ (8003790 <HAL_GPIO_Init+0x354>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036a0:	693b      	ldr	r3, [r7, #16]
 80036a2:	43db      	mvns	r3, r3
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	4013      	ands	r3, r2
 80036a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80036aa:	683b      	ldr	r3, [r7, #0]
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d003      	beq.n	80036be <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80036b6:	69ba      	ldr	r2, [r7, #24]
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	4313      	orrs	r3, r2
 80036bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80036be:	4a34      	ldr	r2, [pc, #208]	@ (8003790 <HAL_GPIO_Init+0x354>)
 80036c0:	69bb      	ldr	r3, [r7, #24]
 80036c2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80036c4:	4b32      	ldr	r3, [pc, #200]	@ (8003790 <HAL_GPIO_Init+0x354>)
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	43db      	mvns	r3, r3
 80036ce:	69ba      	ldr	r2, [r7, #24]
 80036d0:	4013      	ands	r3, r2
 80036d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d003      	beq.n	80036e8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	693b      	ldr	r3, [r7, #16]
 80036e4:	4313      	orrs	r3, r2
 80036e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036e8:	4a29      	ldr	r2, [pc, #164]	@ (8003790 <HAL_GPIO_Init+0x354>)
 80036ea:	69bb      	ldr	r3, [r7, #24]
 80036ec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80036ee:	4b28      	ldr	r3, [pc, #160]	@ (8003790 <HAL_GPIO_Init+0x354>)
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	43db      	mvns	r3, r3
 80036f8:	69ba      	ldr	r2, [r7, #24]
 80036fa:	4013      	ands	r3, r2
 80036fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80036fe:	683b      	ldr	r3, [r7, #0]
 8003700:	685b      	ldr	r3, [r3, #4]
 8003702:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003706:	2b00      	cmp	r3, #0
 8003708:	d003      	beq.n	8003712 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800370a:	69ba      	ldr	r2, [r7, #24]
 800370c:	693b      	ldr	r3, [r7, #16]
 800370e:	4313      	orrs	r3, r2
 8003710:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003712:	4a1f      	ldr	r2, [pc, #124]	@ (8003790 <HAL_GPIO_Init+0x354>)
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003718:	4b1d      	ldr	r3, [pc, #116]	@ (8003790 <HAL_GPIO_Init+0x354>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	43db      	mvns	r3, r3
 8003722:	69ba      	ldr	r2, [r7, #24]
 8003724:	4013      	ands	r3, r2
 8003726:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003728:	683b      	ldr	r3, [r7, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d003      	beq.n	800373c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003734:	69ba      	ldr	r2, [r7, #24]
 8003736:	693b      	ldr	r3, [r7, #16]
 8003738:	4313      	orrs	r3, r2
 800373a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800373c:	4a14      	ldr	r2, [pc, #80]	@ (8003790 <HAL_GPIO_Init+0x354>)
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003742:	69fb      	ldr	r3, [r7, #28]
 8003744:	3301      	adds	r3, #1
 8003746:	61fb      	str	r3, [r7, #28]
 8003748:	69fb      	ldr	r3, [r7, #28]
 800374a:	2b0f      	cmp	r3, #15
 800374c:	f67f ae84 	bls.w	8003458 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003750:	bf00      	nop
 8003752:	bf00      	nop
 8003754:	3724      	adds	r7, #36	@ 0x24
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	40023800 	.word	0x40023800
 8003764:	40013800 	.word	0x40013800
 8003768:	40020000 	.word	0x40020000
 800376c:	40020400 	.word	0x40020400
 8003770:	40020800 	.word	0x40020800
 8003774:	40020c00 	.word	0x40020c00
 8003778:	40021000 	.word	0x40021000
 800377c:	40021400 	.word	0x40021400
 8003780:	40021800 	.word	0x40021800
 8003784:	40021c00 	.word	0x40021c00
 8003788:	40022000 	.word	0x40022000
 800378c:	40022400 	.word	0x40022400
 8003790:	40013c00 	.word	0x40013c00

08003794 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003794:	b480      	push	{r7}
 8003796:	b085      	sub	sp, #20
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	460b      	mov	r3, r1
 800379e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	691a      	ldr	r2, [r3, #16]
 80037a4:	887b      	ldrh	r3, [r7, #2]
 80037a6:	4013      	ands	r3, r2
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d002      	beq.n	80037b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037ac:	2301      	movs	r3, #1
 80037ae:	73fb      	strb	r3, [r7, #15]
 80037b0:	e001      	b.n	80037b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037b2:	2300      	movs	r3, #0
 80037b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3714      	adds	r7, #20
 80037bc:	46bd      	mov	sp, r7
 80037be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c2:	4770      	bx	lr

080037c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	460b      	mov	r3, r1
 80037ce:	807b      	strh	r3, [r7, #2]
 80037d0:	4613      	mov	r3, r2
 80037d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80037d4:	787b      	ldrb	r3, [r7, #1]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d003      	beq.n	80037e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80037da:	887a      	ldrh	r2, [r7, #2]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80037e0:	e003      	b.n	80037ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80037e2:	887b      	ldrh	r3, [r7, #2]
 80037e4:	041a      	lsls	r2, r3, #16
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	619a      	str	r2, [r3, #24]
}
 80037ea:	bf00      	nop
 80037ec:	370c      	adds	r7, #12
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
	...

080037f8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80037fe:	2300      	movs	r3, #0
 8003800:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003802:	2300      	movs	r3, #0
 8003804:	603b      	str	r3, [r7, #0]
 8003806:	4b20      	ldr	r3, [pc, #128]	@ (8003888 <HAL_PWREx_EnableOverDrive+0x90>)
 8003808:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800380a:	4a1f      	ldr	r2, [pc, #124]	@ (8003888 <HAL_PWREx_EnableOverDrive+0x90>)
 800380c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003810:	6413      	str	r3, [r2, #64]	@ 0x40
 8003812:	4b1d      	ldr	r3, [pc, #116]	@ (8003888 <HAL_PWREx_EnableOverDrive+0x90>)
 8003814:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003816:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800381a:	603b      	str	r3, [r7, #0]
 800381c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800381e:	4b1b      	ldr	r3, [pc, #108]	@ (800388c <HAL_PWREx_EnableOverDrive+0x94>)
 8003820:	2201      	movs	r2, #1
 8003822:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003824:	f7ff fc36 	bl	8003094 <HAL_GetTick>
 8003828:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800382a:	e009      	b.n	8003840 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800382c:	f7ff fc32 	bl	8003094 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800383a:	d901      	bls.n	8003840 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e01f      	b.n	8003880 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003840:	4b13      	ldr	r3, [pc, #76]	@ (8003890 <HAL_PWREx_EnableOverDrive+0x98>)
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003848:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800384c:	d1ee      	bne.n	800382c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800384e:	4b11      	ldr	r3, [pc, #68]	@ (8003894 <HAL_PWREx_EnableOverDrive+0x9c>)
 8003850:	2201      	movs	r2, #1
 8003852:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003854:	f7ff fc1e 	bl	8003094 <HAL_GetTick>
 8003858:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800385a:	e009      	b.n	8003870 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800385c:	f7ff fc1a 	bl	8003094 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800386a:	d901      	bls.n	8003870 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800386c:	2303      	movs	r3, #3
 800386e:	e007      	b.n	8003880 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003870:	4b07      	ldr	r3, [pc, #28]	@ (8003890 <HAL_PWREx_EnableOverDrive+0x98>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003878:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800387c:	d1ee      	bne.n	800385c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800387e:	2300      	movs	r3, #0
}
 8003880:	4618      	mov	r0, r3
 8003882:	3708      	adds	r7, #8
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}
 8003888:	40023800 	.word	0x40023800
 800388c:	420e0040 	.word	0x420e0040
 8003890:	40007000 	.word	0x40007000
 8003894:	420e0044 	.word	0x420e0044

08003898 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b086      	sub	sp, #24
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d101      	bne.n	80038aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e267      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d075      	beq.n	80039a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038b6:	4b88      	ldr	r3, [pc, #544]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80038b8:	689b      	ldr	r3, [r3, #8]
 80038ba:	f003 030c 	and.w	r3, r3, #12
 80038be:	2b04      	cmp	r3, #4
 80038c0:	d00c      	beq.n	80038dc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038c2:	4b85      	ldr	r3, [pc, #532]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038ca:	2b08      	cmp	r3, #8
 80038cc:	d112      	bne.n	80038f4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038ce:	4b82      	ldr	r3, [pc, #520]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80038d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038da:	d10b      	bne.n	80038f4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038dc:	4b7e      	ldr	r3, [pc, #504]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d05b      	beq.n	80039a0 <HAL_RCC_OscConfig+0x108>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d157      	bne.n	80039a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e242      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	685b      	ldr	r3, [r3, #4]
 80038f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038fc:	d106      	bne.n	800390c <HAL_RCC_OscConfig+0x74>
 80038fe:	4b76      	ldr	r3, [pc, #472]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	4a75      	ldr	r2, [pc, #468]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003904:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003908:	6013      	str	r3, [r2, #0]
 800390a:	e01d      	b.n	8003948 <HAL_RCC_OscConfig+0xb0>
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685b      	ldr	r3, [r3, #4]
 8003910:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003914:	d10c      	bne.n	8003930 <HAL_RCC_OscConfig+0x98>
 8003916:	4b70      	ldr	r3, [pc, #448]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	4a6f      	ldr	r2, [pc, #444]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 800391c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003920:	6013      	str	r3, [r2, #0]
 8003922:	4b6d      	ldr	r3, [pc, #436]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	4a6c      	ldr	r2, [pc, #432]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003928:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800392c:	6013      	str	r3, [r2, #0]
 800392e:	e00b      	b.n	8003948 <HAL_RCC_OscConfig+0xb0>
 8003930:	4b69      	ldr	r3, [pc, #420]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a68      	ldr	r2, [pc, #416]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003936:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800393a:	6013      	str	r3, [r2, #0]
 800393c:	4b66      	ldr	r3, [pc, #408]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a65      	ldr	r2, [pc, #404]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003942:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003946:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d013      	beq.n	8003978 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003950:	f7ff fba0 	bl	8003094 <HAL_GetTick>
 8003954:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003956:	e008      	b.n	800396a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003958:	f7ff fb9c 	bl	8003094 <HAL_GetTick>
 800395c:	4602      	mov	r2, r0
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	2b64      	cmp	r3, #100	@ 0x64
 8003964:	d901      	bls.n	800396a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003966:	2303      	movs	r3, #3
 8003968:	e207      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800396a:	4b5b      	ldr	r3, [pc, #364]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003972:	2b00      	cmp	r3, #0
 8003974:	d0f0      	beq.n	8003958 <HAL_RCC_OscConfig+0xc0>
 8003976:	e014      	b.n	80039a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003978:	f7ff fb8c 	bl	8003094 <HAL_GetTick>
 800397c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800397e:	e008      	b.n	8003992 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003980:	f7ff fb88 	bl	8003094 <HAL_GetTick>
 8003984:	4602      	mov	r2, r0
 8003986:	693b      	ldr	r3, [r7, #16]
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	2b64      	cmp	r3, #100	@ 0x64
 800398c:	d901      	bls.n	8003992 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800398e:	2303      	movs	r3, #3
 8003990:	e1f3      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003992:	4b51      	ldr	r3, [pc, #324]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800399a:	2b00      	cmp	r3, #0
 800399c:	d1f0      	bne.n	8003980 <HAL_RCC_OscConfig+0xe8>
 800399e:	e000      	b.n	80039a2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d063      	beq.n	8003a76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039ae:	4b4a      	ldr	r3, [pc, #296]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	f003 030c 	and.w	r3, r3, #12
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00b      	beq.n	80039d2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039ba:	4b47      	ldr	r3, [pc, #284]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039c2:	2b08      	cmp	r3, #8
 80039c4:	d11c      	bne.n	8003a00 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039c6:	4b44      	ldr	r3, [pc, #272]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d116      	bne.n	8003a00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039d2:	4b41      	ldr	r3, [pc, #260]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f003 0302 	and.w	r3, r3, #2
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d005      	beq.n	80039ea <HAL_RCC_OscConfig+0x152>
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68db      	ldr	r3, [r3, #12]
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d001      	beq.n	80039ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e1c7      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80039ea:	4b3b      	ldr	r3, [pc, #236]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	00db      	lsls	r3, r3, #3
 80039f8:	4937      	ldr	r1, [pc, #220]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 80039fa:	4313      	orrs	r3, r2
 80039fc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039fe:	e03a      	b.n	8003a76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d020      	beq.n	8003a4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a08:	4b34      	ldr	r3, [pc, #208]	@ (8003adc <HAL_RCC_OscConfig+0x244>)
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a0e:	f7ff fb41 	bl	8003094 <HAL_GetTick>
 8003a12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a14:	e008      	b.n	8003a28 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a16:	f7ff fb3d 	bl	8003094 <HAL_GetTick>
 8003a1a:	4602      	mov	r2, r0
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	1ad3      	subs	r3, r2, r3
 8003a20:	2b02      	cmp	r3, #2
 8003a22:	d901      	bls.n	8003a28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a24:	2303      	movs	r3, #3
 8003a26:	e1a8      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a28:	4b2b      	ldr	r3, [pc, #172]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f003 0302 	and.w	r3, r3, #2
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d0f0      	beq.n	8003a16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a34:	4b28      	ldr	r3, [pc, #160]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	691b      	ldr	r3, [r3, #16]
 8003a40:	00db      	lsls	r3, r3, #3
 8003a42:	4925      	ldr	r1, [pc, #148]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003a44:	4313      	orrs	r3, r2
 8003a46:	600b      	str	r3, [r1, #0]
 8003a48:	e015      	b.n	8003a76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a4a:	4b24      	ldr	r3, [pc, #144]	@ (8003adc <HAL_RCC_OscConfig+0x244>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a50:	f7ff fb20 	bl	8003094 <HAL_GetTick>
 8003a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a56:	e008      	b.n	8003a6a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a58:	f7ff fb1c 	bl	8003094 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e187      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a6a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 0302 	and.w	r3, r3, #2
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1f0      	bne.n	8003a58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 0308 	and.w	r3, r3, #8
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d036      	beq.n	8003af0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	695b      	ldr	r3, [r3, #20]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d016      	beq.n	8003ab8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003a8a:	4b15      	ldr	r3, [pc, #84]	@ (8003ae0 <HAL_RCC_OscConfig+0x248>)
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a90:	f7ff fb00 	bl	8003094 <HAL_GetTick>
 8003a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a96:	e008      	b.n	8003aaa <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a98:	f7ff fafc 	bl	8003094 <HAL_GetTick>
 8003a9c:	4602      	mov	r2, r0
 8003a9e:	693b      	ldr	r3, [r7, #16]
 8003aa0:	1ad3      	subs	r3, r2, r3
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d901      	bls.n	8003aaa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003aa6:	2303      	movs	r3, #3
 8003aa8:	e167      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad8 <HAL_RCC_OscConfig+0x240>)
 8003aac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003aae:	f003 0302 	and.w	r3, r3, #2
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d0f0      	beq.n	8003a98 <HAL_RCC_OscConfig+0x200>
 8003ab6:	e01b      	b.n	8003af0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ab8:	4b09      	ldr	r3, [pc, #36]	@ (8003ae0 <HAL_RCC_OscConfig+0x248>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003abe:	f7ff fae9 	bl	8003094 <HAL_GetTick>
 8003ac2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ac4:	e00e      	b.n	8003ae4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ac6:	f7ff fae5 	bl	8003094 <HAL_GetTick>
 8003aca:	4602      	mov	r2, r0
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	1ad3      	subs	r3, r2, r3
 8003ad0:	2b02      	cmp	r3, #2
 8003ad2:	d907      	bls.n	8003ae4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ad4:	2303      	movs	r3, #3
 8003ad6:	e150      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
 8003ad8:	40023800 	.word	0x40023800
 8003adc:	42470000 	.word	0x42470000
 8003ae0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ae4:	4b88      	ldr	r3, [pc, #544]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003ae6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003ae8:	f003 0302 	and.w	r3, r3, #2
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d1ea      	bne.n	8003ac6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f003 0304 	and.w	r3, r3, #4
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f000 8097 	beq.w	8003c2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003afe:	2300      	movs	r3, #0
 8003b00:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b02:	4b81      	ldr	r3, [pc, #516]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d10f      	bne.n	8003b2e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b0e:	2300      	movs	r3, #0
 8003b10:	60bb      	str	r3, [r7, #8]
 8003b12:	4b7d      	ldr	r3, [pc, #500]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b16:	4a7c      	ldr	r2, [pc, #496]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b1e:	4b7a      	ldr	r3, [pc, #488]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b26:	60bb      	str	r3, [r7, #8]
 8003b28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b2a:	2301      	movs	r3, #1
 8003b2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b2e:	4b77      	ldr	r3, [pc, #476]	@ (8003d0c <HAL_RCC_OscConfig+0x474>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d118      	bne.n	8003b6c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b3a:	4b74      	ldr	r3, [pc, #464]	@ (8003d0c <HAL_RCC_OscConfig+0x474>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a73      	ldr	r2, [pc, #460]	@ (8003d0c <HAL_RCC_OscConfig+0x474>)
 8003b40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b46:	f7ff faa5 	bl	8003094 <HAL_GetTick>
 8003b4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b4c:	e008      	b.n	8003b60 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b4e:	f7ff faa1 	bl	8003094 <HAL_GetTick>
 8003b52:	4602      	mov	r2, r0
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	1ad3      	subs	r3, r2, r3
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d901      	bls.n	8003b60 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b5c:	2303      	movs	r3, #3
 8003b5e:	e10c      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b60:	4b6a      	ldr	r3, [pc, #424]	@ (8003d0c <HAL_RCC_OscConfig+0x474>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d0f0      	beq.n	8003b4e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d106      	bne.n	8003b82 <HAL_RCC_OscConfig+0x2ea>
 8003b74:	4b64      	ldr	r3, [pc, #400]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b78:	4a63      	ldr	r2, [pc, #396]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b7a:	f043 0301 	orr.w	r3, r3, #1
 8003b7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b80:	e01c      	b.n	8003bbc <HAL_RCC_OscConfig+0x324>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	2b05      	cmp	r3, #5
 8003b88:	d10c      	bne.n	8003ba4 <HAL_RCC_OscConfig+0x30c>
 8003b8a:	4b5f      	ldr	r3, [pc, #380]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b8e:	4a5e      	ldr	r2, [pc, #376]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b90:	f043 0304 	orr.w	r3, r3, #4
 8003b94:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b96:	4b5c      	ldr	r3, [pc, #368]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b9a:	4a5b      	ldr	r2, [pc, #364]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003b9c:	f043 0301 	orr.w	r3, r3, #1
 8003ba0:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ba2:	e00b      	b.n	8003bbc <HAL_RCC_OscConfig+0x324>
 8003ba4:	4b58      	ldr	r3, [pc, #352]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003ba6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ba8:	4a57      	ldr	r2, [pc, #348]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003baa:	f023 0301 	bic.w	r3, r3, #1
 8003bae:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bb0:	4b55      	ldr	r3, [pc, #340]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003bb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bb4:	4a54      	ldr	r2, [pc, #336]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003bb6:	f023 0304 	bic.w	r3, r3, #4
 8003bba:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	689b      	ldr	r3, [r3, #8]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d015      	beq.n	8003bf0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003bc4:	f7ff fa66 	bl	8003094 <HAL_GetTick>
 8003bc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bca:	e00a      	b.n	8003be2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bcc:	f7ff fa62 	bl	8003094 <HAL_GetTick>
 8003bd0:	4602      	mov	r2, r0
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	1ad3      	subs	r3, r2, r3
 8003bd6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d901      	bls.n	8003be2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003bde:	2303      	movs	r3, #3
 8003be0:	e0cb      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003be2:	4b49      	ldr	r3, [pc, #292]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003be4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003be6:	f003 0302 	and.w	r3, r3, #2
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d0ee      	beq.n	8003bcc <HAL_RCC_OscConfig+0x334>
 8003bee:	e014      	b.n	8003c1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bf0:	f7ff fa50 	bl	8003094 <HAL_GetTick>
 8003bf4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003bf6:	e00a      	b.n	8003c0e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bf8:	f7ff fa4c 	bl	8003094 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c06:	4293      	cmp	r3, r2
 8003c08:	d901      	bls.n	8003c0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c0a:	2303      	movs	r3, #3
 8003c0c:	e0b5      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c0e:	4b3e      	ldr	r3, [pc, #248]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003c10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c12:	f003 0302 	and.w	r3, r3, #2
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d1ee      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c1a:	7dfb      	ldrb	r3, [r7, #23]
 8003c1c:	2b01      	cmp	r3, #1
 8003c1e:	d105      	bne.n	8003c2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c20:	4b39      	ldr	r3, [pc, #228]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003c22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c24:	4a38      	ldr	r2, [pc, #224]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003c26:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c2a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	699b      	ldr	r3, [r3, #24]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f000 80a1 	beq.w	8003d78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c36:	4b34      	ldr	r3, [pc, #208]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003c38:	689b      	ldr	r3, [r3, #8]
 8003c3a:	f003 030c 	and.w	r3, r3, #12
 8003c3e:	2b08      	cmp	r3, #8
 8003c40:	d05c      	beq.n	8003cfc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	699b      	ldr	r3, [r3, #24]
 8003c46:	2b02      	cmp	r3, #2
 8003c48:	d141      	bne.n	8003cce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c4a:	4b31      	ldr	r3, [pc, #196]	@ (8003d10 <HAL_RCC_OscConfig+0x478>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c50:	f7ff fa20 	bl	8003094 <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c56:	e008      	b.n	8003c6a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c58:	f7ff fa1c 	bl	8003094 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d901      	bls.n	8003c6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e087      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c6a:	4b27      	ldr	r3, [pc, #156]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1f0      	bne.n	8003c58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	69da      	ldr	r2, [r3, #28]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a1b      	ldr	r3, [r3, #32]
 8003c7e:	431a      	orrs	r2, r3
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c84:	019b      	lsls	r3, r3, #6
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c8c:	085b      	lsrs	r3, r3, #1
 8003c8e:	3b01      	subs	r3, #1
 8003c90:	041b      	lsls	r3, r3, #16
 8003c92:	431a      	orrs	r2, r3
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c98:	061b      	lsls	r3, r3, #24
 8003c9a:	491b      	ldr	r1, [pc, #108]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003c9c:	4313      	orrs	r3, r2
 8003c9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ca0:	4b1b      	ldr	r3, [pc, #108]	@ (8003d10 <HAL_RCC_OscConfig+0x478>)
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca6:	f7ff f9f5 	bl	8003094 <HAL_GetTick>
 8003caa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cac:	e008      	b.n	8003cc0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cae:	f7ff f9f1 	bl	8003094 <HAL_GetTick>
 8003cb2:	4602      	mov	r2, r0
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	2b02      	cmp	r3, #2
 8003cba:	d901      	bls.n	8003cc0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	e05c      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cc0:	4b11      	ldr	r3, [pc, #68]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d0f0      	beq.n	8003cae <HAL_RCC_OscConfig+0x416>
 8003ccc:	e054      	b.n	8003d78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cce:	4b10      	ldr	r3, [pc, #64]	@ (8003d10 <HAL_RCC_OscConfig+0x478>)
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cd4:	f7ff f9de 	bl	8003094 <HAL_GetTick>
 8003cd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cda:	e008      	b.n	8003cee <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cdc:	f7ff f9da 	bl	8003094 <HAL_GetTick>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	693b      	ldr	r3, [r7, #16]
 8003ce4:	1ad3      	subs	r3, r2, r3
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e045      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cee:	4b06      	ldr	r3, [pc, #24]	@ (8003d08 <HAL_RCC_OscConfig+0x470>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1f0      	bne.n	8003cdc <HAL_RCC_OscConfig+0x444>
 8003cfa:	e03d      	b.n	8003d78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d107      	bne.n	8003d14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e038      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
 8003d08:	40023800 	.word	0x40023800
 8003d0c:	40007000 	.word	0x40007000
 8003d10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d14:	4b1b      	ldr	r3, [pc, #108]	@ (8003d84 <HAL_RCC_OscConfig+0x4ec>)
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	699b      	ldr	r3, [r3, #24]
 8003d1e:	2b01      	cmp	r3, #1
 8003d20:	d028      	beq.n	8003d74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d2c:	429a      	cmp	r2, r3
 8003d2e:	d121      	bne.n	8003d74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d3a:	429a      	cmp	r2, r3
 8003d3c:	d11a      	bne.n	8003d74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d3e:	68fa      	ldr	r2, [r7, #12]
 8003d40:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d44:	4013      	ands	r3, r2
 8003d46:	687a      	ldr	r2, [r7, #4]
 8003d48:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d111      	bne.n	8003d74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d5a:	085b      	lsrs	r3, r3, #1
 8003d5c:	3b01      	subs	r3, #1
 8003d5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d60:	429a      	cmp	r2, r3
 8003d62:	d107      	bne.n	8003d74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d001      	beq.n	8003d78 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	e000      	b.n	8003d7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d78:	2300      	movs	r3, #0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3718      	adds	r7, #24
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
 8003d82:	bf00      	nop
 8003d84:	40023800 	.word	0x40023800

08003d88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b084      	sub	sp, #16
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
 8003d90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d101      	bne.n	8003d9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e0cc      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d9c:	4b68      	ldr	r3, [pc, #416]	@ (8003f40 <HAL_RCC_ClockConfig+0x1b8>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 030f 	and.w	r3, r3, #15
 8003da4:	683a      	ldr	r2, [r7, #0]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d90c      	bls.n	8003dc4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003daa:	4b65      	ldr	r3, [pc, #404]	@ (8003f40 <HAL_RCC_ClockConfig+0x1b8>)
 8003dac:	683a      	ldr	r2, [r7, #0]
 8003dae:	b2d2      	uxtb	r2, r2
 8003db0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003db2:	4b63      	ldr	r3, [pc, #396]	@ (8003f40 <HAL_RCC_ClockConfig+0x1b8>)
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	f003 030f 	and.w	r3, r3, #15
 8003dba:	683a      	ldr	r2, [r7, #0]
 8003dbc:	429a      	cmp	r2, r3
 8003dbe:	d001      	beq.n	8003dc4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e0b8      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0302 	and.w	r3, r3, #2
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d020      	beq.n	8003e12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 0304 	and.w	r3, r3, #4
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d005      	beq.n	8003de8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ddc:	4b59      	ldr	r3, [pc, #356]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	4a58      	ldr	r2, [pc, #352]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003de2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003de6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f003 0308 	and.w	r3, r3, #8
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d005      	beq.n	8003e00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003df4:	4b53      	ldr	r3, [pc, #332]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	4a52      	ldr	r2, [pc, #328]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003dfe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e00:	4b50      	ldr	r3, [pc, #320]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	689b      	ldr	r3, [r3, #8]
 8003e0c:	494d      	ldr	r1, [pc, #308]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e0e:	4313      	orrs	r3, r2
 8003e10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0301 	and.w	r3, r3, #1
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d044      	beq.n	8003ea8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d107      	bne.n	8003e36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e26:	4b47      	ldr	r3, [pc, #284]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d119      	bne.n	8003e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e07f      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d003      	beq.n	8003e46 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e42:	2b03      	cmp	r3, #3
 8003e44:	d107      	bne.n	8003e56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e46:	4b3f      	ldr	r3, [pc, #252]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d109      	bne.n	8003e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
 8003e54:	e06f      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e56:	4b3b      	ldr	r3, [pc, #236]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e067      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e66:	4b37      	ldr	r3, [pc, #220]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f023 0203 	bic.w	r2, r3, #3
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	4934      	ldr	r1, [pc, #208]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e78:	f7ff f90c 	bl	8003094 <HAL_GetTick>
 8003e7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e7e:	e00a      	b.n	8003e96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e80:	f7ff f908 	bl	8003094 <HAL_GetTick>
 8003e84:	4602      	mov	r2, r0
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	1ad3      	subs	r3, r2, r3
 8003e8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d901      	bls.n	8003e96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003e92:	2303      	movs	r3, #3
 8003e94:	e04f      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e96:	4b2b      	ldr	r3, [pc, #172]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003e98:	689b      	ldr	r3, [r3, #8]
 8003e9a:	f003 020c 	and.w	r2, r3, #12
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d1eb      	bne.n	8003e80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003ea8:	4b25      	ldr	r3, [pc, #148]	@ (8003f40 <HAL_RCC_ClockConfig+0x1b8>)
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	f003 030f 	and.w	r3, r3, #15
 8003eb0:	683a      	ldr	r2, [r7, #0]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d20c      	bcs.n	8003ed0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eb6:	4b22      	ldr	r3, [pc, #136]	@ (8003f40 <HAL_RCC_ClockConfig+0x1b8>)
 8003eb8:	683a      	ldr	r2, [r7, #0]
 8003eba:	b2d2      	uxtb	r2, r2
 8003ebc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003ebe:	4b20      	ldr	r3, [pc, #128]	@ (8003f40 <HAL_RCC_ClockConfig+0x1b8>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 030f 	and.w	r3, r3, #15
 8003ec6:	683a      	ldr	r2, [r7, #0]
 8003ec8:	429a      	cmp	r2, r3
 8003eca:	d001      	beq.n	8003ed0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	e032      	b.n	8003f36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0304 	and.w	r3, r3, #4
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d008      	beq.n	8003eee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003edc:	4b19      	ldr	r3, [pc, #100]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	4916      	ldr	r1, [pc, #88]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003eea:	4313      	orrs	r3, r2
 8003eec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	f003 0308 	and.w	r3, r3, #8
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d009      	beq.n	8003f0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003efa:	4b12      	ldr	r3, [pc, #72]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	00db      	lsls	r3, r3, #3
 8003f08:	490e      	ldr	r1, [pc, #56]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f0e:	f000 f821 	bl	8003f54 <HAL_RCC_GetSysClockFreq>
 8003f12:	4602      	mov	r2, r0
 8003f14:	4b0b      	ldr	r3, [pc, #44]	@ (8003f44 <HAL_RCC_ClockConfig+0x1bc>)
 8003f16:	689b      	ldr	r3, [r3, #8]
 8003f18:	091b      	lsrs	r3, r3, #4
 8003f1a:	f003 030f 	and.w	r3, r3, #15
 8003f1e:	490a      	ldr	r1, [pc, #40]	@ (8003f48 <HAL_RCC_ClockConfig+0x1c0>)
 8003f20:	5ccb      	ldrb	r3, [r1, r3]
 8003f22:	fa22 f303 	lsr.w	r3, r2, r3
 8003f26:	4a09      	ldr	r2, [pc, #36]	@ (8003f4c <HAL_RCC_ClockConfig+0x1c4>)
 8003f28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f2a:	4b09      	ldr	r3, [pc, #36]	@ (8003f50 <HAL_RCC_ClockConfig+0x1c8>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4618      	mov	r0, r3
 8003f30:	f7ff f86c 	bl	800300c <HAL_InitTick>

  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
 8003f3e:	bf00      	nop
 8003f40:	40023c00 	.word	0x40023c00
 8003f44:	40023800 	.word	0x40023800
 8003f48:	0800b934 	.word	0x0800b934
 8003f4c:	2000000c 	.word	0x2000000c
 8003f50:	20000010 	.word	0x20000010

08003f54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f58:	b094      	sub	sp, #80	@ 0x50
 8003f5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003f60:	2300      	movs	r3, #0
 8003f62:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003f64:	2300      	movs	r3, #0
 8003f66:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f6c:	4b79      	ldr	r3, [pc, #484]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f6e:	689b      	ldr	r3, [r3, #8]
 8003f70:	f003 030c 	and.w	r3, r3, #12
 8003f74:	2b08      	cmp	r3, #8
 8003f76:	d00d      	beq.n	8003f94 <HAL_RCC_GetSysClockFreq+0x40>
 8003f78:	2b08      	cmp	r3, #8
 8003f7a:	f200 80e1 	bhi.w	8004140 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d002      	beq.n	8003f88 <HAL_RCC_GetSysClockFreq+0x34>
 8003f82:	2b04      	cmp	r3, #4
 8003f84:	d003      	beq.n	8003f8e <HAL_RCC_GetSysClockFreq+0x3a>
 8003f86:	e0db      	b.n	8004140 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003f88:	4b73      	ldr	r3, [pc, #460]	@ (8004158 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f8a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f8c:	e0db      	b.n	8004146 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003f8e:	4b73      	ldr	r3, [pc, #460]	@ (800415c <HAL_RCC_GetSysClockFreq+0x208>)
 8003f90:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003f92:	e0d8      	b.n	8004146 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f94:	4b6f      	ldr	r3, [pc, #444]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f9c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f9e:	4b6d      	ldr	r3, [pc, #436]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d063      	beq.n	8004072 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003faa:	4b6a      	ldr	r3, [pc, #424]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fac:	685b      	ldr	r3, [r3, #4]
 8003fae:	099b      	lsrs	r3, r3, #6
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003fb4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003fb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003fb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fbc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fc2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003fc6:	4622      	mov	r2, r4
 8003fc8:	462b      	mov	r3, r5
 8003fca:	f04f 0000 	mov.w	r0, #0
 8003fce:	f04f 0100 	mov.w	r1, #0
 8003fd2:	0159      	lsls	r1, r3, #5
 8003fd4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003fd8:	0150      	lsls	r0, r2, #5
 8003fda:	4602      	mov	r2, r0
 8003fdc:	460b      	mov	r3, r1
 8003fde:	4621      	mov	r1, r4
 8003fe0:	1a51      	subs	r1, r2, r1
 8003fe2:	6139      	str	r1, [r7, #16]
 8003fe4:	4629      	mov	r1, r5
 8003fe6:	eb63 0301 	sbc.w	r3, r3, r1
 8003fea:	617b      	str	r3, [r7, #20]
 8003fec:	f04f 0200 	mov.w	r2, #0
 8003ff0:	f04f 0300 	mov.w	r3, #0
 8003ff4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ff8:	4659      	mov	r1, fp
 8003ffa:	018b      	lsls	r3, r1, #6
 8003ffc:	4651      	mov	r1, sl
 8003ffe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004002:	4651      	mov	r1, sl
 8004004:	018a      	lsls	r2, r1, #6
 8004006:	4651      	mov	r1, sl
 8004008:	ebb2 0801 	subs.w	r8, r2, r1
 800400c:	4659      	mov	r1, fp
 800400e:	eb63 0901 	sbc.w	r9, r3, r1
 8004012:	f04f 0200 	mov.w	r2, #0
 8004016:	f04f 0300 	mov.w	r3, #0
 800401a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800401e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004022:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004026:	4690      	mov	r8, r2
 8004028:	4699      	mov	r9, r3
 800402a:	4623      	mov	r3, r4
 800402c:	eb18 0303 	adds.w	r3, r8, r3
 8004030:	60bb      	str	r3, [r7, #8]
 8004032:	462b      	mov	r3, r5
 8004034:	eb49 0303 	adc.w	r3, r9, r3
 8004038:	60fb      	str	r3, [r7, #12]
 800403a:	f04f 0200 	mov.w	r2, #0
 800403e:	f04f 0300 	mov.w	r3, #0
 8004042:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004046:	4629      	mov	r1, r5
 8004048:	024b      	lsls	r3, r1, #9
 800404a:	4621      	mov	r1, r4
 800404c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004050:	4621      	mov	r1, r4
 8004052:	024a      	lsls	r2, r1, #9
 8004054:	4610      	mov	r0, r2
 8004056:	4619      	mov	r1, r3
 8004058:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800405a:	2200      	movs	r2, #0
 800405c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800405e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004060:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004064:	f7fc fe30 	bl	8000cc8 <__aeabi_uldivmod>
 8004068:	4602      	mov	r2, r0
 800406a:	460b      	mov	r3, r1
 800406c:	4613      	mov	r3, r2
 800406e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004070:	e058      	b.n	8004124 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004072:	4b38      	ldr	r3, [pc, #224]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x200>)
 8004074:	685b      	ldr	r3, [r3, #4]
 8004076:	099b      	lsrs	r3, r3, #6
 8004078:	2200      	movs	r2, #0
 800407a:	4618      	mov	r0, r3
 800407c:	4611      	mov	r1, r2
 800407e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004082:	623b      	str	r3, [r7, #32]
 8004084:	2300      	movs	r3, #0
 8004086:	627b      	str	r3, [r7, #36]	@ 0x24
 8004088:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800408c:	4642      	mov	r2, r8
 800408e:	464b      	mov	r3, r9
 8004090:	f04f 0000 	mov.w	r0, #0
 8004094:	f04f 0100 	mov.w	r1, #0
 8004098:	0159      	lsls	r1, r3, #5
 800409a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800409e:	0150      	lsls	r0, r2, #5
 80040a0:	4602      	mov	r2, r0
 80040a2:	460b      	mov	r3, r1
 80040a4:	4641      	mov	r1, r8
 80040a6:	ebb2 0a01 	subs.w	sl, r2, r1
 80040aa:	4649      	mov	r1, r9
 80040ac:	eb63 0b01 	sbc.w	fp, r3, r1
 80040b0:	f04f 0200 	mov.w	r2, #0
 80040b4:	f04f 0300 	mov.w	r3, #0
 80040b8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80040bc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040c0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80040c4:	ebb2 040a 	subs.w	r4, r2, sl
 80040c8:	eb63 050b 	sbc.w	r5, r3, fp
 80040cc:	f04f 0200 	mov.w	r2, #0
 80040d0:	f04f 0300 	mov.w	r3, #0
 80040d4:	00eb      	lsls	r3, r5, #3
 80040d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040da:	00e2      	lsls	r2, r4, #3
 80040dc:	4614      	mov	r4, r2
 80040de:	461d      	mov	r5, r3
 80040e0:	4643      	mov	r3, r8
 80040e2:	18e3      	adds	r3, r4, r3
 80040e4:	603b      	str	r3, [r7, #0]
 80040e6:	464b      	mov	r3, r9
 80040e8:	eb45 0303 	adc.w	r3, r5, r3
 80040ec:	607b      	str	r3, [r7, #4]
 80040ee:	f04f 0200 	mov.w	r2, #0
 80040f2:	f04f 0300 	mov.w	r3, #0
 80040f6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040fa:	4629      	mov	r1, r5
 80040fc:	028b      	lsls	r3, r1, #10
 80040fe:	4621      	mov	r1, r4
 8004100:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004104:	4621      	mov	r1, r4
 8004106:	028a      	lsls	r2, r1, #10
 8004108:	4610      	mov	r0, r2
 800410a:	4619      	mov	r1, r3
 800410c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800410e:	2200      	movs	r2, #0
 8004110:	61bb      	str	r3, [r7, #24]
 8004112:	61fa      	str	r2, [r7, #28]
 8004114:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004118:	f7fc fdd6 	bl	8000cc8 <__aeabi_uldivmod>
 800411c:	4602      	mov	r2, r0
 800411e:	460b      	mov	r3, r1
 8004120:	4613      	mov	r3, r2
 8004122:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004124:	4b0b      	ldr	r3, [pc, #44]	@ (8004154 <HAL_RCC_GetSysClockFreq+0x200>)
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	0c1b      	lsrs	r3, r3, #16
 800412a:	f003 0303 	and.w	r3, r3, #3
 800412e:	3301      	adds	r3, #1
 8004130:	005b      	lsls	r3, r3, #1
 8004132:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004134:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004136:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004138:	fbb2 f3f3 	udiv	r3, r2, r3
 800413c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800413e:	e002      	b.n	8004146 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004140:	4b05      	ldr	r3, [pc, #20]	@ (8004158 <HAL_RCC_GetSysClockFreq+0x204>)
 8004142:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004144:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004146:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004148:	4618      	mov	r0, r3
 800414a:	3750      	adds	r7, #80	@ 0x50
 800414c:	46bd      	mov	sp, r7
 800414e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004152:	bf00      	nop
 8004154:	40023800 	.word	0x40023800
 8004158:	00f42400 	.word	0x00f42400
 800415c:	007a1200 	.word	0x007a1200

08004160 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004160:	b480      	push	{r7}
 8004162:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004164:	4b03      	ldr	r3, [pc, #12]	@ (8004174 <HAL_RCC_GetHCLKFreq+0x14>)
 8004166:	681b      	ldr	r3, [r3, #0]
}
 8004168:	4618      	mov	r0, r3
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	2000000c 	.word	0x2000000c

08004178 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004178:	b580      	push	{r7, lr}
 800417a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800417c:	f7ff fff0 	bl	8004160 <HAL_RCC_GetHCLKFreq>
 8004180:	4602      	mov	r2, r0
 8004182:	4b05      	ldr	r3, [pc, #20]	@ (8004198 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	0a9b      	lsrs	r3, r3, #10
 8004188:	f003 0307 	and.w	r3, r3, #7
 800418c:	4903      	ldr	r1, [pc, #12]	@ (800419c <HAL_RCC_GetPCLK1Freq+0x24>)
 800418e:	5ccb      	ldrb	r3, [r1, r3]
 8004190:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004194:	4618      	mov	r0, r3
 8004196:	bd80      	pop	{r7, pc}
 8004198:	40023800 	.word	0x40023800
 800419c:	0800b944 	.word	0x0800b944

080041a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041a4:	f7ff ffdc 	bl	8004160 <HAL_RCC_GetHCLKFreq>
 80041a8:	4602      	mov	r2, r0
 80041aa:	4b05      	ldr	r3, [pc, #20]	@ (80041c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	0b5b      	lsrs	r3, r3, #13
 80041b0:	f003 0307 	and.w	r3, r3, #7
 80041b4:	4903      	ldr	r1, [pc, #12]	@ (80041c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041b6:	5ccb      	ldrb	r3, [r1, r3]
 80041b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041bc:	4618      	mov	r0, r3
 80041be:	bd80      	pop	{r7, pc}
 80041c0:	40023800 	.word	0x40023800
 80041c4:	0800b944 	.word	0x0800b944

080041c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b082      	sub	sp, #8
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d101      	bne.n	80041da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	e07b      	b.n	80042d2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d108      	bne.n	80041f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	685b      	ldr	r3, [r3, #4]
 80041e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80041ea:	d009      	beq.n	8004200 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	61da      	str	r2, [r3, #28]
 80041f2:	e005      	b.n	8004200 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2200      	movs	r2, #0
 80041f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2200      	movs	r2, #0
 8004204:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b00      	cmp	r3, #0
 8004210:	d106      	bne.n	8004220 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f7fe f9f8 	bl	8002610 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2202      	movs	r2, #2
 8004224:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004236:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004248:	431a      	orrs	r2, r3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004252:	431a      	orrs	r2, r3
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	f003 0302 	and.w	r3, r3, #2
 800425c:	431a      	orrs	r2, r3
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	695b      	ldr	r3, [r3, #20]
 8004262:	f003 0301 	and.w	r3, r3, #1
 8004266:	431a      	orrs	r2, r3
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	699b      	ldr	r3, [r3, #24]
 800426c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004270:	431a      	orrs	r2, r3
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800427a:	431a      	orrs	r2, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6a1b      	ldr	r3, [r3, #32]
 8004280:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004284:	ea42 0103 	orr.w	r1, r2, r3
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800428c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	430a      	orrs	r2, r1
 8004296:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	0c1b      	lsrs	r3, r3, #16
 800429e:	f003 0104 	and.w	r1, r3, #4
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a6:	f003 0210 	and.w	r2, r3, #16
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	430a      	orrs	r2, r1
 80042b0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	69da      	ldr	r2, [r3, #28]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042c0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2200      	movs	r2, #0
 80042c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3708      	adds	r7, #8
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}

080042da <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042da:	b580      	push	{r7, lr}
 80042dc:	b088      	sub	sp, #32
 80042de:	af00      	add	r7, sp, #0
 80042e0:	60f8      	str	r0, [r7, #12]
 80042e2:	60b9      	str	r1, [r7, #8]
 80042e4:	603b      	str	r3, [r7, #0]
 80042e6:	4613      	mov	r3, r2
 80042e8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042ea:	f7fe fed3 	bl	8003094 <HAL_GetTick>
 80042ee:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80042f0:	88fb      	ldrh	r3, [r7, #6]
 80042f2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	2b01      	cmp	r3, #1
 80042fe:	d001      	beq.n	8004304 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004300:	2302      	movs	r3, #2
 8004302:	e12a      	b.n	800455a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d002      	beq.n	8004310 <HAL_SPI_Transmit+0x36>
 800430a:	88fb      	ldrh	r3, [r7, #6]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d101      	bne.n	8004314 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e122      	b.n	800455a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800431a:	2b01      	cmp	r3, #1
 800431c:	d101      	bne.n	8004322 <HAL_SPI_Transmit+0x48>
 800431e:	2302      	movs	r3, #2
 8004320:	e11b      	b.n	800455a <HAL_SPI_Transmit+0x280>
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2201      	movs	r2, #1
 8004326:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2203      	movs	r2, #3
 800432e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2200      	movs	r2, #0
 8004336:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	68ba      	ldr	r2, [r7, #8]
 800433c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	88fa      	ldrh	r2, [r7, #6]
 8004342:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	88fa      	ldrh	r2, [r7, #6]
 8004348:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2200      	movs	r2, #0
 8004354:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2200      	movs	r2, #0
 8004366:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004370:	d10f      	bne.n	8004392 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004380:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004390:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800439c:	2b40      	cmp	r3, #64	@ 0x40
 800439e:	d007      	beq.n	80043b0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80043b8:	d152      	bne.n	8004460 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <HAL_SPI_Transmit+0xee>
 80043c2:	8b7b      	ldrh	r3, [r7, #26]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d145      	bne.n	8004454 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043cc:	881a      	ldrh	r2, [r3, #0]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043d8:	1c9a      	adds	r2, r3, #2
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	3b01      	subs	r3, #1
 80043e6:	b29a      	uxth	r2, r3
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80043ec:	e032      	b.n	8004454 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	f003 0302 	and.w	r3, r3, #2
 80043f8:	2b02      	cmp	r3, #2
 80043fa:	d112      	bne.n	8004422 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004400:	881a      	ldrh	r2, [r3, #0]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800440c:	1c9a      	adds	r2, r3, #2
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004416:	b29b      	uxth	r3, r3
 8004418:	3b01      	subs	r3, #1
 800441a:	b29a      	uxth	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004420:	e018      	b.n	8004454 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004422:	f7fe fe37 	bl	8003094 <HAL_GetTick>
 8004426:	4602      	mov	r2, r0
 8004428:	69fb      	ldr	r3, [r7, #28]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	429a      	cmp	r2, r3
 8004430:	d803      	bhi.n	800443a <HAL_SPI_Transmit+0x160>
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004438:	d102      	bne.n	8004440 <HAL_SPI_Transmit+0x166>
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d109      	bne.n	8004454 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2201      	movs	r2, #1
 8004444:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	2200      	movs	r2, #0
 800444c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004450:	2303      	movs	r3, #3
 8004452:	e082      	b.n	800455a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004458:	b29b      	uxth	r3, r3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d1c7      	bne.n	80043ee <HAL_SPI_Transmit+0x114>
 800445e:	e053      	b.n	8004508 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d002      	beq.n	800446e <HAL_SPI_Transmit+0x194>
 8004468:	8b7b      	ldrh	r3, [r7, #26]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d147      	bne.n	80044fe <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	330c      	adds	r3, #12
 8004478:	7812      	ldrb	r2, [r2, #0]
 800447a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004480:	1c5a      	adds	r2, r3, #1
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800448a:	b29b      	uxth	r3, r3
 800448c:	3b01      	subs	r3, #1
 800448e:	b29a      	uxth	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004494:	e033      	b.n	80044fe <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d113      	bne.n	80044cc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	330c      	adds	r3, #12
 80044ae:	7812      	ldrb	r2, [r2, #0]
 80044b0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b6:	1c5a      	adds	r2, r3, #1
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	3b01      	subs	r3, #1
 80044c4:	b29a      	uxth	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	86da      	strh	r2, [r3, #54]	@ 0x36
 80044ca:	e018      	b.n	80044fe <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044cc:	f7fe fde2 	bl	8003094 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	69fb      	ldr	r3, [r7, #28]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	683a      	ldr	r2, [r7, #0]
 80044d8:	429a      	cmp	r2, r3
 80044da:	d803      	bhi.n	80044e4 <HAL_SPI_Transmit+0x20a>
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e2:	d102      	bne.n	80044ea <HAL_SPI_Transmit+0x210>
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d109      	bne.n	80044fe <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	2201      	movs	r2, #1
 80044ee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80044fa:	2303      	movs	r3, #3
 80044fc:	e02d      	b.n	800455a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004502:	b29b      	uxth	r3, r3
 8004504:	2b00      	cmp	r3, #0
 8004506:	d1c6      	bne.n	8004496 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004508:	69fa      	ldr	r2, [r7, #28]
 800450a:	6839      	ldr	r1, [r7, #0]
 800450c:	68f8      	ldr	r0, [r7, #12]
 800450e:	f000 fbe7 	bl	8004ce0 <SPI_EndRxTxTransaction>
 8004512:	4603      	mov	r3, r0
 8004514:	2b00      	cmp	r3, #0
 8004516:	d002      	beq.n	800451e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	2220      	movs	r2, #32
 800451c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	689b      	ldr	r3, [r3, #8]
 8004522:	2b00      	cmp	r3, #0
 8004524:	d10a      	bne.n	800453c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004526:	2300      	movs	r3, #0
 8004528:	617b      	str	r3, [r7, #20]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	617b      	str	r3, [r7, #20]
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	617b      	str	r3, [r7, #20]
 800453a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2200      	movs	r2, #0
 8004548:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004554:	2301      	movs	r3, #1
 8004556:	e000      	b.n	800455a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004558:	2300      	movs	r3, #0
  }
}
 800455a:	4618      	mov	r0, r3
 800455c:	3720      	adds	r7, #32
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}

08004562 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004562:	b580      	push	{r7, lr}
 8004564:	b088      	sub	sp, #32
 8004566:	af02      	add	r7, sp, #8
 8004568:	60f8      	str	r0, [r7, #12]
 800456a:	60b9      	str	r1, [r7, #8]
 800456c:	603b      	str	r3, [r7, #0]
 800456e:	4613      	mov	r3, r2
 8004570:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004578:	b2db      	uxtb	r3, r3
 800457a:	2b01      	cmp	r3, #1
 800457c:	d001      	beq.n	8004582 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800457e:	2302      	movs	r3, #2
 8004580:	e104      	b.n	800478c <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d002      	beq.n	800458e <HAL_SPI_Receive+0x2c>
 8004588:	88fb      	ldrh	r3, [r7, #6]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d101      	bne.n	8004592 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800458e:	2301      	movs	r3, #1
 8004590:	e0fc      	b.n	800478c <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800459a:	d112      	bne.n	80045c2 <HAL_SPI_Receive+0x60>
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	689b      	ldr	r3, [r3, #8]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d10e      	bne.n	80045c2 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	2204      	movs	r2, #4
 80045a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80045ac:	88fa      	ldrh	r2, [r7, #6]
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	9300      	str	r3, [sp, #0]
 80045b2:	4613      	mov	r3, r2
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	68b9      	ldr	r1, [r7, #8]
 80045b8:	68f8      	ldr	r0, [r7, #12]
 80045ba:	f000 f8eb 	bl	8004794 <HAL_SPI_TransmitReceive>
 80045be:	4603      	mov	r3, r0
 80045c0:	e0e4      	b.n	800478c <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045c2:	f7fe fd67 	bl	8003094 <HAL_GetTick>
 80045c6:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	d101      	bne.n	80045d6 <HAL_SPI_Receive+0x74>
 80045d2:	2302      	movs	r3, #2
 80045d4:	e0da      	b.n	800478c <HAL_SPI_Receive+0x22a>
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2201      	movs	r2, #1
 80045da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2204      	movs	r2, #4
 80045e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2200      	movs	r2, #0
 80045ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	88fa      	ldrh	r2, [r7, #6]
 80045f6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	88fa      	ldrh	r2, [r7, #6]
 80045fc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	2200      	movs	r2, #0
 8004608:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2200      	movs	r2, #0
 8004614:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	2200      	movs	r2, #0
 800461a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004624:	d10f      	bne.n	8004646 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004634:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004644:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004650:	2b40      	cmp	r3, #64	@ 0x40
 8004652:	d007      	beq.n	8004664 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004662:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	2b00      	cmp	r3, #0
 800466a:	d170      	bne.n	800474e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800466c:	e035      	b.n	80046da <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	689b      	ldr	r3, [r3, #8]
 8004674:	f003 0301 	and.w	r3, r3, #1
 8004678:	2b01      	cmp	r3, #1
 800467a:	d115      	bne.n	80046a8 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	f103 020c 	add.w	r2, r3, #12
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004688:	7812      	ldrb	r2, [r2, #0]
 800468a:	b2d2      	uxtb	r2, r2
 800468c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004692:	1c5a      	adds	r2, r3, #1
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800469c:	b29b      	uxth	r3, r3
 800469e:	3b01      	subs	r3, #1
 80046a0:	b29a      	uxth	r2, r3
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80046a6:	e018      	b.n	80046da <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046a8:	f7fe fcf4 	bl	8003094 <HAL_GetTick>
 80046ac:	4602      	mov	r2, r0
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	1ad3      	subs	r3, r2, r3
 80046b2:	683a      	ldr	r2, [r7, #0]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d803      	bhi.n	80046c0 <HAL_SPI_Receive+0x15e>
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046be:	d102      	bne.n	80046c6 <HAL_SPI_Receive+0x164>
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d109      	bne.n	80046da <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e058      	b.n	800478c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046de:	b29b      	uxth	r3, r3
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1c4      	bne.n	800466e <HAL_SPI_Receive+0x10c>
 80046e4:	e038      	b.n	8004758 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f003 0301 	and.w	r3, r3, #1
 80046f0:	2b01      	cmp	r3, #1
 80046f2:	d113      	bne.n	800471c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	68da      	ldr	r2, [r3, #12]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fe:	b292      	uxth	r2, r2
 8004700:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004706:	1c9a      	adds	r2, r3, #2
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004710:	b29b      	uxth	r3, r3
 8004712:	3b01      	subs	r3, #1
 8004714:	b29a      	uxth	r2, r3
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800471a:	e018      	b.n	800474e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800471c:	f7fe fcba 	bl	8003094 <HAL_GetTick>
 8004720:	4602      	mov	r2, r0
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	1ad3      	subs	r3, r2, r3
 8004726:	683a      	ldr	r2, [r7, #0]
 8004728:	429a      	cmp	r2, r3
 800472a:	d803      	bhi.n	8004734 <HAL_SPI_Receive+0x1d2>
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004732:	d102      	bne.n	800473a <HAL_SPI_Receive+0x1d8>
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d109      	bne.n	800474e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	2201      	movs	r2, #1
 800473e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	2200      	movs	r2, #0
 8004746:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800474a:	2303      	movs	r3, #3
 800474c:	e01e      	b.n	800478c <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004752:	b29b      	uxth	r3, r3
 8004754:	2b00      	cmp	r3, #0
 8004756:	d1c6      	bne.n	80046e6 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004758:	697a      	ldr	r2, [r7, #20]
 800475a:	6839      	ldr	r1, [r7, #0]
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	f000 fa59 	bl	8004c14 <SPI_EndRxTransaction>
 8004762:	4603      	mov	r3, r0
 8004764:	2b00      	cmp	r3, #0
 8004766:	d002      	beq.n	800476e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2220      	movs	r2, #32
 800476c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2200      	movs	r2, #0
 800477a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004782:	2b00      	cmp	r3, #0
 8004784:	d001      	beq.n	800478a <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e000      	b.n	800478c <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800478a:	2300      	movs	r3, #0
  }
}
 800478c:	4618      	mov	r0, r3
 800478e:	3718      	adds	r7, #24
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b08a      	sub	sp, #40	@ 0x28
 8004798:	af00      	add	r7, sp, #0
 800479a:	60f8      	str	r0, [r7, #12]
 800479c:	60b9      	str	r1, [r7, #8]
 800479e:	607a      	str	r2, [r7, #4]
 80047a0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80047a2:	2301      	movs	r3, #1
 80047a4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047a6:	f7fe fc75 	bl	8003094 <HAL_GetTick>
 80047aa:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80047b2:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80047ba:	887b      	ldrh	r3, [r7, #2]
 80047bc:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80047be:	7ffb      	ldrb	r3, [r7, #31]
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d00c      	beq.n	80047de <HAL_SPI_TransmitReceive+0x4a>
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80047ca:	d106      	bne.n	80047da <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d102      	bne.n	80047da <HAL_SPI_TransmitReceive+0x46>
 80047d4:	7ffb      	ldrb	r3, [r7, #31]
 80047d6:	2b04      	cmp	r3, #4
 80047d8:	d001      	beq.n	80047de <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80047da:	2302      	movs	r3, #2
 80047dc:	e17f      	b.n	8004ade <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047de:	68bb      	ldr	r3, [r7, #8]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d005      	beq.n	80047f0 <HAL_SPI_TransmitReceive+0x5c>
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d002      	beq.n	80047f0 <HAL_SPI_TransmitReceive+0x5c>
 80047ea:	887b      	ldrh	r3, [r7, #2]
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d101      	bne.n	80047f4 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e174      	b.n	8004ade <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d101      	bne.n	8004802 <HAL_SPI_TransmitReceive+0x6e>
 80047fe:	2302      	movs	r3, #2
 8004800:	e16d      	b.n	8004ade <HAL_SPI_TransmitReceive+0x34a>
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2201      	movs	r2, #1
 8004806:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004810:	b2db      	uxtb	r3, r3
 8004812:	2b04      	cmp	r3, #4
 8004814:	d003      	beq.n	800481e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2205      	movs	r2, #5
 800481a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	2200      	movs	r2, #0
 8004822:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	887a      	ldrh	r2, [r7, #2]
 800482e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	887a      	ldrh	r2, [r7, #2]
 8004834:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	68ba      	ldr	r2, [r7, #8]
 800483a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	887a      	ldrh	r2, [r7, #2]
 8004840:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	887a      	ldrh	r2, [r7, #2]
 8004846:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	2200      	movs	r2, #0
 800484c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	2200      	movs	r2, #0
 8004852:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800485e:	2b40      	cmp	r3, #64	@ 0x40
 8004860:	d007      	beq.n	8004872 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681a      	ldr	r2, [r3, #0]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004870:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	68db      	ldr	r3, [r3, #12]
 8004876:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800487a:	d17e      	bne.n	800497a <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d002      	beq.n	800488a <HAL_SPI_TransmitReceive+0xf6>
 8004884:	8afb      	ldrh	r3, [r7, #22]
 8004886:	2b01      	cmp	r3, #1
 8004888:	d16c      	bne.n	8004964 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800488e:	881a      	ldrh	r2, [r3, #0]
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800489a:	1c9a      	adds	r2, r3, #2
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	3b01      	subs	r3, #1
 80048a8:	b29a      	uxth	r2, r3
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048ae:	e059      	b.n	8004964 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	689b      	ldr	r3, [r3, #8]
 80048b6:	f003 0302 	and.w	r3, r3, #2
 80048ba:	2b02      	cmp	r3, #2
 80048bc:	d11b      	bne.n	80048f6 <HAL_SPI_TransmitReceive+0x162>
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048c2:	b29b      	uxth	r3, r3
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d016      	beq.n	80048f6 <HAL_SPI_TransmitReceive+0x162>
 80048c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048ca:	2b01      	cmp	r3, #1
 80048cc:	d113      	bne.n	80048f6 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d2:	881a      	ldrh	r2, [r3, #0]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048de:	1c9a      	adds	r2, r3, #2
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	3b01      	subs	r3, #1
 80048ec:	b29a      	uxth	r2, r3
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048f2:	2300      	movs	r3, #0
 80048f4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	f003 0301 	and.w	r3, r3, #1
 8004900:	2b01      	cmp	r3, #1
 8004902:	d119      	bne.n	8004938 <HAL_SPI_TransmitReceive+0x1a4>
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004908:	b29b      	uxth	r3, r3
 800490a:	2b00      	cmp	r3, #0
 800490c:	d014      	beq.n	8004938 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	68da      	ldr	r2, [r3, #12]
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004918:	b292      	uxth	r2, r2
 800491a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004920:	1c9a      	adds	r2, r3, #2
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800492a:	b29b      	uxth	r3, r3
 800492c:	3b01      	subs	r3, #1
 800492e:	b29a      	uxth	r2, r3
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004934:	2301      	movs	r3, #1
 8004936:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004938:	f7fe fbac 	bl	8003094 <HAL_GetTick>
 800493c:	4602      	mov	r2, r0
 800493e:	6a3b      	ldr	r3, [r7, #32]
 8004940:	1ad3      	subs	r3, r2, r3
 8004942:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004944:	429a      	cmp	r2, r3
 8004946:	d80d      	bhi.n	8004964 <HAL_SPI_TransmitReceive+0x1d0>
 8004948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800494a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800494e:	d009      	beq.n	8004964 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004960:	2303      	movs	r3, #3
 8004962:	e0bc      	b.n	8004ade <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004968:	b29b      	uxth	r3, r3
 800496a:	2b00      	cmp	r3, #0
 800496c:	d1a0      	bne.n	80048b0 <HAL_SPI_TransmitReceive+0x11c>
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004972:	b29b      	uxth	r3, r3
 8004974:	2b00      	cmp	r3, #0
 8004976:	d19b      	bne.n	80048b0 <HAL_SPI_TransmitReceive+0x11c>
 8004978:	e082      	b.n	8004a80 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d002      	beq.n	8004988 <HAL_SPI_TransmitReceive+0x1f4>
 8004982:	8afb      	ldrh	r3, [r7, #22]
 8004984:	2b01      	cmp	r3, #1
 8004986:	d171      	bne.n	8004a6c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	330c      	adds	r3, #12
 8004992:	7812      	ldrb	r2, [r2, #0]
 8004994:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800499a:	1c5a      	adds	r2, r3, #1
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049a4:	b29b      	uxth	r3, r3
 80049a6:	3b01      	subs	r3, #1
 80049a8:	b29a      	uxth	r2, r3
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049ae:	e05d      	b.n	8004a6c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	f003 0302 	and.w	r3, r3, #2
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d11c      	bne.n	80049f8 <HAL_SPI_TransmitReceive+0x264>
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d017      	beq.n	80049f8 <HAL_SPI_TransmitReceive+0x264>
 80049c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ca:	2b01      	cmp	r3, #1
 80049cc:	d114      	bne.n	80049f8 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	330c      	adds	r3, #12
 80049d8:	7812      	ldrb	r2, [r2, #0]
 80049da:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80049e0:	1c5a      	adds	r2, r3, #1
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	3b01      	subs	r3, #1
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049f4:	2300      	movs	r3, #0
 80049f6:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	689b      	ldr	r3, [r3, #8]
 80049fe:	f003 0301 	and.w	r3, r3, #1
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d119      	bne.n	8004a3a <HAL_SPI_TransmitReceive+0x2a6>
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a0a:	b29b      	uxth	r3, r3
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d014      	beq.n	8004a3a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	68da      	ldr	r2, [r3, #12]
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a1a:	b2d2      	uxtb	r2, r2
 8004a1c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a22:	1c5a      	adds	r2, r3, #1
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	3b01      	subs	r3, #1
 8004a30:	b29a      	uxth	r2, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a36:	2301      	movs	r3, #1
 8004a38:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a3a:	f7fe fb2b 	bl	8003094 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	6a3b      	ldr	r3, [r7, #32]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a46:	429a      	cmp	r2, r3
 8004a48:	d803      	bhi.n	8004a52 <HAL_SPI_TransmitReceive+0x2be>
 8004a4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a50:	d102      	bne.n	8004a58 <HAL_SPI_TransmitReceive+0x2c4>
 8004a52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d109      	bne.n	8004a6c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	e038      	b.n	8004ade <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a70:	b29b      	uxth	r3, r3
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d19c      	bne.n	80049b0 <HAL_SPI_TransmitReceive+0x21c>
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d197      	bne.n	80049b0 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a80:	6a3a      	ldr	r2, [r7, #32]
 8004a82:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004a84:	68f8      	ldr	r0, [r7, #12]
 8004a86:	f000 f92b 	bl	8004ce0 <SPI_EndRxTxTransaction>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d008      	beq.n	8004aa2 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2220      	movs	r2, #32
 8004a94:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004a9e:	2301      	movs	r3, #1
 8004aa0:	e01d      	b.n	8004ade <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	689b      	ldr	r3, [r3, #8]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d10a      	bne.n	8004ac0 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004aaa:	2300      	movs	r3, #0
 8004aac:	613b      	str	r3, [r7, #16]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68db      	ldr	r3, [r3, #12]
 8004ab4:	613b      	str	r3, [r7, #16]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	613b      	str	r3, [r7, #16]
 8004abe:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d001      	beq.n	8004adc <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e000      	b.n	8004ade <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004adc:	2300      	movs	r3, #0
  }
}
 8004ade:	4618      	mov	r0, r3
 8004ae0:	3728      	adds	r7, #40	@ 0x28
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	bd80      	pop	{r7, pc}

08004ae6 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8004ae6:	b480      	push	{r7}
 8004ae8:	b083      	sub	sp, #12
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004af4:	b2db      	uxtb	r3, r3
}
 8004af6:	4618      	mov	r0, r3
 8004af8:	370c      	adds	r7, #12
 8004afa:	46bd      	mov	sp, r7
 8004afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b00:	4770      	bx	lr
	...

08004b04 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004b04:	b580      	push	{r7, lr}
 8004b06:	b088      	sub	sp, #32
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	60f8      	str	r0, [r7, #12]
 8004b0c:	60b9      	str	r1, [r7, #8]
 8004b0e:	603b      	str	r3, [r7, #0]
 8004b10:	4613      	mov	r3, r2
 8004b12:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004b14:	f7fe fabe 	bl	8003094 <HAL_GetTick>
 8004b18:	4602      	mov	r2, r0
 8004b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b1c:	1a9b      	subs	r3, r3, r2
 8004b1e:	683a      	ldr	r2, [r7, #0]
 8004b20:	4413      	add	r3, r2
 8004b22:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004b24:	f7fe fab6 	bl	8003094 <HAL_GetTick>
 8004b28:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004b2a:	4b39      	ldr	r3, [pc, #228]	@ (8004c10 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	015b      	lsls	r3, r3, #5
 8004b30:	0d1b      	lsrs	r3, r3, #20
 8004b32:	69fa      	ldr	r2, [r7, #28]
 8004b34:	fb02 f303 	mul.w	r3, r2, r3
 8004b38:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b3a:	e055      	b.n	8004be8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b42:	d051      	beq.n	8004be8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b44:	f7fe faa6 	bl	8003094 <HAL_GetTick>
 8004b48:	4602      	mov	r2, r0
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	1ad3      	subs	r3, r2, r3
 8004b4e:	69fa      	ldr	r2, [r7, #28]
 8004b50:	429a      	cmp	r2, r3
 8004b52:	d902      	bls.n	8004b5a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d13d      	bne.n	8004bd6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	685a      	ldr	r2, [r3, #4]
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b68:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	685b      	ldr	r3, [r3, #4]
 8004b6e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b72:	d111      	bne.n	8004b98 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b7c:	d004      	beq.n	8004b88 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b86:	d107      	bne.n	8004b98 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	681a      	ldr	r2, [r3, #0]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b96:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004ba0:	d10f      	bne.n	8004bc2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681a      	ldr	r2, [r3, #0]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004bb0:	601a      	str	r2, [r3, #0]
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	681a      	ldr	r2, [r3, #0]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004bc0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	2201      	movs	r2, #1
 8004bc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	2200      	movs	r2, #0
 8004bce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e018      	b.n	8004c08 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004bd6:	697b      	ldr	r3, [r7, #20]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d102      	bne.n	8004be2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	61fb      	str	r3, [r7, #28]
 8004be0:	e002      	b.n	8004be8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004be2:	697b      	ldr	r3, [r7, #20]
 8004be4:	3b01      	subs	r3, #1
 8004be6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	689a      	ldr	r2, [r3, #8]
 8004bee:	68bb      	ldr	r3, [r7, #8]
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	68ba      	ldr	r2, [r7, #8]
 8004bf4:	429a      	cmp	r2, r3
 8004bf6:	bf0c      	ite	eq
 8004bf8:	2301      	moveq	r3, #1
 8004bfa:	2300      	movne	r3, #0
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	461a      	mov	r2, r3
 8004c00:	79fb      	ldrb	r3, [r7, #7]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d19a      	bne.n	8004b3c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004c06:	2300      	movs	r3, #0
}
 8004c08:	4618      	mov	r0, r3
 8004c0a:	3720      	adds	r7, #32
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	2000000c 	.word	0x2000000c

08004c14 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b086      	sub	sp, #24
 8004c18:	af02      	add	r7, sp, #8
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c28:	d111      	bne.n	8004c4e <SPI_EndRxTransaction+0x3a>
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	689b      	ldr	r3, [r3, #8]
 8004c2e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c32:	d004      	beq.n	8004c3e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c3c:	d107      	bne.n	8004c4e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681a      	ldr	r2, [r3, #0]
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c4c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	685b      	ldr	r3, [r3, #4]
 8004c52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c56:	d12a      	bne.n	8004cae <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c60:	d012      	beq.n	8004c88 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	9300      	str	r3, [sp, #0]
 8004c66:	68bb      	ldr	r3, [r7, #8]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	2180      	movs	r1, #128	@ 0x80
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f7ff ff49 	bl	8004b04 <SPI_WaitFlagStateUntilTimeout>
 8004c72:	4603      	mov	r3, r0
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d02d      	beq.n	8004cd4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c7c:	f043 0220 	orr.w	r2, r3, #32
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e026      	b.n	8004cd6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	9300      	str	r3, [sp, #0]
 8004c8c:	68bb      	ldr	r3, [r7, #8]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	2101      	movs	r1, #1
 8004c92:	68f8      	ldr	r0, [r7, #12]
 8004c94:	f7ff ff36 	bl	8004b04 <SPI_WaitFlagStateUntilTimeout>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d01a      	beq.n	8004cd4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ca2:	f043 0220 	orr.w	r2, r3, #32
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e013      	b.n	8004cd6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	2101      	movs	r1, #1
 8004cb8:	68f8      	ldr	r0, [r7, #12]
 8004cba:	f7ff ff23 	bl	8004b04 <SPI_WaitFlagStateUntilTimeout>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d007      	beq.n	8004cd4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004cc8:	f043 0220 	orr.w	r2, r3, #32
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e000      	b.n	8004cd6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3710      	adds	r7, #16
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
	...

08004ce0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b088      	sub	sp, #32
 8004ce4:	af02      	add	r7, sp, #8
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	9300      	str	r3, [sp, #0]
 8004cf0:	68bb      	ldr	r3, [r7, #8]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	2102      	movs	r1, #2
 8004cf6:	68f8      	ldr	r0, [r7, #12]
 8004cf8:	f7ff ff04 	bl	8004b04 <SPI_WaitFlagStateUntilTimeout>
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d007      	beq.n	8004d12 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d06:	f043 0220 	orr.w	r2, r3, #32
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004d0e:	2303      	movs	r3, #3
 8004d10:	e032      	b.n	8004d78 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004d12:	4b1b      	ldr	r3, [pc, #108]	@ (8004d80 <SPI_EndRxTxTransaction+0xa0>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a1b      	ldr	r2, [pc, #108]	@ (8004d84 <SPI_EndRxTxTransaction+0xa4>)
 8004d18:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1c:	0d5b      	lsrs	r3, r3, #21
 8004d1e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004d22:	fb02 f303 	mul.w	r3, r2, r3
 8004d26:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	685b      	ldr	r3, [r3, #4]
 8004d2c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d30:	d112      	bne.n	8004d58 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	9300      	str	r3, [sp, #0]
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	2180      	movs	r1, #128	@ 0x80
 8004d3c:	68f8      	ldr	r0, [r7, #12]
 8004d3e:	f7ff fee1 	bl	8004b04 <SPI_WaitFlagStateUntilTimeout>
 8004d42:	4603      	mov	r3, r0
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d016      	beq.n	8004d76 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d4c:	f043 0220 	orr.w	r2, r3, #32
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e00f      	b.n	8004d78 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004d58:	697b      	ldr	r3, [r7, #20]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d00a      	beq.n	8004d74 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	3b01      	subs	r3, #1
 8004d62:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d6e:	2b80      	cmp	r3, #128	@ 0x80
 8004d70:	d0f2      	beq.n	8004d58 <SPI_EndRxTxTransaction+0x78>
 8004d72:	e000      	b.n	8004d76 <SPI_EndRxTxTransaction+0x96>
        break;
 8004d74:	bf00      	nop
  }

  return HAL_OK;
 8004d76:	2300      	movs	r3, #0
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3718      	adds	r7, #24
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	2000000c 	.word	0x2000000c
 8004d84:	165e9f81 	.word	0x165e9f81

08004d88 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d88:	b580      	push	{r7, lr}
 8004d8a:	b082      	sub	sp, #8
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d101      	bne.n	8004d9a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d96:	2301      	movs	r3, #1
 8004d98:	e041      	b.n	8004e1e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004da0:	b2db      	uxtb	r3, r3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d106      	bne.n	8004db4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dae:	6878      	ldr	r0, [r7, #4]
 8004db0:	f7fd fc76 	bl	80026a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2202      	movs	r2, #2
 8004db8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	3304      	adds	r3, #4
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	4610      	mov	r0, r2
 8004dc8:	f000 f9b6 	bl	8005138 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	2201      	movs	r2, #1
 8004dd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	2201      	movs	r2, #1
 8004dd8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2201      	movs	r2, #1
 8004df0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2201      	movs	r2, #1
 8004df8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3708      	adds	r7, #8
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}
	...

08004e28 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e28:	b480      	push	{r7}
 8004e2a:	b085      	sub	sp, #20
 8004e2c:	af00      	add	r7, sp, #0
 8004e2e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d001      	beq.n	8004e40 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e3c:	2301      	movs	r3, #1
 8004e3e:	e04e      	b.n	8004ede <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2202      	movs	r2, #2
 8004e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68da      	ldr	r2, [r3, #12]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f042 0201 	orr.w	r2, r2, #1
 8004e56:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a23      	ldr	r2, [pc, #140]	@ (8004eec <HAL_TIM_Base_Start_IT+0xc4>)
 8004e5e:	4293      	cmp	r3, r2
 8004e60:	d022      	beq.n	8004ea8 <HAL_TIM_Base_Start_IT+0x80>
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e6a:	d01d      	beq.n	8004ea8 <HAL_TIM_Base_Start_IT+0x80>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a1f      	ldr	r2, [pc, #124]	@ (8004ef0 <HAL_TIM_Base_Start_IT+0xc8>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d018      	beq.n	8004ea8 <HAL_TIM_Base_Start_IT+0x80>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	4a1e      	ldr	r2, [pc, #120]	@ (8004ef4 <HAL_TIM_Base_Start_IT+0xcc>)
 8004e7c:	4293      	cmp	r3, r2
 8004e7e:	d013      	beq.n	8004ea8 <HAL_TIM_Base_Start_IT+0x80>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	4a1c      	ldr	r2, [pc, #112]	@ (8004ef8 <HAL_TIM_Base_Start_IT+0xd0>)
 8004e86:	4293      	cmp	r3, r2
 8004e88:	d00e      	beq.n	8004ea8 <HAL_TIM_Base_Start_IT+0x80>
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a1b      	ldr	r2, [pc, #108]	@ (8004efc <HAL_TIM_Base_Start_IT+0xd4>)
 8004e90:	4293      	cmp	r3, r2
 8004e92:	d009      	beq.n	8004ea8 <HAL_TIM_Base_Start_IT+0x80>
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	4a19      	ldr	r2, [pc, #100]	@ (8004f00 <HAL_TIM_Base_Start_IT+0xd8>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d004      	beq.n	8004ea8 <HAL_TIM_Base_Start_IT+0x80>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a18      	ldr	r2, [pc, #96]	@ (8004f04 <HAL_TIM_Base_Start_IT+0xdc>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d111      	bne.n	8004ecc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	f003 0307 	and.w	r3, r3, #7
 8004eb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2b06      	cmp	r3, #6
 8004eb8:	d010      	beq.n	8004edc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681a      	ldr	r2, [r3, #0]
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f042 0201 	orr.w	r2, r2, #1
 8004ec8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004eca:	e007      	b.n	8004edc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	681a      	ldr	r2, [r3, #0]
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	f042 0201 	orr.w	r2, r2, #1
 8004eda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004edc:	2300      	movs	r3, #0
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3714      	adds	r7, #20
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee8:	4770      	bx	lr
 8004eea:	bf00      	nop
 8004eec:	40010000 	.word	0x40010000
 8004ef0:	40000400 	.word	0x40000400
 8004ef4:	40000800 	.word	0x40000800
 8004ef8:	40000c00 	.word	0x40000c00
 8004efc:	40010400 	.word	0x40010400
 8004f00:	40014000 	.word	0x40014000
 8004f04:	40001800 	.word	0x40001800

08004f08 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	691b      	ldr	r3, [r3, #16]
 8004f1e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	f003 0302 	and.w	r3, r3, #2
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d020      	beq.n	8004f6c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	f003 0302 	and.w	r3, r3, #2
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d01b      	beq.n	8004f6c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f06f 0202 	mvn.w	r2, #2
 8004f3c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2201      	movs	r2, #1
 8004f42:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	699b      	ldr	r3, [r3, #24]
 8004f4a:	f003 0303 	and.w	r3, r3, #3
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f000 f8d2 	bl	80050fc <HAL_TIM_IC_CaptureCallback>
 8004f58:	e005      	b.n	8004f66 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f5a:	6878      	ldr	r0, [r7, #4]
 8004f5c:	f000 f8c4 	bl	80050e8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f60:	6878      	ldr	r0, [r7, #4]
 8004f62:	f000 f8d5 	bl	8005110 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004f6c:	68bb      	ldr	r3, [r7, #8]
 8004f6e:	f003 0304 	and.w	r3, r3, #4
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d020      	beq.n	8004fb8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	f003 0304 	and.w	r3, r3, #4
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d01b      	beq.n	8004fb8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f06f 0204 	mvn.w	r2, #4
 8004f88:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2202      	movs	r2, #2
 8004f8e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	699b      	ldr	r3, [r3, #24]
 8004f96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d003      	beq.n	8004fa6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 f8ac 	bl	80050fc <HAL_TIM_IC_CaptureCallback>
 8004fa4:	e005      	b.n	8004fb2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 f89e 	bl	80050e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f000 f8af 	bl	8005110 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	f003 0308 	and.w	r3, r3, #8
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d020      	beq.n	8005004 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	f003 0308 	and.w	r3, r3, #8
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d01b      	beq.n	8005004 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f06f 0208 	mvn.w	r2, #8
 8004fd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2204      	movs	r2, #4
 8004fda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	69db      	ldr	r3, [r3, #28]
 8004fe2:	f003 0303 	and.w	r3, r3, #3
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d003      	beq.n	8004ff2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 f886 	bl	80050fc <HAL_TIM_IC_CaptureCallback>
 8004ff0:	e005      	b.n	8004ffe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 f878 	bl	80050e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f000 f889 	bl	8005110 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	f003 0310 	and.w	r3, r3, #16
 800500a:	2b00      	cmp	r3, #0
 800500c:	d020      	beq.n	8005050 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	f003 0310 	and.w	r3, r3, #16
 8005014:	2b00      	cmp	r3, #0
 8005016:	d01b      	beq.n	8005050 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f06f 0210 	mvn.w	r2, #16
 8005020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	2208      	movs	r2, #8
 8005026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	69db      	ldr	r3, [r3, #28]
 800502e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005032:	2b00      	cmp	r3, #0
 8005034:	d003      	beq.n	800503e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f000 f860 	bl	80050fc <HAL_TIM_IC_CaptureCallback>
 800503c:	e005      	b.n	800504a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 f852 	bl	80050e8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005044:	6878      	ldr	r0, [r7, #4]
 8005046:	f000 f863 	bl	8005110 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2200      	movs	r2, #0
 800504e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	2b00      	cmp	r3, #0
 8005058:	d00c      	beq.n	8005074 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	f003 0301 	and.w	r3, r3, #1
 8005060:	2b00      	cmp	r3, #0
 8005062:	d007      	beq.n	8005074 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f06f 0201 	mvn.w	r2, #1
 800506c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f7fd fbd2 	bl	8002818 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005074:	68bb      	ldr	r3, [r7, #8]
 8005076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800507a:	2b00      	cmp	r3, #0
 800507c:	d00c      	beq.n	8005098 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005084:	2b00      	cmp	r3, #0
 8005086:	d007      	beq.n	8005098 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005090:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f000 f97c 	bl	8005390 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d00c      	beq.n	80050bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d007      	beq.n	80050bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80050b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 f834 	bl	8005124 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	f003 0320 	and.w	r3, r3, #32
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d00c      	beq.n	80050e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	f003 0320 	and.w	r3, r3, #32
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d007      	beq.n	80050e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f06f 0220 	mvn.w	r2, #32
 80050d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 f94e 	bl	800537c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050e0:	bf00      	nop
 80050e2:	3710      	adds	r7, #16
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80050e8:	b480      	push	{r7}
 80050ea:	b083      	sub	sp, #12
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80050f0:	bf00      	nop
 80050f2:	370c      	adds	r7, #12
 80050f4:	46bd      	mov	sp, r7
 80050f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fa:	4770      	bx	lr

080050fc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80050fc:	b480      	push	{r7}
 80050fe:	b083      	sub	sp, #12
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005104:	bf00      	nop
 8005106:	370c      	adds	r7, #12
 8005108:	46bd      	mov	sp, r7
 800510a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510e:	4770      	bx	lr

08005110 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005118:	bf00      	nop
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005124:	b480      	push	{r7}
 8005126:	b083      	sub	sp, #12
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800512c:	bf00      	nop
 800512e:	370c      	adds	r7, #12
 8005130:	46bd      	mov	sp, r7
 8005132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005136:	4770      	bx	lr

08005138 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005138:	b480      	push	{r7}
 800513a:	b085      	sub	sp, #20
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
 8005140:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	4a43      	ldr	r2, [pc, #268]	@ (8005258 <TIM_Base_SetConfig+0x120>)
 800514c:	4293      	cmp	r3, r2
 800514e:	d013      	beq.n	8005178 <TIM_Base_SetConfig+0x40>
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005156:	d00f      	beq.n	8005178 <TIM_Base_SetConfig+0x40>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	4a40      	ldr	r2, [pc, #256]	@ (800525c <TIM_Base_SetConfig+0x124>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d00b      	beq.n	8005178 <TIM_Base_SetConfig+0x40>
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	4a3f      	ldr	r2, [pc, #252]	@ (8005260 <TIM_Base_SetConfig+0x128>)
 8005164:	4293      	cmp	r3, r2
 8005166:	d007      	beq.n	8005178 <TIM_Base_SetConfig+0x40>
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	4a3e      	ldr	r2, [pc, #248]	@ (8005264 <TIM_Base_SetConfig+0x12c>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d003      	beq.n	8005178 <TIM_Base_SetConfig+0x40>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	4a3d      	ldr	r2, [pc, #244]	@ (8005268 <TIM_Base_SetConfig+0x130>)
 8005174:	4293      	cmp	r3, r2
 8005176:	d108      	bne.n	800518a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800517e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	68fa      	ldr	r2, [r7, #12]
 8005186:	4313      	orrs	r3, r2
 8005188:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a32      	ldr	r2, [pc, #200]	@ (8005258 <TIM_Base_SetConfig+0x120>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d02b      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005198:	d027      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a2f      	ldr	r2, [pc, #188]	@ (800525c <TIM_Base_SetConfig+0x124>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d023      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a2e      	ldr	r2, [pc, #184]	@ (8005260 <TIM_Base_SetConfig+0x128>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d01f      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a2d      	ldr	r2, [pc, #180]	@ (8005264 <TIM_Base_SetConfig+0x12c>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d01b      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a2c      	ldr	r2, [pc, #176]	@ (8005268 <TIM_Base_SetConfig+0x130>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d017      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a2b      	ldr	r2, [pc, #172]	@ (800526c <TIM_Base_SetConfig+0x134>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d013      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a2a      	ldr	r2, [pc, #168]	@ (8005270 <TIM_Base_SetConfig+0x138>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d00f      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4a29      	ldr	r2, [pc, #164]	@ (8005274 <TIM_Base_SetConfig+0x13c>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d00b      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	4a28      	ldr	r2, [pc, #160]	@ (8005278 <TIM_Base_SetConfig+0x140>)
 80051d6:	4293      	cmp	r3, r2
 80051d8:	d007      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4a27      	ldr	r2, [pc, #156]	@ (800527c <TIM_Base_SetConfig+0x144>)
 80051de:	4293      	cmp	r3, r2
 80051e0:	d003      	beq.n	80051ea <TIM_Base_SetConfig+0xb2>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	4a26      	ldr	r2, [pc, #152]	@ (8005280 <TIM_Base_SetConfig+0x148>)
 80051e6:	4293      	cmp	r3, r2
 80051e8:	d108      	bne.n	80051fc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80051f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	68db      	ldr	r3, [r3, #12]
 80051f6:	68fa      	ldr	r2, [r7, #12]
 80051f8:	4313      	orrs	r3, r2
 80051fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005202:	683b      	ldr	r3, [r7, #0]
 8005204:	695b      	ldr	r3, [r3, #20]
 8005206:	4313      	orrs	r3, r2
 8005208:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800520a:	683b      	ldr	r3, [r7, #0]
 800520c:	689a      	ldr	r2, [r3, #8]
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4a0e      	ldr	r2, [pc, #56]	@ (8005258 <TIM_Base_SetConfig+0x120>)
 800521e:	4293      	cmp	r3, r2
 8005220:	d003      	beq.n	800522a <TIM_Base_SetConfig+0xf2>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	4a10      	ldr	r2, [pc, #64]	@ (8005268 <TIM_Base_SetConfig+0x130>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d103      	bne.n	8005232 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	691a      	ldr	r2, [r3, #16]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f043 0204 	orr.w	r2, r3, #4
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2201      	movs	r2, #1
 8005242:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	68fa      	ldr	r2, [r7, #12]
 8005248:	601a      	str	r2, [r3, #0]
}
 800524a:	bf00      	nop
 800524c:	3714      	adds	r7, #20
 800524e:	46bd      	mov	sp, r7
 8005250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005254:	4770      	bx	lr
 8005256:	bf00      	nop
 8005258:	40010000 	.word	0x40010000
 800525c:	40000400 	.word	0x40000400
 8005260:	40000800 	.word	0x40000800
 8005264:	40000c00 	.word	0x40000c00
 8005268:	40010400 	.word	0x40010400
 800526c:	40014000 	.word	0x40014000
 8005270:	40014400 	.word	0x40014400
 8005274:	40014800 	.word	0x40014800
 8005278:	40001800 	.word	0x40001800
 800527c:	40001c00 	.word	0x40001c00
 8005280:	40002000 	.word	0x40002000

08005284 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005284:	b480      	push	{r7}
 8005286:	b085      	sub	sp, #20
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
 800528c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005294:	2b01      	cmp	r3, #1
 8005296:	d101      	bne.n	800529c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005298:	2302      	movs	r3, #2
 800529a:	e05a      	b.n	8005352 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2201      	movs	r2, #1
 80052a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2202      	movs	r2, #2
 80052a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	689b      	ldr	r3, [r3, #8]
 80052ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80052c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68fa      	ldr	r2, [r7, #12]
 80052ca:	4313      	orrs	r3, r2
 80052cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68fa      	ldr	r2, [r7, #12]
 80052d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	4a21      	ldr	r2, [pc, #132]	@ (8005360 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80052dc:	4293      	cmp	r3, r2
 80052de:	d022      	beq.n	8005326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80052e8:	d01d      	beq.n	8005326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005364 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d018      	beq.n	8005326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a1b      	ldr	r2, [pc, #108]	@ (8005368 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80052fa:	4293      	cmp	r3, r2
 80052fc:	d013      	beq.n	8005326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a1a      	ldr	r2, [pc, #104]	@ (800536c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d00e      	beq.n	8005326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	4a18      	ldr	r2, [pc, #96]	@ (8005370 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d009      	beq.n	8005326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a17      	ldr	r2, [pc, #92]	@ (8005374 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d004      	beq.n	8005326 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	4a15      	ldr	r2, [pc, #84]	@ (8005378 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d10c      	bne.n	8005340 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800532c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	685b      	ldr	r3, [r3, #4]
 8005332:	68ba      	ldr	r2, [r7, #8]
 8005334:	4313      	orrs	r3, r2
 8005336:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	68ba      	ldr	r2, [r7, #8]
 800533e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005350:	2300      	movs	r3, #0
}
 8005352:	4618      	mov	r0, r3
 8005354:	3714      	adds	r7, #20
 8005356:	46bd      	mov	sp, r7
 8005358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800535c:	4770      	bx	lr
 800535e:	bf00      	nop
 8005360:	40010000 	.word	0x40010000
 8005364:	40000400 	.word	0x40000400
 8005368:	40000800 	.word	0x40000800
 800536c:	40000c00 	.word	0x40000c00
 8005370:	40010400 	.word	0x40010400
 8005374:	40014000 	.word	0x40014000
 8005378:	40001800 	.word	0x40001800

0800537c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800537c:	b480      	push	{r7}
 800537e:	b083      	sub	sp, #12
 8005380:	af00      	add	r7, sp, #0
 8005382:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005384:	bf00      	nop
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005398:	bf00      	nop
 800539a:	370c      	adds	r7, #12
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr

080053a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b082      	sub	sp, #8
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d101      	bne.n	80053b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80053b2:	2301      	movs	r3, #1
 80053b4:	e042      	b.n	800543c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d106      	bne.n	80053d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80053ca:	6878      	ldr	r0, [r7, #4]
 80053cc:	f7fd f990 	bl	80026f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2224      	movs	r2, #36	@ 0x24
 80053d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68da      	ldr	r2, [r3, #12]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80053e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f000 fdd3 	bl	8005f94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	691a      	ldr	r2, [r3, #16]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80053fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	695a      	ldr	r2, [r3, #20]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800540c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	68da      	ldr	r2, [r3, #12]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800541c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2200      	movs	r2, #0
 8005422:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2220      	movs	r2, #32
 8005428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2220      	movs	r2, #32
 8005430:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2200      	movs	r2, #0
 8005438:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800543a:	2300      	movs	r3, #0
}
 800543c:	4618      	mov	r0, r3
 800543e:	3708      	adds	r7, #8
 8005440:	46bd      	mov	sp, r7
 8005442:	bd80      	pop	{r7, pc}

08005444 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b08a      	sub	sp, #40	@ 0x28
 8005448:	af02      	add	r7, sp, #8
 800544a:	60f8      	str	r0, [r7, #12]
 800544c:	60b9      	str	r1, [r7, #8]
 800544e:	603b      	str	r3, [r7, #0]
 8005450:	4613      	mov	r3, r2
 8005452:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005454:	2300      	movs	r3, #0
 8005456:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800545e:	b2db      	uxtb	r3, r3
 8005460:	2b20      	cmp	r3, #32
 8005462:	d175      	bne.n	8005550 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	2b00      	cmp	r3, #0
 8005468:	d002      	beq.n	8005470 <HAL_UART_Transmit+0x2c>
 800546a:	88fb      	ldrh	r3, [r7, #6]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d101      	bne.n	8005474 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	e06e      	b.n	8005552 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2200      	movs	r2, #0
 8005478:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	2221      	movs	r2, #33	@ 0x21
 800547e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005482:	f7fd fe07 	bl	8003094 <HAL_GetTick>
 8005486:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	88fa      	ldrh	r2, [r7, #6]
 800548c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	88fa      	ldrh	r2, [r7, #6]
 8005492:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	689b      	ldr	r3, [r3, #8]
 8005498:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800549c:	d108      	bne.n	80054b0 <HAL_UART_Transmit+0x6c>
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d104      	bne.n	80054b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80054a6:	2300      	movs	r3, #0
 80054a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	61bb      	str	r3, [r7, #24]
 80054ae:	e003      	b.n	80054b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80054b4:	2300      	movs	r3, #0
 80054b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80054b8:	e02e      	b.n	8005518 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	9300      	str	r3, [sp, #0]
 80054be:	697b      	ldr	r3, [r7, #20]
 80054c0:	2200      	movs	r2, #0
 80054c2:	2180      	movs	r1, #128	@ 0x80
 80054c4:	68f8      	ldr	r0, [r7, #12]
 80054c6:	f000 fb37 	bl	8005b38 <UART_WaitOnFlagUntilTimeout>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d005      	beq.n	80054dc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2220      	movs	r2, #32
 80054d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80054d8:	2303      	movs	r3, #3
 80054da:	e03a      	b.n	8005552 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80054dc:	69fb      	ldr	r3, [r7, #28]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d10b      	bne.n	80054fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80054e2:	69bb      	ldr	r3, [r7, #24]
 80054e4:	881b      	ldrh	r3, [r3, #0]
 80054e6:	461a      	mov	r2, r3
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	3302      	adds	r3, #2
 80054f6:	61bb      	str	r3, [r7, #24]
 80054f8:	e007      	b.n	800550a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80054fa:	69fb      	ldr	r3, [r7, #28]
 80054fc:	781a      	ldrb	r2, [r3, #0]
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005504:	69fb      	ldr	r3, [r7, #28]
 8005506:	3301      	adds	r3, #1
 8005508:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800550e:	b29b      	uxth	r3, r3
 8005510:	3b01      	subs	r3, #1
 8005512:	b29a      	uxth	r2, r3
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800551c:	b29b      	uxth	r3, r3
 800551e:	2b00      	cmp	r3, #0
 8005520:	d1cb      	bne.n	80054ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005522:	683b      	ldr	r3, [r7, #0]
 8005524:	9300      	str	r3, [sp, #0]
 8005526:	697b      	ldr	r3, [r7, #20]
 8005528:	2200      	movs	r2, #0
 800552a:	2140      	movs	r1, #64	@ 0x40
 800552c:	68f8      	ldr	r0, [r7, #12]
 800552e:	f000 fb03 	bl	8005b38 <UART_WaitOnFlagUntilTimeout>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d005      	beq.n	8005544 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2220      	movs	r2, #32
 800553c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005540:	2303      	movs	r3, #3
 8005542:	e006      	b.n	8005552 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	2220      	movs	r2, #32
 8005548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800554c:	2300      	movs	r3, #0
 800554e:	e000      	b.n	8005552 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005550:	2302      	movs	r3, #2
  }
}
 8005552:	4618      	mov	r0, r3
 8005554:	3720      	adds	r7, #32
 8005556:	46bd      	mov	sp, r7
 8005558:	bd80      	pop	{r7, pc}

0800555a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800555a:	b580      	push	{r7, lr}
 800555c:	b084      	sub	sp, #16
 800555e:	af00      	add	r7, sp, #0
 8005560:	60f8      	str	r0, [r7, #12]
 8005562:	60b9      	str	r1, [r7, #8]
 8005564:	4613      	mov	r3, r2
 8005566:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800556e:	b2db      	uxtb	r3, r3
 8005570:	2b20      	cmp	r3, #32
 8005572:	d112      	bne.n	800559a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005574:	68bb      	ldr	r3, [r7, #8]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d002      	beq.n	8005580 <HAL_UART_Receive_IT+0x26>
 800557a:	88fb      	ldrh	r3, [r7, #6]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d101      	bne.n	8005584 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	e00b      	b.n	800559c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	2200      	movs	r2, #0
 8005588:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800558a:	88fb      	ldrh	r3, [r7, #6]
 800558c:	461a      	mov	r2, r3
 800558e:	68b9      	ldr	r1, [r7, #8]
 8005590:	68f8      	ldr	r0, [r7, #12]
 8005592:	f000 fb2a 	bl	8005bea <UART_Start_Receive_IT>
 8005596:	4603      	mov	r3, r0
 8005598:	e000      	b.n	800559c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800559a:	2302      	movs	r3, #2
  }
}
 800559c:	4618      	mov	r0, r3
 800559e:	3710      	adds	r7, #16
 80055a0:	46bd      	mov	sp, r7
 80055a2:	bd80      	pop	{r7, pc}

080055a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b0ba      	sub	sp, #232	@ 0xe8
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	695b      	ldr	r3, [r3, #20]
 80055c6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80055ca:	2300      	movs	r3, #0
 80055cc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80055d0:	2300      	movs	r3, #0
 80055d2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80055d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055da:	f003 030f 	and.w	r3, r3, #15
 80055de:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 80055e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d10f      	bne.n	800560a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80055ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055ee:	f003 0320 	and.w	r3, r3, #32
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d009      	beq.n	800560a <HAL_UART_IRQHandler+0x66>
 80055f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055fa:	f003 0320 	and.w	r3, r3, #32
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d003      	beq.n	800560a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f000 fc07 	bl	8005e16 <UART_Receive_IT>
      return;
 8005608:	e273      	b.n	8005af2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800560a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800560e:	2b00      	cmp	r3, #0
 8005610:	f000 80de 	beq.w	80057d0 <HAL_UART_IRQHandler+0x22c>
 8005614:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005618:	f003 0301 	and.w	r3, r3, #1
 800561c:	2b00      	cmp	r3, #0
 800561e:	d106      	bne.n	800562e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005620:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005624:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8005628:	2b00      	cmp	r3, #0
 800562a:	f000 80d1 	beq.w	80057d0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800562e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005632:	f003 0301 	and.w	r3, r3, #1
 8005636:	2b00      	cmp	r3, #0
 8005638:	d00b      	beq.n	8005652 <HAL_UART_IRQHandler+0xae>
 800563a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800563e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005642:	2b00      	cmp	r3, #0
 8005644:	d005      	beq.n	8005652 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800564a:	f043 0201 	orr.w	r2, r3, #1
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005652:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005656:	f003 0304 	and.w	r3, r3, #4
 800565a:	2b00      	cmp	r3, #0
 800565c:	d00b      	beq.n	8005676 <HAL_UART_IRQHandler+0xd2>
 800565e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005662:	f003 0301 	and.w	r3, r3, #1
 8005666:	2b00      	cmp	r3, #0
 8005668:	d005      	beq.n	8005676 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800566e:	f043 0202 	orr.w	r2, r3, #2
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005676:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800567a:	f003 0302 	and.w	r3, r3, #2
 800567e:	2b00      	cmp	r3, #0
 8005680:	d00b      	beq.n	800569a <HAL_UART_IRQHandler+0xf6>
 8005682:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005686:	f003 0301 	and.w	r3, r3, #1
 800568a:	2b00      	cmp	r3, #0
 800568c:	d005      	beq.n	800569a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005692:	f043 0204 	orr.w	r2, r3, #4
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800569a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800569e:	f003 0308 	and.w	r3, r3, #8
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d011      	beq.n	80056ca <HAL_UART_IRQHandler+0x126>
 80056a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056aa:	f003 0320 	and.w	r3, r3, #32
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d105      	bne.n	80056be <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80056b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056b6:	f003 0301 	and.w	r3, r3, #1
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d005      	beq.n	80056ca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056c2:	f043 0208 	orr.w	r2, r3, #8
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	f000 820a 	beq.w	8005ae8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80056d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056d8:	f003 0320 	and.w	r3, r3, #32
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d008      	beq.n	80056f2 <HAL_UART_IRQHandler+0x14e>
 80056e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056e4:	f003 0320 	and.w	r3, r3, #32
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d002      	beq.n	80056f2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 fb92 	bl	8005e16 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	695b      	ldr	r3, [r3, #20]
 80056f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056fc:	2b40      	cmp	r3, #64	@ 0x40
 80056fe:	bf0c      	ite	eq
 8005700:	2301      	moveq	r3, #1
 8005702:	2300      	movne	r3, #0
 8005704:	b2db      	uxtb	r3, r3
 8005706:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800570e:	f003 0308 	and.w	r3, r3, #8
 8005712:	2b00      	cmp	r3, #0
 8005714:	d103      	bne.n	800571e <HAL_UART_IRQHandler+0x17a>
 8005716:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800571a:	2b00      	cmp	r3, #0
 800571c:	d04f      	beq.n	80057be <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 fa9d 	bl	8005c5e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	695b      	ldr	r3, [r3, #20]
 800572a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800572e:	2b40      	cmp	r3, #64	@ 0x40
 8005730:	d141      	bne.n	80057b6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	3314      	adds	r3, #20
 8005738:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005740:	e853 3f00 	ldrex	r3, [r3]
 8005744:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8005748:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800574c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005750:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	3314      	adds	r3, #20
 800575a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800575e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8005762:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005766:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800576a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800576e:	e841 2300 	strex	r3, r2, [r1]
 8005772:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8005776:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800577a:	2b00      	cmp	r3, #0
 800577c:	d1d9      	bne.n	8005732 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005782:	2b00      	cmp	r3, #0
 8005784:	d013      	beq.n	80057ae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800578a:	4a8a      	ldr	r2, [pc, #552]	@ (80059b4 <HAL_UART_IRQHandler+0x410>)
 800578c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005792:	4618      	mov	r0, r3
 8005794:	f7fd fe2f 	bl	80033f6 <HAL_DMA_Abort_IT>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d016      	beq.n	80057cc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057a4:	687a      	ldr	r2, [r7, #4]
 80057a6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80057a8:	4610      	mov	r0, r2
 80057aa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057ac:	e00e      	b.n	80057cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f000 f9ac 	bl	8005b0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057b4:	e00a      	b.n	80057cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 f9a8 	bl	8005b0c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057bc:	e006      	b.n	80057cc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80057be:	6878      	ldr	r0, [r7, #4]
 80057c0:	f000 f9a4 	bl	8005b0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2200      	movs	r2, #0
 80057c8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80057ca:	e18d      	b.n	8005ae8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80057cc:	bf00      	nop
    return;
 80057ce:	e18b      	b.n	8005ae8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	f040 8167 	bne.w	8005aa8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80057da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80057de:	f003 0310 	and.w	r3, r3, #16
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	f000 8160 	beq.w	8005aa8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80057e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80057ec:	f003 0310 	and.w	r3, r3, #16
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	f000 8159 	beq.w	8005aa8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80057f6:	2300      	movs	r3, #0
 80057f8:	60bb      	str	r3, [r7, #8]
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	60bb      	str	r3, [r7, #8]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	685b      	ldr	r3, [r3, #4]
 8005808:	60bb      	str	r3, [r7, #8]
 800580a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	695b      	ldr	r3, [r3, #20]
 8005812:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005816:	2b40      	cmp	r3, #64	@ 0x40
 8005818:	f040 80ce 	bne.w	80059b8 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005828:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800582c:	2b00      	cmp	r3, #0
 800582e:	f000 80a9 	beq.w	8005984 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005836:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800583a:	429a      	cmp	r2, r3
 800583c:	f080 80a2 	bcs.w	8005984 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8005846:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800584c:	69db      	ldr	r3, [r3, #28]
 800584e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005852:	f000 8088 	beq.w	8005966 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	330c      	adds	r3, #12
 800585c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005860:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005864:	e853 3f00 	ldrex	r3, [r3]
 8005868:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800586c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005870:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005874:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	330c      	adds	r3, #12
 800587e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005882:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005886:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800588e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005892:	e841 2300 	strex	r3, r2, [r1]
 8005896:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800589a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d1d9      	bne.n	8005856 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	3314      	adds	r3, #20
 80058a8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058aa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80058ac:	e853 3f00 	ldrex	r3, [r3]
 80058b0:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80058b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80058b4:	f023 0301 	bic.w	r3, r3, #1
 80058b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	3314      	adds	r3, #20
 80058c2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80058c6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80058ca:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058cc:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80058ce:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80058d2:	e841 2300 	strex	r3, r2, [r1]
 80058d6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80058d8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d1e1      	bne.n	80058a2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	3314      	adds	r3, #20
 80058e4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80058e8:	e853 3f00 	ldrex	r3, [r3]
 80058ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80058ee:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80058f0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80058f4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	3314      	adds	r3, #20
 80058fe:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005902:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005904:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005906:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005908:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800590a:	e841 2300 	strex	r3, r2, [r1]
 800590e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8005910:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005912:	2b00      	cmp	r3, #0
 8005914:	d1e3      	bne.n	80058de <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2220      	movs	r2, #32
 800591a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	2200      	movs	r2, #0
 8005922:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	330c      	adds	r3, #12
 800592a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800592c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800592e:	e853 3f00 	ldrex	r3, [r3]
 8005932:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8005934:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005936:	f023 0310 	bic.w	r3, r3, #16
 800593a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	330c      	adds	r3, #12
 8005944:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005948:	65ba      	str	r2, [r7, #88]	@ 0x58
 800594a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800594c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800594e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8005950:	e841 2300 	strex	r3, r2, [r1]
 8005954:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8005956:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005958:	2b00      	cmp	r3, #0
 800595a:	d1e3      	bne.n	8005924 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005960:	4618      	mov	r0, r3
 8005962:	f7fd fcd8 	bl	8003316 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2202      	movs	r2, #2
 800596a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005974:	b29b      	uxth	r3, r3
 8005976:	1ad3      	subs	r3, r2, r3
 8005978:	b29b      	uxth	r3, r3
 800597a:	4619      	mov	r1, r3
 800597c:	6878      	ldr	r0, [r7, #4]
 800597e:	f000 f8cf 	bl	8005b20 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8005982:	e0b3      	b.n	8005aec <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005988:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800598c:	429a      	cmp	r2, r3
 800598e:	f040 80ad 	bne.w	8005aec <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005996:	69db      	ldr	r3, [r3, #28]
 8005998:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800599c:	f040 80a6 	bne.w	8005aec <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	2202      	movs	r2, #2
 80059a4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80059aa:	4619      	mov	r1, r3
 80059ac:	6878      	ldr	r0, [r7, #4]
 80059ae:	f000 f8b7 	bl	8005b20 <HAL_UARTEx_RxEventCallback>
      return;
 80059b2:	e09b      	b.n	8005aec <HAL_UART_IRQHandler+0x548>
 80059b4:	08005d25 	.word	0x08005d25
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059c0:	b29b      	uxth	r3, r3
 80059c2:	1ad3      	subs	r3, r2, r3
 80059c4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80059cc:	b29b      	uxth	r3, r3
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	f000 808e 	beq.w	8005af0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80059d4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80059d8:	2b00      	cmp	r3, #0
 80059da:	f000 8089 	beq.w	8005af0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	330c      	adds	r3, #12
 80059e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80059e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059e8:	e853 3f00 	ldrex	r3, [r3]
 80059ec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80059ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80059f0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80059f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	330c      	adds	r3, #12
 80059fe:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005a02:	647a      	str	r2, [r7, #68]	@ 0x44
 8005a04:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a06:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a08:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a0a:	e841 2300 	strex	r3, r2, [r1]
 8005a0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d1e3      	bne.n	80059de <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	3314      	adds	r3, #20
 8005a1c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a20:	e853 3f00 	ldrex	r3, [r3]
 8005a24:	623b      	str	r3, [r7, #32]
   return(result);
 8005a26:	6a3b      	ldr	r3, [r7, #32]
 8005a28:	f023 0301 	bic.w	r3, r3, #1
 8005a2c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	3314      	adds	r3, #20
 8005a36:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005a3a:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a40:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a42:	e841 2300 	strex	r3, r2, [r1]
 8005a46:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d1e3      	bne.n	8005a16 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	2220      	movs	r2, #32
 8005a52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	330c      	adds	r3, #12
 8005a62:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a64:	693b      	ldr	r3, [r7, #16]
 8005a66:	e853 3f00 	ldrex	r3, [r3]
 8005a6a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	f023 0310 	bic.w	r3, r3, #16
 8005a72:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	330c      	adds	r3, #12
 8005a7c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8005a80:	61fa      	str	r2, [r7, #28]
 8005a82:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a84:	69b9      	ldr	r1, [r7, #24]
 8005a86:	69fa      	ldr	r2, [r7, #28]
 8005a88:	e841 2300 	strex	r3, r2, [r1]
 8005a8c:	617b      	str	r3, [r7, #20]
   return(result);
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d1e3      	bne.n	8005a5c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2202      	movs	r2, #2
 8005a98:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005a9a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a9e:	4619      	mov	r1, r3
 8005aa0:	6878      	ldr	r0, [r7, #4]
 8005aa2:	f000 f83d 	bl	8005b20 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005aa6:	e023      	b.n	8005af0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005aa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d009      	beq.n	8005ac8 <HAL_UART_IRQHandler+0x524>
 8005ab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ab8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d003      	beq.n	8005ac8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	f000 f940 	bl	8005d46 <UART_Transmit_IT>
    return;
 8005ac6:	e014      	b.n	8005af2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005ac8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d00e      	beq.n	8005af2 <HAL_UART_IRQHandler+0x54e>
 8005ad4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005ad8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d008      	beq.n	8005af2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f000 f980 	bl	8005de6 <UART_EndTransmit_IT>
    return;
 8005ae6:	e004      	b.n	8005af2 <HAL_UART_IRQHandler+0x54e>
    return;
 8005ae8:	bf00      	nop
 8005aea:	e002      	b.n	8005af2 <HAL_UART_IRQHandler+0x54e>
      return;
 8005aec:	bf00      	nop
 8005aee:	e000      	b.n	8005af2 <HAL_UART_IRQHandler+0x54e>
      return;
 8005af0:	bf00      	nop
  }
}
 8005af2:	37e8      	adds	r7, #232	@ 0xe8
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005af8:	b480      	push	{r7}
 8005afa:	b083      	sub	sp, #12
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005b00:	bf00      	nop
 8005b02:	370c      	adds	r7, #12
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b083      	sub	sp, #12
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr

08005b20 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b083      	sub	sp, #12
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
 8005b28:	460b      	mov	r3, r1
 8005b2a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005b2c:	bf00      	nop
 8005b2e:	370c      	adds	r7, #12
 8005b30:	46bd      	mov	sp, r7
 8005b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b36:	4770      	bx	lr

08005b38 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005b38:	b580      	push	{r7, lr}
 8005b3a:	b086      	sub	sp, #24
 8005b3c:	af00      	add	r7, sp, #0
 8005b3e:	60f8      	str	r0, [r7, #12]
 8005b40:	60b9      	str	r1, [r7, #8]
 8005b42:	603b      	str	r3, [r7, #0]
 8005b44:	4613      	mov	r3, r2
 8005b46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005b48:	e03b      	b.n	8005bc2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005b4a:	6a3b      	ldr	r3, [r7, #32]
 8005b4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b50:	d037      	beq.n	8005bc2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b52:	f7fd fa9f 	bl	8003094 <HAL_GetTick>
 8005b56:	4602      	mov	r2, r0
 8005b58:	683b      	ldr	r3, [r7, #0]
 8005b5a:	1ad3      	subs	r3, r2, r3
 8005b5c:	6a3a      	ldr	r2, [r7, #32]
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d302      	bcc.n	8005b68 <UART_WaitOnFlagUntilTimeout+0x30>
 8005b62:	6a3b      	ldr	r3, [r7, #32]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d101      	bne.n	8005b6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005b68:	2303      	movs	r3, #3
 8005b6a:	e03a      	b.n	8005be2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	f003 0304 	and.w	r3, r3, #4
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d023      	beq.n	8005bc2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	2b80      	cmp	r3, #128	@ 0x80
 8005b7e:	d020      	beq.n	8005bc2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	2b40      	cmp	r3, #64	@ 0x40
 8005b84:	d01d      	beq.n	8005bc2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	f003 0308 	and.w	r3, r3, #8
 8005b90:	2b08      	cmp	r3, #8
 8005b92:	d116      	bne.n	8005bc2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005b94:	2300      	movs	r3, #0
 8005b96:	617b      	str	r3, [r7, #20]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	617b      	str	r3, [r7, #20]
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	685b      	ldr	r3, [r3, #4]
 8005ba6:	617b      	str	r3, [r7, #20]
 8005ba8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005baa:	68f8      	ldr	r0, [r7, #12]
 8005bac:	f000 f857 	bl	8005c5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2208      	movs	r2, #8
 8005bb4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e00f      	b.n	8005be2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681a      	ldr	r2, [r3, #0]
 8005bc8:	68bb      	ldr	r3, [r7, #8]
 8005bca:	4013      	ands	r3, r2
 8005bcc:	68ba      	ldr	r2, [r7, #8]
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	bf0c      	ite	eq
 8005bd2:	2301      	moveq	r3, #1
 8005bd4:	2300      	movne	r3, #0
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	461a      	mov	r2, r3
 8005bda:	79fb      	ldrb	r3, [r7, #7]
 8005bdc:	429a      	cmp	r2, r3
 8005bde:	d0b4      	beq.n	8005b4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005be0:	2300      	movs	r3, #0
}
 8005be2:	4618      	mov	r0, r3
 8005be4:	3718      	adds	r7, #24
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}

08005bea <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005bea:	b480      	push	{r7}
 8005bec:	b085      	sub	sp, #20
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	60f8      	str	r0, [r7, #12]
 8005bf2:	60b9      	str	r1, [r7, #8]
 8005bf4:	4613      	mov	r3, r2
 8005bf6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	68ba      	ldr	r2, [r7, #8]
 8005bfc:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	88fa      	ldrh	r2, [r7, #6]
 8005c02:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	88fa      	ldrh	r2, [r7, #6]
 8005c08:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2222      	movs	r2, #34	@ 0x22
 8005c14:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	691b      	ldr	r3, [r3, #16]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d007      	beq.n	8005c30 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	68da      	ldr	r2, [r3, #12]
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c2e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	695a      	ldr	r2, [r3, #20]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f042 0201 	orr.w	r2, r2, #1
 8005c3e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	68da      	ldr	r2, [r3, #12]
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f042 0220 	orr.w	r2, r2, #32
 8005c4e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005c50:	2300      	movs	r3, #0
}
 8005c52:	4618      	mov	r0, r3
 8005c54:	3714      	adds	r7, #20
 8005c56:	46bd      	mov	sp, r7
 8005c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5c:	4770      	bx	lr

08005c5e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005c5e:	b480      	push	{r7}
 8005c60:	b095      	sub	sp, #84	@ 0x54
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	330c      	adds	r3, #12
 8005c6c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c70:	e853 3f00 	ldrex	r3, [r3]
 8005c74:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005c7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	330c      	adds	r3, #12
 8005c84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005c86:	643a      	str	r2, [r7, #64]	@ 0x40
 8005c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c8a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005c8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005c8e:	e841 2300 	strex	r3, r2, [r1]
 8005c92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005c94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d1e5      	bne.n	8005c66 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	3314      	adds	r3, #20
 8005ca0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca2:	6a3b      	ldr	r3, [r7, #32]
 8005ca4:	e853 3f00 	ldrex	r3, [r3]
 8005ca8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005caa:	69fb      	ldr	r3, [r7, #28]
 8005cac:	f023 0301 	bic.w	r3, r3, #1
 8005cb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	3314      	adds	r3, #20
 8005cb8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005cba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005cc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005cc2:	e841 2300 	strex	r3, r2, [r1]
 8005cc6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d1e5      	bne.n	8005c9a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cd2:	2b01      	cmp	r3, #1
 8005cd4:	d119      	bne.n	8005d0a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	330c      	adds	r3, #12
 8005cdc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	e853 3f00 	ldrex	r3, [r3]
 8005ce4:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	f023 0310 	bic.w	r3, r3, #16
 8005cec:	647b      	str	r3, [r7, #68]	@ 0x44
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	330c      	adds	r3, #12
 8005cf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005cf6:	61ba      	str	r2, [r7, #24]
 8005cf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cfa:	6979      	ldr	r1, [r7, #20]
 8005cfc:	69ba      	ldr	r2, [r7, #24]
 8005cfe:	e841 2300 	strex	r3, r2, [r1]
 8005d02:	613b      	str	r3, [r7, #16]
   return(result);
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d1e5      	bne.n	8005cd6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2220      	movs	r2, #32
 8005d0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005d18:	bf00      	nop
 8005d1a:	3754      	adds	r7, #84	@ 0x54
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d30:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	2200      	movs	r2, #0
 8005d36:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005d38:	68f8      	ldr	r0, [r7, #12]
 8005d3a:	f7ff fee7 	bl	8005b0c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005d3e:	bf00      	nop
 8005d40:	3710      	adds	r7, #16
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}

08005d46 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005d46:	b480      	push	{r7}
 8005d48:	b085      	sub	sp, #20
 8005d4a:	af00      	add	r7, sp, #0
 8005d4c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d54:	b2db      	uxtb	r3, r3
 8005d56:	2b21      	cmp	r3, #33	@ 0x21
 8005d58:	d13e      	bne.n	8005dd8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	689b      	ldr	r3, [r3, #8]
 8005d5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d62:	d114      	bne.n	8005d8e <UART_Transmit_IT+0x48>
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	691b      	ldr	r3, [r3, #16]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d110      	bne.n	8005d8e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	881b      	ldrh	r3, [r3, #0]
 8005d76:	461a      	mov	r2, r3
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d80:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	6a1b      	ldr	r3, [r3, #32]
 8005d86:	1c9a      	adds	r2, r3, #2
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	621a      	str	r2, [r3, #32]
 8005d8c:	e008      	b.n	8005da0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6a1b      	ldr	r3, [r3, #32]
 8005d92:	1c59      	adds	r1, r3, #1
 8005d94:	687a      	ldr	r2, [r7, #4]
 8005d96:	6211      	str	r1, [r2, #32]
 8005d98:	781a      	ldrb	r2, [r3, #0]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005da4:	b29b      	uxth	r3, r3
 8005da6:	3b01      	subs	r3, #1
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	687a      	ldr	r2, [r7, #4]
 8005dac:	4619      	mov	r1, r3
 8005dae:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d10f      	bne.n	8005dd4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68da      	ldr	r2, [r3, #12]
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005dc2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	68da      	ldr	r2, [r3, #12]
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005dd2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	e000      	b.n	8005dda <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005dd8:	2302      	movs	r3, #2
  }
}
 8005dda:	4618      	mov	r0, r3
 8005ddc:	3714      	adds	r7, #20
 8005dde:	46bd      	mov	sp, r7
 8005de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de4:	4770      	bx	lr

08005de6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005de6:	b580      	push	{r7, lr}
 8005de8:	b082      	sub	sp, #8
 8005dea:	af00      	add	r7, sp, #0
 8005dec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	68da      	ldr	r2, [r3, #12]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005dfc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2220      	movs	r2, #32
 8005e02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f7ff fe76 	bl	8005af8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3708      	adds	r7, #8
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}

08005e16 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005e16:	b580      	push	{r7, lr}
 8005e18:	b08c      	sub	sp, #48	@ 0x30
 8005e1a:	af00      	add	r7, sp, #0
 8005e1c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8005e22:	2300      	movs	r3, #0
 8005e24:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e2c:	b2db      	uxtb	r3, r3
 8005e2e:	2b22      	cmp	r3, #34	@ 0x22
 8005e30:	f040 80aa 	bne.w	8005f88 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	689b      	ldr	r3, [r3, #8]
 8005e38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e3c:	d115      	bne.n	8005e6a <UART_Receive_IT+0x54>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	691b      	ldr	r3, [r3, #16]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d111      	bne.n	8005e6a <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e4a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	685b      	ldr	r3, [r3, #4]
 8005e52:	b29b      	uxth	r3, r3
 8005e54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e58:	b29a      	uxth	r2, r3
 8005e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e5c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e62:	1c9a      	adds	r2, r3, #2
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e68:	e024      	b.n	8005eb4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	689b      	ldr	r3, [r3, #8]
 8005e74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e78:	d007      	beq.n	8005e8a <UART_Receive_IT+0x74>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d10a      	bne.n	8005e98 <UART_Receive_IT+0x82>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	691b      	ldr	r3, [r3, #16]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d106      	bne.n	8005e98 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	685b      	ldr	r3, [r3, #4]
 8005e90:	b2da      	uxtb	r2, r3
 8005e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e94:	701a      	strb	r2, [r3, #0]
 8005e96:	e008      	b.n	8005eaa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	685b      	ldr	r3, [r3, #4]
 8005e9e:	b2db      	uxtb	r3, r3
 8005ea0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005ea4:	b2da      	uxtb	r2, r3
 8005ea6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ea8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eae:	1c5a      	adds	r2, r3, #1
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005eb8:	b29b      	uxth	r3, r3
 8005eba:	3b01      	subs	r3, #1
 8005ebc:	b29b      	uxth	r3, r3
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	4619      	mov	r1, r3
 8005ec2:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d15d      	bne.n	8005f84 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	68da      	ldr	r2, [r3, #12]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f022 0220 	bic.w	r2, r2, #32
 8005ed6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	68da      	ldr	r2, [r3, #12]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ee6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	695a      	ldr	r2, [r3, #20]
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f022 0201 	bic.w	r2, r2, #1
 8005ef6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2220      	movs	r2, #32
 8005efc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	2200      	movs	r2, #0
 8005f04:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f0a:	2b01      	cmp	r3, #1
 8005f0c:	d135      	bne.n	8005f7a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	330c      	adds	r3, #12
 8005f1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	e853 3f00 	ldrex	r3, [r3]
 8005f22:	613b      	str	r3, [r7, #16]
   return(result);
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	f023 0310 	bic.w	r3, r3, #16
 8005f2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	330c      	adds	r3, #12
 8005f32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f34:	623a      	str	r2, [r7, #32]
 8005f36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f38:	69f9      	ldr	r1, [r7, #28]
 8005f3a:	6a3a      	ldr	r2, [r7, #32]
 8005f3c:	e841 2300 	strex	r3, r2, [r1]
 8005f40:	61bb      	str	r3, [r7, #24]
   return(result);
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d1e5      	bne.n	8005f14 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 0310 	and.w	r3, r3, #16
 8005f52:	2b10      	cmp	r3, #16
 8005f54:	d10a      	bne.n	8005f6c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f56:	2300      	movs	r3, #0
 8005f58:	60fb      	str	r3, [r7, #12]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	60fb      	str	r3, [r7, #12]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	60fb      	str	r3, [r7, #12]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005f70:	4619      	mov	r1, r3
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	f7ff fdd4 	bl	8005b20 <HAL_UARTEx_RxEventCallback>
 8005f78:	e002      	b.n	8005f80 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005f7a:	6878      	ldr	r0, [r7, #4]
 8005f7c:	f7fc f856 	bl	800202c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005f80:	2300      	movs	r3, #0
 8005f82:	e002      	b.n	8005f8a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005f84:	2300      	movs	r3, #0
 8005f86:	e000      	b.n	8005f8a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005f88:	2302      	movs	r3, #2
  }
}
 8005f8a:	4618      	mov	r0, r3
 8005f8c:	3730      	adds	r7, #48	@ 0x30
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	bd80      	pop	{r7, pc}
	...

08005f94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f98:	b0c0      	sub	sp, #256	@ 0x100
 8005f9a:	af00      	add	r7, sp, #0
 8005f9c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	691b      	ldr	r3, [r3, #16]
 8005fa8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb0:	68d9      	ldr	r1, [r3, #12]
 8005fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fb6:	681a      	ldr	r2, [r3, #0]
 8005fb8:	ea40 0301 	orr.w	r3, r0, r1
 8005fbc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005fbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc2:	689a      	ldr	r2, [r3, #8]
 8005fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fc8:	691b      	ldr	r3, [r3, #16]
 8005fca:	431a      	orrs	r2, r3
 8005fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd0:	695b      	ldr	r3, [r3, #20]
 8005fd2:	431a      	orrs	r2, r3
 8005fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fd8:	69db      	ldr	r3, [r3, #28]
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68db      	ldr	r3, [r3, #12]
 8005fe8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005fec:	f021 010c 	bic.w	r1, r1, #12
 8005ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005ffa:	430b      	orrs	r3, r1
 8005ffc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800600a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800600e:	6999      	ldr	r1, [r3, #24]
 8006010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006014:	681a      	ldr	r2, [r3, #0]
 8006016:	ea40 0301 	orr.w	r3, r0, r1
 800601a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800601c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	4b8f      	ldr	r3, [pc, #572]	@ (8006260 <UART_SetConfig+0x2cc>)
 8006024:	429a      	cmp	r2, r3
 8006026:	d005      	beq.n	8006034 <UART_SetConfig+0xa0>
 8006028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800602c:	681a      	ldr	r2, [r3, #0]
 800602e:	4b8d      	ldr	r3, [pc, #564]	@ (8006264 <UART_SetConfig+0x2d0>)
 8006030:	429a      	cmp	r2, r3
 8006032:	d104      	bne.n	800603e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006034:	f7fe f8b4 	bl	80041a0 <HAL_RCC_GetPCLK2Freq>
 8006038:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800603c:	e003      	b.n	8006046 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800603e:	f7fe f89b 	bl	8004178 <HAL_RCC_GetPCLK1Freq>
 8006042:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800604a:	69db      	ldr	r3, [r3, #28]
 800604c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006050:	f040 810c 	bne.w	800626c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006054:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006058:	2200      	movs	r2, #0
 800605a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800605e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006062:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006066:	4622      	mov	r2, r4
 8006068:	462b      	mov	r3, r5
 800606a:	1891      	adds	r1, r2, r2
 800606c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800606e:	415b      	adcs	r3, r3
 8006070:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006072:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006076:	4621      	mov	r1, r4
 8006078:	eb12 0801 	adds.w	r8, r2, r1
 800607c:	4629      	mov	r1, r5
 800607e:	eb43 0901 	adc.w	r9, r3, r1
 8006082:	f04f 0200 	mov.w	r2, #0
 8006086:	f04f 0300 	mov.w	r3, #0
 800608a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800608e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006092:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006096:	4690      	mov	r8, r2
 8006098:	4699      	mov	r9, r3
 800609a:	4623      	mov	r3, r4
 800609c:	eb18 0303 	adds.w	r3, r8, r3
 80060a0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80060a4:	462b      	mov	r3, r5
 80060a6:	eb49 0303 	adc.w	r3, r9, r3
 80060aa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80060ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80060ba:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80060be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80060c2:	460b      	mov	r3, r1
 80060c4:	18db      	adds	r3, r3, r3
 80060c6:	653b      	str	r3, [r7, #80]	@ 0x50
 80060c8:	4613      	mov	r3, r2
 80060ca:	eb42 0303 	adc.w	r3, r2, r3
 80060ce:	657b      	str	r3, [r7, #84]	@ 0x54
 80060d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80060d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80060d8:	f7fa fdf6 	bl	8000cc8 <__aeabi_uldivmod>
 80060dc:	4602      	mov	r2, r0
 80060de:	460b      	mov	r3, r1
 80060e0:	4b61      	ldr	r3, [pc, #388]	@ (8006268 <UART_SetConfig+0x2d4>)
 80060e2:	fba3 2302 	umull	r2, r3, r3, r2
 80060e6:	095b      	lsrs	r3, r3, #5
 80060e8:	011c      	lsls	r4, r3, #4
 80060ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80060ee:	2200      	movs	r2, #0
 80060f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80060f4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80060f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80060fc:	4642      	mov	r2, r8
 80060fe:	464b      	mov	r3, r9
 8006100:	1891      	adds	r1, r2, r2
 8006102:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006104:	415b      	adcs	r3, r3
 8006106:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006108:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800610c:	4641      	mov	r1, r8
 800610e:	eb12 0a01 	adds.w	sl, r2, r1
 8006112:	4649      	mov	r1, r9
 8006114:	eb43 0b01 	adc.w	fp, r3, r1
 8006118:	f04f 0200 	mov.w	r2, #0
 800611c:	f04f 0300 	mov.w	r3, #0
 8006120:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006124:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006128:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800612c:	4692      	mov	sl, r2
 800612e:	469b      	mov	fp, r3
 8006130:	4643      	mov	r3, r8
 8006132:	eb1a 0303 	adds.w	r3, sl, r3
 8006136:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800613a:	464b      	mov	r3, r9
 800613c:	eb4b 0303 	adc.w	r3, fp, r3
 8006140:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006148:	685b      	ldr	r3, [r3, #4]
 800614a:	2200      	movs	r2, #0
 800614c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006150:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006154:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006158:	460b      	mov	r3, r1
 800615a:	18db      	adds	r3, r3, r3
 800615c:	643b      	str	r3, [r7, #64]	@ 0x40
 800615e:	4613      	mov	r3, r2
 8006160:	eb42 0303 	adc.w	r3, r2, r3
 8006164:	647b      	str	r3, [r7, #68]	@ 0x44
 8006166:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800616a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800616e:	f7fa fdab 	bl	8000cc8 <__aeabi_uldivmod>
 8006172:	4602      	mov	r2, r0
 8006174:	460b      	mov	r3, r1
 8006176:	4611      	mov	r1, r2
 8006178:	4b3b      	ldr	r3, [pc, #236]	@ (8006268 <UART_SetConfig+0x2d4>)
 800617a:	fba3 2301 	umull	r2, r3, r3, r1
 800617e:	095b      	lsrs	r3, r3, #5
 8006180:	2264      	movs	r2, #100	@ 0x64
 8006182:	fb02 f303 	mul.w	r3, r2, r3
 8006186:	1acb      	subs	r3, r1, r3
 8006188:	00db      	lsls	r3, r3, #3
 800618a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800618e:	4b36      	ldr	r3, [pc, #216]	@ (8006268 <UART_SetConfig+0x2d4>)
 8006190:	fba3 2302 	umull	r2, r3, r3, r2
 8006194:	095b      	lsrs	r3, r3, #5
 8006196:	005b      	lsls	r3, r3, #1
 8006198:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800619c:	441c      	add	r4, r3
 800619e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061a2:	2200      	movs	r2, #0
 80061a4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80061a8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80061ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80061b0:	4642      	mov	r2, r8
 80061b2:	464b      	mov	r3, r9
 80061b4:	1891      	adds	r1, r2, r2
 80061b6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80061b8:	415b      	adcs	r3, r3
 80061ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80061c0:	4641      	mov	r1, r8
 80061c2:	1851      	adds	r1, r2, r1
 80061c4:	6339      	str	r1, [r7, #48]	@ 0x30
 80061c6:	4649      	mov	r1, r9
 80061c8:	414b      	adcs	r3, r1
 80061ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80061cc:	f04f 0200 	mov.w	r2, #0
 80061d0:	f04f 0300 	mov.w	r3, #0
 80061d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80061d8:	4659      	mov	r1, fp
 80061da:	00cb      	lsls	r3, r1, #3
 80061dc:	4651      	mov	r1, sl
 80061de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80061e2:	4651      	mov	r1, sl
 80061e4:	00ca      	lsls	r2, r1, #3
 80061e6:	4610      	mov	r0, r2
 80061e8:	4619      	mov	r1, r3
 80061ea:	4603      	mov	r3, r0
 80061ec:	4642      	mov	r2, r8
 80061ee:	189b      	adds	r3, r3, r2
 80061f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80061f4:	464b      	mov	r3, r9
 80061f6:	460a      	mov	r2, r1
 80061f8:	eb42 0303 	adc.w	r3, r2, r3
 80061fc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800620c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006210:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006214:	460b      	mov	r3, r1
 8006216:	18db      	adds	r3, r3, r3
 8006218:	62bb      	str	r3, [r7, #40]	@ 0x28
 800621a:	4613      	mov	r3, r2
 800621c:	eb42 0303 	adc.w	r3, r2, r3
 8006220:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006222:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006226:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800622a:	f7fa fd4d 	bl	8000cc8 <__aeabi_uldivmod>
 800622e:	4602      	mov	r2, r0
 8006230:	460b      	mov	r3, r1
 8006232:	4b0d      	ldr	r3, [pc, #52]	@ (8006268 <UART_SetConfig+0x2d4>)
 8006234:	fba3 1302 	umull	r1, r3, r3, r2
 8006238:	095b      	lsrs	r3, r3, #5
 800623a:	2164      	movs	r1, #100	@ 0x64
 800623c:	fb01 f303 	mul.w	r3, r1, r3
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	00db      	lsls	r3, r3, #3
 8006244:	3332      	adds	r3, #50	@ 0x32
 8006246:	4a08      	ldr	r2, [pc, #32]	@ (8006268 <UART_SetConfig+0x2d4>)
 8006248:	fba2 2303 	umull	r2, r3, r2, r3
 800624c:	095b      	lsrs	r3, r3, #5
 800624e:	f003 0207 	and.w	r2, r3, #7
 8006252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	4422      	add	r2, r4
 800625a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800625c:	e106      	b.n	800646c <UART_SetConfig+0x4d8>
 800625e:	bf00      	nop
 8006260:	40011000 	.word	0x40011000
 8006264:	40011400 	.word	0x40011400
 8006268:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800626c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006270:	2200      	movs	r2, #0
 8006272:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006276:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800627a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800627e:	4642      	mov	r2, r8
 8006280:	464b      	mov	r3, r9
 8006282:	1891      	adds	r1, r2, r2
 8006284:	6239      	str	r1, [r7, #32]
 8006286:	415b      	adcs	r3, r3
 8006288:	627b      	str	r3, [r7, #36]	@ 0x24
 800628a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800628e:	4641      	mov	r1, r8
 8006290:	1854      	adds	r4, r2, r1
 8006292:	4649      	mov	r1, r9
 8006294:	eb43 0501 	adc.w	r5, r3, r1
 8006298:	f04f 0200 	mov.w	r2, #0
 800629c:	f04f 0300 	mov.w	r3, #0
 80062a0:	00eb      	lsls	r3, r5, #3
 80062a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062a6:	00e2      	lsls	r2, r4, #3
 80062a8:	4614      	mov	r4, r2
 80062aa:	461d      	mov	r5, r3
 80062ac:	4643      	mov	r3, r8
 80062ae:	18e3      	adds	r3, r4, r3
 80062b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80062b4:	464b      	mov	r3, r9
 80062b6:	eb45 0303 	adc.w	r3, r5, r3
 80062ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80062be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	2200      	movs	r2, #0
 80062c6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80062ca:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80062ce:	f04f 0200 	mov.w	r2, #0
 80062d2:	f04f 0300 	mov.w	r3, #0
 80062d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80062da:	4629      	mov	r1, r5
 80062dc:	008b      	lsls	r3, r1, #2
 80062de:	4621      	mov	r1, r4
 80062e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80062e4:	4621      	mov	r1, r4
 80062e6:	008a      	lsls	r2, r1, #2
 80062e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80062ec:	f7fa fcec 	bl	8000cc8 <__aeabi_uldivmod>
 80062f0:	4602      	mov	r2, r0
 80062f2:	460b      	mov	r3, r1
 80062f4:	4b60      	ldr	r3, [pc, #384]	@ (8006478 <UART_SetConfig+0x4e4>)
 80062f6:	fba3 2302 	umull	r2, r3, r3, r2
 80062fa:	095b      	lsrs	r3, r3, #5
 80062fc:	011c      	lsls	r4, r3, #4
 80062fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006302:	2200      	movs	r2, #0
 8006304:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006308:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800630c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006310:	4642      	mov	r2, r8
 8006312:	464b      	mov	r3, r9
 8006314:	1891      	adds	r1, r2, r2
 8006316:	61b9      	str	r1, [r7, #24]
 8006318:	415b      	adcs	r3, r3
 800631a:	61fb      	str	r3, [r7, #28]
 800631c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006320:	4641      	mov	r1, r8
 8006322:	1851      	adds	r1, r2, r1
 8006324:	6139      	str	r1, [r7, #16]
 8006326:	4649      	mov	r1, r9
 8006328:	414b      	adcs	r3, r1
 800632a:	617b      	str	r3, [r7, #20]
 800632c:	f04f 0200 	mov.w	r2, #0
 8006330:	f04f 0300 	mov.w	r3, #0
 8006334:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006338:	4659      	mov	r1, fp
 800633a:	00cb      	lsls	r3, r1, #3
 800633c:	4651      	mov	r1, sl
 800633e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006342:	4651      	mov	r1, sl
 8006344:	00ca      	lsls	r2, r1, #3
 8006346:	4610      	mov	r0, r2
 8006348:	4619      	mov	r1, r3
 800634a:	4603      	mov	r3, r0
 800634c:	4642      	mov	r2, r8
 800634e:	189b      	adds	r3, r3, r2
 8006350:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006354:	464b      	mov	r3, r9
 8006356:	460a      	mov	r2, r1
 8006358:	eb42 0303 	adc.w	r3, r2, r3
 800635c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	2200      	movs	r2, #0
 8006368:	67bb      	str	r3, [r7, #120]	@ 0x78
 800636a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800636c:	f04f 0200 	mov.w	r2, #0
 8006370:	f04f 0300 	mov.w	r3, #0
 8006374:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006378:	4649      	mov	r1, r9
 800637a:	008b      	lsls	r3, r1, #2
 800637c:	4641      	mov	r1, r8
 800637e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006382:	4641      	mov	r1, r8
 8006384:	008a      	lsls	r2, r1, #2
 8006386:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800638a:	f7fa fc9d 	bl	8000cc8 <__aeabi_uldivmod>
 800638e:	4602      	mov	r2, r0
 8006390:	460b      	mov	r3, r1
 8006392:	4611      	mov	r1, r2
 8006394:	4b38      	ldr	r3, [pc, #224]	@ (8006478 <UART_SetConfig+0x4e4>)
 8006396:	fba3 2301 	umull	r2, r3, r3, r1
 800639a:	095b      	lsrs	r3, r3, #5
 800639c:	2264      	movs	r2, #100	@ 0x64
 800639e:	fb02 f303 	mul.w	r3, r2, r3
 80063a2:	1acb      	subs	r3, r1, r3
 80063a4:	011b      	lsls	r3, r3, #4
 80063a6:	3332      	adds	r3, #50	@ 0x32
 80063a8:	4a33      	ldr	r2, [pc, #204]	@ (8006478 <UART_SetConfig+0x4e4>)
 80063aa:	fba2 2303 	umull	r2, r3, r2, r3
 80063ae:	095b      	lsrs	r3, r3, #5
 80063b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80063b4:	441c      	add	r4, r3
 80063b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063ba:	2200      	movs	r2, #0
 80063bc:	673b      	str	r3, [r7, #112]	@ 0x70
 80063be:	677a      	str	r2, [r7, #116]	@ 0x74
 80063c0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80063c4:	4642      	mov	r2, r8
 80063c6:	464b      	mov	r3, r9
 80063c8:	1891      	adds	r1, r2, r2
 80063ca:	60b9      	str	r1, [r7, #8]
 80063cc:	415b      	adcs	r3, r3
 80063ce:	60fb      	str	r3, [r7, #12]
 80063d0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80063d4:	4641      	mov	r1, r8
 80063d6:	1851      	adds	r1, r2, r1
 80063d8:	6039      	str	r1, [r7, #0]
 80063da:	4649      	mov	r1, r9
 80063dc:	414b      	adcs	r3, r1
 80063de:	607b      	str	r3, [r7, #4]
 80063e0:	f04f 0200 	mov.w	r2, #0
 80063e4:	f04f 0300 	mov.w	r3, #0
 80063e8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80063ec:	4659      	mov	r1, fp
 80063ee:	00cb      	lsls	r3, r1, #3
 80063f0:	4651      	mov	r1, sl
 80063f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063f6:	4651      	mov	r1, sl
 80063f8:	00ca      	lsls	r2, r1, #3
 80063fa:	4610      	mov	r0, r2
 80063fc:	4619      	mov	r1, r3
 80063fe:	4603      	mov	r3, r0
 8006400:	4642      	mov	r2, r8
 8006402:	189b      	adds	r3, r3, r2
 8006404:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006406:	464b      	mov	r3, r9
 8006408:	460a      	mov	r2, r1
 800640a:	eb42 0303 	adc.w	r3, r2, r3
 800640e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006410:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006414:	685b      	ldr	r3, [r3, #4]
 8006416:	2200      	movs	r2, #0
 8006418:	663b      	str	r3, [r7, #96]	@ 0x60
 800641a:	667a      	str	r2, [r7, #100]	@ 0x64
 800641c:	f04f 0200 	mov.w	r2, #0
 8006420:	f04f 0300 	mov.w	r3, #0
 8006424:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006428:	4649      	mov	r1, r9
 800642a:	008b      	lsls	r3, r1, #2
 800642c:	4641      	mov	r1, r8
 800642e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006432:	4641      	mov	r1, r8
 8006434:	008a      	lsls	r2, r1, #2
 8006436:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800643a:	f7fa fc45 	bl	8000cc8 <__aeabi_uldivmod>
 800643e:	4602      	mov	r2, r0
 8006440:	460b      	mov	r3, r1
 8006442:	4b0d      	ldr	r3, [pc, #52]	@ (8006478 <UART_SetConfig+0x4e4>)
 8006444:	fba3 1302 	umull	r1, r3, r3, r2
 8006448:	095b      	lsrs	r3, r3, #5
 800644a:	2164      	movs	r1, #100	@ 0x64
 800644c:	fb01 f303 	mul.w	r3, r1, r3
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	011b      	lsls	r3, r3, #4
 8006454:	3332      	adds	r3, #50	@ 0x32
 8006456:	4a08      	ldr	r2, [pc, #32]	@ (8006478 <UART_SetConfig+0x4e4>)
 8006458:	fba2 2303 	umull	r2, r3, r2, r3
 800645c:	095b      	lsrs	r3, r3, #5
 800645e:	f003 020f 	and.w	r2, r3, #15
 8006462:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4422      	add	r2, r4
 800646a:	609a      	str	r2, [r3, #8]
}
 800646c:	bf00      	nop
 800646e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006472:	46bd      	mov	sp, r7
 8006474:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006478:	51eb851f 	.word	0x51eb851f

0800647c <__cvt>:
 800647c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006480:	ec57 6b10 	vmov	r6, r7, d0
 8006484:	2f00      	cmp	r7, #0
 8006486:	460c      	mov	r4, r1
 8006488:	4619      	mov	r1, r3
 800648a:	463b      	mov	r3, r7
 800648c:	bfbb      	ittet	lt
 800648e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006492:	461f      	movlt	r7, r3
 8006494:	2300      	movge	r3, #0
 8006496:	232d      	movlt	r3, #45	@ 0x2d
 8006498:	700b      	strb	r3, [r1, #0]
 800649a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800649c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80064a0:	4691      	mov	r9, r2
 80064a2:	f023 0820 	bic.w	r8, r3, #32
 80064a6:	bfbc      	itt	lt
 80064a8:	4632      	movlt	r2, r6
 80064aa:	4616      	movlt	r6, r2
 80064ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80064b0:	d005      	beq.n	80064be <__cvt+0x42>
 80064b2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80064b6:	d100      	bne.n	80064ba <__cvt+0x3e>
 80064b8:	3401      	adds	r4, #1
 80064ba:	2102      	movs	r1, #2
 80064bc:	e000      	b.n	80064c0 <__cvt+0x44>
 80064be:	2103      	movs	r1, #3
 80064c0:	ab03      	add	r3, sp, #12
 80064c2:	9301      	str	r3, [sp, #4]
 80064c4:	ab02      	add	r3, sp, #8
 80064c6:	9300      	str	r3, [sp, #0]
 80064c8:	ec47 6b10 	vmov	d0, r6, r7
 80064cc:	4653      	mov	r3, sl
 80064ce:	4622      	mov	r2, r4
 80064d0:	f001 f91e 	bl	8007710 <_dtoa_r>
 80064d4:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80064d8:	4605      	mov	r5, r0
 80064da:	d119      	bne.n	8006510 <__cvt+0x94>
 80064dc:	f019 0f01 	tst.w	r9, #1
 80064e0:	d00e      	beq.n	8006500 <__cvt+0x84>
 80064e2:	eb00 0904 	add.w	r9, r0, r4
 80064e6:	2200      	movs	r2, #0
 80064e8:	2300      	movs	r3, #0
 80064ea:	4630      	mov	r0, r6
 80064ec:	4639      	mov	r1, r7
 80064ee:	f7fa fb0b 	bl	8000b08 <__aeabi_dcmpeq>
 80064f2:	b108      	cbz	r0, 80064f8 <__cvt+0x7c>
 80064f4:	f8cd 900c 	str.w	r9, [sp, #12]
 80064f8:	2230      	movs	r2, #48	@ 0x30
 80064fa:	9b03      	ldr	r3, [sp, #12]
 80064fc:	454b      	cmp	r3, r9
 80064fe:	d31e      	bcc.n	800653e <__cvt+0xc2>
 8006500:	9b03      	ldr	r3, [sp, #12]
 8006502:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006504:	1b5b      	subs	r3, r3, r5
 8006506:	4628      	mov	r0, r5
 8006508:	6013      	str	r3, [r2, #0]
 800650a:	b004      	add	sp, #16
 800650c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006510:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006514:	eb00 0904 	add.w	r9, r0, r4
 8006518:	d1e5      	bne.n	80064e6 <__cvt+0x6a>
 800651a:	7803      	ldrb	r3, [r0, #0]
 800651c:	2b30      	cmp	r3, #48	@ 0x30
 800651e:	d10a      	bne.n	8006536 <__cvt+0xba>
 8006520:	2200      	movs	r2, #0
 8006522:	2300      	movs	r3, #0
 8006524:	4630      	mov	r0, r6
 8006526:	4639      	mov	r1, r7
 8006528:	f7fa faee 	bl	8000b08 <__aeabi_dcmpeq>
 800652c:	b918      	cbnz	r0, 8006536 <__cvt+0xba>
 800652e:	f1c4 0401 	rsb	r4, r4, #1
 8006532:	f8ca 4000 	str.w	r4, [sl]
 8006536:	f8da 3000 	ldr.w	r3, [sl]
 800653a:	4499      	add	r9, r3
 800653c:	e7d3      	b.n	80064e6 <__cvt+0x6a>
 800653e:	1c59      	adds	r1, r3, #1
 8006540:	9103      	str	r1, [sp, #12]
 8006542:	701a      	strb	r2, [r3, #0]
 8006544:	e7d9      	b.n	80064fa <__cvt+0x7e>

08006546 <__exponent>:
 8006546:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006548:	2900      	cmp	r1, #0
 800654a:	bfba      	itte	lt
 800654c:	4249      	neglt	r1, r1
 800654e:	232d      	movlt	r3, #45	@ 0x2d
 8006550:	232b      	movge	r3, #43	@ 0x2b
 8006552:	2909      	cmp	r1, #9
 8006554:	7002      	strb	r2, [r0, #0]
 8006556:	7043      	strb	r3, [r0, #1]
 8006558:	dd29      	ble.n	80065ae <__exponent+0x68>
 800655a:	f10d 0307 	add.w	r3, sp, #7
 800655e:	461d      	mov	r5, r3
 8006560:	270a      	movs	r7, #10
 8006562:	461a      	mov	r2, r3
 8006564:	fbb1 f6f7 	udiv	r6, r1, r7
 8006568:	fb07 1416 	mls	r4, r7, r6, r1
 800656c:	3430      	adds	r4, #48	@ 0x30
 800656e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006572:	460c      	mov	r4, r1
 8006574:	2c63      	cmp	r4, #99	@ 0x63
 8006576:	f103 33ff 	add.w	r3, r3, #4294967295
 800657a:	4631      	mov	r1, r6
 800657c:	dcf1      	bgt.n	8006562 <__exponent+0x1c>
 800657e:	3130      	adds	r1, #48	@ 0x30
 8006580:	1e94      	subs	r4, r2, #2
 8006582:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006586:	1c41      	adds	r1, r0, #1
 8006588:	4623      	mov	r3, r4
 800658a:	42ab      	cmp	r3, r5
 800658c:	d30a      	bcc.n	80065a4 <__exponent+0x5e>
 800658e:	f10d 0309 	add.w	r3, sp, #9
 8006592:	1a9b      	subs	r3, r3, r2
 8006594:	42ac      	cmp	r4, r5
 8006596:	bf88      	it	hi
 8006598:	2300      	movhi	r3, #0
 800659a:	3302      	adds	r3, #2
 800659c:	4403      	add	r3, r0
 800659e:	1a18      	subs	r0, r3, r0
 80065a0:	b003      	add	sp, #12
 80065a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065a4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80065a8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80065ac:	e7ed      	b.n	800658a <__exponent+0x44>
 80065ae:	2330      	movs	r3, #48	@ 0x30
 80065b0:	3130      	adds	r1, #48	@ 0x30
 80065b2:	7083      	strb	r3, [r0, #2]
 80065b4:	70c1      	strb	r1, [r0, #3]
 80065b6:	1d03      	adds	r3, r0, #4
 80065b8:	e7f1      	b.n	800659e <__exponent+0x58>
	...

080065bc <_printf_float>:
 80065bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065c0:	b08d      	sub	sp, #52	@ 0x34
 80065c2:	460c      	mov	r4, r1
 80065c4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80065c8:	4616      	mov	r6, r2
 80065ca:	461f      	mov	r7, r3
 80065cc:	4605      	mov	r5, r0
 80065ce:	f000 ff89 	bl	80074e4 <_localeconv_r>
 80065d2:	6803      	ldr	r3, [r0, #0]
 80065d4:	9304      	str	r3, [sp, #16]
 80065d6:	4618      	mov	r0, r3
 80065d8:	f7f9 fe6a 	bl	80002b0 <strlen>
 80065dc:	2300      	movs	r3, #0
 80065de:	930a      	str	r3, [sp, #40]	@ 0x28
 80065e0:	f8d8 3000 	ldr.w	r3, [r8]
 80065e4:	9005      	str	r0, [sp, #20]
 80065e6:	3307      	adds	r3, #7
 80065e8:	f023 0307 	bic.w	r3, r3, #7
 80065ec:	f103 0208 	add.w	r2, r3, #8
 80065f0:	f894 a018 	ldrb.w	sl, [r4, #24]
 80065f4:	f8d4 b000 	ldr.w	fp, [r4]
 80065f8:	f8c8 2000 	str.w	r2, [r8]
 80065fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006600:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006604:	9307      	str	r3, [sp, #28]
 8006606:	f8cd 8018 	str.w	r8, [sp, #24]
 800660a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800660e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006612:	4b9c      	ldr	r3, [pc, #624]	@ (8006884 <_printf_float+0x2c8>)
 8006614:	f04f 32ff 	mov.w	r2, #4294967295
 8006618:	f7fa faa8 	bl	8000b6c <__aeabi_dcmpun>
 800661c:	bb70      	cbnz	r0, 800667c <_printf_float+0xc0>
 800661e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006622:	4b98      	ldr	r3, [pc, #608]	@ (8006884 <_printf_float+0x2c8>)
 8006624:	f04f 32ff 	mov.w	r2, #4294967295
 8006628:	f7fa fa82 	bl	8000b30 <__aeabi_dcmple>
 800662c:	bb30      	cbnz	r0, 800667c <_printf_float+0xc0>
 800662e:	2200      	movs	r2, #0
 8006630:	2300      	movs	r3, #0
 8006632:	4640      	mov	r0, r8
 8006634:	4649      	mov	r1, r9
 8006636:	f7fa fa71 	bl	8000b1c <__aeabi_dcmplt>
 800663a:	b110      	cbz	r0, 8006642 <_printf_float+0x86>
 800663c:	232d      	movs	r3, #45	@ 0x2d
 800663e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006642:	4a91      	ldr	r2, [pc, #580]	@ (8006888 <_printf_float+0x2cc>)
 8006644:	4b91      	ldr	r3, [pc, #580]	@ (800688c <_printf_float+0x2d0>)
 8006646:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800664a:	bf8c      	ite	hi
 800664c:	4690      	movhi	r8, r2
 800664e:	4698      	movls	r8, r3
 8006650:	2303      	movs	r3, #3
 8006652:	6123      	str	r3, [r4, #16]
 8006654:	f02b 0304 	bic.w	r3, fp, #4
 8006658:	6023      	str	r3, [r4, #0]
 800665a:	f04f 0900 	mov.w	r9, #0
 800665e:	9700      	str	r7, [sp, #0]
 8006660:	4633      	mov	r3, r6
 8006662:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006664:	4621      	mov	r1, r4
 8006666:	4628      	mov	r0, r5
 8006668:	f000 f9d2 	bl	8006a10 <_printf_common>
 800666c:	3001      	adds	r0, #1
 800666e:	f040 808d 	bne.w	800678c <_printf_float+0x1d0>
 8006672:	f04f 30ff 	mov.w	r0, #4294967295
 8006676:	b00d      	add	sp, #52	@ 0x34
 8006678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800667c:	4642      	mov	r2, r8
 800667e:	464b      	mov	r3, r9
 8006680:	4640      	mov	r0, r8
 8006682:	4649      	mov	r1, r9
 8006684:	f7fa fa72 	bl	8000b6c <__aeabi_dcmpun>
 8006688:	b140      	cbz	r0, 800669c <_printf_float+0xe0>
 800668a:	464b      	mov	r3, r9
 800668c:	2b00      	cmp	r3, #0
 800668e:	bfbc      	itt	lt
 8006690:	232d      	movlt	r3, #45	@ 0x2d
 8006692:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006696:	4a7e      	ldr	r2, [pc, #504]	@ (8006890 <_printf_float+0x2d4>)
 8006698:	4b7e      	ldr	r3, [pc, #504]	@ (8006894 <_printf_float+0x2d8>)
 800669a:	e7d4      	b.n	8006646 <_printf_float+0x8a>
 800669c:	6863      	ldr	r3, [r4, #4]
 800669e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80066a2:	9206      	str	r2, [sp, #24]
 80066a4:	1c5a      	adds	r2, r3, #1
 80066a6:	d13b      	bne.n	8006720 <_printf_float+0x164>
 80066a8:	2306      	movs	r3, #6
 80066aa:	6063      	str	r3, [r4, #4]
 80066ac:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80066b0:	2300      	movs	r3, #0
 80066b2:	6022      	str	r2, [r4, #0]
 80066b4:	9303      	str	r3, [sp, #12]
 80066b6:	ab0a      	add	r3, sp, #40	@ 0x28
 80066b8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80066bc:	ab09      	add	r3, sp, #36	@ 0x24
 80066be:	9300      	str	r3, [sp, #0]
 80066c0:	6861      	ldr	r1, [r4, #4]
 80066c2:	ec49 8b10 	vmov	d0, r8, r9
 80066c6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80066ca:	4628      	mov	r0, r5
 80066cc:	f7ff fed6 	bl	800647c <__cvt>
 80066d0:	9b06      	ldr	r3, [sp, #24]
 80066d2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80066d4:	2b47      	cmp	r3, #71	@ 0x47
 80066d6:	4680      	mov	r8, r0
 80066d8:	d129      	bne.n	800672e <_printf_float+0x172>
 80066da:	1cc8      	adds	r0, r1, #3
 80066dc:	db02      	blt.n	80066e4 <_printf_float+0x128>
 80066de:	6863      	ldr	r3, [r4, #4]
 80066e0:	4299      	cmp	r1, r3
 80066e2:	dd41      	ble.n	8006768 <_printf_float+0x1ac>
 80066e4:	f1aa 0a02 	sub.w	sl, sl, #2
 80066e8:	fa5f fa8a 	uxtb.w	sl, sl
 80066ec:	3901      	subs	r1, #1
 80066ee:	4652      	mov	r2, sl
 80066f0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80066f4:	9109      	str	r1, [sp, #36]	@ 0x24
 80066f6:	f7ff ff26 	bl	8006546 <__exponent>
 80066fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80066fc:	1813      	adds	r3, r2, r0
 80066fe:	2a01      	cmp	r2, #1
 8006700:	4681      	mov	r9, r0
 8006702:	6123      	str	r3, [r4, #16]
 8006704:	dc02      	bgt.n	800670c <_printf_float+0x150>
 8006706:	6822      	ldr	r2, [r4, #0]
 8006708:	07d2      	lsls	r2, r2, #31
 800670a:	d501      	bpl.n	8006710 <_printf_float+0x154>
 800670c:	3301      	adds	r3, #1
 800670e:	6123      	str	r3, [r4, #16]
 8006710:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006714:	2b00      	cmp	r3, #0
 8006716:	d0a2      	beq.n	800665e <_printf_float+0xa2>
 8006718:	232d      	movs	r3, #45	@ 0x2d
 800671a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800671e:	e79e      	b.n	800665e <_printf_float+0xa2>
 8006720:	9a06      	ldr	r2, [sp, #24]
 8006722:	2a47      	cmp	r2, #71	@ 0x47
 8006724:	d1c2      	bne.n	80066ac <_printf_float+0xf0>
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1c0      	bne.n	80066ac <_printf_float+0xf0>
 800672a:	2301      	movs	r3, #1
 800672c:	e7bd      	b.n	80066aa <_printf_float+0xee>
 800672e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006732:	d9db      	bls.n	80066ec <_printf_float+0x130>
 8006734:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006738:	d118      	bne.n	800676c <_printf_float+0x1b0>
 800673a:	2900      	cmp	r1, #0
 800673c:	6863      	ldr	r3, [r4, #4]
 800673e:	dd0b      	ble.n	8006758 <_printf_float+0x19c>
 8006740:	6121      	str	r1, [r4, #16]
 8006742:	b913      	cbnz	r3, 800674a <_printf_float+0x18e>
 8006744:	6822      	ldr	r2, [r4, #0]
 8006746:	07d0      	lsls	r0, r2, #31
 8006748:	d502      	bpl.n	8006750 <_printf_float+0x194>
 800674a:	3301      	adds	r3, #1
 800674c:	440b      	add	r3, r1
 800674e:	6123      	str	r3, [r4, #16]
 8006750:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006752:	f04f 0900 	mov.w	r9, #0
 8006756:	e7db      	b.n	8006710 <_printf_float+0x154>
 8006758:	b913      	cbnz	r3, 8006760 <_printf_float+0x1a4>
 800675a:	6822      	ldr	r2, [r4, #0]
 800675c:	07d2      	lsls	r2, r2, #31
 800675e:	d501      	bpl.n	8006764 <_printf_float+0x1a8>
 8006760:	3302      	adds	r3, #2
 8006762:	e7f4      	b.n	800674e <_printf_float+0x192>
 8006764:	2301      	movs	r3, #1
 8006766:	e7f2      	b.n	800674e <_printf_float+0x192>
 8006768:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800676c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800676e:	4299      	cmp	r1, r3
 8006770:	db05      	blt.n	800677e <_printf_float+0x1c2>
 8006772:	6823      	ldr	r3, [r4, #0]
 8006774:	6121      	str	r1, [r4, #16]
 8006776:	07d8      	lsls	r0, r3, #31
 8006778:	d5ea      	bpl.n	8006750 <_printf_float+0x194>
 800677a:	1c4b      	adds	r3, r1, #1
 800677c:	e7e7      	b.n	800674e <_printf_float+0x192>
 800677e:	2900      	cmp	r1, #0
 8006780:	bfd4      	ite	le
 8006782:	f1c1 0202 	rsble	r2, r1, #2
 8006786:	2201      	movgt	r2, #1
 8006788:	4413      	add	r3, r2
 800678a:	e7e0      	b.n	800674e <_printf_float+0x192>
 800678c:	6823      	ldr	r3, [r4, #0]
 800678e:	055a      	lsls	r2, r3, #21
 8006790:	d407      	bmi.n	80067a2 <_printf_float+0x1e6>
 8006792:	6923      	ldr	r3, [r4, #16]
 8006794:	4642      	mov	r2, r8
 8006796:	4631      	mov	r1, r6
 8006798:	4628      	mov	r0, r5
 800679a:	47b8      	blx	r7
 800679c:	3001      	adds	r0, #1
 800679e:	d12b      	bne.n	80067f8 <_printf_float+0x23c>
 80067a0:	e767      	b.n	8006672 <_printf_float+0xb6>
 80067a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80067a6:	f240 80dd 	bls.w	8006964 <_printf_float+0x3a8>
 80067aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80067ae:	2200      	movs	r2, #0
 80067b0:	2300      	movs	r3, #0
 80067b2:	f7fa f9a9 	bl	8000b08 <__aeabi_dcmpeq>
 80067b6:	2800      	cmp	r0, #0
 80067b8:	d033      	beq.n	8006822 <_printf_float+0x266>
 80067ba:	4a37      	ldr	r2, [pc, #220]	@ (8006898 <_printf_float+0x2dc>)
 80067bc:	2301      	movs	r3, #1
 80067be:	4631      	mov	r1, r6
 80067c0:	4628      	mov	r0, r5
 80067c2:	47b8      	blx	r7
 80067c4:	3001      	adds	r0, #1
 80067c6:	f43f af54 	beq.w	8006672 <_printf_float+0xb6>
 80067ca:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80067ce:	4543      	cmp	r3, r8
 80067d0:	db02      	blt.n	80067d8 <_printf_float+0x21c>
 80067d2:	6823      	ldr	r3, [r4, #0]
 80067d4:	07d8      	lsls	r0, r3, #31
 80067d6:	d50f      	bpl.n	80067f8 <_printf_float+0x23c>
 80067d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80067dc:	4631      	mov	r1, r6
 80067de:	4628      	mov	r0, r5
 80067e0:	47b8      	blx	r7
 80067e2:	3001      	adds	r0, #1
 80067e4:	f43f af45 	beq.w	8006672 <_printf_float+0xb6>
 80067e8:	f04f 0900 	mov.w	r9, #0
 80067ec:	f108 38ff 	add.w	r8, r8, #4294967295
 80067f0:	f104 0a1a 	add.w	sl, r4, #26
 80067f4:	45c8      	cmp	r8, r9
 80067f6:	dc09      	bgt.n	800680c <_printf_float+0x250>
 80067f8:	6823      	ldr	r3, [r4, #0]
 80067fa:	079b      	lsls	r3, r3, #30
 80067fc:	f100 8103 	bmi.w	8006a06 <_printf_float+0x44a>
 8006800:	68e0      	ldr	r0, [r4, #12]
 8006802:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006804:	4298      	cmp	r0, r3
 8006806:	bfb8      	it	lt
 8006808:	4618      	movlt	r0, r3
 800680a:	e734      	b.n	8006676 <_printf_float+0xba>
 800680c:	2301      	movs	r3, #1
 800680e:	4652      	mov	r2, sl
 8006810:	4631      	mov	r1, r6
 8006812:	4628      	mov	r0, r5
 8006814:	47b8      	blx	r7
 8006816:	3001      	adds	r0, #1
 8006818:	f43f af2b 	beq.w	8006672 <_printf_float+0xb6>
 800681c:	f109 0901 	add.w	r9, r9, #1
 8006820:	e7e8      	b.n	80067f4 <_printf_float+0x238>
 8006822:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006824:	2b00      	cmp	r3, #0
 8006826:	dc39      	bgt.n	800689c <_printf_float+0x2e0>
 8006828:	4a1b      	ldr	r2, [pc, #108]	@ (8006898 <_printf_float+0x2dc>)
 800682a:	2301      	movs	r3, #1
 800682c:	4631      	mov	r1, r6
 800682e:	4628      	mov	r0, r5
 8006830:	47b8      	blx	r7
 8006832:	3001      	adds	r0, #1
 8006834:	f43f af1d 	beq.w	8006672 <_printf_float+0xb6>
 8006838:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800683c:	ea59 0303 	orrs.w	r3, r9, r3
 8006840:	d102      	bne.n	8006848 <_printf_float+0x28c>
 8006842:	6823      	ldr	r3, [r4, #0]
 8006844:	07d9      	lsls	r1, r3, #31
 8006846:	d5d7      	bpl.n	80067f8 <_printf_float+0x23c>
 8006848:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800684c:	4631      	mov	r1, r6
 800684e:	4628      	mov	r0, r5
 8006850:	47b8      	blx	r7
 8006852:	3001      	adds	r0, #1
 8006854:	f43f af0d 	beq.w	8006672 <_printf_float+0xb6>
 8006858:	f04f 0a00 	mov.w	sl, #0
 800685c:	f104 0b1a 	add.w	fp, r4, #26
 8006860:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006862:	425b      	negs	r3, r3
 8006864:	4553      	cmp	r3, sl
 8006866:	dc01      	bgt.n	800686c <_printf_float+0x2b0>
 8006868:	464b      	mov	r3, r9
 800686a:	e793      	b.n	8006794 <_printf_float+0x1d8>
 800686c:	2301      	movs	r3, #1
 800686e:	465a      	mov	r2, fp
 8006870:	4631      	mov	r1, r6
 8006872:	4628      	mov	r0, r5
 8006874:	47b8      	blx	r7
 8006876:	3001      	adds	r0, #1
 8006878:	f43f aefb 	beq.w	8006672 <_printf_float+0xb6>
 800687c:	f10a 0a01 	add.w	sl, sl, #1
 8006880:	e7ee      	b.n	8006860 <_printf_float+0x2a4>
 8006882:	bf00      	nop
 8006884:	7fefffff 	.word	0x7fefffff
 8006888:	0800b950 	.word	0x0800b950
 800688c:	0800b94c 	.word	0x0800b94c
 8006890:	0800b958 	.word	0x0800b958
 8006894:	0800b954 	.word	0x0800b954
 8006898:	0800ba92 	.word	0x0800ba92
 800689c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800689e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80068a2:	4553      	cmp	r3, sl
 80068a4:	bfa8      	it	ge
 80068a6:	4653      	movge	r3, sl
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	4699      	mov	r9, r3
 80068ac:	dc36      	bgt.n	800691c <_printf_float+0x360>
 80068ae:	f04f 0b00 	mov.w	fp, #0
 80068b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068b6:	f104 021a 	add.w	r2, r4, #26
 80068ba:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80068bc:	9306      	str	r3, [sp, #24]
 80068be:	eba3 0309 	sub.w	r3, r3, r9
 80068c2:	455b      	cmp	r3, fp
 80068c4:	dc31      	bgt.n	800692a <_printf_float+0x36e>
 80068c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068c8:	459a      	cmp	sl, r3
 80068ca:	dc3a      	bgt.n	8006942 <_printf_float+0x386>
 80068cc:	6823      	ldr	r3, [r4, #0]
 80068ce:	07da      	lsls	r2, r3, #31
 80068d0:	d437      	bmi.n	8006942 <_printf_float+0x386>
 80068d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068d4:	ebaa 0903 	sub.w	r9, sl, r3
 80068d8:	9b06      	ldr	r3, [sp, #24]
 80068da:	ebaa 0303 	sub.w	r3, sl, r3
 80068de:	4599      	cmp	r9, r3
 80068e0:	bfa8      	it	ge
 80068e2:	4699      	movge	r9, r3
 80068e4:	f1b9 0f00 	cmp.w	r9, #0
 80068e8:	dc33      	bgt.n	8006952 <_printf_float+0x396>
 80068ea:	f04f 0800 	mov.w	r8, #0
 80068ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068f2:	f104 0b1a 	add.w	fp, r4, #26
 80068f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068f8:	ebaa 0303 	sub.w	r3, sl, r3
 80068fc:	eba3 0309 	sub.w	r3, r3, r9
 8006900:	4543      	cmp	r3, r8
 8006902:	f77f af79 	ble.w	80067f8 <_printf_float+0x23c>
 8006906:	2301      	movs	r3, #1
 8006908:	465a      	mov	r2, fp
 800690a:	4631      	mov	r1, r6
 800690c:	4628      	mov	r0, r5
 800690e:	47b8      	blx	r7
 8006910:	3001      	adds	r0, #1
 8006912:	f43f aeae 	beq.w	8006672 <_printf_float+0xb6>
 8006916:	f108 0801 	add.w	r8, r8, #1
 800691a:	e7ec      	b.n	80068f6 <_printf_float+0x33a>
 800691c:	4642      	mov	r2, r8
 800691e:	4631      	mov	r1, r6
 8006920:	4628      	mov	r0, r5
 8006922:	47b8      	blx	r7
 8006924:	3001      	adds	r0, #1
 8006926:	d1c2      	bne.n	80068ae <_printf_float+0x2f2>
 8006928:	e6a3      	b.n	8006672 <_printf_float+0xb6>
 800692a:	2301      	movs	r3, #1
 800692c:	4631      	mov	r1, r6
 800692e:	4628      	mov	r0, r5
 8006930:	9206      	str	r2, [sp, #24]
 8006932:	47b8      	blx	r7
 8006934:	3001      	adds	r0, #1
 8006936:	f43f ae9c 	beq.w	8006672 <_printf_float+0xb6>
 800693a:	9a06      	ldr	r2, [sp, #24]
 800693c:	f10b 0b01 	add.w	fp, fp, #1
 8006940:	e7bb      	b.n	80068ba <_printf_float+0x2fe>
 8006942:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006946:	4631      	mov	r1, r6
 8006948:	4628      	mov	r0, r5
 800694a:	47b8      	blx	r7
 800694c:	3001      	adds	r0, #1
 800694e:	d1c0      	bne.n	80068d2 <_printf_float+0x316>
 8006950:	e68f      	b.n	8006672 <_printf_float+0xb6>
 8006952:	9a06      	ldr	r2, [sp, #24]
 8006954:	464b      	mov	r3, r9
 8006956:	4442      	add	r2, r8
 8006958:	4631      	mov	r1, r6
 800695a:	4628      	mov	r0, r5
 800695c:	47b8      	blx	r7
 800695e:	3001      	adds	r0, #1
 8006960:	d1c3      	bne.n	80068ea <_printf_float+0x32e>
 8006962:	e686      	b.n	8006672 <_printf_float+0xb6>
 8006964:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006968:	f1ba 0f01 	cmp.w	sl, #1
 800696c:	dc01      	bgt.n	8006972 <_printf_float+0x3b6>
 800696e:	07db      	lsls	r3, r3, #31
 8006970:	d536      	bpl.n	80069e0 <_printf_float+0x424>
 8006972:	2301      	movs	r3, #1
 8006974:	4642      	mov	r2, r8
 8006976:	4631      	mov	r1, r6
 8006978:	4628      	mov	r0, r5
 800697a:	47b8      	blx	r7
 800697c:	3001      	adds	r0, #1
 800697e:	f43f ae78 	beq.w	8006672 <_printf_float+0xb6>
 8006982:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006986:	4631      	mov	r1, r6
 8006988:	4628      	mov	r0, r5
 800698a:	47b8      	blx	r7
 800698c:	3001      	adds	r0, #1
 800698e:	f43f ae70 	beq.w	8006672 <_printf_float+0xb6>
 8006992:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006996:	2200      	movs	r2, #0
 8006998:	2300      	movs	r3, #0
 800699a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800699e:	f7fa f8b3 	bl	8000b08 <__aeabi_dcmpeq>
 80069a2:	b9c0      	cbnz	r0, 80069d6 <_printf_float+0x41a>
 80069a4:	4653      	mov	r3, sl
 80069a6:	f108 0201 	add.w	r2, r8, #1
 80069aa:	4631      	mov	r1, r6
 80069ac:	4628      	mov	r0, r5
 80069ae:	47b8      	blx	r7
 80069b0:	3001      	adds	r0, #1
 80069b2:	d10c      	bne.n	80069ce <_printf_float+0x412>
 80069b4:	e65d      	b.n	8006672 <_printf_float+0xb6>
 80069b6:	2301      	movs	r3, #1
 80069b8:	465a      	mov	r2, fp
 80069ba:	4631      	mov	r1, r6
 80069bc:	4628      	mov	r0, r5
 80069be:	47b8      	blx	r7
 80069c0:	3001      	adds	r0, #1
 80069c2:	f43f ae56 	beq.w	8006672 <_printf_float+0xb6>
 80069c6:	f108 0801 	add.w	r8, r8, #1
 80069ca:	45d0      	cmp	r8, sl
 80069cc:	dbf3      	blt.n	80069b6 <_printf_float+0x3fa>
 80069ce:	464b      	mov	r3, r9
 80069d0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80069d4:	e6df      	b.n	8006796 <_printf_float+0x1da>
 80069d6:	f04f 0800 	mov.w	r8, #0
 80069da:	f104 0b1a 	add.w	fp, r4, #26
 80069de:	e7f4      	b.n	80069ca <_printf_float+0x40e>
 80069e0:	2301      	movs	r3, #1
 80069e2:	4642      	mov	r2, r8
 80069e4:	e7e1      	b.n	80069aa <_printf_float+0x3ee>
 80069e6:	2301      	movs	r3, #1
 80069e8:	464a      	mov	r2, r9
 80069ea:	4631      	mov	r1, r6
 80069ec:	4628      	mov	r0, r5
 80069ee:	47b8      	blx	r7
 80069f0:	3001      	adds	r0, #1
 80069f2:	f43f ae3e 	beq.w	8006672 <_printf_float+0xb6>
 80069f6:	f108 0801 	add.w	r8, r8, #1
 80069fa:	68e3      	ldr	r3, [r4, #12]
 80069fc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80069fe:	1a5b      	subs	r3, r3, r1
 8006a00:	4543      	cmp	r3, r8
 8006a02:	dcf0      	bgt.n	80069e6 <_printf_float+0x42a>
 8006a04:	e6fc      	b.n	8006800 <_printf_float+0x244>
 8006a06:	f04f 0800 	mov.w	r8, #0
 8006a0a:	f104 0919 	add.w	r9, r4, #25
 8006a0e:	e7f4      	b.n	80069fa <_printf_float+0x43e>

08006a10 <_printf_common>:
 8006a10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a14:	4616      	mov	r6, r2
 8006a16:	4698      	mov	r8, r3
 8006a18:	688a      	ldr	r2, [r1, #8]
 8006a1a:	690b      	ldr	r3, [r1, #16]
 8006a1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006a20:	4293      	cmp	r3, r2
 8006a22:	bfb8      	it	lt
 8006a24:	4613      	movlt	r3, r2
 8006a26:	6033      	str	r3, [r6, #0]
 8006a28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006a2c:	4607      	mov	r7, r0
 8006a2e:	460c      	mov	r4, r1
 8006a30:	b10a      	cbz	r2, 8006a36 <_printf_common+0x26>
 8006a32:	3301      	adds	r3, #1
 8006a34:	6033      	str	r3, [r6, #0]
 8006a36:	6823      	ldr	r3, [r4, #0]
 8006a38:	0699      	lsls	r1, r3, #26
 8006a3a:	bf42      	ittt	mi
 8006a3c:	6833      	ldrmi	r3, [r6, #0]
 8006a3e:	3302      	addmi	r3, #2
 8006a40:	6033      	strmi	r3, [r6, #0]
 8006a42:	6825      	ldr	r5, [r4, #0]
 8006a44:	f015 0506 	ands.w	r5, r5, #6
 8006a48:	d106      	bne.n	8006a58 <_printf_common+0x48>
 8006a4a:	f104 0a19 	add.w	sl, r4, #25
 8006a4e:	68e3      	ldr	r3, [r4, #12]
 8006a50:	6832      	ldr	r2, [r6, #0]
 8006a52:	1a9b      	subs	r3, r3, r2
 8006a54:	42ab      	cmp	r3, r5
 8006a56:	dc26      	bgt.n	8006aa6 <_printf_common+0x96>
 8006a58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a5c:	6822      	ldr	r2, [r4, #0]
 8006a5e:	3b00      	subs	r3, #0
 8006a60:	bf18      	it	ne
 8006a62:	2301      	movne	r3, #1
 8006a64:	0692      	lsls	r2, r2, #26
 8006a66:	d42b      	bmi.n	8006ac0 <_printf_common+0xb0>
 8006a68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a6c:	4641      	mov	r1, r8
 8006a6e:	4638      	mov	r0, r7
 8006a70:	47c8      	blx	r9
 8006a72:	3001      	adds	r0, #1
 8006a74:	d01e      	beq.n	8006ab4 <_printf_common+0xa4>
 8006a76:	6823      	ldr	r3, [r4, #0]
 8006a78:	6922      	ldr	r2, [r4, #16]
 8006a7a:	f003 0306 	and.w	r3, r3, #6
 8006a7e:	2b04      	cmp	r3, #4
 8006a80:	bf02      	ittt	eq
 8006a82:	68e5      	ldreq	r5, [r4, #12]
 8006a84:	6833      	ldreq	r3, [r6, #0]
 8006a86:	1aed      	subeq	r5, r5, r3
 8006a88:	68a3      	ldr	r3, [r4, #8]
 8006a8a:	bf0c      	ite	eq
 8006a8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a90:	2500      	movne	r5, #0
 8006a92:	4293      	cmp	r3, r2
 8006a94:	bfc4      	itt	gt
 8006a96:	1a9b      	subgt	r3, r3, r2
 8006a98:	18ed      	addgt	r5, r5, r3
 8006a9a:	2600      	movs	r6, #0
 8006a9c:	341a      	adds	r4, #26
 8006a9e:	42b5      	cmp	r5, r6
 8006aa0:	d11a      	bne.n	8006ad8 <_printf_common+0xc8>
 8006aa2:	2000      	movs	r0, #0
 8006aa4:	e008      	b.n	8006ab8 <_printf_common+0xa8>
 8006aa6:	2301      	movs	r3, #1
 8006aa8:	4652      	mov	r2, sl
 8006aaa:	4641      	mov	r1, r8
 8006aac:	4638      	mov	r0, r7
 8006aae:	47c8      	blx	r9
 8006ab0:	3001      	adds	r0, #1
 8006ab2:	d103      	bne.n	8006abc <_printf_common+0xac>
 8006ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ab8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006abc:	3501      	adds	r5, #1
 8006abe:	e7c6      	b.n	8006a4e <_printf_common+0x3e>
 8006ac0:	18e1      	adds	r1, r4, r3
 8006ac2:	1c5a      	adds	r2, r3, #1
 8006ac4:	2030      	movs	r0, #48	@ 0x30
 8006ac6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006aca:	4422      	add	r2, r4
 8006acc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006ad0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ad4:	3302      	adds	r3, #2
 8006ad6:	e7c7      	b.n	8006a68 <_printf_common+0x58>
 8006ad8:	2301      	movs	r3, #1
 8006ada:	4622      	mov	r2, r4
 8006adc:	4641      	mov	r1, r8
 8006ade:	4638      	mov	r0, r7
 8006ae0:	47c8      	blx	r9
 8006ae2:	3001      	adds	r0, #1
 8006ae4:	d0e6      	beq.n	8006ab4 <_printf_common+0xa4>
 8006ae6:	3601      	adds	r6, #1
 8006ae8:	e7d9      	b.n	8006a9e <_printf_common+0x8e>
	...

08006aec <_printf_i>:
 8006aec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006af0:	7e0f      	ldrb	r7, [r1, #24]
 8006af2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006af4:	2f78      	cmp	r7, #120	@ 0x78
 8006af6:	4691      	mov	r9, r2
 8006af8:	4680      	mov	r8, r0
 8006afa:	460c      	mov	r4, r1
 8006afc:	469a      	mov	sl, r3
 8006afe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006b02:	d807      	bhi.n	8006b14 <_printf_i+0x28>
 8006b04:	2f62      	cmp	r7, #98	@ 0x62
 8006b06:	d80a      	bhi.n	8006b1e <_printf_i+0x32>
 8006b08:	2f00      	cmp	r7, #0
 8006b0a:	f000 80d1 	beq.w	8006cb0 <_printf_i+0x1c4>
 8006b0e:	2f58      	cmp	r7, #88	@ 0x58
 8006b10:	f000 80b8 	beq.w	8006c84 <_printf_i+0x198>
 8006b14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006b1c:	e03a      	b.n	8006b94 <_printf_i+0xa8>
 8006b1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006b22:	2b15      	cmp	r3, #21
 8006b24:	d8f6      	bhi.n	8006b14 <_printf_i+0x28>
 8006b26:	a101      	add	r1, pc, #4	@ (adr r1, 8006b2c <_printf_i+0x40>)
 8006b28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b2c:	08006b85 	.word	0x08006b85
 8006b30:	08006b99 	.word	0x08006b99
 8006b34:	08006b15 	.word	0x08006b15
 8006b38:	08006b15 	.word	0x08006b15
 8006b3c:	08006b15 	.word	0x08006b15
 8006b40:	08006b15 	.word	0x08006b15
 8006b44:	08006b99 	.word	0x08006b99
 8006b48:	08006b15 	.word	0x08006b15
 8006b4c:	08006b15 	.word	0x08006b15
 8006b50:	08006b15 	.word	0x08006b15
 8006b54:	08006b15 	.word	0x08006b15
 8006b58:	08006c97 	.word	0x08006c97
 8006b5c:	08006bc3 	.word	0x08006bc3
 8006b60:	08006c51 	.word	0x08006c51
 8006b64:	08006b15 	.word	0x08006b15
 8006b68:	08006b15 	.word	0x08006b15
 8006b6c:	08006cb9 	.word	0x08006cb9
 8006b70:	08006b15 	.word	0x08006b15
 8006b74:	08006bc3 	.word	0x08006bc3
 8006b78:	08006b15 	.word	0x08006b15
 8006b7c:	08006b15 	.word	0x08006b15
 8006b80:	08006c59 	.word	0x08006c59
 8006b84:	6833      	ldr	r3, [r6, #0]
 8006b86:	1d1a      	adds	r2, r3, #4
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	6032      	str	r2, [r6, #0]
 8006b8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b94:	2301      	movs	r3, #1
 8006b96:	e09c      	b.n	8006cd2 <_printf_i+0x1e6>
 8006b98:	6833      	ldr	r3, [r6, #0]
 8006b9a:	6820      	ldr	r0, [r4, #0]
 8006b9c:	1d19      	adds	r1, r3, #4
 8006b9e:	6031      	str	r1, [r6, #0]
 8006ba0:	0606      	lsls	r6, r0, #24
 8006ba2:	d501      	bpl.n	8006ba8 <_printf_i+0xbc>
 8006ba4:	681d      	ldr	r5, [r3, #0]
 8006ba6:	e003      	b.n	8006bb0 <_printf_i+0xc4>
 8006ba8:	0645      	lsls	r5, r0, #25
 8006baa:	d5fb      	bpl.n	8006ba4 <_printf_i+0xb8>
 8006bac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006bb0:	2d00      	cmp	r5, #0
 8006bb2:	da03      	bge.n	8006bbc <_printf_i+0xd0>
 8006bb4:	232d      	movs	r3, #45	@ 0x2d
 8006bb6:	426d      	negs	r5, r5
 8006bb8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bbc:	4858      	ldr	r0, [pc, #352]	@ (8006d20 <_printf_i+0x234>)
 8006bbe:	230a      	movs	r3, #10
 8006bc0:	e011      	b.n	8006be6 <_printf_i+0xfa>
 8006bc2:	6821      	ldr	r1, [r4, #0]
 8006bc4:	6833      	ldr	r3, [r6, #0]
 8006bc6:	0608      	lsls	r0, r1, #24
 8006bc8:	f853 5b04 	ldr.w	r5, [r3], #4
 8006bcc:	d402      	bmi.n	8006bd4 <_printf_i+0xe8>
 8006bce:	0649      	lsls	r1, r1, #25
 8006bd0:	bf48      	it	mi
 8006bd2:	b2ad      	uxthmi	r5, r5
 8006bd4:	2f6f      	cmp	r7, #111	@ 0x6f
 8006bd6:	4852      	ldr	r0, [pc, #328]	@ (8006d20 <_printf_i+0x234>)
 8006bd8:	6033      	str	r3, [r6, #0]
 8006bda:	bf14      	ite	ne
 8006bdc:	230a      	movne	r3, #10
 8006bde:	2308      	moveq	r3, #8
 8006be0:	2100      	movs	r1, #0
 8006be2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006be6:	6866      	ldr	r6, [r4, #4]
 8006be8:	60a6      	str	r6, [r4, #8]
 8006bea:	2e00      	cmp	r6, #0
 8006bec:	db05      	blt.n	8006bfa <_printf_i+0x10e>
 8006bee:	6821      	ldr	r1, [r4, #0]
 8006bf0:	432e      	orrs	r6, r5
 8006bf2:	f021 0104 	bic.w	r1, r1, #4
 8006bf6:	6021      	str	r1, [r4, #0]
 8006bf8:	d04b      	beq.n	8006c92 <_printf_i+0x1a6>
 8006bfa:	4616      	mov	r6, r2
 8006bfc:	fbb5 f1f3 	udiv	r1, r5, r3
 8006c00:	fb03 5711 	mls	r7, r3, r1, r5
 8006c04:	5dc7      	ldrb	r7, [r0, r7]
 8006c06:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006c0a:	462f      	mov	r7, r5
 8006c0c:	42bb      	cmp	r3, r7
 8006c0e:	460d      	mov	r5, r1
 8006c10:	d9f4      	bls.n	8006bfc <_printf_i+0x110>
 8006c12:	2b08      	cmp	r3, #8
 8006c14:	d10b      	bne.n	8006c2e <_printf_i+0x142>
 8006c16:	6823      	ldr	r3, [r4, #0]
 8006c18:	07df      	lsls	r7, r3, #31
 8006c1a:	d508      	bpl.n	8006c2e <_printf_i+0x142>
 8006c1c:	6923      	ldr	r3, [r4, #16]
 8006c1e:	6861      	ldr	r1, [r4, #4]
 8006c20:	4299      	cmp	r1, r3
 8006c22:	bfde      	ittt	le
 8006c24:	2330      	movle	r3, #48	@ 0x30
 8006c26:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c2a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c2e:	1b92      	subs	r2, r2, r6
 8006c30:	6122      	str	r2, [r4, #16]
 8006c32:	f8cd a000 	str.w	sl, [sp]
 8006c36:	464b      	mov	r3, r9
 8006c38:	aa03      	add	r2, sp, #12
 8006c3a:	4621      	mov	r1, r4
 8006c3c:	4640      	mov	r0, r8
 8006c3e:	f7ff fee7 	bl	8006a10 <_printf_common>
 8006c42:	3001      	adds	r0, #1
 8006c44:	d14a      	bne.n	8006cdc <_printf_i+0x1f0>
 8006c46:	f04f 30ff 	mov.w	r0, #4294967295
 8006c4a:	b004      	add	sp, #16
 8006c4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c50:	6823      	ldr	r3, [r4, #0]
 8006c52:	f043 0320 	orr.w	r3, r3, #32
 8006c56:	6023      	str	r3, [r4, #0]
 8006c58:	4832      	ldr	r0, [pc, #200]	@ (8006d24 <_printf_i+0x238>)
 8006c5a:	2778      	movs	r7, #120	@ 0x78
 8006c5c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c60:	6823      	ldr	r3, [r4, #0]
 8006c62:	6831      	ldr	r1, [r6, #0]
 8006c64:	061f      	lsls	r7, r3, #24
 8006c66:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c6a:	d402      	bmi.n	8006c72 <_printf_i+0x186>
 8006c6c:	065f      	lsls	r7, r3, #25
 8006c6e:	bf48      	it	mi
 8006c70:	b2ad      	uxthmi	r5, r5
 8006c72:	6031      	str	r1, [r6, #0]
 8006c74:	07d9      	lsls	r1, r3, #31
 8006c76:	bf44      	itt	mi
 8006c78:	f043 0320 	orrmi.w	r3, r3, #32
 8006c7c:	6023      	strmi	r3, [r4, #0]
 8006c7e:	b11d      	cbz	r5, 8006c88 <_printf_i+0x19c>
 8006c80:	2310      	movs	r3, #16
 8006c82:	e7ad      	b.n	8006be0 <_printf_i+0xf4>
 8006c84:	4826      	ldr	r0, [pc, #152]	@ (8006d20 <_printf_i+0x234>)
 8006c86:	e7e9      	b.n	8006c5c <_printf_i+0x170>
 8006c88:	6823      	ldr	r3, [r4, #0]
 8006c8a:	f023 0320 	bic.w	r3, r3, #32
 8006c8e:	6023      	str	r3, [r4, #0]
 8006c90:	e7f6      	b.n	8006c80 <_printf_i+0x194>
 8006c92:	4616      	mov	r6, r2
 8006c94:	e7bd      	b.n	8006c12 <_printf_i+0x126>
 8006c96:	6833      	ldr	r3, [r6, #0]
 8006c98:	6825      	ldr	r5, [r4, #0]
 8006c9a:	6961      	ldr	r1, [r4, #20]
 8006c9c:	1d18      	adds	r0, r3, #4
 8006c9e:	6030      	str	r0, [r6, #0]
 8006ca0:	062e      	lsls	r6, r5, #24
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	d501      	bpl.n	8006caa <_printf_i+0x1be>
 8006ca6:	6019      	str	r1, [r3, #0]
 8006ca8:	e002      	b.n	8006cb0 <_printf_i+0x1c4>
 8006caa:	0668      	lsls	r0, r5, #25
 8006cac:	d5fb      	bpl.n	8006ca6 <_printf_i+0x1ba>
 8006cae:	8019      	strh	r1, [r3, #0]
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	6123      	str	r3, [r4, #16]
 8006cb4:	4616      	mov	r6, r2
 8006cb6:	e7bc      	b.n	8006c32 <_printf_i+0x146>
 8006cb8:	6833      	ldr	r3, [r6, #0]
 8006cba:	1d1a      	adds	r2, r3, #4
 8006cbc:	6032      	str	r2, [r6, #0]
 8006cbe:	681e      	ldr	r6, [r3, #0]
 8006cc0:	6862      	ldr	r2, [r4, #4]
 8006cc2:	2100      	movs	r1, #0
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	f7f9 faa3 	bl	8000210 <memchr>
 8006cca:	b108      	cbz	r0, 8006cd0 <_printf_i+0x1e4>
 8006ccc:	1b80      	subs	r0, r0, r6
 8006cce:	6060      	str	r0, [r4, #4]
 8006cd0:	6863      	ldr	r3, [r4, #4]
 8006cd2:	6123      	str	r3, [r4, #16]
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cda:	e7aa      	b.n	8006c32 <_printf_i+0x146>
 8006cdc:	6923      	ldr	r3, [r4, #16]
 8006cde:	4632      	mov	r2, r6
 8006ce0:	4649      	mov	r1, r9
 8006ce2:	4640      	mov	r0, r8
 8006ce4:	47d0      	blx	sl
 8006ce6:	3001      	adds	r0, #1
 8006ce8:	d0ad      	beq.n	8006c46 <_printf_i+0x15a>
 8006cea:	6823      	ldr	r3, [r4, #0]
 8006cec:	079b      	lsls	r3, r3, #30
 8006cee:	d413      	bmi.n	8006d18 <_printf_i+0x22c>
 8006cf0:	68e0      	ldr	r0, [r4, #12]
 8006cf2:	9b03      	ldr	r3, [sp, #12]
 8006cf4:	4298      	cmp	r0, r3
 8006cf6:	bfb8      	it	lt
 8006cf8:	4618      	movlt	r0, r3
 8006cfa:	e7a6      	b.n	8006c4a <_printf_i+0x15e>
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	4632      	mov	r2, r6
 8006d00:	4649      	mov	r1, r9
 8006d02:	4640      	mov	r0, r8
 8006d04:	47d0      	blx	sl
 8006d06:	3001      	adds	r0, #1
 8006d08:	d09d      	beq.n	8006c46 <_printf_i+0x15a>
 8006d0a:	3501      	adds	r5, #1
 8006d0c:	68e3      	ldr	r3, [r4, #12]
 8006d0e:	9903      	ldr	r1, [sp, #12]
 8006d10:	1a5b      	subs	r3, r3, r1
 8006d12:	42ab      	cmp	r3, r5
 8006d14:	dcf2      	bgt.n	8006cfc <_printf_i+0x210>
 8006d16:	e7eb      	b.n	8006cf0 <_printf_i+0x204>
 8006d18:	2500      	movs	r5, #0
 8006d1a:	f104 0619 	add.w	r6, r4, #25
 8006d1e:	e7f5      	b.n	8006d0c <_printf_i+0x220>
 8006d20:	0800b95c 	.word	0x0800b95c
 8006d24:	0800b96d 	.word	0x0800b96d

08006d28 <_scanf_float>:
 8006d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d2c:	b087      	sub	sp, #28
 8006d2e:	4691      	mov	r9, r2
 8006d30:	9303      	str	r3, [sp, #12]
 8006d32:	688b      	ldr	r3, [r1, #8]
 8006d34:	1e5a      	subs	r2, r3, #1
 8006d36:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8006d3a:	bf81      	itttt	hi
 8006d3c:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8006d40:	eb03 0b05 	addhi.w	fp, r3, r5
 8006d44:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8006d48:	608b      	strhi	r3, [r1, #8]
 8006d4a:	680b      	ldr	r3, [r1, #0]
 8006d4c:	460a      	mov	r2, r1
 8006d4e:	f04f 0500 	mov.w	r5, #0
 8006d52:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006d56:	f842 3b1c 	str.w	r3, [r2], #28
 8006d5a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006d5e:	4680      	mov	r8, r0
 8006d60:	460c      	mov	r4, r1
 8006d62:	bf98      	it	ls
 8006d64:	f04f 0b00 	movls.w	fp, #0
 8006d68:	9201      	str	r2, [sp, #4]
 8006d6a:	4616      	mov	r6, r2
 8006d6c:	46aa      	mov	sl, r5
 8006d6e:	462f      	mov	r7, r5
 8006d70:	9502      	str	r5, [sp, #8]
 8006d72:	68a2      	ldr	r2, [r4, #8]
 8006d74:	b15a      	cbz	r2, 8006d8e <_scanf_float+0x66>
 8006d76:	f8d9 3000 	ldr.w	r3, [r9]
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	2b4e      	cmp	r3, #78	@ 0x4e
 8006d7e:	d863      	bhi.n	8006e48 <_scanf_float+0x120>
 8006d80:	2b40      	cmp	r3, #64	@ 0x40
 8006d82:	d83b      	bhi.n	8006dfc <_scanf_float+0xd4>
 8006d84:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006d88:	b2c8      	uxtb	r0, r1
 8006d8a:	280e      	cmp	r0, #14
 8006d8c:	d939      	bls.n	8006e02 <_scanf_float+0xda>
 8006d8e:	b11f      	cbz	r7, 8006d98 <_scanf_float+0x70>
 8006d90:	6823      	ldr	r3, [r4, #0]
 8006d92:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006d96:	6023      	str	r3, [r4, #0]
 8006d98:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006d9c:	f1ba 0f01 	cmp.w	sl, #1
 8006da0:	f200 8114 	bhi.w	8006fcc <_scanf_float+0x2a4>
 8006da4:	9b01      	ldr	r3, [sp, #4]
 8006da6:	429e      	cmp	r6, r3
 8006da8:	f200 8105 	bhi.w	8006fb6 <_scanf_float+0x28e>
 8006dac:	2001      	movs	r0, #1
 8006dae:	b007      	add	sp, #28
 8006db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006db4:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006db8:	2a0d      	cmp	r2, #13
 8006dba:	d8e8      	bhi.n	8006d8e <_scanf_float+0x66>
 8006dbc:	a101      	add	r1, pc, #4	@ (adr r1, 8006dc4 <_scanf_float+0x9c>)
 8006dbe:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006dc2:	bf00      	nop
 8006dc4:	08006f0d 	.word	0x08006f0d
 8006dc8:	08006d8f 	.word	0x08006d8f
 8006dcc:	08006d8f 	.word	0x08006d8f
 8006dd0:	08006d8f 	.word	0x08006d8f
 8006dd4:	08006f69 	.word	0x08006f69
 8006dd8:	08006f43 	.word	0x08006f43
 8006ddc:	08006d8f 	.word	0x08006d8f
 8006de0:	08006d8f 	.word	0x08006d8f
 8006de4:	08006f1b 	.word	0x08006f1b
 8006de8:	08006d8f 	.word	0x08006d8f
 8006dec:	08006d8f 	.word	0x08006d8f
 8006df0:	08006d8f 	.word	0x08006d8f
 8006df4:	08006d8f 	.word	0x08006d8f
 8006df8:	08006ed7 	.word	0x08006ed7
 8006dfc:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8006e00:	e7da      	b.n	8006db8 <_scanf_float+0x90>
 8006e02:	290e      	cmp	r1, #14
 8006e04:	d8c3      	bhi.n	8006d8e <_scanf_float+0x66>
 8006e06:	a001      	add	r0, pc, #4	@ (adr r0, 8006e0c <_scanf_float+0xe4>)
 8006e08:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006e0c:	08006ec7 	.word	0x08006ec7
 8006e10:	08006d8f 	.word	0x08006d8f
 8006e14:	08006ec7 	.word	0x08006ec7
 8006e18:	08006f57 	.word	0x08006f57
 8006e1c:	08006d8f 	.word	0x08006d8f
 8006e20:	08006e69 	.word	0x08006e69
 8006e24:	08006ead 	.word	0x08006ead
 8006e28:	08006ead 	.word	0x08006ead
 8006e2c:	08006ead 	.word	0x08006ead
 8006e30:	08006ead 	.word	0x08006ead
 8006e34:	08006ead 	.word	0x08006ead
 8006e38:	08006ead 	.word	0x08006ead
 8006e3c:	08006ead 	.word	0x08006ead
 8006e40:	08006ead 	.word	0x08006ead
 8006e44:	08006ead 	.word	0x08006ead
 8006e48:	2b6e      	cmp	r3, #110	@ 0x6e
 8006e4a:	d809      	bhi.n	8006e60 <_scanf_float+0x138>
 8006e4c:	2b60      	cmp	r3, #96	@ 0x60
 8006e4e:	d8b1      	bhi.n	8006db4 <_scanf_float+0x8c>
 8006e50:	2b54      	cmp	r3, #84	@ 0x54
 8006e52:	d07b      	beq.n	8006f4c <_scanf_float+0x224>
 8006e54:	2b59      	cmp	r3, #89	@ 0x59
 8006e56:	d19a      	bne.n	8006d8e <_scanf_float+0x66>
 8006e58:	2d07      	cmp	r5, #7
 8006e5a:	d198      	bne.n	8006d8e <_scanf_float+0x66>
 8006e5c:	2508      	movs	r5, #8
 8006e5e:	e02f      	b.n	8006ec0 <_scanf_float+0x198>
 8006e60:	2b74      	cmp	r3, #116	@ 0x74
 8006e62:	d073      	beq.n	8006f4c <_scanf_float+0x224>
 8006e64:	2b79      	cmp	r3, #121	@ 0x79
 8006e66:	e7f6      	b.n	8006e56 <_scanf_float+0x12e>
 8006e68:	6821      	ldr	r1, [r4, #0]
 8006e6a:	05c8      	lsls	r0, r1, #23
 8006e6c:	d51e      	bpl.n	8006eac <_scanf_float+0x184>
 8006e6e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006e72:	6021      	str	r1, [r4, #0]
 8006e74:	3701      	adds	r7, #1
 8006e76:	f1bb 0f00 	cmp.w	fp, #0
 8006e7a:	d003      	beq.n	8006e84 <_scanf_float+0x15c>
 8006e7c:	3201      	adds	r2, #1
 8006e7e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e82:	60a2      	str	r2, [r4, #8]
 8006e84:	68a3      	ldr	r3, [r4, #8]
 8006e86:	3b01      	subs	r3, #1
 8006e88:	60a3      	str	r3, [r4, #8]
 8006e8a:	6923      	ldr	r3, [r4, #16]
 8006e8c:	3301      	adds	r3, #1
 8006e8e:	6123      	str	r3, [r4, #16]
 8006e90:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006e94:	3b01      	subs	r3, #1
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	f8c9 3004 	str.w	r3, [r9, #4]
 8006e9c:	f340 8082 	ble.w	8006fa4 <_scanf_float+0x27c>
 8006ea0:	f8d9 3000 	ldr.w	r3, [r9]
 8006ea4:	3301      	adds	r3, #1
 8006ea6:	f8c9 3000 	str.w	r3, [r9]
 8006eaa:	e762      	b.n	8006d72 <_scanf_float+0x4a>
 8006eac:	eb1a 0105 	adds.w	r1, sl, r5
 8006eb0:	f47f af6d 	bne.w	8006d8e <_scanf_float+0x66>
 8006eb4:	6822      	ldr	r2, [r4, #0]
 8006eb6:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006eba:	6022      	str	r2, [r4, #0]
 8006ebc:	460d      	mov	r5, r1
 8006ebe:	468a      	mov	sl, r1
 8006ec0:	f806 3b01 	strb.w	r3, [r6], #1
 8006ec4:	e7de      	b.n	8006e84 <_scanf_float+0x15c>
 8006ec6:	6822      	ldr	r2, [r4, #0]
 8006ec8:	0610      	lsls	r0, r2, #24
 8006eca:	f57f af60 	bpl.w	8006d8e <_scanf_float+0x66>
 8006ece:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ed2:	6022      	str	r2, [r4, #0]
 8006ed4:	e7f4      	b.n	8006ec0 <_scanf_float+0x198>
 8006ed6:	f1ba 0f00 	cmp.w	sl, #0
 8006eda:	d10c      	bne.n	8006ef6 <_scanf_float+0x1ce>
 8006edc:	b977      	cbnz	r7, 8006efc <_scanf_float+0x1d4>
 8006ede:	6822      	ldr	r2, [r4, #0]
 8006ee0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006ee4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006ee8:	d108      	bne.n	8006efc <_scanf_float+0x1d4>
 8006eea:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006eee:	6022      	str	r2, [r4, #0]
 8006ef0:	f04f 0a01 	mov.w	sl, #1
 8006ef4:	e7e4      	b.n	8006ec0 <_scanf_float+0x198>
 8006ef6:	f1ba 0f02 	cmp.w	sl, #2
 8006efa:	d050      	beq.n	8006f9e <_scanf_float+0x276>
 8006efc:	2d01      	cmp	r5, #1
 8006efe:	d002      	beq.n	8006f06 <_scanf_float+0x1de>
 8006f00:	2d04      	cmp	r5, #4
 8006f02:	f47f af44 	bne.w	8006d8e <_scanf_float+0x66>
 8006f06:	3501      	adds	r5, #1
 8006f08:	b2ed      	uxtb	r5, r5
 8006f0a:	e7d9      	b.n	8006ec0 <_scanf_float+0x198>
 8006f0c:	f1ba 0f01 	cmp.w	sl, #1
 8006f10:	f47f af3d 	bne.w	8006d8e <_scanf_float+0x66>
 8006f14:	f04f 0a02 	mov.w	sl, #2
 8006f18:	e7d2      	b.n	8006ec0 <_scanf_float+0x198>
 8006f1a:	b975      	cbnz	r5, 8006f3a <_scanf_float+0x212>
 8006f1c:	2f00      	cmp	r7, #0
 8006f1e:	f47f af37 	bne.w	8006d90 <_scanf_float+0x68>
 8006f22:	6822      	ldr	r2, [r4, #0]
 8006f24:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006f28:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006f2c:	f040 8103 	bne.w	8007136 <_scanf_float+0x40e>
 8006f30:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006f34:	6022      	str	r2, [r4, #0]
 8006f36:	2501      	movs	r5, #1
 8006f38:	e7c2      	b.n	8006ec0 <_scanf_float+0x198>
 8006f3a:	2d03      	cmp	r5, #3
 8006f3c:	d0e3      	beq.n	8006f06 <_scanf_float+0x1de>
 8006f3e:	2d05      	cmp	r5, #5
 8006f40:	e7df      	b.n	8006f02 <_scanf_float+0x1da>
 8006f42:	2d02      	cmp	r5, #2
 8006f44:	f47f af23 	bne.w	8006d8e <_scanf_float+0x66>
 8006f48:	2503      	movs	r5, #3
 8006f4a:	e7b9      	b.n	8006ec0 <_scanf_float+0x198>
 8006f4c:	2d06      	cmp	r5, #6
 8006f4e:	f47f af1e 	bne.w	8006d8e <_scanf_float+0x66>
 8006f52:	2507      	movs	r5, #7
 8006f54:	e7b4      	b.n	8006ec0 <_scanf_float+0x198>
 8006f56:	6822      	ldr	r2, [r4, #0]
 8006f58:	0591      	lsls	r1, r2, #22
 8006f5a:	f57f af18 	bpl.w	8006d8e <_scanf_float+0x66>
 8006f5e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006f62:	6022      	str	r2, [r4, #0]
 8006f64:	9702      	str	r7, [sp, #8]
 8006f66:	e7ab      	b.n	8006ec0 <_scanf_float+0x198>
 8006f68:	6822      	ldr	r2, [r4, #0]
 8006f6a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006f6e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006f72:	d005      	beq.n	8006f80 <_scanf_float+0x258>
 8006f74:	0550      	lsls	r0, r2, #21
 8006f76:	f57f af0a 	bpl.w	8006d8e <_scanf_float+0x66>
 8006f7a:	2f00      	cmp	r7, #0
 8006f7c:	f000 80db 	beq.w	8007136 <_scanf_float+0x40e>
 8006f80:	0591      	lsls	r1, r2, #22
 8006f82:	bf58      	it	pl
 8006f84:	9902      	ldrpl	r1, [sp, #8]
 8006f86:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006f8a:	bf58      	it	pl
 8006f8c:	1a79      	subpl	r1, r7, r1
 8006f8e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006f92:	bf58      	it	pl
 8006f94:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006f98:	6022      	str	r2, [r4, #0]
 8006f9a:	2700      	movs	r7, #0
 8006f9c:	e790      	b.n	8006ec0 <_scanf_float+0x198>
 8006f9e:	f04f 0a03 	mov.w	sl, #3
 8006fa2:	e78d      	b.n	8006ec0 <_scanf_float+0x198>
 8006fa4:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006fa8:	4649      	mov	r1, r9
 8006faa:	4640      	mov	r0, r8
 8006fac:	4798      	blx	r3
 8006fae:	2800      	cmp	r0, #0
 8006fb0:	f43f aedf 	beq.w	8006d72 <_scanf_float+0x4a>
 8006fb4:	e6eb      	b.n	8006d8e <_scanf_float+0x66>
 8006fb6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006fba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006fbe:	464a      	mov	r2, r9
 8006fc0:	4640      	mov	r0, r8
 8006fc2:	4798      	blx	r3
 8006fc4:	6923      	ldr	r3, [r4, #16]
 8006fc6:	3b01      	subs	r3, #1
 8006fc8:	6123      	str	r3, [r4, #16]
 8006fca:	e6eb      	b.n	8006da4 <_scanf_float+0x7c>
 8006fcc:	1e6b      	subs	r3, r5, #1
 8006fce:	2b06      	cmp	r3, #6
 8006fd0:	d824      	bhi.n	800701c <_scanf_float+0x2f4>
 8006fd2:	2d02      	cmp	r5, #2
 8006fd4:	d836      	bhi.n	8007044 <_scanf_float+0x31c>
 8006fd6:	9b01      	ldr	r3, [sp, #4]
 8006fd8:	429e      	cmp	r6, r3
 8006fda:	f67f aee7 	bls.w	8006dac <_scanf_float+0x84>
 8006fde:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006fe2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006fe6:	464a      	mov	r2, r9
 8006fe8:	4640      	mov	r0, r8
 8006fea:	4798      	blx	r3
 8006fec:	6923      	ldr	r3, [r4, #16]
 8006fee:	3b01      	subs	r3, #1
 8006ff0:	6123      	str	r3, [r4, #16]
 8006ff2:	e7f0      	b.n	8006fd6 <_scanf_float+0x2ae>
 8006ff4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ff8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006ffc:	464a      	mov	r2, r9
 8006ffe:	4640      	mov	r0, r8
 8007000:	4798      	blx	r3
 8007002:	6923      	ldr	r3, [r4, #16]
 8007004:	3b01      	subs	r3, #1
 8007006:	6123      	str	r3, [r4, #16]
 8007008:	f10a 3aff 	add.w	sl, sl, #4294967295
 800700c:	fa5f fa8a 	uxtb.w	sl, sl
 8007010:	f1ba 0f02 	cmp.w	sl, #2
 8007014:	d1ee      	bne.n	8006ff4 <_scanf_float+0x2cc>
 8007016:	3d03      	subs	r5, #3
 8007018:	b2ed      	uxtb	r5, r5
 800701a:	1b76      	subs	r6, r6, r5
 800701c:	6823      	ldr	r3, [r4, #0]
 800701e:	05da      	lsls	r2, r3, #23
 8007020:	d530      	bpl.n	8007084 <_scanf_float+0x35c>
 8007022:	055b      	lsls	r3, r3, #21
 8007024:	d511      	bpl.n	800704a <_scanf_float+0x322>
 8007026:	9b01      	ldr	r3, [sp, #4]
 8007028:	429e      	cmp	r6, r3
 800702a:	f67f aebf 	bls.w	8006dac <_scanf_float+0x84>
 800702e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007032:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007036:	464a      	mov	r2, r9
 8007038:	4640      	mov	r0, r8
 800703a:	4798      	blx	r3
 800703c:	6923      	ldr	r3, [r4, #16]
 800703e:	3b01      	subs	r3, #1
 8007040:	6123      	str	r3, [r4, #16]
 8007042:	e7f0      	b.n	8007026 <_scanf_float+0x2fe>
 8007044:	46aa      	mov	sl, r5
 8007046:	46b3      	mov	fp, r6
 8007048:	e7de      	b.n	8007008 <_scanf_float+0x2e0>
 800704a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800704e:	6923      	ldr	r3, [r4, #16]
 8007050:	2965      	cmp	r1, #101	@ 0x65
 8007052:	f103 33ff 	add.w	r3, r3, #4294967295
 8007056:	f106 35ff 	add.w	r5, r6, #4294967295
 800705a:	6123      	str	r3, [r4, #16]
 800705c:	d00c      	beq.n	8007078 <_scanf_float+0x350>
 800705e:	2945      	cmp	r1, #69	@ 0x45
 8007060:	d00a      	beq.n	8007078 <_scanf_float+0x350>
 8007062:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007066:	464a      	mov	r2, r9
 8007068:	4640      	mov	r0, r8
 800706a:	4798      	blx	r3
 800706c:	6923      	ldr	r3, [r4, #16]
 800706e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007072:	3b01      	subs	r3, #1
 8007074:	1eb5      	subs	r5, r6, #2
 8007076:	6123      	str	r3, [r4, #16]
 8007078:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800707c:	464a      	mov	r2, r9
 800707e:	4640      	mov	r0, r8
 8007080:	4798      	blx	r3
 8007082:	462e      	mov	r6, r5
 8007084:	6822      	ldr	r2, [r4, #0]
 8007086:	f012 0210 	ands.w	r2, r2, #16
 800708a:	d001      	beq.n	8007090 <_scanf_float+0x368>
 800708c:	2000      	movs	r0, #0
 800708e:	e68e      	b.n	8006dae <_scanf_float+0x86>
 8007090:	7032      	strb	r2, [r6, #0]
 8007092:	6823      	ldr	r3, [r4, #0]
 8007094:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007098:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800709c:	d125      	bne.n	80070ea <_scanf_float+0x3c2>
 800709e:	9b02      	ldr	r3, [sp, #8]
 80070a0:	429f      	cmp	r7, r3
 80070a2:	d00a      	beq.n	80070ba <_scanf_float+0x392>
 80070a4:	1bda      	subs	r2, r3, r7
 80070a6:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80070aa:	429e      	cmp	r6, r3
 80070ac:	bf28      	it	cs
 80070ae:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80070b2:	4922      	ldr	r1, [pc, #136]	@ (800713c <_scanf_float+0x414>)
 80070b4:	4630      	mov	r0, r6
 80070b6:	f000 f907 	bl	80072c8 <siprintf>
 80070ba:	9901      	ldr	r1, [sp, #4]
 80070bc:	2200      	movs	r2, #0
 80070be:	4640      	mov	r0, r8
 80070c0:	f002 fca2 	bl	8009a08 <_strtod_r>
 80070c4:	9b03      	ldr	r3, [sp, #12]
 80070c6:	6821      	ldr	r1, [r4, #0]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f011 0f02 	tst.w	r1, #2
 80070ce:	ec57 6b10 	vmov	r6, r7, d0
 80070d2:	f103 0204 	add.w	r2, r3, #4
 80070d6:	d015      	beq.n	8007104 <_scanf_float+0x3dc>
 80070d8:	9903      	ldr	r1, [sp, #12]
 80070da:	600a      	str	r2, [r1, #0]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	e9c3 6700 	strd	r6, r7, [r3]
 80070e2:	68e3      	ldr	r3, [r4, #12]
 80070e4:	3301      	adds	r3, #1
 80070e6:	60e3      	str	r3, [r4, #12]
 80070e8:	e7d0      	b.n	800708c <_scanf_float+0x364>
 80070ea:	9b04      	ldr	r3, [sp, #16]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d0e4      	beq.n	80070ba <_scanf_float+0x392>
 80070f0:	9905      	ldr	r1, [sp, #20]
 80070f2:	230a      	movs	r3, #10
 80070f4:	3101      	adds	r1, #1
 80070f6:	4640      	mov	r0, r8
 80070f8:	f002 fd06 	bl	8009b08 <_strtol_r>
 80070fc:	9b04      	ldr	r3, [sp, #16]
 80070fe:	9e05      	ldr	r6, [sp, #20]
 8007100:	1ac2      	subs	r2, r0, r3
 8007102:	e7d0      	b.n	80070a6 <_scanf_float+0x37e>
 8007104:	f011 0f04 	tst.w	r1, #4
 8007108:	9903      	ldr	r1, [sp, #12]
 800710a:	600a      	str	r2, [r1, #0]
 800710c:	d1e6      	bne.n	80070dc <_scanf_float+0x3b4>
 800710e:	681d      	ldr	r5, [r3, #0]
 8007110:	4632      	mov	r2, r6
 8007112:	463b      	mov	r3, r7
 8007114:	4630      	mov	r0, r6
 8007116:	4639      	mov	r1, r7
 8007118:	f7f9 fd28 	bl	8000b6c <__aeabi_dcmpun>
 800711c:	b128      	cbz	r0, 800712a <_scanf_float+0x402>
 800711e:	4808      	ldr	r0, [pc, #32]	@ (8007140 <_scanf_float+0x418>)
 8007120:	f000 fa66 	bl	80075f0 <nanf>
 8007124:	ed85 0a00 	vstr	s0, [r5]
 8007128:	e7db      	b.n	80070e2 <_scanf_float+0x3ba>
 800712a:	4630      	mov	r0, r6
 800712c:	4639      	mov	r1, r7
 800712e:	f7f9 fd7b 	bl	8000c28 <__aeabi_d2f>
 8007132:	6028      	str	r0, [r5, #0]
 8007134:	e7d5      	b.n	80070e2 <_scanf_float+0x3ba>
 8007136:	2700      	movs	r7, #0
 8007138:	e62e      	b.n	8006d98 <_scanf_float+0x70>
 800713a:	bf00      	nop
 800713c:	0800b97e 	.word	0x0800b97e
 8007140:	0800bada 	.word	0x0800bada

08007144 <std>:
 8007144:	2300      	movs	r3, #0
 8007146:	b510      	push	{r4, lr}
 8007148:	4604      	mov	r4, r0
 800714a:	e9c0 3300 	strd	r3, r3, [r0]
 800714e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007152:	6083      	str	r3, [r0, #8]
 8007154:	8181      	strh	r1, [r0, #12]
 8007156:	6643      	str	r3, [r0, #100]	@ 0x64
 8007158:	81c2      	strh	r2, [r0, #14]
 800715a:	6183      	str	r3, [r0, #24]
 800715c:	4619      	mov	r1, r3
 800715e:	2208      	movs	r2, #8
 8007160:	305c      	adds	r0, #92	@ 0x5c
 8007162:	f000 f991 	bl	8007488 <memset>
 8007166:	4b0d      	ldr	r3, [pc, #52]	@ (800719c <std+0x58>)
 8007168:	6263      	str	r3, [r4, #36]	@ 0x24
 800716a:	4b0d      	ldr	r3, [pc, #52]	@ (80071a0 <std+0x5c>)
 800716c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800716e:	4b0d      	ldr	r3, [pc, #52]	@ (80071a4 <std+0x60>)
 8007170:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007172:	4b0d      	ldr	r3, [pc, #52]	@ (80071a8 <std+0x64>)
 8007174:	6323      	str	r3, [r4, #48]	@ 0x30
 8007176:	4b0d      	ldr	r3, [pc, #52]	@ (80071ac <std+0x68>)
 8007178:	6224      	str	r4, [r4, #32]
 800717a:	429c      	cmp	r4, r3
 800717c:	d006      	beq.n	800718c <std+0x48>
 800717e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007182:	4294      	cmp	r4, r2
 8007184:	d002      	beq.n	800718c <std+0x48>
 8007186:	33d0      	adds	r3, #208	@ 0xd0
 8007188:	429c      	cmp	r4, r3
 800718a:	d105      	bne.n	8007198 <std+0x54>
 800718c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007190:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007194:	f000 ba1a 	b.w	80075cc <__retarget_lock_init_recursive>
 8007198:	bd10      	pop	{r4, pc}
 800719a:	bf00      	nop
 800719c:	08007365 	.word	0x08007365
 80071a0:	0800738b 	.word	0x0800738b
 80071a4:	080073c3 	.word	0x080073c3
 80071a8:	080073e7 	.word	0x080073e7
 80071ac:	200025a0 	.word	0x200025a0

080071b0 <stdio_exit_handler>:
 80071b0:	4a02      	ldr	r2, [pc, #8]	@ (80071bc <stdio_exit_handler+0xc>)
 80071b2:	4903      	ldr	r1, [pc, #12]	@ (80071c0 <stdio_exit_handler+0x10>)
 80071b4:	4803      	ldr	r0, [pc, #12]	@ (80071c4 <stdio_exit_handler+0x14>)
 80071b6:	f000 b869 	b.w	800728c <_fwalk_sglue>
 80071ba:	bf00      	nop
 80071bc:	20000018 	.word	0x20000018
 80071c0:	0800a501 	.word	0x0800a501
 80071c4:	20000028 	.word	0x20000028

080071c8 <cleanup_stdio>:
 80071c8:	6841      	ldr	r1, [r0, #4]
 80071ca:	4b0c      	ldr	r3, [pc, #48]	@ (80071fc <cleanup_stdio+0x34>)
 80071cc:	4299      	cmp	r1, r3
 80071ce:	b510      	push	{r4, lr}
 80071d0:	4604      	mov	r4, r0
 80071d2:	d001      	beq.n	80071d8 <cleanup_stdio+0x10>
 80071d4:	f003 f994 	bl	800a500 <_fflush_r>
 80071d8:	68a1      	ldr	r1, [r4, #8]
 80071da:	4b09      	ldr	r3, [pc, #36]	@ (8007200 <cleanup_stdio+0x38>)
 80071dc:	4299      	cmp	r1, r3
 80071de:	d002      	beq.n	80071e6 <cleanup_stdio+0x1e>
 80071e0:	4620      	mov	r0, r4
 80071e2:	f003 f98d 	bl	800a500 <_fflush_r>
 80071e6:	68e1      	ldr	r1, [r4, #12]
 80071e8:	4b06      	ldr	r3, [pc, #24]	@ (8007204 <cleanup_stdio+0x3c>)
 80071ea:	4299      	cmp	r1, r3
 80071ec:	d004      	beq.n	80071f8 <cleanup_stdio+0x30>
 80071ee:	4620      	mov	r0, r4
 80071f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071f4:	f003 b984 	b.w	800a500 <_fflush_r>
 80071f8:	bd10      	pop	{r4, pc}
 80071fa:	bf00      	nop
 80071fc:	200025a0 	.word	0x200025a0
 8007200:	20002608 	.word	0x20002608
 8007204:	20002670 	.word	0x20002670

08007208 <global_stdio_init.part.0>:
 8007208:	b510      	push	{r4, lr}
 800720a:	4b0b      	ldr	r3, [pc, #44]	@ (8007238 <global_stdio_init.part.0+0x30>)
 800720c:	4c0b      	ldr	r4, [pc, #44]	@ (800723c <global_stdio_init.part.0+0x34>)
 800720e:	4a0c      	ldr	r2, [pc, #48]	@ (8007240 <global_stdio_init.part.0+0x38>)
 8007210:	601a      	str	r2, [r3, #0]
 8007212:	4620      	mov	r0, r4
 8007214:	2200      	movs	r2, #0
 8007216:	2104      	movs	r1, #4
 8007218:	f7ff ff94 	bl	8007144 <std>
 800721c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007220:	2201      	movs	r2, #1
 8007222:	2109      	movs	r1, #9
 8007224:	f7ff ff8e 	bl	8007144 <std>
 8007228:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800722c:	2202      	movs	r2, #2
 800722e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007232:	2112      	movs	r1, #18
 8007234:	f7ff bf86 	b.w	8007144 <std>
 8007238:	200026d8 	.word	0x200026d8
 800723c:	200025a0 	.word	0x200025a0
 8007240:	080071b1 	.word	0x080071b1

08007244 <__sfp_lock_acquire>:
 8007244:	4801      	ldr	r0, [pc, #4]	@ (800724c <__sfp_lock_acquire+0x8>)
 8007246:	f000 b9c2 	b.w	80075ce <__retarget_lock_acquire_recursive>
 800724a:	bf00      	nop
 800724c:	200026e1 	.word	0x200026e1

08007250 <__sfp_lock_release>:
 8007250:	4801      	ldr	r0, [pc, #4]	@ (8007258 <__sfp_lock_release+0x8>)
 8007252:	f000 b9bd 	b.w	80075d0 <__retarget_lock_release_recursive>
 8007256:	bf00      	nop
 8007258:	200026e1 	.word	0x200026e1

0800725c <__sinit>:
 800725c:	b510      	push	{r4, lr}
 800725e:	4604      	mov	r4, r0
 8007260:	f7ff fff0 	bl	8007244 <__sfp_lock_acquire>
 8007264:	6a23      	ldr	r3, [r4, #32]
 8007266:	b11b      	cbz	r3, 8007270 <__sinit+0x14>
 8007268:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800726c:	f7ff bff0 	b.w	8007250 <__sfp_lock_release>
 8007270:	4b04      	ldr	r3, [pc, #16]	@ (8007284 <__sinit+0x28>)
 8007272:	6223      	str	r3, [r4, #32]
 8007274:	4b04      	ldr	r3, [pc, #16]	@ (8007288 <__sinit+0x2c>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d1f5      	bne.n	8007268 <__sinit+0xc>
 800727c:	f7ff ffc4 	bl	8007208 <global_stdio_init.part.0>
 8007280:	e7f2      	b.n	8007268 <__sinit+0xc>
 8007282:	bf00      	nop
 8007284:	080071c9 	.word	0x080071c9
 8007288:	200026d8 	.word	0x200026d8

0800728c <_fwalk_sglue>:
 800728c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007290:	4607      	mov	r7, r0
 8007292:	4688      	mov	r8, r1
 8007294:	4614      	mov	r4, r2
 8007296:	2600      	movs	r6, #0
 8007298:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800729c:	f1b9 0901 	subs.w	r9, r9, #1
 80072a0:	d505      	bpl.n	80072ae <_fwalk_sglue+0x22>
 80072a2:	6824      	ldr	r4, [r4, #0]
 80072a4:	2c00      	cmp	r4, #0
 80072a6:	d1f7      	bne.n	8007298 <_fwalk_sglue+0xc>
 80072a8:	4630      	mov	r0, r6
 80072aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072ae:	89ab      	ldrh	r3, [r5, #12]
 80072b0:	2b01      	cmp	r3, #1
 80072b2:	d907      	bls.n	80072c4 <_fwalk_sglue+0x38>
 80072b4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80072b8:	3301      	adds	r3, #1
 80072ba:	d003      	beq.n	80072c4 <_fwalk_sglue+0x38>
 80072bc:	4629      	mov	r1, r5
 80072be:	4638      	mov	r0, r7
 80072c0:	47c0      	blx	r8
 80072c2:	4306      	orrs	r6, r0
 80072c4:	3568      	adds	r5, #104	@ 0x68
 80072c6:	e7e9      	b.n	800729c <_fwalk_sglue+0x10>

080072c8 <siprintf>:
 80072c8:	b40e      	push	{r1, r2, r3}
 80072ca:	b510      	push	{r4, lr}
 80072cc:	b09d      	sub	sp, #116	@ 0x74
 80072ce:	ab1f      	add	r3, sp, #124	@ 0x7c
 80072d0:	9002      	str	r0, [sp, #8]
 80072d2:	9006      	str	r0, [sp, #24]
 80072d4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80072d8:	480a      	ldr	r0, [pc, #40]	@ (8007304 <siprintf+0x3c>)
 80072da:	9107      	str	r1, [sp, #28]
 80072dc:	9104      	str	r1, [sp, #16]
 80072de:	490a      	ldr	r1, [pc, #40]	@ (8007308 <siprintf+0x40>)
 80072e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80072e4:	9105      	str	r1, [sp, #20]
 80072e6:	2400      	movs	r4, #0
 80072e8:	a902      	add	r1, sp, #8
 80072ea:	6800      	ldr	r0, [r0, #0]
 80072ec:	9301      	str	r3, [sp, #4]
 80072ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 80072f0:	f002 fc68 	bl	8009bc4 <_svfiprintf_r>
 80072f4:	9b02      	ldr	r3, [sp, #8]
 80072f6:	701c      	strb	r4, [r3, #0]
 80072f8:	b01d      	add	sp, #116	@ 0x74
 80072fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80072fe:	b003      	add	sp, #12
 8007300:	4770      	bx	lr
 8007302:	bf00      	nop
 8007304:	20000024 	.word	0x20000024
 8007308:	ffff0208 	.word	0xffff0208

0800730c <siscanf>:
 800730c:	b40e      	push	{r1, r2, r3}
 800730e:	b570      	push	{r4, r5, r6, lr}
 8007310:	b09d      	sub	sp, #116	@ 0x74
 8007312:	ac21      	add	r4, sp, #132	@ 0x84
 8007314:	2500      	movs	r5, #0
 8007316:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800731a:	f854 6b04 	ldr.w	r6, [r4], #4
 800731e:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007322:	951b      	str	r5, [sp, #108]	@ 0x6c
 8007324:	9002      	str	r0, [sp, #8]
 8007326:	9006      	str	r0, [sp, #24]
 8007328:	f7f8 ffc2 	bl	80002b0 <strlen>
 800732c:	4b0b      	ldr	r3, [pc, #44]	@ (800735c <siscanf+0x50>)
 800732e:	9003      	str	r0, [sp, #12]
 8007330:	9007      	str	r0, [sp, #28]
 8007332:	480b      	ldr	r0, [pc, #44]	@ (8007360 <siscanf+0x54>)
 8007334:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007336:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800733a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800733e:	4632      	mov	r2, r6
 8007340:	4623      	mov	r3, r4
 8007342:	a902      	add	r1, sp, #8
 8007344:	6800      	ldr	r0, [r0, #0]
 8007346:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007348:	9514      	str	r5, [sp, #80]	@ 0x50
 800734a:	9401      	str	r4, [sp, #4]
 800734c:	f002 fd90 	bl	8009e70 <__ssvfiscanf_r>
 8007350:	b01d      	add	sp, #116	@ 0x74
 8007352:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007356:	b003      	add	sp, #12
 8007358:	4770      	bx	lr
 800735a:	bf00      	nop
 800735c:	08007387 	.word	0x08007387
 8007360:	20000024 	.word	0x20000024

08007364 <__sread>:
 8007364:	b510      	push	{r4, lr}
 8007366:	460c      	mov	r4, r1
 8007368:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800736c:	f000 f8e0 	bl	8007530 <_read_r>
 8007370:	2800      	cmp	r0, #0
 8007372:	bfab      	itete	ge
 8007374:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007376:	89a3      	ldrhlt	r3, [r4, #12]
 8007378:	181b      	addge	r3, r3, r0
 800737a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800737e:	bfac      	ite	ge
 8007380:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007382:	81a3      	strhlt	r3, [r4, #12]
 8007384:	bd10      	pop	{r4, pc}

08007386 <__seofread>:
 8007386:	2000      	movs	r0, #0
 8007388:	4770      	bx	lr

0800738a <__swrite>:
 800738a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800738e:	461f      	mov	r7, r3
 8007390:	898b      	ldrh	r3, [r1, #12]
 8007392:	05db      	lsls	r3, r3, #23
 8007394:	4605      	mov	r5, r0
 8007396:	460c      	mov	r4, r1
 8007398:	4616      	mov	r6, r2
 800739a:	d505      	bpl.n	80073a8 <__swrite+0x1e>
 800739c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073a0:	2302      	movs	r3, #2
 80073a2:	2200      	movs	r2, #0
 80073a4:	f000 f8b2 	bl	800750c <_lseek_r>
 80073a8:	89a3      	ldrh	r3, [r4, #12]
 80073aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80073b2:	81a3      	strh	r3, [r4, #12]
 80073b4:	4632      	mov	r2, r6
 80073b6:	463b      	mov	r3, r7
 80073b8:	4628      	mov	r0, r5
 80073ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073be:	f000 b8c9 	b.w	8007554 <_write_r>

080073c2 <__sseek>:
 80073c2:	b510      	push	{r4, lr}
 80073c4:	460c      	mov	r4, r1
 80073c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073ca:	f000 f89f 	bl	800750c <_lseek_r>
 80073ce:	1c43      	adds	r3, r0, #1
 80073d0:	89a3      	ldrh	r3, [r4, #12]
 80073d2:	bf15      	itete	ne
 80073d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80073d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80073da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80073de:	81a3      	strheq	r3, [r4, #12]
 80073e0:	bf18      	it	ne
 80073e2:	81a3      	strhne	r3, [r4, #12]
 80073e4:	bd10      	pop	{r4, pc}

080073e6 <__sclose>:
 80073e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073ea:	f000 b87f 	b.w	80074ec <_close_r>

080073ee <_vsniprintf_r>:
 80073ee:	b530      	push	{r4, r5, lr}
 80073f0:	4614      	mov	r4, r2
 80073f2:	2c00      	cmp	r4, #0
 80073f4:	b09b      	sub	sp, #108	@ 0x6c
 80073f6:	4605      	mov	r5, r0
 80073f8:	461a      	mov	r2, r3
 80073fa:	da05      	bge.n	8007408 <_vsniprintf_r+0x1a>
 80073fc:	238b      	movs	r3, #139	@ 0x8b
 80073fe:	6003      	str	r3, [r0, #0]
 8007400:	f04f 30ff 	mov.w	r0, #4294967295
 8007404:	b01b      	add	sp, #108	@ 0x6c
 8007406:	bd30      	pop	{r4, r5, pc}
 8007408:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800740c:	f8ad 300c 	strh.w	r3, [sp, #12]
 8007410:	f04f 0300 	mov.w	r3, #0
 8007414:	9319      	str	r3, [sp, #100]	@ 0x64
 8007416:	bf14      	ite	ne
 8007418:	f104 33ff 	addne.w	r3, r4, #4294967295
 800741c:	4623      	moveq	r3, r4
 800741e:	9302      	str	r3, [sp, #8]
 8007420:	9305      	str	r3, [sp, #20]
 8007422:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007426:	9100      	str	r1, [sp, #0]
 8007428:	9104      	str	r1, [sp, #16]
 800742a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800742e:	4669      	mov	r1, sp
 8007430:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8007432:	f002 fbc7 	bl	8009bc4 <_svfiprintf_r>
 8007436:	1c43      	adds	r3, r0, #1
 8007438:	bfbc      	itt	lt
 800743a:	238b      	movlt	r3, #139	@ 0x8b
 800743c:	602b      	strlt	r3, [r5, #0]
 800743e:	2c00      	cmp	r4, #0
 8007440:	d0e0      	beq.n	8007404 <_vsniprintf_r+0x16>
 8007442:	9b00      	ldr	r3, [sp, #0]
 8007444:	2200      	movs	r2, #0
 8007446:	701a      	strb	r2, [r3, #0]
 8007448:	e7dc      	b.n	8007404 <_vsniprintf_r+0x16>
	...

0800744c <vsniprintf>:
 800744c:	b507      	push	{r0, r1, r2, lr}
 800744e:	9300      	str	r3, [sp, #0]
 8007450:	4613      	mov	r3, r2
 8007452:	460a      	mov	r2, r1
 8007454:	4601      	mov	r1, r0
 8007456:	4803      	ldr	r0, [pc, #12]	@ (8007464 <vsniprintf+0x18>)
 8007458:	6800      	ldr	r0, [r0, #0]
 800745a:	f7ff ffc8 	bl	80073ee <_vsniprintf_r>
 800745e:	b003      	add	sp, #12
 8007460:	f85d fb04 	ldr.w	pc, [sp], #4
 8007464:	20000024 	.word	0x20000024

08007468 <memcmp>:
 8007468:	b510      	push	{r4, lr}
 800746a:	3901      	subs	r1, #1
 800746c:	4402      	add	r2, r0
 800746e:	4290      	cmp	r0, r2
 8007470:	d101      	bne.n	8007476 <memcmp+0xe>
 8007472:	2000      	movs	r0, #0
 8007474:	e005      	b.n	8007482 <memcmp+0x1a>
 8007476:	7803      	ldrb	r3, [r0, #0]
 8007478:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800747c:	42a3      	cmp	r3, r4
 800747e:	d001      	beq.n	8007484 <memcmp+0x1c>
 8007480:	1b18      	subs	r0, r3, r4
 8007482:	bd10      	pop	{r4, pc}
 8007484:	3001      	adds	r0, #1
 8007486:	e7f2      	b.n	800746e <memcmp+0x6>

08007488 <memset>:
 8007488:	4402      	add	r2, r0
 800748a:	4603      	mov	r3, r0
 800748c:	4293      	cmp	r3, r2
 800748e:	d100      	bne.n	8007492 <memset+0xa>
 8007490:	4770      	bx	lr
 8007492:	f803 1b01 	strb.w	r1, [r3], #1
 8007496:	e7f9      	b.n	800748c <memset+0x4>

08007498 <strncmp>:
 8007498:	b510      	push	{r4, lr}
 800749a:	b16a      	cbz	r2, 80074b8 <strncmp+0x20>
 800749c:	3901      	subs	r1, #1
 800749e:	1884      	adds	r4, r0, r2
 80074a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074a4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d103      	bne.n	80074b4 <strncmp+0x1c>
 80074ac:	42a0      	cmp	r0, r4
 80074ae:	d001      	beq.n	80074b4 <strncmp+0x1c>
 80074b0:	2a00      	cmp	r2, #0
 80074b2:	d1f5      	bne.n	80074a0 <strncmp+0x8>
 80074b4:	1ad0      	subs	r0, r2, r3
 80074b6:	bd10      	pop	{r4, pc}
 80074b8:	4610      	mov	r0, r2
 80074ba:	e7fc      	b.n	80074b6 <strncmp+0x1e>

080074bc <strncpy>:
 80074bc:	b510      	push	{r4, lr}
 80074be:	3901      	subs	r1, #1
 80074c0:	4603      	mov	r3, r0
 80074c2:	b132      	cbz	r2, 80074d2 <strncpy+0x16>
 80074c4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80074c8:	f803 4b01 	strb.w	r4, [r3], #1
 80074cc:	3a01      	subs	r2, #1
 80074ce:	2c00      	cmp	r4, #0
 80074d0:	d1f7      	bne.n	80074c2 <strncpy+0x6>
 80074d2:	441a      	add	r2, r3
 80074d4:	2100      	movs	r1, #0
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d100      	bne.n	80074dc <strncpy+0x20>
 80074da:	bd10      	pop	{r4, pc}
 80074dc:	f803 1b01 	strb.w	r1, [r3], #1
 80074e0:	e7f9      	b.n	80074d6 <strncpy+0x1a>
	...

080074e4 <_localeconv_r>:
 80074e4:	4800      	ldr	r0, [pc, #0]	@ (80074e8 <_localeconv_r+0x4>)
 80074e6:	4770      	bx	lr
 80074e8:	20000164 	.word	0x20000164

080074ec <_close_r>:
 80074ec:	b538      	push	{r3, r4, r5, lr}
 80074ee:	4d06      	ldr	r5, [pc, #24]	@ (8007508 <_close_r+0x1c>)
 80074f0:	2300      	movs	r3, #0
 80074f2:	4604      	mov	r4, r0
 80074f4:	4608      	mov	r0, r1
 80074f6:	602b      	str	r3, [r5, #0]
 80074f8:	f7fb f9fc 	bl	80028f4 <_close>
 80074fc:	1c43      	adds	r3, r0, #1
 80074fe:	d102      	bne.n	8007506 <_close_r+0x1a>
 8007500:	682b      	ldr	r3, [r5, #0]
 8007502:	b103      	cbz	r3, 8007506 <_close_r+0x1a>
 8007504:	6023      	str	r3, [r4, #0]
 8007506:	bd38      	pop	{r3, r4, r5, pc}
 8007508:	200026dc 	.word	0x200026dc

0800750c <_lseek_r>:
 800750c:	b538      	push	{r3, r4, r5, lr}
 800750e:	4d07      	ldr	r5, [pc, #28]	@ (800752c <_lseek_r+0x20>)
 8007510:	4604      	mov	r4, r0
 8007512:	4608      	mov	r0, r1
 8007514:	4611      	mov	r1, r2
 8007516:	2200      	movs	r2, #0
 8007518:	602a      	str	r2, [r5, #0]
 800751a:	461a      	mov	r2, r3
 800751c:	f7fb fa11 	bl	8002942 <_lseek>
 8007520:	1c43      	adds	r3, r0, #1
 8007522:	d102      	bne.n	800752a <_lseek_r+0x1e>
 8007524:	682b      	ldr	r3, [r5, #0]
 8007526:	b103      	cbz	r3, 800752a <_lseek_r+0x1e>
 8007528:	6023      	str	r3, [r4, #0]
 800752a:	bd38      	pop	{r3, r4, r5, pc}
 800752c:	200026dc 	.word	0x200026dc

08007530 <_read_r>:
 8007530:	b538      	push	{r3, r4, r5, lr}
 8007532:	4d07      	ldr	r5, [pc, #28]	@ (8007550 <_read_r+0x20>)
 8007534:	4604      	mov	r4, r0
 8007536:	4608      	mov	r0, r1
 8007538:	4611      	mov	r1, r2
 800753a:	2200      	movs	r2, #0
 800753c:	602a      	str	r2, [r5, #0]
 800753e:	461a      	mov	r2, r3
 8007540:	f7fb f99f 	bl	8002882 <_read>
 8007544:	1c43      	adds	r3, r0, #1
 8007546:	d102      	bne.n	800754e <_read_r+0x1e>
 8007548:	682b      	ldr	r3, [r5, #0]
 800754a:	b103      	cbz	r3, 800754e <_read_r+0x1e>
 800754c:	6023      	str	r3, [r4, #0]
 800754e:	bd38      	pop	{r3, r4, r5, pc}
 8007550:	200026dc 	.word	0x200026dc

08007554 <_write_r>:
 8007554:	b538      	push	{r3, r4, r5, lr}
 8007556:	4d07      	ldr	r5, [pc, #28]	@ (8007574 <_write_r+0x20>)
 8007558:	4604      	mov	r4, r0
 800755a:	4608      	mov	r0, r1
 800755c:	4611      	mov	r1, r2
 800755e:	2200      	movs	r2, #0
 8007560:	602a      	str	r2, [r5, #0]
 8007562:	461a      	mov	r2, r3
 8007564:	f7fb f9aa 	bl	80028bc <_write>
 8007568:	1c43      	adds	r3, r0, #1
 800756a:	d102      	bne.n	8007572 <_write_r+0x1e>
 800756c:	682b      	ldr	r3, [r5, #0]
 800756e:	b103      	cbz	r3, 8007572 <_write_r+0x1e>
 8007570:	6023      	str	r3, [r4, #0]
 8007572:	bd38      	pop	{r3, r4, r5, pc}
 8007574:	200026dc 	.word	0x200026dc

08007578 <__errno>:
 8007578:	4b01      	ldr	r3, [pc, #4]	@ (8007580 <__errno+0x8>)
 800757a:	6818      	ldr	r0, [r3, #0]
 800757c:	4770      	bx	lr
 800757e:	bf00      	nop
 8007580:	20000024 	.word	0x20000024

08007584 <__libc_init_array>:
 8007584:	b570      	push	{r4, r5, r6, lr}
 8007586:	4d0d      	ldr	r5, [pc, #52]	@ (80075bc <__libc_init_array+0x38>)
 8007588:	4c0d      	ldr	r4, [pc, #52]	@ (80075c0 <__libc_init_array+0x3c>)
 800758a:	1b64      	subs	r4, r4, r5
 800758c:	10a4      	asrs	r4, r4, #2
 800758e:	2600      	movs	r6, #0
 8007590:	42a6      	cmp	r6, r4
 8007592:	d109      	bne.n	80075a8 <__libc_init_array+0x24>
 8007594:	4d0b      	ldr	r5, [pc, #44]	@ (80075c4 <__libc_init_array+0x40>)
 8007596:	4c0c      	ldr	r4, [pc, #48]	@ (80075c8 <__libc_init_array+0x44>)
 8007598:	f003 ff6a 	bl	800b470 <_init>
 800759c:	1b64      	subs	r4, r4, r5
 800759e:	10a4      	asrs	r4, r4, #2
 80075a0:	2600      	movs	r6, #0
 80075a2:	42a6      	cmp	r6, r4
 80075a4:	d105      	bne.n	80075b2 <__libc_init_array+0x2e>
 80075a6:	bd70      	pop	{r4, r5, r6, pc}
 80075a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80075ac:	4798      	blx	r3
 80075ae:	3601      	adds	r6, #1
 80075b0:	e7ee      	b.n	8007590 <__libc_init_array+0xc>
 80075b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80075b6:	4798      	blx	r3
 80075b8:	3601      	adds	r6, #1
 80075ba:	e7f2      	b.n	80075a2 <__libc_init_array+0x1e>
 80075bc:	0800bd94 	.word	0x0800bd94
 80075c0:	0800bd94 	.word	0x0800bd94
 80075c4:	0800bd94 	.word	0x0800bd94
 80075c8:	0800bd98 	.word	0x0800bd98

080075cc <__retarget_lock_init_recursive>:
 80075cc:	4770      	bx	lr

080075ce <__retarget_lock_acquire_recursive>:
 80075ce:	4770      	bx	lr

080075d0 <__retarget_lock_release_recursive>:
 80075d0:	4770      	bx	lr

080075d2 <memcpy>:
 80075d2:	440a      	add	r2, r1
 80075d4:	4291      	cmp	r1, r2
 80075d6:	f100 33ff 	add.w	r3, r0, #4294967295
 80075da:	d100      	bne.n	80075de <memcpy+0xc>
 80075dc:	4770      	bx	lr
 80075de:	b510      	push	{r4, lr}
 80075e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80075e4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80075e8:	4291      	cmp	r1, r2
 80075ea:	d1f9      	bne.n	80075e0 <memcpy+0xe>
 80075ec:	bd10      	pop	{r4, pc}
	...

080075f0 <nanf>:
 80075f0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80075f8 <nanf+0x8>
 80075f4:	4770      	bx	lr
 80075f6:	bf00      	nop
 80075f8:	7fc00000 	.word	0x7fc00000

080075fc <quorem>:
 80075fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007600:	6903      	ldr	r3, [r0, #16]
 8007602:	690c      	ldr	r4, [r1, #16]
 8007604:	42a3      	cmp	r3, r4
 8007606:	4607      	mov	r7, r0
 8007608:	db7e      	blt.n	8007708 <quorem+0x10c>
 800760a:	3c01      	subs	r4, #1
 800760c:	f101 0814 	add.w	r8, r1, #20
 8007610:	00a3      	lsls	r3, r4, #2
 8007612:	f100 0514 	add.w	r5, r0, #20
 8007616:	9300      	str	r3, [sp, #0]
 8007618:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800761c:	9301      	str	r3, [sp, #4]
 800761e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007622:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007626:	3301      	adds	r3, #1
 8007628:	429a      	cmp	r2, r3
 800762a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800762e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007632:	d32e      	bcc.n	8007692 <quorem+0x96>
 8007634:	f04f 0a00 	mov.w	sl, #0
 8007638:	46c4      	mov	ip, r8
 800763a:	46ae      	mov	lr, r5
 800763c:	46d3      	mov	fp, sl
 800763e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007642:	b298      	uxth	r0, r3
 8007644:	fb06 a000 	mla	r0, r6, r0, sl
 8007648:	0c02      	lsrs	r2, r0, #16
 800764a:	0c1b      	lsrs	r3, r3, #16
 800764c:	fb06 2303 	mla	r3, r6, r3, r2
 8007650:	f8de 2000 	ldr.w	r2, [lr]
 8007654:	b280      	uxth	r0, r0
 8007656:	b292      	uxth	r2, r2
 8007658:	1a12      	subs	r2, r2, r0
 800765a:	445a      	add	r2, fp
 800765c:	f8de 0000 	ldr.w	r0, [lr]
 8007660:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007664:	b29b      	uxth	r3, r3
 8007666:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800766a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800766e:	b292      	uxth	r2, r2
 8007670:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007674:	45e1      	cmp	r9, ip
 8007676:	f84e 2b04 	str.w	r2, [lr], #4
 800767a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800767e:	d2de      	bcs.n	800763e <quorem+0x42>
 8007680:	9b00      	ldr	r3, [sp, #0]
 8007682:	58eb      	ldr	r3, [r5, r3]
 8007684:	b92b      	cbnz	r3, 8007692 <quorem+0x96>
 8007686:	9b01      	ldr	r3, [sp, #4]
 8007688:	3b04      	subs	r3, #4
 800768a:	429d      	cmp	r5, r3
 800768c:	461a      	mov	r2, r3
 800768e:	d32f      	bcc.n	80076f0 <quorem+0xf4>
 8007690:	613c      	str	r4, [r7, #16]
 8007692:	4638      	mov	r0, r7
 8007694:	f001 f9c8 	bl	8008a28 <__mcmp>
 8007698:	2800      	cmp	r0, #0
 800769a:	db25      	blt.n	80076e8 <quorem+0xec>
 800769c:	4629      	mov	r1, r5
 800769e:	2000      	movs	r0, #0
 80076a0:	f858 2b04 	ldr.w	r2, [r8], #4
 80076a4:	f8d1 c000 	ldr.w	ip, [r1]
 80076a8:	fa1f fe82 	uxth.w	lr, r2
 80076ac:	fa1f f38c 	uxth.w	r3, ip
 80076b0:	eba3 030e 	sub.w	r3, r3, lr
 80076b4:	4403      	add	r3, r0
 80076b6:	0c12      	lsrs	r2, r2, #16
 80076b8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80076bc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076c6:	45c1      	cmp	r9, r8
 80076c8:	f841 3b04 	str.w	r3, [r1], #4
 80076cc:	ea4f 4022 	mov.w	r0, r2, asr #16
 80076d0:	d2e6      	bcs.n	80076a0 <quorem+0xa4>
 80076d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80076d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80076da:	b922      	cbnz	r2, 80076e6 <quorem+0xea>
 80076dc:	3b04      	subs	r3, #4
 80076de:	429d      	cmp	r5, r3
 80076e0:	461a      	mov	r2, r3
 80076e2:	d30b      	bcc.n	80076fc <quorem+0x100>
 80076e4:	613c      	str	r4, [r7, #16]
 80076e6:	3601      	adds	r6, #1
 80076e8:	4630      	mov	r0, r6
 80076ea:	b003      	add	sp, #12
 80076ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076f0:	6812      	ldr	r2, [r2, #0]
 80076f2:	3b04      	subs	r3, #4
 80076f4:	2a00      	cmp	r2, #0
 80076f6:	d1cb      	bne.n	8007690 <quorem+0x94>
 80076f8:	3c01      	subs	r4, #1
 80076fa:	e7c6      	b.n	800768a <quorem+0x8e>
 80076fc:	6812      	ldr	r2, [r2, #0]
 80076fe:	3b04      	subs	r3, #4
 8007700:	2a00      	cmp	r2, #0
 8007702:	d1ef      	bne.n	80076e4 <quorem+0xe8>
 8007704:	3c01      	subs	r4, #1
 8007706:	e7ea      	b.n	80076de <quorem+0xe2>
 8007708:	2000      	movs	r0, #0
 800770a:	e7ee      	b.n	80076ea <quorem+0xee>
 800770c:	0000      	movs	r0, r0
	...

08007710 <_dtoa_r>:
 8007710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007714:	69c7      	ldr	r7, [r0, #28]
 8007716:	b097      	sub	sp, #92	@ 0x5c
 8007718:	ed8d 0b04 	vstr	d0, [sp, #16]
 800771c:	ec55 4b10 	vmov	r4, r5, d0
 8007720:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8007722:	9107      	str	r1, [sp, #28]
 8007724:	4681      	mov	r9, r0
 8007726:	920c      	str	r2, [sp, #48]	@ 0x30
 8007728:	9311      	str	r3, [sp, #68]	@ 0x44
 800772a:	b97f      	cbnz	r7, 800774c <_dtoa_r+0x3c>
 800772c:	2010      	movs	r0, #16
 800772e:	f000 fe09 	bl	8008344 <malloc>
 8007732:	4602      	mov	r2, r0
 8007734:	f8c9 001c 	str.w	r0, [r9, #28]
 8007738:	b920      	cbnz	r0, 8007744 <_dtoa_r+0x34>
 800773a:	4ba9      	ldr	r3, [pc, #676]	@ (80079e0 <_dtoa_r+0x2d0>)
 800773c:	21ef      	movs	r1, #239	@ 0xef
 800773e:	48a9      	ldr	r0, [pc, #676]	@ (80079e4 <_dtoa_r+0x2d4>)
 8007740:	f002 ffae 	bl	800a6a0 <__assert_func>
 8007744:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007748:	6007      	str	r7, [r0, #0]
 800774a:	60c7      	str	r7, [r0, #12]
 800774c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007750:	6819      	ldr	r1, [r3, #0]
 8007752:	b159      	cbz	r1, 800776c <_dtoa_r+0x5c>
 8007754:	685a      	ldr	r2, [r3, #4]
 8007756:	604a      	str	r2, [r1, #4]
 8007758:	2301      	movs	r3, #1
 800775a:	4093      	lsls	r3, r2
 800775c:	608b      	str	r3, [r1, #8]
 800775e:	4648      	mov	r0, r9
 8007760:	f000 fee6 	bl	8008530 <_Bfree>
 8007764:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007768:	2200      	movs	r2, #0
 800776a:	601a      	str	r2, [r3, #0]
 800776c:	1e2b      	subs	r3, r5, #0
 800776e:	bfb9      	ittee	lt
 8007770:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007774:	9305      	strlt	r3, [sp, #20]
 8007776:	2300      	movge	r3, #0
 8007778:	6033      	strge	r3, [r6, #0]
 800777a:	9f05      	ldr	r7, [sp, #20]
 800777c:	4b9a      	ldr	r3, [pc, #616]	@ (80079e8 <_dtoa_r+0x2d8>)
 800777e:	bfbc      	itt	lt
 8007780:	2201      	movlt	r2, #1
 8007782:	6032      	strlt	r2, [r6, #0]
 8007784:	43bb      	bics	r3, r7
 8007786:	d112      	bne.n	80077ae <_dtoa_r+0x9e>
 8007788:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800778a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800778e:	6013      	str	r3, [r2, #0]
 8007790:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007794:	4323      	orrs	r3, r4
 8007796:	f000 855a 	beq.w	800824e <_dtoa_r+0xb3e>
 800779a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800779c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80079fc <_dtoa_r+0x2ec>
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	f000 855c 	beq.w	800825e <_dtoa_r+0xb4e>
 80077a6:	f10a 0303 	add.w	r3, sl, #3
 80077aa:	f000 bd56 	b.w	800825a <_dtoa_r+0xb4a>
 80077ae:	ed9d 7b04 	vldr	d7, [sp, #16]
 80077b2:	2200      	movs	r2, #0
 80077b4:	ec51 0b17 	vmov	r0, r1, d7
 80077b8:	2300      	movs	r3, #0
 80077ba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80077be:	f7f9 f9a3 	bl	8000b08 <__aeabi_dcmpeq>
 80077c2:	4680      	mov	r8, r0
 80077c4:	b158      	cbz	r0, 80077de <_dtoa_r+0xce>
 80077c6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80077c8:	2301      	movs	r3, #1
 80077ca:	6013      	str	r3, [r2, #0]
 80077cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80077ce:	b113      	cbz	r3, 80077d6 <_dtoa_r+0xc6>
 80077d0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80077d2:	4b86      	ldr	r3, [pc, #536]	@ (80079ec <_dtoa_r+0x2dc>)
 80077d4:	6013      	str	r3, [r2, #0]
 80077d6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8007a00 <_dtoa_r+0x2f0>
 80077da:	f000 bd40 	b.w	800825e <_dtoa_r+0xb4e>
 80077de:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80077e2:	aa14      	add	r2, sp, #80	@ 0x50
 80077e4:	a915      	add	r1, sp, #84	@ 0x54
 80077e6:	4648      	mov	r0, r9
 80077e8:	f001 fa3e 	bl	8008c68 <__d2b>
 80077ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80077f0:	9002      	str	r0, [sp, #8]
 80077f2:	2e00      	cmp	r6, #0
 80077f4:	d078      	beq.n	80078e8 <_dtoa_r+0x1d8>
 80077f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077f8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80077fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007800:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007804:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007808:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800780c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007810:	4619      	mov	r1, r3
 8007812:	2200      	movs	r2, #0
 8007814:	4b76      	ldr	r3, [pc, #472]	@ (80079f0 <_dtoa_r+0x2e0>)
 8007816:	f7f8 fd57 	bl	80002c8 <__aeabi_dsub>
 800781a:	a36b      	add	r3, pc, #428	@ (adr r3, 80079c8 <_dtoa_r+0x2b8>)
 800781c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007820:	f7f8 ff0a 	bl	8000638 <__aeabi_dmul>
 8007824:	a36a      	add	r3, pc, #424	@ (adr r3, 80079d0 <_dtoa_r+0x2c0>)
 8007826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800782a:	f7f8 fd4f 	bl	80002cc <__adddf3>
 800782e:	4604      	mov	r4, r0
 8007830:	4630      	mov	r0, r6
 8007832:	460d      	mov	r5, r1
 8007834:	f7f8 fe96 	bl	8000564 <__aeabi_i2d>
 8007838:	a367      	add	r3, pc, #412	@ (adr r3, 80079d8 <_dtoa_r+0x2c8>)
 800783a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800783e:	f7f8 fefb 	bl	8000638 <__aeabi_dmul>
 8007842:	4602      	mov	r2, r0
 8007844:	460b      	mov	r3, r1
 8007846:	4620      	mov	r0, r4
 8007848:	4629      	mov	r1, r5
 800784a:	f7f8 fd3f 	bl	80002cc <__adddf3>
 800784e:	4604      	mov	r4, r0
 8007850:	460d      	mov	r5, r1
 8007852:	f7f9 f9a1 	bl	8000b98 <__aeabi_d2iz>
 8007856:	2200      	movs	r2, #0
 8007858:	4607      	mov	r7, r0
 800785a:	2300      	movs	r3, #0
 800785c:	4620      	mov	r0, r4
 800785e:	4629      	mov	r1, r5
 8007860:	f7f9 f95c 	bl	8000b1c <__aeabi_dcmplt>
 8007864:	b140      	cbz	r0, 8007878 <_dtoa_r+0x168>
 8007866:	4638      	mov	r0, r7
 8007868:	f7f8 fe7c 	bl	8000564 <__aeabi_i2d>
 800786c:	4622      	mov	r2, r4
 800786e:	462b      	mov	r3, r5
 8007870:	f7f9 f94a 	bl	8000b08 <__aeabi_dcmpeq>
 8007874:	b900      	cbnz	r0, 8007878 <_dtoa_r+0x168>
 8007876:	3f01      	subs	r7, #1
 8007878:	2f16      	cmp	r7, #22
 800787a:	d852      	bhi.n	8007922 <_dtoa_r+0x212>
 800787c:	4b5d      	ldr	r3, [pc, #372]	@ (80079f4 <_dtoa_r+0x2e4>)
 800787e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007886:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800788a:	f7f9 f947 	bl	8000b1c <__aeabi_dcmplt>
 800788e:	2800      	cmp	r0, #0
 8007890:	d049      	beq.n	8007926 <_dtoa_r+0x216>
 8007892:	3f01      	subs	r7, #1
 8007894:	2300      	movs	r3, #0
 8007896:	9310      	str	r3, [sp, #64]	@ 0x40
 8007898:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800789a:	1b9b      	subs	r3, r3, r6
 800789c:	1e5a      	subs	r2, r3, #1
 800789e:	bf45      	ittet	mi
 80078a0:	f1c3 0301 	rsbmi	r3, r3, #1
 80078a4:	9300      	strmi	r3, [sp, #0]
 80078a6:	2300      	movpl	r3, #0
 80078a8:	2300      	movmi	r3, #0
 80078aa:	9206      	str	r2, [sp, #24]
 80078ac:	bf54      	ite	pl
 80078ae:	9300      	strpl	r3, [sp, #0]
 80078b0:	9306      	strmi	r3, [sp, #24]
 80078b2:	2f00      	cmp	r7, #0
 80078b4:	db39      	blt.n	800792a <_dtoa_r+0x21a>
 80078b6:	9b06      	ldr	r3, [sp, #24]
 80078b8:	970d      	str	r7, [sp, #52]	@ 0x34
 80078ba:	443b      	add	r3, r7
 80078bc:	9306      	str	r3, [sp, #24]
 80078be:	2300      	movs	r3, #0
 80078c0:	9308      	str	r3, [sp, #32]
 80078c2:	9b07      	ldr	r3, [sp, #28]
 80078c4:	2b09      	cmp	r3, #9
 80078c6:	d863      	bhi.n	8007990 <_dtoa_r+0x280>
 80078c8:	2b05      	cmp	r3, #5
 80078ca:	bfc4      	itt	gt
 80078cc:	3b04      	subgt	r3, #4
 80078ce:	9307      	strgt	r3, [sp, #28]
 80078d0:	9b07      	ldr	r3, [sp, #28]
 80078d2:	f1a3 0302 	sub.w	r3, r3, #2
 80078d6:	bfcc      	ite	gt
 80078d8:	2400      	movgt	r4, #0
 80078da:	2401      	movle	r4, #1
 80078dc:	2b03      	cmp	r3, #3
 80078de:	d863      	bhi.n	80079a8 <_dtoa_r+0x298>
 80078e0:	e8df f003 	tbb	[pc, r3]
 80078e4:	2b375452 	.word	0x2b375452
 80078e8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80078ec:	441e      	add	r6, r3
 80078ee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80078f2:	2b20      	cmp	r3, #32
 80078f4:	bfc1      	itttt	gt
 80078f6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80078fa:	409f      	lslgt	r7, r3
 80078fc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007900:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007904:	bfd6      	itet	le
 8007906:	f1c3 0320 	rsble	r3, r3, #32
 800790a:	ea47 0003 	orrgt.w	r0, r7, r3
 800790e:	fa04 f003 	lslle.w	r0, r4, r3
 8007912:	f7f8 fe17 	bl	8000544 <__aeabi_ui2d>
 8007916:	2201      	movs	r2, #1
 8007918:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800791c:	3e01      	subs	r6, #1
 800791e:	9212      	str	r2, [sp, #72]	@ 0x48
 8007920:	e776      	b.n	8007810 <_dtoa_r+0x100>
 8007922:	2301      	movs	r3, #1
 8007924:	e7b7      	b.n	8007896 <_dtoa_r+0x186>
 8007926:	9010      	str	r0, [sp, #64]	@ 0x40
 8007928:	e7b6      	b.n	8007898 <_dtoa_r+0x188>
 800792a:	9b00      	ldr	r3, [sp, #0]
 800792c:	1bdb      	subs	r3, r3, r7
 800792e:	9300      	str	r3, [sp, #0]
 8007930:	427b      	negs	r3, r7
 8007932:	9308      	str	r3, [sp, #32]
 8007934:	2300      	movs	r3, #0
 8007936:	930d      	str	r3, [sp, #52]	@ 0x34
 8007938:	e7c3      	b.n	80078c2 <_dtoa_r+0x1b2>
 800793a:	2301      	movs	r3, #1
 800793c:	9309      	str	r3, [sp, #36]	@ 0x24
 800793e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007940:	eb07 0b03 	add.w	fp, r7, r3
 8007944:	f10b 0301 	add.w	r3, fp, #1
 8007948:	2b01      	cmp	r3, #1
 800794a:	9303      	str	r3, [sp, #12]
 800794c:	bfb8      	it	lt
 800794e:	2301      	movlt	r3, #1
 8007950:	e006      	b.n	8007960 <_dtoa_r+0x250>
 8007952:	2301      	movs	r3, #1
 8007954:	9309      	str	r3, [sp, #36]	@ 0x24
 8007956:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007958:	2b00      	cmp	r3, #0
 800795a:	dd28      	ble.n	80079ae <_dtoa_r+0x29e>
 800795c:	469b      	mov	fp, r3
 800795e:	9303      	str	r3, [sp, #12]
 8007960:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007964:	2100      	movs	r1, #0
 8007966:	2204      	movs	r2, #4
 8007968:	f102 0514 	add.w	r5, r2, #20
 800796c:	429d      	cmp	r5, r3
 800796e:	d926      	bls.n	80079be <_dtoa_r+0x2ae>
 8007970:	6041      	str	r1, [r0, #4]
 8007972:	4648      	mov	r0, r9
 8007974:	f000 fd9c 	bl	80084b0 <_Balloc>
 8007978:	4682      	mov	sl, r0
 800797a:	2800      	cmp	r0, #0
 800797c:	d142      	bne.n	8007a04 <_dtoa_r+0x2f4>
 800797e:	4b1e      	ldr	r3, [pc, #120]	@ (80079f8 <_dtoa_r+0x2e8>)
 8007980:	4602      	mov	r2, r0
 8007982:	f240 11af 	movw	r1, #431	@ 0x1af
 8007986:	e6da      	b.n	800773e <_dtoa_r+0x2e>
 8007988:	2300      	movs	r3, #0
 800798a:	e7e3      	b.n	8007954 <_dtoa_r+0x244>
 800798c:	2300      	movs	r3, #0
 800798e:	e7d5      	b.n	800793c <_dtoa_r+0x22c>
 8007990:	2401      	movs	r4, #1
 8007992:	2300      	movs	r3, #0
 8007994:	9307      	str	r3, [sp, #28]
 8007996:	9409      	str	r4, [sp, #36]	@ 0x24
 8007998:	f04f 3bff 	mov.w	fp, #4294967295
 800799c:	2200      	movs	r2, #0
 800799e:	f8cd b00c 	str.w	fp, [sp, #12]
 80079a2:	2312      	movs	r3, #18
 80079a4:	920c      	str	r2, [sp, #48]	@ 0x30
 80079a6:	e7db      	b.n	8007960 <_dtoa_r+0x250>
 80079a8:	2301      	movs	r3, #1
 80079aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80079ac:	e7f4      	b.n	8007998 <_dtoa_r+0x288>
 80079ae:	f04f 0b01 	mov.w	fp, #1
 80079b2:	f8cd b00c 	str.w	fp, [sp, #12]
 80079b6:	465b      	mov	r3, fp
 80079b8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80079bc:	e7d0      	b.n	8007960 <_dtoa_r+0x250>
 80079be:	3101      	adds	r1, #1
 80079c0:	0052      	lsls	r2, r2, #1
 80079c2:	e7d1      	b.n	8007968 <_dtoa_r+0x258>
 80079c4:	f3af 8000 	nop.w
 80079c8:	636f4361 	.word	0x636f4361
 80079cc:	3fd287a7 	.word	0x3fd287a7
 80079d0:	8b60c8b3 	.word	0x8b60c8b3
 80079d4:	3fc68a28 	.word	0x3fc68a28
 80079d8:	509f79fb 	.word	0x509f79fb
 80079dc:	3fd34413 	.word	0x3fd34413
 80079e0:	0800b990 	.word	0x0800b990
 80079e4:	0800b9a7 	.word	0x0800b9a7
 80079e8:	7ff00000 	.word	0x7ff00000
 80079ec:	0800ba93 	.word	0x0800ba93
 80079f0:	3ff80000 	.word	0x3ff80000
 80079f4:	0800bb70 	.word	0x0800bb70
 80079f8:	0800b9ff 	.word	0x0800b9ff
 80079fc:	0800b98c 	.word	0x0800b98c
 8007a00:	0800ba92 	.word	0x0800ba92
 8007a04:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007a08:	6018      	str	r0, [r3, #0]
 8007a0a:	9b03      	ldr	r3, [sp, #12]
 8007a0c:	2b0e      	cmp	r3, #14
 8007a0e:	f200 80a1 	bhi.w	8007b54 <_dtoa_r+0x444>
 8007a12:	2c00      	cmp	r4, #0
 8007a14:	f000 809e 	beq.w	8007b54 <_dtoa_r+0x444>
 8007a18:	2f00      	cmp	r7, #0
 8007a1a:	dd33      	ble.n	8007a84 <_dtoa_r+0x374>
 8007a1c:	4b9c      	ldr	r3, [pc, #624]	@ (8007c90 <_dtoa_r+0x580>)
 8007a1e:	f007 020f 	and.w	r2, r7, #15
 8007a22:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a26:	ed93 7b00 	vldr	d7, [r3]
 8007a2a:	05f8      	lsls	r0, r7, #23
 8007a2c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8007a30:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007a34:	d516      	bpl.n	8007a64 <_dtoa_r+0x354>
 8007a36:	4b97      	ldr	r3, [pc, #604]	@ (8007c94 <_dtoa_r+0x584>)
 8007a38:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007a3c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007a40:	f7f8 ff24 	bl	800088c <__aeabi_ddiv>
 8007a44:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a48:	f004 040f 	and.w	r4, r4, #15
 8007a4c:	2603      	movs	r6, #3
 8007a4e:	4d91      	ldr	r5, [pc, #580]	@ (8007c94 <_dtoa_r+0x584>)
 8007a50:	b954      	cbnz	r4, 8007a68 <_dtoa_r+0x358>
 8007a52:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a5a:	f7f8 ff17 	bl	800088c <__aeabi_ddiv>
 8007a5e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a62:	e028      	b.n	8007ab6 <_dtoa_r+0x3a6>
 8007a64:	2602      	movs	r6, #2
 8007a66:	e7f2      	b.n	8007a4e <_dtoa_r+0x33e>
 8007a68:	07e1      	lsls	r1, r4, #31
 8007a6a:	d508      	bpl.n	8007a7e <_dtoa_r+0x36e>
 8007a6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a70:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007a74:	f7f8 fde0 	bl	8000638 <__aeabi_dmul>
 8007a78:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a7c:	3601      	adds	r6, #1
 8007a7e:	1064      	asrs	r4, r4, #1
 8007a80:	3508      	adds	r5, #8
 8007a82:	e7e5      	b.n	8007a50 <_dtoa_r+0x340>
 8007a84:	f000 80af 	beq.w	8007be6 <_dtoa_r+0x4d6>
 8007a88:	427c      	negs	r4, r7
 8007a8a:	4b81      	ldr	r3, [pc, #516]	@ (8007c90 <_dtoa_r+0x580>)
 8007a8c:	4d81      	ldr	r5, [pc, #516]	@ (8007c94 <_dtoa_r+0x584>)
 8007a8e:	f004 020f 	and.w	r2, r4, #15
 8007a92:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a9a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007a9e:	f7f8 fdcb 	bl	8000638 <__aeabi_dmul>
 8007aa2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007aa6:	1124      	asrs	r4, r4, #4
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	2602      	movs	r6, #2
 8007aac:	2c00      	cmp	r4, #0
 8007aae:	f040 808f 	bne.w	8007bd0 <_dtoa_r+0x4c0>
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d1d3      	bne.n	8007a5e <_dtoa_r+0x34e>
 8007ab6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007ab8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007abc:	2b00      	cmp	r3, #0
 8007abe:	f000 8094 	beq.w	8007bea <_dtoa_r+0x4da>
 8007ac2:	4b75      	ldr	r3, [pc, #468]	@ (8007c98 <_dtoa_r+0x588>)
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	4620      	mov	r0, r4
 8007ac8:	4629      	mov	r1, r5
 8007aca:	f7f9 f827 	bl	8000b1c <__aeabi_dcmplt>
 8007ace:	2800      	cmp	r0, #0
 8007ad0:	f000 808b 	beq.w	8007bea <_dtoa_r+0x4da>
 8007ad4:	9b03      	ldr	r3, [sp, #12]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	f000 8087 	beq.w	8007bea <_dtoa_r+0x4da>
 8007adc:	f1bb 0f00 	cmp.w	fp, #0
 8007ae0:	dd34      	ble.n	8007b4c <_dtoa_r+0x43c>
 8007ae2:	4620      	mov	r0, r4
 8007ae4:	4b6d      	ldr	r3, [pc, #436]	@ (8007c9c <_dtoa_r+0x58c>)
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	4629      	mov	r1, r5
 8007aea:	f7f8 fda5 	bl	8000638 <__aeabi_dmul>
 8007aee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007af2:	f107 38ff 	add.w	r8, r7, #4294967295
 8007af6:	3601      	adds	r6, #1
 8007af8:	465c      	mov	r4, fp
 8007afa:	4630      	mov	r0, r6
 8007afc:	f7f8 fd32 	bl	8000564 <__aeabi_i2d>
 8007b00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b04:	f7f8 fd98 	bl	8000638 <__aeabi_dmul>
 8007b08:	4b65      	ldr	r3, [pc, #404]	@ (8007ca0 <_dtoa_r+0x590>)
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f7f8 fbde 	bl	80002cc <__adddf3>
 8007b10:	4605      	mov	r5, r0
 8007b12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007b16:	2c00      	cmp	r4, #0
 8007b18:	d16a      	bne.n	8007bf0 <_dtoa_r+0x4e0>
 8007b1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b1e:	4b61      	ldr	r3, [pc, #388]	@ (8007ca4 <_dtoa_r+0x594>)
 8007b20:	2200      	movs	r2, #0
 8007b22:	f7f8 fbd1 	bl	80002c8 <__aeabi_dsub>
 8007b26:	4602      	mov	r2, r0
 8007b28:	460b      	mov	r3, r1
 8007b2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007b2e:	462a      	mov	r2, r5
 8007b30:	4633      	mov	r3, r6
 8007b32:	f7f9 f811 	bl	8000b58 <__aeabi_dcmpgt>
 8007b36:	2800      	cmp	r0, #0
 8007b38:	f040 8298 	bne.w	800806c <_dtoa_r+0x95c>
 8007b3c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007b40:	462a      	mov	r2, r5
 8007b42:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007b46:	f7f8 ffe9 	bl	8000b1c <__aeabi_dcmplt>
 8007b4a:	bb38      	cbnz	r0, 8007b9c <_dtoa_r+0x48c>
 8007b4c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007b50:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007b54:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	f2c0 8157 	blt.w	8007e0a <_dtoa_r+0x6fa>
 8007b5c:	2f0e      	cmp	r7, #14
 8007b5e:	f300 8154 	bgt.w	8007e0a <_dtoa_r+0x6fa>
 8007b62:	4b4b      	ldr	r3, [pc, #300]	@ (8007c90 <_dtoa_r+0x580>)
 8007b64:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007b68:	ed93 7b00 	vldr	d7, [r3]
 8007b6c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	ed8d 7b00 	vstr	d7, [sp]
 8007b74:	f280 80e5 	bge.w	8007d42 <_dtoa_r+0x632>
 8007b78:	9b03      	ldr	r3, [sp, #12]
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	f300 80e1 	bgt.w	8007d42 <_dtoa_r+0x632>
 8007b80:	d10c      	bne.n	8007b9c <_dtoa_r+0x48c>
 8007b82:	4b48      	ldr	r3, [pc, #288]	@ (8007ca4 <_dtoa_r+0x594>)
 8007b84:	2200      	movs	r2, #0
 8007b86:	ec51 0b17 	vmov	r0, r1, d7
 8007b8a:	f7f8 fd55 	bl	8000638 <__aeabi_dmul>
 8007b8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007b92:	f7f8 ffd7 	bl	8000b44 <__aeabi_dcmpge>
 8007b96:	2800      	cmp	r0, #0
 8007b98:	f000 8266 	beq.w	8008068 <_dtoa_r+0x958>
 8007b9c:	2400      	movs	r4, #0
 8007b9e:	4625      	mov	r5, r4
 8007ba0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007ba2:	4656      	mov	r6, sl
 8007ba4:	ea6f 0803 	mvn.w	r8, r3
 8007ba8:	2700      	movs	r7, #0
 8007baa:	4621      	mov	r1, r4
 8007bac:	4648      	mov	r0, r9
 8007bae:	f000 fcbf 	bl	8008530 <_Bfree>
 8007bb2:	2d00      	cmp	r5, #0
 8007bb4:	f000 80bd 	beq.w	8007d32 <_dtoa_r+0x622>
 8007bb8:	b12f      	cbz	r7, 8007bc6 <_dtoa_r+0x4b6>
 8007bba:	42af      	cmp	r7, r5
 8007bbc:	d003      	beq.n	8007bc6 <_dtoa_r+0x4b6>
 8007bbe:	4639      	mov	r1, r7
 8007bc0:	4648      	mov	r0, r9
 8007bc2:	f000 fcb5 	bl	8008530 <_Bfree>
 8007bc6:	4629      	mov	r1, r5
 8007bc8:	4648      	mov	r0, r9
 8007bca:	f000 fcb1 	bl	8008530 <_Bfree>
 8007bce:	e0b0      	b.n	8007d32 <_dtoa_r+0x622>
 8007bd0:	07e2      	lsls	r2, r4, #31
 8007bd2:	d505      	bpl.n	8007be0 <_dtoa_r+0x4d0>
 8007bd4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007bd8:	f7f8 fd2e 	bl	8000638 <__aeabi_dmul>
 8007bdc:	3601      	adds	r6, #1
 8007bde:	2301      	movs	r3, #1
 8007be0:	1064      	asrs	r4, r4, #1
 8007be2:	3508      	adds	r5, #8
 8007be4:	e762      	b.n	8007aac <_dtoa_r+0x39c>
 8007be6:	2602      	movs	r6, #2
 8007be8:	e765      	b.n	8007ab6 <_dtoa_r+0x3a6>
 8007bea:	9c03      	ldr	r4, [sp, #12]
 8007bec:	46b8      	mov	r8, r7
 8007bee:	e784      	b.n	8007afa <_dtoa_r+0x3ea>
 8007bf0:	4b27      	ldr	r3, [pc, #156]	@ (8007c90 <_dtoa_r+0x580>)
 8007bf2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007bf4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007bf8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007bfc:	4454      	add	r4, sl
 8007bfe:	2900      	cmp	r1, #0
 8007c00:	d054      	beq.n	8007cac <_dtoa_r+0x59c>
 8007c02:	4929      	ldr	r1, [pc, #164]	@ (8007ca8 <_dtoa_r+0x598>)
 8007c04:	2000      	movs	r0, #0
 8007c06:	f7f8 fe41 	bl	800088c <__aeabi_ddiv>
 8007c0a:	4633      	mov	r3, r6
 8007c0c:	462a      	mov	r2, r5
 8007c0e:	f7f8 fb5b 	bl	80002c8 <__aeabi_dsub>
 8007c12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007c16:	4656      	mov	r6, sl
 8007c18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c1c:	f7f8 ffbc 	bl	8000b98 <__aeabi_d2iz>
 8007c20:	4605      	mov	r5, r0
 8007c22:	f7f8 fc9f 	bl	8000564 <__aeabi_i2d>
 8007c26:	4602      	mov	r2, r0
 8007c28:	460b      	mov	r3, r1
 8007c2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c2e:	f7f8 fb4b 	bl	80002c8 <__aeabi_dsub>
 8007c32:	3530      	adds	r5, #48	@ 0x30
 8007c34:	4602      	mov	r2, r0
 8007c36:	460b      	mov	r3, r1
 8007c38:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007c3c:	f806 5b01 	strb.w	r5, [r6], #1
 8007c40:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007c44:	f7f8 ff6a 	bl	8000b1c <__aeabi_dcmplt>
 8007c48:	2800      	cmp	r0, #0
 8007c4a:	d172      	bne.n	8007d32 <_dtoa_r+0x622>
 8007c4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c50:	4911      	ldr	r1, [pc, #68]	@ (8007c98 <_dtoa_r+0x588>)
 8007c52:	2000      	movs	r0, #0
 8007c54:	f7f8 fb38 	bl	80002c8 <__aeabi_dsub>
 8007c58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007c5c:	f7f8 ff5e 	bl	8000b1c <__aeabi_dcmplt>
 8007c60:	2800      	cmp	r0, #0
 8007c62:	f040 80b4 	bne.w	8007dce <_dtoa_r+0x6be>
 8007c66:	42a6      	cmp	r6, r4
 8007c68:	f43f af70 	beq.w	8007b4c <_dtoa_r+0x43c>
 8007c6c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007c70:	4b0a      	ldr	r3, [pc, #40]	@ (8007c9c <_dtoa_r+0x58c>)
 8007c72:	2200      	movs	r2, #0
 8007c74:	f7f8 fce0 	bl	8000638 <__aeabi_dmul>
 8007c78:	4b08      	ldr	r3, [pc, #32]	@ (8007c9c <_dtoa_r+0x58c>)
 8007c7a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007c7e:	2200      	movs	r2, #0
 8007c80:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007c84:	f7f8 fcd8 	bl	8000638 <__aeabi_dmul>
 8007c88:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007c8c:	e7c4      	b.n	8007c18 <_dtoa_r+0x508>
 8007c8e:	bf00      	nop
 8007c90:	0800bb70 	.word	0x0800bb70
 8007c94:	0800bb48 	.word	0x0800bb48
 8007c98:	3ff00000 	.word	0x3ff00000
 8007c9c:	40240000 	.word	0x40240000
 8007ca0:	401c0000 	.word	0x401c0000
 8007ca4:	40140000 	.word	0x40140000
 8007ca8:	3fe00000 	.word	0x3fe00000
 8007cac:	4631      	mov	r1, r6
 8007cae:	4628      	mov	r0, r5
 8007cb0:	f7f8 fcc2 	bl	8000638 <__aeabi_dmul>
 8007cb4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007cb8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007cba:	4656      	mov	r6, sl
 8007cbc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cc0:	f7f8 ff6a 	bl	8000b98 <__aeabi_d2iz>
 8007cc4:	4605      	mov	r5, r0
 8007cc6:	f7f8 fc4d 	bl	8000564 <__aeabi_i2d>
 8007cca:	4602      	mov	r2, r0
 8007ccc:	460b      	mov	r3, r1
 8007cce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cd2:	f7f8 faf9 	bl	80002c8 <__aeabi_dsub>
 8007cd6:	3530      	adds	r5, #48	@ 0x30
 8007cd8:	f806 5b01 	strb.w	r5, [r6], #1
 8007cdc:	4602      	mov	r2, r0
 8007cde:	460b      	mov	r3, r1
 8007ce0:	42a6      	cmp	r6, r4
 8007ce2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007ce6:	f04f 0200 	mov.w	r2, #0
 8007cea:	d124      	bne.n	8007d36 <_dtoa_r+0x626>
 8007cec:	4baf      	ldr	r3, [pc, #700]	@ (8007fac <_dtoa_r+0x89c>)
 8007cee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007cf2:	f7f8 faeb 	bl	80002cc <__adddf3>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cfe:	f7f8 ff2b 	bl	8000b58 <__aeabi_dcmpgt>
 8007d02:	2800      	cmp	r0, #0
 8007d04:	d163      	bne.n	8007dce <_dtoa_r+0x6be>
 8007d06:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007d0a:	49a8      	ldr	r1, [pc, #672]	@ (8007fac <_dtoa_r+0x89c>)
 8007d0c:	2000      	movs	r0, #0
 8007d0e:	f7f8 fadb 	bl	80002c8 <__aeabi_dsub>
 8007d12:	4602      	mov	r2, r0
 8007d14:	460b      	mov	r3, r1
 8007d16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d1a:	f7f8 feff 	bl	8000b1c <__aeabi_dcmplt>
 8007d1e:	2800      	cmp	r0, #0
 8007d20:	f43f af14 	beq.w	8007b4c <_dtoa_r+0x43c>
 8007d24:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007d26:	1e73      	subs	r3, r6, #1
 8007d28:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007d2a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007d2e:	2b30      	cmp	r3, #48	@ 0x30
 8007d30:	d0f8      	beq.n	8007d24 <_dtoa_r+0x614>
 8007d32:	4647      	mov	r7, r8
 8007d34:	e03b      	b.n	8007dae <_dtoa_r+0x69e>
 8007d36:	4b9e      	ldr	r3, [pc, #632]	@ (8007fb0 <_dtoa_r+0x8a0>)
 8007d38:	f7f8 fc7e 	bl	8000638 <__aeabi_dmul>
 8007d3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007d40:	e7bc      	b.n	8007cbc <_dtoa_r+0x5ac>
 8007d42:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007d46:	4656      	mov	r6, sl
 8007d48:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d4c:	4620      	mov	r0, r4
 8007d4e:	4629      	mov	r1, r5
 8007d50:	f7f8 fd9c 	bl	800088c <__aeabi_ddiv>
 8007d54:	f7f8 ff20 	bl	8000b98 <__aeabi_d2iz>
 8007d58:	4680      	mov	r8, r0
 8007d5a:	f7f8 fc03 	bl	8000564 <__aeabi_i2d>
 8007d5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d62:	f7f8 fc69 	bl	8000638 <__aeabi_dmul>
 8007d66:	4602      	mov	r2, r0
 8007d68:	460b      	mov	r3, r1
 8007d6a:	4620      	mov	r0, r4
 8007d6c:	4629      	mov	r1, r5
 8007d6e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007d72:	f7f8 faa9 	bl	80002c8 <__aeabi_dsub>
 8007d76:	f806 4b01 	strb.w	r4, [r6], #1
 8007d7a:	9d03      	ldr	r5, [sp, #12]
 8007d7c:	eba6 040a 	sub.w	r4, r6, sl
 8007d80:	42a5      	cmp	r5, r4
 8007d82:	4602      	mov	r2, r0
 8007d84:	460b      	mov	r3, r1
 8007d86:	d133      	bne.n	8007df0 <_dtoa_r+0x6e0>
 8007d88:	f7f8 faa0 	bl	80002cc <__adddf3>
 8007d8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d90:	4604      	mov	r4, r0
 8007d92:	460d      	mov	r5, r1
 8007d94:	f7f8 fee0 	bl	8000b58 <__aeabi_dcmpgt>
 8007d98:	b9c0      	cbnz	r0, 8007dcc <_dtoa_r+0x6bc>
 8007d9a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d9e:	4620      	mov	r0, r4
 8007da0:	4629      	mov	r1, r5
 8007da2:	f7f8 feb1 	bl	8000b08 <__aeabi_dcmpeq>
 8007da6:	b110      	cbz	r0, 8007dae <_dtoa_r+0x69e>
 8007da8:	f018 0f01 	tst.w	r8, #1
 8007dac:	d10e      	bne.n	8007dcc <_dtoa_r+0x6bc>
 8007dae:	9902      	ldr	r1, [sp, #8]
 8007db0:	4648      	mov	r0, r9
 8007db2:	f000 fbbd 	bl	8008530 <_Bfree>
 8007db6:	2300      	movs	r3, #0
 8007db8:	7033      	strb	r3, [r6, #0]
 8007dba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007dbc:	3701      	adds	r7, #1
 8007dbe:	601f      	str	r7, [r3, #0]
 8007dc0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	f000 824b 	beq.w	800825e <_dtoa_r+0xb4e>
 8007dc8:	601e      	str	r6, [r3, #0]
 8007dca:	e248      	b.n	800825e <_dtoa_r+0xb4e>
 8007dcc:	46b8      	mov	r8, r7
 8007dce:	4633      	mov	r3, r6
 8007dd0:	461e      	mov	r6, r3
 8007dd2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007dd6:	2a39      	cmp	r2, #57	@ 0x39
 8007dd8:	d106      	bne.n	8007de8 <_dtoa_r+0x6d8>
 8007dda:	459a      	cmp	sl, r3
 8007ddc:	d1f8      	bne.n	8007dd0 <_dtoa_r+0x6c0>
 8007dde:	2230      	movs	r2, #48	@ 0x30
 8007de0:	f108 0801 	add.w	r8, r8, #1
 8007de4:	f88a 2000 	strb.w	r2, [sl]
 8007de8:	781a      	ldrb	r2, [r3, #0]
 8007dea:	3201      	adds	r2, #1
 8007dec:	701a      	strb	r2, [r3, #0]
 8007dee:	e7a0      	b.n	8007d32 <_dtoa_r+0x622>
 8007df0:	4b6f      	ldr	r3, [pc, #444]	@ (8007fb0 <_dtoa_r+0x8a0>)
 8007df2:	2200      	movs	r2, #0
 8007df4:	f7f8 fc20 	bl	8000638 <__aeabi_dmul>
 8007df8:	2200      	movs	r2, #0
 8007dfa:	2300      	movs	r3, #0
 8007dfc:	4604      	mov	r4, r0
 8007dfe:	460d      	mov	r5, r1
 8007e00:	f7f8 fe82 	bl	8000b08 <__aeabi_dcmpeq>
 8007e04:	2800      	cmp	r0, #0
 8007e06:	d09f      	beq.n	8007d48 <_dtoa_r+0x638>
 8007e08:	e7d1      	b.n	8007dae <_dtoa_r+0x69e>
 8007e0a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e0c:	2a00      	cmp	r2, #0
 8007e0e:	f000 80ea 	beq.w	8007fe6 <_dtoa_r+0x8d6>
 8007e12:	9a07      	ldr	r2, [sp, #28]
 8007e14:	2a01      	cmp	r2, #1
 8007e16:	f300 80cd 	bgt.w	8007fb4 <_dtoa_r+0x8a4>
 8007e1a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007e1c:	2a00      	cmp	r2, #0
 8007e1e:	f000 80c1 	beq.w	8007fa4 <_dtoa_r+0x894>
 8007e22:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007e26:	9c08      	ldr	r4, [sp, #32]
 8007e28:	9e00      	ldr	r6, [sp, #0]
 8007e2a:	9a00      	ldr	r2, [sp, #0]
 8007e2c:	441a      	add	r2, r3
 8007e2e:	9200      	str	r2, [sp, #0]
 8007e30:	9a06      	ldr	r2, [sp, #24]
 8007e32:	2101      	movs	r1, #1
 8007e34:	441a      	add	r2, r3
 8007e36:	4648      	mov	r0, r9
 8007e38:	9206      	str	r2, [sp, #24]
 8007e3a:	f000 fc77 	bl	800872c <__i2b>
 8007e3e:	4605      	mov	r5, r0
 8007e40:	b166      	cbz	r6, 8007e5c <_dtoa_r+0x74c>
 8007e42:	9b06      	ldr	r3, [sp, #24]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	dd09      	ble.n	8007e5c <_dtoa_r+0x74c>
 8007e48:	42b3      	cmp	r3, r6
 8007e4a:	9a00      	ldr	r2, [sp, #0]
 8007e4c:	bfa8      	it	ge
 8007e4e:	4633      	movge	r3, r6
 8007e50:	1ad2      	subs	r2, r2, r3
 8007e52:	9200      	str	r2, [sp, #0]
 8007e54:	9a06      	ldr	r2, [sp, #24]
 8007e56:	1af6      	subs	r6, r6, r3
 8007e58:	1ad3      	subs	r3, r2, r3
 8007e5a:	9306      	str	r3, [sp, #24]
 8007e5c:	9b08      	ldr	r3, [sp, #32]
 8007e5e:	b30b      	cbz	r3, 8007ea4 <_dtoa_r+0x794>
 8007e60:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	f000 80c6 	beq.w	8007ff4 <_dtoa_r+0x8e4>
 8007e68:	2c00      	cmp	r4, #0
 8007e6a:	f000 80c0 	beq.w	8007fee <_dtoa_r+0x8de>
 8007e6e:	4629      	mov	r1, r5
 8007e70:	4622      	mov	r2, r4
 8007e72:	4648      	mov	r0, r9
 8007e74:	f000 fd12 	bl	800889c <__pow5mult>
 8007e78:	9a02      	ldr	r2, [sp, #8]
 8007e7a:	4601      	mov	r1, r0
 8007e7c:	4605      	mov	r5, r0
 8007e7e:	4648      	mov	r0, r9
 8007e80:	f000 fc6a 	bl	8008758 <__multiply>
 8007e84:	9902      	ldr	r1, [sp, #8]
 8007e86:	4680      	mov	r8, r0
 8007e88:	4648      	mov	r0, r9
 8007e8a:	f000 fb51 	bl	8008530 <_Bfree>
 8007e8e:	9b08      	ldr	r3, [sp, #32]
 8007e90:	1b1b      	subs	r3, r3, r4
 8007e92:	9308      	str	r3, [sp, #32]
 8007e94:	f000 80b1 	beq.w	8007ffa <_dtoa_r+0x8ea>
 8007e98:	9a08      	ldr	r2, [sp, #32]
 8007e9a:	4641      	mov	r1, r8
 8007e9c:	4648      	mov	r0, r9
 8007e9e:	f000 fcfd 	bl	800889c <__pow5mult>
 8007ea2:	9002      	str	r0, [sp, #8]
 8007ea4:	2101      	movs	r1, #1
 8007ea6:	4648      	mov	r0, r9
 8007ea8:	f000 fc40 	bl	800872c <__i2b>
 8007eac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007eae:	4604      	mov	r4, r0
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	f000 81d8 	beq.w	8008266 <_dtoa_r+0xb56>
 8007eb6:	461a      	mov	r2, r3
 8007eb8:	4601      	mov	r1, r0
 8007eba:	4648      	mov	r0, r9
 8007ebc:	f000 fcee 	bl	800889c <__pow5mult>
 8007ec0:	9b07      	ldr	r3, [sp, #28]
 8007ec2:	2b01      	cmp	r3, #1
 8007ec4:	4604      	mov	r4, r0
 8007ec6:	f300 809f 	bgt.w	8008008 <_dtoa_r+0x8f8>
 8007eca:	9b04      	ldr	r3, [sp, #16]
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	f040 8097 	bne.w	8008000 <_dtoa_r+0x8f0>
 8007ed2:	9b05      	ldr	r3, [sp, #20]
 8007ed4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	f040 8093 	bne.w	8008004 <_dtoa_r+0x8f4>
 8007ede:	9b05      	ldr	r3, [sp, #20]
 8007ee0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007ee4:	0d1b      	lsrs	r3, r3, #20
 8007ee6:	051b      	lsls	r3, r3, #20
 8007ee8:	b133      	cbz	r3, 8007ef8 <_dtoa_r+0x7e8>
 8007eea:	9b00      	ldr	r3, [sp, #0]
 8007eec:	3301      	adds	r3, #1
 8007eee:	9300      	str	r3, [sp, #0]
 8007ef0:	9b06      	ldr	r3, [sp, #24]
 8007ef2:	3301      	adds	r3, #1
 8007ef4:	9306      	str	r3, [sp, #24]
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	9308      	str	r3, [sp, #32]
 8007efa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	f000 81b8 	beq.w	8008272 <_dtoa_r+0xb62>
 8007f02:	6923      	ldr	r3, [r4, #16]
 8007f04:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007f08:	6918      	ldr	r0, [r3, #16]
 8007f0a:	f000 fbc3 	bl	8008694 <__hi0bits>
 8007f0e:	f1c0 0020 	rsb	r0, r0, #32
 8007f12:	9b06      	ldr	r3, [sp, #24]
 8007f14:	4418      	add	r0, r3
 8007f16:	f010 001f 	ands.w	r0, r0, #31
 8007f1a:	f000 8082 	beq.w	8008022 <_dtoa_r+0x912>
 8007f1e:	f1c0 0320 	rsb	r3, r0, #32
 8007f22:	2b04      	cmp	r3, #4
 8007f24:	dd73      	ble.n	800800e <_dtoa_r+0x8fe>
 8007f26:	9b00      	ldr	r3, [sp, #0]
 8007f28:	f1c0 001c 	rsb	r0, r0, #28
 8007f2c:	4403      	add	r3, r0
 8007f2e:	9300      	str	r3, [sp, #0]
 8007f30:	9b06      	ldr	r3, [sp, #24]
 8007f32:	4403      	add	r3, r0
 8007f34:	4406      	add	r6, r0
 8007f36:	9306      	str	r3, [sp, #24]
 8007f38:	9b00      	ldr	r3, [sp, #0]
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	dd05      	ble.n	8007f4a <_dtoa_r+0x83a>
 8007f3e:	9902      	ldr	r1, [sp, #8]
 8007f40:	461a      	mov	r2, r3
 8007f42:	4648      	mov	r0, r9
 8007f44:	f000 fd04 	bl	8008950 <__lshift>
 8007f48:	9002      	str	r0, [sp, #8]
 8007f4a:	9b06      	ldr	r3, [sp, #24]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	dd05      	ble.n	8007f5c <_dtoa_r+0x84c>
 8007f50:	4621      	mov	r1, r4
 8007f52:	461a      	mov	r2, r3
 8007f54:	4648      	mov	r0, r9
 8007f56:	f000 fcfb 	bl	8008950 <__lshift>
 8007f5a:	4604      	mov	r4, r0
 8007f5c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d061      	beq.n	8008026 <_dtoa_r+0x916>
 8007f62:	9802      	ldr	r0, [sp, #8]
 8007f64:	4621      	mov	r1, r4
 8007f66:	f000 fd5f 	bl	8008a28 <__mcmp>
 8007f6a:	2800      	cmp	r0, #0
 8007f6c:	da5b      	bge.n	8008026 <_dtoa_r+0x916>
 8007f6e:	2300      	movs	r3, #0
 8007f70:	9902      	ldr	r1, [sp, #8]
 8007f72:	220a      	movs	r2, #10
 8007f74:	4648      	mov	r0, r9
 8007f76:	f000 fafd 	bl	8008574 <__multadd>
 8007f7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f7c:	9002      	str	r0, [sp, #8]
 8007f7e:	f107 38ff 	add.w	r8, r7, #4294967295
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	f000 8177 	beq.w	8008276 <_dtoa_r+0xb66>
 8007f88:	4629      	mov	r1, r5
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	220a      	movs	r2, #10
 8007f8e:	4648      	mov	r0, r9
 8007f90:	f000 faf0 	bl	8008574 <__multadd>
 8007f94:	f1bb 0f00 	cmp.w	fp, #0
 8007f98:	4605      	mov	r5, r0
 8007f9a:	dc6f      	bgt.n	800807c <_dtoa_r+0x96c>
 8007f9c:	9b07      	ldr	r3, [sp, #28]
 8007f9e:	2b02      	cmp	r3, #2
 8007fa0:	dc49      	bgt.n	8008036 <_dtoa_r+0x926>
 8007fa2:	e06b      	b.n	800807c <_dtoa_r+0x96c>
 8007fa4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007fa6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007faa:	e73c      	b.n	8007e26 <_dtoa_r+0x716>
 8007fac:	3fe00000 	.word	0x3fe00000
 8007fb0:	40240000 	.word	0x40240000
 8007fb4:	9b03      	ldr	r3, [sp, #12]
 8007fb6:	1e5c      	subs	r4, r3, #1
 8007fb8:	9b08      	ldr	r3, [sp, #32]
 8007fba:	42a3      	cmp	r3, r4
 8007fbc:	db09      	blt.n	8007fd2 <_dtoa_r+0x8c2>
 8007fbe:	1b1c      	subs	r4, r3, r4
 8007fc0:	9b03      	ldr	r3, [sp, #12]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	f6bf af30 	bge.w	8007e28 <_dtoa_r+0x718>
 8007fc8:	9b00      	ldr	r3, [sp, #0]
 8007fca:	9a03      	ldr	r2, [sp, #12]
 8007fcc:	1a9e      	subs	r6, r3, r2
 8007fce:	2300      	movs	r3, #0
 8007fd0:	e72b      	b.n	8007e2a <_dtoa_r+0x71a>
 8007fd2:	9b08      	ldr	r3, [sp, #32]
 8007fd4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007fd6:	9408      	str	r4, [sp, #32]
 8007fd8:	1ae3      	subs	r3, r4, r3
 8007fda:	441a      	add	r2, r3
 8007fdc:	9e00      	ldr	r6, [sp, #0]
 8007fde:	9b03      	ldr	r3, [sp, #12]
 8007fe0:	920d      	str	r2, [sp, #52]	@ 0x34
 8007fe2:	2400      	movs	r4, #0
 8007fe4:	e721      	b.n	8007e2a <_dtoa_r+0x71a>
 8007fe6:	9c08      	ldr	r4, [sp, #32]
 8007fe8:	9e00      	ldr	r6, [sp, #0]
 8007fea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007fec:	e728      	b.n	8007e40 <_dtoa_r+0x730>
 8007fee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007ff2:	e751      	b.n	8007e98 <_dtoa_r+0x788>
 8007ff4:	9a08      	ldr	r2, [sp, #32]
 8007ff6:	9902      	ldr	r1, [sp, #8]
 8007ff8:	e750      	b.n	8007e9c <_dtoa_r+0x78c>
 8007ffa:	f8cd 8008 	str.w	r8, [sp, #8]
 8007ffe:	e751      	b.n	8007ea4 <_dtoa_r+0x794>
 8008000:	2300      	movs	r3, #0
 8008002:	e779      	b.n	8007ef8 <_dtoa_r+0x7e8>
 8008004:	9b04      	ldr	r3, [sp, #16]
 8008006:	e777      	b.n	8007ef8 <_dtoa_r+0x7e8>
 8008008:	2300      	movs	r3, #0
 800800a:	9308      	str	r3, [sp, #32]
 800800c:	e779      	b.n	8007f02 <_dtoa_r+0x7f2>
 800800e:	d093      	beq.n	8007f38 <_dtoa_r+0x828>
 8008010:	9a00      	ldr	r2, [sp, #0]
 8008012:	331c      	adds	r3, #28
 8008014:	441a      	add	r2, r3
 8008016:	9200      	str	r2, [sp, #0]
 8008018:	9a06      	ldr	r2, [sp, #24]
 800801a:	441a      	add	r2, r3
 800801c:	441e      	add	r6, r3
 800801e:	9206      	str	r2, [sp, #24]
 8008020:	e78a      	b.n	8007f38 <_dtoa_r+0x828>
 8008022:	4603      	mov	r3, r0
 8008024:	e7f4      	b.n	8008010 <_dtoa_r+0x900>
 8008026:	9b03      	ldr	r3, [sp, #12]
 8008028:	2b00      	cmp	r3, #0
 800802a:	46b8      	mov	r8, r7
 800802c:	dc20      	bgt.n	8008070 <_dtoa_r+0x960>
 800802e:	469b      	mov	fp, r3
 8008030:	9b07      	ldr	r3, [sp, #28]
 8008032:	2b02      	cmp	r3, #2
 8008034:	dd1e      	ble.n	8008074 <_dtoa_r+0x964>
 8008036:	f1bb 0f00 	cmp.w	fp, #0
 800803a:	f47f adb1 	bne.w	8007ba0 <_dtoa_r+0x490>
 800803e:	4621      	mov	r1, r4
 8008040:	465b      	mov	r3, fp
 8008042:	2205      	movs	r2, #5
 8008044:	4648      	mov	r0, r9
 8008046:	f000 fa95 	bl	8008574 <__multadd>
 800804a:	4601      	mov	r1, r0
 800804c:	4604      	mov	r4, r0
 800804e:	9802      	ldr	r0, [sp, #8]
 8008050:	f000 fcea 	bl	8008a28 <__mcmp>
 8008054:	2800      	cmp	r0, #0
 8008056:	f77f ada3 	ble.w	8007ba0 <_dtoa_r+0x490>
 800805a:	4656      	mov	r6, sl
 800805c:	2331      	movs	r3, #49	@ 0x31
 800805e:	f806 3b01 	strb.w	r3, [r6], #1
 8008062:	f108 0801 	add.w	r8, r8, #1
 8008066:	e59f      	b.n	8007ba8 <_dtoa_r+0x498>
 8008068:	9c03      	ldr	r4, [sp, #12]
 800806a:	46b8      	mov	r8, r7
 800806c:	4625      	mov	r5, r4
 800806e:	e7f4      	b.n	800805a <_dtoa_r+0x94a>
 8008070:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008074:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008076:	2b00      	cmp	r3, #0
 8008078:	f000 8101 	beq.w	800827e <_dtoa_r+0xb6e>
 800807c:	2e00      	cmp	r6, #0
 800807e:	dd05      	ble.n	800808c <_dtoa_r+0x97c>
 8008080:	4629      	mov	r1, r5
 8008082:	4632      	mov	r2, r6
 8008084:	4648      	mov	r0, r9
 8008086:	f000 fc63 	bl	8008950 <__lshift>
 800808a:	4605      	mov	r5, r0
 800808c:	9b08      	ldr	r3, [sp, #32]
 800808e:	2b00      	cmp	r3, #0
 8008090:	d05c      	beq.n	800814c <_dtoa_r+0xa3c>
 8008092:	6869      	ldr	r1, [r5, #4]
 8008094:	4648      	mov	r0, r9
 8008096:	f000 fa0b 	bl	80084b0 <_Balloc>
 800809a:	4606      	mov	r6, r0
 800809c:	b928      	cbnz	r0, 80080aa <_dtoa_r+0x99a>
 800809e:	4b82      	ldr	r3, [pc, #520]	@ (80082a8 <_dtoa_r+0xb98>)
 80080a0:	4602      	mov	r2, r0
 80080a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80080a6:	f7ff bb4a 	b.w	800773e <_dtoa_r+0x2e>
 80080aa:	692a      	ldr	r2, [r5, #16]
 80080ac:	3202      	adds	r2, #2
 80080ae:	0092      	lsls	r2, r2, #2
 80080b0:	f105 010c 	add.w	r1, r5, #12
 80080b4:	300c      	adds	r0, #12
 80080b6:	f7ff fa8c 	bl	80075d2 <memcpy>
 80080ba:	2201      	movs	r2, #1
 80080bc:	4631      	mov	r1, r6
 80080be:	4648      	mov	r0, r9
 80080c0:	f000 fc46 	bl	8008950 <__lshift>
 80080c4:	f10a 0301 	add.w	r3, sl, #1
 80080c8:	9300      	str	r3, [sp, #0]
 80080ca:	eb0a 030b 	add.w	r3, sl, fp
 80080ce:	9308      	str	r3, [sp, #32]
 80080d0:	9b04      	ldr	r3, [sp, #16]
 80080d2:	f003 0301 	and.w	r3, r3, #1
 80080d6:	462f      	mov	r7, r5
 80080d8:	9306      	str	r3, [sp, #24]
 80080da:	4605      	mov	r5, r0
 80080dc:	9b00      	ldr	r3, [sp, #0]
 80080de:	9802      	ldr	r0, [sp, #8]
 80080e0:	4621      	mov	r1, r4
 80080e2:	f103 3bff 	add.w	fp, r3, #4294967295
 80080e6:	f7ff fa89 	bl	80075fc <quorem>
 80080ea:	4603      	mov	r3, r0
 80080ec:	3330      	adds	r3, #48	@ 0x30
 80080ee:	9003      	str	r0, [sp, #12]
 80080f0:	4639      	mov	r1, r7
 80080f2:	9802      	ldr	r0, [sp, #8]
 80080f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80080f6:	f000 fc97 	bl	8008a28 <__mcmp>
 80080fa:	462a      	mov	r2, r5
 80080fc:	9004      	str	r0, [sp, #16]
 80080fe:	4621      	mov	r1, r4
 8008100:	4648      	mov	r0, r9
 8008102:	f000 fcad 	bl	8008a60 <__mdiff>
 8008106:	68c2      	ldr	r2, [r0, #12]
 8008108:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800810a:	4606      	mov	r6, r0
 800810c:	bb02      	cbnz	r2, 8008150 <_dtoa_r+0xa40>
 800810e:	4601      	mov	r1, r0
 8008110:	9802      	ldr	r0, [sp, #8]
 8008112:	f000 fc89 	bl	8008a28 <__mcmp>
 8008116:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008118:	4602      	mov	r2, r0
 800811a:	4631      	mov	r1, r6
 800811c:	4648      	mov	r0, r9
 800811e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008120:	9309      	str	r3, [sp, #36]	@ 0x24
 8008122:	f000 fa05 	bl	8008530 <_Bfree>
 8008126:	9b07      	ldr	r3, [sp, #28]
 8008128:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800812a:	9e00      	ldr	r6, [sp, #0]
 800812c:	ea42 0103 	orr.w	r1, r2, r3
 8008130:	9b06      	ldr	r3, [sp, #24]
 8008132:	4319      	orrs	r1, r3
 8008134:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008136:	d10d      	bne.n	8008154 <_dtoa_r+0xa44>
 8008138:	2b39      	cmp	r3, #57	@ 0x39
 800813a:	d027      	beq.n	800818c <_dtoa_r+0xa7c>
 800813c:	9a04      	ldr	r2, [sp, #16]
 800813e:	2a00      	cmp	r2, #0
 8008140:	dd01      	ble.n	8008146 <_dtoa_r+0xa36>
 8008142:	9b03      	ldr	r3, [sp, #12]
 8008144:	3331      	adds	r3, #49	@ 0x31
 8008146:	f88b 3000 	strb.w	r3, [fp]
 800814a:	e52e      	b.n	8007baa <_dtoa_r+0x49a>
 800814c:	4628      	mov	r0, r5
 800814e:	e7b9      	b.n	80080c4 <_dtoa_r+0x9b4>
 8008150:	2201      	movs	r2, #1
 8008152:	e7e2      	b.n	800811a <_dtoa_r+0xa0a>
 8008154:	9904      	ldr	r1, [sp, #16]
 8008156:	2900      	cmp	r1, #0
 8008158:	db04      	blt.n	8008164 <_dtoa_r+0xa54>
 800815a:	9807      	ldr	r0, [sp, #28]
 800815c:	4301      	orrs	r1, r0
 800815e:	9806      	ldr	r0, [sp, #24]
 8008160:	4301      	orrs	r1, r0
 8008162:	d120      	bne.n	80081a6 <_dtoa_r+0xa96>
 8008164:	2a00      	cmp	r2, #0
 8008166:	ddee      	ble.n	8008146 <_dtoa_r+0xa36>
 8008168:	9902      	ldr	r1, [sp, #8]
 800816a:	9300      	str	r3, [sp, #0]
 800816c:	2201      	movs	r2, #1
 800816e:	4648      	mov	r0, r9
 8008170:	f000 fbee 	bl	8008950 <__lshift>
 8008174:	4621      	mov	r1, r4
 8008176:	9002      	str	r0, [sp, #8]
 8008178:	f000 fc56 	bl	8008a28 <__mcmp>
 800817c:	2800      	cmp	r0, #0
 800817e:	9b00      	ldr	r3, [sp, #0]
 8008180:	dc02      	bgt.n	8008188 <_dtoa_r+0xa78>
 8008182:	d1e0      	bne.n	8008146 <_dtoa_r+0xa36>
 8008184:	07da      	lsls	r2, r3, #31
 8008186:	d5de      	bpl.n	8008146 <_dtoa_r+0xa36>
 8008188:	2b39      	cmp	r3, #57	@ 0x39
 800818a:	d1da      	bne.n	8008142 <_dtoa_r+0xa32>
 800818c:	2339      	movs	r3, #57	@ 0x39
 800818e:	f88b 3000 	strb.w	r3, [fp]
 8008192:	4633      	mov	r3, r6
 8008194:	461e      	mov	r6, r3
 8008196:	3b01      	subs	r3, #1
 8008198:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800819c:	2a39      	cmp	r2, #57	@ 0x39
 800819e:	d04e      	beq.n	800823e <_dtoa_r+0xb2e>
 80081a0:	3201      	adds	r2, #1
 80081a2:	701a      	strb	r2, [r3, #0]
 80081a4:	e501      	b.n	8007baa <_dtoa_r+0x49a>
 80081a6:	2a00      	cmp	r2, #0
 80081a8:	dd03      	ble.n	80081b2 <_dtoa_r+0xaa2>
 80081aa:	2b39      	cmp	r3, #57	@ 0x39
 80081ac:	d0ee      	beq.n	800818c <_dtoa_r+0xa7c>
 80081ae:	3301      	adds	r3, #1
 80081b0:	e7c9      	b.n	8008146 <_dtoa_r+0xa36>
 80081b2:	9a00      	ldr	r2, [sp, #0]
 80081b4:	9908      	ldr	r1, [sp, #32]
 80081b6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80081ba:	428a      	cmp	r2, r1
 80081bc:	d028      	beq.n	8008210 <_dtoa_r+0xb00>
 80081be:	9902      	ldr	r1, [sp, #8]
 80081c0:	2300      	movs	r3, #0
 80081c2:	220a      	movs	r2, #10
 80081c4:	4648      	mov	r0, r9
 80081c6:	f000 f9d5 	bl	8008574 <__multadd>
 80081ca:	42af      	cmp	r7, r5
 80081cc:	9002      	str	r0, [sp, #8]
 80081ce:	f04f 0300 	mov.w	r3, #0
 80081d2:	f04f 020a 	mov.w	r2, #10
 80081d6:	4639      	mov	r1, r7
 80081d8:	4648      	mov	r0, r9
 80081da:	d107      	bne.n	80081ec <_dtoa_r+0xadc>
 80081dc:	f000 f9ca 	bl	8008574 <__multadd>
 80081e0:	4607      	mov	r7, r0
 80081e2:	4605      	mov	r5, r0
 80081e4:	9b00      	ldr	r3, [sp, #0]
 80081e6:	3301      	adds	r3, #1
 80081e8:	9300      	str	r3, [sp, #0]
 80081ea:	e777      	b.n	80080dc <_dtoa_r+0x9cc>
 80081ec:	f000 f9c2 	bl	8008574 <__multadd>
 80081f0:	4629      	mov	r1, r5
 80081f2:	4607      	mov	r7, r0
 80081f4:	2300      	movs	r3, #0
 80081f6:	220a      	movs	r2, #10
 80081f8:	4648      	mov	r0, r9
 80081fa:	f000 f9bb 	bl	8008574 <__multadd>
 80081fe:	4605      	mov	r5, r0
 8008200:	e7f0      	b.n	80081e4 <_dtoa_r+0xad4>
 8008202:	f1bb 0f00 	cmp.w	fp, #0
 8008206:	bfcc      	ite	gt
 8008208:	465e      	movgt	r6, fp
 800820a:	2601      	movle	r6, #1
 800820c:	4456      	add	r6, sl
 800820e:	2700      	movs	r7, #0
 8008210:	9902      	ldr	r1, [sp, #8]
 8008212:	9300      	str	r3, [sp, #0]
 8008214:	2201      	movs	r2, #1
 8008216:	4648      	mov	r0, r9
 8008218:	f000 fb9a 	bl	8008950 <__lshift>
 800821c:	4621      	mov	r1, r4
 800821e:	9002      	str	r0, [sp, #8]
 8008220:	f000 fc02 	bl	8008a28 <__mcmp>
 8008224:	2800      	cmp	r0, #0
 8008226:	dcb4      	bgt.n	8008192 <_dtoa_r+0xa82>
 8008228:	d102      	bne.n	8008230 <_dtoa_r+0xb20>
 800822a:	9b00      	ldr	r3, [sp, #0]
 800822c:	07db      	lsls	r3, r3, #31
 800822e:	d4b0      	bmi.n	8008192 <_dtoa_r+0xa82>
 8008230:	4633      	mov	r3, r6
 8008232:	461e      	mov	r6, r3
 8008234:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008238:	2a30      	cmp	r2, #48	@ 0x30
 800823a:	d0fa      	beq.n	8008232 <_dtoa_r+0xb22>
 800823c:	e4b5      	b.n	8007baa <_dtoa_r+0x49a>
 800823e:	459a      	cmp	sl, r3
 8008240:	d1a8      	bne.n	8008194 <_dtoa_r+0xa84>
 8008242:	2331      	movs	r3, #49	@ 0x31
 8008244:	f108 0801 	add.w	r8, r8, #1
 8008248:	f88a 3000 	strb.w	r3, [sl]
 800824c:	e4ad      	b.n	8007baa <_dtoa_r+0x49a>
 800824e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008250:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80082ac <_dtoa_r+0xb9c>
 8008254:	b11b      	cbz	r3, 800825e <_dtoa_r+0xb4e>
 8008256:	f10a 0308 	add.w	r3, sl, #8
 800825a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800825c:	6013      	str	r3, [r2, #0]
 800825e:	4650      	mov	r0, sl
 8008260:	b017      	add	sp, #92	@ 0x5c
 8008262:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008266:	9b07      	ldr	r3, [sp, #28]
 8008268:	2b01      	cmp	r3, #1
 800826a:	f77f ae2e 	ble.w	8007eca <_dtoa_r+0x7ba>
 800826e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008270:	9308      	str	r3, [sp, #32]
 8008272:	2001      	movs	r0, #1
 8008274:	e64d      	b.n	8007f12 <_dtoa_r+0x802>
 8008276:	f1bb 0f00 	cmp.w	fp, #0
 800827a:	f77f aed9 	ble.w	8008030 <_dtoa_r+0x920>
 800827e:	4656      	mov	r6, sl
 8008280:	9802      	ldr	r0, [sp, #8]
 8008282:	4621      	mov	r1, r4
 8008284:	f7ff f9ba 	bl	80075fc <quorem>
 8008288:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800828c:	f806 3b01 	strb.w	r3, [r6], #1
 8008290:	eba6 020a 	sub.w	r2, r6, sl
 8008294:	4593      	cmp	fp, r2
 8008296:	ddb4      	ble.n	8008202 <_dtoa_r+0xaf2>
 8008298:	9902      	ldr	r1, [sp, #8]
 800829a:	2300      	movs	r3, #0
 800829c:	220a      	movs	r2, #10
 800829e:	4648      	mov	r0, r9
 80082a0:	f000 f968 	bl	8008574 <__multadd>
 80082a4:	9002      	str	r0, [sp, #8]
 80082a6:	e7eb      	b.n	8008280 <_dtoa_r+0xb70>
 80082a8:	0800b9ff 	.word	0x0800b9ff
 80082ac:	0800b983 	.word	0x0800b983

080082b0 <_free_r>:
 80082b0:	b538      	push	{r3, r4, r5, lr}
 80082b2:	4605      	mov	r5, r0
 80082b4:	2900      	cmp	r1, #0
 80082b6:	d041      	beq.n	800833c <_free_r+0x8c>
 80082b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80082bc:	1f0c      	subs	r4, r1, #4
 80082be:	2b00      	cmp	r3, #0
 80082c0:	bfb8      	it	lt
 80082c2:	18e4      	addlt	r4, r4, r3
 80082c4:	f000 f8e8 	bl	8008498 <__malloc_lock>
 80082c8:	4a1d      	ldr	r2, [pc, #116]	@ (8008340 <_free_r+0x90>)
 80082ca:	6813      	ldr	r3, [r2, #0]
 80082cc:	b933      	cbnz	r3, 80082dc <_free_r+0x2c>
 80082ce:	6063      	str	r3, [r4, #4]
 80082d0:	6014      	str	r4, [r2, #0]
 80082d2:	4628      	mov	r0, r5
 80082d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082d8:	f000 b8e4 	b.w	80084a4 <__malloc_unlock>
 80082dc:	42a3      	cmp	r3, r4
 80082de:	d908      	bls.n	80082f2 <_free_r+0x42>
 80082e0:	6820      	ldr	r0, [r4, #0]
 80082e2:	1821      	adds	r1, r4, r0
 80082e4:	428b      	cmp	r3, r1
 80082e6:	bf01      	itttt	eq
 80082e8:	6819      	ldreq	r1, [r3, #0]
 80082ea:	685b      	ldreq	r3, [r3, #4]
 80082ec:	1809      	addeq	r1, r1, r0
 80082ee:	6021      	streq	r1, [r4, #0]
 80082f0:	e7ed      	b.n	80082ce <_free_r+0x1e>
 80082f2:	461a      	mov	r2, r3
 80082f4:	685b      	ldr	r3, [r3, #4]
 80082f6:	b10b      	cbz	r3, 80082fc <_free_r+0x4c>
 80082f8:	42a3      	cmp	r3, r4
 80082fa:	d9fa      	bls.n	80082f2 <_free_r+0x42>
 80082fc:	6811      	ldr	r1, [r2, #0]
 80082fe:	1850      	adds	r0, r2, r1
 8008300:	42a0      	cmp	r0, r4
 8008302:	d10b      	bne.n	800831c <_free_r+0x6c>
 8008304:	6820      	ldr	r0, [r4, #0]
 8008306:	4401      	add	r1, r0
 8008308:	1850      	adds	r0, r2, r1
 800830a:	4283      	cmp	r3, r0
 800830c:	6011      	str	r1, [r2, #0]
 800830e:	d1e0      	bne.n	80082d2 <_free_r+0x22>
 8008310:	6818      	ldr	r0, [r3, #0]
 8008312:	685b      	ldr	r3, [r3, #4]
 8008314:	6053      	str	r3, [r2, #4]
 8008316:	4408      	add	r0, r1
 8008318:	6010      	str	r0, [r2, #0]
 800831a:	e7da      	b.n	80082d2 <_free_r+0x22>
 800831c:	d902      	bls.n	8008324 <_free_r+0x74>
 800831e:	230c      	movs	r3, #12
 8008320:	602b      	str	r3, [r5, #0]
 8008322:	e7d6      	b.n	80082d2 <_free_r+0x22>
 8008324:	6820      	ldr	r0, [r4, #0]
 8008326:	1821      	adds	r1, r4, r0
 8008328:	428b      	cmp	r3, r1
 800832a:	bf04      	itt	eq
 800832c:	6819      	ldreq	r1, [r3, #0]
 800832e:	685b      	ldreq	r3, [r3, #4]
 8008330:	6063      	str	r3, [r4, #4]
 8008332:	bf04      	itt	eq
 8008334:	1809      	addeq	r1, r1, r0
 8008336:	6021      	streq	r1, [r4, #0]
 8008338:	6054      	str	r4, [r2, #4]
 800833a:	e7ca      	b.n	80082d2 <_free_r+0x22>
 800833c:	bd38      	pop	{r3, r4, r5, pc}
 800833e:	bf00      	nop
 8008340:	200026e8 	.word	0x200026e8

08008344 <malloc>:
 8008344:	4b02      	ldr	r3, [pc, #8]	@ (8008350 <malloc+0xc>)
 8008346:	4601      	mov	r1, r0
 8008348:	6818      	ldr	r0, [r3, #0]
 800834a:	f000 b825 	b.w	8008398 <_malloc_r>
 800834e:	bf00      	nop
 8008350:	20000024 	.word	0x20000024

08008354 <sbrk_aligned>:
 8008354:	b570      	push	{r4, r5, r6, lr}
 8008356:	4e0f      	ldr	r6, [pc, #60]	@ (8008394 <sbrk_aligned+0x40>)
 8008358:	460c      	mov	r4, r1
 800835a:	6831      	ldr	r1, [r6, #0]
 800835c:	4605      	mov	r5, r0
 800835e:	b911      	cbnz	r1, 8008366 <sbrk_aligned+0x12>
 8008360:	f002 f984 	bl	800a66c <_sbrk_r>
 8008364:	6030      	str	r0, [r6, #0]
 8008366:	4621      	mov	r1, r4
 8008368:	4628      	mov	r0, r5
 800836a:	f002 f97f 	bl	800a66c <_sbrk_r>
 800836e:	1c43      	adds	r3, r0, #1
 8008370:	d103      	bne.n	800837a <sbrk_aligned+0x26>
 8008372:	f04f 34ff 	mov.w	r4, #4294967295
 8008376:	4620      	mov	r0, r4
 8008378:	bd70      	pop	{r4, r5, r6, pc}
 800837a:	1cc4      	adds	r4, r0, #3
 800837c:	f024 0403 	bic.w	r4, r4, #3
 8008380:	42a0      	cmp	r0, r4
 8008382:	d0f8      	beq.n	8008376 <sbrk_aligned+0x22>
 8008384:	1a21      	subs	r1, r4, r0
 8008386:	4628      	mov	r0, r5
 8008388:	f002 f970 	bl	800a66c <_sbrk_r>
 800838c:	3001      	adds	r0, #1
 800838e:	d1f2      	bne.n	8008376 <sbrk_aligned+0x22>
 8008390:	e7ef      	b.n	8008372 <sbrk_aligned+0x1e>
 8008392:	bf00      	nop
 8008394:	200026e4 	.word	0x200026e4

08008398 <_malloc_r>:
 8008398:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800839c:	1ccd      	adds	r5, r1, #3
 800839e:	f025 0503 	bic.w	r5, r5, #3
 80083a2:	3508      	adds	r5, #8
 80083a4:	2d0c      	cmp	r5, #12
 80083a6:	bf38      	it	cc
 80083a8:	250c      	movcc	r5, #12
 80083aa:	2d00      	cmp	r5, #0
 80083ac:	4606      	mov	r6, r0
 80083ae:	db01      	blt.n	80083b4 <_malloc_r+0x1c>
 80083b0:	42a9      	cmp	r1, r5
 80083b2:	d904      	bls.n	80083be <_malloc_r+0x26>
 80083b4:	230c      	movs	r3, #12
 80083b6:	6033      	str	r3, [r6, #0]
 80083b8:	2000      	movs	r0, #0
 80083ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083be:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008494 <_malloc_r+0xfc>
 80083c2:	f000 f869 	bl	8008498 <__malloc_lock>
 80083c6:	f8d8 3000 	ldr.w	r3, [r8]
 80083ca:	461c      	mov	r4, r3
 80083cc:	bb44      	cbnz	r4, 8008420 <_malloc_r+0x88>
 80083ce:	4629      	mov	r1, r5
 80083d0:	4630      	mov	r0, r6
 80083d2:	f7ff ffbf 	bl	8008354 <sbrk_aligned>
 80083d6:	1c43      	adds	r3, r0, #1
 80083d8:	4604      	mov	r4, r0
 80083da:	d158      	bne.n	800848e <_malloc_r+0xf6>
 80083dc:	f8d8 4000 	ldr.w	r4, [r8]
 80083e0:	4627      	mov	r7, r4
 80083e2:	2f00      	cmp	r7, #0
 80083e4:	d143      	bne.n	800846e <_malloc_r+0xd6>
 80083e6:	2c00      	cmp	r4, #0
 80083e8:	d04b      	beq.n	8008482 <_malloc_r+0xea>
 80083ea:	6823      	ldr	r3, [r4, #0]
 80083ec:	4639      	mov	r1, r7
 80083ee:	4630      	mov	r0, r6
 80083f0:	eb04 0903 	add.w	r9, r4, r3
 80083f4:	f002 f93a 	bl	800a66c <_sbrk_r>
 80083f8:	4581      	cmp	r9, r0
 80083fa:	d142      	bne.n	8008482 <_malloc_r+0xea>
 80083fc:	6821      	ldr	r1, [r4, #0]
 80083fe:	1a6d      	subs	r5, r5, r1
 8008400:	4629      	mov	r1, r5
 8008402:	4630      	mov	r0, r6
 8008404:	f7ff ffa6 	bl	8008354 <sbrk_aligned>
 8008408:	3001      	adds	r0, #1
 800840a:	d03a      	beq.n	8008482 <_malloc_r+0xea>
 800840c:	6823      	ldr	r3, [r4, #0]
 800840e:	442b      	add	r3, r5
 8008410:	6023      	str	r3, [r4, #0]
 8008412:	f8d8 3000 	ldr.w	r3, [r8]
 8008416:	685a      	ldr	r2, [r3, #4]
 8008418:	bb62      	cbnz	r2, 8008474 <_malloc_r+0xdc>
 800841a:	f8c8 7000 	str.w	r7, [r8]
 800841e:	e00f      	b.n	8008440 <_malloc_r+0xa8>
 8008420:	6822      	ldr	r2, [r4, #0]
 8008422:	1b52      	subs	r2, r2, r5
 8008424:	d420      	bmi.n	8008468 <_malloc_r+0xd0>
 8008426:	2a0b      	cmp	r2, #11
 8008428:	d917      	bls.n	800845a <_malloc_r+0xc2>
 800842a:	1961      	adds	r1, r4, r5
 800842c:	42a3      	cmp	r3, r4
 800842e:	6025      	str	r5, [r4, #0]
 8008430:	bf18      	it	ne
 8008432:	6059      	strne	r1, [r3, #4]
 8008434:	6863      	ldr	r3, [r4, #4]
 8008436:	bf08      	it	eq
 8008438:	f8c8 1000 	streq.w	r1, [r8]
 800843c:	5162      	str	r2, [r4, r5]
 800843e:	604b      	str	r3, [r1, #4]
 8008440:	4630      	mov	r0, r6
 8008442:	f000 f82f 	bl	80084a4 <__malloc_unlock>
 8008446:	f104 000b 	add.w	r0, r4, #11
 800844a:	1d23      	adds	r3, r4, #4
 800844c:	f020 0007 	bic.w	r0, r0, #7
 8008450:	1ac2      	subs	r2, r0, r3
 8008452:	bf1c      	itt	ne
 8008454:	1a1b      	subne	r3, r3, r0
 8008456:	50a3      	strne	r3, [r4, r2]
 8008458:	e7af      	b.n	80083ba <_malloc_r+0x22>
 800845a:	6862      	ldr	r2, [r4, #4]
 800845c:	42a3      	cmp	r3, r4
 800845e:	bf0c      	ite	eq
 8008460:	f8c8 2000 	streq.w	r2, [r8]
 8008464:	605a      	strne	r2, [r3, #4]
 8008466:	e7eb      	b.n	8008440 <_malloc_r+0xa8>
 8008468:	4623      	mov	r3, r4
 800846a:	6864      	ldr	r4, [r4, #4]
 800846c:	e7ae      	b.n	80083cc <_malloc_r+0x34>
 800846e:	463c      	mov	r4, r7
 8008470:	687f      	ldr	r7, [r7, #4]
 8008472:	e7b6      	b.n	80083e2 <_malloc_r+0x4a>
 8008474:	461a      	mov	r2, r3
 8008476:	685b      	ldr	r3, [r3, #4]
 8008478:	42a3      	cmp	r3, r4
 800847a:	d1fb      	bne.n	8008474 <_malloc_r+0xdc>
 800847c:	2300      	movs	r3, #0
 800847e:	6053      	str	r3, [r2, #4]
 8008480:	e7de      	b.n	8008440 <_malloc_r+0xa8>
 8008482:	230c      	movs	r3, #12
 8008484:	6033      	str	r3, [r6, #0]
 8008486:	4630      	mov	r0, r6
 8008488:	f000 f80c 	bl	80084a4 <__malloc_unlock>
 800848c:	e794      	b.n	80083b8 <_malloc_r+0x20>
 800848e:	6005      	str	r5, [r0, #0]
 8008490:	e7d6      	b.n	8008440 <_malloc_r+0xa8>
 8008492:	bf00      	nop
 8008494:	200026e8 	.word	0x200026e8

08008498 <__malloc_lock>:
 8008498:	4801      	ldr	r0, [pc, #4]	@ (80084a0 <__malloc_lock+0x8>)
 800849a:	f7ff b898 	b.w	80075ce <__retarget_lock_acquire_recursive>
 800849e:	bf00      	nop
 80084a0:	200026e0 	.word	0x200026e0

080084a4 <__malloc_unlock>:
 80084a4:	4801      	ldr	r0, [pc, #4]	@ (80084ac <__malloc_unlock+0x8>)
 80084a6:	f7ff b893 	b.w	80075d0 <__retarget_lock_release_recursive>
 80084aa:	bf00      	nop
 80084ac:	200026e0 	.word	0x200026e0

080084b0 <_Balloc>:
 80084b0:	b570      	push	{r4, r5, r6, lr}
 80084b2:	69c6      	ldr	r6, [r0, #28]
 80084b4:	4604      	mov	r4, r0
 80084b6:	460d      	mov	r5, r1
 80084b8:	b976      	cbnz	r6, 80084d8 <_Balloc+0x28>
 80084ba:	2010      	movs	r0, #16
 80084bc:	f7ff ff42 	bl	8008344 <malloc>
 80084c0:	4602      	mov	r2, r0
 80084c2:	61e0      	str	r0, [r4, #28]
 80084c4:	b920      	cbnz	r0, 80084d0 <_Balloc+0x20>
 80084c6:	4b18      	ldr	r3, [pc, #96]	@ (8008528 <_Balloc+0x78>)
 80084c8:	4818      	ldr	r0, [pc, #96]	@ (800852c <_Balloc+0x7c>)
 80084ca:	216b      	movs	r1, #107	@ 0x6b
 80084cc:	f002 f8e8 	bl	800a6a0 <__assert_func>
 80084d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084d4:	6006      	str	r6, [r0, #0]
 80084d6:	60c6      	str	r6, [r0, #12]
 80084d8:	69e6      	ldr	r6, [r4, #28]
 80084da:	68f3      	ldr	r3, [r6, #12]
 80084dc:	b183      	cbz	r3, 8008500 <_Balloc+0x50>
 80084de:	69e3      	ldr	r3, [r4, #28]
 80084e0:	68db      	ldr	r3, [r3, #12]
 80084e2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80084e6:	b9b8      	cbnz	r0, 8008518 <_Balloc+0x68>
 80084e8:	2101      	movs	r1, #1
 80084ea:	fa01 f605 	lsl.w	r6, r1, r5
 80084ee:	1d72      	adds	r2, r6, #5
 80084f0:	0092      	lsls	r2, r2, #2
 80084f2:	4620      	mov	r0, r4
 80084f4:	f002 f8f2 	bl	800a6dc <_calloc_r>
 80084f8:	b160      	cbz	r0, 8008514 <_Balloc+0x64>
 80084fa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80084fe:	e00e      	b.n	800851e <_Balloc+0x6e>
 8008500:	2221      	movs	r2, #33	@ 0x21
 8008502:	2104      	movs	r1, #4
 8008504:	4620      	mov	r0, r4
 8008506:	f002 f8e9 	bl	800a6dc <_calloc_r>
 800850a:	69e3      	ldr	r3, [r4, #28]
 800850c:	60f0      	str	r0, [r6, #12]
 800850e:	68db      	ldr	r3, [r3, #12]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d1e4      	bne.n	80084de <_Balloc+0x2e>
 8008514:	2000      	movs	r0, #0
 8008516:	bd70      	pop	{r4, r5, r6, pc}
 8008518:	6802      	ldr	r2, [r0, #0]
 800851a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800851e:	2300      	movs	r3, #0
 8008520:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008524:	e7f7      	b.n	8008516 <_Balloc+0x66>
 8008526:	bf00      	nop
 8008528:	0800b990 	.word	0x0800b990
 800852c:	0800ba10 	.word	0x0800ba10

08008530 <_Bfree>:
 8008530:	b570      	push	{r4, r5, r6, lr}
 8008532:	69c6      	ldr	r6, [r0, #28]
 8008534:	4605      	mov	r5, r0
 8008536:	460c      	mov	r4, r1
 8008538:	b976      	cbnz	r6, 8008558 <_Bfree+0x28>
 800853a:	2010      	movs	r0, #16
 800853c:	f7ff ff02 	bl	8008344 <malloc>
 8008540:	4602      	mov	r2, r0
 8008542:	61e8      	str	r0, [r5, #28]
 8008544:	b920      	cbnz	r0, 8008550 <_Bfree+0x20>
 8008546:	4b09      	ldr	r3, [pc, #36]	@ (800856c <_Bfree+0x3c>)
 8008548:	4809      	ldr	r0, [pc, #36]	@ (8008570 <_Bfree+0x40>)
 800854a:	218f      	movs	r1, #143	@ 0x8f
 800854c:	f002 f8a8 	bl	800a6a0 <__assert_func>
 8008550:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008554:	6006      	str	r6, [r0, #0]
 8008556:	60c6      	str	r6, [r0, #12]
 8008558:	b13c      	cbz	r4, 800856a <_Bfree+0x3a>
 800855a:	69eb      	ldr	r3, [r5, #28]
 800855c:	6862      	ldr	r2, [r4, #4]
 800855e:	68db      	ldr	r3, [r3, #12]
 8008560:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008564:	6021      	str	r1, [r4, #0]
 8008566:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800856a:	bd70      	pop	{r4, r5, r6, pc}
 800856c:	0800b990 	.word	0x0800b990
 8008570:	0800ba10 	.word	0x0800ba10

08008574 <__multadd>:
 8008574:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008578:	690d      	ldr	r5, [r1, #16]
 800857a:	4607      	mov	r7, r0
 800857c:	460c      	mov	r4, r1
 800857e:	461e      	mov	r6, r3
 8008580:	f101 0c14 	add.w	ip, r1, #20
 8008584:	2000      	movs	r0, #0
 8008586:	f8dc 3000 	ldr.w	r3, [ip]
 800858a:	b299      	uxth	r1, r3
 800858c:	fb02 6101 	mla	r1, r2, r1, r6
 8008590:	0c1e      	lsrs	r6, r3, #16
 8008592:	0c0b      	lsrs	r3, r1, #16
 8008594:	fb02 3306 	mla	r3, r2, r6, r3
 8008598:	b289      	uxth	r1, r1
 800859a:	3001      	adds	r0, #1
 800859c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80085a0:	4285      	cmp	r5, r0
 80085a2:	f84c 1b04 	str.w	r1, [ip], #4
 80085a6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80085aa:	dcec      	bgt.n	8008586 <__multadd+0x12>
 80085ac:	b30e      	cbz	r6, 80085f2 <__multadd+0x7e>
 80085ae:	68a3      	ldr	r3, [r4, #8]
 80085b0:	42ab      	cmp	r3, r5
 80085b2:	dc19      	bgt.n	80085e8 <__multadd+0x74>
 80085b4:	6861      	ldr	r1, [r4, #4]
 80085b6:	4638      	mov	r0, r7
 80085b8:	3101      	adds	r1, #1
 80085ba:	f7ff ff79 	bl	80084b0 <_Balloc>
 80085be:	4680      	mov	r8, r0
 80085c0:	b928      	cbnz	r0, 80085ce <__multadd+0x5a>
 80085c2:	4602      	mov	r2, r0
 80085c4:	4b0c      	ldr	r3, [pc, #48]	@ (80085f8 <__multadd+0x84>)
 80085c6:	480d      	ldr	r0, [pc, #52]	@ (80085fc <__multadd+0x88>)
 80085c8:	21ba      	movs	r1, #186	@ 0xba
 80085ca:	f002 f869 	bl	800a6a0 <__assert_func>
 80085ce:	6922      	ldr	r2, [r4, #16]
 80085d0:	3202      	adds	r2, #2
 80085d2:	f104 010c 	add.w	r1, r4, #12
 80085d6:	0092      	lsls	r2, r2, #2
 80085d8:	300c      	adds	r0, #12
 80085da:	f7fe fffa 	bl	80075d2 <memcpy>
 80085de:	4621      	mov	r1, r4
 80085e0:	4638      	mov	r0, r7
 80085e2:	f7ff ffa5 	bl	8008530 <_Bfree>
 80085e6:	4644      	mov	r4, r8
 80085e8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80085ec:	3501      	adds	r5, #1
 80085ee:	615e      	str	r6, [r3, #20]
 80085f0:	6125      	str	r5, [r4, #16]
 80085f2:	4620      	mov	r0, r4
 80085f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085f8:	0800b9ff 	.word	0x0800b9ff
 80085fc:	0800ba10 	.word	0x0800ba10

08008600 <__s2b>:
 8008600:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008604:	460c      	mov	r4, r1
 8008606:	4615      	mov	r5, r2
 8008608:	461f      	mov	r7, r3
 800860a:	2209      	movs	r2, #9
 800860c:	3308      	adds	r3, #8
 800860e:	4606      	mov	r6, r0
 8008610:	fb93 f3f2 	sdiv	r3, r3, r2
 8008614:	2100      	movs	r1, #0
 8008616:	2201      	movs	r2, #1
 8008618:	429a      	cmp	r2, r3
 800861a:	db09      	blt.n	8008630 <__s2b+0x30>
 800861c:	4630      	mov	r0, r6
 800861e:	f7ff ff47 	bl	80084b0 <_Balloc>
 8008622:	b940      	cbnz	r0, 8008636 <__s2b+0x36>
 8008624:	4602      	mov	r2, r0
 8008626:	4b19      	ldr	r3, [pc, #100]	@ (800868c <__s2b+0x8c>)
 8008628:	4819      	ldr	r0, [pc, #100]	@ (8008690 <__s2b+0x90>)
 800862a:	21d3      	movs	r1, #211	@ 0xd3
 800862c:	f002 f838 	bl	800a6a0 <__assert_func>
 8008630:	0052      	lsls	r2, r2, #1
 8008632:	3101      	adds	r1, #1
 8008634:	e7f0      	b.n	8008618 <__s2b+0x18>
 8008636:	9b08      	ldr	r3, [sp, #32]
 8008638:	6143      	str	r3, [r0, #20]
 800863a:	2d09      	cmp	r5, #9
 800863c:	f04f 0301 	mov.w	r3, #1
 8008640:	6103      	str	r3, [r0, #16]
 8008642:	dd16      	ble.n	8008672 <__s2b+0x72>
 8008644:	f104 0909 	add.w	r9, r4, #9
 8008648:	46c8      	mov	r8, r9
 800864a:	442c      	add	r4, r5
 800864c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008650:	4601      	mov	r1, r0
 8008652:	3b30      	subs	r3, #48	@ 0x30
 8008654:	220a      	movs	r2, #10
 8008656:	4630      	mov	r0, r6
 8008658:	f7ff ff8c 	bl	8008574 <__multadd>
 800865c:	45a0      	cmp	r8, r4
 800865e:	d1f5      	bne.n	800864c <__s2b+0x4c>
 8008660:	f1a5 0408 	sub.w	r4, r5, #8
 8008664:	444c      	add	r4, r9
 8008666:	1b2d      	subs	r5, r5, r4
 8008668:	1963      	adds	r3, r4, r5
 800866a:	42bb      	cmp	r3, r7
 800866c:	db04      	blt.n	8008678 <__s2b+0x78>
 800866e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008672:	340a      	adds	r4, #10
 8008674:	2509      	movs	r5, #9
 8008676:	e7f6      	b.n	8008666 <__s2b+0x66>
 8008678:	f814 3b01 	ldrb.w	r3, [r4], #1
 800867c:	4601      	mov	r1, r0
 800867e:	3b30      	subs	r3, #48	@ 0x30
 8008680:	220a      	movs	r2, #10
 8008682:	4630      	mov	r0, r6
 8008684:	f7ff ff76 	bl	8008574 <__multadd>
 8008688:	e7ee      	b.n	8008668 <__s2b+0x68>
 800868a:	bf00      	nop
 800868c:	0800b9ff 	.word	0x0800b9ff
 8008690:	0800ba10 	.word	0x0800ba10

08008694 <__hi0bits>:
 8008694:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008698:	4603      	mov	r3, r0
 800869a:	bf36      	itet	cc
 800869c:	0403      	lslcc	r3, r0, #16
 800869e:	2000      	movcs	r0, #0
 80086a0:	2010      	movcc	r0, #16
 80086a2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80086a6:	bf3c      	itt	cc
 80086a8:	021b      	lslcc	r3, r3, #8
 80086aa:	3008      	addcc	r0, #8
 80086ac:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80086b0:	bf3c      	itt	cc
 80086b2:	011b      	lslcc	r3, r3, #4
 80086b4:	3004      	addcc	r0, #4
 80086b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80086ba:	bf3c      	itt	cc
 80086bc:	009b      	lslcc	r3, r3, #2
 80086be:	3002      	addcc	r0, #2
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	db05      	blt.n	80086d0 <__hi0bits+0x3c>
 80086c4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80086c8:	f100 0001 	add.w	r0, r0, #1
 80086cc:	bf08      	it	eq
 80086ce:	2020      	moveq	r0, #32
 80086d0:	4770      	bx	lr

080086d2 <__lo0bits>:
 80086d2:	6803      	ldr	r3, [r0, #0]
 80086d4:	4602      	mov	r2, r0
 80086d6:	f013 0007 	ands.w	r0, r3, #7
 80086da:	d00b      	beq.n	80086f4 <__lo0bits+0x22>
 80086dc:	07d9      	lsls	r1, r3, #31
 80086de:	d421      	bmi.n	8008724 <__lo0bits+0x52>
 80086e0:	0798      	lsls	r0, r3, #30
 80086e2:	bf49      	itett	mi
 80086e4:	085b      	lsrmi	r3, r3, #1
 80086e6:	089b      	lsrpl	r3, r3, #2
 80086e8:	2001      	movmi	r0, #1
 80086ea:	6013      	strmi	r3, [r2, #0]
 80086ec:	bf5c      	itt	pl
 80086ee:	6013      	strpl	r3, [r2, #0]
 80086f0:	2002      	movpl	r0, #2
 80086f2:	4770      	bx	lr
 80086f4:	b299      	uxth	r1, r3
 80086f6:	b909      	cbnz	r1, 80086fc <__lo0bits+0x2a>
 80086f8:	0c1b      	lsrs	r3, r3, #16
 80086fa:	2010      	movs	r0, #16
 80086fc:	b2d9      	uxtb	r1, r3
 80086fe:	b909      	cbnz	r1, 8008704 <__lo0bits+0x32>
 8008700:	3008      	adds	r0, #8
 8008702:	0a1b      	lsrs	r3, r3, #8
 8008704:	0719      	lsls	r1, r3, #28
 8008706:	bf04      	itt	eq
 8008708:	091b      	lsreq	r3, r3, #4
 800870a:	3004      	addeq	r0, #4
 800870c:	0799      	lsls	r1, r3, #30
 800870e:	bf04      	itt	eq
 8008710:	089b      	lsreq	r3, r3, #2
 8008712:	3002      	addeq	r0, #2
 8008714:	07d9      	lsls	r1, r3, #31
 8008716:	d403      	bmi.n	8008720 <__lo0bits+0x4e>
 8008718:	085b      	lsrs	r3, r3, #1
 800871a:	f100 0001 	add.w	r0, r0, #1
 800871e:	d003      	beq.n	8008728 <__lo0bits+0x56>
 8008720:	6013      	str	r3, [r2, #0]
 8008722:	4770      	bx	lr
 8008724:	2000      	movs	r0, #0
 8008726:	4770      	bx	lr
 8008728:	2020      	movs	r0, #32
 800872a:	4770      	bx	lr

0800872c <__i2b>:
 800872c:	b510      	push	{r4, lr}
 800872e:	460c      	mov	r4, r1
 8008730:	2101      	movs	r1, #1
 8008732:	f7ff febd 	bl	80084b0 <_Balloc>
 8008736:	4602      	mov	r2, r0
 8008738:	b928      	cbnz	r0, 8008746 <__i2b+0x1a>
 800873a:	4b05      	ldr	r3, [pc, #20]	@ (8008750 <__i2b+0x24>)
 800873c:	4805      	ldr	r0, [pc, #20]	@ (8008754 <__i2b+0x28>)
 800873e:	f240 1145 	movw	r1, #325	@ 0x145
 8008742:	f001 ffad 	bl	800a6a0 <__assert_func>
 8008746:	2301      	movs	r3, #1
 8008748:	6144      	str	r4, [r0, #20]
 800874a:	6103      	str	r3, [r0, #16]
 800874c:	bd10      	pop	{r4, pc}
 800874e:	bf00      	nop
 8008750:	0800b9ff 	.word	0x0800b9ff
 8008754:	0800ba10 	.word	0x0800ba10

08008758 <__multiply>:
 8008758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800875c:	4617      	mov	r7, r2
 800875e:	690a      	ldr	r2, [r1, #16]
 8008760:	693b      	ldr	r3, [r7, #16]
 8008762:	429a      	cmp	r2, r3
 8008764:	bfa8      	it	ge
 8008766:	463b      	movge	r3, r7
 8008768:	4689      	mov	r9, r1
 800876a:	bfa4      	itt	ge
 800876c:	460f      	movge	r7, r1
 800876e:	4699      	movge	r9, r3
 8008770:	693d      	ldr	r5, [r7, #16]
 8008772:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	6879      	ldr	r1, [r7, #4]
 800877a:	eb05 060a 	add.w	r6, r5, sl
 800877e:	42b3      	cmp	r3, r6
 8008780:	b085      	sub	sp, #20
 8008782:	bfb8      	it	lt
 8008784:	3101      	addlt	r1, #1
 8008786:	f7ff fe93 	bl	80084b0 <_Balloc>
 800878a:	b930      	cbnz	r0, 800879a <__multiply+0x42>
 800878c:	4602      	mov	r2, r0
 800878e:	4b41      	ldr	r3, [pc, #260]	@ (8008894 <__multiply+0x13c>)
 8008790:	4841      	ldr	r0, [pc, #260]	@ (8008898 <__multiply+0x140>)
 8008792:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008796:	f001 ff83 	bl	800a6a0 <__assert_func>
 800879a:	f100 0414 	add.w	r4, r0, #20
 800879e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80087a2:	4623      	mov	r3, r4
 80087a4:	2200      	movs	r2, #0
 80087a6:	4573      	cmp	r3, lr
 80087a8:	d320      	bcc.n	80087ec <__multiply+0x94>
 80087aa:	f107 0814 	add.w	r8, r7, #20
 80087ae:	f109 0114 	add.w	r1, r9, #20
 80087b2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80087b6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80087ba:	9302      	str	r3, [sp, #8]
 80087bc:	1beb      	subs	r3, r5, r7
 80087be:	3b15      	subs	r3, #21
 80087c0:	f023 0303 	bic.w	r3, r3, #3
 80087c4:	3304      	adds	r3, #4
 80087c6:	3715      	adds	r7, #21
 80087c8:	42bd      	cmp	r5, r7
 80087ca:	bf38      	it	cc
 80087cc:	2304      	movcc	r3, #4
 80087ce:	9301      	str	r3, [sp, #4]
 80087d0:	9b02      	ldr	r3, [sp, #8]
 80087d2:	9103      	str	r1, [sp, #12]
 80087d4:	428b      	cmp	r3, r1
 80087d6:	d80c      	bhi.n	80087f2 <__multiply+0x9a>
 80087d8:	2e00      	cmp	r6, #0
 80087da:	dd03      	ble.n	80087e4 <__multiply+0x8c>
 80087dc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d055      	beq.n	8008890 <__multiply+0x138>
 80087e4:	6106      	str	r6, [r0, #16]
 80087e6:	b005      	add	sp, #20
 80087e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ec:	f843 2b04 	str.w	r2, [r3], #4
 80087f0:	e7d9      	b.n	80087a6 <__multiply+0x4e>
 80087f2:	f8b1 a000 	ldrh.w	sl, [r1]
 80087f6:	f1ba 0f00 	cmp.w	sl, #0
 80087fa:	d01f      	beq.n	800883c <__multiply+0xe4>
 80087fc:	46c4      	mov	ip, r8
 80087fe:	46a1      	mov	r9, r4
 8008800:	2700      	movs	r7, #0
 8008802:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008806:	f8d9 3000 	ldr.w	r3, [r9]
 800880a:	fa1f fb82 	uxth.w	fp, r2
 800880e:	b29b      	uxth	r3, r3
 8008810:	fb0a 330b 	mla	r3, sl, fp, r3
 8008814:	443b      	add	r3, r7
 8008816:	f8d9 7000 	ldr.w	r7, [r9]
 800881a:	0c12      	lsrs	r2, r2, #16
 800881c:	0c3f      	lsrs	r7, r7, #16
 800881e:	fb0a 7202 	mla	r2, sl, r2, r7
 8008822:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008826:	b29b      	uxth	r3, r3
 8008828:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800882c:	4565      	cmp	r5, ip
 800882e:	f849 3b04 	str.w	r3, [r9], #4
 8008832:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008836:	d8e4      	bhi.n	8008802 <__multiply+0xaa>
 8008838:	9b01      	ldr	r3, [sp, #4]
 800883a:	50e7      	str	r7, [r4, r3]
 800883c:	9b03      	ldr	r3, [sp, #12]
 800883e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008842:	3104      	adds	r1, #4
 8008844:	f1b9 0f00 	cmp.w	r9, #0
 8008848:	d020      	beq.n	800888c <__multiply+0x134>
 800884a:	6823      	ldr	r3, [r4, #0]
 800884c:	4647      	mov	r7, r8
 800884e:	46a4      	mov	ip, r4
 8008850:	f04f 0a00 	mov.w	sl, #0
 8008854:	f8b7 b000 	ldrh.w	fp, [r7]
 8008858:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800885c:	fb09 220b 	mla	r2, r9, fp, r2
 8008860:	4452      	add	r2, sl
 8008862:	b29b      	uxth	r3, r3
 8008864:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008868:	f84c 3b04 	str.w	r3, [ip], #4
 800886c:	f857 3b04 	ldr.w	r3, [r7], #4
 8008870:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008874:	f8bc 3000 	ldrh.w	r3, [ip]
 8008878:	fb09 330a 	mla	r3, r9, sl, r3
 800887c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008880:	42bd      	cmp	r5, r7
 8008882:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008886:	d8e5      	bhi.n	8008854 <__multiply+0xfc>
 8008888:	9a01      	ldr	r2, [sp, #4]
 800888a:	50a3      	str	r3, [r4, r2]
 800888c:	3404      	adds	r4, #4
 800888e:	e79f      	b.n	80087d0 <__multiply+0x78>
 8008890:	3e01      	subs	r6, #1
 8008892:	e7a1      	b.n	80087d8 <__multiply+0x80>
 8008894:	0800b9ff 	.word	0x0800b9ff
 8008898:	0800ba10 	.word	0x0800ba10

0800889c <__pow5mult>:
 800889c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088a0:	4615      	mov	r5, r2
 80088a2:	f012 0203 	ands.w	r2, r2, #3
 80088a6:	4607      	mov	r7, r0
 80088a8:	460e      	mov	r6, r1
 80088aa:	d007      	beq.n	80088bc <__pow5mult+0x20>
 80088ac:	4c25      	ldr	r4, [pc, #148]	@ (8008944 <__pow5mult+0xa8>)
 80088ae:	3a01      	subs	r2, #1
 80088b0:	2300      	movs	r3, #0
 80088b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80088b6:	f7ff fe5d 	bl	8008574 <__multadd>
 80088ba:	4606      	mov	r6, r0
 80088bc:	10ad      	asrs	r5, r5, #2
 80088be:	d03d      	beq.n	800893c <__pow5mult+0xa0>
 80088c0:	69fc      	ldr	r4, [r7, #28]
 80088c2:	b97c      	cbnz	r4, 80088e4 <__pow5mult+0x48>
 80088c4:	2010      	movs	r0, #16
 80088c6:	f7ff fd3d 	bl	8008344 <malloc>
 80088ca:	4602      	mov	r2, r0
 80088cc:	61f8      	str	r0, [r7, #28]
 80088ce:	b928      	cbnz	r0, 80088dc <__pow5mult+0x40>
 80088d0:	4b1d      	ldr	r3, [pc, #116]	@ (8008948 <__pow5mult+0xac>)
 80088d2:	481e      	ldr	r0, [pc, #120]	@ (800894c <__pow5mult+0xb0>)
 80088d4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80088d8:	f001 fee2 	bl	800a6a0 <__assert_func>
 80088dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80088e0:	6004      	str	r4, [r0, #0]
 80088e2:	60c4      	str	r4, [r0, #12]
 80088e4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80088e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80088ec:	b94c      	cbnz	r4, 8008902 <__pow5mult+0x66>
 80088ee:	f240 2171 	movw	r1, #625	@ 0x271
 80088f2:	4638      	mov	r0, r7
 80088f4:	f7ff ff1a 	bl	800872c <__i2b>
 80088f8:	2300      	movs	r3, #0
 80088fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80088fe:	4604      	mov	r4, r0
 8008900:	6003      	str	r3, [r0, #0]
 8008902:	f04f 0900 	mov.w	r9, #0
 8008906:	07eb      	lsls	r3, r5, #31
 8008908:	d50a      	bpl.n	8008920 <__pow5mult+0x84>
 800890a:	4631      	mov	r1, r6
 800890c:	4622      	mov	r2, r4
 800890e:	4638      	mov	r0, r7
 8008910:	f7ff ff22 	bl	8008758 <__multiply>
 8008914:	4631      	mov	r1, r6
 8008916:	4680      	mov	r8, r0
 8008918:	4638      	mov	r0, r7
 800891a:	f7ff fe09 	bl	8008530 <_Bfree>
 800891e:	4646      	mov	r6, r8
 8008920:	106d      	asrs	r5, r5, #1
 8008922:	d00b      	beq.n	800893c <__pow5mult+0xa0>
 8008924:	6820      	ldr	r0, [r4, #0]
 8008926:	b938      	cbnz	r0, 8008938 <__pow5mult+0x9c>
 8008928:	4622      	mov	r2, r4
 800892a:	4621      	mov	r1, r4
 800892c:	4638      	mov	r0, r7
 800892e:	f7ff ff13 	bl	8008758 <__multiply>
 8008932:	6020      	str	r0, [r4, #0]
 8008934:	f8c0 9000 	str.w	r9, [r0]
 8008938:	4604      	mov	r4, r0
 800893a:	e7e4      	b.n	8008906 <__pow5mult+0x6a>
 800893c:	4630      	mov	r0, r6
 800893e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008942:	bf00      	nop
 8008944:	0800bb3c 	.word	0x0800bb3c
 8008948:	0800b990 	.word	0x0800b990
 800894c:	0800ba10 	.word	0x0800ba10

08008950 <__lshift>:
 8008950:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008954:	460c      	mov	r4, r1
 8008956:	6849      	ldr	r1, [r1, #4]
 8008958:	6923      	ldr	r3, [r4, #16]
 800895a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800895e:	68a3      	ldr	r3, [r4, #8]
 8008960:	4607      	mov	r7, r0
 8008962:	4691      	mov	r9, r2
 8008964:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008968:	f108 0601 	add.w	r6, r8, #1
 800896c:	42b3      	cmp	r3, r6
 800896e:	db0b      	blt.n	8008988 <__lshift+0x38>
 8008970:	4638      	mov	r0, r7
 8008972:	f7ff fd9d 	bl	80084b0 <_Balloc>
 8008976:	4605      	mov	r5, r0
 8008978:	b948      	cbnz	r0, 800898e <__lshift+0x3e>
 800897a:	4602      	mov	r2, r0
 800897c:	4b28      	ldr	r3, [pc, #160]	@ (8008a20 <__lshift+0xd0>)
 800897e:	4829      	ldr	r0, [pc, #164]	@ (8008a24 <__lshift+0xd4>)
 8008980:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008984:	f001 fe8c 	bl	800a6a0 <__assert_func>
 8008988:	3101      	adds	r1, #1
 800898a:	005b      	lsls	r3, r3, #1
 800898c:	e7ee      	b.n	800896c <__lshift+0x1c>
 800898e:	2300      	movs	r3, #0
 8008990:	f100 0114 	add.w	r1, r0, #20
 8008994:	f100 0210 	add.w	r2, r0, #16
 8008998:	4618      	mov	r0, r3
 800899a:	4553      	cmp	r3, sl
 800899c:	db33      	blt.n	8008a06 <__lshift+0xb6>
 800899e:	6920      	ldr	r0, [r4, #16]
 80089a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80089a4:	f104 0314 	add.w	r3, r4, #20
 80089a8:	f019 091f 	ands.w	r9, r9, #31
 80089ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80089b0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80089b4:	d02b      	beq.n	8008a0e <__lshift+0xbe>
 80089b6:	f1c9 0e20 	rsb	lr, r9, #32
 80089ba:	468a      	mov	sl, r1
 80089bc:	2200      	movs	r2, #0
 80089be:	6818      	ldr	r0, [r3, #0]
 80089c0:	fa00 f009 	lsl.w	r0, r0, r9
 80089c4:	4310      	orrs	r0, r2
 80089c6:	f84a 0b04 	str.w	r0, [sl], #4
 80089ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80089ce:	459c      	cmp	ip, r3
 80089d0:	fa22 f20e 	lsr.w	r2, r2, lr
 80089d4:	d8f3      	bhi.n	80089be <__lshift+0x6e>
 80089d6:	ebac 0304 	sub.w	r3, ip, r4
 80089da:	3b15      	subs	r3, #21
 80089dc:	f023 0303 	bic.w	r3, r3, #3
 80089e0:	3304      	adds	r3, #4
 80089e2:	f104 0015 	add.w	r0, r4, #21
 80089e6:	4560      	cmp	r0, ip
 80089e8:	bf88      	it	hi
 80089ea:	2304      	movhi	r3, #4
 80089ec:	50ca      	str	r2, [r1, r3]
 80089ee:	b10a      	cbz	r2, 80089f4 <__lshift+0xa4>
 80089f0:	f108 0602 	add.w	r6, r8, #2
 80089f4:	3e01      	subs	r6, #1
 80089f6:	4638      	mov	r0, r7
 80089f8:	612e      	str	r6, [r5, #16]
 80089fa:	4621      	mov	r1, r4
 80089fc:	f7ff fd98 	bl	8008530 <_Bfree>
 8008a00:	4628      	mov	r0, r5
 8008a02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a06:	f842 0f04 	str.w	r0, [r2, #4]!
 8008a0a:	3301      	adds	r3, #1
 8008a0c:	e7c5      	b.n	800899a <__lshift+0x4a>
 8008a0e:	3904      	subs	r1, #4
 8008a10:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a14:	f841 2f04 	str.w	r2, [r1, #4]!
 8008a18:	459c      	cmp	ip, r3
 8008a1a:	d8f9      	bhi.n	8008a10 <__lshift+0xc0>
 8008a1c:	e7ea      	b.n	80089f4 <__lshift+0xa4>
 8008a1e:	bf00      	nop
 8008a20:	0800b9ff 	.word	0x0800b9ff
 8008a24:	0800ba10 	.word	0x0800ba10

08008a28 <__mcmp>:
 8008a28:	690a      	ldr	r2, [r1, #16]
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	6900      	ldr	r0, [r0, #16]
 8008a2e:	1a80      	subs	r0, r0, r2
 8008a30:	b530      	push	{r4, r5, lr}
 8008a32:	d10e      	bne.n	8008a52 <__mcmp+0x2a>
 8008a34:	3314      	adds	r3, #20
 8008a36:	3114      	adds	r1, #20
 8008a38:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008a3c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008a40:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008a44:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008a48:	4295      	cmp	r5, r2
 8008a4a:	d003      	beq.n	8008a54 <__mcmp+0x2c>
 8008a4c:	d205      	bcs.n	8008a5a <__mcmp+0x32>
 8008a4e:	f04f 30ff 	mov.w	r0, #4294967295
 8008a52:	bd30      	pop	{r4, r5, pc}
 8008a54:	42a3      	cmp	r3, r4
 8008a56:	d3f3      	bcc.n	8008a40 <__mcmp+0x18>
 8008a58:	e7fb      	b.n	8008a52 <__mcmp+0x2a>
 8008a5a:	2001      	movs	r0, #1
 8008a5c:	e7f9      	b.n	8008a52 <__mcmp+0x2a>
	...

08008a60 <__mdiff>:
 8008a60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a64:	4689      	mov	r9, r1
 8008a66:	4606      	mov	r6, r0
 8008a68:	4611      	mov	r1, r2
 8008a6a:	4648      	mov	r0, r9
 8008a6c:	4614      	mov	r4, r2
 8008a6e:	f7ff ffdb 	bl	8008a28 <__mcmp>
 8008a72:	1e05      	subs	r5, r0, #0
 8008a74:	d112      	bne.n	8008a9c <__mdiff+0x3c>
 8008a76:	4629      	mov	r1, r5
 8008a78:	4630      	mov	r0, r6
 8008a7a:	f7ff fd19 	bl	80084b0 <_Balloc>
 8008a7e:	4602      	mov	r2, r0
 8008a80:	b928      	cbnz	r0, 8008a8e <__mdiff+0x2e>
 8008a82:	4b3f      	ldr	r3, [pc, #252]	@ (8008b80 <__mdiff+0x120>)
 8008a84:	f240 2137 	movw	r1, #567	@ 0x237
 8008a88:	483e      	ldr	r0, [pc, #248]	@ (8008b84 <__mdiff+0x124>)
 8008a8a:	f001 fe09 	bl	800a6a0 <__assert_func>
 8008a8e:	2301      	movs	r3, #1
 8008a90:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008a94:	4610      	mov	r0, r2
 8008a96:	b003      	add	sp, #12
 8008a98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a9c:	bfbc      	itt	lt
 8008a9e:	464b      	movlt	r3, r9
 8008aa0:	46a1      	movlt	r9, r4
 8008aa2:	4630      	mov	r0, r6
 8008aa4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008aa8:	bfba      	itte	lt
 8008aaa:	461c      	movlt	r4, r3
 8008aac:	2501      	movlt	r5, #1
 8008aae:	2500      	movge	r5, #0
 8008ab0:	f7ff fcfe 	bl	80084b0 <_Balloc>
 8008ab4:	4602      	mov	r2, r0
 8008ab6:	b918      	cbnz	r0, 8008ac0 <__mdiff+0x60>
 8008ab8:	4b31      	ldr	r3, [pc, #196]	@ (8008b80 <__mdiff+0x120>)
 8008aba:	f240 2145 	movw	r1, #581	@ 0x245
 8008abe:	e7e3      	b.n	8008a88 <__mdiff+0x28>
 8008ac0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008ac4:	6926      	ldr	r6, [r4, #16]
 8008ac6:	60c5      	str	r5, [r0, #12]
 8008ac8:	f109 0310 	add.w	r3, r9, #16
 8008acc:	f109 0514 	add.w	r5, r9, #20
 8008ad0:	f104 0e14 	add.w	lr, r4, #20
 8008ad4:	f100 0b14 	add.w	fp, r0, #20
 8008ad8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008adc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008ae0:	9301      	str	r3, [sp, #4]
 8008ae2:	46d9      	mov	r9, fp
 8008ae4:	f04f 0c00 	mov.w	ip, #0
 8008ae8:	9b01      	ldr	r3, [sp, #4]
 8008aea:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008aee:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008af2:	9301      	str	r3, [sp, #4]
 8008af4:	fa1f f38a 	uxth.w	r3, sl
 8008af8:	4619      	mov	r1, r3
 8008afa:	b283      	uxth	r3, r0
 8008afc:	1acb      	subs	r3, r1, r3
 8008afe:	0c00      	lsrs	r0, r0, #16
 8008b00:	4463      	add	r3, ip
 8008b02:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008b06:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008b0a:	b29b      	uxth	r3, r3
 8008b0c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008b10:	4576      	cmp	r6, lr
 8008b12:	f849 3b04 	str.w	r3, [r9], #4
 8008b16:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008b1a:	d8e5      	bhi.n	8008ae8 <__mdiff+0x88>
 8008b1c:	1b33      	subs	r3, r6, r4
 8008b1e:	3b15      	subs	r3, #21
 8008b20:	f023 0303 	bic.w	r3, r3, #3
 8008b24:	3415      	adds	r4, #21
 8008b26:	3304      	adds	r3, #4
 8008b28:	42a6      	cmp	r6, r4
 8008b2a:	bf38      	it	cc
 8008b2c:	2304      	movcc	r3, #4
 8008b2e:	441d      	add	r5, r3
 8008b30:	445b      	add	r3, fp
 8008b32:	461e      	mov	r6, r3
 8008b34:	462c      	mov	r4, r5
 8008b36:	4544      	cmp	r4, r8
 8008b38:	d30e      	bcc.n	8008b58 <__mdiff+0xf8>
 8008b3a:	f108 0103 	add.w	r1, r8, #3
 8008b3e:	1b49      	subs	r1, r1, r5
 8008b40:	f021 0103 	bic.w	r1, r1, #3
 8008b44:	3d03      	subs	r5, #3
 8008b46:	45a8      	cmp	r8, r5
 8008b48:	bf38      	it	cc
 8008b4a:	2100      	movcc	r1, #0
 8008b4c:	440b      	add	r3, r1
 8008b4e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008b52:	b191      	cbz	r1, 8008b7a <__mdiff+0x11a>
 8008b54:	6117      	str	r7, [r2, #16]
 8008b56:	e79d      	b.n	8008a94 <__mdiff+0x34>
 8008b58:	f854 1b04 	ldr.w	r1, [r4], #4
 8008b5c:	46e6      	mov	lr, ip
 8008b5e:	0c08      	lsrs	r0, r1, #16
 8008b60:	fa1c fc81 	uxtah	ip, ip, r1
 8008b64:	4471      	add	r1, lr
 8008b66:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008b6a:	b289      	uxth	r1, r1
 8008b6c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008b70:	f846 1b04 	str.w	r1, [r6], #4
 8008b74:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008b78:	e7dd      	b.n	8008b36 <__mdiff+0xd6>
 8008b7a:	3f01      	subs	r7, #1
 8008b7c:	e7e7      	b.n	8008b4e <__mdiff+0xee>
 8008b7e:	bf00      	nop
 8008b80:	0800b9ff 	.word	0x0800b9ff
 8008b84:	0800ba10 	.word	0x0800ba10

08008b88 <__ulp>:
 8008b88:	b082      	sub	sp, #8
 8008b8a:	ed8d 0b00 	vstr	d0, [sp]
 8008b8e:	9a01      	ldr	r2, [sp, #4]
 8008b90:	4b0f      	ldr	r3, [pc, #60]	@ (8008bd0 <__ulp+0x48>)
 8008b92:	4013      	ands	r3, r2
 8008b94:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	dc08      	bgt.n	8008bae <__ulp+0x26>
 8008b9c:	425b      	negs	r3, r3
 8008b9e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008ba2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008ba6:	da04      	bge.n	8008bb2 <__ulp+0x2a>
 8008ba8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008bac:	4113      	asrs	r3, r2
 8008bae:	2200      	movs	r2, #0
 8008bb0:	e008      	b.n	8008bc4 <__ulp+0x3c>
 8008bb2:	f1a2 0314 	sub.w	r3, r2, #20
 8008bb6:	2b1e      	cmp	r3, #30
 8008bb8:	bfda      	itte	le
 8008bba:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008bbe:	40da      	lsrle	r2, r3
 8008bc0:	2201      	movgt	r2, #1
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	4619      	mov	r1, r3
 8008bc6:	4610      	mov	r0, r2
 8008bc8:	ec41 0b10 	vmov	d0, r0, r1
 8008bcc:	b002      	add	sp, #8
 8008bce:	4770      	bx	lr
 8008bd0:	7ff00000 	.word	0x7ff00000

08008bd4 <__b2d>:
 8008bd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bd8:	6906      	ldr	r6, [r0, #16]
 8008bda:	f100 0814 	add.w	r8, r0, #20
 8008bde:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8008be2:	1f37      	subs	r7, r6, #4
 8008be4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008be8:	4610      	mov	r0, r2
 8008bea:	f7ff fd53 	bl	8008694 <__hi0bits>
 8008bee:	f1c0 0320 	rsb	r3, r0, #32
 8008bf2:	280a      	cmp	r0, #10
 8008bf4:	600b      	str	r3, [r1, #0]
 8008bf6:	491b      	ldr	r1, [pc, #108]	@ (8008c64 <__b2d+0x90>)
 8008bf8:	dc15      	bgt.n	8008c26 <__b2d+0x52>
 8008bfa:	f1c0 0c0b 	rsb	ip, r0, #11
 8008bfe:	fa22 f30c 	lsr.w	r3, r2, ip
 8008c02:	45b8      	cmp	r8, r7
 8008c04:	ea43 0501 	orr.w	r5, r3, r1
 8008c08:	bf34      	ite	cc
 8008c0a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008c0e:	2300      	movcs	r3, #0
 8008c10:	3015      	adds	r0, #21
 8008c12:	fa02 f000 	lsl.w	r0, r2, r0
 8008c16:	fa23 f30c 	lsr.w	r3, r3, ip
 8008c1a:	4303      	orrs	r3, r0
 8008c1c:	461c      	mov	r4, r3
 8008c1e:	ec45 4b10 	vmov	d0, r4, r5
 8008c22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c26:	45b8      	cmp	r8, r7
 8008c28:	bf3a      	itte	cc
 8008c2a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8008c2e:	f1a6 0708 	subcc.w	r7, r6, #8
 8008c32:	2300      	movcs	r3, #0
 8008c34:	380b      	subs	r0, #11
 8008c36:	d012      	beq.n	8008c5e <__b2d+0x8a>
 8008c38:	f1c0 0120 	rsb	r1, r0, #32
 8008c3c:	fa23 f401 	lsr.w	r4, r3, r1
 8008c40:	4082      	lsls	r2, r0
 8008c42:	4322      	orrs	r2, r4
 8008c44:	4547      	cmp	r7, r8
 8008c46:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8008c4a:	bf8c      	ite	hi
 8008c4c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8008c50:	2200      	movls	r2, #0
 8008c52:	4083      	lsls	r3, r0
 8008c54:	40ca      	lsrs	r2, r1
 8008c56:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8008c5a:	4313      	orrs	r3, r2
 8008c5c:	e7de      	b.n	8008c1c <__b2d+0x48>
 8008c5e:	ea42 0501 	orr.w	r5, r2, r1
 8008c62:	e7db      	b.n	8008c1c <__b2d+0x48>
 8008c64:	3ff00000 	.word	0x3ff00000

08008c68 <__d2b>:
 8008c68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008c6c:	460f      	mov	r7, r1
 8008c6e:	2101      	movs	r1, #1
 8008c70:	ec59 8b10 	vmov	r8, r9, d0
 8008c74:	4616      	mov	r6, r2
 8008c76:	f7ff fc1b 	bl	80084b0 <_Balloc>
 8008c7a:	4604      	mov	r4, r0
 8008c7c:	b930      	cbnz	r0, 8008c8c <__d2b+0x24>
 8008c7e:	4602      	mov	r2, r0
 8008c80:	4b23      	ldr	r3, [pc, #140]	@ (8008d10 <__d2b+0xa8>)
 8008c82:	4824      	ldr	r0, [pc, #144]	@ (8008d14 <__d2b+0xac>)
 8008c84:	f240 310f 	movw	r1, #783	@ 0x30f
 8008c88:	f001 fd0a 	bl	800a6a0 <__assert_func>
 8008c8c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008c90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008c94:	b10d      	cbz	r5, 8008c9a <__d2b+0x32>
 8008c96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008c9a:	9301      	str	r3, [sp, #4]
 8008c9c:	f1b8 0300 	subs.w	r3, r8, #0
 8008ca0:	d023      	beq.n	8008cea <__d2b+0x82>
 8008ca2:	4668      	mov	r0, sp
 8008ca4:	9300      	str	r3, [sp, #0]
 8008ca6:	f7ff fd14 	bl	80086d2 <__lo0bits>
 8008caa:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008cae:	b1d0      	cbz	r0, 8008ce6 <__d2b+0x7e>
 8008cb0:	f1c0 0320 	rsb	r3, r0, #32
 8008cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8008cb8:	430b      	orrs	r3, r1
 8008cba:	40c2      	lsrs	r2, r0
 8008cbc:	6163      	str	r3, [r4, #20]
 8008cbe:	9201      	str	r2, [sp, #4]
 8008cc0:	9b01      	ldr	r3, [sp, #4]
 8008cc2:	61a3      	str	r3, [r4, #24]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	bf0c      	ite	eq
 8008cc8:	2201      	moveq	r2, #1
 8008cca:	2202      	movne	r2, #2
 8008ccc:	6122      	str	r2, [r4, #16]
 8008cce:	b1a5      	cbz	r5, 8008cfa <__d2b+0x92>
 8008cd0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008cd4:	4405      	add	r5, r0
 8008cd6:	603d      	str	r5, [r7, #0]
 8008cd8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008cdc:	6030      	str	r0, [r6, #0]
 8008cde:	4620      	mov	r0, r4
 8008ce0:	b003      	add	sp, #12
 8008ce2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008ce6:	6161      	str	r1, [r4, #20]
 8008ce8:	e7ea      	b.n	8008cc0 <__d2b+0x58>
 8008cea:	a801      	add	r0, sp, #4
 8008cec:	f7ff fcf1 	bl	80086d2 <__lo0bits>
 8008cf0:	9b01      	ldr	r3, [sp, #4]
 8008cf2:	6163      	str	r3, [r4, #20]
 8008cf4:	3020      	adds	r0, #32
 8008cf6:	2201      	movs	r2, #1
 8008cf8:	e7e8      	b.n	8008ccc <__d2b+0x64>
 8008cfa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008cfe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008d02:	6038      	str	r0, [r7, #0]
 8008d04:	6918      	ldr	r0, [r3, #16]
 8008d06:	f7ff fcc5 	bl	8008694 <__hi0bits>
 8008d0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008d0e:	e7e5      	b.n	8008cdc <__d2b+0x74>
 8008d10:	0800b9ff 	.word	0x0800b9ff
 8008d14:	0800ba10 	.word	0x0800ba10

08008d18 <__ratio>:
 8008d18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d1c:	b085      	sub	sp, #20
 8008d1e:	e9cd 1000 	strd	r1, r0, [sp]
 8008d22:	a902      	add	r1, sp, #8
 8008d24:	f7ff ff56 	bl	8008bd4 <__b2d>
 8008d28:	9800      	ldr	r0, [sp, #0]
 8008d2a:	a903      	add	r1, sp, #12
 8008d2c:	ec55 4b10 	vmov	r4, r5, d0
 8008d30:	f7ff ff50 	bl	8008bd4 <__b2d>
 8008d34:	9b01      	ldr	r3, [sp, #4]
 8008d36:	6919      	ldr	r1, [r3, #16]
 8008d38:	9b00      	ldr	r3, [sp, #0]
 8008d3a:	691b      	ldr	r3, [r3, #16]
 8008d3c:	1ac9      	subs	r1, r1, r3
 8008d3e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008d42:	1a9b      	subs	r3, r3, r2
 8008d44:	ec5b ab10 	vmov	sl, fp, d0
 8008d48:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	bfce      	itee	gt
 8008d50:	462a      	movgt	r2, r5
 8008d52:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008d56:	465a      	movle	r2, fp
 8008d58:	462f      	mov	r7, r5
 8008d5a:	46d9      	mov	r9, fp
 8008d5c:	bfcc      	ite	gt
 8008d5e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008d62:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008d66:	464b      	mov	r3, r9
 8008d68:	4652      	mov	r2, sl
 8008d6a:	4620      	mov	r0, r4
 8008d6c:	4639      	mov	r1, r7
 8008d6e:	f7f7 fd8d 	bl	800088c <__aeabi_ddiv>
 8008d72:	ec41 0b10 	vmov	d0, r0, r1
 8008d76:	b005      	add	sp, #20
 8008d78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008d7c <__copybits>:
 8008d7c:	3901      	subs	r1, #1
 8008d7e:	b570      	push	{r4, r5, r6, lr}
 8008d80:	1149      	asrs	r1, r1, #5
 8008d82:	6914      	ldr	r4, [r2, #16]
 8008d84:	3101      	adds	r1, #1
 8008d86:	f102 0314 	add.w	r3, r2, #20
 8008d8a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008d8e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008d92:	1f05      	subs	r5, r0, #4
 8008d94:	42a3      	cmp	r3, r4
 8008d96:	d30c      	bcc.n	8008db2 <__copybits+0x36>
 8008d98:	1aa3      	subs	r3, r4, r2
 8008d9a:	3b11      	subs	r3, #17
 8008d9c:	f023 0303 	bic.w	r3, r3, #3
 8008da0:	3211      	adds	r2, #17
 8008da2:	42a2      	cmp	r2, r4
 8008da4:	bf88      	it	hi
 8008da6:	2300      	movhi	r3, #0
 8008da8:	4418      	add	r0, r3
 8008daa:	2300      	movs	r3, #0
 8008dac:	4288      	cmp	r0, r1
 8008dae:	d305      	bcc.n	8008dbc <__copybits+0x40>
 8008db0:	bd70      	pop	{r4, r5, r6, pc}
 8008db2:	f853 6b04 	ldr.w	r6, [r3], #4
 8008db6:	f845 6f04 	str.w	r6, [r5, #4]!
 8008dba:	e7eb      	b.n	8008d94 <__copybits+0x18>
 8008dbc:	f840 3b04 	str.w	r3, [r0], #4
 8008dc0:	e7f4      	b.n	8008dac <__copybits+0x30>

08008dc2 <__any_on>:
 8008dc2:	f100 0214 	add.w	r2, r0, #20
 8008dc6:	6900      	ldr	r0, [r0, #16]
 8008dc8:	114b      	asrs	r3, r1, #5
 8008dca:	4298      	cmp	r0, r3
 8008dcc:	b510      	push	{r4, lr}
 8008dce:	db11      	blt.n	8008df4 <__any_on+0x32>
 8008dd0:	dd0a      	ble.n	8008de8 <__any_on+0x26>
 8008dd2:	f011 011f 	ands.w	r1, r1, #31
 8008dd6:	d007      	beq.n	8008de8 <__any_on+0x26>
 8008dd8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008ddc:	fa24 f001 	lsr.w	r0, r4, r1
 8008de0:	fa00 f101 	lsl.w	r1, r0, r1
 8008de4:	428c      	cmp	r4, r1
 8008de6:	d10b      	bne.n	8008e00 <__any_on+0x3e>
 8008de8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008dec:	4293      	cmp	r3, r2
 8008dee:	d803      	bhi.n	8008df8 <__any_on+0x36>
 8008df0:	2000      	movs	r0, #0
 8008df2:	bd10      	pop	{r4, pc}
 8008df4:	4603      	mov	r3, r0
 8008df6:	e7f7      	b.n	8008de8 <__any_on+0x26>
 8008df8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008dfc:	2900      	cmp	r1, #0
 8008dfe:	d0f5      	beq.n	8008dec <__any_on+0x2a>
 8008e00:	2001      	movs	r0, #1
 8008e02:	e7f6      	b.n	8008df2 <__any_on+0x30>

08008e04 <sulp>:
 8008e04:	b570      	push	{r4, r5, r6, lr}
 8008e06:	4604      	mov	r4, r0
 8008e08:	460d      	mov	r5, r1
 8008e0a:	ec45 4b10 	vmov	d0, r4, r5
 8008e0e:	4616      	mov	r6, r2
 8008e10:	f7ff feba 	bl	8008b88 <__ulp>
 8008e14:	ec51 0b10 	vmov	r0, r1, d0
 8008e18:	b17e      	cbz	r6, 8008e3a <sulp+0x36>
 8008e1a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008e1e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	dd09      	ble.n	8008e3a <sulp+0x36>
 8008e26:	051b      	lsls	r3, r3, #20
 8008e28:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008e2c:	2400      	movs	r4, #0
 8008e2e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008e32:	4622      	mov	r2, r4
 8008e34:	462b      	mov	r3, r5
 8008e36:	f7f7 fbff 	bl	8000638 <__aeabi_dmul>
 8008e3a:	ec41 0b10 	vmov	d0, r0, r1
 8008e3e:	bd70      	pop	{r4, r5, r6, pc}

08008e40 <_strtod_l>:
 8008e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008e44:	b09f      	sub	sp, #124	@ 0x7c
 8008e46:	460c      	mov	r4, r1
 8008e48:	9217      	str	r2, [sp, #92]	@ 0x5c
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	921a      	str	r2, [sp, #104]	@ 0x68
 8008e4e:	9005      	str	r0, [sp, #20]
 8008e50:	f04f 0a00 	mov.w	sl, #0
 8008e54:	f04f 0b00 	mov.w	fp, #0
 8008e58:	460a      	mov	r2, r1
 8008e5a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008e5c:	7811      	ldrb	r1, [r2, #0]
 8008e5e:	292b      	cmp	r1, #43	@ 0x2b
 8008e60:	d04a      	beq.n	8008ef8 <_strtod_l+0xb8>
 8008e62:	d838      	bhi.n	8008ed6 <_strtod_l+0x96>
 8008e64:	290d      	cmp	r1, #13
 8008e66:	d832      	bhi.n	8008ece <_strtod_l+0x8e>
 8008e68:	2908      	cmp	r1, #8
 8008e6a:	d832      	bhi.n	8008ed2 <_strtod_l+0x92>
 8008e6c:	2900      	cmp	r1, #0
 8008e6e:	d03b      	beq.n	8008ee8 <_strtod_l+0xa8>
 8008e70:	2200      	movs	r2, #0
 8008e72:	920e      	str	r2, [sp, #56]	@ 0x38
 8008e74:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8008e76:	782a      	ldrb	r2, [r5, #0]
 8008e78:	2a30      	cmp	r2, #48	@ 0x30
 8008e7a:	f040 80b2 	bne.w	8008fe2 <_strtod_l+0x1a2>
 8008e7e:	786a      	ldrb	r2, [r5, #1]
 8008e80:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008e84:	2a58      	cmp	r2, #88	@ 0x58
 8008e86:	d16e      	bne.n	8008f66 <_strtod_l+0x126>
 8008e88:	9302      	str	r3, [sp, #8]
 8008e8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008e8c:	9301      	str	r3, [sp, #4]
 8008e8e:	ab1a      	add	r3, sp, #104	@ 0x68
 8008e90:	9300      	str	r3, [sp, #0]
 8008e92:	4a8f      	ldr	r2, [pc, #572]	@ (80090d0 <_strtod_l+0x290>)
 8008e94:	9805      	ldr	r0, [sp, #20]
 8008e96:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008e98:	a919      	add	r1, sp, #100	@ 0x64
 8008e9a:	f001 fc9b 	bl	800a7d4 <__gethex>
 8008e9e:	f010 060f 	ands.w	r6, r0, #15
 8008ea2:	4604      	mov	r4, r0
 8008ea4:	d005      	beq.n	8008eb2 <_strtod_l+0x72>
 8008ea6:	2e06      	cmp	r6, #6
 8008ea8:	d128      	bne.n	8008efc <_strtod_l+0xbc>
 8008eaa:	3501      	adds	r5, #1
 8008eac:	2300      	movs	r3, #0
 8008eae:	9519      	str	r5, [sp, #100]	@ 0x64
 8008eb0:	930e      	str	r3, [sp, #56]	@ 0x38
 8008eb2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	f040 858e 	bne.w	80099d6 <_strtod_l+0xb96>
 8008eba:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008ebc:	b1cb      	cbz	r3, 8008ef2 <_strtod_l+0xb2>
 8008ebe:	4652      	mov	r2, sl
 8008ec0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8008ec4:	ec43 2b10 	vmov	d0, r2, r3
 8008ec8:	b01f      	add	sp, #124	@ 0x7c
 8008eca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ece:	2920      	cmp	r1, #32
 8008ed0:	d1ce      	bne.n	8008e70 <_strtod_l+0x30>
 8008ed2:	3201      	adds	r2, #1
 8008ed4:	e7c1      	b.n	8008e5a <_strtod_l+0x1a>
 8008ed6:	292d      	cmp	r1, #45	@ 0x2d
 8008ed8:	d1ca      	bne.n	8008e70 <_strtod_l+0x30>
 8008eda:	2101      	movs	r1, #1
 8008edc:	910e      	str	r1, [sp, #56]	@ 0x38
 8008ede:	1c51      	adds	r1, r2, #1
 8008ee0:	9119      	str	r1, [sp, #100]	@ 0x64
 8008ee2:	7852      	ldrb	r2, [r2, #1]
 8008ee4:	2a00      	cmp	r2, #0
 8008ee6:	d1c5      	bne.n	8008e74 <_strtod_l+0x34>
 8008ee8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8008eea:	9419      	str	r4, [sp, #100]	@ 0x64
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	f040 8570 	bne.w	80099d2 <_strtod_l+0xb92>
 8008ef2:	4652      	mov	r2, sl
 8008ef4:	465b      	mov	r3, fp
 8008ef6:	e7e5      	b.n	8008ec4 <_strtod_l+0x84>
 8008ef8:	2100      	movs	r1, #0
 8008efa:	e7ef      	b.n	8008edc <_strtod_l+0x9c>
 8008efc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008efe:	b13a      	cbz	r2, 8008f10 <_strtod_l+0xd0>
 8008f00:	2135      	movs	r1, #53	@ 0x35
 8008f02:	a81c      	add	r0, sp, #112	@ 0x70
 8008f04:	f7ff ff3a 	bl	8008d7c <__copybits>
 8008f08:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008f0a:	9805      	ldr	r0, [sp, #20]
 8008f0c:	f7ff fb10 	bl	8008530 <_Bfree>
 8008f10:	3e01      	subs	r6, #1
 8008f12:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8008f14:	2e04      	cmp	r6, #4
 8008f16:	d806      	bhi.n	8008f26 <_strtod_l+0xe6>
 8008f18:	e8df f006 	tbb	[pc, r6]
 8008f1c:	201d0314 	.word	0x201d0314
 8008f20:	14          	.byte	0x14
 8008f21:	00          	.byte	0x00
 8008f22:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8008f26:	05e1      	lsls	r1, r4, #23
 8008f28:	bf48      	it	mi
 8008f2a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8008f2e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008f32:	0d1b      	lsrs	r3, r3, #20
 8008f34:	051b      	lsls	r3, r3, #20
 8008f36:	2b00      	cmp	r3, #0
 8008f38:	d1bb      	bne.n	8008eb2 <_strtod_l+0x72>
 8008f3a:	f7fe fb1d 	bl	8007578 <__errno>
 8008f3e:	2322      	movs	r3, #34	@ 0x22
 8008f40:	6003      	str	r3, [r0, #0]
 8008f42:	e7b6      	b.n	8008eb2 <_strtod_l+0x72>
 8008f44:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8008f48:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8008f4c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8008f50:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8008f54:	e7e7      	b.n	8008f26 <_strtod_l+0xe6>
 8008f56:	f8df b180 	ldr.w	fp, [pc, #384]	@ 80090d8 <_strtod_l+0x298>
 8008f5a:	e7e4      	b.n	8008f26 <_strtod_l+0xe6>
 8008f5c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008f60:	f04f 3aff 	mov.w	sl, #4294967295
 8008f64:	e7df      	b.n	8008f26 <_strtod_l+0xe6>
 8008f66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f68:	1c5a      	adds	r2, r3, #1
 8008f6a:	9219      	str	r2, [sp, #100]	@ 0x64
 8008f6c:	785b      	ldrb	r3, [r3, #1]
 8008f6e:	2b30      	cmp	r3, #48	@ 0x30
 8008f70:	d0f9      	beq.n	8008f66 <_strtod_l+0x126>
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d09d      	beq.n	8008eb2 <_strtod_l+0x72>
 8008f76:	2301      	movs	r3, #1
 8008f78:	2700      	movs	r7, #0
 8008f7a:	9308      	str	r3, [sp, #32]
 8008f7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008f7e:	930c      	str	r3, [sp, #48]	@ 0x30
 8008f80:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008f82:	46b9      	mov	r9, r7
 8008f84:	220a      	movs	r2, #10
 8008f86:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008f88:	7805      	ldrb	r5, [r0, #0]
 8008f8a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008f8e:	b2d9      	uxtb	r1, r3
 8008f90:	2909      	cmp	r1, #9
 8008f92:	d928      	bls.n	8008fe6 <_strtod_l+0x1a6>
 8008f94:	494f      	ldr	r1, [pc, #316]	@ (80090d4 <_strtod_l+0x294>)
 8008f96:	2201      	movs	r2, #1
 8008f98:	f7fe fa7e 	bl	8007498 <strncmp>
 8008f9c:	2800      	cmp	r0, #0
 8008f9e:	d032      	beq.n	8009006 <_strtod_l+0x1c6>
 8008fa0:	2000      	movs	r0, #0
 8008fa2:	462a      	mov	r2, r5
 8008fa4:	900a      	str	r0, [sp, #40]	@ 0x28
 8008fa6:	464d      	mov	r5, r9
 8008fa8:	4603      	mov	r3, r0
 8008faa:	2a65      	cmp	r2, #101	@ 0x65
 8008fac:	d001      	beq.n	8008fb2 <_strtod_l+0x172>
 8008fae:	2a45      	cmp	r2, #69	@ 0x45
 8008fb0:	d114      	bne.n	8008fdc <_strtod_l+0x19c>
 8008fb2:	b91d      	cbnz	r5, 8008fbc <_strtod_l+0x17c>
 8008fb4:	9a08      	ldr	r2, [sp, #32]
 8008fb6:	4302      	orrs	r2, r0
 8008fb8:	d096      	beq.n	8008ee8 <_strtod_l+0xa8>
 8008fba:	2500      	movs	r5, #0
 8008fbc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008fbe:	1c62      	adds	r2, r4, #1
 8008fc0:	9219      	str	r2, [sp, #100]	@ 0x64
 8008fc2:	7862      	ldrb	r2, [r4, #1]
 8008fc4:	2a2b      	cmp	r2, #43	@ 0x2b
 8008fc6:	d07a      	beq.n	80090be <_strtod_l+0x27e>
 8008fc8:	2a2d      	cmp	r2, #45	@ 0x2d
 8008fca:	d07e      	beq.n	80090ca <_strtod_l+0x28a>
 8008fcc:	f04f 0c00 	mov.w	ip, #0
 8008fd0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008fd4:	2909      	cmp	r1, #9
 8008fd6:	f240 8085 	bls.w	80090e4 <_strtod_l+0x2a4>
 8008fda:	9419      	str	r4, [sp, #100]	@ 0x64
 8008fdc:	f04f 0800 	mov.w	r8, #0
 8008fe0:	e0a5      	b.n	800912e <_strtod_l+0x2ee>
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	e7c8      	b.n	8008f78 <_strtod_l+0x138>
 8008fe6:	f1b9 0f08 	cmp.w	r9, #8
 8008fea:	bfd8      	it	le
 8008fec:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008fee:	f100 0001 	add.w	r0, r0, #1
 8008ff2:	bfda      	itte	le
 8008ff4:	fb02 3301 	mlale	r3, r2, r1, r3
 8008ff8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008ffa:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008ffe:	f109 0901 	add.w	r9, r9, #1
 8009002:	9019      	str	r0, [sp, #100]	@ 0x64
 8009004:	e7bf      	b.n	8008f86 <_strtod_l+0x146>
 8009006:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009008:	1c5a      	adds	r2, r3, #1
 800900a:	9219      	str	r2, [sp, #100]	@ 0x64
 800900c:	785a      	ldrb	r2, [r3, #1]
 800900e:	f1b9 0f00 	cmp.w	r9, #0
 8009012:	d03b      	beq.n	800908c <_strtod_l+0x24c>
 8009014:	900a      	str	r0, [sp, #40]	@ 0x28
 8009016:	464d      	mov	r5, r9
 8009018:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800901c:	2b09      	cmp	r3, #9
 800901e:	d912      	bls.n	8009046 <_strtod_l+0x206>
 8009020:	2301      	movs	r3, #1
 8009022:	e7c2      	b.n	8008faa <_strtod_l+0x16a>
 8009024:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009026:	1c5a      	adds	r2, r3, #1
 8009028:	9219      	str	r2, [sp, #100]	@ 0x64
 800902a:	785a      	ldrb	r2, [r3, #1]
 800902c:	3001      	adds	r0, #1
 800902e:	2a30      	cmp	r2, #48	@ 0x30
 8009030:	d0f8      	beq.n	8009024 <_strtod_l+0x1e4>
 8009032:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009036:	2b08      	cmp	r3, #8
 8009038:	f200 84d2 	bhi.w	80099e0 <_strtod_l+0xba0>
 800903c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800903e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009040:	2000      	movs	r0, #0
 8009042:	930c      	str	r3, [sp, #48]	@ 0x30
 8009044:	4605      	mov	r5, r0
 8009046:	3a30      	subs	r2, #48	@ 0x30
 8009048:	f100 0301 	add.w	r3, r0, #1
 800904c:	d018      	beq.n	8009080 <_strtod_l+0x240>
 800904e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009050:	4419      	add	r1, r3
 8009052:	910a      	str	r1, [sp, #40]	@ 0x28
 8009054:	462e      	mov	r6, r5
 8009056:	f04f 0e0a 	mov.w	lr, #10
 800905a:	1c71      	adds	r1, r6, #1
 800905c:	eba1 0c05 	sub.w	ip, r1, r5
 8009060:	4563      	cmp	r3, ip
 8009062:	dc15      	bgt.n	8009090 <_strtod_l+0x250>
 8009064:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009068:	182b      	adds	r3, r5, r0
 800906a:	2b08      	cmp	r3, #8
 800906c:	f105 0501 	add.w	r5, r5, #1
 8009070:	4405      	add	r5, r0
 8009072:	dc1a      	bgt.n	80090aa <_strtod_l+0x26a>
 8009074:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009076:	230a      	movs	r3, #10
 8009078:	fb03 2301 	mla	r3, r3, r1, r2
 800907c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800907e:	2300      	movs	r3, #0
 8009080:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009082:	1c51      	adds	r1, r2, #1
 8009084:	9119      	str	r1, [sp, #100]	@ 0x64
 8009086:	7852      	ldrb	r2, [r2, #1]
 8009088:	4618      	mov	r0, r3
 800908a:	e7c5      	b.n	8009018 <_strtod_l+0x1d8>
 800908c:	4648      	mov	r0, r9
 800908e:	e7ce      	b.n	800902e <_strtod_l+0x1ee>
 8009090:	2e08      	cmp	r6, #8
 8009092:	dc05      	bgt.n	80090a0 <_strtod_l+0x260>
 8009094:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009096:	fb0e f606 	mul.w	r6, lr, r6
 800909a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800909c:	460e      	mov	r6, r1
 800909e:	e7dc      	b.n	800905a <_strtod_l+0x21a>
 80090a0:	2910      	cmp	r1, #16
 80090a2:	bfd8      	it	le
 80090a4:	fb0e f707 	mulle.w	r7, lr, r7
 80090a8:	e7f8      	b.n	800909c <_strtod_l+0x25c>
 80090aa:	2b0f      	cmp	r3, #15
 80090ac:	bfdc      	itt	le
 80090ae:	230a      	movle	r3, #10
 80090b0:	fb03 2707 	mlale	r7, r3, r7, r2
 80090b4:	e7e3      	b.n	800907e <_strtod_l+0x23e>
 80090b6:	2300      	movs	r3, #0
 80090b8:	930a      	str	r3, [sp, #40]	@ 0x28
 80090ba:	2301      	movs	r3, #1
 80090bc:	e77a      	b.n	8008fb4 <_strtod_l+0x174>
 80090be:	f04f 0c00 	mov.w	ip, #0
 80090c2:	1ca2      	adds	r2, r4, #2
 80090c4:	9219      	str	r2, [sp, #100]	@ 0x64
 80090c6:	78a2      	ldrb	r2, [r4, #2]
 80090c8:	e782      	b.n	8008fd0 <_strtod_l+0x190>
 80090ca:	f04f 0c01 	mov.w	ip, #1
 80090ce:	e7f8      	b.n	80090c2 <_strtod_l+0x282>
 80090d0:	0800bc4c 	.word	0x0800bc4c
 80090d4:	0800ba69 	.word	0x0800ba69
 80090d8:	7ff00000 	.word	0x7ff00000
 80090dc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80090de:	1c51      	adds	r1, r2, #1
 80090e0:	9119      	str	r1, [sp, #100]	@ 0x64
 80090e2:	7852      	ldrb	r2, [r2, #1]
 80090e4:	2a30      	cmp	r2, #48	@ 0x30
 80090e6:	d0f9      	beq.n	80090dc <_strtod_l+0x29c>
 80090e8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80090ec:	2908      	cmp	r1, #8
 80090ee:	f63f af75 	bhi.w	8008fdc <_strtod_l+0x19c>
 80090f2:	3a30      	subs	r2, #48	@ 0x30
 80090f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80090f6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80090f8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80090fa:	f04f 080a 	mov.w	r8, #10
 80090fe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009100:	1c56      	adds	r6, r2, #1
 8009102:	9619      	str	r6, [sp, #100]	@ 0x64
 8009104:	7852      	ldrb	r2, [r2, #1]
 8009106:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800910a:	f1be 0f09 	cmp.w	lr, #9
 800910e:	d939      	bls.n	8009184 <_strtod_l+0x344>
 8009110:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009112:	1a76      	subs	r6, r6, r1
 8009114:	2e08      	cmp	r6, #8
 8009116:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800911a:	dc03      	bgt.n	8009124 <_strtod_l+0x2e4>
 800911c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800911e:	4588      	cmp	r8, r1
 8009120:	bfa8      	it	ge
 8009122:	4688      	movge	r8, r1
 8009124:	f1bc 0f00 	cmp.w	ip, #0
 8009128:	d001      	beq.n	800912e <_strtod_l+0x2ee>
 800912a:	f1c8 0800 	rsb	r8, r8, #0
 800912e:	2d00      	cmp	r5, #0
 8009130:	d14e      	bne.n	80091d0 <_strtod_l+0x390>
 8009132:	9908      	ldr	r1, [sp, #32]
 8009134:	4308      	orrs	r0, r1
 8009136:	f47f aebc 	bne.w	8008eb2 <_strtod_l+0x72>
 800913a:	2b00      	cmp	r3, #0
 800913c:	f47f aed4 	bne.w	8008ee8 <_strtod_l+0xa8>
 8009140:	2a69      	cmp	r2, #105	@ 0x69
 8009142:	d028      	beq.n	8009196 <_strtod_l+0x356>
 8009144:	dc25      	bgt.n	8009192 <_strtod_l+0x352>
 8009146:	2a49      	cmp	r2, #73	@ 0x49
 8009148:	d025      	beq.n	8009196 <_strtod_l+0x356>
 800914a:	2a4e      	cmp	r2, #78	@ 0x4e
 800914c:	f47f aecc 	bne.w	8008ee8 <_strtod_l+0xa8>
 8009150:	499a      	ldr	r1, [pc, #616]	@ (80093bc <_strtod_l+0x57c>)
 8009152:	a819      	add	r0, sp, #100	@ 0x64
 8009154:	f001 fd60 	bl	800ac18 <__match>
 8009158:	2800      	cmp	r0, #0
 800915a:	f43f aec5 	beq.w	8008ee8 <_strtod_l+0xa8>
 800915e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	2b28      	cmp	r3, #40	@ 0x28
 8009164:	d12e      	bne.n	80091c4 <_strtod_l+0x384>
 8009166:	4996      	ldr	r1, [pc, #600]	@ (80093c0 <_strtod_l+0x580>)
 8009168:	aa1c      	add	r2, sp, #112	@ 0x70
 800916a:	a819      	add	r0, sp, #100	@ 0x64
 800916c:	f001 fd68 	bl	800ac40 <__hexnan>
 8009170:	2805      	cmp	r0, #5
 8009172:	d127      	bne.n	80091c4 <_strtod_l+0x384>
 8009174:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009176:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800917a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800917e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009182:	e696      	b.n	8008eb2 <_strtod_l+0x72>
 8009184:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009186:	fb08 2101 	mla	r1, r8, r1, r2
 800918a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800918e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009190:	e7b5      	b.n	80090fe <_strtod_l+0x2be>
 8009192:	2a6e      	cmp	r2, #110	@ 0x6e
 8009194:	e7da      	b.n	800914c <_strtod_l+0x30c>
 8009196:	498b      	ldr	r1, [pc, #556]	@ (80093c4 <_strtod_l+0x584>)
 8009198:	a819      	add	r0, sp, #100	@ 0x64
 800919a:	f001 fd3d 	bl	800ac18 <__match>
 800919e:	2800      	cmp	r0, #0
 80091a0:	f43f aea2 	beq.w	8008ee8 <_strtod_l+0xa8>
 80091a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091a6:	4988      	ldr	r1, [pc, #544]	@ (80093c8 <_strtod_l+0x588>)
 80091a8:	3b01      	subs	r3, #1
 80091aa:	a819      	add	r0, sp, #100	@ 0x64
 80091ac:	9319      	str	r3, [sp, #100]	@ 0x64
 80091ae:	f001 fd33 	bl	800ac18 <__match>
 80091b2:	b910      	cbnz	r0, 80091ba <_strtod_l+0x37a>
 80091b4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091b6:	3301      	adds	r3, #1
 80091b8:	9319      	str	r3, [sp, #100]	@ 0x64
 80091ba:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80093d8 <_strtod_l+0x598>
 80091be:	f04f 0a00 	mov.w	sl, #0
 80091c2:	e676      	b.n	8008eb2 <_strtod_l+0x72>
 80091c4:	4881      	ldr	r0, [pc, #516]	@ (80093cc <_strtod_l+0x58c>)
 80091c6:	f001 fa63 	bl	800a690 <nan>
 80091ca:	ec5b ab10 	vmov	sl, fp, d0
 80091ce:	e670      	b.n	8008eb2 <_strtod_l+0x72>
 80091d0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80091d2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80091d4:	eba8 0303 	sub.w	r3, r8, r3
 80091d8:	f1b9 0f00 	cmp.w	r9, #0
 80091dc:	bf08      	it	eq
 80091de:	46a9      	moveq	r9, r5
 80091e0:	2d10      	cmp	r5, #16
 80091e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80091e4:	462c      	mov	r4, r5
 80091e6:	bfa8      	it	ge
 80091e8:	2410      	movge	r4, #16
 80091ea:	f7f7 f9ab 	bl	8000544 <__aeabi_ui2d>
 80091ee:	2d09      	cmp	r5, #9
 80091f0:	4682      	mov	sl, r0
 80091f2:	468b      	mov	fp, r1
 80091f4:	dc13      	bgt.n	800921e <_strtod_l+0x3de>
 80091f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	f43f ae5a 	beq.w	8008eb2 <_strtod_l+0x72>
 80091fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009200:	dd78      	ble.n	80092f4 <_strtod_l+0x4b4>
 8009202:	2b16      	cmp	r3, #22
 8009204:	dc5f      	bgt.n	80092c6 <_strtod_l+0x486>
 8009206:	4972      	ldr	r1, [pc, #456]	@ (80093d0 <_strtod_l+0x590>)
 8009208:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800920c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009210:	4652      	mov	r2, sl
 8009212:	465b      	mov	r3, fp
 8009214:	f7f7 fa10 	bl	8000638 <__aeabi_dmul>
 8009218:	4682      	mov	sl, r0
 800921a:	468b      	mov	fp, r1
 800921c:	e649      	b.n	8008eb2 <_strtod_l+0x72>
 800921e:	4b6c      	ldr	r3, [pc, #432]	@ (80093d0 <_strtod_l+0x590>)
 8009220:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009224:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009228:	f7f7 fa06 	bl	8000638 <__aeabi_dmul>
 800922c:	4682      	mov	sl, r0
 800922e:	4638      	mov	r0, r7
 8009230:	468b      	mov	fp, r1
 8009232:	f7f7 f987 	bl	8000544 <__aeabi_ui2d>
 8009236:	4602      	mov	r2, r0
 8009238:	460b      	mov	r3, r1
 800923a:	4650      	mov	r0, sl
 800923c:	4659      	mov	r1, fp
 800923e:	f7f7 f845 	bl	80002cc <__adddf3>
 8009242:	2d0f      	cmp	r5, #15
 8009244:	4682      	mov	sl, r0
 8009246:	468b      	mov	fp, r1
 8009248:	ddd5      	ble.n	80091f6 <_strtod_l+0x3b6>
 800924a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800924c:	1b2c      	subs	r4, r5, r4
 800924e:	441c      	add	r4, r3
 8009250:	2c00      	cmp	r4, #0
 8009252:	f340 8093 	ble.w	800937c <_strtod_l+0x53c>
 8009256:	f014 030f 	ands.w	r3, r4, #15
 800925a:	d00a      	beq.n	8009272 <_strtod_l+0x432>
 800925c:	495c      	ldr	r1, [pc, #368]	@ (80093d0 <_strtod_l+0x590>)
 800925e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009262:	4652      	mov	r2, sl
 8009264:	465b      	mov	r3, fp
 8009266:	e9d1 0100 	ldrd	r0, r1, [r1]
 800926a:	f7f7 f9e5 	bl	8000638 <__aeabi_dmul>
 800926e:	4682      	mov	sl, r0
 8009270:	468b      	mov	fp, r1
 8009272:	f034 040f 	bics.w	r4, r4, #15
 8009276:	d073      	beq.n	8009360 <_strtod_l+0x520>
 8009278:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800927c:	dd49      	ble.n	8009312 <_strtod_l+0x4d2>
 800927e:	2400      	movs	r4, #0
 8009280:	46a0      	mov	r8, r4
 8009282:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009284:	46a1      	mov	r9, r4
 8009286:	9a05      	ldr	r2, [sp, #20]
 8009288:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80093d8 <_strtod_l+0x598>
 800928c:	2322      	movs	r3, #34	@ 0x22
 800928e:	6013      	str	r3, [r2, #0]
 8009290:	f04f 0a00 	mov.w	sl, #0
 8009294:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009296:	2b00      	cmp	r3, #0
 8009298:	f43f ae0b 	beq.w	8008eb2 <_strtod_l+0x72>
 800929c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800929e:	9805      	ldr	r0, [sp, #20]
 80092a0:	f7ff f946 	bl	8008530 <_Bfree>
 80092a4:	9805      	ldr	r0, [sp, #20]
 80092a6:	4649      	mov	r1, r9
 80092a8:	f7ff f942 	bl	8008530 <_Bfree>
 80092ac:	9805      	ldr	r0, [sp, #20]
 80092ae:	4641      	mov	r1, r8
 80092b0:	f7ff f93e 	bl	8008530 <_Bfree>
 80092b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80092b6:	9805      	ldr	r0, [sp, #20]
 80092b8:	f7ff f93a 	bl	8008530 <_Bfree>
 80092bc:	9805      	ldr	r0, [sp, #20]
 80092be:	4621      	mov	r1, r4
 80092c0:	f7ff f936 	bl	8008530 <_Bfree>
 80092c4:	e5f5      	b.n	8008eb2 <_strtod_l+0x72>
 80092c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092c8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80092cc:	4293      	cmp	r3, r2
 80092ce:	dbbc      	blt.n	800924a <_strtod_l+0x40a>
 80092d0:	4c3f      	ldr	r4, [pc, #252]	@ (80093d0 <_strtod_l+0x590>)
 80092d2:	f1c5 050f 	rsb	r5, r5, #15
 80092d6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80092da:	4652      	mov	r2, sl
 80092dc:	465b      	mov	r3, fp
 80092de:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092e2:	f7f7 f9a9 	bl	8000638 <__aeabi_dmul>
 80092e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092e8:	1b5d      	subs	r5, r3, r5
 80092ea:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80092ee:	e9d4 2300 	ldrd	r2, r3, [r4]
 80092f2:	e78f      	b.n	8009214 <_strtod_l+0x3d4>
 80092f4:	3316      	adds	r3, #22
 80092f6:	dba8      	blt.n	800924a <_strtod_l+0x40a>
 80092f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092fa:	eba3 0808 	sub.w	r8, r3, r8
 80092fe:	4b34      	ldr	r3, [pc, #208]	@ (80093d0 <_strtod_l+0x590>)
 8009300:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009304:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009308:	4650      	mov	r0, sl
 800930a:	4659      	mov	r1, fp
 800930c:	f7f7 fabe 	bl	800088c <__aeabi_ddiv>
 8009310:	e782      	b.n	8009218 <_strtod_l+0x3d8>
 8009312:	2300      	movs	r3, #0
 8009314:	4f2f      	ldr	r7, [pc, #188]	@ (80093d4 <_strtod_l+0x594>)
 8009316:	1124      	asrs	r4, r4, #4
 8009318:	4650      	mov	r0, sl
 800931a:	4659      	mov	r1, fp
 800931c:	461e      	mov	r6, r3
 800931e:	2c01      	cmp	r4, #1
 8009320:	dc21      	bgt.n	8009366 <_strtod_l+0x526>
 8009322:	b10b      	cbz	r3, 8009328 <_strtod_l+0x4e8>
 8009324:	4682      	mov	sl, r0
 8009326:	468b      	mov	fp, r1
 8009328:	492a      	ldr	r1, [pc, #168]	@ (80093d4 <_strtod_l+0x594>)
 800932a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800932e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009332:	4652      	mov	r2, sl
 8009334:	465b      	mov	r3, fp
 8009336:	e9d1 0100 	ldrd	r0, r1, [r1]
 800933a:	f7f7 f97d 	bl	8000638 <__aeabi_dmul>
 800933e:	4b26      	ldr	r3, [pc, #152]	@ (80093d8 <_strtod_l+0x598>)
 8009340:	460a      	mov	r2, r1
 8009342:	400b      	ands	r3, r1
 8009344:	4925      	ldr	r1, [pc, #148]	@ (80093dc <_strtod_l+0x59c>)
 8009346:	428b      	cmp	r3, r1
 8009348:	4682      	mov	sl, r0
 800934a:	d898      	bhi.n	800927e <_strtod_l+0x43e>
 800934c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009350:	428b      	cmp	r3, r1
 8009352:	bf86      	itte	hi
 8009354:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80093e0 <_strtod_l+0x5a0>
 8009358:	f04f 3aff 	movhi.w	sl, #4294967295
 800935c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009360:	2300      	movs	r3, #0
 8009362:	9308      	str	r3, [sp, #32]
 8009364:	e076      	b.n	8009454 <_strtod_l+0x614>
 8009366:	07e2      	lsls	r2, r4, #31
 8009368:	d504      	bpl.n	8009374 <_strtod_l+0x534>
 800936a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800936e:	f7f7 f963 	bl	8000638 <__aeabi_dmul>
 8009372:	2301      	movs	r3, #1
 8009374:	3601      	adds	r6, #1
 8009376:	1064      	asrs	r4, r4, #1
 8009378:	3708      	adds	r7, #8
 800937a:	e7d0      	b.n	800931e <_strtod_l+0x4de>
 800937c:	d0f0      	beq.n	8009360 <_strtod_l+0x520>
 800937e:	4264      	negs	r4, r4
 8009380:	f014 020f 	ands.w	r2, r4, #15
 8009384:	d00a      	beq.n	800939c <_strtod_l+0x55c>
 8009386:	4b12      	ldr	r3, [pc, #72]	@ (80093d0 <_strtod_l+0x590>)
 8009388:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800938c:	4650      	mov	r0, sl
 800938e:	4659      	mov	r1, fp
 8009390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009394:	f7f7 fa7a 	bl	800088c <__aeabi_ddiv>
 8009398:	4682      	mov	sl, r0
 800939a:	468b      	mov	fp, r1
 800939c:	1124      	asrs	r4, r4, #4
 800939e:	d0df      	beq.n	8009360 <_strtod_l+0x520>
 80093a0:	2c1f      	cmp	r4, #31
 80093a2:	dd1f      	ble.n	80093e4 <_strtod_l+0x5a4>
 80093a4:	2400      	movs	r4, #0
 80093a6:	46a0      	mov	r8, r4
 80093a8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80093aa:	46a1      	mov	r9, r4
 80093ac:	9a05      	ldr	r2, [sp, #20]
 80093ae:	2322      	movs	r3, #34	@ 0x22
 80093b0:	f04f 0a00 	mov.w	sl, #0
 80093b4:	f04f 0b00 	mov.w	fp, #0
 80093b8:	6013      	str	r3, [r2, #0]
 80093ba:	e76b      	b.n	8009294 <_strtod_l+0x454>
 80093bc:	0800b959 	.word	0x0800b959
 80093c0:	0800bc38 	.word	0x0800bc38
 80093c4:	0800b951 	.word	0x0800b951
 80093c8:	0800b986 	.word	0x0800b986
 80093cc:	0800bada 	.word	0x0800bada
 80093d0:	0800bb70 	.word	0x0800bb70
 80093d4:	0800bb48 	.word	0x0800bb48
 80093d8:	7ff00000 	.word	0x7ff00000
 80093dc:	7ca00000 	.word	0x7ca00000
 80093e0:	7fefffff 	.word	0x7fefffff
 80093e4:	f014 0310 	ands.w	r3, r4, #16
 80093e8:	bf18      	it	ne
 80093ea:	236a      	movne	r3, #106	@ 0x6a
 80093ec:	4ea9      	ldr	r6, [pc, #676]	@ (8009694 <_strtod_l+0x854>)
 80093ee:	9308      	str	r3, [sp, #32]
 80093f0:	4650      	mov	r0, sl
 80093f2:	4659      	mov	r1, fp
 80093f4:	2300      	movs	r3, #0
 80093f6:	07e7      	lsls	r7, r4, #31
 80093f8:	d504      	bpl.n	8009404 <_strtod_l+0x5c4>
 80093fa:	e9d6 2300 	ldrd	r2, r3, [r6]
 80093fe:	f7f7 f91b 	bl	8000638 <__aeabi_dmul>
 8009402:	2301      	movs	r3, #1
 8009404:	1064      	asrs	r4, r4, #1
 8009406:	f106 0608 	add.w	r6, r6, #8
 800940a:	d1f4      	bne.n	80093f6 <_strtod_l+0x5b6>
 800940c:	b10b      	cbz	r3, 8009412 <_strtod_l+0x5d2>
 800940e:	4682      	mov	sl, r0
 8009410:	468b      	mov	fp, r1
 8009412:	9b08      	ldr	r3, [sp, #32]
 8009414:	b1b3      	cbz	r3, 8009444 <_strtod_l+0x604>
 8009416:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800941a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800941e:	2b00      	cmp	r3, #0
 8009420:	4659      	mov	r1, fp
 8009422:	dd0f      	ble.n	8009444 <_strtod_l+0x604>
 8009424:	2b1f      	cmp	r3, #31
 8009426:	dd56      	ble.n	80094d6 <_strtod_l+0x696>
 8009428:	2b34      	cmp	r3, #52	@ 0x34
 800942a:	bfde      	ittt	le
 800942c:	f04f 33ff 	movle.w	r3, #4294967295
 8009430:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009434:	4093      	lslle	r3, r2
 8009436:	f04f 0a00 	mov.w	sl, #0
 800943a:	bfcc      	ite	gt
 800943c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009440:	ea03 0b01 	andle.w	fp, r3, r1
 8009444:	2200      	movs	r2, #0
 8009446:	2300      	movs	r3, #0
 8009448:	4650      	mov	r0, sl
 800944a:	4659      	mov	r1, fp
 800944c:	f7f7 fb5c 	bl	8000b08 <__aeabi_dcmpeq>
 8009450:	2800      	cmp	r0, #0
 8009452:	d1a7      	bne.n	80093a4 <_strtod_l+0x564>
 8009454:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009456:	9300      	str	r3, [sp, #0]
 8009458:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800945a:	9805      	ldr	r0, [sp, #20]
 800945c:	462b      	mov	r3, r5
 800945e:	464a      	mov	r2, r9
 8009460:	f7ff f8ce 	bl	8008600 <__s2b>
 8009464:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009466:	2800      	cmp	r0, #0
 8009468:	f43f af09 	beq.w	800927e <_strtod_l+0x43e>
 800946c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800946e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009470:	2a00      	cmp	r2, #0
 8009472:	eba3 0308 	sub.w	r3, r3, r8
 8009476:	bfa8      	it	ge
 8009478:	2300      	movge	r3, #0
 800947a:	9312      	str	r3, [sp, #72]	@ 0x48
 800947c:	2400      	movs	r4, #0
 800947e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009482:	9316      	str	r3, [sp, #88]	@ 0x58
 8009484:	46a0      	mov	r8, r4
 8009486:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009488:	9805      	ldr	r0, [sp, #20]
 800948a:	6859      	ldr	r1, [r3, #4]
 800948c:	f7ff f810 	bl	80084b0 <_Balloc>
 8009490:	4681      	mov	r9, r0
 8009492:	2800      	cmp	r0, #0
 8009494:	f43f aef7 	beq.w	8009286 <_strtod_l+0x446>
 8009498:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800949a:	691a      	ldr	r2, [r3, #16]
 800949c:	3202      	adds	r2, #2
 800949e:	f103 010c 	add.w	r1, r3, #12
 80094a2:	0092      	lsls	r2, r2, #2
 80094a4:	300c      	adds	r0, #12
 80094a6:	f7fe f894 	bl	80075d2 <memcpy>
 80094aa:	ec4b ab10 	vmov	d0, sl, fp
 80094ae:	9805      	ldr	r0, [sp, #20]
 80094b0:	aa1c      	add	r2, sp, #112	@ 0x70
 80094b2:	a91b      	add	r1, sp, #108	@ 0x6c
 80094b4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80094b8:	f7ff fbd6 	bl	8008c68 <__d2b>
 80094bc:	901a      	str	r0, [sp, #104]	@ 0x68
 80094be:	2800      	cmp	r0, #0
 80094c0:	f43f aee1 	beq.w	8009286 <_strtod_l+0x446>
 80094c4:	9805      	ldr	r0, [sp, #20]
 80094c6:	2101      	movs	r1, #1
 80094c8:	f7ff f930 	bl	800872c <__i2b>
 80094cc:	4680      	mov	r8, r0
 80094ce:	b948      	cbnz	r0, 80094e4 <_strtod_l+0x6a4>
 80094d0:	f04f 0800 	mov.w	r8, #0
 80094d4:	e6d7      	b.n	8009286 <_strtod_l+0x446>
 80094d6:	f04f 32ff 	mov.w	r2, #4294967295
 80094da:	fa02 f303 	lsl.w	r3, r2, r3
 80094de:	ea03 0a0a 	and.w	sl, r3, sl
 80094e2:	e7af      	b.n	8009444 <_strtod_l+0x604>
 80094e4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80094e6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80094e8:	2d00      	cmp	r5, #0
 80094ea:	bfab      	itete	ge
 80094ec:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80094ee:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80094f0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80094f2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80094f4:	bfac      	ite	ge
 80094f6:	18ef      	addge	r7, r5, r3
 80094f8:	1b5e      	sublt	r6, r3, r5
 80094fa:	9b08      	ldr	r3, [sp, #32]
 80094fc:	1aed      	subs	r5, r5, r3
 80094fe:	4415      	add	r5, r2
 8009500:	4b65      	ldr	r3, [pc, #404]	@ (8009698 <_strtod_l+0x858>)
 8009502:	3d01      	subs	r5, #1
 8009504:	429d      	cmp	r5, r3
 8009506:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800950a:	da50      	bge.n	80095ae <_strtod_l+0x76e>
 800950c:	1b5b      	subs	r3, r3, r5
 800950e:	2b1f      	cmp	r3, #31
 8009510:	eba2 0203 	sub.w	r2, r2, r3
 8009514:	f04f 0101 	mov.w	r1, #1
 8009518:	dc3d      	bgt.n	8009596 <_strtod_l+0x756>
 800951a:	fa01 f303 	lsl.w	r3, r1, r3
 800951e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009520:	2300      	movs	r3, #0
 8009522:	9310      	str	r3, [sp, #64]	@ 0x40
 8009524:	18bd      	adds	r5, r7, r2
 8009526:	9b08      	ldr	r3, [sp, #32]
 8009528:	42af      	cmp	r7, r5
 800952a:	4416      	add	r6, r2
 800952c:	441e      	add	r6, r3
 800952e:	463b      	mov	r3, r7
 8009530:	bfa8      	it	ge
 8009532:	462b      	movge	r3, r5
 8009534:	42b3      	cmp	r3, r6
 8009536:	bfa8      	it	ge
 8009538:	4633      	movge	r3, r6
 800953a:	2b00      	cmp	r3, #0
 800953c:	bfc2      	ittt	gt
 800953e:	1aed      	subgt	r5, r5, r3
 8009540:	1af6      	subgt	r6, r6, r3
 8009542:	1aff      	subgt	r7, r7, r3
 8009544:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009546:	2b00      	cmp	r3, #0
 8009548:	dd16      	ble.n	8009578 <_strtod_l+0x738>
 800954a:	4641      	mov	r1, r8
 800954c:	9805      	ldr	r0, [sp, #20]
 800954e:	461a      	mov	r2, r3
 8009550:	f7ff f9a4 	bl	800889c <__pow5mult>
 8009554:	4680      	mov	r8, r0
 8009556:	2800      	cmp	r0, #0
 8009558:	d0ba      	beq.n	80094d0 <_strtod_l+0x690>
 800955a:	4601      	mov	r1, r0
 800955c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800955e:	9805      	ldr	r0, [sp, #20]
 8009560:	f7ff f8fa 	bl	8008758 <__multiply>
 8009564:	900a      	str	r0, [sp, #40]	@ 0x28
 8009566:	2800      	cmp	r0, #0
 8009568:	f43f ae8d 	beq.w	8009286 <_strtod_l+0x446>
 800956c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800956e:	9805      	ldr	r0, [sp, #20]
 8009570:	f7fe ffde 	bl	8008530 <_Bfree>
 8009574:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009576:	931a      	str	r3, [sp, #104]	@ 0x68
 8009578:	2d00      	cmp	r5, #0
 800957a:	dc1d      	bgt.n	80095b8 <_strtod_l+0x778>
 800957c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800957e:	2b00      	cmp	r3, #0
 8009580:	dd23      	ble.n	80095ca <_strtod_l+0x78a>
 8009582:	4649      	mov	r1, r9
 8009584:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009586:	9805      	ldr	r0, [sp, #20]
 8009588:	f7ff f988 	bl	800889c <__pow5mult>
 800958c:	4681      	mov	r9, r0
 800958e:	b9e0      	cbnz	r0, 80095ca <_strtod_l+0x78a>
 8009590:	f04f 0900 	mov.w	r9, #0
 8009594:	e677      	b.n	8009286 <_strtod_l+0x446>
 8009596:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800959a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800959e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80095a2:	35e2      	adds	r5, #226	@ 0xe2
 80095a4:	fa01 f305 	lsl.w	r3, r1, r5
 80095a8:	9310      	str	r3, [sp, #64]	@ 0x40
 80095aa:	9113      	str	r1, [sp, #76]	@ 0x4c
 80095ac:	e7ba      	b.n	8009524 <_strtod_l+0x6e4>
 80095ae:	2300      	movs	r3, #0
 80095b0:	9310      	str	r3, [sp, #64]	@ 0x40
 80095b2:	2301      	movs	r3, #1
 80095b4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80095b6:	e7b5      	b.n	8009524 <_strtod_l+0x6e4>
 80095b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095ba:	9805      	ldr	r0, [sp, #20]
 80095bc:	462a      	mov	r2, r5
 80095be:	f7ff f9c7 	bl	8008950 <__lshift>
 80095c2:	901a      	str	r0, [sp, #104]	@ 0x68
 80095c4:	2800      	cmp	r0, #0
 80095c6:	d1d9      	bne.n	800957c <_strtod_l+0x73c>
 80095c8:	e65d      	b.n	8009286 <_strtod_l+0x446>
 80095ca:	2e00      	cmp	r6, #0
 80095cc:	dd07      	ble.n	80095de <_strtod_l+0x79e>
 80095ce:	4649      	mov	r1, r9
 80095d0:	9805      	ldr	r0, [sp, #20]
 80095d2:	4632      	mov	r2, r6
 80095d4:	f7ff f9bc 	bl	8008950 <__lshift>
 80095d8:	4681      	mov	r9, r0
 80095da:	2800      	cmp	r0, #0
 80095dc:	d0d8      	beq.n	8009590 <_strtod_l+0x750>
 80095de:	2f00      	cmp	r7, #0
 80095e0:	dd08      	ble.n	80095f4 <_strtod_l+0x7b4>
 80095e2:	4641      	mov	r1, r8
 80095e4:	9805      	ldr	r0, [sp, #20]
 80095e6:	463a      	mov	r2, r7
 80095e8:	f7ff f9b2 	bl	8008950 <__lshift>
 80095ec:	4680      	mov	r8, r0
 80095ee:	2800      	cmp	r0, #0
 80095f0:	f43f ae49 	beq.w	8009286 <_strtod_l+0x446>
 80095f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80095f6:	9805      	ldr	r0, [sp, #20]
 80095f8:	464a      	mov	r2, r9
 80095fa:	f7ff fa31 	bl	8008a60 <__mdiff>
 80095fe:	4604      	mov	r4, r0
 8009600:	2800      	cmp	r0, #0
 8009602:	f43f ae40 	beq.w	8009286 <_strtod_l+0x446>
 8009606:	68c3      	ldr	r3, [r0, #12]
 8009608:	930f      	str	r3, [sp, #60]	@ 0x3c
 800960a:	2300      	movs	r3, #0
 800960c:	60c3      	str	r3, [r0, #12]
 800960e:	4641      	mov	r1, r8
 8009610:	f7ff fa0a 	bl	8008a28 <__mcmp>
 8009614:	2800      	cmp	r0, #0
 8009616:	da45      	bge.n	80096a4 <_strtod_l+0x864>
 8009618:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800961a:	ea53 030a 	orrs.w	r3, r3, sl
 800961e:	d16b      	bne.n	80096f8 <_strtod_l+0x8b8>
 8009620:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009624:	2b00      	cmp	r3, #0
 8009626:	d167      	bne.n	80096f8 <_strtod_l+0x8b8>
 8009628:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800962c:	0d1b      	lsrs	r3, r3, #20
 800962e:	051b      	lsls	r3, r3, #20
 8009630:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009634:	d960      	bls.n	80096f8 <_strtod_l+0x8b8>
 8009636:	6963      	ldr	r3, [r4, #20]
 8009638:	b913      	cbnz	r3, 8009640 <_strtod_l+0x800>
 800963a:	6923      	ldr	r3, [r4, #16]
 800963c:	2b01      	cmp	r3, #1
 800963e:	dd5b      	ble.n	80096f8 <_strtod_l+0x8b8>
 8009640:	4621      	mov	r1, r4
 8009642:	2201      	movs	r2, #1
 8009644:	9805      	ldr	r0, [sp, #20]
 8009646:	f7ff f983 	bl	8008950 <__lshift>
 800964a:	4641      	mov	r1, r8
 800964c:	4604      	mov	r4, r0
 800964e:	f7ff f9eb 	bl	8008a28 <__mcmp>
 8009652:	2800      	cmp	r0, #0
 8009654:	dd50      	ble.n	80096f8 <_strtod_l+0x8b8>
 8009656:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800965a:	9a08      	ldr	r2, [sp, #32]
 800965c:	0d1b      	lsrs	r3, r3, #20
 800965e:	051b      	lsls	r3, r3, #20
 8009660:	2a00      	cmp	r2, #0
 8009662:	d06a      	beq.n	800973a <_strtod_l+0x8fa>
 8009664:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009668:	d867      	bhi.n	800973a <_strtod_l+0x8fa>
 800966a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800966e:	f67f ae9d 	bls.w	80093ac <_strtod_l+0x56c>
 8009672:	4b0a      	ldr	r3, [pc, #40]	@ (800969c <_strtod_l+0x85c>)
 8009674:	4650      	mov	r0, sl
 8009676:	4659      	mov	r1, fp
 8009678:	2200      	movs	r2, #0
 800967a:	f7f6 ffdd 	bl	8000638 <__aeabi_dmul>
 800967e:	4b08      	ldr	r3, [pc, #32]	@ (80096a0 <_strtod_l+0x860>)
 8009680:	400b      	ands	r3, r1
 8009682:	4682      	mov	sl, r0
 8009684:	468b      	mov	fp, r1
 8009686:	2b00      	cmp	r3, #0
 8009688:	f47f ae08 	bne.w	800929c <_strtod_l+0x45c>
 800968c:	9a05      	ldr	r2, [sp, #20]
 800968e:	2322      	movs	r3, #34	@ 0x22
 8009690:	6013      	str	r3, [r2, #0]
 8009692:	e603      	b.n	800929c <_strtod_l+0x45c>
 8009694:	0800bc60 	.word	0x0800bc60
 8009698:	fffffc02 	.word	0xfffffc02
 800969c:	39500000 	.word	0x39500000
 80096a0:	7ff00000 	.word	0x7ff00000
 80096a4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80096a8:	d165      	bne.n	8009776 <_strtod_l+0x936>
 80096aa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80096ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80096b0:	b35a      	cbz	r2, 800970a <_strtod_l+0x8ca>
 80096b2:	4a9f      	ldr	r2, [pc, #636]	@ (8009930 <_strtod_l+0xaf0>)
 80096b4:	4293      	cmp	r3, r2
 80096b6:	d12b      	bne.n	8009710 <_strtod_l+0x8d0>
 80096b8:	9b08      	ldr	r3, [sp, #32]
 80096ba:	4651      	mov	r1, sl
 80096bc:	b303      	cbz	r3, 8009700 <_strtod_l+0x8c0>
 80096be:	4b9d      	ldr	r3, [pc, #628]	@ (8009934 <_strtod_l+0xaf4>)
 80096c0:	465a      	mov	r2, fp
 80096c2:	4013      	ands	r3, r2
 80096c4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80096c8:	f04f 32ff 	mov.w	r2, #4294967295
 80096cc:	d81b      	bhi.n	8009706 <_strtod_l+0x8c6>
 80096ce:	0d1b      	lsrs	r3, r3, #20
 80096d0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80096d4:	fa02 f303 	lsl.w	r3, r2, r3
 80096d8:	4299      	cmp	r1, r3
 80096da:	d119      	bne.n	8009710 <_strtod_l+0x8d0>
 80096dc:	4b96      	ldr	r3, [pc, #600]	@ (8009938 <_strtod_l+0xaf8>)
 80096de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d102      	bne.n	80096ea <_strtod_l+0x8aa>
 80096e4:	3101      	adds	r1, #1
 80096e6:	f43f adce 	beq.w	8009286 <_strtod_l+0x446>
 80096ea:	4b92      	ldr	r3, [pc, #584]	@ (8009934 <_strtod_l+0xaf4>)
 80096ec:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80096ee:	401a      	ands	r2, r3
 80096f0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80096f4:	f04f 0a00 	mov.w	sl, #0
 80096f8:	9b08      	ldr	r3, [sp, #32]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d1b9      	bne.n	8009672 <_strtod_l+0x832>
 80096fe:	e5cd      	b.n	800929c <_strtod_l+0x45c>
 8009700:	f04f 33ff 	mov.w	r3, #4294967295
 8009704:	e7e8      	b.n	80096d8 <_strtod_l+0x898>
 8009706:	4613      	mov	r3, r2
 8009708:	e7e6      	b.n	80096d8 <_strtod_l+0x898>
 800970a:	ea53 030a 	orrs.w	r3, r3, sl
 800970e:	d0a2      	beq.n	8009656 <_strtod_l+0x816>
 8009710:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009712:	b1db      	cbz	r3, 800974c <_strtod_l+0x90c>
 8009714:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009716:	4213      	tst	r3, r2
 8009718:	d0ee      	beq.n	80096f8 <_strtod_l+0x8b8>
 800971a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800971c:	9a08      	ldr	r2, [sp, #32]
 800971e:	4650      	mov	r0, sl
 8009720:	4659      	mov	r1, fp
 8009722:	b1bb      	cbz	r3, 8009754 <_strtod_l+0x914>
 8009724:	f7ff fb6e 	bl	8008e04 <sulp>
 8009728:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800972c:	ec53 2b10 	vmov	r2, r3, d0
 8009730:	f7f6 fdcc 	bl	80002cc <__adddf3>
 8009734:	4682      	mov	sl, r0
 8009736:	468b      	mov	fp, r1
 8009738:	e7de      	b.n	80096f8 <_strtod_l+0x8b8>
 800973a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800973e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009742:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009746:	f04f 3aff 	mov.w	sl, #4294967295
 800974a:	e7d5      	b.n	80096f8 <_strtod_l+0x8b8>
 800974c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800974e:	ea13 0f0a 	tst.w	r3, sl
 8009752:	e7e1      	b.n	8009718 <_strtod_l+0x8d8>
 8009754:	f7ff fb56 	bl	8008e04 <sulp>
 8009758:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800975c:	ec53 2b10 	vmov	r2, r3, d0
 8009760:	f7f6 fdb2 	bl	80002c8 <__aeabi_dsub>
 8009764:	2200      	movs	r2, #0
 8009766:	2300      	movs	r3, #0
 8009768:	4682      	mov	sl, r0
 800976a:	468b      	mov	fp, r1
 800976c:	f7f7 f9cc 	bl	8000b08 <__aeabi_dcmpeq>
 8009770:	2800      	cmp	r0, #0
 8009772:	d0c1      	beq.n	80096f8 <_strtod_l+0x8b8>
 8009774:	e61a      	b.n	80093ac <_strtod_l+0x56c>
 8009776:	4641      	mov	r1, r8
 8009778:	4620      	mov	r0, r4
 800977a:	f7ff facd 	bl	8008d18 <__ratio>
 800977e:	ec57 6b10 	vmov	r6, r7, d0
 8009782:	2200      	movs	r2, #0
 8009784:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009788:	4630      	mov	r0, r6
 800978a:	4639      	mov	r1, r7
 800978c:	f7f7 f9d0 	bl	8000b30 <__aeabi_dcmple>
 8009790:	2800      	cmp	r0, #0
 8009792:	d06f      	beq.n	8009874 <_strtod_l+0xa34>
 8009794:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009796:	2b00      	cmp	r3, #0
 8009798:	d17a      	bne.n	8009890 <_strtod_l+0xa50>
 800979a:	f1ba 0f00 	cmp.w	sl, #0
 800979e:	d158      	bne.n	8009852 <_strtod_l+0xa12>
 80097a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d15a      	bne.n	8009860 <_strtod_l+0xa20>
 80097aa:	4b64      	ldr	r3, [pc, #400]	@ (800993c <_strtod_l+0xafc>)
 80097ac:	2200      	movs	r2, #0
 80097ae:	4630      	mov	r0, r6
 80097b0:	4639      	mov	r1, r7
 80097b2:	f7f7 f9b3 	bl	8000b1c <__aeabi_dcmplt>
 80097b6:	2800      	cmp	r0, #0
 80097b8:	d159      	bne.n	800986e <_strtod_l+0xa2e>
 80097ba:	4630      	mov	r0, r6
 80097bc:	4639      	mov	r1, r7
 80097be:	4b60      	ldr	r3, [pc, #384]	@ (8009940 <_strtod_l+0xb00>)
 80097c0:	2200      	movs	r2, #0
 80097c2:	f7f6 ff39 	bl	8000638 <__aeabi_dmul>
 80097c6:	4606      	mov	r6, r0
 80097c8:	460f      	mov	r7, r1
 80097ca:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80097ce:	9606      	str	r6, [sp, #24]
 80097d0:	9307      	str	r3, [sp, #28]
 80097d2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80097d6:	4d57      	ldr	r5, [pc, #348]	@ (8009934 <_strtod_l+0xaf4>)
 80097d8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80097dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097de:	401d      	ands	r5, r3
 80097e0:	4b58      	ldr	r3, [pc, #352]	@ (8009944 <_strtod_l+0xb04>)
 80097e2:	429d      	cmp	r5, r3
 80097e4:	f040 80b2 	bne.w	800994c <_strtod_l+0xb0c>
 80097e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80097ea:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80097ee:	ec4b ab10 	vmov	d0, sl, fp
 80097f2:	f7ff f9c9 	bl	8008b88 <__ulp>
 80097f6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80097fa:	ec51 0b10 	vmov	r0, r1, d0
 80097fe:	f7f6 ff1b 	bl	8000638 <__aeabi_dmul>
 8009802:	4652      	mov	r2, sl
 8009804:	465b      	mov	r3, fp
 8009806:	f7f6 fd61 	bl	80002cc <__adddf3>
 800980a:	460b      	mov	r3, r1
 800980c:	4949      	ldr	r1, [pc, #292]	@ (8009934 <_strtod_l+0xaf4>)
 800980e:	4a4e      	ldr	r2, [pc, #312]	@ (8009948 <_strtod_l+0xb08>)
 8009810:	4019      	ands	r1, r3
 8009812:	4291      	cmp	r1, r2
 8009814:	4682      	mov	sl, r0
 8009816:	d942      	bls.n	800989e <_strtod_l+0xa5e>
 8009818:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800981a:	4b47      	ldr	r3, [pc, #284]	@ (8009938 <_strtod_l+0xaf8>)
 800981c:	429a      	cmp	r2, r3
 800981e:	d103      	bne.n	8009828 <_strtod_l+0x9e8>
 8009820:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009822:	3301      	adds	r3, #1
 8009824:	f43f ad2f 	beq.w	8009286 <_strtod_l+0x446>
 8009828:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8009938 <_strtod_l+0xaf8>
 800982c:	f04f 3aff 	mov.w	sl, #4294967295
 8009830:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009832:	9805      	ldr	r0, [sp, #20]
 8009834:	f7fe fe7c 	bl	8008530 <_Bfree>
 8009838:	9805      	ldr	r0, [sp, #20]
 800983a:	4649      	mov	r1, r9
 800983c:	f7fe fe78 	bl	8008530 <_Bfree>
 8009840:	9805      	ldr	r0, [sp, #20]
 8009842:	4641      	mov	r1, r8
 8009844:	f7fe fe74 	bl	8008530 <_Bfree>
 8009848:	9805      	ldr	r0, [sp, #20]
 800984a:	4621      	mov	r1, r4
 800984c:	f7fe fe70 	bl	8008530 <_Bfree>
 8009850:	e619      	b.n	8009486 <_strtod_l+0x646>
 8009852:	f1ba 0f01 	cmp.w	sl, #1
 8009856:	d103      	bne.n	8009860 <_strtod_l+0xa20>
 8009858:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800985a:	2b00      	cmp	r3, #0
 800985c:	f43f ada6 	beq.w	80093ac <_strtod_l+0x56c>
 8009860:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8009910 <_strtod_l+0xad0>
 8009864:	4f35      	ldr	r7, [pc, #212]	@ (800993c <_strtod_l+0xafc>)
 8009866:	ed8d 7b06 	vstr	d7, [sp, #24]
 800986a:	2600      	movs	r6, #0
 800986c:	e7b1      	b.n	80097d2 <_strtod_l+0x992>
 800986e:	4f34      	ldr	r7, [pc, #208]	@ (8009940 <_strtod_l+0xb00>)
 8009870:	2600      	movs	r6, #0
 8009872:	e7aa      	b.n	80097ca <_strtod_l+0x98a>
 8009874:	4b32      	ldr	r3, [pc, #200]	@ (8009940 <_strtod_l+0xb00>)
 8009876:	4630      	mov	r0, r6
 8009878:	4639      	mov	r1, r7
 800987a:	2200      	movs	r2, #0
 800987c:	f7f6 fedc 	bl	8000638 <__aeabi_dmul>
 8009880:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009882:	4606      	mov	r6, r0
 8009884:	460f      	mov	r7, r1
 8009886:	2b00      	cmp	r3, #0
 8009888:	d09f      	beq.n	80097ca <_strtod_l+0x98a>
 800988a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800988e:	e7a0      	b.n	80097d2 <_strtod_l+0x992>
 8009890:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8009918 <_strtod_l+0xad8>
 8009894:	ed8d 7b06 	vstr	d7, [sp, #24]
 8009898:	ec57 6b17 	vmov	r6, r7, d7
 800989c:	e799      	b.n	80097d2 <_strtod_l+0x992>
 800989e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80098a2:	9b08      	ldr	r3, [sp, #32]
 80098a4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d1c1      	bne.n	8009830 <_strtod_l+0x9f0>
 80098ac:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80098b0:	0d1b      	lsrs	r3, r3, #20
 80098b2:	051b      	lsls	r3, r3, #20
 80098b4:	429d      	cmp	r5, r3
 80098b6:	d1bb      	bne.n	8009830 <_strtod_l+0x9f0>
 80098b8:	4630      	mov	r0, r6
 80098ba:	4639      	mov	r1, r7
 80098bc:	f7f7 fa1c 	bl	8000cf8 <__aeabi_d2lz>
 80098c0:	f7f6 fe8c 	bl	80005dc <__aeabi_l2d>
 80098c4:	4602      	mov	r2, r0
 80098c6:	460b      	mov	r3, r1
 80098c8:	4630      	mov	r0, r6
 80098ca:	4639      	mov	r1, r7
 80098cc:	f7f6 fcfc 	bl	80002c8 <__aeabi_dsub>
 80098d0:	460b      	mov	r3, r1
 80098d2:	4602      	mov	r2, r0
 80098d4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80098d8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80098dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098de:	ea46 060a 	orr.w	r6, r6, sl
 80098e2:	431e      	orrs	r6, r3
 80098e4:	d06f      	beq.n	80099c6 <_strtod_l+0xb86>
 80098e6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009920 <_strtod_l+0xae0>)
 80098e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ec:	f7f7 f916 	bl	8000b1c <__aeabi_dcmplt>
 80098f0:	2800      	cmp	r0, #0
 80098f2:	f47f acd3 	bne.w	800929c <_strtod_l+0x45c>
 80098f6:	a30c      	add	r3, pc, #48	@ (adr r3, 8009928 <_strtod_l+0xae8>)
 80098f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009900:	f7f7 f92a 	bl	8000b58 <__aeabi_dcmpgt>
 8009904:	2800      	cmp	r0, #0
 8009906:	d093      	beq.n	8009830 <_strtod_l+0x9f0>
 8009908:	e4c8      	b.n	800929c <_strtod_l+0x45c>
 800990a:	bf00      	nop
 800990c:	f3af 8000 	nop.w
 8009910:	00000000 	.word	0x00000000
 8009914:	bff00000 	.word	0xbff00000
 8009918:	00000000 	.word	0x00000000
 800991c:	3ff00000 	.word	0x3ff00000
 8009920:	94a03595 	.word	0x94a03595
 8009924:	3fdfffff 	.word	0x3fdfffff
 8009928:	35afe535 	.word	0x35afe535
 800992c:	3fe00000 	.word	0x3fe00000
 8009930:	000fffff 	.word	0x000fffff
 8009934:	7ff00000 	.word	0x7ff00000
 8009938:	7fefffff 	.word	0x7fefffff
 800993c:	3ff00000 	.word	0x3ff00000
 8009940:	3fe00000 	.word	0x3fe00000
 8009944:	7fe00000 	.word	0x7fe00000
 8009948:	7c9fffff 	.word	0x7c9fffff
 800994c:	9b08      	ldr	r3, [sp, #32]
 800994e:	b323      	cbz	r3, 800999a <_strtod_l+0xb5a>
 8009950:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009954:	d821      	bhi.n	800999a <_strtod_l+0xb5a>
 8009956:	a328      	add	r3, pc, #160	@ (adr r3, 80099f8 <_strtod_l+0xbb8>)
 8009958:	e9d3 2300 	ldrd	r2, r3, [r3]
 800995c:	4630      	mov	r0, r6
 800995e:	4639      	mov	r1, r7
 8009960:	f7f7 f8e6 	bl	8000b30 <__aeabi_dcmple>
 8009964:	b1a0      	cbz	r0, 8009990 <_strtod_l+0xb50>
 8009966:	4639      	mov	r1, r7
 8009968:	4630      	mov	r0, r6
 800996a:	f7f7 f93d 	bl	8000be8 <__aeabi_d2uiz>
 800996e:	2801      	cmp	r0, #1
 8009970:	bf38      	it	cc
 8009972:	2001      	movcc	r0, #1
 8009974:	f7f6 fde6 	bl	8000544 <__aeabi_ui2d>
 8009978:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800997a:	4606      	mov	r6, r0
 800997c:	460f      	mov	r7, r1
 800997e:	b9fb      	cbnz	r3, 80099c0 <_strtod_l+0xb80>
 8009980:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009984:	9014      	str	r0, [sp, #80]	@ 0x50
 8009986:	9315      	str	r3, [sp, #84]	@ 0x54
 8009988:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800998c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009990:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009992:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009996:	1b5b      	subs	r3, r3, r5
 8009998:	9311      	str	r3, [sp, #68]	@ 0x44
 800999a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800999e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80099a2:	f7ff f8f1 	bl	8008b88 <__ulp>
 80099a6:	4650      	mov	r0, sl
 80099a8:	ec53 2b10 	vmov	r2, r3, d0
 80099ac:	4659      	mov	r1, fp
 80099ae:	f7f6 fe43 	bl	8000638 <__aeabi_dmul>
 80099b2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80099b6:	f7f6 fc89 	bl	80002cc <__adddf3>
 80099ba:	4682      	mov	sl, r0
 80099bc:	468b      	mov	fp, r1
 80099be:	e770      	b.n	80098a2 <_strtod_l+0xa62>
 80099c0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80099c4:	e7e0      	b.n	8009988 <_strtod_l+0xb48>
 80099c6:	a30e      	add	r3, pc, #56	@ (adr r3, 8009a00 <_strtod_l+0xbc0>)
 80099c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099cc:	f7f7 f8a6 	bl	8000b1c <__aeabi_dcmplt>
 80099d0:	e798      	b.n	8009904 <_strtod_l+0xac4>
 80099d2:	2300      	movs	r3, #0
 80099d4:	930e      	str	r3, [sp, #56]	@ 0x38
 80099d6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80099d8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099da:	6013      	str	r3, [r2, #0]
 80099dc:	f7ff ba6d 	b.w	8008eba <_strtod_l+0x7a>
 80099e0:	2a65      	cmp	r2, #101	@ 0x65
 80099e2:	f43f ab68 	beq.w	80090b6 <_strtod_l+0x276>
 80099e6:	2a45      	cmp	r2, #69	@ 0x45
 80099e8:	f43f ab65 	beq.w	80090b6 <_strtod_l+0x276>
 80099ec:	2301      	movs	r3, #1
 80099ee:	f7ff bba0 	b.w	8009132 <_strtod_l+0x2f2>
 80099f2:	bf00      	nop
 80099f4:	f3af 8000 	nop.w
 80099f8:	ffc00000 	.word	0xffc00000
 80099fc:	41dfffff 	.word	0x41dfffff
 8009a00:	94a03595 	.word	0x94a03595
 8009a04:	3fcfffff 	.word	0x3fcfffff

08009a08 <_strtod_r>:
 8009a08:	4b01      	ldr	r3, [pc, #4]	@ (8009a10 <_strtod_r+0x8>)
 8009a0a:	f7ff ba19 	b.w	8008e40 <_strtod_l>
 8009a0e:	bf00      	nop
 8009a10:	20000074 	.word	0x20000074

08009a14 <_strtol_l.isra.0>:
 8009a14:	2b24      	cmp	r3, #36	@ 0x24
 8009a16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a1a:	4686      	mov	lr, r0
 8009a1c:	4690      	mov	r8, r2
 8009a1e:	d801      	bhi.n	8009a24 <_strtol_l.isra.0+0x10>
 8009a20:	2b01      	cmp	r3, #1
 8009a22:	d106      	bne.n	8009a32 <_strtol_l.isra.0+0x1e>
 8009a24:	f7fd fda8 	bl	8007578 <__errno>
 8009a28:	2316      	movs	r3, #22
 8009a2a:	6003      	str	r3, [r0, #0]
 8009a2c:	2000      	movs	r0, #0
 8009a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a32:	4834      	ldr	r0, [pc, #208]	@ (8009b04 <_strtol_l.isra.0+0xf0>)
 8009a34:	460d      	mov	r5, r1
 8009a36:	462a      	mov	r2, r5
 8009a38:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009a3c:	5d06      	ldrb	r6, [r0, r4]
 8009a3e:	f016 0608 	ands.w	r6, r6, #8
 8009a42:	d1f8      	bne.n	8009a36 <_strtol_l.isra.0+0x22>
 8009a44:	2c2d      	cmp	r4, #45	@ 0x2d
 8009a46:	d110      	bne.n	8009a6a <_strtol_l.isra.0+0x56>
 8009a48:	782c      	ldrb	r4, [r5, #0]
 8009a4a:	2601      	movs	r6, #1
 8009a4c:	1c95      	adds	r5, r2, #2
 8009a4e:	f033 0210 	bics.w	r2, r3, #16
 8009a52:	d115      	bne.n	8009a80 <_strtol_l.isra.0+0x6c>
 8009a54:	2c30      	cmp	r4, #48	@ 0x30
 8009a56:	d10d      	bne.n	8009a74 <_strtol_l.isra.0+0x60>
 8009a58:	782a      	ldrb	r2, [r5, #0]
 8009a5a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009a5e:	2a58      	cmp	r2, #88	@ 0x58
 8009a60:	d108      	bne.n	8009a74 <_strtol_l.isra.0+0x60>
 8009a62:	786c      	ldrb	r4, [r5, #1]
 8009a64:	3502      	adds	r5, #2
 8009a66:	2310      	movs	r3, #16
 8009a68:	e00a      	b.n	8009a80 <_strtol_l.isra.0+0x6c>
 8009a6a:	2c2b      	cmp	r4, #43	@ 0x2b
 8009a6c:	bf04      	itt	eq
 8009a6e:	782c      	ldrbeq	r4, [r5, #0]
 8009a70:	1c95      	addeq	r5, r2, #2
 8009a72:	e7ec      	b.n	8009a4e <_strtol_l.isra.0+0x3a>
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d1f6      	bne.n	8009a66 <_strtol_l.isra.0+0x52>
 8009a78:	2c30      	cmp	r4, #48	@ 0x30
 8009a7a:	bf14      	ite	ne
 8009a7c:	230a      	movne	r3, #10
 8009a7e:	2308      	moveq	r3, #8
 8009a80:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009a84:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009a88:	2200      	movs	r2, #0
 8009a8a:	fbbc f9f3 	udiv	r9, ip, r3
 8009a8e:	4610      	mov	r0, r2
 8009a90:	fb03 ca19 	mls	sl, r3, r9, ip
 8009a94:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009a98:	2f09      	cmp	r7, #9
 8009a9a:	d80f      	bhi.n	8009abc <_strtol_l.isra.0+0xa8>
 8009a9c:	463c      	mov	r4, r7
 8009a9e:	42a3      	cmp	r3, r4
 8009aa0:	dd1b      	ble.n	8009ada <_strtol_l.isra.0+0xc6>
 8009aa2:	1c57      	adds	r7, r2, #1
 8009aa4:	d007      	beq.n	8009ab6 <_strtol_l.isra.0+0xa2>
 8009aa6:	4581      	cmp	r9, r0
 8009aa8:	d314      	bcc.n	8009ad4 <_strtol_l.isra.0+0xc0>
 8009aaa:	d101      	bne.n	8009ab0 <_strtol_l.isra.0+0x9c>
 8009aac:	45a2      	cmp	sl, r4
 8009aae:	db11      	blt.n	8009ad4 <_strtol_l.isra.0+0xc0>
 8009ab0:	fb00 4003 	mla	r0, r0, r3, r4
 8009ab4:	2201      	movs	r2, #1
 8009ab6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009aba:	e7eb      	b.n	8009a94 <_strtol_l.isra.0+0x80>
 8009abc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009ac0:	2f19      	cmp	r7, #25
 8009ac2:	d801      	bhi.n	8009ac8 <_strtol_l.isra.0+0xb4>
 8009ac4:	3c37      	subs	r4, #55	@ 0x37
 8009ac6:	e7ea      	b.n	8009a9e <_strtol_l.isra.0+0x8a>
 8009ac8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009acc:	2f19      	cmp	r7, #25
 8009ace:	d804      	bhi.n	8009ada <_strtol_l.isra.0+0xc6>
 8009ad0:	3c57      	subs	r4, #87	@ 0x57
 8009ad2:	e7e4      	b.n	8009a9e <_strtol_l.isra.0+0x8a>
 8009ad4:	f04f 32ff 	mov.w	r2, #4294967295
 8009ad8:	e7ed      	b.n	8009ab6 <_strtol_l.isra.0+0xa2>
 8009ada:	1c53      	adds	r3, r2, #1
 8009adc:	d108      	bne.n	8009af0 <_strtol_l.isra.0+0xdc>
 8009ade:	2322      	movs	r3, #34	@ 0x22
 8009ae0:	f8ce 3000 	str.w	r3, [lr]
 8009ae4:	4660      	mov	r0, ip
 8009ae6:	f1b8 0f00 	cmp.w	r8, #0
 8009aea:	d0a0      	beq.n	8009a2e <_strtol_l.isra.0+0x1a>
 8009aec:	1e69      	subs	r1, r5, #1
 8009aee:	e006      	b.n	8009afe <_strtol_l.isra.0+0xea>
 8009af0:	b106      	cbz	r6, 8009af4 <_strtol_l.isra.0+0xe0>
 8009af2:	4240      	negs	r0, r0
 8009af4:	f1b8 0f00 	cmp.w	r8, #0
 8009af8:	d099      	beq.n	8009a2e <_strtol_l.isra.0+0x1a>
 8009afa:	2a00      	cmp	r2, #0
 8009afc:	d1f6      	bne.n	8009aec <_strtol_l.isra.0+0xd8>
 8009afe:	f8c8 1000 	str.w	r1, [r8]
 8009b02:	e794      	b.n	8009a2e <_strtol_l.isra.0+0x1a>
 8009b04:	0800bc89 	.word	0x0800bc89

08009b08 <_strtol_r>:
 8009b08:	f7ff bf84 	b.w	8009a14 <_strtol_l.isra.0>

08009b0c <__ssputs_r>:
 8009b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b10:	688e      	ldr	r6, [r1, #8]
 8009b12:	461f      	mov	r7, r3
 8009b14:	42be      	cmp	r6, r7
 8009b16:	680b      	ldr	r3, [r1, #0]
 8009b18:	4682      	mov	sl, r0
 8009b1a:	460c      	mov	r4, r1
 8009b1c:	4690      	mov	r8, r2
 8009b1e:	d82d      	bhi.n	8009b7c <__ssputs_r+0x70>
 8009b20:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009b24:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009b28:	d026      	beq.n	8009b78 <__ssputs_r+0x6c>
 8009b2a:	6965      	ldr	r5, [r4, #20]
 8009b2c:	6909      	ldr	r1, [r1, #16]
 8009b2e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009b32:	eba3 0901 	sub.w	r9, r3, r1
 8009b36:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009b3a:	1c7b      	adds	r3, r7, #1
 8009b3c:	444b      	add	r3, r9
 8009b3e:	106d      	asrs	r5, r5, #1
 8009b40:	429d      	cmp	r5, r3
 8009b42:	bf38      	it	cc
 8009b44:	461d      	movcc	r5, r3
 8009b46:	0553      	lsls	r3, r2, #21
 8009b48:	d527      	bpl.n	8009b9a <__ssputs_r+0x8e>
 8009b4a:	4629      	mov	r1, r5
 8009b4c:	f7fe fc24 	bl	8008398 <_malloc_r>
 8009b50:	4606      	mov	r6, r0
 8009b52:	b360      	cbz	r0, 8009bae <__ssputs_r+0xa2>
 8009b54:	6921      	ldr	r1, [r4, #16]
 8009b56:	464a      	mov	r2, r9
 8009b58:	f7fd fd3b 	bl	80075d2 <memcpy>
 8009b5c:	89a3      	ldrh	r3, [r4, #12]
 8009b5e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009b62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009b66:	81a3      	strh	r3, [r4, #12]
 8009b68:	6126      	str	r6, [r4, #16]
 8009b6a:	6165      	str	r5, [r4, #20]
 8009b6c:	444e      	add	r6, r9
 8009b6e:	eba5 0509 	sub.w	r5, r5, r9
 8009b72:	6026      	str	r6, [r4, #0]
 8009b74:	60a5      	str	r5, [r4, #8]
 8009b76:	463e      	mov	r6, r7
 8009b78:	42be      	cmp	r6, r7
 8009b7a:	d900      	bls.n	8009b7e <__ssputs_r+0x72>
 8009b7c:	463e      	mov	r6, r7
 8009b7e:	6820      	ldr	r0, [r4, #0]
 8009b80:	4632      	mov	r2, r6
 8009b82:	4641      	mov	r1, r8
 8009b84:	f000 fd57 	bl	800a636 <memmove>
 8009b88:	68a3      	ldr	r3, [r4, #8]
 8009b8a:	1b9b      	subs	r3, r3, r6
 8009b8c:	60a3      	str	r3, [r4, #8]
 8009b8e:	6823      	ldr	r3, [r4, #0]
 8009b90:	4433      	add	r3, r6
 8009b92:	6023      	str	r3, [r4, #0]
 8009b94:	2000      	movs	r0, #0
 8009b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b9a:	462a      	mov	r2, r5
 8009b9c:	f001 f8fd 	bl	800ad9a <_realloc_r>
 8009ba0:	4606      	mov	r6, r0
 8009ba2:	2800      	cmp	r0, #0
 8009ba4:	d1e0      	bne.n	8009b68 <__ssputs_r+0x5c>
 8009ba6:	6921      	ldr	r1, [r4, #16]
 8009ba8:	4650      	mov	r0, sl
 8009baa:	f7fe fb81 	bl	80082b0 <_free_r>
 8009bae:	230c      	movs	r3, #12
 8009bb0:	f8ca 3000 	str.w	r3, [sl]
 8009bb4:	89a3      	ldrh	r3, [r4, #12]
 8009bb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009bba:	81a3      	strh	r3, [r4, #12]
 8009bbc:	f04f 30ff 	mov.w	r0, #4294967295
 8009bc0:	e7e9      	b.n	8009b96 <__ssputs_r+0x8a>
	...

08009bc4 <_svfiprintf_r>:
 8009bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bc8:	4698      	mov	r8, r3
 8009bca:	898b      	ldrh	r3, [r1, #12]
 8009bcc:	061b      	lsls	r3, r3, #24
 8009bce:	b09d      	sub	sp, #116	@ 0x74
 8009bd0:	4607      	mov	r7, r0
 8009bd2:	460d      	mov	r5, r1
 8009bd4:	4614      	mov	r4, r2
 8009bd6:	d510      	bpl.n	8009bfa <_svfiprintf_r+0x36>
 8009bd8:	690b      	ldr	r3, [r1, #16]
 8009bda:	b973      	cbnz	r3, 8009bfa <_svfiprintf_r+0x36>
 8009bdc:	2140      	movs	r1, #64	@ 0x40
 8009bde:	f7fe fbdb 	bl	8008398 <_malloc_r>
 8009be2:	6028      	str	r0, [r5, #0]
 8009be4:	6128      	str	r0, [r5, #16]
 8009be6:	b930      	cbnz	r0, 8009bf6 <_svfiprintf_r+0x32>
 8009be8:	230c      	movs	r3, #12
 8009bea:	603b      	str	r3, [r7, #0]
 8009bec:	f04f 30ff 	mov.w	r0, #4294967295
 8009bf0:	b01d      	add	sp, #116	@ 0x74
 8009bf2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bf6:	2340      	movs	r3, #64	@ 0x40
 8009bf8:	616b      	str	r3, [r5, #20]
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8009bfe:	2320      	movs	r3, #32
 8009c00:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009c04:	f8cd 800c 	str.w	r8, [sp, #12]
 8009c08:	2330      	movs	r3, #48	@ 0x30
 8009c0a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8009da8 <_svfiprintf_r+0x1e4>
 8009c0e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009c12:	f04f 0901 	mov.w	r9, #1
 8009c16:	4623      	mov	r3, r4
 8009c18:	469a      	mov	sl, r3
 8009c1a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009c1e:	b10a      	cbz	r2, 8009c24 <_svfiprintf_r+0x60>
 8009c20:	2a25      	cmp	r2, #37	@ 0x25
 8009c22:	d1f9      	bne.n	8009c18 <_svfiprintf_r+0x54>
 8009c24:	ebba 0b04 	subs.w	fp, sl, r4
 8009c28:	d00b      	beq.n	8009c42 <_svfiprintf_r+0x7e>
 8009c2a:	465b      	mov	r3, fp
 8009c2c:	4622      	mov	r2, r4
 8009c2e:	4629      	mov	r1, r5
 8009c30:	4638      	mov	r0, r7
 8009c32:	f7ff ff6b 	bl	8009b0c <__ssputs_r>
 8009c36:	3001      	adds	r0, #1
 8009c38:	f000 80a7 	beq.w	8009d8a <_svfiprintf_r+0x1c6>
 8009c3c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009c3e:	445a      	add	r2, fp
 8009c40:	9209      	str	r2, [sp, #36]	@ 0x24
 8009c42:	f89a 3000 	ldrb.w	r3, [sl]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	f000 809f 	beq.w	8009d8a <_svfiprintf_r+0x1c6>
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c52:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c56:	f10a 0a01 	add.w	sl, sl, #1
 8009c5a:	9304      	str	r3, [sp, #16]
 8009c5c:	9307      	str	r3, [sp, #28]
 8009c5e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009c62:	931a      	str	r3, [sp, #104]	@ 0x68
 8009c64:	4654      	mov	r4, sl
 8009c66:	2205      	movs	r2, #5
 8009c68:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c6c:	484e      	ldr	r0, [pc, #312]	@ (8009da8 <_svfiprintf_r+0x1e4>)
 8009c6e:	f7f6 facf 	bl	8000210 <memchr>
 8009c72:	9a04      	ldr	r2, [sp, #16]
 8009c74:	b9d8      	cbnz	r0, 8009cae <_svfiprintf_r+0xea>
 8009c76:	06d0      	lsls	r0, r2, #27
 8009c78:	bf44      	itt	mi
 8009c7a:	2320      	movmi	r3, #32
 8009c7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c80:	0711      	lsls	r1, r2, #28
 8009c82:	bf44      	itt	mi
 8009c84:	232b      	movmi	r3, #43	@ 0x2b
 8009c86:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009c8a:	f89a 3000 	ldrb.w	r3, [sl]
 8009c8e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009c90:	d015      	beq.n	8009cbe <_svfiprintf_r+0xfa>
 8009c92:	9a07      	ldr	r2, [sp, #28]
 8009c94:	4654      	mov	r4, sl
 8009c96:	2000      	movs	r0, #0
 8009c98:	f04f 0c0a 	mov.w	ip, #10
 8009c9c:	4621      	mov	r1, r4
 8009c9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009ca2:	3b30      	subs	r3, #48	@ 0x30
 8009ca4:	2b09      	cmp	r3, #9
 8009ca6:	d94b      	bls.n	8009d40 <_svfiprintf_r+0x17c>
 8009ca8:	b1b0      	cbz	r0, 8009cd8 <_svfiprintf_r+0x114>
 8009caa:	9207      	str	r2, [sp, #28]
 8009cac:	e014      	b.n	8009cd8 <_svfiprintf_r+0x114>
 8009cae:	eba0 0308 	sub.w	r3, r0, r8
 8009cb2:	fa09 f303 	lsl.w	r3, r9, r3
 8009cb6:	4313      	orrs	r3, r2
 8009cb8:	9304      	str	r3, [sp, #16]
 8009cba:	46a2      	mov	sl, r4
 8009cbc:	e7d2      	b.n	8009c64 <_svfiprintf_r+0xa0>
 8009cbe:	9b03      	ldr	r3, [sp, #12]
 8009cc0:	1d19      	adds	r1, r3, #4
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	9103      	str	r1, [sp, #12]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	bfbb      	ittet	lt
 8009cca:	425b      	neglt	r3, r3
 8009ccc:	f042 0202 	orrlt.w	r2, r2, #2
 8009cd0:	9307      	strge	r3, [sp, #28]
 8009cd2:	9307      	strlt	r3, [sp, #28]
 8009cd4:	bfb8      	it	lt
 8009cd6:	9204      	strlt	r2, [sp, #16]
 8009cd8:	7823      	ldrb	r3, [r4, #0]
 8009cda:	2b2e      	cmp	r3, #46	@ 0x2e
 8009cdc:	d10a      	bne.n	8009cf4 <_svfiprintf_r+0x130>
 8009cde:	7863      	ldrb	r3, [r4, #1]
 8009ce0:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ce2:	d132      	bne.n	8009d4a <_svfiprintf_r+0x186>
 8009ce4:	9b03      	ldr	r3, [sp, #12]
 8009ce6:	1d1a      	adds	r2, r3, #4
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	9203      	str	r2, [sp, #12]
 8009cec:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009cf0:	3402      	adds	r4, #2
 8009cf2:	9305      	str	r3, [sp, #20]
 8009cf4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8009db8 <_svfiprintf_r+0x1f4>
 8009cf8:	7821      	ldrb	r1, [r4, #0]
 8009cfa:	2203      	movs	r2, #3
 8009cfc:	4650      	mov	r0, sl
 8009cfe:	f7f6 fa87 	bl	8000210 <memchr>
 8009d02:	b138      	cbz	r0, 8009d14 <_svfiprintf_r+0x150>
 8009d04:	9b04      	ldr	r3, [sp, #16]
 8009d06:	eba0 000a 	sub.w	r0, r0, sl
 8009d0a:	2240      	movs	r2, #64	@ 0x40
 8009d0c:	4082      	lsls	r2, r0
 8009d0e:	4313      	orrs	r3, r2
 8009d10:	3401      	adds	r4, #1
 8009d12:	9304      	str	r3, [sp, #16]
 8009d14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d18:	4824      	ldr	r0, [pc, #144]	@ (8009dac <_svfiprintf_r+0x1e8>)
 8009d1a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009d1e:	2206      	movs	r2, #6
 8009d20:	f7f6 fa76 	bl	8000210 <memchr>
 8009d24:	2800      	cmp	r0, #0
 8009d26:	d036      	beq.n	8009d96 <_svfiprintf_r+0x1d2>
 8009d28:	4b21      	ldr	r3, [pc, #132]	@ (8009db0 <_svfiprintf_r+0x1ec>)
 8009d2a:	bb1b      	cbnz	r3, 8009d74 <_svfiprintf_r+0x1b0>
 8009d2c:	9b03      	ldr	r3, [sp, #12]
 8009d2e:	3307      	adds	r3, #7
 8009d30:	f023 0307 	bic.w	r3, r3, #7
 8009d34:	3308      	adds	r3, #8
 8009d36:	9303      	str	r3, [sp, #12]
 8009d38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d3a:	4433      	add	r3, r6
 8009d3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8009d3e:	e76a      	b.n	8009c16 <_svfiprintf_r+0x52>
 8009d40:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d44:	460c      	mov	r4, r1
 8009d46:	2001      	movs	r0, #1
 8009d48:	e7a8      	b.n	8009c9c <_svfiprintf_r+0xd8>
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	3401      	adds	r4, #1
 8009d4e:	9305      	str	r3, [sp, #20]
 8009d50:	4619      	mov	r1, r3
 8009d52:	f04f 0c0a 	mov.w	ip, #10
 8009d56:	4620      	mov	r0, r4
 8009d58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d5c:	3a30      	subs	r2, #48	@ 0x30
 8009d5e:	2a09      	cmp	r2, #9
 8009d60:	d903      	bls.n	8009d6a <_svfiprintf_r+0x1a6>
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d0c6      	beq.n	8009cf4 <_svfiprintf_r+0x130>
 8009d66:	9105      	str	r1, [sp, #20]
 8009d68:	e7c4      	b.n	8009cf4 <_svfiprintf_r+0x130>
 8009d6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d6e:	4604      	mov	r4, r0
 8009d70:	2301      	movs	r3, #1
 8009d72:	e7f0      	b.n	8009d56 <_svfiprintf_r+0x192>
 8009d74:	ab03      	add	r3, sp, #12
 8009d76:	9300      	str	r3, [sp, #0]
 8009d78:	462a      	mov	r2, r5
 8009d7a:	4b0e      	ldr	r3, [pc, #56]	@ (8009db4 <_svfiprintf_r+0x1f0>)
 8009d7c:	a904      	add	r1, sp, #16
 8009d7e:	4638      	mov	r0, r7
 8009d80:	f7fc fc1c 	bl	80065bc <_printf_float>
 8009d84:	1c42      	adds	r2, r0, #1
 8009d86:	4606      	mov	r6, r0
 8009d88:	d1d6      	bne.n	8009d38 <_svfiprintf_r+0x174>
 8009d8a:	89ab      	ldrh	r3, [r5, #12]
 8009d8c:	065b      	lsls	r3, r3, #25
 8009d8e:	f53f af2d 	bmi.w	8009bec <_svfiprintf_r+0x28>
 8009d92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009d94:	e72c      	b.n	8009bf0 <_svfiprintf_r+0x2c>
 8009d96:	ab03      	add	r3, sp, #12
 8009d98:	9300      	str	r3, [sp, #0]
 8009d9a:	462a      	mov	r2, r5
 8009d9c:	4b05      	ldr	r3, [pc, #20]	@ (8009db4 <_svfiprintf_r+0x1f0>)
 8009d9e:	a904      	add	r1, sp, #16
 8009da0:	4638      	mov	r0, r7
 8009da2:	f7fc fea3 	bl	8006aec <_printf_i>
 8009da6:	e7ed      	b.n	8009d84 <_svfiprintf_r+0x1c0>
 8009da8:	0800ba6b 	.word	0x0800ba6b
 8009dac:	0800ba75 	.word	0x0800ba75
 8009db0:	080065bd 	.word	0x080065bd
 8009db4:	08009b0d 	.word	0x08009b0d
 8009db8:	0800ba71 	.word	0x0800ba71

08009dbc <_sungetc_r>:
 8009dbc:	b538      	push	{r3, r4, r5, lr}
 8009dbe:	1c4b      	adds	r3, r1, #1
 8009dc0:	4614      	mov	r4, r2
 8009dc2:	d103      	bne.n	8009dcc <_sungetc_r+0x10>
 8009dc4:	f04f 35ff 	mov.w	r5, #4294967295
 8009dc8:	4628      	mov	r0, r5
 8009dca:	bd38      	pop	{r3, r4, r5, pc}
 8009dcc:	8993      	ldrh	r3, [r2, #12]
 8009dce:	f023 0320 	bic.w	r3, r3, #32
 8009dd2:	8193      	strh	r3, [r2, #12]
 8009dd4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009dd6:	6852      	ldr	r2, [r2, #4]
 8009dd8:	b2cd      	uxtb	r5, r1
 8009dda:	b18b      	cbz	r3, 8009e00 <_sungetc_r+0x44>
 8009ddc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8009dde:	4293      	cmp	r3, r2
 8009de0:	dd08      	ble.n	8009df4 <_sungetc_r+0x38>
 8009de2:	6823      	ldr	r3, [r4, #0]
 8009de4:	1e5a      	subs	r2, r3, #1
 8009de6:	6022      	str	r2, [r4, #0]
 8009de8:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009dec:	6863      	ldr	r3, [r4, #4]
 8009dee:	3301      	adds	r3, #1
 8009df0:	6063      	str	r3, [r4, #4]
 8009df2:	e7e9      	b.n	8009dc8 <_sungetc_r+0xc>
 8009df4:	4621      	mov	r1, r4
 8009df6:	f000 fbe4 	bl	800a5c2 <__submore>
 8009dfa:	2800      	cmp	r0, #0
 8009dfc:	d0f1      	beq.n	8009de2 <_sungetc_r+0x26>
 8009dfe:	e7e1      	b.n	8009dc4 <_sungetc_r+0x8>
 8009e00:	6921      	ldr	r1, [r4, #16]
 8009e02:	6823      	ldr	r3, [r4, #0]
 8009e04:	b151      	cbz	r1, 8009e1c <_sungetc_r+0x60>
 8009e06:	4299      	cmp	r1, r3
 8009e08:	d208      	bcs.n	8009e1c <_sungetc_r+0x60>
 8009e0a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009e0e:	42a9      	cmp	r1, r5
 8009e10:	d104      	bne.n	8009e1c <_sungetc_r+0x60>
 8009e12:	3b01      	subs	r3, #1
 8009e14:	3201      	adds	r2, #1
 8009e16:	6023      	str	r3, [r4, #0]
 8009e18:	6062      	str	r2, [r4, #4]
 8009e1a:	e7d5      	b.n	8009dc8 <_sungetc_r+0xc>
 8009e1c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8009e20:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e24:	6363      	str	r3, [r4, #52]	@ 0x34
 8009e26:	2303      	movs	r3, #3
 8009e28:	63a3      	str	r3, [r4, #56]	@ 0x38
 8009e2a:	4623      	mov	r3, r4
 8009e2c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009e30:	6023      	str	r3, [r4, #0]
 8009e32:	2301      	movs	r3, #1
 8009e34:	e7dc      	b.n	8009df0 <_sungetc_r+0x34>

08009e36 <__ssrefill_r>:
 8009e36:	b510      	push	{r4, lr}
 8009e38:	460c      	mov	r4, r1
 8009e3a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8009e3c:	b169      	cbz	r1, 8009e5a <__ssrefill_r+0x24>
 8009e3e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009e42:	4299      	cmp	r1, r3
 8009e44:	d001      	beq.n	8009e4a <__ssrefill_r+0x14>
 8009e46:	f7fe fa33 	bl	80082b0 <_free_r>
 8009e4a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009e4c:	6063      	str	r3, [r4, #4]
 8009e4e:	2000      	movs	r0, #0
 8009e50:	6360      	str	r0, [r4, #52]	@ 0x34
 8009e52:	b113      	cbz	r3, 8009e5a <__ssrefill_r+0x24>
 8009e54:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8009e56:	6023      	str	r3, [r4, #0]
 8009e58:	bd10      	pop	{r4, pc}
 8009e5a:	6923      	ldr	r3, [r4, #16]
 8009e5c:	6023      	str	r3, [r4, #0]
 8009e5e:	2300      	movs	r3, #0
 8009e60:	6063      	str	r3, [r4, #4]
 8009e62:	89a3      	ldrh	r3, [r4, #12]
 8009e64:	f043 0320 	orr.w	r3, r3, #32
 8009e68:	81a3      	strh	r3, [r4, #12]
 8009e6a:	f04f 30ff 	mov.w	r0, #4294967295
 8009e6e:	e7f3      	b.n	8009e58 <__ssrefill_r+0x22>

08009e70 <__ssvfiscanf_r>:
 8009e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e74:	460c      	mov	r4, r1
 8009e76:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8009e7a:	2100      	movs	r1, #0
 8009e7c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8009e80:	49a6      	ldr	r1, [pc, #664]	@ (800a11c <__ssvfiscanf_r+0x2ac>)
 8009e82:	91a0      	str	r1, [sp, #640]	@ 0x280
 8009e84:	f10d 0804 	add.w	r8, sp, #4
 8009e88:	49a5      	ldr	r1, [pc, #660]	@ (800a120 <__ssvfiscanf_r+0x2b0>)
 8009e8a:	4fa6      	ldr	r7, [pc, #664]	@ (800a124 <__ssvfiscanf_r+0x2b4>)
 8009e8c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8009e90:	4606      	mov	r6, r0
 8009e92:	91a1      	str	r1, [sp, #644]	@ 0x284
 8009e94:	9300      	str	r3, [sp, #0]
 8009e96:	f892 9000 	ldrb.w	r9, [r2]
 8009e9a:	f1b9 0f00 	cmp.w	r9, #0
 8009e9e:	f000 8158 	beq.w	800a152 <__ssvfiscanf_r+0x2e2>
 8009ea2:	f817 3009 	ldrb.w	r3, [r7, r9]
 8009ea6:	f013 0308 	ands.w	r3, r3, #8
 8009eaa:	f102 0501 	add.w	r5, r2, #1
 8009eae:	d019      	beq.n	8009ee4 <__ssvfiscanf_r+0x74>
 8009eb0:	6863      	ldr	r3, [r4, #4]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	dd0f      	ble.n	8009ed6 <__ssvfiscanf_r+0x66>
 8009eb6:	6823      	ldr	r3, [r4, #0]
 8009eb8:	781a      	ldrb	r2, [r3, #0]
 8009eba:	5cba      	ldrb	r2, [r7, r2]
 8009ebc:	0712      	lsls	r2, r2, #28
 8009ebe:	d401      	bmi.n	8009ec4 <__ssvfiscanf_r+0x54>
 8009ec0:	462a      	mov	r2, r5
 8009ec2:	e7e8      	b.n	8009e96 <__ssvfiscanf_r+0x26>
 8009ec4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8009ec6:	3201      	adds	r2, #1
 8009ec8:	9245      	str	r2, [sp, #276]	@ 0x114
 8009eca:	6862      	ldr	r2, [r4, #4]
 8009ecc:	3301      	adds	r3, #1
 8009ece:	3a01      	subs	r2, #1
 8009ed0:	6062      	str	r2, [r4, #4]
 8009ed2:	6023      	str	r3, [r4, #0]
 8009ed4:	e7ec      	b.n	8009eb0 <__ssvfiscanf_r+0x40>
 8009ed6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8009ed8:	4621      	mov	r1, r4
 8009eda:	4630      	mov	r0, r6
 8009edc:	4798      	blx	r3
 8009ede:	2800      	cmp	r0, #0
 8009ee0:	d0e9      	beq.n	8009eb6 <__ssvfiscanf_r+0x46>
 8009ee2:	e7ed      	b.n	8009ec0 <__ssvfiscanf_r+0x50>
 8009ee4:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8009ee8:	f040 8085 	bne.w	8009ff6 <__ssvfiscanf_r+0x186>
 8009eec:	9341      	str	r3, [sp, #260]	@ 0x104
 8009eee:	9343      	str	r3, [sp, #268]	@ 0x10c
 8009ef0:	7853      	ldrb	r3, [r2, #1]
 8009ef2:	2b2a      	cmp	r3, #42	@ 0x2a
 8009ef4:	bf02      	ittt	eq
 8009ef6:	2310      	moveq	r3, #16
 8009ef8:	1c95      	addeq	r5, r2, #2
 8009efa:	9341      	streq	r3, [sp, #260]	@ 0x104
 8009efc:	220a      	movs	r2, #10
 8009efe:	46aa      	mov	sl, r5
 8009f00:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8009f04:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8009f08:	2b09      	cmp	r3, #9
 8009f0a:	d91e      	bls.n	8009f4a <__ssvfiscanf_r+0xda>
 8009f0c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800a128 <__ssvfiscanf_r+0x2b8>
 8009f10:	2203      	movs	r2, #3
 8009f12:	4658      	mov	r0, fp
 8009f14:	f7f6 f97c 	bl	8000210 <memchr>
 8009f18:	b138      	cbz	r0, 8009f2a <__ssvfiscanf_r+0xba>
 8009f1a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8009f1c:	eba0 000b 	sub.w	r0, r0, fp
 8009f20:	2301      	movs	r3, #1
 8009f22:	4083      	lsls	r3, r0
 8009f24:	4313      	orrs	r3, r2
 8009f26:	9341      	str	r3, [sp, #260]	@ 0x104
 8009f28:	4655      	mov	r5, sl
 8009f2a:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009f2e:	2b78      	cmp	r3, #120	@ 0x78
 8009f30:	d806      	bhi.n	8009f40 <__ssvfiscanf_r+0xd0>
 8009f32:	2b57      	cmp	r3, #87	@ 0x57
 8009f34:	d810      	bhi.n	8009f58 <__ssvfiscanf_r+0xe8>
 8009f36:	2b25      	cmp	r3, #37	@ 0x25
 8009f38:	d05d      	beq.n	8009ff6 <__ssvfiscanf_r+0x186>
 8009f3a:	d857      	bhi.n	8009fec <__ssvfiscanf_r+0x17c>
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d075      	beq.n	800a02c <__ssvfiscanf_r+0x1bc>
 8009f40:	2303      	movs	r3, #3
 8009f42:	9347      	str	r3, [sp, #284]	@ 0x11c
 8009f44:	230a      	movs	r3, #10
 8009f46:	9342      	str	r3, [sp, #264]	@ 0x108
 8009f48:	e088      	b.n	800a05c <__ssvfiscanf_r+0x1ec>
 8009f4a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8009f4c:	fb02 1103 	mla	r1, r2, r3, r1
 8009f50:	3930      	subs	r1, #48	@ 0x30
 8009f52:	9143      	str	r1, [sp, #268]	@ 0x10c
 8009f54:	4655      	mov	r5, sl
 8009f56:	e7d2      	b.n	8009efe <__ssvfiscanf_r+0x8e>
 8009f58:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8009f5c:	2a20      	cmp	r2, #32
 8009f5e:	d8ef      	bhi.n	8009f40 <__ssvfiscanf_r+0xd0>
 8009f60:	a101      	add	r1, pc, #4	@ (adr r1, 8009f68 <__ssvfiscanf_r+0xf8>)
 8009f62:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009f66:	bf00      	nop
 8009f68:	0800a03b 	.word	0x0800a03b
 8009f6c:	08009f41 	.word	0x08009f41
 8009f70:	08009f41 	.word	0x08009f41
 8009f74:	0800a095 	.word	0x0800a095
 8009f78:	08009f41 	.word	0x08009f41
 8009f7c:	08009f41 	.word	0x08009f41
 8009f80:	08009f41 	.word	0x08009f41
 8009f84:	08009f41 	.word	0x08009f41
 8009f88:	08009f41 	.word	0x08009f41
 8009f8c:	08009f41 	.word	0x08009f41
 8009f90:	08009f41 	.word	0x08009f41
 8009f94:	0800a0ab 	.word	0x0800a0ab
 8009f98:	0800a091 	.word	0x0800a091
 8009f9c:	08009ff3 	.word	0x08009ff3
 8009fa0:	08009ff3 	.word	0x08009ff3
 8009fa4:	08009ff3 	.word	0x08009ff3
 8009fa8:	08009f41 	.word	0x08009f41
 8009fac:	0800a04d 	.word	0x0800a04d
 8009fb0:	08009f41 	.word	0x08009f41
 8009fb4:	08009f41 	.word	0x08009f41
 8009fb8:	08009f41 	.word	0x08009f41
 8009fbc:	08009f41 	.word	0x08009f41
 8009fc0:	0800a0bb 	.word	0x0800a0bb
 8009fc4:	0800a055 	.word	0x0800a055
 8009fc8:	0800a033 	.word	0x0800a033
 8009fcc:	08009f41 	.word	0x08009f41
 8009fd0:	08009f41 	.word	0x08009f41
 8009fd4:	0800a0b7 	.word	0x0800a0b7
 8009fd8:	08009f41 	.word	0x08009f41
 8009fdc:	0800a091 	.word	0x0800a091
 8009fe0:	08009f41 	.word	0x08009f41
 8009fe4:	08009f41 	.word	0x08009f41
 8009fe8:	0800a03b 	.word	0x0800a03b
 8009fec:	3b45      	subs	r3, #69	@ 0x45
 8009fee:	2b02      	cmp	r3, #2
 8009ff0:	d8a6      	bhi.n	8009f40 <__ssvfiscanf_r+0xd0>
 8009ff2:	2305      	movs	r3, #5
 8009ff4:	e031      	b.n	800a05a <__ssvfiscanf_r+0x1ea>
 8009ff6:	6863      	ldr	r3, [r4, #4]
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	dd0d      	ble.n	800a018 <__ssvfiscanf_r+0x1a8>
 8009ffc:	6823      	ldr	r3, [r4, #0]
 8009ffe:	781a      	ldrb	r2, [r3, #0]
 800a000:	454a      	cmp	r2, r9
 800a002:	f040 80a6 	bne.w	800a152 <__ssvfiscanf_r+0x2e2>
 800a006:	3301      	adds	r3, #1
 800a008:	6862      	ldr	r2, [r4, #4]
 800a00a:	6023      	str	r3, [r4, #0]
 800a00c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800a00e:	3a01      	subs	r2, #1
 800a010:	3301      	adds	r3, #1
 800a012:	6062      	str	r2, [r4, #4]
 800a014:	9345      	str	r3, [sp, #276]	@ 0x114
 800a016:	e753      	b.n	8009ec0 <__ssvfiscanf_r+0x50>
 800a018:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a01a:	4621      	mov	r1, r4
 800a01c:	4630      	mov	r0, r6
 800a01e:	4798      	blx	r3
 800a020:	2800      	cmp	r0, #0
 800a022:	d0eb      	beq.n	8009ffc <__ssvfiscanf_r+0x18c>
 800a024:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a026:	2800      	cmp	r0, #0
 800a028:	f040 808b 	bne.w	800a142 <__ssvfiscanf_r+0x2d2>
 800a02c:	f04f 30ff 	mov.w	r0, #4294967295
 800a030:	e08b      	b.n	800a14a <__ssvfiscanf_r+0x2da>
 800a032:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a034:	f042 0220 	orr.w	r2, r2, #32
 800a038:	9241      	str	r2, [sp, #260]	@ 0x104
 800a03a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800a03c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a040:	9241      	str	r2, [sp, #260]	@ 0x104
 800a042:	2210      	movs	r2, #16
 800a044:	2b6e      	cmp	r3, #110	@ 0x6e
 800a046:	9242      	str	r2, [sp, #264]	@ 0x108
 800a048:	d902      	bls.n	800a050 <__ssvfiscanf_r+0x1e0>
 800a04a:	e005      	b.n	800a058 <__ssvfiscanf_r+0x1e8>
 800a04c:	2300      	movs	r3, #0
 800a04e:	9342      	str	r3, [sp, #264]	@ 0x108
 800a050:	2303      	movs	r3, #3
 800a052:	e002      	b.n	800a05a <__ssvfiscanf_r+0x1ea>
 800a054:	2308      	movs	r3, #8
 800a056:	9342      	str	r3, [sp, #264]	@ 0x108
 800a058:	2304      	movs	r3, #4
 800a05a:	9347      	str	r3, [sp, #284]	@ 0x11c
 800a05c:	6863      	ldr	r3, [r4, #4]
 800a05e:	2b00      	cmp	r3, #0
 800a060:	dd39      	ble.n	800a0d6 <__ssvfiscanf_r+0x266>
 800a062:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a064:	0659      	lsls	r1, r3, #25
 800a066:	d404      	bmi.n	800a072 <__ssvfiscanf_r+0x202>
 800a068:	6823      	ldr	r3, [r4, #0]
 800a06a:	781a      	ldrb	r2, [r3, #0]
 800a06c:	5cba      	ldrb	r2, [r7, r2]
 800a06e:	0712      	lsls	r2, r2, #28
 800a070:	d438      	bmi.n	800a0e4 <__ssvfiscanf_r+0x274>
 800a072:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800a074:	2b02      	cmp	r3, #2
 800a076:	dc47      	bgt.n	800a108 <__ssvfiscanf_r+0x298>
 800a078:	466b      	mov	r3, sp
 800a07a:	4622      	mov	r2, r4
 800a07c:	a941      	add	r1, sp, #260	@ 0x104
 800a07e:	4630      	mov	r0, r6
 800a080:	f000 f86c 	bl	800a15c <_scanf_chars>
 800a084:	2801      	cmp	r0, #1
 800a086:	d064      	beq.n	800a152 <__ssvfiscanf_r+0x2e2>
 800a088:	2802      	cmp	r0, #2
 800a08a:	f47f af19 	bne.w	8009ec0 <__ssvfiscanf_r+0x50>
 800a08e:	e7c9      	b.n	800a024 <__ssvfiscanf_r+0x1b4>
 800a090:	220a      	movs	r2, #10
 800a092:	e7d7      	b.n	800a044 <__ssvfiscanf_r+0x1d4>
 800a094:	4629      	mov	r1, r5
 800a096:	4640      	mov	r0, r8
 800a098:	f000 fa5a 	bl	800a550 <__sccl>
 800a09c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a09e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0a2:	9341      	str	r3, [sp, #260]	@ 0x104
 800a0a4:	4605      	mov	r5, r0
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	e7d7      	b.n	800a05a <__ssvfiscanf_r+0x1ea>
 800a0aa:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800a0ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a0b0:	9341      	str	r3, [sp, #260]	@ 0x104
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	e7d1      	b.n	800a05a <__ssvfiscanf_r+0x1ea>
 800a0b6:	2302      	movs	r3, #2
 800a0b8:	e7cf      	b.n	800a05a <__ssvfiscanf_r+0x1ea>
 800a0ba:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800a0bc:	06c3      	lsls	r3, r0, #27
 800a0be:	f53f aeff 	bmi.w	8009ec0 <__ssvfiscanf_r+0x50>
 800a0c2:	9b00      	ldr	r3, [sp, #0]
 800a0c4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a0c6:	1d19      	adds	r1, r3, #4
 800a0c8:	9100      	str	r1, [sp, #0]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	07c0      	lsls	r0, r0, #31
 800a0ce:	bf4c      	ite	mi
 800a0d0:	801a      	strhmi	r2, [r3, #0]
 800a0d2:	601a      	strpl	r2, [r3, #0]
 800a0d4:	e6f4      	b.n	8009ec0 <__ssvfiscanf_r+0x50>
 800a0d6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a0d8:	4621      	mov	r1, r4
 800a0da:	4630      	mov	r0, r6
 800a0dc:	4798      	blx	r3
 800a0de:	2800      	cmp	r0, #0
 800a0e0:	d0bf      	beq.n	800a062 <__ssvfiscanf_r+0x1f2>
 800a0e2:	e79f      	b.n	800a024 <__ssvfiscanf_r+0x1b4>
 800a0e4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800a0e6:	3201      	adds	r2, #1
 800a0e8:	9245      	str	r2, [sp, #276]	@ 0x114
 800a0ea:	6862      	ldr	r2, [r4, #4]
 800a0ec:	3a01      	subs	r2, #1
 800a0ee:	2a00      	cmp	r2, #0
 800a0f0:	6062      	str	r2, [r4, #4]
 800a0f2:	dd02      	ble.n	800a0fa <__ssvfiscanf_r+0x28a>
 800a0f4:	3301      	adds	r3, #1
 800a0f6:	6023      	str	r3, [r4, #0]
 800a0f8:	e7b6      	b.n	800a068 <__ssvfiscanf_r+0x1f8>
 800a0fa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800a0fc:	4621      	mov	r1, r4
 800a0fe:	4630      	mov	r0, r6
 800a100:	4798      	blx	r3
 800a102:	2800      	cmp	r0, #0
 800a104:	d0b0      	beq.n	800a068 <__ssvfiscanf_r+0x1f8>
 800a106:	e78d      	b.n	800a024 <__ssvfiscanf_r+0x1b4>
 800a108:	2b04      	cmp	r3, #4
 800a10a:	dc0f      	bgt.n	800a12c <__ssvfiscanf_r+0x2bc>
 800a10c:	466b      	mov	r3, sp
 800a10e:	4622      	mov	r2, r4
 800a110:	a941      	add	r1, sp, #260	@ 0x104
 800a112:	4630      	mov	r0, r6
 800a114:	f000 f87c 	bl	800a210 <_scanf_i>
 800a118:	e7b4      	b.n	800a084 <__ssvfiscanf_r+0x214>
 800a11a:	bf00      	nop
 800a11c:	08009dbd 	.word	0x08009dbd
 800a120:	08009e37 	.word	0x08009e37
 800a124:	0800bc89 	.word	0x0800bc89
 800a128:	0800ba71 	.word	0x0800ba71
 800a12c:	4b0a      	ldr	r3, [pc, #40]	@ (800a158 <__ssvfiscanf_r+0x2e8>)
 800a12e:	2b00      	cmp	r3, #0
 800a130:	f43f aec6 	beq.w	8009ec0 <__ssvfiscanf_r+0x50>
 800a134:	466b      	mov	r3, sp
 800a136:	4622      	mov	r2, r4
 800a138:	a941      	add	r1, sp, #260	@ 0x104
 800a13a:	4630      	mov	r0, r6
 800a13c:	f7fc fdf4 	bl	8006d28 <_scanf_float>
 800a140:	e7a0      	b.n	800a084 <__ssvfiscanf_r+0x214>
 800a142:	89a3      	ldrh	r3, [r4, #12]
 800a144:	065b      	lsls	r3, r3, #25
 800a146:	f53f af71 	bmi.w	800a02c <__ssvfiscanf_r+0x1bc>
 800a14a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800a14e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a152:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800a154:	e7f9      	b.n	800a14a <__ssvfiscanf_r+0x2da>
 800a156:	bf00      	nop
 800a158:	08006d29 	.word	0x08006d29

0800a15c <_scanf_chars>:
 800a15c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a160:	4615      	mov	r5, r2
 800a162:	688a      	ldr	r2, [r1, #8]
 800a164:	4680      	mov	r8, r0
 800a166:	460c      	mov	r4, r1
 800a168:	b932      	cbnz	r2, 800a178 <_scanf_chars+0x1c>
 800a16a:	698a      	ldr	r2, [r1, #24]
 800a16c:	2a00      	cmp	r2, #0
 800a16e:	bf14      	ite	ne
 800a170:	f04f 32ff 	movne.w	r2, #4294967295
 800a174:	2201      	moveq	r2, #1
 800a176:	608a      	str	r2, [r1, #8]
 800a178:	6822      	ldr	r2, [r4, #0]
 800a17a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800a20c <_scanf_chars+0xb0>
 800a17e:	06d1      	lsls	r1, r2, #27
 800a180:	bf5f      	itttt	pl
 800a182:	681a      	ldrpl	r2, [r3, #0]
 800a184:	1d11      	addpl	r1, r2, #4
 800a186:	6019      	strpl	r1, [r3, #0]
 800a188:	6816      	ldrpl	r6, [r2, #0]
 800a18a:	2700      	movs	r7, #0
 800a18c:	69a0      	ldr	r0, [r4, #24]
 800a18e:	b188      	cbz	r0, 800a1b4 <_scanf_chars+0x58>
 800a190:	2801      	cmp	r0, #1
 800a192:	d107      	bne.n	800a1a4 <_scanf_chars+0x48>
 800a194:	682b      	ldr	r3, [r5, #0]
 800a196:	781a      	ldrb	r2, [r3, #0]
 800a198:	6963      	ldr	r3, [r4, #20]
 800a19a:	5c9b      	ldrb	r3, [r3, r2]
 800a19c:	b953      	cbnz	r3, 800a1b4 <_scanf_chars+0x58>
 800a19e:	2f00      	cmp	r7, #0
 800a1a0:	d031      	beq.n	800a206 <_scanf_chars+0xaa>
 800a1a2:	e022      	b.n	800a1ea <_scanf_chars+0x8e>
 800a1a4:	2802      	cmp	r0, #2
 800a1a6:	d120      	bne.n	800a1ea <_scanf_chars+0x8e>
 800a1a8:	682b      	ldr	r3, [r5, #0]
 800a1aa:	781b      	ldrb	r3, [r3, #0]
 800a1ac:	f819 3003 	ldrb.w	r3, [r9, r3]
 800a1b0:	071b      	lsls	r3, r3, #28
 800a1b2:	d41a      	bmi.n	800a1ea <_scanf_chars+0x8e>
 800a1b4:	6823      	ldr	r3, [r4, #0]
 800a1b6:	06da      	lsls	r2, r3, #27
 800a1b8:	bf5e      	ittt	pl
 800a1ba:	682b      	ldrpl	r3, [r5, #0]
 800a1bc:	781b      	ldrbpl	r3, [r3, #0]
 800a1be:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a1c2:	682a      	ldr	r2, [r5, #0]
 800a1c4:	686b      	ldr	r3, [r5, #4]
 800a1c6:	3201      	adds	r2, #1
 800a1c8:	602a      	str	r2, [r5, #0]
 800a1ca:	68a2      	ldr	r2, [r4, #8]
 800a1cc:	3b01      	subs	r3, #1
 800a1ce:	3a01      	subs	r2, #1
 800a1d0:	606b      	str	r3, [r5, #4]
 800a1d2:	3701      	adds	r7, #1
 800a1d4:	60a2      	str	r2, [r4, #8]
 800a1d6:	b142      	cbz	r2, 800a1ea <_scanf_chars+0x8e>
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	dcd7      	bgt.n	800a18c <_scanf_chars+0x30>
 800a1dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a1e0:	4629      	mov	r1, r5
 800a1e2:	4640      	mov	r0, r8
 800a1e4:	4798      	blx	r3
 800a1e6:	2800      	cmp	r0, #0
 800a1e8:	d0d0      	beq.n	800a18c <_scanf_chars+0x30>
 800a1ea:	6823      	ldr	r3, [r4, #0]
 800a1ec:	f013 0310 	ands.w	r3, r3, #16
 800a1f0:	d105      	bne.n	800a1fe <_scanf_chars+0xa2>
 800a1f2:	68e2      	ldr	r2, [r4, #12]
 800a1f4:	3201      	adds	r2, #1
 800a1f6:	60e2      	str	r2, [r4, #12]
 800a1f8:	69a2      	ldr	r2, [r4, #24]
 800a1fa:	b102      	cbz	r2, 800a1fe <_scanf_chars+0xa2>
 800a1fc:	7033      	strb	r3, [r6, #0]
 800a1fe:	6923      	ldr	r3, [r4, #16]
 800a200:	443b      	add	r3, r7
 800a202:	6123      	str	r3, [r4, #16]
 800a204:	2000      	movs	r0, #0
 800a206:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a20a:	bf00      	nop
 800a20c:	0800bc89 	.word	0x0800bc89

0800a210 <_scanf_i>:
 800a210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a214:	4698      	mov	r8, r3
 800a216:	4b74      	ldr	r3, [pc, #464]	@ (800a3e8 <_scanf_i+0x1d8>)
 800a218:	460c      	mov	r4, r1
 800a21a:	4682      	mov	sl, r0
 800a21c:	4616      	mov	r6, r2
 800a21e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a222:	b087      	sub	sp, #28
 800a224:	ab03      	add	r3, sp, #12
 800a226:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a22a:	4b70      	ldr	r3, [pc, #448]	@ (800a3ec <_scanf_i+0x1dc>)
 800a22c:	69a1      	ldr	r1, [r4, #24]
 800a22e:	4a70      	ldr	r2, [pc, #448]	@ (800a3f0 <_scanf_i+0x1e0>)
 800a230:	2903      	cmp	r1, #3
 800a232:	bf08      	it	eq
 800a234:	461a      	moveq	r2, r3
 800a236:	68a3      	ldr	r3, [r4, #8]
 800a238:	9201      	str	r2, [sp, #4]
 800a23a:	1e5a      	subs	r2, r3, #1
 800a23c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800a240:	bf88      	it	hi
 800a242:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800a246:	4627      	mov	r7, r4
 800a248:	bf82      	ittt	hi
 800a24a:	eb03 0905 	addhi.w	r9, r3, r5
 800a24e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800a252:	60a3      	strhi	r3, [r4, #8]
 800a254:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a258:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800a25c:	bf98      	it	ls
 800a25e:	f04f 0900 	movls.w	r9, #0
 800a262:	6023      	str	r3, [r4, #0]
 800a264:	463d      	mov	r5, r7
 800a266:	f04f 0b00 	mov.w	fp, #0
 800a26a:	6831      	ldr	r1, [r6, #0]
 800a26c:	ab03      	add	r3, sp, #12
 800a26e:	7809      	ldrb	r1, [r1, #0]
 800a270:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a274:	2202      	movs	r2, #2
 800a276:	f7f5 ffcb 	bl	8000210 <memchr>
 800a27a:	b328      	cbz	r0, 800a2c8 <_scanf_i+0xb8>
 800a27c:	f1bb 0f01 	cmp.w	fp, #1
 800a280:	d159      	bne.n	800a336 <_scanf_i+0x126>
 800a282:	6862      	ldr	r2, [r4, #4]
 800a284:	b92a      	cbnz	r2, 800a292 <_scanf_i+0x82>
 800a286:	6822      	ldr	r2, [r4, #0]
 800a288:	2108      	movs	r1, #8
 800a28a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a28e:	6061      	str	r1, [r4, #4]
 800a290:	6022      	str	r2, [r4, #0]
 800a292:	6822      	ldr	r2, [r4, #0]
 800a294:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800a298:	6022      	str	r2, [r4, #0]
 800a29a:	68a2      	ldr	r2, [r4, #8]
 800a29c:	1e51      	subs	r1, r2, #1
 800a29e:	60a1      	str	r1, [r4, #8]
 800a2a0:	b192      	cbz	r2, 800a2c8 <_scanf_i+0xb8>
 800a2a2:	6832      	ldr	r2, [r6, #0]
 800a2a4:	1c51      	adds	r1, r2, #1
 800a2a6:	6031      	str	r1, [r6, #0]
 800a2a8:	7812      	ldrb	r2, [r2, #0]
 800a2aa:	f805 2b01 	strb.w	r2, [r5], #1
 800a2ae:	6872      	ldr	r2, [r6, #4]
 800a2b0:	3a01      	subs	r2, #1
 800a2b2:	2a00      	cmp	r2, #0
 800a2b4:	6072      	str	r2, [r6, #4]
 800a2b6:	dc07      	bgt.n	800a2c8 <_scanf_i+0xb8>
 800a2b8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800a2bc:	4631      	mov	r1, r6
 800a2be:	4650      	mov	r0, sl
 800a2c0:	4790      	blx	r2
 800a2c2:	2800      	cmp	r0, #0
 800a2c4:	f040 8085 	bne.w	800a3d2 <_scanf_i+0x1c2>
 800a2c8:	f10b 0b01 	add.w	fp, fp, #1
 800a2cc:	f1bb 0f03 	cmp.w	fp, #3
 800a2d0:	d1cb      	bne.n	800a26a <_scanf_i+0x5a>
 800a2d2:	6863      	ldr	r3, [r4, #4]
 800a2d4:	b90b      	cbnz	r3, 800a2da <_scanf_i+0xca>
 800a2d6:	230a      	movs	r3, #10
 800a2d8:	6063      	str	r3, [r4, #4]
 800a2da:	6863      	ldr	r3, [r4, #4]
 800a2dc:	4945      	ldr	r1, [pc, #276]	@ (800a3f4 <_scanf_i+0x1e4>)
 800a2de:	6960      	ldr	r0, [r4, #20]
 800a2e0:	1ac9      	subs	r1, r1, r3
 800a2e2:	f000 f935 	bl	800a550 <__sccl>
 800a2e6:	f04f 0b00 	mov.w	fp, #0
 800a2ea:	68a3      	ldr	r3, [r4, #8]
 800a2ec:	6822      	ldr	r2, [r4, #0]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d03d      	beq.n	800a36e <_scanf_i+0x15e>
 800a2f2:	6831      	ldr	r1, [r6, #0]
 800a2f4:	6960      	ldr	r0, [r4, #20]
 800a2f6:	f891 c000 	ldrb.w	ip, [r1]
 800a2fa:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a2fe:	2800      	cmp	r0, #0
 800a300:	d035      	beq.n	800a36e <_scanf_i+0x15e>
 800a302:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800a306:	d124      	bne.n	800a352 <_scanf_i+0x142>
 800a308:	0510      	lsls	r0, r2, #20
 800a30a:	d522      	bpl.n	800a352 <_scanf_i+0x142>
 800a30c:	f10b 0b01 	add.w	fp, fp, #1
 800a310:	f1b9 0f00 	cmp.w	r9, #0
 800a314:	d003      	beq.n	800a31e <_scanf_i+0x10e>
 800a316:	3301      	adds	r3, #1
 800a318:	f109 39ff 	add.w	r9, r9, #4294967295
 800a31c:	60a3      	str	r3, [r4, #8]
 800a31e:	6873      	ldr	r3, [r6, #4]
 800a320:	3b01      	subs	r3, #1
 800a322:	2b00      	cmp	r3, #0
 800a324:	6073      	str	r3, [r6, #4]
 800a326:	dd1b      	ble.n	800a360 <_scanf_i+0x150>
 800a328:	6833      	ldr	r3, [r6, #0]
 800a32a:	3301      	adds	r3, #1
 800a32c:	6033      	str	r3, [r6, #0]
 800a32e:	68a3      	ldr	r3, [r4, #8]
 800a330:	3b01      	subs	r3, #1
 800a332:	60a3      	str	r3, [r4, #8]
 800a334:	e7d9      	b.n	800a2ea <_scanf_i+0xda>
 800a336:	f1bb 0f02 	cmp.w	fp, #2
 800a33a:	d1ae      	bne.n	800a29a <_scanf_i+0x8a>
 800a33c:	6822      	ldr	r2, [r4, #0]
 800a33e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800a342:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800a346:	d1c4      	bne.n	800a2d2 <_scanf_i+0xc2>
 800a348:	2110      	movs	r1, #16
 800a34a:	6061      	str	r1, [r4, #4]
 800a34c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a350:	e7a2      	b.n	800a298 <_scanf_i+0x88>
 800a352:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800a356:	6022      	str	r2, [r4, #0]
 800a358:	780b      	ldrb	r3, [r1, #0]
 800a35a:	f805 3b01 	strb.w	r3, [r5], #1
 800a35e:	e7de      	b.n	800a31e <_scanf_i+0x10e>
 800a360:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800a364:	4631      	mov	r1, r6
 800a366:	4650      	mov	r0, sl
 800a368:	4798      	blx	r3
 800a36a:	2800      	cmp	r0, #0
 800a36c:	d0df      	beq.n	800a32e <_scanf_i+0x11e>
 800a36e:	6823      	ldr	r3, [r4, #0]
 800a370:	05d9      	lsls	r1, r3, #23
 800a372:	d50d      	bpl.n	800a390 <_scanf_i+0x180>
 800a374:	42bd      	cmp	r5, r7
 800a376:	d909      	bls.n	800a38c <_scanf_i+0x17c>
 800a378:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a37c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800a380:	4632      	mov	r2, r6
 800a382:	4650      	mov	r0, sl
 800a384:	4798      	blx	r3
 800a386:	f105 39ff 	add.w	r9, r5, #4294967295
 800a38a:	464d      	mov	r5, r9
 800a38c:	42bd      	cmp	r5, r7
 800a38e:	d028      	beq.n	800a3e2 <_scanf_i+0x1d2>
 800a390:	6822      	ldr	r2, [r4, #0]
 800a392:	f012 0210 	ands.w	r2, r2, #16
 800a396:	d113      	bne.n	800a3c0 <_scanf_i+0x1b0>
 800a398:	702a      	strb	r2, [r5, #0]
 800a39a:	6863      	ldr	r3, [r4, #4]
 800a39c:	9e01      	ldr	r6, [sp, #4]
 800a39e:	4639      	mov	r1, r7
 800a3a0:	4650      	mov	r0, sl
 800a3a2:	47b0      	blx	r6
 800a3a4:	f8d8 3000 	ldr.w	r3, [r8]
 800a3a8:	6821      	ldr	r1, [r4, #0]
 800a3aa:	1d1a      	adds	r2, r3, #4
 800a3ac:	f8c8 2000 	str.w	r2, [r8]
 800a3b0:	f011 0f20 	tst.w	r1, #32
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	d00f      	beq.n	800a3d8 <_scanf_i+0x1c8>
 800a3b8:	6018      	str	r0, [r3, #0]
 800a3ba:	68e3      	ldr	r3, [r4, #12]
 800a3bc:	3301      	adds	r3, #1
 800a3be:	60e3      	str	r3, [r4, #12]
 800a3c0:	6923      	ldr	r3, [r4, #16]
 800a3c2:	1bed      	subs	r5, r5, r7
 800a3c4:	445d      	add	r5, fp
 800a3c6:	442b      	add	r3, r5
 800a3c8:	6123      	str	r3, [r4, #16]
 800a3ca:	2000      	movs	r0, #0
 800a3cc:	b007      	add	sp, #28
 800a3ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3d2:	f04f 0b00 	mov.w	fp, #0
 800a3d6:	e7ca      	b.n	800a36e <_scanf_i+0x15e>
 800a3d8:	07ca      	lsls	r2, r1, #31
 800a3da:	bf4c      	ite	mi
 800a3dc:	8018      	strhmi	r0, [r3, #0]
 800a3de:	6018      	strpl	r0, [r3, #0]
 800a3e0:	e7eb      	b.n	800a3ba <_scanf_i+0x1aa>
 800a3e2:	2001      	movs	r0, #1
 800a3e4:	e7f2      	b.n	800a3cc <_scanf_i+0x1bc>
 800a3e6:	bf00      	nop
 800a3e8:	0800b928 	.word	0x0800b928
 800a3ec:	08009b09 	.word	0x08009b09
 800a3f0:	0800aed5 	.word	0x0800aed5
 800a3f4:	0800ba8c 	.word	0x0800ba8c

0800a3f8 <__sflush_r>:
 800a3f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a3fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a400:	0716      	lsls	r6, r2, #28
 800a402:	4605      	mov	r5, r0
 800a404:	460c      	mov	r4, r1
 800a406:	d454      	bmi.n	800a4b2 <__sflush_r+0xba>
 800a408:	684b      	ldr	r3, [r1, #4]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	dc02      	bgt.n	800a414 <__sflush_r+0x1c>
 800a40e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a410:	2b00      	cmp	r3, #0
 800a412:	dd48      	ble.n	800a4a6 <__sflush_r+0xae>
 800a414:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a416:	2e00      	cmp	r6, #0
 800a418:	d045      	beq.n	800a4a6 <__sflush_r+0xae>
 800a41a:	2300      	movs	r3, #0
 800a41c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a420:	682f      	ldr	r7, [r5, #0]
 800a422:	6a21      	ldr	r1, [r4, #32]
 800a424:	602b      	str	r3, [r5, #0]
 800a426:	d030      	beq.n	800a48a <__sflush_r+0x92>
 800a428:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a42a:	89a3      	ldrh	r3, [r4, #12]
 800a42c:	0759      	lsls	r1, r3, #29
 800a42e:	d505      	bpl.n	800a43c <__sflush_r+0x44>
 800a430:	6863      	ldr	r3, [r4, #4]
 800a432:	1ad2      	subs	r2, r2, r3
 800a434:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a436:	b10b      	cbz	r3, 800a43c <__sflush_r+0x44>
 800a438:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a43a:	1ad2      	subs	r2, r2, r3
 800a43c:	2300      	movs	r3, #0
 800a43e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a440:	6a21      	ldr	r1, [r4, #32]
 800a442:	4628      	mov	r0, r5
 800a444:	47b0      	blx	r6
 800a446:	1c43      	adds	r3, r0, #1
 800a448:	89a3      	ldrh	r3, [r4, #12]
 800a44a:	d106      	bne.n	800a45a <__sflush_r+0x62>
 800a44c:	6829      	ldr	r1, [r5, #0]
 800a44e:	291d      	cmp	r1, #29
 800a450:	d82b      	bhi.n	800a4aa <__sflush_r+0xb2>
 800a452:	4a2a      	ldr	r2, [pc, #168]	@ (800a4fc <__sflush_r+0x104>)
 800a454:	40ca      	lsrs	r2, r1
 800a456:	07d6      	lsls	r6, r2, #31
 800a458:	d527      	bpl.n	800a4aa <__sflush_r+0xb2>
 800a45a:	2200      	movs	r2, #0
 800a45c:	6062      	str	r2, [r4, #4]
 800a45e:	04d9      	lsls	r1, r3, #19
 800a460:	6922      	ldr	r2, [r4, #16]
 800a462:	6022      	str	r2, [r4, #0]
 800a464:	d504      	bpl.n	800a470 <__sflush_r+0x78>
 800a466:	1c42      	adds	r2, r0, #1
 800a468:	d101      	bne.n	800a46e <__sflush_r+0x76>
 800a46a:	682b      	ldr	r3, [r5, #0]
 800a46c:	b903      	cbnz	r3, 800a470 <__sflush_r+0x78>
 800a46e:	6560      	str	r0, [r4, #84]	@ 0x54
 800a470:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a472:	602f      	str	r7, [r5, #0]
 800a474:	b1b9      	cbz	r1, 800a4a6 <__sflush_r+0xae>
 800a476:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a47a:	4299      	cmp	r1, r3
 800a47c:	d002      	beq.n	800a484 <__sflush_r+0x8c>
 800a47e:	4628      	mov	r0, r5
 800a480:	f7fd ff16 	bl	80082b0 <_free_r>
 800a484:	2300      	movs	r3, #0
 800a486:	6363      	str	r3, [r4, #52]	@ 0x34
 800a488:	e00d      	b.n	800a4a6 <__sflush_r+0xae>
 800a48a:	2301      	movs	r3, #1
 800a48c:	4628      	mov	r0, r5
 800a48e:	47b0      	blx	r6
 800a490:	4602      	mov	r2, r0
 800a492:	1c50      	adds	r0, r2, #1
 800a494:	d1c9      	bne.n	800a42a <__sflush_r+0x32>
 800a496:	682b      	ldr	r3, [r5, #0]
 800a498:	2b00      	cmp	r3, #0
 800a49a:	d0c6      	beq.n	800a42a <__sflush_r+0x32>
 800a49c:	2b1d      	cmp	r3, #29
 800a49e:	d001      	beq.n	800a4a4 <__sflush_r+0xac>
 800a4a0:	2b16      	cmp	r3, #22
 800a4a2:	d11e      	bne.n	800a4e2 <__sflush_r+0xea>
 800a4a4:	602f      	str	r7, [r5, #0]
 800a4a6:	2000      	movs	r0, #0
 800a4a8:	e022      	b.n	800a4f0 <__sflush_r+0xf8>
 800a4aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4ae:	b21b      	sxth	r3, r3
 800a4b0:	e01b      	b.n	800a4ea <__sflush_r+0xf2>
 800a4b2:	690f      	ldr	r7, [r1, #16]
 800a4b4:	2f00      	cmp	r7, #0
 800a4b6:	d0f6      	beq.n	800a4a6 <__sflush_r+0xae>
 800a4b8:	0793      	lsls	r3, r2, #30
 800a4ba:	680e      	ldr	r6, [r1, #0]
 800a4bc:	bf08      	it	eq
 800a4be:	694b      	ldreq	r3, [r1, #20]
 800a4c0:	600f      	str	r7, [r1, #0]
 800a4c2:	bf18      	it	ne
 800a4c4:	2300      	movne	r3, #0
 800a4c6:	eba6 0807 	sub.w	r8, r6, r7
 800a4ca:	608b      	str	r3, [r1, #8]
 800a4cc:	f1b8 0f00 	cmp.w	r8, #0
 800a4d0:	dde9      	ble.n	800a4a6 <__sflush_r+0xae>
 800a4d2:	6a21      	ldr	r1, [r4, #32]
 800a4d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a4d6:	4643      	mov	r3, r8
 800a4d8:	463a      	mov	r2, r7
 800a4da:	4628      	mov	r0, r5
 800a4dc:	47b0      	blx	r6
 800a4de:	2800      	cmp	r0, #0
 800a4e0:	dc08      	bgt.n	800a4f4 <__sflush_r+0xfc>
 800a4e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4ea:	81a3      	strh	r3, [r4, #12]
 800a4ec:	f04f 30ff 	mov.w	r0, #4294967295
 800a4f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a4f4:	4407      	add	r7, r0
 800a4f6:	eba8 0800 	sub.w	r8, r8, r0
 800a4fa:	e7e7      	b.n	800a4cc <__sflush_r+0xd4>
 800a4fc:	20400001 	.word	0x20400001

0800a500 <_fflush_r>:
 800a500:	b538      	push	{r3, r4, r5, lr}
 800a502:	690b      	ldr	r3, [r1, #16]
 800a504:	4605      	mov	r5, r0
 800a506:	460c      	mov	r4, r1
 800a508:	b913      	cbnz	r3, 800a510 <_fflush_r+0x10>
 800a50a:	2500      	movs	r5, #0
 800a50c:	4628      	mov	r0, r5
 800a50e:	bd38      	pop	{r3, r4, r5, pc}
 800a510:	b118      	cbz	r0, 800a51a <_fflush_r+0x1a>
 800a512:	6a03      	ldr	r3, [r0, #32]
 800a514:	b90b      	cbnz	r3, 800a51a <_fflush_r+0x1a>
 800a516:	f7fc fea1 	bl	800725c <__sinit>
 800a51a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a51e:	2b00      	cmp	r3, #0
 800a520:	d0f3      	beq.n	800a50a <_fflush_r+0xa>
 800a522:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a524:	07d0      	lsls	r0, r2, #31
 800a526:	d404      	bmi.n	800a532 <_fflush_r+0x32>
 800a528:	0599      	lsls	r1, r3, #22
 800a52a:	d402      	bmi.n	800a532 <_fflush_r+0x32>
 800a52c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a52e:	f7fd f84e 	bl	80075ce <__retarget_lock_acquire_recursive>
 800a532:	4628      	mov	r0, r5
 800a534:	4621      	mov	r1, r4
 800a536:	f7ff ff5f 	bl	800a3f8 <__sflush_r>
 800a53a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a53c:	07da      	lsls	r2, r3, #31
 800a53e:	4605      	mov	r5, r0
 800a540:	d4e4      	bmi.n	800a50c <_fflush_r+0xc>
 800a542:	89a3      	ldrh	r3, [r4, #12]
 800a544:	059b      	lsls	r3, r3, #22
 800a546:	d4e1      	bmi.n	800a50c <_fflush_r+0xc>
 800a548:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a54a:	f7fd f841 	bl	80075d0 <__retarget_lock_release_recursive>
 800a54e:	e7dd      	b.n	800a50c <_fflush_r+0xc>

0800a550 <__sccl>:
 800a550:	b570      	push	{r4, r5, r6, lr}
 800a552:	780b      	ldrb	r3, [r1, #0]
 800a554:	4604      	mov	r4, r0
 800a556:	2b5e      	cmp	r3, #94	@ 0x5e
 800a558:	bf0b      	itete	eq
 800a55a:	784b      	ldrbeq	r3, [r1, #1]
 800a55c:	1c4a      	addne	r2, r1, #1
 800a55e:	1c8a      	addeq	r2, r1, #2
 800a560:	2100      	movne	r1, #0
 800a562:	bf08      	it	eq
 800a564:	2101      	moveq	r1, #1
 800a566:	3801      	subs	r0, #1
 800a568:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800a56c:	f800 1f01 	strb.w	r1, [r0, #1]!
 800a570:	42a8      	cmp	r0, r5
 800a572:	d1fb      	bne.n	800a56c <__sccl+0x1c>
 800a574:	b90b      	cbnz	r3, 800a57a <__sccl+0x2a>
 800a576:	1e50      	subs	r0, r2, #1
 800a578:	bd70      	pop	{r4, r5, r6, pc}
 800a57a:	f081 0101 	eor.w	r1, r1, #1
 800a57e:	54e1      	strb	r1, [r4, r3]
 800a580:	4610      	mov	r0, r2
 800a582:	4602      	mov	r2, r0
 800a584:	f812 5b01 	ldrb.w	r5, [r2], #1
 800a588:	2d2d      	cmp	r5, #45	@ 0x2d
 800a58a:	d005      	beq.n	800a598 <__sccl+0x48>
 800a58c:	2d5d      	cmp	r5, #93	@ 0x5d
 800a58e:	d016      	beq.n	800a5be <__sccl+0x6e>
 800a590:	2d00      	cmp	r5, #0
 800a592:	d0f1      	beq.n	800a578 <__sccl+0x28>
 800a594:	462b      	mov	r3, r5
 800a596:	e7f2      	b.n	800a57e <__sccl+0x2e>
 800a598:	7846      	ldrb	r6, [r0, #1]
 800a59a:	2e5d      	cmp	r6, #93	@ 0x5d
 800a59c:	d0fa      	beq.n	800a594 <__sccl+0x44>
 800a59e:	42b3      	cmp	r3, r6
 800a5a0:	dcf8      	bgt.n	800a594 <__sccl+0x44>
 800a5a2:	3002      	adds	r0, #2
 800a5a4:	461a      	mov	r2, r3
 800a5a6:	3201      	adds	r2, #1
 800a5a8:	4296      	cmp	r6, r2
 800a5aa:	54a1      	strb	r1, [r4, r2]
 800a5ac:	dcfb      	bgt.n	800a5a6 <__sccl+0x56>
 800a5ae:	1af2      	subs	r2, r6, r3
 800a5b0:	3a01      	subs	r2, #1
 800a5b2:	1c5d      	adds	r5, r3, #1
 800a5b4:	42b3      	cmp	r3, r6
 800a5b6:	bfa8      	it	ge
 800a5b8:	2200      	movge	r2, #0
 800a5ba:	18ab      	adds	r3, r5, r2
 800a5bc:	e7e1      	b.n	800a582 <__sccl+0x32>
 800a5be:	4610      	mov	r0, r2
 800a5c0:	e7da      	b.n	800a578 <__sccl+0x28>

0800a5c2 <__submore>:
 800a5c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5c6:	460c      	mov	r4, r1
 800a5c8:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800a5ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a5ce:	4299      	cmp	r1, r3
 800a5d0:	d11d      	bne.n	800a60e <__submore+0x4c>
 800a5d2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800a5d6:	f7fd fedf 	bl	8008398 <_malloc_r>
 800a5da:	b918      	cbnz	r0, 800a5e4 <__submore+0x22>
 800a5dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a5e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a5e8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800a5ea:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800a5ee:	6360      	str	r0, [r4, #52]	@ 0x34
 800a5f0:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800a5f4:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800a5f8:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800a5fc:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800a600:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800a604:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800a608:	6020      	str	r0, [r4, #0]
 800a60a:	2000      	movs	r0, #0
 800a60c:	e7e8      	b.n	800a5e0 <__submore+0x1e>
 800a60e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800a610:	0077      	lsls	r7, r6, #1
 800a612:	463a      	mov	r2, r7
 800a614:	f000 fbc1 	bl	800ad9a <_realloc_r>
 800a618:	4605      	mov	r5, r0
 800a61a:	2800      	cmp	r0, #0
 800a61c:	d0de      	beq.n	800a5dc <__submore+0x1a>
 800a61e:	eb00 0806 	add.w	r8, r0, r6
 800a622:	4601      	mov	r1, r0
 800a624:	4632      	mov	r2, r6
 800a626:	4640      	mov	r0, r8
 800a628:	f7fc ffd3 	bl	80075d2 <memcpy>
 800a62c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800a630:	f8c4 8000 	str.w	r8, [r4]
 800a634:	e7e9      	b.n	800a60a <__submore+0x48>

0800a636 <memmove>:
 800a636:	4288      	cmp	r0, r1
 800a638:	b510      	push	{r4, lr}
 800a63a:	eb01 0402 	add.w	r4, r1, r2
 800a63e:	d902      	bls.n	800a646 <memmove+0x10>
 800a640:	4284      	cmp	r4, r0
 800a642:	4623      	mov	r3, r4
 800a644:	d807      	bhi.n	800a656 <memmove+0x20>
 800a646:	1e43      	subs	r3, r0, #1
 800a648:	42a1      	cmp	r1, r4
 800a64a:	d008      	beq.n	800a65e <memmove+0x28>
 800a64c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a650:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a654:	e7f8      	b.n	800a648 <memmove+0x12>
 800a656:	4402      	add	r2, r0
 800a658:	4601      	mov	r1, r0
 800a65a:	428a      	cmp	r2, r1
 800a65c:	d100      	bne.n	800a660 <memmove+0x2a>
 800a65e:	bd10      	pop	{r4, pc}
 800a660:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a664:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a668:	e7f7      	b.n	800a65a <memmove+0x24>
	...

0800a66c <_sbrk_r>:
 800a66c:	b538      	push	{r3, r4, r5, lr}
 800a66e:	4d06      	ldr	r5, [pc, #24]	@ (800a688 <_sbrk_r+0x1c>)
 800a670:	2300      	movs	r3, #0
 800a672:	4604      	mov	r4, r0
 800a674:	4608      	mov	r0, r1
 800a676:	602b      	str	r3, [r5, #0]
 800a678:	f7f8 f970 	bl	800295c <_sbrk>
 800a67c:	1c43      	adds	r3, r0, #1
 800a67e:	d102      	bne.n	800a686 <_sbrk_r+0x1a>
 800a680:	682b      	ldr	r3, [r5, #0]
 800a682:	b103      	cbz	r3, 800a686 <_sbrk_r+0x1a>
 800a684:	6023      	str	r3, [r4, #0]
 800a686:	bd38      	pop	{r3, r4, r5, pc}
 800a688:	200026dc 	.word	0x200026dc
 800a68c:	00000000 	.word	0x00000000

0800a690 <nan>:
 800a690:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a698 <nan+0x8>
 800a694:	4770      	bx	lr
 800a696:	bf00      	nop
 800a698:	00000000 	.word	0x00000000
 800a69c:	7ff80000 	.word	0x7ff80000

0800a6a0 <__assert_func>:
 800a6a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a6a2:	4614      	mov	r4, r2
 800a6a4:	461a      	mov	r2, r3
 800a6a6:	4b09      	ldr	r3, [pc, #36]	@ (800a6cc <__assert_func+0x2c>)
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	4605      	mov	r5, r0
 800a6ac:	68d8      	ldr	r0, [r3, #12]
 800a6ae:	b14c      	cbz	r4, 800a6c4 <__assert_func+0x24>
 800a6b0:	4b07      	ldr	r3, [pc, #28]	@ (800a6d0 <__assert_func+0x30>)
 800a6b2:	9100      	str	r1, [sp, #0]
 800a6b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a6b8:	4906      	ldr	r1, [pc, #24]	@ (800a6d4 <__assert_func+0x34>)
 800a6ba:	462b      	mov	r3, r5
 800a6bc:	f000 fc1a 	bl	800aef4 <fiprintf>
 800a6c0:	f000 fc2a 	bl	800af18 <abort>
 800a6c4:	4b04      	ldr	r3, [pc, #16]	@ (800a6d8 <__assert_func+0x38>)
 800a6c6:	461c      	mov	r4, r3
 800a6c8:	e7f3      	b.n	800a6b2 <__assert_func+0x12>
 800a6ca:	bf00      	nop
 800a6cc:	20000024 	.word	0x20000024
 800a6d0:	0800ba9f 	.word	0x0800ba9f
 800a6d4:	0800baac 	.word	0x0800baac
 800a6d8:	0800bada 	.word	0x0800bada

0800a6dc <_calloc_r>:
 800a6dc:	b570      	push	{r4, r5, r6, lr}
 800a6de:	fba1 5402 	umull	r5, r4, r1, r2
 800a6e2:	b934      	cbnz	r4, 800a6f2 <_calloc_r+0x16>
 800a6e4:	4629      	mov	r1, r5
 800a6e6:	f7fd fe57 	bl	8008398 <_malloc_r>
 800a6ea:	4606      	mov	r6, r0
 800a6ec:	b928      	cbnz	r0, 800a6fa <_calloc_r+0x1e>
 800a6ee:	4630      	mov	r0, r6
 800a6f0:	bd70      	pop	{r4, r5, r6, pc}
 800a6f2:	220c      	movs	r2, #12
 800a6f4:	6002      	str	r2, [r0, #0]
 800a6f6:	2600      	movs	r6, #0
 800a6f8:	e7f9      	b.n	800a6ee <_calloc_r+0x12>
 800a6fa:	462a      	mov	r2, r5
 800a6fc:	4621      	mov	r1, r4
 800a6fe:	f7fc fec3 	bl	8007488 <memset>
 800a702:	e7f4      	b.n	800a6ee <_calloc_r+0x12>

0800a704 <rshift>:
 800a704:	6903      	ldr	r3, [r0, #16]
 800a706:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a70a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a70e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a712:	f100 0414 	add.w	r4, r0, #20
 800a716:	dd45      	ble.n	800a7a4 <rshift+0xa0>
 800a718:	f011 011f 	ands.w	r1, r1, #31
 800a71c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a720:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a724:	d10c      	bne.n	800a740 <rshift+0x3c>
 800a726:	f100 0710 	add.w	r7, r0, #16
 800a72a:	4629      	mov	r1, r5
 800a72c:	42b1      	cmp	r1, r6
 800a72e:	d334      	bcc.n	800a79a <rshift+0x96>
 800a730:	1a9b      	subs	r3, r3, r2
 800a732:	009b      	lsls	r3, r3, #2
 800a734:	1eea      	subs	r2, r5, #3
 800a736:	4296      	cmp	r6, r2
 800a738:	bf38      	it	cc
 800a73a:	2300      	movcc	r3, #0
 800a73c:	4423      	add	r3, r4
 800a73e:	e015      	b.n	800a76c <rshift+0x68>
 800a740:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a744:	f1c1 0820 	rsb	r8, r1, #32
 800a748:	40cf      	lsrs	r7, r1
 800a74a:	f105 0e04 	add.w	lr, r5, #4
 800a74e:	46a1      	mov	r9, r4
 800a750:	4576      	cmp	r6, lr
 800a752:	46f4      	mov	ip, lr
 800a754:	d815      	bhi.n	800a782 <rshift+0x7e>
 800a756:	1a9a      	subs	r2, r3, r2
 800a758:	0092      	lsls	r2, r2, #2
 800a75a:	3a04      	subs	r2, #4
 800a75c:	3501      	adds	r5, #1
 800a75e:	42ae      	cmp	r6, r5
 800a760:	bf38      	it	cc
 800a762:	2200      	movcc	r2, #0
 800a764:	18a3      	adds	r3, r4, r2
 800a766:	50a7      	str	r7, [r4, r2]
 800a768:	b107      	cbz	r7, 800a76c <rshift+0x68>
 800a76a:	3304      	adds	r3, #4
 800a76c:	1b1a      	subs	r2, r3, r4
 800a76e:	42a3      	cmp	r3, r4
 800a770:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a774:	bf08      	it	eq
 800a776:	2300      	moveq	r3, #0
 800a778:	6102      	str	r2, [r0, #16]
 800a77a:	bf08      	it	eq
 800a77c:	6143      	streq	r3, [r0, #20]
 800a77e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a782:	f8dc c000 	ldr.w	ip, [ip]
 800a786:	fa0c fc08 	lsl.w	ip, ip, r8
 800a78a:	ea4c 0707 	orr.w	r7, ip, r7
 800a78e:	f849 7b04 	str.w	r7, [r9], #4
 800a792:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a796:	40cf      	lsrs	r7, r1
 800a798:	e7da      	b.n	800a750 <rshift+0x4c>
 800a79a:	f851 cb04 	ldr.w	ip, [r1], #4
 800a79e:	f847 cf04 	str.w	ip, [r7, #4]!
 800a7a2:	e7c3      	b.n	800a72c <rshift+0x28>
 800a7a4:	4623      	mov	r3, r4
 800a7a6:	e7e1      	b.n	800a76c <rshift+0x68>

0800a7a8 <__hexdig_fun>:
 800a7a8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a7ac:	2b09      	cmp	r3, #9
 800a7ae:	d802      	bhi.n	800a7b6 <__hexdig_fun+0xe>
 800a7b0:	3820      	subs	r0, #32
 800a7b2:	b2c0      	uxtb	r0, r0
 800a7b4:	4770      	bx	lr
 800a7b6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a7ba:	2b05      	cmp	r3, #5
 800a7bc:	d801      	bhi.n	800a7c2 <__hexdig_fun+0x1a>
 800a7be:	3847      	subs	r0, #71	@ 0x47
 800a7c0:	e7f7      	b.n	800a7b2 <__hexdig_fun+0xa>
 800a7c2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a7c6:	2b05      	cmp	r3, #5
 800a7c8:	d801      	bhi.n	800a7ce <__hexdig_fun+0x26>
 800a7ca:	3827      	subs	r0, #39	@ 0x27
 800a7cc:	e7f1      	b.n	800a7b2 <__hexdig_fun+0xa>
 800a7ce:	2000      	movs	r0, #0
 800a7d0:	4770      	bx	lr
	...

0800a7d4 <__gethex>:
 800a7d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7d8:	b085      	sub	sp, #20
 800a7da:	468a      	mov	sl, r1
 800a7dc:	9302      	str	r3, [sp, #8]
 800a7de:	680b      	ldr	r3, [r1, #0]
 800a7e0:	9001      	str	r0, [sp, #4]
 800a7e2:	4690      	mov	r8, r2
 800a7e4:	1c9c      	adds	r4, r3, #2
 800a7e6:	46a1      	mov	r9, r4
 800a7e8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a7ec:	2830      	cmp	r0, #48	@ 0x30
 800a7ee:	d0fa      	beq.n	800a7e6 <__gethex+0x12>
 800a7f0:	eba9 0303 	sub.w	r3, r9, r3
 800a7f4:	f1a3 0b02 	sub.w	fp, r3, #2
 800a7f8:	f7ff ffd6 	bl	800a7a8 <__hexdig_fun>
 800a7fc:	4605      	mov	r5, r0
 800a7fe:	2800      	cmp	r0, #0
 800a800:	d168      	bne.n	800a8d4 <__gethex+0x100>
 800a802:	49a0      	ldr	r1, [pc, #640]	@ (800aa84 <__gethex+0x2b0>)
 800a804:	2201      	movs	r2, #1
 800a806:	4648      	mov	r0, r9
 800a808:	f7fc fe46 	bl	8007498 <strncmp>
 800a80c:	4607      	mov	r7, r0
 800a80e:	2800      	cmp	r0, #0
 800a810:	d167      	bne.n	800a8e2 <__gethex+0x10e>
 800a812:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a816:	4626      	mov	r6, r4
 800a818:	f7ff ffc6 	bl	800a7a8 <__hexdig_fun>
 800a81c:	2800      	cmp	r0, #0
 800a81e:	d062      	beq.n	800a8e6 <__gethex+0x112>
 800a820:	4623      	mov	r3, r4
 800a822:	7818      	ldrb	r0, [r3, #0]
 800a824:	2830      	cmp	r0, #48	@ 0x30
 800a826:	4699      	mov	r9, r3
 800a828:	f103 0301 	add.w	r3, r3, #1
 800a82c:	d0f9      	beq.n	800a822 <__gethex+0x4e>
 800a82e:	f7ff ffbb 	bl	800a7a8 <__hexdig_fun>
 800a832:	fab0 f580 	clz	r5, r0
 800a836:	096d      	lsrs	r5, r5, #5
 800a838:	f04f 0b01 	mov.w	fp, #1
 800a83c:	464a      	mov	r2, r9
 800a83e:	4616      	mov	r6, r2
 800a840:	3201      	adds	r2, #1
 800a842:	7830      	ldrb	r0, [r6, #0]
 800a844:	f7ff ffb0 	bl	800a7a8 <__hexdig_fun>
 800a848:	2800      	cmp	r0, #0
 800a84a:	d1f8      	bne.n	800a83e <__gethex+0x6a>
 800a84c:	498d      	ldr	r1, [pc, #564]	@ (800aa84 <__gethex+0x2b0>)
 800a84e:	2201      	movs	r2, #1
 800a850:	4630      	mov	r0, r6
 800a852:	f7fc fe21 	bl	8007498 <strncmp>
 800a856:	2800      	cmp	r0, #0
 800a858:	d13f      	bne.n	800a8da <__gethex+0x106>
 800a85a:	b944      	cbnz	r4, 800a86e <__gethex+0x9a>
 800a85c:	1c74      	adds	r4, r6, #1
 800a85e:	4622      	mov	r2, r4
 800a860:	4616      	mov	r6, r2
 800a862:	3201      	adds	r2, #1
 800a864:	7830      	ldrb	r0, [r6, #0]
 800a866:	f7ff ff9f 	bl	800a7a8 <__hexdig_fun>
 800a86a:	2800      	cmp	r0, #0
 800a86c:	d1f8      	bne.n	800a860 <__gethex+0x8c>
 800a86e:	1ba4      	subs	r4, r4, r6
 800a870:	00a7      	lsls	r7, r4, #2
 800a872:	7833      	ldrb	r3, [r6, #0]
 800a874:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a878:	2b50      	cmp	r3, #80	@ 0x50
 800a87a:	d13e      	bne.n	800a8fa <__gethex+0x126>
 800a87c:	7873      	ldrb	r3, [r6, #1]
 800a87e:	2b2b      	cmp	r3, #43	@ 0x2b
 800a880:	d033      	beq.n	800a8ea <__gethex+0x116>
 800a882:	2b2d      	cmp	r3, #45	@ 0x2d
 800a884:	d034      	beq.n	800a8f0 <__gethex+0x11c>
 800a886:	1c71      	adds	r1, r6, #1
 800a888:	2400      	movs	r4, #0
 800a88a:	7808      	ldrb	r0, [r1, #0]
 800a88c:	f7ff ff8c 	bl	800a7a8 <__hexdig_fun>
 800a890:	1e43      	subs	r3, r0, #1
 800a892:	b2db      	uxtb	r3, r3
 800a894:	2b18      	cmp	r3, #24
 800a896:	d830      	bhi.n	800a8fa <__gethex+0x126>
 800a898:	f1a0 0210 	sub.w	r2, r0, #16
 800a89c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a8a0:	f7ff ff82 	bl	800a7a8 <__hexdig_fun>
 800a8a4:	f100 3cff 	add.w	ip, r0, #4294967295
 800a8a8:	fa5f fc8c 	uxtb.w	ip, ip
 800a8ac:	f1bc 0f18 	cmp.w	ip, #24
 800a8b0:	f04f 030a 	mov.w	r3, #10
 800a8b4:	d91e      	bls.n	800a8f4 <__gethex+0x120>
 800a8b6:	b104      	cbz	r4, 800a8ba <__gethex+0xe6>
 800a8b8:	4252      	negs	r2, r2
 800a8ba:	4417      	add	r7, r2
 800a8bc:	f8ca 1000 	str.w	r1, [sl]
 800a8c0:	b1ed      	cbz	r5, 800a8fe <__gethex+0x12a>
 800a8c2:	f1bb 0f00 	cmp.w	fp, #0
 800a8c6:	bf0c      	ite	eq
 800a8c8:	2506      	moveq	r5, #6
 800a8ca:	2500      	movne	r5, #0
 800a8cc:	4628      	mov	r0, r5
 800a8ce:	b005      	add	sp, #20
 800a8d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8d4:	2500      	movs	r5, #0
 800a8d6:	462c      	mov	r4, r5
 800a8d8:	e7b0      	b.n	800a83c <__gethex+0x68>
 800a8da:	2c00      	cmp	r4, #0
 800a8dc:	d1c7      	bne.n	800a86e <__gethex+0x9a>
 800a8de:	4627      	mov	r7, r4
 800a8e0:	e7c7      	b.n	800a872 <__gethex+0x9e>
 800a8e2:	464e      	mov	r6, r9
 800a8e4:	462f      	mov	r7, r5
 800a8e6:	2501      	movs	r5, #1
 800a8e8:	e7c3      	b.n	800a872 <__gethex+0x9e>
 800a8ea:	2400      	movs	r4, #0
 800a8ec:	1cb1      	adds	r1, r6, #2
 800a8ee:	e7cc      	b.n	800a88a <__gethex+0xb6>
 800a8f0:	2401      	movs	r4, #1
 800a8f2:	e7fb      	b.n	800a8ec <__gethex+0x118>
 800a8f4:	fb03 0002 	mla	r0, r3, r2, r0
 800a8f8:	e7ce      	b.n	800a898 <__gethex+0xc4>
 800a8fa:	4631      	mov	r1, r6
 800a8fc:	e7de      	b.n	800a8bc <__gethex+0xe8>
 800a8fe:	eba6 0309 	sub.w	r3, r6, r9
 800a902:	3b01      	subs	r3, #1
 800a904:	4629      	mov	r1, r5
 800a906:	2b07      	cmp	r3, #7
 800a908:	dc0a      	bgt.n	800a920 <__gethex+0x14c>
 800a90a:	9801      	ldr	r0, [sp, #4]
 800a90c:	f7fd fdd0 	bl	80084b0 <_Balloc>
 800a910:	4604      	mov	r4, r0
 800a912:	b940      	cbnz	r0, 800a926 <__gethex+0x152>
 800a914:	4b5c      	ldr	r3, [pc, #368]	@ (800aa88 <__gethex+0x2b4>)
 800a916:	4602      	mov	r2, r0
 800a918:	21e4      	movs	r1, #228	@ 0xe4
 800a91a:	485c      	ldr	r0, [pc, #368]	@ (800aa8c <__gethex+0x2b8>)
 800a91c:	f7ff fec0 	bl	800a6a0 <__assert_func>
 800a920:	3101      	adds	r1, #1
 800a922:	105b      	asrs	r3, r3, #1
 800a924:	e7ef      	b.n	800a906 <__gethex+0x132>
 800a926:	f100 0a14 	add.w	sl, r0, #20
 800a92a:	2300      	movs	r3, #0
 800a92c:	4655      	mov	r5, sl
 800a92e:	469b      	mov	fp, r3
 800a930:	45b1      	cmp	r9, r6
 800a932:	d337      	bcc.n	800a9a4 <__gethex+0x1d0>
 800a934:	f845 bb04 	str.w	fp, [r5], #4
 800a938:	eba5 050a 	sub.w	r5, r5, sl
 800a93c:	10ad      	asrs	r5, r5, #2
 800a93e:	6125      	str	r5, [r4, #16]
 800a940:	4658      	mov	r0, fp
 800a942:	f7fd fea7 	bl	8008694 <__hi0bits>
 800a946:	016d      	lsls	r5, r5, #5
 800a948:	f8d8 6000 	ldr.w	r6, [r8]
 800a94c:	1a2d      	subs	r5, r5, r0
 800a94e:	42b5      	cmp	r5, r6
 800a950:	dd54      	ble.n	800a9fc <__gethex+0x228>
 800a952:	1bad      	subs	r5, r5, r6
 800a954:	4629      	mov	r1, r5
 800a956:	4620      	mov	r0, r4
 800a958:	f7fe fa33 	bl	8008dc2 <__any_on>
 800a95c:	4681      	mov	r9, r0
 800a95e:	b178      	cbz	r0, 800a980 <__gethex+0x1ac>
 800a960:	1e6b      	subs	r3, r5, #1
 800a962:	1159      	asrs	r1, r3, #5
 800a964:	f003 021f 	and.w	r2, r3, #31
 800a968:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a96c:	f04f 0901 	mov.w	r9, #1
 800a970:	fa09 f202 	lsl.w	r2, r9, r2
 800a974:	420a      	tst	r2, r1
 800a976:	d003      	beq.n	800a980 <__gethex+0x1ac>
 800a978:	454b      	cmp	r3, r9
 800a97a:	dc36      	bgt.n	800a9ea <__gethex+0x216>
 800a97c:	f04f 0902 	mov.w	r9, #2
 800a980:	4629      	mov	r1, r5
 800a982:	4620      	mov	r0, r4
 800a984:	f7ff febe 	bl	800a704 <rshift>
 800a988:	442f      	add	r7, r5
 800a98a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a98e:	42bb      	cmp	r3, r7
 800a990:	da42      	bge.n	800aa18 <__gethex+0x244>
 800a992:	9801      	ldr	r0, [sp, #4]
 800a994:	4621      	mov	r1, r4
 800a996:	f7fd fdcb 	bl	8008530 <_Bfree>
 800a99a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a99c:	2300      	movs	r3, #0
 800a99e:	6013      	str	r3, [r2, #0]
 800a9a0:	25a3      	movs	r5, #163	@ 0xa3
 800a9a2:	e793      	b.n	800a8cc <__gethex+0xf8>
 800a9a4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a9a8:	2a2e      	cmp	r2, #46	@ 0x2e
 800a9aa:	d012      	beq.n	800a9d2 <__gethex+0x1fe>
 800a9ac:	2b20      	cmp	r3, #32
 800a9ae:	d104      	bne.n	800a9ba <__gethex+0x1e6>
 800a9b0:	f845 bb04 	str.w	fp, [r5], #4
 800a9b4:	f04f 0b00 	mov.w	fp, #0
 800a9b8:	465b      	mov	r3, fp
 800a9ba:	7830      	ldrb	r0, [r6, #0]
 800a9bc:	9303      	str	r3, [sp, #12]
 800a9be:	f7ff fef3 	bl	800a7a8 <__hexdig_fun>
 800a9c2:	9b03      	ldr	r3, [sp, #12]
 800a9c4:	f000 000f 	and.w	r0, r0, #15
 800a9c8:	4098      	lsls	r0, r3
 800a9ca:	ea4b 0b00 	orr.w	fp, fp, r0
 800a9ce:	3304      	adds	r3, #4
 800a9d0:	e7ae      	b.n	800a930 <__gethex+0x15c>
 800a9d2:	45b1      	cmp	r9, r6
 800a9d4:	d8ea      	bhi.n	800a9ac <__gethex+0x1d8>
 800a9d6:	492b      	ldr	r1, [pc, #172]	@ (800aa84 <__gethex+0x2b0>)
 800a9d8:	9303      	str	r3, [sp, #12]
 800a9da:	2201      	movs	r2, #1
 800a9dc:	4630      	mov	r0, r6
 800a9de:	f7fc fd5b 	bl	8007498 <strncmp>
 800a9e2:	9b03      	ldr	r3, [sp, #12]
 800a9e4:	2800      	cmp	r0, #0
 800a9e6:	d1e1      	bne.n	800a9ac <__gethex+0x1d8>
 800a9e8:	e7a2      	b.n	800a930 <__gethex+0x15c>
 800a9ea:	1ea9      	subs	r1, r5, #2
 800a9ec:	4620      	mov	r0, r4
 800a9ee:	f7fe f9e8 	bl	8008dc2 <__any_on>
 800a9f2:	2800      	cmp	r0, #0
 800a9f4:	d0c2      	beq.n	800a97c <__gethex+0x1a8>
 800a9f6:	f04f 0903 	mov.w	r9, #3
 800a9fa:	e7c1      	b.n	800a980 <__gethex+0x1ac>
 800a9fc:	da09      	bge.n	800aa12 <__gethex+0x23e>
 800a9fe:	1b75      	subs	r5, r6, r5
 800aa00:	4621      	mov	r1, r4
 800aa02:	9801      	ldr	r0, [sp, #4]
 800aa04:	462a      	mov	r2, r5
 800aa06:	f7fd ffa3 	bl	8008950 <__lshift>
 800aa0a:	1b7f      	subs	r7, r7, r5
 800aa0c:	4604      	mov	r4, r0
 800aa0e:	f100 0a14 	add.w	sl, r0, #20
 800aa12:	f04f 0900 	mov.w	r9, #0
 800aa16:	e7b8      	b.n	800a98a <__gethex+0x1b6>
 800aa18:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800aa1c:	42bd      	cmp	r5, r7
 800aa1e:	dd6f      	ble.n	800ab00 <__gethex+0x32c>
 800aa20:	1bed      	subs	r5, r5, r7
 800aa22:	42ae      	cmp	r6, r5
 800aa24:	dc34      	bgt.n	800aa90 <__gethex+0x2bc>
 800aa26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aa2a:	2b02      	cmp	r3, #2
 800aa2c:	d022      	beq.n	800aa74 <__gethex+0x2a0>
 800aa2e:	2b03      	cmp	r3, #3
 800aa30:	d024      	beq.n	800aa7c <__gethex+0x2a8>
 800aa32:	2b01      	cmp	r3, #1
 800aa34:	d115      	bne.n	800aa62 <__gethex+0x28e>
 800aa36:	42ae      	cmp	r6, r5
 800aa38:	d113      	bne.n	800aa62 <__gethex+0x28e>
 800aa3a:	2e01      	cmp	r6, #1
 800aa3c:	d10b      	bne.n	800aa56 <__gethex+0x282>
 800aa3e:	9a02      	ldr	r2, [sp, #8]
 800aa40:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800aa44:	6013      	str	r3, [r2, #0]
 800aa46:	2301      	movs	r3, #1
 800aa48:	6123      	str	r3, [r4, #16]
 800aa4a:	f8ca 3000 	str.w	r3, [sl]
 800aa4e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800aa50:	2562      	movs	r5, #98	@ 0x62
 800aa52:	601c      	str	r4, [r3, #0]
 800aa54:	e73a      	b.n	800a8cc <__gethex+0xf8>
 800aa56:	1e71      	subs	r1, r6, #1
 800aa58:	4620      	mov	r0, r4
 800aa5a:	f7fe f9b2 	bl	8008dc2 <__any_on>
 800aa5e:	2800      	cmp	r0, #0
 800aa60:	d1ed      	bne.n	800aa3e <__gethex+0x26a>
 800aa62:	9801      	ldr	r0, [sp, #4]
 800aa64:	4621      	mov	r1, r4
 800aa66:	f7fd fd63 	bl	8008530 <_Bfree>
 800aa6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	6013      	str	r3, [r2, #0]
 800aa70:	2550      	movs	r5, #80	@ 0x50
 800aa72:	e72b      	b.n	800a8cc <__gethex+0xf8>
 800aa74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d1f3      	bne.n	800aa62 <__gethex+0x28e>
 800aa7a:	e7e0      	b.n	800aa3e <__gethex+0x26a>
 800aa7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa7e:	2b00      	cmp	r3, #0
 800aa80:	d1dd      	bne.n	800aa3e <__gethex+0x26a>
 800aa82:	e7ee      	b.n	800aa62 <__gethex+0x28e>
 800aa84:	0800ba69 	.word	0x0800ba69
 800aa88:	0800b9ff 	.word	0x0800b9ff
 800aa8c:	0800badb 	.word	0x0800badb
 800aa90:	1e6f      	subs	r7, r5, #1
 800aa92:	f1b9 0f00 	cmp.w	r9, #0
 800aa96:	d130      	bne.n	800aafa <__gethex+0x326>
 800aa98:	b127      	cbz	r7, 800aaa4 <__gethex+0x2d0>
 800aa9a:	4639      	mov	r1, r7
 800aa9c:	4620      	mov	r0, r4
 800aa9e:	f7fe f990 	bl	8008dc2 <__any_on>
 800aaa2:	4681      	mov	r9, r0
 800aaa4:	117a      	asrs	r2, r7, #5
 800aaa6:	2301      	movs	r3, #1
 800aaa8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800aaac:	f007 071f 	and.w	r7, r7, #31
 800aab0:	40bb      	lsls	r3, r7
 800aab2:	4213      	tst	r3, r2
 800aab4:	4629      	mov	r1, r5
 800aab6:	4620      	mov	r0, r4
 800aab8:	bf18      	it	ne
 800aaba:	f049 0902 	orrne.w	r9, r9, #2
 800aabe:	f7ff fe21 	bl	800a704 <rshift>
 800aac2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800aac6:	1b76      	subs	r6, r6, r5
 800aac8:	2502      	movs	r5, #2
 800aaca:	f1b9 0f00 	cmp.w	r9, #0
 800aace:	d047      	beq.n	800ab60 <__gethex+0x38c>
 800aad0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800aad4:	2b02      	cmp	r3, #2
 800aad6:	d015      	beq.n	800ab04 <__gethex+0x330>
 800aad8:	2b03      	cmp	r3, #3
 800aada:	d017      	beq.n	800ab0c <__gethex+0x338>
 800aadc:	2b01      	cmp	r3, #1
 800aade:	d109      	bne.n	800aaf4 <__gethex+0x320>
 800aae0:	f019 0f02 	tst.w	r9, #2
 800aae4:	d006      	beq.n	800aaf4 <__gethex+0x320>
 800aae6:	f8da 3000 	ldr.w	r3, [sl]
 800aaea:	ea49 0903 	orr.w	r9, r9, r3
 800aaee:	f019 0f01 	tst.w	r9, #1
 800aaf2:	d10e      	bne.n	800ab12 <__gethex+0x33e>
 800aaf4:	f045 0510 	orr.w	r5, r5, #16
 800aaf8:	e032      	b.n	800ab60 <__gethex+0x38c>
 800aafa:	f04f 0901 	mov.w	r9, #1
 800aafe:	e7d1      	b.n	800aaa4 <__gethex+0x2d0>
 800ab00:	2501      	movs	r5, #1
 800ab02:	e7e2      	b.n	800aaca <__gethex+0x2f6>
 800ab04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab06:	f1c3 0301 	rsb	r3, r3, #1
 800ab0a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ab0c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d0f0      	beq.n	800aaf4 <__gethex+0x320>
 800ab12:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ab16:	f104 0314 	add.w	r3, r4, #20
 800ab1a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ab1e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ab22:	f04f 0c00 	mov.w	ip, #0
 800ab26:	4618      	mov	r0, r3
 800ab28:	f853 2b04 	ldr.w	r2, [r3], #4
 800ab2c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ab30:	d01b      	beq.n	800ab6a <__gethex+0x396>
 800ab32:	3201      	adds	r2, #1
 800ab34:	6002      	str	r2, [r0, #0]
 800ab36:	2d02      	cmp	r5, #2
 800ab38:	f104 0314 	add.w	r3, r4, #20
 800ab3c:	d13c      	bne.n	800abb8 <__gethex+0x3e4>
 800ab3e:	f8d8 2000 	ldr.w	r2, [r8]
 800ab42:	3a01      	subs	r2, #1
 800ab44:	42b2      	cmp	r2, r6
 800ab46:	d109      	bne.n	800ab5c <__gethex+0x388>
 800ab48:	1171      	asrs	r1, r6, #5
 800ab4a:	2201      	movs	r2, #1
 800ab4c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ab50:	f006 061f 	and.w	r6, r6, #31
 800ab54:	fa02 f606 	lsl.w	r6, r2, r6
 800ab58:	421e      	tst	r6, r3
 800ab5a:	d13a      	bne.n	800abd2 <__gethex+0x3fe>
 800ab5c:	f045 0520 	orr.w	r5, r5, #32
 800ab60:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ab62:	601c      	str	r4, [r3, #0]
 800ab64:	9b02      	ldr	r3, [sp, #8]
 800ab66:	601f      	str	r7, [r3, #0]
 800ab68:	e6b0      	b.n	800a8cc <__gethex+0xf8>
 800ab6a:	4299      	cmp	r1, r3
 800ab6c:	f843 cc04 	str.w	ip, [r3, #-4]
 800ab70:	d8d9      	bhi.n	800ab26 <__gethex+0x352>
 800ab72:	68a3      	ldr	r3, [r4, #8]
 800ab74:	459b      	cmp	fp, r3
 800ab76:	db17      	blt.n	800aba8 <__gethex+0x3d4>
 800ab78:	6861      	ldr	r1, [r4, #4]
 800ab7a:	9801      	ldr	r0, [sp, #4]
 800ab7c:	3101      	adds	r1, #1
 800ab7e:	f7fd fc97 	bl	80084b0 <_Balloc>
 800ab82:	4681      	mov	r9, r0
 800ab84:	b918      	cbnz	r0, 800ab8e <__gethex+0x3ba>
 800ab86:	4b1a      	ldr	r3, [pc, #104]	@ (800abf0 <__gethex+0x41c>)
 800ab88:	4602      	mov	r2, r0
 800ab8a:	2184      	movs	r1, #132	@ 0x84
 800ab8c:	e6c5      	b.n	800a91a <__gethex+0x146>
 800ab8e:	6922      	ldr	r2, [r4, #16]
 800ab90:	3202      	adds	r2, #2
 800ab92:	f104 010c 	add.w	r1, r4, #12
 800ab96:	0092      	lsls	r2, r2, #2
 800ab98:	300c      	adds	r0, #12
 800ab9a:	f7fc fd1a 	bl	80075d2 <memcpy>
 800ab9e:	4621      	mov	r1, r4
 800aba0:	9801      	ldr	r0, [sp, #4]
 800aba2:	f7fd fcc5 	bl	8008530 <_Bfree>
 800aba6:	464c      	mov	r4, r9
 800aba8:	6923      	ldr	r3, [r4, #16]
 800abaa:	1c5a      	adds	r2, r3, #1
 800abac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800abb0:	6122      	str	r2, [r4, #16]
 800abb2:	2201      	movs	r2, #1
 800abb4:	615a      	str	r2, [r3, #20]
 800abb6:	e7be      	b.n	800ab36 <__gethex+0x362>
 800abb8:	6922      	ldr	r2, [r4, #16]
 800abba:	455a      	cmp	r2, fp
 800abbc:	dd0b      	ble.n	800abd6 <__gethex+0x402>
 800abbe:	2101      	movs	r1, #1
 800abc0:	4620      	mov	r0, r4
 800abc2:	f7ff fd9f 	bl	800a704 <rshift>
 800abc6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800abca:	3701      	adds	r7, #1
 800abcc:	42bb      	cmp	r3, r7
 800abce:	f6ff aee0 	blt.w	800a992 <__gethex+0x1be>
 800abd2:	2501      	movs	r5, #1
 800abd4:	e7c2      	b.n	800ab5c <__gethex+0x388>
 800abd6:	f016 061f 	ands.w	r6, r6, #31
 800abda:	d0fa      	beq.n	800abd2 <__gethex+0x3fe>
 800abdc:	4453      	add	r3, sl
 800abde:	f1c6 0620 	rsb	r6, r6, #32
 800abe2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800abe6:	f7fd fd55 	bl	8008694 <__hi0bits>
 800abea:	42b0      	cmp	r0, r6
 800abec:	dbe7      	blt.n	800abbe <__gethex+0x3ea>
 800abee:	e7f0      	b.n	800abd2 <__gethex+0x3fe>
 800abf0:	0800b9ff 	.word	0x0800b9ff

0800abf4 <L_shift>:
 800abf4:	f1c2 0208 	rsb	r2, r2, #8
 800abf8:	0092      	lsls	r2, r2, #2
 800abfa:	b570      	push	{r4, r5, r6, lr}
 800abfc:	f1c2 0620 	rsb	r6, r2, #32
 800ac00:	6843      	ldr	r3, [r0, #4]
 800ac02:	6804      	ldr	r4, [r0, #0]
 800ac04:	fa03 f506 	lsl.w	r5, r3, r6
 800ac08:	432c      	orrs	r4, r5
 800ac0a:	40d3      	lsrs	r3, r2
 800ac0c:	6004      	str	r4, [r0, #0]
 800ac0e:	f840 3f04 	str.w	r3, [r0, #4]!
 800ac12:	4288      	cmp	r0, r1
 800ac14:	d3f4      	bcc.n	800ac00 <L_shift+0xc>
 800ac16:	bd70      	pop	{r4, r5, r6, pc}

0800ac18 <__match>:
 800ac18:	b530      	push	{r4, r5, lr}
 800ac1a:	6803      	ldr	r3, [r0, #0]
 800ac1c:	3301      	adds	r3, #1
 800ac1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac22:	b914      	cbnz	r4, 800ac2a <__match+0x12>
 800ac24:	6003      	str	r3, [r0, #0]
 800ac26:	2001      	movs	r0, #1
 800ac28:	bd30      	pop	{r4, r5, pc}
 800ac2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac2e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800ac32:	2d19      	cmp	r5, #25
 800ac34:	bf98      	it	ls
 800ac36:	3220      	addls	r2, #32
 800ac38:	42a2      	cmp	r2, r4
 800ac3a:	d0f0      	beq.n	800ac1e <__match+0x6>
 800ac3c:	2000      	movs	r0, #0
 800ac3e:	e7f3      	b.n	800ac28 <__match+0x10>

0800ac40 <__hexnan>:
 800ac40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac44:	680b      	ldr	r3, [r1, #0]
 800ac46:	6801      	ldr	r1, [r0, #0]
 800ac48:	115e      	asrs	r6, r3, #5
 800ac4a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ac4e:	f013 031f 	ands.w	r3, r3, #31
 800ac52:	b087      	sub	sp, #28
 800ac54:	bf18      	it	ne
 800ac56:	3604      	addne	r6, #4
 800ac58:	2500      	movs	r5, #0
 800ac5a:	1f37      	subs	r7, r6, #4
 800ac5c:	4682      	mov	sl, r0
 800ac5e:	4690      	mov	r8, r2
 800ac60:	9301      	str	r3, [sp, #4]
 800ac62:	f846 5c04 	str.w	r5, [r6, #-4]
 800ac66:	46b9      	mov	r9, r7
 800ac68:	463c      	mov	r4, r7
 800ac6a:	9502      	str	r5, [sp, #8]
 800ac6c:	46ab      	mov	fp, r5
 800ac6e:	784a      	ldrb	r2, [r1, #1]
 800ac70:	1c4b      	adds	r3, r1, #1
 800ac72:	9303      	str	r3, [sp, #12]
 800ac74:	b342      	cbz	r2, 800acc8 <__hexnan+0x88>
 800ac76:	4610      	mov	r0, r2
 800ac78:	9105      	str	r1, [sp, #20]
 800ac7a:	9204      	str	r2, [sp, #16]
 800ac7c:	f7ff fd94 	bl	800a7a8 <__hexdig_fun>
 800ac80:	2800      	cmp	r0, #0
 800ac82:	d151      	bne.n	800ad28 <__hexnan+0xe8>
 800ac84:	9a04      	ldr	r2, [sp, #16]
 800ac86:	9905      	ldr	r1, [sp, #20]
 800ac88:	2a20      	cmp	r2, #32
 800ac8a:	d818      	bhi.n	800acbe <__hexnan+0x7e>
 800ac8c:	9b02      	ldr	r3, [sp, #8]
 800ac8e:	459b      	cmp	fp, r3
 800ac90:	dd13      	ble.n	800acba <__hexnan+0x7a>
 800ac92:	454c      	cmp	r4, r9
 800ac94:	d206      	bcs.n	800aca4 <__hexnan+0x64>
 800ac96:	2d07      	cmp	r5, #7
 800ac98:	dc04      	bgt.n	800aca4 <__hexnan+0x64>
 800ac9a:	462a      	mov	r2, r5
 800ac9c:	4649      	mov	r1, r9
 800ac9e:	4620      	mov	r0, r4
 800aca0:	f7ff ffa8 	bl	800abf4 <L_shift>
 800aca4:	4544      	cmp	r4, r8
 800aca6:	d952      	bls.n	800ad4e <__hexnan+0x10e>
 800aca8:	2300      	movs	r3, #0
 800acaa:	f1a4 0904 	sub.w	r9, r4, #4
 800acae:	f844 3c04 	str.w	r3, [r4, #-4]
 800acb2:	f8cd b008 	str.w	fp, [sp, #8]
 800acb6:	464c      	mov	r4, r9
 800acb8:	461d      	mov	r5, r3
 800acba:	9903      	ldr	r1, [sp, #12]
 800acbc:	e7d7      	b.n	800ac6e <__hexnan+0x2e>
 800acbe:	2a29      	cmp	r2, #41	@ 0x29
 800acc0:	d157      	bne.n	800ad72 <__hexnan+0x132>
 800acc2:	3102      	adds	r1, #2
 800acc4:	f8ca 1000 	str.w	r1, [sl]
 800acc8:	f1bb 0f00 	cmp.w	fp, #0
 800accc:	d051      	beq.n	800ad72 <__hexnan+0x132>
 800acce:	454c      	cmp	r4, r9
 800acd0:	d206      	bcs.n	800ace0 <__hexnan+0xa0>
 800acd2:	2d07      	cmp	r5, #7
 800acd4:	dc04      	bgt.n	800ace0 <__hexnan+0xa0>
 800acd6:	462a      	mov	r2, r5
 800acd8:	4649      	mov	r1, r9
 800acda:	4620      	mov	r0, r4
 800acdc:	f7ff ff8a 	bl	800abf4 <L_shift>
 800ace0:	4544      	cmp	r4, r8
 800ace2:	d936      	bls.n	800ad52 <__hexnan+0x112>
 800ace4:	f1a8 0204 	sub.w	r2, r8, #4
 800ace8:	4623      	mov	r3, r4
 800acea:	f853 1b04 	ldr.w	r1, [r3], #4
 800acee:	f842 1f04 	str.w	r1, [r2, #4]!
 800acf2:	429f      	cmp	r7, r3
 800acf4:	d2f9      	bcs.n	800acea <__hexnan+0xaa>
 800acf6:	1b3b      	subs	r3, r7, r4
 800acf8:	f023 0303 	bic.w	r3, r3, #3
 800acfc:	3304      	adds	r3, #4
 800acfe:	3401      	adds	r4, #1
 800ad00:	3e03      	subs	r6, #3
 800ad02:	42b4      	cmp	r4, r6
 800ad04:	bf88      	it	hi
 800ad06:	2304      	movhi	r3, #4
 800ad08:	4443      	add	r3, r8
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	f843 2b04 	str.w	r2, [r3], #4
 800ad10:	429f      	cmp	r7, r3
 800ad12:	d2fb      	bcs.n	800ad0c <__hexnan+0xcc>
 800ad14:	683b      	ldr	r3, [r7, #0]
 800ad16:	b91b      	cbnz	r3, 800ad20 <__hexnan+0xe0>
 800ad18:	4547      	cmp	r7, r8
 800ad1a:	d128      	bne.n	800ad6e <__hexnan+0x12e>
 800ad1c:	2301      	movs	r3, #1
 800ad1e:	603b      	str	r3, [r7, #0]
 800ad20:	2005      	movs	r0, #5
 800ad22:	b007      	add	sp, #28
 800ad24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad28:	3501      	adds	r5, #1
 800ad2a:	2d08      	cmp	r5, #8
 800ad2c:	f10b 0b01 	add.w	fp, fp, #1
 800ad30:	dd06      	ble.n	800ad40 <__hexnan+0x100>
 800ad32:	4544      	cmp	r4, r8
 800ad34:	d9c1      	bls.n	800acba <__hexnan+0x7a>
 800ad36:	2300      	movs	r3, #0
 800ad38:	f844 3c04 	str.w	r3, [r4, #-4]
 800ad3c:	2501      	movs	r5, #1
 800ad3e:	3c04      	subs	r4, #4
 800ad40:	6822      	ldr	r2, [r4, #0]
 800ad42:	f000 000f 	and.w	r0, r0, #15
 800ad46:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800ad4a:	6020      	str	r0, [r4, #0]
 800ad4c:	e7b5      	b.n	800acba <__hexnan+0x7a>
 800ad4e:	2508      	movs	r5, #8
 800ad50:	e7b3      	b.n	800acba <__hexnan+0x7a>
 800ad52:	9b01      	ldr	r3, [sp, #4]
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d0dd      	beq.n	800ad14 <__hexnan+0xd4>
 800ad58:	f1c3 0320 	rsb	r3, r3, #32
 800ad5c:	f04f 32ff 	mov.w	r2, #4294967295
 800ad60:	40da      	lsrs	r2, r3
 800ad62:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800ad66:	4013      	ands	r3, r2
 800ad68:	f846 3c04 	str.w	r3, [r6, #-4]
 800ad6c:	e7d2      	b.n	800ad14 <__hexnan+0xd4>
 800ad6e:	3f04      	subs	r7, #4
 800ad70:	e7d0      	b.n	800ad14 <__hexnan+0xd4>
 800ad72:	2004      	movs	r0, #4
 800ad74:	e7d5      	b.n	800ad22 <__hexnan+0xe2>

0800ad76 <__ascii_mbtowc>:
 800ad76:	b082      	sub	sp, #8
 800ad78:	b901      	cbnz	r1, 800ad7c <__ascii_mbtowc+0x6>
 800ad7a:	a901      	add	r1, sp, #4
 800ad7c:	b142      	cbz	r2, 800ad90 <__ascii_mbtowc+0x1a>
 800ad7e:	b14b      	cbz	r3, 800ad94 <__ascii_mbtowc+0x1e>
 800ad80:	7813      	ldrb	r3, [r2, #0]
 800ad82:	600b      	str	r3, [r1, #0]
 800ad84:	7812      	ldrb	r2, [r2, #0]
 800ad86:	1e10      	subs	r0, r2, #0
 800ad88:	bf18      	it	ne
 800ad8a:	2001      	movne	r0, #1
 800ad8c:	b002      	add	sp, #8
 800ad8e:	4770      	bx	lr
 800ad90:	4610      	mov	r0, r2
 800ad92:	e7fb      	b.n	800ad8c <__ascii_mbtowc+0x16>
 800ad94:	f06f 0001 	mvn.w	r0, #1
 800ad98:	e7f8      	b.n	800ad8c <__ascii_mbtowc+0x16>

0800ad9a <_realloc_r>:
 800ad9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad9e:	4607      	mov	r7, r0
 800ada0:	4614      	mov	r4, r2
 800ada2:	460d      	mov	r5, r1
 800ada4:	b921      	cbnz	r1, 800adb0 <_realloc_r+0x16>
 800ada6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800adaa:	4611      	mov	r1, r2
 800adac:	f7fd baf4 	b.w	8008398 <_malloc_r>
 800adb0:	b92a      	cbnz	r2, 800adbe <_realloc_r+0x24>
 800adb2:	f7fd fa7d 	bl	80082b0 <_free_r>
 800adb6:	4625      	mov	r5, r4
 800adb8:	4628      	mov	r0, r5
 800adba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adbe:	f000 f8b2 	bl	800af26 <_malloc_usable_size_r>
 800adc2:	4284      	cmp	r4, r0
 800adc4:	4606      	mov	r6, r0
 800adc6:	d802      	bhi.n	800adce <_realloc_r+0x34>
 800adc8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800adcc:	d8f4      	bhi.n	800adb8 <_realloc_r+0x1e>
 800adce:	4621      	mov	r1, r4
 800add0:	4638      	mov	r0, r7
 800add2:	f7fd fae1 	bl	8008398 <_malloc_r>
 800add6:	4680      	mov	r8, r0
 800add8:	b908      	cbnz	r0, 800adde <_realloc_r+0x44>
 800adda:	4645      	mov	r5, r8
 800addc:	e7ec      	b.n	800adb8 <_realloc_r+0x1e>
 800adde:	42b4      	cmp	r4, r6
 800ade0:	4622      	mov	r2, r4
 800ade2:	4629      	mov	r1, r5
 800ade4:	bf28      	it	cs
 800ade6:	4632      	movcs	r2, r6
 800ade8:	f7fc fbf3 	bl	80075d2 <memcpy>
 800adec:	4629      	mov	r1, r5
 800adee:	4638      	mov	r0, r7
 800adf0:	f7fd fa5e 	bl	80082b0 <_free_r>
 800adf4:	e7f1      	b.n	800adda <_realloc_r+0x40>
	...

0800adf8 <_strtoul_l.isra.0>:
 800adf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800adfc:	4e34      	ldr	r6, [pc, #208]	@ (800aed0 <_strtoul_l.isra.0+0xd8>)
 800adfe:	4686      	mov	lr, r0
 800ae00:	460d      	mov	r5, r1
 800ae02:	4628      	mov	r0, r5
 800ae04:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ae08:	5d37      	ldrb	r7, [r6, r4]
 800ae0a:	f017 0708 	ands.w	r7, r7, #8
 800ae0e:	d1f8      	bne.n	800ae02 <_strtoul_l.isra.0+0xa>
 800ae10:	2c2d      	cmp	r4, #45	@ 0x2d
 800ae12:	d110      	bne.n	800ae36 <_strtoul_l.isra.0+0x3e>
 800ae14:	782c      	ldrb	r4, [r5, #0]
 800ae16:	2701      	movs	r7, #1
 800ae18:	1c85      	adds	r5, r0, #2
 800ae1a:	f033 0010 	bics.w	r0, r3, #16
 800ae1e:	d115      	bne.n	800ae4c <_strtoul_l.isra.0+0x54>
 800ae20:	2c30      	cmp	r4, #48	@ 0x30
 800ae22:	d10d      	bne.n	800ae40 <_strtoul_l.isra.0+0x48>
 800ae24:	7828      	ldrb	r0, [r5, #0]
 800ae26:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800ae2a:	2858      	cmp	r0, #88	@ 0x58
 800ae2c:	d108      	bne.n	800ae40 <_strtoul_l.isra.0+0x48>
 800ae2e:	786c      	ldrb	r4, [r5, #1]
 800ae30:	3502      	adds	r5, #2
 800ae32:	2310      	movs	r3, #16
 800ae34:	e00a      	b.n	800ae4c <_strtoul_l.isra.0+0x54>
 800ae36:	2c2b      	cmp	r4, #43	@ 0x2b
 800ae38:	bf04      	itt	eq
 800ae3a:	782c      	ldrbeq	r4, [r5, #0]
 800ae3c:	1c85      	addeq	r5, r0, #2
 800ae3e:	e7ec      	b.n	800ae1a <_strtoul_l.isra.0+0x22>
 800ae40:	2b00      	cmp	r3, #0
 800ae42:	d1f6      	bne.n	800ae32 <_strtoul_l.isra.0+0x3a>
 800ae44:	2c30      	cmp	r4, #48	@ 0x30
 800ae46:	bf14      	ite	ne
 800ae48:	230a      	movne	r3, #10
 800ae4a:	2308      	moveq	r3, #8
 800ae4c:	f04f 38ff 	mov.w	r8, #4294967295
 800ae50:	2600      	movs	r6, #0
 800ae52:	fbb8 f8f3 	udiv	r8, r8, r3
 800ae56:	fb03 f908 	mul.w	r9, r3, r8
 800ae5a:	ea6f 0909 	mvn.w	r9, r9
 800ae5e:	4630      	mov	r0, r6
 800ae60:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800ae64:	f1bc 0f09 	cmp.w	ip, #9
 800ae68:	d810      	bhi.n	800ae8c <_strtoul_l.isra.0+0x94>
 800ae6a:	4664      	mov	r4, ip
 800ae6c:	42a3      	cmp	r3, r4
 800ae6e:	dd1e      	ble.n	800aeae <_strtoul_l.isra.0+0xb6>
 800ae70:	f1b6 3fff 	cmp.w	r6, #4294967295
 800ae74:	d007      	beq.n	800ae86 <_strtoul_l.isra.0+0x8e>
 800ae76:	4580      	cmp	r8, r0
 800ae78:	d316      	bcc.n	800aea8 <_strtoul_l.isra.0+0xb0>
 800ae7a:	d101      	bne.n	800ae80 <_strtoul_l.isra.0+0x88>
 800ae7c:	45a1      	cmp	r9, r4
 800ae7e:	db13      	blt.n	800aea8 <_strtoul_l.isra.0+0xb0>
 800ae80:	fb00 4003 	mla	r0, r0, r3, r4
 800ae84:	2601      	movs	r6, #1
 800ae86:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ae8a:	e7e9      	b.n	800ae60 <_strtoul_l.isra.0+0x68>
 800ae8c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800ae90:	f1bc 0f19 	cmp.w	ip, #25
 800ae94:	d801      	bhi.n	800ae9a <_strtoul_l.isra.0+0xa2>
 800ae96:	3c37      	subs	r4, #55	@ 0x37
 800ae98:	e7e8      	b.n	800ae6c <_strtoul_l.isra.0+0x74>
 800ae9a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800ae9e:	f1bc 0f19 	cmp.w	ip, #25
 800aea2:	d804      	bhi.n	800aeae <_strtoul_l.isra.0+0xb6>
 800aea4:	3c57      	subs	r4, #87	@ 0x57
 800aea6:	e7e1      	b.n	800ae6c <_strtoul_l.isra.0+0x74>
 800aea8:	f04f 36ff 	mov.w	r6, #4294967295
 800aeac:	e7eb      	b.n	800ae86 <_strtoul_l.isra.0+0x8e>
 800aeae:	1c73      	adds	r3, r6, #1
 800aeb0:	d106      	bne.n	800aec0 <_strtoul_l.isra.0+0xc8>
 800aeb2:	2322      	movs	r3, #34	@ 0x22
 800aeb4:	f8ce 3000 	str.w	r3, [lr]
 800aeb8:	4630      	mov	r0, r6
 800aeba:	b932      	cbnz	r2, 800aeca <_strtoul_l.isra.0+0xd2>
 800aebc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aec0:	b107      	cbz	r7, 800aec4 <_strtoul_l.isra.0+0xcc>
 800aec2:	4240      	negs	r0, r0
 800aec4:	2a00      	cmp	r2, #0
 800aec6:	d0f9      	beq.n	800aebc <_strtoul_l.isra.0+0xc4>
 800aec8:	b106      	cbz	r6, 800aecc <_strtoul_l.isra.0+0xd4>
 800aeca:	1e69      	subs	r1, r5, #1
 800aecc:	6011      	str	r1, [r2, #0]
 800aece:	e7f5      	b.n	800aebc <_strtoul_l.isra.0+0xc4>
 800aed0:	0800bc89 	.word	0x0800bc89

0800aed4 <_strtoul_r>:
 800aed4:	f7ff bf90 	b.w	800adf8 <_strtoul_l.isra.0>

0800aed8 <__ascii_wctomb>:
 800aed8:	4603      	mov	r3, r0
 800aeda:	4608      	mov	r0, r1
 800aedc:	b141      	cbz	r1, 800aef0 <__ascii_wctomb+0x18>
 800aede:	2aff      	cmp	r2, #255	@ 0xff
 800aee0:	d904      	bls.n	800aeec <__ascii_wctomb+0x14>
 800aee2:	228a      	movs	r2, #138	@ 0x8a
 800aee4:	601a      	str	r2, [r3, #0]
 800aee6:	f04f 30ff 	mov.w	r0, #4294967295
 800aeea:	4770      	bx	lr
 800aeec:	700a      	strb	r2, [r1, #0]
 800aeee:	2001      	movs	r0, #1
 800aef0:	4770      	bx	lr
	...

0800aef4 <fiprintf>:
 800aef4:	b40e      	push	{r1, r2, r3}
 800aef6:	b503      	push	{r0, r1, lr}
 800aef8:	4601      	mov	r1, r0
 800aefa:	ab03      	add	r3, sp, #12
 800aefc:	4805      	ldr	r0, [pc, #20]	@ (800af14 <fiprintf+0x20>)
 800aefe:	f853 2b04 	ldr.w	r2, [r3], #4
 800af02:	6800      	ldr	r0, [r0, #0]
 800af04:	9301      	str	r3, [sp, #4]
 800af06:	f000 f83f 	bl	800af88 <_vfiprintf_r>
 800af0a:	b002      	add	sp, #8
 800af0c:	f85d eb04 	ldr.w	lr, [sp], #4
 800af10:	b003      	add	sp, #12
 800af12:	4770      	bx	lr
 800af14:	20000024 	.word	0x20000024

0800af18 <abort>:
 800af18:	b508      	push	{r3, lr}
 800af1a:	2006      	movs	r0, #6
 800af1c:	f000 fa08 	bl	800b330 <raise>
 800af20:	2001      	movs	r0, #1
 800af22:	f7f7 fca3 	bl	800286c <_exit>

0800af26 <_malloc_usable_size_r>:
 800af26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af2a:	1f18      	subs	r0, r3, #4
 800af2c:	2b00      	cmp	r3, #0
 800af2e:	bfbc      	itt	lt
 800af30:	580b      	ldrlt	r3, [r1, r0]
 800af32:	18c0      	addlt	r0, r0, r3
 800af34:	4770      	bx	lr

0800af36 <__sfputc_r>:
 800af36:	6893      	ldr	r3, [r2, #8]
 800af38:	3b01      	subs	r3, #1
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	b410      	push	{r4}
 800af3e:	6093      	str	r3, [r2, #8]
 800af40:	da08      	bge.n	800af54 <__sfputc_r+0x1e>
 800af42:	6994      	ldr	r4, [r2, #24]
 800af44:	42a3      	cmp	r3, r4
 800af46:	db01      	blt.n	800af4c <__sfputc_r+0x16>
 800af48:	290a      	cmp	r1, #10
 800af4a:	d103      	bne.n	800af54 <__sfputc_r+0x1e>
 800af4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800af50:	f000 b932 	b.w	800b1b8 <__swbuf_r>
 800af54:	6813      	ldr	r3, [r2, #0]
 800af56:	1c58      	adds	r0, r3, #1
 800af58:	6010      	str	r0, [r2, #0]
 800af5a:	7019      	strb	r1, [r3, #0]
 800af5c:	4608      	mov	r0, r1
 800af5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800af62:	4770      	bx	lr

0800af64 <__sfputs_r>:
 800af64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af66:	4606      	mov	r6, r0
 800af68:	460f      	mov	r7, r1
 800af6a:	4614      	mov	r4, r2
 800af6c:	18d5      	adds	r5, r2, r3
 800af6e:	42ac      	cmp	r4, r5
 800af70:	d101      	bne.n	800af76 <__sfputs_r+0x12>
 800af72:	2000      	movs	r0, #0
 800af74:	e007      	b.n	800af86 <__sfputs_r+0x22>
 800af76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af7a:	463a      	mov	r2, r7
 800af7c:	4630      	mov	r0, r6
 800af7e:	f7ff ffda 	bl	800af36 <__sfputc_r>
 800af82:	1c43      	adds	r3, r0, #1
 800af84:	d1f3      	bne.n	800af6e <__sfputs_r+0xa>
 800af86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800af88 <_vfiprintf_r>:
 800af88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af8c:	460d      	mov	r5, r1
 800af8e:	b09d      	sub	sp, #116	@ 0x74
 800af90:	4614      	mov	r4, r2
 800af92:	4698      	mov	r8, r3
 800af94:	4606      	mov	r6, r0
 800af96:	b118      	cbz	r0, 800afa0 <_vfiprintf_r+0x18>
 800af98:	6a03      	ldr	r3, [r0, #32]
 800af9a:	b90b      	cbnz	r3, 800afa0 <_vfiprintf_r+0x18>
 800af9c:	f7fc f95e 	bl	800725c <__sinit>
 800afa0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800afa2:	07d9      	lsls	r1, r3, #31
 800afa4:	d405      	bmi.n	800afb2 <_vfiprintf_r+0x2a>
 800afa6:	89ab      	ldrh	r3, [r5, #12]
 800afa8:	059a      	lsls	r2, r3, #22
 800afaa:	d402      	bmi.n	800afb2 <_vfiprintf_r+0x2a>
 800afac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800afae:	f7fc fb0e 	bl	80075ce <__retarget_lock_acquire_recursive>
 800afb2:	89ab      	ldrh	r3, [r5, #12]
 800afb4:	071b      	lsls	r3, r3, #28
 800afb6:	d501      	bpl.n	800afbc <_vfiprintf_r+0x34>
 800afb8:	692b      	ldr	r3, [r5, #16]
 800afba:	b99b      	cbnz	r3, 800afe4 <_vfiprintf_r+0x5c>
 800afbc:	4629      	mov	r1, r5
 800afbe:	4630      	mov	r0, r6
 800afc0:	f000 f938 	bl	800b234 <__swsetup_r>
 800afc4:	b170      	cbz	r0, 800afe4 <_vfiprintf_r+0x5c>
 800afc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800afc8:	07dc      	lsls	r4, r3, #31
 800afca:	d504      	bpl.n	800afd6 <_vfiprintf_r+0x4e>
 800afcc:	f04f 30ff 	mov.w	r0, #4294967295
 800afd0:	b01d      	add	sp, #116	@ 0x74
 800afd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afd6:	89ab      	ldrh	r3, [r5, #12]
 800afd8:	0598      	lsls	r0, r3, #22
 800afda:	d4f7      	bmi.n	800afcc <_vfiprintf_r+0x44>
 800afdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800afde:	f7fc faf7 	bl	80075d0 <__retarget_lock_release_recursive>
 800afe2:	e7f3      	b.n	800afcc <_vfiprintf_r+0x44>
 800afe4:	2300      	movs	r3, #0
 800afe6:	9309      	str	r3, [sp, #36]	@ 0x24
 800afe8:	2320      	movs	r3, #32
 800afea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800afee:	f8cd 800c 	str.w	r8, [sp, #12]
 800aff2:	2330      	movs	r3, #48	@ 0x30
 800aff4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b1a4 <_vfiprintf_r+0x21c>
 800aff8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800affc:	f04f 0901 	mov.w	r9, #1
 800b000:	4623      	mov	r3, r4
 800b002:	469a      	mov	sl, r3
 800b004:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b008:	b10a      	cbz	r2, 800b00e <_vfiprintf_r+0x86>
 800b00a:	2a25      	cmp	r2, #37	@ 0x25
 800b00c:	d1f9      	bne.n	800b002 <_vfiprintf_r+0x7a>
 800b00e:	ebba 0b04 	subs.w	fp, sl, r4
 800b012:	d00b      	beq.n	800b02c <_vfiprintf_r+0xa4>
 800b014:	465b      	mov	r3, fp
 800b016:	4622      	mov	r2, r4
 800b018:	4629      	mov	r1, r5
 800b01a:	4630      	mov	r0, r6
 800b01c:	f7ff ffa2 	bl	800af64 <__sfputs_r>
 800b020:	3001      	adds	r0, #1
 800b022:	f000 80a7 	beq.w	800b174 <_vfiprintf_r+0x1ec>
 800b026:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b028:	445a      	add	r2, fp
 800b02a:	9209      	str	r2, [sp, #36]	@ 0x24
 800b02c:	f89a 3000 	ldrb.w	r3, [sl]
 800b030:	2b00      	cmp	r3, #0
 800b032:	f000 809f 	beq.w	800b174 <_vfiprintf_r+0x1ec>
 800b036:	2300      	movs	r3, #0
 800b038:	f04f 32ff 	mov.w	r2, #4294967295
 800b03c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b040:	f10a 0a01 	add.w	sl, sl, #1
 800b044:	9304      	str	r3, [sp, #16]
 800b046:	9307      	str	r3, [sp, #28]
 800b048:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b04c:	931a      	str	r3, [sp, #104]	@ 0x68
 800b04e:	4654      	mov	r4, sl
 800b050:	2205      	movs	r2, #5
 800b052:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b056:	4853      	ldr	r0, [pc, #332]	@ (800b1a4 <_vfiprintf_r+0x21c>)
 800b058:	f7f5 f8da 	bl	8000210 <memchr>
 800b05c:	9a04      	ldr	r2, [sp, #16]
 800b05e:	b9d8      	cbnz	r0, 800b098 <_vfiprintf_r+0x110>
 800b060:	06d1      	lsls	r1, r2, #27
 800b062:	bf44      	itt	mi
 800b064:	2320      	movmi	r3, #32
 800b066:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b06a:	0713      	lsls	r3, r2, #28
 800b06c:	bf44      	itt	mi
 800b06e:	232b      	movmi	r3, #43	@ 0x2b
 800b070:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b074:	f89a 3000 	ldrb.w	r3, [sl]
 800b078:	2b2a      	cmp	r3, #42	@ 0x2a
 800b07a:	d015      	beq.n	800b0a8 <_vfiprintf_r+0x120>
 800b07c:	9a07      	ldr	r2, [sp, #28]
 800b07e:	4654      	mov	r4, sl
 800b080:	2000      	movs	r0, #0
 800b082:	f04f 0c0a 	mov.w	ip, #10
 800b086:	4621      	mov	r1, r4
 800b088:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b08c:	3b30      	subs	r3, #48	@ 0x30
 800b08e:	2b09      	cmp	r3, #9
 800b090:	d94b      	bls.n	800b12a <_vfiprintf_r+0x1a2>
 800b092:	b1b0      	cbz	r0, 800b0c2 <_vfiprintf_r+0x13a>
 800b094:	9207      	str	r2, [sp, #28]
 800b096:	e014      	b.n	800b0c2 <_vfiprintf_r+0x13a>
 800b098:	eba0 0308 	sub.w	r3, r0, r8
 800b09c:	fa09 f303 	lsl.w	r3, r9, r3
 800b0a0:	4313      	orrs	r3, r2
 800b0a2:	9304      	str	r3, [sp, #16]
 800b0a4:	46a2      	mov	sl, r4
 800b0a6:	e7d2      	b.n	800b04e <_vfiprintf_r+0xc6>
 800b0a8:	9b03      	ldr	r3, [sp, #12]
 800b0aa:	1d19      	adds	r1, r3, #4
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	9103      	str	r1, [sp, #12]
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	bfbb      	ittet	lt
 800b0b4:	425b      	neglt	r3, r3
 800b0b6:	f042 0202 	orrlt.w	r2, r2, #2
 800b0ba:	9307      	strge	r3, [sp, #28]
 800b0bc:	9307      	strlt	r3, [sp, #28]
 800b0be:	bfb8      	it	lt
 800b0c0:	9204      	strlt	r2, [sp, #16]
 800b0c2:	7823      	ldrb	r3, [r4, #0]
 800b0c4:	2b2e      	cmp	r3, #46	@ 0x2e
 800b0c6:	d10a      	bne.n	800b0de <_vfiprintf_r+0x156>
 800b0c8:	7863      	ldrb	r3, [r4, #1]
 800b0ca:	2b2a      	cmp	r3, #42	@ 0x2a
 800b0cc:	d132      	bne.n	800b134 <_vfiprintf_r+0x1ac>
 800b0ce:	9b03      	ldr	r3, [sp, #12]
 800b0d0:	1d1a      	adds	r2, r3, #4
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	9203      	str	r2, [sp, #12]
 800b0d6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b0da:	3402      	adds	r4, #2
 800b0dc:	9305      	str	r3, [sp, #20]
 800b0de:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b1b4 <_vfiprintf_r+0x22c>
 800b0e2:	7821      	ldrb	r1, [r4, #0]
 800b0e4:	2203      	movs	r2, #3
 800b0e6:	4650      	mov	r0, sl
 800b0e8:	f7f5 f892 	bl	8000210 <memchr>
 800b0ec:	b138      	cbz	r0, 800b0fe <_vfiprintf_r+0x176>
 800b0ee:	9b04      	ldr	r3, [sp, #16]
 800b0f0:	eba0 000a 	sub.w	r0, r0, sl
 800b0f4:	2240      	movs	r2, #64	@ 0x40
 800b0f6:	4082      	lsls	r2, r0
 800b0f8:	4313      	orrs	r3, r2
 800b0fa:	3401      	adds	r4, #1
 800b0fc:	9304      	str	r3, [sp, #16]
 800b0fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b102:	4829      	ldr	r0, [pc, #164]	@ (800b1a8 <_vfiprintf_r+0x220>)
 800b104:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b108:	2206      	movs	r2, #6
 800b10a:	f7f5 f881 	bl	8000210 <memchr>
 800b10e:	2800      	cmp	r0, #0
 800b110:	d03f      	beq.n	800b192 <_vfiprintf_r+0x20a>
 800b112:	4b26      	ldr	r3, [pc, #152]	@ (800b1ac <_vfiprintf_r+0x224>)
 800b114:	bb1b      	cbnz	r3, 800b15e <_vfiprintf_r+0x1d6>
 800b116:	9b03      	ldr	r3, [sp, #12]
 800b118:	3307      	adds	r3, #7
 800b11a:	f023 0307 	bic.w	r3, r3, #7
 800b11e:	3308      	adds	r3, #8
 800b120:	9303      	str	r3, [sp, #12]
 800b122:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b124:	443b      	add	r3, r7
 800b126:	9309      	str	r3, [sp, #36]	@ 0x24
 800b128:	e76a      	b.n	800b000 <_vfiprintf_r+0x78>
 800b12a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b12e:	460c      	mov	r4, r1
 800b130:	2001      	movs	r0, #1
 800b132:	e7a8      	b.n	800b086 <_vfiprintf_r+0xfe>
 800b134:	2300      	movs	r3, #0
 800b136:	3401      	adds	r4, #1
 800b138:	9305      	str	r3, [sp, #20]
 800b13a:	4619      	mov	r1, r3
 800b13c:	f04f 0c0a 	mov.w	ip, #10
 800b140:	4620      	mov	r0, r4
 800b142:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b146:	3a30      	subs	r2, #48	@ 0x30
 800b148:	2a09      	cmp	r2, #9
 800b14a:	d903      	bls.n	800b154 <_vfiprintf_r+0x1cc>
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d0c6      	beq.n	800b0de <_vfiprintf_r+0x156>
 800b150:	9105      	str	r1, [sp, #20]
 800b152:	e7c4      	b.n	800b0de <_vfiprintf_r+0x156>
 800b154:	fb0c 2101 	mla	r1, ip, r1, r2
 800b158:	4604      	mov	r4, r0
 800b15a:	2301      	movs	r3, #1
 800b15c:	e7f0      	b.n	800b140 <_vfiprintf_r+0x1b8>
 800b15e:	ab03      	add	r3, sp, #12
 800b160:	9300      	str	r3, [sp, #0]
 800b162:	462a      	mov	r2, r5
 800b164:	4b12      	ldr	r3, [pc, #72]	@ (800b1b0 <_vfiprintf_r+0x228>)
 800b166:	a904      	add	r1, sp, #16
 800b168:	4630      	mov	r0, r6
 800b16a:	f7fb fa27 	bl	80065bc <_printf_float>
 800b16e:	4607      	mov	r7, r0
 800b170:	1c78      	adds	r0, r7, #1
 800b172:	d1d6      	bne.n	800b122 <_vfiprintf_r+0x19a>
 800b174:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b176:	07d9      	lsls	r1, r3, #31
 800b178:	d405      	bmi.n	800b186 <_vfiprintf_r+0x1fe>
 800b17a:	89ab      	ldrh	r3, [r5, #12]
 800b17c:	059a      	lsls	r2, r3, #22
 800b17e:	d402      	bmi.n	800b186 <_vfiprintf_r+0x1fe>
 800b180:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b182:	f7fc fa25 	bl	80075d0 <__retarget_lock_release_recursive>
 800b186:	89ab      	ldrh	r3, [r5, #12]
 800b188:	065b      	lsls	r3, r3, #25
 800b18a:	f53f af1f 	bmi.w	800afcc <_vfiprintf_r+0x44>
 800b18e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b190:	e71e      	b.n	800afd0 <_vfiprintf_r+0x48>
 800b192:	ab03      	add	r3, sp, #12
 800b194:	9300      	str	r3, [sp, #0]
 800b196:	462a      	mov	r2, r5
 800b198:	4b05      	ldr	r3, [pc, #20]	@ (800b1b0 <_vfiprintf_r+0x228>)
 800b19a:	a904      	add	r1, sp, #16
 800b19c:	4630      	mov	r0, r6
 800b19e:	f7fb fca5 	bl	8006aec <_printf_i>
 800b1a2:	e7e4      	b.n	800b16e <_vfiprintf_r+0x1e6>
 800b1a4:	0800ba6b 	.word	0x0800ba6b
 800b1a8:	0800ba75 	.word	0x0800ba75
 800b1ac:	080065bd 	.word	0x080065bd
 800b1b0:	0800af65 	.word	0x0800af65
 800b1b4:	0800ba71 	.word	0x0800ba71

0800b1b8 <__swbuf_r>:
 800b1b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1ba:	460e      	mov	r6, r1
 800b1bc:	4614      	mov	r4, r2
 800b1be:	4605      	mov	r5, r0
 800b1c0:	b118      	cbz	r0, 800b1ca <__swbuf_r+0x12>
 800b1c2:	6a03      	ldr	r3, [r0, #32]
 800b1c4:	b90b      	cbnz	r3, 800b1ca <__swbuf_r+0x12>
 800b1c6:	f7fc f849 	bl	800725c <__sinit>
 800b1ca:	69a3      	ldr	r3, [r4, #24]
 800b1cc:	60a3      	str	r3, [r4, #8]
 800b1ce:	89a3      	ldrh	r3, [r4, #12]
 800b1d0:	071a      	lsls	r2, r3, #28
 800b1d2:	d501      	bpl.n	800b1d8 <__swbuf_r+0x20>
 800b1d4:	6923      	ldr	r3, [r4, #16]
 800b1d6:	b943      	cbnz	r3, 800b1ea <__swbuf_r+0x32>
 800b1d8:	4621      	mov	r1, r4
 800b1da:	4628      	mov	r0, r5
 800b1dc:	f000 f82a 	bl	800b234 <__swsetup_r>
 800b1e0:	b118      	cbz	r0, 800b1ea <__swbuf_r+0x32>
 800b1e2:	f04f 37ff 	mov.w	r7, #4294967295
 800b1e6:	4638      	mov	r0, r7
 800b1e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1ea:	6823      	ldr	r3, [r4, #0]
 800b1ec:	6922      	ldr	r2, [r4, #16]
 800b1ee:	1a98      	subs	r0, r3, r2
 800b1f0:	6963      	ldr	r3, [r4, #20]
 800b1f2:	b2f6      	uxtb	r6, r6
 800b1f4:	4283      	cmp	r3, r0
 800b1f6:	4637      	mov	r7, r6
 800b1f8:	dc05      	bgt.n	800b206 <__swbuf_r+0x4e>
 800b1fa:	4621      	mov	r1, r4
 800b1fc:	4628      	mov	r0, r5
 800b1fe:	f7ff f97f 	bl	800a500 <_fflush_r>
 800b202:	2800      	cmp	r0, #0
 800b204:	d1ed      	bne.n	800b1e2 <__swbuf_r+0x2a>
 800b206:	68a3      	ldr	r3, [r4, #8]
 800b208:	3b01      	subs	r3, #1
 800b20a:	60a3      	str	r3, [r4, #8]
 800b20c:	6823      	ldr	r3, [r4, #0]
 800b20e:	1c5a      	adds	r2, r3, #1
 800b210:	6022      	str	r2, [r4, #0]
 800b212:	701e      	strb	r6, [r3, #0]
 800b214:	6962      	ldr	r2, [r4, #20]
 800b216:	1c43      	adds	r3, r0, #1
 800b218:	429a      	cmp	r2, r3
 800b21a:	d004      	beq.n	800b226 <__swbuf_r+0x6e>
 800b21c:	89a3      	ldrh	r3, [r4, #12]
 800b21e:	07db      	lsls	r3, r3, #31
 800b220:	d5e1      	bpl.n	800b1e6 <__swbuf_r+0x2e>
 800b222:	2e0a      	cmp	r6, #10
 800b224:	d1df      	bne.n	800b1e6 <__swbuf_r+0x2e>
 800b226:	4621      	mov	r1, r4
 800b228:	4628      	mov	r0, r5
 800b22a:	f7ff f969 	bl	800a500 <_fflush_r>
 800b22e:	2800      	cmp	r0, #0
 800b230:	d0d9      	beq.n	800b1e6 <__swbuf_r+0x2e>
 800b232:	e7d6      	b.n	800b1e2 <__swbuf_r+0x2a>

0800b234 <__swsetup_r>:
 800b234:	b538      	push	{r3, r4, r5, lr}
 800b236:	4b29      	ldr	r3, [pc, #164]	@ (800b2dc <__swsetup_r+0xa8>)
 800b238:	4605      	mov	r5, r0
 800b23a:	6818      	ldr	r0, [r3, #0]
 800b23c:	460c      	mov	r4, r1
 800b23e:	b118      	cbz	r0, 800b248 <__swsetup_r+0x14>
 800b240:	6a03      	ldr	r3, [r0, #32]
 800b242:	b90b      	cbnz	r3, 800b248 <__swsetup_r+0x14>
 800b244:	f7fc f80a 	bl	800725c <__sinit>
 800b248:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b24c:	0719      	lsls	r1, r3, #28
 800b24e:	d422      	bmi.n	800b296 <__swsetup_r+0x62>
 800b250:	06da      	lsls	r2, r3, #27
 800b252:	d407      	bmi.n	800b264 <__swsetup_r+0x30>
 800b254:	2209      	movs	r2, #9
 800b256:	602a      	str	r2, [r5, #0]
 800b258:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b25c:	81a3      	strh	r3, [r4, #12]
 800b25e:	f04f 30ff 	mov.w	r0, #4294967295
 800b262:	e033      	b.n	800b2cc <__swsetup_r+0x98>
 800b264:	0758      	lsls	r0, r3, #29
 800b266:	d512      	bpl.n	800b28e <__swsetup_r+0x5a>
 800b268:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b26a:	b141      	cbz	r1, 800b27e <__swsetup_r+0x4a>
 800b26c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b270:	4299      	cmp	r1, r3
 800b272:	d002      	beq.n	800b27a <__swsetup_r+0x46>
 800b274:	4628      	mov	r0, r5
 800b276:	f7fd f81b 	bl	80082b0 <_free_r>
 800b27a:	2300      	movs	r3, #0
 800b27c:	6363      	str	r3, [r4, #52]	@ 0x34
 800b27e:	89a3      	ldrh	r3, [r4, #12]
 800b280:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b284:	81a3      	strh	r3, [r4, #12]
 800b286:	2300      	movs	r3, #0
 800b288:	6063      	str	r3, [r4, #4]
 800b28a:	6923      	ldr	r3, [r4, #16]
 800b28c:	6023      	str	r3, [r4, #0]
 800b28e:	89a3      	ldrh	r3, [r4, #12]
 800b290:	f043 0308 	orr.w	r3, r3, #8
 800b294:	81a3      	strh	r3, [r4, #12]
 800b296:	6923      	ldr	r3, [r4, #16]
 800b298:	b94b      	cbnz	r3, 800b2ae <__swsetup_r+0x7a>
 800b29a:	89a3      	ldrh	r3, [r4, #12]
 800b29c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b2a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b2a4:	d003      	beq.n	800b2ae <__swsetup_r+0x7a>
 800b2a6:	4621      	mov	r1, r4
 800b2a8:	4628      	mov	r0, r5
 800b2aa:	f000 f883 	bl	800b3b4 <__smakebuf_r>
 800b2ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b2b2:	f013 0201 	ands.w	r2, r3, #1
 800b2b6:	d00a      	beq.n	800b2ce <__swsetup_r+0x9a>
 800b2b8:	2200      	movs	r2, #0
 800b2ba:	60a2      	str	r2, [r4, #8]
 800b2bc:	6962      	ldr	r2, [r4, #20]
 800b2be:	4252      	negs	r2, r2
 800b2c0:	61a2      	str	r2, [r4, #24]
 800b2c2:	6922      	ldr	r2, [r4, #16]
 800b2c4:	b942      	cbnz	r2, 800b2d8 <__swsetup_r+0xa4>
 800b2c6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b2ca:	d1c5      	bne.n	800b258 <__swsetup_r+0x24>
 800b2cc:	bd38      	pop	{r3, r4, r5, pc}
 800b2ce:	0799      	lsls	r1, r3, #30
 800b2d0:	bf58      	it	pl
 800b2d2:	6962      	ldrpl	r2, [r4, #20]
 800b2d4:	60a2      	str	r2, [r4, #8]
 800b2d6:	e7f4      	b.n	800b2c2 <__swsetup_r+0x8e>
 800b2d8:	2000      	movs	r0, #0
 800b2da:	e7f7      	b.n	800b2cc <__swsetup_r+0x98>
 800b2dc:	20000024 	.word	0x20000024

0800b2e0 <_raise_r>:
 800b2e0:	291f      	cmp	r1, #31
 800b2e2:	b538      	push	{r3, r4, r5, lr}
 800b2e4:	4605      	mov	r5, r0
 800b2e6:	460c      	mov	r4, r1
 800b2e8:	d904      	bls.n	800b2f4 <_raise_r+0x14>
 800b2ea:	2316      	movs	r3, #22
 800b2ec:	6003      	str	r3, [r0, #0]
 800b2ee:	f04f 30ff 	mov.w	r0, #4294967295
 800b2f2:	bd38      	pop	{r3, r4, r5, pc}
 800b2f4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b2f6:	b112      	cbz	r2, 800b2fe <_raise_r+0x1e>
 800b2f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b2fc:	b94b      	cbnz	r3, 800b312 <_raise_r+0x32>
 800b2fe:	4628      	mov	r0, r5
 800b300:	f000 f830 	bl	800b364 <_getpid_r>
 800b304:	4622      	mov	r2, r4
 800b306:	4601      	mov	r1, r0
 800b308:	4628      	mov	r0, r5
 800b30a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b30e:	f000 b817 	b.w	800b340 <_kill_r>
 800b312:	2b01      	cmp	r3, #1
 800b314:	d00a      	beq.n	800b32c <_raise_r+0x4c>
 800b316:	1c59      	adds	r1, r3, #1
 800b318:	d103      	bne.n	800b322 <_raise_r+0x42>
 800b31a:	2316      	movs	r3, #22
 800b31c:	6003      	str	r3, [r0, #0]
 800b31e:	2001      	movs	r0, #1
 800b320:	e7e7      	b.n	800b2f2 <_raise_r+0x12>
 800b322:	2100      	movs	r1, #0
 800b324:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b328:	4620      	mov	r0, r4
 800b32a:	4798      	blx	r3
 800b32c:	2000      	movs	r0, #0
 800b32e:	e7e0      	b.n	800b2f2 <_raise_r+0x12>

0800b330 <raise>:
 800b330:	4b02      	ldr	r3, [pc, #8]	@ (800b33c <raise+0xc>)
 800b332:	4601      	mov	r1, r0
 800b334:	6818      	ldr	r0, [r3, #0]
 800b336:	f7ff bfd3 	b.w	800b2e0 <_raise_r>
 800b33a:	bf00      	nop
 800b33c:	20000024 	.word	0x20000024

0800b340 <_kill_r>:
 800b340:	b538      	push	{r3, r4, r5, lr}
 800b342:	4d07      	ldr	r5, [pc, #28]	@ (800b360 <_kill_r+0x20>)
 800b344:	2300      	movs	r3, #0
 800b346:	4604      	mov	r4, r0
 800b348:	4608      	mov	r0, r1
 800b34a:	4611      	mov	r1, r2
 800b34c:	602b      	str	r3, [r5, #0]
 800b34e:	f7f7 fa7d 	bl	800284c <_kill>
 800b352:	1c43      	adds	r3, r0, #1
 800b354:	d102      	bne.n	800b35c <_kill_r+0x1c>
 800b356:	682b      	ldr	r3, [r5, #0]
 800b358:	b103      	cbz	r3, 800b35c <_kill_r+0x1c>
 800b35a:	6023      	str	r3, [r4, #0]
 800b35c:	bd38      	pop	{r3, r4, r5, pc}
 800b35e:	bf00      	nop
 800b360:	200026dc 	.word	0x200026dc

0800b364 <_getpid_r>:
 800b364:	f7f7 ba6a 	b.w	800283c <_getpid>

0800b368 <__swhatbuf_r>:
 800b368:	b570      	push	{r4, r5, r6, lr}
 800b36a:	460c      	mov	r4, r1
 800b36c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b370:	2900      	cmp	r1, #0
 800b372:	b096      	sub	sp, #88	@ 0x58
 800b374:	4615      	mov	r5, r2
 800b376:	461e      	mov	r6, r3
 800b378:	da0d      	bge.n	800b396 <__swhatbuf_r+0x2e>
 800b37a:	89a3      	ldrh	r3, [r4, #12]
 800b37c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b380:	f04f 0100 	mov.w	r1, #0
 800b384:	bf14      	ite	ne
 800b386:	2340      	movne	r3, #64	@ 0x40
 800b388:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b38c:	2000      	movs	r0, #0
 800b38e:	6031      	str	r1, [r6, #0]
 800b390:	602b      	str	r3, [r5, #0]
 800b392:	b016      	add	sp, #88	@ 0x58
 800b394:	bd70      	pop	{r4, r5, r6, pc}
 800b396:	466a      	mov	r2, sp
 800b398:	f000 f848 	bl	800b42c <_fstat_r>
 800b39c:	2800      	cmp	r0, #0
 800b39e:	dbec      	blt.n	800b37a <__swhatbuf_r+0x12>
 800b3a0:	9901      	ldr	r1, [sp, #4]
 800b3a2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b3a6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b3aa:	4259      	negs	r1, r3
 800b3ac:	4159      	adcs	r1, r3
 800b3ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b3b2:	e7eb      	b.n	800b38c <__swhatbuf_r+0x24>

0800b3b4 <__smakebuf_r>:
 800b3b4:	898b      	ldrh	r3, [r1, #12]
 800b3b6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b3b8:	079d      	lsls	r5, r3, #30
 800b3ba:	4606      	mov	r6, r0
 800b3bc:	460c      	mov	r4, r1
 800b3be:	d507      	bpl.n	800b3d0 <__smakebuf_r+0x1c>
 800b3c0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b3c4:	6023      	str	r3, [r4, #0]
 800b3c6:	6123      	str	r3, [r4, #16]
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	6163      	str	r3, [r4, #20]
 800b3cc:	b003      	add	sp, #12
 800b3ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3d0:	ab01      	add	r3, sp, #4
 800b3d2:	466a      	mov	r2, sp
 800b3d4:	f7ff ffc8 	bl	800b368 <__swhatbuf_r>
 800b3d8:	9f00      	ldr	r7, [sp, #0]
 800b3da:	4605      	mov	r5, r0
 800b3dc:	4639      	mov	r1, r7
 800b3de:	4630      	mov	r0, r6
 800b3e0:	f7fc ffda 	bl	8008398 <_malloc_r>
 800b3e4:	b948      	cbnz	r0, 800b3fa <__smakebuf_r+0x46>
 800b3e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b3ea:	059a      	lsls	r2, r3, #22
 800b3ec:	d4ee      	bmi.n	800b3cc <__smakebuf_r+0x18>
 800b3ee:	f023 0303 	bic.w	r3, r3, #3
 800b3f2:	f043 0302 	orr.w	r3, r3, #2
 800b3f6:	81a3      	strh	r3, [r4, #12]
 800b3f8:	e7e2      	b.n	800b3c0 <__smakebuf_r+0xc>
 800b3fa:	89a3      	ldrh	r3, [r4, #12]
 800b3fc:	6020      	str	r0, [r4, #0]
 800b3fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b402:	81a3      	strh	r3, [r4, #12]
 800b404:	9b01      	ldr	r3, [sp, #4]
 800b406:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b40a:	b15b      	cbz	r3, 800b424 <__smakebuf_r+0x70>
 800b40c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b410:	4630      	mov	r0, r6
 800b412:	f000 f81d 	bl	800b450 <_isatty_r>
 800b416:	b128      	cbz	r0, 800b424 <__smakebuf_r+0x70>
 800b418:	89a3      	ldrh	r3, [r4, #12]
 800b41a:	f023 0303 	bic.w	r3, r3, #3
 800b41e:	f043 0301 	orr.w	r3, r3, #1
 800b422:	81a3      	strh	r3, [r4, #12]
 800b424:	89a3      	ldrh	r3, [r4, #12]
 800b426:	431d      	orrs	r5, r3
 800b428:	81a5      	strh	r5, [r4, #12]
 800b42a:	e7cf      	b.n	800b3cc <__smakebuf_r+0x18>

0800b42c <_fstat_r>:
 800b42c:	b538      	push	{r3, r4, r5, lr}
 800b42e:	4d07      	ldr	r5, [pc, #28]	@ (800b44c <_fstat_r+0x20>)
 800b430:	2300      	movs	r3, #0
 800b432:	4604      	mov	r4, r0
 800b434:	4608      	mov	r0, r1
 800b436:	4611      	mov	r1, r2
 800b438:	602b      	str	r3, [r5, #0]
 800b43a:	f7f7 fa67 	bl	800290c <_fstat>
 800b43e:	1c43      	adds	r3, r0, #1
 800b440:	d102      	bne.n	800b448 <_fstat_r+0x1c>
 800b442:	682b      	ldr	r3, [r5, #0]
 800b444:	b103      	cbz	r3, 800b448 <_fstat_r+0x1c>
 800b446:	6023      	str	r3, [r4, #0]
 800b448:	bd38      	pop	{r3, r4, r5, pc}
 800b44a:	bf00      	nop
 800b44c:	200026dc 	.word	0x200026dc

0800b450 <_isatty_r>:
 800b450:	b538      	push	{r3, r4, r5, lr}
 800b452:	4d06      	ldr	r5, [pc, #24]	@ (800b46c <_isatty_r+0x1c>)
 800b454:	2300      	movs	r3, #0
 800b456:	4604      	mov	r4, r0
 800b458:	4608      	mov	r0, r1
 800b45a:	602b      	str	r3, [r5, #0]
 800b45c:	f7f7 fa66 	bl	800292c <_isatty>
 800b460:	1c43      	adds	r3, r0, #1
 800b462:	d102      	bne.n	800b46a <_isatty_r+0x1a>
 800b464:	682b      	ldr	r3, [r5, #0]
 800b466:	b103      	cbz	r3, 800b46a <_isatty_r+0x1a>
 800b468:	6023      	str	r3, [r4, #0]
 800b46a:	bd38      	pop	{r3, r4, r5, pc}
 800b46c:	200026dc 	.word	0x200026dc

0800b470 <_init>:
 800b470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b472:	bf00      	nop
 800b474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b476:	bc08      	pop	{r3}
 800b478:	469e      	mov	lr, r3
 800b47a:	4770      	bx	lr

0800b47c <_fini>:
 800b47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b47e:	bf00      	nop
 800b480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b482:	bc08      	pop	{r3}
 800b484:	469e      	mov	lr, r3
 800b486:	4770      	bx	lr
