{"Source Block": ["oh/memory/dv/fifo_async_model.v@37:47@HdlIdDef", "   output          valid;\n    \n   //Wires\n   wire [DW/8-1:0] wr_vec;\n   wire [AW:0]\t   wr_rd_gray_pointer;\n   wire [AW:0] \t   rd_wr_gray_pointer;\n   wire [AW:0] \t   wr_gray_pointer;\n   wire [AW:0] \t   rd_gray_pointer;\n   wire [AW-1:0]   rd_addr;\n   wire [AW-1:0]   wr_addr;\n\n"], "Clone Blocks": [["oh/memory/dv/fifo_async_model.v@36:46", "   output          empty;\n   output          valid;\n    \n   //Wires\n   wire [DW/8-1:0] wr_vec;\n   wire [AW:0]\t   wr_rd_gray_pointer;\n   wire [AW:0] \t   rd_wr_gray_pointer;\n   wire [AW:0] \t   wr_gray_pointer;\n   wire [AW:0] \t   rd_gray_pointer;\n   wire [AW-1:0]   rd_addr;\n   wire [AW-1:0]   wr_addr;\n"], ["oh/memory/dv/fifo_async_model.v@40:50", "   wire [DW/8-1:0] wr_vec;\n   wire [AW:0]\t   wr_rd_gray_pointer;\n   wire [AW:0] \t   rd_wr_gray_pointer;\n   wire [AW:0] \t   wr_gray_pointer;\n   wire [AW:0] \t   rd_gray_pointer;\n   wire [AW-1:0]   rd_addr;\n   wire [AW-1:0]   wr_addr;\n\n   reg \t\t   valid;\n   \n   \n"], ["oh/memory/dv/fifo_async_model.v@39:49", "   //Wires\n   wire [DW/8-1:0] wr_vec;\n   wire [AW:0]\t   wr_rd_gray_pointer;\n   wire [AW:0] \t   rd_wr_gray_pointer;\n   wire [AW:0] \t   wr_gray_pointer;\n   wire [AW:0] \t   rd_gray_pointer;\n   wire [AW-1:0]   rd_addr;\n   wire [AW-1:0]   wr_addr;\n\n   reg \t\t   valid;\n   \n"], ["oh/memory/dv/fifo_async_model.v@41:51", "   wire [AW:0]\t   wr_rd_gray_pointer;\n   wire [AW:0] \t   rd_wr_gray_pointer;\n   wire [AW:0] \t   wr_gray_pointer;\n   wire [AW:0] \t   rd_gray_pointer;\n   wire [AW-1:0]   rd_addr;\n   wire [AW-1:0]   wr_addr;\n\n   reg \t\t   valid;\n   \n   \n   assign wr_vec[DW/8-1:0] = {(DW/8){wr_en}};\n"], ["oh/memory/dv/fifo_async_model.v@38:48", "    \n   //Wires\n   wire [DW/8-1:0] wr_vec;\n   wire [AW:0]\t   wr_rd_gray_pointer;\n   wire [AW:0] \t   rd_wr_gray_pointer;\n   wire [AW:0] \t   wr_gray_pointer;\n   wire [AW:0] \t   rd_gray_pointer;\n   wire [AW-1:0]   rd_addr;\n   wire [AW-1:0]   wr_addr;\n\n   reg \t\t   valid;\n"], ["oh/memory/dv/fifo_async_model.v@35:45", "   output [DW-1:0] dout;\n   output          empty;\n   output          valid;\n    \n   //Wires\n   wire [DW/8-1:0] wr_vec;\n   wire [AW:0]\t   wr_rd_gray_pointer;\n   wire [AW:0] \t   rd_wr_gray_pointer;\n   wire [AW:0] \t   wr_gray_pointer;\n   wire [AW:0] \t   rd_gray_pointer;\n   wire [AW-1:0]   rd_addr;\n"]], "Diff Content": {"Delete": [[42, "   wire [AW:0] \t   rd_wr_gray_pointer;\n"]], "Add": [[42, "   wire [AW:0]\t   rd_gray_pointer_sync;\n"], [42, "   wire [AW:0] \t   wr_gray_pointer_sync;\n"]]}}