Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: Core.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Core.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Core"
Output Format                      : NGC
Target Device                      : xc3s200-4-tq144

---- Source Options
Top Module Name                    : Core
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/noraw/Documents/VHDL/Sound/Core.vhd" in Library work.
Entity <core> compiled.
Entity <core> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Core> in library <work> (architecture <behavioral>) with generics.
	A4_10 = 5682
	A4_90 = 51137
	B4_10 = 5062
	B4_90 = 45558
	C4_10 = 9555
	C4_90 = 86000
	C5_10 = 4778
	C5_90 = 43001
	D4_10 = 8513
	D4_90 = 76620
	E4_10 = 7584
	E4_90 = 68259
	F4_10 = 7159
	F4_90 = 64428
	G4_10 = 6378
	G4_90 = 57398


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Core> in library <work> (Architecture <behavioral>).
	A4_10 = 5682
	A4_90 = 51137
	B4_10 = 5062
	B4_90 = 45558
	C4_10 = 9555
	C4_90 = 86000
	C5_10 = 4778
	C5_90 = 43001
	D4_10 = 8513
	D4_90 = 76620
	E4_10 = 7584
	E4_90 = 68259
	F4_10 = 7159
	F4_90 = 64428
	G4_10 = 6378
	G4_90 = 57398
Entity <Core> analyzed. Unit <Core> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Core>.
    Related source file is "C:/Users/noraw/Documents/VHDL/Sound/Core.vhd".
    Found 32x31-bit ROM for signal <$rom0000>.
    Found 32-bit up counter for signal <Counter1Sec>.
    Found 17-bit register for signal <NinetyPercent>.
    Found 32-bit up counter for signal <NoteCounter>.
    Found 32-bit comparator greatequal for signal <NoteCounter$cmp_ge0000> created at line 101.
    Found 1-bit register for signal <output>.
    Found 32-bit adder for signal <output$add0000> created at line 94.
    Found 32-bit comparator greatequal for signal <output$cmp_ge0000> created at line 96.
    Found 32-bit comparator lessequal for signal <output$cmp_le0000> created at line 77.
    Found 32-bit comparator less for signal <output$cmp_lt0000> created at line 74.
    Found 32-bit comparator less for signal <output$cmp_lt0001> created at line 96.
    Found 32-bit comparator less for signal <output$cmp_lt0002> created at line 101.
    Found 32-bit up counter for signal <state>.
    Found 32-bit comparator greater for signal <state$cmp_gt0000> created at line 77.
    Found 14-bit register for signal <TenPercent>.
    Found 32-bit adder for signal <TenPercent$add0000> created at line 73.
    Found 32-bit comparator greatequal for signal <TenPercent$cmp_ge0000> created at line 74.
    Summary:
	inferred   1 ROM(s).
	inferred   3 Counter(s).
	inferred  32 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 Comparator(s).
Unit <Core> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x31-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 3
 1-bit register                                        : 1
 14-bit register                                       : 1
 17-bit register                                       : 1
# Comparators                                          : 8
 32-bit comparator greatequal                          : 3
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 3
 32-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 32x31-bit ROM                                         : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 3
 32-bit up counter                                     : 3
# Registers                                            : 32
 Flip-Flops                                            : 32
# Comparators                                          : 8
 32-bit comparator greatequal                          : 3
 32-bit comparator greater                             : 1
 32-bit comparator less                                : 3
 32-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Core> ...
INFO:Xst:2261 - The FF/Latch <TenPercent_2> in Unit <Core> is equivalent to the following FF/Latch, which will be removed : <NinetyPercent_12> 
INFO:Xst:2261 - The FF/Latch <TenPercent_2> in Unit <Core> is equivalent to the following FF/Latch, which will be removed : <NinetyPercent_12> 
INFO:Xst:2261 - The FF/Latch <TenPercent_2> in Unit <Core> is equivalent to the following FF/Latch, which will be removed : <NinetyPercent_12> 
INFO:Xst:2261 - The FF/Latch <TenPercent_2> in Unit <Core> is equivalent to the following FF/Latch, which will be removed : <NinetyPercent_12> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Core, actual ratio is 10.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 127
 Flip-Flops                                            : 127

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Core.ngr
Top Level Output File Name         : Core
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 722
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 161
#      LUT2                        : 46
#      LUT3                        : 15
#      LUT3_L                      : 1
#      LUT4                        : 88
#      MUXCY                       : 227
#      MUXF5                       : 14
#      VCC                         : 1
#      XORCY                       : 154
# FlipFlops/Latches                : 127
#      FDE                         : 31
#      FDR                         : 64
#      FDRE                        : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      OBUF                        : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200tq144-4 

 Number of Slices:                      196  out of   1920    10%  
 Number of Slice Flip Flops:            127  out of   3840     3%  
 Number of 4 input LUTs:                325  out of   3840     8%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of     97    10%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
osc                                | BUFGP                  | 127   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 15.058ns (Maximum Frequency: 66.411MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.332ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'osc'
  Clock period: 15.058ns (frequency: 66.411MHz)
  Total number of paths / destination ports: 113367 / 286
-------------------------------------------------------------------------
Delay:               15.058ns (Levels of Logic = 30)
  Source:            Counter1Sec_1 (FF)
  Destination:       state_0 (FF)
  Source Clock:      osc rising
  Destination Clock: osc rising

  Data Path: Counter1Sec_1 to state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  Counter1Sec_1 (Counter1Sec_1)
     LUT1:I0->O            1   0.551   0.000  Madd_TenPercent_add0000_cy<1>_rt (Madd_TenPercent_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.500   0.000  Madd_TenPercent_add0000_cy<1> (Madd_TenPercent_add0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<2> (Madd_TenPercent_add0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<3> (Madd_TenPercent_add0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<4> (Madd_TenPercent_add0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<5> (Madd_TenPercent_add0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<6> (Madd_TenPercent_add0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<7> (Madd_TenPercent_add0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<8> (Madd_TenPercent_add0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<9> (Madd_TenPercent_add0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<10> (Madd_TenPercent_add0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<11> (Madd_TenPercent_add0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<12> (Madd_TenPercent_add0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<13> (Madd_TenPercent_add0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<14> (Madd_TenPercent_add0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<15> (Madd_TenPercent_add0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<16> (Madd_TenPercent_add0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<17> (Madd_TenPercent_add0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<18> (Madd_TenPercent_add0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<19> (Madd_TenPercent_add0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<20> (Madd_TenPercent_add0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<21> (Madd_TenPercent_add0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<22> (Madd_TenPercent_add0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<23> (Madd_TenPercent_add0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Madd_TenPercent_add0000_cy<24> (Madd_TenPercent_add0000_cy<24>)
     XORCY:CI->O           1   0.904   1.140  Madd_TenPercent_add0000_xor<25> (TenPercent_add0000<25>)
     LUT4:I0->O            1   0.551   0.000  Mcompar_TenPercent_cmp_ge0000_lut<10> (Mcompar_TenPercent_cmp_ge0000_lut<10>)
     MUXCY:S->O            1   0.739   0.869  Mcompar_TenPercent_cmp_ge0000_cy<10> (Mcompar_TenPercent_cmp_ge0000_cy<10>)
     LUT3:I2->O           96   0.551   2.415  Mcompar_TenPercent_cmp_ge0000_cy<12>1 (TenPercent_cmp_ge0000)
     LUT2:I1->O           32   0.551   1.853  state_and00001 (state_and0000)
     FDRE:R                    1.026          state_0
    ----------------------------------------
    Total                     15.058ns (7.565ns logic, 7.493ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'osc'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              8.332ns (Levels of Logic = 1)
  Source:            state_3 (FF)
  Destination:       LED<3> (PAD)
  Source Clock:      osc rising

  Data Path: state_3 to LED<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            52   0.720   1.968  state_3 (state_3)
     OBUF:I->O                 5.644          LED_3_OBUF (LED<3>)
    ----------------------------------------
    Total                      8.332ns (6.364ns logic, 1.968ns route)
                                       (76.4% logic, 23.6% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.68 secs
 
--> 

Total memory usage is 305808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    4 (   0 filtered)

