>
eg_tb.vhd
>/usr/local/lib/ghdl/std/v08/
../../src/std/v08/textio.vhdl
>/usr/local/lib/ghdl/std/v08/
../../src/std/v08/textio-body.vhdl
>/usr/local/lib/ghdl/ieee/v08/
../../src/ieee2008/std_logic_1164.vhdl
>/usr/local/lib/ghdl/ieee/v08/
../../src/ieee2008/std_logic_1164-body.vhdl
>/usr/local/lib/ghdl/ieee/v08/
../../src/ieee2008/numeric_std.vhdl
>/usr/local/lib/ghdl/ieee/v08/
../../src/ieee2008/numeric_std-body.vhdl
>/usr/local/lib/ghdl/ieee/v08/
../../src/ieee2008/math_real.vhdl
>/usr/local/lib/ghdl/ieee/v08/
../../src/ieee2008/math_real-body.vhdl
>/usr/local/lib/ghdl/std/v08/
../../src/std/env.vhdl
>/usr/local/lib/ghdl/std/v08/
../../src/std/env-body.vhdl
>intel/lpm/v08/
/opt/intelFPGA_lite/20.1/quartus/eda/sim_lib/./220pack.vhd
>
../ellipse_generator.vhd
>/usr/local/lib/ghdl/ieee/v08/
../../src/synopsys/std_logic_arith.vhdl
>intel/lpm/v08/
/opt/intelFPGA_lite/20.1/quartus/eda/sim_lib/./220model.vhd
>/usr/local/lib/ghdl/ieee/v08/
../../src/synopsys/std_logic_unsigned.vhdl
>/usr/local/lib/ghdl/ieee/v08/
../../src/synopsys/std_logic_signed.vhdl
