
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//bzip2_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010e8 <.init>:
  4010e8:	stp	x29, x30, [sp, #-16]!
  4010ec:	mov	x29, sp
  4010f0:	bl	401480 <ferror@plt+0x60>
  4010f4:	ldp	x29, x30, [sp], #16
  4010f8:	ret

Disassembly of section .plt:

0000000000401100 <strlen@plt-0x20>:
  401100:	stp	x16, x30, [sp, #-16]!
  401104:	adrp	x16, 418000 <ferror@plt+0x16be0>
  401108:	ldr	x17, [x16, #4088]
  40110c:	add	x16, x16, #0xff8
  401110:	br	x17
  401114:	nop
  401118:	nop
  40111c:	nop

0000000000401120 <strlen@plt>:
  401120:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401124:	ldr	x17, [x16]
  401128:	add	x16, x16, #0x0
  40112c:	br	x17

0000000000401130 <exit@plt>:
  401130:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401134:	ldr	x17, [x16, #8]
  401138:	add	x16, x16, #0x8
  40113c:	br	x17

0000000000401140 <perror@plt>:
  401140:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401144:	ldr	x17, [x16, #16]
  401148:	add	x16, x16, #0x10
  40114c:	br	x17

0000000000401150 <__xstat64@plt>:
  401150:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401154:	ldr	x17, [x16, #24]
  401158:	add	x16, x16, #0x18
  40115c:	br	x17

0000000000401160 <remove@plt>:
  401160:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401164:	ldr	x17, [x16, #32]
  401168:	add	x16, x16, #0x20
  40116c:	br	x17

0000000000401170 <BZ2_bzlibVersion@plt>:
  401170:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401174:	ldr	x17, [x16, #40]
  401178:	add	x16, x16, #0x28
  40117c:	br	x17

0000000000401180 <fputc@plt>:
  401180:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401184:	ldr	x17, [x16, #48]
  401188:	add	x16, x16, #0x30
  40118c:	br	x17

0000000000401190 <fileno@plt>:
  401190:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401194:	ldr	x17, [x16, #56]
  401198:	add	x16, x16, #0x38
  40119c:	br	x17

00000000004011a0 <signal@plt>:
  4011a0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4011a4:	ldr	x17, [x16, #64]
  4011a8:	add	x16, x16, #0x40
  4011ac:	br	x17

00000000004011b0 <fclose@plt>:
  4011b0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4011b4:	ldr	x17, [x16, #72]
  4011b8:	add	x16, x16, #0x48
  4011bc:	br	x17

00000000004011c0 <malloc@plt>:
  4011c0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4011c4:	ldr	x17, [x16, #80]
  4011c8:	add	x16, x16, #0x50
  4011cc:	br	x17

00000000004011d0 <BZ2_bzReadClose@plt>:
  4011d0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4011d4:	ldr	x17, [x16, #88]
  4011d8:	add	x16, x16, #0x58
  4011dc:	br	x17

00000000004011e0 <strncmp@plt>:
  4011e0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4011e4:	ldr	x17, [x16, #96]
  4011e8:	add	x16, x16, #0x60
  4011ec:	br	x17

00000000004011f0 <__libc_start_main@plt>:
  4011f0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4011f4:	ldr	x17, [x16, #104]
  4011f8:	add	x16, x16, #0x68
  4011fc:	br	x17

0000000000401200 <strcat@plt>:
  401200:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401204:	ldr	x17, [x16, #112]
  401208:	add	x16, x16, #0x70
  40120c:	br	x17

0000000000401210 <fgetc@plt>:
  401210:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401214:	ldr	x17, [x16, #120]
  401218:	add	x16, x16, #0x78
  40121c:	br	x17

0000000000401220 <fdopen@plt>:
  401220:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401224:	ldr	x17, [x16, #128]
  401228:	add	x16, x16, #0x80
  40122c:	br	x17

0000000000401230 <BZ2_bzWriteOpen@plt>:
  401230:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401234:	ldr	x17, [x16, #136]
  401238:	add	x16, x16, #0x88
  40123c:	br	x17

0000000000401240 <fchmod@plt>:
  401240:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401244:	ldr	x17, [x16, #144]
  401248:	add	x16, x16, #0x90
  40124c:	br	x17

0000000000401250 <rewind@plt>:
  401250:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401254:	ldr	x17, [x16, #152]
  401258:	add	x16, x16, #0x98
  40125c:	br	x17

0000000000401260 <strerror@plt>:
  401260:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401264:	ldr	x17, [x16, #160]
  401268:	add	x16, x16, #0xa0
  40126c:	br	x17

0000000000401270 <close@plt>:
  401270:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401274:	ldr	x17, [x16, #168]
  401278:	add	x16, x16, #0xa8
  40127c:	br	x17

0000000000401280 <__gmon_start__@plt>:
  401280:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401284:	ldr	x17, [x16, #176]
  401288:	add	x16, x16, #0xb0
  40128c:	br	x17

0000000000401290 <abort@plt>:
  401290:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401294:	ldr	x17, [x16, #184]
  401298:	add	x16, x16, #0xb8
  40129c:	br	x17

00000000004012a0 <BZ2_bzWrite@plt>:
  4012a0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4012a4:	ldr	x17, [x16, #192]
  4012a8:	add	x16, x16, #0xc0
  4012ac:	br	x17

00000000004012b0 <strcmp@plt>:
  4012b0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4012b4:	ldr	x17, [x16, #200]
  4012b8:	add	x16, x16, #0xc8
  4012bc:	br	x17

00000000004012c0 <__ctype_b_loc@plt>:
  4012c0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4012c4:	ldr	x17, [x16, #208]
  4012c8:	add	x16, x16, #0xd0
  4012cc:	br	x17

00000000004012d0 <fread@plt>:
  4012d0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4012d4:	ldr	x17, [x16, #216]
  4012d8:	add	x16, x16, #0xd8
  4012dc:	br	x17

00000000004012e0 <__lxstat64@plt>:
  4012e0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4012e4:	ldr	x17, [x16, #224]
  4012e8:	add	x16, x16, #0xe0
  4012ec:	br	x17

00000000004012f0 <free@plt>:
  4012f0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4012f4:	ldr	x17, [x16, #232]
  4012f8:	add	x16, x16, #0xe8
  4012fc:	br	x17

0000000000401300 <BZ2_bzReadGetUnused@plt>:
  401300:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401304:	ldr	x17, [x16, #240]
  401308:	add	x16, x16, #0xf0
  40130c:	br	x17

0000000000401310 <ungetc@plt>:
  401310:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401314:	ldr	x17, [x16, #248]
  401318:	add	x16, x16, #0xf8
  40131c:	br	x17

0000000000401320 <BZ2_bzWriteClose64@plt>:
  401320:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401324:	ldr	x17, [x16, #256]
  401328:	add	x16, x16, #0x100
  40132c:	br	x17

0000000000401330 <fwrite@plt>:
  401330:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401334:	ldr	x17, [x16, #264]
  401338:	add	x16, x16, #0x108
  40133c:	br	x17

0000000000401340 <utime@plt>:
  401340:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401344:	ldr	x17, [x16, #272]
  401348:	add	x16, x16, #0x110
  40134c:	br	x17

0000000000401350 <fflush@plt>:
  401350:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401354:	ldr	x17, [x16, #280]
  401358:	add	x16, x16, #0x118
  40135c:	br	x17

0000000000401360 <strcpy@plt>:
  401360:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401364:	ldr	x17, [x16, #288]
  401368:	add	x16, x16, #0x120
  40136c:	br	x17

0000000000401370 <fopen64@plt>:
  401370:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401374:	ldr	x17, [x16, #296]
  401378:	add	x16, x16, #0x128
  40137c:	br	x17

0000000000401380 <isatty@plt>:
  401380:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401384:	ldr	x17, [x16, #304]
  401388:	add	x16, x16, #0x130
  40138c:	br	x17

0000000000401390 <open64@plt>:
  401390:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401394:	ldr	x17, [x16, #312]
  401398:	add	x16, x16, #0x138
  40139c:	br	x17

00000000004013a0 <strstr@plt>:
  4013a0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4013a4:	ldr	x17, [x16, #320]
  4013a8:	add	x16, x16, #0x140
  4013ac:	br	x17

00000000004013b0 <BZ2_bzReadOpen@plt>:
  4013b0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4013b4:	ldr	x17, [x16, #328]
  4013b8:	add	x16, x16, #0x148
  4013bc:	br	x17

00000000004013c0 <strncpy@plt>:
  4013c0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4013c4:	ldr	x17, [x16, #336]
  4013c8:	add	x16, x16, #0x150
  4013cc:	br	x17

00000000004013d0 <__errno_location@plt>:
  4013d0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4013d4:	ldr	x17, [x16, #344]
  4013d8:	add	x16, x16, #0x158
  4013dc:	br	x17

00000000004013e0 <getenv@plt>:
  4013e0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4013e4:	ldr	x17, [x16, #352]
  4013e8:	add	x16, x16, #0x160
  4013ec:	br	x17

00000000004013f0 <BZ2_bzRead@plt>:
  4013f0:	adrp	x16, 419000 <ferror@plt+0x17be0>
  4013f4:	ldr	x17, [x16, #360]
  4013f8:	add	x16, x16, #0x168
  4013fc:	br	x17

0000000000401400 <fchown@plt>:
  401400:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401404:	ldr	x17, [x16, #368]
  401408:	add	x16, x16, #0x170
  40140c:	br	x17

0000000000401410 <fprintf@plt>:
  401410:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401414:	ldr	x17, [x16, #376]
  401418:	add	x16, x16, #0x178
  40141c:	br	x17

0000000000401420 <ferror@plt>:
  401420:	adrp	x16, 419000 <ferror@plt+0x17be0>
  401424:	ldr	x17, [x16, #384]
  401428:	add	x16, x16, #0x180
  40142c:	br	x17

Disassembly of section .text:

0000000000401430 <.text>:
  401430:	mov	x29, #0x0                   	// #0
  401434:	mov	x30, #0x0                   	// #0
  401438:	mov	x5, x0
  40143c:	ldr	x1, [sp]
  401440:	add	x2, sp, #0x8
  401444:	mov	x6, sp
  401448:	movz	x0, #0x0, lsl #48
  40144c:	movk	x0, #0x0, lsl #32
  401450:	movk	x0, #0x40, lsl #16
  401454:	movk	x0, #0x4c74
  401458:	movz	x3, #0x0, lsl #48
  40145c:	movk	x3, #0x0, lsl #32
  401460:	movk	x3, #0x40, lsl #16
  401464:	movk	x3, #0x5cb8
  401468:	movz	x4, #0x0, lsl #48
  40146c:	movk	x4, #0x0, lsl #32
  401470:	movk	x4, #0x40, lsl #16
  401474:	movk	x4, #0x5d38
  401478:	bl	4011f0 <__libc_start_main@plt>
  40147c:	bl	401290 <abort@plt>
  401480:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401484:	ldr	x0, [x0, #3984]
  401488:	cbz	x0, 401490 <ferror@plt+0x70>
  40148c:	b	401280 <__gmon_start__@plt>
  401490:	ret
  401494:	nop
  401498:	adrp	x0, 419000 <ferror@plt+0x17be0>
  40149c:	add	x0, x0, #0x1d8
  4014a0:	adrp	x1, 419000 <ferror@plt+0x17be0>
  4014a4:	add	x1, x1, #0x1d8
  4014a8:	cmp	x1, x0
  4014ac:	b.eq	4014c4 <ferror@plt+0xa4>  // b.none
  4014b0:	adrp	x1, 405000 <ferror@plt+0x3be0>
  4014b4:	ldr	x1, [x1, #3448]
  4014b8:	cbz	x1, 4014c4 <ferror@plt+0xa4>
  4014bc:	mov	x16, x1
  4014c0:	br	x16
  4014c4:	ret
  4014c8:	adrp	x0, 419000 <ferror@plt+0x17be0>
  4014cc:	add	x0, x0, #0x1d8
  4014d0:	adrp	x1, 419000 <ferror@plt+0x17be0>
  4014d4:	add	x1, x1, #0x1d8
  4014d8:	sub	x1, x1, x0
  4014dc:	lsr	x2, x1, #63
  4014e0:	add	x1, x2, x1, asr #3
  4014e4:	cmp	xzr, x1, asr #1
  4014e8:	asr	x1, x1, #1
  4014ec:	b.eq	401504 <ferror@plt+0xe4>  // b.none
  4014f0:	adrp	x2, 405000 <ferror@plt+0x3be0>
  4014f4:	ldr	x2, [x2, #3456]
  4014f8:	cbz	x2, 401504 <ferror@plt+0xe4>
  4014fc:	mov	x16, x2
  401500:	br	x16
  401504:	ret
  401508:	stp	x29, x30, [sp, #-32]!
  40150c:	mov	x29, sp
  401510:	str	x19, [sp, #16]
  401514:	adrp	x19, 419000 <ferror@plt+0x17be0>
  401518:	ldrb	w0, [x19, #472]
  40151c:	cbnz	w0, 40152c <ferror@plt+0x10c>
  401520:	bl	401498 <ferror@plt+0x78>
  401524:	mov	w0, #0x1                   	// #1
  401528:	strb	w0, [x19, #472]
  40152c:	ldr	x19, [sp, #16]
  401530:	ldp	x29, x30, [sp], #32
  401534:	ret
  401538:	b	4014c8 <ferror@plt+0xa8>
  40153c:	sub	sp, sp, #0x10
  401540:	str	x0, [sp, #8]
  401544:	str	w1, [sp, #4]
  401548:	str	w2, [sp]
  40154c:	ldr	w0, [sp]
  401550:	lsr	w0, w0, #24
  401554:	and	w1, w0, #0xff
  401558:	ldr	x0, [sp, #8]
  40155c:	strb	w1, [x0, #7]
  401560:	ldr	w0, [sp]
  401564:	lsr	w0, w0, #16
  401568:	and	w1, w0, #0xff
  40156c:	ldr	x0, [sp, #8]
  401570:	strb	w1, [x0, #6]
  401574:	ldr	w0, [sp]
  401578:	lsr	w0, w0, #8
  40157c:	and	w1, w0, #0xff
  401580:	ldr	x0, [sp, #8]
  401584:	strb	w1, [x0, #5]
  401588:	ldr	w0, [sp]
  40158c:	and	w1, w0, #0xff
  401590:	ldr	x0, [sp, #8]
  401594:	strb	w1, [x0, #4]
  401598:	ldr	w0, [sp, #4]
  40159c:	lsr	w0, w0, #24
  4015a0:	and	w1, w0, #0xff
  4015a4:	ldr	x0, [sp, #8]
  4015a8:	strb	w1, [x0, #3]
  4015ac:	ldr	w0, [sp, #4]
  4015b0:	lsr	w0, w0, #16
  4015b4:	and	w1, w0, #0xff
  4015b8:	ldr	x0, [sp, #8]
  4015bc:	strb	w1, [x0, #2]
  4015c0:	ldr	w0, [sp, #4]
  4015c4:	lsr	w0, w0, #8
  4015c8:	and	w1, w0, #0xff
  4015cc:	ldr	x0, [sp, #8]
  4015d0:	strb	w1, [x0, #1]
  4015d4:	ldr	w0, [sp, #4]
  4015d8:	and	w1, w0, #0xff
  4015dc:	ldr	x0, [sp, #8]
  4015e0:	strb	w1, [x0]
  4015e4:	nop
  4015e8:	add	sp, sp, #0x10
  4015ec:	ret
  4015f0:	sub	sp, sp, #0x30
  4015f4:	str	x0, [sp, #8]
  4015f8:	fmov	d0, #1.000000000000000000e+00
  4015fc:	str	d0, [sp, #32]
  401600:	str	xzr, [sp, #24]
  401604:	str	wzr, [sp, #44]
  401608:	b	401650 <ferror@plt+0x230>
  40160c:	ldr	x1, [sp, #8]
  401610:	ldrsw	x0, [sp, #44]
  401614:	ldrb	w0, [x1, x0]
  401618:	ucvtf	d1, w0
  40161c:	ldr	d0, [sp, #32]
  401620:	fmul	d0, d1, d0
  401624:	ldr	d1, [sp, #24]
  401628:	fadd	d0, d1, d0
  40162c:	str	d0, [sp, #24]
  401630:	ldr	d0, [sp, #32]
  401634:	mov	x0, #0x4070000000000000    	// #4643211215818981376
  401638:	fmov	d1, x0
  40163c:	fmul	d0, d0, d1
  401640:	str	d0, [sp, #32]
  401644:	ldr	w0, [sp, #44]
  401648:	add	w0, w0, #0x1
  40164c:	str	w0, [sp, #44]
  401650:	ldr	w0, [sp, #44]
  401654:	cmp	w0, #0x7
  401658:	b.le	40160c <ferror@plt+0x1ec>
  40165c:	ldr	d0, [sp, #24]
  401660:	add	sp, sp, #0x30
  401664:	ret
  401668:	sub	sp, sp, #0x20
  40166c:	str	x0, [sp, #8]
  401670:	str	wzr, [sp, #28]
  401674:	b	4016a0 <ferror@plt+0x280>
  401678:	ldr	x1, [sp, #8]
  40167c:	ldrsw	x0, [sp, #28]
  401680:	ldrb	w0, [x1, x0]
  401684:	cmp	w0, #0x0
  401688:	b.eq	401694 <ferror@plt+0x274>  // b.none
  40168c:	mov	w0, #0x0                   	// #0
  401690:	b	4016b0 <ferror@plt+0x290>
  401694:	ldr	w0, [sp, #28]
  401698:	add	w0, w0, #0x1
  40169c:	str	w0, [sp, #28]
  4016a0:	ldr	w0, [sp, #28]
  4016a4:	cmp	w0, #0x7
  4016a8:	b.le	401678 <ferror@plt+0x258>
  4016ac:	mov	w0, #0x1                   	// #1
  4016b0:	add	sp, sp, #0x20
  4016b4:	ret
  4016b8:	sub	sp, sp, #0x20
  4016bc:	str	x0, [sp, #8]
  4016c0:	str	wzr, [sp, #28]
  4016c4:	mov	w0, #0x7                   	// #7
  4016c8:	str	w0, [sp, #24]
  4016cc:	b	401750 <ferror@plt+0x330>
  4016d0:	ldr	w0, [sp, #28]
  4016d4:	lsl	w0, w0, #8
  4016d8:	ldr	x2, [sp, #8]
  4016dc:	ldrsw	x1, [sp, #24]
  4016e0:	ldrb	w1, [x2, x1]
  4016e4:	add	w0, w0, w1
  4016e8:	str	w0, [sp, #20]
  4016ec:	ldr	w1, [sp, #20]
  4016f0:	mov	w0, #0xcccd                	// #52429
  4016f4:	movk	w0, #0xcccc, lsl #16
  4016f8:	umull	x0, w1, w0
  4016fc:	lsr	x0, x0, #32
  401700:	lsr	w0, w0, #3
  401704:	and	w2, w0, #0xff
  401708:	ldr	x1, [sp, #8]
  40170c:	ldrsw	x0, [sp, #24]
  401710:	strb	w2, [x1, x0]
  401714:	ldr	w1, [sp, #20]
  401718:	mov	w0, #0xcccd                	// #52429
  40171c:	movk	w0, #0xcccc, lsl #16
  401720:	umull	x0, w1, w0
  401724:	lsr	x0, x0, #32
  401728:	lsr	w2, w0, #3
  40172c:	mov	w0, w2
  401730:	lsl	w0, w0, #2
  401734:	add	w0, w0, w2
  401738:	lsl	w0, w0, #1
  40173c:	sub	w0, w1, w0
  401740:	str	w0, [sp, #28]
  401744:	ldr	w0, [sp, #24]
  401748:	sub	w0, w0, #0x1
  40174c:	str	w0, [sp, #24]
  401750:	ldr	w0, [sp, #24]
  401754:	cmp	w0, #0x0
  401758:	b.ge	4016d0 <ferror@plt+0x2b0>  // b.tcont
  40175c:	ldr	w0, [sp, #28]
  401760:	add	sp, sp, #0x20
  401764:	ret
  401768:	stp	x29, x30, [sp, #-96]!
  40176c:	mov	x29, sp
  401770:	str	x0, [sp, #24]
  401774:	str	x1, [sp, #16]
  401778:	str	wzr, [sp, #88]
  40177c:	ldr	x0, [sp, #16]
  401780:	ldr	x0, [x0]
  401784:	str	x0, [sp, #40]
  401788:	add	x0, sp, #0x28
  40178c:	bl	4016b8 <ferror@plt+0x298>
  401790:	str	w0, [sp, #84]
  401794:	ldr	w0, [sp, #84]
  401798:	and	w0, w0, #0xff
  40179c:	add	w0, w0, #0x30
  4017a0:	and	w2, w0, #0xff
  4017a4:	ldrsw	x0, [sp, #88]
  4017a8:	add	x1, sp, #0x30
  4017ac:	strb	w2, [x1, x0]
  4017b0:	ldr	w0, [sp, #88]
  4017b4:	add	w0, w0, #0x1
  4017b8:	str	w0, [sp, #88]
  4017bc:	add	x0, sp, #0x28
  4017c0:	bl	401668 <ferror@plt+0x248>
  4017c4:	and	w0, w0, #0xff
  4017c8:	cmp	w0, #0x0
  4017cc:	b.eq	401788 <ferror@plt+0x368>  // b.none
  4017d0:	ldrsw	x0, [sp, #88]
  4017d4:	ldr	x1, [sp, #24]
  4017d8:	add	x0, x1, x0
  4017dc:	strb	wzr, [x0]
  4017e0:	str	wzr, [sp, #92]
  4017e4:	b	401820 <ferror@plt+0x400>
  4017e8:	ldr	w1, [sp, #88]
  4017ec:	ldr	w0, [sp, #92]
  4017f0:	sub	w0, w1, w0
  4017f4:	sub	w2, w0, #0x1
  4017f8:	ldrsw	x0, [sp, #92]
  4017fc:	ldr	x1, [sp, #24]
  401800:	add	x0, x1, x0
  401804:	sxtw	x1, w2
  401808:	add	x2, sp, #0x30
  40180c:	ldrb	w1, [x2, x1]
  401810:	strb	w1, [x0]
  401814:	ldr	w0, [sp, #92]
  401818:	add	w0, w0, #0x1
  40181c:	str	w0, [sp, #92]
  401820:	ldr	w1, [sp, #92]
  401824:	ldr	w0, [sp, #88]
  401828:	cmp	w1, w0
  40182c:	b.lt	4017e8 <ferror@plt+0x3c8>  // b.tstop
  401830:	nop
  401834:	nop
  401838:	ldp	x29, x30, [sp], #96
  40183c:	ret
  401840:	stp	x29, x30, [sp, #-48]!
  401844:	mov	x29, sp
  401848:	str	x0, [sp, #24]
  40184c:	ldr	x0, [sp, #24]
  401850:	bl	401210 <fgetc@plt>
  401854:	str	w0, [sp, #44]
  401858:	ldr	w0, [sp, #44]
  40185c:	cmn	w0, #0x1
  401860:	b.ne	40186c <ferror@plt+0x44c>  // b.any
  401864:	mov	w0, #0x1                   	// #1
  401868:	b	40187c <ferror@plt+0x45c>
  40186c:	ldr	x1, [sp, #24]
  401870:	ldr	w0, [sp, #44]
  401874:	bl	401310 <ungetc@plt>
  401878:	mov	w0, #0x0                   	// #0
  40187c:	ldp	x29, x30, [sp], #48
  401880:	ret
  401884:	mov	x12, #0x1440                	// #5184
  401888:	sub	sp, sp, x12
  40188c:	stp	x29, x30, [sp]
  401890:	mov	x29, sp
  401894:	str	x0, [sp, #24]
  401898:	str	x1, [sp, #16]
  40189c:	str	xzr, [sp, #5176]
  4018a0:	ldr	x0, [sp, #24]
  4018a4:	bl	401420 <ferror@plt>
  4018a8:	cmp	w0, #0x0
  4018ac:	b.ne	401c34 <ferror@plt+0x814>  // b.any
  4018b0:	ldr	x0, [sp, #16]
  4018b4:	bl	401420 <ferror@plt>
  4018b8:	cmp	w0, #0x0
  4018bc:	b.ne	401c3c <ferror@plt+0x81c>  // b.any
  4018c0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4018c4:	ldr	x0, [x0, #3952]
  4018c8:	ldr	w1, [x0]
  4018cc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4018d0:	ldr	x0, [x0, #3856]
  4018d4:	ldr	w2, [x0]
  4018d8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4018dc:	ldr	x0, [x0, #3872]
  4018e0:	ldr	w3, [x0]
  4018e4:	add	x0, sp, #0x7c
  4018e8:	mov	w4, w3
  4018ec:	mov	w3, w2
  4018f0:	mov	w2, w1
  4018f4:	ldr	x1, [sp, #16]
  4018f8:	bl	401230 <BZ2_bzWriteOpen@plt>
  4018fc:	str	x0, [sp, #5176]
  401900:	ldr	w0, [sp, #124]
  401904:	cmp	w0, #0x0
  401908:	b.ne	401bc0 <ferror@plt+0x7a0>  // b.any
  40190c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401910:	ldr	x0, [x0, #3856]
  401914:	ldr	w0, [x0]
  401918:	cmp	w0, #0x1
  40191c:	b.le	401938 <ferror@plt+0x518>
  401920:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401924:	ldr	x0, [x0, #3880]
  401928:	ldr	x0, [x0]
  40192c:	mov	x1, x0
  401930:	mov	w0, #0xa                   	// #10
  401934:	bl	401180 <fputc@plt>
  401938:	ldr	x0, [sp, #24]
  40193c:	bl	401840 <ferror@plt+0x420>
  401940:	and	w0, w0, #0xff
  401944:	cmp	w0, #0x0
  401948:	b.ne	4019a8 <ferror@plt+0x588>  // b.any
  40194c:	add	x0, sp, #0x90
  401950:	ldr	x3, [sp, #24]
  401954:	mov	x2, #0x1388                	// #5000
  401958:	mov	x1, #0x1                   	// #1
  40195c:	bl	4012d0 <fread@plt>
  401960:	str	w0, [sp, #5172]
  401964:	ldr	x0, [sp, #24]
  401968:	bl	401420 <ferror@plt>
  40196c:	cmp	w0, #0x0
  401970:	b.ne	401c44 <ferror@plt+0x824>  // b.any
  401974:	ldr	w0, [sp, #5172]
  401978:	cmp	w0, #0x0
  40197c:	b.le	401998 <ferror@plt+0x578>
  401980:	add	x1, sp, #0x90
  401984:	add	x0, sp, #0x7c
  401988:	ldr	w3, [sp, #5172]
  40198c:	mov	x2, x1
  401990:	ldr	x1, [sp, #5176]
  401994:	bl	4012a0 <BZ2_bzWrite@plt>
  401998:	ldr	w0, [sp, #124]
  40199c:	cmp	w0, #0x0
  4019a0:	b.ne	401bc8 <ferror@plt+0x7a8>  // b.any
  4019a4:	b	401938 <ferror@plt+0x518>
  4019a8:	nop
  4019ac:	add	x4, sp, #0x80
  4019b0:	add	x3, sp, #0x84
  4019b4:	add	x2, sp, #0x88
  4019b8:	add	x1, sp, #0x8c
  4019bc:	add	x0, sp, #0x7c
  4019c0:	mov	x6, x4
  4019c4:	mov	x5, x3
  4019c8:	mov	x4, x2
  4019cc:	mov	x3, x1
  4019d0:	mov	w2, #0x0                   	// #0
  4019d4:	ldr	x1, [sp, #5176]
  4019d8:	bl	401320 <BZ2_bzWriteClose64@plt>
  4019dc:	ldr	w0, [sp, #124]
  4019e0:	cmp	w0, #0x0
  4019e4:	b.ne	401bd0 <ferror@plt+0x7b0>  // b.any
  4019e8:	ldr	x0, [sp, #16]
  4019ec:	bl	401420 <ferror@plt>
  4019f0:	cmp	w0, #0x0
  4019f4:	b.ne	401c4c <ferror@plt+0x82c>  // b.any
  4019f8:	ldr	x0, [sp, #16]
  4019fc:	bl	401350 <fflush@plt>
  401a00:	str	w0, [sp, #5168]
  401a04:	ldr	w0, [sp, #5168]
  401a08:	cmn	w0, #0x1
  401a0c:	b.eq	401c54 <ferror@plt+0x834>  // b.none
  401a10:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401a14:	ldr	x0, [x0, #3928]
  401a18:	ldr	x0, [x0]
  401a1c:	ldr	x1, [sp, #16]
  401a20:	cmp	x1, x0
  401a24:	b.eq	401a6c <ferror@plt+0x64c>  // b.none
  401a28:	ldr	x0, [sp, #16]
  401a2c:	bl	401190 <fileno@plt>
  401a30:	str	w0, [sp, #5164]
  401a34:	ldr	w0, [sp, #5164]
  401a38:	cmp	w0, #0x0
  401a3c:	b.lt	401c5c <ferror@plt+0x83c>  // b.tstop
  401a40:	ldr	w0, [sp, #5164]
  401a44:	bl	402f50 <ferror@plt+0x1b30>
  401a48:	ldr	x0, [sp, #16]
  401a4c:	bl	4011b0 <fclose@plt>
  401a50:	str	w0, [sp, #5168]
  401a54:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401a58:	ldr	x0, [x0, #3904]
  401a5c:	str	xzr, [x0]
  401a60:	ldr	w0, [sp, #5168]
  401a64:	cmn	w0, #0x1
  401a68:	b.eq	401c64 <ferror@plt+0x844>  // b.none
  401a6c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401a70:	ldr	x0, [x0, #3904]
  401a74:	str	xzr, [x0]
  401a78:	ldr	x0, [sp, #24]
  401a7c:	bl	401420 <ferror@plt>
  401a80:	cmp	w0, #0x0
  401a84:	b.ne	401c6c <ferror@plt+0x84c>  // b.any
  401a88:	ldr	x0, [sp, #24]
  401a8c:	bl	4011b0 <fclose@plt>
  401a90:	str	w0, [sp, #5168]
  401a94:	ldr	w0, [sp, #5168]
  401a98:	cmn	w0, #0x1
  401a9c:	b.eq	401c74 <ferror@plt+0x854>  // b.none
  401aa0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401aa4:	ldr	x0, [x0, #3856]
  401aa8:	ldr	w0, [x0]
  401aac:	cmp	w0, #0x0
  401ab0:	b.le	401c88 <ferror@plt+0x868>
  401ab4:	ldr	w0, [sp, #140]
  401ab8:	cmp	w0, #0x0
  401abc:	b.ne	401af4 <ferror@plt+0x6d4>  // b.any
  401ac0:	ldr	w0, [sp, #136]
  401ac4:	cmp	w0, #0x0
  401ac8:	b.ne	401af4 <ferror@plt+0x6d4>  // b.any
  401acc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401ad0:	ldr	x0, [x0, #3880]
  401ad4:	ldr	x0, [x0]
  401ad8:	mov	x3, x0
  401adc:	mov	x2, #0x15                  	// #21
  401ae0:	mov	x1, #0x1                   	// #1
  401ae4:	adrp	x0, 405000 <ferror@plt+0x3be0>
  401ae8:	add	x0, x0, #0xd88
  401aec:	bl	401330 <fwrite@plt>
  401af0:	b	401c88 <ferror@plt+0x868>
  401af4:	ldr	w1, [sp, #140]
  401af8:	ldr	w2, [sp, #136]
  401afc:	add	x0, sp, #0x70
  401b00:	bl	40153c <ferror@plt+0x11c>
  401b04:	ldr	w1, [sp, #132]
  401b08:	ldr	w2, [sp, #128]
  401b0c:	add	x0, sp, #0x68
  401b10:	bl	40153c <ferror@plt+0x11c>
  401b14:	add	x0, sp, #0x70
  401b18:	bl	4015f0 <ferror@plt+0x1d0>
  401b1c:	str	d0, [sp, #5152]
  401b20:	add	x0, sp, #0x68
  401b24:	bl	4015f0 <ferror@plt+0x1d0>
  401b28:	str	d0, [sp, #5144]
  401b2c:	add	x1, sp, #0x70
  401b30:	add	x0, sp, #0x28
  401b34:	bl	401768 <ferror@plt+0x348>
  401b38:	add	x1, sp, #0x68
  401b3c:	add	x0, sp, #0x48
  401b40:	bl	401768 <ferror@plt+0x348>
  401b44:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401b48:	ldr	x0, [x0, #3880]
  401b4c:	ldr	x4, [x0]
  401b50:	ldr	d0, [sp, #5144]
  401b54:	ldr	d1, [sp, #5152]
  401b58:	fdiv	d3, d1, d0
  401b5c:	ldr	d1, [sp, #5144]
  401b60:	fmov	d0, #8.000000000000000000e+00
  401b64:	fmul	d1, d1, d0
  401b68:	ldr	d0, [sp, #5152]
  401b6c:	fdiv	d4, d1, d0
  401b70:	ldr	d0, [sp, #5152]
  401b74:	ldr	d1, [sp, #5144]
  401b78:	fdiv	d0, d1, d0
  401b7c:	fmov	d1, #1.000000000000000000e+00
  401b80:	fsub	d0, d1, d0
  401b84:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  401b88:	fmov	d1, x0
  401b8c:	fmul	d0, d0, d1
  401b90:	add	x1, sp, #0x48
  401b94:	add	x0, sp, #0x28
  401b98:	mov	x3, x1
  401b9c:	mov	x2, x0
  401ba0:	fmov	d2, d0
  401ba4:	fmov	d1, d4
  401ba8:	fmov	d0, d3
  401bac:	adrp	x0, 405000 <ferror@plt+0x3be0>
  401bb0:	add	x1, x0, #0xda0
  401bb4:	mov	x0, x4
  401bb8:	bl	401410 <fprintf@plt>
  401bbc:	b	401c88 <ferror@plt+0x868>
  401bc0:	nop
  401bc4:	b	401bd4 <ferror@plt+0x7b4>
  401bc8:	nop
  401bcc:	b	401bd4 <ferror@plt+0x7b4>
  401bd0:	nop
  401bd4:	add	x4, sp, #0x80
  401bd8:	add	x3, sp, #0x84
  401bdc:	add	x2, sp, #0x88
  401be0:	add	x1, sp, #0x8c
  401be4:	add	x0, sp, #0x78
  401be8:	mov	x6, x4
  401bec:	mov	x5, x3
  401bf0:	mov	x4, x2
  401bf4:	mov	x3, x1
  401bf8:	mov	w2, #0x1                   	// #1
  401bfc:	ldr	x1, [sp, #5176]
  401c00:	bl	401320 <BZ2_bzWriteClose64@plt>
  401c04:	ldr	w0, [sp, #124]
  401c08:	cmn	w0, #0x3
  401c0c:	b.eq	401c30 <ferror@plt+0x810>  // b.none
  401c10:	cmn	w0, #0x3
  401c14:	b.gt	401c7c <ferror@plt+0x85c>
  401c18:	cmn	w0, #0x9
  401c1c:	b.eq	401c2c <ferror@plt+0x80c>  // b.none
  401c20:	cmn	w0, #0x6
  401c24:	b.eq	401c78 <ferror@plt+0x858>  // b.none
  401c28:	b	401c7c <ferror@plt+0x85c>
  401c2c:	bl	402c00 <ferror@plt+0x17e0>
  401c30:	bl	402bc0 <ferror@plt+0x17a0>
  401c34:	nop
  401c38:	b	401c78 <ferror@plt+0x858>
  401c3c:	nop
  401c40:	b	401c78 <ferror@plt+0x858>
  401c44:	nop
  401c48:	b	401c78 <ferror@plt+0x858>
  401c4c:	nop
  401c50:	b	401c78 <ferror@plt+0x858>
  401c54:	nop
  401c58:	b	401c78 <ferror@plt+0x858>
  401c5c:	nop
  401c60:	b	401c78 <ferror@plt+0x858>
  401c64:	nop
  401c68:	b	401c78 <ferror@plt+0x858>
  401c6c:	nop
  401c70:	b	401c78 <ferror@plt+0x858>
  401c74:	nop
  401c78:	bl	402a88 <ferror@plt+0x1668>
  401c7c:	adrp	x0, 405000 <ferror@plt+0x3be0>
  401c80:	add	x0, x0, #0xde0
  401c84:	bl	402994 <ferror@plt+0x1574>
  401c88:	nop
  401c8c:	ldp	x29, x30, [sp]
  401c90:	mov	x12, #0x1440                	// #5184
  401c94:	add	sp, sp, x12
  401c98:	ret
  401c9c:	mov	x12, #0x2770                	// #10096
  401ca0:	sub	sp, sp, x12
  401ca4:	stp	x29, x30, [sp]
  401ca8:	mov	x29, sp
  401cac:	str	x0, [sp, #24]
  401cb0:	str	x1, [sp, #16]
  401cb4:	str	xzr, [sp, #10080]
  401cb8:	str	wzr, [sp, #44]
  401cbc:	str	wzr, [sp, #10092]
  401cc0:	ldr	x0, [sp, #16]
  401cc4:	bl	401420 <ferror@plt>
  401cc8:	cmp	w0, #0x0
  401ccc:	b.ne	4020ec <ferror@plt+0xccc>  // b.any
  401cd0:	ldr	x0, [sp, #24]
  401cd4:	bl	401420 <ferror@plt>
  401cd8:	cmp	w0, #0x0
  401cdc:	b.ne	4020f4 <ferror@plt+0xcd4>  // b.any
  401ce0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401ce4:	ldr	x0, [x0, #3856]
  401ce8:	ldr	w1, [x0]
  401cec:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401cf0:	ldr	x0, [x0, #3896]
  401cf4:	ldrb	w0, [x0]
  401cf8:	mov	w6, w0
  401cfc:	ldr	w3, [sp, #44]
  401d00:	add	x2, sp, #0x30
  401d04:	add	x0, sp, #0x2, lsl #12
  401d08:	add	x0, x0, #0x748
  401d0c:	mov	w5, w3
  401d10:	mov	x4, x2
  401d14:	mov	w3, w6
  401d18:	mov	w2, w1
  401d1c:	ldr	x1, [sp, #24]
  401d20:	bl	4013b0 <BZ2_bzReadOpen@plt>
  401d24:	str	x0, [sp, #10080]
  401d28:	ldr	x0, [sp, #10080]
  401d2c:	cmp	x0, #0x0
  401d30:	b.eq	40206c <ferror@plt+0xc4c>  // b.none
  401d34:	ldr	w0, [sp, #10056]
  401d38:	cmp	w0, #0x0
  401d3c:	b.ne	40206c <ferror@plt+0xc4c>  // b.any
  401d40:	ldr	w0, [sp, #10092]
  401d44:	add	w0, w0, #0x1
  401d48:	str	w0, [sp, #10092]
  401d4c:	b	401dd0 <ferror@plt+0x9b0>
  401d50:	add	x1, sp, #0x1, lsl #12
  401d54:	add	x1, x1, #0x3b8
  401d58:	add	x0, sp, #0x2, lsl #12
  401d5c:	add	x0, x0, #0x748
  401d60:	mov	w3, #0x1388                	// #5000
  401d64:	mov	x2, x1
  401d68:	ldr	x1, [sp, #10080]
  401d6c:	bl	4013f0 <BZ2_bzRead@plt>
  401d70:	str	w0, [sp, #10068]
  401d74:	ldr	w0, [sp, #10056]
  401d78:	cmn	w0, #0x5
  401d7c:	b.eq	401fc8 <ferror@plt+0xba8>  // b.none
  401d80:	ldr	w0, [sp, #10056]
  401d84:	cmp	w0, #0x0
  401d88:	b.eq	401d98 <ferror@plt+0x978>  // b.none
  401d8c:	ldr	w0, [sp, #10056]
  401d90:	cmp	w0, #0x4
  401d94:	b.ne	401dc0 <ferror@plt+0x9a0>  // b.any
  401d98:	ldr	w0, [sp, #10068]
  401d9c:	cmp	w0, #0x0
  401da0:	b.le	401dc0 <ferror@plt+0x9a0>
  401da4:	ldrsw	x1, [sp, #10068]
  401da8:	add	x0, sp, #0x1, lsl #12
  401dac:	add	x0, x0, #0x3b8
  401db0:	ldr	x3, [sp, #16]
  401db4:	mov	x2, x1
  401db8:	mov	x1, #0x1                   	// #1
  401dbc:	bl	401330 <fwrite@plt>
  401dc0:	ldr	x0, [sp, #16]
  401dc4:	bl	401420 <ferror@plt>
  401dc8:	cmp	w0, #0x0
  401dcc:	b.ne	4020fc <ferror@plt+0xcdc>  // b.any
  401dd0:	ldr	w0, [sp, #10056]
  401dd4:	cmp	w0, #0x0
  401dd8:	b.eq	401d50 <ferror@plt+0x930>  // b.none
  401ddc:	ldr	w0, [sp, #10056]
  401de0:	cmp	w0, #0x4
  401de4:	b.ne	402074 <ferror@plt+0xc54>  // b.any
  401de8:	add	x2, sp, #0x2c
  401dec:	add	x1, sp, #0x20
  401df0:	add	x0, sp, #0x2, lsl #12
  401df4:	add	x0, x0, #0x748
  401df8:	mov	x3, x2
  401dfc:	mov	x2, x1
  401e00:	ldr	x1, [sp, #10080]
  401e04:	bl	401300 <BZ2_bzReadGetUnused@plt>
  401e08:	ldr	w0, [sp, #10056]
  401e0c:	cmp	w0, #0x0
  401e10:	b.eq	401e20 <ferror@plt+0xa00>  // b.none
  401e14:	adrp	x0, 405000 <ferror@plt+0x3be0>
  401e18:	add	x0, x0, #0xe00
  401e1c:	bl	402994 <ferror@plt+0x1574>
  401e20:	ldr	x0, [sp, #32]
  401e24:	str	x0, [sp, #10072]
  401e28:	str	wzr, [sp, #10088]
  401e2c:	b	401e58 <ferror@plt+0xa38>
  401e30:	ldrsw	x0, [sp, #10088]
  401e34:	ldr	x1, [sp, #10072]
  401e38:	add	x0, x1, x0
  401e3c:	ldrb	w2, [x0]
  401e40:	ldrsw	x0, [sp, #10088]
  401e44:	add	x1, sp, #0x30
  401e48:	strb	w2, [x1, x0]
  401e4c:	ldr	w0, [sp, #10088]
  401e50:	add	w0, w0, #0x1
  401e54:	str	w0, [sp, #10088]
  401e58:	ldr	w0, [sp, #44]
  401e5c:	ldr	w1, [sp, #10088]
  401e60:	cmp	w1, w0
  401e64:	b.lt	401e30 <ferror@plt+0xa10>  // b.tstop
  401e68:	add	x0, sp, #0x2, lsl #12
  401e6c:	add	x0, x0, #0x748
  401e70:	ldr	x1, [sp, #10080]
  401e74:	bl	4011d0 <BZ2_bzReadClose@plt>
  401e78:	ldr	w0, [sp, #10056]
  401e7c:	cmp	w0, #0x0
  401e80:	b.eq	401e90 <ferror@plt+0xa70>  // b.none
  401e84:	adrp	x0, 405000 <ferror@plt+0x3be0>
  401e88:	add	x0, x0, #0xe00
  401e8c:	bl	402994 <ferror@plt+0x1574>
  401e90:	ldr	w0, [sp, #44]
  401e94:	cmp	w0, #0x0
  401e98:	b.ne	401ce0 <ferror@plt+0x8c0>  // b.any
  401e9c:	ldr	x0, [sp, #24]
  401ea0:	bl	401840 <ferror@plt+0x420>
  401ea4:	and	w0, w0, #0xff
  401ea8:	cmp	w0, #0x0
  401eac:	b.ne	401eb4 <ferror@plt+0xa94>  // b.any
  401eb0:	b	401ce0 <ferror@plt+0x8c0>
  401eb4:	nop
  401eb8:	ldr	x0, [sp, #24]
  401ebc:	bl	401420 <ferror@plt>
  401ec0:	cmp	w0, #0x0
  401ec4:	b.ne	402104 <ferror@plt+0xce4>  // b.any
  401ec8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401ecc:	ldr	x0, [x0, #3928]
  401ed0:	ldr	x0, [x0]
  401ed4:	ldr	x1, [sp, #16]
  401ed8:	cmp	x1, x0
  401edc:	b.eq	401f00 <ferror@plt+0xae0>  // b.none
  401ee0:	ldr	x0, [sp, #16]
  401ee4:	bl	401190 <fileno@plt>
  401ee8:	str	w0, [sp, #10064]
  401eec:	ldr	w0, [sp, #10064]
  401ef0:	cmp	w0, #0x0
  401ef4:	b.lt	40210c <ferror@plt+0xcec>  // b.tstop
  401ef8:	ldr	w0, [sp, #10064]
  401efc:	bl	402f50 <ferror@plt+0x1b30>
  401f00:	ldr	x0, [sp, #24]
  401f04:	bl	4011b0 <fclose@plt>
  401f08:	str	w0, [sp, #10060]
  401f0c:	ldr	w0, [sp, #10060]
  401f10:	cmn	w0, #0x1
  401f14:	b.eq	402114 <ferror@plt+0xcf4>  // b.none
  401f18:	ldr	x0, [sp, #16]
  401f1c:	bl	401420 <ferror@plt>
  401f20:	cmp	w0, #0x0
  401f24:	b.ne	40211c <ferror@plt+0xcfc>  // b.any
  401f28:	ldr	x0, [sp, #16]
  401f2c:	bl	401350 <fflush@plt>
  401f30:	str	w0, [sp, #10060]
  401f34:	ldr	w0, [sp, #10060]
  401f38:	cmp	w0, #0x0
  401f3c:	b.ne	402124 <ferror@plt+0xd04>  // b.any
  401f40:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401f44:	ldr	x0, [x0, #3928]
  401f48:	ldr	x0, [x0]
  401f4c:	ldr	x1, [sp, #16]
  401f50:	cmp	x1, x0
  401f54:	b.eq	401f7c <ferror@plt+0xb5c>  // b.none
  401f58:	ldr	x0, [sp, #16]
  401f5c:	bl	4011b0 <fclose@plt>
  401f60:	str	w0, [sp, #10060]
  401f64:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401f68:	ldr	x0, [x0, #3904]
  401f6c:	str	xzr, [x0]
  401f70:	ldr	w0, [sp, #10060]
  401f74:	cmn	w0, #0x1
  401f78:	b.eq	40212c <ferror@plt+0xd0c>  // b.none
  401f7c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401f80:	ldr	x0, [x0, #3904]
  401f84:	str	xzr, [x0]
  401f88:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401f8c:	ldr	x0, [x0, #3856]
  401f90:	ldr	w0, [x0]
  401f94:	cmp	w0, #0x1
  401f98:	b.le	401fc0 <ferror@plt+0xba0>
  401f9c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401fa0:	ldr	x0, [x0, #3880]
  401fa4:	ldr	x0, [x0]
  401fa8:	mov	x3, x0
  401fac:	mov	x2, #0x5                   	// #5
  401fb0:	mov	x1, #0x1                   	// #1
  401fb4:	adrp	x0, 405000 <ferror@plt+0x3be0>
  401fb8:	add	x0, x0, #0xe20
  401fbc:	bl	401330 <fwrite@plt>
  401fc0:	mov	w0, #0x1                   	// #1
  401fc4:	b	402200 <ferror@plt+0xde0>
  401fc8:	nop
  401fcc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  401fd0:	ldr	x0, [x0, #4032]
  401fd4:	ldrb	w0, [x0]
  401fd8:	cmp	w0, #0x0
  401fdc:	b.eq	40207c <ferror@plt+0xc5c>  // b.none
  401fe0:	ldr	x0, [sp, #24]
  401fe4:	bl	401250 <rewind@plt>
  401fe8:	ldr	x0, [sp, #24]
  401fec:	bl	401840 <ferror@plt+0x420>
  401ff0:	and	w0, w0, #0xff
  401ff4:	cmp	w0, #0x0
  401ff8:	b.ne	402064 <ferror@plt+0xc44>  // b.any
  401ffc:	add	x0, sp, #0x1, lsl #12
  402000:	add	x0, x0, #0x3b8
  402004:	ldr	x3, [sp, #24]
  402008:	mov	x2, #0x1388                	// #5000
  40200c:	mov	x1, #0x1                   	// #1
  402010:	bl	4012d0 <fread@plt>
  402014:	str	w0, [sp, #10068]
  402018:	ldr	x0, [sp, #24]
  40201c:	bl	401420 <ferror@plt>
  402020:	cmp	w0, #0x0
  402024:	b.ne	402134 <ferror@plt+0xd14>  // b.any
  402028:	ldr	w0, [sp, #10068]
  40202c:	cmp	w0, #0x0
  402030:	b.le	402050 <ferror@plt+0xc30>
  402034:	ldrsw	x1, [sp, #10068]
  402038:	add	x0, sp, #0x1, lsl #12
  40203c:	add	x0, x0, #0x3b8
  402040:	ldr	x3, [sp, #16]
  402044:	mov	x2, x1
  402048:	mov	x1, #0x1                   	// #1
  40204c:	bl	401330 <fwrite@plt>
  402050:	ldr	x0, [sp, #16]
  402054:	bl	401420 <ferror@plt>
  402058:	cmp	w0, #0x0
  40205c:	b.ne	40213c <ferror@plt+0xd1c>  // b.any
  402060:	b	401fe8 <ferror@plt+0xbc8>
  402064:	nop
  402068:	b	401eb8 <ferror@plt+0xa98>
  40206c:	nop
  402070:	b	402080 <ferror@plt+0xc60>
  402074:	nop
  402078:	b	402080 <ferror@plt+0xc60>
  40207c:	nop
  402080:	add	x0, sp, #0x2, lsl #12
  402084:	add	x0, x0, #0x744
  402088:	ldr	x1, [sp, #10080]
  40208c:	bl	4011d0 <BZ2_bzReadClose@plt>
  402090:	ldr	w0, [sp, #10056]
  402094:	cmn	w0, #0x3
  402098:	b.eq	402148 <ferror@plt+0xd28>  // b.none
  40209c:	cmn	w0, #0x3
  4020a0:	b.gt	4021f4 <ferror@plt+0xdd4>
  4020a4:	cmn	w0, #0x4
  4020a8:	b.eq	402144 <ferror@plt+0xd24>  // b.none
  4020ac:	cmn	w0, #0x4
  4020b0:	b.gt	4021f4 <ferror@plt+0xdd4>
  4020b4:	cmn	w0, #0x5
  4020b8:	b.eq	402150 <ferror@plt+0xd30>  // b.none
  4020bc:	cmn	w0, #0x5
  4020c0:	b.gt	4021f4 <ferror@plt+0xdd4>
  4020c4:	cmn	w0, #0x6
  4020c8:	b.eq	402140 <ferror@plt+0xd20>  // b.none
  4020cc:	cmn	w0, #0x6
  4020d0:	b.gt	4021f4 <ferror@plt+0xdd4>
  4020d4:	cmn	w0, #0x9
  4020d8:	b.eq	4020e8 <ferror@plt+0xcc8>  // b.none
  4020dc:	cmn	w0, #0x7
  4020e0:	b.eq	40214c <ferror@plt+0xd2c>  // b.none
  4020e4:	b	4021f4 <ferror@plt+0xdd4>
  4020e8:	bl	402c00 <ferror@plt+0x17e0>
  4020ec:	nop
  4020f0:	b	402140 <ferror@plt+0xd20>
  4020f4:	nop
  4020f8:	b	402140 <ferror@plt+0xd20>
  4020fc:	nop
  402100:	b	402140 <ferror@plt+0xd20>
  402104:	nop
  402108:	b	402140 <ferror@plt+0xd20>
  40210c:	nop
  402110:	b	402140 <ferror@plt+0xd20>
  402114:	nop
  402118:	b	402140 <ferror@plt+0xd20>
  40211c:	nop
  402120:	b	402140 <ferror@plt+0xd20>
  402124:	nop
  402128:	b	402140 <ferror@plt+0xd20>
  40212c:	nop
  402130:	b	402140 <ferror@plt+0xd20>
  402134:	nop
  402138:	b	402140 <ferror@plt+0xd20>
  40213c:	nop
  402140:	bl	402a88 <ferror@plt+0x1668>
  402144:	bl	4029dc <ferror@plt+0x15bc>
  402148:	bl	402bc0 <ferror@plt+0x17a0>
  40214c:	bl	402a20 <ferror@plt+0x1600>
  402150:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402154:	ldr	x0, [x0, #3968]
  402158:	ldr	x0, [x0]
  40215c:	ldr	x1, [sp, #24]
  402160:	cmp	x1, x0
  402164:	b.eq	402170 <ferror@plt+0xd50>  // b.none
  402168:	ldr	x0, [sp, #24]
  40216c:	bl	4011b0 <fclose@plt>
  402170:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402174:	ldr	x0, [x0, #3928]
  402178:	ldr	x0, [x0]
  40217c:	ldr	x1, [sp, #16]
  402180:	cmp	x1, x0
  402184:	b.eq	402190 <ferror@plt+0xd70>  // b.none
  402188:	ldr	x0, [sp, #16]
  40218c:	bl	4011b0 <fclose@plt>
  402190:	ldr	w0, [sp, #10092]
  402194:	cmp	w0, #0x1
  402198:	b.ne	4021a4 <ferror@plt+0xd84>  // b.any
  40219c:	mov	w0, #0x0                   	// #0
  4021a0:	b	402200 <ferror@plt+0xde0>
  4021a4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4021a8:	ldr	x0, [x0, #3976]
  4021ac:	ldrb	w0, [x0]
  4021b0:	cmp	w0, #0x0
  4021b4:	b.eq	4021ec <ferror@plt+0xdcc>  // b.none
  4021b8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4021bc:	ldr	x0, [x0, #3880]
  4021c0:	ldr	x4, [x0]
  4021c4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4021c8:	ldr	x0, [x0, #4056]
  4021cc:	ldr	x1, [x0]
  4021d0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4021d4:	ldr	x3, [x0, #4008]
  4021d8:	mov	x2, x1
  4021dc:	adrp	x0, 405000 <ferror@plt+0x3be0>
  4021e0:	add	x1, x0, #0xe28
  4021e4:	mov	x0, x4
  4021e8:	bl	401410 <fprintf@plt>
  4021ec:	mov	w0, #0x1                   	// #1
  4021f0:	b	402200 <ferror@plt+0xde0>
  4021f4:	adrp	x0, 405000 <ferror@plt+0x3be0>
  4021f8:	add	x0, x0, #0xe58
  4021fc:	bl	402994 <ferror@plt+0x1574>
  402200:	ldp	x29, x30, [sp]
  402204:	mov	x12, #0x2770                	// #10096
  402208:	add	sp, sp, x12
  40220c:	ret
  402210:	mov	x12, #0x2770                	// #10096
  402214:	sub	sp, sp, x12
  402218:	stp	x29, x30, [sp]
  40221c:	mov	x29, sp
  402220:	str	x0, [sp, #24]
  402224:	str	xzr, [sp, #10080]
  402228:	str	wzr, [sp, #52]
  40222c:	str	wzr, [sp, #10092]
  402230:	ldr	x0, [sp, #24]
  402234:	bl	401420 <ferror@plt>
  402238:	cmp	w0, #0x0
  40223c:	b.ne	4024f4 <ferror@plt+0x10d4>  // b.any
  402240:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402244:	ldr	x0, [x0, #3856]
  402248:	ldr	w1, [x0]
  40224c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402250:	ldr	x0, [x0, #3896]
  402254:	ldrb	w0, [x0]
  402258:	mov	w6, w0
  40225c:	ldr	w3, [sp, #52]
  402260:	add	x2, sp, #0x38
  402264:	add	x0, sp, #0x2, lsl #12
  402268:	add	x0, x0, #0x750
  40226c:	mov	w5, w3
  402270:	mov	x4, x2
  402274:	mov	w3, w6
  402278:	mov	w2, w1
  40227c:	ldr	x1, [sp, #24]
  402280:	bl	4013b0 <BZ2_bzReadOpen@plt>
  402284:	str	x0, [sp, #10080]
  402288:	ldr	x0, [sp, #10080]
  40228c:	cmp	x0, #0x0
  402290:	b.eq	40242c <ferror@plt+0x100c>  // b.none
  402294:	ldr	w0, [sp, #10064]
  402298:	cmp	w0, #0x0
  40229c:	b.ne	40242c <ferror@plt+0x100c>  // b.any
  4022a0:	ldr	w0, [sp, #10092]
  4022a4:	add	w0, w0, #0x1
  4022a8:	str	w0, [sp, #10092]
  4022ac:	b	4022dc <ferror@plt+0xebc>
  4022b0:	add	x1, sp, #0x1, lsl #12
  4022b4:	add	x1, x1, #0x3c0
  4022b8:	add	x0, sp, #0x2, lsl #12
  4022bc:	add	x0, x0, #0x750
  4022c0:	mov	w3, #0x1388                	// #5000
  4022c4:	mov	x2, x1
  4022c8:	ldr	x1, [sp, #10080]
  4022cc:	bl	4013f0 <BZ2_bzRead@plt>
  4022d0:	ldr	w0, [sp, #10064]
  4022d4:	cmn	w0, #0x5
  4022d8:	b.eq	402434 <ferror@plt+0x1014>  // b.none
  4022dc:	ldr	w0, [sp, #10064]
  4022e0:	cmp	w0, #0x0
  4022e4:	b.eq	4022b0 <ferror@plt+0xe90>  // b.none
  4022e8:	ldr	w0, [sp, #10064]
  4022ec:	cmp	w0, #0x4
  4022f0:	b.ne	40243c <ferror@plt+0x101c>  // b.any
  4022f4:	add	x2, sp, #0x34
  4022f8:	add	x1, sp, #0x28
  4022fc:	add	x0, sp, #0x2, lsl #12
  402300:	add	x0, x0, #0x750
  402304:	mov	x3, x2
  402308:	mov	x2, x1
  40230c:	ldr	x1, [sp, #10080]
  402310:	bl	401300 <BZ2_bzReadGetUnused@plt>
  402314:	ldr	w0, [sp, #10064]
  402318:	cmp	w0, #0x0
  40231c:	b.eq	40232c <ferror@plt+0xf0c>  // b.none
  402320:	adrp	x0, 405000 <ferror@plt+0x3be0>
  402324:	add	x0, x0, #0xe78
  402328:	bl	402994 <ferror@plt+0x1574>
  40232c:	ldr	x0, [sp, #40]
  402330:	str	x0, [sp, #10072]
  402334:	str	wzr, [sp, #10088]
  402338:	b	402364 <ferror@plt+0xf44>
  40233c:	ldrsw	x0, [sp, #10088]
  402340:	ldr	x1, [sp, #10072]
  402344:	add	x0, x1, x0
  402348:	ldrb	w2, [x0]
  40234c:	ldrsw	x0, [sp, #10088]
  402350:	add	x1, sp, #0x38
  402354:	strb	w2, [x1, x0]
  402358:	ldr	w0, [sp, #10088]
  40235c:	add	w0, w0, #0x1
  402360:	str	w0, [sp, #10088]
  402364:	ldr	w0, [sp, #52]
  402368:	ldr	w1, [sp, #10088]
  40236c:	cmp	w1, w0
  402370:	b.lt	40233c <ferror@plt+0xf1c>  // b.tstop
  402374:	add	x0, sp, #0x2, lsl #12
  402378:	add	x0, x0, #0x750
  40237c:	ldr	x1, [sp, #10080]
  402380:	bl	4011d0 <BZ2_bzReadClose@plt>
  402384:	ldr	w0, [sp, #10064]
  402388:	cmp	w0, #0x0
  40238c:	b.eq	40239c <ferror@plt+0xf7c>  // b.none
  402390:	adrp	x0, 405000 <ferror@plt+0x3be0>
  402394:	add	x0, x0, #0xe78
  402398:	bl	402994 <ferror@plt+0x1574>
  40239c:	ldr	w0, [sp, #52]
  4023a0:	cmp	w0, #0x0
  4023a4:	b.ne	402240 <ferror@plt+0xe20>  // b.any
  4023a8:	ldr	x0, [sp, #24]
  4023ac:	bl	401840 <ferror@plt+0x420>
  4023b0:	and	w0, w0, #0xff
  4023b4:	cmp	w0, #0x0
  4023b8:	b.ne	4023c0 <ferror@plt+0xfa0>  // b.any
  4023bc:	b	402240 <ferror@plt+0xe20>
  4023c0:	nop
  4023c4:	ldr	x0, [sp, #24]
  4023c8:	bl	401420 <ferror@plt>
  4023cc:	cmp	w0, #0x0
  4023d0:	b.ne	4024fc <ferror@plt+0x10dc>  // b.any
  4023d4:	ldr	x0, [sp, #24]
  4023d8:	bl	4011b0 <fclose@plt>
  4023dc:	str	w0, [sp, #10068]
  4023e0:	ldr	w0, [sp, #10068]
  4023e4:	cmn	w0, #0x1
  4023e8:	b.eq	402504 <ferror@plt+0x10e4>  // b.none
  4023ec:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4023f0:	ldr	x0, [x0, #3856]
  4023f4:	ldr	w0, [x0]
  4023f8:	cmp	w0, #0x1
  4023fc:	b.le	402424 <ferror@plt+0x1004>
  402400:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402404:	ldr	x0, [x0, #3880]
  402408:	ldr	x0, [x0]
  40240c:	mov	x3, x0
  402410:	mov	x2, #0x5                   	// #5
  402414:	mov	x1, #0x1                   	// #1
  402418:	adrp	x0, 405000 <ferror@plt+0x3be0>
  40241c:	add	x0, x0, #0xe20
  402420:	bl	401330 <fwrite@plt>
  402424:	mov	w0, #0x1                   	// #1
  402428:	b	40260c <ferror@plt+0x11ec>
  40242c:	nop
  402430:	b	402440 <ferror@plt+0x1020>
  402434:	nop
  402438:	b	402440 <ferror@plt+0x1020>
  40243c:	nop
  402440:	add	x0, sp, #0x2, lsl #12
  402444:	add	x0, x0, #0x74c
  402448:	ldr	x1, [sp, #10080]
  40244c:	bl	4011d0 <BZ2_bzReadClose@plt>
  402450:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402454:	ldr	x0, [x0, #3856]
  402458:	ldr	w0, [x0]
  40245c:	cmp	w0, #0x0
  402460:	b.ne	402498 <ferror@plt+0x1078>  // b.any
  402464:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402468:	ldr	x0, [x0, #3880]
  40246c:	ldr	x4, [x0]
  402470:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402474:	ldr	x0, [x0, #4056]
  402478:	ldr	x1, [x0]
  40247c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402480:	ldr	x3, [x0, #4008]
  402484:	mov	x2, x1
  402488:	adrp	x0, 405000 <ferror@plt+0x3be0>
  40248c:	add	x1, x0, #0xe90
  402490:	mov	x0, x4
  402494:	bl	401410 <fprintf@plt>
  402498:	ldr	w0, [sp, #10064]
  40249c:	cmn	w0, #0x3
  4024a0:	b.eq	402538 <ferror@plt+0x1118>  // b.none
  4024a4:	cmn	w0, #0x3
  4024a8:	b.gt	402600 <ferror@plt+0x11e0>
  4024ac:	cmn	w0, #0x4
  4024b0:	b.eq	40250c <ferror@plt+0x10ec>  // b.none
  4024b4:	cmn	w0, #0x4
  4024b8:	b.gt	402600 <ferror@plt+0x11e0>
  4024bc:	cmn	w0, #0x5
  4024c0:	b.eq	402568 <ferror@plt+0x1148>  // b.none
  4024c4:	cmn	w0, #0x5
  4024c8:	b.gt	402600 <ferror@plt+0x11e0>
  4024cc:	cmn	w0, #0x6
  4024d0:	b.eq	402508 <ferror@plt+0x10e8>  // b.none
  4024d4:	cmn	w0, #0x6
  4024d8:	b.gt	402600 <ferror@plt+0x11e0>
  4024dc:	cmn	w0, #0x9
  4024e0:	b.eq	4024f0 <ferror@plt+0x10d0>  // b.none
  4024e4:	cmn	w0, #0x7
  4024e8:	b.eq	40253c <ferror@plt+0x111c>  // b.none
  4024ec:	b	402600 <ferror@plt+0x11e0>
  4024f0:	bl	402c00 <ferror@plt+0x17e0>
  4024f4:	nop
  4024f8:	b	402508 <ferror@plt+0x10e8>
  4024fc:	nop
  402500:	b	402508 <ferror@plt+0x10e8>
  402504:	nop
  402508:	bl	402a88 <ferror@plt+0x1668>
  40250c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402510:	ldr	x0, [x0, #3880]
  402514:	ldr	x0, [x0]
  402518:	mov	x3, x0
  40251c:	mov	x2, #0x23                  	// #35
  402520:	mov	x1, #0x1                   	// #1
  402524:	adrp	x0, 405000 <ferror@plt+0x3be0>
  402528:	add	x0, x0, #0xea0
  40252c:	bl	401330 <fwrite@plt>
  402530:	mov	w0, #0x0                   	// #0
  402534:	b	40260c <ferror@plt+0x11ec>
  402538:	bl	402bc0 <ferror@plt+0x17a0>
  40253c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402540:	ldr	x0, [x0, #3880]
  402544:	ldr	x0, [x0]
  402548:	mov	x3, x0
  40254c:	mov	x2, #0x17                  	// #23
  402550:	mov	x1, #0x1                   	// #1
  402554:	adrp	x0, 405000 <ferror@plt+0x3be0>
  402558:	add	x0, x0, #0xec8
  40255c:	bl	401330 <fwrite@plt>
  402560:	mov	w0, #0x0                   	// #0
  402564:	b	40260c <ferror@plt+0x11ec>
  402568:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40256c:	ldr	x0, [x0, #3968]
  402570:	ldr	x0, [x0]
  402574:	ldr	x1, [sp, #24]
  402578:	cmp	x1, x0
  40257c:	b.eq	402588 <ferror@plt+0x1168>  // b.none
  402580:	ldr	x0, [sp, #24]
  402584:	bl	4011b0 <fclose@plt>
  402588:	ldr	w0, [sp, #10092]
  40258c:	cmp	w0, #0x1
  402590:	b.ne	4025c0 <ferror@plt+0x11a0>  // b.any
  402594:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402598:	ldr	x0, [x0, #3880]
  40259c:	ldr	x0, [x0]
  4025a0:	mov	x3, x0
  4025a4:	mov	x2, #0x2d                  	// #45
  4025a8:	mov	x1, #0x1                   	// #1
  4025ac:	adrp	x0, 405000 <ferror@plt+0x3be0>
  4025b0:	add	x0, x0, #0xee0
  4025b4:	bl	401330 <fwrite@plt>
  4025b8:	mov	w0, #0x0                   	// #0
  4025bc:	b	40260c <ferror@plt+0x11ec>
  4025c0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4025c4:	ldr	x0, [x0, #3976]
  4025c8:	ldrb	w0, [x0]
  4025cc:	cmp	w0, #0x0
  4025d0:	b.eq	4025f8 <ferror@plt+0x11d8>  // b.none
  4025d4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4025d8:	ldr	x0, [x0, #3880]
  4025dc:	ldr	x0, [x0]
  4025e0:	mov	x3, x0
  4025e4:	mov	x2, #0x23                  	// #35
  4025e8:	mov	x1, #0x1                   	// #1
  4025ec:	adrp	x0, 405000 <ferror@plt+0x3be0>
  4025f0:	add	x0, x0, #0xf10
  4025f4:	bl	401330 <fwrite@plt>
  4025f8:	mov	w0, #0x1                   	// #1
  4025fc:	b	40260c <ferror@plt+0x11ec>
  402600:	adrp	x0, 405000 <ferror@plt+0x3be0>
  402604:	add	x0, x0, #0xf38
  402608:	bl	402994 <ferror@plt+0x1574>
  40260c:	ldp	x29, x30, [sp]
  402610:	mov	x12, #0x2770                	// #10096
  402614:	add	sp, sp, x12
  402618:	ret
  40261c:	sub	sp, sp, #0x10
  402620:	str	w0, [sp, #12]
  402624:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402628:	ldr	x0, [x0, #3960]
  40262c:	ldr	w0, [x0]
  402630:	ldr	w1, [sp, #12]
  402634:	cmp	w1, w0
  402638:	b.le	40264c <ferror@plt+0x122c>
  40263c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402640:	ldr	x0, [x0, #3960]
  402644:	ldr	w1, [sp, #12]
  402648:	str	w1, [x0]
  40264c:	nop
  402650:	add	sp, sp, #0x10
  402654:	ret
  402658:	stp	x29, x30, [sp, #-16]!
  40265c:	mov	x29, sp
  402660:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402664:	ldr	x0, [x0, #3976]
  402668:	ldrb	w0, [x0]
  40266c:	cmp	w0, #0x0
  402670:	b.eq	402698 <ferror@plt+0x1278>  // b.none
  402674:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402678:	ldr	x0, [x0, #3880]
  40267c:	ldr	x0, [x0]
  402680:	mov	x3, x0
  402684:	mov	x2, #0xf0                  	// #240
  402688:	mov	x1, #0x1                   	// #1
  40268c:	adrp	x0, 405000 <ferror@plt+0x3be0>
  402690:	add	x0, x0, #0xf50
  402694:	bl	401330 <fwrite@plt>
  402698:	nop
  40269c:	ldp	x29, x30, [sp], #16
  4026a0:	ret
  4026a4:	stp	x29, x30, [sp, #-16]!
  4026a8:	mov	x29, sp
  4026ac:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4026b0:	ldr	x0, [x0, #3976]
  4026b4:	ldrb	w0, [x0]
  4026b8:	cmp	w0, #0x0
  4026bc:	b.eq	4026ec <ferror@plt+0x12cc>  // b.none
  4026c0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4026c4:	ldr	x0, [x0, #3880]
  4026c8:	ldr	x4, [x0]
  4026cc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4026d0:	ldr	x3, [x0, #3992]
  4026d4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4026d8:	ldr	x2, [x0, #4008]
  4026dc:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4026e0:	add	x1, x0, #0x48
  4026e4:	mov	x0, x4
  4026e8:	bl	401410 <fprintf@plt>
  4026ec:	nop
  4026f0:	ldp	x29, x30, [sp], #16
  4026f4:	ret
  4026f8:	stp	x29, x30, [sp, #-176]!
  4026fc:	mov	x29, sp
  402700:	str	w0, [sp, #28]
  402704:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402708:	ldr	x0, [x0, #3936]
  40270c:	ldr	w0, [x0]
  402710:	cmp	w0, #0x3
  402714:	b.ne	4028d4 <ferror@plt+0x14b4>  // b.any
  402718:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40271c:	ldr	x0, [x0, #4048]
  402720:	ldr	w0, [x0]
  402724:	cmp	w0, #0x3
  402728:	b.eq	4028d4 <ferror@plt+0x14b4>  // b.none
  40272c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402730:	ldr	x0, [x0, #4040]
  402734:	ldrb	w0, [x0]
  402738:	cmp	w0, #0x0
  40273c:	b.eq	4028d4 <ferror@plt+0x14b4>  // b.none
  402740:	add	x0, sp, #0x28
  402744:	mov	x1, x0
  402748:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40274c:	ldr	x0, [x0, #4008]
  402750:	bl	405d40 <ferror@plt+0x4920>
  402754:	str	w0, [sp, #172]
  402758:	ldr	w0, [sp, #172]
  40275c:	cmp	w0, #0x0
  402760:	b.ne	40281c <ferror@plt+0x13fc>  // b.any
  402764:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402768:	ldr	x0, [x0, #3976]
  40276c:	ldrb	w0, [x0]
  402770:	cmp	w0, #0x0
  402774:	b.eq	4027ac <ferror@plt+0x138c>  // b.none
  402778:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40277c:	ldr	x0, [x0, #3880]
  402780:	ldr	x4, [x0]
  402784:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402788:	ldr	x0, [x0, #4056]
  40278c:	ldr	x1, [x0]
  402790:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402794:	ldr	x3, [x0, #3992]
  402798:	mov	x2, x1
  40279c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4027a0:	add	x1, x0, #0x70
  4027a4:	mov	x0, x4
  4027a8:	bl	401410 <fprintf@plt>
  4027ac:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4027b0:	ldr	x0, [x0, #3904]
  4027b4:	ldr	x0, [x0]
  4027b8:	cmp	x0, #0x0
  4027bc:	b.eq	4027d0 <ferror@plt+0x13b0>  // b.none
  4027c0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4027c4:	ldr	x0, [x0, #3904]
  4027c8:	ldr	x0, [x0]
  4027cc:	bl	4011b0 <fclose@plt>
  4027d0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4027d4:	ldr	x0, [x0, #3992]
  4027d8:	bl	401160 <remove@plt>
  4027dc:	str	w0, [sp, #172]
  4027e0:	ldr	w0, [sp, #172]
  4027e4:	cmp	w0, #0x0
  4027e8:	b.eq	4028d4 <ferror@plt+0x14b4>  // b.none
  4027ec:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4027f0:	ldr	x0, [x0, #3880]
  4027f4:	ldr	x3, [x0]
  4027f8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4027fc:	ldr	x0, [x0, #4056]
  402800:	ldr	x0, [x0]
  402804:	mov	x2, x0
  402808:	adrp	x0, 406000 <ferror@plt+0x4be0>
  40280c:	add	x1, x0, #0xa0
  402810:	mov	x0, x3
  402814:	bl	401410 <fprintf@plt>
  402818:	b	4028d4 <ferror@plt+0x14b4>
  40281c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402820:	ldr	x0, [x0, #3880]
  402824:	ldr	x3, [x0]
  402828:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40282c:	ldr	x0, [x0, #4056]
  402830:	ldr	x0, [x0]
  402834:	mov	x2, x0
  402838:	adrp	x0, 406000 <ferror@plt+0x4be0>
  40283c:	add	x1, x0, #0xe0
  402840:	mov	x0, x3
  402844:	bl	401410 <fprintf@plt>
  402848:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40284c:	ldr	x0, [x0, #3880]
  402850:	ldr	x3, [x0]
  402854:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402858:	ldr	x0, [x0, #4056]
  40285c:	ldr	x0, [x0]
  402860:	mov	x2, x0
  402864:	adrp	x0, 406000 <ferror@plt+0x4be0>
  402868:	add	x1, x0, #0x118
  40286c:	mov	x0, x3
  402870:	bl	401410 <fprintf@plt>
  402874:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402878:	ldr	x0, [x0, #3880]
  40287c:	ldr	x4, [x0]
  402880:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402884:	ldr	x0, [x0, #4056]
  402888:	ldr	x1, [x0]
  40288c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402890:	ldr	x3, [x0, #3992]
  402894:	mov	x2, x1
  402898:	adrp	x0, 406000 <ferror@plt+0x4be0>
  40289c:	add	x1, x0, #0x150
  4028a0:	mov	x0, x4
  4028a4:	bl	401410 <fprintf@plt>
  4028a8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4028ac:	ldr	x0, [x0, #3880]
  4028b0:	ldr	x3, [x0]
  4028b4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4028b8:	ldr	x0, [x0, #4056]
  4028bc:	ldr	x0, [x0]
  4028c0:	mov	x2, x0
  4028c4:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4028c8:	add	x1, x0, #0x170
  4028cc:	mov	x0, x3
  4028d0:	bl	401410 <fprintf@plt>
  4028d4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4028d8:	ldr	x0, [x0, #3976]
  4028dc:	ldrb	w0, [x0]
  4028e0:	cmp	w0, #0x0
  4028e4:	b.eq	40297c <ferror@plt+0x155c>  // b.none
  4028e8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4028ec:	ldr	x0, [x0, #3912]
  4028f0:	ldr	w0, [x0]
  4028f4:	cmp	w0, #0x0
  4028f8:	b.le	40297c <ferror@plt+0x155c>
  4028fc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402900:	ldr	x0, [x0, #3888]
  402904:	ldr	w1, [x0]
  402908:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40290c:	ldr	x0, [x0, #3912]
  402910:	ldr	w0, [x0]
  402914:	cmp	w1, w0
  402918:	b.ge	40297c <ferror@plt+0x155c>  // b.tcont
  40291c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402920:	ldr	x0, [x0, #3880]
  402924:	ldr	x6, [x0]
  402928:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40292c:	ldr	x0, [x0, #4056]
  402930:	ldr	x2, [x0]
  402934:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402938:	ldr	x0, [x0, #4056]
  40293c:	ldr	x3, [x0]
  402940:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402944:	ldr	x0, [x0, #3912]
  402948:	ldr	w4, [x0]
  40294c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402950:	ldr	x0, [x0, #3912]
  402954:	ldr	w1, [x0]
  402958:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40295c:	ldr	x0, [x0, #3888]
  402960:	ldr	w0, [x0]
  402964:	sub	w0, w1, w0
  402968:	mov	w5, w0
  40296c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  402970:	add	x1, x0, #0x1b0
  402974:	mov	x0, x6
  402978:	bl	401410 <fprintf@plt>
  40297c:	ldr	w0, [sp, #28]
  402980:	bl	40261c <ferror@plt+0x11fc>
  402984:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402988:	ldr	x0, [x0, #3960]
  40298c:	ldr	w0, [x0]
  402990:	bl	401130 <exit@plt>
  402994:	stp	x29, x30, [sp, #-32]!
  402998:	mov	x29, sp
  40299c:	str	x0, [sp, #24]
  4029a0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4029a4:	ldr	x0, [x0, #3880]
  4029a8:	ldr	x4, [x0]
  4029ac:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4029b0:	ldr	x0, [x0, #4056]
  4029b4:	ldr	x0, [x0]
  4029b8:	ldr	x3, [sp, #24]
  4029bc:	mov	x2, x0
  4029c0:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4029c4:	add	x1, x0, #0x220
  4029c8:	mov	x0, x4
  4029cc:	bl	401410 <fprintf@plt>
  4029d0:	bl	4026a4 <ferror@plt+0x1284>
  4029d4:	mov	w0, #0x3                   	// #3
  4029d8:	bl	4026f8 <ferror@plt+0x12d8>
  4029dc:	stp	x29, x30, [sp, #-16]!
  4029e0:	mov	x29, sp
  4029e4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4029e8:	ldr	x0, [x0, #3880]
  4029ec:	ldr	x3, [x0]
  4029f0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4029f4:	ldr	x0, [x0, #4056]
  4029f8:	ldr	x0, [x0]
  4029fc:	mov	x2, x0
  402a00:	adrp	x0, 406000 <ferror@plt+0x4be0>
  402a04:	add	x1, x0, #0x298
  402a08:	mov	x0, x3
  402a0c:	bl	401410 <fprintf@plt>
  402a10:	bl	4026a4 <ferror@plt+0x1284>
  402a14:	bl	402658 <ferror@plt+0x1238>
  402a18:	mov	w0, #0x2                   	// #2
  402a1c:	bl	4026f8 <ferror@plt+0x12d8>
  402a20:	stp	x29, x30, [sp, #-16]!
  402a24:	mov	x29, sp
  402a28:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402a2c:	ldr	x0, [x0, #3976]
  402a30:	ldrb	w0, [x0]
  402a34:	cmp	w0, #0x0
  402a38:	b.eq	402a80 <ferror@plt+0x1660>  // b.none
  402a3c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402a40:	ldr	x0, [x0, #3880]
  402a44:	ldr	x3, [x0]
  402a48:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402a4c:	ldr	x0, [x0, #4056]
  402a50:	ldr	x0, [x0]
  402a54:	mov	x2, x0
  402a58:	adrp	x0, 406000 <ferror@plt+0x4be0>
  402a5c:	add	x1, x0, #0x2c8
  402a60:	mov	x0, x3
  402a64:	bl	401410 <fprintf@plt>
  402a68:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402a6c:	ldr	x0, [x0, #4056]
  402a70:	ldr	x0, [x0]
  402a74:	bl	401140 <perror@plt>
  402a78:	bl	4026a4 <ferror@plt+0x1284>
  402a7c:	bl	402658 <ferror@plt+0x1238>
  402a80:	mov	w0, #0x2                   	// #2
  402a84:	bl	4026f8 <ferror@plt+0x12d8>
  402a88:	stp	x29, x30, [sp, #-16]!
  402a8c:	mov	x29, sp
  402a90:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402a94:	ldr	x0, [x0, #3880]
  402a98:	ldr	x3, [x0]
  402a9c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402aa0:	ldr	x0, [x0, #4056]
  402aa4:	ldr	x0, [x0]
  402aa8:	mov	x2, x0
  402aac:	adrp	x0, 406000 <ferror@plt+0x4be0>
  402ab0:	add	x1, x0, #0x328
  402ab4:	mov	x0, x3
  402ab8:	bl	401410 <fprintf@plt>
  402abc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402ac0:	ldr	x0, [x0, #4056]
  402ac4:	ldr	x0, [x0]
  402ac8:	bl	401140 <perror@plt>
  402acc:	bl	4026a4 <ferror@plt+0x1284>
  402ad0:	mov	w0, #0x1                   	// #1
  402ad4:	bl	4026f8 <ferror@plt+0x12d8>
  402ad8:	stp	x29, x30, [sp, #-32]!
  402adc:	mov	x29, sp
  402ae0:	str	w0, [sp, #28]
  402ae4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402ae8:	ldr	x0, [x0, #3880]
  402aec:	ldr	x3, [x0]
  402af0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402af4:	ldr	x0, [x0, #4056]
  402af8:	ldr	x0, [x0]
  402afc:	mov	x2, x0
  402b00:	adrp	x0, 406000 <ferror@plt+0x4be0>
  402b04:	add	x1, x0, #0x370
  402b08:	mov	x0, x3
  402b0c:	bl	401410 <fprintf@plt>
  402b10:	mov	w0, #0x1                   	// #1
  402b14:	bl	4026f8 <ferror@plt+0x12d8>
  402b18:	stp	x29, x30, [sp, #-32]!
  402b1c:	mov	x29, sp
  402b20:	str	w0, [sp, #28]
  402b24:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402b28:	ldr	x0, [x0, #4048]
  402b2c:	ldr	w0, [x0]
  402b30:	cmp	w0, #0x1
  402b34:	b.ne	402b68 <ferror@plt+0x1748>  // b.any
  402b38:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402b3c:	ldr	x0, [x0, #3880]
  402b40:	ldr	x3, [x0]
  402b44:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402b48:	ldr	x0, [x0, #4056]
  402b4c:	ldr	x0, [x0]
  402b50:	mov	x2, x0
  402b54:	adrp	x0, 406000 <ferror@plt+0x4be0>
  402b58:	add	x1, x0, #0x3a0
  402b5c:	mov	x0, x3
  402b60:	bl	401410 <fprintf@plt>
  402b64:	b	402b94 <ferror@plt+0x1774>
  402b68:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402b6c:	ldr	x0, [x0, #3880]
  402b70:	ldr	x3, [x0]
  402b74:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402b78:	ldr	x0, [x0, #4056]
  402b7c:	ldr	x0, [x0]
  402b80:	mov	x2, x0
  402b84:	adrp	x0, 406000 <ferror@plt+0x4be0>
  402b88:	add	x1, x0, #0x710
  402b8c:	mov	x0, x3
  402b90:	bl	401410 <fprintf@plt>
  402b94:	bl	4026a4 <ferror@plt+0x1284>
  402b98:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402b9c:	ldr	x0, [x0, #4048]
  402ba0:	ldr	w0, [x0]
  402ba4:	cmp	w0, #0x1
  402ba8:	b.ne	402bb4 <ferror@plt+0x1794>  // b.any
  402bac:	mov	w0, #0x3                   	// #3
  402bb0:	bl	4026f8 <ferror@plt+0x12d8>
  402bb4:	bl	402658 <ferror@plt+0x1238>
  402bb8:	mov	w0, #0x2                   	// #2
  402bbc:	bl	4026f8 <ferror@plt+0x12d8>
  402bc0:	stp	x29, x30, [sp, #-16]!
  402bc4:	mov	x29, sp
  402bc8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402bcc:	ldr	x0, [x0, #3880]
  402bd0:	ldr	x3, [x0]
  402bd4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402bd8:	ldr	x0, [x0, #4056]
  402bdc:	ldr	x0, [x0]
  402be0:	mov	x2, x0
  402be4:	adrp	x0, 406000 <ferror@plt+0x4be0>
  402be8:	add	x1, x0, #0xaf8
  402bec:	mov	x0, x3
  402bf0:	bl	401410 <fprintf@plt>
  402bf4:	bl	4026a4 <ferror@plt+0x1284>
  402bf8:	mov	w0, #0x1                   	// #1
  402bfc:	bl	4026f8 <ferror@plt+0x12d8>
  402c00:	stp	x29, x30, [sp, #-16]!
  402c04:	mov	x29, sp
  402c08:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402c0c:	ldr	x0, [x0, #3880]
  402c10:	ldr	x0, [x0]
  402c14:	mov	x3, x0
  402c18:	mov	x2, #0xeb                  	// #235
  402c1c:	mov	x1, #0x1                   	// #1
  402c20:	adrp	x0, 406000 <ferror@plt+0x4be0>
  402c24:	add	x0, x0, #0xb20
  402c28:	bl	401330 <fwrite@plt>
  402c2c:	mov	w0, #0x3                   	// #3
  402c30:	bl	40261c <ferror@plt+0x11fc>
  402c34:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402c38:	ldr	x0, [x0, #3960]
  402c3c:	ldr	w0, [x0]
  402c40:	bl	401130 <exit@plt>
  402c44:	stp	x29, x30, [sp, #-64]!
  402c48:	mov	x29, sp
  402c4c:	str	x19, [sp, #16]
  402c50:	str	x0, [sp, #40]
  402c54:	ldr	x0, [sp, #40]
  402c58:	bl	401120 <strlen@plt>
  402c5c:	mov	w1, w0
  402c60:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402c64:	ldr	x0, [x0, #3920]
  402c68:	ldr	w0, [x0]
  402c6c:	cmp	w1, w0
  402c70:	b.ge	402ccc <ferror@plt+0x18ac>  // b.tcont
  402c74:	mov	w0, #0x1                   	// #1
  402c78:	str	w0, [sp, #60]
  402c7c:	b	402ca4 <ferror@plt+0x1884>
  402c80:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402c84:	ldr	x0, [x0, #3880]
  402c88:	ldr	x0, [x0]
  402c8c:	mov	x1, x0
  402c90:	mov	w0, #0x20                  	// #32
  402c94:	bl	401180 <fputc@plt>
  402c98:	ldr	w0, [sp, #60]
  402c9c:	add	w0, w0, #0x1
  402ca0:	str	w0, [sp, #60]
  402ca4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402ca8:	ldr	x0, [x0, #3920]
  402cac:	ldr	w19, [x0]
  402cb0:	ldr	x0, [sp, #40]
  402cb4:	bl	401120 <strlen@plt>
  402cb8:	sub	w0, w19, w0
  402cbc:	ldr	w1, [sp, #60]
  402cc0:	cmp	w1, w0
  402cc4:	b.le	402c80 <ferror@plt+0x1860>
  402cc8:	b	402cd0 <ferror@plt+0x18b0>
  402ccc:	nop
  402cd0:	ldr	x19, [sp, #16]
  402cd4:	ldp	x29, x30, [sp], #64
  402cd8:	ret
  402cdc:	stp	x29, x30, [sp, #-32]!
  402ce0:	mov	x29, sp
  402ce4:	str	x0, [sp, #24]
  402ce8:	str	x1, [sp, #16]
  402cec:	ldr	x0, [sp, #16]
  402cf0:	bl	401120 <strlen@plt>
  402cf4:	cmp	x0, #0x400
  402cf8:	b.ls	402d38 <ferror@plt+0x1918>  // b.plast
  402cfc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402d00:	ldr	x0, [x0, #3880]
  402d04:	ldr	x4, [x0]
  402d08:	mov	w3, #0x400                 	// #1024
  402d0c:	ldr	x2, [sp, #16]
  402d10:	adrp	x0, 406000 <ferror@plt+0x4be0>
  402d14:	add	x1, x0, #0xc10
  402d18:	mov	x0, x4
  402d1c:	bl	401410 <fprintf@plt>
  402d20:	mov	w0, #0x1                   	// #1
  402d24:	bl	40261c <ferror@plt+0x11fc>
  402d28:	adrp	x0, 418000 <ferror@plt+0x16be0>
  402d2c:	ldr	x0, [x0, #3960]
  402d30:	ldr	w0, [x0]
  402d34:	bl	401130 <exit@plt>
  402d38:	mov	x2, #0x400                 	// #1024
  402d3c:	ldr	x1, [sp, #16]
  402d40:	ldr	x0, [sp, #24]
  402d44:	bl	4013c0 <strncpy@plt>
  402d48:	ldr	x0, [sp, #24]
  402d4c:	add	x0, x0, #0x400
  402d50:	strb	wzr, [x0]
  402d54:	nop
  402d58:	ldp	x29, x30, [sp], #32
  402d5c:	ret
  402d60:	stp	x29, x30, [sp, #-48]!
  402d64:	mov	x29, sp
  402d68:	str	x0, [sp, #24]
  402d6c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  402d70:	add	x1, x0, #0xc88
  402d74:	ldr	x0, [sp, #24]
  402d78:	bl	401370 <fopen64@plt>
  402d7c:	str	x0, [sp, #40]
  402d80:	ldr	x0, [sp, #40]
  402d84:	cmp	x0, #0x0
  402d88:	cset	w0, ne  // ne = any
  402d8c:	and	w0, w0, #0xff
  402d90:	strb	w0, [sp, #39]
  402d94:	ldr	x0, [sp, #40]
  402d98:	cmp	x0, #0x0
  402d9c:	b.eq	402da8 <ferror@plt+0x1988>  // b.none
  402da0:	ldr	x0, [sp, #40]
  402da4:	bl	4011b0 <fclose@plt>
  402da8:	ldrb	w0, [sp, #39]
  402dac:	ldp	x29, x30, [sp], #48
  402db0:	ret
  402db4:	stp	x29, x30, [sp, #-48]!
  402db8:	mov	x29, sp
  402dbc:	str	x0, [sp, #24]
  402dc0:	str	x1, [sp, #16]
  402dc4:	mov	w2, #0x180                 	// #384
  402dc8:	mov	w1, #0xc1                  	// #193
  402dcc:	ldr	x0, [sp, #24]
  402dd0:	bl	401390 <open64@plt>
  402dd4:	str	w0, [sp, #44]
  402dd8:	ldr	w0, [sp, #44]
  402ddc:	cmn	w0, #0x1
  402de0:	b.ne	402dec <ferror@plt+0x19cc>  // b.any
  402de4:	mov	x0, #0x0                   	// #0
  402de8:	b	402e14 <ferror@plt+0x19f4>
  402dec:	ldr	x1, [sp, #16]
  402df0:	ldr	w0, [sp, #44]
  402df4:	bl	401220 <fdopen@plt>
  402df8:	str	x0, [sp, #32]
  402dfc:	ldr	x0, [sp, #32]
  402e00:	cmp	x0, #0x0
  402e04:	b.ne	402e10 <ferror@plt+0x19f0>  // b.any
  402e08:	ldr	w0, [sp, #44]
  402e0c:	bl	401270 <close@plt>
  402e10:	ldr	x0, [sp, #32]
  402e14:	ldp	x29, x30, [sp], #48
  402e18:	ret
  402e1c:	stp	x29, x30, [sp, #-176]!
  402e20:	mov	x29, sp
  402e24:	str	x0, [sp, #24]
  402e28:	add	x0, sp, #0x28
  402e2c:	mov	x1, x0
  402e30:	ldr	x0, [sp, #24]
  402e34:	bl	405d50 <ferror@plt+0x4930>
  402e38:	str	w0, [sp, #172]
  402e3c:	ldr	w0, [sp, #172]
  402e40:	cmp	w0, #0x0
  402e44:	b.eq	402e50 <ferror@plt+0x1a30>  // b.none
  402e48:	mov	w0, #0x1                   	// #1
  402e4c:	b	402e6c <ferror@plt+0x1a4c>
  402e50:	ldr	w0, [sp, #56]
  402e54:	and	w0, w0, #0xf000
  402e58:	cmp	w0, #0x8, lsl #12
  402e5c:	b.ne	402e68 <ferror@plt+0x1a48>  // b.any
  402e60:	mov	w0, #0x0                   	// #0
  402e64:	b	402e6c <ferror@plt+0x1a4c>
  402e68:	mov	w0, #0x1                   	// #1
  402e6c:	ldp	x29, x30, [sp], #176
  402e70:	ret
  402e74:	stp	x29, x30, [sp, #-176]!
  402e78:	mov	x29, sp
  402e7c:	str	x0, [sp, #24]
  402e80:	add	x0, sp, #0x28
  402e84:	mov	x1, x0
  402e88:	ldr	x0, [sp, #24]
  402e8c:	bl	405d50 <ferror@plt+0x4930>
  402e90:	str	w0, [sp, #172]
  402e94:	ldr	w0, [sp, #172]
  402e98:	cmp	w0, #0x0
  402e9c:	b.eq	402ea8 <ferror@plt+0x1a88>  // b.none
  402ea0:	mov	w0, #0x0                   	// #0
  402ea4:	b	402eb0 <ferror@plt+0x1a90>
  402ea8:	ldr	w0, [sp, #60]
  402eac:	sub	w0, w0, #0x1
  402eb0:	ldp	x29, x30, [sp], #176
  402eb4:	ret
  402eb8:	stp	x29, x30, [sp, #-48]!
  402ebc:	mov	x29, sp
  402ec0:	str	x0, [sp, #24]
  402ec4:	adrp	x0, 419000 <ferror@plt+0x17be0>
  402ec8:	add	x1, x0, #0x1e0
  402ecc:	ldr	x0, [sp, #24]
  402ed0:	bl	405d40 <ferror@plt+0x4920>
  402ed4:	str	w0, [sp, #44]
  402ed8:	ldr	w0, [sp, #44]
  402edc:	cmp	w0, #0x0
  402ee0:	b.eq	402ee8 <ferror@plt+0x1ac8>  // b.none
  402ee4:	bl	402a88 <ferror@plt+0x1668>
  402ee8:	nop
  402eec:	ldp	x29, x30, [sp], #48
  402ef0:	ret
  402ef4:	stp	x29, x30, [sp, #-64]!
  402ef8:	mov	x29, sp
  402efc:	str	x0, [sp, #24]
  402f00:	adrp	x0, 419000 <ferror@plt+0x17be0>
  402f04:	add	x0, x0, #0x1e0
  402f08:	ldr	x0, [x0, #72]
  402f0c:	str	x0, [sp, #40]
  402f10:	adrp	x0, 419000 <ferror@plt+0x17be0>
  402f14:	add	x0, x0, #0x1e0
  402f18:	ldr	x0, [x0, #88]
  402f1c:	str	x0, [sp, #48]
  402f20:	add	x0, sp, #0x28
  402f24:	mov	x1, x0
  402f28:	ldr	x0, [sp, #24]
  402f2c:	bl	401340 <utime@plt>
  402f30:	str	w0, [sp, #60]
  402f34:	ldr	w0, [sp, #60]
  402f38:	cmp	w0, #0x0
  402f3c:	b.eq	402f44 <ferror@plt+0x1b24>  // b.none
  402f40:	bl	402a88 <ferror@plt+0x1668>
  402f44:	nop
  402f48:	ldp	x29, x30, [sp], #64
  402f4c:	ret
  402f50:	stp	x29, x30, [sp, #-48]!
  402f54:	mov	x29, sp
  402f58:	str	w0, [sp, #28]
  402f5c:	adrp	x0, 419000 <ferror@plt+0x17be0>
  402f60:	add	x0, x0, #0x1e0
  402f64:	ldr	w0, [x0, #16]
  402f68:	mov	w1, w0
  402f6c:	ldr	w0, [sp, #28]
  402f70:	bl	401240 <fchmod@plt>
  402f74:	str	w0, [sp, #44]
  402f78:	ldr	w0, [sp, #44]
  402f7c:	cmp	w0, #0x0
  402f80:	b.eq	402f88 <ferror@plt+0x1b68>  // b.none
  402f84:	bl	402a88 <ferror@plt+0x1668>
  402f88:	adrp	x0, 419000 <ferror@plt+0x17be0>
  402f8c:	add	x0, x0, #0x1e0
  402f90:	ldr	w1, [x0, #24]
  402f94:	adrp	x0, 419000 <ferror@plt+0x17be0>
  402f98:	add	x0, x0, #0x1e0
  402f9c:	ldr	w0, [x0, #28]
  402fa0:	mov	w2, w0
  402fa4:	ldr	w0, [sp, #28]
  402fa8:	bl	401400 <fchown@plt>
  402fac:	nop
  402fb0:	ldp	x29, x30, [sp], #48
  402fb4:	ret
  402fb8:	sub	sp, sp, #0x10
  402fbc:	str	x0, [sp, #8]
  402fc0:	mov	w0, #0x0                   	// #0
  402fc4:	add	sp, sp, #0x10
  402fc8:	ret
  402fcc:	stp	x29, x30, [sp, #-48]!
  402fd0:	mov	x29, sp
  402fd4:	str	x0, [sp, #24]
  402fd8:	str	x1, [sp, #16]
  402fdc:	ldr	x0, [sp, #24]
  402fe0:	bl	401120 <strlen@plt>
  402fe4:	str	w0, [sp, #44]
  402fe8:	ldr	x0, [sp, #16]
  402fec:	bl	401120 <strlen@plt>
  402ff0:	str	w0, [sp, #40]
  402ff4:	ldr	w1, [sp, #44]
  402ff8:	ldr	w0, [sp, #40]
  402ffc:	cmp	w1, w0
  403000:	b.ge	40300c <ferror@plt+0x1bec>  // b.tcont
  403004:	mov	w0, #0x0                   	// #0
  403008:	b	40303c <ferror@plt+0x1c1c>
  40300c:	ldrsw	x1, [sp, #44]
  403010:	ldrsw	x0, [sp, #40]
  403014:	sub	x0, x1, x0
  403018:	ldr	x1, [sp, #24]
  40301c:	add	x0, x1, x0
  403020:	ldr	x1, [sp, #16]
  403024:	bl	4012b0 <strcmp@plt>
  403028:	cmp	w0, #0x0
  40302c:	b.ne	403038 <ferror@plt+0x1c18>  // b.any
  403030:	mov	w0, #0x1                   	// #1
  403034:	b	40303c <ferror@plt+0x1c1c>
  403038:	mov	w0, #0x0                   	// #0
  40303c:	ldp	x29, x30, [sp], #48
  403040:	ret
  403044:	stp	x29, x30, [sp, #-64]!
  403048:	mov	x29, sp
  40304c:	str	x19, [sp, #16]
  403050:	str	x0, [sp, #56]
  403054:	str	x1, [sp, #48]
  403058:	str	x2, [sp, #40]
  40305c:	ldr	x1, [sp, #48]
  403060:	ldr	x0, [sp, #56]
  403064:	bl	402fcc <ferror@plt+0x1bac>
  403068:	and	w0, w0, #0xff
  40306c:	cmp	w0, #0x0
  403070:	b.ne	40307c <ferror@plt+0x1c5c>  // b.any
  403074:	mov	w0, #0x0                   	// #0
  403078:	b	4030b0 <ferror@plt+0x1c90>
  40307c:	ldr	x0, [sp, #56]
  403080:	bl	401120 <strlen@plt>
  403084:	mov	x19, x0
  403088:	ldr	x0, [sp, #48]
  40308c:	bl	401120 <strlen@plt>
  403090:	sub	x0, x19, x0
  403094:	ldr	x1, [sp, #56]
  403098:	add	x0, x1, x0
  40309c:	strb	wzr, [x0]
  4030a0:	ldr	x1, [sp, #40]
  4030a4:	ldr	x0, [sp, #56]
  4030a8:	bl	401200 <strcat@plt>
  4030ac:	mov	w0, #0x1                   	// #1
  4030b0:	ldr	x19, [sp, #16]
  4030b4:	ldp	x29, x30, [sp], #64
  4030b8:	ret
  4030bc:	stp	x29, x30, [sp, #-208]!
  4030c0:	mov	x29, sp
  4030c4:	stp	x19, x20, [sp, #16]
  4030c8:	str	x0, [sp, #40]
  4030cc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4030d0:	ldr	x0, [x0, #4040]
  4030d4:	strb	wzr, [x0]
  4030d8:	ldr	x0, [sp, #40]
  4030dc:	cmp	x0, #0x0
  4030e0:	b.ne	403104 <ferror@plt+0x1ce4>  // b.any
  4030e4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4030e8:	ldr	x0, [x0, #3936]
  4030ec:	ldr	w0, [x0]
  4030f0:	cmp	w0, #0x1
  4030f4:	b.eq	403104 <ferror@plt+0x1ce4>  // b.none
  4030f8:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4030fc:	add	x0, x0, #0xcc0
  403100:	bl	402994 <ferror@plt+0x1574>
  403104:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403108:	ldr	x0, [x0, #3936]
  40310c:	ldr	w0, [x0]
  403110:	cmp	w0, #0x3
  403114:	b.eq	403160 <ferror@plt+0x1d40>  // b.none
  403118:	cmp	w0, #0x3
  40311c:	b.gt	4031e4 <ferror@plt+0x1dc4>
  403120:	cmp	w0, #0x1
  403124:	b.eq	403134 <ferror@plt+0x1d14>  // b.none
  403128:	cmp	w0, #0x2
  40312c:	b.eq	4031bc <ferror@plt+0x1d9c>  // b.none
  403130:	b	4031e4 <ferror@plt+0x1dc4>
  403134:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403138:	add	x1, x0, #0xcd8
  40313c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403140:	ldr	x0, [x0, #4008]
  403144:	bl	402cdc <ferror@plt+0x18bc>
  403148:	adrp	x0, 406000 <ferror@plt+0x4be0>
  40314c:	add	x1, x0, #0xce0
  403150:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403154:	ldr	x0, [x0, #3992]
  403158:	bl	402cdc <ferror@plt+0x18bc>
  40315c:	b	4031e4 <ferror@plt+0x1dc4>
  403160:	ldr	x1, [sp, #40]
  403164:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403168:	ldr	x0, [x0, #4008]
  40316c:	bl	402cdc <ferror@plt+0x18bc>
  403170:	ldr	x1, [sp, #40]
  403174:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403178:	ldr	x0, [x0, #3992]
  40317c:	bl	402cdc <ferror@plt+0x18bc>
  403180:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403184:	ldr	x0, [x0, #3992]
  403188:	bl	401120 <strlen@plt>
  40318c:	mov	x1, x0
  403190:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403194:	ldr	x0, [x0, #3992]
  403198:	add	x2, x1, x0
  40319c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4031a0:	add	x1, x0, #0xc90
  4031a4:	mov	x0, x2
  4031a8:	ldr	w2, [x1]
  4031ac:	str	w2, [x0]
  4031b0:	ldrb	w1, [x1, #4]
  4031b4:	strb	w1, [x0, #4]
  4031b8:	b	4031e4 <ferror@plt+0x1dc4>
  4031bc:	ldr	x1, [sp, #40]
  4031c0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4031c4:	ldr	x0, [x0, #4008]
  4031c8:	bl	402cdc <ferror@plt+0x18bc>
  4031cc:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4031d0:	add	x1, x0, #0xce0
  4031d4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4031d8:	ldr	x0, [x0, #3992]
  4031dc:	bl	402cdc <ferror@plt+0x18bc>
  4031e0:	nop
  4031e4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4031e8:	ldr	x0, [x0, #3936]
  4031ec:	ldr	w0, [x0]
  4031f0:	cmp	w0, #0x1
  4031f4:	b.eq	403264 <ferror@plt+0x1e44>  // b.none
  4031f8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4031fc:	ldr	x0, [x0, #4008]
  403200:	bl	402fb8 <ferror@plt+0x1b98>
  403204:	and	w0, w0, #0xff
  403208:	cmp	w0, #0x0
  40320c:	b.eq	403264 <ferror@plt+0x1e44>  // b.none
  403210:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403214:	ldr	x0, [x0, #3976]
  403218:	ldrb	w0, [x0]
  40321c:	cmp	w0, #0x0
  403220:	b.eq	403258 <ferror@plt+0x1e38>  // b.none
  403224:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403228:	ldr	x0, [x0, #3880]
  40322c:	ldr	x4, [x0]
  403230:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403234:	ldr	x0, [x0, #4056]
  403238:	ldr	x1, [x0]
  40323c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403240:	ldr	x3, [x0, #4008]
  403244:	mov	x2, x1
  403248:	adrp	x0, 406000 <ferror@plt+0x4be0>
  40324c:	add	x1, x0, #0xcf0
  403250:	mov	x0, x4
  403254:	bl	401410 <fprintf@plt>
  403258:	mov	w0, #0x1                   	// #1
  40325c:	bl	40261c <ferror@plt+0x11fc>
  403260:	b	403a3c <ferror@plt+0x261c>
  403264:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403268:	ldr	x0, [x0, #3936]
  40326c:	ldr	w0, [x0]
  403270:	cmp	w0, #0x1
  403274:	b.eq	4032e0 <ferror@plt+0x1ec0>  // b.none
  403278:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40327c:	ldr	x0, [x0, #4008]
  403280:	bl	402d60 <ferror@plt+0x1940>
  403284:	and	w0, w0, #0xff
  403288:	cmp	w0, #0x0
  40328c:	b.ne	4032e0 <ferror@plt+0x1ec0>  // b.any
  403290:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403294:	ldr	x0, [x0, #3880]
  403298:	ldr	x19, [x0]
  40329c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4032a0:	ldr	x0, [x0, #4056]
  4032a4:	ldr	x20, [x0]
  4032a8:	bl	4013d0 <__errno_location@plt>
  4032ac:	ldr	w0, [x0]
  4032b0:	bl	401260 <strerror@plt>
  4032b4:	mov	x4, x0
  4032b8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4032bc:	ldr	x3, [x0, #4008]
  4032c0:	mov	x2, x20
  4032c4:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4032c8:	add	x1, x0, #0xd18
  4032cc:	mov	x0, x19
  4032d0:	bl	401410 <fprintf@plt>
  4032d4:	mov	w0, #0x1                   	// #1
  4032d8:	bl	40261c <ferror@plt+0x11fc>
  4032dc:	b	403a3c <ferror@plt+0x261c>
  4032e0:	str	wzr, [sp, #188]
  4032e4:	b	403384 <ferror@plt+0x1f64>
  4032e8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4032ec:	ldr	x0, [x0, #4016]
  4032f0:	ldrsw	x1, [sp, #188]
  4032f4:	ldr	x0, [x0, x1, lsl #3]
  4032f8:	mov	x1, x0
  4032fc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403300:	ldr	x0, [x0, #4008]
  403304:	bl	402fcc <ferror@plt+0x1bac>
  403308:	and	w0, w0, #0xff
  40330c:	cmp	w0, #0x0
  403310:	b.eq	403378 <ferror@plt+0x1f58>  // b.none
  403314:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403318:	ldr	x0, [x0, #3976]
  40331c:	ldrb	w0, [x0]
  403320:	cmp	w0, #0x0
  403324:	b.eq	40336c <ferror@plt+0x1f4c>  // b.none
  403328:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40332c:	ldr	x0, [x0, #3880]
  403330:	ldr	x5, [x0]
  403334:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403338:	ldr	x0, [x0, #4056]
  40333c:	ldr	x2, [x0]
  403340:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403344:	ldr	x0, [x0, #4016]
  403348:	ldrsw	x1, [sp, #188]
  40334c:	ldr	x0, [x0, x1, lsl #3]
  403350:	mov	x4, x0
  403354:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403358:	ldr	x3, [x0, #4008]
  40335c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403360:	add	x1, x0, #0xd40
  403364:	mov	x0, x5
  403368:	bl	401410 <fprintf@plt>
  40336c:	mov	w0, #0x1                   	// #1
  403370:	bl	40261c <ferror@plt+0x11fc>
  403374:	b	403a3c <ferror@plt+0x261c>
  403378:	ldr	w0, [sp, #188]
  40337c:	add	w0, w0, #0x1
  403380:	str	w0, [sp, #188]
  403384:	ldr	w0, [sp, #188]
  403388:	cmp	w0, #0x3
  40338c:	b.le	4032e8 <ferror@plt+0x1ec8>
  403390:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403394:	ldr	x0, [x0, #3936]
  403398:	ldr	w0, [x0]
  40339c:	cmp	w0, #0x3
  4033a0:	b.eq	4033b8 <ferror@plt+0x1f98>  // b.none
  4033a4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4033a8:	ldr	x0, [x0, #3936]
  4033ac:	ldr	w0, [x0]
  4033b0:	cmp	w0, #0x2
  4033b4:	b.ne	40341c <ferror@plt+0x1ffc>  // b.any
  4033b8:	add	x0, sp, #0x30
  4033bc:	mov	x1, x0
  4033c0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4033c4:	ldr	x0, [x0, #4008]
  4033c8:	bl	405d40 <ferror@plt+0x4920>
  4033cc:	ldr	w0, [sp, #64]
  4033d0:	and	w0, w0, #0xf000
  4033d4:	cmp	w0, #0x4, lsl #12
  4033d8:	b.ne	40341c <ferror@plt+0x1ffc>  // b.any
  4033dc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4033e0:	ldr	x0, [x0, #3880]
  4033e4:	ldr	x4, [x0]
  4033e8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4033ec:	ldr	x0, [x0, #4056]
  4033f0:	ldr	x1, [x0]
  4033f4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4033f8:	ldr	x3, [x0, #4008]
  4033fc:	mov	x2, x1
  403400:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403404:	add	x1, x0, #0xd70
  403408:	mov	x0, x4
  40340c:	bl	401410 <fprintf@plt>
  403410:	mov	w0, #0x1                   	// #1
  403414:	bl	40261c <ferror@plt+0x11fc>
  403418:	b	403a3c <ferror@plt+0x261c>
  40341c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403420:	ldr	x0, [x0, #3936]
  403424:	ldr	w0, [x0]
  403428:	cmp	w0, #0x3
  40342c:	b.ne	4034b0 <ferror@plt+0x2090>  // b.any
  403430:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403434:	ldr	x0, [x0, #4032]
  403438:	ldrb	w0, [x0]
  40343c:	cmp	w0, #0x0
  403440:	b.ne	4034b0 <ferror@plt+0x2090>  // b.any
  403444:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403448:	ldr	x0, [x0, #4008]
  40344c:	bl	402e1c <ferror@plt+0x19fc>
  403450:	and	w0, w0, #0xff
  403454:	cmp	w0, #0x0
  403458:	b.eq	4034b0 <ferror@plt+0x2090>  // b.none
  40345c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403460:	ldr	x0, [x0, #3976]
  403464:	ldrb	w0, [x0]
  403468:	cmp	w0, #0x0
  40346c:	b.eq	4034a4 <ferror@plt+0x2084>  // b.none
  403470:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403474:	ldr	x0, [x0, #3880]
  403478:	ldr	x4, [x0]
  40347c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403480:	ldr	x0, [x0, #4056]
  403484:	ldr	x1, [x0]
  403488:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40348c:	ldr	x3, [x0, #4008]
  403490:	mov	x2, x1
  403494:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403498:	add	x1, x0, #0xd98
  40349c:	mov	x0, x4
  4034a0:	bl	401410 <fprintf@plt>
  4034a4:	mov	w0, #0x1                   	// #1
  4034a8:	bl	40261c <ferror@plt+0x11fc>
  4034ac:	b	403a3c <ferror@plt+0x261c>
  4034b0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4034b4:	ldr	x0, [x0, #3936]
  4034b8:	ldr	w0, [x0]
  4034bc:	cmp	w0, #0x3
  4034c0:	b.ne	403540 <ferror@plt+0x2120>  // b.any
  4034c4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4034c8:	ldr	x0, [x0, #3992]
  4034cc:	bl	402d60 <ferror@plt+0x1940>
  4034d0:	and	w0, w0, #0xff
  4034d4:	cmp	w0, #0x0
  4034d8:	b.eq	403540 <ferror@plt+0x2120>  // b.none
  4034dc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4034e0:	ldr	x0, [x0, #4032]
  4034e4:	ldrb	w0, [x0]
  4034e8:	cmp	w0, #0x0
  4034ec:	b.eq	403500 <ferror@plt+0x20e0>  // b.none
  4034f0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4034f4:	ldr	x0, [x0, #3992]
  4034f8:	bl	401160 <remove@plt>
  4034fc:	b	403540 <ferror@plt+0x2120>
  403500:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403504:	ldr	x0, [x0, #3880]
  403508:	ldr	x4, [x0]
  40350c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403510:	ldr	x0, [x0, #4056]
  403514:	ldr	x1, [x0]
  403518:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40351c:	ldr	x3, [x0, #3992]
  403520:	mov	x2, x1
  403524:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403528:	add	x1, x0, #0xdc8
  40352c:	mov	x0, x4
  403530:	bl	401410 <fprintf@plt>
  403534:	mov	w0, #0x1                   	// #1
  403538:	bl	40261c <ferror@plt+0x11fc>
  40353c:	b	403a3c <ferror@plt+0x261c>
  403540:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403544:	ldr	x0, [x0, #3936]
  403548:	ldr	w0, [x0]
  40354c:	cmp	w0, #0x3
  403550:	b.ne	4035ec <ferror@plt+0x21cc>  // b.any
  403554:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403558:	ldr	x0, [x0, #4032]
  40355c:	ldrb	w0, [x0]
  403560:	cmp	w0, #0x0
  403564:	b.ne	4035ec <ferror@plt+0x21cc>  // b.any
  403568:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40356c:	ldr	x0, [x0, #4008]
  403570:	bl	402e74 <ferror@plt+0x1a54>
  403574:	str	w0, [sp, #184]
  403578:	ldr	w0, [sp, #184]
  40357c:	cmp	w0, #0x0
  403580:	b.le	4035ec <ferror@plt+0x21cc>
  403584:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403588:	ldr	x0, [x0, #3880]
  40358c:	ldr	x6, [x0]
  403590:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403594:	ldr	x0, [x0, #4056]
  403598:	ldr	x1, [x0]
  40359c:	ldr	w0, [sp, #184]
  4035a0:	cmp	w0, #0x1
  4035a4:	b.le	4035b4 <ferror@plt+0x2194>
  4035a8:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4035ac:	add	x0, x0, #0xdf0
  4035b0:	b	4035bc <ferror@plt+0x219c>
  4035b4:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4035b8:	add	x0, x0, #0xcb0
  4035bc:	mov	x5, x0
  4035c0:	ldr	w4, [sp, #184]
  4035c4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4035c8:	ldr	x3, [x0, #4008]
  4035cc:	mov	x2, x1
  4035d0:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4035d4:	add	x1, x0, #0xdf8
  4035d8:	mov	x0, x6
  4035dc:	bl	401410 <fprintf@plt>
  4035e0:	mov	w0, #0x1                   	// #1
  4035e4:	bl	40261c <ferror@plt+0x11fc>
  4035e8:	b	403a3c <ferror@plt+0x261c>
  4035ec:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4035f0:	ldr	x0, [x0, #3936]
  4035f4:	ldr	w0, [x0]
  4035f8:	cmp	w0, #0x3
  4035fc:	b.ne	40360c <ferror@plt+0x21ec>  // b.any
  403600:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403604:	ldr	x0, [x0, #4008]
  403608:	bl	402eb8 <ferror@plt+0x1a98>
  40360c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403610:	ldr	x0, [x0, #3936]
  403614:	ldr	w0, [x0]
  403618:	cmp	w0, #0x3
  40361c:	b.eq	403814 <ferror@plt+0x23f4>  // b.none
  403620:	cmp	w0, #0x3
  403624:	b.gt	403924 <ferror@plt+0x2504>
  403628:	cmp	w0, #0x1
  40362c:	b.eq	40363c <ferror@plt+0x221c>  // b.none
  403630:	cmp	w0, #0x2
  403634:	b.eq	4036ec <ferror@plt+0x22cc>  // b.none
  403638:	b	403924 <ferror@plt+0x2504>
  40363c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403640:	ldr	x0, [x0, #3968]
  403644:	ldr	x0, [x0]
  403648:	str	x0, [sp, #200]
  40364c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403650:	ldr	x0, [x0, #3928]
  403654:	ldr	x0, [x0]
  403658:	str	x0, [sp, #192]
  40365c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403660:	ldr	x0, [x0, #3928]
  403664:	ldr	x0, [x0]
  403668:	bl	401190 <fileno@plt>
  40366c:	bl	401380 <isatty@plt>
  403670:	cmp	w0, #0x0
  403674:	b.eq	403930 <ferror@plt+0x2510>  // b.none
  403678:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40367c:	ldr	x0, [x0, #3880]
  403680:	ldr	x3, [x0]
  403684:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403688:	ldr	x0, [x0, #4056]
  40368c:	ldr	x0, [x0]
  403690:	mov	x2, x0
  403694:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403698:	add	x1, x0, #0xe20
  40369c:	mov	x0, x3
  4036a0:	bl	401410 <fprintf@plt>
  4036a4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4036a8:	ldr	x0, [x0, #3880]
  4036ac:	ldr	x4, [x0]
  4036b0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4036b4:	ldr	x0, [x0, #4056]
  4036b8:	ldr	x1, [x0]
  4036bc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4036c0:	ldr	x0, [x0, #4056]
  4036c4:	ldr	x0, [x0]
  4036c8:	mov	x3, x0
  4036cc:	mov	x2, x1
  4036d0:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4036d4:	add	x1, x0, #0xe58
  4036d8:	mov	x0, x4
  4036dc:	bl	401410 <fprintf@plt>
  4036e0:	mov	w0, #0x1                   	// #1
  4036e4:	bl	40261c <ferror@plt+0x11fc>
  4036e8:	b	403a3c <ferror@plt+0x261c>
  4036ec:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4036f0:	add	x1, x0, #0xc88
  4036f4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4036f8:	ldr	x0, [x0, #4008]
  4036fc:	bl	401370 <fopen64@plt>
  403700:	str	x0, [sp, #200]
  403704:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403708:	ldr	x0, [x0, #3928]
  40370c:	ldr	x0, [x0]
  403710:	str	x0, [sp, #192]
  403714:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403718:	ldr	x0, [x0, #3928]
  40371c:	ldr	x0, [x0]
  403720:	bl	401190 <fileno@plt>
  403724:	bl	401380 <isatty@plt>
  403728:	cmp	w0, #0x0
  40372c:	b.eq	4037b8 <ferror@plt+0x2398>  // b.none
  403730:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403734:	ldr	x0, [x0, #3880]
  403738:	ldr	x3, [x0]
  40373c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403740:	ldr	x0, [x0, #4056]
  403744:	ldr	x0, [x0]
  403748:	mov	x2, x0
  40374c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403750:	add	x1, x0, #0xe20
  403754:	mov	x0, x3
  403758:	bl	401410 <fprintf@plt>
  40375c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403760:	ldr	x0, [x0, #3880]
  403764:	ldr	x4, [x0]
  403768:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40376c:	ldr	x0, [x0, #4056]
  403770:	ldr	x1, [x0]
  403774:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403778:	ldr	x0, [x0, #4056]
  40377c:	ldr	x0, [x0]
  403780:	mov	x3, x0
  403784:	mov	x2, x1
  403788:	adrp	x0, 406000 <ferror@plt+0x4be0>
  40378c:	add	x1, x0, #0xe58
  403790:	mov	x0, x4
  403794:	bl	401410 <fprintf@plt>
  403798:	ldr	x0, [sp, #200]
  40379c:	cmp	x0, #0x0
  4037a0:	b.eq	4037ac <ferror@plt+0x238c>  // b.none
  4037a4:	ldr	x0, [sp, #200]
  4037a8:	bl	4011b0 <fclose@plt>
  4037ac:	mov	w0, #0x1                   	// #1
  4037b0:	bl	40261c <ferror@plt+0x11fc>
  4037b4:	b	403a3c <ferror@plt+0x261c>
  4037b8:	ldr	x0, [sp, #200]
  4037bc:	cmp	x0, #0x0
  4037c0:	b.ne	403938 <ferror@plt+0x2518>  // b.any
  4037c4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4037c8:	ldr	x0, [x0, #3880]
  4037cc:	ldr	x19, [x0]
  4037d0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4037d4:	ldr	x0, [x0, #4056]
  4037d8:	ldr	x20, [x0]
  4037dc:	bl	4013d0 <__errno_location@plt>
  4037e0:	ldr	w0, [x0]
  4037e4:	bl	401260 <strerror@plt>
  4037e8:	mov	x4, x0
  4037ec:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4037f0:	ldr	x3, [x0, #4008]
  4037f4:	mov	x2, x20
  4037f8:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4037fc:	add	x1, x0, #0xd18
  403800:	mov	x0, x19
  403804:	bl	401410 <fprintf@plt>
  403808:	mov	w0, #0x1                   	// #1
  40380c:	bl	40261c <ferror@plt+0x11fc>
  403810:	b	403a3c <ferror@plt+0x261c>
  403814:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403818:	add	x1, x0, #0xc88
  40381c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403820:	ldr	x0, [x0, #4008]
  403824:	bl	401370 <fopen64@plt>
  403828:	str	x0, [sp, #200]
  40382c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403830:	add	x1, x0, #0xe80
  403834:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403838:	ldr	x0, [x0, #3992]
  40383c:	bl	402db4 <ferror@plt+0x1994>
  403840:	str	x0, [sp, #192]
  403844:	ldr	x0, [sp, #192]
  403848:	cmp	x0, #0x0
  40384c:	b.ne	4038b4 <ferror@plt+0x2494>  // b.any
  403850:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403854:	ldr	x0, [x0, #3880]
  403858:	ldr	x19, [x0]
  40385c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403860:	ldr	x0, [x0, #4056]
  403864:	ldr	x20, [x0]
  403868:	bl	4013d0 <__errno_location@plt>
  40386c:	ldr	w0, [x0]
  403870:	bl	401260 <strerror@plt>
  403874:	mov	x4, x0
  403878:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40387c:	ldr	x3, [x0, #3992]
  403880:	mov	x2, x20
  403884:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403888:	add	x1, x0, #0xe88
  40388c:	mov	x0, x19
  403890:	bl	401410 <fprintf@plt>
  403894:	ldr	x0, [sp, #200]
  403898:	cmp	x0, #0x0
  40389c:	b.eq	4038a8 <ferror@plt+0x2488>  // b.none
  4038a0:	ldr	x0, [sp, #200]
  4038a4:	bl	4011b0 <fclose@plt>
  4038a8:	mov	w0, #0x1                   	// #1
  4038ac:	bl	40261c <ferror@plt+0x11fc>
  4038b0:	b	403a3c <ferror@plt+0x261c>
  4038b4:	ldr	x0, [sp, #200]
  4038b8:	cmp	x0, #0x0
  4038bc:	b.ne	403940 <ferror@plt+0x2520>  // b.any
  4038c0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4038c4:	ldr	x0, [x0, #3880]
  4038c8:	ldr	x19, [x0]
  4038cc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4038d0:	ldr	x0, [x0, #4056]
  4038d4:	ldr	x20, [x0]
  4038d8:	bl	4013d0 <__errno_location@plt>
  4038dc:	ldr	w0, [x0]
  4038e0:	bl	401260 <strerror@plt>
  4038e4:	mov	x4, x0
  4038e8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4038ec:	ldr	x3, [x0, #4008]
  4038f0:	mov	x2, x20
  4038f4:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4038f8:	add	x1, x0, #0xd18
  4038fc:	mov	x0, x19
  403900:	bl	401410 <fprintf@plt>
  403904:	ldr	x0, [sp, #192]
  403908:	cmp	x0, #0x0
  40390c:	b.eq	403918 <ferror@plt+0x24f8>  // b.none
  403910:	ldr	x0, [sp, #192]
  403914:	bl	4011b0 <fclose@plt>
  403918:	mov	w0, #0x1                   	// #1
  40391c:	bl	40261c <ferror@plt+0x11fc>
  403920:	b	403a3c <ferror@plt+0x261c>
  403924:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403928:	add	x0, x0, #0xeb0
  40392c:	bl	402994 <ferror@plt+0x1574>
  403930:	nop
  403934:	b	403944 <ferror@plt+0x2524>
  403938:	nop
  40393c:	b	403944 <ferror@plt+0x2524>
  403940:	nop
  403944:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403948:	ldr	x0, [x0, #3856]
  40394c:	ldr	w0, [x0]
  403950:	cmp	w0, #0x0
  403954:	b.le	403998 <ferror@plt+0x2578>
  403958:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40395c:	ldr	x0, [x0, #3880]
  403960:	ldr	x3, [x0]
  403964:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403968:	ldr	x2, [x0, #4008]
  40396c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403970:	add	x1, x0, #0xec8
  403974:	mov	x0, x3
  403978:	bl	401410 <fprintf@plt>
  40397c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403980:	ldr	x0, [x0, #4008]
  403984:	bl	402c44 <ferror@plt+0x1824>
  403988:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40398c:	ldr	x0, [x0, #3880]
  403990:	ldr	x0, [x0]
  403994:	bl	401350 <fflush@plt>
  403998:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40399c:	ldr	x0, [x0, #3904]
  4039a0:	ldr	x1, [sp, #192]
  4039a4:	str	x1, [x0]
  4039a8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4039ac:	ldr	x0, [x0, #4040]
  4039b0:	mov	w1, #0x1                   	// #1
  4039b4:	strb	w1, [x0]
  4039b8:	ldr	x1, [sp, #192]
  4039bc:	ldr	x0, [sp, #200]
  4039c0:	bl	401884 <ferror@plt+0x464>
  4039c4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4039c8:	ldr	x0, [x0, #3904]
  4039cc:	str	xzr, [x0]
  4039d0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4039d4:	ldr	x0, [x0, #3936]
  4039d8:	ldr	w0, [x0]
  4039dc:	cmp	w0, #0x3
  4039e0:	b.ne	403a30 <ferror@plt+0x2610>  // b.any
  4039e4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4039e8:	ldr	x0, [x0, #3992]
  4039ec:	bl	402ef4 <ferror@plt+0x1ad4>
  4039f0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4039f4:	ldr	x0, [x0, #4040]
  4039f8:	strb	wzr, [x0]
  4039fc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403a00:	ldr	x0, [x0, #3944]
  403a04:	ldrb	w0, [x0]
  403a08:	cmp	w0, #0x0
  403a0c:	b.ne	403a30 <ferror@plt+0x2610>  // b.any
  403a10:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403a14:	ldr	x0, [x0, #4008]
  403a18:	bl	401160 <remove@plt>
  403a1c:	str	w0, [sp, #180]
  403a20:	ldr	w0, [sp, #180]
  403a24:	cmp	w0, #0x0
  403a28:	b.eq	403a30 <ferror@plt+0x2610>  // b.none
  403a2c:	bl	402a88 <ferror@plt+0x1668>
  403a30:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403a34:	ldr	x0, [x0, #4040]
  403a38:	strb	wzr, [x0]
  403a3c:	ldp	x19, x20, [sp, #16]
  403a40:	ldp	x29, x30, [sp], #208
  403a44:	ret
  403a48:	stp	x29, x30, [sp, #-224]!
  403a4c:	mov	x29, sp
  403a50:	stp	x19, x20, [sp, #16]
  403a54:	str	x0, [sp, #40]
  403a58:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403a5c:	ldr	x0, [x0, #4040]
  403a60:	strb	wzr, [x0]
  403a64:	ldr	x0, [sp, #40]
  403a68:	cmp	x0, #0x0
  403a6c:	b.ne	403a90 <ferror@plt+0x2670>  // b.any
  403a70:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403a74:	ldr	x0, [x0, #3936]
  403a78:	ldr	w0, [x0]
  403a7c:	cmp	w0, #0x1
  403a80:	b.eq	403a90 <ferror@plt+0x2670>  // b.none
  403a84:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403a88:	add	x0, x0, #0xed0
  403a8c:	bl	402994 <ferror@plt+0x1574>
  403a90:	strb	wzr, [sp, #203]
  403a94:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403a98:	ldr	x0, [x0, #3936]
  403a9c:	ldr	w0, [x0]
  403aa0:	cmp	w0, #0x3
  403aa4:	b.eq	403af0 <ferror@plt+0x26d0>  // b.none
  403aa8:	cmp	w0, #0x3
  403aac:	b.gt	403be0 <ferror@plt+0x27c0>
  403ab0:	cmp	w0, #0x1
  403ab4:	b.eq	403ac4 <ferror@plt+0x26a4>  // b.none
  403ab8:	cmp	w0, #0x2
  403abc:	b.eq	403bb4 <ferror@plt+0x2794>  // b.none
  403ac0:	b	403be0 <ferror@plt+0x27c0>
  403ac4:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403ac8:	add	x1, x0, #0xcd8
  403acc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403ad0:	ldr	x0, [x0, #4008]
  403ad4:	bl	402cdc <ferror@plt+0x18bc>
  403ad8:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403adc:	add	x1, x0, #0xce0
  403ae0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403ae4:	ldr	x0, [x0, #3992]
  403ae8:	bl	402cdc <ferror@plt+0x18bc>
  403aec:	b	403be0 <ferror@plt+0x27c0>
  403af0:	ldr	x1, [sp, #40]
  403af4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403af8:	ldr	x0, [x0, #4008]
  403afc:	bl	402cdc <ferror@plt+0x18bc>
  403b00:	ldr	x1, [sp, #40]
  403b04:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403b08:	ldr	x0, [x0, #3992]
  403b0c:	bl	402cdc <ferror@plt+0x18bc>
  403b10:	str	wzr, [sp, #204]
  403b14:	b	403b64 <ferror@plt+0x2744>
  403b18:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403b1c:	ldr	x0, [x0, #4016]
  403b20:	ldrsw	x1, [sp, #204]
  403b24:	ldr	x3, [x0, x1, lsl #3]
  403b28:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403b2c:	ldr	x0, [x0, #4064]
  403b30:	ldrsw	x1, [sp, #204]
  403b34:	ldr	x0, [x0, x1, lsl #3]
  403b38:	mov	x2, x0
  403b3c:	mov	x1, x3
  403b40:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403b44:	ldr	x0, [x0, #3992]
  403b48:	bl	403044 <ferror@plt+0x1c24>
  403b4c:	and	w0, w0, #0xff
  403b50:	cmp	w0, #0x0
  403b54:	b.ne	403bdc <ferror@plt+0x27bc>  // b.any
  403b58:	ldr	w0, [sp, #204]
  403b5c:	add	w0, w0, #0x1
  403b60:	str	w0, [sp, #204]
  403b64:	ldr	w0, [sp, #204]
  403b68:	cmp	w0, #0x3
  403b6c:	b.le	403b18 <ferror@plt+0x26f8>
  403b70:	mov	w0, #0x1                   	// #1
  403b74:	strb	w0, [sp, #203]
  403b78:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403b7c:	ldr	x0, [x0, #3992]
  403b80:	bl	401120 <strlen@plt>
  403b84:	mov	x1, x0
  403b88:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403b8c:	ldr	x0, [x0, #3992]
  403b90:	add	x2, x1, x0
  403b94:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403b98:	add	x1, x0, #0xee8
  403b9c:	mov	x0, x2
  403ba0:	ldr	w2, [x1]
  403ba4:	str	w2, [x0]
  403ba8:	ldrb	w1, [x1, #4]
  403bac:	strb	w1, [x0, #4]
  403bb0:	b	403be0 <ferror@plt+0x27c0>
  403bb4:	ldr	x1, [sp, #40]
  403bb8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403bbc:	ldr	x0, [x0, #4008]
  403bc0:	bl	402cdc <ferror@plt+0x18bc>
  403bc4:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403bc8:	add	x1, x0, #0xce0
  403bcc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403bd0:	ldr	x0, [x0, #3992]
  403bd4:	bl	402cdc <ferror@plt+0x18bc>
  403bd8:	b	403be0 <ferror@plt+0x27c0>
  403bdc:	nop
  403be0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403be4:	ldr	x0, [x0, #3936]
  403be8:	ldr	w0, [x0]
  403bec:	cmp	w0, #0x1
  403bf0:	b.eq	403c60 <ferror@plt+0x2840>  // b.none
  403bf4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403bf8:	ldr	x0, [x0, #4008]
  403bfc:	bl	402fb8 <ferror@plt+0x1b98>
  403c00:	and	w0, w0, #0xff
  403c04:	cmp	w0, #0x0
  403c08:	b.eq	403c60 <ferror@plt+0x2840>  // b.none
  403c0c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403c10:	ldr	x0, [x0, #3976]
  403c14:	ldrb	w0, [x0]
  403c18:	cmp	w0, #0x0
  403c1c:	b.eq	403c54 <ferror@plt+0x2834>  // b.none
  403c20:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403c24:	ldr	x0, [x0, #3880]
  403c28:	ldr	x4, [x0]
  403c2c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403c30:	ldr	x0, [x0, #4056]
  403c34:	ldr	x1, [x0]
  403c38:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403c3c:	ldr	x3, [x0, #4008]
  403c40:	mov	x2, x1
  403c44:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403c48:	add	x1, x0, #0xcf0
  403c4c:	mov	x0, x4
  403c50:	bl	401410 <fprintf@plt>
  403c54:	mov	w0, #0x1                   	// #1
  403c58:	bl	40261c <ferror@plt+0x11fc>
  403c5c:	b	404474 <ferror@plt+0x3054>
  403c60:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403c64:	ldr	x0, [x0, #3936]
  403c68:	ldr	w0, [x0]
  403c6c:	cmp	w0, #0x1
  403c70:	b.eq	403cdc <ferror@plt+0x28bc>  // b.none
  403c74:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403c78:	ldr	x0, [x0, #4008]
  403c7c:	bl	402d60 <ferror@plt+0x1940>
  403c80:	and	w0, w0, #0xff
  403c84:	cmp	w0, #0x0
  403c88:	b.ne	403cdc <ferror@plt+0x28bc>  // b.any
  403c8c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403c90:	ldr	x0, [x0, #3880]
  403c94:	ldr	x19, [x0]
  403c98:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403c9c:	ldr	x0, [x0, #4056]
  403ca0:	ldr	x20, [x0]
  403ca4:	bl	4013d0 <__errno_location@plt>
  403ca8:	ldr	w0, [x0]
  403cac:	bl	401260 <strerror@plt>
  403cb0:	mov	x4, x0
  403cb4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403cb8:	ldr	x3, [x0, #4008]
  403cbc:	mov	x2, x20
  403cc0:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403cc4:	add	x1, x0, #0xd18
  403cc8:	mov	x0, x19
  403ccc:	bl	401410 <fprintf@plt>
  403cd0:	mov	w0, #0x1                   	// #1
  403cd4:	bl	40261c <ferror@plt+0x11fc>
  403cd8:	b	404474 <ferror@plt+0x3054>
  403cdc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403ce0:	ldr	x0, [x0, #3936]
  403ce4:	ldr	w0, [x0]
  403ce8:	cmp	w0, #0x3
  403cec:	b.eq	403d04 <ferror@plt+0x28e4>  // b.none
  403cf0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403cf4:	ldr	x0, [x0, #3936]
  403cf8:	ldr	w0, [x0]
  403cfc:	cmp	w0, #0x2
  403d00:	b.ne	403d68 <ferror@plt+0x2948>  // b.any
  403d04:	add	x0, sp, #0x38
  403d08:	mov	x1, x0
  403d0c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403d10:	ldr	x0, [x0, #4008]
  403d14:	bl	405d40 <ferror@plt+0x4920>
  403d18:	ldr	w0, [sp, #72]
  403d1c:	and	w0, w0, #0xf000
  403d20:	cmp	w0, #0x4, lsl #12
  403d24:	b.ne	403d68 <ferror@plt+0x2948>  // b.any
  403d28:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403d2c:	ldr	x0, [x0, #3880]
  403d30:	ldr	x4, [x0]
  403d34:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403d38:	ldr	x0, [x0, #4056]
  403d3c:	ldr	x1, [x0]
  403d40:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403d44:	ldr	x3, [x0, #4008]
  403d48:	mov	x2, x1
  403d4c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403d50:	add	x1, x0, #0xd70
  403d54:	mov	x0, x4
  403d58:	bl	401410 <fprintf@plt>
  403d5c:	mov	w0, #0x1                   	// #1
  403d60:	bl	40261c <ferror@plt+0x11fc>
  403d64:	b	404474 <ferror@plt+0x3054>
  403d68:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403d6c:	ldr	x0, [x0, #3936]
  403d70:	ldr	w0, [x0]
  403d74:	cmp	w0, #0x3
  403d78:	b.ne	403dfc <ferror@plt+0x29dc>  // b.any
  403d7c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403d80:	ldr	x0, [x0, #4032]
  403d84:	ldrb	w0, [x0]
  403d88:	cmp	w0, #0x0
  403d8c:	b.ne	403dfc <ferror@plt+0x29dc>  // b.any
  403d90:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403d94:	ldr	x0, [x0, #4008]
  403d98:	bl	402e1c <ferror@plt+0x19fc>
  403d9c:	and	w0, w0, #0xff
  403da0:	cmp	w0, #0x0
  403da4:	b.eq	403dfc <ferror@plt+0x29dc>  // b.none
  403da8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403dac:	ldr	x0, [x0, #3976]
  403db0:	ldrb	w0, [x0]
  403db4:	cmp	w0, #0x0
  403db8:	b.eq	403df0 <ferror@plt+0x29d0>  // b.none
  403dbc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403dc0:	ldr	x0, [x0, #3880]
  403dc4:	ldr	x4, [x0]
  403dc8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403dcc:	ldr	x0, [x0, #4056]
  403dd0:	ldr	x1, [x0]
  403dd4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403dd8:	ldr	x3, [x0, #4008]
  403ddc:	mov	x2, x1
  403de0:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403de4:	add	x1, x0, #0xd98
  403de8:	mov	x0, x4
  403dec:	bl	401410 <fprintf@plt>
  403df0:	mov	w0, #0x1                   	// #1
  403df4:	bl	40261c <ferror@plt+0x11fc>
  403df8:	b	404474 <ferror@plt+0x3054>
  403dfc:	ldrb	w0, [sp, #203]
  403e00:	cmp	w0, #0x0
  403e04:	b.eq	403e58 <ferror@plt+0x2a38>  // b.none
  403e08:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403e0c:	ldr	x0, [x0, #3976]
  403e10:	ldrb	w0, [x0]
  403e14:	cmp	w0, #0x0
  403e18:	b.eq	403e58 <ferror@plt+0x2a38>  // b.none
  403e1c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403e20:	ldr	x0, [x0, #3880]
  403e24:	ldr	x5, [x0]
  403e28:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403e2c:	ldr	x0, [x0, #4056]
  403e30:	ldr	x1, [x0]
  403e34:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403e38:	ldr	x4, [x0, #3992]
  403e3c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403e40:	ldr	x3, [x0, #4008]
  403e44:	mov	x2, x1
  403e48:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403e4c:	add	x1, x0, #0xef0
  403e50:	mov	x0, x5
  403e54:	bl	401410 <fprintf@plt>
  403e58:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403e5c:	ldr	x0, [x0, #3936]
  403e60:	ldr	w0, [x0]
  403e64:	cmp	w0, #0x3
  403e68:	b.ne	403ee8 <ferror@plt+0x2ac8>  // b.any
  403e6c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403e70:	ldr	x0, [x0, #3992]
  403e74:	bl	402d60 <ferror@plt+0x1940>
  403e78:	and	w0, w0, #0xff
  403e7c:	cmp	w0, #0x0
  403e80:	b.eq	403ee8 <ferror@plt+0x2ac8>  // b.none
  403e84:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403e88:	ldr	x0, [x0, #4032]
  403e8c:	ldrb	w0, [x0]
  403e90:	cmp	w0, #0x0
  403e94:	b.eq	403ea8 <ferror@plt+0x2a88>  // b.none
  403e98:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403e9c:	ldr	x0, [x0, #3992]
  403ea0:	bl	401160 <remove@plt>
  403ea4:	b	403ee8 <ferror@plt+0x2ac8>
  403ea8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403eac:	ldr	x0, [x0, #3880]
  403eb0:	ldr	x4, [x0]
  403eb4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403eb8:	ldr	x0, [x0, #4056]
  403ebc:	ldr	x1, [x0]
  403ec0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403ec4:	ldr	x3, [x0, #3992]
  403ec8:	mov	x2, x1
  403ecc:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403ed0:	add	x1, x0, #0xdc8
  403ed4:	mov	x0, x4
  403ed8:	bl	401410 <fprintf@plt>
  403edc:	mov	w0, #0x1                   	// #1
  403ee0:	bl	40261c <ferror@plt+0x11fc>
  403ee4:	b	404474 <ferror@plt+0x3054>
  403ee8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403eec:	ldr	x0, [x0, #3936]
  403ef0:	ldr	w0, [x0]
  403ef4:	cmp	w0, #0x3
  403ef8:	b.ne	403f94 <ferror@plt+0x2b74>  // b.any
  403efc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403f00:	ldr	x0, [x0, #4032]
  403f04:	ldrb	w0, [x0]
  403f08:	cmp	w0, #0x0
  403f0c:	b.ne	403f94 <ferror@plt+0x2b74>  // b.any
  403f10:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403f14:	ldr	x0, [x0, #4008]
  403f18:	bl	402e74 <ferror@plt+0x1a54>
  403f1c:	str	w0, [sp, #196]
  403f20:	ldr	w0, [sp, #196]
  403f24:	cmp	w0, #0x0
  403f28:	b.le	403f94 <ferror@plt+0x2b74>
  403f2c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403f30:	ldr	x0, [x0, #3880]
  403f34:	ldr	x6, [x0]
  403f38:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403f3c:	ldr	x0, [x0, #4056]
  403f40:	ldr	x1, [x0]
  403f44:	ldr	w0, [sp, #196]
  403f48:	cmp	w0, #0x1
  403f4c:	b.le	403f5c <ferror@plt+0x2b3c>
  403f50:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403f54:	add	x0, x0, #0xdf0
  403f58:	b	403f64 <ferror@plt+0x2b44>
  403f5c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403f60:	add	x0, x0, #0xcb0
  403f64:	mov	x5, x0
  403f68:	ldr	w4, [sp, #196]
  403f6c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403f70:	ldr	x3, [x0, #4008]
  403f74:	mov	x2, x1
  403f78:	adrp	x0, 406000 <ferror@plt+0x4be0>
  403f7c:	add	x1, x0, #0xdf8
  403f80:	mov	x0, x6
  403f84:	bl	401410 <fprintf@plt>
  403f88:	mov	w0, #0x1                   	// #1
  403f8c:	bl	40261c <ferror@plt+0x11fc>
  403f90:	b	404474 <ferror@plt+0x3054>
  403f94:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403f98:	ldr	x0, [x0, #3936]
  403f9c:	ldr	w0, [x0]
  403fa0:	cmp	w0, #0x3
  403fa4:	b.ne	403fb4 <ferror@plt+0x2b94>  // b.any
  403fa8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403fac:	ldr	x0, [x0, #4008]
  403fb0:	bl	402eb8 <ferror@plt+0x1a98>
  403fb4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403fb8:	ldr	x0, [x0, #3936]
  403fbc:	ldr	w0, [x0]
  403fc0:	cmp	w0, #0x3
  403fc4:	b.eq	40412c <ferror@plt+0x2d0c>  // b.none
  403fc8:	cmp	w0, #0x3
  403fcc:	b.gt	40423c <ferror@plt+0x2e1c>
  403fd0:	cmp	w0, #0x1
  403fd4:	b.eq	403fe4 <ferror@plt+0x2bc4>  // b.none
  403fd8:	cmp	w0, #0x2
  403fdc:	b.eq	404094 <ferror@plt+0x2c74>  // b.none
  403fe0:	b	40423c <ferror@plt+0x2e1c>
  403fe4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403fe8:	ldr	x0, [x0, #3968]
  403fec:	ldr	x0, [x0]
  403ff0:	str	x0, [sp, #216]
  403ff4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  403ff8:	ldr	x0, [x0, #3928]
  403ffc:	ldr	x0, [x0]
  404000:	str	x0, [sp, #208]
  404004:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404008:	ldr	x0, [x0, #3968]
  40400c:	ldr	x0, [x0]
  404010:	bl	401190 <fileno@plt>
  404014:	bl	401380 <isatty@plt>
  404018:	cmp	w0, #0x0
  40401c:	b.eq	404248 <ferror@plt+0x2e28>  // b.none
  404020:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404024:	ldr	x0, [x0, #3880]
  404028:	ldr	x3, [x0]
  40402c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404030:	ldr	x0, [x0, #4056]
  404034:	ldr	x0, [x0]
  404038:	mov	x2, x0
  40403c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404040:	add	x1, x0, #0xf28
  404044:	mov	x0, x3
  404048:	bl	401410 <fprintf@plt>
  40404c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404050:	ldr	x0, [x0, #3880]
  404054:	ldr	x4, [x0]
  404058:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40405c:	ldr	x0, [x0, #4056]
  404060:	ldr	x1, [x0]
  404064:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404068:	ldr	x0, [x0, #4056]
  40406c:	ldr	x0, [x0]
  404070:	mov	x3, x0
  404074:	mov	x2, x1
  404078:	adrp	x0, 406000 <ferror@plt+0x4be0>
  40407c:	add	x1, x0, #0xe58
  404080:	mov	x0, x4
  404084:	bl	401410 <fprintf@plt>
  404088:	mov	w0, #0x1                   	// #1
  40408c:	bl	40261c <ferror@plt+0x11fc>
  404090:	b	404474 <ferror@plt+0x3054>
  404094:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404098:	add	x1, x0, #0xc88
  40409c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4040a0:	ldr	x0, [x0, #4008]
  4040a4:	bl	401370 <fopen64@plt>
  4040a8:	str	x0, [sp, #216]
  4040ac:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4040b0:	ldr	x0, [x0, #3928]
  4040b4:	ldr	x0, [x0]
  4040b8:	str	x0, [sp, #208]
  4040bc:	ldr	x0, [sp, #216]
  4040c0:	cmp	x0, #0x0
  4040c4:	b.ne	404250 <ferror@plt+0x2e30>  // b.any
  4040c8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4040cc:	ldr	x0, [x0, #3880]
  4040d0:	ldr	x19, [x0]
  4040d4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4040d8:	ldr	x0, [x0, #4056]
  4040dc:	ldr	x20, [x0]
  4040e0:	bl	4013d0 <__errno_location@plt>
  4040e4:	ldr	w0, [x0]
  4040e8:	bl	401260 <strerror@plt>
  4040ec:	mov	x4, x0
  4040f0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4040f4:	ldr	x3, [x0, #4008]
  4040f8:	mov	x2, x20
  4040fc:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404100:	add	x1, x0, #0xf60
  404104:	mov	x0, x19
  404108:	bl	401410 <fprintf@plt>
  40410c:	ldr	x0, [sp, #216]
  404110:	cmp	x0, #0x0
  404114:	b.eq	404120 <ferror@plt+0x2d00>  // b.none
  404118:	ldr	x0, [sp, #216]
  40411c:	bl	4011b0 <fclose@plt>
  404120:	mov	w0, #0x1                   	// #1
  404124:	bl	40261c <ferror@plt+0x11fc>
  404128:	b	404474 <ferror@plt+0x3054>
  40412c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404130:	add	x1, x0, #0xc88
  404134:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404138:	ldr	x0, [x0, #4008]
  40413c:	bl	401370 <fopen64@plt>
  404140:	str	x0, [sp, #216]
  404144:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404148:	add	x1, x0, #0xe80
  40414c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404150:	ldr	x0, [x0, #3992]
  404154:	bl	402db4 <ferror@plt+0x1994>
  404158:	str	x0, [sp, #208]
  40415c:	ldr	x0, [sp, #208]
  404160:	cmp	x0, #0x0
  404164:	b.ne	4041cc <ferror@plt+0x2dac>  // b.any
  404168:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40416c:	ldr	x0, [x0, #3880]
  404170:	ldr	x19, [x0]
  404174:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404178:	ldr	x0, [x0, #4056]
  40417c:	ldr	x20, [x0]
  404180:	bl	4013d0 <__errno_location@plt>
  404184:	ldr	w0, [x0]
  404188:	bl	401260 <strerror@plt>
  40418c:	mov	x4, x0
  404190:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404194:	ldr	x3, [x0, #3992]
  404198:	mov	x2, x20
  40419c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4041a0:	add	x1, x0, #0xe88
  4041a4:	mov	x0, x19
  4041a8:	bl	401410 <fprintf@plt>
  4041ac:	ldr	x0, [sp, #216]
  4041b0:	cmp	x0, #0x0
  4041b4:	b.eq	4041c0 <ferror@plt+0x2da0>  // b.none
  4041b8:	ldr	x0, [sp, #216]
  4041bc:	bl	4011b0 <fclose@plt>
  4041c0:	mov	w0, #0x1                   	// #1
  4041c4:	bl	40261c <ferror@plt+0x11fc>
  4041c8:	b	404474 <ferror@plt+0x3054>
  4041cc:	ldr	x0, [sp, #216]
  4041d0:	cmp	x0, #0x0
  4041d4:	b.ne	404258 <ferror@plt+0x2e38>  // b.any
  4041d8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4041dc:	ldr	x0, [x0, #3880]
  4041e0:	ldr	x19, [x0]
  4041e4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4041e8:	ldr	x0, [x0, #4056]
  4041ec:	ldr	x20, [x0]
  4041f0:	bl	4013d0 <__errno_location@plt>
  4041f4:	ldr	w0, [x0]
  4041f8:	bl	401260 <strerror@plt>
  4041fc:	mov	x4, x0
  404200:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404204:	ldr	x3, [x0, #4008]
  404208:	mov	x2, x20
  40420c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404210:	add	x1, x0, #0xd18
  404214:	mov	x0, x19
  404218:	bl	401410 <fprintf@plt>
  40421c:	ldr	x0, [sp, #208]
  404220:	cmp	x0, #0x0
  404224:	b.eq	404230 <ferror@plt+0x2e10>  // b.none
  404228:	ldr	x0, [sp, #208]
  40422c:	bl	4011b0 <fclose@plt>
  404230:	mov	w0, #0x1                   	// #1
  404234:	bl	40261c <ferror@plt+0x11fc>
  404238:	b	404474 <ferror@plt+0x3054>
  40423c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404240:	add	x0, x0, #0xf88
  404244:	bl	402994 <ferror@plt+0x1574>
  404248:	nop
  40424c:	b	40425c <ferror@plt+0x2e3c>
  404250:	nop
  404254:	b	40425c <ferror@plt+0x2e3c>
  404258:	nop
  40425c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404260:	ldr	x0, [x0, #3856]
  404264:	ldr	w0, [x0]
  404268:	cmp	w0, #0x0
  40426c:	b.le	4042b0 <ferror@plt+0x2e90>
  404270:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404274:	ldr	x0, [x0, #3880]
  404278:	ldr	x3, [x0]
  40427c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404280:	ldr	x2, [x0, #4008]
  404284:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404288:	add	x1, x0, #0xec8
  40428c:	mov	x0, x3
  404290:	bl	401410 <fprintf@plt>
  404294:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404298:	ldr	x0, [x0, #4008]
  40429c:	bl	402c44 <ferror@plt+0x1824>
  4042a0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4042a4:	ldr	x0, [x0, #3880]
  4042a8:	ldr	x0, [x0]
  4042ac:	bl	401350 <fflush@plt>
  4042b0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4042b4:	ldr	x0, [x0, #3904]
  4042b8:	ldr	x1, [sp, #208]
  4042bc:	str	x1, [x0]
  4042c0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4042c4:	ldr	x0, [x0, #4040]
  4042c8:	mov	w1, #0x1                   	// #1
  4042cc:	strb	w1, [x0]
  4042d0:	ldr	x1, [sp, #208]
  4042d4:	ldr	x0, [sp, #216]
  4042d8:	bl	401c9c <ferror@plt+0x87c>
  4042dc:	strb	w0, [sp, #195]
  4042e0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4042e4:	ldr	x0, [x0, #3904]
  4042e8:	str	xzr, [x0]
  4042ec:	ldrb	w0, [sp, #195]
  4042f0:	cmp	w0, #0x0
  4042f4:	b.eq	404358 <ferror@plt+0x2f38>  // b.none
  4042f8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4042fc:	ldr	x0, [x0, #3936]
  404300:	ldr	w0, [x0]
  404304:	cmp	w0, #0x3
  404308:	b.ne	4043a8 <ferror@plt+0x2f88>  // b.any
  40430c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404310:	ldr	x0, [x0, #3992]
  404314:	bl	402ef4 <ferror@plt+0x1ad4>
  404318:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40431c:	ldr	x0, [x0, #4040]
  404320:	strb	wzr, [x0]
  404324:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404328:	ldr	x0, [x0, #3944]
  40432c:	ldrb	w0, [x0]
  404330:	cmp	w0, #0x0
  404334:	b.ne	4043a8 <ferror@plt+0x2f88>  // b.any
  404338:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40433c:	ldr	x0, [x0, #4008]
  404340:	bl	401160 <remove@plt>
  404344:	str	w0, [sp, #184]
  404348:	ldr	w0, [sp, #184]
  40434c:	cmp	w0, #0x0
  404350:	b.eq	4043a8 <ferror@plt+0x2f88>  // b.none
  404354:	bl	402a88 <ferror@plt+0x1668>
  404358:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40435c:	ldr	x0, [x0, #4024]
  404360:	mov	w1, #0x1                   	// #1
  404364:	strb	w1, [x0]
  404368:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40436c:	ldr	x0, [x0, #4040]
  404370:	strb	wzr, [x0]
  404374:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404378:	ldr	x0, [x0, #3936]
  40437c:	ldr	w0, [x0]
  404380:	cmp	w0, #0x3
  404384:	b.ne	4043a8 <ferror@plt+0x2f88>  // b.any
  404388:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40438c:	ldr	x0, [x0, #3992]
  404390:	bl	401160 <remove@plt>
  404394:	str	w0, [sp, #188]
  404398:	ldr	w0, [sp, #188]
  40439c:	cmp	w0, #0x0
  4043a0:	b.eq	4043a8 <ferror@plt+0x2f88>  // b.none
  4043a4:	bl	402a88 <ferror@plt+0x1668>
  4043a8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4043ac:	ldr	x0, [x0, #4040]
  4043b0:	strb	wzr, [x0]
  4043b4:	ldrb	w0, [sp, #195]
  4043b8:	cmp	w0, #0x0
  4043bc:	b.eq	4043fc <ferror@plt+0x2fdc>  // b.none
  4043c0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4043c4:	ldr	x0, [x0, #3856]
  4043c8:	ldr	w0, [x0]
  4043cc:	cmp	w0, #0x0
  4043d0:	b.le	404474 <ferror@plt+0x3054>
  4043d4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4043d8:	ldr	x0, [x0, #3880]
  4043dc:	ldr	x0, [x0]
  4043e0:	mov	x3, x0
  4043e4:	mov	x2, #0x5                   	// #5
  4043e8:	mov	x1, #0x1                   	// #1
  4043ec:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4043f0:	add	x0, x0, #0xfa0
  4043f4:	bl	401330 <fwrite@plt>
  4043f8:	b	404474 <ferror@plt+0x3054>
  4043fc:	mov	w0, #0x2                   	// #2
  404400:	bl	40261c <ferror@plt+0x11fc>
  404404:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404408:	ldr	x0, [x0, #3856]
  40440c:	ldr	w0, [x0]
  404410:	cmp	w0, #0x0
  404414:	b.le	404440 <ferror@plt+0x3020>
  404418:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40441c:	ldr	x0, [x0, #3880]
  404420:	ldr	x0, [x0]
  404424:	mov	x3, x0
  404428:	mov	x2, #0x12                  	// #18
  40442c:	mov	x1, #0x1                   	// #1
  404430:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404434:	add	x0, x0, #0xfa8
  404438:	bl	401330 <fwrite@plt>
  40443c:	b	404474 <ferror@plt+0x3054>
  404440:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404444:	ldr	x0, [x0, #3880]
  404448:	ldr	x4, [x0]
  40444c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404450:	ldr	x0, [x0, #4056]
  404454:	ldr	x1, [x0]
  404458:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40445c:	ldr	x3, [x0, #4008]
  404460:	mov	x2, x1
  404464:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404468:	add	x1, x0, #0xfc0
  40446c:	mov	x0, x4
  404470:	bl	401410 <fprintf@plt>
  404474:	ldp	x19, x20, [sp, #16]
  404478:	ldp	x29, x30, [sp], #224
  40447c:	ret
  404480:	stp	x29, x30, [sp, #-192]!
  404484:	mov	x29, sp
  404488:	stp	x19, x20, [sp, #16]
  40448c:	str	x0, [sp, #40]
  404490:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404494:	ldr	x0, [x0, #4040]
  404498:	strb	wzr, [x0]
  40449c:	ldr	x0, [sp, #40]
  4044a0:	cmp	x0, #0x0
  4044a4:	b.ne	4044c8 <ferror@plt+0x30a8>  // b.any
  4044a8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4044ac:	ldr	x0, [x0, #3936]
  4044b0:	ldr	w0, [x0]
  4044b4:	cmp	w0, #0x1
  4044b8:	b.eq	4044c8 <ferror@plt+0x30a8>  // b.none
  4044bc:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4044c0:	add	x0, x0, #0xfe0
  4044c4:	bl	402994 <ferror@plt+0x1574>
  4044c8:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4044cc:	add	x1, x0, #0xff8
  4044d0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4044d4:	ldr	x0, [x0, #3992]
  4044d8:	bl	402cdc <ferror@plt+0x18bc>
  4044dc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4044e0:	ldr	x0, [x0, #3936]
  4044e4:	ldr	w0, [x0]
  4044e8:	cmp	w0, #0x3
  4044ec:	b.eq	404524 <ferror@plt+0x3104>  // b.none
  4044f0:	cmp	w0, #0x3
  4044f4:	b.gt	40454c <ferror@plt+0x312c>
  4044f8:	cmp	w0, #0x1
  4044fc:	b.eq	40450c <ferror@plt+0x30ec>  // b.none
  404500:	cmp	w0, #0x2
  404504:	b.eq	404538 <ferror@plt+0x3118>  // b.none
  404508:	b	40454c <ferror@plt+0x312c>
  40450c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404510:	add	x1, x0, #0xcd8
  404514:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404518:	ldr	x0, [x0, #4008]
  40451c:	bl	402cdc <ferror@plt+0x18bc>
  404520:	b	40454c <ferror@plt+0x312c>
  404524:	ldr	x1, [sp, #40]
  404528:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40452c:	ldr	x0, [x0, #4008]
  404530:	bl	402cdc <ferror@plt+0x18bc>
  404534:	b	40454c <ferror@plt+0x312c>
  404538:	ldr	x1, [sp, #40]
  40453c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404540:	ldr	x0, [x0, #4008]
  404544:	bl	402cdc <ferror@plt+0x18bc>
  404548:	nop
  40454c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404550:	ldr	x0, [x0, #3936]
  404554:	ldr	w0, [x0]
  404558:	cmp	w0, #0x1
  40455c:	b.eq	4045cc <ferror@plt+0x31ac>  // b.none
  404560:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404564:	ldr	x0, [x0, #4008]
  404568:	bl	402fb8 <ferror@plt+0x1b98>
  40456c:	and	w0, w0, #0xff
  404570:	cmp	w0, #0x0
  404574:	b.eq	4045cc <ferror@plt+0x31ac>  // b.none
  404578:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40457c:	ldr	x0, [x0, #3976]
  404580:	ldrb	w0, [x0]
  404584:	cmp	w0, #0x0
  404588:	b.eq	4045c0 <ferror@plt+0x31a0>  // b.none
  40458c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404590:	ldr	x0, [x0, #3880]
  404594:	ldr	x4, [x0]
  404598:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40459c:	ldr	x0, [x0, #4056]
  4045a0:	ldr	x1, [x0]
  4045a4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4045a8:	ldr	x3, [x0, #4008]
  4045ac:	mov	x2, x1
  4045b0:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4045b4:	add	x1, x0, #0xcf0
  4045b8:	mov	x0, x4
  4045bc:	bl	401410 <fprintf@plt>
  4045c0:	mov	w0, #0x1                   	// #1
  4045c4:	bl	40261c <ferror@plt+0x11fc>
  4045c8:	b	4048e0 <ferror@plt+0x34c0>
  4045cc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4045d0:	ldr	x0, [x0, #3936]
  4045d4:	ldr	w0, [x0]
  4045d8:	cmp	w0, #0x1
  4045dc:	b.eq	404648 <ferror@plt+0x3228>  // b.none
  4045e0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4045e4:	ldr	x0, [x0, #4008]
  4045e8:	bl	402d60 <ferror@plt+0x1940>
  4045ec:	and	w0, w0, #0xff
  4045f0:	cmp	w0, #0x0
  4045f4:	b.ne	404648 <ferror@plt+0x3228>  // b.any
  4045f8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4045fc:	ldr	x0, [x0, #3880]
  404600:	ldr	x19, [x0]
  404604:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404608:	ldr	x0, [x0, #4056]
  40460c:	ldr	x20, [x0]
  404610:	bl	4013d0 <__errno_location@plt>
  404614:	ldr	w0, [x0]
  404618:	bl	401260 <strerror@plt>
  40461c:	mov	x4, x0
  404620:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404624:	ldr	x3, [x0, #4008]
  404628:	mov	x2, x20
  40462c:	adrp	x0, 407000 <ferror@plt+0x5be0>
  404630:	add	x1, x0, #0x0
  404634:	mov	x0, x19
  404638:	bl	401410 <fprintf@plt>
  40463c:	mov	w0, #0x1                   	// #1
  404640:	bl	40261c <ferror@plt+0x11fc>
  404644:	b	4048e0 <ferror@plt+0x34c0>
  404648:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40464c:	ldr	x0, [x0, #3936]
  404650:	ldr	w0, [x0]
  404654:	cmp	w0, #0x1
  404658:	b.eq	4046c0 <ferror@plt+0x32a0>  // b.none
  40465c:	add	x0, sp, #0x30
  404660:	mov	x1, x0
  404664:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404668:	ldr	x0, [x0, #4008]
  40466c:	bl	405d40 <ferror@plt+0x4920>
  404670:	ldr	w0, [sp, #64]
  404674:	and	w0, w0, #0xf000
  404678:	cmp	w0, #0x4, lsl #12
  40467c:	b.ne	4046c0 <ferror@plt+0x32a0>  // b.any
  404680:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404684:	ldr	x0, [x0, #3880]
  404688:	ldr	x4, [x0]
  40468c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404690:	ldr	x0, [x0, #4056]
  404694:	ldr	x1, [x0]
  404698:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40469c:	ldr	x3, [x0, #4008]
  4046a0:	mov	x2, x1
  4046a4:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4046a8:	add	x1, x0, #0xd70
  4046ac:	mov	x0, x4
  4046b0:	bl	401410 <fprintf@plt>
  4046b4:	mov	w0, #0x1                   	// #1
  4046b8:	bl	40261c <ferror@plt+0x11fc>
  4046bc:	b	4048e0 <ferror@plt+0x34c0>
  4046c0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4046c4:	ldr	x0, [x0, #3936]
  4046c8:	ldr	w0, [x0]
  4046cc:	cmp	w0, #0x1
  4046d0:	b.eq	4046ec <ferror@plt+0x32cc>  // b.none
  4046d4:	cmp	w0, #0x0
  4046d8:	b.le	404804 <ferror@plt+0x33e4>
  4046dc:	sub	w0, w0, #0x2
  4046e0:	cmp	w0, #0x1
  4046e4:	b.hi	404804 <ferror@plt+0x33e4>  // b.pmore
  4046e8:	b	404790 <ferror@plt+0x3370>
  4046ec:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4046f0:	ldr	x0, [x0, #3968]
  4046f4:	ldr	x0, [x0]
  4046f8:	bl	401190 <fileno@plt>
  4046fc:	bl	401380 <isatty@plt>
  404700:	cmp	w0, #0x0
  404704:	b.eq	40477c <ferror@plt+0x335c>  // b.none
  404708:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40470c:	ldr	x0, [x0, #3880]
  404710:	ldr	x3, [x0]
  404714:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404718:	ldr	x0, [x0, #4056]
  40471c:	ldr	x0, [x0]
  404720:	mov	x2, x0
  404724:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404728:	add	x1, x0, #0xf28
  40472c:	mov	x0, x3
  404730:	bl	401410 <fprintf@plt>
  404734:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404738:	ldr	x0, [x0, #3880]
  40473c:	ldr	x4, [x0]
  404740:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404744:	ldr	x0, [x0, #4056]
  404748:	ldr	x1, [x0]
  40474c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404750:	ldr	x0, [x0, #4056]
  404754:	ldr	x0, [x0]
  404758:	mov	x3, x0
  40475c:	mov	x2, x1
  404760:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404764:	add	x1, x0, #0xe58
  404768:	mov	x0, x4
  40476c:	bl	401410 <fprintf@plt>
  404770:	mov	w0, #0x1                   	// #1
  404774:	bl	40261c <ferror@plt+0x11fc>
  404778:	b	4048e0 <ferror@plt+0x34c0>
  40477c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404780:	ldr	x0, [x0, #3968]
  404784:	ldr	x0, [x0]
  404788:	str	x0, [sp, #184]
  40478c:	b	404814 <ferror@plt+0x33f4>
  404790:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404794:	add	x1, x0, #0xc88
  404798:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40479c:	ldr	x0, [x0, #4008]
  4047a0:	bl	401370 <fopen64@plt>
  4047a4:	str	x0, [sp, #184]
  4047a8:	ldr	x0, [sp, #184]
  4047ac:	cmp	x0, #0x0
  4047b0:	b.ne	404810 <ferror@plt+0x33f0>  // b.any
  4047b4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4047b8:	ldr	x0, [x0, #3880]
  4047bc:	ldr	x19, [x0]
  4047c0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4047c4:	ldr	x0, [x0, #4056]
  4047c8:	ldr	x20, [x0]
  4047cc:	bl	4013d0 <__errno_location@plt>
  4047d0:	ldr	w0, [x0]
  4047d4:	bl	401260 <strerror@plt>
  4047d8:	mov	x4, x0
  4047dc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4047e0:	ldr	x3, [x0, #4008]
  4047e4:	mov	x2, x20
  4047e8:	adrp	x0, 406000 <ferror@plt+0x4be0>
  4047ec:	add	x1, x0, #0xf60
  4047f0:	mov	x0, x19
  4047f4:	bl	401410 <fprintf@plt>
  4047f8:	mov	w0, #0x1                   	// #1
  4047fc:	bl	40261c <ferror@plt+0x11fc>
  404800:	b	4048e0 <ferror@plt+0x34c0>
  404804:	adrp	x0, 407000 <ferror@plt+0x5be0>
  404808:	add	x0, x0, #0x20
  40480c:	bl	402994 <ferror@plt+0x1574>
  404810:	nop
  404814:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404818:	ldr	x0, [x0, #3856]
  40481c:	ldr	w0, [x0]
  404820:	cmp	w0, #0x0
  404824:	b.le	404868 <ferror@plt+0x3448>
  404828:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40482c:	ldr	x0, [x0, #3880]
  404830:	ldr	x3, [x0]
  404834:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404838:	ldr	x2, [x0, #4008]
  40483c:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404840:	add	x1, x0, #0xec8
  404844:	mov	x0, x3
  404848:	bl	401410 <fprintf@plt>
  40484c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404850:	ldr	x0, [x0, #4008]
  404854:	bl	402c44 <ferror@plt+0x1824>
  404858:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40485c:	ldr	x0, [x0, #3880]
  404860:	ldr	x0, [x0]
  404864:	bl	401350 <fflush@plt>
  404868:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40486c:	ldr	x0, [x0, #3904]
  404870:	str	xzr, [x0]
  404874:	ldr	x0, [sp, #184]
  404878:	bl	402210 <ferror@plt+0xdf0>
  40487c:	strb	w0, [sp, #183]
  404880:	ldrb	w0, [sp, #183]
  404884:	cmp	w0, #0x0
  404888:	b.eq	4048c4 <ferror@plt+0x34a4>  // b.none
  40488c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404890:	ldr	x0, [x0, #3856]
  404894:	ldr	w0, [x0]
  404898:	cmp	w0, #0x0
  40489c:	b.le	4048c4 <ferror@plt+0x34a4>
  4048a0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4048a4:	ldr	x0, [x0, #3880]
  4048a8:	ldr	x0, [x0]
  4048ac:	mov	x3, x0
  4048b0:	mov	x2, #0x3                   	// #3
  4048b4:	mov	x1, #0x1                   	// #1
  4048b8:	adrp	x0, 407000 <ferror@plt+0x5be0>
  4048bc:	add	x0, x0, #0x38
  4048c0:	bl	401330 <fwrite@plt>
  4048c4:	ldrb	w0, [sp, #183]
  4048c8:	cmp	w0, #0x0
  4048cc:	b.ne	4048e0 <ferror@plt+0x34c0>  // b.any
  4048d0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4048d4:	ldr	x0, [x0, #4000]
  4048d8:	mov	w1, #0x1                   	// #1
  4048dc:	strb	w1, [x0]
  4048e0:	ldp	x19, x20, [sp, #16]
  4048e4:	ldp	x29, x30, [sp], #192
  4048e8:	ret
  4048ec:	stp	x29, x30, [sp, #-32]!
  4048f0:	mov	x29, sp
  4048f4:	str	x19, [sp, #16]
  4048f8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4048fc:	ldr	x0, [x0, #3880]
  404900:	ldr	x19, [x0]
  404904:	bl	401170 <BZ2_bzlibVersion@plt>
  404908:	mov	x2, x0
  40490c:	adrp	x0, 407000 <ferror@plt+0x5be0>
  404910:	add	x1, x0, #0x40
  404914:	mov	x0, x19
  404918:	bl	401410 <fprintf@plt>
  40491c:	nop
  404920:	ldr	x19, [sp, #16]
  404924:	ldp	x29, x30, [sp], #32
  404928:	ret
  40492c:	stp	x29, x30, [sp, #-48]!
  404930:	mov	x29, sp
  404934:	str	x19, [sp, #16]
  404938:	str	x0, [sp, #40]
  40493c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404940:	ldr	x0, [x0, #3880]
  404944:	ldr	x19, [x0]
  404948:	bl	401170 <BZ2_bzlibVersion@plt>
  40494c:	ldr	x3, [sp, #40]
  404950:	mov	x2, x0
  404954:	adrp	x0, 407000 <ferror@plt+0x5be0>
  404958:	add	x1, x0, #0x250
  40495c:	mov	x0, x19
  404960:	bl	401410 <fprintf@plt>
  404964:	nop
  404968:	ldr	x19, [sp, #16]
  40496c:	ldp	x29, x30, [sp], #48
  404970:	ret
  404974:	stp	x29, x30, [sp, #-32]!
  404978:	mov	x29, sp
  40497c:	str	x0, [sp, #24]
  404980:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404984:	ldr	x0, [x0, #3880]
  404988:	ldr	x4, [x0]
  40498c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404990:	ldr	x0, [x0, #4056]
  404994:	ldr	x0, [x0]
  404998:	ldr	x3, [sp, #24]
  40499c:	mov	x2, x0
  4049a0:	adrp	x0, 407000 <ferror@plt+0x5be0>
  4049a4:	add	x1, x0, #0x720
  4049a8:	mov	x0, x4
  4049ac:	bl	401410 <fprintf@plt>
  4049b0:	nop
  4049b4:	ldp	x29, x30, [sp], #32
  4049b8:	ret
  4049bc:	stp	x29, x30, [sp, #-48]!
  4049c0:	mov	x29, sp
  4049c4:	str	w0, [sp, #28]
  4049c8:	ldrsw	x0, [sp, #28]
  4049cc:	bl	4011c0 <malloc@plt>
  4049d0:	str	x0, [sp, #40]
  4049d4:	ldr	x0, [sp, #40]
  4049d8:	cmp	x0, #0x0
  4049dc:	b.ne	4049e4 <ferror@plt+0x35c4>  // b.any
  4049e0:	bl	402bc0 <ferror@plt+0x17a0>
  4049e4:	ldr	x0, [sp, #40]
  4049e8:	ldp	x29, x30, [sp], #48
  4049ec:	ret
  4049f0:	stp	x29, x30, [sp, #-32]!
  4049f4:	mov	x29, sp
  4049f8:	mov	w0, #0x10                  	// #16
  4049fc:	bl	4049bc <ferror@plt+0x359c>
  404a00:	str	x0, [sp, #24]
  404a04:	ldr	x0, [sp, #24]
  404a08:	str	xzr, [x0]
  404a0c:	ldr	x0, [sp, #24]
  404a10:	str	xzr, [x0, #8]
  404a14:	ldr	x0, [sp, #24]
  404a18:	ldp	x29, x30, [sp], #32
  404a1c:	ret
  404a20:	stp	x29, x30, [sp, #-48]!
  404a24:	mov	x29, sp
  404a28:	str	x0, [sp, #24]
  404a2c:	str	x1, [sp, #16]
  404a30:	ldr	x0, [sp, #24]
  404a34:	cmp	x0, #0x0
  404a38:	b.ne	404a78 <ferror@plt+0x3658>  // b.any
  404a3c:	bl	4049f0 <ferror@plt+0x35d0>
  404a40:	str	x0, [sp, #32]
  404a44:	ldr	x0, [sp, #16]
  404a48:	bl	401120 <strlen@plt>
  404a4c:	add	w0, w0, #0x5
  404a50:	bl	4049bc <ferror@plt+0x359c>
  404a54:	mov	x1, x0
  404a58:	ldr	x0, [sp, #32]
  404a5c:	str	x1, [x0]
  404a60:	ldr	x0, [sp, #32]
  404a64:	ldr	x0, [x0]
  404a68:	ldr	x1, [sp, #16]
  404a6c:	bl	401360 <strcpy@plt>
  404a70:	ldr	x0, [sp, #32]
  404a74:	b	404ac0 <ferror@plt+0x36a0>
  404a78:	ldr	x0, [sp, #24]
  404a7c:	str	x0, [sp, #40]
  404a80:	b	404a90 <ferror@plt+0x3670>
  404a84:	ldr	x0, [sp, #40]
  404a88:	ldr	x0, [x0, #8]
  404a8c:	str	x0, [sp, #40]
  404a90:	ldr	x0, [sp, #40]
  404a94:	ldr	x0, [x0, #8]
  404a98:	cmp	x0, #0x0
  404a9c:	b.ne	404a84 <ferror@plt+0x3664>  // b.any
  404aa0:	ldr	x0, [sp, #40]
  404aa4:	ldr	x0, [x0, #8]
  404aa8:	ldr	x1, [sp, #16]
  404aac:	bl	404a20 <ferror@plt+0x3600>
  404ab0:	mov	x1, x0
  404ab4:	ldr	x0, [sp, #40]
  404ab8:	str	x1, [x0, #8]
  404abc:	ldr	x0, [sp, #24]
  404ac0:	ldp	x29, x30, [sp], #48
  404ac4:	ret
  404ac8:	stp	x29, x30, [sp, #-64]!
  404acc:	mov	x29, sp
  404ad0:	str	x0, [sp, #24]
  404ad4:	str	x1, [sp, #16]
  404ad8:	ldr	x0, [sp, #16]
  404adc:	bl	4013e0 <getenv@plt>
  404ae0:	str	x0, [sp, #32]
  404ae4:	ldr	x0, [sp, #32]
  404ae8:	cmp	x0, #0x0
  404aec:	b.eq	404c68 <ferror@plt+0x3848>  // b.none
  404af0:	ldr	x0, [sp, #32]
  404af4:	str	x0, [sp, #40]
  404af8:	str	wzr, [sp, #60]
  404afc:	ldrsw	x0, [sp, #60]
  404b00:	ldr	x1, [sp, #40]
  404b04:	add	x0, x1, x0
  404b08:	ldrb	w0, [x0]
  404b0c:	cmp	w0, #0x0
  404b10:	b.eq	404c64 <ferror@plt+0x3844>  // b.none
  404b14:	ldrsw	x0, [sp, #60]
  404b18:	ldr	x1, [sp, #40]
  404b1c:	add	x0, x1, x0
  404b20:	str	x0, [sp, #40]
  404b24:	str	wzr, [sp, #60]
  404b28:	b	404b38 <ferror@plt+0x3718>
  404b2c:	ldr	x0, [sp, #40]
  404b30:	add	x0, x0, #0x1
  404b34:	str	x0, [sp, #40]
  404b38:	bl	4012c0 <__ctype_b_loc@plt>
  404b3c:	ldr	x1, [x0]
  404b40:	ldr	x0, [sp, #40]
  404b44:	ldrb	w0, [x0]
  404b48:	and	x0, x0, #0xff
  404b4c:	lsl	x0, x0, #1
  404b50:	add	x0, x1, x0
  404b54:	ldrh	w0, [x0]
  404b58:	and	w0, w0, #0x2000
  404b5c:	cmp	w0, #0x0
  404b60:	b.ne	404b2c <ferror@plt+0x370c>  // b.any
  404b64:	b	404b74 <ferror@plt+0x3754>
  404b68:	ldr	w0, [sp, #60]
  404b6c:	add	w0, w0, #0x1
  404b70:	str	w0, [sp, #60]
  404b74:	ldrsw	x0, [sp, #60]
  404b78:	ldr	x1, [sp, #40]
  404b7c:	add	x0, x1, x0
  404b80:	ldrb	w0, [x0]
  404b84:	cmp	w0, #0x0
  404b88:	b.eq	404bc0 <ferror@plt+0x37a0>  // b.none
  404b8c:	bl	4012c0 <__ctype_b_loc@plt>
  404b90:	ldr	x1, [x0]
  404b94:	ldrsw	x0, [sp, #60]
  404b98:	ldr	x2, [sp, #40]
  404b9c:	add	x0, x2, x0
  404ba0:	ldrb	w0, [x0]
  404ba4:	and	x0, x0, #0xff
  404ba8:	lsl	x0, x0, #1
  404bac:	add	x0, x1, x0
  404bb0:	ldrh	w0, [x0]
  404bb4:	and	w0, w0, #0x2000
  404bb8:	cmp	w0, #0x0
  404bbc:	b.eq	404b68 <ferror@plt+0x3748>  // b.none
  404bc0:	ldr	w0, [sp, #60]
  404bc4:	cmp	w0, #0x0
  404bc8:	b.le	404afc <ferror@plt+0x36dc>
  404bcc:	ldr	w0, [sp, #60]
  404bd0:	str	w0, [sp, #52]
  404bd4:	ldr	w0, [sp, #52]
  404bd8:	cmp	w0, #0x400
  404bdc:	b.le	404be8 <ferror@plt+0x37c8>
  404be0:	mov	w0, #0x400                 	// #1024
  404be4:	str	w0, [sp, #52]
  404be8:	str	wzr, [sp, #56]
  404bec:	b	404c1c <ferror@plt+0x37fc>
  404bf0:	ldrsw	x0, [sp, #56]
  404bf4:	ldr	x1, [sp, #40]
  404bf8:	add	x0, x1, x0
  404bfc:	ldrb	w2, [x0]
  404c00:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404c04:	ldr	x1, [x0, #3864]
  404c08:	ldrsw	x0, [sp, #56]
  404c0c:	strb	w2, [x1, x0]
  404c10:	ldr	w0, [sp, #56]
  404c14:	add	w0, w0, #0x1
  404c18:	str	w0, [sp, #56]
  404c1c:	ldr	w1, [sp, #56]
  404c20:	ldr	w0, [sp, #52]
  404c24:	cmp	w1, w0
  404c28:	b.lt	404bf0 <ferror@plt+0x37d0>  // b.tstop
  404c2c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404c30:	ldr	x1, [x0, #3864]
  404c34:	ldrsw	x0, [sp, #52]
  404c38:	strb	wzr, [x1, x0]
  404c3c:	ldr	x0, [sp, #24]
  404c40:	ldr	x2, [x0]
  404c44:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404c48:	ldr	x1, [x0, #3864]
  404c4c:	mov	x0, x2
  404c50:	bl	404a20 <ferror@plt+0x3600>
  404c54:	mov	x1, x0
  404c58:	ldr	x0, [sp, #24]
  404c5c:	str	x1, [x0]
  404c60:	b	404afc <ferror@plt+0x36dc>
  404c64:	nop
  404c68:	nop
  404c6c:	ldp	x29, x30, [sp], #64
  404c70:	ret
  404c74:	stp	x29, x30, [sp, #-80]!
  404c78:	mov	x29, sp
  404c7c:	str	w0, [sp, #28]
  404c80:	str	x1, [sp, #16]
  404c84:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404c88:	ldr	x0, [x0, #3904]
  404c8c:	str	xzr, [x0]
  404c90:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404c94:	ldr	x0, [x0, #3896]
  404c98:	strb	wzr, [x0]
  404c9c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404ca0:	ldr	x0, [x0, #3944]
  404ca4:	strb	wzr, [x0]
  404ca8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404cac:	ldr	x0, [x0, #4032]
  404cb0:	strb	wzr, [x0]
  404cb4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404cb8:	ldr	x0, [x0, #3976]
  404cbc:	mov	w1, #0x1                   	// #1
  404cc0:	strb	w1, [x0]
  404cc4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404cc8:	ldr	x0, [x0, #3856]
  404ccc:	str	wzr, [x0]
  404cd0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404cd4:	ldr	x0, [x0, #3952]
  404cd8:	mov	w1, #0x9                   	// #9
  404cdc:	str	w1, [x0]
  404ce0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404ce4:	ldr	x0, [x0, #4000]
  404ce8:	strb	wzr, [x0]
  404cec:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404cf0:	ldr	x0, [x0, #4024]
  404cf4:	strb	wzr, [x0]
  404cf8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404cfc:	ldr	x0, [x0, #3912]
  404d00:	str	wzr, [x0]
  404d04:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404d08:	ldr	x0, [x0, #3888]
  404d0c:	str	wzr, [x0]
  404d10:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404d14:	ldr	x0, [x0, #3872]
  404d18:	mov	w1, #0x1e                  	// #30
  404d1c:	str	w1, [x0]
  404d20:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404d24:	ldr	x0, [x0, #4040]
  404d28:	strb	wzr, [x0]
  404d2c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404d30:	ldr	x0, [x0, #3960]
  404d34:	str	wzr, [x0]
  404d38:	str	wzr, [sp, #72]
  404d3c:	ldr	w0, [sp, #72]
  404d40:	str	w0, [sp, #76]
  404d44:	adrp	x0, 402000 <ferror@plt+0xbe0>
  404d48:	add	x1, x0, #0xb18
  404d4c:	mov	w0, #0xb                   	// #11
  404d50:	bl	4011a0 <signal@plt>
  404d54:	adrp	x0, 402000 <ferror@plt+0xbe0>
  404d58:	add	x1, x0, #0xb18
  404d5c:	mov	w0, #0x7                   	// #7
  404d60:	bl	4011a0 <signal@plt>
  404d64:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404d68:	add	x1, x0, #0xff8
  404d6c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404d70:	ldr	x0, [x0, #4008]
  404d74:	bl	402cdc <ferror@plt+0x18bc>
  404d78:	adrp	x0, 406000 <ferror@plt+0x4be0>
  404d7c:	add	x1, x0, #0xff8
  404d80:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404d84:	ldr	x0, [x0, #3992]
  404d88:	bl	402cdc <ferror@plt+0x18bc>
  404d8c:	ldr	x0, [sp, #16]
  404d90:	ldr	x0, [x0]
  404d94:	mov	x1, x0
  404d98:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404d9c:	ldr	x0, [x0, #3848]
  404da0:	bl	402cdc <ferror@plt+0x18bc>
  404da4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404da8:	ldr	x0, [x0, #4056]
  404dac:	adrp	x1, 418000 <ferror@plt+0x16be0>
  404db0:	ldr	x1, [x1, #3848]
  404db4:	str	x1, [x0]
  404db8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404dbc:	ldr	x0, [x0, #3848]
  404dc0:	str	x0, [sp, #64]
  404dc4:	b	404df8 <ferror@plt+0x39d8>
  404dc8:	ldr	x0, [sp, #64]
  404dcc:	ldrb	w0, [x0]
  404dd0:	cmp	w0, #0x2f
  404dd4:	b.ne	404dec <ferror@plt+0x39cc>  // b.any
  404dd8:	ldr	x0, [sp, #64]
  404ddc:	add	x1, x0, #0x1
  404de0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404de4:	ldr	x0, [x0, #4056]
  404de8:	str	x1, [x0]
  404dec:	ldr	x0, [sp, #64]
  404df0:	add	x0, x0, #0x1
  404df4:	str	x0, [sp, #64]
  404df8:	ldr	x0, [sp, #64]
  404dfc:	ldrb	w0, [x0]
  404e00:	cmp	w0, #0x0
  404e04:	b.ne	404dc8 <ferror@plt+0x39a8>  // b.any
  404e08:	str	xzr, [sp, #32]
  404e0c:	add	x2, sp, #0x20
  404e10:	adrp	x0, 407000 <ferror@plt+0x5be0>
  404e14:	add	x1, x0, #0x758
  404e18:	mov	x0, x2
  404e1c:	bl	404ac8 <ferror@plt+0x36a8>
  404e20:	add	x2, sp, #0x20
  404e24:	adrp	x0, 407000 <ferror@plt+0x5be0>
  404e28:	add	x1, x0, #0x760
  404e2c:	mov	x0, x2
  404e30:	bl	404ac8 <ferror@plt+0x36a8>
  404e34:	mov	w0, #0x1                   	// #1
  404e38:	str	w0, [sp, #76]
  404e3c:	b	404e74 <ferror@plt+0x3a54>
  404e40:	ldr	x2, [sp, #32]
  404e44:	ldrsw	x0, [sp, #76]
  404e48:	lsl	x0, x0, #3
  404e4c:	ldr	x1, [sp, #16]
  404e50:	add	x0, x1, x0
  404e54:	ldr	x0, [x0]
  404e58:	mov	x1, x0
  404e5c:	mov	x0, x2
  404e60:	bl	404a20 <ferror@plt+0x3600>
  404e64:	str	x0, [sp, #32]
  404e68:	ldr	w0, [sp, #76]
  404e6c:	add	w0, w0, #0x1
  404e70:	str	w0, [sp, #76]
  404e74:	ldr	w1, [sp, #28]
  404e78:	ldr	w0, [sp, #76]
  404e7c:	cmp	w1, w0
  404e80:	b.gt	404e40 <ferror@plt+0x3a20>
  404e84:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404e88:	ldr	x0, [x0, #3920]
  404e8c:	mov	w1, #0x7                   	// #7
  404e90:	str	w1, [x0]
  404e94:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404e98:	ldr	x0, [x0, #3912]
  404e9c:	str	wzr, [x0]
  404ea0:	mov	w0, #0x1                   	// #1
  404ea4:	strb	w0, [sp, #55]
  404ea8:	ldr	x0, [sp, #32]
  404eac:	str	x0, [sp, #56]
  404eb0:	b	404f6c <ferror@plt+0x3b4c>
  404eb4:	ldr	x0, [sp, #56]
  404eb8:	ldr	x2, [x0]
  404ebc:	adrp	x0, 407000 <ferror@plt+0x5be0>
  404ec0:	add	x1, x0, #0x768
  404ec4:	mov	x0, x2
  404ec8:	bl	4012b0 <strcmp@plt>
  404ecc:	cmp	w0, #0x0
  404ed0:	b.ne	404edc <ferror@plt+0x3abc>  // b.any
  404ed4:	strb	wzr, [sp, #55]
  404ed8:	b	404f60 <ferror@plt+0x3b40>
  404edc:	ldr	x0, [sp, #56]
  404ee0:	ldr	x0, [x0]
  404ee4:	ldrb	w0, [x0]
  404ee8:	cmp	w0, #0x2d
  404eec:	b.ne	404efc <ferror@plt+0x3adc>  // b.any
  404ef0:	ldrb	w0, [sp, #55]
  404ef4:	cmp	w0, #0x0
  404ef8:	b.ne	404f5c <ferror@plt+0x3b3c>  // b.any
  404efc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404f00:	ldr	x0, [x0, #3912]
  404f04:	ldr	w0, [x0]
  404f08:	add	w1, w0, #0x1
  404f0c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404f10:	ldr	x0, [x0, #3912]
  404f14:	str	w1, [x0]
  404f18:	ldr	x0, [sp, #56]
  404f1c:	ldr	x0, [x0]
  404f20:	bl	401120 <strlen@plt>
  404f24:	mov	w1, w0
  404f28:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404f2c:	ldr	x0, [x0, #3920]
  404f30:	ldr	w0, [x0]
  404f34:	cmp	w1, w0
  404f38:	b.le	404f60 <ferror@plt+0x3b40>
  404f3c:	ldr	x0, [sp, #56]
  404f40:	ldr	x0, [x0]
  404f44:	bl	401120 <strlen@plt>
  404f48:	mov	w1, w0
  404f4c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404f50:	ldr	x0, [x0, #3920]
  404f54:	str	w1, [x0]
  404f58:	b	404f60 <ferror@plt+0x3b40>
  404f5c:	nop
  404f60:	ldr	x0, [sp, #56]
  404f64:	ldr	x0, [x0, #8]
  404f68:	str	x0, [sp, #56]
  404f6c:	ldr	x0, [sp, #56]
  404f70:	cmp	x0, #0x0
  404f74:	b.ne	404eb4 <ferror@plt+0x3a94>  // b.any
  404f78:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404f7c:	ldr	x0, [x0, #3912]
  404f80:	ldr	w0, [x0]
  404f84:	cmp	w0, #0x0
  404f88:	b.ne	404fa0 <ferror@plt+0x3b80>  // b.any
  404f8c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404f90:	ldr	x0, [x0, #3936]
  404f94:	mov	w1, #0x1                   	// #1
  404f98:	str	w1, [x0]
  404f9c:	b	404fb0 <ferror@plt+0x3b90>
  404fa0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404fa4:	ldr	x0, [x0, #3936]
  404fa8:	mov	w1, #0x3                   	// #3
  404fac:	str	w1, [x0]
  404fb0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404fb4:	ldr	x0, [x0, #4048]
  404fb8:	mov	w1, #0x1                   	// #1
  404fbc:	str	w1, [x0]
  404fc0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404fc4:	ldr	x0, [x0, #4056]
  404fc8:	ldr	x2, [x0]
  404fcc:	adrp	x0, 407000 <ferror@plt+0x5be0>
  404fd0:	add	x1, x0, #0x770
  404fd4:	mov	x0, x2
  404fd8:	bl	4013a0 <strstr@plt>
  404fdc:	cmp	x0, #0x0
  404fe0:	b.ne	405008 <ferror@plt+0x3be8>  // b.any
  404fe4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  404fe8:	ldr	x0, [x0, #4056]
  404fec:	ldr	x2, [x0]
  404ff0:	adrp	x0, 407000 <ferror@plt+0x5be0>
  404ff4:	add	x1, x0, #0x778
  404ff8:	mov	x0, x2
  404ffc:	bl	4013a0 <strstr@plt>
  405000:	cmp	x0, #0x0
  405004:	b.eq	405018 <ferror@plt+0x3bf8>  // b.none
  405008:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40500c:	ldr	x0, [x0, #4048]
  405010:	mov	w1, #0x2                   	// #2
  405014:	str	w1, [x0]
  405018:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40501c:	ldr	x0, [x0, #4056]
  405020:	ldr	x2, [x0]
  405024:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405028:	add	x1, x0, #0x780
  40502c:	mov	x0, x2
  405030:	bl	4013a0 <strstr@plt>
  405034:	cmp	x0, #0x0
  405038:	b.ne	4050a8 <ferror@plt+0x3c88>  // b.any
  40503c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405040:	ldr	x0, [x0, #4056]
  405044:	ldr	x2, [x0]
  405048:	adrp	x0, 407000 <ferror@plt+0x5be0>
  40504c:	add	x1, x0, #0x788
  405050:	mov	x0, x2
  405054:	bl	4013a0 <strstr@plt>
  405058:	cmp	x0, #0x0
  40505c:	b.ne	4050a8 <ferror@plt+0x3c88>  // b.any
  405060:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405064:	ldr	x0, [x0, #4056]
  405068:	ldr	x2, [x0]
  40506c:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405070:	add	x1, x0, #0x790
  405074:	mov	x0, x2
  405078:	bl	4013a0 <strstr@plt>
  40507c:	cmp	x0, #0x0
  405080:	b.ne	4050a8 <ferror@plt+0x3c88>  // b.any
  405084:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405088:	ldr	x0, [x0, #4056]
  40508c:	ldr	x2, [x0]
  405090:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405094:	add	x1, x0, #0x798
  405098:	mov	x0, x2
  40509c:	bl	4013a0 <strstr@plt>
  4050a0:	cmp	x0, #0x0
  4050a4:	b.eq	4050e4 <ferror@plt+0x3cc4>  // b.none
  4050a8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4050ac:	ldr	x0, [x0, #4048]
  4050b0:	mov	w1, #0x2                   	// #2
  4050b4:	str	w1, [x0]
  4050b8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4050bc:	ldr	x0, [x0, #3912]
  4050c0:	ldr	w0, [x0]
  4050c4:	cmp	w0, #0x0
  4050c8:	b.ne	4050d4 <ferror@plt+0x3cb4>  // b.any
  4050cc:	mov	w0, #0x1                   	// #1
  4050d0:	b	4050d8 <ferror@plt+0x3cb8>
  4050d4:	mov	w0, #0x2                   	// #2
  4050d8:	adrp	x1, 418000 <ferror@plt+0x16be0>
  4050dc:	ldr	x1, [x1, #3936]
  4050e0:	str	w0, [x1]
  4050e4:	ldr	x0, [sp, #32]
  4050e8:	str	x0, [sp, #56]
  4050ec:	b	405394 <ferror@plt+0x3f74>
  4050f0:	ldr	x0, [sp, #56]
  4050f4:	ldr	x2, [x0]
  4050f8:	adrp	x0, 407000 <ferror@plt+0x5be0>
  4050fc:	add	x1, x0, #0x768
  405100:	mov	x0, x2
  405104:	bl	4012b0 <strcmp@plt>
  405108:	cmp	w0, #0x0
  40510c:	b.eq	4053a4 <ferror@plt+0x3f84>  // b.none
  405110:	ldr	x0, [sp, #56]
  405114:	ldr	x0, [x0]
  405118:	ldrb	w0, [x0]
  40511c:	cmp	w0, #0x2d
  405120:	b.ne	405388 <ferror@plt+0x3f68>  // b.any
  405124:	ldr	x0, [sp, #56]
  405128:	ldr	x0, [x0]
  40512c:	add	x0, x0, #0x1
  405130:	ldrb	w0, [x0]
  405134:	cmp	w0, #0x2d
  405138:	b.eq	405388 <ferror@plt+0x3f68>  // b.none
  40513c:	mov	w0, #0x1                   	// #1
  405140:	str	w0, [sp, #72]
  405144:	b	40536c <ferror@plt+0x3f4c>
  405148:	ldr	x0, [sp, #56]
  40514c:	ldr	x1, [x0]
  405150:	ldrsw	x0, [sp, #72]
  405154:	add	x0, x1, x0
  405158:	ldrb	w0, [x0]
  40515c:	sub	w0, w0, #0x31
  405160:	cmp	w0, #0x49
  405164:	b.hi	405310 <ferror@plt+0x3ef0>  // b.pmore
  405168:	adrp	x1, 407000 <ferror@plt+0x5be0>
  40516c:	add	x1, x1, #0x934
  405170:	ldr	w0, [x1, w0, uxtw #2]
  405174:	adr	x1, 405180 <ferror@plt+0x3d60>
  405178:	add	x0, x1, w0, sxtw #2
  40517c:	br	x0
  405180:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405184:	ldr	x0, [x0, #3936]
  405188:	mov	w1, #0x2                   	// #2
  40518c:	str	w1, [x0]
  405190:	b	405360 <ferror@plt+0x3f40>
  405194:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405198:	ldr	x0, [x0, #4048]
  40519c:	mov	w1, #0x2                   	// #2
  4051a0:	str	w1, [x0]
  4051a4:	b	405360 <ferror@plt+0x3f40>
  4051a8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4051ac:	ldr	x0, [x0, #4048]
  4051b0:	mov	w1, #0x1                   	// #1
  4051b4:	str	w1, [x0]
  4051b8:	b	405360 <ferror@plt+0x3f40>
  4051bc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4051c0:	ldr	x0, [x0, #4032]
  4051c4:	mov	w1, #0x1                   	// #1
  4051c8:	strb	w1, [x0]
  4051cc:	b	405360 <ferror@plt+0x3f40>
  4051d0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4051d4:	ldr	x0, [x0, #4048]
  4051d8:	mov	w1, #0x3                   	// #3
  4051dc:	str	w1, [x0]
  4051e0:	b	405360 <ferror@plt+0x3f40>
  4051e4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4051e8:	ldr	x0, [x0, #3944]
  4051ec:	mov	w1, #0x1                   	// #1
  4051f0:	strb	w1, [x0]
  4051f4:	b	405360 <ferror@plt+0x3f40>
  4051f8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4051fc:	ldr	x0, [x0, #3896]
  405200:	mov	w1, #0x1                   	// #1
  405204:	strb	w1, [x0]
  405208:	b	405360 <ferror@plt+0x3f40>
  40520c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405210:	ldr	x0, [x0, #3976]
  405214:	strb	wzr, [x0]
  405218:	b	405360 <ferror@plt+0x3f40>
  40521c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405220:	ldr	x0, [x0, #3952]
  405224:	mov	w1, #0x1                   	// #1
  405228:	str	w1, [x0]
  40522c:	b	405360 <ferror@plt+0x3f40>
  405230:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405234:	ldr	x0, [x0, #3952]
  405238:	mov	w1, #0x2                   	// #2
  40523c:	str	w1, [x0]
  405240:	b	405360 <ferror@plt+0x3f40>
  405244:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405248:	ldr	x0, [x0, #3952]
  40524c:	mov	w1, #0x3                   	// #3
  405250:	str	w1, [x0]
  405254:	b	405360 <ferror@plt+0x3f40>
  405258:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40525c:	ldr	x0, [x0, #3952]
  405260:	mov	w1, #0x4                   	// #4
  405264:	str	w1, [x0]
  405268:	b	405360 <ferror@plt+0x3f40>
  40526c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405270:	ldr	x0, [x0, #3952]
  405274:	mov	w1, #0x5                   	// #5
  405278:	str	w1, [x0]
  40527c:	b	405360 <ferror@plt+0x3f40>
  405280:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405284:	ldr	x0, [x0, #3952]
  405288:	mov	w1, #0x6                   	// #6
  40528c:	str	w1, [x0]
  405290:	b	405360 <ferror@plt+0x3f40>
  405294:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405298:	ldr	x0, [x0, #3952]
  40529c:	mov	w1, #0x7                   	// #7
  4052a0:	str	w1, [x0]
  4052a4:	b	405360 <ferror@plt+0x3f40>
  4052a8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4052ac:	ldr	x0, [x0, #3952]
  4052b0:	mov	w1, #0x8                   	// #8
  4052b4:	str	w1, [x0]
  4052b8:	b	405360 <ferror@plt+0x3f40>
  4052bc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4052c0:	ldr	x0, [x0, #3952]
  4052c4:	mov	w1, #0x9                   	// #9
  4052c8:	str	w1, [x0]
  4052cc:	b	405360 <ferror@plt+0x3f40>
  4052d0:	bl	4048ec <ferror@plt+0x34cc>
  4052d4:	b	405360 <ferror@plt+0x3f40>
  4052d8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4052dc:	ldr	x0, [x0, #3856]
  4052e0:	ldr	w0, [x0]
  4052e4:	add	w1, w0, #0x1
  4052e8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4052ec:	ldr	x0, [x0, #3856]
  4052f0:	str	w1, [x0]
  4052f4:	b	405360 <ferror@plt+0x3f40>
  4052f8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4052fc:	ldr	x0, [x0, #4056]
  405300:	ldr	x0, [x0]
  405304:	bl	40492c <ferror@plt+0x350c>
  405308:	mov	w0, #0x0                   	// #0
  40530c:	bl	401130 <exit@plt>
  405310:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405314:	ldr	x0, [x0, #3880]
  405318:	ldr	x4, [x0]
  40531c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405320:	ldr	x0, [x0, #4056]
  405324:	ldr	x1, [x0]
  405328:	ldr	x0, [sp, #56]
  40532c:	ldr	x0, [x0]
  405330:	mov	x3, x0
  405334:	mov	x2, x1
  405338:	adrp	x0, 407000 <ferror@plt+0x5be0>
  40533c:	add	x1, x0, #0x7a0
  405340:	mov	x0, x4
  405344:	bl	401410 <fprintf@plt>
  405348:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40534c:	ldr	x0, [x0, #4056]
  405350:	ldr	x0, [x0]
  405354:	bl	40492c <ferror@plt+0x350c>
  405358:	mov	w0, #0x1                   	// #1
  40535c:	bl	401130 <exit@plt>
  405360:	ldr	w0, [sp, #72]
  405364:	add	w0, w0, #0x1
  405368:	str	w0, [sp, #72]
  40536c:	ldr	x0, [sp, #56]
  405370:	ldr	x1, [x0]
  405374:	ldrsw	x0, [sp, #72]
  405378:	add	x0, x1, x0
  40537c:	ldrb	w0, [x0]
  405380:	cmp	w0, #0x0
  405384:	b.ne	405148 <ferror@plt+0x3d28>  // b.any
  405388:	ldr	x0, [sp, #56]
  40538c:	ldr	x0, [x0, #8]
  405390:	str	x0, [sp, #56]
  405394:	ldr	x0, [sp, #56]
  405398:	cmp	x0, #0x0
  40539c:	b.ne	4050f0 <ferror@plt+0x3cd0>  // b.any
  4053a0:	b	4053a8 <ferror@plt+0x3f88>
  4053a4:	nop
  4053a8:	ldr	x0, [sp, #32]
  4053ac:	str	x0, [sp, #56]
  4053b0:	b	4057b4 <ferror@plt+0x4394>
  4053b4:	ldr	x0, [sp, #56]
  4053b8:	ldr	x2, [x0]
  4053bc:	adrp	x0, 407000 <ferror@plt+0x5be0>
  4053c0:	add	x1, x0, #0x768
  4053c4:	mov	x0, x2
  4053c8:	bl	4012b0 <strcmp@plt>
  4053cc:	cmp	w0, #0x0
  4053d0:	b.eq	4057c4 <ferror@plt+0x43a4>  // b.none
  4053d4:	ldr	x0, [sp, #56]
  4053d8:	ldr	x2, [x0]
  4053dc:	adrp	x0, 407000 <ferror@plt+0x5be0>
  4053e0:	add	x1, x0, #0x7b8
  4053e4:	mov	x0, x2
  4053e8:	bl	4012b0 <strcmp@plt>
  4053ec:	cmp	w0, #0x0
  4053f0:	b.ne	405408 <ferror@plt+0x3fe8>  // b.any
  4053f4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4053f8:	ldr	x0, [x0, #3936]
  4053fc:	mov	w1, #0x2                   	// #2
  405400:	str	w1, [x0]
  405404:	b	4057a8 <ferror@plt+0x4388>
  405408:	ldr	x0, [sp, #56]
  40540c:	ldr	x2, [x0]
  405410:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405414:	add	x1, x0, #0x7c8
  405418:	mov	x0, x2
  40541c:	bl	4012b0 <strcmp@plt>
  405420:	cmp	w0, #0x0
  405424:	b.ne	40543c <ferror@plt+0x401c>  // b.any
  405428:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40542c:	ldr	x0, [x0, #4048]
  405430:	mov	w1, #0x2                   	// #2
  405434:	str	w1, [x0]
  405438:	b	4057a8 <ferror@plt+0x4388>
  40543c:	ldr	x0, [sp, #56]
  405440:	ldr	x2, [x0]
  405444:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405448:	add	x1, x0, #0x7d8
  40544c:	mov	x0, x2
  405450:	bl	4012b0 <strcmp@plt>
  405454:	cmp	w0, #0x0
  405458:	b.ne	405470 <ferror@plt+0x4050>  // b.any
  40545c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405460:	ldr	x0, [x0, #4048]
  405464:	mov	w1, #0x1                   	// #1
  405468:	str	w1, [x0]
  40546c:	b	4057a8 <ferror@plt+0x4388>
  405470:	ldr	x0, [sp, #56]
  405474:	ldr	x2, [x0]
  405478:	adrp	x0, 407000 <ferror@plt+0x5be0>
  40547c:	add	x1, x0, #0x7e8
  405480:	mov	x0, x2
  405484:	bl	4012b0 <strcmp@plt>
  405488:	cmp	w0, #0x0
  40548c:	b.ne	4054a4 <ferror@plt+0x4084>  // b.any
  405490:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405494:	ldr	x0, [x0, #4032]
  405498:	mov	w1, #0x1                   	// #1
  40549c:	strb	w1, [x0]
  4054a0:	b	4057a8 <ferror@plt+0x4388>
  4054a4:	ldr	x0, [sp, #56]
  4054a8:	ldr	x2, [x0]
  4054ac:	adrp	x0, 407000 <ferror@plt+0x5be0>
  4054b0:	add	x1, x0, #0x7f0
  4054b4:	mov	x0, x2
  4054b8:	bl	4012b0 <strcmp@plt>
  4054bc:	cmp	w0, #0x0
  4054c0:	b.ne	4054d8 <ferror@plt+0x40b8>  // b.any
  4054c4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4054c8:	ldr	x0, [x0, #4048]
  4054cc:	mov	w1, #0x3                   	// #3
  4054d0:	str	w1, [x0]
  4054d4:	b	4057a8 <ferror@plt+0x4388>
  4054d8:	ldr	x0, [sp, #56]
  4054dc:	ldr	x2, [x0]
  4054e0:	adrp	x0, 407000 <ferror@plt+0x5be0>
  4054e4:	add	x1, x0, #0x7f8
  4054e8:	mov	x0, x2
  4054ec:	bl	4012b0 <strcmp@plt>
  4054f0:	cmp	w0, #0x0
  4054f4:	b.ne	40550c <ferror@plt+0x40ec>  // b.any
  4054f8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4054fc:	ldr	x0, [x0, #3944]
  405500:	mov	w1, #0x1                   	// #1
  405504:	strb	w1, [x0]
  405508:	b	4057a8 <ferror@plt+0x4388>
  40550c:	ldr	x0, [sp, #56]
  405510:	ldr	x2, [x0]
  405514:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405518:	add	x1, x0, #0x800
  40551c:	mov	x0, x2
  405520:	bl	4012b0 <strcmp@plt>
  405524:	cmp	w0, #0x0
  405528:	b.ne	405540 <ferror@plt+0x4120>  // b.any
  40552c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405530:	ldr	x0, [x0, #3896]
  405534:	mov	w1, #0x1                   	// #1
  405538:	strb	w1, [x0]
  40553c:	b	4057a8 <ferror@plt+0x4388>
  405540:	ldr	x0, [sp, #56]
  405544:	ldr	x2, [x0]
  405548:	adrp	x0, 407000 <ferror@plt+0x5be0>
  40554c:	add	x1, x0, #0x808
  405550:	mov	x0, x2
  405554:	bl	4012b0 <strcmp@plt>
  405558:	cmp	w0, #0x0
  40555c:	b.ne	405570 <ferror@plt+0x4150>  // b.any
  405560:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405564:	ldr	x0, [x0, #3976]
  405568:	strb	wzr, [x0]
  40556c:	b	4057a8 <ferror@plt+0x4388>
  405570:	ldr	x0, [sp, #56]
  405574:	ldr	x2, [x0]
  405578:	adrp	x0, 407000 <ferror@plt+0x5be0>
  40557c:	add	x1, x0, #0x810
  405580:	mov	x0, x2
  405584:	bl	4012b0 <strcmp@plt>
  405588:	cmp	w0, #0x0
  40558c:	b.ne	405598 <ferror@plt+0x4178>  // b.any
  405590:	bl	4048ec <ferror@plt+0x34cc>
  405594:	b	4057a8 <ferror@plt+0x4388>
  405598:	ldr	x0, [sp, #56]
  40559c:	ldr	x2, [x0]
  4055a0:	adrp	x0, 407000 <ferror@plt+0x5be0>
  4055a4:	add	x1, x0, #0x820
  4055a8:	mov	x0, x2
  4055ac:	bl	4012b0 <strcmp@plt>
  4055b0:	cmp	w0, #0x0
  4055b4:	b.ne	4055c0 <ferror@plt+0x41a0>  // b.any
  4055b8:	bl	4048ec <ferror@plt+0x34cc>
  4055bc:	b	4057a8 <ferror@plt+0x4388>
  4055c0:	ldr	x0, [sp, #56]
  4055c4:	ldr	x2, [x0]
  4055c8:	adrp	x0, 407000 <ferror@plt+0x5be0>
  4055cc:	add	x1, x0, #0x830
  4055d0:	mov	x0, x2
  4055d4:	bl	4012b0 <strcmp@plt>
  4055d8:	cmp	w0, #0x0
  4055dc:	b.ne	4055f4 <ferror@plt+0x41d4>  // b.any
  4055e0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4055e4:	ldr	x0, [x0, #3872]
  4055e8:	mov	w1, #0x1                   	// #1
  4055ec:	str	w1, [x0]
  4055f0:	b	4057a8 <ferror@plt+0x4388>
  4055f4:	ldr	x0, [sp, #56]
  4055f8:	ldr	x2, [x0]
  4055fc:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405600:	add	x1, x0, #0x840
  405604:	mov	x0, x2
  405608:	bl	4012b0 <strcmp@plt>
  40560c:	cmp	w0, #0x0
  405610:	b.ne	405624 <ferror@plt+0x4204>  // b.any
  405614:	ldr	x0, [sp, #56]
  405618:	ldr	x0, [x0]
  40561c:	bl	404974 <ferror@plt+0x3554>
  405620:	b	4057a8 <ferror@plt+0x4388>
  405624:	ldr	x0, [sp, #56]
  405628:	ldr	x2, [x0]
  40562c:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405630:	add	x1, x0, #0x858
  405634:	mov	x0, x2
  405638:	bl	4012b0 <strcmp@plt>
  40563c:	cmp	w0, #0x0
  405640:	b.ne	405654 <ferror@plt+0x4234>  // b.any
  405644:	ldr	x0, [sp, #56]
  405648:	ldr	x0, [x0]
  40564c:	bl	404974 <ferror@plt+0x3554>
  405650:	b	4057a8 <ferror@plt+0x4388>
  405654:	ldr	x0, [sp, #56]
  405658:	ldr	x2, [x0]
  40565c:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405660:	add	x1, x0, #0x870
  405664:	mov	x0, x2
  405668:	bl	4012b0 <strcmp@plt>
  40566c:	cmp	w0, #0x0
  405670:	b.ne	405688 <ferror@plt+0x4268>  // b.any
  405674:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405678:	ldr	x0, [x0, #3952]
  40567c:	mov	w1, #0x1                   	// #1
  405680:	str	w1, [x0]
  405684:	b	4057a8 <ferror@plt+0x4388>
  405688:	ldr	x0, [sp, #56]
  40568c:	ldr	x2, [x0]
  405690:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405694:	add	x1, x0, #0x878
  405698:	mov	x0, x2
  40569c:	bl	4012b0 <strcmp@plt>
  4056a0:	cmp	w0, #0x0
  4056a4:	b.ne	4056bc <ferror@plt+0x429c>  // b.any
  4056a8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4056ac:	ldr	x0, [x0, #3952]
  4056b0:	mov	w1, #0x9                   	// #9
  4056b4:	str	w1, [x0]
  4056b8:	b	4057a8 <ferror@plt+0x4388>
  4056bc:	ldr	x0, [sp, #56]
  4056c0:	ldr	x2, [x0]
  4056c4:	adrp	x0, 407000 <ferror@plt+0x5be0>
  4056c8:	add	x1, x0, #0x880
  4056cc:	mov	x0, x2
  4056d0:	bl	4012b0 <strcmp@plt>
  4056d4:	cmp	w0, #0x0
  4056d8:	b.ne	4056fc <ferror@plt+0x42dc>  // b.any
  4056dc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4056e0:	ldr	x0, [x0, #3856]
  4056e4:	ldr	w0, [x0]
  4056e8:	add	w1, w0, #0x1
  4056ec:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4056f0:	ldr	x0, [x0, #3856]
  4056f4:	str	w1, [x0]
  4056f8:	b	4057a8 <ferror@plt+0x4388>
  4056fc:	ldr	x0, [sp, #56]
  405700:	ldr	x2, [x0]
  405704:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405708:	add	x1, x0, #0x890
  40570c:	mov	x0, x2
  405710:	bl	4012b0 <strcmp@plt>
  405714:	cmp	w0, #0x0
  405718:	b.ne	405734 <ferror@plt+0x4314>  // b.any
  40571c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405720:	ldr	x0, [x0, #4056]
  405724:	ldr	x0, [x0]
  405728:	bl	40492c <ferror@plt+0x350c>
  40572c:	mov	w0, #0x0                   	// #0
  405730:	bl	401130 <exit@plt>
  405734:	ldr	x0, [sp, #56]
  405738:	ldr	x3, [x0]
  40573c:	mov	x2, #0x2                   	// #2
  405740:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405744:	add	x1, x0, #0x768
  405748:	mov	x0, x3
  40574c:	bl	4011e0 <strncmp@plt>
  405750:	cmp	w0, #0x0
  405754:	b.ne	4057a8 <ferror@plt+0x4388>  // b.any
  405758:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40575c:	ldr	x0, [x0, #3880]
  405760:	ldr	x4, [x0]
  405764:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405768:	ldr	x0, [x0, #4056]
  40576c:	ldr	x1, [x0]
  405770:	ldr	x0, [sp, #56]
  405774:	ldr	x0, [x0]
  405778:	mov	x3, x0
  40577c:	mov	x2, x1
  405780:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405784:	add	x1, x0, #0x7a0
  405788:	mov	x0, x4
  40578c:	bl	401410 <fprintf@plt>
  405790:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405794:	ldr	x0, [x0, #4056]
  405798:	ldr	x0, [x0]
  40579c:	bl	40492c <ferror@plt+0x350c>
  4057a0:	mov	w0, #0x1                   	// #1
  4057a4:	bl	401130 <exit@plt>
  4057a8:	ldr	x0, [sp, #56]
  4057ac:	ldr	x0, [x0, #8]
  4057b0:	str	x0, [sp, #56]
  4057b4:	ldr	x0, [sp, #56]
  4057b8:	cmp	x0, #0x0
  4057bc:	b.ne	4053b4 <ferror@plt+0x3f94>  // b.any
  4057c0:	b	4057c8 <ferror@plt+0x43a8>
  4057c4:	nop
  4057c8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4057cc:	ldr	x0, [x0, #3856]
  4057d0:	ldr	w0, [x0]
  4057d4:	cmp	w0, #0x4
  4057d8:	b.le	4057ec <ferror@plt+0x43cc>
  4057dc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4057e0:	ldr	x0, [x0, #3856]
  4057e4:	mov	w1, #0x4                   	// #4
  4057e8:	str	w1, [x0]
  4057ec:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4057f0:	ldr	x0, [x0, #4048]
  4057f4:	ldr	w0, [x0]
  4057f8:	cmp	w0, #0x1
  4057fc:	b.ne	405838 <ferror@plt+0x4418>  // b.any
  405800:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405804:	ldr	x0, [x0, #3896]
  405808:	ldrb	w0, [x0]
  40580c:	cmp	w0, #0x0
  405810:	b.eq	405838 <ferror@plt+0x4418>  // b.none
  405814:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405818:	ldr	x0, [x0, #3952]
  40581c:	ldr	w0, [x0]
  405820:	cmp	w0, #0x2
  405824:	b.le	405838 <ferror@plt+0x4418>
  405828:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40582c:	ldr	x0, [x0, #3952]
  405830:	mov	w1, #0x2                   	// #2
  405834:	str	w1, [x0]
  405838:	adrp	x0, 418000 <ferror@plt+0x16be0>
  40583c:	ldr	x0, [x0, #4048]
  405840:	ldr	w0, [x0]
  405844:	cmp	w0, #0x3
  405848:	b.ne	405894 <ferror@plt+0x4474>  // b.any
  40584c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405850:	ldr	x0, [x0, #3936]
  405854:	ldr	w0, [x0]
  405858:	cmp	w0, #0x2
  40585c:	b.ne	405894 <ferror@plt+0x4474>  // b.any
  405860:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405864:	ldr	x0, [x0, #3880]
  405868:	ldr	x3, [x0]
  40586c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405870:	ldr	x0, [x0, #4056]
  405874:	ldr	x0, [x0]
  405878:	mov	x2, x0
  40587c:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405880:	add	x1, x0, #0x898
  405884:	mov	x0, x3
  405888:	bl	401410 <fprintf@plt>
  40588c:	mov	w0, #0x1                   	// #1
  405890:	bl	401130 <exit@plt>
  405894:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405898:	ldr	x0, [x0, #3936]
  40589c:	ldr	w0, [x0]
  4058a0:	cmp	w0, #0x2
  4058a4:	b.ne	4058cc <ferror@plt+0x44ac>  // b.any
  4058a8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4058ac:	ldr	x0, [x0, #3912]
  4058b0:	ldr	w0, [x0]
  4058b4:	cmp	w0, #0x0
  4058b8:	b.ne	4058cc <ferror@plt+0x44ac>  // b.any
  4058bc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4058c0:	ldr	x0, [x0, #3936]
  4058c4:	mov	w1, #0x1                   	// #1
  4058c8:	str	w1, [x0]
  4058cc:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4058d0:	ldr	x0, [x0, #4048]
  4058d4:	ldr	w0, [x0]
  4058d8:	cmp	w0, #0x1
  4058dc:	b.eq	4058ec <ferror@plt+0x44cc>  // b.none
  4058e0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4058e4:	ldr	x0, [x0, #3952]
  4058e8:	str	wzr, [x0]
  4058ec:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4058f0:	ldr	x0, [x0, #3936]
  4058f4:	ldr	w0, [x0]
  4058f8:	cmp	w0, #0x3
  4058fc:	b.ne	405930 <ferror@plt+0x4510>  // b.any
  405900:	adrp	x0, 402000 <ferror@plt+0xbe0>
  405904:	add	x1, x0, #0xad8
  405908:	mov	w0, #0x2                   	// #2
  40590c:	bl	4011a0 <signal@plt>
  405910:	adrp	x0, 402000 <ferror@plt+0xbe0>
  405914:	add	x1, x0, #0xad8
  405918:	mov	w0, #0xf                   	// #15
  40591c:	bl	4011a0 <signal@plt>
  405920:	adrp	x0, 402000 <ferror@plt+0xbe0>
  405924:	add	x1, x0, #0xad8
  405928:	mov	w0, #0x1                   	// #1
  40592c:	bl	4011a0 <signal@plt>
  405930:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405934:	ldr	x0, [x0, #4048]
  405938:	ldr	w0, [x0]
  40593c:	cmp	w0, #0x1
  405940:	b.ne	405a0c <ferror@plt+0x45ec>  // b.any
  405944:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405948:	ldr	x0, [x0, #3936]
  40594c:	ldr	w0, [x0]
  405950:	cmp	w0, #0x1
  405954:	b.ne	405964 <ferror@plt+0x4544>  // b.any
  405958:	mov	x0, #0x0                   	// #0
  40595c:	bl	4030bc <ferror@plt+0x1c9c>
  405960:	b	405c50 <ferror@plt+0x4830>
  405964:	mov	w0, #0x1                   	// #1
  405968:	strb	w0, [sp, #55]
  40596c:	ldr	x0, [sp, #32]
  405970:	str	x0, [sp, #56]
  405974:	b	4059fc <ferror@plt+0x45dc>
  405978:	ldr	x0, [sp, #56]
  40597c:	ldr	x2, [x0]
  405980:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405984:	add	x1, x0, #0x768
  405988:	mov	x0, x2
  40598c:	bl	4012b0 <strcmp@plt>
  405990:	cmp	w0, #0x0
  405994:	b.ne	4059a0 <ferror@plt+0x4580>  // b.any
  405998:	strb	wzr, [sp, #55]
  40599c:	b	4059f0 <ferror@plt+0x45d0>
  4059a0:	ldr	x0, [sp, #56]
  4059a4:	ldr	x0, [x0]
  4059a8:	ldrb	w0, [x0]
  4059ac:	cmp	w0, #0x2d
  4059b0:	b.ne	4059c0 <ferror@plt+0x45a0>  // b.any
  4059b4:	ldrb	w0, [sp, #55]
  4059b8:	cmp	w0, #0x0
  4059bc:	b.ne	4059ec <ferror@plt+0x45cc>  // b.any
  4059c0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4059c4:	ldr	x0, [x0, #3888]
  4059c8:	ldr	w0, [x0]
  4059cc:	add	w1, w0, #0x1
  4059d0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  4059d4:	ldr	x0, [x0, #3888]
  4059d8:	str	w1, [x0]
  4059dc:	ldr	x0, [sp, #56]
  4059e0:	ldr	x0, [x0]
  4059e4:	bl	4030bc <ferror@plt+0x1c9c>
  4059e8:	b	4059f0 <ferror@plt+0x45d0>
  4059ec:	nop
  4059f0:	ldr	x0, [sp, #56]
  4059f4:	ldr	x0, [x0, #8]
  4059f8:	str	x0, [sp, #56]
  4059fc:	ldr	x0, [sp, #56]
  405a00:	cmp	x0, #0x0
  405a04:	b.ne	405978 <ferror@plt+0x4558>  // b.any
  405a08:	b	405c50 <ferror@plt+0x4830>
  405a0c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405a10:	ldr	x0, [x0, #4048]
  405a14:	ldr	w0, [x0]
  405a18:	cmp	w0, #0x2
  405a1c:	b.ne	405b1c <ferror@plt+0x46fc>  // b.any
  405a20:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405a24:	ldr	x0, [x0, #4024]
  405a28:	strb	wzr, [x0]
  405a2c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405a30:	ldr	x0, [x0, #3936]
  405a34:	ldr	w0, [x0]
  405a38:	cmp	w0, #0x1
  405a3c:	b.ne	405a4c <ferror@plt+0x462c>  // b.any
  405a40:	mov	x0, #0x0                   	// #0
  405a44:	bl	403a48 <ferror@plt+0x2628>
  405a48:	b	405af0 <ferror@plt+0x46d0>
  405a4c:	mov	w0, #0x1                   	// #1
  405a50:	strb	w0, [sp, #55]
  405a54:	ldr	x0, [sp, #32]
  405a58:	str	x0, [sp, #56]
  405a5c:	b	405ae4 <ferror@plt+0x46c4>
  405a60:	ldr	x0, [sp, #56]
  405a64:	ldr	x2, [x0]
  405a68:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405a6c:	add	x1, x0, #0x768
  405a70:	mov	x0, x2
  405a74:	bl	4012b0 <strcmp@plt>
  405a78:	cmp	w0, #0x0
  405a7c:	b.ne	405a88 <ferror@plt+0x4668>  // b.any
  405a80:	strb	wzr, [sp, #55]
  405a84:	b	405ad8 <ferror@plt+0x46b8>
  405a88:	ldr	x0, [sp, #56]
  405a8c:	ldr	x0, [x0]
  405a90:	ldrb	w0, [x0]
  405a94:	cmp	w0, #0x2d
  405a98:	b.ne	405aa8 <ferror@plt+0x4688>  // b.any
  405a9c:	ldrb	w0, [sp, #55]
  405aa0:	cmp	w0, #0x0
  405aa4:	b.ne	405ad4 <ferror@plt+0x46b4>  // b.any
  405aa8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405aac:	ldr	x0, [x0, #3888]
  405ab0:	ldr	w0, [x0]
  405ab4:	add	w1, w0, #0x1
  405ab8:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405abc:	ldr	x0, [x0, #3888]
  405ac0:	str	w1, [x0]
  405ac4:	ldr	x0, [sp, #56]
  405ac8:	ldr	x0, [x0]
  405acc:	bl	403a48 <ferror@plt+0x2628>
  405ad0:	b	405ad8 <ferror@plt+0x46b8>
  405ad4:	nop
  405ad8:	ldr	x0, [sp, #56]
  405adc:	ldr	x0, [x0, #8]
  405ae0:	str	x0, [sp, #56]
  405ae4:	ldr	x0, [sp, #56]
  405ae8:	cmp	x0, #0x0
  405aec:	b.ne	405a60 <ferror@plt+0x4640>  // b.any
  405af0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405af4:	ldr	x0, [x0, #4024]
  405af8:	ldrb	w0, [x0]
  405afc:	cmp	w0, #0x0
  405b00:	b.eq	405c50 <ferror@plt+0x4830>  // b.none
  405b04:	mov	w0, #0x2                   	// #2
  405b08:	bl	40261c <ferror@plt+0x11fc>
  405b0c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405b10:	ldr	x0, [x0, #3960]
  405b14:	ldr	w0, [x0]
  405b18:	bl	401130 <exit@plt>
  405b1c:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405b20:	ldr	x0, [x0, #4000]
  405b24:	strb	wzr, [x0]
  405b28:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405b2c:	ldr	x0, [x0, #3936]
  405b30:	ldr	w0, [x0]
  405b34:	cmp	w0, #0x1
  405b38:	b.ne	405b48 <ferror@plt+0x4728>  // b.any
  405b3c:	mov	x0, #0x0                   	// #0
  405b40:	bl	404480 <ferror@plt+0x3060>
  405b44:	b	405bec <ferror@plt+0x47cc>
  405b48:	mov	w0, #0x1                   	// #1
  405b4c:	strb	w0, [sp, #55]
  405b50:	ldr	x0, [sp, #32]
  405b54:	str	x0, [sp, #56]
  405b58:	b	405be0 <ferror@plt+0x47c0>
  405b5c:	ldr	x0, [sp, #56]
  405b60:	ldr	x2, [x0]
  405b64:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405b68:	add	x1, x0, #0x768
  405b6c:	mov	x0, x2
  405b70:	bl	4012b0 <strcmp@plt>
  405b74:	cmp	w0, #0x0
  405b78:	b.ne	405b84 <ferror@plt+0x4764>  // b.any
  405b7c:	strb	wzr, [sp, #55]
  405b80:	b	405bd4 <ferror@plt+0x47b4>
  405b84:	ldr	x0, [sp, #56]
  405b88:	ldr	x0, [x0]
  405b8c:	ldrb	w0, [x0]
  405b90:	cmp	w0, #0x2d
  405b94:	b.ne	405ba4 <ferror@plt+0x4784>  // b.any
  405b98:	ldrb	w0, [sp, #55]
  405b9c:	cmp	w0, #0x0
  405ba0:	b.ne	405bd0 <ferror@plt+0x47b0>  // b.any
  405ba4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405ba8:	ldr	x0, [x0, #3888]
  405bac:	ldr	w0, [x0]
  405bb0:	add	w1, w0, #0x1
  405bb4:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405bb8:	ldr	x0, [x0, #3888]
  405bbc:	str	w1, [x0]
  405bc0:	ldr	x0, [sp, #56]
  405bc4:	ldr	x0, [x0]
  405bc8:	bl	404480 <ferror@plt+0x3060>
  405bcc:	b	405bd4 <ferror@plt+0x47b4>
  405bd0:	nop
  405bd4:	ldr	x0, [sp, #56]
  405bd8:	ldr	x0, [x0, #8]
  405bdc:	str	x0, [sp, #56]
  405be0:	ldr	x0, [sp, #56]
  405be4:	cmp	x0, #0x0
  405be8:	b.ne	405b5c <ferror@plt+0x473c>  // b.any
  405bec:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405bf0:	ldr	x0, [x0, #4000]
  405bf4:	ldrb	w0, [x0]
  405bf8:	cmp	w0, #0x0
  405bfc:	b.eq	405c50 <ferror@plt+0x4830>  // b.none
  405c00:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405c04:	ldr	x0, [x0, #3976]
  405c08:	ldrb	w0, [x0]
  405c0c:	cmp	w0, #0x0
  405c10:	b.eq	405c38 <ferror@plt+0x4818>  // b.none
  405c14:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405c18:	ldr	x0, [x0, #3880]
  405c1c:	ldr	x0, [x0]
  405c20:	mov	x3, x0
  405c24:	mov	x2, #0x70                  	// #112
  405c28:	mov	x1, #0x1                   	// #1
  405c2c:	adrp	x0, 407000 <ferror@plt+0x5be0>
  405c30:	add	x0, x0, #0x8c0
  405c34:	bl	401330 <fwrite@plt>
  405c38:	mov	w0, #0x2                   	// #2
  405c3c:	bl	40261c <ferror@plt+0x11fc>
  405c40:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405c44:	ldr	x0, [x0, #3960]
  405c48:	ldr	w0, [x0]
  405c4c:	bl	401130 <exit@plt>
  405c50:	ldr	x0, [sp, #32]
  405c54:	str	x0, [sp, #56]
  405c58:	b	405c94 <ferror@plt+0x4874>
  405c5c:	ldr	x0, [sp, #56]
  405c60:	ldr	x0, [x0, #8]
  405c64:	str	x0, [sp, #40]
  405c68:	ldr	x0, [sp, #56]
  405c6c:	ldr	x0, [x0]
  405c70:	cmp	x0, #0x0
  405c74:	b.eq	405c84 <ferror@plt+0x4864>  // b.none
  405c78:	ldr	x0, [sp, #56]
  405c7c:	ldr	x0, [x0]
  405c80:	bl	4012f0 <free@plt>
  405c84:	ldr	x0, [sp, #56]
  405c88:	bl	4012f0 <free@plt>
  405c8c:	ldr	x0, [sp, #40]
  405c90:	str	x0, [sp, #56]
  405c94:	ldr	x0, [sp, #56]
  405c98:	cmp	x0, #0x0
  405c9c:	b.ne	405c5c <ferror@plt+0x483c>  // b.any
  405ca0:	adrp	x0, 418000 <ferror@plt+0x16be0>
  405ca4:	ldr	x0, [x0, #3960]
  405ca8:	ldr	w0, [x0]
  405cac:	ldp	x29, x30, [sp], #80
  405cb0:	ret
  405cb4:	nop
  405cb8:	stp	x29, x30, [sp, #-64]!
  405cbc:	mov	x29, sp
  405cc0:	stp	x19, x20, [sp, #16]
  405cc4:	adrp	x20, 418000 <ferror@plt+0x16be0>
  405cc8:	add	x20, x20, #0xd08
  405ccc:	stp	x21, x22, [sp, #32]
  405cd0:	adrp	x21, 418000 <ferror@plt+0x16be0>
  405cd4:	add	x21, x21, #0xd00
  405cd8:	sub	x20, x20, x21
  405cdc:	mov	w22, w0
  405ce0:	stp	x23, x24, [sp, #48]
  405ce4:	mov	x23, x1
  405ce8:	mov	x24, x2
  405cec:	bl	4010e8 <strlen@plt-0x38>
  405cf0:	cmp	xzr, x20, asr #3
  405cf4:	b.eq	405d20 <ferror@plt+0x4900>  // b.none
  405cf8:	asr	x20, x20, #3
  405cfc:	mov	x19, #0x0                   	// #0
  405d00:	ldr	x3, [x21, x19, lsl #3]
  405d04:	mov	x2, x24
  405d08:	add	x19, x19, #0x1
  405d0c:	mov	x1, x23
  405d10:	mov	w0, w22
  405d14:	blr	x3
  405d18:	cmp	x20, x19
  405d1c:	b.ne	405d00 <ferror@plt+0x48e0>  // b.any
  405d20:	ldp	x19, x20, [sp, #16]
  405d24:	ldp	x21, x22, [sp, #32]
  405d28:	ldp	x23, x24, [sp, #48]
  405d2c:	ldp	x29, x30, [sp], #64
  405d30:	ret
  405d34:	nop
  405d38:	ret
  405d3c:	nop
  405d40:	mov	x2, x1
  405d44:	mov	x1, x0
  405d48:	mov	w0, #0x0                   	// #0
  405d4c:	b	401150 <__xstat64@plt>
  405d50:	mov	x2, x1
  405d54:	mov	x1, x0
  405d58:	mov	w0, #0x0                   	// #0
  405d5c:	b	4012e0 <__lxstat64@plt>

Disassembly of section .fini:

0000000000405d60 <.fini>:
  405d60:	stp	x29, x30, [sp, #-16]!
  405d64:	mov	x29, sp
  405d68:	ldp	x29, x30, [sp], #16
  405d6c:	ret
