

================================================================
== Vivado HLS Report for 'SHA1ProcessMessageBlock_Swapping'
================================================================
* Date:           Mon Sep 12 23:57:23 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        sha1_hls
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-------------------------------------------+-----+-----+-----+-----+----------+
        |                                                                |                                           |  Latency  |  Interval | Pipeline |
        |                            Instance                            |                   Module                  | min | max | min | max |   Type   |
        +----------------------------------------------------------------+-------------------------------------------+-----+-----+-----+-----+----------+
        |C_write_assign_SHA1ProcessMessageBlock_SHA1CircularShift_fu_58  |SHA1ProcessMessageBlock_SHA1CircularShift  |    0|    0|    1|    1| function |
        +----------------------------------------------------------------+-------------------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|    227|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|    227|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-------------------------------------------+---------+-------+---+-----+
    |                            Instance                            |                   Module                  | BRAM_18K| DSP48E| FF| LUT |
    +----------------------------------------------------------------+-------------------------------------------+---------+-------+---+-----+
    |C_write_assign_SHA1ProcessMessageBlock_SHA1CircularShift_fu_58  |SHA1ProcessMessageBlock_SHA1CircularShift  |        0|      0|  0|  227|
    +----------------------------------------------------------------+-------------------------------------------+---------+-------+---+-----+
    |Total                                                           |                                           |        0|      0|  0|  227|
    +----------------------------------------------------------------+-------------------------------------------+---------+-------+---+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+----------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-------------+-----+-----+------------+----------------------------------+--------------+
|B            |  in |   32|   ap_none  |                 B                |    scalar    |
|B_r          |  in |   32|   ap_none  |                B_r               |    scalar    |
|D            |  in |   32|   ap_none  |                 D                |    scalar    |
|E            |  in |   32|   ap_none  |                 E                |    scalar    |
|A            |  in |   32|   ap_none  |                 A                |    scalar    |
|ap_return_0  | out |   32| ap_ctrl_hs | SHA1ProcessMessageBlock_Swapping | return value |
|ap_return_1  | out |   32| ap_ctrl_hs | SHA1ProcessMessageBlock_Swapping | return value |
|ap_return_2  | out |   32| ap_ctrl_hs | SHA1ProcessMessageBlock_Swapping | return value |
|ap_return_3  | out |   32| ap_ctrl_hs | SHA1ProcessMessageBlock_Swapping | return value |
|ap_return_4  | out |   32| ap_ctrl_hs | SHA1ProcessMessageBlock_Swapping | return value |
+-------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 4.52ns
ST_1: temp_read_1 [1/1] 0.00ns
:0  %temp_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %temp_read)

ST_1: D_read_1 [1/1] 0.00ns
:1  %D_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %D_read)

ST_1: C_read_1 [1/1] 0.00ns
:2  %C_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %C_read)

ST_1: B_read_1 [1/1] 0.00ns
:3  %B_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %B_r)

ST_1: A_read_1 [1/1] 0.00ns
:4  %A_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A_read)

ST_1: stg_7 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecPipeline(i32 4, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_1: C_write_assign [1/1] 4.52ns
:6  %C_write_assign = call fastcc i32 @SHA1ProcessMessageBlock_SHA1CircularShift(i6 zeroext 30, i32 %B_read_1)

ST_1: mrv [1/1] 0.00ns
:7  %mrv = insertvalue { i32, i32, i32, i32, i32 } undef, i32 %D_read_1, 0

ST_1: mrv_1 [1/1] 0.00ns
:8  %mrv_1 = insertvalue { i32, i32, i32, i32, i32 } %mrv, i32 %temp_read_1, 1

ST_1: mrv_2 [1/1] 0.00ns
:9  %mrv_2 = insertvalue { i32, i32, i32, i32, i32 } %mrv_1, i32 %A_read_1, 2

ST_1: mrv_3 [1/1] 0.00ns
:10  %mrv_3 = insertvalue { i32, i32, i32, i32, i32 } %mrv_2, i32 %C_write_assign, 3

ST_1: mrv_4 [1/1] 0.00ns
:11  %mrv_4 = insertvalue { i32, i32, i32, i32, i32 } %mrv_3, i32 %C_read_1, 4

ST_1: stg_14 [1/1] 0.00ns
:12  ret { i32, i32, i32, i32, i32 } %mrv_4



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ D]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ E]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp_read_1    (read        ) [ 00]
D_read_1       (read        ) [ 00]
C_read_1       (read        ) [ 00]
B_read_1       (read        ) [ 00]
A_read_1       (read        ) [ 00]
stg_7          (specpipeline) [ 00]
C_write_assign (call        ) [ 00]
mrv            (insertvalue ) [ 00]
mrv_1          (insertvalue ) [ 00]
mrv_2          (insertvalue ) [ 00]
mrv_3          (insertvalue ) [ 00]
mrv_4          (insertvalue ) [ 00]
stg_14         (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="B">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="D">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="D"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="E">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="E"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SHA1ProcessMessageBlock_SHA1CircularShift"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="temp_read_1_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="temp_read_1/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="D_read_1_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="D_read_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="C_read_1_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="B_read_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="A_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="C_write_assign_SHA1ProcessMessageBlock_SHA1CircularShift_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="6" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="C_write_assign/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="mrv_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="160" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="mrv_1_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="160" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="mrv_2_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="160" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mrv_3_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="160" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="mrv_4_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="160" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="32"><net_src comp="10" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="8" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="10" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="24" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="46" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="34" pin="2"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="66" pin="2"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="28" pin="2"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="72" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="52" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="78" pin="2"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="58" pin="3"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="84" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="40" pin="2"/><net_sink comp="90" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: SHA1ProcessMessageBlock_Swapping : B | {1 }
	Port: SHA1ProcessMessageBlock_Swapping : B_r | {1 }
	Port: SHA1ProcessMessageBlock_Swapping : D | {1 }
	Port: SHA1ProcessMessageBlock_Swapping : E | {1 }
	Port: SHA1ProcessMessageBlock_Swapping : A | {1 }
  - Chain level:
	State 1
		mrv_1 : 1
		mrv_2 : 2
		mrv_3 : 3
		mrv_4 : 4
		stg_14 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|
| Operation|                         Functional Unit                        |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|
|   call   | C_write_assign_SHA1ProcessMessageBlock_SHA1CircularShift_fu_58 |    0    |   226   |
|----------|----------------------------------------------------------------|---------|---------|
|          |                     temp_read_1_read_fu_28                     |    0    |    0    |
|          |                       D_read_1_read_fu_34                      |    0    |    0    |
|   read   |                       C_read_1_read_fu_40                      |    0    |    0    |
|          |                       B_read_1_read_fu_46                      |    0    |    0    |
|          |                       A_read_1_read_fu_52                      |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|          |                            mrv_fu_66                           |    0    |    0    |
|          |                           mrv_1_fu_72                          |    0    |    0    |
|insertvalue|                           mrv_2_fu_78                          |    0    |    0    |
|          |                           mrv_3_fu_84                          |    0    |    0    |
|          |                           mrv_4_fu_90                          |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|
|   Total  |                                                                |    0    |   226   |
|----------|----------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   226  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   226  |
+-----------+--------+--------+
