<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIPreAllocateWWMRegs.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIPreAllocateWWMRegs.cpp.html'>SIPreAllocateWWMRegs.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- SIPreAllocateWWMRegs.cpp - WWM Register Pre-allocation -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// Pass to pre-allocated WWM registers</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AMDGPUSubtarget.h.html">"AMDGPUSubtarget.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="SIInstrInfo.h.html">"SIInstrInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="SIRegisterInfo.h.html">"SIRegisterInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="SIMachineFunctionInfo.h.html">"SIMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/PostOrderIterator.h.html">"llvm/ADT/PostOrderIterator.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/VirtRegMap.h.html">"llvm/CodeGen/VirtRegMap.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveInterval.h.html">"llvm/CodeGen/LiveInterval.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html">"llvm/CodeGen/LiveRegMatrix.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td></td></tr>
<tr><th id="29">29</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"si-pre-allocate-wwm-regs"</u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>namespace</b> {</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIPreAllocateWWMRegs" title='(anonymous namespace)::SIPreAllocateWWMRegs' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs">SIPreAllocateWWMRegs</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="36">36</th><td><b>private</b>:</td></tr>
<tr><th id="37">37</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIPreAllocateWWMRegs::TII" title='(anonymous namespace)::SIPreAllocateWWMRegs::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::TII">TII</dfn>;</td></tr>
<tr><th id="38">38</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIPreAllocateWWMRegs::TRI" title='(anonymous namespace)::SIPreAllocateWWMRegs::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::TRI">TRI</dfn>;</td></tr>
<tr><th id="39">39</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIPreAllocateWWMRegs::MRI" title='(anonymous namespace)::SIPreAllocateWWMRegs::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::MRI">MRI</dfn>;</td></tr>
<tr><th id="40">40</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIPreAllocateWWMRegs::LIS" title='(anonymous namespace)::SIPreAllocateWWMRegs::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::LIS">LIS</dfn>;</td></tr>
<tr><th id="41">41</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIPreAllocateWWMRegs::Matrix" title='(anonymous namespace)::SIPreAllocateWWMRegs::Matrix' data-type='llvm::LiveRegMatrix *' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::Matrix">Matrix</dfn>;</td></tr>
<tr><th id="42">42</th><td>  <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="tu decl" id="(anonymousnamespace)::SIPreAllocateWWMRegs::VRM" title='(anonymous namespace)::SIPreAllocateWWMRegs::VRM' data-type='llvm::VirtRegMap *' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::VRM">VRM</dfn>;</td></tr>
<tr><th id="43">43</th><td>  <a class="type" href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo">RegisterClassInfo</a> <dfn class="tu decl" id="(anonymousnamespace)::SIPreAllocateWWMRegs::RegClassInfo" title='(anonymous namespace)::SIPreAllocateWWMRegs::RegClassInfo' data-type='llvm::RegisterClassInfo' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::RegClassInfo">RegClassInfo</dfn>;</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SIPreAllocateWWMRegs::RegsToRewrite" title='(anonymous namespace)::SIPreAllocateWWMRegs::RegsToRewrite' data-type='std::vector&lt;unsigned int&gt;' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::RegsToRewrite">RegsToRewrite</dfn>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><b>public</b>:</td></tr>
<tr><th id="48">48</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIPreAllocateWWMRegs::ID" title='(anonymous namespace)::SIPreAllocateWWMRegs::ID' data-type='char' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::ID">ID</dfn>;</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegsC1Ev" title='(anonymous namespace)::SIPreAllocateWWMRegs::SIPreAllocateWWMRegs' data-type='void (anonymous namespace)::SIPreAllocateWWMRegs::SIPreAllocateWWMRegs()' data-ref="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegsC1Ev">SIPreAllocateWWMRegs</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::ID" title='(anonymous namespace)::SIPreAllocateWWMRegs::ID' data-use='a' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::ID">ID</a>) {</td></tr>
<tr><th id="51">51</th><td>    <a class="ref" href="#78" title='llvm::initializeSIPreAllocateWWMRegsPass' data-ref="_ZN4llvm34initializeSIPreAllocateWWMRegsPassERNS_12PassRegistryE">initializeSIPreAllocateWWMRegsPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="52">52</th><td>  }</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIPreAllocateWWMRegs::runOnMachineFunction' data-type='bool (anonymous namespace)::SIPreAllocateWWMRegs::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="1MF">MF</dfn>) override;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <em>void</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_120SIPreAllocateWWMRegs16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIPreAllocateWWMRegs::getAnalysisUsage' data-type='void (anonymous namespace)::SIPreAllocateWWMRegs::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_120SIPreAllocateWWMRegs16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col2 decl" id="2AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="2AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="57">57</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="58">58</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="59">59</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="60">60</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>&gt;();</td></tr>
<tr><th id="61">61</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="62">62</th><td>    <a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage15setPreservesCFGEv" title='llvm::AnalysisUsage::setPreservesCFG' data-ref="_ZN4llvm13AnalysisUsage15setPreservesCFGEv">setPreservesCFG</a>();</td></tr>
<tr><th id="63">63</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col2 ref" href="#2AU" title='AU' data-ref="2AU">AU</a></span>);</td></tr>
<tr><th id="64">64</th><td>  }</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><b>private</b>:</td></tr>
<tr><th id="67">67</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE" title='(anonymous namespace)::SIPreAllocateWWMRegs::processDef' data-type='bool (anonymous namespace)::SIPreAllocateWWMRegs::processDef(llvm::MachineOperand &amp; MO)' data-ref="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE">processDef</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="3MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="3MO">MO</dfn>);</td></tr>
<tr><th id="68">68</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs11rewriteRegsERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIPreAllocateWWMRegs::rewriteRegs' data-type='void (anonymous namespace)::SIPreAllocateWWMRegs::rewriteRegs(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs11rewriteRegsERN4llvm15MachineFunctionE">rewriteRegs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="4MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="4MF">MF</dfn>);</td></tr>
<tr><th id="69">69</th><td>};</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeSIPreAllocateWWMRegsPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SIPreAllocateWWMRegs, DEBUG_TYPE,</td></tr>
<tr><th id="74">74</th><td>                <q>"SI Pre-allocate WWM Registers"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="75">75</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeLiveIntervalsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveIntervals)</td></tr>
<tr><th id="76">76</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeVirtRegMapPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(VirtRegMap)</td></tr>
<tr><th id="77">77</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeLiveRegMatrixPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(LiveRegMatrix)</td></tr>
<tr><th id="78">78</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;SI Pre-allocate WWM Registers&quot;, &quot;si-pre-allocate-wwm-regs&quot;, &amp;SIPreAllocateWWMRegs::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIPreAllocateWWMRegs&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIPreAllocateWWMRegsPassFlag; void llvm::initializeSIPreAllocateWWMRegsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIPreAllocateWWMRegsPassFlag, initializeSIPreAllocateWWMRegsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SIPreAllocateWWMRegs" title='(anonymous namespace)::SIPreAllocateWWMRegs' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs">SIPreAllocateWWMRegs</a>, <a class="macro" href="#31" title="&quot;si-pre-allocate-wwm-regs&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="79">79</th><td>                <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Pre-allocate WWM Registers"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIPreAllocateWWMRegs" title='(anonymous namespace)::SIPreAllocateWWMRegs' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs">SIPreAllocateWWMRegs</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIPreAllocateWWMRegs::ID" title='(anonymous namespace)::SIPreAllocateWWMRegs::ID' data-type='char' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIPreAllocateWWMRegsID" title='llvm::SIPreAllocateWWMRegsID' data-ref="llvm::SIPreAllocateWWMRegsID">SIPreAllocateWWMRegsID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIPreAllocateWWMRegs" title='(anonymous namespace)::SIPreAllocateWWMRegs' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs">SIPreAllocateWWMRegs</a>::<a class="tu ref" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::ID" title='(anonymous namespace)::SIPreAllocateWWMRegs::ID' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::ID">ID</a>;</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm30createSIPreAllocateWWMRegsPassEv" title='llvm::createSIPreAllocateWWMRegsPass' data-ref="_ZN4llvm30createSIPreAllocateWWMRegsPassEv">createSIPreAllocateWWMRegsPass</dfn>() {</td></tr>
<tr><th id="86">86</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::SIPreAllocateWWMRegs" title='(anonymous namespace)::SIPreAllocateWWMRegs' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs">SIPreAllocateWWMRegs</a><a class="tu ref" href="#_ZN12_GLOBAL__N_120SIPreAllocateWWMRegsC1Ev" title='(anonymous namespace)::SIPreAllocateWWMRegs::SIPreAllocateWWMRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegsC1Ev">(</a>);</td></tr>
<tr><th id="87">87</th><td>}</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIPreAllocateWWMRegs" title='(anonymous namespace)::SIPreAllocateWWMRegs' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs">SIPreAllocateWWMRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE" title='(anonymous namespace)::SIPreAllocateWWMRegs::processDef' data-type='bool (anonymous namespace)::SIPreAllocateWWMRegs::processDef(llvm::MachineOperand &amp; MO)' data-ref="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE">processDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="5MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="5MO">MO</dfn>) {</td></tr>
<tr><th id="90">90</th><td>  <b>if</b> (!<a class="local col5 ref" href="#5MO" title='MO' data-ref="5MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="91">91</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="6Reg" title='Reg' data-type='unsigned int' data-ref="6Reg">Reg</dfn> = <a class="local col5 ref" href="#5MO" title='MO' data-ref="5MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::TRI" title='(anonymous namespace)::SIPreAllocateWWMRegs::TRI' data-use='r' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::TRI">TRI</a>-&gt;<a class="ref" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoEj">isVGPR</a>(*<a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::MRI" title='(anonymous namespace)::SIPreAllocateWWMRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::MRI">MRI</a>, <a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg">Reg</a>))</td></tr>
<tr><th id="96">96</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <b>if</b> (TRI-&gt;<span class='error' title="no member named &apos;isPhysicalRegister&apos; in &apos;llvm::SIRegisterInfo&apos;">isPhysicalRegister</span>(Reg))</td></tr>
<tr><th id="99">99</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::VRM" title='(anonymous namespace)::SIPreAllocateWWMRegs::VRM' data-use='r' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg">Reg</a>))</td></tr>
<tr><th id="102">102</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveInterval.h.html#llvm::LiveInterval" title='llvm::LiveInterval' data-ref="llvm::LiveInterval">LiveInterval</a> &amp;<dfn class="local col7 decl" id="7LI" title='LI' data-type='llvm::LiveInterval &amp;' data-ref="7LI">LI</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::LIS" title='(anonymous namespace)::SIPreAllocateWWMRegs::LIS' data-use='r' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals11getIntervalEj" title='llvm::LiveIntervals::getInterval' data-ref="_ZN4llvm13LiveIntervals11getIntervalEj">getInterval</a>(<a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg">Reg</a>);</td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="8PhysReg" title='PhysReg' data-type='unsigned int' data-ref="8PhysReg">PhysReg</dfn> : <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::RegClassInfo" title='(anonymous namespace)::SIPreAllocateWWMRegs::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE" title='llvm::RegisterClassInfo::getOrder' data-ref="_ZNK4llvm17RegisterClassInfo8getOrderEPKNS_19TargetRegisterClassE">getOrder</a>(<a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::MRI" title='(anonymous namespace)::SIPreAllocateWWMRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassEj" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassEj">getRegClass</a>(<a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg">Reg</a>))) {</td></tr>
<tr><th id="107">107</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::MRI" title='(anonymous namespace)::SIPreAllocateWWMRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj" title='llvm::MachineRegisterInfo::isPhysRegUsed' data-ref="_ZNK4llvm19MachineRegisterInfo13isPhysRegUsedEj">isPhysRegUsed</a>(<a class="local col8 ref" href="#8PhysReg" title='PhysReg' data-ref="8PhysReg">PhysReg</a>) &amp;&amp;</td></tr>
<tr><th id="108">108</th><td>        <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::Matrix" title='(anonymous namespace)::SIPreAllocateWWMRegs::Matrix' data-use='r' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::Matrix">Matrix</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::checkInterference' data-ref="_ZN4llvm13LiveRegMatrix17checkInterferenceERNS_12LiveIntervalEj">checkInterference</a>(<span class='refarg'><a class="local col7 ref" href="#7LI" title='LI' data-ref="7LI">LI</a></span>, <a class="local col8 ref" href="#8PhysReg" title='PhysReg' data-ref="8PhysReg">PhysReg</a>) == <a class="type" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>::<a class="enum" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix::InterferenceKind::IK_Free" title='llvm::LiveRegMatrix::InterferenceKind::IK_Free' data-ref="llvm::LiveRegMatrix::InterferenceKind::IK_Free">IK_Free</a>) {</td></tr>
<tr><th id="109">109</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::Matrix" title='(anonymous namespace)::SIPreAllocateWWMRegs::Matrix' data-use='r' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::Matrix">Matrix</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj" title='llvm::LiveRegMatrix::assign' data-ref="_ZN4llvm13LiveRegMatrix6assignERNS_12LiveIntervalEj">assign</a>(<span class='refarg'><a class="local col7 ref" href="#7LI" title='LI' data-ref="7LI">LI</a></span>, <a class="local col8 ref" href="#8PhysReg" title='PhysReg' data-ref="8PhysReg">PhysReg</a>);</td></tr>
<tr><th id="110">110</th><td>      <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PhysReg != 0) ? void (0) : __assert_fail (&quot;PhysReg != 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp&quot;, 110, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#8PhysReg" title='PhysReg' data-ref="8PhysReg">PhysReg</a> != <var>0</var>);</td></tr>
<tr><th id="111">111</th><td>      <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::RegsToRewrite" title='(anonymous namespace)::SIPreAllocateWWMRegs::RegsToRewrite' data-use='m' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::RegsToRewrite">RegsToRewrite</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backERKT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_">push_back</a>(<a class="local col6 ref" href="#6Reg" title='Reg' data-ref="6Reg">Reg</a>);</td></tr>
<tr><th id="112">112</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="113">113</th><td>    }</td></tr>
<tr><th id="114">114</th><td>  }</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;physreg not found for WWM expression&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp&quot;, 116)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"physreg not found for WWM expression"</q>);</td></tr>
<tr><th id="117">117</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="118">118</th><td>}</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIPreAllocateWWMRegs" title='(anonymous namespace)::SIPreAllocateWWMRegs' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs">SIPreAllocateWWMRegs</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs11rewriteRegsERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIPreAllocateWWMRegs::rewriteRegs' data-type='void (anonymous namespace)::SIPreAllocateWWMRegs::rewriteRegs(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs11rewriteRegsERN4llvm15MachineFunctionE">rewriteRegs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="9MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="9MF">MF</dfn>) {</td></tr>
<tr><th id="121">121</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="10MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="10MBB">MBB</dfn> : <a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF">MF</a>) {</td></tr>
<tr><th id="122">122</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI">MI</dfn> : <a class="local col0 ref" href="#10MBB" title='MBB' data-ref="10MBB">MBB</a>) {</td></tr>
<tr><th id="123">123</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="12MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="12MO">MO</dfn> : <a class="local col1 ref" href="#11MI" title='MI' data-ref="11MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="124">124</th><td>        <b>if</b> (!<a class="local col2 ref" href="#12MO" title='MO' data-ref="12MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="125">125</th><td>          <b>continue</b>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>        <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="13VirtReg" title='VirtReg' data-type='const unsigned int' data-ref="13VirtReg">VirtReg</dfn> = <a class="local col2 ref" href="#12MO" title='MO' data-ref="12MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="128">128</th><td>        <b>if</b> (TRI-&gt;<span class='error' title="no member named &apos;isPhysicalRegister&apos; in &apos;llvm::SIRegisterInfo&apos;">isPhysicalRegister</span>(VirtReg))</td></tr>
<tr><th id="129">129</th><td>          <b>continue</b>;</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td>        <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::VRM" title='(anonymous namespace)::SIPreAllocateWWMRegs::VRM' data-use='r' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7hasPhysEj" title='llvm::VirtRegMap::hasPhys' data-ref="_ZNK4llvm10VirtRegMap7hasPhysEj">hasPhys</a>(<a class="local col3 ref" href="#13VirtReg" title='VirtReg' data-ref="13VirtReg">VirtReg</a>))</td></tr>
<tr><th id="132">132</th><td>          <b>continue</b>;</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="14PhysReg" title='PhysReg' data-type='unsigned int' data-ref="14PhysReg">PhysReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::VRM" title='(anonymous namespace)::SIPreAllocateWWMRegs::VRM' data-use='r' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col3 ref" href="#13VirtReg" title='VirtReg' data-ref="13VirtReg">VirtReg</a>);</td></tr>
<tr><th id="135">135</th><td>        <em>const</em> <em>unsigned</em> <dfn class="local col5 decl" id="15SubReg" title='SubReg' data-type='const unsigned int' data-ref="15SubReg">SubReg</dfn> = <a class="local col2 ref" href="#12MO" title='MO' data-ref="12MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="136">136</th><td>        <b>if</b> (<a class="local col5 ref" href="#15SubReg" title='SubReg' data-ref="15SubReg">SubReg</a> != <var>0</var>) {</td></tr>
<tr><th id="137">137</th><td>          PhysReg = TRI-&gt;<span class='error' title="no member named &apos;getSubReg&apos; in &apos;llvm::SIRegisterInfo&apos;">getSubReg</span>(PhysReg, SubReg);</td></tr>
<tr><th id="138">138</th><td>          <a class="local col2 ref" href="#12MO" title='MO' data-ref="12MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<var>0</var>);</td></tr>
<tr><th id="139">139</th><td>        }</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>        <a class="local col2 ref" href="#12MO" title='MO' data-ref="12MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegEj" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegEj">setReg</a>(<a class="local col4 ref" href="#14PhysReg" title='PhysReg' data-ref="14PhysReg">PhysReg</a>);</td></tr>
<tr><th id="142">142</th><td>        <a class="local col2 ref" href="#12MO" title='MO' data-ref="12MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setIsRenamableEb" title='llvm::MachineOperand::setIsRenamable' data-ref="_ZN4llvm14MachineOperand14setIsRenamableEb">setIsRenamable</a>(<b>false</b>);</td></tr>
<tr><th id="143">143</th><td>      }</td></tr>
<tr><th id="144">144</th><td>    }</td></tr>
<tr><th id="145">145</th><td>  }</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td>  <a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a> *<dfn class="local col6 decl" id="16MFI" title='MFI' data-type='llvm::SIMachineFunctionInfo *' data-ref="16MFI">MFI</dfn> = <a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="SIMachineFunctionInfo.h.html#llvm::SIMachineFunctionInfo" title='llvm::SIMachineFunctionInfo' data-ref="llvm::SIMachineFunctionInfo">SIMachineFunctionInfo</a>&gt;();</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="17Reg" title='Reg' data-type='unsigned int' data-ref="17Reg">Reg</dfn> : <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::RegsToRewrite" title='(anonymous namespace)::SIPreAllocateWWMRegs::RegsToRewrite' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::RegsToRewrite">RegsToRewrite</a>) {</td></tr>
<tr><th id="150">150</th><td>    <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::LIS" title='(anonymous namespace)::SIPreAllocateWWMRegs::LIS' data-use='r' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::LIS">LIS</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalEj" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalEj">removeInterval</a>(<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>);</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col8 decl" id="18PhysReg" title='PhysReg' data-type='const unsigned int' data-ref="18PhysReg">PhysReg</dfn> = <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::VRM" title='(anonymous namespace)::SIPreAllocateWWMRegs::VRM' data-use='r' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::VRM">VRM</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#_ZNK4llvm10VirtRegMap7getPhysEj" title='llvm::VirtRegMap::getPhys' data-ref="_ZNK4llvm10VirtRegMap7getPhysEj">getPhys</a>(<a class="local col7 ref" href="#17Reg" title='Reg' data-ref="17Reg">Reg</a>);</td></tr>
<tr><th id="153">153</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (PhysReg != 0) ? void (0) : __assert_fail (&quot;PhysReg != 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AMDGPU/SIPreAllocateWWMRegs.cpp&quot;, 153, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#18PhysReg" title='PhysReg' data-ref="18PhysReg">PhysReg</a> != <var>0</var>);</td></tr>
<tr><th id="154">154</th><td>    <a class="local col6 ref" href="#16MFI" title='MFI' data-ref="16MFI">MFI</a>-&gt;<a class="ref" href="SIMachineFunctionInfo.h.html#_ZN4llvm21SIMachineFunctionInfo18ReserveWWMRegisterEj" title='llvm::SIMachineFunctionInfo::ReserveWWMRegister' data-ref="_ZN4llvm21SIMachineFunctionInfo18ReserveWWMRegisterEj">ReserveWWMRegister</a>(<a class="local col8 ref" href="#18PhysReg" title='PhysReg' data-ref="18PhysReg">PhysReg</a>);</td></tr>
<tr><th id="155">155</th><td>  }</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::RegsToRewrite" title='(anonymous namespace)::SIPreAllocateWWMRegs::RegsToRewrite' data-use='m' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::RegsToRewrite">RegsToRewrite</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector5clearEv" title='std::vector::clear' data-ref="_ZNSt6vector5clearEv">clear</a>();</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <i>// Update the set of reserved registers to include WWM ones.</i></td></tr>
<tr><th id="160">160</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::MRI" title='(anonymous namespace)::SIPreAllocateWWMRegs::MRI' data-use='r' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE" title='llvm::MachineRegisterInfo::freezeReservedRegs' data-ref="_ZN4llvm19MachineRegisterInfo18freezeReservedRegsERKNS_15MachineFunctionE">freezeReservedRegs</a>(<a class="local col9 ref" href="#9MF" title='MF' data-ref="9MF">MF</a>);</td></tr>
<tr><th id="161">161</th><td>}</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIPreAllocateWWMRegs" title='(anonymous namespace)::SIPreAllocateWWMRegs' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs">SIPreAllocateWWMRegs</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIPreAllocateWWMRegs::runOnMachineFunction' data-type='bool (anonymous namespace)::SIPreAllocateWWMRegs::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="19MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="19MF">MF</dfn>) {</td></tr>
<tr><th id="164">164</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-pre-allocate-wwm-regs&quot;)) { dbgs() &lt;&lt; &quot;SIPreAllocateWWMRegs: function &quot; &lt;&lt; MF.getName() &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"SIPreAllocateWWMRegs: function "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>  <em>const</em> <a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="20ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="20ST">ST</dfn> = <a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="AMDGPUSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::TII" title='(anonymous namespace)::SIPreAllocateWWMRegs::TII' data-use='w' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::TII">TII</a> = <a class="local col0 ref" href="#20ST" title='ST' data-ref="20ST">ST</a>.<a class="ref" href="AMDGPUSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="169">169</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::TRI" title='(anonymous namespace)::SIPreAllocateWWMRegs::TRI' data-use='w' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::TRI">TRI</a> = &amp;<a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::TII" title='(anonymous namespace)::SIPreAllocateWWMRegs::TII' data-use='r' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::TII">TII</a>-&gt;<a class="ref" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="170">170</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::MRI" title='(anonymous namespace)::SIPreAllocateWWMRegs::MRI' data-use='w' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::MRI">MRI</a> = &amp;<a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::LIS" title='(anonymous namespace)::SIPreAllocateWWMRegs::LIS' data-use='w' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::LIS">LIS</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="173">173</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::Matrix" title='(anonymous namespace)::SIPreAllocateWWMRegs::Matrix' data-use='w' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::Matrix">Matrix</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveRegMatrix.h.html#llvm::LiveRegMatrix" title='llvm::LiveRegMatrix' data-ref="llvm::LiveRegMatrix">LiveRegMatrix</a>&gt;();</td></tr>
<tr><th id="174">174</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::VRM" title='(anonymous namespace)::SIPreAllocateWWMRegs::VRM' data-use='w' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::VRM">VRM</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a>&gt;();</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <a class="tu member" href="#(anonymousnamespace)::SIPreAllocateWWMRegs::RegClassInfo" title='(anonymous namespace)::SIPreAllocateWWMRegs::RegClassInfo' data-use='m' data-ref="(anonymousnamespace)::SIPreAllocateWWMRegs::RegClassInfo">RegClassInfo</a>.<a class="ref" href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html#_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE" title='llvm::RegisterClassInfo::runOnMachineFunction' data-ref="_ZN4llvm17RegisterClassInfo20runOnMachineFunctionERKNS_15MachineFunctionE">runOnMachineFunction</a>(<a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF">MF</a>);</td></tr>
<tr><th id="177">177</th><td></td></tr>
<tr><th id="178">178</th><td>  <em>bool</em> <dfn class="local col1 decl" id="21RegsAssigned" title='RegsAssigned' data-type='bool' data-ref="21RegsAssigned">RegsAssigned</dfn> = <b>false</b>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i>// We use a reverse post-order traversal of the control-flow graph to</i></td></tr>
<tr><th id="181">181</th><td><i>  // guarantee that we visit definitions in dominance order. Since WWM</i></td></tr>
<tr><th id="182">182</th><td><i>  // expressions are guaranteed to never involve phi nodes, and we can only</i></td></tr>
<tr><th id="183">183</th><td><i>  // escape WWM through the special WWM instruction, this means that this is a</i></td></tr>
<tr><th id="184">184</th><td><i>  // perfect elimination order, so we can never do any better.</i></td></tr>
<tr><th id="185">185</th><td>  <a class="type" href="../../../include/llvm/ADT/PostOrderIterator.h.html#llvm::ReversePostOrderTraversal" title='llvm::ReversePostOrderTraversal' data-ref="llvm::ReversePostOrderTraversal">ReversePostOrderTraversal</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>*&gt; <dfn class="local col2 decl" id="22RPOT" title='RPOT' data-type='ReversePostOrderTraversal&lt;llvm::MachineFunction *&gt;' data-ref="22RPOT">RPOT</dfn><a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversalC1ET_" title='llvm::ReversePostOrderTraversal::ReversePostOrderTraversal&lt;GraphT, GT&gt;' data-ref="_ZN4llvm25ReversePostOrderTraversalC1ET_">(</a>&amp;<a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF">MF</a>);</td></tr>
<tr><th id="186">186</th><td></td></tr>
<tr><th id="187">187</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="23MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="23MBB">MBB</dfn> : <a class="local col2 ref" href="#22RPOT" title='RPOT' data-ref="22RPOT">RPOT</a>) {</td></tr>
<tr><th id="188">188</th><td>    <em>bool</em> <dfn class="local col4 decl" id="24InWWM" title='InWWM' data-type='bool' data-ref="24InWWM">InWWM</dfn> = <b>false</b>;</td></tr>
<tr><th id="189">189</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="25MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="25MI">MI</dfn> : *<a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB">MBB</a>) {</td></tr>
<tr><th id="190">190</th><td>      <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_SET_INACTIVE_B32&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SET_INACTIVE_B32</span> ||</td></tr>
<tr><th id="191">191</th><td>          MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;V_SET_INACTIVE_B64&apos; in namespace &apos;llvm::AMDGPU&apos;">V_SET_INACTIVE_B64</span>)</td></tr>
<tr><th id="192">192</th><td>        <a class="local col1 ref" href="#21RegsAssigned" title='RegsAssigned' data-ref="21RegsAssigned">RegsAssigned</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE" title='(anonymous namespace)::SIPreAllocateWWMRegs::processDef' data-use='c' data-ref="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE">processDef</a>(<span class='refarg'><a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)</span>);</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>      <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;ENTER_WWM&apos; in namespace &apos;llvm::AMDGPU&apos;">ENTER_WWM</span>) {</td></tr>
<tr><th id="195">195</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-pre-allocate-wwm-regs&quot;)) { dbgs() &lt;&lt; &quot;entering WWM region: &quot; &lt;&lt; MI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"entering WWM region: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="196">196</th><td>        <a class="local col4 ref" href="#24InWWM" title='InWWM' data-ref="24InWWM">InWWM</a> = <b>true</b>;</td></tr>
<tr><th id="197">197</th><td>        <b>continue</b>;</td></tr>
<tr><th id="198">198</th><td>      }</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td>      <b>if</b> (MI.getOpcode() == AMDGPU::<span class='error' title="no member named &apos;EXIT_WWM&apos; in namespace &apos;llvm::AMDGPU&apos;">EXIT_WWM</span>) {</td></tr>
<tr><th id="201">201</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-pre-allocate-wwm-regs&quot;)) { dbgs() &lt;&lt; &quot;exiting WWM region: &quot; &lt;&lt; MI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"exiting WWM region: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="202">202</th><td>        <a class="local col4 ref" href="#24InWWM" title='InWWM' data-ref="24InWWM">InWWM</a> = <b>false</b>;</td></tr>
<tr><th id="203">203</th><td>      }</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>      <b>if</b> (!<a class="local col4 ref" href="#24InWWM" title='InWWM' data-ref="24InWWM">InWWM</a>)</td></tr>
<tr><th id="206">206</th><td>        <b>continue</b>;</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;si-pre-allocate-wwm-regs&quot;)) { dbgs() &lt;&lt; &quot;processing &quot; &lt;&lt; MI &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"processing "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="209">209</th><td></td></tr>
<tr><th id="210">210</th><td>      <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="26DefOpnd" title='DefOpnd' data-type='llvm::MachineOperand &amp;' data-ref="26DefOpnd">DefOpnd</dfn> : <a class="local col5 ref" href="#25MI" title='MI' data-ref="25MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4defsEv" title='llvm::MachineInstr::defs' data-ref="_ZN4llvm12MachineInstr4defsEv">defs</a>()) {</td></tr>
<tr><th id="211">211</th><td>        <a class="local col1 ref" href="#21RegsAssigned" title='RegsAssigned' data-ref="21RegsAssigned">RegsAssigned</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE" title='(anonymous namespace)::SIPreAllocateWWMRegs::processDef' data-use='c' data-ref="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs10processDefERN4llvm14MachineOperandE">processDef</a>(<span class='refarg'><a class="local col6 ref" href="#26DefOpnd" title='DefOpnd' data-ref="26DefOpnd">DefOpnd</a></span>);</td></tr>
<tr><th id="212">212</th><td>      }</td></tr>
<tr><th id="213">213</th><td>    }</td></tr>
<tr><th id="214">214</th><td>  }</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <b>if</b> (!<a class="local col1 ref" href="#21RegsAssigned" title='RegsAssigned' data-ref="21RegsAssigned">RegsAssigned</a>)</td></tr>
<tr><th id="217">217</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs11rewriteRegsERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIPreAllocateWWMRegs::rewriteRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_120SIPreAllocateWWMRegs11rewriteRegsERN4llvm15MachineFunctionE">rewriteRegs</a>(<span class='refarg'><a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF">MF</a></span>);</td></tr>
<tr><th id="220">220</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="221">221</th><td>}</td></tr>
<tr><th id="222">222</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
