
*** Running vivado
    with args -log uart_fifo_fifo_generator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_fifo_fifo_generator_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source uart_fifo_fifo_generator_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 324.539 ; gain = 81.477
INFO: [Synth 8-638] synthesizing module 'uart_fifo_fifo_generator_0_0' [c:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/bd/uart_fifo/ip/uart_fifo_fifo_generator_0_0/synth/uart_fifo_fifo_generator_0_0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'uart_fifo_fifo_generator_0_0' (11#1) [c:/Users/tim/fpgaprojects/useful-components/UART/UART.srcs/sources_1/bd/uart_fifo/ip/uart_fifo_fifo_generator_0_0/synth/uart_fifo_fifo_generator_0_0.vhd:72]
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 444.719 ; gain = 201.656
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 444.719 ; gain = 201.656
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 579.301 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 579.301 ; gain = 336.238
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 579.301 ; gain = 336.238
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 579.301 ; gain = 336.238
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 579.301 ; gain = 336.238
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 579.301 ; gain = 336.238
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 620.758 ; gain = 377.695
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 620.758 ; gain = 377.695
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 640.047 ; gain = 396.984
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 640.047 ; gain = 396.984
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 640.047 ; gain = 396.984
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 640.047 ; gain = 396.984
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 640.047 ; gain = 396.984
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 640.047 ; gain = 396.984
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 640.047 ; gain = 396.984

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |FIFO36E1 |     1|
|2     |LUT1     |    12|
|3     |LUT2     |     2|
|4     |SRL16E   |     1|
|5     |FDPE     |     3|
|6     |FDRE     |     7|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 640.047 ; gain = 396.984
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 643.430 ; gain = 405.000
