/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_mmu_v2_1_15
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap axi_mmu_v2_1_15 /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_mmu_v2_1_15
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 +incdir+/home/feilong/.cxl.ip/incl -work axi_mmu_v2_1_15 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/axi_mmu_v2_1_15/.cxl.verilog.axi_mmu_v2_1_15.axi_mmu_v2_1_15.lin64.cmf
