A method for test sequence evaluation based on random sampling of detectable faults is presented. This method can be incorporated into most logic simulation codes which use the parallel machine method of fault detection.