/// Auto-generated bit field definitions for ISI
/// Device: ATSAMV71J20B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::samv71::atsamv71j20b::isi {

using namespace alloy::hal::bitfields;

// ============================================================================
// ISI Bit Field Definitions
// ============================================================================

/// CFG1 - ISI Configuration 1 Register
namespace cfg1 {
    /// Horizontal Synchronization Polarity
    /// Position: 2, Width: 1
    using HSYNC_POL = BitField<2, 1>;
    constexpr uint32_t HSYNC_POL_Pos = 2;
    constexpr uint32_t HSYNC_POL_Msk = HSYNC_POL::mask;

    /// Vertical Synchronization Polarity
    /// Position: 3, Width: 1
    using VSYNC_POL = BitField<3, 1>;
    constexpr uint32_t VSYNC_POL_Pos = 3;
    constexpr uint32_t VSYNC_POL_Msk = VSYNC_POL::mask;

    /// Pixel Clock Polarity
    /// Position: 4, Width: 1
    using PIXCLK_POL = BitField<4, 1>;
    constexpr uint32_t PIXCLK_POL_Pos = 4;
    constexpr uint32_t PIXCLK_POL_Msk = PIXCLK_POL::mask;

    /// Grayscale Little Endian
    /// Position: 5, Width: 1
    using GRAYLE = BitField<5, 1>;
    constexpr uint32_t GRAYLE_Pos = 5;
    constexpr uint32_t GRAYLE_Msk = GRAYLE::mask;

    /// Embedded Synchronization
    /// Position: 6, Width: 1
    using EMB_SYNC = BitField<6, 1>;
    constexpr uint32_t EMB_SYNC_Pos = 6;
    constexpr uint32_t EMB_SYNC_Msk = EMB_SYNC::mask;

    /// Embedded Synchronization Correction
    /// Position: 7, Width: 1
    using CRC_SYNC = BitField<7, 1>;
    constexpr uint32_t CRC_SYNC_Pos = 7;
    constexpr uint32_t CRC_SYNC_Msk = CRC_SYNC::mask;

    /// Frame Rate [0..7]
    /// Position: 8, Width: 3
    using FRATE = BitField<8, 3>;
    constexpr uint32_t FRATE_Pos = 8;
    constexpr uint32_t FRATE_Msk = FRATE::mask;

    /// Disable Codec Request
    /// Position: 11, Width: 1
    using DISCR = BitField<11, 1>;
    constexpr uint32_t DISCR_Pos = 11;
    constexpr uint32_t DISCR_Msk = DISCR::mask;

    /// Full Mode is Allowed
    /// Position: 12, Width: 1
    using FULL = BitField<12, 1>;
    constexpr uint32_t FULL_Pos = 12;
    constexpr uint32_t FULL_Msk = FULL::mask;

    /// Threshold Mask
    /// Position: 13, Width: 2
    using THMASK = BitField<13, 2>;
    constexpr uint32_t THMASK_Pos = 13;
    constexpr uint32_t THMASK_Msk = THMASK::mask;
    /// Enumerated values for THMASK
    namespace thmask {
        constexpr uint32_t BEATS_4 = 0;
        constexpr uint32_t BEATS_8 = 1;
        constexpr uint32_t BEATS_16 = 2;
    }

    /// Start of Line Delay
    /// Position: 16, Width: 8
    using SLD = BitField<16, 8>;
    constexpr uint32_t SLD_Pos = 16;
    constexpr uint32_t SLD_Msk = SLD::mask;

    /// Start of Frame Delay
    /// Position: 24, Width: 8
    using SFD = BitField<24, 8>;
    constexpr uint32_t SFD_Pos = 24;
    constexpr uint32_t SFD_Msk = SFD::mask;

}  // namespace cfg1

/// CFG2 - ISI Configuration 2 Register
namespace cfg2 {
    /// Vertical Size of the Image Sensor [0..2047]
    /// Position: 0, Width: 11
    using IM_VSIZE = BitField<0, 11>;
    constexpr uint32_t IM_VSIZE_Pos = 0;
    constexpr uint32_t IM_VSIZE_Msk = IM_VSIZE::mask;

    /// Grayscale Pixel Format Mode
    /// Position: 11, Width: 1
    using GS_MODE = BitField<11, 1>;
    constexpr uint32_t GS_MODE_Pos = 11;
    constexpr uint32_t GS_MODE_Msk = GS_MODE::mask;

    /// RGB Input Mode
    /// Position: 12, Width: 1
    using RGB_MODE = BitField<12, 1>;
    constexpr uint32_t RGB_MODE_Pos = 12;
    constexpr uint32_t RGB_MODE_Msk = RGB_MODE::mask;

    /// Grayscale Mode Format Enable
    /// Position: 13, Width: 1
    using GRAYSCALE = BitField<13, 1>;
    constexpr uint32_t GRAYSCALE_Pos = 13;
    constexpr uint32_t GRAYSCALE_Msk = GRAYSCALE::mask;

    /// RGB Format Swap Mode
    /// Position: 14, Width: 1
    using RGB_SWAP = BitField<14, 1>;
    constexpr uint32_t RGB_SWAP_Pos = 14;
    constexpr uint32_t RGB_SWAP_Msk = RGB_SWAP::mask;

    /// Color Space for the Image Data
    /// Position: 15, Width: 1
    using COL_SPACE = BitField<15, 1>;
    constexpr uint32_t COL_SPACE_Pos = 15;
    constexpr uint32_t COL_SPACE_Msk = COL_SPACE::mask;

    /// Horizontal Size of the Image Sensor [0..2047]
    /// Position: 16, Width: 11
    using IM_HSIZE = BitField<16, 11>;
    constexpr uint32_t IM_HSIZE_Pos = 16;
    constexpr uint32_t IM_HSIZE_Msk = IM_HSIZE::mask;

    /// YCrCb Format Swap Mode
    /// Position: 28, Width: 2
    using YCC_SWAP = BitField<28, 2>;
    constexpr uint32_t YCC_SWAP_Pos = 28;
    constexpr uint32_t YCC_SWAP_Msk = YCC_SWAP::mask;
    /// Enumerated values for YCC_SWAP
    namespace ycc_swap {
        constexpr uint32_t DEFAULT = 0;
        constexpr uint32_t MODE1 = 1;
        constexpr uint32_t MODE2 = 2;
        constexpr uint32_t MODE3 = 3;
    }

    /// RGB Pixel Mapping Configuration
    /// Position: 30, Width: 2
    using RGB_CFG = BitField<30, 2>;
    constexpr uint32_t RGB_CFG_Pos = 30;
    constexpr uint32_t RGB_CFG_Msk = RGB_CFG::mask;
    /// Enumerated values for RGB_CFG
    namespace rgb_cfg {
        constexpr uint32_t DEFAULT = 0;
        constexpr uint32_t MODE1 = 1;
        constexpr uint32_t MODE2 = 2;
        constexpr uint32_t MODE3 = 3;
    }

}  // namespace cfg2

/// PSIZE - ISI Preview Size Register
namespace psize {
    /// Vertical Size for the Preview Path
    /// Position: 0, Width: 10
    using PREV_VSIZE = BitField<0, 10>;
    constexpr uint32_t PREV_VSIZE_Pos = 0;
    constexpr uint32_t PREV_VSIZE_Msk = PREV_VSIZE::mask;

    /// Horizontal Size for the Preview Path
    /// Position: 16, Width: 10
    using PREV_HSIZE = BitField<16, 10>;
    constexpr uint32_t PREV_HSIZE_Pos = 16;
    constexpr uint32_t PREV_HSIZE_Msk = PREV_HSIZE::mask;

}  // namespace psize

/// PDECF - ISI Preview Decimation Factor Register
namespace pdecf {
    /// Decimation Factor
    /// Position: 0, Width: 8
    using DEC_FACTOR = BitField<0, 8>;
    constexpr uint32_t DEC_FACTOR_Pos = 0;
    constexpr uint32_t DEC_FACTOR_Msk = DEC_FACTOR::mask;

}  // namespace pdecf

/// Y2R_SET0 - ISI Color Space Conversion YCrCb To RGB Set 0 Register
namespace y2r_set0 {
    /// Color Space Conversion Matrix Coefficient C0
    /// Position: 0, Width: 8
    using C0 = BitField<0, 8>;
    constexpr uint32_t C0_Pos = 0;
    constexpr uint32_t C0_Msk = C0::mask;

    /// Color Space Conversion Matrix Coefficient C1
    /// Position: 8, Width: 8
    using C1 = BitField<8, 8>;
    constexpr uint32_t C1_Pos = 8;
    constexpr uint32_t C1_Msk = C1::mask;

    /// Color Space Conversion Matrix Coefficient C2
    /// Position: 16, Width: 8
    using C2 = BitField<16, 8>;
    constexpr uint32_t C2_Pos = 16;
    constexpr uint32_t C2_Msk = C2::mask;

    /// Color Space Conversion Matrix Coefficient C3
    /// Position: 24, Width: 8
    using C3 = BitField<24, 8>;
    constexpr uint32_t C3_Pos = 24;
    constexpr uint32_t C3_Msk = C3::mask;

}  // namespace y2r_set0

/// Y2R_SET1 - ISI Color Space Conversion YCrCb To RGB Set 1 Register
namespace y2r_set1 {
    /// Color Space Conversion Matrix Coefficient C4
    /// Position: 0, Width: 9
    using C4 = BitField<0, 9>;
    constexpr uint32_t C4_Pos = 0;
    constexpr uint32_t C4_Msk = C4::mask;

    /// Color Space Conversion Luminance Default Offset
    /// Position: 12, Width: 1
    using Yoff = BitField<12, 1>;
    constexpr uint32_t Yoff_Pos = 12;
    constexpr uint32_t Yoff_Msk = Yoff::mask;

    /// Color Space Conversion Red Chrominance Default Offset
    /// Position: 13, Width: 1
    using Croff = BitField<13, 1>;
    constexpr uint32_t Croff_Pos = 13;
    constexpr uint32_t Croff_Msk = Croff::mask;

    /// Color Space Conversion Blue Chrominance Default Offset
    /// Position: 14, Width: 1
    using Cboff = BitField<14, 1>;
    constexpr uint32_t Cboff_Pos = 14;
    constexpr uint32_t Cboff_Msk = Cboff::mask;

}  // namespace y2r_set1

/// R2Y_SET0 - ISI Color Space Conversion RGB To YCrCb Set 0 Register
namespace r2y_set0 {
    /// Color Space Conversion Matrix Coefficient C0
    /// Position: 0, Width: 7
    using C0 = BitField<0, 7>;
    constexpr uint32_t C0_Pos = 0;
    constexpr uint32_t C0_Msk = C0::mask;

    /// Color Space Conversion Matrix Coefficient C1
    /// Position: 8, Width: 7
    using C1 = BitField<8, 7>;
    constexpr uint32_t C1_Pos = 8;
    constexpr uint32_t C1_Msk = C1::mask;

    /// Color Space Conversion Matrix Coefficient C2
    /// Position: 16, Width: 7
    using C2 = BitField<16, 7>;
    constexpr uint32_t C2_Pos = 16;
    constexpr uint32_t C2_Msk = C2::mask;

    /// Color Space Conversion Red Component Offset
    /// Position: 24, Width: 1
    using Roff = BitField<24, 1>;
    constexpr uint32_t Roff_Pos = 24;
    constexpr uint32_t Roff_Msk = Roff::mask;

}  // namespace r2y_set0

/// R2Y_SET1 - ISI Color Space Conversion RGB To YCrCb Set 1 Register
namespace r2y_set1 {
    /// Color Space Conversion Matrix Coefficient C3
    /// Position: 0, Width: 7
    using C3 = BitField<0, 7>;
    constexpr uint32_t C3_Pos = 0;
    constexpr uint32_t C3_Msk = C3::mask;

    /// Color Space Conversion Matrix Coefficient C4
    /// Position: 8, Width: 7
    using C4 = BitField<8, 7>;
    constexpr uint32_t C4_Pos = 8;
    constexpr uint32_t C4_Msk = C4::mask;

    /// Color Space Conversion Matrix Coefficient C5
    /// Position: 16, Width: 7
    using C5 = BitField<16, 7>;
    constexpr uint32_t C5_Pos = 16;
    constexpr uint32_t C5_Msk = C5::mask;

    /// Color Space Conversion Green Component Offset
    /// Position: 24, Width: 1
    using Goff = BitField<24, 1>;
    constexpr uint32_t Goff_Pos = 24;
    constexpr uint32_t Goff_Msk = Goff::mask;

}  // namespace r2y_set1

/// R2Y_SET2 - ISI Color Space Conversion RGB To YCrCb Set 2 Register
namespace r2y_set2 {
    /// Color Space Conversion Matrix Coefficient C6
    /// Position: 0, Width: 7
    using C6 = BitField<0, 7>;
    constexpr uint32_t C6_Pos = 0;
    constexpr uint32_t C6_Msk = C6::mask;

    /// Color Space Conversion Matrix Coefficient C7
    /// Position: 8, Width: 7
    using C7 = BitField<8, 7>;
    constexpr uint32_t C7_Pos = 8;
    constexpr uint32_t C7_Msk = C7::mask;

    /// Color Space Conversion Matrix Coefficient C8
    /// Position: 16, Width: 7
    using C8 = BitField<16, 7>;
    constexpr uint32_t C8_Pos = 16;
    constexpr uint32_t C8_Msk = C8::mask;

    /// Color Space Conversion Blue Component Offset
    /// Position: 24, Width: 1
    using Boff = BitField<24, 1>;
    constexpr uint32_t Boff_Pos = 24;
    constexpr uint32_t Boff_Msk = Boff::mask;

}  // namespace r2y_set2

/// CR - ISI Control Register
namespace cr {
    /// ISI Module Enable Request
    /// Position: 0, Width: 1
    using ISI_EN = BitField<0, 1>;
    constexpr uint32_t ISI_EN_Pos = 0;
    constexpr uint32_t ISI_EN_Msk = ISI_EN::mask;

    /// ISI Module Disable Request
    /// Position: 1, Width: 1
    using ISI_DIS = BitField<1, 1>;
    constexpr uint32_t ISI_DIS_Pos = 1;
    constexpr uint32_t ISI_DIS_Msk = ISI_DIS::mask;

    /// ISI Software Reset Request
    /// Position: 2, Width: 1
    using ISI_SRST = BitField<2, 1>;
    constexpr uint32_t ISI_SRST_Pos = 2;
    constexpr uint32_t ISI_SRST_Msk = ISI_SRST::mask;

    /// ISI Codec Request
    /// Position: 8, Width: 1
    using ISI_CDC = BitField<8, 1>;
    constexpr uint32_t ISI_CDC_Pos = 8;
    constexpr uint32_t ISI_CDC_Msk = ISI_CDC::mask;

}  // namespace cr

/// SR - ISI Status Register
namespace sr {
    /// Module Enable
    /// Position: 0, Width: 1
    using ENABLE = BitField<0, 1>;
    constexpr uint32_t ENABLE_Pos = 0;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Module Disable Request has Terminated (cleared on read)
    /// Position: 1, Width: 1
    using DIS_DONE = BitField<1, 1>;
    constexpr uint32_t DIS_DONE_Pos = 1;
    constexpr uint32_t DIS_DONE_Msk = DIS_DONE::mask;

    /// Module Software Reset Request has Terminated (cleared on read)
    /// Position: 2, Width: 1
    using SRST = BitField<2, 1>;
    constexpr uint32_t SRST_Pos = 2;
    constexpr uint32_t SRST_Msk = SRST::mask;

    /// Pending Codec Request
    /// Position: 8, Width: 1
    using CDC_PND = BitField<8, 1>;
    constexpr uint32_t CDC_PND_Pos = 8;
    constexpr uint32_t CDC_PND_Msk = CDC_PND::mask;

    /// Vertical Synchronization (cleared on read)
    /// Position: 10, Width: 1
    using VSYNC = BitField<10, 1>;
    constexpr uint32_t VSYNC_Pos = 10;
    constexpr uint32_t VSYNC_Msk = VSYNC::mask;

    /// Preview DMA Transfer has Terminated (cleared on read)
    /// Position: 16, Width: 1
    using PXFR_DONE = BitField<16, 1>;
    constexpr uint32_t PXFR_DONE_Pos = 16;
    constexpr uint32_t PXFR_DONE_Msk = PXFR_DONE::mask;

    /// Codec DMA Transfer has Terminated (cleared on read)
    /// Position: 17, Width: 1
    using CXFR_DONE = BitField<17, 1>;
    constexpr uint32_t CXFR_DONE_Pos = 17;
    constexpr uint32_t CXFR_DONE_Msk = CXFR_DONE::mask;

    /// Synchronization in Progress
    /// Position: 19, Width: 1
    using SIP = BitField<19, 1>;
    constexpr uint32_t SIP_Pos = 19;
    constexpr uint32_t SIP_Msk = SIP::mask;

    /// Preview Datapath Overflow (cleared on read)
    /// Position: 24, Width: 1
    using P_OVR = BitField<24, 1>;
    constexpr uint32_t P_OVR_Pos = 24;
    constexpr uint32_t P_OVR_Msk = P_OVR::mask;

    /// Codec Datapath Overflow (cleared on read)
    /// Position: 25, Width: 1
    using C_OVR = BitField<25, 1>;
    constexpr uint32_t C_OVR_Pos = 25;
    constexpr uint32_t C_OVR_Msk = C_OVR::mask;

    /// CRC Synchronization Error (cleared on read)
    /// Position: 26, Width: 1
    using CRC_ERR = BitField<26, 1>;
    constexpr uint32_t CRC_ERR_Pos = 26;
    constexpr uint32_t CRC_ERR_Msk = CRC_ERR::mask;

    /// Frame Rate Overrun (cleared on read)
    /// Position: 27, Width: 1
    using FR_OVR = BitField<27, 1>;
    constexpr uint32_t FR_OVR_Pos = 27;
    constexpr uint32_t FR_OVR_Msk = FR_OVR::mask;

}  // namespace sr

/// IER - ISI Interrupt Enable Register
namespace ier {
    /// Disable Done Interrupt Enable
    /// Position: 1, Width: 1
    using DIS_DONE = BitField<1, 1>;
    constexpr uint32_t DIS_DONE_Pos = 1;
    constexpr uint32_t DIS_DONE_Msk = DIS_DONE::mask;

    /// Software Reset Interrupt Enable
    /// Position: 2, Width: 1
    using SRST = BitField<2, 1>;
    constexpr uint32_t SRST_Pos = 2;
    constexpr uint32_t SRST_Msk = SRST::mask;

    /// Vertical Synchronization Interrupt Enable
    /// Position: 10, Width: 1
    using VSYNC = BitField<10, 1>;
    constexpr uint32_t VSYNC_Pos = 10;
    constexpr uint32_t VSYNC_Msk = VSYNC::mask;

    /// Preview DMA Transfer Done Interrupt Enable
    /// Position: 16, Width: 1
    using PXFR_DONE = BitField<16, 1>;
    constexpr uint32_t PXFR_DONE_Pos = 16;
    constexpr uint32_t PXFR_DONE_Msk = PXFR_DONE::mask;

    /// Codec DMA Transfer Done Interrupt Enable
    /// Position: 17, Width: 1
    using CXFR_DONE = BitField<17, 1>;
    constexpr uint32_t CXFR_DONE_Pos = 17;
    constexpr uint32_t CXFR_DONE_Msk = CXFR_DONE::mask;

    /// Preview Datapath Overflow Interrupt Enable
    /// Position: 24, Width: 1
    using P_OVR = BitField<24, 1>;
    constexpr uint32_t P_OVR_Pos = 24;
    constexpr uint32_t P_OVR_Msk = P_OVR::mask;

    /// Codec Datapath Overflow Interrupt Enable
    /// Position: 25, Width: 1
    using C_OVR = BitField<25, 1>;
    constexpr uint32_t C_OVR_Pos = 25;
    constexpr uint32_t C_OVR_Msk = C_OVR::mask;

    /// Embedded Synchronization CRC Error Interrupt Enable
    /// Position: 26, Width: 1
    using CRC_ERR = BitField<26, 1>;
    constexpr uint32_t CRC_ERR_Pos = 26;
    constexpr uint32_t CRC_ERR_Msk = CRC_ERR::mask;

    /// Frame Rate Overflow Interrupt Enable
    /// Position: 27, Width: 1
    using FR_OVR = BitField<27, 1>;
    constexpr uint32_t FR_OVR_Pos = 27;
    constexpr uint32_t FR_OVR_Msk = FR_OVR::mask;

}  // namespace ier

/// IDR - ISI Interrupt Disable Register
namespace idr {
    /// Disable Done Interrupt Disable
    /// Position: 1, Width: 1
    using DIS_DONE = BitField<1, 1>;
    constexpr uint32_t DIS_DONE_Pos = 1;
    constexpr uint32_t DIS_DONE_Msk = DIS_DONE::mask;

    /// Software Reset Interrupt Disable
    /// Position: 2, Width: 1
    using SRST = BitField<2, 1>;
    constexpr uint32_t SRST_Pos = 2;
    constexpr uint32_t SRST_Msk = SRST::mask;

    /// Vertical Synchronization Interrupt Disable
    /// Position: 10, Width: 1
    using VSYNC = BitField<10, 1>;
    constexpr uint32_t VSYNC_Pos = 10;
    constexpr uint32_t VSYNC_Msk = VSYNC::mask;

    /// Preview DMA Transfer Done Interrupt Disable
    /// Position: 16, Width: 1
    using PXFR_DONE = BitField<16, 1>;
    constexpr uint32_t PXFR_DONE_Pos = 16;
    constexpr uint32_t PXFR_DONE_Msk = PXFR_DONE::mask;

    /// Codec DMA Transfer Done Interrupt Disable
    /// Position: 17, Width: 1
    using CXFR_DONE = BitField<17, 1>;
    constexpr uint32_t CXFR_DONE_Pos = 17;
    constexpr uint32_t CXFR_DONE_Msk = CXFR_DONE::mask;

    /// Preview Datapath Overflow Interrupt Disable
    /// Position: 24, Width: 1
    using P_OVR = BitField<24, 1>;
    constexpr uint32_t P_OVR_Pos = 24;
    constexpr uint32_t P_OVR_Msk = P_OVR::mask;

    /// Codec Datapath Overflow Interrupt Disable
    /// Position: 25, Width: 1
    using C_OVR = BitField<25, 1>;
    constexpr uint32_t C_OVR_Pos = 25;
    constexpr uint32_t C_OVR_Msk = C_OVR::mask;

    /// Embedded Synchronization CRC Error Interrupt Disable
    /// Position: 26, Width: 1
    using CRC_ERR = BitField<26, 1>;
    constexpr uint32_t CRC_ERR_Pos = 26;
    constexpr uint32_t CRC_ERR_Msk = CRC_ERR::mask;

    /// Frame Rate Overflow Interrupt Disable
    /// Position: 27, Width: 1
    using FR_OVR = BitField<27, 1>;
    constexpr uint32_t FR_OVR_Pos = 27;
    constexpr uint32_t FR_OVR_Msk = FR_OVR::mask;

}  // namespace idr

/// IMR - ISI Interrupt Mask Register
namespace imr {
    /// Module Disable Operation Completed
    /// Position: 1, Width: 1
    using DIS_DONE = BitField<1, 1>;
    constexpr uint32_t DIS_DONE_Pos = 1;
    constexpr uint32_t DIS_DONE_Msk = DIS_DONE::mask;

    /// Software Reset Completed
    /// Position: 2, Width: 1
    using SRST = BitField<2, 1>;
    constexpr uint32_t SRST_Pos = 2;
    constexpr uint32_t SRST_Msk = SRST::mask;

    /// Vertical Synchronization
    /// Position: 10, Width: 1
    using VSYNC = BitField<10, 1>;
    constexpr uint32_t VSYNC_Pos = 10;
    constexpr uint32_t VSYNC_Msk = VSYNC::mask;

    /// Preview DMA Transfer Completed
    /// Position: 16, Width: 1
    using PXFR_DONE = BitField<16, 1>;
    constexpr uint32_t PXFR_DONE_Pos = 16;
    constexpr uint32_t PXFR_DONE_Msk = PXFR_DONE::mask;

    /// Codec DMA Transfer Completed
    /// Position: 17, Width: 1
    using CXFR_DONE = BitField<17, 1>;
    constexpr uint32_t CXFR_DONE_Pos = 17;
    constexpr uint32_t CXFR_DONE_Msk = CXFR_DONE::mask;

    /// Preview FIFO Overflow
    /// Position: 24, Width: 1
    using P_OVR = BitField<24, 1>;
    constexpr uint32_t P_OVR_Pos = 24;
    constexpr uint32_t P_OVR_Msk = P_OVR::mask;

    /// Codec FIFO Overflow
    /// Position: 25, Width: 1
    using C_OVR = BitField<25, 1>;
    constexpr uint32_t C_OVR_Pos = 25;
    constexpr uint32_t C_OVR_Msk = C_OVR::mask;

    /// CRC Synchronization Error
    /// Position: 26, Width: 1
    using CRC_ERR = BitField<26, 1>;
    constexpr uint32_t CRC_ERR_Pos = 26;
    constexpr uint32_t CRC_ERR_Msk = CRC_ERR::mask;

    /// Frame Rate Overrun
    /// Position: 27, Width: 1
    using FR_OVR = BitField<27, 1>;
    constexpr uint32_t FR_OVR_Pos = 27;
    constexpr uint32_t FR_OVR_Msk = FR_OVR::mask;

}  // namespace imr

/// DMA_CHER - DMA Channel Enable Register
namespace dma_cher {
    /// Preview Channel Enable
    /// Position: 0, Width: 1
    using P_CH_EN = BitField<0, 1>;
    constexpr uint32_t P_CH_EN_Pos = 0;
    constexpr uint32_t P_CH_EN_Msk = P_CH_EN::mask;

    /// Codec Channel Enable
    /// Position: 1, Width: 1
    using C_CH_EN = BitField<1, 1>;
    constexpr uint32_t C_CH_EN_Pos = 1;
    constexpr uint32_t C_CH_EN_Msk = C_CH_EN::mask;

}  // namespace dma_cher

/// DMA_CHDR - DMA Channel Disable Register
namespace dma_chdr {
    /// Preview Channel Disable Request
    /// Position: 0, Width: 1
    using P_CH_DIS = BitField<0, 1>;
    constexpr uint32_t P_CH_DIS_Pos = 0;
    constexpr uint32_t P_CH_DIS_Msk = P_CH_DIS::mask;

    /// Codec Channel Disable Request
    /// Position: 1, Width: 1
    using C_CH_DIS = BitField<1, 1>;
    constexpr uint32_t C_CH_DIS_Pos = 1;
    constexpr uint32_t C_CH_DIS_Msk = C_CH_DIS::mask;

}  // namespace dma_chdr

/// DMA_CHSR - DMA Channel Status Register
namespace dma_chsr {
    /// Preview DMA Channel Status
    /// Position: 0, Width: 1
    using P_CH_S = BitField<0, 1>;
    constexpr uint32_t P_CH_S_Pos = 0;
    constexpr uint32_t P_CH_S_Msk = P_CH_S::mask;

    /// Code DMA Channel Status
    /// Position: 1, Width: 1
    using C_CH_S = BitField<1, 1>;
    constexpr uint32_t C_CH_S_Pos = 1;
    constexpr uint32_t C_CH_S_Msk = C_CH_S::mask;

}  // namespace dma_chsr

/// DMA_P_ADDR - DMA Preview Base Address Register
namespace dma_p_addr {
    /// Preview Image Base Address
    /// Position: 2, Width: 30
    using P_ADDR = BitField<2, 30>;
    constexpr uint32_t P_ADDR_Pos = 2;
    constexpr uint32_t P_ADDR_Msk = P_ADDR::mask;

}  // namespace dma_p_addr

/// DMA_P_CTRL - DMA Preview Control Register
namespace dma_p_ctrl {
    /// Descriptor Fetch Control Bit
    /// Position: 0, Width: 1
    using P_FETCH = BitField<0, 1>;
    constexpr uint32_t P_FETCH_Pos = 0;
    constexpr uint32_t P_FETCH_Msk = P_FETCH::mask;

    /// Descriptor Writeback Control Bit
    /// Position: 1, Width: 1
    using P_WB = BitField<1, 1>;
    constexpr uint32_t P_WB_Pos = 1;
    constexpr uint32_t P_WB_Msk = P_WB::mask;

    /// Transfer Done Flag Control
    /// Position: 2, Width: 1
    using P_IEN = BitField<2, 1>;
    constexpr uint32_t P_IEN_Pos = 2;
    constexpr uint32_t P_IEN_Msk = P_IEN::mask;

    /// Preview Transfer Done
    /// Position: 3, Width: 1
    using P_DONE = BitField<3, 1>;
    constexpr uint32_t P_DONE_Pos = 3;
    constexpr uint32_t P_DONE_Msk = P_DONE::mask;

}  // namespace dma_p_ctrl

/// DMA_P_DSCR - DMA Preview Descriptor Address Register
namespace dma_p_dscr {
    /// Preview Descriptor Base Address
    /// Position: 2, Width: 30
    using P_DSCR = BitField<2, 30>;
    constexpr uint32_t P_DSCR_Pos = 2;
    constexpr uint32_t P_DSCR_Msk = P_DSCR::mask;

}  // namespace dma_p_dscr

/// DMA_C_ADDR - DMA Codec Base Address Register
namespace dma_c_addr {
    /// Codec Image Base Address
    /// Position: 2, Width: 30
    using C_ADDR = BitField<2, 30>;
    constexpr uint32_t C_ADDR_Pos = 2;
    constexpr uint32_t C_ADDR_Msk = C_ADDR::mask;

}  // namespace dma_c_addr

/// DMA_C_CTRL - DMA Codec Control Register
namespace dma_c_ctrl {
    /// Descriptor Fetch Control Bit
    /// Position: 0, Width: 1
    using C_FETCH = BitField<0, 1>;
    constexpr uint32_t C_FETCH_Pos = 0;
    constexpr uint32_t C_FETCH_Msk = C_FETCH::mask;

    /// Descriptor Writeback Control Bit
    /// Position: 1, Width: 1
    using C_WB = BitField<1, 1>;
    constexpr uint32_t C_WB_Pos = 1;
    constexpr uint32_t C_WB_Msk = C_WB::mask;

    /// Transfer Done Flag Control
    /// Position: 2, Width: 1
    using C_IEN = BitField<2, 1>;
    constexpr uint32_t C_IEN_Pos = 2;
    constexpr uint32_t C_IEN_Msk = C_IEN::mask;

    /// Codec Transfer Done
    /// Position: 3, Width: 1
    using C_DONE = BitField<3, 1>;
    constexpr uint32_t C_DONE_Pos = 3;
    constexpr uint32_t C_DONE_Msk = C_DONE::mask;

}  // namespace dma_c_ctrl

/// DMA_C_DSCR - DMA Codec Descriptor Address Register
namespace dma_c_dscr {
    /// Codec Descriptor Base Address
    /// Position: 2, Width: 30
    using C_DSCR = BitField<2, 30>;
    constexpr uint32_t C_DSCR_Pos = 2;
    constexpr uint32_t C_DSCR_Msk = C_DSCR::mask;

}  // namespace dma_c_dscr

/// WPMR - Write Protection Mode Register
namespace wpmr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protection Key Password
    /// Position: 8, Width: 24
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 4805449;
    }

}  // namespace wpmr

/// WPSR - Write Protection Status Register
namespace wpsr {
    /// Write Protection Violation Status
    /// Position: 0, Width: 1
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protection Violation Source
    /// Position: 8, Width: 16
    using WPVSRC = BitField<8, 16>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

}  // namespace alloy::hal::atmel::samv71::atsamv71j20b::isi
