2d84d2b36754 ("drm/i915: Unify intel_pipe_has_type() and intel_pipe_will_have_type()")
253c84c82aae ("drm/i915: Add output_types bitmask into the crtc state")
5a8f97ea04c9 ("Revert "drm/i915: start adding dp mst audio"")
e7c84544757a ("drm/i915: Make modeset state verifier take crtc as argument.")
2d1fe0734087 ("drm/i915: Do not use {HAS_*, IS_*, INTEL_INFO}(dev_priv->dev)")
b4ac5afc6b83 ("drm/i915: replace for_each_engine()")
c3232b1883e0 ("drm/i915: introduce for_each_engine_id()")
70e8aa215623 ("drm/i915: Split PNV version of crtc_compute_clock()")
19ec6693098c ("drm/i915: Split g4x_crtc_compute_clock()")
81c97f522e41 ("drm/i915: Split i8xx_crtc_compute_clock()")
65b3d6a97649 ("drm/i915: Split CHV and VLV specific crtc_compute_clock() hooks")
997c030cfdd0 ("drm/i915: Merge ironlake_compute_clocks() and ironlake_crtc_compute_clock()")
364ee29d1206 ("drm/i915: Pass crtc_state->dpll directly to ->find_dpll()")
ded220e2513d ("drm/i915: Simplify ironlake_crtc_compute_clock() CPU eDP case")
fade85ae2122 ("drm/i915: Remove PCH type checks from ironlake_crtc_compute_clock()")
7ed9f894e55e ("drm/i915: Don't calculate a new clock in ILK+ code if it is already set")
bfa044457c8a ("drm/i915: Simplify ironlake reduced clock logic a bit")
2d7feacc817e ("drm/i915: Call g4x_find_best_dpll() directly from ILK+ code")
8f0d5b9b5891 ("drm/i915: Fold intel_ironlake_limit() into clock computation function")
26ce6d5980fa ("drm/i915: Merge ironlake_get_refclk() into its only caller")
ceb41007b42b ("drm/i915: Remove checks for cloned config with LVDS in dpll code")
8821294172f0 ("drm/i915: Move load time init of display/audio hooks earlier")
bd39ec5ddae8 ("drm/i915: Move load time IRQ SW init earlier")
861f878e6a7a ("drm/i915: Move load time PCH detect, DPIO, power domain SW init earlier")
ee4b6faf96a9 ("drm/i915: Modify reset func to handle per engine resets")
2dd66ebde443 ("drm/i915: Use a crtc mask instead of a refcount for dpll functions, v2.")
117897f42c87 ("drm/i915: More renaming of rings to engines")
666796da7abb ("drm/i915: More intel_engine_cs renaming")
4a570db57c05 ("drm/i915: Rename intel_engine_cs struct members")
0bc40be85f33 ("drm/i915: Rename intel_engine_cs function parameters")
e2f80391478a ("drm/i915: Rename local struct intel_engine_cs variables")
9d16da65bfda ("drm/i915: Manage HSW/BDW LCPLLs with the shared dpll interface")
daedf20a4f69 ("drm/i915: Move HSW/BDW pll selection logic to intel_dpll_mgr.c")
f9476a6c6d0c ("drm/i915: Refactor platform specifics out of intel_get_shared_dpll()")
2edd6443e3d0 ("drm/i915: Use a table to initilize shared dplls")
c2a9fcd6831a ("drm/i915: Move shared dpll function prototypes to intel_dpll_mgr.h")
ac7f11c61065 ("drm/i915: Move shared dpll struct definitions to separate header file")
8106ddbd7733 ("drm/i915: Store a direct pointer to shared dpll in intel_crtc_state")
a4780b7744c2 ("drm/i915: Split intel_get_shared_dpll() into smaller functions")
55be2f085461 ("drm/i915: Move ddi shared dpll code to intel_dpll_mgr.c")
7abd4b35a577 ("drm/i915: Move shared dpll code to a new file")
24a65e624bcd ("drm/i915/hangcheck: Prevent long walks across full-ppgtt")
d431440cce24 ("drm/i915: Generalise common GPU engine reset request/unrequest code")
8de1b23efaed ("drm/i915/lrc: Do not wait atomically when stopping engines")
e3bddded40e2 ("drm/i915: Only recalculate wm's for planes part of the state, v2.")
d81f04c5ef5d ("drm/i915: Allow preservation of watermarks, v2.")
f85db0590dd8 ("drm/i915/error: Capture WA ctx batch in error state")
e3b247da89f0 ("drm/i915: Move the encoder vs. FDI dotclock check out from encoder .get_config()")
1663b9d6a26a ("drm/i915: Reorganize intel_rotation_info")
8d0deca8c6e0 ("drm/i915: Pass 90/270 vs. 0/180 rotation info for intel_gen4_compute_page_offset()")
