
---------- Begin Simulation Statistics ----------
final_tick                                   93364375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     54                       # Simulator instruction rate (inst/s)
host_mem_usage                                5785460                       # Number of bytes of host memory used
host_op_rate                                       55                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   334.41                       # Real time elapsed on the host
host_tick_rate                                 195437                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       17995                       # Number of instructions simulated
sim_ops                                         18383                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000065                       # Number of seconds simulated
sim_ticks                                    65356875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.394875                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    1140                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1717                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               177                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1397                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              38                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               35                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1885                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     109                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                        9429                       # Number of instructions committed
system.cpu.committedOps                          9724                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.094814                       # CPI: cycles per instruction
system.cpu.discardedOps                           559                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               6860                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions               886                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             2422                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           17630                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.244211                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.numCycles                            38610                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         3                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    6768     69.60%     69.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                      4      0.04%     69.64% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.64% # Class of committed instruction
system.cpu.op_class_0::MemRead                    506      5.20%     74.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2446     25.15%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                     9724                       # Class of committed instruction
system.cpu.quiesceCycles                        65961                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                           20980                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          304                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2274                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 268                       # Transaction distribution
system.membus.trans_dist::ReadResp                429                       # Transaction distribution
system.membus.trans_dist::WriteReq                791                       # Transaction distribution
system.membus.trans_dist::WriteResp               791                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::WriteClean              262                       # Transaction distribution
system.membus.trans_dist::CleanEvict               29                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 9                       # Transaction distribution
system.membus.trans_dist::ReadExResp                9                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            147                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            14                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         1033                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1033                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          322                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         2428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         2066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         2066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         9344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         9344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           59                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        18451                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   93847                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3302                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.004543                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.067256                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3287     99.55%     99.55% # Request fanout histogram
system.membus.snoop_fanout::1                      15      0.45%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3302                       # Request fanout histogram
system.membus.reqLayer6.occupancy             8140250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.5                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               50375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              293515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               11750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             153875                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy            2448220                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy             739500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         1536                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         1536                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq          549                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp          549                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         4170                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           59                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total        66111                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy            7354750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             11.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy      4348466                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      5925000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0   1754796263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma    752055541                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total     2506851804                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0    752055541                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma    258580295                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total    1010635836                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0   2506851804                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma   1010635836                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total    3517487640                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp          768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2066                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         2066                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         1051                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         1051    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         1051                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      4361125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      2090000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         9344                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        10176                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         9344                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         9344                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          146                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          159                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    142968892                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data     12730107                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      155698999                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    142968892                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    142968892                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    142968892                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data     12730107                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     155698999                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              17540                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           66048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1032                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.isp0_dma    258580295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9792390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             268372685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      258519092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma    752055541                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1010574634                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      258519092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma   1010635836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9792390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1278947318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000108057750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           18                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           18                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 741                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1048                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         275                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1032                       # Number of write requests accepted
system.mem_ctrls.readBursts                       275                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               50                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9855290                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                16339040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39899.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66149.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      222                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     948                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   274                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1032                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           98                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    828.081633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   641.840097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.041094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           12     12.24%     12.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            2      2.04%     14.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            3      3.06%     17.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2      2.04%     19.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      2.04%     21.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      3.06%     24.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      1.02%     25.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      4.08%     29.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           69     70.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           98                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           18                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.166667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     87.871062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              16     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      5.56%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::296-303            1      5.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            18                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      56.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.822271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     51.731206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19             1      5.56%      5.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23             1      5.56%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             5     27.78%     38.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      5.56%     44.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      5.56%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      5.56%     55.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      5.56%     61.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      5.56%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3     16.67%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      5.56%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      5.56%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-235            1      5.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            18                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  15808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   65280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   17540                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                66048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       241.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       998.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    268.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1010.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      63234750                       # Total gap between requests
system.mem_ctrls.avgGap                      48381.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        15232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        48192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 233058878.656606495380                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8813150.873569153249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 261456809.249218225479                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 737366956.421952486038                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     15779665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       559375                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1553345750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    184101500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59545.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55937.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5883885.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    239715.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     44046000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3538375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     18378000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   6                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     13742333.333333                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    17478636.035499                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2604125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     33887375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON        52137375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     41227000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4055                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4055                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4055                       # number of overall hits
system.cpu.icache.overall_hits::total            4055                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          147                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            147                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          147                       # number of overall misses
system.cpu.icache.overall_misses::total           147                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6355000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6355000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6355000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6355000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4202                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4202                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4202                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4202                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.034983                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.034983                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.034983                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.034983                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43231.292517                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43231.292517                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43231.292517                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43231.292517                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          147                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          147                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          147                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          147                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6125000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6125000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6125000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6125000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.034983                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.034983                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.034983                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.034983                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41666.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41666.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41666.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41666.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4055                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4055                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          147                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           147                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6355000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6355000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4202                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4202                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.034983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.034983                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43231.292517                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43231.292517                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          147                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6125000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6125000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.034983                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.034983                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41666.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41666.666667                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           180.349530                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 172                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.931034                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   180.349530                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.352245                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.352245                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          190                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.427734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8551                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8551                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          917                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              917                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          917                       # number of overall hits
system.cpu.dcache.overall_hits::total             917                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           29                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           29                       # number of overall misses
system.cpu.dcache.overall_misses::total            29                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1964375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1964375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1964375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1964375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data          946                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          946                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          946                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          946                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030655                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030655                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030655                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030655                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67737.068966                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67737.068966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67737.068966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67737.068966                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           23                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           23                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           26                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           26                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1445875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1445875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1445875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1445875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        65625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        65625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024313                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024313                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024313                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024313                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62864.130435                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62864.130435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62864.130435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62864.130435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2524.038462                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2524.038462                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           14                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            14                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       615625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       615625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023689                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43973.214286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43973.214286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       594500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       594500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        65625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        65625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023689                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023689                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42464.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42464.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data        21875                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total        21875                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1348750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1348750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89916.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89916.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           23                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           23                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       851375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       851375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94597.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94597.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         1033                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         1033                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     10869625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     10869625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10522.386254                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10522.386254                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data           12                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total           12                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         1021                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         1021                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     10359625                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     10359625                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 10146.547502                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 10146.547502                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            67.999906                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4215                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               264                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.965909                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    67.999906                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.132812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.132812                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.126953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             12071                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            12071                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     93364375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                   93431875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                     54                       # Simulator instruction rate (inst/s)
host_mem_usage                                5785460                       # Number of bytes of host memory used
host_op_rate                                       55                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   334.51                       # Real time elapsed on the host
host_tick_rate                                 195585                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       18004                       # Number of instructions simulated
sim_ops                                         18398                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000065                       # Number of seconds simulated
sim_ticks                                    65424375                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             65.857886                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    1140                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1731                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               179                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1397                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  3                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              38                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               35                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1901                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     111                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           18                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                        9438                       # Number of instructions committed
system.cpu.committedOps                          9739                       # Number of ops (including micro ops) committed
system.cpu.cpi                               4.102352                       # CPI: cycles per instruction
system.cpu.discardedOps                           566                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               6887                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions               886                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             2422                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           17702                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.243763                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.numCycles                            38718                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         3                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                    6776     69.58%     69.59% # Class of committed instruction
system.cpu.op_class_0::IntMult                      4      0.04%     69.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::MemRead                    512      5.26%     74.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2446     25.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                     9739                       # Class of committed instruction
system.cpu.quiesceCycles                        65961                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                           21016                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          306                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2276                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 268                       # Transaction distribution
system.membus.trans_dist::ReadResp                430                       # Transaction distribution
system.membus.trans_dist::WriteReq                791                       # Transaction distribution
system.membus.trans_dist::WriteResp               791                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            2                       # Transaction distribution
system.membus.trans_dist::WriteClean              262                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 9                       # Transaction distribution
system.membus.trans_dist::ReadExResp                9                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            148                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            14                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         1033                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1033                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           40                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         2428                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         2066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         2066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port         9408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total         9408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           59                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        18451                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   93911                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                1                       # Total snoops (count)
system.membus.snoopTraffic                         64                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3303                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.004844                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.069441                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3287     99.52%     99.52% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.48%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3303                       # Request fanout histogram
system.membus.reqLayer6.occupancy             8140250                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              12.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               50375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              296015                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               11750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy             153875                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy            2448220                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              3.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy             745250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq         1536                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp         1536                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq          549                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp          549                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         4170                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           59                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total        66111                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy            7354750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             11.2                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy      4348466                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          6.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      5925000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          9.1                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0   1752985795                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma    751279626                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total     2504265421                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0    751279626                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma    258313511                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total    1009593137                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0   2504265421                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma   1009593137                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total    3513858558                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp          265                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq          768                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp          768                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2066                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         2066                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         1051                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         1051    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         1051                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      4361125                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy      2090000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          3.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst         9408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        10240                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst         9408                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         9408                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          147                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          160                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    143799616                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data     12716973                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      156516589                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    143799616                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    143799616                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    143799616                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data     12716973                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     156516589                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              17540                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           66048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1032                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.isp0_dma    258313511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9782287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             268095798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      258252372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma    751279626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1009531998                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      258252372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma   1009593137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9782287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1277627795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1006.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         9.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000108057750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           18                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           18                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                 742                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1048                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         275                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1032                       # Number of write requests accepted
system.mem_ctrls.readBursts                       275                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1032                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     28                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               50                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.27                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9855290                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    1235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                16339040                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39899.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66149.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      222                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     948                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   274                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1032                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           98                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    828.081633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   641.840097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.041094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           12     12.24%     12.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            2      2.04%     14.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            3      3.06%     17.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2      2.04%     19.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      2.04%     21.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      3.06%     24.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      1.02%     25.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      4.08%     29.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           69     70.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           98                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           18                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.166667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     87.871062                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              16     88.89%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-247            1      5.56%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::296-303            1      5.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            18                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      56.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.822271                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     51.731206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19             1      5.56%      5.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23             1      5.56%     11.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             5     27.78%     38.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      5.56%     44.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      5.56%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             1      5.56%     55.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      5.56%     61.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      5.56%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             3     16.67%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      5.56%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      5.56%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-235            1      5.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            18                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  15808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   65280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   17540                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                66048                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       241.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       997.79                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    268.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1009.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.80                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      63234750                       # Total gap between requests
system.mem_ctrls.avgGap                      48381.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        15232                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data          576                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        48192                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 232818425.854278326035                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 8804058.120539937168                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 261187057.576018124819                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 736606196.085174679756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           10                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     15779665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data       559375                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   1553345750                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    184101500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     59545.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55937.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5883885.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    239715.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     44081875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      3570000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     18378000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   6                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     13742333.333333                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    17478636.035499                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      2604125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     33887375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON        52204875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     41227000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4064                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4064                       # number of overall hits
system.cpu.icache.overall_hits::total            4064                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          148                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            148                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          148                       # number of overall misses
system.cpu.icache.overall_misses::total           148                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      6400000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6400000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      6400000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6400000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4212                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4212                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4212                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4212                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.035138                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.035138                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.035138                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.035138                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43243.243243                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43243.243243                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43243.243243                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43243.243243                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          148                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          148                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          148                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          148                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6168375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6168375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6168375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6168375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.035138                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.035138                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.035138                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.035138                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41678.209459                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41678.209459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41678.209459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41678.209459                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4064                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          148                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           148                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      6400000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6400000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4212                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.035138                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.035138                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43243.243243                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43243.243243                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          148                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          148                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6168375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6168375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.035138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.035138                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41678.209459                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41678.209459                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           180.389406                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                8085                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               249                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             32.469880                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   180.389406                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.352323                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.352323                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          219                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          189                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.427734                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses              8572                       # Number of tag accesses
system.cpu.icache.tags.data_accesses             8572                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data          923                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total              923                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data          923                       # number of overall hits
system.cpu.dcache.overall_hits::total             923                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           29                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           29                       # number of overall misses
system.cpu.dcache.overall_misses::total            29                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      1964375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      1964375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      1964375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      1964375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data          952                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total          952                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data          952                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total          952                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030462                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030462                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030462                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030462                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67737.068966                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67737.068966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67737.068966                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67737.068966                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            2                       # number of writebacks
system.cpu.dcache.writebacks::total                 2                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            6                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           23                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           23                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           26                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           26                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1445875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1445875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1445875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1445875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        65625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        65625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024160                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024160                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024160                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024160                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62864.130435                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62864.130435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62864.130435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62864.130435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2524.038462                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2524.038462                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data          583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total             583                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           14                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            14                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data       615625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total       615625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data          597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total          597                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023451                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43973.214286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43973.214286                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data       594500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total       594500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        65625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        65625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023451                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42464.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42464.285714                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data        21875                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total        21875                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data          340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            340                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1348750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1348750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data          355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          355                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.042254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.042254                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 89916.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89916.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           23                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           23                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       851375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       851375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.025352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 94597.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 94597.222222                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         1033                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         1033                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     10869625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     10869625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10522.386254                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10522.386254                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data           12                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total           12                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         1021                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         1021                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     10359625                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     10359625                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 10146.547502                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 10146.547502                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            67.996811                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                5693                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               329                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.303951                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    67.996811                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.132806                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.132806                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.126953                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             12095                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            12095                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED     93431875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
