0.7
2020.2
Jun 10 2021
20:04:57
D:/intelight/intelight/intelight.gen/sources_1/bd/BRAM_QA/hdl/BRAM_QA_wrapper.v,1646392446,verilog,,D:/intelight/intelight/intelight.srcs/sim_1/new/BRAM_QA_tb.v,,BRAM_QA_wrapper,,,,,,,,
D:/intelight/intelight/intelight.gen/sources_1/bd/bram/hdl/bram_wrapper.v,1646393904,verilog,,D:/intelight/intelight/intelight.srcs/sim_1/new/bram_tb.v,,bram_wrapper,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_Action_RAM_0_0/sim/BRAM_QA_Action_RAM_0_0.v,1646287229,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_xlconstant_0_1/sim/BRAM_QA_xlconstant_0_1.v,,BRAM_QA_Action_RAM_0_0,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_Action_RAM_0_1/sim/BRAM_QA_Action_RAM_0_1.v,1646287229,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_reg_2bit_0_0/sim/BRAM_QA_reg_2bit_0_0.v,,BRAM_QA_Action_RAM_0_1,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_Action_RAM_1_0/sim/BRAM_QA_Action_RAM_1_0.v,1646287230,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_Action_RAM_2_0/sim/BRAM_QA_Action_RAM_2_0.v,,BRAM_QA_Action_RAM_1_0,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_Action_RAM_2_0/sim/BRAM_QA_Action_RAM_2_0.v,1646287230,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_xlconstant_0_0/sim/BRAM_QA_xlconstant_0_0.v,,BRAM_QA_Action_RAM_2_0,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_QA_0_0/sim/BRAM_QA_QA_0_0.v,1646379010,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/sim/BRAM_QA.v,,BRAM_QA_QA_0_0,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_decoder_0_0/sim/BRAM_QA_decoder_0_0.v,1646381437,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_QA_0_0/sim/BRAM_QA_QA_0_0.v,,BRAM_QA_decoder_0_0,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_reg_2bit_0_0/sim/BRAM_QA_reg_2bit_0_0.v,1646379010,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_reg_32bit_0_0/sim/BRAM_QA_reg_32bit_0_0.v,,BRAM_QA_reg_2bit_0_0,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_reg_32bit_0_0/sim/BRAM_QA_reg_32bit_0_0.v,1646379010,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_decoder_0_0/sim/BRAM_QA_decoder_0_0.v,,BRAM_QA_reg_32bit_0_0,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_xlconstant_0_0/sim/BRAM_QA_xlconstant_0_0.v,1646287230,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_Action_RAM_0_1/sim/BRAM_QA_Action_RAM_0_1.v,,BRAM_QA_xlconstant_0_0,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_xlconstant_0_1/sim/BRAM_QA_xlconstant_0_1.v,1646287230,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_Action_RAM_1_0/sim/BRAM_QA_Action_RAM_1_0.v,,BRAM_QA_xlconstant_0_1,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/sim/BRAM_QA.v,1646392446,verilog,,D:/intelight/intelight/intelight.gen/sources_1/bd/BRAM_QA/hdl/BRAM_QA_wrapper.v,,Action_RAM_imp_F3VBUW;BRAM_QA,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_blk_mem_gen_0_0/sim/bram_blk_mem_gen_0_0.v,1646393904,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_xlconstant_0_0/sim/bram_xlconstant_0_0.v,,bram_blk_mem_gen_0_0,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_blk_mem_gen_1_0/sim/bram_blk_mem_gen_1_0.v,1646281431,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/bram/sim/bram.v,,bram_blk_mem_gen_1_0,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_reg_32bit_0_0/sim/bram_reg_32bit_0_0.v,1646391217,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_reg_32bit_0_1/sim/bram_reg_32bit_0_1.v,,bram_reg_32bit_0_0,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_reg_32bit_0_1/sim/bram_reg_32bit_0_1.v,1646391217,verilog,,D:/intelight/intelight/intelight.gen/sources_1/bd/bram/hdl/bram_wrapper.v,,bram_reg_32bit_0_1,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_xlconstant_0_0/sim/bram_xlconstant_0_0.v,1645577893,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_xlconstant_0_1/sim/bram_xlconstant_0_1.v,,bram_xlconstant_0_0,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_xlconstant_0_1/sim/bram_xlconstant_0_1.v,1645579297,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_xlconstant_1_0/sim/bram_xlconstant_1_0.v,,bram_xlconstant_0_1,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_xlconstant_1_0/sim/bram_xlconstant_1_0.v,1645579463,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_blk_mem_gen_1_0/sim/bram_blk_mem_gen_1_0.v,,bram_xlconstant_1_0,,,,,,,,
D:/intelight/intelight/intelight.ip_user_files/bd/bram/sim/bram.v,1646393904,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_reg_32bit_0_0/sim/bram_reg_32bit_0_0.v,,bram,,,,,,,,
D:/intelight/intelight/intelight.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/intelight/intelight/intelight.srcs/sim_1/new/BRAM_QA_tb.v,1646393612,verilog,,,,BRAM_QA_tb,,,,,,,,
D:/intelight/intelight/intelight.srcs/sim_1/new/bram_tb.v,1646391424,verilog,,,,bram_tb,,,,,,,,
D:/intelight/intelight/intelight.srcs/sources_1/new/QA.v,1646141064,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/BRAM_QA/ip/BRAM_QA_Action_RAM_0_0/sim/BRAM_QA_Action_RAM_0_0.v,,QA,,,,,,,,
D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v,1645623907,verilog,,D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v,,lsfr_16bit;minus;multiply;plus;r_shift,,,,,,,,
D:/intelight/intelight/intelight.srcs/sources_1/new/enable_file.v,1646307301,verilog,,D:/intelight/intelight/intelight.srcs/sources_1/new/arith_file.v,,debit_decoder;decoder;enabler_2bit,,,,,,,,
D:/intelight/intelight/intelight.srcs/sources_1/new/max_file.v,1645686787,verilog,,D:/intelight/intelight/intelight.srcs/sources_1/new/mux_file.v,,comp_2bit;max2to1_32bit;max4to1_2bit;max4to1_32bit;min2to1_2bit;min4to2_2bit,,,,,,,,
D:/intelight/intelight/intelight.srcs/sources_1/new/mux_file.v,1646149375,verilog,,D:/intelight/intelight/intelight.srcs/sources_1/new/QA.v,,mux2to1_2bit;mux2to1_32bit;mux2to1_32bit_sd;mux4to1_2bit;mux4to1_32bit,,,,,,,,
D:/intelight/intelight/intelight.srcs/sources_1/new/register_file.v,1646296959,verilog,,D:/intelight/intelight/intelight.ip_user_files/bd/bram/ip/bram_blk_mem_gen_0_0/sim/bram_blk_mem_gen_0_0.v,,reg_2bit;reg_32bit,,,,,,,,
