Overview
========

The DisplayPort IP-core is a optimized DisplayPort solution for FPGA implementation. 
It offers a small logic footprint and simple host driver. 

Features
--------
* DisplayPort 1.4 
* RBR, HBR, HBR2 and HBR3 line rates
* Support for 2 and 4 lanes
* Native video input interface
* Single Stream transport mode (SST)
* Dual and quad pixels per clock