// Seed: 3279427140
module module_0 (
    input supply1 id_0,
    output wire id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 id_4
);
endmodule
module module_1 #(
    parameter id_0  = 32'd17,
    parameter id_11 = 32'd7,
    parameter id_7  = 32'd69
) (
    input wire _id_0,
    input tri id_1,
    output wor id_2,
    input wire id_3,
    input supply0 id_4,
    input tri id_5,
    input supply1 id_6,
    input tri1 _id_7,
    input tri0 id_8,
    output wire id_9,
    input wor id_10,
    input supply1 _id_11
);
  bit [id_0 : -1] id_13 = {
    -1'b0, 1'h0, 1, -1, id_7, {1, id_4 % -1, -1'b0 == -1, {1 / -1'b0 == 1 ** id_6 + 1 - id_0{id_0}}}
  };
  logic [id_11 : id_7] id_14;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_10,
      id_6,
      id_9
  );
  assign modCall_1.id_2 = 0;
  initial begin : LABEL_0
    id_13 <= 1'b0 - id_3;
    id_14 <= id_13;
    $unsigned(78);
    ;
  end
endmodule
