set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[21]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[22]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[23]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[24]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[25]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[26]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[27]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[28]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[29]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[30]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[31]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[32]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[33]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[9]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[16]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[17]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[18]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[19]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[20]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[9]}]
set_property MARK_DEBUG true [get_nets design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tvalid_fifo_ev_reg_n_0]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 34 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[0]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[1]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[2]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[3]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[4]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[5]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[6]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[7]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[8]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[9]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[10]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[11]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[12]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[13]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[14]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[15]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[16]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[17]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[18]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[19]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[20]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[21]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[22]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[23]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[24]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[25]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[26]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[27]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[28]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[29]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[30]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[31]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[32]} {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/thr[33]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 1 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[1]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[2]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[5]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[6]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[8]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[9]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[10]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[11]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[12]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[13]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[14]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[16]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[17]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[18]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[19]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tdata_fifo_ev_reg_n_0_[20]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list design_1_i/ALGO_B_TA_1/U0/C_SYNTH_BYPASS_GEN.L1_TRIGGER/s_axis_tvalid_fifo_ev_reg_n_0]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
