#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fbe3bc11ae0 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v0x7fbe3bc24f40_0 .var "clk", 0 0;
v0x7fbe3bc24fd0_0 .net "q", 3 0, L_0x7fbe3bc25670;  1 drivers
v0x7fbe3bc25060_0 .var "reset", 0 0;
S_0x7fbe3bc07590 .scope module, "r1" "ripple_carry_counter" 2 8, 3 2 0, S_0x7fbe3bc11ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
v0x7fbe3bc24c00_0 .net "clk", 0 0, v0x7fbe3bc24f40_0;  1 drivers
v0x7fbe3bc24ce0_0 .net "q", 3 0, L_0x7fbe3bc25670;  alias, 1 drivers
v0x7fbe3bc24d70_0 .net "reset", 0 0, v0x7fbe3bc25060_0;  1 drivers
L_0x7fbe3bc25290 .part L_0x7fbe3bc25670, 0, 1;
L_0x7fbe3bc254a0 .part L_0x7fbe3bc25670, 1, 1;
L_0x7fbe3bc25670 .concat8 [ 1 1 1 1], v0x7fbe3bc22850_0, v0x7fbe3bc232b0_0, v0x7fbe3bc23d20_0, v0x7fbe3bc247a0_0;
L_0x7fbe3bc257c0 .part L_0x7fbe3bc25670, 2, 1;
S_0x7fbe3bc05190 .scope module, "t0" "TFF" 3 7, 4 3 0, S_0x7fbe3bc07590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x7fbe3bc250f0 .functor NOT 1, v0x7fbe3bc22850_0, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc22a00_0 .net "clk", 0 0, v0x7fbe3bc24f40_0;  alias, 1 drivers
v0x7fbe3bc22aa0_0 .net "d", 0 0, L_0x7fbe3bc250f0;  1 drivers
v0x7fbe3bc22b50_0 .net "q", 0 0, v0x7fbe3bc22850_0;  1 drivers
v0x7fbe3bc22c20_0 .net "reset", 0 0, v0x7fbe3bc25060_0;  alias, 1 drivers
S_0x7fbe3bc03f90 .scope module, "d1" "DFF" 4 7, 5 1 0, S_0x7fbe3bc05190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fbe3bc10d40_0 .net "clk", 0 0, v0x7fbe3bc24f40_0;  alias, 1 drivers
v0x7fbe3bc227b0_0 .net "d", 0 0, L_0x7fbe3bc250f0;  alias, 1 drivers
v0x7fbe3bc22850_0 .var "q", 0 0;
v0x7fbe3bc22900_0 .net "reset", 0 0, v0x7fbe3bc25060_0;  alias, 1 drivers
E_0x7fbe3bc0fdf0/0 .event negedge, v0x7fbe3bc10d40_0;
E_0x7fbe3bc0fdf0/1 .event posedge, v0x7fbe3bc22900_0;
E_0x7fbe3bc0fdf0 .event/or E_0x7fbe3bc0fdf0/0, E_0x7fbe3bc0fdf0/1;
S_0x7fbe3bc22cf0 .scope module, "t1" "TFF" 3 8, 4 3 0, S_0x7fbe3bc07590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x7fbe3bc251a0 .functor NOT 1, v0x7fbe3bc232b0_0, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc23470_0 .net "clk", 0 0, L_0x7fbe3bc25290;  1 drivers
v0x7fbe3bc23510_0 .net "d", 0 0, L_0x7fbe3bc251a0;  1 drivers
v0x7fbe3bc235c0_0 .net "q", 0 0, v0x7fbe3bc232b0_0;  1 drivers
v0x7fbe3bc23690_0 .net "reset", 0 0, v0x7fbe3bc25060_0;  alias, 1 drivers
S_0x7fbe3bc22ef0 .scope module, "d1" "DFF" 4 7, 5 1 0, S_0x7fbe3bc22cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fbe3bc23160_0 .net "clk", 0 0, L_0x7fbe3bc25290;  alias, 1 drivers
v0x7fbe3bc23210_0 .net "d", 0 0, L_0x7fbe3bc251a0;  alias, 1 drivers
v0x7fbe3bc232b0_0 .var "q", 0 0;
v0x7fbe3bc23360_0 .net "reset", 0 0, v0x7fbe3bc25060_0;  alias, 1 drivers
E_0x7fbe3bc23120/0 .event negedge, v0x7fbe3bc23160_0;
E_0x7fbe3bc23120/1 .event posedge, v0x7fbe3bc22900_0;
E_0x7fbe3bc23120 .event/or E_0x7fbe3bc23120/0, E_0x7fbe3bc23120/1;
S_0x7fbe3bc23730 .scope module, "t2" "TFF" 3 9, 4 3 0, S_0x7fbe3bc07590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x7fbe3bc253b0 .functor NOT 1, v0x7fbe3bc23d20_0, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc23f40_0 .net "clk", 0 0, L_0x7fbe3bc254a0;  1 drivers
v0x7fbe3bc23fd0_0 .net "d", 0 0, L_0x7fbe3bc253b0;  1 drivers
v0x7fbe3bc24060_0 .net "q", 0 0, v0x7fbe3bc23d20_0;  1 drivers
v0x7fbe3bc24130_0 .net "reset", 0 0, v0x7fbe3bc25060_0;  alias, 1 drivers
S_0x7fbe3bc23950 .scope module, "d1" "DFF" 4 7, 5 1 0, S_0x7fbe3bc23730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fbe3bc23bd0_0 .net "clk", 0 0, L_0x7fbe3bc254a0;  alias, 1 drivers
v0x7fbe3bc23c80_0 .net "d", 0 0, L_0x7fbe3bc253b0;  alias, 1 drivers
v0x7fbe3bc23d20_0 .var "q", 0 0;
v0x7fbe3bc23dd0_0 .net "reset", 0 0, v0x7fbe3bc25060_0;  alias, 1 drivers
E_0x7fbe3bc23b80/0 .event negedge, v0x7fbe3bc23bd0_0;
E_0x7fbe3bc23b80/1 .event posedge, v0x7fbe3bc22900_0;
E_0x7fbe3bc23b80 .event/or E_0x7fbe3bc23b80/0, E_0x7fbe3bc23b80/1;
S_0x7fbe3bc241c0 .scope module, "t3" "TFF" 3 10, 4 3 0, S_0x7fbe3bc07590;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "reset"
L_0x7fbe3bc25580 .functor NOT 1, v0x7fbe3bc247a0_0, C4<0>, C4<0>, C4<0>;
v0x7fbe3bc24940_0 .net "clk", 0 0, L_0x7fbe3bc257c0;  1 drivers
v0x7fbe3bc249e0_0 .net "d", 0 0, L_0x7fbe3bc25580;  1 drivers
v0x7fbe3bc24a90_0 .net "q", 0 0, v0x7fbe3bc247a0_0;  1 drivers
v0x7fbe3bc24b60_0 .net "reset", 0 0, v0x7fbe3bc25060_0;  alias, 1 drivers
S_0x7fbe3bc243c0 .scope module, "d1" "DFF" 4 7, 5 1 0, S_0x7fbe3bc241c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "reset"
v0x7fbe3bc24650_0 .net "clk", 0 0, L_0x7fbe3bc257c0;  alias, 1 drivers
v0x7fbe3bc24700_0 .net "d", 0 0, L_0x7fbe3bc25580;  alias, 1 drivers
v0x7fbe3bc247a0_0 .var "q", 0 0;
v0x7fbe3bc24850_0 .net "reset", 0 0, v0x7fbe3bc25060_0;  alias, 1 drivers
E_0x7fbe3bc24600/0 .event negedge, v0x7fbe3bc24650_0;
E_0x7fbe3bc24600/1 .event posedge, v0x7fbe3bc22900_0;
E_0x7fbe3bc24600 .event/or E_0x7fbe3bc24600/0, E_0x7fbe3bc24600/1;
    .scope S_0x7fbe3bc03f90;
T_0 ;
    %wait E_0x7fbe3bc0fdf0;
    %load/vec4 v0x7fbe3bc22900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbe3bc22850_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fbe3bc227b0_0;
    %assign/vec4 v0x7fbe3bc22850_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fbe3bc22ef0;
T_1 ;
    %wait E_0x7fbe3bc23120;
    %load/vec4 v0x7fbe3bc23360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbe3bc232b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fbe3bc23210_0;
    %assign/vec4 v0x7fbe3bc232b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbe3bc23950;
T_2 ;
    %wait E_0x7fbe3bc23b80;
    %load/vec4 v0x7fbe3bc23dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbe3bc23d20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fbe3bc23c80_0;
    %assign/vec4 v0x7fbe3bc23d20_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fbe3bc243c0;
T_3 ;
    %wait E_0x7fbe3bc24600;
    %load/vec4 v0x7fbe3bc24850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fbe3bc247a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fbe3bc24700_0;
    %assign/vec4 v0x7fbe3bc247a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fbe3bc11ae0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc24f40_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fbe3bc11ae0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x7fbe3bc24f40_0;
    %inv;
    %store/vec4 v0x7fbe3bc24f40_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fbe3bc11ae0;
T_6 ;
    %vpi_call 2 16 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbe3bc11ae0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc25060_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc25060_0, 0, 1;
    %delay 180, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe3bc25060_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe3bc25060_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fbe3bc11ae0;
T_7 ;
    %vpi_call 2 26 "$monitor", $time, " Output q = %d", v0x7fbe3bc24fd0_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Ripple_Carry_Counter_test.v";
    "./../ALU/ripple_carry_counter.v";
    "./../FF/TFF.v";
    "./../FF/DFF.v";
