# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab_03_Bertil.srcs/sources_1/new/Lab_03_Part_3.vhd" \
"../../../../Lab_03_Bertil.srcs/sim_1/new/Lab_03_Part_3_TB.vhd" \

# Do not sort compile order
nosort
