// Seed: 4139979126
module module_0;
  assign id_1 = 1;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input logic id_2,
    input tri0 id_3
    , id_8,
    input wire id_4,
    input supply0 id_5,
    input tri id_6
);
  always @(posedge id_6 == id_2) begin : LABEL_0
    id_1 <= 1;
    id_0 <= 1 == id_1++;
    id_8 <= id_2;
    begin : LABEL_0
      if (1 < id_2) id_1 <= 1'b0 == 1'b0;
      assume #1  (id_4)
      else $display($display(1), 1 && id_8);
    end
  end
  id_9(
      .id_0(1'b0), .id_1(1), .id_2(1)
  );
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_10;
endmodule
