# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name Cluster_1_Deposits_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_0 \
    op interface \
    ports { Cluster_1_Deposits_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name Cluster_1_Deposits_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_1 \
    op interface \
    ports { Cluster_1_Deposits_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name Cluster_1_Deposits_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_2 \
    op interface \
    ports { Cluster_1_Deposits_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name Cluster_1_Deposits_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_3 \
    op interface \
    ports { Cluster_1_Deposits_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 5 \
    name Cluster_1_Deposits_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_4 \
    op interface \
    ports { Cluster_1_Deposits_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 6 \
    name Cluster_1_Deposits_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_5 \
    op interface \
    ports { Cluster_1_Deposits_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7 \
    name Cluster_1_Deposits_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_6 \
    op interface \
    ports { Cluster_1_Deposits_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 8 \
    name Cluster_1_Deposits_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_7 \
    op interface \
    ports { Cluster_1_Deposits_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name Cluster_1_Deposits_1_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_1_12 \
    op interface \
    ports { Cluster_1_Deposits_1_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name Cluster_1_Deposits_1_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_1_13 \
    op interface \
    ports { Cluster_1_Deposits_1_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name Cluster_1_Deposits_1_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_1_14 \
    op interface \
    ports { Cluster_1_Deposits_1_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name Cluster_1_Deposits_1_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Deposits_1_15 \
    op interface \
    ports { Cluster_1_Deposits_1_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name Cluster_1_Eta_0_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_0_rea \
    op interface \
    ports { Cluster_1_Eta_0_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name Cluster_1_Eta_1_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_1_rea \
    op interface \
    ports { Cluster_1_Eta_1_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name Cluster_1_Eta_2_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_2_rea \
    op interface \
    ports { Cluster_1_Eta_2_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name Cluster_1_Eta_3_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_3_rea \
    op interface \
    ports { Cluster_1_Eta_3_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name Cluster_1_Eta_4_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_4_rea \
    op interface \
    ports { Cluster_1_Eta_4_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name Cluster_1_Eta_5_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_5_rea \
    op interface \
    ports { Cluster_1_Eta_5_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name Cluster_1_Eta_6_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_6_rea \
    op interface \
    ports { Cluster_1_Eta_6_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name Cluster_1_Eta_7_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_7_rea \
    op interface \
    ports { Cluster_1_Eta_7_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name Cluster_1_Eta_12_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_12_re \
    op interface \
    ports { Cluster_1_Eta_12_re { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name Cluster_1_Eta_13_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_13_re \
    op interface \
    ports { Cluster_1_Eta_13_re { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name Cluster_1_Eta_14_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_14_re \
    op interface \
    ports { Cluster_1_Eta_14_re { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name Cluster_1_Eta_15_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Eta_15_re \
    op interface \
    ports { Cluster_1_Eta_15_re { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name Cluster_1_Phi_0_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_0_rea \
    op interface \
    ports { Cluster_1_Phi_0_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name Cluster_1_Phi_1_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_1_rea \
    op interface \
    ports { Cluster_1_Phi_1_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name Cluster_1_Phi_2_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_2_rea \
    op interface \
    ports { Cluster_1_Phi_2_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name Cluster_1_Phi_3_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_3_rea \
    op interface \
    ports { Cluster_1_Phi_3_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name Cluster_1_Phi_4_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_4_rea \
    op interface \
    ports { Cluster_1_Phi_4_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name Cluster_1_Phi_5_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_5_rea \
    op interface \
    ports { Cluster_1_Phi_5_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name Cluster_1_Phi_6_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_6_rea \
    op interface \
    ports { Cluster_1_Phi_6_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name Cluster_1_Phi_7_rea \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_7_rea \
    op interface \
    ports { Cluster_1_Phi_7_rea { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name Cluster_1_Phi_12_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_12_re \
    op interface \
    ports { Cluster_1_Phi_12_re { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name Cluster_1_Phi_13_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_13_re \
    op interface \
    ports { Cluster_1_Phi_13_re { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name Cluster_1_Phi_14_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_14_re \
    op interface \
    ports { Cluster_1_Phi_14_re { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name Cluster_1_Phi_15_re \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_Cluster_1_Phi_15_re \
    op interface \
    ports { Cluster_1_Phi_15_re { I 2 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


