###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:22:09 2022
#  Design:            Integrator
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix Integrator_preCTS -outDir ../Reports/timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin Delay_out1_reg[17]/C 
Endpoint:   Delay_out1_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[17]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.000
  Slack Time                   -1.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[17]               |   v   | In[17] |            |       |   0.000 |    1.031 | 
     | Delay_out1_reg[17]/D |   v   | In[17] | DFRRQ_5VX1 | 0.000 |   0.000 |    1.031 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |   -1.031 | 
     | Delay_out1_reg[17]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.031 | 
     +--------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin Delay_out1_reg[18]/C 
Endpoint:   Delay_out1_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[18]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.000
  Slack Time                   -1.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[18]               |   v   | In[18] |            |       |   0.000 |    1.031 | 
     | Delay_out1_reg[18]/D |   v   | In[18] | DFRRQ_5VX1 | 0.000 |   0.000 |    1.031 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |   -1.031 | 
     | Delay_out1_reg[18]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.031 | 
     +--------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin Delay_out1_reg[19]/C 
Endpoint:   Delay_out1_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[19]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.000
  Slack Time                   -1.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[19]               |   v   | In[19] |            |       |   0.000 |    1.031 | 
     | Delay_out1_reg[19]/D |   v   | In[19] | DFRRQ_5VX1 | 0.000 |   0.000 |    1.031 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |   -1.031 | 
     | Delay_out1_reg[19]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.031 | 
     +--------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin Delay_out1_reg[20]/C 
Endpoint:   Delay_out1_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[20]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.000
  Slack Time                   -1.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[20]               |   v   | In[20] |            |       |   0.000 |    1.031 | 
     | Delay_out1_reg[20]/D |   v   | In[20] | DFRRQ_5VX1 | 0.000 |   0.000 |    1.031 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |   -1.031 | 
     | Delay_out1_reg[20]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.031 | 
     +--------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin Delay_out1_reg[13]/C 
Endpoint:   Delay_out1_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[13]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.000
  Slack Time                   -1.031
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[13]               |   v   | In[13] |            |       |   0.000 |    1.031 | 
     | Delay_out1_reg[13]/D |   v   | In[13] | DFRRQ_5VX1 | 0.000 |   0.000 |    1.031 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |   -1.031 | 
     | Delay_out1_reg[13]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.031 | 
     +--------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin Delay_out1_reg[14]/C 
Endpoint:   Delay_out1_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[14]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.000
  Slack Time                   -1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[14]               |   v   | In[14] |            |       |   0.000 |    1.030 | 
     | Delay_out1_reg[14]/D |   v   | In[14] | DFRRQ_5VX1 | 0.000 |   0.000 |    1.031 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |   -1.030 | 
     | Delay_out1_reg[14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.030 | 
     +--------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin Delay_out1_reg[3]/C 
Endpoint:   Delay_out1_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[3]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.000
  Slack Time                   -1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[3]               |   v   | In[3] |            |       |   0.000 |    1.030 | 
     | Delay_out1_reg[3]/D |   v   | In[3] | DFRRQ_5VX1 | 0.000 |   0.000 |    1.031 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |   -1.030 | 
     | Delay_out1_reg[3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.030 | 
     +-------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin Delay_out1_reg[12]/C 
Endpoint:   Delay_out1_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[12]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.000
  Slack Time                   -1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[12]               |   v   | In[12] |            |       |   0.000 |    1.030 | 
     | Delay_out1_reg[12]/D |   v   | In[12] | DFRRQ_5VX1 | 0.000 |   0.000 |    1.031 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |   -1.030 | 
     | Delay_out1_reg[12]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.030 | 
     +--------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin Delay_out1_reg[2]/C 
Endpoint:   Delay_out1_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[2]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.000
  Slack Time                   -1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[2]               |   v   | In[2] |            |       |   0.000 |    1.030 | 
     | Delay_out1_reg[2]/D |   v   | In[2] | DFRRQ_5VX1 | 0.001 |   0.000 |    1.031 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |   -1.030 | 
     | Delay_out1_reg[2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.030 | 
     +-------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin Delay_out1_reg[4]/C 
Endpoint:   Delay_out1_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[4]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.001
  Slack Time                   -1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[4]               |   v   | In[4] |            |       |   0.000 |    1.030 | 
     | Delay_out1_reg[4]/D |   v   | In[4] | DFRRQ_5VX1 | 0.001 |   0.001 |    1.031 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |   -1.030 | 
     | Delay_out1_reg[4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.030 | 
     +-------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin Delay_out1_reg[16]/C 
Endpoint:   Delay_out1_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[16]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.001
  Slack Time                   -1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[16]               |   v   | In[16] |            |       |   0.000 |    1.030 | 
     | Delay_out1_reg[16]/D |   v   | In[16] | DFRRQ_5VX1 | 0.001 |   0.001 |    1.031 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |   -1.030 | 
     | Delay_out1_reg[16]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.030 | 
     +--------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin Delay_out1_reg[7]/C 
Endpoint:   Delay_out1_reg[7]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[7]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.001
  Slack Time                   -1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[7]               |   v   | In[7] |            |       |   0.000 |    1.030 | 
     | Delay_out1_reg[7]/D |   v   | In[7] | DFRRQ_5VX1 | 0.001 |   0.001 |    1.031 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |   -1.030 | 
     | Delay_out1_reg[7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.030 | 
     +-------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin Delay_out1_reg[11]/C 
Endpoint:   Delay_out1_reg[11]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[11]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.001
  Slack Time                   -1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[11]               |   v   | In[11] |            |       |   0.000 |    1.030 | 
     | Delay_out1_reg[11]/D |   v   | In[11] | DFRRQ_5VX1 | 0.001 |   0.001 |    1.031 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |   -1.030 | 
     | Delay_out1_reg[11]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.030 | 
     +--------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin Delay_out1_reg[5]/C 
Endpoint:   Delay_out1_reg[5]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[5]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.001
  Slack Time                   -1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[5]               |   v   | In[5] |            |       |   0.000 |    1.030 | 
     | Delay_out1_reg[5]/D |   v   | In[5] | DFRRQ_5VX1 | 0.001 |   0.001 |    1.031 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |   -1.030 | 
     | Delay_out1_reg[5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.030 | 
     +-------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin Delay_out1_reg[15]/C 
Endpoint:   Delay_out1_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[15]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.001
  Slack Time                   -1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[15]               |   v   | In[15] |            |       |   0.000 |    1.030 | 
     | Delay_out1_reg[15]/D |   v   | In[15] | DFRRQ_5VX1 | 0.001 |   0.001 |    1.031 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |   -1.030 | 
     | Delay_out1_reg[15]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.030 | 
     +--------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin Delay_out1_reg[8]/C 
Endpoint:   Delay_out1_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[8]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.001
  Slack Time                   -1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[8]               |   v   | In[8] |            |       |   0.000 |    1.030 | 
     | Delay_out1_reg[8]/D |   v   | In[8] | DFRRQ_5VX1 | 0.001 |   0.001 |    1.031 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |   -1.030 | 
     | Delay_out1_reg[8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.030 | 
     +-------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin Delay_out1_reg[6]/C 
Endpoint:   Delay_out1_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[6]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.001
  Slack Time                   -1.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[6]               |   v   | In[6] |            |       |   0.000 |    1.030 | 
     | Delay_out1_reg[6]/D |   v   | In[6] | DFRRQ_5VX1 | 0.001 |   0.001 |    1.031 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |   -1.030 | 
     | Delay_out1_reg[6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.030 | 
     +-------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin Delay_out1_reg[10]/C 
Endpoint:   Delay_out1_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[10]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.001
  Slack Time                   -1.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net   |    Cell    | Delay | Arrival | Required | 
     |                      |       |        |            |       |  Time   |   Time   | 
     |----------------------+-------+--------+------------+-------+---------+----------| 
     | In[10]               |   v   | In[10] |            |       |   0.000 |    1.029 | 
     | Delay_out1_reg[10]/D |   v   | In[10] | DFRRQ_5VX1 | 0.001 |   0.001 |    1.031 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |   -1.029 | 
     | Delay_out1_reg[10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.029 | 
     +--------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin Delay_out1_reg[0]/C 
Endpoint:   Delay_out1_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.002
  Slack Time                   -1.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[0]               |   v   | In[0] |            |       |   0.000 |    1.029 | 
     | Delay_out1_reg[0]/D |   v   | In[0] | DFRRQ_5VX1 | 0.002 |   0.002 |    1.031 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |   -1.029 | 
     | Delay_out1_reg[0]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.029 | 
     +-------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin Delay_out1_reg[9]/C 
Endpoint:   Delay_out1_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[9]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.002
  Slack Time                   -1.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[9]               |   v   | In[9] |            |       |   0.000 |    1.028 | 
     | Delay_out1_reg[9]/D |   v   | In[9] | DFRRQ_5VX1 | 0.002 |   0.002 |    1.031 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |   -1.028 | 
     | Delay_out1_reg[9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.028 | 
     +-------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin Delay_out1_reg[1]/C 
Endpoint:   Delay_out1_reg[1]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[1]               (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.031
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.031
  Arrival Time                  0.003
  Slack Time                   -1.028
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | In[1]               |   v   | In[1] |            |       |   0.000 |    1.028 | 
     | Delay_out1_reg[1]/D |   v   | In[1] | DFRRQ_5VX1 | 0.003 |   0.003 |    1.031 | 
     +-------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                     |       |       |            |       |  Time   |   Time   | 
     |---------------------+-------+-------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk   |            |       |   0.000 |   -1.028 | 
     | Delay_out1_reg[1]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -1.028 | 
     +-------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][9]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.013
  Arrival Time                  0.694
  Slack Time                   -0.318
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.318 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.318 | 
     | Delay2_reg_reg[0][9]/Q |   v   | Delay2_reg_next[1][9] | DFRRQ_5VX1 | 0.694 |   0.694 |    1.013 | 
     | Delay2_reg_reg[1][9]/D |   v   | Delay2_reg_next[1][9] | DFRRQ_5VX1 | 0.000 |   0.694 |    1.013 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |   -0.318 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.318 | 
     +----------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][20]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.013
  Arrival Time                  0.695
  Slack Time                   -0.318
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.318 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk                    | DFRRQ_5VX1 | 0.000 |   0.000 |    0.318 | 
     | Delay2_reg_reg[0][20]/Q |   v   | Delay2_reg_next[1][20] | DFRRQ_5VX1 | 0.695 |   0.695 |    1.013 | 
     | Delay2_reg_reg[1][20]/D |   v   | Delay2_reg_next[1][20] | DFRRQ_5VX1 | 0.000 |   0.695 |    1.013 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |   -0.318 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.318 | 
     +-----------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin Delay2_reg_reg[1][1]/C 
Endpoint:   Delay2_reg_reg[1][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][1]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.013
  Arrival Time                  0.695
  Slack Time                   -0.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.317 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.317 | 
     | Delay2_reg_reg[0][1]/Q |   v   | Delay2_reg_next[1][1] | DFRRQ_5VX1 | 0.695 |   0.695 |    1.013 | 
     | Delay2_reg_reg[1][1]/D |   v   | Delay2_reg_next[1][1] | DFRRQ_5VX1 | 0.000 |   0.695 |    1.013 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |   -0.317 | 
     | Delay2_reg_reg[1][1]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.317 | 
     +----------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin Delay2_reg_reg[1][2]/C 
Endpoint:   Delay2_reg_reg[1][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][2]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.013
  Arrival Time                  0.696
  Slack Time                   -0.317
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.317 | 
     | Delay2_reg_reg[0][2]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.317 | 
     | Delay2_reg_reg[0][2]/Q |   v   | Delay2_reg_next[1][2] | DFRRQ_5VX1 | 0.696 |   0.696 |    1.013 | 
     | Delay2_reg_reg[1][2]/D |   v   | Delay2_reg_next[1][2] | DFRRQ_5VX1 | 0.000 |   0.696 |    1.013 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |   -0.317 | 
     | Delay2_reg_reg[1][2]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.317 | 
     +----------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin Delay2_reg_reg[1][5]/C 
Endpoint:   Delay2_reg_reg[1][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][5]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.013
  Arrival Time                  0.696
  Slack Time                   -0.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.316 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.316 | 
     | Delay2_reg_reg[0][5]/Q |   v   | Delay2_reg_next[1][5] | DFRRQ_5VX1 | 0.696 |   0.696 |    1.013 | 
     | Delay2_reg_reg[1][5]/D |   v   | Delay2_reg_next[1][5] | DFRRQ_5VX1 | 0.000 |   0.696 |    1.013 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |   -0.316 | 
     | Delay2_reg_reg[1][5]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.316 | 
     +----------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin Delay2_reg_reg[1][0]/C 
Endpoint:   Delay2_reg_reg[1][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][0]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.013
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.013
  Arrival Time                  0.696
  Slack Time                   -0.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.316 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.316 | 
     | Delay2_reg_reg[0][0]/Q |   v   | Delay2_reg_next[1][0] | DFRRQ_5VX1 | 0.696 |   0.696 |    1.013 | 
     | Delay2_reg_reg[1][0]/D |   v   | Delay2_reg_next[1][0] | DFRRQ_5VX1 | 0.000 |   0.696 |    1.013 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |   -0.316 | 
     | Delay2_reg_reg[1][0]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.316 | 
     +----------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin Delay2_reg_reg[1][6]/C 
Endpoint:   Delay2_reg_reg[1][6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][6]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.012
  Arrival Time                  0.696
  Slack Time                   -0.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.316 | 
     | Delay2_reg_reg[0][6]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.316 | 
     | Delay2_reg_reg[0][6]/Q |   v   | Delay2_reg_next[1][6] | DFRRQ_5VX1 | 0.696 |   0.696 |    1.012 | 
     | Delay2_reg_reg[1][6]/D |   v   | Delay2_reg_next[1][6] | DFRRQ_5VX1 | 0.000 |   0.696 |    1.012 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |   -0.316 | 
     | Delay2_reg_reg[1][6]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.316 | 
     +----------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin Delay2_reg_reg[1][21]/C 
Endpoint:   Delay2_reg_reg[1][21]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][21]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.012
  Arrival Time                  0.697
  Slack Time                   -0.316
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.316 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk                    | DFRRQ_5VX1 | 0.000 |   0.000 |    0.316 | 
     | Delay2_reg_reg[0][21]/Q |   v   | Delay2_reg_next[1][21] | DFRRQ_5VX1 | 0.697 |   0.697 |    1.012 | 
     | Delay2_reg_reg[1][21]/D |   v   | Delay2_reg_next[1][21] | DFRRQ_5VX1 | 0.000 |   0.697 |    1.012 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |   -0.316 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.316 | 
     +-----------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin Delay2_reg_reg[1][14]/C 
Endpoint:   Delay2_reg_reg[1][14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][14]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.012
  Arrival Time                  0.697
  Slack Time                   -0.315
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.315 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk                    | DFRRQ_5VX1 | 0.000 |   0.000 |    0.315 | 
     | Delay2_reg_reg[0][14]/Q |   v   | Delay2_reg_next[1][14] | DFRRQ_5VX1 | 0.697 |   0.697 |    1.012 | 
     | Delay2_reg_reg[1][14]/D |   v   | Delay2_reg_next[1][14] | DFRRQ_5VX1 | 0.000 |   0.697 |    1.012 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |   -0.315 | 
     | Delay2_reg_reg[1][14]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.315 | 
     +-----------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin Delay2_reg_reg[1][12]/C 
Endpoint:   Delay2_reg_reg[1][12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][12]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.012
  Arrival Time                  0.697
  Slack Time                   -0.315
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.315 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk                    | DFRRQ_5VX1 | 0.000 |   0.000 |    0.315 | 
     | Delay2_reg_reg[0][12]/Q |   v   | Delay2_reg_next[1][12] | DFRRQ_5VX1 | 0.697 |   0.697 |    1.012 | 
     | Delay2_reg_reg[1][12]/D |   v   | Delay2_reg_next[1][12] | DFRRQ_5VX1 | 0.000 |   0.697 |    1.012 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |   -0.315 | 
     | Delay2_reg_reg[1][12]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.315 | 
     +-----------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin Delay2_reg_reg[1][15]/C 
Endpoint:   Delay2_reg_reg[1][15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][15]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.012
  Arrival Time                  0.697
  Slack Time                   -0.315
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.315 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk                    | DFRRQ_5VX1 | 0.000 |   0.000 |    0.315 | 
     | Delay2_reg_reg[0][15]/Q |   v   | Delay2_reg_next[1][15] | DFRRQ_5VX1 | 0.697 |   0.697 |    1.012 | 
     | Delay2_reg_reg[1][15]/D |   v   | Delay2_reg_next[1][15] | DFRRQ_5VX1 | 0.000 |   0.697 |    1.012 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |   -0.315 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.315 | 
     +-----------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][18]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.012
  Arrival Time                  0.698
  Slack Time                   -0.314
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.314 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk                    | DFRRQ_5VX1 | 0.000 |   0.000 |    0.314 | 
     | Delay2_reg_reg[0][18]/Q |   v   | Delay2_reg_next[1][18] | DFRRQ_5VX1 | 0.698 |   0.698 |    1.012 | 
     | Delay2_reg_reg[1][18]/D |   v   | Delay2_reg_next[1][18] | DFRRQ_5VX1 | 0.000 |   0.698 |    1.012 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |   -0.314 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.314 | 
     +-----------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][19]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.012
  Arrival Time                  0.700
  Slack Time                   -0.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.312 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk                    | DFRRQ_5VX1 | 0.000 |   0.000 |    0.312 | 
     | Delay2_reg_reg[0][19]/Q |   v   | Delay2_reg_next[1][19] | DFRRQ_5VX1 | 0.700 |   0.700 |    1.012 | 
     | Delay2_reg_reg[1][19]/D |   v   | Delay2_reg_next[1][19] | DFRRQ_5VX1 | 0.000 |   0.700 |    1.012 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |   -0.312 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.312 | 
     +-----------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin Delay2_reg_reg[1][13]/C 
Endpoint:   Delay2_reg_reg[1][13]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][13]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.012
  Arrival Time                  0.700
  Slack Time                   -0.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.312 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk                    | DFRRQ_5VX1 | 0.000 |   0.000 |    0.312 | 
     | Delay2_reg_reg[0][13]/Q |   v   | Delay2_reg_next[1][13] | DFRRQ_5VX1 | 0.700 |   0.700 |    1.012 | 
     | Delay2_reg_reg[1][13]/D |   v   | Delay2_reg_next[1][13] | DFRRQ_5VX1 | 0.000 |   0.700 |    1.012 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |   -0.312 | 
     | Delay2_reg_reg[1][13]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.312 | 
     +-----------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin Delay2_reg_reg[1][4]/C 
Endpoint:   Delay2_reg_reg[1][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][4]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.012
  Arrival Time                  0.700
  Slack Time                   -0.312
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.312 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.312 | 
     | Delay2_reg_reg[0][4]/Q |   v   | Delay2_reg_next[1][4] | DFRRQ_5VX1 | 0.700 |   0.700 |    1.012 | 
     | Delay2_reg_reg[1][4]/D |   v   | Delay2_reg_next[1][4] | DFRRQ_5VX1 | 0.000 |   0.700 |    1.012 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |   -0.312 | 
     | Delay2_reg_reg[1][4]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.312 | 
     +----------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin Delay2_reg_reg[1][8]/C 
Endpoint:   Delay2_reg_reg[1][8]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][8]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.012
  Arrival Time                  0.701
  Slack Time                   -0.311
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.311 | 
     | Delay2_reg_reg[0][8]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.311 | 
     | Delay2_reg_reg[0][8]/Q |   v   | Delay2_reg_next[1][8] | DFRRQ_5VX1 | 0.701 |   0.701 |    1.012 | 
     | Delay2_reg_reg[1][8]/D |   v   | Delay2_reg_next[1][8] | DFRRQ_5VX1 | 0.000 |   0.701 |    1.012 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |   -0.311 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.311 | 
     +----------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin Delay2_reg_reg[1][3]/C 
Endpoint:   Delay2_reg_reg[1][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][3]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.012
  Arrival Time                  0.702
  Slack Time                   -0.310
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.310 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.310 | 
     | Delay2_reg_reg[0][3]/Q |   v   | Delay2_reg_next[1][3] | DFRRQ_5VX1 | 0.702 |   0.702 |    1.012 | 
     | Delay2_reg_reg[1][3]/D |   v   | Delay2_reg_next[1][3] | DFRRQ_5VX1 | 0.000 |   0.702 |    1.012 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |   -0.310 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.310 | 
     +----------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin Delay2_reg_reg[1][17]/C 
Endpoint:   Delay2_reg_reg[1][17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][17]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.012
  Arrival Time                  0.702
  Slack Time                   -0.310
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.310 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk                    | DFRRQ_5VX1 | 0.000 |   0.000 |    0.310 | 
     | Delay2_reg_reg[0][17]/Q |   v   | Delay2_reg_next[1][17] | DFRRQ_5VX1 | 0.702 |   0.702 |    1.012 | 
     | Delay2_reg_reg[1][17]/D |   v   | Delay2_reg_next[1][17] | DFRRQ_5VX1 | 0.000 |   0.702 |    1.012 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |   -0.310 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.310 | 
     +-----------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin Delay2_reg_reg[1][11]/C 
Endpoint:   Delay2_reg_reg[1][11]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][11]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.011
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.011
  Arrival Time                  0.707
  Slack Time                   -0.304
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.304 | 
     | Delay2_reg_reg[0][11]/C |   ^   | clk                    | DFRRQ_5VX1 | 0.000 |   0.000 |    0.304 | 
     | Delay2_reg_reg[0][11]/Q |   v   | Delay2_reg_next[1][11] | DFRRQ_5VX1 | 0.707 |   0.707 |    1.011 | 
     | Delay2_reg_reg[1][11]/D |   v   | Delay2_reg_next[1][11] | DFRRQ_5VX1 | 0.000 |   0.707 |    1.011 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |   -0.304 | 
     | Delay2_reg_reg[1][11]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.304 | 
     +-----------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin Delay2_reg_reg[1][7]/C 
Endpoint:   Delay2_reg_reg[1][7]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][7]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.011
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.011
  Arrival Time                  0.708
  Slack Time                   -0.303
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |          Net          |    Cell    | Delay | Arrival | Required | 
     |                        |       |                       |            |       |  Time   |   Time   | 
     |------------------------+-------+-----------------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk                   |            |       |   0.000 |    0.303 | 
     | Delay2_reg_reg[0][7]/C |   ^   | clk                   | DFRRQ_5VX1 | 0.000 |   0.000 |    0.303 | 
     | Delay2_reg_reg[0][7]/Q |   v   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 0.708 |   0.708 |    1.011 | 
     | Delay2_reg_reg[1][7]/D |   v   | Delay2_reg_next[1][7] | DFRRQ_5VX1 | 0.000 |   0.708 |    1.011 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                        |       |       |            |       |  Time   |   Time   | 
     |------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk   |            |       |   0.000 |   -0.303 | 
     | Delay2_reg_reg[1][7]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.303 | 
     +----------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin Delay2_reg_reg[1][10]/C 
Endpoint:   Delay2_reg_reg[1][10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][10]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.011
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.011
  Arrival Time                  0.709
  Slack Time                   -0.302
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.302 | 
     | Delay2_reg_reg[0][10]/C |   ^   | clk                    | DFRRQ_5VX1 | 0.000 |   0.000 |    0.302 | 
     | Delay2_reg_reg[0][10]/Q |   v   | Delay2_reg_next[1][10] | DFRRQ_5VX1 | 0.709 |   0.709 |    1.011 | 
     | Delay2_reg_reg[1][10]/D |   v   | Delay2_reg_next[1][10] | DFRRQ_5VX1 | 0.000 |   0.709 |    1.011 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |   -0.302 | 
     | Delay2_reg_reg[1][10]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.302 | 
     +-----------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin Delay1_out1_reg[20]/C 
Endpoint:   Delay1_out1_reg[20]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[20]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.011
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.011
  Arrival Time                  0.713
  Slack Time                   -0.297
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |    0.297 | 
     | Delay_out1_reg[20]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |    0.297 | 
     | Delay_out1_reg[20]/Q  |   v   | Delay_out1[20] | DFRRQ_5VX1 | 0.713 |   0.713 |    1.011 | 
     | Delay1_out1_reg[20]/D |   v   | Delay_out1[20] | DFRRQ_5VX1 | 0.000 |   0.713 |    1.011 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |   -0.297 | 
     | Delay1_out1_reg[20]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.297 | 
     +---------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin Delay2_reg_reg[1][16]/C 
Endpoint:   Delay2_reg_reg[1][16]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay2_reg_reg[0][16]/Q (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.010
  Arrival Time                  0.715
  Slack Time                   -0.295
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |          Net           |    Cell    | Delay | Arrival | Required | 
     |                         |       |                        |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk                    |            |       |   0.000 |    0.295 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk                    | DFRRQ_5VX1 | 0.000 |   0.000 |    0.295 | 
     | Delay2_reg_reg[0][16]/Q |   v   | Delay2_reg_next[1][16] | DFRRQ_5VX1 | 0.715 |   0.715 |    1.010 | 
     | Delay2_reg_reg[1][16]/D |   v   | Delay2_reg_next[1][16] | DFRRQ_5VX1 | 0.000 |   0.715 |    1.010 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                         |       |       |            |       |  Time   |   Time   | 
     |-------------------------+-------+-------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk   |            |       |   0.000 |   -0.295 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.295 | 
     +-----------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin Delay1_out1_reg[19]/C 
Endpoint:   Delay1_out1_reg[19]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[19]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                          0.001
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.001
  Arrival Time                  0.812
  Slack Time                   -0.189
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |    0.189 | 
     | Delay_out1_reg[19]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |    0.189 | 
     | Delay_out1_reg[19]/Q  |   v   | Delay_out1[19] | DFRRQ_5VX1 | 0.812 |   0.812 |    1.001 | 
     | Delay1_out1_reg[19]/D |   v   | Delay_out1[19] | DFRRQ_5VX1 | 0.000 |   0.812 |    1.001 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |   -0.189 | 
     | Delay1_out1_reg[19]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.189 | 
     +---------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[18]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.996
  Arrival Time                  0.858
  Slack Time                   -0.137
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |    0.137 | 
     | Delay_out1_reg[18]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |    0.137 | 
     | Delay_out1_reg[18]/Q  |   v   | Delay_out1[18] | DFRRQ_5VX1 | 0.858 |   0.858 |    0.996 | 
     | Delay1_out1_reg[18]/D |   v   | Delay_out1[18] | DFRRQ_5VX1 | 0.000 |   0.858 |    0.996 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |   -0.137 | 
     | Delay1_out1_reg[18]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.137 | 
     +---------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin Delay1_out1_reg[17]/C 
Endpoint:   Delay1_out1_reg[17]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[17]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.996
  Arrival Time                  0.861
  Slack Time                   -0.135
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |    0.135 | 
     | Delay_out1_reg[17]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |    0.135 | 
     | Delay_out1_reg[17]/Q  |   v   | Delay_out1[17] | DFRRQ_5VX1 | 0.861 |   0.861 |    0.996 | 
     | Delay1_out1_reg[17]/D |   v   | Delay_out1[17] | DFRRQ_5VX1 | 0.000 |   0.861 |    0.996 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |   -0.135 | 
     | Delay1_out1_reg[17]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.135 | 
     +---------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin Delay1_out1_reg[16]/C 
Endpoint:   Delay1_out1_reg[16]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[16]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                         -0.007
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.993
  Arrival Time                  0.879
  Slack Time                   -0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk            |            |       |   0.000 |    0.114 | 
     | Delay_out1_reg[16]/C  |   ^   | clk            | DFRRQ_5VX1 | 0.000 |   0.000 |    0.114 | 
     | Delay_out1_reg[16]/Q  |   v   | Delay_out1[16] | DFRRQ_5VX1 | 0.879 |   0.879 |    0.993 | 
     | Delay1_out1_reg[16]/D |   v   | Delay_out1[16] | DFRRQ_5VX1 | 0.000 |   0.879 |    0.993 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk   |            |       |   0.000 |   -0.114 | 
     | Delay1_out1_reg[16]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.114 | 
     +---------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin Delay1_out1_reg[9]/C 
Endpoint:   Delay1_out1_reg[9]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[9]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                         -0.011
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.989
  Arrival Time                  0.922
  Slack Time                   -0.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |    0.067 | 
     | Delay_out1_reg[9]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |    0.067 | 
     | Delay_out1_reg[9]/Q  |   v   | Delay_out1[9] | DFRRQ_5VX1 | 0.922 |   0.922 |    0.989 | 
     | Delay1_out1_reg[9]/D |   v   | Delay_out1[9] | DFRRQ_5VX1 | 0.000 |   0.922 |    0.989 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |   -0.067 | 
     | Delay1_out1_reg[9]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.067 | 
     +--------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin Delay1_out1_reg[8]/C 
Endpoint:   Delay1_out1_reg[8]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[8]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          0.000
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 0.988
  Arrival Time                  0.925
  Slack Time                   -0.064
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    | Delay | Arrival | Required | 
     |                      |       |               |            |       |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk           |            |       |   0.000 |    0.064 | 
     | Delay_out1_reg[8]/C  |   ^   | clk           | DFRRQ_5VX1 | 0.000 |   0.000 |    0.064 | 
     | Delay_out1_reg[8]/Q  |   v   | Delay_out1[8] | DFRRQ_5VX1 | 0.924 |   0.924 |    0.988 | 
     | Delay1_out1_reg[8]/D |   v   | Delay_out1[8] | DFRRQ_5VX1 | 0.000 |   0.925 |    0.988 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                      |       |       |            |       |  Time   |   Time   | 
     |----------------------+-------+-------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk   |            |       |   0.000 |   -0.064 | 
     | Delay1_out1_reg[8]/C |   ^   | clk   | DFRRQ_5VX1 | 0.000 |   0.000 |   -0.064 | 
     +--------------------------------------------------------------------------------+ 

