#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Jan 14 16:39:35 2023
# Process ID: 27613
# Current directory: /home/dishoungh/Workspace/CPU-HDL/VHDL
# Command line: vivado
# Log file: /home/dishoungh/Workspace/CPU-HDL/VHDL/vivado.log
# Journal file: /home/dishoungh/Workspace/CPU-HDL/VHDL/vivado.jou
# Running On: trinity, OS: Linux, CPU Frequency: 3800.000 MHz, CPU Physical cores: 16, Host memory: 33580 MB
#-----------------------------------------------------------
start_gui
open_project /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.xpr
update_compile_order -fileset sources_1
close [ open /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/full_adder.vhd w ]
add_files /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/full_adder.vhd
close [ open /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/half_adder.vhd w ]
add_files /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/half_adder.vhd
close [ open /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/half_subtractor.vhd w ]
add_files /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/half_subtractor.vhd
close [ open /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/full_subtractor.vhd w ]
add_files /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/full_subtractor.vhd
close [ open /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/subtractor.vhd w ]
add_files /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/subtractor.vhd
update_compile_order -fileset sources_1
create_bd_design "cpu_bd"
update_compile_order -fileset sources_1
open_bd_design {/home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/bd/cpu_bd/cpu_bd.bd}
export_ip_user_files -of_objects  [get_files /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/bd/cpu_bd/cpu_bd.bd] -no_script -reset -force -quiet
remove_files  /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/bd/cpu_bd/cpu_bd.bd
file delete -force /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/bd/cpu_bd
file delete -force /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.gen/sources_1/bd/cpu_bd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sim_1/new/adder_tb.vhd w ]
add_files -fileset sim_1 /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sim_1/new/adder_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source adder_tb.tcl
close_sim
launch_simulation
source adder_tb.tcl
close_sim
launch_simulation
source adder_tb.tcl
close_sim
launch_simulation
source adder_tb.tcl
close_sim
launch_simulation
source adder_tb.tcl
close_sim
launch_simulation
source adder_tb.tcl
close_sim
update_compile_order -fileset sim_1
set_property source_mgmt_mode DisplayOnly [current_project]
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sub_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sim_1/new/sub_tb.vhd w ]
add_files -fileset sim_1 /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sim_1/new/sub_tb.vhd
launch_simulation
source sub_tb.tcl
close_sim
close [ open /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/shift_register.vhd w ]
add_files /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/shift_register.vhd
close [ open /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/encoder.vhd w ]
add_files /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/encoder.vhd
close [ open /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/decoder.vhd w ]
add_files /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/decoder.vhd
close [ open /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/multiplier.vhd w ]
add_files /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/multiplier.vhd
close [ open /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/comparator.vhd w ]
add_files /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/comparator.vhd
close [ open /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/demux.vhd w ]
add_files /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/demux.vhd
close [ open /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/divider.vhd w ]
add_files /home/dishoungh/Workspace/CPU-HDL/VHDL/custom_cpu.srcs/sources_1/new/divider.vhd
launch_simulation
source sub_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top adder_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
source adder_tb.tcl
close_sim
launch_simulation
source adder_tb.tcl
close_sim
