
stm32_Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003888  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  08003994  08003994  00013994  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a74  08003a74  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08003a74  08003a74  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003a74  08003a74  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a74  08003a74  00013a74  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003a78  08003a78  00013a78  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003a7c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003f4  20000070  08003aec  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000464  08003aec  00020464  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f5fc  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020b7  00000000  00000000  0002f695  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  00031750  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bc0  00000000  00000000  000323d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001786c  00000000  00000000  00032f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e1ea  00000000  00000000  0004a804  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00088afa  00000000  00000000  000589ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e14e8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000037b4  00000000  00000000  000e153c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	0800397c 	.word	0x0800397c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	0800397c 	.word	0x0800397c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000160:	f000 fdb8 	bl	8000cd4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000164:	f000 f844 	bl	80001f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000168:	f000 f8f4 	bl	8000354 <MX_GPIO_Init>
  MX_TIM2_Init();
 800016c:	f000 f87c 	bl	8000268 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8000170:	f000 f8c6 	bl	8000300 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000174:	4816      	ldr	r0, [pc, #88]	; (80001d0 <main+0x74>)
 8000176:	f001 fdd9 	bl	8001d2c <HAL_TIM_Base_Start_IT>


  SCH_Init();
 800017a:	f000 f92d 	bl	80003d8 <SCH_Init>

  SCH_Add_Task(counter, 0, 1); // delay
 800017e:	4b15      	ldr	r3, [pc, #84]	; (80001d4 <main+0x78>)
 8000180:	681b      	ldr	r3, [r3, #0]
 8000182:	2201      	movs	r2, #1
 8000184:	2100      	movs	r1, #0
 8000186:	4618      	mov	r0, r3
 8000188:	f000 f970 	bl	800046c <SCH_Add_Task>
  SCH_Add_Task(task0, 50, 50);
 800018c:	2232      	movs	r2, #50	; 0x32
 800018e:	2132      	movs	r1, #50	; 0x32
 8000190:	4811      	ldr	r0, [pc, #68]	; (80001d8 <main+0x7c>)
 8000192:	f000 f96b 	bl	800046c <SCH_Add_Task>
   SCH_Add_Task(task1, 100, 100);
 8000196:	2264      	movs	r2, #100	; 0x64
 8000198:	2164      	movs	r1, #100	; 0x64
 800019a:	4810      	ldr	r0, [pc, #64]	; (80001dc <main+0x80>)
 800019c:	f000 f966 	bl	800046c <SCH_Add_Task>
   SCH_Add_Task(task2, 150, 150);
 80001a0:	2296      	movs	r2, #150	; 0x96
 80001a2:	2196      	movs	r1, #150	; 0x96
 80001a4:	480e      	ldr	r0, [pc, #56]	; (80001e0 <main+0x84>)
 80001a6:	f000 f961 	bl	800046c <SCH_Add_Task>
   SCH_Add_Task(task3, 200, 200);
 80001aa:	22c8      	movs	r2, #200	; 0xc8
 80001ac:	21c8      	movs	r1, #200	; 0xc8
 80001ae:	480d      	ldr	r0, [pc, #52]	; (80001e4 <main+0x88>)
 80001b0:	f000 f95c 	bl	800046c <SCH_Add_Task>
   SCH_Add_Task(task4, 250, 250);
 80001b4:	22fa      	movs	r2, #250	; 0xfa
 80001b6:	21fa      	movs	r1, #250	; 0xfa
 80001b8:	480b      	ldr	r0, [pc, #44]	; (80001e8 <main+0x8c>)
 80001ba:	f000 f957 	bl	800046c <SCH_Add_Task>
   SCH_Add_Task(task5, 250, 0);
 80001be:	2200      	movs	r2, #0
 80001c0:	21fa      	movs	r1, #250	; 0xfa
 80001c2:	480a      	ldr	r0, [pc, #40]	; (80001ec <main+0x90>)
 80001c4:	f000 f952 	bl	800046c <SCH_Add_Task>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
  SCH_Dispatch_Tasks();
 80001c8:	f000 f932 	bl	8000430 <SCH_Dispatch_Tasks>
 80001cc:	e7fc      	b.n	80001c8 <main+0x6c>
 80001ce:	bf00      	nop
 80001d0:	200000e4 	.word	0x200000e4
 80001d4:	20000090 	.word	0x20000090
 80001d8:	08000971 	.word	0x08000971
 80001dc:	080009f5 	.word	0x080009f5
 80001e0:	08000a79 	.word	0x08000a79
 80001e4:	08000afd 	.word	0x08000afd
 80001e8:	08000b81 	.word	0x08000b81
 80001ec:	08000c05 	.word	0x08000c05

080001f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f0:	b580      	push	{r7, lr}
 80001f2:	b090      	sub	sp, #64	; 0x40
 80001f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001f6:	f107 0318 	add.w	r3, r7, #24
 80001fa:	2228      	movs	r2, #40	; 0x28
 80001fc:	2100      	movs	r1, #0
 80001fe:	4618      	mov	r0, r3
 8000200:	f002 ff7a 	bl	80030f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000204:	1d3b      	adds	r3, r7, #4
 8000206:	2200      	movs	r2, #0
 8000208:	601a      	str	r2, [r3, #0]
 800020a:	605a      	str	r2, [r3, #4]
 800020c:	609a      	str	r2, [r3, #8]
 800020e:	60da      	str	r2, [r3, #12]
 8000210:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000212:	2302      	movs	r3, #2
 8000214:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000216:	2301      	movs	r3, #1
 8000218:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800021a:	2310      	movs	r3, #16
 800021c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800021e:	2300      	movs	r3, #0
 8000220:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000222:	f107 0318 	add.w	r3, r7, #24
 8000226:	4618      	mov	r0, r3
 8000228:	f001 f922 	bl	8001470 <HAL_RCC_OscConfig>
 800022c:	4603      	mov	r3, r0
 800022e:	2b00      	cmp	r3, #0
 8000230:	d001      	beq.n	8000236 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000232:	f000 f8cb 	bl	80003cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000236:	230f      	movs	r3, #15
 8000238:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800023a:	2300      	movs	r3, #0
 800023c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800023e:	2300      	movs	r3, #0
 8000240:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000242:	2300      	movs	r3, #0
 8000244:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000246:	2300      	movs	r3, #0
 8000248:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800024a:	1d3b      	adds	r3, r7, #4
 800024c:	2100      	movs	r1, #0
 800024e:	4618      	mov	r0, r3
 8000250:	f001 fb8e 	bl	8001970 <HAL_RCC_ClockConfig>
 8000254:	4603      	mov	r3, r0
 8000256:	2b00      	cmp	r3, #0
 8000258:	d001      	beq.n	800025e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800025a:	f000 f8b7 	bl	80003cc <Error_Handler>
  }
}
 800025e:	bf00      	nop
 8000260:	3740      	adds	r7, #64	; 0x40
 8000262:	46bd      	mov	sp, r7
 8000264:	bd80      	pop	{r7, pc}
	...

08000268 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000268:	b580      	push	{r7, lr}
 800026a:	b086      	sub	sp, #24
 800026c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800026e:	f107 0308 	add.w	r3, r7, #8
 8000272:	2200      	movs	r2, #0
 8000274:	601a      	str	r2, [r3, #0]
 8000276:	605a      	str	r2, [r3, #4]
 8000278:	609a      	str	r2, [r3, #8]
 800027a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800027c:	463b      	mov	r3, r7
 800027e:	2200      	movs	r2, #0
 8000280:	601a      	str	r2, [r3, #0]
 8000282:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000284:	4b1d      	ldr	r3, [pc, #116]	; (80002fc <MX_TIM2_Init+0x94>)
 8000286:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800028a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 800028c:	4b1b      	ldr	r3, [pc, #108]	; (80002fc <MX_TIM2_Init+0x94>)
 800028e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000292:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000294:	4b19      	ldr	r3, [pc, #100]	; (80002fc <MX_TIM2_Init+0x94>)
 8000296:	2200      	movs	r2, #0
 8000298:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 800029a:	4b18      	ldr	r3, [pc, #96]	; (80002fc <MX_TIM2_Init+0x94>)
 800029c:	2209      	movs	r2, #9
 800029e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80002a0:	4b16      	ldr	r3, [pc, #88]	; (80002fc <MX_TIM2_Init+0x94>)
 80002a2:	2200      	movs	r2, #0
 80002a4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80002a6:	4b15      	ldr	r3, [pc, #84]	; (80002fc <MX_TIM2_Init+0x94>)
 80002a8:	2200      	movs	r2, #0
 80002aa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80002ac:	4813      	ldr	r0, [pc, #76]	; (80002fc <MX_TIM2_Init+0x94>)
 80002ae:	f001 fced 	bl	8001c8c <HAL_TIM_Base_Init>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d001      	beq.n	80002bc <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80002b8:	f000 f888 	bl	80003cc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80002bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80002c0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80002c2:	f107 0308 	add.w	r3, r7, #8
 80002c6:	4619      	mov	r1, r3
 80002c8:	480c      	ldr	r0, [pc, #48]	; (80002fc <MX_TIM2_Init+0x94>)
 80002ca:	f001 fe83 	bl	8001fd4 <HAL_TIM_ConfigClockSource>
 80002ce:	4603      	mov	r3, r0
 80002d0:	2b00      	cmp	r3, #0
 80002d2:	d001      	beq.n	80002d8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80002d4:	f000 f87a 	bl	80003cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002d8:	2300      	movs	r3, #0
 80002da:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80002dc:	2300      	movs	r3, #0
 80002de:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80002e0:	463b      	mov	r3, r7
 80002e2:	4619      	mov	r1, r3
 80002e4:	4805      	ldr	r0, [pc, #20]	; (80002fc <MX_TIM2_Init+0x94>)
 80002e6:	f002 f84f 	bl	8002388 <HAL_TIMEx_MasterConfigSynchronization>
 80002ea:	4603      	mov	r3, r0
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d001      	beq.n	80002f4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80002f0:	f000 f86c 	bl	80003cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80002f4:	bf00      	nop
 80002f6:	3718      	adds	r7, #24
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}
 80002fc:	200000e4 	.word	0x200000e4

08000300 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000304:	4b11      	ldr	r3, [pc, #68]	; (800034c <MX_USART1_UART_Init+0x4c>)
 8000306:	4a12      	ldr	r2, [pc, #72]	; (8000350 <MX_USART1_UART_Init+0x50>)
 8000308:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800030a:	4b10      	ldr	r3, [pc, #64]	; (800034c <MX_USART1_UART_Init+0x4c>)
 800030c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000310:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000312:	4b0e      	ldr	r3, [pc, #56]	; (800034c <MX_USART1_UART_Init+0x4c>)
 8000314:	2200      	movs	r2, #0
 8000316:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000318:	4b0c      	ldr	r3, [pc, #48]	; (800034c <MX_USART1_UART_Init+0x4c>)
 800031a:	2200      	movs	r2, #0
 800031c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800031e:	4b0b      	ldr	r3, [pc, #44]	; (800034c <MX_USART1_UART_Init+0x4c>)
 8000320:	2200      	movs	r2, #0
 8000322:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000324:	4b09      	ldr	r3, [pc, #36]	; (800034c <MX_USART1_UART_Init+0x4c>)
 8000326:	220c      	movs	r2, #12
 8000328:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800032a:	4b08      	ldr	r3, [pc, #32]	; (800034c <MX_USART1_UART_Init+0x4c>)
 800032c:	2200      	movs	r2, #0
 800032e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000330:	4b06      	ldr	r3, [pc, #24]	; (800034c <MX_USART1_UART_Init+0x4c>)
 8000332:	2200      	movs	r2, #0
 8000334:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000336:	4805      	ldr	r0, [pc, #20]	; (800034c <MX_USART1_UART_Init+0x4c>)
 8000338:	f002 f890 	bl	800245c <HAL_UART_Init>
 800033c:	4603      	mov	r3, r0
 800033e:	2b00      	cmp	r3, #0
 8000340:	d001      	beq.n	8000346 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000342:	f000 f843 	bl	80003cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000346:	bf00      	nop
 8000348:	bd80      	pop	{r7, pc}
 800034a:	bf00      	nop
 800034c:	2000009c 	.word	0x2000009c
 8000350:	40013800 	.word	0x40013800

08000354 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b086      	sub	sp, #24
 8000358:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800035a:	f107 0308 	add.w	r3, r7, #8
 800035e:	2200      	movs	r2, #0
 8000360:	601a      	str	r2, [r3, #0]
 8000362:	605a      	str	r2, [r3, #4]
 8000364:	609a      	str	r2, [r3, #8]
 8000366:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000368:	4b11      	ldr	r3, [pc, #68]	; (80003b0 <MX_GPIO_Init+0x5c>)
 800036a:	699b      	ldr	r3, [r3, #24]
 800036c:	4a10      	ldr	r2, [pc, #64]	; (80003b0 <MX_GPIO_Init+0x5c>)
 800036e:	f043 0304 	orr.w	r3, r3, #4
 8000372:	6193      	str	r3, [r2, #24]
 8000374:	4b0e      	ldr	r3, [pc, #56]	; (80003b0 <MX_GPIO_Init+0x5c>)
 8000376:	699b      	ldr	r3, [r3, #24]
 8000378:	f003 0304 	and.w	r3, r3, #4
 800037c:	607b      	str	r3, [r7, #4]
 800037e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Task0_Pin|Task1_Pin|Task2_Pin|Task3_Pin
 8000380:	2200      	movs	r2, #0
 8000382:	21fc      	movs	r1, #252	; 0xfc
 8000384:	480b      	ldr	r0, [pc, #44]	; (80003b4 <MX_GPIO_Init+0x60>)
 8000386:	f001 f841 	bl	800140c <HAL_GPIO_WritePin>
                          |Task4_Pin|Task5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : Task0_Pin Task1_Pin Task2_Pin Task3_Pin
                           Task4_Pin Task5_Pin */
  GPIO_InitStruct.Pin = Task0_Pin|Task1_Pin|Task2_Pin|Task3_Pin
 800038a:	23fc      	movs	r3, #252	; 0xfc
 800038c:	60bb      	str	r3, [r7, #8]
                          |Task4_Pin|Task5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800038e:	2301      	movs	r3, #1
 8000390:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000392:	2300      	movs	r3, #0
 8000394:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000396:	2302      	movs	r3, #2
 8000398:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800039a:	f107 0308 	add.w	r3, r7, #8
 800039e:	4619      	mov	r1, r3
 80003a0:	4804      	ldr	r0, [pc, #16]	; (80003b4 <MX_GPIO_Init+0x60>)
 80003a2:	f000 feb9 	bl	8001118 <HAL_GPIO_Init>

}
 80003a6:	bf00      	nop
 80003a8:	3718      	adds	r7, #24
 80003aa:	46bd      	mov	sp, r7
 80003ac:	bd80      	pop	{r7, pc}
 80003ae:	bf00      	nop
 80003b0:	40021000 	.word	0x40021000
 80003b4:	40010800 	.word	0x40010800

080003b8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80003b8:	b580      	push	{r7, lr}
 80003ba:	b082      	sub	sp, #8
 80003bc:	af00      	add	r7, sp, #0
 80003be:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80003c0:	f000 f816 	bl	80003f0 <SCH_Update>
}
 80003c4:	bf00      	nop
 80003c6:	3708      	adds	r7, #8
 80003c8:	46bd      	mov	sp, r7
 80003ca:	bd80      	pop	{r7, pc}

080003cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003cc:	b480      	push	{r7}
 80003ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003d0:	b672      	cpsid	i
}
 80003d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003d4:	e7fe      	b.n	80003d4 <Error_Handler+0x8>
	...

080003d8 <SCH_Init>:

uint32_t current_id_task;
sTask SCH_tasks_G[SCH_MAX_TASKS];


void SCH_Init(){
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
	current_id_task = 0;
 80003dc:	4b03      	ldr	r3, [pc, #12]	; (80003ec <SCH_Init+0x14>)
 80003de:	2200      	movs	r2, #0
 80003e0:	601a      	str	r2, [r3, #0]
}
 80003e2:	bf00      	nop
 80003e4:	46bd      	mov	sp, r7
 80003e6:	bc80      	pop	{r7}
 80003e8:	4770      	bx	lr
 80003ea:	bf00      	nop
 80003ec:	2000044c 	.word	0x2000044c

080003f0 <SCH_Update>:

void SCH_Update(void) {
 80003f0:	b480      	push	{r7}
 80003f2:	af00      	add	r7, sp, #0
	if(SCH_tasks_G[0].pTask && SCH_tasks_G[0].RunMe == 0){
 80003f4:	4b0d      	ldr	r3, [pc, #52]	; (800042c <SCH_Update+0x3c>)
 80003f6:	681b      	ldr	r3, [r3, #0]
 80003f8:	2b00      	cmp	r3, #0
 80003fa:	d013      	beq.n	8000424 <SCH_Update+0x34>
 80003fc:	4b0b      	ldr	r3, [pc, #44]	; (800042c <SCH_Update+0x3c>)
 80003fe:	7b1b      	ldrb	r3, [r3, #12]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d10f      	bne.n	8000424 <SCH_Update+0x34>
			if(SCH_tasks_G[0].Delay > 0){
 8000404:	4b09      	ldr	r3, [pc, #36]	; (800042c <SCH_Update+0x3c>)
 8000406:	685b      	ldr	r3, [r3, #4]
 8000408:	2b00      	cmp	r3, #0
 800040a:	d004      	beq.n	8000416 <SCH_Update+0x26>
				// run task when delay == 0
				SCH_tasks_G[0].Delay--;
 800040c:	4b07      	ldr	r3, [pc, #28]	; (800042c <SCH_Update+0x3c>)
 800040e:	685b      	ldr	r3, [r3, #4]
 8000410:	3b01      	subs	r3, #1
 8000412:	4a06      	ldr	r2, [pc, #24]	; (800042c <SCH_Update+0x3c>)
 8000414:	6053      	str	r3, [r2, #4]
			}
			if(SCH_tasks_G[0].Delay == 0){
 8000416:	4b05      	ldr	r3, [pc, #20]	; (800042c <SCH_Update+0x3c>)
 8000418:	685b      	ldr	r3, [r3, #4]
 800041a:	2b00      	cmp	r3, #0
 800041c:	d102      	bne.n	8000424 <SCH_Update+0x34>
					// run task
				SCH_tasks_G[0].RunMe = 1;
 800041e:	4b03      	ldr	r3, [pc, #12]	; (800042c <SCH_Update+0x3c>)
 8000420:	2201      	movs	r2, #1
 8000422:	731a      	strb	r2, [r3, #12]
			}
		}
}
 8000424:	bf00      	nop
 8000426:	46bd      	mov	sp, r7
 8000428:	bc80      	pop	{r7}
 800042a:	4770      	bx	lr
 800042c:	2000012c 	.word	0x2000012c

08000430 <SCH_Dispatch_Tasks>:


void SCH_Dispatch_Tasks(void) {
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
	if(SCH_tasks_G[0].RunMe > 0){
 8000436:	4b0c      	ldr	r3, [pc, #48]	; (8000468 <SCH_Dispatch_Tasks+0x38>)
 8000438:	7b1b      	ldrb	r3, [r3, #12]
 800043a:	2b00      	cmp	r3, #0
 800043c:	d010      	beq.n	8000460 <SCH_Dispatch_Tasks+0x30>
		// run
		(*SCH_tasks_G[0].pTask)();
 800043e:	4b0a      	ldr	r3, [pc, #40]	; (8000468 <SCH_Dispatch_Tasks+0x38>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	4798      	blx	r3
		// save funtion poiter
		void(*pFunction)() = SCH_tasks_G[0].pTask;
 8000444:	4b08      	ldr	r3, [pc, #32]	; (8000468 <SCH_Dispatch_Tasks+0x38>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	607b      	str	r3, [r7, #4]
		uint32_t period = SCH_tasks_G[0].Period;
 800044a:	4b07      	ldr	r3, [pc, #28]	; (8000468 <SCH_Dispatch_Tasks+0x38>)
 800044c:	689b      	ldr	r3, [r3, #8]
 800044e:	603b      	str	r3, [r7, #0]
		// delete task
		SCH_Delete_Task(0);
 8000450:	2000      	movs	r0, #0
 8000452:	f000 f8f9 	bl	8000648 <SCH_Delete_Task>
		// add again in task
		SCH_Add_Task(pFunction, period, period);
 8000456:	683a      	ldr	r2, [r7, #0]
 8000458:	6839      	ldr	r1, [r7, #0]
 800045a:	6878      	ldr	r0, [r7, #4]
 800045c:	f000 f806 	bl	800046c <SCH_Add_Task>
		}
}
 8000460:	bf00      	nop
 8000462:	3708      	adds	r7, #8
 8000464:	46bd      	mov	sp, r7
 8000466:	bd80      	pop	{r7, pc}
 8000468:	2000012c 	.word	0x2000012c

0800046c <SCH_Add_Task>:

void SCH_Add_Task(void(*pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 800046c:	b480      	push	{r7}
 800046e:	b087      	sub	sp, #28
 8000470:	af00      	add	r7, sp, #0
 8000472:	60f8      	str	r0, [r7, #12]
 8000474:	60b9      	str	r1, [r7, #8]
 8000476:	607a      	str	r2, [r7, #4]

	if(current_id_task < SCH_MAX_TASKS) {
 8000478:	4b71      	ldr	r3, [pc, #452]	; (8000640 <SCH_Add_Task+0x1d4>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	2b27      	cmp	r3, #39	; 0x27
 800047e:	f200 80da 	bhi.w	8000636 <SCH_Add_Task+0x1ca>
		// check period
		if(PERIOD==0) return;
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	2b00      	cmp	r3, #0
 8000486:	f000 80d5 	beq.w	8000634 <SCH_Add_Task+0x1c8>

		uint32_t i = 0;
 800048a:	2300      	movs	r3, #0
 800048c:	617b      	str	r3, [r7, #20]
		while(DELAY > SCH_tasks_G[i].Delay && i < current_id_task) {
 800048e:	e00e      	b.n	80004ae <SCH_Add_Task+0x42>
				DELAY = DELAY - SCH_tasks_G[i].Delay;
 8000490:	496c      	ldr	r1, [pc, #432]	; (8000644 <SCH_Add_Task+0x1d8>)
 8000492:	697a      	ldr	r2, [r7, #20]
 8000494:	4613      	mov	r3, r2
 8000496:	009b      	lsls	r3, r3, #2
 8000498:	4413      	add	r3, r2
 800049a:	009b      	lsls	r3, r3, #2
 800049c:	440b      	add	r3, r1
 800049e:	3304      	adds	r3, #4
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	68ba      	ldr	r2, [r7, #8]
 80004a4:	1ad3      	subs	r3, r2, r3
 80004a6:	60bb      	str	r3, [r7, #8]
				i++;
 80004a8:	697b      	ldr	r3, [r7, #20]
 80004aa:	3301      	adds	r3, #1
 80004ac:	617b      	str	r3, [r7, #20]
		while(DELAY > SCH_tasks_G[i].Delay && i < current_id_task) {
 80004ae:	4965      	ldr	r1, [pc, #404]	; (8000644 <SCH_Add_Task+0x1d8>)
 80004b0:	697a      	ldr	r2, [r7, #20]
 80004b2:	4613      	mov	r3, r2
 80004b4:	009b      	lsls	r3, r3, #2
 80004b6:	4413      	add	r3, r2
 80004b8:	009b      	lsls	r3, r3, #2
 80004ba:	440b      	add	r3, r1
 80004bc:	3304      	adds	r3, #4
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	68ba      	ldr	r2, [r7, #8]
 80004c2:	429a      	cmp	r2, r3
 80004c4:	d904      	bls.n	80004d0 <SCH_Add_Task+0x64>
 80004c6:	4b5e      	ldr	r3, [pc, #376]	; (8000640 <SCH_Add_Task+0x1d4>)
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	697a      	ldr	r2, [r7, #20]
 80004cc:	429a      	cmp	r2, r3
 80004ce:	d3df      	bcc.n	8000490 <SCH_Add_Task+0x24>
			}
		// add task in Array
		if(i != current_id_task){
 80004d0:	4b5b      	ldr	r3, [pc, #364]	; (8000640 <SCH_Add_Task+0x1d4>)
 80004d2:	681b      	ldr	r3, [r3, #0]
 80004d4:	697a      	ldr	r2, [r7, #20]
 80004d6:	429a      	cmp	r2, r3
 80004d8:	d075      	beq.n	80005c6 <SCH_Add_Task+0x15a>
				//add task in position i -1
			for(uint32_t idx = current_id_task; idx > i; idx--){
 80004da:	4b59      	ldr	r3, [pc, #356]	; (8000640 <SCH_Add_Task+0x1d4>)
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	613b      	str	r3, [r7, #16]
 80004e0:	e057      	b.n	8000592 <SCH_Add_Task+0x126>
				SCH_tasks_G[idx].pTask = SCH_tasks_G[idx - 1].pTask;
 80004e2:	693b      	ldr	r3, [r7, #16]
 80004e4:	1e5a      	subs	r2, r3, #1
 80004e6:	4957      	ldr	r1, [pc, #348]	; (8000644 <SCH_Add_Task+0x1d8>)
 80004e8:	4613      	mov	r3, r2
 80004ea:	009b      	lsls	r3, r3, #2
 80004ec:	4413      	add	r3, r2
 80004ee:	009b      	lsls	r3, r3, #2
 80004f0:	440b      	add	r3, r1
 80004f2:	6819      	ldr	r1, [r3, #0]
 80004f4:	4853      	ldr	r0, [pc, #332]	; (8000644 <SCH_Add_Task+0x1d8>)
 80004f6:	693a      	ldr	r2, [r7, #16]
 80004f8:	4613      	mov	r3, r2
 80004fa:	009b      	lsls	r3, r3, #2
 80004fc:	4413      	add	r3, r2
 80004fe:	009b      	lsls	r3, r3, #2
 8000500:	4403      	add	r3, r0
 8000502:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[idx].Delay = SCH_tasks_G[idx - 1].Delay;
 8000504:	693b      	ldr	r3, [r7, #16]
 8000506:	1e5a      	subs	r2, r3, #1
 8000508:	494e      	ldr	r1, [pc, #312]	; (8000644 <SCH_Add_Task+0x1d8>)
 800050a:	4613      	mov	r3, r2
 800050c:	009b      	lsls	r3, r3, #2
 800050e:	4413      	add	r3, r2
 8000510:	009b      	lsls	r3, r3, #2
 8000512:	440b      	add	r3, r1
 8000514:	3304      	adds	r3, #4
 8000516:	6819      	ldr	r1, [r3, #0]
 8000518:	484a      	ldr	r0, [pc, #296]	; (8000644 <SCH_Add_Task+0x1d8>)
 800051a:	693a      	ldr	r2, [r7, #16]
 800051c:	4613      	mov	r3, r2
 800051e:	009b      	lsls	r3, r3, #2
 8000520:	4413      	add	r3, r2
 8000522:	009b      	lsls	r3, r3, #2
 8000524:	4403      	add	r3, r0
 8000526:	3304      	adds	r3, #4
 8000528:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[idx].Period = SCH_tasks_G[idx - 1].Period;
 800052a:	693b      	ldr	r3, [r7, #16]
 800052c:	1e5a      	subs	r2, r3, #1
 800052e:	4945      	ldr	r1, [pc, #276]	; (8000644 <SCH_Add_Task+0x1d8>)
 8000530:	4613      	mov	r3, r2
 8000532:	009b      	lsls	r3, r3, #2
 8000534:	4413      	add	r3, r2
 8000536:	009b      	lsls	r3, r3, #2
 8000538:	440b      	add	r3, r1
 800053a:	3308      	adds	r3, #8
 800053c:	6819      	ldr	r1, [r3, #0]
 800053e:	4841      	ldr	r0, [pc, #260]	; (8000644 <SCH_Add_Task+0x1d8>)
 8000540:	693a      	ldr	r2, [r7, #16]
 8000542:	4613      	mov	r3, r2
 8000544:	009b      	lsls	r3, r3, #2
 8000546:	4413      	add	r3, r2
 8000548:	009b      	lsls	r3, r3, #2
 800054a:	4403      	add	r3, r0
 800054c:	3308      	adds	r3, #8
 800054e:	6019      	str	r1, [r3, #0]
				SCH_tasks_G[idx].RunMe= SCH_tasks_G[idx - 1].RunMe;
 8000550:	693b      	ldr	r3, [r7, #16]
 8000552:	1e5a      	subs	r2, r3, #1
 8000554:	493b      	ldr	r1, [pc, #236]	; (8000644 <SCH_Add_Task+0x1d8>)
 8000556:	4613      	mov	r3, r2
 8000558:	009b      	lsls	r3, r3, #2
 800055a:	4413      	add	r3, r2
 800055c:	009b      	lsls	r3, r3, #2
 800055e:	440b      	add	r3, r1
 8000560:	330c      	adds	r3, #12
 8000562:	7818      	ldrb	r0, [r3, #0]
 8000564:	4937      	ldr	r1, [pc, #220]	; (8000644 <SCH_Add_Task+0x1d8>)
 8000566:	693a      	ldr	r2, [r7, #16]
 8000568:	4613      	mov	r3, r2
 800056a:	009b      	lsls	r3, r3, #2
 800056c:	4413      	add	r3, r2
 800056e:	009b      	lsls	r3, r3, #2
 8000570:	440b      	add	r3, r1
 8000572:	330c      	adds	r3, #12
 8000574:	4602      	mov	r2, r0
 8000576:	701a      	strb	r2, [r3, #0]
				SCH_tasks_G[idx].TaskID = idx;
 8000578:	4932      	ldr	r1, [pc, #200]	; (8000644 <SCH_Add_Task+0x1d8>)
 800057a:	693a      	ldr	r2, [r7, #16]
 800057c:	4613      	mov	r3, r2
 800057e:	009b      	lsls	r3, r3, #2
 8000580:	4413      	add	r3, r2
 8000582:	009b      	lsls	r3, r3, #2
 8000584:	440b      	add	r3, r1
 8000586:	3310      	adds	r3, #16
 8000588:	693a      	ldr	r2, [r7, #16]
 800058a:	601a      	str	r2, [r3, #0]
			for(uint32_t idx = current_id_task; idx > i; idx--){
 800058c:	693b      	ldr	r3, [r7, #16]
 800058e:	3b01      	subs	r3, #1
 8000590:	613b      	str	r3, [r7, #16]
 8000592:	693a      	ldr	r2, [r7, #16]
 8000594:	697b      	ldr	r3, [r7, #20]
 8000596:	429a      	cmp	r2, r3
 8000598:	d8a3      	bhi.n	80004e2 <SCH_Add_Task+0x76>
			}
			// new time delay of new task
			SCH_tasks_G[i+1].Delay -= DELAY;
 800059a:	697b      	ldr	r3, [r7, #20]
 800059c:	1c5a      	adds	r2, r3, #1
 800059e:	4929      	ldr	r1, [pc, #164]	; (8000644 <SCH_Add_Task+0x1d8>)
 80005a0:	4613      	mov	r3, r2
 80005a2:	009b      	lsls	r3, r3, #2
 80005a4:	4413      	add	r3, r2
 80005a6:	009b      	lsls	r3, r3, #2
 80005a8:	440b      	add	r3, r1
 80005aa:	3304      	adds	r3, #4
 80005ac:	6819      	ldr	r1, [r3, #0]
 80005ae:	697b      	ldr	r3, [r7, #20]
 80005b0:	1c5a      	adds	r2, r3, #1
 80005b2:	68bb      	ldr	r3, [r7, #8]
 80005b4:	1ac9      	subs	r1, r1, r3
 80005b6:	4823      	ldr	r0, [pc, #140]	; (8000644 <SCH_Add_Task+0x1d8>)
 80005b8:	4613      	mov	r3, r2
 80005ba:	009b      	lsls	r3, r3, #2
 80005bc:	4413      	add	r3, r2
 80005be:	009b      	lsls	r3, r3, #2
 80005c0:	4403      	add	r3, r0
 80005c2:	3304      	adds	r3, #4
 80005c4:	6019      	str	r1, [r3, #0]
		}
		SCH_tasks_G[i].pTask = pFunction;
 80005c6:	491f      	ldr	r1, [pc, #124]	; (8000644 <SCH_Add_Task+0x1d8>)
 80005c8:	697a      	ldr	r2, [r7, #20]
 80005ca:	4613      	mov	r3, r2
 80005cc:	009b      	lsls	r3, r3, #2
 80005ce:	4413      	add	r3, r2
 80005d0:	009b      	lsls	r3, r3, #2
 80005d2:	440b      	add	r3, r1
 80005d4:	68fa      	ldr	r2, [r7, #12]
 80005d6:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[i].Delay = DELAY;
 80005d8:	491a      	ldr	r1, [pc, #104]	; (8000644 <SCH_Add_Task+0x1d8>)
 80005da:	697a      	ldr	r2, [r7, #20]
 80005dc:	4613      	mov	r3, r2
 80005de:	009b      	lsls	r3, r3, #2
 80005e0:	4413      	add	r3, r2
 80005e2:	009b      	lsls	r3, r3, #2
 80005e4:	440b      	add	r3, r1
 80005e6:	3304      	adds	r3, #4
 80005e8:	68ba      	ldr	r2, [r7, #8]
 80005ea:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[i].Period = PERIOD;
 80005ec:	4915      	ldr	r1, [pc, #84]	; (8000644 <SCH_Add_Task+0x1d8>)
 80005ee:	697a      	ldr	r2, [r7, #20]
 80005f0:	4613      	mov	r3, r2
 80005f2:	009b      	lsls	r3, r3, #2
 80005f4:	4413      	add	r3, r2
 80005f6:	009b      	lsls	r3, r3, #2
 80005f8:	440b      	add	r3, r1
 80005fa:	3308      	adds	r3, #8
 80005fc:	687a      	ldr	r2, [r7, #4]
 80005fe:	601a      	str	r2, [r3, #0]
		SCH_tasks_G[i].RunMe =  0;
 8000600:	4910      	ldr	r1, [pc, #64]	; (8000644 <SCH_Add_Task+0x1d8>)
 8000602:	697a      	ldr	r2, [r7, #20]
 8000604:	4613      	mov	r3, r2
 8000606:	009b      	lsls	r3, r3, #2
 8000608:	4413      	add	r3, r2
 800060a:	009b      	lsls	r3, r3, #2
 800060c:	440b      	add	r3, r1
 800060e:	330c      	adds	r3, #12
 8000610:	2200      	movs	r2, #0
 8000612:	701a      	strb	r2, [r3, #0]
		SCH_tasks_G[i].TaskID = i;
 8000614:	490b      	ldr	r1, [pc, #44]	; (8000644 <SCH_Add_Task+0x1d8>)
 8000616:	697a      	ldr	r2, [r7, #20]
 8000618:	4613      	mov	r3, r2
 800061a:	009b      	lsls	r3, r3, #2
 800061c:	4413      	add	r3, r2
 800061e:	009b      	lsls	r3, r3, #2
 8000620:	440b      	add	r3, r1
 8000622:	3310      	adds	r3, #16
 8000624:	697a      	ldr	r2, [r7, #20]
 8000626:	601a      	str	r2, [r3, #0]
		current_id_task++;
 8000628:	4b05      	ldr	r3, [pc, #20]	; (8000640 <SCH_Add_Task+0x1d4>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	3301      	adds	r3, #1
 800062e:	4a04      	ldr	r2, [pc, #16]	; (8000640 <SCH_Add_Task+0x1d4>)
 8000630:	6013      	str	r3, [r2, #0]
 8000632:	e000      	b.n	8000636 <SCH_Add_Task+0x1ca>
		if(PERIOD==0) return;
 8000634:	bf00      	nop

	}

}
 8000636:	371c      	adds	r7, #28
 8000638:	46bd      	mov	sp, r7
 800063a:	bc80      	pop	{r7}
 800063c:	4770      	bx	lr
 800063e:	bf00      	nop
 8000640:	2000044c 	.word	0x2000044c
 8000644:	2000012c 	.word	0x2000012c

08000648 <SCH_Delete_Task>:
void SCH_Delete_Task(uint32_t taskID){
 8000648:	b480      	push	{r7}
 800064a:	b085      	sub	sp, #20
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
	for(uint32_t i = taskID; i < current_id_task; i ++){
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	60fb      	str	r3, [r7, #12]
 8000654:	e057      	b.n	8000706 <SCH_Delete_Task+0xbe>
		SCH_tasks_G[i].pTask = SCH_tasks_G[i+1].pTask;
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	1c5a      	adds	r2, r3, #1
 800065a:	4932      	ldr	r1, [pc, #200]	; (8000724 <SCH_Delete_Task+0xdc>)
 800065c:	4613      	mov	r3, r2
 800065e:	009b      	lsls	r3, r3, #2
 8000660:	4413      	add	r3, r2
 8000662:	009b      	lsls	r3, r3, #2
 8000664:	440b      	add	r3, r1
 8000666:	6819      	ldr	r1, [r3, #0]
 8000668:	482e      	ldr	r0, [pc, #184]	; (8000724 <SCH_Delete_Task+0xdc>)
 800066a:	68fa      	ldr	r2, [r7, #12]
 800066c:	4613      	mov	r3, r2
 800066e:	009b      	lsls	r3, r3, #2
 8000670:	4413      	add	r3, r2
 8000672:	009b      	lsls	r3, r3, #2
 8000674:	4403      	add	r3, r0
 8000676:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].Delay = SCH_tasks_G[i+1].Delay;
 8000678:	68fb      	ldr	r3, [r7, #12]
 800067a:	1c5a      	adds	r2, r3, #1
 800067c:	4929      	ldr	r1, [pc, #164]	; (8000724 <SCH_Delete_Task+0xdc>)
 800067e:	4613      	mov	r3, r2
 8000680:	009b      	lsls	r3, r3, #2
 8000682:	4413      	add	r3, r2
 8000684:	009b      	lsls	r3, r3, #2
 8000686:	440b      	add	r3, r1
 8000688:	3304      	adds	r3, #4
 800068a:	6819      	ldr	r1, [r3, #0]
 800068c:	4825      	ldr	r0, [pc, #148]	; (8000724 <SCH_Delete_Task+0xdc>)
 800068e:	68fa      	ldr	r2, [r7, #12]
 8000690:	4613      	mov	r3, r2
 8000692:	009b      	lsls	r3, r3, #2
 8000694:	4413      	add	r3, r2
 8000696:	009b      	lsls	r3, r3, #2
 8000698:	4403      	add	r3, r0
 800069a:	3304      	adds	r3, #4
 800069c:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].Period = SCH_tasks_G[i+1].Period;
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	1c5a      	adds	r2, r3, #1
 80006a2:	4920      	ldr	r1, [pc, #128]	; (8000724 <SCH_Delete_Task+0xdc>)
 80006a4:	4613      	mov	r3, r2
 80006a6:	009b      	lsls	r3, r3, #2
 80006a8:	4413      	add	r3, r2
 80006aa:	009b      	lsls	r3, r3, #2
 80006ac:	440b      	add	r3, r1
 80006ae:	3308      	adds	r3, #8
 80006b0:	6819      	ldr	r1, [r3, #0]
 80006b2:	481c      	ldr	r0, [pc, #112]	; (8000724 <SCH_Delete_Task+0xdc>)
 80006b4:	68fa      	ldr	r2, [r7, #12]
 80006b6:	4613      	mov	r3, r2
 80006b8:	009b      	lsls	r3, r3, #2
 80006ba:	4413      	add	r3, r2
 80006bc:	009b      	lsls	r3, r3, #2
 80006be:	4403      	add	r3, r0
 80006c0:	3308      	adds	r3, #8
 80006c2:	6019      	str	r1, [r3, #0]
		SCH_tasks_G[i].RunMe = SCH_tasks_G[i+1].RunMe;
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	1c5a      	adds	r2, r3, #1
 80006c8:	4916      	ldr	r1, [pc, #88]	; (8000724 <SCH_Delete_Task+0xdc>)
 80006ca:	4613      	mov	r3, r2
 80006cc:	009b      	lsls	r3, r3, #2
 80006ce:	4413      	add	r3, r2
 80006d0:	009b      	lsls	r3, r3, #2
 80006d2:	440b      	add	r3, r1
 80006d4:	330c      	adds	r3, #12
 80006d6:	7818      	ldrb	r0, [r3, #0]
 80006d8:	4912      	ldr	r1, [pc, #72]	; (8000724 <SCH_Delete_Task+0xdc>)
 80006da:	68fa      	ldr	r2, [r7, #12]
 80006dc:	4613      	mov	r3, r2
 80006de:	009b      	lsls	r3, r3, #2
 80006e0:	4413      	add	r3, r2
 80006e2:	009b      	lsls	r3, r3, #2
 80006e4:	440b      	add	r3, r1
 80006e6:	330c      	adds	r3, #12
 80006e8:	4602      	mov	r2, r0
 80006ea:	701a      	strb	r2, [r3, #0]
		SCH_tasks_G[i].TaskID = i;
 80006ec:	490d      	ldr	r1, [pc, #52]	; (8000724 <SCH_Delete_Task+0xdc>)
 80006ee:	68fa      	ldr	r2, [r7, #12]
 80006f0:	4613      	mov	r3, r2
 80006f2:	009b      	lsls	r3, r3, #2
 80006f4:	4413      	add	r3, r2
 80006f6:	009b      	lsls	r3, r3, #2
 80006f8:	440b      	add	r3, r1
 80006fa:	3310      	adds	r3, #16
 80006fc:	68fa      	ldr	r2, [r7, #12]
 80006fe:	601a      	str	r2, [r3, #0]
	for(uint32_t i = taskID; i < current_id_task; i ++){
 8000700:	68fb      	ldr	r3, [r7, #12]
 8000702:	3301      	adds	r3, #1
 8000704:	60fb      	str	r3, [r7, #12]
 8000706:	4b08      	ldr	r3, [pc, #32]	; (8000728 <SCH_Delete_Task+0xe0>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	68fa      	ldr	r2, [r7, #12]
 800070c:	429a      	cmp	r2, r3
 800070e:	d3a2      	bcc.n	8000656 <SCH_Delete_Task+0xe>
	}
	current_id_task--;
 8000710:	4b05      	ldr	r3, [pc, #20]	; (8000728 <SCH_Delete_Task+0xe0>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	3b01      	subs	r3, #1
 8000716:	4a04      	ldr	r2, [pc, #16]	; (8000728 <SCH_Delete_Task+0xe0>)
 8000718:	6013      	str	r3, [r2, #0]
}
 800071a:	bf00      	nop
 800071c:	3714      	adds	r7, #20
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr
 8000724:	2000012c 	.word	0x2000012c
 8000728:	2000044c 	.word	0x2000044c

0800072c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800072c:	b480      	push	{r7}
 800072e:	b085      	sub	sp, #20
 8000730:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000732:	4b15      	ldr	r3, [pc, #84]	; (8000788 <HAL_MspInit+0x5c>)
 8000734:	699b      	ldr	r3, [r3, #24]
 8000736:	4a14      	ldr	r2, [pc, #80]	; (8000788 <HAL_MspInit+0x5c>)
 8000738:	f043 0301 	orr.w	r3, r3, #1
 800073c:	6193      	str	r3, [r2, #24]
 800073e:	4b12      	ldr	r3, [pc, #72]	; (8000788 <HAL_MspInit+0x5c>)
 8000740:	699b      	ldr	r3, [r3, #24]
 8000742:	f003 0301 	and.w	r3, r3, #1
 8000746:	60bb      	str	r3, [r7, #8]
 8000748:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800074a:	4b0f      	ldr	r3, [pc, #60]	; (8000788 <HAL_MspInit+0x5c>)
 800074c:	69db      	ldr	r3, [r3, #28]
 800074e:	4a0e      	ldr	r2, [pc, #56]	; (8000788 <HAL_MspInit+0x5c>)
 8000750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000754:	61d3      	str	r3, [r2, #28]
 8000756:	4b0c      	ldr	r3, [pc, #48]	; (8000788 <HAL_MspInit+0x5c>)
 8000758:	69db      	ldr	r3, [r3, #28]
 800075a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800075e:	607b      	str	r3, [r7, #4]
 8000760:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000762:	4b0a      	ldr	r3, [pc, #40]	; (800078c <HAL_MspInit+0x60>)
 8000764:	685b      	ldr	r3, [r3, #4]
 8000766:	60fb      	str	r3, [r7, #12]
 8000768:	68fb      	ldr	r3, [r7, #12]
 800076a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800076e:	60fb      	str	r3, [r7, #12]
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	4a04      	ldr	r2, [pc, #16]	; (800078c <HAL_MspInit+0x60>)
 800077a:	68fb      	ldr	r3, [r7, #12]
 800077c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800077e:	bf00      	nop
 8000780:	3714      	adds	r7, #20
 8000782:	46bd      	mov	sp, r7
 8000784:	bc80      	pop	{r7}
 8000786:	4770      	bx	lr
 8000788:	40021000 	.word	0x40021000
 800078c:	40010000 	.word	0x40010000

08000790 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b084      	sub	sp, #16
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80007a0:	d113      	bne.n	80007ca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80007a2:	4b0c      	ldr	r3, [pc, #48]	; (80007d4 <HAL_TIM_Base_MspInit+0x44>)
 80007a4:	69db      	ldr	r3, [r3, #28]
 80007a6:	4a0b      	ldr	r2, [pc, #44]	; (80007d4 <HAL_TIM_Base_MspInit+0x44>)
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	61d3      	str	r3, [r2, #28]
 80007ae:	4b09      	ldr	r3, [pc, #36]	; (80007d4 <HAL_TIM_Base_MspInit+0x44>)
 80007b0:	69db      	ldr	r3, [r3, #28]
 80007b2:	f003 0301 	and.w	r3, r3, #1
 80007b6:	60fb      	str	r3, [r7, #12]
 80007b8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2100      	movs	r1, #0
 80007be:	201c      	movs	r0, #28
 80007c0:	f000 fbc1 	bl	8000f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80007c4:	201c      	movs	r0, #28
 80007c6:	f000 fbda 	bl	8000f7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80007ca:	bf00      	nop
 80007cc:	3710      	adds	r7, #16
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	40021000 	.word	0x40021000

080007d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b088      	sub	sp, #32
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e0:	f107 0310 	add.w	r3, r7, #16
 80007e4:	2200      	movs	r2, #0
 80007e6:	601a      	str	r2, [r3, #0]
 80007e8:	605a      	str	r2, [r3, #4]
 80007ea:	609a      	str	r2, [r3, #8]
 80007ec:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	681b      	ldr	r3, [r3, #0]
 80007f2:	4a20      	ldr	r2, [pc, #128]	; (8000874 <HAL_UART_MspInit+0x9c>)
 80007f4:	4293      	cmp	r3, r2
 80007f6:	d139      	bne.n	800086c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80007f8:	4b1f      	ldr	r3, [pc, #124]	; (8000878 <HAL_UART_MspInit+0xa0>)
 80007fa:	699b      	ldr	r3, [r3, #24]
 80007fc:	4a1e      	ldr	r2, [pc, #120]	; (8000878 <HAL_UART_MspInit+0xa0>)
 80007fe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000802:	6193      	str	r3, [r2, #24]
 8000804:	4b1c      	ldr	r3, [pc, #112]	; (8000878 <HAL_UART_MspInit+0xa0>)
 8000806:	699b      	ldr	r3, [r3, #24]
 8000808:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800080c:	60fb      	str	r3, [r7, #12]
 800080e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000810:	4b19      	ldr	r3, [pc, #100]	; (8000878 <HAL_UART_MspInit+0xa0>)
 8000812:	699b      	ldr	r3, [r3, #24]
 8000814:	4a18      	ldr	r2, [pc, #96]	; (8000878 <HAL_UART_MspInit+0xa0>)
 8000816:	f043 0304 	orr.w	r3, r3, #4
 800081a:	6193      	str	r3, [r2, #24]
 800081c:	4b16      	ldr	r3, [pc, #88]	; (8000878 <HAL_UART_MspInit+0xa0>)
 800081e:	699b      	ldr	r3, [r3, #24]
 8000820:	f003 0304 	and.w	r3, r3, #4
 8000824:	60bb      	str	r3, [r7, #8]
 8000826:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000828:	f44f 7300 	mov.w	r3, #512	; 0x200
 800082c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800082e:	2302      	movs	r3, #2
 8000830:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000832:	2303      	movs	r3, #3
 8000834:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000836:	f107 0310 	add.w	r3, r7, #16
 800083a:	4619      	mov	r1, r3
 800083c:	480f      	ldr	r0, [pc, #60]	; (800087c <HAL_UART_MspInit+0xa4>)
 800083e:	f000 fc6b 	bl	8001118 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000842:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000846:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000848:	2300      	movs	r3, #0
 800084a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084c:	2300      	movs	r3, #0
 800084e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000850:	f107 0310 	add.w	r3, r7, #16
 8000854:	4619      	mov	r1, r3
 8000856:	4809      	ldr	r0, [pc, #36]	; (800087c <HAL_UART_MspInit+0xa4>)
 8000858:	f000 fc5e 	bl	8001118 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800085c:	2200      	movs	r2, #0
 800085e:	2100      	movs	r1, #0
 8000860:	2025      	movs	r0, #37	; 0x25
 8000862:	f000 fb70 	bl	8000f46 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000866:	2025      	movs	r0, #37	; 0x25
 8000868:	f000 fb89 	bl	8000f7e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800086c:	bf00      	nop
 800086e:	3720      	adds	r7, #32
 8000870:	46bd      	mov	sp, r7
 8000872:	bd80      	pop	{r7, pc}
 8000874:	40013800 	.word	0x40013800
 8000878:	40021000 	.word	0x40021000
 800087c:	40010800 	.word	0x40010800

08000880 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000880:	b480      	push	{r7}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000884:	e7fe      	b.n	8000884 <NMI_Handler+0x4>

08000886 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000886:	b480      	push	{r7}
 8000888:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800088a:	e7fe      	b.n	800088a <HardFault_Handler+0x4>

0800088c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000890:	e7fe      	b.n	8000890 <MemManage_Handler+0x4>

08000892 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000892:	b480      	push	{r7}
 8000894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000896:	e7fe      	b.n	8000896 <BusFault_Handler+0x4>

08000898 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000898:	b480      	push	{r7}
 800089a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800089c:	e7fe      	b.n	800089c <UsageFault_Handler+0x4>

0800089e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800089e:	b480      	push	{r7}
 80008a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008a2:	bf00      	nop
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bc80      	pop	{r7}
 80008a8:	4770      	bx	lr

080008aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008aa:	b480      	push	{r7}
 80008ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008ae:	bf00      	nop
 80008b0:	46bd      	mov	sp, r7
 80008b2:	bc80      	pop	{r7}
 80008b4:	4770      	bx	lr

080008b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008b6:	b480      	push	{r7}
 80008b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008ba:	bf00      	nop
 80008bc:	46bd      	mov	sp, r7
 80008be:	bc80      	pop	{r7}
 80008c0:	4770      	bx	lr

080008c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008c2:	b580      	push	{r7, lr}
 80008c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008c6:	f000 fa4b 	bl	8000d60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008ca:	bf00      	nop
 80008cc:	bd80      	pop	{r7, pc}
	...

080008d0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80008d0:	b580      	push	{r7, lr}
 80008d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80008d4:	4802      	ldr	r0, [pc, #8]	; (80008e0 <TIM2_IRQHandler+0x10>)
 80008d6:	f001 fa75 	bl	8001dc4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80008da:	bf00      	nop
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	200000e4 	.word	0x200000e4

080008e4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80008e8:	4802      	ldr	r0, [pc, #8]	; (80008f4 <USART1_IRQHandler+0x10>)
 80008ea:	f001 fe8b 	bl	8002604 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80008ee:	bf00      	nop
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	2000009c 	.word	0x2000009c

080008f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b086      	sub	sp, #24
 80008fc:	af00      	add	r7, sp, #0
 80008fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000900:	4a14      	ldr	r2, [pc, #80]	; (8000954 <_sbrk+0x5c>)
 8000902:	4b15      	ldr	r3, [pc, #84]	; (8000958 <_sbrk+0x60>)
 8000904:	1ad3      	subs	r3, r2, r3
 8000906:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000908:	697b      	ldr	r3, [r7, #20]
 800090a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800090c:	4b13      	ldr	r3, [pc, #76]	; (800095c <_sbrk+0x64>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d102      	bne.n	800091a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000914:	4b11      	ldr	r3, [pc, #68]	; (800095c <_sbrk+0x64>)
 8000916:	4a12      	ldr	r2, [pc, #72]	; (8000960 <_sbrk+0x68>)
 8000918:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800091a:	4b10      	ldr	r3, [pc, #64]	; (800095c <_sbrk+0x64>)
 800091c:	681a      	ldr	r2, [r3, #0]
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	4413      	add	r3, r2
 8000922:	693a      	ldr	r2, [r7, #16]
 8000924:	429a      	cmp	r2, r3
 8000926:	d207      	bcs.n	8000938 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000928:	f002 fbbc 	bl	80030a4 <__errno>
 800092c:	4603      	mov	r3, r0
 800092e:	220c      	movs	r2, #12
 8000930:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000932:	f04f 33ff 	mov.w	r3, #4294967295
 8000936:	e009      	b.n	800094c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000938:	4b08      	ldr	r3, [pc, #32]	; (800095c <_sbrk+0x64>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800093e:	4b07      	ldr	r3, [pc, #28]	; (800095c <_sbrk+0x64>)
 8000940:	681a      	ldr	r2, [r3, #0]
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	4413      	add	r3, r2
 8000946:	4a05      	ldr	r2, [pc, #20]	; (800095c <_sbrk+0x64>)
 8000948:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800094a:	68fb      	ldr	r3, [r7, #12]
}
 800094c:	4618      	mov	r0, r3
 800094e:	3718      	adds	r7, #24
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	20002800 	.word	0x20002800
 8000958:	00000400 	.word	0x00000400
 800095c:	2000008c 	.word	0x2000008c
 8000960:	20000468 	.word	0x20000468

08000964 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000964:	b480      	push	{r7}
 8000966:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000968:	bf00      	nop
 800096a:	46bd      	mov	sp, r7
 800096c:	bc80      	pop	{r7}
 800096e:	4770      	bx	lr

08000970 <task0>:

int counter = 0;
void Counter(){
	counter++;
}
void task0(void) {
 8000970:	b580      	push	{r7, lr}
 8000972:	b08a      	sub	sp, #40	; 0x28
 8000974:	af00      	add	r7, sp, #0
	const unsigned char arr[20] = "Task 0: ";
 8000976:	4a1a      	ldr	r2, [pc, #104]	; (80009e0 <task0+0x70>)
 8000978:	f107 0314 	add.w	r3, r7, #20
 800097c:	ca07      	ldmia	r2, {r0, r1, r2}
 800097e:	c303      	stmia	r3!, {r0, r1}
 8000980:	701a      	strb	r2, [r3, #0]
 8000982:	f107 031d 	add.w	r3, r7, #29
 8000986:	2200      	movs	r2, #0
 8000988:	601a      	str	r2, [r3, #0]
 800098a:	605a      	str	r2, [r3, #4]
 800098c:	f8c3 2007 	str.w	r2, [r3, #7]
	HAL_UART_Transmit(&huart1, arr, sizeof(arr), 1000);
 8000990:	f107 0114 	add.w	r1, r7, #20
 8000994:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000998:	2214      	movs	r2, #20
 800099a:	4812      	ldr	r0, [pc, #72]	; (80009e4 <task0+0x74>)
 800099c:	f001 fdae 	bl	80024fc <HAL_UART_Transmit>
	char temp[20];
	sprintf(temp, "%dms\r\n", counter*10);
 80009a0:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <task0+0x78>)
 80009a2:	681a      	ldr	r2, [r3, #0]
 80009a4:	4613      	mov	r3, r2
 80009a6:	009b      	lsls	r3, r3, #2
 80009a8:	4413      	add	r3, r2
 80009aa:	005b      	lsls	r3, r3, #1
 80009ac:	461a      	mov	r2, r3
 80009ae:	463b      	mov	r3, r7
 80009b0:	490e      	ldr	r1, [pc, #56]	; (80009ec <task0+0x7c>)
 80009b2:	4618      	mov	r0, r3
 80009b4:	f002 fba8 	bl	8003108 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)temp, strlen(temp), 1000);
 80009b8:	463b      	mov	r3, r7
 80009ba:	4618      	mov	r0, r3
 80009bc:	f7ff fbc6 	bl	800014c <strlen>
 80009c0:	4603      	mov	r3, r0
 80009c2:	b29a      	uxth	r2, r3
 80009c4:	4639      	mov	r1, r7
 80009c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80009ca:	4806      	ldr	r0, [pc, #24]	; (80009e4 <task0+0x74>)
 80009cc:	f001 fd96 	bl	80024fc <HAL_UART_Transmit>
	HAL_GPIO_TogglePin(Task0_GPIO_Port, Task0_Pin);
 80009d0:	2104      	movs	r1, #4
 80009d2:	4807      	ldr	r0, [pc, #28]	; (80009f0 <task0+0x80>)
 80009d4:	f000 fd32 	bl	800143c <HAL_GPIO_TogglePin>
}
 80009d8:	bf00      	nop
 80009da:	3728      	adds	r7, #40	; 0x28
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	0800399c 	.word	0x0800399c
 80009e4:	2000009c 	.word	0x2000009c
 80009e8:	20000090 	.word	0x20000090
 80009ec:	08003994 	.word	0x08003994
 80009f0:	40010800 	.word	0x40010800

080009f4 <task1>:
void task1(void) {
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b08a      	sub	sp, #40	; 0x28
 80009f8:	af00      	add	r7, sp, #0
	const unsigned char arr[20] = "Task 1: ";
 80009fa:	4a1a      	ldr	r2, [pc, #104]	; (8000a64 <task1+0x70>)
 80009fc:	f107 0314 	add.w	r3, r7, #20
 8000a00:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a02:	c303      	stmia	r3!, {r0, r1}
 8000a04:	701a      	strb	r2, [r3, #0]
 8000a06:	f107 031d 	add.w	r3, r7, #29
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]
 8000a10:	f8c3 2007 	str.w	r2, [r3, #7]
		HAL_UART_Transmit(&huart1, arr, sizeof(arr), 1000);
 8000a14:	f107 0114 	add.w	r1, r7, #20
 8000a18:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a1c:	2214      	movs	r2, #20
 8000a1e:	4812      	ldr	r0, [pc, #72]	; (8000a68 <task1+0x74>)
 8000a20:	f001 fd6c 	bl	80024fc <HAL_UART_Transmit>
		char temp[20];
		sprintf(temp, "%dms\r\n", counter*10);
 8000a24:	4b11      	ldr	r3, [pc, #68]	; (8000a6c <task1+0x78>)
 8000a26:	681a      	ldr	r2, [r3, #0]
 8000a28:	4613      	mov	r3, r2
 8000a2a:	009b      	lsls	r3, r3, #2
 8000a2c:	4413      	add	r3, r2
 8000a2e:	005b      	lsls	r3, r3, #1
 8000a30:	461a      	mov	r2, r3
 8000a32:	463b      	mov	r3, r7
 8000a34:	490e      	ldr	r1, [pc, #56]	; (8000a70 <task1+0x7c>)
 8000a36:	4618      	mov	r0, r3
 8000a38:	f002 fb66 	bl	8003108 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)temp, strlen(temp), 1000);
 8000a3c:	463b      	mov	r3, r7
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f7ff fb84 	bl	800014c <strlen>
 8000a44:	4603      	mov	r3, r0
 8000a46:	b29a      	uxth	r2, r3
 8000a48:	4639      	mov	r1, r7
 8000a4a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000a4e:	4806      	ldr	r0, [pc, #24]	; (8000a68 <task1+0x74>)
 8000a50:	f001 fd54 	bl	80024fc <HAL_UART_Transmit>
		HAL_GPIO_TogglePin(Task1_GPIO_Port, Task2_Pin);
 8000a54:	2110      	movs	r1, #16
 8000a56:	4807      	ldr	r0, [pc, #28]	; (8000a74 <task1+0x80>)
 8000a58:	f000 fcf0 	bl	800143c <HAL_GPIO_TogglePin>
}
 8000a5c:	bf00      	nop
 8000a5e:	3728      	adds	r7, #40	; 0x28
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	080039b0 	.word	0x080039b0
 8000a68:	2000009c 	.word	0x2000009c
 8000a6c:	20000090 	.word	0x20000090
 8000a70:	08003994 	.word	0x08003994
 8000a74:	40010800 	.word	0x40010800

08000a78 <task2>:
void task2(void) {
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08a      	sub	sp, #40	; 0x28
 8000a7c:	af00      	add	r7, sp, #0
	const unsigned char arr[20] = "Task 2: ";
 8000a7e:	4a1a      	ldr	r2, [pc, #104]	; (8000ae8 <task2+0x70>)
 8000a80:	f107 0314 	add.w	r3, r7, #20
 8000a84:	ca07      	ldmia	r2, {r0, r1, r2}
 8000a86:	c303      	stmia	r3!, {r0, r1}
 8000a88:	701a      	strb	r2, [r3, #0]
 8000a8a:	f107 031d 	add.w	r3, r7, #29
 8000a8e:	2200      	movs	r2, #0
 8000a90:	601a      	str	r2, [r3, #0]
 8000a92:	605a      	str	r2, [r3, #4]
 8000a94:	f8c3 2007 	str.w	r2, [r3, #7]
		HAL_UART_Transmit(&huart1, arr, sizeof(arr), 1000);
 8000a98:	f107 0114 	add.w	r1, r7, #20
 8000a9c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000aa0:	2214      	movs	r2, #20
 8000aa2:	4812      	ldr	r0, [pc, #72]	; (8000aec <task2+0x74>)
 8000aa4:	f001 fd2a 	bl	80024fc <HAL_UART_Transmit>
		char temp[20];
		sprintf(temp, "%dms\r\n", counter*10);
 8000aa8:	4b11      	ldr	r3, [pc, #68]	; (8000af0 <task2+0x78>)
 8000aaa:	681a      	ldr	r2, [r3, #0]
 8000aac:	4613      	mov	r3, r2
 8000aae:	009b      	lsls	r3, r3, #2
 8000ab0:	4413      	add	r3, r2
 8000ab2:	005b      	lsls	r3, r3, #1
 8000ab4:	461a      	mov	r2, r3
 8000ab6:	463b      	mov	r3, r7
 8000ab8:	490e      	ldr	r1, [pc, #56]	; (8000af4 <task2+0x7c>)
 8000aba:	4618      	mov	r0, r3
 8000abc:	f002 fb24 	bl	8003108 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)temp, strlen(temp), 1000);
 8000ac0:	463b      	mov	r3, r7
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f7ff fb42 	bl	800014c <strlen>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	b29a      	uxth	r2, r3
 8000acc:	4639      	mov	r1, r7
 8000ace:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ad2:	4806      	ldr	r0, [pc, #24]	; (8000aec <task2+0x74>)
 8000ad4:	f001 fd12 	bl	80024fc <HAL_UART_Transmit>
		HAL_GPIO_TogglePin(Task2_GPIO_Port, Task2_Pin);
 8000ad8:	2110      	movs	r1, #16
 8000ada:	4807      	ldr	r0, [pc, #28]	; (8000af8 <task2+0x80>)
 8000adc:	f000 fcae 	bl	800143c <HAL_GPIO_TogglePin>
}
 8000ae0:	bf00      	nop
 8000ae2:	3728      	adds	r7, #40	; 0x28
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	080039c4 	.word	0x080039c4
 8000aec:	2000009c 	.word	0x2000009c
 8000af0:	20000090 	.word	0x20000090
 8000af4:	08003994 	.word	0x08003994
 8000af8:	40010800 	.word	0x40010800

08000afc <task3>:
void task3(void) {
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b08a      	sub	sp, #40	; 0x28
 8000b00:	af00      	add	r7, sp, #0
	const unsigned char arr[20] = "Task 3: ";
 8000b02:	4a1a      	ldr	r2, [pc, #104]	; (8000b6c <task3+0x70>)
 8000b04:	f107 0314 	add.w	r3, r7, #20
 8000b08:	ca07      	ldmia	r2, {r0, r1, r2}
 8000b0a:	c303      	stmia	r3!, {r0, r1}
 8000b0c:	701a      	strb	r2, [r3, #0]
 8000b0e:	f107 031d 	add.w	r3, r7, #29
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	605a      	str	r2, [r3, #4]
 8000b18:	f8c3 2007 	str.w	r2, [r3, #7]
		HAL_UART_Transmit(&huart1, arr, sizeof(arr), 1000);
 8000b1c:	f107 0114 	add.w	r1, r7, #20
 8000b20:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b24:	2214      	movs	r2, #20
 8000b26:	4812      	ldr	r0, [pc, #72]	; (8000b70 <task3+0x74>)
 8000b28:	f001 fce8 	bl	80024fc <HAL_UART_Transmit>
		char temp[20];
		sprintf(temp, "%dms\r\n", counter*10);
 8000b2c:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <task3+0x78>)
 8000b2e:	681a      	ldr	r2, [r3, #0]
 8000b30:	4613      	mov	r3, r2
 8000b32:	009b      	lsls	r3, r3, #2
 8000b34:	4413      	add	r3, r2
 8000b36:	005b      	lsls	r3, r3, #1
 8000b38:	461a      	mov	r2, r3
 8000b3a:	463b      	mov	r3, r7
 8000b3c:	490e      	ldr	r1, [pc, #56]	; (8000b78 <task3+0x7c>)
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f002 fae2 	bl	8003108 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)temp, strlen(temp), 1000);
 8000b44:	463b      	mov	r3, r7
 8000b46:	4618      	mov	r0, r3
 8000b48:	f7ff fb00 	bl	800014c <strlen>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	b29a      	uxth	r2, r3
 8000b50:	4639      	mov	r1, r7
 8000b52:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b56:	4806      	ldr	r0, [pc, #24]	; (8000b70 <task3+0x74>)
 8000b58:	f001 fcd0 	bl	80024fc <HAL_UART_Transmit>
		HAL_GPIO_TogglePin(Task3_GPIO_Port, Task3_Pin);
 8000b5c:	2120      	movs	r1, #32
 8000b5e:	4807      	ldr	r0, [pc, #28]	; (8000b7c <task3+0x80>)
 8000b60:	f000 fc6c 	bl	800143c <HAL_GPIO_TogglePin>
}
 8000b64:	bf00      	nop
 8000b66:	3728      	adds	r7, #40	; 0x28
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	080039d8 	.word	0x080039d8
 8000b70:	2000009c 	.word	0x2000009c
 8000b74:	20000090 	.word	0x20000090
 8000b78:	08003994 	.word	0x08003994
 8000b7c:	40010800 	.word	0x40010800

08000b80 <task4>:
void task4(void) {
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b08a      	sub	sp, #40	; 0x28
 8000b84:	af00      	add	r7, sp, #0
	const unsigned char arr[20] = "Task 4: ";
 8000b86:	4a1a      	ldr	r2, [pc, #104]	; (8000bf0 <task4+0x70>)
 8000b88:	f107 0314 	add.w	r3, r7, #20
 8000b8c:	ca07      	ldmia	r2, {r0, r1, r2}
 8000b8e:	c303      	stmia	r3!, {r0, r1}
 8000b90:	701a      	strb	r2, [r3, #0]
 8000b92:	f107 031d 	add.w	r3, r7, #29
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
 8000b9a:	605a      	str	r2, [r3, #4]
 8000b9c:	f8c3 2007 	str.w	r2, [r3, #7]
		HAL_UART_Transmit(&huart1, arr, sizeof(arr), 1000);
 8000ba0:	f107 0114 	add.w	r1, r7, #20
 8000ba4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ba8:	2214      	movs	r2, #20
 8000baa:	4812      	ldr	r0, [pc, #72]	; (8000bf4 <task4+0x74>)
 8000bac:	f001 fca6 	bl	80024fc <HAL_UART_Transmit>
		char temp[20];
		sprintf(temp, "%dms\r\n", counter*10);
 8000bb0:	4b11      	ldr	r3, [pc, #68]	; (8000bf8 <task4+0x78>)
 8000bb2:	681a      	ldr	r2, [r3, #0]
 8000bb4:	4613      	mov	r3, r2
 8000bb6:	009b      	lsls	r3, r3, #2
 8000bb8:	4413      	add	r3, r2
 8000bba:	005b      	lsls	r3, r3, #1
 8000bbc:	461a      	mov	r2, r3
 8000bbe:	463b      	mov	r3, r7
 8000bc0:	490e      	ldr	r1, [pc, #56]	; (8000bfc <task4+0x7c>)
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f002 faa0 	bl	8003108 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)temp, strlen(temp), 1000);
 8000bc8:	463b      	mov	r3, r7
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f7ff fabe 	bl	800014c <strlen>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	b29a      	uxth	r2, r3
 8000bd4:	4639      	mov	r1, r7
 8000bd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bda:	4806      	ldr	r0, [pc, #24]	; (8000bf4 <task4+0x74>)
 8000bdc:	f001 fc8e 	bl	80024fc <HAL_UART_Transmit>
		HAL_GPIO_TogglePin(Task4_GPIO_Port, Task4_Pin);
 8000be0:	2140      	movs	r1, #64	; 0x40
 8000be2:	4807      	ldr	r0, [pc, #28]	; (8000c00 <task4+0x80>)
 8000be4:	f000 fc2a 	bl	800143c <HAL_GPIO_TogglePin>
}
 8000be8:	bf00      	nop
 8000bea:	3728      	adds	r7, #40	; 0x28
 8000bec:	46bd      	mov	sp, r7
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	080039ec 	.word	0x080039ec
 8000bf4:	2000009c 	.word	0x2000009c
 8000bf8:	20000090 	.word	0x20000090
 8000bfc:	08003994 	.word	0x08003994
 8000c00:	40010800 	.word	0x40010800

08000c04 <task5>:
void task5(void) {
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08a      	sub	sp, #40	; 0x28
 8000c08:	af00      	add	r7, sp, #0
	const unsigned char arr[20] = "Task 5: ";
 8000c0a:	4a1a      	ldr	r2, [pc, #104]	; (8000c74 <task5+0x70>)
 8000c0c:	f107 0314 	add.w	r3, r7, #20
 8000c10:	ca07      	ldmia	r2, {r0, r1, r2}
 8000c12:	c303      	stmia	r3!, {r0, r1}
 8000c14:	701a      	strb	r2, [r3, #0]
 8000c16:	f107 031d 	add.w	r3, r7, #29
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	601a      	str	r2, [r3, #0]
 8000c1e:	605a      	str	r2, [r3, #4]
 8000c20:	f8c3 2007 	str.w	r2, [r3, #7]
		HAL_UART_Transmit(&huart1, arr, sizeof(arr), 1000);
 8000c24:	f107 0114 	add.w	r1, r7, #20
 8000c28:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c2c:	2214      	movs	r2, #20
 8000c2e:	4812      	ldr	r0, [pc, #72]	; (8000c78 <task5+0x74>)
 8000c30:	f001 fc64 	bl	80024fc <HAL_UART_Transmit>
		char temp[20];
		sprintf(temp, "%dms\r\n", counter*10);
 8000c34:	4b11      	ldr	r3, [pc, #68]	; (8000c7c <task5+0x78>)
 8000c36:	681a      	ldr	r2, [r3, #0]
 8000c38:	4613      	mov	r3, r2
 8000c3a:	009b      	lsls	r3, r3, #2
 8000c3c:	4413      	add	r3, r2
 8000c3e:	005b      	lsls	r3, r3, #1
 8000c40:	461a      	mov	r2, r3
 8000c42:	463b      	mov	r3, r7
 8000c44:	490e      	ldr	r1, [pc, #56]	; (8000c80 <task5+0x7c>)
 8000c46:	4618      	mov	r0, r3
 8000c48:	f002 fa5e 	bl	8003108 <siprintf>
		HAL_UART_Transmit(&huart1, (uint8_t*)temp, strlen(temp), 1000);
 8000c4c:	463b      	mov	r3, r7
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff fa7c 	bl	800014c <strlen>
 8000c54:	4603      	mov	r3, r0
 8000c56:	b29a      	uxth	r2, r3
 8000c58:	4639      	mov	r1, r7
 8000c5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c5e:	4806      	ldr	r0, [pc, #24]	; (8000c78 <task5+0x74>)
 8000c60:	f001 fc4c 	bl	80024fc <HAL_UART_Transmit>
		HAL_GPIO_TogglePin(Task5_GPIO_Port, Task5_Pin);
 8000c64:	2180      	movs	r1, #128	; 0x80
 8000c66:	4807      	ldr	r0, [pc, #28]	; (8000c84 <task5+0x80>)
 8000c68:	f000 fbe8 	bl	800143c <HAL_GPIO_TogglePin>
}
 8000c6c:	bf00      	nop
 8000c6e:	3728      	adds	r7, #40	; 0x28
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}
 8000c74:	08003a00 	.word	0x08003a00
 8000c78:	2000009c 	.word	0x2000009c
 8000c7c:	20000090 	.word	0x20000090
 8000c80:	08003994 	.word	0x08003994
 8000c84:	40010800 	.word	0x40010800

08000c88 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000c88:	f7ff fe6c 	bl	8000964 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c8c:	480b      	ldr	r0, [pc, #44]	; (8000cbc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000c8e:	490c      	ldr	r1, [pc, #48]	; (8000cc0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000c90:	4a0c      	ldr	r2, [pc, #48]	; (8000cc4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000c92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c94:	e002      	b.n	8000c9c <LoopCopyDataInit>

08000c96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c9a:	3304      	adds	r3, #4

08000c9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ca0:	d3f9      	bcc.n	8000c96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ca2:	4a09      	ldr	r2, [pc, #36]	; (8000cc8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000ca4:	4c09      	ldr	r4, [pc, #36]	; (8000ccc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000ca6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ca8:	e001      	b.n	8000cae <LoopFillZerobss>

08000caa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000caa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cac:	3204      	adds	r2, #4

08000cae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cb0:	d3fb      	bcc.n	8000caa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cb2:	f002 f9fd 	bl	80030b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000cb6:	f7ff fa51 	bl	800015c <main>
  bx lr
 8000cba:	4770      	bx	lr
  ldr r0, =_sdata
 8000cbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000cc0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000cc4:	08003a7c 	.word	0x08003a7c
  ldr r2, =_sbss
 8000cc8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000ccc:	20000464 	.word	0x20000464

08000cd0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000cd0:	e7fe      	b.n	8000cd0 <ADC1_2_IRQHandler>
	...

08000cd4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000cd8:	4b08      	ldr	r3, [pc, #32]	; (8000cfc <HAL_Init+0x28>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a07      	ldr	r2, [pc, #28]	; (8000cfc <HAL_Init+0x28>)
 8000cde:	f043 0310 	orr.w	r3, r3, #16
 8000ce2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ce4:	2003      	movs	r0, #3
 8000ce6:	f000 f923 	bl	8000f30 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000cea:	200f      	movs	r0, #15
 8000cec:	f000 f808 	bl	8000d00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000cf0:	f7ff fd1c 	bl	800072c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000cf4:	2300      	movs	r3, #0
}
 8000cf6:	4618      	mov	r0, r3
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	40022000 	.word	0x40022000

08000d00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d08:	4b12      	ldr	r3, [pc, #72]	; (8000d54 <HAL_InitTick+0x54>)
 8000d0a:	681a      	ldr	r2, [r3, #0]
 8000d0c:	4b12      	ldr	r3, [pc, #72]	; (8000d58 <HAL_InitTick+0x58>)
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	4619      	mov	r1, r3
 8000d12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d16:	fbb3 f3f1 	udiv	r3, r3, r1
 8000d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d1e:	4618      	mov	r0, r3
 8000d20:	f000 f93b 	bl	8000f9a <HAL_SYSTICK_Config>
 8000d24:	4603      	mov	r3, r0
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d001      	beq.n	8000d2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e00e      	b.n	8000d4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	2b0f      	cmp	r3, #15
 8000d32:	d80a      	bhi.n	8000d4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d34:	2200      	movs	r2, #0
 8000d36:	6879      	ldr	r1, [r7, #4]
 8000d38:	f04f 30ff 	mov.w	r0, #4294967295
 8000d3c:	f000 f903 	bl	8000f46 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000d40:	4a06      	ldr	r2, [pc, #24]	; (8000d5c <HAL_InitTick+0x5c>)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000d46:	2300      	movs	r3, #0
 8000d48:	e000      	b.n	8000d4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3708      	adds	r7, #8
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	20000000 	.word	0x20000000
 8000d58:	20000008 	.word	0x20000008
 8000d5c:	20000004 	.word	0x20000004

08000d60 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d64:	4b05      	ldr	r3, [pc, #20]	; (8000d7c <HAL_IncTick+0x1c>)
 8000d66:	781b      	ldrb	r3, [r3, #0]
 8000d68:	461a      	mov	r2, r3
 8000d6a:	4b05      	ldr	r3, [pc, #20]	; (8000d80 <HAL_IncTick+0x20>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4413      	add	r3, r2
 8000d70:	4a03      	ldr	r2, [pc, #12]	; (8000d80 <HAL_IncTick+0x20>)
 8000d72:	6013      	str	r3, [r2, #0]
}
 8000d74:	bf00      	nop
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bc80      	pop	{r7}
 8000d7a:	4770      	bx	lr
 8000d7c:	20000008 	.word	0x20000008
 8000d80:	20000450 	.word	0x20000450

08000d84 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  return uwTick;
 8000d88:	4b02      	ldr	r3, [pc, #8]	; (8000d94 <HAL_GetTick+0x10>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
}
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bc80      	pop	{r7}
 8000d92:	4770      	bx	lr
 8000d94:	20000450 	.word	0x20000450

08000d98 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	b085      	sub	sp, #20
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	f003 0307 	and.w	r3, r3, #7
 8000da6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000da8:	4b0c      	ldr	r3, [pc, #48]	; (8000ddc <__NVIC_SetPriorityGrouping+0x44>)
 8000daa:	68db      	ldr	r3, [r3, #12]
 8000dac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000dae:	68ba      	ldr	r2, [r7, #8]
 8000db0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000db4:	4013      	ands	r3, r2
 8000db6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000dbc:	68bb      	ldr	r3, [r7, #8]
 8000dbe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dc0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dc4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dc8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000dca:	4a04      	ldr	r2, [pc, #16]	; (8000ddc <__NVIC_SetPriorityGrouping+0x44>)
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	60d3      	str	r3, [r2, #12]
}
 8000dd0:	bf00      	nop
 8000dd2:	3714      	adds	r7, #20
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bc80      	pop	{r7}
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	e000ed00 	.word	0xe000ed00

08000de0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000de4:	4b04      	ldr	r3, [pc, #16]	; (8000df8 <__NVIC_GetPriorityGrouping+0x18>)
 8000de6:	68db      	ldr	r3, [r3, #12]
 8000de8:	0a1b      	lsrs	r3, r3, #8
 8000dea:	f003 0307 	and.w	r3, r3, #7
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bc80      	pop	{r7}
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	e000ed00 	.word	0xe000ed00

08000dfc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	b083      	sub	sp, #12
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	4603      	mov	r3, r0
 8000e04:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	db0b      	blt.n	8000e26 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e0e:	79fb      	ldrb	r3, [r7, #7]
 8000e10:	f003 021f 	and.w	r2, r3, #31
 8000e14:	4906      	ldr	r1, [pc, #24]	; (8000e30 <__NVIC_EnableIRQ+0x34>)
 8000e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e1a:	095b      	lsrs	r3, r3, #5
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	fa00 f202 	lsl.w	r2, r0, r2
 8000e22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e26:	bf00      	nop
 8000e28:	370c      	adds	r7, #12
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bc80      	pop	{r7}
 8000e2e:	4770      	bx	lr
 8000e30:	e000e100 	.word	0xe000e100

08000e34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	6039      	str	r1, [r7, #0]
 8000e3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	db0a      	blt.n	8000e5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	b2da      	uxtb	r2, r3
 8000e4c:	490c      	ldr	r1, [pc, #48]	; (8000e80 <__NVIC_SetPriority+0x4c>)
 8000e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e52:	0112      	lsls	r2, r2, #4
 8000e54:	b2d2      	uxtb	r2, r2
 8000e56:	440b      	add	r3, r1
 8000e58:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e5c:	e00a      	b.n	8000e74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	b2da      	uxtb	r2, r3
 8000e62:	4908      	ldr	r1, [pc, #32]	; (8000e84 <__NVIC_SetPriority+0x50>)
 8000e64:	79fb      	ldrb	r3, [r7, #7]
 8000e66:	f003 030f 	and.w	r3, r3, #15
 8000e6a:	3b04      	subs	r3, #4
 8000e6c:	0112      	lsls	r2, r2, #4
 8000e6e:	b2d2      	uxtb	r2, r2
 8000e70:	440b      	add	r3, r1
 8000e72:	761a      	strb	r2, [r3, #24]
}
 8000e74:	bf00      	nop
 8000e76:	370c      	adds	r7, #12
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bc80      	pop	{r7}
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	e000e100 	.word	0xe000e100
 8000e84:	e000ed00 	.word	0xe000ed00

08000e88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e88:	b480      	push	{r7}
 8000e8a:	b089      	sub	sp, #36	; 0x24
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	60f8      	str	r0, [r7, #12]
 8000e90:	60b9      	str	r1, [r7, #8]
 8000e92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e94:	68fb      	ldr	r3, [r7, #12]
 8000e96:	f003 0307 	and.w	r3, r3, #7
 8000e9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e9c:	69fb      	ldr	r3, [r7, #28]
 8000e9e:	f1c3 0307 	rsb	r3, r3, #7
 8000ea2:	2b04      	cmp	r3, #4
 8000ea4:	bf28      	it	cs
 8000ea6:	2304      	movcs	r3, #4
 8000ea8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000eaa:	69fb      	ldr	r3, [r7, #28]
 8000eac:	3304      	adds	r3, #4
 8000eae:	2b06      	cmp	r3, #6
 8000eb0:	d902      	bls.n	8000eb8 <NVIC_EncodePriority+0x30>
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	3b03      	subs	r3, #3
 8000eb6:	e000      	b.n	8000eba <NVIC_EncodePriority+0x32>
 8000eb8:	2300      	movs	r3, #0
 8000eba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ebc:	f04f 32ff 	mov.w	r2, #4294967295
 8000ec0:	69bb      	ldr	r3, [r7, #24]
 8000ec2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ec6:	43da      	mvns	r2, r3
 8000ec8:	68bb      	ldr	r3, [r7, #8]
 8000eca:	401a      	ands	r2, r3
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ed0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eda:	43d9      	mvns	r1, r3
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	4313      	orrs	r3, r2
         );
}
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	3724      	adds	r7, #36	; 0x24
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bc80      	pop	{r7}
 8000eea:	4770      	bx	lr

08000eec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	3b01      	subs	r3, #1
 8000ef8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000efc:	d301      	bcc.n	8000f02 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000efe:	2301      	movs	r3, #1
 8000f00:	e00f      	b.n	8000f22 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f02:	4a0a      	ldr	r2, [pc, #40]	; (8000f2c <SysTick_Config+0x40>)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	3b01      	subs	r3, #1
 8000f08:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f0a:	210f      	movs	r1, #15
 8000f0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f10:	f7ff ff90 	bl	8000e34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f14:	4b05      	ldr	r3, [pc, #20]	; (8000f2c <SysTick_Config+0x40>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f1a:	4b04      	ldr	r3, [pc, #16]	; (8000f2c <SysTick_Config+0x40>)
 8000f1c:	2207      	movs	r2, #7
 8000f1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f20:	2300      	movs	r3, #0
}
 8000f22:	4618      	mov	r0, r3
 8000f24:	3708      	adds	r7, #8
 8000f26:	46bd      	mov	sp, r7
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	e000e010 	.word	0xe000e010

08000f30 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f38:	6878      	ldr	r0, [r7, #4]
 8000f3a:	f7ff ff2d 	bl	8000d98 <__NVIC_SetPriorityGrouping>
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}

08000f46 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f46:	b580      	push	{r7, lr}
 8000f48:	b086      	sub	sp, #24
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	60b9      	str	r1, [r7, #8]
 8000f50:	607a      	str	r2, [r7, #4]
 8000f52:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f54:	2300      	movs	r3, #0
 8000f56:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f58:	f7ff ff42 	bl	8000de0 <__NVIC_GetPriorityGrouping>
 8000f5c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f5e:	687a      	ldr	r2, [r7, #4]
 8000f60:	68b9      	ldr	r1, [r7, #8]
 8000f62:	6978      	ldr	r0, [r7, #20]
 8000f64:	f7ff ff90 	bl	8000e88 <NVIC_EncodePriority>
 8000f68:	4602      	mov	r2, r0
 8000f6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f6e:	4611      	mov	r1, r2
 8000f70:	4618      	mov	r0, r3
 8000f72:	f7ff ff5f 	bl	8000e34 <__NVIC_SetPriority>
}
 8000f76:	bf00      	nop
 8000f78:	3718      	adds	r7, #24
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	bd80      	pop	{r7, pc}

08000f7e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f7e:	b580      	push	{r7, lr}
 8000f80:	b082      	sub	sp, #8
 8000f82:	af00      	add	r7, sp, #0
 8000f84:	4603      	mov	r3, r0
 8000f86:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	f7ff ff35 	bl	8000dfc <__NVIC_EnableIRQ>
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}

08000f9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	b082      	sub	sp, #8
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fa2:	6878      	ldr	r0, [r7, #4]
 8000fa4:	f7ff ffa2 	bl	8000eec <SysTick_Config>
 8000fa8:	4603      	mov	r3, r0
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3708      	adds	r7, #8
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}

08000fb2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000fb2:	b480      	push	{r7}
 8000fb4:	b085      	sub	sp, #20
 8000fb6:	af00      	add	r7, sp, #0
 8000fb8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000fc4:	b2db      	uxtb	r3, r3
 8000fc6:	2b02      	cmp	r3, #2
 8000fc8:	d008      	beq.n	8000fdc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2204      	movs	r2, #4
 8000fce:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	e020      	b.n	800101e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f022 020e 	bic.w	r2, r2, #14
 8000fea:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f022 0201 	bic.w	r2, r2, #1
 8000ffa:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001004:	2101      	movs	r1, #1
 8001006:	fa01 f202 	lsl.w	r2, r1, r2
 800100a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2201      	movs	r2, #1
 8001010:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	2200      	movs	r2, #0
 8001018:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800101c:	7bfb      	ldrb	r3, [r7, #15]
}
 800101e:	4618      	mov	r0, r3
 8001020:	3714      	adds	r7, #20
 8001022:	46bd      	mov	sp, r7
 8001024:	bc80      	pop	{r7}
 8001026:	4770      	bx	lr

08001028 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001030:	2300      	movs	r3, #0
 8001032:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800103a:	b2db      	uxtb	r3, r3
 800103c:	2b02      	cmp	r3, #2
 800103e:	d005      	beq.n	800104c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	2204      	movs	r2, #4
 8001044:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	73fb      	strb	r3, [r7, #15]
 800104a:	e051      	b.n	80010f0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f022 020e 	bic.w	r2, r2, #14
 800105a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	f022 0201 	bic.w	r2, r2, #1
 800106a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	4a22      	ldr	r2, [pc, #136]	; (80010fc <HAL_DMA_Abort_IT+0xd4>)
 8001072:	4293      	cmp	r3, r2
 8001074:	d029      	beq.n	80010ca <HAL_DMA_Abort_IT+0xa2>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a21      	ldr	r2, [pc, #132]	; (8001100 <HAL_DMA_Abort_IT+0xd8>)
 800107c:	4293      	cmp	r3, r2
 800107e:	d022      	beq.n	80010c6 <HAL_DMA_Abort_IT+0x9e>
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a1f      	ldr	r2, [pc, #124]	; (8001104 <HAL_DMA_Abort_IT+0xdc>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d01a      	beq.n	80010c0 <HAL_DMA_Abort_IT+0x98>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	4a1e      	ldr	r2, [pc, #120]	; (8001108 <HAL_DMA_Abort_IT+0xe0>)
 8001090:	4293      	cmp	r3, r2
 8001092:	d012      	beq.n	80010ba <HAL_DMA_Abort_IT+0x92>
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a1c      	ldr	r2, [pc, #112]	; (800110c <HAL_DMA_Abort_IT+0xe4>)
 800109a:	4293      	cmp	r3, r2
 800109c:	d00a      	beq.n	80010b4 <HAL_DMA_Abort_IT+0x8c>
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	4a1b      	ldr	r2, [pc, #108]	; (8001110 <HAL_DMA_Abort_IT+0xe8>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d102      	bne.n	80010ae <HAL_DMA_Abort_IT+0x86>
 80010a8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80010ac:	e00e      	b.n	80010cc <HAL_DMA_Abort_IT+0xa4>
 80010ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80010b2:	e00b      	b.n	80010cc <HAL_DMA_Abort_IT+0xa4>
 80010b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010b8:	e008      	b.n	80010cc <HAL_DMA_Abort_IT+0xa4>
 80010ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010be:	e005      	b.n	80010cc <HAL_DMA_Abort_IT+0xa4>
 80010c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80010c4:	e002      	b.n	80010cc <HAL_DMA_Abort_IT+0xa4>
 80010c6:	2310      	movs	r3, #16
 80010c8:	e000      	b.n	80010cc <HAL_DMA_Abort_IT+0xa4>
 80010ca:	2301      	movs	r3, #1
 80010cc:	4a11      	ldr	r2, [pc, #68]	; (8001114 <HAL_DMA_Abort_IT+0xec>)
 80010ce:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	2201      	movs	r2, #1
 80010d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2200      	movs	r2, #0
 80010dc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d003      	beq.n	80010f0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	4798      	blx	r3
    } 
  }
  return status;
 80010f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010f2:	4618      	mov	r0, r3
 80010f4:	3710      	adds	r7, #16
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	bf00      	nop
 80010fc:	40020008 	.word	0x40020008
 8001100:	4002001c 	.word	0x4002001c
 8001104:	40020030 	.word	0x40020030
 8001108:	40020044 	.word	0x40020044
 800110c:	40020058 	.word	0x40020058
 8001110:	4002006c 	.word	0x4002006c
 8001114:	40020000 	.word	0x40020000

08001118 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001118:	b480      	push	{r7}
 800111a:	b08b      	sub	sp, #44	; 0x2c
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001122:	2300      	movs	r3, #0
 8001124:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001126:	2300      	movs	r3, #0
 8001128:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800112a:	e148      	b.n	80013be <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800112c:	2201      	movs	r2, #1
 800112e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	69fa      	ldr	r2, [r7, #28]
 800113c:	4013      	ands	r3, r2
 800113e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	429a      	cmp	r2, r3
 8001146:	f040 8137 	bne.w	80013b8 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	4aa3      	ldr	r2, [pc, #652]	; (80013dc <HAL_GPIO_Init+0x2c4>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d05e      	beq.n	8001212 <HAL_GPIO_Init+0xfa>
 8001154:	4aa1      	ldr	r2, [pc, #644]	; (80013dc <HAL_GPIO_Init+0x2c4>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d875      	bhi.n	8001246 <HAL_GPIO_Init+0x12e>
 800115a:	4aa1      	ldr	r2, [pc, #644]	; (80013e0 <HAL_GPIO_Init+0x2c8>)
 800115c:	4293      	cmp	r3, r2
 800115e:	d058      	beq.n	8001212 <HAL_GPIO_Init+0xfa>
 8001160:	4a9f      	ldr	r2, [pc, #636]	; (80013e0 <HAL_GPIO_Init+0x2c8>)
 8001162:	4293      	cmp	r3, r2
 8001164:	d86f      	bhi.n	8001246 <HAL_GPIO_Init+0x12e>
 8001166:	4a9f      	ldr	r2, [pc, #636]	; (80013e4 <HAL_GPIO_Init+0x2cc>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d052      	beq.n	8001212 <HAL_GPIO_Init+0xfa>
 800116c:	4a9d      	ldr	r2, [pc, #628]	; (80013e4 <HAL_GPIO_Init+0x2cc>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d869      	bhi.n	8001246 <HAL_GPIO_Init+0x12e>
 8001172:	4a9d      	ldr	r2, [pc, #628]	; (80013e8 <HAL_GPIO_Init+0x2d0>)
 8001174:	4293      	cmp	r3, r2
 8001176:	d04c      	beq.n	8001212 <HAL_GPIO_Init+0xfa>
 8001178:	4a9b      	ldr	r2, [pc, #620]	; (80013e8 <HAL_GPIO_Init+0x2d0>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d863      	bhi.n	8001246 <HAL_GPIO_Init+0x12e>
 800117e:	4a9b      	ldr	r2, [pc, #620]	; (80013ec <HAL_GPIO_Init+0x2d4>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d046      	beq.n	8001212 <HAL_GPIO_Init+0xfa>
 8001184:	4a99      	ldr	r2, [pc, #612]	; (80013ec <HAL_GPIO_Init+0x2d4>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d85d      	bhi.n	8001246 <HAL_GPIO_Init+0x12e>
 800118a:	2b12      	cmp	r3, #18
 800118c:	d82a      	bhi.n	80011e4 <HAL_GPIO_Init+0xcc>
 800118e:	2b12      	cmp	r3, #18
 8001190:	d859      	bhi.n	8001246 <HAL_GPIO_Init+0x12e>
 8001192:	a201      	add	r2, pc, #4	; (adr r2, 8001198 <HAL_GPIO_Init+0x80>)
 8001194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001198:	08001213 	.word	0x08001213
 800119c:	080011ed 	.word	0x080011ed
 80011a0:	080011ff 	.word	0x080011ff
 80011a4:	08001241 	.word	0x08001241
 80011a8:	08001247 	.word	0x08001247
 80011ac:	08001247 	.word	0x08001247
 80011b0:	08001247 	.word	0x08001247
 80011b4:	08001247 	.word	0x08001247
 80011b8:	08001247 	.word	0x08001247
 80011bc:	08001247 	.word	0x08001247
 80011c0:	08001247 	.word	0x08001247
 80011c4:	08001247 	.word	0x08001247
 80011c8:	08001247 	.word	0x08001247
 80011cc:	08001247 	.word	0x08001247
 80011d0:	08001247 	.word	0x08001247
 80011d4:	08001247 	.word	0x08001247
 80011d8:	08001247 	.word	0x08001247
 80011dc:	080011f5 	.word	0x080011f5
 80011e0:	08001209 	.word	0x08001209
 80011e4:	4a82      	ldr	r2, [pc, #520]	; (80013f0 <HAL_GPIO_Init+0x2d8>)
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d013      	beq.n	8001212 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80011ea:	e02c      	b.n	8001246 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	68db      	ldr	r3, [r3, #12]
 80011f0:	623b      	str	r3, [r7, #32]
          break;
 80011f2:	e029      	b.n	8001248 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	3304      	adds	r3, #4
 80011fa:	623b      	str	r3, [r7, #32]
          break;
 80011fc:	e024      	b.n	8001248 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	68db      	ldr	r3, [r3, #12]
 8001202:	3308      	adds	r3, #8
 8001204:	623b      	str	r3, [r7, #32]
          break;
 8001206:	e01f      	b.n	8001248 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	330c      	adds	r3, #12
 800120e:	623b      	str	r3, [r7, #32]
          break;
 8001210:	e01a      	b.n	8001248 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	689b      	ldr	r3, [r3, #8]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d102      	bne.n	8001220 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800121a:	2304      	movs	r3, #4
 800121c:	623b      	str	r3, [r7, #32]
          break;
 800121e:	e013      	b.n	8001248 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	689b      	ldr	r3, [r3, #8]
 8001224:	2b01      	cmp	r3, #1
 8001226:	d105      	bne.n	8001234 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001228:	2308      	movs	r3, #8
 800122a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	69fa      	ldr	r2, [r7, #28]
 8001230:	611a      	str	r2, [r3, #16]
          break;
 8001232:	e009      	b.n	8001248 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001234:	2308      	movs	r3, #8
 8001236:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	69fa      	ldr	r2, [r7, #28]
 800123c:	615a      	str	r2, [r3, #20]
          break;
 800123e:	e003      	b.n	8001248 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001240:	2300      	movs	r3, #0
 8001242:	623b      	str	r3, [r7, #32]
          break;
 8001244:	e000      	b.n	8001248 <HAL_GPIO_Init+0x130>
          break;
 8001246:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001248:	69bb      	ldr	r3, [r7, #24]
 800124a:	2bff      	cmp	r3, #255	; 0xff
 800124c:	d801      	bhi.n	8001252 <HAL_GPIO_Init+0x13a>
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	e001      	b.n	8001256 <HAL_GPIO_Init+0x13e>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	3304      	adds	r3, #4
 8001256:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	2bff      	cmp	r3, #255	; 0xff
 800125c:	d802      	bhi.n	8001264 <HAL_GPIO_Init+0x14c>
 800125e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	e002      	b.n	800126a <HAL_GPIO_Init+0x152>
 8001264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001266:	3b08      	subs	r3, #8
 8001268:	009b      	lsls	r3, r3, #2
 800126a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	210f      	movs	r1, #15
 8001272:	693b      	ldr	r3, [r7, #16]
 8001274:	fa01 f303 	lsl.w	r3, r1, r3
 8001278:	43db      	mvns	r3, r3
 800127a:	401a      	ands	r2, r3
 800127c:	6a39      	ldr	r1, [r7, #32]
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	fa01 f303 	lsl.w	r3, r1, r3
 8001284:	431a      	orrs	r2, r3
 8001286:	697b      	ldr	r3, [r7, #20]
 8001288:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001292:	2b00      	cmp	r3, #0
 8001294:	f000 8090 	beq.w	80013b8 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001298:	4b56      	ldr	r3, [pc, #344]	; (80013f4 <HAL_GPIO_Init+0x2dc>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	4a55      	ldr	r2, [pc, #340]	; (80013f4 <HAL_GPIO_Init+0x2dc>)
 800129e:	f043 0301 	orr.w	r3, r3, #1
 80012a2:	6193      	str	r3, [r2, #24]
 80012a4:	4b53      	ldr	r3, [pc, #332]	; (80013f4 <HAL_GPIO_Init+0x2dc>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	f003 0301 	and.w	r3, r3, #1
 80012ac:	60bb      	str	r3, [r7, #8]
 80012ae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80012b0:	4a51      	ldr	r2, [pc, #324]	; (80013f8 <HAL_GPIO_Init+0x2e0>)
 80012b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012b4:	089b      	lsrs	r3, r3, #2
 80012b6:	3302      	adds	r3, #2
 80012b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012bc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80012be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c0:	f003 0303 	and.w	r3, r3, #3
 80012c4:	009b      	lsls	r3, r3, #2
 80012c6:	220f      	movs	r2, #15
 80012c8:	fa02 f303 	lsl.w	r3, r2, r3
 80012cc:	43db      	mvns	r3, r3
 80012ce:	68fa      	ldr	r2, [r7, #12]
 80012d0:	4013      	ands	r3, r2
 80012d2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4a49      	ldr	r2, [pc, #292]	; (80013fc <HAL_GPIO_Init+0x2e4>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d00d      	beq.n	80012f8 <HAL_GPIO_Init+0x1e0>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	4a48      	ldr	r2, [pc, #288]	; (8001400 <HAL_GPIO_Init+0x2e8>)
 80012e0:	4293      	cmp	r3, r2
 80012e2:	d007      	beq.n	80012f4 <HAL_GPIO_Init+0x1dc>
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	4a47      	ldr	r2, [pc, #284]	; (8001404 <HAL_GPIO_Init+0x2ec>)
 80012e8:	4293      	cmp	r3, r2
 80012ea:	d101      	bne.n	80012f0 <HAL_GPIO_Init+0x1d8>
 80012ec:	2302      	movs	r3, #2
 80012ee:	e004      	b.n	80012fa <HAL_GPIO_Init+0x1e2>
 80012f0:	2303      	movs	r3, #3
 80012f2:	e002      	b.n	80012fa <HAL_GPIO_Init+0x1e2>
 80012f4:	2301      	movs	r3, #1
 80012f6:	e000      	b.n	80012fa <HAL_GPIO_Init+0x1e2>
 80012f8:	2300      	movs	r3, #0
 80012fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012fc:	f002 0203 	and.w	r2, r2, #3
 8001300:	0092      	lsls	r2, r2, #2
 8001302:	4093      	lsls	r3, r2
 8001304:	68fa      	ldr	r2, [r7, #12]
 8001306:	4313      	orrs	r3, r2
 8001308:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800130a:	493b      	ldr	r1, [pc, #236]	; (80013f8 <HAL_GPIO_Init+0x2e0>)
 800130c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800130e:	089b      	lsrs	r3, r3, #2
 8001310:	3302      	adds	r3, #2
 8001312:	68fa      	ldr	r2, [r7, #12]
 8001314:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d006      	beq.n	8001332 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001324:	4b38      	ldr	r3, [pc, #224]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 8001326:	689a      	ldr	r2, [r3, #8]
 8001328:	4937      	ldr	r1, [pc, #220]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 800132a:	69bb      	ldr	r3, [r7, #24]
 800132c:	4313      	orrs	r3, r2
 800132e:	608b      	str	r3, [r1, #8]
 8001330:	e006      	b.n	8001340 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001332:	4b35      	ldr	r3, [pc, #212]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 8001334:	689a      	ldr	r2, [r3, #8]
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	43db      	mvns	r3, r3
 800133a:	4933      	ldr	r1, [pc, #204]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 800133c:	4013      	ands	r3, r2
 800133e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001348:	2b00      	cmp	r3, #0
 800134a:	d006      	beq.n	800135a <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800134c:	4b2e      	ldr	r3, [pc, #184]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 800134e:	68da      	ldr	r2, [r3, #12]
 8001350:	492d      	ldr	r1, [pc, #180]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	4313      	orrs	r3, r2
 8001356:	60cb      	str	r3, [r1, #12]
 8001358:	e006      	b.n	8001368 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800135a:	4b2b      	ldr	r3, [pc, #172]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 800135c:	68da      	ldr	r2, [r3, #12]
 800135e:	69bb      	ldr	r3, [r7, #24]
 8001360:	43db      	mvns	r3, r3
 8001362:	4929      	ldr	r1, [pc, #164]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 8001364:	4013      	ands	r3, r2
 8001366:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	685b      	ldr	r3, [r3, #4]
 800136c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001370:	2b00      	cmp	r3, #0
 8001372:	d006      	beq.n	8001382 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001374:	4b24      	ldr	r3, [pc, #144]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 8001376:	685a      	ldr	r2, [r3, #4]
 8001378:	4923      	ldr	r1, [pc, #140]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 800137a:	69bb      	ldr	r3, [r7, #24]
 800137c:	4313      	orrs	r3, r2
 800137e:	604b      	str	r3, [r1, #4]
 8001380:	e006      	b.n	8001390 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001382:	4b21      	ldr	r3, [pc, #132]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 8001384:	685a      	ldr	r2, [r3, #4]
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	43db      	mvns	r3, r3
 800138a:	491f      	ldr	r1, [pc, #124]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 800138c:	4013      	ands	r3, r2
 800138e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001398:	2b00      	cmp	r3, #0
 800139a:	d006      	beq.n	80013aa <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800139c:	4b1a      	ldr	r3, [pc, #104]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 800139e:	681a      	ldr	r2, [r3, #0]
 80013a0:	4919      	ldr	r1, [pc, #100]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 80013a2:	69bb      	ldr	r3, [r7, #24]
 80013a4:	4313      	orrs	r3, r2
 80013a6:	600b      	str	r3, [r1, #0]
 80013a8:	e006      	b.n	80013b8 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80013aa:	4b17      	ldr	r3, [pc, #92]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	69bb      	ldr	r3, [r7, #24]
 80013b0:	43db      	mvns	r3, r3
 80013b2:	4915      	ldr	r1, [pc, #84]	; (8001408 <HAL_GPIO_Init+0x2f0>)
 80013b4:	4013      	ands	r3, r2
 80013b6:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80013b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013ba:	3301      	adds	r3, #1
 80013bc:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c4:	fa22 f303 	lsr.w	r3, r2, r3
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	f47f aeaf 	bne.w	800112c <HAL_GPIO_Init+0x14>
  }
}
 80013ce:	bf00      	nop
 80013d0:	bf00      	nop
 80013d2:	372c      	adds	r7, #44	; 0x2c
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bc80      	pop	{r7}
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	10320000 	.word	0x10320000
 80013e0:	10310000 	.word	0x10310000
 80013e4:	10220000 	.word	0x10220000
 80013e8:	10210000 	.word	0x10210000
 80013ec:	10120000 	.word	0x10120000
 80013f0:	10110000 	.word	0x10110000
 80013f4:	40021000 	.word	0x40021000
 80013f8:	40010000 	.word	0x40010000
 80013fc:	40010800 	.word	0x40010800
 8001400:	40010c00 	.word	0x40010c00
 8001404:	40011000 	.word	0x40011000
 8001408:	40010400 	.word	0x40010400

0800140c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	460b      	mov	r3, r1
 8001416:	807b      	strh	r3, [r7, #2]
 8001418:	4613      	mov	r3, r2
 800141a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800141c:	787b      	ldrb	r3, [r7, #1]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d003      	beq.n	800142a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001422:	887a      	ldrh	r2, [r7, #2]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001428:	e003      	b.n	8001432 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800142a:	887b      	ldrh	r3, [r7, #2]
 800142c:	041a      	lsls	r2, r3, #16
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	611a      	str	r2, [r3, #16]
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr

0800143c <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	460b      	mov	r3, r1
 8001446:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	68db      	ldr	r3, [r3, #12]
 800144c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800144e:	887a      	ldrh	r2, [r7, #2]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	4013      	ands	r3, r2
 8001454:	041a      	lsls	r2, r3, #16
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	43d9      	mvns	r1, r3
 800145a:	887b      	ldrh	r3, [r7, #2]
 800145c:	400b      	ands	r3, r1
 800145e:	431a      	orrs	r2, r3
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	611a      	str	r2, [r3, #16]
}
 8001464:	bf00      	nop
 8001466:	3714      	adds	r7, #20
 8001468:	46bd      	mov	sp, r7
 800146a:	bc80      	pop	{r7}
 800146c:	4770      	bx	lr
	...

08001470 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d101      	bne.n	8001482 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800147e:	2301      	movs	r3, #1
 8001480:	e26c      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f003 0301 	and.w	r3, r3, #1
 800148a:	2b00      	cmp	r3, #0
 800148c:	f000 8087 	beq.w	800159e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001490:	4b92      	ldr	r3, [pc, #584]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	f003 030c 	and.w	r3, r3, #12
 8001498:	2b04      	cmp	r3, #4
 800149a:	d00c      	beq.n	80014b6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800149c:	4b8f      	ldr	r3, [pc, #572]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	f003 030c 	and.w	r3, r3, #12
 80014a4:	2b08      	cmp	r3, #8
 80014a6:	d112      	bne.n	80014ce <HAL_RCC_OscConfig+0x5e>
 80014a8:	4b8c      	ldr	r3, [pc, #560]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014b4:	d10b      	bne.n	80014ce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014b6:	4b89      	ldr	r3, [pc, #548]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d06c      	beq.n	800159c <HAL_RCC_OscConfig+0x12c>
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d168      	bne.n	800159c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	e246      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	685b      	ldr	r3, [r3, #4]
 80014d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014d6:	d106      	bne.n	80014e6 <HAL_RCC_OscConfig+0x76>
 80014d8:	4b80      	ldr	r3, [pc, #512]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a7f      	ldr	r2, [pc, #508]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 80014de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014e2:	6013      	str	r3, [r2, #0]
 80014e4:	e02e      	b.n	8001544 <HAL_RCC_OscConfig+0xd4>
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d10c      	bne.n	8001508 <HAL_RCC_OscConfig+0x98>
 80014ee:	4b7b      	ldr	r3, [pc, #492]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a7a      	ldr	r2, [pc, #488]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 80014f4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80014f8:	6013      	str	r3, [r2, #0]
 80014fa:	4b78      	ldr	r3, [pc, #480]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a77      	ldr	r2, [pc, #476]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 8001500:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001504:	6013      	str	r3, [r2, #0]
 8001506:	e01d      	b.n	8001544 <HAL_RCC_OscConfig+0xd4>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001510:	d10c      	bne.n	800152c <HAL_RCC_OscConfig+0xbc>
 8001512:	4b72      	ldr	r3, [pc, #456]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a71      	ldr	r2, [pc, #452]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 8001518:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800151c:	6013      	str	r3, [r2, #0]
 800151e:	4b6f      	ldr	r3, [pc, #444]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a6e      	ldr	r2, [pc, #440]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 8001524:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001528:	6013      	str	r3, [r2, #0]
 800152a:	e00b      	b.n	8001544 <HAL_RCC_OscConfig+0xd4>
 800152c:	4b6b      	ldr	r3, [pc, #428]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a6a      	ldr	r2, [pc, #424]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 8001532:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001536:	6013      	str	r3, [r2, #0]
 8001538:	4b68      	ldr	r3, [pc, #416]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a67      	ldr	r2, [pc, #412]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 800153e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001542:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	685b      	ldr	r3, [r3, #4]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d013      	beq.n	8001574 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800154c:	f7ff fc1a 	bl	8000d84 <HAL_GetTick>
 8001550:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001552:	e008      	b.n	8001566 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001554:	f7ff fc16 	bl	8000d84 <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b64      	cmp	r3, #100	; 0x64
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e1fa      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001566:	4b5d      	ldr	r3, [pc, #372]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800156e:	2b00      	cmp	r3, #0
 8001570:	d0f0      	beq.n	8001554 <HAL_RCC_OscConfig+0xe4>
 8001572:	e014      	b.n	800159e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001574:	f7ff fc06 	bl	8000d84 <HAL_GetTick>
 8001578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800157a:	e008      	b.n	800158e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800157c:	f7ff fc02 	bl	8000d84 <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	693b      	ldr	r3, [r7, #16]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	2b64      	cmp	r3, #100	; 0x64
 8001588:	d901      	bls.n	800158e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e1e6      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800158e:	4b53      	ldr	r3, [pc, #332]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001596:	2b00      	cmp	r3, #0
 8001598:	d1f0      	bne.n	800157c <HAL_RCC_OscConfig+0x10c>
 800159a:	e000      	b.n	800159e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800159c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f003 0302 	and.w	r3, r3, #2
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d063      	beq.n	8001672 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80015aa:	4b4c      	ldr	r3, [pc, #304]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	f003 030c 	and.w	r3, r3, #12
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d00b      	beq.n	80015ce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80015b6:	4b49      	ldr	r3, [pc, #292]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f003 030c 	and.w	r3, r3, #12
 80015be:	2b08      	cmp	r3, #8
 80015c0:	d11c      	bne.n	80015fc <HAL_RCC_OscConfig+0x18c>
 80015c2:	4b46      	ldr	r3, [pc, #280]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 80015c4:	685b      	ldr	r3, [r3, #4]
 80015c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d116      	bne.n	80015fc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ce:	4b43      	ldr	r3, [pc, #268]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d005      	beq.n	80015e6 <HAL_RCC_OscConfig+0x176>
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	691b      	ldr	r3, [r3, #16]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d001      	beq.n	80015e6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e1ba      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015e6:	4b3d      	ldr	r3, [pc, #244]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	695b      	ldr	r3, [r3, #20]
 80015f2:	00db      	lsls	r3, r3, #3
 80015f4:	4939      	ldr	r1, [pc, #228]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 80015f6:	4313      	orrs	r3, r2
 80015f8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015fa:	e03a      	b.n	8001672 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	691b      	ldr	r3, [r3, #16]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d020      	beq.n	8001646 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001604:	4b36      	ldr	r3, [pc, #216]	; (80016e0 <HAL_RCC_OscConfig+0x270>)
 8001606:	2201      	movs	r2, #1
 8001608:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800160a:	f7ff fbbb 	bl	8000d84 <HAL_GetTick>
 800160e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001610:	e008      	b.n	8001624 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001612:	f7ff fbb7 	bl	8000d84 <HAL_GetTick>
 8001616:	4602      	mov	r2, r0
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	1ad3      	subs	r3, r2, r3
 800161c:	2b02      	cmp	r3, #2
 800161e:	d901      	bls.n	8001624 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001620:	2303      	movs	r3, #3
 8001622:	e19b      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001624:	4b2d      	ldr	r3, [pc, #180]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f003 0302 	and.w	r3, r3, #2
 800162c:	2b00      	cmp	r3, #0
 800162e:	d0f0      	beq.n	8001612 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001630:	4b2a      	ldr	r3, [pc, #168]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	695b      	ldr	r3, [r3, #20]
 800163c:	00db      	lsls	r3, r3, #3
 800163e:	4927      	ldr	r1, [pc, #156]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 8001640:	4313      	orrs	r3, r2
 8001642:	600b      	str	r3, [r1, #0]
 8001644:	e015      	b.n	8001672 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001646:	4b26      	ldr	r3, [pc, #152]	; (80016e0 <HAL_RCC_OscConfig+0x270>)
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164c:	f7ff fb9a 	bl	8000d84 <HAL_GetTick>
 8001650:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001652:	e008      	b.n	8001666 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001654:	f7ff fb96 	bl	8000d84 <HAL_GetTick>
 8001658:	4602      	mov	r2, r0
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	2b02      	cmp	r3, #2
 8001660:	d901      	bls.n	8001666 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001662:	2303      	movs	r3, #3
 8001664:	e17a      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001666:	4b1d      	ldr	r3, [pc, #116]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0302 	and.w	r3, r3, #2
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1f0      	bne.n	8001654 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 0308 	and.w	r3, r3, #8
 800167a:	2b00      	cmp	r3, #0
 800167c:	d03a      	beq.n	80016f4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	699b      	ldr	r3, [r3, #24]
 8001682:	2b00      	cmp	r3, #0
 8001684:	d019      	beq.n	80016ba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001686:	4b17      	ldr	r3, [pc, #92]	; (80016e4 <HAL_RCC_OscConfig+0x274>)
 8001688:	2201      	movs	r2, #1
 800168a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800168c:	f7ff fb7a 	bl	8000d84 <HAL_GetTick>
 8001690:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001692:	e008      	b.n	80016a6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001694:	f7ff fb76 	bl	8000d84 <HAL_GetTick>
 8001698:	4602      	mov	r2, r0
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	2b02      	cmp	r3, #2
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e15a      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016a6:	4b0d      	ldr	r3, [pc, #52]	; (80016dc <HAL_RCC_OscConfig+0x26c>)
 80016a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016aa:	f003 0302 	and.w	r3, r3, #2
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d0f0      	beq.n	8001694 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80016b2:	2001      	movs	r0, #1
 80016b4:	f000 facc 	bl	8001c50 <RCC_Delay>
 80016b8:	e01c      	b.n	80016f4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016ba:	4b0a      	ldr	r3, [pc, #40]	; (80016e4 <HAL_RCC_OscConfig+0x274>)
 80016bc:	2200      	movs	r2, #0
 80016be:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016c0:	f7ff fb60 	bl	8000d84 <HAL_GetTick>
 80016c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016c6:	e00f      	b.n	80016e8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016c8:	f7ff fb5c 	bl	8000d84 <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	2b02      	cmp	r3, #2
 80016d4:	d908      	bls.n	80016e8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80016d6:	2303      	movs	r3, #3
 80016d8:	e140      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
 80016da:	bf00      	nop
 80016dc:	40021000 	.word	0x40021000
 80016e0:	42420000 	.word	0x42420000
 80016e4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016e8:	4b9e      	ldr	r3, [pc, #632]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 80016ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ec:	f003 0302 	and.w	r3, r3, #2
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d1e9      	bne.n	80016c8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 0304 	and.w	r3, r3, #4
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	f000 80a6 	beq.w	800184e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001702:	2300      	movs	r3, #0
 8001704:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001706:	4b97      	ldr	r3, [pc, #604]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 8001708:	69db      	ldr	r3, [r3, #28]
 800170a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d10d      	bne.n	800172e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001712:	4b94      	ldr	r3, [pc, #592]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 8001714:	69db      	ldr	r3, [r3, #28]
 8001716:	4a93      	ldr	r2, [pc, #588]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 8001718:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800171c:	61d3      	str	r3, [r2, #28]
 800171e:	4b91      	ldr	r3, [pc, #580]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 8001720:	69db      	ldr	r3, [r3, #28]
 8001722:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001726:	60bb      	str	r3, [r7, #8]
 8001728:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800172a:	2301      	movs	r3, #1
 800172c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800172e:	4b8e      	ldr	r3, [pc, #568]	; (8001968 <HAL_RCC_OscConfig+0x4f8>)
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001736:	2b00      	cmp	r3, #0
 8001738:	d118      	bne.n	800176c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800173a:	4b8b      	ldr	r3, [pc, #556]	; (8001968 <HAL_RCC_OscConfig+0x4f8>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4a8a      	ldr	r2, [pc, #552]	; (8001968 <HAL_RCC_OscConfig+0x4f8>)
 8001740:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001744:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001746:	f7ff fb1d 	bl	8000d84 <HAL_GetTick>
 800174a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800174c:	e008      	b.n	8001760 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800174e:	f7ff fb19 	bl	8000d84 <HAL_GetTick>
 8001752:	4602      	mov	r2, r0
 8001754:	693b      	ldr	r3, [r7, #16]
 8001756:	1ad3      	subs	r3, r2, r3
 8001758:	2b64      	cmp	r3, #100	; 0x64
 800175a:	d901      	bls.n	8001760 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e0fd      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001760:	4b81      	ldr	r3, [pc, #516]	; (8001968 <HAL_RCC_OscConfig+0x4f8>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001768:	2b00      	cmp	r3, #0
 800176a:	d0f0      	beq.n	800174e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	68db      	ldr	r3, [r3, #12]
 8001770:	2b01      	cmp	r3, #1
 8001772:	d106      	bne.n	8001782 <HAL_RCC_OscConfig+0x312>
 8001774:	4b7b      	ldr	r3, [pc, #492]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 8001776:	6a1b      	ldr	r3, [r3, #32]
 8001778:	4a7a      	ldr	r2, [pc, #488]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 800177a:	f043 0301 	orr.w	r3, r3, #1
 800177e:	6213      	str	r3, [r2, #32]
 8001780:	e02d      	b.n	80017de <HAL_RCC_OscConfig+0x36e>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	68db      	ldr	r3, [r3, #12]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d10c      	bne.n	80017a4 <HAL_RCC_OscConfig+0x334>
 800178a:	4b76      	ldr	r3, [pc, #472]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 800178c:	6a1b      	ldr	r3, [r3, #32]
 800178e:	4a75      	ldr	r2, [pc, #468]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 8001790:	f023 0301 	bic.w	r3, r3, #1
 8001794:	6213      	str	r3, [r2, #32]
 8001796:	4b73      	ldr	r3, [pc, #460]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 8001798:	6a1b      	ldr	r3, [r3, #32]
 800179a:	4a72      	ldr	r2, [pc, #456]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 800179c:	f023 0304 	bic.w	r3, r3, #4
 80017a0:	6213      	str	r3, [r2, #32]
 80017a2:	e01c      	b.n	80017de <HAL_RCC_OscConfig+0x36e>
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	2b05      	cmp	r3, #5
 80017aa:	d10c      	bne.n	80017c6 <HAL_RCC_OscConfig+0x356>
 80017ac:	4b6d      	ldr	r3, [pc, #436]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 80017ae:	6a1b      	ldr	r3, [r3, #32]
 80017b0:	4a6c      	ldr	r2, [pc, #432]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 80017b2:	f043 0304 	orr.w	r3, r3, #4
 80017b6:	6213      	str	r3, [r2, #32]
 80017b8:	4b6a      	ldr	r3, [pc, #424]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 80017ba:	6a1b      	ldr	r3, [r3, #32]
 80017bc:	4a69      	ldr	r2, [pc, #420]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 80017be:	f043 0301 	orr.w	r3, r3, #1
 80017c2:	6213      	str	r3, [r2, #32]
 80017c4:	e00b      	b.n	80017de <HAL_RCC_OscConfig+0x36e>
 80017c6:	4b67      	ldr	r3, [pc, #412]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 80017c8:	6a1b      	ldr	r3, [r3, #32]
 80017ca:	4a66      	ldr	r2, [pc, #408]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 80017cc:	f023 0301 	bic.w	r3, r3, #1
 80017d0:	6213      	str	r3, [r2, #32]
 80017d2:	4b64      	ldr	r3, [pc, #400]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 80017d4:	6a1b      	ldr	r3, [r3, #32]
 80017d6:	4a63      	ldr	r2, [pc, #396]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 80017d8:	f023 0304 	bic.w	r3, r3, #4
 80017dc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	68db      	ldr	r3, [r3, #12]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d015      	beq.n	8001812 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017e6:	f7ff facd 	bl	8000d84 <HAL_GetTick>
 80017ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017ec:	e00a      	b.n	8001804 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017ee:	f7ff fac9 	bl	8000d84 <HAL_GetTick>
 80017f2:	4602      	mov	r2, r0
 80017f4:	693b      	ldr	r3, [r7, #16]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80017fc:	4293      	cmp	r3, r2
 80017fe:	d901      	bls.n	8001804 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001800:	2303      	movs	r3, #3
 8001802:	e0ab      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001804:	4b57      	ldr	r3, [pc, #348]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 8001806:	6a1b      	ldr	r3, [r3, #32]
 8001808:	f003 0302 	and.w	r3, r3, #2
 800180c:	2b00      	cmp	r3, #0
 800180e:	d0ee      	beq.n	80017ee <HAL_RCC_OscConfig+0x37e>
 8001810:	e014      	b.n	800183c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001812:	f7ff fab7 	bl	8000d84 <HAL_GetTick>
 8001816:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001818:	e00a      	b.n	8001830 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800181a:	f7ff fab3 	bl	8000d84 <HAL_GetTick>
 800181e:	4602      	mov	r2, r0
 8001820:	693b      	ldr	r3, [r7, #16]
 8001822:	1ad3      	subs	r3, r2, r3
 8001824:	f241 3288 	movw	r2, #5000	; 0x1388
 8001828:	4293      	cmp	r3, r2
 800182a:	d901      	bls.n	8001830 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e095      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001830:	4b4c      	ldr	r3, [pc, #304]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 8001832:	6a1b      	ldr	r3, [r3, #32]
 8001834:	f003 0302 	and.w	r3, r3, #2
 8001838:	2b00      	cmp	r3, #0
 800183a:	d1ee      	bne.n	800181a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800183c:	7dfb      	ldrb	r3, [r7, #23]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d105      	bne.n	800184e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001842:	4b48      	ldr	r3, [pc, #288]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 8001844:	69db      	ldr	r3, [r3, #28]
 8001846:	4a47      	ldr	r2, [pc, #284]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 8001848:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800184c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	69db      	ldr	r3, [r3, #28]
 8001852:	2b00      	cmp	r3, #0
 8001854:	f000 8081 	beq.w	800195a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001858:	4b42      	ldr	r3, [pc, #264]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f003 030c 	and.w	r3, r3, #12
 8001860:	2b08      	cmp	r3, #8
 8001862:	d061      	beq.n	8001928 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	69db      	ldr	r3, [r3, #28]
 8001868:	2b02      	cmp	r3, #2
 800186a:	d146      	bne.n	80018fa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800186c:	4b3f      	ldr	r3, [pc, #252]	; (800196c <HAL_RCC_OscConfig+0x4fc>)
 800186e:	2200      	movs	r2, #0
 8001870:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001872:	f7ff fa87 	bl	8000d84 <HAL_GetTick>
 8001876:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001878:	e008      	b.n	800188c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800187a:	f7ff fa83 	bl	8000d84 <HAL_GetTick>
 800187e:	4602      	mov	r2, r0
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	1ad3      	subs	r3, r2, r3
 8001884:	2b02      	cmp	r3, #2
 8001886:	d901      	bls.n	800188c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001888:	2303      	movs	r3, #3
 800188a:	e067      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800188c:	4b35      	ldr	r3, [pc, #212]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001894:	2b00      	cmp	r3, #0
 8001896:	d1f0      	bne.n	800187a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6a1b      	ldr	r3, [r3, #32]
 800189c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018a0:	d108      	bne.n	80018b4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80018a2:	4b30      	ldr	r3, [pc, #192]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	492d      	ldr	r1, [pc, #180]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 80018b0:	4313      	orrs	r3, r2
 80018b2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80018b4:	4b2b      	ldr	r3, [pc, #172]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 80018b6:	685b      	ldr	r3, [r3, #4]
 80018b8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6a19      	ldr	r1, [r3, #32]
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c4:	430b      	orrs	r3, r1
 80018c6:	4927      	ldr	r1, [pc, #156]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 80018c8:	4313      	orrs	r3, r2
 80018ca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018cc:	4b27      	ldr	r3, [pc, #156]	; (800196c <HAL_RCC_OscConfig+0x4fc>)
 80018ce:	2201      	movs	r2, #1
 80018d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018d2:	f7ff fa57 	bl	8000d84 <HAL_GetTick>
 80018d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018d8:	e008      	b.n	80018ec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018da:	f7ff fa53 	bl	8000d84 <HAL_GetTick>
 80018de:	4602      	mov	r2, r0
 80018e0:	693b      	ldr	r3, [r7, #16]
 80018e2:	1ad3      	subs	r3, r2, r3
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d901      	bls.n	80018ec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80018e8:	2303      	movs	r3, #3
 80018ea:	e037      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80018ec:	4b1d      	ldr	r3, [pc, #116]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d0f0      	beq.n	80018da <HAL_RCC_OscConfig+0x46a>
 80018f8:	e02f      	b.n	800195a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018fa:	4b1c      	ldr	r3, [pc, #112]	; (800196c <HAL_RCC_OscConfig+0x4fc>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001900:	f7ff fa40 	bl	8000d84 <HAL_GetTick>
 8001904:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001908:	f7ff fa3c 	bl	8000d84 <HAL_GetTick>
 800190c:	4602      	mov	r2, r0
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b02      	cmp	r3, #2
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e020      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800191a:	4b12      	ldr	r3, [pc, #72]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d1f0      	bne.n	8001908 <HAL_RCC_OscConfig+0x498>
 8001926:	e018      	b.n	800195a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	69db      	ldr	r3, [r3, #28]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d101      	bne.n	8001934 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001930:	2301      	movs	r3, #1
 8001932:	e013      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001934:	4b0b      	ldr	r3, [pc, #44]	; (8001964 <HAL_RCC_OscConfig+0x4f4>)
 8001936:	685b      	ldr	r3, [r3, #4]
 8001938:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6a1b      	ldr	r3, [r3, #32]
 8001944:	429a      	cmp	r2, r3
 8001946:	d106      	bne.n	8001956 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001952:	429a      	cmp	r2, r3
 8001954:	d001      	beq.n	800195a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e000      	b.n	800195c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800195a:	2300      	movs	r3, #0
}
 800195c:	4618      	mov	r0, r3
 800195e:	3718      	adds	r7, #24
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}
 8001964:	40021000 	.word	0x40021000
 8001968:	40007000 	.word	0x40007000
 800196c:	42420060 	.word	0x42420060

08001970 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b084      	sub	sp, #16
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
 8001978:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d101      	bne.n	8001984 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001980:	2301      	movs	r3, #1
 8001982:	e0d0      	b.n	8001b26 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001984:	4b6a      	ldr	r3, [pc, #424]	; (8001b30 <HAL_RCC_ClockConfig+0x1c0>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0307 	and.w	r3, r3, #7
 800198c:	683a      	ldr	r2, [r7, #0]
 800198e:	429a      	cmp	r2, r3
 8001990:	d910      	bls.n	80019b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001992:	4b67      	ldr	r3, [pc, #412]	; (8001b30 <HAL_RCC_ClockConfig+0x1c0>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f023 0207 	bic.w	r2, r3, #7
 800199a:	4965      	ldr	r1, [pc, #404]	; (8001b30 <HAL_RCC_ClockConfig+0x1c0>)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	4313      	orrs	r3, r2
 80019a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019a2:	4b63      	ldr	r3, [pc, #396]	; (8001b30 <HAL_RCC_ClockConfig+0x1c0>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0307 	and.w	r3, r3, #7
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d001      	beq.n	80019b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e0b8      	b.n	8001b26 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0302 	and.w	r3, r3, #2
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d020      	beq.n	8001a02 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0304 	and.w	r3, r3, #4
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d005      	beq.n	80019d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019cc:	4b59      	ldr	r3, [pc, #356]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 80019ce:	685b      	ldr	r3, [r3, #4]
 80019d0:	4a58      	ldr	r2, [pc, #352]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 80019d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80019d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0308 	and.w	r3, r3, #8
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d005      	beq.n	80019f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019e4:	4b53      	ldr	r3, [pc, #332]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	4a52      	ldr	r2, [pc, #328]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 80019ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80019ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019f0:	4b50      	ldr	r3, [pc, #320]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	494d      	ldr	r1, [pc, #308]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 80019fe:	4313      	orrs	r3, r2
 8001a00:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0301 	and.w	r3, r3, #1
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d040      	beq.n	8001a90 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d107      	bne.n	8001a26 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a16:	4b47      	ldr	r3, [pc, #284]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d115      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e07f      	b.n	8001b26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d107      	bne.n	8001a3e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a2e:	4b41      	ldr	r3, [pc, #260]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d109      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e073      	b.n	8001b26 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a3e:	4b3d      	ldr	r3, [pc, #244]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0302 	and.w	r3, r3, #2
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d101      	bne.n	8001a4e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e06b      	b.n	8001b26 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a4e:	4b39      	ldr	r3, [pc, #228]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f023 0203 	bic.w	r2, r3, #3
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	4936      	ldr	r1, [pc, #216]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 8001a5c:	4313      	orrs	r3, r2
 8001a5e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a60:	f7ff f990 	bl	8000d84 <HAL_GetTick>
 8001a64:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a66:	e00a      	b.n	8001a7e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a68:	f7ff f98c 	bl	8000d84 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	68fb      	ldr	r3, [r7, #12]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a76:	4293      	cmp	r3, r2
 8001a78:	d901      	bls.n	8001a7e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	e053      	b.n	8001b26 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a7e:	4b2d      	ldr	r3, [pc, #180]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	f003 020c 	and.w	r2, r3, #12
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d1eb      	bne.n	8001a68 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a90:	4b27      	ldr	r3, [pc, #156]	; (8001b30 <HAL_RCC_ClockConfig+0x1c0>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f003 0307 	and.w	r3, r3, #7
 8001a98:	683a      	ldr	r2, [r7, #0]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	d210      	bcs.n	8001ac0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a9e:	4b24      	ldr	r3, [pc, #144]	; (8001b30 <HAL_RCC_ClockConfig+0x1c0>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f023 0207 	bic.w	r2, r3, #7
 8001aa6:	4922      	ldr	r1, [pc, #136]	; (8001b30 <HAL_RCC_ClockConfig+0x1c0>)
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aae:	4b20      	ldr	r3, [pc, #128]	; (8001b30 <HAL_RCC_ClockConfig+0x1c0>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0307 	and.w	r3, r3, #7
 8001ab6:	683a      	ldr	r2, [r7, #0]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d001      	beq.n	8001ac0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	e032      	b.n	8001b26 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0304 	and.w	r3, r3, #4
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d008      	beq.n	8001ade <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001acc:	4b19      	ldr	r3, [pc, #100]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 8001ace:	685b      	ldr	r3, [r3, #4]
 8001ad0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	4916      	ldr	r1, [pc, #88]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 8001ada:	4313      	orrs	r3, r2
 8001adc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0308 	and.w	r3, r3, #8
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d009      	beq.n	8001afe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001aea:	4b12      	ldr	r3, [pc, #72]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	00db      	lsls	r3, r3, #3
 8001af8:	490e      	ldr	r1, [pc, #56]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 8001afa:	4313      	orrs	r3, r2
 8001afc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001afe:	f000 f821 	bl	8001b44 <HAL_RCC_GetSysClockFreq>
 8001b02:	4602      	mov	r2, r0
 8001b04:	4b0b      	ldr	r3, [pc, #44]	; (8001b34 <HAL_RCC_ClockConfig+0x1c4>)
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	091b      	lsrs	r3, r3, #4
 8001b0a:	f003 030f 	and.w	r3, r3, #15
 8001b0e:	490a      	ldr	r1, [pc, #40]	; (8001b38 <HAL_RCC_ClockConfig+0x1c8>)
 8001b10:	5ccb      	ldrb	r3, [r1, r3]
 8001b12:	fa22 f303 	lsr.w	r3, r2, r3
 8001b16:	4a09      	ldr	r2, [pc, #36]	; (8001b3c <HAL_RCC_ClockConfig+0x1cc>)
 8001b18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001b1a:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <HAL_RCC_ClockConfig+0x1d0>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7ff f8ee 	bl	8000d00 <HAL_InitTick>

  return HAL_OK;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40022000 	.word	0x40022000
 8001b34:	40021000 	.word	0x40021000
 8001b38:	08003a14 	.word	0x08003a14
 8001b3c:	20000000 	.word	0x20000000
 8001b40:	20000004 	.word	0x20000004

08001b44 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	b087      	sub	sp, #28
 8001b48:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	2300      	movs	r3, #0
 8001b50:	60bb      	str	r3, [r7, #8]
 8001b52:	2300      	movs	r3, #0
 8001b54:	617b      	str	r3, [r7, #20]
 8001b56:	2300      	movs	r3, #0
 8001b58:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001b5e:	4b1e      	ldr	r3, [pc, #120]	; (8001bd8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f003 030c 	and.w	r3, r3, #12
 8001b6a:	2b04      	cmp	r3, #4
 8001b6c:	d002      	beq.n	8001b74 <HAL_RCC_GetSysClockFreq+0x30>
 8001b6e:	2b08      	cmp	r3, #8
 8001b70:	d003      	beq.n	8001b7a <HAL_RCC_GetSysClockFreq+0x36>
 8001b72:	e027      	b.n	8001bc4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001b74:	4b19      	ldr	r3, [pc, #100]	; (8001bdc <HAL_RCC_GetSysClockFreq+0x98>)
 8001b76:	613b      	str	r3, [r7, #16]
      break;
 8001b78:	e027      	b.n	8001bca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	0c9b      	lsrs	r3, r3, #18
 8001b7e:	f003 030f 	and.w	r3, r3, #15
 8001b82:	4a17      	ldr	r2, [pc, #92]	; (8001be0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001b84:	5cd3      	ldrb	r3, [r2, r3]
 8001b86:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d010      	beq.n	8001bb4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001b92:	4b11      	ldr	r3, [pc, #68]	; (8001bd8 <HAL_RCC_GetSysClockFreq+0x94>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	0c5b      	lsrs	r3, r3, #17
 8001b98:	f003 0301 	and.w	r3, r3, #1
 8001b9c:	4a11      	ldr	r2, [pc, #68]	; (8001be4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001b9e:	5cd3      	ldrb	r3, [r2, r3]
 8001ba0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a0d      	ldr	r2, [pc, #52]	; (8001bdc <HAL_RCC_GetSysClockFreq+0x98>)
 8001ba6:	fb02 f203 	mul.w	r2, r2, r3
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bb0:	617b      	str	r3, [r7, #20]
 8001bb2:	e004      	b.n	8001bbe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	4a0c      	ldr	r2, [pc, #48]	; (8001be8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001bb8:	fb02 f303 	mul.w	r3, r2, r3
 8001bbc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	613b      	str	r3, [r7, #16]
      break;
 8001bc2:	e002      	b.n	8001bca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001bc4:	4b05      	ldr	r3, [pc, #20]	; (8001bdc <HAL_RCC_GetSysClockFreq+0x98>)
 8001bc6:	613b      	str	r3, [r7, #16]
      break;
 8001bc8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bca:	693b      	ldr	r3, [r7, #16]
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	371c      	adds	r7, #28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bc80      	pop	{r7}
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	007a1200 	.word	0x007a1200
 8001be0:	08003a2c 	.word	0x08003a2c
 8001be4:	08003a3c 	.word	0x08003a3c
 8001be8:	003d0900 	.word	0x003d0900

08001bec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001bf0:	4b02      	ldr	r3, [pc, #8]	; (8001bfc <HAL_RCC_GetHCLKFreq+0x10>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr
 8001bfc:	20000000 	.word	0x20000000

08001c00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001c04:	f7ff fff2 	bl	8001bec <HAL_RCC_GetHCLKFreq>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	4b05      	ldr	r3, [pc, #20]	; (8001c20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	0a1b      	lsrs	r3, r3, #8
 8001c10:	f003 0307 	and.w	r3, r3, #7
 8001c14:	4903      	ldr	r1, [pc, #12]	; (8001c24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c16:	5ccb      	ldrb	r3, [r1, r3]
 8001c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	bd80      	pop	{r7, pc}
 8001c20:	40021000 	.word	0x40021000
 8001c24:	08003a24 	.word	0x08003a24

08001c28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001c2c:	f7ff ffde 	bl	8001bec <HAL_RCC_GetHCLKFreq>
 8001c30:	4602      	mov	r2, r0
 8001c32:	4b05      	ldr	r3, [pc, #20]	; (8001c48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	0adb      	lsrs	r3, r3, #11
 8001c38:	f003 0307 	and.w	r3, r3, #7
 8001c3c:	4903      	ldr	r1, [pc, #12]	; (8001c4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001c3e:	5ccb      	ldrb	r3, [r1, r3]
 8001c40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	bd80      	pop	{r7, pc}
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	08003a24 	.word	0x08003a24

08001c50 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001c50:	b480      	push	{r7}
 8001c52:	b085      	sub	sp, #20
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001c58:	4b0a      	ldr	r3, [pc, #40]	; (8001c84 <RCC_Delay+0x34>)
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a0a      	ldr	r2, [pc, #40]	; (8001c88 <RCC_Delay+0x38>)
 8001c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c62:	0a5b      	lsrs	r3, r3, #9
 8001c64:	687a      	ldr	r2, [r7, #4]
 8001c66:	fb02 f303 	mul.w	r3, r2, r3
 8001c6a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001c6c:	bf00      	nop
  }
  while (Delay --);
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	1e5a      	subs	r2, r3, #1
 8001c72:	60fa      	str	r2, [r7, #12]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d1f9      	bne.n	8001c6c <RCC_Delay+0x1c>
}
 8001c78:	bf00      	nop
 8001c7a:	bf00      	nop
 8001c7c:	3714      	adds	r7, #20
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr
 8001c84:	20000000 	.word	0x20000000
 8001c88:	10624dd3 	.word	0x10624dd3

08001c8c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d101      	bne.n	8001c9e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e041      	b.n	8001d22 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d106      	bne.n	8001cb8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2200      	movs	r2, #0
 8001cae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f7fe fd6c 	bl	8000790 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	2202      	movs	r2, #2
 8001cbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	3304      	adds	r3, #4
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4610      	mov	r0, r2
 8001ccc:	f000 fa6e 	bl	80021ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2201      	movs	r2, #1
 8001cfc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	2201      	movs	r2, #1
 8001d04:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	2201      	movs	r2, #1
 8001d14:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2201      	movs	r2, #1
 8001d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3708      	adds	r7, #8
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
	...

08001d2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d2c:	b480      	push	{r7}
 8001d2e:	b085      	sub	sp, #20
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d001      	beq.n	8001d44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d40:	2301      	movs	r3, #1
 8001d42:	e035      	b.n	8001db0 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2202      	movs	r2, #2
 8001d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	68da      	ldr	r2, [r3, #12]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f042 0201 	orr.w	r2, r2, #1
 8001d5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a16      	ldr	r2, [pc, #88]	; (8001dbc <HAL_TIM_Base_Start_IT+0x90>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d009      	beq.n	8001d7a <HAL_TIM_Base_Start_IT+0x4e>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d6e:	d004      	beq.n	8001d7a <HAL_TIM_Base_Start_IT+0x4e>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a12      	ldr	r2, [pc, #72]	; (8001dc0 <HAL_TIM_Base_Start_IT+0x94>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d111      	bne.n	8001d9e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	f003 0307 	and.w	r3, r3, #7
 8001d84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	2b06      	cmp	r3, #6
 8001d8a:	d010      	beq.n	8001dae <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f042 0201 	orr.w	r2, r2, #1
 8001d9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d9c:	e007      	b.n	8001dae <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f042 0201 	orr.w	r2, r2, #1
 8001dac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001dae:	2300      	movs	r3, #0
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	3714      	adds	r7, #20
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bc80      	pop	{r7}
 8001db8:	4770      	bx	lr
 8001dba:	bf00      	nop
 8001dbc:	40012c00 	.word	0x40012c00
 8001dc0:	40000400 	.word	0x40000400

08001dc4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b082      	sub	sp, #8
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	691b      	ldr	r3, [r3, #16]
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d122      	bne.n	8001e20 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	68db      	ldr	r3, [r3, #12]
 8001de0:	f003 0302 	and.w	r3, r3, #2
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d11b      	bne.n	8001e20 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f06f 0202 	mvn.w	r2, #2
 8001df0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	2201      	movs	r2, #1
 8001df6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	f003 0303 	and.w	r3, r3, #3
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d003      	beq.n	8001e0e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e06:	6878      	ldr	r0, [r7, #4]
 8001e08:	f000 f9b4 	bl	8002174 <HAL_TIM_IC_CaptureCallback>
 8001e0c:	e005      	b.n	8001e1a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e0e:	6878      	ldr	r0, [r7, #4]
 8001e10:	f000 f9a7 	bl	8002162 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f000 f9b6 	bl	8002186 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	691b      	ldr	r3, [r3, #16]
 8001e26:	f003 0304 	and.w	r3, r3, #4
 8001e2a:	2b04      	cmp	r3, #4
 8001e2c:	d122      	bne.n	8001e74 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	68db      	ldr	r3, [r3, #12]
 8001e34:	f003 0304 	and.w	r3, r3, #4
 8001e38:	2b04      	cmp	r3, #4
 8001e3a:	d11b      	bne.n	8001e74 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f06f 0204 	mvn.w	r2, #4
 8001e44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	2202      	movs	r2, #2
 8001e4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	699b      	ldr	r3, [r3, #24]
 8001e52:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f000 f98a 	bl	8002174 <HAL_TIM_IC_CaptureCallback>
 8001e60:	e005      	b.n	8001e6e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e62:	6878      	ldr	r0, [r7, #4]
 8001e64:	f000 f97d 	bl	8002162 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	f000 f98c 	bl	8002186 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	2200      	movs	r2, #0
 8001e72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	691b      	ldr	r3, [r3, #16]
 8001e7a:	f003 0308 	and.w	r3, r3, #8
 8001e7e:	2b08      	cmp	r3, #8
 8001e80:	d122      	bne.n	8001ec8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	68db      	ldr	r3, [r3, #12]
 8001e88:	f003 0308 	and.w	r3, r3, #8
 8001e8c:	2b08      	cmp	r3, #8
 8001e8e:	d11b      	bne.n	8001ec8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f06f 0208 	mvn.w	r2, #8
 8001e98:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2204      	movs	r2, #4
 8001e9e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	69db      	ldr	r3, [r3, #28]
 8001ea6:	f003 0303 	and.w	r3, r3, #3
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d003      	beq.n	8001eb6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f000 f960 	bl	8002174 <HAL_TIM_IC_CaptureCallback>
 8001eb4:	e005      	b.n	8001ec2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eb6:	6878      	ldr	r0, [r7, #4]
 8001eb8:	f000 f953 	bl	8002162 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ebc:	6878      	ldr	r0, [r7, #4]
 8001ebe:	f000 f962 	bl	8002186 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	691b      	ldr	r3, [r3, #16]
 8001ece:	f003 0310 	and.w	r3, r3, #16
 8001ed2:	2b10      	cmp	r3, #16
 8001ed4:	d122      	bne.n	8001f1c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	f003 0310 	and.w	r3, r3, #16
 8001ee0:	2b10      	cmp	r3, #16
 8001ee2:	d11b      	bne.n	8001f1c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f06f 0210 	mvn.w	r2, #16
 8001eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2208      	movs	r2, #8
 8001ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	69db      	ldr	r3, [r3, #28]
 8001efa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d003      	beq.n	8001f0a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f02:	6878      	ldr	r0, [r7, #4]
 8001f04:	f000 f936 	bl	8002174 <HAL_TIM_IC_CaptureCallback>
 8001f08:	e005      	b.n	8001f16 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f000 f929 	bl	8002162 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f000 f938 	bl	8002186 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	691b      	ldr	r3, [r3, #16]
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d10e      	bne.n	8001f48 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	f003 0301 	and.w	r3, r3, #1
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	d107      	bne.n	8001f48 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f06f 0201 	mvn.w	r2, #1
 8001f40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f7fe fa38 	bl	80003b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f52:	2b80      	cmp	r3, #128	; 0x80
 8001f54:	d10e      	bne.n	8001f74 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	68db      	ldr	r3, [r3, #12]
 8001f5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f60:	2b80      	cmp	r3, #128	; 0x80
 8001f62:	d107      	bne.n	8001f74 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001f6c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f000 fa6b 	bl	800244a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	691b      	ldr	r3, [r3, #16]
 8001f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f7e:	2b40      	cmp	r3, #64	; 0x40
 8001f80:	d10e      	bne.n	8001fa0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f8c:	2b40      	cmp	r3, #64	; 0x40
 8001f8e:	d107      	bne.n	8001fa0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001f98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f000 f8fc 	bl	8002198 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	f003 0320 	and.w	r3, r3, #32
 8001faa:	2b20      	cmp	r3, #32
 8001fac:	d10e      	bne.n	8001fcc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	f003 0320 	and.w	r3, r3, #32
 8001fb8:	2b20      	cmp	r3, #32
 8001fba:	d107      	bne.n	8001fcc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f06f 0220 	mvn.w	r2, #32
 8001fc4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fc6:	6878      	ldr	r0, [r7, #4]
 8001fc8:	f000 fa36 	bl	8002438 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fcc:	bf00      	nop
 8001fce:	3708      	adds	r7, #8
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fe8:	2b01      	cmp	r3, #1
 8001fea:	d101      	bne.n	8001ff0 <HAL_TIM_ConfigClockSource+0x1c>
 8001fec:	2302      	movs	r3, #2
 8001fee:	e0b4      	b.n	800215a <HAL_TIM_ConfigClockSource+0x186>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2202      	movs	r2, #2
 8001ffc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002008:	68bb      	ldr	r3, [r7, #8]
 800200a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800200e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002010:	68bb      	ldr	r3, [r7, #8]
 8002012:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002016:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	68ba      	ldr	r2, [r7, #8]
 800201e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002028:	d03e      	beq.n	80020a8 <HAL_TIM_ConfigClockSource+0xd4>
 800202a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800202e:	f200 8087 	bhi.w	8002140 <HAL_TIM_ConfigClockSource+0x16c>
 8002032:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002036:	f000 8086 	beq.w	8002146 <HAL_TIM_ConfigClockSource+0x172>
 800203a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800203e:	d87f      	bhi.n	8002140 <HAL_TIM_ConfigClockSource+0x16c>
 8002040:	2b70      	cmp	r3, #112	; 0x70
 8002042:	d01a      	beq.n	800207a <HAL_TIM_ConfigClockSource+0xa6>
 8002044:	2b70      	cmp	r3, #112	; 0x70
 8002046:	d87b      	bhi.n	8002140 <HAL_TIM_ConfigClockSource+0x16c>
 8002048:	2b60      	cmp	r3, #96	; 0x60
 800204a:	d050      	beq.n	80020ee <HAL_TIM_ConfigClockSource+0x11a>
 800204c:	2b60      	cmp	r3, #96	; 0x60
 800204e:	d877      	bhi.n	8002140 <HAL_TIM_ConfigClockSource+0x16c>
 8002050:	2b50      	cmp	r3, #80	; 0x50
 8002052:	d03c      	beq.n	80020ce <HAL_TIM_ConfigClockSource+0xfa>
 8002054:	2b50      	cmp	r3, #80	; 0x50
 8002056:	d873      	bhi.n	8002140 <HAL_TIM_ConfigClockSource+0x16c>
 8002058:	2b40      	cmp	r3, #64	; 0x40
 800205a:	d058      	beq.n	800210e <HAL_TIM_ConfigClockSource+0x13a>
 800205c:	2b40      	cmp	r3, #64	; 0x40
 800205e:	d86f      	bhi.n	8002140 <HAL_TIM_ConfigClockSource+0x16c>
 8002060:	2b30      	cmp	r3, #48	; 0x30
 8002062:	d064      	beq.n	800212e <HAL_TIM_ConfigClockSource+0x15a>
 8002064:	2b30      	cmp	r3, #48	; 0x30
 8002066:	d86b      	bhi.n	8002140 <HAL_TIM_ConfigClockSource+0x16c>
 8002068:	2b20      	cmp	r3, #32
 800206a:	d060      	beq.n	800212e <HAL_TIM_ConfigClockSource+0x15a>
 800206c:	2b20      	cmp	r3, #32
 800206e:	d867      	bhi.n	8002140 <HAL_TIM_ConfigClockSource+0x16c>
 8002070:	2b00      	cmp	r3, #0
 8002072:	d05c      	beq.n	800212e <HAL_TIM_ConfigClockSource+0x15a>
 8002074:	2b10      	cmp	r3, #16
 8002076:	d05a      	beq.n	800212e <HAL_TIM_ConfigClockSource+0x15a>
 8002078:	e062      	b.n	8002140 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	6818      	ldr	r0, [r3, #0]
 800207e:	683b      	ldr	r3, [r7, #0]
 8002080:	6899      	ldr	r1, [r3, #8]
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685a      	ldr	r2, [r3, #4]
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	f000 f95e 	bl	800234a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	689b      	ldr	r3, [r3, #8]
 8002094:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800209c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	68ba      	ldr	r2, [r7, #8]
 80020a4:	609a      	str	r2, [r3, #8]
      break;
 80020a6:	e04f      	b.n	8002148 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	6818      	ldr	r0, [r3, #0]
 80020ac:	683b      	ldr	r3, [r7, #0]
 80020ae:	6899      	ldr	r1, [r3, #8]
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	685a      	ldr	r2, [r3, #4]
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	68db      	ldr	r3, [r3, #12]
 80020b8:	f000 f947 	bl	800234a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80020ca:	609a      	str	r2, [r3, #8]
      break;
 80020cc:	e03c      	b.n	8002148 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6818      	ldr	r0, [r3, #0]
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	6859      	ldr	r1, [r3, #4]
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	68db      	ldr	r3, [r3, #12]
 80020da:	461a      	mov	r2, r3
 80020dc:	f000 f8be 	bl	800225c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2150      	movs	r1, #80	; 0x50
 80020e6:	4618      	mov	r0, r3
 80020e8:	f000 f915 	bl	8002316 <TIM_ITRx_SetConfig>
      break;
 80020ec:	e02c      	b.n	8002148 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6818      	ldr	r0, [r3, #0]
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	6859      	ldr	r1, [r3, #4]
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	68db      	ldr	r3, [r3, #12]
 80020fa:	461a      	mov	r2, r3
 80020fc:	f000 f8dc 	bl	80022b8 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2160      	movs	r1, #96	; 0x60
 8002106:	4618      	mov	r0, r3
 8002108:	f000 f905 	bl	8002316 <TIM_ITRx_SetConfig>
      break;
 800210c:	e01c      	b.n	8002148 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6818      	ldr	r0, [r3, #0]
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	6859      	ldr	r1, [r3, #4]
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	68db      	ldr	r3, [r3, #12]
 800211a:	461a      	mov	r2, r3
 800211c:	f000 f89e 	bl	800225c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2140      	movs	r1, #64	; 0x40
 8002126:	4618      	mov	r0, r3
 8002128:	f000 f8f5 	bl	8002316 <TIM_ITRx_SetConfig>
      break;
 800212c:	e00c      	b.n	8002148 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681a      	ldr	r2, [r3, #0]
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4619      	mov	r1, r3
 8002138:	4610      	mov	r0, r2
 800213a:	f000 f8ec 	bl	8002316 <TIM_ITRx_SetConfig>
      break;
 800213e:	e003      	b.n	8002148 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	73fb      	strb	r3, [r7, #15]
      break;
 8002144:	e000      	b.n	8002148 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002146:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2201      	movs	r2, #1
 800214c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002158:	7bfb      	ldrb	r3, [r7, #15]
}
 800215a:	4618      	mov	r0, r3
 800215c:	3710      	adds	r7, #16
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}

08002162 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002162:	b480      	push	{r7}
 8002164:	b083      	sub	sp, #12
 8002166:	af00      	add	r7, sp, #0
 8002168:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800216a:	bf00      	nop
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	bc80      	pop	{r7}
 8002172:	4770      	bx	lr

08002174 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002174:	b480      	push	{r7}
 8002176:	b083      	sub	sp, #12
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800217c:	bf00      	nop
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	bc80      	pop	{r7}
 8002184:	4770      	bx	lr

08002186 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002186:	b480      	push	{r7}
 8002188:	b083      	sub	sp, #12
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800218e:	bf00      	nop
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	bc80      	pop	{r7}
 8002196:	4770      	bx	lr

08002198 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr
	...

080021ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b085      	sub	sp, #20
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a25      	ldr	r2, [pc, #148]	; (8002254 <TIM_Base_SetConfig+0xa8>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d007      	beq.n	80021d4 <TIM_Base_SetConfig+0x28>
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021ca:	d003      	beq.n	80021d4 <TIM_Base_SetConfig+0x28>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4a22      	ldr	r2, [pc, #136]	; (8002258 <TIM_Base_SetConfig+0xac>)
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d108      	bne.n	80021e6 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021da:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	68fa      	ldr	r2, [r7, #12]
 80021e2:	4313      	orrs	r3, r2
 80021e4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a1a      	ldr	r2, [pc, #104]	; (8002254 <TIM_Base_SetConfig+0xa8>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d007      	beq.n	80021fe <TIM_Base_SetConfig+0x52>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021f4:	d003      	beq.n	80021fe <TIM_Base_SetConfig+0x52>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a17      	ldr	r2, [pc, #92]	; (8002258 <TIM_Base_SetConfig+0xac>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d108      	bne.n	8002210 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002204:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	68db      	ldr	r3, [r3, #12]
 800220a:	68fa      	ldr	r2, [r7, #12]
 800220c:	4313      	orrs	r3, r2
 800220e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	695b      	ldr	r3, [r3, #20]
 800221a:	4313      	orrs	r3, r2
 800221c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	68fa      	ldr	r2, [r7, #12]
 8002222:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a07      	ldr	r2, [pc, #28]	; (8002254 <TIM_Base_SetConfig+0xa8>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d103      	bne.n	8002244 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	691a      	ldr	r2, [r3, #16]
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2201      	movs	r2, #1
 8002248:	615a      	str	r2, [r3, #20]
}
 800224a:	bf00      	nop
 800224c:	3714      	adds	r7, #20
 800224e:	46bd      	mov	sp, r7
 8002250:	bc80      	pop	{r7}
 8002252:	4770      	bx	lr
 8002254:	40012c00 	.word	0x40012c00
 8002258:	40000400 	.word	0x40000400

0800225c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800225c:	b480      	push	{r7}
 800225e:	b087      	sub	sp, #28
 8002260:	af00      	add	r7, sp, #0
 8002262:	60f8      	str	r0, [r7, #12]
 8002264:	60b9      	str	r1, [r7, #8]
 8002266:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	6a1b      	ldr	r3, [r3, #32]
 800226c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	6a1b      	ldr	r3, [r3, #32]
 8002272:	f023 0201 	bic.w	r2, r3, #1
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	699b      	ldr	r3, [r3, #24]
 800227e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002280:	693b      	ldr	r3, [r7, #16]
 8002282:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002286:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	011b      	lsls	r3, r3, #4
 800228c:	693a      	ldr	r2, [r7, #16]
 800228e:	4313      	orrs	r3, r2
 8002290:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	f023 030a 	bic.w	r3, r3, #10
 8002298:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800229a:	697a      	ldr	r2, [r7, #20]
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	4313      	orrs	r3, r2
 80022a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	697a      	ldr	r2, [r7, #20]
 80022ac:	621a      	str	r2, [r3, #32]
}
 80022ae:	bf00      	nop
 80022b0:	371c      	adds	r7, #28
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bc80      	pop	{r7}
 80022b6:	4770      	bx	lr

080022b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b087      	sub	sp, #28
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	6a1b      	ldr	r3, [r3, #32]
 80022c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	6a1b      	ldr	r3, [r3, #32]
 80022ce:	f023 0210 	bic.w	r2, r3, #16
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	699b      	ldr	r3, [r3, #24]
 80022da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80022e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	031b      	lsls	r3, r3, #12
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	4313      	orrs	r3, r2
 80022ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80022f4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	011b      	lsls	r3, r3, #4
 80022fa:	697a      	ldr	r2, [r7, #20]
 80022fc:	4313      	orrs	r3, r2
 80022fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	693a      	ldr	r2, [r7, #16]
 8002304:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	697a      	ldr	r2, [r7, #20]
 800230a:	621a      	str	r2, [r3, #32]
}
 800230c:	bf00      	nop
 800230e:	371c      	adds	r7, #28
 8002310:	46bd      	mov	sp, r7
 8002312:	bc80      	pop	{r7}
 8002314:	4770      	bx	lr

08002316 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002316:	b480      	push	{r7}
 8002318:	b085      	sub	sp, #20
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
 800231e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800232c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800232e:	683a      	ldr	r2, [r7, #0]
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	4313      	orrs	r3, r2
 8002334:	f043 0307 	orr.w	r3, r3, #7
 8002338:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	68fa      	ldr	r2, [r7, #12]
 800233e:	609a      	str	r2, [r3, #8]
}
 8002340:	bf00      	nop
 8002342:	3714      	adds	r7, #20
 8002344:	46bd      	mov	sp, r7
 8002346:	bc80      	pop	{r7}
 8002348:	4770      	bx	lr

0800234a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800234a:	b480      	push	{r7}
 800234c:	b087      	sub	sp, #28
 800234e:	af00      	add	r7, sp, #0
 8002350:	60f8      	str	r0, [r7, #12]
 8002352:	60b9      	str	r1, [r7, #8]
 8002354:	607a      	str	r2, [r7, #4]
 8002356:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800235e:	697b      	ldr	r3, [r7, #20]
 8002360:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002364:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	021a      	lsls	r2, r3, #8
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	431a      	orrs	r2, r3
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	4313      	orrs	r3, r2
 8002372:	697a      	ldr	r2, [r7, #20]
 8002374:	4313      	orrs	r3, r2
 8002376:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	697a      	ldr	r2, [r7, #20]
 800237c:	609a      	str	r2, [r3, #8]
}
 800237e:	bf00      	nop
 8002380:	371c      	adds	r7, #28
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr

08002388 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002388:	b480      	push	{r7}
 800238a:	b085      	sub	sp, #20
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002398:	2b01      	cmp	r3, #1
 800239a:	d101      	bne.n	80023a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800239c:	2302      	movs	r3, #2
 800239e:	e041      	b.n	8002424 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2201      	movs	r2, #1
 80023a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2202      	movs	r2, #2
 80023ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	68fa      	ldr	r2, [r7, #12]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	68fa      	ldr	r2, [r7, #12]
 80023d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	4a14      	ldr	r2, [pc, #80]	; (8002430 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80023e0:	4293      	cmp	r3, r2
 80023e2:	d009      	beq.n	80023f8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023ec:	d004      	beq.n	80023f8 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	4a10      	ldr	r2, [pc, #64]	; (8002434 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80023f4:	4293      	cmp	r3, r2
 80023f6:	d10c      	bne.n	8002412 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80023fe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002400:	683b      	ldr	r3, [r7, #0]
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	68ba      	ldr	r2, [r7, #8]
 8002406:	4313      	orrs	r3, r2
 8002408:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	68ba      	ldr	r2, [r7, #8]
 8002410:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2201      	movs	r2, #1
 8002416:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2200      	movs	r2, #0
 800241e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002422:	2300      	movs	r3, #0
}
 8002424:	4618      	mov	r0, r3
 8002426:	3714      	adds	r7, #20
 8002428:	46bd      	mov	sp, r7
 800242a:	bc80      	pop	{r7}
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	40012c00 	.word	0x40012c00
 8002434:	40000400 	.word	0x40000400

08002438 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002440:	bf00      	nop
 8002442:	370c      	adds	r7, #12
 8002444:	46bd      	mov	sp, r7
 8002446:	bc80      	pop	{r7}
 8002448:	4770      	bx	lr

0800244a <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800244a:	b480      	push	{r7}
 800244c:	b083      	sub	sp, #12
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002452:	bf00      	nop
 8002454:	370c      	adds	r7, #12
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr

0800245c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e042      	b.n	80024f4 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b00      	cmp	r3, #0
 8002478:	d106      	bne.n	8002488 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002482:	6878      	ldr	r0, [r7, #4]
 8002484:	f7fe f9a8 	bl	80007d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2224      	movs	r2, #36	; 0x24
 800248c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	68da      	ldr	r2, [r3, #12]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800249e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f000 fd71 	bl	8002f88 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	691a      	ldr	r2, [r3, #16]
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80024b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	695a      	ldr	r2, [r3, #20]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80024c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	68da      	ldr	r2, [r3, #12]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80024d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2200      	movs	r2, #0
 80024da:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2220      	movs	r2, #32
 80024e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2220      	movs	r2, #32
 80024e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2200      	movs	r2, #0
 80024f0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}

080024fc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b08a      	sub	sp, #40	; 0x28
 8002500:	af02      	add	r7, sp, #8
 8002502:	60f8      	str	r0, [r7, #12]
 8002504:	60b9      	str	r1, [r7, #8]
 8002506:	603b      	str	r3, [r7, #0]
 8002508:	4613      	mov	r3, r2
 800250a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800250c:	2300      	movs	r3, #0
 800250e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002516:	b2db      	uxtb	r3, r3
 8002518:	2b20      	cmp	r3, #32
 800251a:	d16d      	bne.n	80025f8 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d002      	beq.n	8002528 <HAL_UART_Transmit+0x2c>
 8002522:	88fb      	ldrh	r3, [r7, #6]
 8002524:	2b00      	cmp	r3, #0
 8002526:	d101      	bne.n	800252c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002528:	2301      	movs	r3, #1
 800252a:	e066      	b.n	80025fa <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	2200      	movs	r2, #0
 8002530:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2221      	movs	r2, #33	; 0x21
 8002536:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800253a:	f7fe fc23 	bl	8000d84 <HAL_GetTick>
 800253e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	88fa      	ldrh	r2, [r7, #6]
 8002544:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	88fa      	ldrh	r2, [r7, #6]
 800254a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002554:	d108      	bne.n	8002568 <HAL_UART_Transmit+0x6c>
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	691b      	ldr	r3, [r3, #16]
 800255a:	2b00      	cmp	r3, #0
 800255c:	d104      	bne.n	8002568 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800255e:	2300      	movs	r3, #0
 8002560:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002562:	68bb      	ldr	r3, [r7, #8]
 8002564:	61bb      	str	r3, [r7, #24]
 8002566:	e003      	b.n	8002570 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800256c:	2300      	movs	r3, #0
 800256e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002570:	e02a      	b.n	80025c8 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	9300      	str	r3, [sp, #0]
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	2200      	movs	r2, #0
 800257a:	2180      	movs	r1, #128	; 0x80
 800257c:	68f8      	ldr	r0, [r7, #12]
 800257e:	f000 faf9 	bl	8002b74 <UART_WaitOnFlagUntilTimeout>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e036      	b.n	80025fa <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d10b      	bne.n	80025aa <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	881b      	ldrh	r3, [r3, #0]
 8002596:	461a      	mov	r2, r3
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80025a0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80025a2:	69bb      	ldr	r3, [r7, #24]
 80025a4:	3302      	adds	r3, #2
 80025a6:	61bb      	str	r3, [r7, #24]
 80025a8:	e007      	b.n	80025ba <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	781a      	ldrb	r2, [r3, #0]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	3301      	adds	r3, #1
 80025b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025be:	b29b      	uxth	r3, r3
 80025c0:	3b01      	subs	r3, #1
 80025c2:	b29a      	uxth	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d1cf      	bne.n	8002572 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	9300      	str	r3, [sp, #0]
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	2200      	movs	r2, #0
 80025da:	2140      	movs	r1, #64	; 0x40
 80025dc:	68f8      	ldr	r0, [r7, #12]
 80025de:	f000 fac9 	bl	8002b74 <UART_WaitOnFlagUntilTimeout>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d001      	beq.n	80025ec <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80025e8:	2303      	movs	r3, #3
 80025ea:	e006      	b.n	80025fa <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	2220      	movs	r2, #32
 80025f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80025f4:	2300      	movs	r3, #0
 80025f6:	e000      	b.n	80025fa <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80025f8:	2302      	movs	r3, #2
  }
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	3720      	adds	r7, #32
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
	...

08002604 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b0ba      	sub	sp, #232	; 0xe8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68db      	ldr	r3, [r3, #12]
 800261c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	695b      	ldr	r3, [r3, #20]
 8002626:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800262a:	2300      	movs	r3, #0
 800262c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8002630:	2300      	movs	r3, #0
 8002632:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800263a:	f003 030f 	and.w	r3, r3, #15
 800263e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8002642:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8002646:	2b00      	cmp	r3, #0
 8002648:	d10f      	bne.n	800266a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800264a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800264e:	f003 0320 	and.w	r3, r3, #32
 8002652:	2b00      	cmp	r3, #0
 8002654:	d009      	beq.n	800266a <HAL_UART_IRQHandler+0x66>
 8002656:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800265a:	f003 0320 	and.w	r3, r3, #32
 800265e:	2b00      	cmp	r3, #0
 8002660:	d003      	beq.n	800266a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002662:	6878      	ldr	r0, [r7, #4]
 8002664:	f000 fbd1 	bl	8002e0a <UART_Receive_IT>
      return;
 8002668:	e25b      	b.n	8002b22 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800266a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800266e:	2b00      	cmp	r3, #0
 8002670:	f000 80de 	beq.w	8002830 <HAL_UART_IRQHandler+0x22c>
 8002674:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	2b00      	cmp	r3, #0
 800267e:	d106      	bne.n	800268e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002680:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002684:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8002688:	2b00      	cmp	r3, #0
 800268a:	f000 80d1 	beq.w	8002830 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800268e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	2b00      	cmp	r3, #0
 8002698:	d00b      	beq.n	80026b2 <HAL_UART_IRQHandler+0xae>
 800269a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800269e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d005      	beq.n	80026b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026aa:	f043 0201 	orr.w	r2, r3, #1
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026b6:	f003 0304 	and.w	r3, r3, #4
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d00b      	beq.n	80026d6 <HAL_UART_IRQHandler+0xd2>
 80026be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d005      	beq.n	80026d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ce:	f043 0202 	orr.w	r2, r3, #2
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80026d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026da:	f003 0302 	and.w	r3, r3, #2
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d00b      	beq.n	80026fa <HAL_UART_IRQHandler+0xf6>
 80026e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80026e6:	f003 0301 	and.w	r3, r3, #1
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d005      	beq.n	80026fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f2:	f043 0204 	orr.w	r2, r3, #4
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80026fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80026fe:	f003 0308 	and.w	r3, r3, #8
 8002702:	2b00      	cmp	r3, #0
 8002704:	d011      	beq.n	800272a <HAL_UART_IRQHandler+0x126>
 8002706:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800270a:	f003 0320 	and.w	r3, r3, #32
 800270e:	2b00      	cmp	r3, #0
 8002710:	d105      	bne.n	800271e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002712:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002716:	f003 0301 	and.w	r3, r3, #1
 800271a:	2b00      	cmp	r3, #0
 800271c:	d005      	beq.n	800272a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002722:	f043 0208 	orr.w	r2, r3, #8
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272e:	2b00      	cmp	r3, #0
 8002730:	f000 81f2 	beq.w	8002b18 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002734:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002738:	f003 0320 	and.w	r3, r3, #32
 800273c:	2b00      	cmp	r3, #0
 800273e:	d008      	beq.n	8002752 <HAL_UART_IRQHandler+0x14e>
 8002740:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002744:	f003 0320 	and.w	r3, r3, #32
 8002748:	2b00      	cmp	r3, #0
 800274a:	d002      	beq.n	8002752 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f000 fb5c 	bl	8002e0a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	695b      	ldr	r3, [r3, #20]
 8002758:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800275c:	2b00      	cmp	r3, #0
 800275e:	bf14      	ite	ne
 8002760:	2301      	movne	r3, #1
 8002762:	2300      	moveq	r3, #0
 8002764:	b2db      	uxtb	r3, r3
 8002766:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800276e:	f003 0308 	and.w	r3, r3, #8
 8002772:	2b00      	cmp	r3, #0
 8002774:	d103      	bne.n	800277e <HAL_UART_IRQHandler+0x17a>
 8002776:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800277a:	2b00      	cmp	r3, #0
 800277c:	d04f      	beq.n	800281e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f000 fa66 	bl	8002c50 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	695b      	ldr	r3, [r3, #20]
 800278a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800278e:	2b00      	cmp	r3, #0
 8002790:	d041      	beq.n	8002816 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	3314      	adds	r3, #20
 8002798:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800279c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80027a0:	e853 3f00 	ldrex	r3, [r3]
 80027a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80027a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80027ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80027b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	3314      	adds	r3, #20
 80027ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80027be:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80027c2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80027ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80027ce:	e841 2300 	strex	r3, r2, [r1]
 80027d2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80027d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d1d9      	bne.n	8002792 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d013      	beq.n	800280e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ea:	4a7e      	ldr	r2, [pc, #504]	; (80029e4 <HAL_UART_IRQHandler+0x3e0>)
 80027ec:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027f2:	4618      	mov	r0, r3
 80027f4:	f7fe fc18 	bl	8001028 <HAL_DMA_Abort_IT>
 80027f8:	4603      	mov	r3, r0
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d016      	beq.n	800282c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002802:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002804:	687a      	ldr	r2, [r7, #4]
 8002806:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8002808:	4610      	mov	r0, r2
 800280a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800280c:	e00e      	b.n	800282c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800280e:	6878      	ldr	r0, [r7, #4]
 8002810:	f000 f99c 	bl	8002b4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002814:	e00a      	b.n	800282c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f000 f998 	bl	8002b4c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800281c:	e006      	b.n	800282c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800281e:	6878      	ldr	r0, [r7, #4]
 8002820:	f000 f994 	bl	8002b4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	2200      	movs	r2, #0
 8002828:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800282a:	e175      	b.n	8002b18 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800282c:	bf00      	nop
    return;
 800282e:	e173      	b.n	8002b18 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002834:	2b01      	cmp	r3, #1
 8002836:	f040 814f 	bne.w	8002ad8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800283a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800283e:	f003 0310 	and.w	r3, r3, #16
 8002842:	2b00      	cmp	r3, #0
 8002844:	f000 8148 	beq.w	8002ad8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002848:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800284c:	f003 0310 	and.w	r3, r3, #16
 8002850:	2b00      	cmp	r3, #0
 8002852:	f000 8141 	beq.w	8002ad8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002856:	2300      	movs	r3, #0
 8002858:	60bb      	str	r3, [r7, #8]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	60bb      	str	r3, [r7, #8]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	60bb      	str	r3, [r7, #8]
 800286a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002876:	2b00      	cmp	r3, #0
 8002878:	f000 80b6 	beq.w	80029e8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002888:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800288c:	2b00      	cmp	r3, #0
 800288e:	f000 8145 	beq.w	8002b1c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002896:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800289a:	429a      	cmp	r2, r3
 800289c:	f080 813e 	bcs.w	8002b1c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80028a6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028ac:	699b      	ldr	r3, [r3, #24]
 80028ae:	2b20      	cmp	r3, #32
 80028b0:	f000 8088 	beq.w	80029c4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	330c      	adds	r3, #12
 80028ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80028be:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80028c2:	e853 3f00 	ldrex	r3, [r3]
 80028c6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80028ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80028ce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80028d2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	330c      	adds	r3, #12
 80028dc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80028e0:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80028e4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80028e8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80028ec:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80028f0:	e841 2300 	strex	r3, r2, [r1]
 80028f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80028f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d1d9      	bne.n	80028b4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	3314      	adds	r3, #20
 8002906:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002908:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800290a:	e853 3f00 	ldrex	r3, [r3]
 800290e:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8002910:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002912:	f023 0301 	bic.w	r3, r3, #1
 8002916:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	3314      	adds	r3, #20
 8002920:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002924:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002928:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800292a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800292c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002930:	e841 2300 	strex	r3, r2, [r1]
 8002934:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002936:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002938:	2b00      	cmp	r3, #0
 800293a:	d1e1      	bne.n	8002900 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	3314      	adds	r3, #20
 8002942:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002944:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002946:	e853 3f00 	ldrex	r3, [r3]
 800294a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800294c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800294e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002952:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	3314      	adds	r3, #20
 800295c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8002960:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002962:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002964:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8002966:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8002968:	e841 2300 	strex	r3, r2, [r1]
 800296c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800296e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002970:	2b00      	cmp	r3, #0
 8002972:	d1e3      	bne.n	800293c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2220      	movs	r2, #32
 8002978:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	330c      	adds	r3, #12
 8002988:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800298a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800298c:	e853 3f00 	ldrex	r3, [r3]
 8002990:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8002992:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002994:	f023 0310 	bic.w	r3, r3, #16
 8002998:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	330c      	adds	r3, #12
 80029a2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80029a6:	65ba      	str	r2, [r7, #88]	; 0x58
 80029a8:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029aa:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80029ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80029ae:	e841 2300 	strex	r3, r2, [r1]
 80029b2:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80029b4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d1e3      	bne.n	8002982 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fe faf7 	bl	8000fb2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2202      	movs	r2, #2
 80029c8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	1ad3      	subs	r3, r2, r3
 80029d6:	b29b      	uxth	r3, r3
 80029d8:	4619      	mov	r1, r3
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f000 f8bf 	bl	8002b5e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80029e0:	e09c      	b.n	8002b1c <HAL_UART_IRQHandler+0x518>
 80029e2:	bf00      	nop
 80029e4:	08002d15 	.word	0x08002d15
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	1ad3      	subs	r3, r2, r3
 80029f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80029fc:	b29b      	uxth	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	f000 808e 	beq.w	8002b20 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002a04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	f000 8089 	beq.w	8002b20 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	330c      	adds	r3, #12
 8002a14:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a18:	e853 3f00 	ldrex	r3, [r3]
 8002a1c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002a1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a20:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002a24:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	330c      	adds	r3, #12
 8002a2e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002a32:	647a      	str	r2, [r7, #68]	; 0x44
 8002a34:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a36:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002a38:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002a3a:	e841 2300 	strex	r3, r2, [r1]
 8002a3e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002a40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d1e3      	bne.n	8002a0e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	3314      	adds	r3, #20
 8002a4c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a50:	e853 3f00 	ldrex	r3, [r3]
 8002a54:	623b      	str	r3, [r7, #32]
   return(result);
 8002a56:	6a3b      	ldr	r3, [r7, #32]
 8002a58:	f023 0301 	bic.w	r3, r3, #1
 8002a5c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	3314      	adds	r3, #20
 8002a66:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002a6a:	633a      	str	r2, [r7, #48]	; 0x30
 8002a6c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002a70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002a72:	e841 2300 	strex	r3, r2, [r1]
 8002a76:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8002a78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d1e3      	bne.n	8002a46 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2220      	movs	r2, #32
 8002a82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	330c      	adds	r3, #12
 8002a92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a94:	693b      	ldr	r3, [r7, #16]
 8002a96:	e853 3f00 	ldrex	r3, [r3]
 8002a9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	f023 0310 	bic.w	r3, r3, #16
 8002aa2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	330c      	adds	r3, #12
 8002aac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002ab0:	61fa      	str	r2, [r7, #28]
 8002ab2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ab4:	69b9      	ldr	r1, [r7, #24]
 8002ab6:	69fa      	ldr	r2, [r7, #28]
 8002ab8:	e841 2300 	strex	r3, r2, [r1]
 8002abc:	617b      	str	r3, [r7, #20]
   return(result);
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d1e3      	bne.n	8002a8c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2202      	movs	r2, #2
 8002ac8:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002aca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002ace:	4619      	mov	r1, r3
 8002ad0:	6878      	ldr	r0, [r7, #4]
 8002ad2:	f000 f844 	bl	8002b5e <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002ad6:	e023      	b.n	8002b20 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002ad8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002adc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d009      	beq.n	8002af8 <HAL_UART_IRQHandler+0x4f4>
 8002ae4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002ae8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d003      	beq.n	8002af8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002af0:	6878      	ldr	r0, [r7, #4]
 8002af2:	f000 f923 	bl	8002d3c <UART_Transmit_IT>
    return;
 8002af6:	e014      	b.n	8002b22 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8002afc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d00e      	beq.n	8002b22 <HAL_UART_IRQHandler+0x51e>
 8002b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8002b08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d008      	beq.n	8002b22 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f000 f962 	bl	8002dda <UART_EndTransmit_IT>
    return;
 8002b16:	e004      	b.n	8002b22 <HAL_UART_IRQHandler+0x51e>
    return;
 8002b18:	bf00      	nop
 8002b1a:	e002      	b.n	8002b22 <HAL_UART_IRQHandler+0x51e>
      return;
 8002b1c:	bf00      	nop
 8002b1e:	e000      	b.n	8002b22 <HAL_UART_IRQHandler+0x51e>
      return;
 8002b20:	bf00      	nop
  }
}
 8002b22:	37e8      	adds	r7, #232	; 0xe8
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002b30:	bf00      	nop
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bc80      	pop	{r7}
 8002b38:	4770      	bx	lr

08002b3a <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	b083      	sub	sp, #12
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002b42:	bf00      	nop
 8002b44:	370c      	adds	r7, #12
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bc80      	pop	{r7}
 8002b4a:	4770      	bx	lr

08002b4c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bc80      	pop	{r7}
 8002b5c:	4770      	bx	lr

08002b5e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	b083      	sub	sp, #12
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
 8002b66:	460b      	mov	r3, r1
 8002b68:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bc80      	pop	{r7}
 8002b72:	4770      	bx	lr

08002b74 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b090      	sub	sp, #64	; 0x40
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	60f8      	str	r0, [r7, #12]
 8002b7c:	60b9      	str	r1, [r7, #8]
 8002b7e:	603b      	str	r3, [r7, #0]
 8002b80:	4613      	mov	r3, r2
 8002b82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b84:	e050      	b.n	8002c28 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002b86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b8c:	d04c      	beq.n	8002c28 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002b8e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d007      	beq.n	8002ba4 <UART_WaitOnFlagUntilTimeout+0x30>
 8002b94:	f7fe f8f6 	bl	8000d84 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002ba0:	429a      	cmp	r2, r3
 8002ba2:	d241      	bcs.n	8002c28 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	330c      	adds	r3, #12
 8002baa:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bae:	e853 3f00 	ldrex	r3, [r3]
 8002bb2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002bba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	330c      	adds	r3, #12
 8002bc2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002bc4:	637a      	str	r2, [r7, #52]	; 0x34
 8002bc6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bc8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002bca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002bcc:	e841 2300 	strex	r3, r2, [r1]
 8002bd0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002bd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d1e5      	bne.n	8002ba4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	3314      	adds	r3, #20
 8002bde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be0:	697b      	ldr	r3, [r7, #20]
 8002be2:	e853 3f00 	ldrex	r3, [r3]
 8002be6:	613b      	str	r3, [r7, #16]
   return(result);
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	f023 0301 	bic.w	r3, r3, #1
 8002bee:	63bb      	str	r3, [r7, #56]	; 0x38
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	3314      	adds	r3, #20
 8002bf6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002bf8:	623a      	str	r2, [r7, #32]
 8002bfa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bfc:	69f9      	ldr	r1, [r7, #28]
 8002bfe:	6a3a      	ldr	r2, [r7, #32]
 8002c00:	e841 2300 	strex	r3, r2, [r1]
 8002c04:	61bb      	str	r3, [r7, #24]
   return(result);
 8002c06:	69bb      	ldr	r3, [r7, #24]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d1e5      	bne.n	8002bd8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2220      	movs	r2, #32
 8002c10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2220      	movs	r2, #32
 8002c18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e00f      	b.n	8002c48 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	68bb      	ldr	r3, [r7, #8]
 8002c30:	4013      	ands	r3, r2
 8002c32:	68ba      	ldr	r2, [r7, #8]
 8002c34:	429a      	cmp	r2, r3
 8002c36:	bf0c      	ite	eq
 8002c38:	2301      	moveq	r3, #1
 8002c3a:	2300      	movne	r3, #0
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	461a      	mov	r2, r3
 8002c40:	79fb      	ldrb	r3, [r7, #7]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d09f      	beq.n	8002b86 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002c46:	2300      	movs	r3, #0
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3740      	adds	r7, #64	; 0x40
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b095      	sub	sp, #84	; 0x54
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	330c      	adds	r3, #12
 8002c5e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c62:	e853 3f00 	ldrex	r3, [r3]
 8002c66:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002c68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c6a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002c6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	330c      	adds	r3, #12
 8002c76:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002c78:	643a      	str	r2, [r7, #64]	; 0x40
 8002c7a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c7c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002c7e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002c80:	e841 2300 	strex	r3, r2, [r1]
 8002c84:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002c86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d1e5      	bne.n	8002c58 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	3314      	adds	r3, #20
 8002c92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c94:	6a3b      	ldr	r3, [r7, #32]
 8002c96:	e853 3f00 	ldrex	r3, [r3]
 8002c9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	f023 0301 	bic.w	r3, r3, #1
 8002ca2:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	3314      	adds	r3, #20
 8002caa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002cac:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002cae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cb0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002cb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002cb4:	e841 2300 	strex	r3, r2, [r1]
 8002cb8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002cba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d1e5      	bne.n	8002c8c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d119      	bne.n	8002cfc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	330c      	adds	r3, #12
 8002cce:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	e853 3f00 	ldrex	r3, [r3]
 8002cd6:	60bb      	str	r3, [r7, #8]
   return(result);
 8002cd8:	68bb      	ldr	r3, [r7, #8]
 8002cda:	f023 0310 	bic.w	r3, r3, #16
 8002cde:	647b      	str	r3, [r7, #68]	; 0x44
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	330c      	adds	r3, #12
 8002ce6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002ce8:	61ba      	str	r2, [r7, #24]
 8002cea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cec:	6979      	ldr	r1, [r7, #20]
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	e841 2300 	strex	r3, r2, [r1]
 8002cf4:	613b      	str	r3, [r7, #16]
   return(result);
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d1e5      	bne.n	8002cc8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2220      	movs	r2, #32
 8002d00:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002d0a:	bf00      	nop
 8002d0c:	3754      	adds	r7, #84	; 0x54
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bc80      	pop	{r7}
 8002d12:	4770      	bx	lr

08002d14 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b084      	sub	sp, #16
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d20:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2200      	movs	r2, #0
 8002d26:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f7ff ff0c 	bl	8002b4c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002d34:	bf00      	nop
 8002d36:	3710      	adds	r7, #16
 8002d38:	46bd      	mov	sp, r7
 8002d3a:	bd80      	pop	{r7, pc}

08002d3c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b085      	sub	sp, #20
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d4a:	b2db      	uxtb	r3, r3
 8002d4c:	2b21      	cmp	r3, #33	; 0x21
 8002d4e:	d13e      	bne.n	8002dce <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	689b      	ldr	r3, [r3, #8]
 8002d54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d58:	d114      	bne.n	8002d84 <UART_Transmit_IT+0x48>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d110      	bne.n	8002d84 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6a1b      	ldr	r3, [r3, #32]
 8002d66:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	881b      	ldrh	r3, [r3, #0]
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d76:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a1b      	ldr	r3, [r3, #32]
 8002d7c:	1c9a      	adds	r2, r3, #2
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	621a      	str	r2, [r3, #32]
 8002d82:	e008      	b.n	8002d96 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a1b      	ldr	r3, [r3, #32]
 8002d88:	1c59      	adds	r1, r3, #1
 8002d8a:	687a      	ldr	r2, [r7, #4]
 8002d8c:	6211      	str	r1, [r2, #32]
 8002d8e:	781a      	ldrb	r2, [r3, #0]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d9a:	b29b      	uxth	r3, r3
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	4619      	mov	r1, r3
 8002da4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d10f      	bne.n	8002dca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	68da      	ldr	r2, [r3, #12]
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002db8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	68da      	ldr	r2, [r3, #12]
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002dc8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	e000      	b.n	8002dd0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002dce:	2302      	movs	r3, #2
  }
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3714      	adds	r7, #20
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bc80      	pop	{r7}
 8002dd8:	4770      	bx	lr

08002dda <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002dda:	b580      	push	{r7, lr}
 8002ddc:	b082      	sub	sp, #8
 8002dde:	af00      	add	r7, sp, #0
 8002de0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68da      	ldr	r2, [r3, #12]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002df0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2220      	movs	r2, #32
 8002df6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f7ff fe94 	bl	8002b28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002e00:	2300      	movs	r3, #0
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	3708      	adds	r7, #8
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}

08002e0a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002e0a:	b580      	push	{r7, lr}
 8002e0c:	b08c      	sub	sp, #48	; 0x30
 8002e0e:	af00      	add	r7, sp, #0
 8002e10:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b22      	cmp	r3, #34	; 0x22
 8002e1c:	f040 80ae 	bne.w	8002f7c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	689b      	ldr	r3, [r3, #8]
 8002e24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e28:	d117      	bne.n	8002e5a <UART_Receive_IT+0x50>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	691b      	ldr	r3, [r3, #16]
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d113      	bne.n	8002e5a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002e32:	2300      	movs	r3, #0
 8002e34:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e3a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	b29b      	uxth	r3, r3
 8002e44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e48:	b29a      	uxth	r2, r3
 8002e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e4c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e52:	1c9a      	adds	r2, r3, #2
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	629a      	str	r2, [r3, #40]	; 0x28
 8002e58:	e026      	b.n	8002ea8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e5e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8002e60:	2300      	movs	r3, #0
 8002e62:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	689b      	ldr	r3, [r3, #8]
 8002e68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002e6c:	d007      	beq.n	8002e7e <UART_Receive_IT+0x74>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	689b      	ldr	r3, [r3, #8]
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d10a      	bne.n	8002e8c <UART_Receive_IT+0x82>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	691b      	ldr	r3, [r3, #16]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d106      	bne.n	8002e8c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	b2da      	uxtb	r2, r3
 8002e86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e88:	701a      	strb	r2, [r3, #0]
 8002e8a:	e008      	b.n	8002e9e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	b2db      	uxtb	r3, r3
 8002e94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002e98:	b2da      	uxtb	r2, r3
 8002e9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e9c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ea2:	1c5a      	adds	r2, r3, #1
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	3b01      	subs	r3, #1
 8002eb0:	b29b      	uxth	r3, r3
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	4619      	mov	r1, r3
 8002eb6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d15d      	bne.n	8002f78 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	68da      	ldr	r2, [r3, #12]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f022 0220 	bic.w	r2, r2, #32
 8002eca:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	68da      	ldr	r2, [r3, #12]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002eda:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	695a      	ldr	r2, [r3, #20]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f022 0201 	bic.w	r2, r2, #1
 8002eea:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2220      	movs	r2, #32
 8002ef0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d135      	bne.n	8002f6e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2200      	movs	r2, #0
 8002f06:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	330c      	adds	r3, #12
 8002f0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	e853 3f00 	ldrex	r3, [r3]
 8002f16:	613b      	str	r3, [r7, #16]
   return(result);
 8002f18:	693b      	ldr	r3, [r7, #16]
 8002f1a:	f023 0310 	bic.w	r3, r3, #16
 8002f1e:	627b      	str	r3, [r7, #36]	; 0x24
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	330c      	adds	r3, #12
 8002f26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f28:	623a      	str	r2, [r7, #32]
 8002f2a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f2c:	69f9      	ldr	r1, [r7, #28]
 8002f2e:	6a3a      	ldr	r2, [r7, #32]
 8002f30:	e841 2300 	strex	r3, r2, [r1]
 8002f34:	61bb      	str	r3, [r7, #24]
   return(result);
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d1e5      	bne.n	8002f08 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0310 	and.w	r3, r3, #16
 8002f46:	2b10      	cmp	r3, #16
 8002f48:	d10a      	bne.n	8002f60 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	60fb      	str	r3, [r7, #12]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	60fb      	str	r3, [r7, #12]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	60fb      	str	r3, [r7, #12]
 8002f5e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002f64:	4619      	mov	r1, r3
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f7ff fdf9 	bl	8002b5e <HAL_UARTEx_RxEventCallback>
 8002f6c:	e002      	b.n	8002f74 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002f6e:	6878      	ldr	r0, [r7, #4]
 8002f70:	f7ff fde3 	bl	8002b3a <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002f74:	2300      	movs	r3, #0
 8002f76:	e002      	b.n	8002f7e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	e000      	b.n	8002f7e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002f7c:	2302      	movs	r3, #2
  }
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3730      	adds	r7, #48	; 0x30
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
	...

08002f88 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b084      	sub	sp, #16
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	691b      	ldr	r3, [r3, #16]
 8002f96:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	68da      	ldr	r2, [r3, #12]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	430a      	orrs	r2, r1
 8002fa4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	689a      	ldr	r2, [r3, #8]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	691b      	ldr	r3, [r3, #16]
 8002fae:	431a      	orrs	r2, r3
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	695b      	ldr	r3, [r3, #20]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	68db      	ldr	r3, [r3, #12]
 8002fbe:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002fc2:	f023 030c 	bic.w	r3, r3, #12
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	6812      	ldr	r2, [r2, #0]
 8002fca:	68b9      	ldr	r1, [r7, #8]
 8002fcc:	430b      	orrs	r3, r1
 8002fce:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	699a      	ldr	r2, [r3, #24]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	430a      	orrs	r2, r1
 8002fe4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a2c      	ldr	r2, [pc, #176]	; (800309c <UART_SetConfig+0x114>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d103      	bne.n	8002ff8 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002ff0:	f7fe fe1a 	bl	8001c28 <HAL_RCC_GetPCLK2Freq>
 8002ff4:	60f8      	str	r0, [r7, #12]
 8002ff6:	e002      	b.n	8002ffe <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002ff8:	f7fe fe02 	bl	8001c00 <HAL_RCC_GetPCLK1Freq>
 8002ffc:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002ffe:	68fa      	ldr	r2, [r7, #12]
 8003000:	4613      	mov	r3, r2
 8003002:	009b      	lsls	r3, r3, #2
 8003004:	4413      	add	r3, r2
 8003006:	009a      	lsls	r2, r3, #2
 8003008:	441a      	add	r2, r3
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	fbb2 f3f3 	udiv	r3, r2, r3
 8003014:	4a22      	ldr	r2, [pc, #136]	; (80030a0 <UART_SetConfig+0x118>)
 8003016:	fba2 2303 	umull	r2, r3, r2, r3
 800301a:	095b      	lsrs	r3, r3, #5
 800301c:	0119      	lsls	r1, r3, #4
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	4613      	mov	r3, r2
 8003022:	009b      	lsls	r3, r3, #2
 8003024:	4413      	add	r3, r2
 8003026:	009a      	lsls	r2, r3, #2
 8003028:	441a      	add	r2, r3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	fbb2 f2f3 	udiv	r2, r2, r3
 8003034:	4b1a      	ldr	r3, [pc, #104]	; (80030a0 <UART_SetConfig+0x118>)
 8003036:	fba3 0302 	umull	r0, r3, r3, r2
 800303a:	095b      	lsrs	r3, r3, #5
 800303c:	2064      	movs	r0, #100	; 0x64
 800303e:	fb00 f303 	mul.w	r3, r0, r3
 8003042:	1ad3      	subs	r3, r2, r3
 8003044:	011b      	lsls	r3, r3, #4
 8003046:	3332      	adds	r3, #50	; 0x32
 8003048:	4a15      	ldr	r2, [pc, #84]	; (80030a0 <UART_SetConfig+0x118>)
 800304a:	fba2 2303 	umull	r2, r3, r2, r3
 800304e:	095b      	lsrs	r3, r3, #5
 8003050:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003054:	4419      	add	r1, r3
 8003056:	68fa      	ldr	r2, [r7, #12]
 8003058:	4613      	mov	r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	4413      	add	r3, r2
 800305e:	009a      	lsls	r2, r3, #2
 8003060:	441a      	add	r2, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	fbb2 f2f3 	udiv	r2, r2, r3
 800306c:	4b0c      	ldr	r3, [pc, #48]	; (80030a0 <UART_SetConfig+0x118>)
 800306e:	fba3 0302 	umull	r0, r3, r3, r2
 8003072:	095b      	lsrs	r3, r3, #5
 8003074:	2064      	movs	r0, #100	; 0x64
 8003076:	fb00 f303 	mul.w	r3, r0, r3
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	011b      	lsls	r3, r3, #4
 800307e:	3332      	adds	r3, #50	; 0x32
 8003080:	4a07      	ldr	r2, [pc, #28]	; (80030a0 <UART_SetConfig+0x118>)
 8003082:	fba2 2303 	umull	r2, r3, r2, r3
 8003086:	095b      	lsrs	r3, r3, #5
 8003088:	f003 020f 	and.w	r2, r3, #15
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	440a      	add	r2, r1
 8003092:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003094:	bf00      	nop
 8003096:	3710      	adds	r7, #16
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40013800 	.word	0x40013800
 80030a0:	51eb851f 	.word	0x51eb851f

080030a4 <__errno>:
 80030a4:	4b01      	ldr	r3, [pc, #4]	; (80030ac <__errno+0x8>)
 80030a6:	6818      	ldr	r0, [r3, #0]
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	2000000c 	.word	0x2000000c

080030b0 <__libc_init_array>:
 80030b0:	b570      	push	{r4, r5, r6, lr}
 80030b2:	2600      	movs	r6, #0
 80030b4:	4d0c      	ldr	r5, [pc, #48]	; (80030e8 <__libc_init_array+0x38>)
 80030b6:	4c0d      	ldr	r4, [pc, #52]	; (80030ec <__libc_init_array+0x3c>)
 80030b8:	1b64      	subs	r4, r4, r5
 80030ba:	10a4      	asrs	r4, r4, #2
 80030bc:	42a6      	cmp	r6, r4
 80030be:	d109      	bne.n	80030d4 <__libc_init_array+0x24>
 80030c0:	f000 fc5c 	bl	800397c <_init>
 80030c4:	2600      	movs	r6, #0
 80030c6:	4d0a      	ldr	r5, [pc, #40]	; (80030f0 <__libc_init_array+0x40>)
 80030c8:	4c0a      	ldr	r4, [pc, #40]	; (80030f4 <__libc_init_array+0x44>)
 80030ca:	1b64      	subs	r4, r4, r5
 80030cc:	10a4      	asrs	r4, r4, #2
 80030ce:	42a6      	cmp	r6, r4
 80030d0:	d105      	bne.n	80030de <__libc_init_array+0x2e>
 80030d2:	bd70      	pop	{r4, r5, r6, pc}
 80030d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80030d8:	4798      	blx	r3
 80030da:	3601      	adds	r6, #1
 80030dc:	e7ee      	b.n	80030bc <__libc_init_array+0xc>
 80030de:	f855 3b04 	ldr.w	r3, [r5], #4
 80030e2:	4798      	blx	r3
 80030e4:	3601      	adds	r6, #1
 80030e6:	e7f2      	b.n	80030ce <__libc_init_array+0x1e>
 80030e8:	08003a74 	.word	0x08003a74
 80030ec:	08003a74 	.word	0x08003a74
 80030f0:	08003a74 	.word	0x08003a74
 80030f4:	08003a78 	.word	0x08003a78

080030f8 <memset>:
 80030f8:	4603      	mov	r3, r0
 80030fa:	4402      	add	r2, r0
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d100      	bne.n	8003102 <memset+0xa>
 8003100:	4770      	bx	lr
 8003102:	f803 1b01 	strb.w	r1, [r3], #1
 8003106:	e7f9      	b.n	80030fc <memset+0x4>

08003108 <siprintf>:
 8003108:	b40e      	push	{r1, r2, r3}
 800310a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800310e:	b500      	push	{lr}
 8003110:	b09c      	sub	sp, #112	; 0x70
 8003112:	ab1d      	add	r3, sp, #116	; 0x74
 8003114:	9002      	str	r0, [sp, #8]
 8003116:	9006      	str	r0, [sp, #24]
 8003118:	9107      	str	r1, [sp, #28]
 800311a:	9104      	str	r1, [sp, #16]
 800311c:	4808      	ldr	r0, [pc, #32]	; (8003140 <siprintf+0x38>)
 800311e:	4909      	ldr	r1, [pc, #36]	; (8003144 <siprintf+0x3c>)
 8003120:	f853 2b04 	ldr.w	r2, [r3], #4
 8003124:	9105      	str	r1, [sp, #20]
 8003126:	6800      	ldr	r0, [r0, #0]
 8003128:	a902      	add	r1, sp, #8
 800312a:	9301      	str	r3, [sp, #4]
 800312c:	f000 f868 	bl	8003200 <_svfiprintf_r>
 8003130:	2200      	movs	r2, #0
 8003132:	9b02      	ldr	r3, [sp, #8]
 8003134:	701a      	strb	r2, [r3, #0]
 8003136:	b01c      	add	sp, #112	; 0x70
 8003138:	f85d eb04 	ldr.w	lr, [sp], #4
 800313c:	b003      	add	sp, #12
 800313e:	4770      	bx	lr
 8003140:	2000000c 	.word	0x2000000c
 8003144:	ffff0208 	.word	0xffff0208

08003148 <__ssputs_r>:
 8003148:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800314c:	688e      	ldr	r6, [r1, #8]
 800314e:	4682      	mov	sl, r0
 8003150:	429e      	cmp	r6, r3
 8003152:	460c      	mov	r4, r1
 8003154:	4690      	mov	r8, r2
 8003156:	461f      	mov	r7, r3
 8003158:	d838      	bhi.n	80031cc <__ssputs_r+0x84>
 800315a:	898a      	ldrh	r2, [r1, #12]
 800315c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003160:	d032      	beq.n	80031c8 <__ssputs_r+0x80>
 8003162:	6825      	ldr	r5, [r4, #0]
 8003164:	6909      	ldr	r1, [r1, #16]
 8003166:	3301      	adds	r3, #1
 8003168:	eba5 0901 	sub.w	r9, r5, r1
 800316c:	6965      	ldr	r5, [r4, #20]
 800316e:	444b      	add	r3, r9
 8003170:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003174:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003178:	106d      	asrs	r5, r5, #1
 800317a:	429d      	cmp	r5, r3
 800317c:	bf38      	it	cc
 800317e:	461d      	movcc	r5, r3
 8003180:	0553      	lsls	r3, r2, #21
 8003182:	d531      	bpl.n	80031e8 <__ssputs_r+0xa0>
 8003184:	4629      	mov	r1, r5
 8003186:	f000 fb53 	bl	8003830 <_malloc_r>
 800318a:	4606      	mov	r6, r0
 800318c:	b950      	cbnz	r0, 80031a4 <__ssputs_r+0x5c>
 800318e:	230c      	movs	r3, #12
 8003190:	f04f 30ff 	mov.w	r0, #4294967295
 8003194:	f8ca 3000 	str.w	r3, [sl]
 8003198:	89a3      	ldrh	r3, [r4, #12]
 800319a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800319e:	81a3      	strh	r3, [r4, #12]
 80031a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80031a4:	464a      	mov	r2, r9
 80031a6:	6921      	ldr	r1, [r4, #16]
 80031a8:	f000 face 	bl	8003748 <memcpy>
 80031ac:	89a3      	ldrh	r3, [r4, #12]
 80031ae:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80031b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031b6:	81a3      	strh	r3, [r4, #12]
 80031b8:	6126      	str	r6, [r4, #16]
 80031ba:	444e      	add	r6, r9
 80031bc:	6026      	str	r6, [r4, #0]
 80031be:	463e      	mov	r6, r7
 80031c0:	6165      	str	r5, [r4, #20]
 80031c2:	eba5 0509 	sub.w	r5, r5, r9
 80031c6:	60a5      	str	r5, [r4, #8]
 80031c8:	42be      	cmp	r6, r7
 80031ca:	d900      	bls.n	80031ce <__ssputs_r+0x86>
 80031cc:	463e      	mov	r6, r7
 80031ce:	4632      	mov	r2, r6
 80031d0:	4641      	mov	r1, r8
 80031d2:	6820      	ldr	r0, [r4, #0]
 80031d4:	f000 fac6 	bl	8003764 <memmove>
 80031d8:	68a3      	ldr	r3, [r4, #8]
 80031da:	6822      	ldr	r2, [r4, #0]
 80031dc:	1b9b      	subs	r3, r3, r6
 80031de:	4432      	add	r2, r6
 80031e0:	2000      	movs	r0, #0
 80031e2:	60a3      	str	r3, [r4, #8]
 80031e4:	6022      	str	r2, [r4, #0]
 80031e6:	e7db      	b.n	80031a0 <__ssputs_r+0x58>
 80031e8:	462a      	mov	r2, r5
 80031ea:	f000 fb7b 	bl	80038e4 <_realloc_r>
 80031ee:	4606      	mov	r6, r0
 80031f0:	2800      	cmp	r0, #0
 80031f2:	d1e1      	bne.n	80031b8 <__ssputs_r+0x70>
 80031f4:	4650      	mov	r0, sl
 80031f6:	6921      	ldr	r1, [r4, #16]
 80031f8:	f000 face 	bl	8003798 <_free_r>
 80031fc:	e7c7      	b.n	800318e <__ssputs_r+0x46>
	...

08003200 <_svfiprintf_r>:
 8003200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003204:	4698      	mov	r8, r3
 8003206:	898b      	ldrh	r3, [r1, #12]
 8003208:	4607      	mov	r7, r0
 800320a:	061b      	lsls	r3, r3, #24
 800320c:	460d      	mov	r5, r1
 800320e:	4614      	mov	r4, r2
 8003210:	b09d      	sub	sp, #116	; 0x74
 8003212:	d50e      	bpl.n	8003232 <_svfiprintf_r+0x32>
 8003214:	690b      	ldr	r3, [r1, #16]
 8003216:	b963      	cbnz	r3, 8003232 <_svfiprintf_r+0x32>
 8003218:	2140      	movs	r1, #64	; 0x40
 800321a:	f000 fb09 	bl	8003830 <_malloc_r>
 800321e:	6028      	str	r0, [r5, #0]
 8003220:	6128      	str	r0, [r5, #16]
 8003222:	b920      	cbnz	r0, 800322e <_svfiprintf_r+0x2e>
 8003224:	230c      	movs	r3, #12
 8003226:	603b      	str	r3, [r7, #0]
 8003228:	f04f 30ff 	mov.w	r0, #4294967295
 800322c:	e0d1      	b.n	80033d2 <_svfiprintf_r+0x1d2>
 800322e:	2340      	movs	r3, #64	; 0x40
 8003230:	616b      	str	r3, [r5, #20]
 8003232:	2300      	movs	r3, #0
 8003234:	9309      	str	r3, [sp, #36]	; 0x24
 8003236:	2320      	movs	r3, #32
 8003238:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800323c:	2330      	movs	r3, #48	; 0x30
 800323e:	f04f 0901 	mov.w	r9, #1
 8003242:	f8cd 800c 	str.w	r8, [sp, #12]
 8003246:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80033ec <_svfiprintf_r+0x1ec>
 800324a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800324e:	4623      	mov	r3, r4
 8003250:	469a      	mov	sl, r3
 8003252:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003256:	b10a      	cbz	r2, 800325c <_svfiprintf_r+0x5c>
 8003258:	2a25      	cmp	r2, #37	; 0x25
 800325a:	d1f9      	bne.n	8003250 <_svfiprintf_r+0x50>
 800325c:	ebba 0b04 	subs.w	fp, sl, r4
 8003260:	d00b      	beq.n	800327a <_svfiprintf_r+0x7a>
 8003262:	465b      	mov	r3, fp
 8003264:	4622      	mov	r2, r4
 8003266:	4629      	mov	r1, r5
 8003268:	4638      	mov	r0, r7
 800326a:	f7ff ff6d 	bl	8003148 <__ssputs_r>
 800326e:	3001      	adds	r0, #1
 8003270:	f000 80aa 	beq.w	80033c8 <_svfiprintf_r+0x1c8>
 8003274:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003276:	445a      	add	r2, fp
 8003278:	9209      	str	r2, [sp, #36]	; 0x24
 800327a:	f89a 3000 	ldrb.w	r3, [sl]
 800327e:	2b00      	cmp	r3, #0
 8003280:	f000 80a2 	beq.w	80033c8 <_svfiprintf_r+0x1c8>
 8003284:	2300      	movs	r3, #0
 8003286:	f04f 32ff 	mov.w	r2, #4294967295
 800328a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800328e:	f10a 0a01 	add.w	sl, sl, #1
 8003292:	9304      	str	r3, [sp, #16]
 8003294:	9307      	str	r3, [sp, #28]
 8003296:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800329a:	931a      	str	r3, [sp, #104]	; 0x68
 800329c:	4654      	mov	r4, sl
 800329e:	2205      	movs	r2, #5
 80032a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032a4:	4851      	ldr	r0, [pc, #324]	; (80033ec <_svfiprintf_r+0x1ec>)
 80032a6:	f000 fa41 	bl	800372c <memchr>
 80032aa:	9a04      	ldr	r2, [sp, #16]
 80032ac:	b9d8      	cbnz	r0, 80032e6 <_svfiprintf_r+0xe6>
 80032ae:	06d0      	lsls	r0, r2, #27
 80032b0:	bf44      	itt	mi
 80032b2:	2320      	movmi	r3, #32
 80032b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80032b8:	0711      	lsls	r1, r2, #28
 80032ba:	bf44      	itt	mi
 80032bc:	232b      	movmi	r3, #43	; 0x2b
 80032be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80032c2:	f89a 3000 	ldrb.w	r3, [sl]
 80032c6:	2b2a      	cmp	r3, #42	; 0x2a
 80032c8:	d015      	beq.n	80032f6 <_svfiprintf_r+0xf6>
 80032ca:	4654      	mov	r4, sl
 80032cc:	2000      	movs	r0, #0
 80032ce:	f04f 0c0a 	mov.w	ip, #10
 80032d2:	9a07      	ldr	r2, [sp, #28]
 80032d4:	4621      	mov	r1, r4
 80032d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80032da:	3b30      	subs	r3, #48	; 0x30
 80032dc:	2b09      	cmp	r3, #9
 80032de:	d94e      	bls.n	800337e <_svfiprintf_r+0x17e>
 80032e0:	b1b0      	cbz	r0, 8003310 <_svfiprintf_r+0x110>
 80032e2:	9207      	str	r2, [sp, #28]
 80032e4:	e014      	b.n	8003310 <_svfiprintf_r+0x110>
 80032e6:	eba0 0308 	sub.w	r3, r0, r8
 80032ea:	fa09 f303 	lsl.w	r3, r9, r3
 80032ee:	4313      	orrs	r3, r2
 80032f0:	46a2      	mov	sl, r4
 80032f2:	9304      	str	r3, [sp, #16]
 80032f4:	e7d2      	b.n	800329c <_svfiprintf_r+0x9c>
 80032f6:	9b03      	ldr	r3, [sp, #12]
 80032f8:	1d19      	adds	r1, r3, #4
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	9103      	str	r1, [sp, #12]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	bfbb      	ittet	lt
 8003302:	425b      	neglt	r3, r3
 8003304:	f042 0202 	orrlt.w	r2, r2, #2
 8003308:	9307      	strge	r3, [sp, #28]
 800330a:	9307      	strlt	r3, [sp, #28]
 800330c:	bfb8      	it	lt
 800330e:	9204      	strlt	r2, [sp, #16]
 8003310:	7823      	ldrb	r3, [r4, #0]
 8003312:	2b2e      	cmp	r3, #46	; 0x2e
 8003314:	d10c      	bne.n	8003330 <_svfiprintf_r+0x130>
 8003316:	7863      	ldrb	r3, [r4, #1]
 8003318:	2b2a      	cmp	r3, #42	; 0x2a
 800331a:	d135      	bne.n	8003388 <_svfiprintf_r+0x188>
 800331c:	9b03      	ldr	r3, [sp, #12]
 800331e:	3402      	adds	r4, #2
 8003320:	1d1a      	adds	r2, r3, #4
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	9203      	str	r2, [sp, #12]
 8003326:	2b00      	cmp	r3, #0
 8003328:	bfb8      	it	lt
 800332a:	f04f 33ff 	movlt.w	r3, #4294967295
 800332e:	9305      	str	r3, [sp, #20]
 8003330:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80033fc <_svfiprintf_r+0x1fc>
 8003334:	2203      	movs	r2, #3
 8003336:	4650      	mov	r0, sl
 8003338:	7821      	ldrb	r1, [r4, #0]
 800333a:	f000 f9f7 	bl	800372c <memchr>
 800333e:	b140      	cbz	r0, 8003352 <_svfiprintf_r+0x152>
 8003340:	2340      	movs	r3, #64	; 0x40
 8003342:	eba0 000a 	sub.w	r0, r0, sl
 8003346:	fa03 f000 	lsl.w	r0, r3, r0
 800334a:	9b04      	ldr	r3, [sp, #16]
 800334c:	3401      	adds	r4, #1
 800334e:	4303      	orrs	r3, r0
 8003350:	9304      	str	r3, [sp, #16]
 8003352:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003356:	2206      	movs	r2, #6
 8003358:	4825      	ldr	r0, [pc, #148]	; (80033f0 <_svfiprintf_r+0x1f0>)
 800335a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800335e:	f000 f9e5 	bl	800372c <memchr>
 8003362:	2800      	cmp	r0, #0
 8003364:	d038      	beq.n	80033d8 <_svfiprintf_r+0x1d8>
 8003366:	4b23      	ldr	r3, [pc, #140]	; (80033f4 <_svfiprintf_r+0x1f4>)
 8003368:	bb1b      	cbnz	r3, 80033b2 <_svfiprintf_r+0x1b2>
 800336a:	9b03      	ldr	r3, [sp, #12]
 800336c:	3307      	adds	r3, #7
 800336e:	f023 0307 	bic.w	r3, r3, #7
 8003372:	3308      	adds	r3, #8
 8003374:	9303      	str	r3, [sp, #12]
 8003376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003378:	4433      	add	r3, r6
 800337a:	9309      	str	r3, [sp, #36]	; 0x24
 800337c:	e767      	b.n	800324e <_svfiprintf_r+0x4e>
 800337e:	460c      	mov	r4, r1
 8003380:	2001      	movs	r0, #1
 8003382:	fb0c 3202 	mla	r2, ip, r2, r3
 8003386:	e7a5      	b.n	80032d4 <_svfiprintf_r+0xd4>
 8003388:	2300      	movs	r3, #0
 800338a:	f04f 0c0a 	mov.w	ip, #10
 800338e:	4619      	mov	r1, r3
 8003390:	3401      	adds	r4, #1
 8003392:	9305      	str	r3, [sp, #20]
 8003394:	4620      	mov	r0, r4
 8003396:	f810 2b01 	ldrb.w	r2, [r0], #1
 800339a:	3a30      	subs	r2, #48	; 0x30
 800339c:	2a09      	cmp	r2, #9
 800339e:	d903      	bls.n	80033a8 <_svfiprintf_r+0x1a8>
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d0c5      	beq.n	8003330 <_svfiprintf_r+0x130>
 80033a4:	9105      	str	r1, [sp, #20]
 80033a6:	e7c3      	b.n	8003330 <_svfiprintf_r+0x130>
 80033a8:	4604      	mov	r4, r0
 80033aa:	2301      	movs	r3, #1
 80033ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80033b0:	e7f0      	b.n	8003394 <_svfiprintf_r+0x194>
 80033b2:	ab03      	add	r3, sp, #12
 80033b4:	9300      	str	r3, [sp, #0]
 80033b6:	462a      	mov	r2, r5
 80033b8:	4638      	mov	r0, r7
 80033ba:	4b0f      	ldr	r3, [pc, #60]	; (80033f8 <_svfiprintf_r+0x1f8>)
 80033bc:	a904      	add	r1, sp, #16
 80033be:	f3af 8000 	nop.w
 80033c2:	1c42      	adds	r2, r0, #1
 80033c4:	4606      	mov	r6, r0
 80033c6:	d1d6      	bne.n	8003376 <_svfiprintf_r+0x176>
 80033c8:	89ab      	ldrh	r3, [r5, #12]
 80033ca:	065b      	lsls	r3, r3, #25
 80033cc:	f53f af2c 	bmi.w	8003228 <_svfiprintf_r+0x28>
 80033d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80033d2:	b01d      	add	sp, #116	; 0x74
 80033d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033d8:	ab03      	add	r3, sp, #12
 80033da:	9300      	str	r3, [sp, #0]
 80033dc:	462a      	mov	r2, r5
 80033de:	4638      	mov	r0, r7
 80033e0:	4b05      	ldr	r3, [pc, #20]	; (80033f8 <_svfiprintf_r+0x1f8>)
 80033e2:	a904      	add	r1, sp, #16
 80033e4:	f000 f87c 	bl	80034e0 <_printf_i>
 80033e8:	e7eb      	b.n	80033c2 <_svfiprintf_r+0x1c2>
 80033ea:	bf00      	nop
 80033ec:	08003a3e 	.word	0x08003a3e
 80033f0:	08003a48 	.word	0x08003a48
 80033f4:	00000000 	.word	0x00000000
 80033f8:	08003149 	.word	0x08003149
 80033fc:	08003a44 	.word	0x08003a44

08003400 <_printf_common>:
 8003400:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003404:	4616      	mov	r6, r2
 8003406:	4699      	mov	r9, r3
 8003408:	688a      	ldr	r2, [r1, #8]
 800340a:	690b      	ldr	r3, [r1, #16]
 800340c:	4607      	mov	r7, r0
 800340e:	4293      	cmp	r3, r2
 8003410:	bfb8      	it	lt
 8003412:	4613      	movlt	r3, r2
 8003414:	6033      	str	r3, [r6, #0]
 8003416:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800341a:	460c      	mov	r4, r1
 800341c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003420:	b10a      	cbz	r2, 8003426 <_printf_common+0x26>
 8003422:	3301      	adds	r3, #1
 8003424:	6033      	str	r3, [r6, #0]
 8003426:	6823      	ldr	r3, [r4, #0]
 8003428:	0699      	lsls	r1, r3, #26
 800342a:	bf42      	ittt	mi
 800342c:	6833      	ldrmi	r3, [r6, #0]
 800342e:	3302      	addmi	r3, #2
 8003430:	6033      	strmi	r3, [r6, #0]
 8003432:	6825      	ldr	r5, [r4, #0]
 8003434:	f015 0506 	ands.w	r5, r5, #6
 8003438:	d106      	bne.n	8003448 <_printf_common+0x48>
 800343a:	f104 0a19 	add.w	sl, r4, #25
 800343e:	68e3      	ldr	r3, [r4, #12]
 8003440:	6832      	ldr	r2, [r6, #0]
 8003442:	1a9b      	subs	r3, r3, r2
 8003444:	42ab      	cmp	r3, r5
 8003446:	dc28      	bgt.n	800349a <_printf_common+0x9a>
 8003448:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800344c:	1e13      	subs	r3, r2, #0
 800344e:	6822      	ldr	r2, [r4, #0]
 8003450:	bf18      	it	ne
 8003452:	2301      	movne	r3, #1
 8003454:	0692      	lsls	r2, r2, #26
 8003456:	d42d      	bmi.n	80034b4 <_printf_common+0xb4>
 8003458:	4649      	mov	r1, r9
 800345a:	4638      	mov	r0, r7
 800345c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003460:	47c0      	blx	r8
 8003462:	3001      	adds	r0, #1
 8003464:	d020      	beq.n	80034a8 <_printf_common+0xa8>
 8003466:	6823      	ldr	r3, [r4, #0]
 8003468:	68e5      	ldr	r5, [r4, #12]
 800346a:	f003 0306 	and.w	r3, r3, #6
 800346e:	2b04      	cmp	r3, #4
 8003470:	bf18      	it	ne
 8003472:	2500      	movne	r5, #0
 8003474:	6832      	ldr	r2, [r6, #0]
 8003476:	f04f 0600 	mov.w	r6, #0
 800347a:	68a3      	ldr	r3, [r4, #8]
 800347c:	bf08      	it	eq
 800347e:	1aad      	subeq	r5, r5, r2
 8003480:	6922      	ldr	r2, [r4, #16]
 8003482:	bf08      	it	eq
 8003484:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003488:	4293      	cmp	r3, r2
 800348a:	bfc4      	itt	gt
 800348c:	1a9b      	subgt	r3, r3, r2
 800348e:	18ed      	addgt	r5, r5, r3
 8003490:	341a      	adds	r4, #26
 8003492:	42b5      	cmp	r5, r6
 8003494:	d11a      	bne.n	80034cc <_printf_common+0xcc>
 8003496:	2000      	movs	r0, #0
 8003498:	e008      	b.n	80034ac <_printf_common+0xac>
 800349a:	2301      	movs	r3, #1
 800349c:	4652      	mov	r2, sl
 800349e:	4649      	mov	r1, r9
 80034a0:	4638      	mov	r0, r7
 80034a2:	47c0      	blx	r8
 80034a4:	3001      	adds	r0, #1
 80034a6:	d103      	bne.n	80034b0 <_printf_common+0xb0>
 80034a8:	f04f 30ff 	mov.w	r0, #4294967295
 80034ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034b0:	3501      	adds	r5, #1
 80034b2:	e7c4      	b.n	800343e <_printf_common+0x3e>
 80034b4:	2030      	movs	r0, #48	; 0x30
 80034b6:	18e1      	adds	r1, r4, r3
 80034b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80034bc:	1c5a      	adds	r2, r3, #1
 80034be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80034c2:	4422      	add	r2, r4
 80034c4:	3302      	adds	r3, #2
 80034c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80034ca:	e7c5      	b.n	8003458 <_printf_common+0x58>
 80034cc:	2301      	movs	r3, #1
 80034ce:	4622      	mov	r2, r4
 80034d0:	4649      	mov	r1, r9
 80034d2:	4638      	mov	r0, r7
 80034d4:	47c0      	blx	r8
 80034d6:	3001      	adds	r0, #1
 80034d8:	d0e6      	beq.n	80034a8 <_printf_common+0xa8>
 80034da:	3601      	adds	r6, #1
 80034dc:	e7d9      	b.n	8003492 <_printf_common+0x92>
	...

080034e0 <_printf_i>:
 80034e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80034e4:	460c      	mov	r4, r1
 80034e6:	7e27      	ldrb	r7, [r4, #24]
 80034e8:	4691      	mov	r9, r2
 80034ea:	2f78      	cmp	r7, #120	; 0x78
 80034ec:	4680      	mov	r8, r0
 80034ee:	469a      	mov	sl, r3
 80034f0:	990c      	ldr	r1, [sp, #48]	; 0x30
 80034f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80034f6:	d807      	bhi.n	8003508 <_printf_i+0x28>
 80034f8:	2f62      	cmp	r7, #98	; 0x62
 80034fa:	d80a      	bhi.n	8003512 <_printf_i+0x32>
 80034fc:	2f00      	cmp	r7, #0
 80034fe:	f000 80d9 	beq.w	80036b4 <_printf_i+0x1d4>
 8003502:	2f58      	cmp	r7, #88	; 0x58
 8003504:	f000 80a4 	beq.w	8003650 <_printf_i+0x170>
 8003508:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800350c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003510:	e03a      	b.n	8003588 <_printf_i+0xa8>
 8003512:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003516:	2b15      	cmp	r3, #21
 8003518:	d8f6      	bhi.n	8003508 <_printf_i+0x28>
 800351a:	a001      	add	r0, pc, #4	; (adr r0, 8003520 <_printf_i+0x40>)
 800351c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8003520:	08003579 	.word	0x08003579
 8003524:	0800358d 	.word	0x0800358d
 8003528:	08003509 	.word	0x08003509
 800352c:	08003509 	.word	0x08003509
 8003530:	08003509 	.word	0x08003509
 8003534:	08003509 	.word	0x08003509
 8003538:	0800358d 	.word	0x0800358d
 800353c:	08003509 	.word	0x08003509
 8003540:	08003509 	.word	0x08003509
 8003544:	08003509 	.word	0x08003509
 8003548:	08003509 	.word	0x08003509
 800354c:	0800369b 	.word	0x0800369b
 8003550:	080035bd 	.word	0x080035bd
 8003554:	0800367d 	.word	0x0800367d
 8003558:	08003509 	.word	0x08003509
 800355c:	08003509 	.word	0x08003509
 8003560:	080036bd 	.word	0x080036bd
 8003564:	08003509 	.word	0x08003509
 8003568:	080035bd 	.word	0x080035bd
 800356c:	08003509 	.word	0x08003509
 8003570:	08003509 	.word	0x08003509
 8003574:	08003685 	.word	0x08003685
 8003578:	680b      	ldr	r3, [r1, #0]
 800357a:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800357e:	1d1a      	adds	r2, r3, #4
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	600a      	str	r2, [r1, #0]
 8003584:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003588:	2301      	movs	r3, #1
 800358a:	e0a4      	b.n	80036d6 <_printf_i+0x1f6>
 800358c:	6825      	ldr	r5, [r4, #0]
 800358e:	6808      	ldr	r0, [r1, #0]
 8003590:	062e      	lsls	r6, r5, #24
 8003592:	f100 0304 	add.w	r3, r0, #4
 8003596:	d50a      	bpl.n	80035ae <_printf_i+0xce>
 8003598:	6805      	ldr	r5, [r0, #0]
 800359a:	600b      	str	r3, [r1, #0]
 800359c:	2d00      	cmp	r5, #0
 800359e:	da03      	bge.n	80035a8 <_printf_i+0xc8>
 80035a0:	232d      	movs	r3, #45	; 0x2d
 80035a2:	426d      	negs	r5, r5
 80035a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80035a8:	230a      	movs	r3, #10
 80035aa:	485e      	ldr	r0, [pc, #376]	; (8003724 <_printf_i+0x244>)
 80035ac:	e019      	b.n	80035e2 <_printf_i+0x102>
 80035ae:	f015 0f40 	tst.w	r5, #64	; 0x40
 80035b2:	6805      	ldr	r5, [r0, #0]
 80035b4:	600b      	str	r3, [r1, #0]
 80035b6:	bf18      	it	ne
 80035b8:	b22d      	sxthne	r5, r5
 80035ba:	e7ef      	b.n	800359c <_printf_i+0xbc>
 80035bc:	680b      	ldr	r3, [r1, #0]
 80035be:	6825      	ldr	r5, [r4, #0]
 80035c0:	1d18      	adds	r0, r3, #4
 80035c2:	6008      	str	r0, [r1, #0]
 80035c4:	0628      	lsls	r0, r5, #24
 80035c6:	d501      	bpl.n	80035cc <_printf_i+0xec>
 80035c8:	681d      	ldr	r5, [r3, #0]
 80035ca:	e002      	b.n	80035d2 <_printf_i+0xf2>
 80035cc:	0669      	lsls	r1, r5, #25
 80035ce:	d5fb      	bpl.n	80035c8 <_printf_i+0xe8>
 80035d0:	881d      	ldrh	r5, [r3, #0]
 80035d2:	2f6f      	cmp	r7, #111	; 0x6f
 80035d4:	bf0c      	ite	eq
 80035d6:	2308      	moveq	r3, #8
 80035d8:	230a      	movne	r3, #10
 80035da:	4852      	ldr	r0, [pc, #328]	; (8003724 <_printf_i+0x244>)
 80035dc:	2100      	movs	r1, #0
 80035de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80035e2:	6866      	ldr	r6, [r4, #4]
 80035e4:	2e00      	cmp	r6, #0
 80035e6:	bfa8      	it	ge
 80035e8:	6821      	ldrge	r1, [r4, #0]
 80035ea:	60a6      	str	r6, [r4, #8]
 80035ec:	bfa4      	itt	ge
 80035ee:	f021 0104 	bicge.w	r1, r1, #4
 80035f2:	6021      	strge	r1, [r4, #0]
 80035f4:	b90d      	cbnz	r5, 80035fa <_printf_i+0x11a>
 80035f6:	2e00      	cmp	r6, #0
 80035f8:	d04d      	beq.n	8003696 <_printf_i+0x1b6>
 80035fa:	4616      	mov	r6, r2
 80035fc:	fbb5 f1f3 	udiv	r1, r5, r3
 8003600:	fb03 5711 	mls	r7, r3, r1, r5
 8003604:	5dc7      	ldrb	r7, [r0, r7]
 8003606:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800360a:	462f      	mov	r7, r5
 800360c:	42bb      	cmp	r3, r7
 800360e:	460d      	mov	r5, r1
 8003610:	d9f4      	bls.n	80035fc <_printf_i+0x11c>
 8003612:	2b08      	cmp	r3, #8
 8003614:	d10b      	bne.n	800362e <_printf_i+0x14e>
 8003616:	6823      	ldr	r3, [r4, #0]
 8003618:	07df      	lsls	r7, r3, #31
 800361a:	d508      	bpl.n	800362e <_printf_i+0x14e>
 800361c:	6923      	ldr	r3, [r4, #16]
 800361e:	6861      	ldr	r1, [r4, #4]
 8003620:	4299      	cmp	r1, r3
 8003622:	bfde      	ittt	le
 8003624:	2330      	movle	r3, #48	; 0x30
 8003626:	f806 3c01 	strble.w	r3, [r6, #-1]
 800362a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800362e:	1b92      	subs	r2, r2, r6
 8003630:	6122      	str	r2, [r4, #16]
 8003632:	464b      	mov	r3, r9
 8003634:	4621      	mov	r1, r4
 8003636:	4640      	mov	r0, r8
 8003638:	f8cd a000 	str.w	sl, [sp]
 800363c:	aa03      	add	r2, sp, #12
 800363e:	f7ff fedf 	bl	8003400 <_printf_common>
 8003642:	3001      	adds	r0, #1
 8003644:	d14c      	bne.n	80036e0 <_printf_i+0x200>
 8003646:	f04f 30ff 	mov.w	r0, #4294967295
 800364a:	b004      	add	sp, #16
 800364c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003650:	4834      	ldr	r0, [pc, #208]	; (8003724 <_printf_i+0x244>)
 8003652:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003656:	680e      	ldr	r6, [r1, #0]
 8003658:	6823      	ldr	r3, [r4, #0]
 800365a:	f856 5b04 	ldr.w	r5, [r6], #4
 800365e:	061f      	lsls	r7, r3, #24
 8003660:	600e      	str	r6, [r1, #0]
 8003662:	d514      	bpl.n	800368e <_printf_i+0x1ae>
 8003664:	07d9      	lsls	r1, r3, #31
 8003666:	bf44      	itt	mi
 8003668:	f043 0320 	orrmi.w	r3, r3, #32
 800366c:	6023      	strmi	r3, [r4, #0]
 800366e:	b91d      	cbnz	r5, 8003678 <_printf_i+0x198>
 8003670:	6823      	ldr	r3, [r4, #0]
 8003672:	f023 0320 	bic.w	r3, r3, #32
 8003676:	6023      	str	r3, [r4, #0]
 8003678:	2310      	movs	r3, #16
 800367a:	e7af      	b.n	80035dc <_printf_i+0xfc>
 800367c:	6823      	ldr	r3, [r4, #0]
 800367e:	f043 0320 	orr.w	r3, r3, #32
 8003682:	6023      	str	r3, [r4, #0]
 8003684:	2378      	movs	r3, #120	; 0x78
 8003686:	4828      	ldr	r0, [pc, #160]	; (8003728 <_printf_i+0x248>)
 8003688:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800368c:	e7e3      	b.n	8003656 <_printf_i+0x176>
 800368e:	065e      	lsls	r6, r3, #25
 8003690:	bf48      	it	mi
 8003692:	b2ad      	uxthmi	r5, r5
 8003694:	e7e6      	b.n	8003664 <_printf_i+0x184>
 8003696:	4616      	mov	r6, r2
 8003698:	e7bb      	b.n	8003612 <_printf_i+0x132>
 800369a:	680b      	ldr	r3, [r1, #0]
 800369c:	6826      	ldr	r6, [r4, #0]
 800369e:	1d1d      	adds	r5, r3, #4
 80036a0:	6960      	ldr	r0, [r4, #20]
 80036a2:	600d      	str	r5, [r1, #0]
 80036a4:	0635      	lsls	r5, r6, #24
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	d501      	bpl.n	80036ae <_printf_i+0x1ce>
 80036aa:	6018      	str	r0, [r3, #0]
 80036ac:	e002      	b.n	80036b4 <_printf_i+0x1d4>
 80036ae:	0671      	lsls	r1, r6, #25
 80036b0:	d5fb      	bpl.n	80036aa <_printf_i+0x1ca>
 80036b2:	8018      	strh	r0, [r3, #0]
 80036b4:	2300      	movs	r3, #0
 80036b6:	4616      	mov	r6, r2
 80036b8:	6123      	str	r3, [r4, #16]
 80036ba:	e7ba      	b.n	8003632 <_printf_i+0x152>
 80036bc:	680b      	ldr	r3, [r1, #0]
 80036be:	1d1a      	adds	r2, r3, #4
 80036c0:	600a      	str	r2, [r1, #0]
 80036c2:	681e      	ldr	r6, [r3, #0]
 80036c4:	2100      	movs	r1, #0
 80036c6:	4630      	mov	r0, r6
 80036c8:	6862      	ldr	r2, [r4, #4]
 80036ca:	f000 f82f 	bl	800372c <memchr>
 80036ce:	b108      	cbz	r0, 80036d4 <_printf_i+0x1f4>
 80036d0:	1b80      	subs	r0, r0, r6
 80036d2:	6060      	str	r0, [r4, #4]
 80036d4:	6863      	ldr	r3, [r4, #4]
 80036d6:	6123      	str	r3, [r4, #16]
 80036d8:	2300      	movs	r3, #0
 80036da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80036de:	e7a8      	b.n	8003632 <_printf_i+0x152>
 80036e0:	4632      	mov	r2, r6
 80036e2:	4649      	mov	r1, r9
 80036e4:	4640      	mov	r0, r8
 80036e6:	6923      	ldr	r3, [r4, #16]
 80036e8:	47d0      	blx	sl
 80036ea:	3001      	adds	r0, #1
 80036ec:	d0ab      	beq.n	8003646 <_printf_i+0x166>
 80036ee:	6823      	ldr	r3, [r4, #0]
 80036f0:	079b      	lsls	r3, r3, #30
 80036f2:	d413      	bmi.n	800371c <_printf_i+0x23c>
 80036f4:	68e0      	ldr	r0, [r4, #12]
 80036f6:	9b03      	ldr	r3, [sp, #12]
 80036f8:	4298      	cmp	r0, r3
 80036fa:	bfb8      	it	lt
 80036fc:	4618      	movlt	r0, r3
 80036fe:	e7a4      	b.n	800364a <_printf_i+0x16a>
 8003700:	2301      	movs	r3, #1
 8003702:	4632      	mov	r2, r6
 8003704:	4649      	mov	r1, r9
 8003706:	4640      	mov	r0, r8
 8003708:	47d0      	blx	sl
 800370a:	3001      	adds	r0, #1
 800370c:	d09b      	beq.n	8003646 <_printf_i+0x166>
 800370e:	3501      	adds	r5, #1
 8003710:	68e3      	ldr	r3, [r4, #12]
 8003712:	9903      	ldr	r1, [sp, #12]
 8003714:	1a5b      	subs	r3, r3, r1
 8003716:	42ab      	cmp	r3, r5
 8003718:	dcf2      	bgt.n	8003700 <_printf_i+0x220>
 800371a:	e7eb      	b.n	80036f4 <_printf_i+0x214>
 800371c:	2500      	movs	r5, #0
 800371e:	f104 0619 	add.w	r6, r4, #25
 8003722:	e7f5      	b.n	8003710 <_printf_i+0x230>
 8003724:	08003a4f 	.word	0x08003a4f
 8003728:	08003a60 	.word	0x08003a60

0800372c <memchr>:
 800372c:	4603      	mov	r3, r0
 800372e:	b510      	push	{r4, lr}
 8003730:	b2c9      	uxtb	r1, r1
 8003732:	4402      	add	r2, r0
 8003734:	4293      	cmp	r3, r2
 8003736:	4618      	mov	r0, r3
 8003738:	d101      	bne.n	800373e <memchr+0x12>
 800373a:	2000      	movs	r0, #0
 800373c:	e003      	b.n	8003746 <memchr+0x1a>
 800373e:	7804      	ldrb	r4, [r0, #0]
 8003740:	3301      	adds	r3, #1
 8003742:	428c      	cmp	r4, r1
 8003744:	d1f6      	bne.n	8003734 <memchr+0x8>
 8003746:	bd10      	pop	{r4, pc}

08003748 <memcpy>:
 8003748:	440a      	add	r2, r1
 800374a:	4291      	cmp	r1, r2
 800374c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003750:	d100      	bne.n	8003754 <memcpy+0xc>
 8003752:	4770      	bx	lr
 8003754:	b510      	push	{r4, lr}
 8003756:	f811 4b01 	ldrb.w	r4, [r1], #1
 800375a:	4291      	cmp	r1, r2
 800375c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003760:	d1f9      	bne.n	8003756 <memcpy+0xe>
 8003762:	bd10      	pop	{r4, pc}

08003764 <memmove>:
 8003764:	4288      	cmp	r0, r1
 8003766:	b510      	push	{r4, lr}
 8003768:	eb01 0402 	add.w	r4, r1, r2
 800376c:	d902      	bls.n	8003774 <memmove+0x10>
 800376e:	4284      	cmp	r4, r0
 8003770:	4623      	mov	r3, r4
 8003772:	d807      	bhi.n	8003784 <memmove+0x20>
 8003774:	1e43      	subs	r3, r0, #1
 8003776:	42a1      	cmp	r1, r4
 8003778:	d008      	beq.n	800378c <memmove+0x28>
 800377a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800377e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003782:	e7f8      	b.n	8003776 <memmove+0x12>
 8003784:	4601      	mov	r1, r0
 8003786:	4402      	add	r2, r0
 8003788:	428a      	cmp	r2, r1
 800378a:	d100      	bne.n	800378e <memmove+0x2a>
 800378c:	bd10      	pop	{r4, pc}
 800378e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003792:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003796:	e7f7      	b.n	8003788 <memmove+0x24>

08003798 <_free_r>:
 8003798:	b538      	push	{r3, r4, r5, lr}
 800379a:	4605      	mov	r5, r0
 800379c:	2900      	cmp	r1, #0
 800379e:	d043      	beq.n	8003828 <_free_r+0x90>
 80037a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80037a4:	1f0c      	subs	r4, r1, #4
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	bfb8      	it	lt
 80037aa:	18e4      	addlt	r4, r4, r3
 80037ac:	f000 f8d0 	bl	8003950 <__malloc_lock>
 80037b0:	4a1e      	ldr	r2, [pc, #120]	; (800382c <_free_r+0x94>)
 80037b2:	6813      	ldr	r3, [r2, #0]
 80037b4:	4610      	mov	r0, r2
 80037b6:	b933      	cbnz	r3, 80037c6 <_free_r+0x2e>
 80037b8:	6063      	str	r3, [r4, #4]
 80037ba:	6014      	str	r4, [r2, #0]
 80037bc:	4628      	mov	r0, r5
 80037be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80037c2:	f000 b8cb 	b.w	800395c <__malloc_unlock>
 80037c6:	42a3      	cmp	r3, r4
 80037c8:	d90a      	bls.n	80037e0 <_free_r+0x48>
 80037ca:	6821      	ldr	r1, [r4, #0]
 80037cc:	1862      	adds	r2, r4, r1
 80037ce:	4293      	cmp	r3, r2
 80037d0:	bf01      	itttt	eq
 80037d2:	681a      	ldreq	r2, [r3, #0]
 80037d4:	685b      	ldreq	r3, [r3, #4]
 80037d6:	1852      	addeq	r2, r2, r1
 80037d8:	6022      	streq	r2, [r4, #0]
 80037da:	6063      	str	r3, [r4, #4]
 80037dc:	6004      	str	r4, [r0, #0]
 80037de:	e7ed      	b.n	80037bc <_free_r+0x24>
 80037e0:	461a      	mov	r2, r3
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	b10b      	cbz	r3, 80037ea <_free_r+0x52>
 80037e6:	42a3      	cmp	r3, r4
 80037e8:	d9fa      	bls.n	80037e0 <_free_r+0x48>
 80037ea:	6811      	ldr	r1, [r2, #0]
 80037ec:	1850      	adds	r0, r2, r1
 80037ee:	42a0      	cmp	r0, r4
 80037f0:	d10b      	bne.n	800380a <_free_r+0x72>
 80037f2:	6820      	ldr	r0, [r4, #0]
 80037f4:	4401      	add	r1, r0
 80037f6:	1850      	adds	r0, r2, r1
 80037f8:	4283      	cmp	r3, r0
 80037fa:	6011      	str	r1, [r2, #0]
 80037fc:	d1de      	bne.n	80037bc <_free_r+0x24>
 80037fe:	6818      	ldr	r0, [r3, #0]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	4401      	add	r1, r0
 8003804:	6011      	str	r1, [r2, #0]
 8003806:	6053      	str	r3, [r2, #4]
 8003808:	e7d8      	b.n	80037bc <_free_r+0x24>
 800380a:	d902      	bls.n	8003812 <_free_r+0x7a>
 800380c:	230c      	movs	r3, #12
 800380e:	602b      	str	r3, [r5, #0]
 8003810:	e7d4      	b.n	80037bc <_free_r+0x24>
 8003812:	6820      	ldr	r0, [r4, #0]
 8003814:	1821      	adds	r1, r4, r0
 8003816:	428b      	cmp	r3, r1
 8003818:	bf01      	itttt	eq
 800381a:	6819      	ldreq	r1, [r3, #0]
 800381c:	685b      	ldreq	r3, [r3, #4]
 800381e:	1809      	addeq	r1, r1, r0
 8003820:	6021      	streq	r1, [r4, #0]
 8003822:	6063      	str	r3, [r4, #4]
 8003824:	6054      	str	r4, [r2, #4]
 8003826:	e7c9      	b.n	80037bc <_free_r+0x24>
 8003828:	bd38      	pop	{r3, r4, r5, pc}
 800382a:	bf00      	nop
 800382c:	20000094 	.word	0x20000094

08003830 <_malloc_r>:
 8003830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003832:	1ccd      	adds	r5, r1, #3
 8003834:	f025 0503 	bic.w	r5, r5, #3
 8003838:	3508      	adds	r5, #8
 800383a:	2d0c      	cmp	r5, #12
 800383c:	bf38      	it	cc
 800383e:	250c      	movcc	r5, #12
 8003840:	2d00      	cmp	r5, #0
 8003842:	4606      	mov	r6, r0
 8003844:	db01      	blt.n	800384a <_malloc_r+0x1a>
 8003846:	42a9      	cmp	r1, r5
 8003848:	d903      	bls.n	8003852 <_malloc_r+0x22>
 800384a:	230c      	movs	r3, #12
 800384c:	6033      	str	r3, [r6, #0]
 800384e:	2000      	movs	r0, #0
 8003850:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003852:	f000 f87d 	bl	8003950 <__malloc_lock>
 8003856:	4921      	ldr	r1, [pc, #132]	; (80038dc <_malloc_r+0xac>)
 8003858:	680a      	ldr	r2, [r1, #0]
 800385a:	4614      	mov	r4, r2
 800385c:	b99c      	cbnz	r4, 8003886 <_malloc_r+0x56>
 800385e:	4f20      	ldr	r7, [pc, #128]	; (80038e0 <_malloc_r+0xb0>)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	b923      	cbnz	r3, 800386e <_malloc_r+0x3e>
 8003864:	4621      	mov	r1, r4
 8003866:	4630      	mov	r0, r6
 8003868:	f000 f862 	bl	8003930 <_sbrk_r>
 800386c:	6038      	str	r0, [r7, #0]
 800386e:	4629      	mov	r1, r5
 8003870:	4630      	mov	r0, r6
 8003872:	f000 f85d 	bl	8003930 <_sbrk_r>
 8003876:	1c43      	adds	r3, r0, #1
 8003878:	d123      	bne.n	80038c2 <_malloc_r+0x92>
 800387a:	230c      	movs	r3, #12
 800387c:	4630      	mov	r0, r6
 800387e:	6033      	str	r3, [r6, #0]
 8003880:	f000 f86c 	bl	800395c <__malloc_unlock>
 8003884:	e7e3      	b.n	800384e <_malloc_r+0x1e>
 8003886:	6823      	ldr	r3, [r4, #0]
 8003888:	1b5b      	subs	r3, r3, r5
 800388a:	d417      	bmi.n	80038bc <_malloc_r+0x8c>
 800388c:	2b0b      	cmp	r3, #11
 800388e:	d903      	bls.n	8003898 <_malloc_r+0x68>
 8003890:	6023      	str	r3, [r4, #0]
 8003892:	441c      	add	r4, r3
 8003894:	6025      	str	r5, [r4, #0]
 8003896:	e004      	b.n	80038a2 <_malloc_r+0x72>
 8003898:	6863      	ldr	r3, [r4, #4]
 800389a:	42a2      	cmp	r2, r4
 800389c:	bf0c      	ite	eq
 800389e:	600b      	streq	r3, [r1, #0]
 80038a0:	6053      	strne	r3, [r2, #4]
 80038a2:	4630      	mov	r0, r6
 80038a4:	f000 f85a 	bl	800395c <__malloc_unlock>
 80038a8:	f104 000b 	add.w	r0, r4, #11
 80038ac:	1d23      	adds	r3, r4, #4
 80038ae:	f020 0007 	bic.w	r0, r0, #7
 80038b2:	1ac2      	subs	r2, r0, r3
 80038b4:	d0cc      	beq.n	8003850 <_malloc_r+0x20>
 80038b6:	1a1b      	subs	r3, r3, r0
 80038b8:	50a3      	str	r3, [r4, r2]
 80038ba:	e7c9      	b.n	8003850 <_malloc_r+0x20>
 80038bc:	4622      	mov	r2, r4
 80038be:	6864      	ldr	r4, [r4, #4]
 80038c0:	e7cc      	b.n	800385c <_malloc_r+0x2c>
 80038c2:	1cc4      	adds	r4, r0, #3
 80038c4:	f024 0403 	bic.w	r4, r4, #3
 80038c8:	42a0      	cmp	r0, r4
 80038ca:	d0e3      	beq.n	8003894 <_malloc_r+0x64>
 80038cc:	1a21      	subs	r1, r4, r0
 80038ce:	4630      	mov	r0, r6
 80038d0:	f000 f82e 	bl	8003930 <_sbrk_r>
 80038d4:	3001      	adds	r0, #1
 80038d6:	d1dd      	bne.n	8003894 <_malloc_r+0x64>
 80038d8:	e7cf      	b.n	800387a <_malloc_r+0x4a>
 80038da:	bf00      	nop
 80038dc:	20000094 	.word	0x20000094
 80038e0:	20000098 	.word	0x20000098

080038e4 <_realloc_r>:
 80038e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038e6:	4607      	mov	r7, r0
 80038e8:	4614      	mov	r4, r2
 80038ea:	460e      	mov	r6, r1
 80038ec:	b921      	cbnz	r1, 80038f8 <_realloc_r+0x14>
 80038ee:	4611      	mov	r1, r2
 80038f0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80038f4:	f7ff bf9c 	b.w	8003830 <_malloc_r>
 80038f8:	b922      	cbnz	r2, 8003904 <_realloc_r+0x20>
 80038fa:	f7ff ff4d 	bl	8003798 <_free_r>
 80038fe:	4625      	mov	r5, r4
 8003900:	4628      	mov	r0, r5
 8003902:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003904:	f000 f830 	bl	8003968 <_malloc_usable_size_r>
 8003908:	42a0      	cmp	r0, r4
 800390a:	d20f      	bcs.n	800392c <_realloc_r+0x48>
 800390c:	4621      	mov	r1, r4
 800390e:	4638      	mov	r0, r7
 8003910:	f7ff ff8e 	bl	8003830 <_malloc_r>
 8003914:	4605      	mov	r5, r0
 8003916:	2800      	cmp	r0, #0
 8003918:	d0f2      	beq.n	8003900 <_realloc_r+0x1c>
 800391a:	4631      	mov	r1, r6
 800391c:	4622      	mov	r2, r4
 800391e:	f7ff ff13 	bl	8003748 <memcpy>
 8003922:	4631      	mov	r1, r6
 8003924:	4638      	mov	r0, r7
 8003926:	f7ff ff37 	bl	8003798 <_free_r>
 800392a:	e7e9      	b.n	8003900 <_realloc_r+0x1c>
 800392c:	4635      	mov	r5, r6
 800392e:	e7e7      	b.n	8003900 <_realloc_r+0x1c>

08003930 <_sbrk_r>:
 8003930:	b538      	push	{r3, r4, r5, lr}
 8003932:	2300      	movs	r3, #0
 8003934:	4d05      	ldr	r5, [pc, #20]	; (800394c <_sbrk_r+0x1c>)
 8003936:	4604      	mov	r4, r0
 8003938:	4608      	mov	r0, r1
 800393a:	602b      	str	r3, [r5, #0]
 800393c:	f7fc ffdc 	bl	80008f8 <_sbrk>
 8003940:	1c43      	adds	r3, r0, #1
 8003942:	d102      	bne.n	800394a <_sbrk_r+0x1a>
 8003944:	682b      	ldr	r3, [r5, #0]
 8003946:	b103      	cbz	r3, 800394a <_sbrk_r+0x1a>
 8003948:	6023      	str	r3, [r4, #0]
 800394a:	bd38      	pop	{r3, r4, r5, pc}
 800394c:	20000454 	.word	0x20000454

08003950 <__malloc_lock>:
 8003950:	4801      	ldr	r0, [pc, #4]	; (8003958 <__malloc_lock+0x8>)
 8003952:	f000 b811 	b.w	8003978 <__retarget_lock_acquire_recursive>
 8003956:	bf00      	nop
 8003958:	2000045c 	.word	0x2000045c

0800395c <__malloc_unlock>:
 800395c:	4801      	ldr	r0, [pc, #4]	; (8003964 <__malloc_unlock+0x8>)
 800395e:	f000 b80c 	b.w	800397a <__retarget_lock_release_recursive>
 8003962:	bf00      	nop
 8003964:	2000045c 	.word	0x2000045c

08003968 <_malloc_usable_size_r>:
 8003968:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800396c:	1f18      	subs	r0, r3, #4
 800396e:	2b00      	cmp	r3, #0
 8003970:	bfbc      	itt	lt
 8003972:	580b      	ldrlt	r3, [r1, r0]
 8003974:	18c0      	addlt	r0, r0, r3
 8003976:	4770      	bx	lr

08003978 <__retarget_lock_acquire_recursive>:
 8003978:	4770      	bx	lr

0800397a <__retarget_lock_release_recursive>:
 800397a:	4770      	bx	lr

0800397c <_init>:
 800397c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800397e:	bf00      	nop
 8003980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003982:	bc08      	pop	{r3}
 8003984:	469e      	mov	lr, r3
 8003986:	4770      	bx	lr

08003988 <_fini>:
 8003988:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800398a:	bf00      	nop
 800398c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800398e:	bc08      	pop	{r3}
 8003990:	469e      	mov	lr, r3
 8003992:	4770      	bx	lr
