# Router 1x3 â€“ Verilog RTL Project

This project implements a **1x3 Packet-Based Router** using Verilog HDL. The router accepts input data and routes it to one of three output channels based on the control signal, using FSM (Finite State Machine) design principles.

---

## ğŸ”§ Features

- **FSM-based Control Logic**
- **Modular RTL Design**
- **Synchronous Reset & Clock**
- **Three Output Channels**
- **Parameterized Width Support**
- **Functional Verification using Testbench**

---

## ğŸ“ Project Structure

