
# ##############################################################################
# BFM simulation system
# Automatically created by Create and Import Peripheral Wizard
# Thu Aug 13 21:51:30 2015
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT sys_reset = sys_reset, DIR = I, SIGIS = RST
 PORT sys_clk = sys_clk, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000


BEGIN cdn_axi4_lite_master_bfm_wrap
 PARAMETER INSTANCE = bfm_processor
 PARAMETER HW_VER = 2.01.b
 BUS_INTERFACE M_AXI_LITE = axi4lite_bus
 PORT M_AXI_LITE_ACLK = sys_clk
END

BEGIN cdn_axi4_slave_bfm_wrap
 PARAMETER INSTANCE = bfm_memory
 PARAMETER HW_VER = 2.01.b
 PARAMETER C_S_AXI_MEMORY_MODEL_MODE = 1
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_bus
 PORT S_AXI_ACLK = sys_clk
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_bus
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = sys_reset
 PORT INTERCONNECT_ACLK = sys_clk
END

BEGIN matrix_mul_ip_core_s_int_g
 PARAMETER INSTANCE = matrix_mul_ip_core_s_int_g_inst
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x30000000
 PARAMETER C_HIGHADDR = 0x3000ffff
 BUS_INTERFACE M_AXI = axi4lite_bus
 BUS_INTERFACE S_AXI = axi4lite_bus
 PORT m_axi_lite_aclk = sys_clk
 PORT S_AXI_ACLK = sys_clk
END

