{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528751515200 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528751515216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 16:11:54 2018 " "Processing started: Mon Jun 11 16:11:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528751515216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751515216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PF -c PF " "Command: quartus_map --read_settings_files=on --write_settings_files=off PF -c PF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751515216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528751516950 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528751516950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_programa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria_programa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria_programa-Behavioral " "Found design unit 1: memoria_programa-Behavioral" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528751537027 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria_programa " "Found entity 1: memoria_programa" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528751537027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528751537105 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528751537105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro68hc11.vhd 2 1 " "Found 2 design units, including 1 entities, in source file micro68hc11.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 micro68HC11-Behavioral " "Found design unit 1: micro68HC11-Behavioral" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528751537183 ""} { "Info" "ISGN_ENTITY_NAME" "1 micro68HC11 " "Found entity 1: micro68HC11" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528751537183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pf.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PF " "Found entity 1: PF" {  } { { "PF.bdf" "" { Schematic "F:/ProyectoFinal_Arquitectura_de_Computadoras/PF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528751537261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-Behavioral " "Found design unit 1: pwm-Behavioral" {  } { { "pwm.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/pwm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528751537340 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/pwm.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528751537340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/npwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/npwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Npwm-Behavioral " "Found design unit 1: Npwm-Behavioral" {  } { { "output_files/Npwm.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/output_files/Npwm.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528751537418 ""} { "Info" "ISGN_ENTITY_NAME" "1 Npwm " "Found entity 1: Npwm" {  } { { "output_files/Npwm.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/output_files/Npwm.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528751537418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537418 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PF " "Elaborating entity \"PF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1528751537605 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC inst3 " "Primitive \"VCC\" of instance \"inst3\" not used" {  } { { "PF.bdf" "" { Schematic "F:/ProyectoFinal_Arquitectura_de_Computadoras/PF.bdf" { { 360 16 48 376 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1528751537621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:inst5 " "Elaborating entity \"pwm\" for hierarchy \"pwm:inst5\"" {  } { { "PF.bdf" "inst5" { Schematic "F:/ProyectoFinal_Arquitectura_de_Computadoras/PF.bdf" { { 208 656 816 288 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528751537636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_programa memoria_programa:inst1 " "Elaborating entity \"memoria_programa\" for hierarchy \"memoria_programa:inst1\"" {  } { { "PF.bdf" "inst1" { Schematic "F:/ProyectoFinal_Arquitectura_de_Computadoras/PF.bdf" { { 120 344 568 392 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528751537652 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in memoria_programa.vhd(267) " "VHDL Process Statement warning at memoria_programa.vhd(267): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 267 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(269) " "VHDL Process Statement warning at memoria_programa.vhd(269): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(273) " "VHDL Process Statement warning at memoria_programa.vhd(273): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(274) " "VHDL Process Statement warning at memoria_programa.vhd(274): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 274 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(275) " "VHDL Process Statement warning at memoria_programa.vhd(275): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 275 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(278) " "VHDL Process Statement warning at memoria_programa.vhd(278): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 278 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(279) " "VHDL Process Statement warning at memoria_programa.vhd(279): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(280) " "VHDL Process Statement warning at memoria_programa.vhd(280): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 280 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(281) " "VHDL Process Statement warning at memoria_programa.vhd(281): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 281 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(282) " "VHDL Process Statement warning at memoria_programa.vhd(282): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 282 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(283) " "VHDL Process Statement warning at memoria_programa.vhd(283): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 283 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(284) " "VHDL Process Statement warning at memoria_programa.vhd(284): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 284 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(286) " "VHDL Process Statement warning at memoria_programa.vhd(286): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memoria memoria_programa.vhd(287) " "VHDL Process Statement warning at memoria_programa.vhd(287): signal \"memoria\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 287 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "memoria memoria_programa.vhd(34) " "VHDL Process Statement warning at memoria_programa.vhd(34): inferring latch(es) for signal or variable \"memoria\", which holds its previous value in one or more paths through the process" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out memoria_programa.vhd(34) " "VHDL Process Statement warning at memoria_programa.vhd(34): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] memoria_programa.vhd(34) " "Inferred latch for \"data_out\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[512\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[512\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[512\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[512\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[512\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[512\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[512\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[512\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[512\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[512\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[512\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[512\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[512\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[512\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[512\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[512\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[511\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[511\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[511\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[511\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[511\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[511\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[511\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[511\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[511\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[511\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[511\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[511\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[511\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[511\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[511\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[511\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[510\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[510\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[510\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[510\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[510\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[510\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[510\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[510\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[510\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[510\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[510\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[510\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[510\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[510\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[510\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[510\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[509\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[509\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[509\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[509\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537715 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[509\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[509\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[509\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[509\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[509\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[509\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[509\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[509\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[509\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[509\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[509\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[509\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[508\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[508\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[508\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[508\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[508\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[508\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[508\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[508\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[508\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[508\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[508\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[508\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[508\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[508\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[508\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[508\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[507\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[507\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[507\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[507\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[507\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[507\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[507\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[507\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[507\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[507\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[507\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[507\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[507\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[507\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[507\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[507\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[506\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[506\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[506\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[506\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[506\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[506\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[506\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[506\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[506\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[506\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[506\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[506\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[506\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[506\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[506\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[506\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[505\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[505\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[505\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[505\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[505\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[505\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[505\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[505\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[505\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[505\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[505\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[505\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[505\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[505\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[505\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[505\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[504\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[504\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[504\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[504\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[504\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[504\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[504\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[504\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[504\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[504\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[504\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[504\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[504\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[504\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[504\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[504\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[503\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[503\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[503\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[503\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[503\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[503\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[503\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[503\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[503\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[503\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[503\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[503\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[503\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[503\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[503\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[503\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[502\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[502\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[502\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[502\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[502\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[502\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[502\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[502\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[502\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[502\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[502\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[502\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[502\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[502\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[502\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[502\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[501\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[501\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[501\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[501\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[501\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[501\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[501\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[501\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[501\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[501\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[501\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[501\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[501\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[501\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[501\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[501\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[500\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[500\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[500\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[500\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[500\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[500\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[500\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[500\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[500\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[500\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[500\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[500\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[500\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[500\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[500\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[500\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[499\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[499\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[499\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[499\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[499\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[499\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[499\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[499\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[499\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[499\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[499\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[499\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[499\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[499\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[499\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[499\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[498\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[498\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[498\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[498\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[498\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[498\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[498\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[498\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[498\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[498\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[498\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[498\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[498\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[498\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[498\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[498\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[497\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[497\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[497\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[497\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[497\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[497\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[497\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[497\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[497\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[497\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[497\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[497\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[497\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[497\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[497\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[497\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[496\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[496\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[496\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[496\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[496\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[496\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[496\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[496\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[496\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[496\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[496\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[496\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[496\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[496\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[496\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[496\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[495\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[495\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[495\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[495\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537730 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[495\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[495\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[495\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[495\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[495\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[495\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[495\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[495\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[495\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[495\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[495\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[495\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[494\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[494\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[494\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[494\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[494\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[494\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[494\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[494\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[494\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[494\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[494\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[494\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[494\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[494\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[494\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[494\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[493\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[493\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[493\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[493\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[493\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[493\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[493\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[493\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[493\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[493\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[493\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[493\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[493\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[493\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[493\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[493\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[492\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[492\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[492\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[492\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[492\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[492\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[492\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[492\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[492\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[492\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[492\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[492\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[492\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[492\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[492\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[492\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[491\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[491\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[491\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[491\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[491\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[491\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[491\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[491\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[491\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[491\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[491\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[491\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[491\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[491\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[491\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[491\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[490\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[490\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[490\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[490\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[490\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[490\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[490\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[490\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[490\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[490\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[490\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[490\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[490\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[490\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[490\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[490\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[489\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[489\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[489\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[489\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[489\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[489\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[489\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[489\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[489\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[489\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[489\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[489\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[489\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[489\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[489\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[489\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[488\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[488\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[488\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[488\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[488\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[488\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[488\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[488\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[488\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[488\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[488\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[488\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[488\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[488\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[488\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[488\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[487\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[487\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[487\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[487\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[487\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[487\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[487\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[487\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[487\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[487\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[487\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[487\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[487\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[487\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[487\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[487\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[486\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[486\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[486\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[486\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[486\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[486\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[486\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[486\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[486\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[486\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[486\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[486\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[486\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[486\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[486\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[486\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[485\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[485\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[485\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[485\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[485\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[485\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[485\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[485\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[485\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[485\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[485\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[485\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[485\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[485\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[485\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[485\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[484\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[484\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[484\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[484\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[484\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[484\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[484\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[484\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[484\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[484\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[484\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[484\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[484\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[484\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[484\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[484\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[483\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[483\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[483\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[483\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[483\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[483\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[483\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[483\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[483\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[483\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[483\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[483\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[483\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[483\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[483\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[483\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[482\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[482\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[482\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[482\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[482\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[482\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[482\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[482\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[482\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[482\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[482\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[482\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[482\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[482\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[482\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[482\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[481\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[481\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[481\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[481\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[481\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[481\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[481\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[481\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[481\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[481\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537746 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[481\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[481\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[481\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[481\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[481\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[481\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[480\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[480\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[480\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[480\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[480\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[480\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[480\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[480\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[480\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[480\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[480\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[480\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[480\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[480\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[480\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[480\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[479\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[479\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[479\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[479\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[479\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[479\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[479\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[479\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[479\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[479\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[479\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[479\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[479\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[479\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[479\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[479\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[478\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[478\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[478\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[478\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[478\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[478\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[478\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[478\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[478\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[478\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[478\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[478\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[478\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[478\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[478\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[478\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[477\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[477\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[477\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[477\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[477\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[477\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[477\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[477\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[477\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[477\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[477\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[477\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[477\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[477\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[477\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[477\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[476\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[476\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[476\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[476\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[476\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[476\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[476\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[476\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[476\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[476\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[476\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[476\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[476\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[476\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[476\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[476\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[475\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[475\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[475\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[475\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[475\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[475\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[475\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[475\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[475\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[475\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[475\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[475\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[475\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[475\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[475\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[475\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[474\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[474\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[474\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[474\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[474\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[474\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[474\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[474\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[474\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[474\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[474\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[474\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[474\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[474\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[474\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[474\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[473\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[473\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[473\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[473\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[473\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[473\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[473\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[473\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[473\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[473\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[473\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[473\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[473\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[473\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[473\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[473\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[472\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[472\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[472\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[472\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[472\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[472\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[472\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[472\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[472\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[472\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[472\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[472\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[472\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[472\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[472\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[472\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[471\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[471\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[471\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[471\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[471\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[471\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[471\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[471\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[471\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[471\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[471\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[471\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[471\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[471\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[471\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[471\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[470\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[470\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[470\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[470\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[470\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[470\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[470\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[470\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[470\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[470\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[470\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[470\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[470\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[470\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[470\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[470\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[469\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[469\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[469\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[469\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[469\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[469\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[469\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[469\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[469\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[469\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[469\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[469\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[469\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[469\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[469\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[469\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[468\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[468\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[468\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[468\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[468\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[468\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[468\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[468\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[468\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[468\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[468\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[468\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[468\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[468\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[468\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[468\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[467\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[467\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[467\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[467\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[467\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[467\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[467\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[467\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[467\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[467\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[467\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[467\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[467\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[467\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[467\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[467\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537761 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[466\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[466\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[466\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[466\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[466\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[466\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[466\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[466\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[466\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[466\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[466\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[466\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[466\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[466\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[466\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[466\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[465\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[465\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[465\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[465\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[465\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[465\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[465\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[465\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[465\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[465\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[465\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[465\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[465\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[465\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[465\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[465\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[464\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[464\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[464\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[464\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[464\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[464\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[464\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[464\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[464\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[464\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[464\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[464\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[464\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[464\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[464\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[464\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[463\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[463\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[463\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[463\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[463\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[463\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[463\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[463\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[463\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[463\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[463\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[463\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[463\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[463\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[463\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[463\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[462\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[462\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[462\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[462\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[462\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[462\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[462\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[462\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[462\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[462\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[462\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[462\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[462\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[462\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[462\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[462\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[461\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[461\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[461\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[461\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[461\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[461\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[461\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[461\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[461\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[461\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[461\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[461\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[461\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[461\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[461\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[461\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[460\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[460\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[460\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[460\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[460\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[460\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[460\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[460\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[460\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[460\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[460\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[460\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[460\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[460\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[460\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[460\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[459\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[459\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[459\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[459\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[459\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[459\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[459\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[459\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[459\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[459\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[459\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[459\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[459\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[459\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[459\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[459\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[458\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[458\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[458\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[458\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[458\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[458\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[458\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[458\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[458\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[458\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[458\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[458\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[458\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[458\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[458\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[458\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[457\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[457\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[457\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[457\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[457\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[457\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[457\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[457\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[457\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[457\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[457\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[457\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[457\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[457\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[457\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[457\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[456\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[456\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[456\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[456\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[456\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[456\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[456\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[456\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[456\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[456\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[456\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[456\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[456\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[456\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[456\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[456\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[455\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[455\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[455\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[455\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[455\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[455\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[455\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[455\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[455\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[455\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[455\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[455\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[455\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[455\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[455\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[455\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[454\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[454\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[454\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[454\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[454\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[454\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[454\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[454\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[454\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[454\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[454\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[454\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[454\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[454\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[454\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[454\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[453\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[453\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[453\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[453\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[453\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[453\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[453\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[453\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[453\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[453\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[453\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[453\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[453\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[453\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[453\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[453\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[452\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[452\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[452\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[452\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[452\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[452\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[452\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[452\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[452\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[452\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[452\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[452\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[452\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[452\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[452\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[452\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537777 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[451\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[451\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[451\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[451\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[451\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[451\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[451\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[451\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[451\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[451\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[451\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[451\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[451\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[451\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[451\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[451\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[450\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[450\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[450\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[450\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[450\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[450\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[450\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[450\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[450\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[450\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[450\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[450\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[450\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[450\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[450\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[450\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[449\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[449\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[449\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[449\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[449\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[449\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[449\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[449\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[449\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[449\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[449\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[449\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[449\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[449\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[449\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[449\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[448\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[448\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[448\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[448\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[448\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[448\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[448\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[448\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[448\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[448\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[448\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[448\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[448\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[448\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[448\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[448\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[447\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[447\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[447\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[447\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[447\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[447\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[447\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[447\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[447\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[447\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[447\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[447\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[447\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[447\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[447\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[447\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[446\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[446\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[446\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[446\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[446\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[446\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[446\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[446\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[446\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[446\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[446\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[446\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[446\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[446\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[446\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[446\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[445\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[445\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[445\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[445\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[445\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[445\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[445\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[445\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[445\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[445\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[445\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[445\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[445\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[445\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[445\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[445\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[444\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[444\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[444\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[444\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[444\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[444\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[444\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[444\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[444\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[444\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[444\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[444\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[444\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[444\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[444\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[444\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[443\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[443\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[443\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[443\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[443\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[443\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[443\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[443\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[443\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[443\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[443\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[443\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[443\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[443\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[443\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[443\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[442\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[442\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[442\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[442\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[442\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[442\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[442\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[442\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[442\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[442\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[442\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[442\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[442\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[442\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[442\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[442\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[441\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[441\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[441\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[441\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[441\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[441\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[441\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[441\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[441\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[441\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[441\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[441\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[441\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[441\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[441\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[441\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[440\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[440\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[440\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[440\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[440\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[440\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[440\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[440\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[440\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[440\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[440\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[440\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537793 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[440\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[440\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[440\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[440\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[439\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[439\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[439\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[439\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[439\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[439\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[439\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[439\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[439\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[439\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[439\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[439\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[439\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[439\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[439\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[439\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[438\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[438\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[438\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[438\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[438\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[438\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[438\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[438\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[438\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[438\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[438\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[438\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[438\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[438\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[438\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[438\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[437\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[437\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[437\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[437\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[437\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[437\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[437\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[437\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[437\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[437\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[437\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[437\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[437\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[437\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[437\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[437\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[436\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[436\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[436\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[436\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[436\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[436\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[436\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[436\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[436\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[436\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[436\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[436\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[436\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[436\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[436\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[436\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[435\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[435\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[435\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[435\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[435\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[435\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[435\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[435\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[435\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[435\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[435\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[435\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[435\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[435\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[435\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[435\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[434\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[434\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[434\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[434\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[434\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[434\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[434\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[434\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[434\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[434\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[434\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[434\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[434\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[434\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[434\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[434\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[433\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[433\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[433\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[433\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[433\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[433\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[433\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[433\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[433\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[433\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[433\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[433\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[433\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[433\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[433\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[433\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[432\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[432\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[432\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[432\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[432\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[432\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[432\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[432\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[432\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[432\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[432\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[432\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[432\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[432\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[432\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[432\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[431\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[431\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[431\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[431\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[431\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[431\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[431\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[431\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[431\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[431\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[431\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[431\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[431\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[431\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[431\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[431\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[430\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[430\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[430\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[430\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[430\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[430\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[430\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[430\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[430\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[430\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[430\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[430\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[430\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[430\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[430\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[430\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[429\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[429\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[429\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[429\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[429\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[429\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537808 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[429\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[429\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[429\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[429\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[429\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[429\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[429\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[429\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[429\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[429\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[428\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[428\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[428\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[428\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[428\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[428\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[428\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[428\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[428\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[428\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[428\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[428\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[428\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[428\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[428\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[428\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[427\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[427\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[427\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[427\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[427\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[427\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[427\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[427\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[427\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[427\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[427\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[427\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[427\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[427\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[427\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[427\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[426\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[426\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[426\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[426\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[426\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[426\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[426\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[426\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[426\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[426\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[426\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[426\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[426\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[426\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[426\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[426\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[425\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[425\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[425\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[425\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[425\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[425\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[425\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[425\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[425\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[425\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[425\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[425\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[425\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[425\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[425\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[425\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[424\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[424\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[424\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[424\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[424\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[424\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[424\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[424\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[424\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[424\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[424\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[424\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[424\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[424\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[424\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[424\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[423\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[423\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[423\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[423\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[423\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[423\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[423\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[423\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[423\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[423\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[423\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[423\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[423\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[423\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[423\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[423\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[422\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[422\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[422\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[422\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[422\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[422\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[422\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[422\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[422\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[422\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[422\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[422\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[422\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[422\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[422\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[422\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[421\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[421\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[421\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[421\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[421\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[421\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[421\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[421\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[421\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[421\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[421\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[421\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[421\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[421\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[421\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[421\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[420\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[420\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[420\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[420\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[420\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[420\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[420\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[420\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[420\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[420\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[420\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[420\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[420\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[420\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[420\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[420\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[419\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[419\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[419\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[419\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[419\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[419\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[419\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[419\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[419\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[419\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[419\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[419\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[419\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[419\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[419\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[419\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[418\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[418\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[418\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[418\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[418\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[418\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[418\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[418\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[418\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[418\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[418\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[418\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[418\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[418\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[418\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[418\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[417\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[417\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[417\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[417\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[417\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[417\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[417\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[417\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[417\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[417\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[417\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[417\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[417\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[417\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[417\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[417\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[416\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[416\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[416\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[416\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[416\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[416\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[416\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[416\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[416\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[416\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[416\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[416\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[416\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[416\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[416\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[416\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[415\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[415\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537824 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[415\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[415\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[415\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[415\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[415\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[415\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[415\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[415\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[415\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[415\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[415\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[415\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[415\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[415\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[414\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[414\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[414\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[414\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[414\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[414\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[414\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[414\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[414\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[414\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[414\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[414\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[414\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[414\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[414\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[414\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[413\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[413\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[413\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[413\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[413\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[413\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[413\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[413\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[413\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[413\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[413\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[413\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[413\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[413\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[413\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[413\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[412\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[412\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[412\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[412\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[412\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[412\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[412\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[412\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[412\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[412\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[412\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[412\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[412\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[412\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[412\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[412\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[411\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[411\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[411\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[411\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[411\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[411\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[411\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[411\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[411\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[411\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[411\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[411\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[411\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[411\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[411\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[411\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[410\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[410\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[410\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[410\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[410\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[410\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[410\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[410\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[410\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[410\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[410\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[410\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[410\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[410\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[410\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[410\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[409\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[409\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[409\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[409\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[409\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[409\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[409\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[409\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[409\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[409\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[409\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[409\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[409\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[409\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[409\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[409\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[408\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[408\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[408\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[408\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[408\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[408\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[408\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[408\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[408\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[408\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[408\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[408\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[408\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[408\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[408\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[408\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[407\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[407\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[407\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[407\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[407\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[407\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[407\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[407\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[407\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[407\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[407\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[407\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[407\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[407\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[407\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[407\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[406\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[406\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[406\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[406\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[406\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[406\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[406\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[406\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[406\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[406\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[406\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[406\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[406\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[406\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[406\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[406\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[405\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[405\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[405\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[405\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[405\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[405\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[405\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[405\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[405\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[405\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[405\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[405\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[405\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[405\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[405\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[405\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[404\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[404\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[404\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[404\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[404\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[404\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[404\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[404\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[404\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[404\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[404\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[404\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[404\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[404\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[404\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[404\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[403\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[403\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[403\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[403\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[403\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[403\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[403\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[403\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[403\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[403\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[403\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[403\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[403\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[403\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[403\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[403\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537840 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[402\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[402\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[402\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[402\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[402\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[402\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[402\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[402\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[402\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[402\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[402\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[402\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[402\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[402\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[402\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[402\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[401\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[401\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[401\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[401\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[401\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[401\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[401\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[401\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[401\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[401\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[401\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[401\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[401\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[401\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[401\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[401\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[400\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[400\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[400\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[400\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[400\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[400\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[400\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[400\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[400\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[400\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[400\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[400\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[400\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[400\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[400\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[400\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[399\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[399\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[399\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[399\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[399\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[399\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[399\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[399\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[399\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[399\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[399\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[399\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[399\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[399\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[399\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[399\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[398\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[398\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[398\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[398\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[398\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[398\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[398\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[398\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[398\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[398\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[398\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[398\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[398\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[398\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[398\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[398\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[397\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[397\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[397\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[397\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[397\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[397\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[397\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[397\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[397\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[397\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[397\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[397\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[397\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[397\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[397\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[397\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[396\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[396\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[396\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[396\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[396\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[396\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[396\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[396\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[396\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[396\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[396\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[396\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[396\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[396\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[396\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[396\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[395\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[395\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[395\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[395\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[395\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[395\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[395\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[395\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[395\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[395\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[395\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[395\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[395\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[395\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[395\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[395\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[394\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[394\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[394\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[394\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[394\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[394\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[394\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[394\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[394\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[394\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[394\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[394\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[394\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[394\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[394\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[394\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[393\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[393\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[393\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[393\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[393\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[393\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[393\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[393\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[393\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[393\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[393\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[393\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[393\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[393\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[393\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[393\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[392\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[392\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[392\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[392\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[392\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[392\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[392\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[392\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[392\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[392\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[392\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[392\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[392\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[392\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[392\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[392\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[391\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[391\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[391\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[391\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[391\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[391\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[391\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[391\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[391\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[391\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[391\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[391\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[391\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[391\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[391\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[391\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[390\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[390\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[390\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[390\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[390\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[390\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[390\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[390\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[390\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[390\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[390\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[390\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[390\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[390\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[390\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[390\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[389\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[389\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[389\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[389\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537855 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[389\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[389\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[389\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[389\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[389\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[389\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[389\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[389\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[389\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[389\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[389\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[389\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[388\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[388\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[388\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[388\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[388\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[388\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[388\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[388\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[388\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[388\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[388\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[388\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[388\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[388\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[388\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[388\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[387\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[387\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[387\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[387\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[387\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[387\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[387\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[387\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[387\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[387\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[387\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[387\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[387\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[387\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[387\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[387\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[386\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[386\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[386\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[386\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[386\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[386\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[386\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[386\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[386\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[386\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[386\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[386\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[386\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[386\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[386\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[386\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[385\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[385\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[385\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[385\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[385\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[385\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[385\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[385\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[385\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[385\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[385\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[385\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[385\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[385\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[385\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[385\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[384\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[384\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[384\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[384\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[384\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[384\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[384\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[384\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[384\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[384\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[384\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[384\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[384\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[384\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[384\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[384\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[383\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[383\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[383\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[383\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[383\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[383\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[383\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[383\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[383\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[383\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[383\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[383\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[383\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[383\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[383\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[383\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[382\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[382\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[382\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[382\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[382\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[382\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[382\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[382\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[382\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[382\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[382\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[382\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[382\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[382\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[382\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[382\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[381\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[381\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[381\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[381\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[381\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[381\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[381\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[381\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[381\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[381\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[381\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[381\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[381\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[381\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[381\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[381\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[380\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[380\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[380\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[380\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[380\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[380\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[380\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[380\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[380\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[380\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[380\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[380\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[380\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[380\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[380\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[380\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[379\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[379\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[379\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[379\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[379\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[379\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[379\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[379\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537871 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[379\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[379\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[379\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[379\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[379\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[379\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[379\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[379\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[378\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[378\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[378\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[378\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[378\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[378\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[378\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[378\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[378\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[378\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[378\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[378\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[378\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[378\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[378\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[378\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[377\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[377\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[377\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[377\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[377\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[377\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[377\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[377\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[377\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[377\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[377\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[377\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[377\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[377\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[377\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[377\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[376\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[376\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[376\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[376\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[376\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[376\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[376\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[376\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[376\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[376\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[376\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[376\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[376\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[376\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[376\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[376\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[375\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[375\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[375\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[375\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[375\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[375\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[375\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[375\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[375\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[375\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[375\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[375\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[375\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[375\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[375\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[375\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[374\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[374\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[374\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[374\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[374\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[374\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[374\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[374\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[374\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[374\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[374\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[374\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[374\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[374\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[374\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[374\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[373\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[373\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[373\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[373\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[373\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[373\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[373\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[373\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[373\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[373\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[373\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[373\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[373\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[373\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[373\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[373\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[372\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[372\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[372\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[372\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[372\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[372\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[372\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[372\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[372\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[372\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[372\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[372\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[372\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[372\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[372\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[372\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[371\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[371\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[371\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[371\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[371\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[371\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[371\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[371\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[371\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[371\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[371\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[371\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[371\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[371\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[371\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[371\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[370\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[370\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[370\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[370\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[370\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[370\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[370\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[370\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[370\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[370\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[370\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[370\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[370\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[370\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[370\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[370\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[369\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[369\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[369\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[369\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[369\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[369\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[369\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[369\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[369\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[369\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[369\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[369\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[369\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[369\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[369\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[369\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[368\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[368\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[368\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[368\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[368\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[368\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[368\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[368\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[368\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[368\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[368\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[368\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[368\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[368\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[368\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[368\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[367\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[367\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[367\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[367\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[367\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[367\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[367\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[367\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[367\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[367\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[367\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[367\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[367\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[367\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[367\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[367\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[366\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[366\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[366\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[366\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537886 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[366\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[366\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[366\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[366\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[366\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[366\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[366\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[366\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[366\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[366\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[366\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[366\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[365\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[365\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[365\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[365\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[365\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[365\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[365\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[365\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[365\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[365\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[365\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[365\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[365\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[365\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[365\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[365\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[364\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[364\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[364\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[364\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[364\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[364\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[364\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[364\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[364\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[364\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[364\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[364\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[364\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[364\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[364\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[364\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[363\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[363\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[363\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[363\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[363\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[363\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[363\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[363\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[363\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[363\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[363\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[363\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[363\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[363\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[363\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[363\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[362\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[362\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[362\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[362\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[362\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[362\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[362\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[362\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[362\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[362\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[362\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[362\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[362\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[362\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[362\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[362\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[361\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[361\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[361\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[361\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[361\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[361\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[361\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[361\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[361\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[361\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[361\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[361\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[361\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[361\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[361\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[361\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[360\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[360\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[360\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[360\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[360\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[360\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[360\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[360\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[360\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[360\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[360\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[360\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[360\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[360\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[360\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[360\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[359\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[359\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[359\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[359\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[359\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[359\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[359\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[359\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[359\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[359\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[359\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[359\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[359\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[359\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[359\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[359\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[358\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[358\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[358\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[358\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[358\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[358\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[358\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[358\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[358\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[358\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[358\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[358\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[358\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[358\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[358\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[358\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[357\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[357\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[357\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[357\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[357\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[357\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[357\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[357\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[357\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[357\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[357\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[357\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[357\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[357\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[357\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[357\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[356\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[356\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[356\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[356\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537902 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[356\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[356\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[356\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[356\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[356\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[356\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[356\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[356\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[356\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[356\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[356\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[356\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[355\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[355\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[355\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[355\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[355\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[355\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[355\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[355\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[355\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[355\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[355\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[355\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[355\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[355\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[355\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[355\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[354\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[354\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[354\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[354\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[354\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[354\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[354\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[354\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[354\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[354\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[354\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[354\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[354\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[354\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[354\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[354\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[353\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[353\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[353\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[353\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[353\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[353\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[353\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[353\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[353\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[353\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[353\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[353\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[353\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[353\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[353\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[353\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[352\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[352\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[352\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[352\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[352\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[352\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[352\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[352\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[352\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[352\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[352\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[352\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[352\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[352\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[352\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[352\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[351\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[351\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[351\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[351\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[351\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[351\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[351\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[351\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[351\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[351\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[351\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[351\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[351\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[351\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[351\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[351\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[350\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[350\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[350\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[350\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[350\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[350\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[350\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[350\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[350\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[350\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[350\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[350\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[350\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[350\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[350\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[350\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[349\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[349\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[349\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[349\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[349\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[349\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[349\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[349\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[349\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[349\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[349\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[349\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[349\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[349\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[349\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[349\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[348\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[348\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[348\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[348\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[348\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[348\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[348\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[348\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[348\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[348\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[348\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[348\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[348\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[348\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[348\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[348\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[347\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[347\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[347\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[347\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[347\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[347\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[347\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[347\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[347\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[347\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[347\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[347\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[347\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[347\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[347\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[347\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[346\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[346\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[346\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[346\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[346\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[346\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[346\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[346\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[346\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[346\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[346\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[346\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[346\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[346\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[346\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[346\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[345\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[345\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[345\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[345\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[345\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[345\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[345\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[345\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537918 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[345\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[345\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[345\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[345\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[345\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[345\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[345\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[345\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[344\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[344\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[344\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[344\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[344\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[344\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[344\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[344\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[344\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[344\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[344\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[344\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[344\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[344\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[344\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[344\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[343\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[343\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[343\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[343\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[343\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[343\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[343\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[343\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[343\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[343\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[343\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[343\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[343\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[343\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[343\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[343\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[342\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[342\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[342\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[342\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[342\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[342\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[342\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[342\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[342\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[342\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[342\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[342\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[342\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[342\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[342\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[342\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[341\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[341\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[341\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[341\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[341\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[341\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[341\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[341\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[341\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[341\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[341\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[341\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[341\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[341\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[341\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[341\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[340\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[340\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[340\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[340\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[340\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[340\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[340\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[340\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[340\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[340\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[340\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[340\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[340\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[340\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[340\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[340\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[339\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[339\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[339\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[339\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[339\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[339\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[339\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[339\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[339\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[339\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[339\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[339\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[339\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[339\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[339\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[339\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[338\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[338\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[338\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[338\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[338\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[338\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[338\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[338\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[338\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[338\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[338\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[338\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[338\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[338\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[338\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[338\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[337\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[337\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[337\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[337\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[337\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[337\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[337\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[337\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[337\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[337\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[337\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[337\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[337\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[337\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[337\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[337\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[336\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[336\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[336\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[336\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[336\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[336\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[336\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[336\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[336\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[336\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[336\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[336\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[336\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[336\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[336\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[336\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[335\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[335\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[335\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[335\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[335\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[335\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[335\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[335\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[335\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[335\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[335\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[335\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[335\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[335\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[335\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[335\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[334\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[334\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[334\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[334\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[334\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[334\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[334\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[334\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[334\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[334\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[334\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[334\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[334\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[334\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[334\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[334\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[333\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[333\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[333\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[333\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[333\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[333\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[333\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[333\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[333\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[333\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[333\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[333\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[333\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[333\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[333\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[333\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537933 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[332\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[332\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[332\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[332\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[332\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[332\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[332\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[332\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[332\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[332\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[332\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[332\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[332\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[332\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[332\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[332\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[331\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[331\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[331\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[331\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[331\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[331\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[331\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[331\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[331\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[331\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[331\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[331\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[331\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[331\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[331\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[331\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[330\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[330\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[330\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[330\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[330\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[330\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[330\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[330\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[330\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[330\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[330\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[330\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[330\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[330\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[330\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[330\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[329\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[329\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[329\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[329\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[329\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[329\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[329\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[329\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[329\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[329\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[329\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[329\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[329\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[329\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[329\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[329\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[328\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[328\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[328\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[328\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[328\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[328\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[328\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[328\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[328\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[328\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[328\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[328\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[328\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[328\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[328\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[328\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[327\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[327\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[327\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[327\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[327\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[327\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[327\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[327\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[327\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[327\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[327\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[327\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[327\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[327\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[327\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[327\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[326\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[326\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[326\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[326\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[326\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[326\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[326\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[326\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[326\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[326\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[326\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[326\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[326\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[326\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[326\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[326\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[325\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[325\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[325\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[325\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[325\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[325\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[325\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[325\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[325\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[325\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[325\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[325\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[325\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[325\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[325\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[325\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[324\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[324\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[324\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[324\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[324\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[324\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[324\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[324\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[324\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[324\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[324\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[324\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[324\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[324\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[324\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[324\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[323\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[323\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[323\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[323\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[323\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[323\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[323\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[323\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[323\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[323\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[323\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[323\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[323\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[323\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[323\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[323\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537949 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[322\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[322\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[322\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[322\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[322\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[322\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[322\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[322\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[322\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[322\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[322\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[322\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[322\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[322\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[322\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[322\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[321\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[321\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[321\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[321\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[321\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[321\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[321\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[321\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[321\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[321\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[321\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[321\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[321\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[321\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[321\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[321\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[320\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[320\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[320\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[320\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[320\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[320\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[320\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[320\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[320\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[320\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[320\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[320\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[320\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[320\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[320\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[320\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[319\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[319\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[319\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[319\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[319\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[319\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[319\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[319\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[319\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[319\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[319\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[319\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[319\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[319\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[319\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[319\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[318\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[318\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[318\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[318\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[318\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[318\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[318\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[318\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[318\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[318\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[318\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[318\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[318\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[318\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[318\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[318\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[317\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[317\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[317\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[317\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[317\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[317\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[317\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[317\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[317\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[317\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[317\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[317\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[317\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[317\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[317\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[317\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[316\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[316\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[316\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[316\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[316\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[316\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[316\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[316\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[316\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[316\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[316\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[316\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[316\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[316\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[316\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[316\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[315\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[315\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[315\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[315\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[315\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[315\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[315\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[315\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[315\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[315\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[315\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[315\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[315\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[315\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[315\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[315\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[314\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[314\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[314\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[314\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[314\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[314\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[314\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[314\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[314\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[314\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[314\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[314\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[314\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[314\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[314\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[314\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[313\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[313\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[313\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[313\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[313\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[313\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[313\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[313\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[313\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[313\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[313\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[313\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[313\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[313\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[313\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[313\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[312\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[312\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[312\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[312\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[312\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[312\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[312\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[312\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[312\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[312\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[312\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[312\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[312\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[312\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[312\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[312\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[311\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[311\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[311\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[311\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537965 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[311\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[311\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[311\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[311\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[311\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[311\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[311\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[311\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[311\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[311\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[311\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[311\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[310\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[310\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[310\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[310\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[310\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[310\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[310\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[310\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[310\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[310\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[310\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[310\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[310\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[310\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[310\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[310\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[309\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[309\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[309\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[309\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[309\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[309\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[309\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[309\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[309\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[309\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[309\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[309\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[309\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[309\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[309\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[309\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[308\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[308\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[308\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[308\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[308\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[308\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[308\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[308\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[308\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[308\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[308\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[308\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[308\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[308\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[308\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[308\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[307\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[307\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[307\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[307\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[307\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[307\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[307\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[307\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[307\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[307\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[307\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[307\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[307\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[307\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[307\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[307\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[306\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[306\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[306\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[306\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[306\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[306\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[306\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[306\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[306\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[306\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[306\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[306\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[306\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[306\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[306\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[306\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[305\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[305\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[305\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[305\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[305\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[305\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[305\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[305\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[305\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[305\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[305\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[305\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[305\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[305\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[305\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[305\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[304\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[304\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[304\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[304\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[304\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[304\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[304\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[304\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[304\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[304\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[304\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[304\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[304\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[304\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[304\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[304\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[303\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[303\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[303\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[303\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[303\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[303\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[303\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[303\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[303\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[303\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[303\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[303\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[303\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[303\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[303\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[303\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[302\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[302\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[302\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[302\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[302\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[302\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[302\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[302\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[302\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[302\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[302\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[302\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[302\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[302\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[302\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[302\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[301\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[301\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[301\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[301\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537980 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[301\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[301\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[301\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[301\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[301\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[301\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[301\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[301\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[301\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[301\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[301\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[301\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[300\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[300\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[300\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[300\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[300\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[300\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[300\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[300\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[300\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[300\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[300\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[300\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[300\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[300\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[300\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[300\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[299\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[299\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[299\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[299\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[299\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[299\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[299\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[299\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[299\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[299\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[299\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[299\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751537996 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[299\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[299\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[299\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[299\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[298\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[298\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[298\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[298\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[298\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[298\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[298\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[298\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[298\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[298\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[298\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[298\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[298\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[298\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[298\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[298\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[297\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[297\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[297\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[297\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[297\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[297\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[297\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[297\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[297\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[297\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[297\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[297\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[297\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[297\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[297\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[297\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[296\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[296\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[296\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[296\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[296\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[296\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[296\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[296\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[296\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[296\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[296\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[296\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[296\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[296\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[296\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[296\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[295\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[295\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[295\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[295\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[295\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[295\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[295\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[295\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[295\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[295\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[295\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[295\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[295\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[295\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[295\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[295\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[294\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[294\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[294\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[294\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[294\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[294\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[294\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[294\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[294\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[294\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[294\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[294\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[294\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[294\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[294\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[294\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[293\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[293\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[293\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[293\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[293\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[293\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[293\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[293\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[293\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[293\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[293\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[293\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[293\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[293\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[293\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[293\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[292\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[292\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[292\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[292\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[292\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[292\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[292\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[292\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[292\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[292\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[292\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[292\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[292\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[292\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[292\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[292\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[291\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[291\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[291\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[291\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[291\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[291\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[291\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[291\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[291\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[291\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[291\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[291\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[291\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[291\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[291\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[291\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[290\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[290\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[290\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[290\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[290\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[290\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[290\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[290\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[290\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[290\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[290\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[290\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[290\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[290\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[290\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[290\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[289\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[289\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[289\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[289\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[289\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[289\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[289\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[289\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[289\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[289\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[289\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[289\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538011 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[289\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[289\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[289\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[289\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[288\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[288\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[288\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[288\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[288\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[288\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[288\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[288\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[288\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[288\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[288\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[288\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[288\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[288\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[288\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[288\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[287\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[287\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[287\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[287\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[287\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[287\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[287\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[287\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[287\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[287\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[287\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[287\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[287\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[287\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[287\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[287\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[286\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[286\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[286\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[286\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[286\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[286\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[286\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[286\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[286\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[286\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[286\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[286\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[286\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[286\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[286\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[286\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[285\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[285\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[285\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[285\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[285\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[285\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[285\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[285\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[285\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[285\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[285\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[285\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[285\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[285\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[285\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[285\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[284\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[284\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[284\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[284\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[284\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[284\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[284\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[284\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[284\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[284\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[284\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[284\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[284\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[284\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[284\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[284\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[283\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[283\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[283\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[283\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[283\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[283\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[283\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[283\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[283\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[283\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[283\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[283\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[283\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[283\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[283\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[283\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[282\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[282\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[282\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[282\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[282\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[282\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[282\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[282\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[282\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[282\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[282\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[282\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[282\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[282\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[282\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[282\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[281\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[281\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[281\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[281\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[281\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[281\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[281\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[281\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[281\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[281\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[281\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[281\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[281\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[281\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[281\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[281\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[280\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[280\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[280\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[280\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[280\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[280\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[280\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[280\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[280\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[280\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[280\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[280\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[280\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[280\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[280\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[280\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[279\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[279\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[279\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[279\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[279\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[279\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[279\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[279\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[279\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[279\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[279\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[279\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538027 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[279\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[279\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[279\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[279\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[278\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[278\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[278\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[278\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[278\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[278\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[278\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[278\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[278\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[278\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[278\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[278\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[278\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[278\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[278\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[278\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[277\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[277\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[277\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[277\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[277\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[277\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[277\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[277\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[277\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[277\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[277\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[277\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[277\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[277\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[277\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[277\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[276\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[276\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[276\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[276\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[276\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[276\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[276\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[276\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[276\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[276\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[276\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[276\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[276\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[276\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[276\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[276\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[275\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[275\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[275\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[275\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[275\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[275\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[275\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[275\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[275\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[275\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[275\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[275\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[275\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[275\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[275\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[275\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[274\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[274\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[274\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[274\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[274\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[274\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[274\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[274\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[274\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[274\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[274\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[274\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[274\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[274\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[274\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[274\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[273\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[273\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[273\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[273\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[273\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[273\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[273\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[273\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[273\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[273\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[273\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[273\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[273\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[273\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[273\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[273\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[272\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[272\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[272\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[272\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[272\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[272\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[272\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[272\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[272\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[272\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[272\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[272\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[272\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[272\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[272\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[272\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[271\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[271\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[271\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[271\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[271\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[271\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[271\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[271\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[271\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[271\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[271\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[271\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[271\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[271\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[271\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[271\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[270\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[270\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[270\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[270\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[270\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[270\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[270\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[270\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[270\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[270\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[270\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[270\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[270\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[270\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[270\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[270\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[269\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[269\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[269\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[269\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[269\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[269\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[269\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[269\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[269\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[269\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[269\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[269\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[269\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[269\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538043 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[269\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[269\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[268\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[268\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[268\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[268\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[268\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[268\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[268\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[268\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[268\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[268\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[268\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[268\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[268\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[268\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[268\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[268\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[267\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[267\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[267\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[267\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[267\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[267\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[267\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[267\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[267\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[267\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[267\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[267\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[267\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[267\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[267\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[267\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[266\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[266\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[266\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[266\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[266\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[266\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[266\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[266\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[266\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[266\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[266\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[266\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[266\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[266\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[266\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[266\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[265\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[265\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[265\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[265\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[265\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[265\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[265\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[265\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[265\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[265\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[265\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[265\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[265\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[265\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[265\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[265\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[264\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[264\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[264\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[264\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[264\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[264\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[264\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[264\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[264\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[264\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[264\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[264\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[264\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[264\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[264\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[264\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[263\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[263\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[263\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[263\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[263\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[263\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[263\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[263\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[263\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[263\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[263\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[263\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[263\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[263\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[263\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[263\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[262\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[262\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[262\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[262\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[262\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[262\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[262\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[262\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[262\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[262\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[262\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[262\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[262\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[262\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[262\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[262\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[261\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[261\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[261\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[261\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[261\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[261\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[261\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[261\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[261\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[261\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[261\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[261\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[261\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[261\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[261\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[261\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[260\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[260\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[260\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[260\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[260\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[260\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[260\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[260\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[260\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[260\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[260\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[260\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[260\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[260\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[260\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[260\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[259\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[259\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[259\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[259\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[259\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[259\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[259\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[259\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[259\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[259\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[259\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[259\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[259\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[259\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538058 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[259\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[259\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[258\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[258\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[258\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[258\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[258\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[258\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[258\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[258\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[258\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[258\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[258\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[258\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[258\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[258\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[258\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[258\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[257\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[257\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[257\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[257\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[257\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[257\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[257\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[257\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[257\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[257\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[257\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[257\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[257\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[257\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[257\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[257\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[256\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[256\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[256\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[256\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[256\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[256\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[256\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[256\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[256\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[256\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[256\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[256\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[256\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[256\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[256\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[256\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[255\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[255\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[254\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[254\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[253\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[253\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[252\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[252\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[251\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[251\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[250\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[250\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538074 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[249\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[249\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[248\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[248\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[247\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[247\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[246\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[246\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[245\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[245\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[149\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[149\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[148\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[148\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[147\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[147\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[146\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[146\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[145\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[145\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538090 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[144\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[144\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[143\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[143\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[142\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[142\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[141\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[141\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[140\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[140\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[139\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[139\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[138\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[138\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[137\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[137\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[136\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[136\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[135\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[135\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538105 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[134\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[134\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[133\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[133\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[132\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[132\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[131\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[131\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[130\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[130\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[129\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[129\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[128\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[128\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[127\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[127\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[126\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[126\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538121 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[125\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[125\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[124\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[124\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[123\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[123\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[122\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[122\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[121\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[121\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[120\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[120\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[119\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[119\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[118\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[118\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[117\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[117\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[117\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[117\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[117\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[117\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[117\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[117\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[117\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[117\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[117\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[117\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[117\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[117\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[117\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[117\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[111\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[111\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[111\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[111\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[111\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[111\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[111\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[111\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[111\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[111\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[111\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[111\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[111\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[111\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[111\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[111\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538136 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[19\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[19\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[18\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[18\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[17\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[17\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[16\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[16\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[15\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[15\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[14\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[14\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[13\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[13\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[12\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[12\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[11\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[11\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538152 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[10\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[10\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[9\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[9\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[8\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[8\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[7\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[7\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[6\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[6\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[5\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[5\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[4\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[4\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[3\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[3\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[2\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[2\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538168 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538183 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538183 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538183 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538183 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[1\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[1\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538183 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[0\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[0\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538183 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[1\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[1\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538183 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[2\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[2\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538183 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[3\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[3\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538183 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[4\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[4\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538183 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[5\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[5\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538183 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[6\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[6\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538183 "|PF|memoria_programa:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memoria\[0\]\[7\] memoria_programa.vhd(34) " "Inferred latch for \"memoria\[0\]\[7\]\" at memoria_programa.vhd(34)" {  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751538183 "|PF|memoria_programa:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro68HC11 micro68HC11:inst " "Elaborating entity \"micro68HC11\" for hierarchy \"micro68HC11:inst\"" {  } { { "PF.bdf" "inst" { Schematic "F:/ProyectoFinal_Arquitectura_de_Computadoras/PF.bdf" { { 112 24 256 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528751538199 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "SPH micro68HC11.vhd(53) " "VHDL Variable Declaration warning at micro68HC11.vhd(53): used initial value expression for variable \"SPH\" because variable was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 53 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "microI micro68HC11.vhd(56) " "VHDL Signal Declaration warning at micro68HC11.vhd(56): used explicit default value for signal \"microI\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "microX micro68HC11.vhd(57) " "VHDL Signal Declaration warning at micro68HC11.vhd(57): used explicit default value for signal \"microX\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 57 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IntRI micro68HC11.vhd(58) " "VHDL Signal Declaration warning at micro68HC11.vhd(58): used explicit default value for signal \"IntRI\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "IntRX micro68HC11.vhd(59) " "VHDL Signal Declaration warning at micro68HC11.vhd(59): used explicit default value for signal \"IntRX\" because signal was never assigned a value" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 59 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D micro68HC11.vhd(71) " "VHDL Signal Declaration warning at micro68HC11.vhd(71): used implicit default value for signal \"D\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "indY micro68HC11.vhd(73) " "Verilog HDL or VHDL warning at micro68HC11.vhd(73): object \"indY\" assigned a value but never read" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A micro68HC11.vhd(745) " "VHDL Process Statement warning at micro68HC11.vhd(745): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 745 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B micro68HC11.vhd(746) " "VHDL Process Statement warning at micro68HC11.vhd(746): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 746 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC micro68HC11.vhd(748) " "VHDL Process Statement warning at micro68HC11.vhd(748): signal \"PC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 748 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XL micro68HC11.vhd(749) " "VHDL Process Statement warning at micro68HC11.vhd(749): signal \"XL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XH micro68HC11.vhd(750) " "VHDL Process Statement warning at micro68HC11.vhd(750): signal \"XH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 750 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "YL micro68HC11.vhd(751) " "VHDL Process Statement warning at micro68HC11.vhd(751): signal \"YL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 751 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D micro68HC11.vhd(752) " "VHDL Process Statement warning at micro68HC11.vhd(752): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 752 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "estados micro68HC11.vhd(753) " "VHDL Process Statement warning at micro68HC11.vhd(753): signal \"estados\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 753 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1528751538215 "|PF|micro68HC11:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst2 " "Elaborating entity \"divider\" for hierarchy \"divider:inst2\"" {  } { { "PF.bdf" "inst2" { Schematic "F:/ProyectoFinal_Arquitectura_de_Computadoras/PF.bdf" { { 112 -240 -96 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528751538246 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 88 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1528751564026 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1528751564026 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1528751577307 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1528751604805 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1528751604805 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5624 " "Implemented 5624 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1528751608024 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1528751608024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5554 " "Implemented 5554 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1528751608024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1528751608024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528751608461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 16:13:28 2018 " "Processing ended: Mon Jun 11 16:13:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528751608461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528751608461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528751608461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528751608461 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1528751611289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528751611305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 16:13:30 2018 " "Processing started: Mon Jun 11 16:13:30 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528751611305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1528751611305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PF -c PF " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PF -c PF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1528751611305 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1528751611696 ""}
{ "Info" "0" "" "Project  = PF" {  } {  } 0 0 "Project  = PF" 0 0 "Fitter" 0 0 1528751611696 ""}
{ "Info" "0" "" "Revision = PF" {  } {  } 0 0 "Revision = PF" 0 0 "Fitter" 0 0 1528751611696 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1528751612024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1528751612024 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "PF EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"PF\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1528751612102 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528751612196 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1528751612196 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1528751612508 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1528751612539 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528751613274 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528751613274 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1528751613274 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1528751613274 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 6437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528751613289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 6439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528751613289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 6441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528751613289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 6443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528751613289 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 6445 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1528751613289 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1528751613289 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1528751613305 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "60 70 " "No exact pin location assignment(s) for 60 pins of 70 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1528751614211 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2584 " "TimeQuest Timing Analyzer is analyzing 2584 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1528751615289 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PF.sdc " "Synopsys Design Constraints File file not found: 'PF.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1528751615305 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1528751615305 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1528751615399 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1528751615399 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1528751615414 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reloj~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node reloj~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "PF.bdf" "" { Schematic "F:/ProyectoFinal_Arquitectura_de_Computadoras/PF.bdf" { { 136 -424 -256 152 "reloj" "" } } } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 6429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divider:inst2\|cuenta\[19\]  " "Automatically promoted node divider:inst2\|cuenta\[19\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[7\] " "Destination node micro68HC11:inst\|Dir\[7\]" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1528751615961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[6\] " "Destination node micro68HC11:inst\|Dir\[6\]" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 173 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1528751615961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[5\] " "Destination node micro68HC11:inst\|Dir\[5\]" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 174 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1528751615961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[4\] " "Destination node micro68HC11:inst\|Dir\[4\]" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 175 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1528751615961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[3\] " "Destination node micro68HC11:inst\|Dir\[3\]" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 176 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1528751615961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[2\] " "Destination node micro68HC11:inst\|Dir\[2\]" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 177 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1528751615961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[1\] " "Destination node micro68HC11:inst\|Dir\[1\]" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1528751615961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[0\] " "Destination node micro68HC11:inst\|Dir\[0\]" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 179 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1528751615961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divider:inst2\|cuenta\[19\]~66 " "Destination node divider:inst2\|cuenta\[19\]~66" {  } { { "divider.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/divider.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1528751615961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "micro68HC11:inst\|Dir\[9\] " "Destination node micro68HC11:inst\|Dir\[9\]" {  } { { "micro68HC11.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/micro68HC11.vhd" 88 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1528751615961 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1528751615961 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "divider.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/divider.vhd" 16 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[0\]\[0\]~58  " "Automatically promoted node memoria_programa:inst1\|memoria\[0\]\[0\]~58 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5991 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[10\]\[0\]~62  " "Automatically promoted node memoria_programa:inst1\|memoria\[10\]\[0\]~62 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[111\]\[0\]~16  " "Automatically promoted node memoria_programa:inst1\|memoria\[111\]\[0\]~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[117\]\[0\]~15  " "Automatically promoted node memoria_programa:inst1\|memoria\[117\]\[0\]~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5947 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[118\]\[0\]~24  " "Automatically promoted node memoria_programa:inst1\|memoria\[118\]\[0\]~24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[119\]\[0\]~23  " "Automatically promoted node memoria_programa:inst1\|memoria\[119\]\[0\]~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5955 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[11\]\[0\]~43  " "Automatically promoted node memoria_programa:inst1\|memoria\[11\]\[0\]~43 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5976 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[120\]\[0\]~20  " "Automatically promoted node memoria_programa:inst1\|memoria\[120\]\[0\]~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[121\]\[0\]~18  " "Automatically promoted node memoria_programa:inst1\|memoria\[121\]\[0\]~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[122\]\[0\]~19  " "Automatically promoted node memoria_programa:inst1\|memoria\[122\]\[0\]~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5951 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[123\]\[0\]~21  " "Automatically promoted node memoria_programa:inst1\|memoria\[123\]\[0\]~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5953 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[124\]\[0\]~17  " "Automatically promoted node memoria_programa:inst1\|memoria\[124\]\[0\]~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5949 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[125\]\[0\]~14  " "Automatically promoted node memoria_programa:inst1\|memoria\[125\]\[0\]~14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[126\]\[0\]~22  " "Automatically promoted node memoria_programa:inst1\|memoria\[126\]\[0\]~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[127\]\[0\]~25  " "Automatically promoted node memoria_programa:inst1\|memoria\[127\]\[0\]~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[128\]\[0\]~56  " "Automatically promoted node memoria_programa:inst1\|memoria\[128\]\[0\]~56 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5989 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[129\]\[0\]~38  " "Automatically promoted node memoria_programa:inst1\|memoria\[129\]\[0\]~38 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 5971 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "memoria_programa:inst1\|memoria\[12\]\[7\]~0  " "Automatically promoted node memoria_programa:inst1\|memoria\[12\]\[7\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1528751615961 ""}  } { { "memoria_programa.vhd" "" { Text "F:/ProyectoFinal_Arquitectura_de_Computadoras/memoria_programa.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 0 { 0 ""} 0 3413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1528751615961 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1528751619039 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528751619039 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1528751619039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528751619039 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1528751619055 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1528751619055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1528751619055 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1528751619055 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1528751619414 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1528751619430 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1528751619430 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "60 unused 2.5V 0 60 0 " "Number of I/O pins in group: 60 (unused VREF, 2.5V VCCIO, 0 input, 60 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1528751619430 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1528751619430 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1528751619430 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1528751619430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1528751619430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1528751619430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1528751619430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1528751619430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1528751619430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 1 23 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1528751619430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 6 18 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1528751619430 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1528751619430 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1528751619430 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528751619914 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1528751619961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1528751621992 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528751624601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1528751624664 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1528751646067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:21 " "Fitter placement operations ending: elapsed time is 00:00:21" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528751646067 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1528751647802 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 2.1% " "1e+03 ns of routing delay (approximately 2.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1528751655317 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "31 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "F:/ProyectoFinal_Arquitectura_de_Computadoras/" { { 1 { 0 "Router estimated peak interconnect usage is 31% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1528751660676 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1528751660676 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1528751717459 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1528751717459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:08 " "Fitter routing operations ending: elapsed time is 00:01:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528751717474 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.95 " "Total time spent on timing analysis during the Fitter is 7.95 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1528751718271 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528751718334 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528751720037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1528751720037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1528751721740 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1528751723724 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/ProyectoFinal_Arquitectura_de_Computadoras/output_files/PF.fit.smsg " "Generated suppressed messages file F:/ProyectoFinal_Arquitectura_de_Computadoras/output_files/PF.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1528751725208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5317 " "Peak virtual memory: 5317 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528751741754 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 16:15:41 2018 " "Processing ended: Mon Jun 11 16:15:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528751741754 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:11 " "Elapsed time: 00:02:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528751741754 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:19 " "Total CPU time (on all processors): 00:02:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528751741754 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1528751741754 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1528751745614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528751745629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 16:15:45 2018 " "Processing started: Mon Jun 11 16:15:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528751745629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1528751745629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off PF -c PF " "Command: quartus_asm --read_settings_files=off --write_settings_files=off PF -c PF" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1528751745629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1528751746754 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1528751748020 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1528751748129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4690 " "Peak virtual memory: 4690 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528751752941 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 16:15:52 2018 " "Processing ended: Mon Jun 11 16:15:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528751752941 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528751752941 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528751752941 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1528751752941 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1528751753973 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1528751755598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528751755613 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 16:15:54 2018 " "Processing started: Mon Jun 11 16:15:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528751755613 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751755613 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta PF -c PF " "Command: quartus_sta PF -c PF" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751755613 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1528751756019 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751757285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751757285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751757363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751757363 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2584 " "TimeQuest Timing Analyzer is analyzing 2584 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751757863 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PF.sdc " "Synopsys Design Constraints File file not found: 'PF.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751760176 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751760176 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divider:inst2\|cuenta\[19\] divider:inst2\|cuenta\[19\] " "create_clock -period 1.000 -name divider:inst2\|cuenta\[19\] divider:inst2\|cuenta\[19\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528751760207 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name micro68HC11:inst\|nRW micro68HC11:inst\|nRW " "create_clock -period 1.000 -name micro68HC11:inst\|nRW micro68HC11:inst\|nRW" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528751760207 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj reloj " "create_clock -period 1.000 -name reloj reloj" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1528751760207 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751760207 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751760254 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751760254 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1528751760285 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528751760426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528751760894 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751760894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.505 " "Worst-case setup slack is -9.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751760925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751760925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.505           -4031.069 micro68HC11:inst\|nRW  " "   -9.505           -4031.069 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751760925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.085            -690.130 divider:inst2\|cuenta\[19\]  " "   -8.085            -690.130 divider:inst2\|cuenta\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751760925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.263            -152.640 reloj  " "   -4.263            -152.640 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751760925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751760925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.590 " "Worst-case hold slack is -0.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751760988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751760988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.590              -3.059 micro68HC11:inst\|nRW  " "   -0.590              -3.059 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751760988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 divider:inst2\|cuenta\[19\]  " "    0.341               0.000 divider:inst2\|cuenta\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751760988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 reloj  " "    0.342               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751760988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751760988 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751761191 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751761207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751761238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751761238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.000 reloj  " "   -3.000             -53.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751761238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -133.000 divider:inst2\|cuenta\[19\]  " "   -1.000            -133.000 divider:inst2\|cuenta\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751761238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 micro68HC11:inst\|nRW  " "    0.187               0.000 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751761238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751761238 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528751764332 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751764378 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751765894 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751766535 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528751766800 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751766800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.436 " "Worst-case setup slack is -8.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751766910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751766910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.436           -3504.923 micro68HC11:inst\|nRW  " "   -8.436           -3504.923 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751766910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.230            -607.195 divider:inst2\|cuenta\[19\]  " "   -7.230            -607.195 divider:inst2\|cuenta\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751766910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.774            -134.113 reloj  " "   -3.774            -134.113 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751766910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751766910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.402 " "Worst-case hold slack is -0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751768831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751768831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.402              -1.591 micro68HC11:inst\|nRW  " "   -0.402              -1.591 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751768831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 divider:inst2\|cuenta\[19\]  " "    0.298               0.000 divider:inst2\|cuenta\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751768831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.299               0.000 reloj  " "    0.299               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751768831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751768831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751768941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751769050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751769175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751769175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -53.000 reloj  " "   -3.000             -53.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751769175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -133.000 divider:inst2\|cuenta\[19\]  " "   -1.000            -133.000 divider:inst2\|cuenta\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751769175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 micro68HC11:inst\|nRW  " "    0.301               0.000 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751769175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751769175 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1528751772394 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751772878 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1528751772972 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751772972 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.392 " "Worst-case setup slack is -5.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751773112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751773112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.392           -1744.879 micro68HC11:inst\|nRW  " "   -5.392           -1744.879 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751773112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.135            -335.063 divider:inst2\|cuenta\[19\]  " "   -4.135            -335.063 divider:inst2\|cuenta\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751773112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.279             -71.170 reloj  " "   -2.279             -71.170 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751773112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751773112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.292 " "Worst-case hold slack is -0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751773300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751773300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292              -1.252 micro68HC11:inst\|nRW  " "   -0.292              -1.252 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751773300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 divider:inst2\|cuenta\[19\]  " "    0.130               0.000 divider:inst2\|cuenta\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751773300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 reloj  " "    0.178               0.000 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751773300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751773300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751775284 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751775394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751775565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751775565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.077 reloj  " "   -3.000             -56.077 reloj " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751775565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -133.000 divider:inst2\|cuenta\[19\]  " "   -1.000            -133.000 divider:inst2\|cuenta\[19\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751775565 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 micro68HC11:inst\|nRW  " "    0.133               0.000 micro68HC11:inst\|nRW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1528751775565 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751775565 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751785940 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751785956 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528751791158 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 16:16:31 2018 " "Processing ended: Mon Jun 11 16:16:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528751791158 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528751791158 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528751791158 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751791158 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1528751797408 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528751797424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 11 16:16:37 2018 " "Processing started: Mon Jun 11 16:16:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528751797424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1528751797424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off PF -c PF " "Command: quartus_eda --read_settings_files=off --write_settings_files=off PF -c PF" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1528751797424 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1528751799283 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PF_6_1200mv_85c_slow.vho F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/ simulation " "Generated file PF_6_1200mv_85c_slow.vho in folder \"F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528751804767 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PF_6_1200mv_0c_slow.vho F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/ simulation " "Generated file PF_6_1200mv_0c_slow.vho in folder \"F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528751813158 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PF_min_1200mv_0c_fast.vho F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/ simulation " "Generated file PF_min_1200mv_0c_fast.vho in folder \"F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528751821642 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PF.vho F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/ simulation " "Generated file PF.vho in folder \"F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528751830141 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PF_6_1200mv_85c_vhd_slow.sdo F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/ simulation " "Generated file PF_6_1200mv_85c_vhd_slow.sdo in folder \"F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528751833578 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PF_6_1200mv_0c_vhd_slow.sdo F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/ simulation " "Generated file PF_6_1200mv_0c_vhd_slow.sdo in folder \"F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528751837110 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PF_min_1200mv_0c_vhd_fast.sdo F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/ simulation " "Generated file PF_min_1200mv_0c_vhd_fast.sdo in folder \"F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528751840750 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "PF_vhd.sdo F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/ simulation " "Generated file PF_vhd.sdo in folder \"F:/ProyectoFinal_Arquitectura_de_Computadoras/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1528751842687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528751844500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 11 16:17:24 2018 " "Processing ended: Mon Jun 11 16:17:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528751844500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528751844500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528751844500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1528751844500 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1528751849125 ""}
