0.6
2019.2
Nov  6 2019
21:57:16
E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.sim/sim_1/synth/timing/xsim/hw2_logiccircuit_tb_time_synth.v,1742323276,verilog,,E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sim_1/new/hw2_logiccircuit_tb.v,,glbl;hw2_logiccircuit,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sim_1/new/hw2_logiccircuit_tb.v,1742318753,verilog,,,,hw2_logiccircuit_tb,,,,,,,,
E:/Dev/dev-git/digital-system-design-verilog/design_practice/2week/2week_homework/2week_homework.srcs/sim_1/new/tb_hw1_logic_circuit.v,1742318754,verilog,,,,hw1_logic_circuit_tb,,,,,,,,
