#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jul  6 16:35:29 2020
# Process ID: 8040
# Current directory: C:/CR/ECBEncoder/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17116 C:\CR\ECBEncoder\project_1\project_1.xpr
# Log file: C:/CR/ECBEncoder/project_1/vivado.log
# Journal file: C:/CR/ECBEncoder/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/CR/ECBEncoder/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/CR/ECBEncoder/ip_repo/ECB_Custom_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 962.574 ; gain = 323.766
update_compile_order -fileset sources_1
open_bd_design {C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/mb_design.bd}
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_buttons
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_switches
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_leds
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_display
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:fit_timer:2.0 - fit_timer_0
Adding component instance block -- xilinx.com:ip:axi_emc:3.0 - axi_emc_0
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_gpio_buttons/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_gpio_display/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_gpio_leds/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_gpio_switches/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /microblaze_0_axi_intc/S_AXI/Reg from address space /axi_dma_0/Data_MM2S.
Excluding slave segment /axi_dma_0/S_AXI_LITE/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_gpio_buttons/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_gpio_display/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_gpio_leds/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_gpio_switches/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_timer_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Excluding slave segment /microblaze_0_axi_intc/S_AXI/Reg from address space /axi_dma_0/Data_S2MM.
Successfully read diagram <mb_design> from BD file <C:/CR/ECBEncoder/project_1/project_1.srcs/sources_1/bd/mb_design/mb_design.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1565.473 ; gain = 0.000
close_project
create_project simECBEncoder C:/CR/ECBEncoder/sim/simECBEncoder -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
set_property target_language VHDL [current_project]
file mkdir C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new
close [ open C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECBEncoder.vhd w ]
add_files C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECBEncoder.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
[Mon Jul  6 17:05:05 2020] Launched synth_1...
Run output will be captured here: C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Jul  6 17:05:48 2020] Launched impl_1...
Run output will be captured here: C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.runs/impl_1/runme.log
close [ open C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECB_TB.vhd w ]
add_files C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECB_TB.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECB_TB.vhd] -no_script -reset -force -quiet
remove_files  C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECB_TB.vhd
close [ open C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECB_tb2.vhd w ]
add_files C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECB_tb2.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 6
[Mon Jul  6 17:26:11 2020] Launched synth_1...
Run output will be captured here: C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1565.473 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1565.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1570.637 ; gain = 5.164
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ECB_tb2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ECB_tb2_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECBEncoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ECBEncoder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECB_tb2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ECB_tb2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto b3f6e290ef46447cb0114a332389eb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ECB_tb2_behav xil_defaultlib.ECB_tb2 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b3f6e290ef46447cb0114a332389eb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ECB_tb2_behav xil_defaultlib.ECB_tb2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.ECBEncoder [ecbencoder_default]
Compiling architecture behavioral of entity xil_defaultlib.ecb_tb2
Built simulation snapshot ECB_tb2_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.617 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'ECB_tb2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj ECB_tb2_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.sim/sim_1/behav/xsim'
"xelab -wto b3f6e290ef46447cb0114a332389eb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ECB_tb2_behav xil_defaultlib.ECB_tb2 -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b3f6e290ef46447cb0114a332389eb17 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ECB_tb2_behav xil_defaultlib.ECB_tb2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ECB_tb2_behav -key {Behavioral:sim_1:Functional:ECB_tb2} -tclbatch {ECB_tb2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source ECB_tb2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ECB_tb2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2113.617 ; gain = 0.000
add_bp {C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECBEncoder.vhd} 51
remove_bps -file {C:/CR/ECBEncoder/sim/simECBEncoder/simECBEncoder.srcs/sources_1/new/ECBEncoder.vhd} -line 51
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2113.617 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul  6 17:54:30 2020...
