$date
	Fri Dec 12 10:45:02 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 2 ! out [1:0] $end
$var reg 3 " in [2:0] $end
$scope module uut $end
$var wire 3 # in [2:0] $end
$var wire 1 $ w1 $end
$var wire 2 % out [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11 %
0$
b0 #
b0 "
b11 !
$end
#10
b1 "
b1 #
#20
b10 "
b10 #
#30
1$
b11 "
b11 #
#40
0$
b0 !
b0 %
b100 "
b100 #
#50
b101 "
b101 #
#60
b110 "
b110 #
#70
b1 !
b1 %
1$
b111 "
b111 #
#80
