
---------- Begin Simulation Statistics ----------
final_tick                                  221985000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 267952                       # Simulator instruction rate (inst/s)
host_mem_usage                                 847204                       # Number of bytes of host memory used
host_op_rate                                   270913                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.93                       # Real time elapsed on the host
host_tick_rate                              237873246                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      250000                       # Number of instructions simulated
sim_ops                                        252812                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000222                       # Number of seconds simulated
sim_ticks                                   221985000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.393617                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   34789                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                35720                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               715                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             37177                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             136                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              128                       # Number of indirect misses.
system.cpu.branchPred.lookups                   38635                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     390                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           54                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      250000                       # Number of instructions committed
system.cpu.committedOps                        252812                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.775880                       # CPI: cycles per instruction
system.cpu.discardedOps                          2192                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             114984                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             69442                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            34992                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                865                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          110344                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.563101                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                           443970                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  10      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  146645     58.01%     58.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     98      0.04%     58.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       7      0.00%     58.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                    30      0.01%     58.06% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                   120      0.05%     58.11% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    53      0.02%     58.13% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  165      0.07%     58.20% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc               165      0.07%     58.26% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     8      0.00%     58.27% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                   24      0.01%     58.27% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     58.27% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     32      0.01%     58.29% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     58.29% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     37      0.01%     58.30% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     40      0.02%     58.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     58.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    45      0.02%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     58.34% # Class of committed instruction
system.cpu.op_class_0::MemRead                  68958     27.28%     85.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 36375     14.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   252812                       # Class of committed instruction
system.cpu.tickCycles                          333626                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1298                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         2146                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                658                       # Transaction distribution
system.membus.trans_dist::ReadExReq               124                       # Transaction distribution
system.membus.trans_dist::ReadExResp              124                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           658                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           516                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2080                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        50048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   50048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1298                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1298    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1298                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1584000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4175000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    221985000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               836                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          140                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          454                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              13                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              187                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             187                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           703                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          133                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          516                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          516                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1825                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        74048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        29440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 103488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1539                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000650                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025491                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1538     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1539                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1667000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            738000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1054500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    221985000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  140                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  101                       # number of demand (read+write) hits
system.l2.demand_hits::total                      241                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 140                       # number of overall hits
system.l2.overall_hits::.cpu.data                 101                       # number of overall hits
system.l2.overall_hits::total                     241                       # number of overall hits
system.l2.demand_misses::.cpu.inst                563                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                219                       # number of demand (read+write) misses
system.l2.demand_misses::total                    782                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               563                       # number of overall misses
system.l2.overall_misses::.cpu.data               219                       # number of overall misses
system.l2.overall_misses::total                   782                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     43241000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     18031000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         61272000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     43241000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     18031000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        61272000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              703                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              320                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1023                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             703                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             320                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1023                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.800853                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.684375                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.764418                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.800853                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.684375                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.764418                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76804.618117                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78352.941176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76804.618117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78352.941176                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           563                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               782                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          563                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              782                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     37611000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     15841000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     53452000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     37611000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     15841000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     53452000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.800853                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.684375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.764418                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.800853                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.684375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.764418                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66804.618117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68352.941176                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66804.618117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68352.941176                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          140                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              140                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          140                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          454                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              454                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          454                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          454                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    63                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             124                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 124                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     10455500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      10455500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               187                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.663102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.663102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84318.548387                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84318.548387                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            124                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      9215500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      9215500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.663102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.663102                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74318.548387                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74318.548387                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              563                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     43241000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     43241000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.800853                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.800853                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76804.618117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76804.618117                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          563                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     37611000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     37611000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.800853                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.800853                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66804.618117                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66804.618117                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                38                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           95                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              95                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7575500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7575500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           133                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.714286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.714286                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79742.105263                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79742.105263                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data           95                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           95                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6625500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6625500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.714286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69742.105263                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69742.105263                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          516                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             516                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          516                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           516                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          516                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          516                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      9919500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9919500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19223.837209                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19223.837209                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    221985000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   668.362300                       # Cycle average of tags in use
system.l2.tags.total_refs                        1629                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       801                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.033708                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      11.260504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       468.806334                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       188.295462                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.014307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.005746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020397                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           801                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          779                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.024445                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     17961                       # Number of tag accesses
system.l2.tags.data_accesses                    17961                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    221985000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          36032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          14016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              50048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        36032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         36032                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             563                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 782                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         162317274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          63139401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             225456675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    162317274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        162317274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        162317274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         63139401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            225456675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       563.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000568500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1612                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         782                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       782                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                72                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                91                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      6718250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                21380750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8591.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27341.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      594                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   782                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    266.666667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   178.802162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.157597                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           55     29.57%     29.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55     29.57%     59.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35     18.82%     77.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           11      5.91%     83.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            9      4.84%     88.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            3      1.61%     90.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.69%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      2.15%     95.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            9      4.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          186                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  50048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   50048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       225.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    225.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     220056500                       # Total gap between requests
system.mem_ctrls.avgGap                     281402.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        36032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        14016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 162317273.689663708210                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 63139401.310899384320                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          563                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14565750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      6815000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25871.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31118.72                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    75.96                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               349860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               185955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1870680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17209920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         31637850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         58599840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          109854105                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        494.871748                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    152077750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     62627250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               992460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               519915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3712800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17209920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         42343590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         49584480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          114363165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        515.184202                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    128504000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     86201000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    221985000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       106211                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           106211                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       106211                       # number of overall hits
system.cpu.icache.overall_hits::total          106211                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          703                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            703                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          703                       # number of overall misses
system.cpu.icache.overall_misses::total           703                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     46487500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     46487500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     46487500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     46487500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       106914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       106914                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       106914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       106914                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006575                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006575                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006575                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006575                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66127.311522                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66127.311522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66127.311522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66127.311522                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          454                       # number of writebacks
system.cpu.icache.writebacks::total               454                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          703                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          703                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          703                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          703                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     45784500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     45784500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     45784500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     45784500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006575                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006575                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006575                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006575                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65127.311522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65127.311522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65127.311522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65127.311522                       # average overall mshr miss latency
system.cpu.icache.replacements                    454                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       106211                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          106211                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          703                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           703                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     46487500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     46487500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       106914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       106914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006575                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006575                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66127.311522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66127.311522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          703                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          703                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     45784500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     45784500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006575                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006575                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65127.311522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65127.311522                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    221985000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           220.849731                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              106914                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               703                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            152.082504                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   220.849731                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.862694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.862694                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          237                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            214531                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           214531                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    221985000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    221985000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    221985000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       104581                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           104581                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       104599                       # number of overall hits
system.cpu.dcache.overall_hits::total          104599                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          994                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            994                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          996                       # number of overall misses
system.cpu.dcache.overall_misses::total           996                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     43845000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     43845000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     43845000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     43845000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       105575                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       105575                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       105595                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       105595                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009415                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009415                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009432                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009432                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44109.657948                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44109.657948                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44021.084337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44021.084337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          140                       # number of writebacks
system.cpu.dcache.writebacks::total               140                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          160                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          160                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          160                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          160                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          834                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          836                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          836                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     35253500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     35253500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     35438500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     35438500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007900                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007900                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007917                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007917                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42270.383693                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42270.383693                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42390.550239                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42390.550239                       # average overall mshr miss latency
system.cpu.dcache.replacements                    153                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        69078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           69078                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           141                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      8957500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8957500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        69219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        69219                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002037                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002037                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63528.368794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63528.368794                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          131                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          131                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7990500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7990500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001893                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60996.183206                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60996.183206                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        35503                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          35503                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          337                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          337                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     18507500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     18507500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        35840                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        35840                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009403                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009403                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54918.397626                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54918.397626                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          150                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          187                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          187                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11399000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11399000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005218                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005218                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60957.219251                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60957.219251                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           20                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.100000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.100000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.100000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          516                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          516                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     16380000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     16380000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          516                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          516                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31744.186047                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31744.186047                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          516                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          516                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     15864000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     15864000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30744.186047                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30744.186047                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            8                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    221985000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           540.590475                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              105451                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               836                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            126.137560                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   540.590475                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.527920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.527920                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          683                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          653                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.666992                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            212058                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           212058                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    221985000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    221985000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    221985000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    221985000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
