# risc_v2
Simple RISC CPU coded in Verilog, based on Mano and Kime's schematics/diagrams. Data forwarding and branch prediciton have been implemented.
