Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jan 12 23:31:50 2024
| Host         : DESKTOP-C79CDTU running 64-bit major release  (build 9200)
| Command      : report_drc -file top_layer_drc_routed.rpt -pb top_layer_drc_routed.pb -rpx top_layer_drc_routed.rpx
| Design       : top_layer
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 525
+----------+----------+--------------------+------------+
| Rule     | Severity | Description        | Violations |
+----------+----------+--------------------+------------+
| PDRC-153 | Warning  | Gated clock check  | 524        |
| ZPS7-1   | Warning  | PS7 block required | 1          |
+----------+----------+--------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_10 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_108 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_11 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_112 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_116 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_12 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_120 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_13 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_14 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_15 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_16 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_17 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_18 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#14 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_19 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#15 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_20 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#16 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_21 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#17 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_22 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#18 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_23 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#19 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_24 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#20 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_25 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#21 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_26 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#22 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_27 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#23 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_40 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#24 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_41 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#25 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_42 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#26 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_43 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#27 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_44 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#28 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_45 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#29 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_46 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#30 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_47 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#31 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_52 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#32 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_53 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#33 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_54 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#34 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_55 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#35 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_56 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#36 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_57 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#37 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_58 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#38 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_59 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#39 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_60 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#40 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_61 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#41 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_62 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#42 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_63 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#43 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_64 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#44 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_65 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#45 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_66 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#46 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_67 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#47 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_76 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#48 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_77 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#49 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_78 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#50 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_79 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#51 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_8 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#52 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_80 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#53 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_81 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#54 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_82 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#55 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_83 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#56 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_9 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#57 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_92 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#58 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_93 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#59 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_94 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#60 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_95 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#61 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_96 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][4]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#62 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_97 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][5]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#63 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_98 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][6]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#64 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_99 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][7]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#65 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_10 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#66 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_108 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#67 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_11 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#68 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_112 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#69 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_116 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#70 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_12 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#71 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_120 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#72 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_13 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#73 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_14 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#74 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_15 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#75 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_16 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#76 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_17 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#77 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_18 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#78 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_19 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#79 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_20 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#80 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_21 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#81 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_22 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#82 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_23 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#83 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_24 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#84 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_25 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#85 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_26 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#86 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_27 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#87 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_40 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#88 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_41 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#89 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_42 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#90 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_43 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#91 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_44 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#92 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_45 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#93 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_46 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#94 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_47 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#95 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_52 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#96 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_53 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#97 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_54 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#98 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_55 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#99 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_56 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#100 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_57 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#101 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_58 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#102 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_59 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#103 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_60 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#104 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_61 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#105 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_62 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#106 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_63 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#107 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_64 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#108 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_65 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#109 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_66 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#110 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_67 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#111 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_76 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#112 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_77 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#113 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_78 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#114 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_79 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#115 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_8 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#116 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_80 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#117 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_81 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#118 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_82 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#119 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_83 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#120 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_9 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#121 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_92 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#122 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_93 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#123 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_94 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#124 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_95 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#125 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_96 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][8]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#126 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_97 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][9]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#127 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_98 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][10]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#128 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep_99 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][11]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#129 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_10 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#130 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_108 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#131 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_11 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#132 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_112 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#133 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_116 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#134 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_12 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#135 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_120 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#136 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_13 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#137 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_14 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#138 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_15 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#139 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_16 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#140 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_17 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#141 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_18 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#142 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_19 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#143 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_20 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#144 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_21 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#145 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_22 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#146 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_23 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#147 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_24 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#148 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_25 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#149 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_26 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#150 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_27 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#151 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_40 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#152 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_41 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#153 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_42 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#154 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_43 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#155 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_44 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#156 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_45 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#157 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_46 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#158 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_47 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#159 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_52 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#160 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_53 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#161 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_54 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#162 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_55 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#163 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_56 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#164 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_57 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#165 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_58 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#166 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_59 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#167 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_60 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#168 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_61 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#169 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_62 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#170 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_63 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#171 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_64 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#172 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_65 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#173 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_66 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#174 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_67 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#175 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_76 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#176 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_77 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#177 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_78 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#178 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_79 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#179 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_8 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#180 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_80 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#181 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_81 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#182 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_82 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#183 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_83 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#184 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_9 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#185 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_92 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#186 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_93 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#187 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_94 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#188 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_95 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#189 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_96 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][12]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#190 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_97 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][13]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#191 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_98 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][14]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#192 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__0_99 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][15]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#193 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_10 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#194 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_108 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#195 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_11 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#196 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_112 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#197 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_116 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#198 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_12 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#199 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_120 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#200 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_13 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#201 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_14 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#202 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_15 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#203 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_16 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#204 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_17 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#205 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_18 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#206 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_19 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#207 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_20 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#208 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_21 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#209 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_22 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#210 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_23 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#211 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_24 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#212 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_25 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#213 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_26 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#214 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_27 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#215 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_40 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#216 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_41 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#217 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_42 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#218 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_43 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#219 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_44 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#220 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_45 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#221 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_46 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#222 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_47 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#223 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_52 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#224 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_53 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#225 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_54 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#226 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_55 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#227 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_56 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#228 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_57 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#229 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_58 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#230 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_59 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#231 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_60 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#232 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_61 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#233 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_62 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#234 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_63 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#235 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_64 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#236 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_65 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#237 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_66 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#238 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_67 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#239 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_76 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#240 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_77 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#241 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_78 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#242 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_79 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#243 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_8 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#244 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_80 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#245 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_81 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#246 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_82 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#247 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_83 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#248 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_9 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#249 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_92 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#250 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_93 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#251 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_94 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#252 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_95 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#253 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_96 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][16]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#254 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_97 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][17]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#255 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_98 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][18]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#256 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__1_99 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][19]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#257 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_10 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#258 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_108 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#259 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_11 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#260 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_112 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#261 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_116 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#262 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_12 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#263 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_120 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#264 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_13 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#265 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_14 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#266 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_15 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#267 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_16 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#268 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_17 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#269 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_18 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#270 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_19 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#271 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_20 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#272 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_21 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#273 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_22 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#274 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_23 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#275 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_24 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#276 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_25 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#277 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_26 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#278 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_27 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#279 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_40 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#280 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_41 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#281 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_42 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#282 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_43 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#283 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_44 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#284 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_45 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#285 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_46 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#286 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_47 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#287 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_52 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#288 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_53 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#289 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_54 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#290 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_55 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#291 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_56 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#292 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_57 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#293 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_58 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#294 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_59 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#295 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_60 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#296 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_61 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#297 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_62 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#298 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_63 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#299 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_64 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#300 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_65 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#301 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_66 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#302 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_67 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#303 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_76 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#304 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_77 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#305 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_78 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#306 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_79 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#307 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_8 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#308 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_80 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#309 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_81 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#310 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_82 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#311 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_83 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#312 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_9 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#313 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_92 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#314 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_93 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#315 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_94 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#316 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_95 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#317 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_96 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][20]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#318 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_97 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][21]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#319 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_98 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][22]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#320 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__2_99 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][23]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#321 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_10 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#322 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_108 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#323 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_11 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#324 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_112 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#325 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_116 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#326 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_12 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#327 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_120 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#328 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_13 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#329 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_14 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#330 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_15 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#331 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_16 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#332 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_17 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#333 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_18 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#334 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_19 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#335 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_20 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#336 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_21 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#337 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_22 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#338 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_23 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#339 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_24 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#340 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_25 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#341 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_26 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#342 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_27 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#343 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_40 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#344 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_41 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#345 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_42 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#346 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_43 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#347 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_44 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#348 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_45 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#349 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_46 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#350 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_47 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#351 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_52 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#352 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_53 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#353 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_54 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#354 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_55 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#355 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_56 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#356 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_57 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#357 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_58 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#358 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_59 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#359 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_60 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#360 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_61 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#361 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_62 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#362 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_63 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#363 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_64 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#364 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_65 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#365 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_66 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#366 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_67 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#367 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_76 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#368 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_77 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#369 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_78 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#370 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_79 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#371 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_8 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#372 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_80 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#373 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_81 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#374 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_82 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#375 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_83 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#376 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_9 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#377 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_92 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#378 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_93 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#379 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_94 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#380 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_95 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#381 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_96 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][24]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#382 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_97 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][25]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#383 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_98 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][26]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#384 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__3_99 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][27]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#385 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_10 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#386 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_108 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#387 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_11 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#388 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_112 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#389 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_116 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#390 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_12 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#391 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_120 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#392 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_13 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#393 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_14 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#394 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_15 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#395 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_16 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#396 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_17 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#397 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_18 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#398 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_19 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#399 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_20 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#400 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_21 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#401 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_22 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#402 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_23 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#403 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_24 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#404 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_25 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#405 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_26 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#406 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_27 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#407 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_40 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#408 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_41 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#409 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_42 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#410 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_43 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#411 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_44 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#412 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_45 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#413 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_46 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#414 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_47 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#415 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_52 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#416 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_53 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#417 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_54 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#418 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_55 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#419 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_56 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#420 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_57 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#421 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_58 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#422 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_59 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#423 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_60 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#424 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_61 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#425 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_62 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#426 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_63 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#427 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_64 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#428 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_65 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#429 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_66 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#430 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_67 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#431 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_76 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#432 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_77 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#433 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_78 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#434 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_79 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#435 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_8 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#436 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_80 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#437 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_81 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#438 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_82 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#439 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_83 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#440 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_9 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#441 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_92 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#442 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_93 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#443 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_94 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#444 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_95 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#445 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_96 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][28]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#446 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_97 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][29]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#447 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_98 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][30]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#448 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__4_99 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][31]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#449 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_0 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#450 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_1 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#451 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_10 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#452 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_100 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#453 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_101 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#454 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_11 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#455 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_112 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#456 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_116 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#457 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_12 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#458 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_120 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#459 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_128 is a gated clock net sourced by a combinational pin control_unit_inst/r_data_reg[1]_LDC_i_1__0/O, cell control_unit_inst/r_data_reg[1]_LDC_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#460 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_13 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[0][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[0][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#461 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_14 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#462 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_15 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#463 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_16 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#464 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_17 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[2][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[2][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#465 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_18 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#466 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_19 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#467 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_20 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#468 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_21 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[3][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[3][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#469 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_22 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#470 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_23 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#471 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_24 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[1][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[1][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#472 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_25 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#473 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_26 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#474 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_27 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[9][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[9][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#475 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_28 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#476 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_29 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#477 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_30 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#478 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_31 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[12][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[12][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#479 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_44 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[10][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[10][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#480 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_45 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#481 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_46 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#482 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_47 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#483 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_48 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[15][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[15][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#484 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_49 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#485 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_50 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#486 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_51 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#487 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_52 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[7][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[7][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#488 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_57 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#489 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_58 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#490 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_59 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#491 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_60 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[11][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[11][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#492 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_63 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#493 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_64 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#494 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_65 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#495 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_66 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#496 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_67 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[5][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[5][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#497 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_68 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#498 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_69 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#499 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_70 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[4][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[4][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#500 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_71 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#501 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_72 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#502 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_73 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#503 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_74 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[13][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[13][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#504 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_82 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#505 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_83 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#506 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_84 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#507 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_85 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][1]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#508 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_86 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#509 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_87 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][3]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#510 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_88 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[14][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[14][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#511 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_89 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[6][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[6][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#512 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_98 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][2]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#513 Warning
Gated clock check  
Net control_unit_inst/r_we_cr_reg_rep__5_99 is a gated clock net sourced by a combinational pin control_unit_inst/r_reg_reg[8][0]_LDC_i_1/O, cell control_unit_inst/r_reg_reg[8][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#514 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[0]_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_data_reg[2]_LDC_i_1/O, cell datapath_inst/core_register/r_data_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#515 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[0]_2 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_data_reg[4]_LDC_i_1/O, cell datapath_inst/core_register/r_data_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#516 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[0]_3 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_data_reg[8]_LDC_i_1/O, cell datapath_inst/core_register/r_data_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#517 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[1]_3 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_data_reg[9]_LDC_i_1/O, cell datapath_inst/core_register/r_data_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#518 Warning
Gated clock check  
Net datapath_inst/core_register/o_data1_reg[1]_4 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_data_reg[13]_LDC_i_1/O, cell datapath_inst/core_register/r_data_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#519 Warning
Gated clock check  
Net datapath_inst/core_register/r_we_ir_reg is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_data_reg[1]_LDC_i_1/O, cell datapath_inst/core_register/r_data_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#520 Warning
Gated clock check  
Net datapath_inst/core_register/r_we_ir_reg_1 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_data_reg[0]_LDC_i_1/O, cell datapath_inst/core_register/r_data_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#521 Warning
Gated clock check  
Net datapath_inst/core_register/r_we_ir_reg_3 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_data_reg[6]_LDC_i_1/O, cell datapath_inst/core_register/r_data_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#522 Warning
Gated clock check  
Net datapath_inst/core_register/r_we_ir_reg_5 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_data_reg[7]_LDC_i_1/O, cell datapath_inst/core_register/r_data_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#523 Warning
Gated clock check  
Net datapath_inst/core_register/r_we_ir_reg_7 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_data_reg[3]_LDC_i_1/O, cell datapath_inst/core_register/r_data_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#524 Warning
Gated clock check  
Net datapath_inst/core_register/r_we_ir_reg_9 is a gated clock net sourced by a combinational pin datapath_inst/core_register/r_data_reg[12]_LDC_i_1/O, cell datapath_inst/core_register/r_data_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


