
FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000047bc  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  000847bc  000847bc  000147bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009ac  20070000  000847c4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000260  200709ac  00085170  000209ac  2**2
                  ALLOC
  4 .stack        00002004  20070c0c  000853d0  000209ac  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000209ac  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209d5  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001577d  00000000  00000000  00020a2e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000039a1  00000000  00000000  000361ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000ec0  00000000  00000000  00039b4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000d38  00000000  00000000  0003aa0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001e56e  00000000  00000000  0003b744  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00018a02  00000000  00000000  00059cb2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006bebb  00000000  00000000  000726b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002da8  00000000  00000000  000de570  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    00007411  00000000  00000000  000e1318  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072c10 	.word	0x20072c10
   80004:	000813c5 	.word	0x000813c5
   80008:	000813c1 	.word	0x000813c1
   8000c:	000813c1 	.word	0x000813c1
   80010:	000813c1 	.word	0x000813c1
   80014:	000813c1 	.word	0x000813c1
   80018:	000813c1 	.word	0x000813c1
	...
   8002c:	00080a65 	.word	0x00080a65
   80030:	000813c1 	.word	0x000813c1
   80034:	00000000 	.word	0x00000000
   80038:	00080a9d 	.word	0x00080a9d
   8003c:	00080ad9 	.word	0x00080ad9
   80040:	000813c1 	.word	0x000813c1
   80044:	000813c1 	.word	0x000813c1
   80048:	000813c1 	.word	0x000813c1
   8004c:	000813c1 	.word	0x000813c1
   80050:	000813c1 	.word	0x000813c1
   80054:	000813c1 	.word	0x000813c1
   80058:	000813c1 	.word	0x000813c1
   8005c:	000813c1 	.word	0x000813c1
   80060:	000813c1 	.word	0x000813c1
   80064:	000813c1 	.word	0x000813c1
   80068:	00000000 	.word	0x00000000
   8006c:	00081231 	.word	0x00081231
   80070:	00081245 	.word	0x00081245
   80074:	00081259 	.word	0x00081259
   80078:	0008126d 	.word	0x0008126d
	...
   80084:	0008042d 	.word	0x0008042d
   80088:	000813c1 	.word	0x000813c1
   8008c:	000813c1 	.word	0x000813c1
   80090:	000813c1 	.word	0x000813c1
   80094:	000813c1 	.word	0x000813c1
   80098:	000813c1 	.word	0x000813c1
   8009c:	000813c1 	.word	0x000813c1
   800a0:	000813c1 	.word	0x000813c1
   800a4:	00000000 	.word	0x00000000
   800a8:	000813c1 	.word	0x000813c1
   800ac:	000813c1 	.word	0x000813c1
   800b0:	000813c1 	.word	0x000813c1
   800b4:	000813c1 	.word	0x000813c1
   800b8:	000808a1 	.word	0x000808a1
   800bc:	000813c1 	.word	0x000813c1
   800c0:	000813c1 	.word	0x000813c1
   800c4:	000813c1 	.word	0x000813c1
   800c8:	000813c1 	.word	0x000813c1
   800cc:	000813c1 	.word	0x000813c1
   800d0:	000813c1 	.word	0x000813c1
   800d4:	000813c1 	.word	0x000813c1
   800d8:	000813c1 	.word	0x000813c1
   800dc:	000813c1 	.word	0x000813c1
   800e0:	000813c1 	.word	0x000813c1
   800e4:	000813c1 	.word	0x000813c1
   800e8:	000813c1 	.word	0x000813c1
   800ec:	000813c1 	.word	0x000813c1
   800f0:	000813c1 	.word	0x000813c1

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	200709ac 	.word	0x200709ac
   80110:	00000000 	.word	0x00000000
   80114:	000847c4 	.word	0x000847c4

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4908      	ldr	r1, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4808      	ldr	r0, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	200709b0 	.word	0x200709b0
   80144:	000847c4 	.word	0x000847c4
   80148:	000847c4 	.word	0x000847c4
   8014c:	00000000 	.word	0x00000000

00080150 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
   80150:	b990      	cbnz	r0, 80178 <_read+0x28>
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   80152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80156:	460c      	mov	r4, r1
   80158:	4690      	mov	r8, r2

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8015a:	2a00      	cmp	r2, #0
   8015c:	dd0f      	ble.n	8017e <_read+0x2e>
   8015e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
   80160:	4e08      	ldr	r6, [pc, #32]	; (80184 <_read+0x34>)
   80162:	4d09      	ldr	r5, [pc, #36]	; (80188 <_read+0x38>)
   80164:	6830      	ldr	r0, [r6, #0]
   80166:	4621      	mov	r1, r4
   80168:	682b      	ldr	r3, [r5, #0]
   8016a:	4798      	blx	r3
		ptr++;
   8016c:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8016e:	42a7      	cmp	r7, r4
   80170:	d1f8      	bne.n	80164 <_read+0x14>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
   80172:	4640      	mov	r0, r8
   80174:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
   80178:	f04f 30ff 	mov.w	r0, #4294967295
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
   8017c:	4770      	bx	lr

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   8017e:	2000      	movs	r0, #0
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
}
   80180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80184:	20070c04 	.word	0x20070c04
   80188:	20070ba4 	.word	0x20070ba4

0008018c <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
   8018c:	b4f0      	push	{r4, r5, r6, r7}
   8018e:	b08c      	sub	sp, #48	; 0x30
   80190:	4607      	mov	r7, r0
   80192:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
   80194:	ac01      	add	r4, sp, #4
   80196:	4d11      	ldr	r5, [pc, #68]	; (801dc <pwm_clocks_generate+0x50>)
   80198:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8019a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   8019c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
   8019e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
   801a0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
   801a4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   801a8:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
   801aa:	2000      	movs	r0, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
   801ac:	f852 3b04 	ldr.w	r3, [r2], #4
   801b0:	fbb6 f3f3 	udiv	r3, r6, r3
   801b4:	fbb3 f3f7 	udiv	r3, r3, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
   801b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
   801bc:	d905      	bls.n	801ca <pwm_clocks_generate+0x3e>
			break;
		}
		ul_pre++;
   801be:	3001      	adds	r0, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
   801c0:	280b      	cmp	r0, #11
   801c2:	d1f3      	bne.n	801ac <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
   801c4:	f64f 70ff 	movw	r0, #65535	; 0xffff
   801c8:	e005      	b.n	801d6 <pwm_clocks_generate+0x4a>
		}
		ul_pre++;
	} while (ul_pre < PWM_CLOCK_PRE_MAX);

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
   801ca:	280a      	cmp	r0, #10
		return ul_div | (ul_pre << 8);
   801cc:	bf94      	ite	ls
   801ce:	ea43 2000 	orrls.w	r0, r3, r0, lsl #8
	} else {
		return PWM_INVALID_ARGUMENT;
   801d2:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
	}
}
   801d6:	b00c      	add	sp, #48	; 0x30
   801d8:	bcf0      	pop	{r4, r5, r6, r7}
   801da:	4770      	bx	lr
   801dc:	000846c0 	.word	0x000846c0

000801e0 <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
   801e0:	b570      	push	{r4, r5, r6, lr}
   801e2:	4606      	mov	r6, r0
   801e4:	460c      	mov	r4, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
   801e6:	6808      	ldr	r0, [r1, #0]
   801e8:	b140      	cbz	r0, 801fc <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
   801ea:	6889      	ldr	r1, [r1, #8]
   801ec:	4b0e      	ldr	r3, [pc, #56]	; (80228 <pwm_init+0x48>)
   801ee:	4798      	blx	r3
   801f0:	4605      	mov	r5, r0
		if (result == PWM_INVALID_ARGUMENT) {
   801f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
   801f6:	4298      	cmp	r0, r3
   801f8:	d101      	bne.n	801fe <pwm_init+0x1e>
   801fa:	e00e      	b.n	8021a <pwm_init+0x3a>
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
	uint32_t clock = 0;
   801fc:	2500      	movs	r5, #0

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
   801fe:	6860      	ldr	r0, [r4, #4]
   80200:	b140      	cbz	r0, 80214 <pwm_init+0x34>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
   80202:	68a1      	ldr	r1, [r4, #8]
   80204:	4b08      	ldr	r3, [pc, #32]	; (80228 <pwm_init+0x48>)
   80206:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
   80208:	f64f 73ff 	movw	r3, #65535	; 0xffff
   8020c:	4298      	cmp	r0, r3
   8020e:	d007      	beq.n	80220 <pwm_init+0x40>
			return result;
		}

		clock |= (result << 16);
   80210:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
   80214:	6035      	str	r5, [r6, #0]
#endif
	return 0;
   80216:	2000      	movs	r0, #0
   80218:	bd70      	pop	{r4, r5, r6, pc}

	/* Clock A */
	if (clock_config->ul_clka != 0) {
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
		if (result == PWM_INVALID_ARGUMENT) {
			return result;
   8021a:	f64f 70ff 	movw	r0, #65535	; 0xffff
   8021e:	bd70      	pop	{r4, r5, r6, pc}
	/* Clock B */
	if (clock_config->ul_clkb != 0) {
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);

		if (result == PWM_INVALID_ARGUMENT) {
			return result;
   80220:	f64f 70ff 	movw	r0, #65535	; 0xffff
	p_pwm->PWM_MR = clock;
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
}
   80224:	bd70      	pop	{r4, r5, r6, pc}
   80226:	bf00      	nop
   80228:	0008018d 	.word	0x0008018d

0008022c <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
   8022c:	b470      	push	{r4, r5, r6}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
   8022e:	680b      	ldr	r3, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
   80230:	684a      	ldr	r2, [r1, #4]
   80232:	f002 020f 	and.w	r2, r2, #15
   80236:	8a8c      	ldrh	r4, [r1, #20]
   80238:	4322      	orrs	r2, r4
   8023a:	890c      	ldrh	r4, [r1, #8]
   8023c:	4322      	orrs	r2, r4
   8023e:	7a8c      	ldrb	r4, [r1, #10]
   80240:	ea42 2244 	orr.w	r2, r2, r4, lsl #9
   80244:	7d8c      	ldrb	r4, [r1, #22]
   80246:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
   8024a:	7dcc      	ldrb	r4, [r1, #23]
   8024c:	ea42 4244 	orr.w	r2, r2, r4, lsl #17
   80250:	7e0c      	ldrb	r4, [r1, #24]
   80252:	ea42 4284 	orr.w	r2, r2, r4, lsl #18
   80256:	eb00 1443 	add.w	r4, r0, r3, lsl #5
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
   8025a:	f8c4 2200 	str.w	r2, [r4, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
   8025e:	68ca      	ldr	r2, [r1, #12]
   80260:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
   80264:	690a      	ldr	r2, [r1, #16]
   80266:	f8c4 220c 	str.w	r2, [r4, #524]	; 0x20c
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
   8026a:	7d8a      	ldrb	r2, [r1, #22]
   8026c:	b13a      	cbz	r2, 8027e <pwm_channel_init+0x52>
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
				PWM_DT_DTL(p_channel->
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
   8026e:	8b8c      	ldrh	r4, [r1, #28]
   80270:	8b4a      	ldrh	r2, [r1, #26]
   80272:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
	
#if (SAM3U || SAM3S || SAM3XA || SAM4S || SAM4E || SAMV70 || SAMV71 || SAME70 || SAMS70)
	/* Channel Dead Time Register */
	if (p_channel->b_deadtime_generator) {
		p_pwm->PWM_CH_NUM[ch_num].PWM_DT =
   80276:	eb00 1443 	add.w	r4, r0, r3, lsl #5
   8027a:	f8c4 2218 	str.w	r2, [r4, #536]	; 0x218
				us_deadtime_pwml) | PWM_DT_DTH(p_channel->
				us_deadtime_pwmh);
	}

	/* Output Selection Register */
	tmp_reg  = p_pwm->PWM_OS & (~((PWM_OS_OSH0 | PWM_OS_OSL0) << ch_num));
   8027e:	6c84      	ldr	r4, [r0, #72]	; 0x48
   80280:	f04f 1201 	mov.w	r2, #65537	; 0x10001
   80284:	409a      	lsls	r2, r3
   80286:	43d2      	mvns	r2, r2
   80288:	ea04 0502 	and.w	r5, r4, r2
	tmp_reg |= ((p_channel->output_selection.b_override_pwmh) << ch_num) |
   8028c:	7fcc      	ldrb	r4, [r1, #31]
   8028e:	fa04 f603 	lsl.w	r6, r4, r3
   80292:	7f8c      	ldrb	r4, [r1, #30]
   80294:	409c      	lsls	r4, r3
   80296:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
   8029a:	432c      	orrs	r4, r5
			(((p_channel->output_selection.b_override_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OS = tmp_reg;
   8029c:	6484      	str	r4, [r0, #72]	; 0x48

	/* Output Override Value Register */
	tmp_reg  = p_pwm->PWM_OOV & (~((PWM_OOV_OOVH0 | PWM_OOV_OOVL0) << ch_num));
   8029e:	6c44      	ldr	r4, [r0, #68]	; 0x44
   802a0:	4022      	ands	r2, r4
	tmp_reg |= ((p_channel->output_selection.override_level_pwmh) << ch_num) |
   802a2:	f891 4021 	ldrb.w	r4, [r1, #33]	; 0x21
   802a6:	fa04 f503 	lsl.w	r5, r4, r3
   802aa:	f891 4020 	ldrb.w	r4, [r1, #32]
   802ae:	409c      	lsls	r4, r3
   802b0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
   802b4:	4322      	orrs	r2, r4
			(((p_channel->output_selection.override_level_pwml) << ch_num)
					<< 16);
	p_pwm->PWM_OOV = tmp_reg;
   802b6:	6442      	str	r2, [r0, #68]	; 0x44

	/* Sync Channels Mode Register */
	uint32_t channel = (1 << ch_num);
   802b8:	2201      	movs	r2, #1
   802ba:	409a      	lsls	r2, r3
	if (p_channel->b_sync_ch) {
   802bc:	f891 4022 	ldrb.w	r4, [r1, #34]	; 0x22
   802c0:	b11c      	cbz	r4, 802ca <pwm_channel_init+0x9e>
		p_pwm->PWM_SCM |= channel;
   802c2:	6a04      	ldr	r4, [r0, #32]
   802c4:	4314      	orrs	r4, r2
   802c6:	6204      	str	r4, [r0, #32]
   802c8:	e003      	b.n	802d2 <pwm_channel_init+0xa6>
	} else {
		p_pwm->PWM_SCM &= ~((uint32_t) channel);
   802ca:	6a04      	ldr	r4, [r0, #32]
   802cc:	ea24 0402 	bic.w	r4, r4, r2
   802d0:	6204      	str	r4, [r0, #32]
		} else {
			p_pwm->PWM_FPV1 &= (~((0x01 << ch_num) << 16));
		}
	}
#else
	if (p_channel->ul_fault_output_pwmh == PWM_HIGH) {
   802d2:	f891 4024 	ldrb.w	r4, [r1, #36]	; 0x24
   802d6:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= (0x01 << ch_num);
   802d8:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802da:	bf0c      	ite	eq
   802dc:	4314      	orreq	r4, r2
	} else {
		p_pwm->PWM_FPV &= (~(0x01 << ch_num));
   802de:	4394      	bicne	r4, r2
   802e0:	6684      	str	r4, [r0, #104]	; 0x68
	}
	if (p_channel->ul_fault_output_pwml == PWM_HIGH) {
   802e2:	f891 4025 	ldrb.w	r4, [r1, #37]	; 0x25
   802e6:	2c01      	cmp	r4, #1
		p_pwm->PWM_FPV |= ((0x01 << ch_num) << 16);
   802e8:	6e84      	ldr	r4, [r0, #104]	; 0x68
   802ea:	bf0c      	ite	eq
   802ec:	ea44 4202 	orreq.w	r2, r4, r2, lsl #16
	} else {
		p_pwm->PWM_FPV &= (~((0x01 << ch_num) << 16));
   802f0:	ea24 4202 	bicne.w	r2, r4, r2, lsl #16
   802f4:	6682      	str	r2, [r0, #104]	; 0x68
	}
#endif
	/* Fault Protection Enable Register */
	uint32_t fault_enable_reg = 0;
#if (SAM3XA)
	if (ch_num < 4) {
   802f6:	2b03      	cmp	r3, #3
   802f8:	d80c      	bhi.n	80314 <pwm_channel_init+0xe8>
		ch_num *= 8;
   802fa:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE1;
   802fc:	6ec4      	ldr	r4, [r0, #108]	; 0x6c
		fault_enable_reg &= ~(0xFF << ch_num);
   802fe:	22ff      	movs	r2, #255	; 0xff
   80300:	409a      	lsls	r2, r3
   80302:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80306:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   8030a:	fa01 f303 	lsl.w	r3, r1, r3
   8030e:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE1 = fault_enable_reg;
   80310:	66c3      	str	r3, [r0, #108]	; 0x6c
   80312:	e00c      	b.n	8032e <pwm_channel_init+0x102>
	} else {
		ch_num -= 4;
   80314:	3b04      	subs	r3, #4
		ch_num *= 8;
   80316:	00db      	lsls	r3, r3, #3
		fault_enable_reg = p_pwm->PWM_FPE2;
   80318:	6f04      	ldr	r4, [r0, #112]	; 0x70
		fault_enable_reg &= ~(0xFF << ch_num);
   8031a:	22ff      	movs	r2, #255	; 0xff
   8031c:	409a      	lsls	r2, r3
   8031e:	ea24 0202 	bic.w	r2, r4, r2
		fault_enable_reg |= ((p_channel->fault_id) << ch_num);
   80322:	f891 1023 	ldrb.w	r1, [r1, #35]	; 0x23
   80326:	fa01 f303 	lsl.w	r3, r1, r3
   8032a:	4313      	orrs	r3, r2
		p_pwm->PWM_FPE2 = fault_enable_reg;
   8032c:	6703      	str	r3, [r0, #112]	; 0x70
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
   8032e:	2000      	movs	r0, #0
   80330:	bc70      	pop	{r4, r5, r6}
   80332:	4770      	bx	lr

00080334 <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
   80334:	690b      	ldr	r3, [r1, #16]
   80336:	4293      	cmp	r3, r2
   80338:	d307      	bcc.n	8034a <pwm_channel_update_duty+0x16>
 * \retval 0 if changing succeeds, otherwise fails.
 */
uint32_t pwm_channel_update_duty(Pwm *p_pwm, pwm_channel_t *p_channel,
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;
   8033a:	680b      	ldr	r3, [r1, #0]
		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
	} else {
		/* Save new duty cycle value */
		p_channel->ul_duty = ul_duty;
   8033c:	60ca      	str	r2, [r1, #12]
		mode &= ~PWM_CMR_CPD;
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;

		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
#else
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
   8033e:	eb00 1043 	add.w	r0, r0, r3, lsl #5
   80342:	f8c0 2208 	str.w	r2, [r0, #520]	; 0x208
#endif
	}

	return 0;
   80346:	2000      	movs	r0, #0
   80348:	4770      	bx	lr
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
		return PWM_INVALID_ARGUMENT;
   8034a:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
   8034e:	4770      	bx	lr

00080350 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
   80350:	2301      	movs	r3, #1
   80352:	fa03 f101 	lsl.w	r1, r3, r1
   80356:	6041      	str	r1, [r0, #4]
   80358:	4770      	bx	lr
   8035a:	bf00      	nop

0008035c <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
   8035c:	2301      	movs	r3, #1
   8035e:	fa03 f101 	lsl.w	r1, r3, r1
   80362:	6081      	str	r1, [r0, #8]
   80364:	4770      	bx	lr
   80366:	bf00      	nop

00080368 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
   80368:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8036a:	0189      	lsls	r1, r1, #6
   8036c:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   8036e:	2402      	movs	r4, #2
   80370:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   80372:	f04f 31ff 	mov.w	r1, #4294967295
   80376:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   80378:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   8037a:	605a      	str	r2, [r3, #4]
}
   8037c:	bc10      	pop	{r4}
   8037e:	4770      	bx	lr

00080380 <tc_set_block_mode>:
		uint32_t ul_blockmode)
{
	/* Validate inputs. */
	Assert(p_tc);
	
	p_tc->TC_BMR = ul_blockmode;
   80380:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
   80384:	4770      	bx	lr
   80386:	bf00      	nop

00080388 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   80388:	0189      	lsls	r1, r1, #6
   8038a:	2305      	movs	r3, #5
   8038c:	5043      	str	r3, [r0, r1]
   8038e:	4770      	bx	lr

00080390 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   80390:	0189      	lsls	r1, r1, #6
   80392:	2302      	movs	r3, #2
   80394:	5043      	str	r3, [r0, r1]
   80396:	4770      	bx	lr

00080398 <tc_read_cv>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_CV;
   80398:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   8039c:	6908      	ldr	r0, [r1, #16]
}
   8039e:	4770      	bx	lr

000803a0 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   803a0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
   803a4:	61ca      	str	r2, [r1, #28]
   803a6:	4770      	bx	lr

000803a8 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   803a8:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
   803ac:	624a      	str	r2, [r1, #36]	; 0x24
   803ae:	4770      	bx	lr

000803b0 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   803b0:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
   803b4:	6a08      	ldr	r0, [r1, #32]
}
   803b6:	4770      	bx	lr

000803b8 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
   803b8:	b4f0      	push	{r4, r5, r6, r7}
   803ba:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
   803bc:	2402      	movs	r4, #2
   803be:	9401      	str	r4, [sp, #4]
   803c0:	2408      	movs	r4, #8
   803c2:	9402      	str	r4, [sp, #8]
   803c4:	2420      	movs	r4, #32
   803c6:	9403      	str	r4, [sp, #12]
   803c8:	2480      	movs	r4, #128	; 0x80
   803ca:	9404      	str	r4, [sp, #16]
   803cc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
   803ce:	0be4      	lsrs	r4, r4, #15
   803d0:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
   803d2:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
   803d6:	d81c      	bhi.n	80412 <tc_find_mck_divisor+0x5a>
   803d8:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
   803da:	42a0      	cmp	r0, r4
   803dc:	d21f      	bcs.n	8041e <tc_find_mck_divisor+0x66>
   803de:	ae01      	add	r6, sp, #4
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
   803e0:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
   803e2:	f856 4f04 	ldr.w	r4, [r6, #4]!
   803e6:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
   803ea:	0c27      	lsrs	r7, r4, #16
		if (ul_freq > ul_high) {
   803ec:	4284      	cmp	r4, r0
   803ee:	d312      	bcc.n	80416 <tc_find_mck_divisor+0x5e>
			return 0;
		} else if (ul_freq >= ul_low) {
   803f0:	4287      	cmp	r7, r0
   803f2:	d915      	bls.n	80420 <tc_find_mck_divisor+0x68>
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
   803f4:	3501      	adds	r5, #1
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
   803f6:	2d05      	cmp	r5, #5
   803f8:	d1f3      	bne.n	803e2 <tc_find_mck_divisor+0x2a>
		} else if (ul_freq >= ul_low) {
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
   803fa:	2000      	movs	r0, #0
   803fc:	e013      	b.n	80426 <tc_find_mck_divisor+0x6e>
	}

	/*  Store results. */
	if (p_uldiv) {
		*p_uldiv = divisors[ul_index];
   803fe:	a906      	add	r1, sp, #24
   80400:	eb01 0185 	add.w	r1, r1, r5, lsl #2
   80404:	f851 1c14 	ldr.w	r1, [r1, #-20]
   80408:	6011      	str	r1, [r2, #0]
	}

	if (p_ultcclks) {
   8040a:	b133      	cbz	r3, 8041a <tc_find_mck_divisor+0x62>
		*p_ultcclks = ul_index;
   8040c:	601d      	str	r5, [r3, #0]
	}

	return 1;
   8040e:	2001      	movs	r0, #1
   80410:	e009      	b.n	80426 <tc_find_mck_divisor+0x6e>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
			return 0;
   80412:	2000      	movs	r0, #0
   80414:	e007      	b.n	80426 <tc_find_mck_divisor+0x6e>
   80416:	2000      	movs	r0, #0
   80418:	e005      	b.n	80426 <tc_find_mck_divisor+0x6e>

	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
   8041a:	2001      	movs	r0, #1
   8041c:	e003      	b.n	80426 <tc_find_mck_divisor+0x6e>
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
   8041e:	2500      	movs	r5, #0
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
	}

	/*  Store results. */
	if (p_uldiv) {
   80420:	2a00      	cmp	r2, #0
   80422:	d1ec      	bne.n	803fe <tc_find_mck_divisor+0x46>
   80424:	e7f1      	b.n	8040a <tc_find_mck_divisor+0x52>
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
   80426:	b006      	add	sp, #24
   80428:	bcf0      	pop	{r4, r5, r6, r7}
   8042a:	4770      	bx	lr

0008042c <USART0_Handler>:
#if SAMD || SAMR21 || SAML21 || SAMR30
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
   8042c:	b500      	push	{lr}
   8042e:	b083      	sub	sp, #12
#if SAMD || SAMR21 || SAML21 || SAMR30
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#elif SAM4E || SAM4S
	usart_serial_read_packet((Usart *)USART_HOST, &temp, 1);
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
   80430:	2201      	movs	r2, #1
   80432:	f10d 0107 	add.w	r1, sp, #7
   80436:	4810      	ldr	r0, [pc, #64]	; (80478 <USART0_Handler+0x4c>)
   80438:	4b10      	ldr	r3, [pc, #64]	; (8047c <USART0_Handler+0x50>)
   8043a:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
   8043c:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
   8043e:	f3bf 8f5f 	dmb	sy
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
   80442:	2200      	movs	r2, #0
   80444:	4b0e      	ldr	r3, [pc, #56]	; (80480 <USART0_Handler+0x54>)
   80446:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
   80448:	4b0e      	ldr	r3, [pc, #56]	; (80484 <USART0_Handler+0x58>)
   8044a:	781b      	ldrb	r3, [r3, #0]
   8044c:	f89d 1007 	ldrb.w	r1, [sp, #7]
   80450:	4a0d      	ldr	r2, [pc, #52]	; (80488 <USART0_Handler+0x5c>)
   80452:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
   80454:	2b9b      	cmp	r3, #155	; 0x9b
   80456:	d103      	bne.n	80460 <USART0_Handler+0x34>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
   80458:	2200      	movs	r2, #0
   8045a:	4b0a      	ldr	r3, [pc, #40]	; (80484 <USART0_Handler+0x58>)
   8045c:	701a      	strb	r2, [r3, #0]
   8045e:	e002      	b.n	80466 <USART0_Handler+0x3a>
	} else {
		serial_rx_buf_tail++;
   80460:	3301      	adds	r3, #1
   80462:	4a08      	ldr	r2, [pc, #32]	; (80484 <USART0_Handler+0x58>)
   80464:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
   80466:	2201      	movs	r2, #1
   80468:	4b05      	ldr	r3, [pc, #20]	; (80480 <USART0_Handler+0x54>)
   8046a:	701a      	strb	r2, [r3, #0]
   8046c:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
   80470:	b662      	cpsie	i
}
   80472:	b003      	add	sp, #12
   80474:	f85d fb04 	ldr.w	pc, [sp], #4
   80478:	40098000 	.word	0x40098000
   8047c:	00080d19 	.word	0x00080d19
   80480:	2007013c 	.word	0x2007013c
   80484:	20070a64 	.word	0x20070a64
   80488:	200709c8 	.word	0x200709c8

0008048c <initMotors>:
#include "MotorControl.h"
#include "delay.h"


void initMotors()
{
   8048c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   80490:	b085      	sub	sp, #20
	//first, set as inputs
	pio_set_input(PIOC, PIN_BOTH_MOTORS, PIO_DEFAULT);
   80492:	2200      	movs	r2, #0
   80494:	f44f 01c0 	mov.w	r1, #6291456	; 0x600000
   80498:	4832      	ldr	r0, [pc, #200]	; (80564 <initMotors+0xd8>)
   8049a:	4b33      	ldr	r3, [pc, #204]	; (80568 <initMotors+0xdc>)
   8049c:	4798      	blx	r3
	//pio_set_input(PIOC, PIN_MOTOR_RIGHT, PIO_DEFAULT);
	
	//apparently, pins need to unload their charge
	delay_ms(20);
   8049e:	4833      	ldr	r0, [pc, #204]	; (8056c <initMotors+0xe0>)
   804a0:	4b33      	ldr	r3, [pc, #204]	; (80570 <initMotors+0xe4>)
   804a2:	4798      	blx	r3
	
	//wait until both motors are powered up
	while (!pio_get_pin_value(MOTOR_LEFT) || !pio_get_pin_value(MOTOR_RIGHT));
   804a4:	2555      	movs	r5, #85	; 0x55
   804a6:	4c33      	ldr	r4, [pc, #204]	; (80574 <initMotors+0xe8>)
   804a8:	4628      	mov	r0, r5
   804aa:	47a0      	blx	r4
   804ac:	2800      	cmp	r0, #0
   804ae:	d0fb      	beq.n	804a8 <initMotors+0x1c>
   804b0:	2056      	movs	r0, #86	; 0x56
   804b2:	47a0      	blx	r4
   804b4:	2800      	cmp	r0, #0
   804b6:	d0f7      	beq.n	804a8 <initMotors+0x1c>
	//test progress
	//pio_set_output(PIOB, 1<<27, 0, 0, 0);
	//pio_set_pin_high(IOPORT_CREATE_PIN(PIOB, 27));
	
	//connect peripheral B to pin A23
	pio_configure_pin(MOTOR_LEFT, PIO_TYPE_PIO_PERIPH_B);
   804b8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   804bc:	2055      	movs	r0, #85	; 0x55
   804be:	4c2e      	ldr	r4, [pc, #184]	; (80578 <initMotors+0xec>)
   804c0:	47a0      	blx	r4
	pio_configure_pin(MOTOR_RIGHT, PIO_TYPE_PIO_PERIPH_B);
   804c2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   804c6:	2056      	movs	r0, #86	; 0x56
   804c8:	47a0      	blx	r4
	//test configuration
	//pio_set_pin_high(IOPORT_CREATE_PIN(PIOB, 25));
	//pio_set_pin_high(IOPORT_CREATE_PIN(PIOC, 28));
	
	//enable the peripheral clock for the PWM hardware
	pmc_enable_periph_clk(ID_PWM);
   804ca:	2024      	movs	r0, #36	; 0x24
   804cc:	4b2b      	ldr	r3, [pc, #172]	; (8057c <initMotors+0xf0>)
   804ce:	4798      	blx	r3
	
	//disable until configured
	pwm_channel_disable(PWM, CHANNEL_MOTOR_LEFT);
   804d0:	4c2b      	ldr	r4, [pc, #172]	; (80580 <initMotors+0xf4>)
   804d2:	2104      	movs	r1, #4
   804d4:	4620      	mov	r0, r4
   804d6:	4d2b      	ldr	r5, [pc, #172]	; (80584 <initMotors+0xf8>)
   804d8:	47a8      	blx	r5
	pwm_channel_disable(PWM, CHANNEL_MOTOR_RIGHT);
   804da:	2105      	movs	r1, #5
   804dc:	4620      	mov	r0, r4
   804de:	47a8      	blx	r5
	
	//configure clock settings
	pwm_clock_t clock_setting = {
   804e0:	4b29      	ldr	r3, [pc, #164]	; (80588 <initMotors+0xfc>)
   804e2:	9301      	str	r3, [sp, #4]
   804e4:	2700      	movs	r7, #0
   804e6:	9702      	str	r7, [sp, #8]
   804e8:	4b28      	ldr	r3, [pc, #160]	; (8058c <initMotors+0x100>)
   804ea:	9303      	str	r3, [sp, #12]
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};
	
	//apply clock settings
	pwm_init(PWM, &clock_setting);
   804ec:	a901      	add	r1, sp, #4
   804ee:	4620      	mov	r0, r4
   804f0:	4b27      	ldr	r3, [pc, #156]	; (80590 <initMotors+0x104>)
   804f2:	4798      	blx	r3
	
	//assign PWM channels
	pwm_motorLeft.channel = CHANNEL_MOTOR_LEFT;
   804f4:	4e27      	ldr	r6, [pc, #156]	; (80594 <initMotors+0x108>)
   804f6:	f04f 0904 	mov.w	r9, #4
   804fa:	f8c6 9000 	str.w	r9, [r6]
	pwm_motorRight.channel = CHANNEL_MOTOR_RIGHT;
   804fe:	4d26      	ldr	r5, [pc, #152]	; (80598 <initMotors+0x10c>)
   80500:	f04f 0805 	mov.w	r8, #5
   80504:	f8c5 8000 	str.w	r8, [r5]
	
	//select clock A
	pwm_motorLeft.ul_prescaler = PWM_CMR_CPRE_CLKA;
   80508:	230b      	movs	r3, #11
   8050a:	6073      	str	r3, [r6, #4]
	pwm_motorRight.ul_prescaler = PWM_CMR_CPRE_CLKA;
   8050c:	606b      	str	r3, [r5, #4]
	
	//active state is logic high
	pwm_motorLeft.polarity = PWM_LOW;
   8050e:	72b7      	strb	r7, [r6, #10]
	pwm_motorRight.polarity = PWM_LOW;
   80510:	72af      	strb	r7, [r5, #10]
	
	//left-aligned mode
	pwm_motorLeft.alignment = PWM_ALIGN_LEFT;
   80512:	8137      	strh	r7, [r6, #8]
	pwm_motorRight.alignment = PWM_ALIGN_LEFT;
   80514:	812f      	strh	r7, [r5, #8]
	
	//configure period and duty cycle
	pwm_motorLeft.ul_period = PWM_PERIOD_TICKS;
   80516:	f242 7310 	movw	r3, #10000	; 0x2710
   8051a:	6133      	str	r3, [r6, #16]
	pwm_motorRight.ul_period = PWM_PERIOD_TICKS;
   8051c:	612b      	str	r3, [r5, #16]
	pwm_motorLeft.ul_duty = PULSE_WIDTH_BRAKE;
   8051e:	f240 53dc 	movw	r3, #1500	; 0x5dc
   80522:	60f3      	str	r3, [r6, #12]
	pwm_motorRight.ul_duty = PULSE_WIDTH_BRAKE;
   80524:	60eb      	str	r3, [r5, #12]
	
	//apply the channel configuration
	pwm_channel_init(PWM, &pwm_motorLeft);
   80526:	4631      	mov	r1, r6
   80528:	4620      	mov	r0, r4
   8052a:	4f1c      	ldr	r7, [pc, #112]	; (8059c <initMotors+0x110>)
   8052c:	47b8      	blx	r7
	pwm_channel_init(PWM, &pwm_motorRight);
   8052e:	4629      	mov	r1, r5
   80530:	4620      	mov	r0, r4
   80532:	47b8      	blx	r7
	
	//configuration is complete, so enable the channel
	pwm_channel_enable(PWM, CHANNEL_MOTOR_LEFT);
   80534:	4649      	mov	r1, r9
   80536:	4620      	mov	r0, r4
   80538:	4f19      	ldr	r7, [pc, #100]	; (805a0 <initMotors+0x114>)
   8053a:	47b8      	blx	r7
	pwm_channel_enable(PWM, CHANNEL_MOTOR_RIGHT);
   8053c:	4641      	mov	r1, r8
   8053e:	4620      	mov	r0, r4
   80540:	47b8      	blx	r7
	//stop motors
	//pwm_channel_update_duty(PWM, &pwm_motorLeft, 1500);
	//pwm_channel_update_duty(PWM, &pwm_motorRight, 1500);
	
	//wait, because the motors are not ready
	delay_ms(20);
   80542:	480a      	ldr	r0, [pc, #40]	; (8056c <initMotors+0xe0>)
   80544:	4b0a      	ldr	r3, [pc, #40]	; (80570 <initMotors+0xe4>)
   80546:	4798      	blx	r3
	
	//test settings
	pwm_channel_update_duty(PWM, &pwm_motorLeft, 1800);
   80548:	f44f 62e1 	mov.w	r2, #1800	; 0x708
   8054c:	4631      	mov	r1, r6
   8054e:	4620      	mov	r0, r4
   80550:	4e14      	ldr	r6, [pc, #80]	; (805a4 <initMotors+0x118>)
   80552:	47b0      	blx	r6
	pwm_channel_update_duty(PWM, &pwm_motorRight, 1200);
   80554:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
   80558:	4629      	mov	r1, r5
   8055a:	4620      	mov	r0, r4
   8055c:	47b0      	blx	r6
}
   8055e:	b005      	add	sp, #20
   80560:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   80564:	400e1200 	.word	0x400e1200
   80568:	00080f4d 	.word	0x00080f4d
   8056c:	0001d4c0 	.word	0x0001d4c0
   80570:	20070001 	.word	0x20070001
   80574:	00080fe5 	.word	0x00080fe5
   80578:	00081001 	.word	0x00081001
   8057c:	0008136d 	.word	0x0008136d
   80580:	40094000 	.word	0x40094000
   80584:	0008035d 	.word	0x0008035d
   80588:	000f4240 	.word	0x000f4240
   8058c:	0501bd00 	.word	0x0501bd00
   80590:	000801e1 	.word	0x000801e1
   80594:	20070ba8 	.word	0x20070ba8
   80598:	20070bd0 	.word	0x20070bd0
   8059c:	0008022d 	.word	0x0008022d
   805a0:	00080351 	.word	0x00080351
   805a4:	00080335 	.word	0x00080335

000805a8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   805a8:	b5f0      	push	{r4, r5, r6, r7, lr}
   805aa:	b083      	sub	sp, #12
   805ac:	4604      	mov	r4, r0
   805ae:	460d      	mov	r5, r1
	uint32_t val = 0;
   805b0:	2300      	movs	r3, #0
   805b2:	9301      	str	r3, [sp, #4]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   805b4:	4b1f      	ldr	r3, [pc, #124]	; (80634 <usart_serial_getchar+0x8c>)
   805b6:	4298      	cmp	r0, r3
   805b8:	d107      	bne.n	805ca <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
   805ba:	461f      	mov	r7, r3
   805bc:	4e1e      	ldr	r6, [pc, #120]	; (80638 <usart_serial_getchar+0x90>)
   805be:	4629      	mov	r1, r5
   805c0:	4638      	mov	r0, r7
   805c2:	47b0      	blx	r6
   805c4:	2800      	cmp	r0, #0
   805c6:	d1fa      	bne.n	805be <usart_serial_getchar+0x16>
   805c8:	e019      	b.n	805fe <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   805ca:	4b1c      	ldr	r3, [pc, #112]	; (8063c <usart_serial_getchar+0x94>)
   805cc:	4298      	cmp	r0, r3
   805ce:	d109      	bne.n	805e4 <usart_serial_getchar+0x3c>
		while (usart_read(p_usart, &val));
   805d0:	461f      	mov	r7, r3
   805d2:	4e1b      	ldr	r6, [pc, #108]	; (80640 <usart_serial_getchar+0x98>)
   805d4:	a901      	add	r1, sp, #4
   805d6:	4638      	mov	r0, r7
   805d8:	47b0      	blx	r6
   805da:	2800      	cmp	r0, #0
   805dc:	d1fa      	bne.n	805d4 <usart_serial_getchar+0x2c>
		*data = (uint8_t)(val & 0xFF);
   805de:	9b01      	ldr	r3, [sp, #4]
   805e0:	702b      	strb	r3, [r5, #0]
   805e2:	e019      	b.n	80618 <usart_serial_getchar+0x70>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   805e4:	4b17      	ldr	r3, [pc, #92]	; (80644 <usart_serial_getchar+0x9c>)
   805e6:	4298      	cmp	r0, r3
   805e8:	d109      	bne.n	805fe <usart_serial_getchar+0x56>
		while (usart_read(p_usart, &val));
   805ea:	461e      	mov	r6, r3
   805ec:	4c14      	ldr	r4, [pc, #80]	; (80640 <usart_serial_getchar+0x98>)
   805ee:	a901      	add	r1, sp, #4
   805f0:	4630      	mov	r0, r6
   805f2:	47a0      	blx	r4
   805f4:	2800      	cmp	r0, #0
   805f6:	d1fa      	bne.n	805ee <usart_serial_getchar+0x46>
		*data = (uint8_t)(val & 0xFF);
   805f8:	9b01      	ldr	r3, [sp, #4]
   805fa:	702b      	strb	r3, [r5, #0]
   805fc:	e018      	b.n	80630 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   805fe:	4b12      	ldr	r3, [pc, #72]	; (80648 <usart_serial_getchar+0xa0>)
   80600:	429c      	cmp	r4, r3
   80602:	d109      	bne.n	80618 <usart_serial_getchar+0x70>
		while (usart_read(p_usart, &val));
   80604:	461e      	mov	r6, r3
   80606:	4c0e      	ldr	r4, [pc, #56]	; (80640 <usart_serial_getchar+0x98>)
   80608:	a901      	add	r1, sp, #4
   8060a:	4630      	mov	r0, r6
   8060c:	47a0      	blx	r4
   8060e:	2800      	cmp	r0, #0
   80610:	d1fa      	bne.n	80608 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
   80612:	9b01      	ldr	r3, [sp, #4]
   80614:	702b      	strb	r3, [r5, #0]
   80616:	e00b      	b.n	80630 <usart_serial_getchar+0x88>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80618:	4b0c      	ldr	r3, [pc, #48]	; (8064c <usart_serial_getchar+0xa4>)
   8061a:	429c      	cmp	r4, r3
   8061c:	d108      	bne.n	80630 <usart_serial_getchar+0x88>
		while (usart_read(p_usart, &val));
   8061e:	461e      	mov	r6, r3
   80620:	4c07      	ldr	r4, [pc, #28]	; (80640 <usart_serial_getchar+0x98>)
   80622:	a901      	add	r1, sp, #4
   80624:	4630      	mov	r0, r6
   80626:	47a0      	blx	r4
   80628:	2800      	cmp	r0, #0
   8062a:	d1fa      	bne.n	80622 <usart_serial_getchar+0x7a>
		*data = (uint8_t)(val & 0xFF);
   8062c:	9b01      	ldr	r3, [sp, #4]
   8062e:	702b      	strb	r3, [r5, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   80630:	b003      	add	sp, #12
   80632:	bdf0      	pop	{r4, r5, r6, r7, pc}
   80634:	400e0800 	.word	0x400e0800
   80638:	00080e25 	.word	0x00080e25
   8063c:	40098000 	.word	0x40098000
   80640:	00080a09 	.word	0x00080a09
   80644:	4009c000 	.word	0x4009c000
   80648:	400a0000 	.word	0x400a0000
   8064c:	400a4000 	.word	0x400a4000

00080650 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   80650:	b570      	push	{r4, r5, r6, lr}
   80652:	460c      	mov	r4, r1
#ifdef UART
	if (UART == (Uart*)p_usart) {
   80654:	4b1e      	ldr	r3, [pc, #120]	; (806d0 <usart_serial_putchar+0x80>)
   80656:	4298      	cmp	r0, r3
   80658:	d108      	bne.n	8066c <usart_serial_putchar+0x1c>
		while (uart_write((Uart*)p_usart, c)!=0);
   8065a:	461e      	mov	r6, r3
   8065c:	4d1d      	ldr	r5, [pc, #116]	; (806d4 <usart_serial_putchar+0x84>)
   8065e:	4621      	mov	r1, r4
   80660:	4630      	mov	r0, r6
   80662:	47a8      	blx	r5
   80664:	2800      	cmp	r0, #0
   80666:	d1fa      	bne.n	8065e <usart_serial_putchar+0xe>
		return 1;
   80668:	2001      	movs	r0, #1
   8066a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   8066c:	4b1a      	ldr	r3, [pc, #104]	; (806d8 <usart_serial_putchar+0x88>)
   8066e:	4298      	cmp	r0, r3
   80670:	d108      	bne.n	80684 <usart_serial_putchar+0x34>
		while (usart_write(p_usart, c)!=0);
   80672:	461e      	mov	r6, r3
   80674:	4d19      	ldr	r5, [pc, #100]	; (806dc <usart_serial_putchar+0x8c>)
   80676:	4621      	mov	r1, r4
   80678:	4630      	mov	r0, r6
   8067a:	47a8      	blx	r5
   8067c:	2800      	cmp	r0, #0
   8067e:	d1fa      	bne.n	80676 <usart_serial_putchar+0x26>
		return 1;
   80680:	2001      	movs	r0, #1
   80682:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80684:	4b16      	ldr	r3, [pc, #88]	; (806e0 <usart_serial_putchar+0x90>)
   80686:	4298      	cmp	r0, r3
   80688:	d108      	bne.n	8069c <usart_serial_putchar+0x4c>
		while (usart_write(p_usart, c)!=0);
   8068a:	461e      	mov	r6, r3
   8068c:	4d13      	ldr	r5, [pc, #76]	; (806dc <usart_serial_putchar+0x8c>)
   8068e:	4621      	mov	r1, r4
   80690:	4630      	mov	r0, r6
   80692:	47a8      	blx	r5
   80694:	2800      	cmp	r0, #0
   80696:	d1fa      	bne.n	8068e <usart_serial_putchar+0x3e>
		return 1;
   80698:	2001      	movs	r0, #1
   8069a:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8069c:	4b11      	ldr	r3, [pc, #68]	; (806e4 <usart_serial_putchar+0x94>)
   8069e:	4298      	cmp	r0, r3
   806a0:	d108      	bne.n	806b4 <usart_serial_putchar+0x64>
		while (usart_write(p_usart, c)!=0);
   806a2:	461e      	mov	r6, r3
   806a4:	4d0d      	ldr	r5, [pc, #52]	; (806dc <usart_serial_putchar+0x8c>)
   806a6:	4621      	mov	r1, r4
   806a8:	4630      	mov	r0, r6
   806aa:	47a8      	blx	r5
   806ac:	2800      	cmp	r0, #0
   806ae:	d1fa      	bne.n	806a6 <usart_serial_putchar+0x56>
		return 1;
   806b0:	2001      	movs	r0, #1
   806b2:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   806b4:	4b0c      	ldr	r3, [pc, #48]	; (806e8 <usart_serial_putchar+0x98>)
   806b6:	4298      	cmp	r0, r3
   806b8:	d108      	bne.n	806cc <usart_serial_putchar+0x7c>
		while (usart_write(p_usart, c)!=0);
   806ba:	461e      	mov	r6, r3
   806bc:	4d07      	ldr	r5, [pc, #28]	; (806dc <usart_serial_putchar+0x8c>)
   806be:	4621      	mov	r1, r4
   806c0:	4630      	mov	r0, r6
   806c2:	47a8      	blx	r5
   806c4:	2800      	cmp	r0, #0
   806c6:	d1fa      	bne.n	806be <usart_serial_putchar+0x6e>
		return 1;
   806c8:	2001      	movs	r0, #1
   806ca:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   806cc:	2000      	movs	r0, #0
}
   806ce:	bd70      	pop	{r4, r5, r6, pc}
   806d0:	400e0800 	.word	0x400e0800
   806d4:	00080e15 	.word	0x00080e15
   806d8:	40098000 	.word	0x40098000
   806dc:	000809f5 	.word	0x000809f5
   806e0:	4009c000 	.word	0x4009c000
   806e4:	400a0000 	.word	0x400a0000
   806e8:	400a4000 	.word	0x400a4000

000806ec <configureConsole>:
#include "consoleFunctions.h"

void configureConsole(void)
/* Enables feedback through the USB-cable back to terminal within Atmel Studio */
/* Note that  the baudrate, parity and other parameters must be set in conf/conf_uart_serial.h */
{
   806ec:	b530      	push	{r4, r5, lr}
   806ee:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
   806f0:	2008      	movs	r0, #8
   806f2:	4d15      	ldr	r5, [pc, #84]	; (80748 <configureConsole+0x5c>)
   806f4:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
   806f6:	4c15      	ldr	r4, [pc, #84]	; (8074c <configureConsole+0x60>)
   806f8:	4b15      	ldr	r3, [pc, #84]	; (80750 <configureConsole+0x64>)
   806fa:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   806fc:	4a15      	ldr	r2, [pc, #84]	; (80754 <configureConsole+0x68>)
   806fe:	4b16      	ldr	r3, [pc, #88]	; (80758 <configureConsole+0x6c>)
   80700:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   80702:	4a16      	ldr	r2, [pc, #88]	; (8075c <configureConsole+0x70>)
   80704:	4b16      	ldr	r3, [pc, #88]	; (80760 <configureConsole+0x74>)
   80706:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   80708:	4b16      	ldr	r3, [pc, #88]	; (80764 <configureConsole+0x78>)
   8070a:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
   8070c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   80710:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
   80712:	f44f 6300 	mov.w	r3, #2048	; 0x800
   80716:	9303      	str	r3, [sp, #12]
   80718:	2008      	movs	r0, #8
   8071a:	47a8      	blx	r5
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   8071c:	a901      	add	r1, sp, #4
   8071e:	4620      	mov	r0, r4
   80720:	4b11      	ldr	r3, [pc, #68]	; (80768 <configureConsole+0x7c>)
   80722:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   80724:	4d11      	ldr	r5, [pc, #68]	; (8076c <configureConsole+0x80>)
   80726:	682b      	ldr	r3, [r5, #0]
   80728:	2100      	movs	r1, #0
   8072a:	6898      	ldr	r0, [r3, #8]
   8072c:	4c10      	ldr	r4, [pc, #64]	; (80770 <configureConsole+0x84>)
   8072e:	47a0      	blx	r4
	setbuf(stdin, NULL);
   80730:	682b      	ldr	r3, [r5, #0]
   80732:	2100      	movs	r1, #0
   80734:	6858      	ldr	r0, [r3, #4]
   80736:	47a0      	blx	r4

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
	stdio_serial_init(CONF_UART, &uart_serial_options);
	
	printf("Console ready\n");
   80738:	480e      	ldr	r0, [pc, #56]	; (80774 <configureConsole+0x88>)
   8073a:	4c0f      	ldr	r4, [pc, #60]	; (80778 <configureConsole+0x8c>)
   8073c:	47a0      	blx	r4
	printf("=============\n");
   8073e:	480f      	ldr	r0, [pc, #60]	; (8077c <configureConsole+0x90>)
   80740:	47a0      	blx	r4
}
   80742:	b005      	add	sp, #20
   80744:	bd30      	pop	{r4, r5, pc}
   80746:	bf00      	nop
   80748:	0008136d 	.word	0x0008136d
   8074c:	400e0800 	.word	0x400e0800
   80750:	20070c04 	.word	0x20070c04
   80754:	00080651 	.word	0x00080651
   80758:	20070c00 	.word	0x20070c00
   8075c:	000805a9 	.word	0x000805a9
   80760:	20070ba4 	.word	0x20070ba4
   80764:	0501bd00 	.word	0x0501bd00
   80768:	00080ddd 	.word	0x00080ddd
   8076c:	20070570 	.word	0x20070570
   80770:	00081911 	.word	0x00081911
   80774:	000846ec 	.word	0x000846ec
   80778:	000816b5 	.word	0x000816b5
   8077c:	000846fc 	.word	0x000846fc

00080780 <printInt>:

void printInt(int theInt)
{
   80780:	b500      	push	{lr}
   80782:	b08b      	sub	sp, #44	; 0x2c
				char buffer [34];
				itoa(theInt, buffer, 10);
   80784:	220a      	movs	r2, #10
   80786:	a901      	add	r1, sp, #4
   80788:	4b03      	ldr	r3, [pc, #12]	; (80798 <printInt+0x18>)
   8078a:	4798      	blx	r3
				// sysclk_get_cpu_hz() ger klockfrekvensen
				puts(buffer);
   8078c:	a801      	add	r0, sp, #4
   8078e:	4b03      	ldr	r3, [pc, #12]	; (8079c <printInt+0x1c>)
   80790:	4798      	blx	r3
}
   80792:	b00b      	add	sp, #44	; 0x2c
   80794:	f85d fb04 	ldr.w	pc, [sp], #4
   80798:	0008170d 	.word	0x0008170d
   8079c:	00081901 	.word	0x00081901

000807a0 <delayInit>:

#include "asf.h"
#include "delayFunctions.h"

int delayInit(void)		/* Initializes the timer used for delays */
{
   807a0:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_TC0);	/* power on the peripheral clock for timers */
   807a2:	201b      	movs	r0, #27
   807a4:	4b08      	ldr	r3, [pc, #32]	; (807c8 <delayInit+0x28>)
   807a6:	4798      	blx	r3
	tc_init(TC0,0,0);				/* TC0, channel 0, TCLK1 och capturemode */
   807a8:	4c08      	ldr	r4, [pc, #32]	; (807cc <delayInit+0x2c>)
   807aa:	2200      	movs	r2, #0
   807ac:	4611      	mov	r1, r2
   807ae:	4620      	mov	r0, r4
   807b0:	4b07      	ldr	r3, [pc, #28]	; (807d0 <delayInit+0x30>)
   807b2:	4798      	blx	r3
	tc_set_block_mode(TC0,0);
   807b4:	2100      	movs	r1, #0
   807b6:	4620      	mov	r0, r4
   807b8:	4b06      	ldr	r3, [pc, #24]	; (807d4 <delayInit+0x34>)
   807ba:	4798      	blx	r3
	tc_stop(TC0,0);					/* making sure the timer does not run  */
   807bc:	2100      	movs	r1, #0
   807be:	4620      	mov	r0, r4
   807c0:	4b05      	ldr	r3, [pc, #20]	; (807d8 <delayInit+0x38>)
   807c2:	4798      	blx	r3
	return 0;						/* evertyhing is ok, typical response */
}
   807c4:	2000      	movs	r0, #0
   807c6:	bd10      	pop	{r4, pc}
   807c8:	0008136d 	.word	0x0008136d
   807cc:	40080000 	.word	0x40080000
   807d0:	00080369 	.word	0x00080369
   807d4:	00080381 	.word	0x00080381
   807d8:	00080391 	.word	0x00080391

000807dc <delayMicroseconds>:


void delayMicroseconds(uint32_t us)		/* A simple implementation for a delay in us (not calibrated) */
{
   807dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   807de:	4604      	mov	r4, r0
	tc_start(TC0,0);
   807e0:	2100      	movs	r1, #0
   807e2:	4809      	ldr	r0, [pc, #36]	; (80808 <delayMicroseconds+0x2c>)
   807e4:	4b09      	ldr	r3, [pc, #36]	; (8080c <delayMicroseconds+0x30>)
   807e6:	4798      	blx	r3
	while (tc_read_cv(TC0,0) < us*42);
   807e8:	232a      	movs	r3, #42	; 0x2a
   807ea:	fb03 f404 	mul.w	r4, r3, r4
   807ee:	4f06      	ldr	r7, [pc, #24]	; (80808 <delayMicroseconds+0x2c>)
   807f0:	2600      	movs	r6, #0
   807f2:	4d07      	ldr	r5, [pc, #28]	; (80810 <delayMicroseconds+0x34>)
   807f4:	4631      	mov	r1, r6
   807f6:	4638      	mov	r0, r7
   807f8:	47a8      	blx	r5
   807fa:	42a0      	cmp	r0, r4
   807fc:	d3fa      	bcc.n	807f4 <delayMicroseconds+0x18>
	tc_stop(TC0,0);
   807fe:	2100      	movs	r1, #0
   80800:	4801      	ldr	r0, [pc, #4]	; (80808 <delayMicroseconds+0x2c>)
   80802:	4b04      	ldr	r3, [pc, #16]	; (80814 <delayMicroseconds+0x38>)
   80804:	4798      	blx	r3
   80806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   80808:	40080000 	.word	0x40080000
   8080c:	00080389 	.word	0x00080389
   80810:	00080399 	.word	0x00080399
   80814:	00080391 	.word	0x00080391

00080818 <init_timer>:

#define frequency (uint32_t)( 10)
static uint32_t k = 0;

void init_timer(void)
{
   80818:	b530      	push	{r4, r5, lr}
   8081a:	b085      	sub	sp, #20
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
	
	pmc_enable_periph_clk(ID_TC3);
   8081c:	201e      	movs	r0, #30
   8081e:	4b16      	ldr	r3, [pc, #88]	; (80878 <init_timer+0x60>)
   80820:	4798      	blx	r3
	tc_find_mck_divisor( (frequency*16), ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk );
   80822:	4c16      	ldr	r4, [pc, #88]	; (8087c <init_timer+0x64>)
   80824:	9400      	str	r4, [sp, #0]
   80826:	ab02      	add	r3, sp, #8
   80828:	aa03      	add	r2, sp, #12
   8082a:	4621      	mov	r1, r4
   8082c:	20a0      	movs	r0, #160	; 0xa0
   8082e:	4d14      	ldr	r5, [pc, #80]	; (80880 <init_timer+0x68>)
   80830:	47a8      	blx	r5
	tc_init(TC1, 0, ul_tcclks | TC_CMR_CPCTRG); 
   80832:	4d14      	ldr	r5, [pc, #80]	; (80884 <init_timer+0x6c>)
   80834:	9a02      	ldr	r2, [sp, #8]
   80836:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
   8083a:	2100      	movs	r1, #0
   8083c:	4628      	mov	r0, r5
   8083e:	4b12      	ldr	r3, [pc, #72]	; (80888 <init_timer+0x70>)
   80840:	4798      	blx	r3
	tc_write_rc(TC1, 0, (ul_sysclk / ul_div) / frequency/16);
   80842:	9a03      	ldr	r2, [sp, #12]
   80844:	fbb4 f4f2 	udiv	r4, r4, r2
   80848:	4a10      	ldr	r2, [pc, #64]	; (8088c <init_timer+0x74>)
   8084a:	fba2 3204 	umull	r3, r2, r2, r4
   8084e:	09d2      	lsrs	r2, r2, #7
   80850:	2100      	movs	r1, #0
   80852:	4628      	mov	r0, r5
   80854:	4b0e      	ldr	r3, [pc, #56]	; (80890 <init_timer+0x78>)
   80856:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   80858:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   8085c:	4b0d      	ldr	r3, [pc, #52]	; (80894 <init_timer+0x7c>)
   8085e:	601a      	str	r2, [r3, #0]
	
	NVIC_EnableIRQ( (IRQn_Type)ID_TC3 );
	tc_enable_interrupt(TC1, 0, TC_IER_CPCS);
   80860:	2210      	movs	r2, #16
   80862:	2100      	movs	r1, #0
   80864:	4628      	mov	r0, r5
   80866:	4b0c      	ldr	r3, [pc, #48]	; (80898 <init_timer+0x80>)
   80868:	4798      	blx	r3
	tc_start(TC1, 0);
   8086a:	2100      	movs	r1, #0
   8086c:	4628      	mov	r0, r5
   8086e:	4b0b      	ldr	r3, [pc, #44]	; (8089c <init_timer+0x84>)
   80870:	4798      	blx	r3
}
   80872:	b005      	add	sp, #20
   80874:	bd30      	pop	{r4, r5, pc}
   80876:	bf00      	nop
   80878:	0008136d 	.word	0x0008136d
   8087c:	0501bd00 	.word	0x0501bd00
   80880:	000803b9 	.word	0x000803b9
   80884:	40084000 	.word	0x40084000
   80888:	00080369 	.word	0x00080369
   8088c:	cccccccd 	.word	0xcccccccd
   80890:	000803a1 	.word	0x000803a1
   80894:	e000e100 	.word	0xe000e100
   80898:	000803a9 	.word	0x000803a9
   8089c:	00080389 	.word	0x00080389

000808a0 <TC3_Handler>:
// genom att lgga samman 1768 + 837/2 = 2605 <=> 1.5V + 0.5V = 2.0V.
// Lgsta vrdet i arrayen r 931 och motsvarar 1.0V. Detta berknades genom att stta samman 1768 - 837/2 = 931 <=> 1.5V - 0.5V = 1.0V.
uint32_t sinx[16] = {1768, 2089, 2360, 2541, 2605, 2541, 2360, 2089, 1768, 1447, 1176, 995, 931, 995, 1176, 1447 }; 
	
void TC3_Handler(void) 
{
   808a0:	b500      	push	{lr}
   808a2:	b083      	sub	sp, #12
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   808a4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   808a8:	4b0c      	ldr	r3, [pc, #48]	; (808dc <TC3_Handler+0x3c>)
   808aa:	631a      	str	r2, [r3, #48]	; 0x30
	// printf("TC3_Handler");
	ioport_set_pin_level(CHECK_PIN, HIGH);
	
	if(k==16)
   808ac:	4b0c      	ldr	r3, [pc, #48]	; (808e0 <TC3_Handler+0x40>)
   808ae:	681b      	ldr	r3, [r3, #0]
   808b0:	2b10      	cmp	r3, #16
   808b2:	d102      	bne.n	808ba <TC3_Handler+0x1a>
	{
		k=0;
   808b4:	2200      	movs	r2, #0
   808b6:	4b0a      	ldr	r3, [pc, #40]	; (808e0 <TC3_Handler+0x40>)
   808b8:	601a      	str	r2, [r3, #0]
	}
	//uint32_t result = (uint32_t)(sinx[k]*837+1768);
	volatile uint32_t ul_dummy;
	ul_dummy = tc_get_status(TC1, 0);
   808ba:	2100      	movs	r1, #0
   808bc:	4809      	ldr	r0, [pc, #36]	; (808e4 <TC3_Handler+0x44>)
   808be:	4b0a      	ldr	r3, [pc, #40]	; (808e8 <TC3_Handler+0x48>)
   808c0:	4798      	blx	r3
   808c2:	9001      	str	r0, [sp, #4]
	UNUSED(ul_dummy);
   808c4:	9b01      	ldr	r3, [sp, #4]
	//dacc_write_conversion_data(DACC, sinx[k]); // (837 = 1V, 1768 = 1.5V)
	k++;
   808c6:	4a06      	ldr	r2, [pc, #24]	; (808e0 <TC3_Handler+0x40>)
   808c8:	6813      	ldr	r3, [r2, #0]
   808ca:	3301      	adds	r3, #1
   808cc:	6013      	str	r3, [r2, #0]
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   808ce:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
   808d2:	4b02      	ldr	r3, [pc, #8]	; (808dc <TC3_Handler+0x3c>)
   808d4:	635a      	str	r2, [r3, #52]	; 0x34
	ioport_set_pin_level(CHECK_PIN, LOW);
}
   808d6:	b003      	add	sp, #12
   808d8:	f85d fb04 	ldr.w	pc, [sp], #4
   808dc:	400e1000 	.word	0x400e1000
   808e0:	20070a68 	.word	0x20070a68
   808e4:	40084000 	.word	0x40084000
   808e8:	000803b1 	.word	0x000803b1

000808ec <counter_ISR>:
	//pio_set_output(PIOB, 1<<27, 0, 0, 0);
	//pio_toggle_pin(IOPORT_CREATE_PIN(PIOB, 27));
	//pio_set_pin_high(IOPORT_CREATE_PIN(PIOB, 27));
	//ioport_set_pin_level(PIO_PB27_IDX, HIGH);
	
	if (mask & PIN_SENSOR_L1)
   808ec:	f011 0f04 	tst.w	r1, #4
   808f0:	d012      	beq.n	80918 <counter_ISR+0x2c>
	{
		if (STATUS_SENSOR_L1)
   808f2:	4b2b      	ldr	r3, [pc, #172]	; (809a0 <counter_ISR+0xb4>)
   808f4:	681b      	ldr	r3, [r3, #0]
   808f6:	f013 0f04 	tst.w	r3, #4
   808fa:	d004      	beq.n	80906 <counter_ISR+0x1a>
			{
				counterLeft++;
			}
			else
			{
				counterLeft--;
   808fc:	4a29      	ldr	r2, [pc, #164]	; (809a4 <counter_ISR+0xb8>)
   808fe:	6813      	ldr	r3, [r2, #0]
   80900:	3b01      	subs	r3, #1
   80902:	6013      	str	r3, [r2, #0]
   80904:	e008      	b.n	80918 <counter_ISR+0x2c>
			}
		}
		else
		{
			if (STATUS_SENSOR_L2)
   80906:	f013 0f08 	tst.w	r3, #8
			{
				counterLeft++;
   8090a:	4a26      	ldr	r2, [pc, #152]	; (809a4 <counter_ISR+0xb8>)
   8090c:	6813      	ldr	r3, [r2, #0]
   8090e:	bf14      	ite	ne
   80910:	3301      	addne	r3, #1
			}
			else
			{
				counterLeft--;
   80912:	f103 33ff 	addeq.w	r3, r3, #4294967295
   80916:	6013      	str	r3, [r2, #0]
			}
		}
	}
	if (mask & PIN_SENSOR_L2)
   80918:	f011 0f08 	tst.w	r1, #8
   8091c:	d012      	beq.n	80944 <counter_ISR+0x58>
	{
		if (STATUS_SENSOR_L2)
   8091e:	4b20      	ldr	r3, [pc, #128]	; (809a0 <counter_ISR+0xb4>)
   80920:	681b      	ldr	r3, [r3, #0]
   80922:	f013 0f08 	tst.w	r3, #8
   80926:	d009      	beq.n	8093c <counter_ISR+0x50>
		{
			if (STATUS_SENSOR_L1)
   80928:	f013 0f04 	tst.w	r3, #4
			{
				counterLeft++;
   8092c:	4a1d      	ldr	r2, [pc, #116]	; (809a4 <counter_ISR+0xb8>)
   8092e:	6813      	ldr	r3, [r2, #0]
   80930:	bf14      	ite	ne
   80932:	3301      	addne	r3, #1
			}
			else
			{
				counterLeft--;
   80934:	f103 33ff 	addeq.w	r3, r3, #4294967295
   80938:	6013      	str	r3, [r2, #0]
   8093a:	e003      	b.n	80944 <counter_ISR+0x58>
			{
				counterLeft++;
			}
			else
			{
				counterLeft--;
   8093c:	4a19      	ldr	r2, [pc, #100]	; (809a4 <counter_ISR+0xb8>)
   8093e:	6813      	ldr	r3, [r2, #0]
   80940:	3b01      	subs	r3, #1
   80942:	6013      	str	r3, [r2, #0]
			}
		}
	}
	if (mask & PIN_SENSOR_R1)
   80944:	f011 0f40 	tst.w	r1, #64	; 0x40
   80948:	d012      	beq.n	80970 <counter_ISR+0x84>
	{
		if (STATUS_SENSOR_R1)
   8094a:	4b15      	ldr	r3, [pc, #84]	; (809a0 <counter_ISR+0xb4>)
   8094c:	681b      	ldr	r3, [r3, #0]
   8094e:	f013 0f40 	tst.w	r3, #64	; 0x40
   80952:	d004      	beq.n	8095e <counter_ISR+0x72>
			{
				counterLeft++;
			}
			else
			{
				counterLeft--;
   80954:	4a13      	ldr	r2, [pc, #76]	; (809a4 <counter_ISR+0xb8>)
   80956:	6813      	ldr	r3, [r2, #0]
   80958:	3b01      	subs	r3, #1
   8095a:	6013      	str	r3, [r2, #0]
   8095c:	e008      	b.n	80970 <counter_ISR+0x84>
			}
		}
		else
		{
			if (STATUS_SENSOR_R2)
   8095e:	f013 0f80 	tst.w	r3, #128	; 0x80
			{
				counterLeft++;
   80962:	4a10      	ldr	r2, [pc, #64]	; (809a4 <counter_ISR+0xb8>)
   80964:	6813      	ldr	r3, [r2, #0]
   80966:	bf14      	ite	ne
   80968:	3301      	addne	r3, #1
			}
			else
			{
				counterLeft--;
   8096a:	f103 33ff 	addeq.w	r3, r3, #4294967295
   8096e:	6013      	str	r3, [r2, #0]
			}
		}
	}
	if (mask & PIN_SENSOR_R2)
   80970:	f011 0f80 	tst.w	r1, #128	; 0x80
   80974:	d012      	beq.n	8099c <counter_ISR+0xb0>
	{
		if (STATUS_SENSOR_R2)
   80976:	4b0a      	ldr	r3, [pc, #40]	; (809a0 <counter_ISR+0xb4>)
   80978:	681b      	ldr	r3, [r3, #0]
   8097a:	f013 0f80 	tst.w	r3, #128	; 0x80
   8097e:	d009      	beq.n	80994 <counter_ISR+0xa8>
		{
			if (STATUS_SENSOR_R1)
   80980:	f013 0f40 	tst.w	r3, #64	; 0x40
			{
				counterLeft++;
   80984:	4a07      	ldr	r2, [pc, #28]	; (809a4 <counter_ISR+0xb8>)
   80986:	6813      	ldr	r3, [r2, #0]
   80988:	bf14      	ite	ne
   8098a:	3301      	addne	r3, #1
			}
			else
			{
				counterLeft--;
   8098c:	f103 33ff 	addeq.w	r3, r3, #4294967295
   80990:	6013      	str	r3, [r2, #0]
   80992:	4770      	bx	lr
			{
				counterLeft++;
			}
			else
			{
				counterLeft--;
   80994:	4a03      	ldr	r2, [pc, #12]	; (809a4 <counter_ISR+0xb8>)
   80996:	6813      	ldr	r3, [r2, #0]
   80998:	3b01      	subs	r3, #1
   8099a:	6013      	str	r3, [r2, #0]
   8099c:	4770      	bx	lr
   8099e:	bf00      	nop
   809a0:	400e1208 	.word	0x400e1208
   809a4:	20070bf8 	.word	0x20070bf8

000809a8 <initSensors>:


#include "WheelCounters.h"

void initSensors()
{
   809a8:	b530      	push	{r4, r5, lr}
   809aa:	b083      	sub	sp, #12
	//pio_get_pin_group(PIOC_BASE_ADDRESS);
	//pio_set_input
	//pio_enable_pin_interrupt
	//pio_configure_interrupt
	
	pio_set_input(PIOC, PINS_SENSORS, PIO_PULLUP);
   809ac:	4c0b      	ldr	r4, [pc, #44]	; (809dc <initSensors+0x34>)
   809ae:	2201      	movs	r2, #1
   809b0:	21cc      	movs	r1, #204	; 0xcc
   809b2:	4620      	mov	r0, r4
   809b4:	4b0a      	ldr	r3, [pc, #40]	; (809e0 <initSensors+0x38>)
   809b6:	4798      	blx	r3
	
	pio_handler_set(PIOC, ID_PIOC, PINS_SENSORS, PIO_IT_EDGE, counter_ISR);
   809b8:	4b0a      	ldr	r3, [pc, #40]	; (809e4 <initSensors+0x3c>)
   809ba:	9300      	str	r3, [sp, #0]
   809bc:	2340      	movs	r3, #64	; 0x40
   809be:	22cc      	movs	r2, #204	; 0xcc
   809c0:	210d      	movs	r1, #13
   809c2:	4620      	mov	r0, r4
   809c4:	4d08      	ldr	r5, [pc, #32]	; (809e8 <initSensors+0x40>)
   809c6:	47a8      	blx	r5
   809c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   809cc:	4b07      	ldr	r3, [pc, #28]	; (809ec <initSensors+0x44>)
   809ce:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(PIOC_IRQn);
	pio_enable_interrupt(PIOC, PINS_SENSORS);
   809d0:	21cc      	movs	r1, #204	; 0xcc
   809d2:	4620      	mov	r0, r4
   809d4:	4b06      	ldr	r3, [pc, #24]	; (809f0 <initSensors+0x48>)
   809d6:	4798      	blx	r3
}
   809d8:	b003      	add	sp, #12
   809da:	bd30      	pop	{r4, r5, pc}
   809dc:	400e1200 	.word	0x400e1200
   809e0:	00080f4d 	.word	0x00080f4d
   809e4:	000808ed 	.word	0x000808ed
   809e8:	000811c5 	.word	0x000811c5
   809ec:	e000e100 	.word	0xe000e100
   809f0:	00080fd9 	.word	0x00080fd9

000809f4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   809f4:	6943      	ldr	r3, [r0, #20]
   809f6:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   809fa:	bf1d      	ittte	ne
   809fc:	f3c1 0108 	ubfxne	r1, r1, #0, #9
   80a00:	61c1      	strne	r1, [r0, #28]
	return 0;
   80a02:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
   80a04:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
   80a06:	4770      	bx	lr

00080a08 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   80a08:	6943      	ldr	r3, [r0, #20]
   80a0a:	f013 0f01 	tst.w	r3, #1
   80a0e:	d005      	beq.n	80a1c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   80a10:	6983      	ldr	r3, [r0, #24]
   80a12:	f3c3 0308 	ubfx	r3, r3, #0, #9
   80a16:	600b      	str	r3, [r1, #0]

	return 0;
   80a18:	2000      	movs	r0, #0
   80a1a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
   80a1c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
   80a1e:	4770      	bx	lr

00080a20 <vListInsertEnd>:

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
   80a20:	6843      	ldr	r3, [r0, #4]

	pxNewListItem->pxNext = pxIndex->pxNext;
   80a22:	685a      	ldr	r2, [r3, #4]
   80a24:	604a      	str	r2, [r1, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
   80a26:	6842      	ldr	r2, [r0, #4]
   80a28:	608a      	str	r2, [r1, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
   80a2a:	685a      	ldr	r2, [r3, #4]
   80a2c:	6091      	str	r1, [r2, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
   80a2e:	6059      	str	r1, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
   80a30:	6041      	str	r1, [r0, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   80a32:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
   80a34:	6803      	ldr	r3, [r0, #0]
   80a36:	3301      	adds	r3, #1
   80a38:	6003      	str	r3, [r0, #0]
   80a3a:	4770      	bx	lr

00080a3c <uxListRemove>:

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   80a3c:	6843      	ldr	r3, [r0, #4]
   80a3e:	6882      	ldr	r2, [r0, #8]
   80a40:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   80a42:	6883      	ldr	r3, [r0, #8]
   80a44:	6842      	ldr	r2, [r0, #4]
   80a46:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
   80a48:	6903      	ldr	r3, [r0, #16]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   80a4a:	685a      	ldr	r2, [r3, #4]
   80a4c:	4290      	cmp	r0, r2
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   80a4e:	bf04      	itt	eq
   80a50:	6882      	ldreq	r2, [r0, #8]
   80a52:	605a      	streq	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
   80a54:	2200      	movs	r2, #0
   80a56:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
   80a58:	681a      	ldr	r2, [r3, #0]
   80a5a:	3a01      	subs	r2, #1
   80a5c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   80a5e:	6818      	ldr	r0, [r3, #0]
}
   80a60:	4770      	bx	lr
   80a62:	bf00      	nop

00080a64 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
   80a64:	4b06      	ldr	r3, [pc, #24]	; (80a80 <pxCurrentTCBConst2>)
   80a66:	6819      	ldr	r1, [r3, #0]
   80a68:	6808      	ldr	r0, [r1, #0]
   80a6a:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80a6e:	f380 8809 	msr	PSP, r0
   80a72:	f04f 0000 	mov.w	r0, #0
   80a76:	f380 8811 	msr	BASEPRI, r0
   80a7a:	f04e 0e0d 	orr.w	lr, lr, #13
   80a7e:	4770      	bx	lr

00080a80 <pxCurrentTCBConst2>:
   80a80:	20070ae0 	.word	0x20070ae0

00080a84 <ulPortSetInterruptMask>:
}
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
   80a84:	f3ef 8011 	mrs	r0, BASEPRI
   80a88:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   80a8c:	f381 8811 	msr	BASEPRI, r1
   80a90:	4770      	bx	lr
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
}
   80a92:	2000      	movs	r0, #0

00080a94 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
   80a94:	f380 8811 	msr	BASEPRI, r0
   80a98:	4770      	bx	lr
   80a9a:	bf00      	nop

00080a9c <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
   80a9c:	f3ef 8009 	mrs	r0, PSP
   80aa0:	4b0c      	ldr	r3, [pc, #48]	; (80ad4 <pxCurrentTCBConst>)
   80aa2:	681a      	ldr	r2, [r3, #0]
   80aa4:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80aa8:	6010      	str	r0, [r2, #0]
   80aaa:	e92d 4008 	stmdb	sp!, {r3, lr}
   80aae:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   80ab2:	f380 8811 	msr	BASEPRI, r0
   80ab6:	f000 f8b5 	bl	80c24 <vTaskSwitchContext>
   80aba:	f04f 0000 	mov.w	r0, #0
   80abe:	f380 8811 	msr	BASEPRI, r0
   80ac2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   80ac6:	6819      	ldr	r1, [r3, #0]
   80ac8:	6808      	ldr	r0, [r1, #0]
   80aca:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   80ace:	f380 8809 	msr	PSP, r0
   80ad2:	4770      	bx	lr

00080ad4 <pxCurrentTCBConst>:
   80ad4:	20070ae0 	.word	0x20070ae0

00080ad8 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
   80ad8:	b508      	push	{r3, lr}
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   80ada:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   80ade:	4b05      	ldr	r3, [pc, #20]	; (80af4 <SysTick_Handler+0x1c>)
   80ae0:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   80ae2:	4b05      	ldr	r3, [pc, #20]	; (80af8 <SysTick_Handler+0x20>)
   80ae4:	4798      	blx	r3
	{
		vTaskIncrementTick();
   80ae6:	4b05      	ldr	r3, [pc, #20]	; (80afc <SysTick_Handler+0x24>)
   80ae8:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   80aea:	2000      	movs	r0, #0
   80aec:	4b04      	ldr	r3, [pc, #16]	; (80b00 <SysTick_Handler+0x28>)
   80aee:	4798      	blx	r3
   80af0:	bd08      	pop	{r3, pc}
   80af2:	bf00      	nop
   80af4:	e000ed04 	.word	0xe000ed04
   80af8:	00080a85 	.word	0x00080a85
   80afc:	00080b05 	.word	0x00080b05
   80b00:	00080a95 	.word	0x00080a95

00080b04 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
   80b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
   80b08:	4b3a      	ldr	r3, [pc, #232]	; (80bf4 <vTaskIncrementTick+0xf0>)
   80b0a:	681b      	ldr	r3, [r3, #0]
   80b0c:	2b00      	cmp	r3, #0
   80b0e:	d16b      	bne.n	80be8 <vTaskIncrementTick+0xe4>
	{
		++xTickCount;
   80b10:	4b39      	ldr	r3, [pc, #228]	; (80bf8 <vTaskIncrementTick+0xf4>)
   80b12:	681a      	ldr	r2, [r3, #0]
   80b14:	3201      	adds	r2, #1
   80b16:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
   80b18:	681b      	ldr	r3, [r3, #0]
   80b1a:	bb03      	cbnz	r3, 80b5e <vTaskIncrementTick+0x5a>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
   80b1c:	4b37      	ldr	r3, [pc, #220]	; (80bfc <vTaskIncrementTick+0xf8>)
   80b1e:	681b      	ldr	r3, [r3, #0]
   80b20:	681b      	ldr	r3, [r3, #0]
   80b22:	b11b      	cbz	r3, 80b2c <vTaskIncrementTick+0x28>
   80b24:	4b36      	ldr	r3, [pc, #216]	; (80c00 <vTaskIncrementTick+0xfc>)
   80b26:	4798      	blx	r3
   80b28:	bf00      	nop
   80b2a:	e7fd      	b.n	80b28 <vTaskIncrementTick+0x24>

			pxTemp = pxDelayedTaskList;
   80b2c:	4b33      	ldr	r3, [pc, #204]	; (80bfc <vTaskIncrementTick+0xf8>)
   80b2e:	6819      	ldr	r1, [r3, #0]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
   80b30:	4a34      	ldr	r2, [pc, #208]	; (80c04 <vTaskIncrementTick+0x100>)
   80b32:	6810      	ldr	r0, [r2, #0]
   80b34:	6018      	str	r0, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
   80b36:	6011      	str	r1, [r2, #0]
			xNumOfOverflows++;
   80b38:	4933      	ldr	r1, [pc, #204]	; (80c08 <vTaskIncrementTick+0x104>)
   80b3a:	680a      	ldr	r2, [r1, #0]
   80b3c:	3201      	adds	r2, #1
   80b3e:	600a      	str	r2, [r1, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   80b40:	681b      	ldr	r3, [r3, #0]
   80b42:	681b      	ldr	r3, [r3, #0]
   80b44:	b923      	cbnz	r3, 80b50 <vTaskIncrementTick+0x4c>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
   80b46:	f04f 32ff 	mov.w	r2, #4294967295
   80b4a:	4b30      	ldr	r3, [pc, #192]	; (80c0c <vTaskIncrementTick+0x108>)
   80b4c:	601a      	str	r2, [r3, #0]
   80b4e:	e006      	b.n	80b5e <vTaskIncrementTick+0x5a>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   80b50:	4b2a      	ldr	r3, [pc, #168]	; (80bfc <vTaskIncrementTick+0xf8>)
   80b52:	681b      	ldr	r3, [r3, #0]
   80b54:	68db      	ldr	r3, [r3, #12]
   80b56:	68db      	ldr	r3, [r3, #12]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   80b58:	685a      	ldr	r2, [r3, #4]
   80b5a:	4b2c      	ldr	r3, [pc, #176]	; (80c0c <vTaskIncrementTick+0x108>)
   80b5c:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
   80b5e:	4b26      	ldr	r3, [pc, #152]	; (80bf8 <vTaskIncrementTick+0xf4>)
   80b60:	681a      	ldr	r2, [r3, #0]
   80b62:	4b2a      	ldr	r3, [pc, #168]	; (80c0c <vTaskIncrementTick+0x108>)
   80b64:	681b      	ldr	r3, [r3, #0]
   80b66:	429a      	cmp	r2, r3
   80b68:	d342      	bcc.n	80bf0 <vTaskIncrementTick+0xec>
   80b6a:	4b24      	ldr	r3, [pc, #144]	; (80bfc <vTaskIncrementTick+0xf8>)
   80b6c:	681b      	ldr	r3, [r3, #0]
   80b6e:	681b      	ldr	r3, [r3, #0]
   80b70:	b16b      	cbz	r3, 80b8e <vTaskIncrementTick+0x8a>
   80b72:	4b22      	ldr	r3, [pc, #136]	; (80bfc <vTaskIncrementTick+0xf8>)
   80b74:	681b      	ldr	r3, [r3, #0]
   80b76:	68db      	ldr	r3, [r3, #12]
   80b78:	68dc      	ldr	r4, [r3, #12]
   80b7a:	6863      	ldr	r3, [r4, #4]
   80b7c:	4a1e      	ldr	r2, [pc, #120]	; (80bf8 <vTaskIncrementTick+0xf4>)
   80b7e:	6812      	ldr	r2, [r2, #0]
   80b80:	4293      	cmp	r3, r2
   80b82:	d813      	bhi.n	80bac <vTaskIncrementTick+0xa8>
   80b84:	4e22      	ldr	r6, [pc, #136]	; (80c10 <vTaskIncrementTick+0x10c>)
   80b86:	4f23      	ldr	r7, [pc, #140]	; (80c14 <vTaskIncrementTick+0x110>)
   80b88:	f8df 8094 	ldr.w	r8, [pc, #148]	; 80c20 <vTaskIncrementTick+0x11c>
   80b8c:	e012      	b.n	80bb4 <vTaskIncrementTick+0xb0>
   80b8e:	f04f 32ff 	mov.w	r2, #4294967295
   80b92:	4b1e      	ldr	r3, [pc, #120]	; (80c0c <vTaskIncrementTick+0x108>)
   80b94:	601a      	str	r2, [r3, #0]
   80b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80b9a:	4b18      	ldr	r3, [pc, #96]	; (80bfc <vTaskIncrementTick+0xf8>)
   80b9c:	681b      	ldr	r3, [r3, #0]
   80b9e:	68db      	ldr	r3, [r3, #12]
   80ba0:	68dc      	ldr	r4, [r3, #12]
   80ba2:	6863      	ldr	r3, [r4, #4]
   80ba4:	4a14      	ldr	r2, [pc, #80]	; (80bf8 <vTaskIncrementTick+0xf4>)
   80ba6:	6812      	ldr	r2, [r2, #0]
   80ba8:	4293      	cmp	r3, r2
   80baa:	d903      	bls.n	80bb4 <vTaskIncrementTick+0xb0>
   80bac:	4a17      	ldr	r2, [pc, #92]	; (80c0c <vTaskIncrementTick+0x108>)
   80bae:	6013      	str	r3, [r2, #0]
   80bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80bb4:	1d25      	adds	r5, r4, #4
   80bb6:	4628      	mov	r0, r5
   80bb8:	47b0      	blx	r6
   80bba:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   80bbc:	b113      	cbz	r3, 80bc4 <vTaskIncrementTick+0xc0>
   80bbe:	f104 0018 	add.w	r0, r4, #24
   80bc2:	47b0      	blx	r6
   80bc4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
   80bc6:	683b      	ldr	r3, [r7, #0]
   80bc8:	4298      	cmp	r0, r3
   80bca:	bf88      	it	hi
   80bcc:	6038      	strhi	r0, [r7, #0]
   80bce:	eb00 0080 	add.w	r0, r0, r0, lsl #2
   80bd2:	4629      	mov	r1, r5
   80bd4:	eb08 0080 	add.w	r0, r8, r0, lsl #2
   80bd8:	4b0f      	ldr	r3, [pc, #60]	; (80c18 <vTaskIncrementTick+0x114>)
   80bda:	4798      	blx	r3
   80bdc:	4b07      	ldr	r3, [pc, #28]	; (80bfc <vTaskIncrementTick+0xf8>)
   80bde:	681b      	ldr	r3, [r3, #0]
   80be0:	681b      	ldr	r3, [r3, #0]
   80be2:	2b00      	cmp	r3, #0
   80be4:	d1d9      	bne.n	80b9a <vTaskIncrementTick+0x96>
   80be6:	e7d2      	b.n	80b8e <vTaskIncrementTick+0x8a>
	}
	else
	{
		++uxMissedTicks;
   80be8:	4a0c      	ldr	r2, [pc, #48]	; (80c1c <vTaskIncrementTick+0x118>)
   80bea:	6813      	ldr	r3, [r2, #0]
   80bec:	3301      	adds	r3, #1
   80bee:	6013      	str	r3, [r2, #0]
   80bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80bf4:	20070adc 	.word	0x20070adc
   80bf8:	20070ae8 	.word	0x20070ae8
   80bfc:	20070a6c 	.word	0x20070a6c
   80c00:	00080a85 	.word	0x00080a85
   80c04:	20070aec 	.word	0x20070aec
   80c08:	20070ae4 	.word	0x20070ae4
   80c0c:	20070138 	.word	0x20070138
   80c10:	00080a3d 	.word	0x00080a3d
   80c14:	20070a74 	.word	0x20070a74
   80c18:	00080a21 	.word	0x00080a21
   80c1c:	20070a70 	.word	0x20070a70
   80c20:	20070a78 	.word	0x20070a78

00080c24 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   80c24:	b510      	push	{r4, lr}
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
   80c26:	4b22      	ldr	r3, [pc, #136]	; (80cb0 <vTaskSwitchContext+0x8c>)
   80c28:	681b      	ldr	r3, [r3, #0]
   80c2a:	b96b      	cbnz	r3, 80c48 <vTaskSwitchContext+0x24>
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80c2c:	4b21      	ldr	r3, [pc, #132]	; (80cb4 <vTaskSwitchContext+0x90>)
   80c2e:	681b      	ldr	r3, [r3, #0]
   80c30:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80c34:	009b      	lsls	r3, r3, #2
   80c36:	4a20      	ldr	r2, [pc, #128]	; (80cb8 <vTaskSwitchContext+0x94>)
   80c38:	58d3      	ldr	r3, [r2, r3]
   80c3a:	b9cb      	cbnz	r3, 80c70 <vTaskSwitchContext+0x4c>
   80c3c:	4b1d      	ldr	r3, [pc, #116]	; (80cb4 <vTaskSwitchContext+0x90>)
   80c3e:	681b      	ldr	r3, [r3, #0]
   80c40:	b143      	cbz	r3, 80c54 <vTaskSwitchContext+0x30>
   80c42:	4a1c      	ldr	r2, [pc, #112]	; (80cb4 <vTaskSwitchContext+0x90>)
   80c44:	491c      	ldr	r1, [pc, #112]	; (80cb8 <vTaskSwitchContext+0x94>)
   80c46:	e009      	b.n	80c5c <vTaskSwitchContext+0x38>
{
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
   80c48:	2201      	movs	r2, #1
   80c4a:	4b1c      	ldr	r3, [pc, #112]	; (80cbc <vTaskSwitchContext+0x98>)
   80c4c:	601a      	str	r2, [r3, #0]
   80c4e:	bd10      	pop	{r4, pc}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
   80c50:	6813      	ldr	r3, [r2, #0]
   80c52:	b91b      	cbnz	r3, 80c5c <vTaskSwitchContext+0x38>
   80c54:	4b1a      	ldr	r3, [pc, #104]	; (80cc0 <vTaskSwitchContext+0x9c>)
   80c56:	4798      	blx	r3
   80c58:	bf00      	nop
   80c5a:	e7fd      	b.n	80c58 <vTaskSwitchContext+0x34>
   80c5c:	6813      	ldr	r3, [r2, #0]
   80c5e:	3b01      	subs	r3, #1
   80c60:	6013      	str	r3, [r2, #0]
   80c62:	6813      	ldr	r3, [r2, #0]
   80c64:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80c68:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
   80c6c:	2b00      	cmp	r3, #0
   80c6e:	d0ef      	beq.n	80c50 <vTaskSwitchContext+0x2c>
   80c70:	4b10      	ldr	r3, [pc, #64]	; (80cb4 <vTaskSwitchContext+0x90>)
   80c72:	681b      	ldr	r3, [r3, #0]
   80c74:	4a10      	ldr	r2, [pc, #64]	; (80cb8 <vTaskSwitchContext+0x94>)
   80c76:	0099      	lsls	r1, r3, #2
   80c78:	18c8      	adds	r0, r1, r3
   80c7a:	eb02 0080 	add.w	r0, r2, r0, lsl #2
   80c7e:	6844      	ldr	r4, [r0, #4]
   80c80:	6864      	ldr	r4, [r4, #4]
   80c82:	6044      	str	r4, [r0, #4]
   80c84:	4602      	mov	r2, r0
   80c86:	3208      	adds	r2, #8
   80c88:	4294      	cmp	r4, r2
   80c8a:	d106      	bne.n	80c9a <vTaskSwitchContext+0x76>
   80c8c:	6860      	ldr	r0, [r4, #4]
   80c8e:	eb03 0183 	add.w	r1, r3, r3, lsl #2
   80c92:	4a09      	ldr	r2, [pc, #36]	; (80cb8 <vTaskSwitchContext+0x94>)
   80c94:	eb02 0281 	add.w	r2, r2, r1, lsl #2
   80c98:	6050      	str	r0, [r2, #4]
   80c9a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
   80c9e:	4a06      	ldr	r2, [pc, #24]	; (80cb8 <vTaskSwitchContext+0x94>)
   80ca0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
   80ca4:	685b      	ldr	r3, [r3, #4]
   80ca6:	68da      	ldr	r2, [r3, #12]
   80ca8:	4b06      	ldr	r3, [pc, #24]	; (80cc4 <vTaskSwitchContext+0xa0>)
   80caa:	601a      	str	r2, [r3, #0]
   80cac:	bd10      	pop	{r4, pc}
   80cae:	bf00      	nop
   80cb0:	20070adc 	.word	0x20070adc
   80cb4:	20070a74 	.word	0x20070a74
   80cb8:	20070a78 	.word	0x20070a78
   80cbc:	20070af0 	.word	0x20070af0
   80cc0:	00080a85 	.word	0x00080a85
   80cc4:	20070ae0 	.word	0x20070ae0

00080cc8 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
   80cc8:	3801      	subs	r0, #1
   80cca:	2802      	cmp	r0, #2
   80ccc:	d815      	bhi.n	80cfa <_write+0x32>
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   80cce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   80cd2:	460e      	mov	r6, r1
   80cd4:	4614      	mov	r4, r2

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80cd6:	b19a      	cbz	r2, 80d00 <_write+0x38>
   80cd8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
   80cda:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80d14 <_write+0x4c>
   80cde:	4f0c      	ldr	r7, [pc, #48]	; (80d10 <_write+0x48>)
   80ce0:	f8d8 0000 	ldr.w	r0, [r8]
   80ce4:	f815 1b01 	ldrb.w	r1, [r5], #1
   80ce8:	683b      	ldr	r3, [r7, #0]
   80cea:	4798      	blx	r3
   80cec:	2800      	cmp	r0, #0
   80cee:	db0a      	blt.n	80d06 <_write+0x3e>
   80cf0:	1ba8      	subs	r0, r5, r6

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80cf2:	3c01      	subs	r4, #1
   80cf4:	d1f4      	bne.n	80ce0 <_write+0x18>
   80cf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
   80cfa:	f04f 30ff 	mov.w	r0, #4294967295
			return -1;
		}
		++nChars;
	}
	return nChars;
}
   80cfe:	4770      	bx	lr

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   80d00:	2000      	movs	r0, #0
   80d02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
   80d06:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
   80d0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   80d0e:	bf00      	nop
   80d10:	20070c00 	.word	0x20070c00
   80d14:	20070c04 	.word	0x20070c04

00080d18 <usart_serial_read_packet>:
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
   80d18:	2a00      	cmp	r2, #0
   80d1a:	d04e      	beq.n	80dba <usart_serial_read_packet+0xa2>
 * \param len    Length of data
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
   80d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   80d20:	b085      	sub	sp, #20
   80d22:	4606      	mov	r6, r0
   80d24:	460d      	mov	r5, r1
   80d26:	4617      	mov	r7, r2

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80d28:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 80dd0 <usart_serial_read_packet+0xb8>
		while (uart_read((Uart*)p_usart, data));
   80d2c:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 80dd4 <usart_serial_read_packet+0xbc>
   80d30:	f8cd a000 	str.w	sl, [sp]
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80d34:	f8df b0a0 	ldr.w	fp, [pc, #160]	; 80dd8 <usart_serial_read_packet+0xc0>
		while (usart_read(p_usart, &val));
   80d38:	4c21      	ldr	r4, [pc, #132]	; (80dc0 <usart_serial_read_packet+0xa8>)
   80d3a:	f8cd b004 	str.w	fp, [sp, #4]
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
	uint32_t val = 0;
   80d3e:	2300      	movs	r3, #0
   80d40:	9303      	str	r3, [sp, #12]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   80d42:	4556      	cmp	r6, sl
   80d44:	d105      	bne.n	80d52 <usart_serial_read_packet+0x3a>
		while (uart_read((Uart*)p_usart, data));
   80d46:	4629      	mov	r1, r5
   80d48:	9800      	ldr	r0, [sp, #0]
   80d4a:	47c8      	blx	r9
   80d4c:	2800      	cmp	r0, #0
   80d4e:	d1fa      	bne.n	80d46 <usart_serial_read_packet+0x2e>
   80d50:	e015      	b.n	80d7e <usart_serial_read_packet+0x66>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   80d52:	455e      	cmp	r6, fp
   80d54:	d107      	bne.n	80d66 <usart_serial_read_packet+0x4e>
		while (usart_read(p_usart, &val));
   80d56:	a903      	add	r1, sp, #12
   80d58:	9801      	ldr	r0, [sp, #4]
   80d5a:	47a0      	blx	r4
   80d5c:	2800      	cmp	r0, #0
   80d5e:	d1fa      	bne.n	80d56 <usart_serial_read_packet+0x3e>
		*data = (uint8_t)(val & 0xFF);
   80d60:	9b03      	ldr	r3, [sp, #12]
   80d62:	702b      	strb	r3, [r5, #0]
   80d64:	e017      	b.n	80d96 <usart_serial_read_packet+0x7e>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   80d66:	4b17      	ldr	r3, [pc, #92]	; (80dc4 <usart_serial_read_packet+0xac>)
   80d68:	429e      	cmp	r6, r3
   80d6a:	d108      	bne.n	80d7e <usart_serial_read_packet+0x66>
		while (usart_read(p_usart, &val));
   80d6c:	4698      	mov	r8, r3
   80d6e:	a903      	add	r1, sp, #12
   80d70:	4640      	mov	r0, r8
   80d72:	47a0      	blx	r4
   80d74:	2800      	cmp	r0, #0
   80d76:	d1fa      	bne.n	80d6e <usart_serial_read_packet+0x56>
		*data = (uint8_t)(val & 0xFF);
   80d78:	9b03      	ldr	r3, [sp, #12]
   80d7a:	702b      	strb	r3, [r5, #0]
   80d7c:	e016      	b.n	80dac <usart_serial_read_packet+0x94>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   80d7e:	4b12      	ldr	r3, [pc, #72]	; (80dc8 <usart_serial_read_packet+0xb0>)
   80d80:	429e      	cmp	r6, r3
   80d82:	d108      	bne.n	80d96 <usart_serial_read_packet+0x7e>
		while (usart_read(p_usart, &val));
   80d84:	4698      	mov	r8, r3
   80d86:	a903      	add	r1, sp, #12
   80d88:	4640      	mov	r0, r8
   80d8a:	47a0      	blx	r4
   80d8c:	2800      	cmp	r0, #0
   80d8e:	d1fa      	bne.n	80d86 <usart_serial_read_packet+0x6e>
		*data = (uint8_t)(val & 0xFF);
   80d90:	9b03      	ldr	r3, [sp, #12]
   80d92:	702b      	strb	r3, [r5, #0]
   80d94:	e00a      	b.n	80dac <usart_serial_read_packet+0x94>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   80d96:	4b0d      	ldr	r3, [pc, #52]	; (80dcc <usart_serial_read_packet+0xb4>)
   80d98:	429e      	cmp	r6, r3
   80d9a:	d107      	bne.n	80dac <usart_serial_read_packet+0x94>
		while (usart_read(p_usart, &val));
   80d9c:	4698      	mov	r8, r3
   80d9e:	a903      	add	r1, sp, #12
   80da0:	4640      	mov	r0, r8
   80da2:	47a0      	blx	r4
   80da4:	2800      	cmp	r0, #0
   80da6:	d1fa      	bne.n	80d9e <usart_serial_read_packet+0x86>
		*data = (uint8_t)(val & 0xFF);
   80da8:	9b03      	ldr	r3, [sp, #12]
   80daa:	702b      	strb	r3, [r5, #0]
	while (len) {
		usart_serial_getchar(usart, data);
		len--;
		data++;
   80dac:	3501      	adds	r5, #1
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
   80dae:	3f01      	subs	r7, #1
   80db0:	d1c5      	bne.n	80d3e <usart_serial_read_packet+0x26>
		usart_serial_getchar(usart, data);
		len--;
		data++;
	}
	return STATUS_OK;
}
   80db2:	2000      	movs	r0, #0
   80db4:	b005      	add	sp, #20
   80db6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   80dba:	2000      	movs	r0, #0
   80dbc:	4770      	bx	lr
   80dbe:	bf00      	nop
   80dc0:	00080a09 	.word	0x00080a09
   80dc4:	4009c000 	.word	0x4009c000
   80dc8:	400a0000 	.word	0x400a0000
   80dcc:	400a4000 	.word	0x400a4000
   80dd0:	400e0800 	.word	0x400e0800
   80dd4:	00080e25 	.word	0x00080e25
   80dd8:	40098000 	.word	0x40098000

00080ddc <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   80ddc:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   80dde:	23ac      	movs	r3, #172	; 0xac
   80de0:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   80de2:	680b      	ldr	r3, [r1, #0]
   80de4:	684a      	ldr	r2, [r1, #4]
   80de6:	fbb3 f3f2 	udiv	r3, r3, r2
   80dea:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   80dec:	1e5c      	subs	r4, r3, #1
   80dee:	f64f 72fe 	movw	r2, #65534	; 0xfffe
   80df2:	4294      	cmp	r4, r2
   80df4:	d80a      	bhi.n	80e0c <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
   80df6:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   80df8:	688b      	ldr	r3, [r1, #8]
   80dfa:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   80dfc:	f240 2302 	movw	r3, #514	; 0x202
   80e00:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   80e04:	2350      	movs	r3, #80	; 0x50
   80e06:	6003      	str	r3, [r0, #0]

	return 0;
   80e08:	2000      	movs	r0, #0
   80e0a:	e000      	b.n	80e0e <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
   80e0c:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
   80e0e:	bc10      	pop	{r4}
   80e10:	4770      	bx	lr
   80e12:	bf00      	nop

00080e14 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   80e14:	6943      	ldr	r3, [r0, #20]
   80e16:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
   80e1a:	bf1a      	itte	ne
   80e1c:	61c1      	strne	r1, [r0, #28]
	return 0;
   80e1e:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
   80e20:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
   80e22:	4770      	bx	lr

00080e24 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   80e24:	6943      	ldr	r3, [r0, #20]
   80e26:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   80e2a:	bf1d      	ittte	ne
   80e2c:	6983      	ldrne	r3, [r0, #24]
   80e2e:	700b      	strbne	r3, [r1, #0]
	return 0;
   80e30:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
   80e32:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
   80e34:	4770      	bx	lr
   80e36:	bf00      	nop

00080e38 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   80e38:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
   80e3a:	480e      	ldr	r0, [pc, #56]	; (80e74 <sysclk_init+0x3c>)
   80e3c:	4b0e      	ldr	r3, [pc, #56]	; (80e78 <sysclk_init+0x40>)
   80e3e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   80e40:	213e      	movs	r1, #62	; 0x3e
   80e42:	2000      	movs	r0, #0
   80e44:	4b0d      	ldr	r3, [pc, #52]	; (80e7c <sysclk_init+0x44>)
   80e46:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   80e48:	4c0d      	ldr	r4, [pc, #52]	; (80e80 <sysclk_init+0x48>)
   80e4a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
   80e4c:	2800      	cmp	r0, #0
   80e4e:	d0fc      	beq.n	80e4a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
   80e50:	4b0c      	ldr	r3, [pc, #48]	; (80e84 <sysclk_init+0x4c>)
   80e52:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   80e54:	4a0c      	ldr	r2, [pc, #48]	; (80e88 <sysclk_init+0x50>)
   80e56:	4b0d      	ldr	r3, [pc, #52]	; (80e8c <sysclk_init+0x54>)
   80e58:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
   80e5a:	4c0d      	ldr	r4, [pc, #52]	; (80e90 <sysclk_init+0x58>)
   80e5c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   80e5e:	2800      	cmp	r0, #0
   80e60:	d0fc      	beq.n	80e5c <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   80e62:	2010      	movs	r0, #16
   80e64:	4b0b      	ldr	r3, [pc, #44]	; (80e94 <sysclk_init+0x5c>)
   80e66:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80e68:	4b0b      	ldr	r3, [pc, #44]	; (80e98 <sysclk_init+0x60>)
   80e6a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   80e6c:	4801      	ldr	r0, [pc, #4]	; (80e74 <sysclk_init+0x3c>)
   80e6e:	4b02      	ldr	r3, [pc, #8]	; (80e78 <sysclk_init+0x40>)
   80e70:	4798      	blx	r3
   80e72:	bd10      	pop	{r4, pc}
   80e74:	0501bd00 	.word	0x0501bd00
   80e78:	200700b1 	.word	0x200700b1
   80e7c:	000812e9 	.word	0x000812e9
   80e80:	0008133d 	.word	0x0008133d
   80e84:	0008134d 	.word	0x0008134d
   80e88:	200d3f01 	.word	0x200d3f01
   80e8c:	400e0600 	.word	0x400e0600
   80e90:	0008135d 	.word	0x0008135d
   80e94:	00081281 	.word	0x00081281
   80e98:	00081471 	.word	0x00081471

00080e9c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   80e9c:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80e9e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   80ea2:	4b12      	ldr	r3, [pc, #72]	; (80eec <board_init+0x50>)
   80ea4:	605a      	str	r2, [r3, #4]
   80ea6:	200b      	movs	r0, #11
   80ea8:	4c11      	ldr	r4, [pc, #68]	; (80ef0 <board_init+0x54>)
   80eaa:	47a0      	blx	r4
   80eac:	200c      	movs	r0, #12
   80eae:	47a0      	blx	r4
   80eb0:	200d      	movs	r0, #13
   80eb2:	47a0      	blx	r4
   80eb4:	200e      	movs	r0, #14
   80eb6:	47a0      	blx	r4
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   80eb8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80ebc:	203b      	movs	r0, #59	; 0x3b
   80ebe:	4c0d      	ldr	r4, [pc, #52]	; (80ef4 <board_init+0x58>)
   80ec0:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   80ec2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80ec6:	2055      	movs	r0, #85	; 0x55
   80ec8:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   80eca:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   80ece:	2056      	movs	r0, #86	; 0x56
   80ed0:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   80ed2:	4909      	ldr	r1, [pc, #36]	; (80ef8 <board_init+0x5c>)
   80ed4:	2068      	movs	r0, #104	; 0x68
   80ed6:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   80ed8:	4908      	ldr	r1, [pc, #32]	; (80efc <board_init+0x60>)
   80eda:	205c      	movs	r0, #92	; 0x5c
   80edc:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   80ede:	4a08      	ldr	r2, [pc, #32]	; (80f00 <board_init+0x64>)
   80ee0:	f44f 7140 	mov.w	r1, #768	; 0x300
   80ee4:	4807      	ldr	r0, [pc, #28]	; (80f04 <board_init+0x68>)
   80ee6:	4b08      	ldr	r3, [pc, #32]	; (80f08 <board_init+0x6c>)
   80ee8:	4798      	blx	r3
   80eea:	bd10      	pop	{r4, pc}
   80eec:	400e1a50 	.word	0x400e1a50
   80ef0:	0008136d 	.word	0x0008136d
   80ef4:	00081001 	.word	0x00081001
   80ef8:	28000079 	.word	0x28000079
   80efc:	28000001 	.word	0x28000001
   80f00:	08000001 	.word	0x08000001
   80f04:	400e0e00 	.word	0x400e0e00
   80f08:	000810d5 	.word	0x000810d5

00080f0c <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80f0c:	6442      	str	r2, [r0, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80f0e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
   80f12:	d016      	beq.n	80f42 <pio_set_peripheral+0x36>
   80f14:	d804      	bhi.n	80f20 <pio_set_peripheral+0x14>
   80f16:	b1c1      	cbz	r1, 80f4a <pio_set_peripheral+0x3e>
   80f18:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
   80f1c:	d00a      	beq.n	80f34 <pio_set_peripheral+0x28>
   80f1e:	e013      	b.n	80f48 <pio_set_peripheral+0x3c>
   80f20:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
   80f24:	d011      	beq.n	80f4a <pio_set_peripheral+0x3e>
   80f26:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
   80f2a:	d00e      	beq.n	80f4a <pio_set_peripheral+0x3e>
   80f2c:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
   80f30:	d10a      	bne.n	80f48 <pio_set_peripheral+0x3c>
   80f32:	4770      	bx	lr
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80f34:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80f36:	6f03      	ldr	r3, [r0, #112]	; 0x70
   80f38:	400b      	ands	r3, r1
   80f3a:	ea23 0302 	bic.w	r3, r3, r2
   80f3e:	6703      	str	r3, [r0, #112]	; 0x70
		break;
   80f40:	e002      	b.n	80f48 <pio_set_peripheral+0x3c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80f42:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80f44:	4313      	orrs	r3, r2
   80f46:	6703      	str	r3, [r0, #112]	; 0x70
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   80f48:	6042      	str	r2, [r0, #4]
   80f4a:	4770      	bx	lr

00080f4c <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80f4c:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80f4e:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
   80f52:	bf14      	ite	ne
   80f54:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80f56:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80f58:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
   80f5c:	bf14      	ite	ne
   80f5e:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80f60:	6241      	streq	r1, [r0, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80f62:	f012 0f02 	tst.w	r2, #2
   80f66:	d002      	beq.n	80f6e <pio_set_input+0x22>
		p_pio->PIO_SCIFSR = ul_mask;
   80f68:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
   80f6c:	e004      	b.n	80f78 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80f6e:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_DIFSR = ul_mask;
   80f72:	bf18      	it	ne
   80f74:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80f78:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
   80f7a:	6001      	str	r1, [r0, #0]
   80f7c:	4770      	bx	lr
   80f7e:	bf00      	nop

00080f80 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80f80:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
   80f82:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80f84:	9c01      	ldr	r4, [sp, #4]
   80f86:	b10c      	cbz	r4, 80f8c <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
   80f88:	6641      	str	r1, [r0, #100]	; 0x64
   80f8a:	e000      	b.n	80f8e <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80f8c:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80f8e:	b10b      	cbz	r3, 80f94 <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
   80f90:	6501      	str	r1, [r0, #80]	; 0x50
   80f92:	e000      	b.n	80f96 <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80f94:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80f96:	b10a      	cbz	r2, 80f9c <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
   80f98:	6301      	str	r1, [r0, #48]	; 0x30
   80f9a:	e000      	b.n	80f9e <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80f9c:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80f9e:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
   80fa0:	6001      	str	r1, [r0, #0]
}
   80fa2:	bc10      	pop	{r4}
   80fa4:	4770      	bx	lr
   80fa6:	bf00      	nop

00080fa8 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
   80fa8:	f012 0f10 	tst.w	r2, #16
   80fac:	d010      	beq.n	80fd0 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
   80fae:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
   80fb2:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
   80fb6:	bf14      	ite	ne
   80fb8:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
   80fbc:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
   80fc0:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
   80fc4:	bf14      	ite	ne
   80fc6:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
   80fca:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
   80fce:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
   80fd0:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
   80fd4:	4770      	bx	lr
   80fd6:	bf00      	nop

00080fd8 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IER = ul_mask;
   80fd8:	6401      	str	r1, [r0, #64]	; 0x40
   80fda:	4770      	bx	lr

00080fdc <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
   80fdc:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
   80fde:	4770      	bx	lr

00080fe0 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
   80fe0:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
   80fe2:	4770      	bx	lr

00080fe4 <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80fe4:	0943      	lsrs	r3, r0, #5
   80fe6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80fea:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80fee:	025b      	lsls	r3, r3, #9
 */
uint32_t pio_get_pin_value(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
   80ff0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   80ff2:	f000 001f 	and.w	r0, r0, #31
   80ff6:	fa23 f000 	lsr.w	r0, r3, r0
}
   80ffa:	f000 0001 	and.w	r0, r0, #1
   80ffe:	4770      	bx	lr

00081000 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   81000:	b570      	push	{r4, r5, r6, lr}
   81002:	b082      	sub	sp, #8
   81004:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   81006:	0943      	lsrs	r3, r0, #5
   81008:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   8100c:	f203 7307 	addw	r3, r3, #1799	; 0x707
   81010:	025c      	lsls	r4, r3, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   81012:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
   81016:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8101a:	d030      	beq.n	8107e <pio_configure_pin+0x7e>
   8101c:	d806      	bhi.n	8102c <pio_configure_pin+0x2c>
   8101e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81022:	d00a      	beq.n	8103a <pio_configure_pin+0x3a>
   81024:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81028:	d018      	beq.n	8105c <pio_configure_pin+0x5c>
   8102a:	e049      	b.n	810c0 <pio_configure_pin+0xc0>
   8102c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   81030:	d030      	beq.n	81094 <pio_configure_pin+0x94>
   81032:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81036:	d02d      	beq.n	81094 <pio_configure_pin+0x94>
   81038:	e042      	b.n	810c0 <pio_configure_pin+0xc0>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   8103a:	f000 001f 	and.w	r0, r0, #31
   8103e:	2601      	movs	r6, #1
   81040:	4086      	lsls	r6, r0
   81042:	4632      	mov	r2, r6
   81044:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81048:	4620      	mov	r0, r4
   8104a:	4b1f      	ldr	r3, [pc, #124]	; (810c8 <pio_configure_pin+0xc8>)
   8104c:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   8104e:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81052:	bf14      	ite	ne
   81054:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81056:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81058:	2001      	movs	r0, #1
   8105a:	e032      	b.n	810c2 <pio_configure_pin+0xc2>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   8105c:	f000 001f 	and.w	r0, r0, #31
   81060:	2601      	movs	r6, #1
   81062:	4086      	lsls	r6, r0
   81064:	4632      	mov	r2, r6
   81066:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   8106a:	4620      	mov	r0, r4
   8106c:	4b16      	ldr	r3, [pc, #88]	; (810c8 <pio_configure_pin+0xc8>)
   8106e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81070:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
   81074:	bf14      	ite	ne
   81076:	6666      	strne	r6, [r4, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81078:	6626      	streq	r6, [r4, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8107a:	2001      	movs	r0, #1
   8107c:	e021      	b.n	810c2 <pio_configure_pin+0xc2>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   8107e:	f000 011f 	and.w	r1, r0, #31
   81082:	2601      	movs	r6, #1
   81084:	462a      	mov	r2, r5
   81086:	fa06 f101 	lsl.w	r1, r6, r1
   8108a:	4620      	mov	r0, r4
   8108c:	4b0f      	ldr	r3, [pc, #60]	; (810cc <pio_configure_pin+0xcc>)
   8108e:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   81090:	4630      	mov	r0, r6
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
   81092:	e016      	b.n	810c2 <pio_configure_pin+0xc2>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81094:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
   81098:	f000 011f 	and.w	r1, r0, #31
   8109c:	2601      	movs	r6, #1
   8109e:	ea05 0306 	and.w	r3, r5, r6
   810a2:	9300      	str	r3, [sp, #0]
   810a4:	f3c5 0380 	ubfx	r3, r5, #2, #1
   810a8:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   810ac:	bf14      	ite	ne
   810ae:	2200      	movne	r2, #0
   810b0:	2201      	moveq	r2, #1
   810b2:	fa06 f101 	lsl.w	r1, r6, r1
   810b6:	4620      	mov	r0, r4
   810b8:	4c05      	ldr	r4, [pc, #20]	; (810d0 <pio_configure_pin+0xd0>)
   810ba:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   810bc:	4630      	mov	r0, r6
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   810be:	e000      	b.n	810c2 <pio_configure_pin+0xc2>

	default:
		return 0;
   810c0:	2000      	movs	r0, #0
	}

	return 1;
}
   810c2:	b002      	add	sp, #8
   810c4:	bd70      	pop	{r4, r5, r6, pc}
   810c6:	bf00      	nop
   810c8:	00080f0d 	.word	0x00080f0d
   810cc:	00080f4d 	.word	0x00080f4d
   810d0:	00080f81 	.word	0x00080f81

000810d4 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   810d4:	b570      	push	{r4, r5, r6, lr}
   810d6:	b082      	sub	sp, #8
   810d8:	4605      	mov	r5, r0
   810da:	460e      	mov	r6, r1
   810dc:	4614      	mov	r4, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   810de:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
   810e2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   810e6:	d026      	beq.n	81136 <pio_configure_pin_group+0x62>
   810e8:	d806      	bhi.n	810f8 <pio_configure_pin_group+0x24>
   810ea:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   810ee:	d00a      	beq.n	81106 <pio_configure_pin_group+0x32>
   810f0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   810f4:	d013      	beq.n	8111e <pio_configure_pin_group+0x4a>
   810f6:	e034      	b.n	81162 <pio_configure_pin_group+0x8e>
   810f8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   810fc:	d01f      	beq.n	8113e <pio_configure_pin_group+0x6a>
   810fe:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   81102:	d01c      	beq.n	8113e <pio_configure_pin_group+0x6a>
   81104:	e02d      	b.n	81162 <pio_configure_pin_group+0x8e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   81106:	460a      	mov	r2, r1
   81108:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8110c:	4b16      	ldr	r3, [pc, #88]	; (81168 <pio_configure_pin_group+0x94>)
   8110e:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81110:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   81114:	bf14      	ite	ne
   81116:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81118:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   8111a:	2001      	movs	r0, #1
   8111c:	e022      	b.n	81164 <pio_configure_pin_group+0x90>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   8111e:	460a      	mov	r2, r1
   81120:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81124:	4b10      	ldr	r3, [pc, #64]	; (81168 <pio_configure_pin_group+0x94>)
   81126:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   81128:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
   8112c:	bf14      	ite	ne
   8112e:	666e      	strne	r6, [r5, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
   81130:	662e      	streq	r6, [r5, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
   81132:	2001      	movs	r0, #1
   81134:	e016      	b.n	81164 <pio_configure_pin_group+0x90>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   81136:	4b0d      	ldr	r3, [pc, #52]	; (8116c <pio_configure_pin_group+0x98>)
   81138:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
   8113a:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
   8113c:	e012      	b.n	81164 <pio_configure_pin_group+0x90>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   8113e:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
   81142:	f004 0301 	and.w	r3, r4, #1
   81146:	9300      	str	r3, [sp, #0]
   81148:	f3c4 0380 	ubfx	r3, r4, #2, #1
   8114c:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
   81150:	bf14      	ite	ne
   81152:	2200      	movne	r2, #0
   81154:	2201      	moveq	r2, #1
   81156:	4631      	mov	r1, r6
   81158:	4628      	mov	r0, r5
   8115a:	4c05      	ldr	r4, [pc, #20]	; (81170 <pio_configure_pin_group+0x9c>)
   8115c:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
   8115e:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81160:	e000      	b.n	81164 <pio_configure_pin_group+0x90>

	default:
		return 0;
   81162:	2000      	movs	r0, #0
	}

	return 1;
}
   81164:	b002      	add	sp, #8
   81166:	bd70      	pop	{r4, r5, r6, pc}
   81168:	00080f0d 	.word	0x00080f0d
   8116c:	00080f4d 	.word	0x00080f4d
   81170:	00080f81 	.word	0x00080f81

00081174 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   81174:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   81178:	4604      	mov	r4, r0
   8117a:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   8117c:	4b0e      	ldr	r3, [pc, #56]	; (811b8 <pio_handler_process+0x44>)
   8117e:	4798      	blx	r3
   81180:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
   81182:	4620      	mov	r0, r4
   81184:	4b0d      	ldr	r3, [pc, #52]	; (811bc <pio_handler_process+0x48>)
   81186:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
   81188:	4005      	ands	r5, r0
   8118a:	d013      	beq.n	811b4 <pio_handler_process+0x40>
   8118c:	4c0c      	ldr	r4, [pc, #48]	; (811c0 <pio_handler_process+0x4c>)
   8118e:	f104 0660 	add.w	r6, r4, #96	; 0x60
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   81192:	6823      	ldr	r3, [r4, #0]
   81194:	4543      	cmp	r3, r8
   81196:	d108      	bne.n	811aa <pio_handler_process+0x36>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   81198:	6861      	ldr	r1, [r4, #4]
   8119a:	4229      	tst	r1, r5
   8119c:	d005      	beq.n	811aa <pio_handler_process+0x36>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   8119e:	68e3      	ldr	r3, [r4, #12]
   811a0:	4640      	mov	r0, r8
   811a2:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   811a4:	6863      	ldr	r3, [r4, #4]
   811a6:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
   811aa:	42b4      	cmp	r4, r6
   811ac:	d002      	beq.n	811b4 <pio_handler_process+0x40>
   811ae:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   811b0:	2d00      	cmp	r5, #0
   811b2:	d1ee      	bne.n	81192 <pio_handler_process+0x1e>
   811b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   811b8:	00080fdd 	.word	0x00080fdd
   811bc:	00080fe1 	.word	0x00080fe1
   811c0:	20070af8 	.word	0x20070af8

000811c4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
   811c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
   811c6:	4c17      	ldr	r4, [pc, #92]	; (81224 <pio_handler_set+0x60>)
   811c8:	6826      	ldr	r6, [r4, #0]
   811ca:	2e06      	cmp	r6, #6
   811cc:	d828      	bhi.n	81220 <pio_handler_set+0x5c>
   811ce:	f04f 0c00 	mov.w	ip, #0
   811d2:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
   811d4:	4f14      	ldr	r7, [pc, #80]	; (81228 <pio_handler_set+0x64>)
	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
   811d6:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
   811d8:	0125      	lsls	r5, r4, #4
   811da:	597d      	ldr	r5, [r7, r5]
   811dc:	428d      	cmp	r5, r1
   811de:	d104      	bne.n	811ea <pio_handler_set+0x26>
   811e0:	eb07 1504 	add.w	r5, r7, r4, lsl #4
   811e4:	686d      	ldr	r5, [r5, #4]
   811e6:	4295      	cmp	r5, r2
   811e8:	d004      	beq.n	811f4 <pio_handler_set+0x30>

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
   811ea:	3401      	adds	r4, #1
   811ec:	b2e4      	uxtb	r4, r4
   811ee:	46a4      	mov	ip, r4
   811f0:	42a6      	cmp	r6, r4
   811f2:	d2f0      	bcs.n	811d6 <pio_handler_set+0x12>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
   811f4:	4d0c      	ldr	r5, [pc, #48]	; (81228 <pio_handler_set+0x64>)
   811f6:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
   811fa:	eb05 040e 	add.w	r4, r5, lr
   811fe:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
   81202:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
   81204:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
   81206:	9906      	ldr	r1, [sp, #24]
   81208:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
   8120a:	3601      	adds	r6, #1
   8120c:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
   8120e:	bf04      	itt	eq
   81210:	4904      	ldreq	r1, [pc, #16]	; (81224 <pio_handler_set+0x60>)
   81212:	600e      	streq	r6, [r1, #0]
   81214:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
   81216:	461a      	mov	r2, r3
   81218:	4b04      	ldr	r3, [pc, #16]	; (8122c <pio_handler_set+0x68>)
   8121a:	4798      	blx	r3

	return 0;
   8121c:	2000      	movs	r0, #0
   8121e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
{
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
   81220:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
   81222:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   81224:	20070af4 	.word	0x20070af4
   81228:	20070af8 	.word	0x20070af8
   8122c:	00080fa9 	.word	0x00080fa9

00081230 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   81230:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
   81232:	210b      	movs	r1, #11
   81234:	4801      	ldr	r0, [pc, #4]	; (8123c <PIOA_Handler+0xc>)
   81236:	4b02      	ldr	r3, [pc, #8]	; (81240 <PIOA_Handler+0x10>)
   81238:	4798      	blx	r3
   8123a:	bd08      	pop	{r3, pc}
   8123c:	400e0e00 	.word	0x400e0e00
   81240:	00081175 	.word	0x00081175

00081244 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   81244:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
   81246:	210c      	movs	r1, #12
   81248:	4801      	ldr	r0, [pc, #4]	; (81250 <PIOB_Handler+0xc>)
   8124a:	4b02      	ldr	r3, [pc, #8]	; (81254 <PIOB_Handler+0x10>)
   8124c:	4798      	blx	r3
   8124e:	bd08      	pop	{r3, pc}
   81250:	400e1000 	.word	0x400e1000
   81254:	00081175 	.word	0x00081175

00081258 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   81258:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
   8125a:	210d      	movs	r1, #13
   8125c:	4801      	ldr	r0, [pc, #4]	; (81264 <PIOC_Handler+0xc>)
   8125e:	4b02      	ldr	r3, [pc, #8]	; (81268 <PIOC_Handler+0x10>)
   81260:	4798      	blx	r3
   81262:	bd08      	pop	{r3, pc}
   81264:	400e1200 	.word	0x400e1200
   81268:	00081175 	.word	0x00081175

0008126c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   8126c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
   8126e:	210e      	movs	r1, #14
   81270:	4801      	ldr	r0, [pc, #4]	; (81278 <PIOD_Handler+0xc>)
   81272:	4b02      	ldr	r3, [pc, #8]	; (8127c <PIOD_Handler+0x10>)
   81274:	4798      	blx	r3
   81276:	bd08      	pop	{r3, pc}
   81278:	400e1400 	.word	0x400e1400
   8127c:	00081175 	.word	0x00081175

00081280 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81280:	4a18      	ldr	r2, [pc, #96]	; (812e4 <pmc_switch_mck_to_pllack+0x64>)
   81282:	6b13      	ldr	r3, [r2, #48]	; 0x30
   81284:	f023 0370 	bic.w	r3, r3, #112	; 0x70
   81288:	4318      	orrs	r0, r3
   8128a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8128c:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8128e:	f013 0f08 	tst.w	r3, #8
   81292:	d003      	beq.n	8129c <pmc_switch_mck_to_pllack+0x1c>
   81294:	e009      	b.n	812aa <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81296:	3b01      	subs	r3, #1
   81298:	d103      	bne.n	812a2 <pmc_switch_mck_to_pllack+0x22>
   8129a:	e01e      	b.n	812da <pmc_switch_mck_to_pllack+0x5a>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8129c:	f44f 6300 	mov.w	r3, #2048	; 0x800
   812a0:	4910      	ldr	r1, [pc, #64]	; (812e4 <pmc_switch_mck_to_pllack+0x64>)
   812a2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   812a4:	f012 0f08 	tst.w	r2, #8
   812a8:	d0f5      	beq.n	81296 <pmc_switch_mck_to_pllack+0x16>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   812aa:	4a0e      	ldr	r2, [pc, #56]	; (812e4 <pmc_switch_mck_to_pllack+0x64>)
   812ac:	6b13      	ldr	r3, [r2, #48]	; 0x30
   812ae:	f023 0303 	bic.w	r3, r3, #3
   812b2:	f043 0302 	orr.w	r3, r3, #2
   812b6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   812b8:	6e90      	ldr	r0, [r2, #104]	; 0x68
   812ba:	f010 0008 	ands.w	r0, r0, #8
   812be:	d004      	beq.n	812ca <pmc_switch_mck_to_pllack+0x4a>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   812c0:	2000      	movs	r0, #0
   812c2:	4770      	bx	lr
	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
   812c4:	3b01      	subs	r3, #1
   812c6:	d103      	bne.n	812d0 <pmc_switch_mck_to_pllack+0x50>
   812c8:	e009      	b.n	812de <pmc_switch_mck_to_pllack+0x5e>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   812ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
   812ce:	4905      	ldr	r1, [pc, #20]	; (812e4 <pmc_switch_mck_to_pllack+0x64>)
   812d0:	6e8a      	ldr	r2, [r1, #104]	; 0x68
   812d2:	f012 0f08 	tst.w	r2, #8
   812d6:	d0f5      	beq.n	812c4 <pmc_switch_mck_to_pllack+0x44>
   812d8:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   812da:	2001      	movs	r0, #1
   812dc:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
   812de:	2001      	movs	r0, #1
		}
	}

	return 0;
}
   812e0:	4770      	bx	lr
   812e2:	bf00      	nop
   812e4:	400e0600 	.word	0x400e0600

000812e8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   812e8:	b138      	cbz	r0, 812fa <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   812ea:	4911      	ldr	r1, [pc, #68]	; (81330 <pmc_switch_mainck_to_xtal+0x48>)
   812ec:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
   812ee:	4a11      	ldr	r2, [pc, #68]	; (81334 <pmc_switch_mainck_to_xtal+0x4c>)
   812f0:	401a      	ands	r2, r3
   812f2:	4b11      	ldr	r3, [pc, #68]	; (81338 <pmc_switch_mainck_to_xtal+0x50>)
   812f4:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   812f6:	620b      	str	r3, [r1, #32]
   812f8:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   812fa:	480d      	ldr	r0, [pc, #52]	; (81330 <pmc_switch_mainck_to_xtal+0x48>)
   812fc:	6a02      	ldr	r2, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
   812fe:	0209      	lsls	r1, r1, #8
   81300:	b289      	uxth	r1, r1
   81302:	f422 135c 	bic.w	r3, r2, #3604480	; 0x370000
   81306:	f023 0303 	bic.w	r3, r3, #3
   8130a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8130e:	f043 0301 	orr.w	r3, r3, #1
   81312:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   81314:	6203      	str	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81316:	4602      	mov	r2, r0
   81318:	6e93      	ldr	r3, [r2, #104]	; 0x68
   8131a:	f013 0f01 	tst.w	r3, #1
   8131e:	d0fb      	beq.n	81318 <pmc_switch_mainck_to_xtal+0x30>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
   81320:	4a03      	ldr	r2, [pc, #12]	; (81330 <pmc_switch_mainck_to_xtal+0x48>)
   81322:	6a13      	ldr	r3, [r2, #32]
   81324:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   81328:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8132c:	6213      	str	r3, [r2, #32]
   8132e:	4770      	bx	lr
   81330:	400e0600 	.word	0x400e0600
   81334:	fec8fffc 	.word	0xfec8fffc
   81338:	01370002 	.word	0x01370002

0008133c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   8133c:	4b02      	ldr	r3, [pc, #8]	; (81348 <pmc_osc_is_ready_mainck+0xc>)
   8133e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81340:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
   81344:	4770      	bx	lr
   81346:	bf00      	nop
   81348:	400e0600 	.word	0x400e0600

0008134c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   8134c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81350:	4b01      	ldr	r3, [pc, #4]	; (81358 <pmc_disable_pllack+0xc>)
   81352:	629a      	str	r2, [r3, #40]	; 0x28
   81354:	4770      	bx	lr
   81356:	bf00      	nop
   81358:	400e0600 	.word	0x400e0600

0008135c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   8135c:	4b02      	ldr	r3, [pc, #8]	; (81368 <pmc_is_locked_pllack+0xc>)
   8135e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
   81360:	f000 0002 	and.w	r0, r0, #2
   81364:	4770      	bx	lr
   81366:	bf00      	nop
   81368:	400e0600 	.word	0x400e0600

0008136c <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
   8136c:	282c      	cmp	r0, #44	; 0x2c
   8136e:	d81e      	bhi.n	813ae <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
   81370:	281f      	cmp	r0, #31
   81372:	d80c      	bhi.n	8138e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   81374:	4b11      	ldr	r3, [pc, #68]	; (813bc <pmc_enable_periph_clk+0x50>)
   81376:	699a      	ldr	r2, [r3, #24]
   81378:	2301      	movs	r3, #1
   8137a:	4083      	lsls	r3, r0
   8137c:	4393      	bics	r3, r2
   8137e:	d018      	beq.n	813b2 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
   81380:	2301      	movs	r3, #1
   81382:	fa03 f000 	lsl.w	r0, r3, r0
   81386:	4b0d      	ldr	r3, [pc, #52]	; (813bc <pmc_enable_periph_clk+0x50>)
   81388:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   8138a:	2000      	movs	r0, #0
   8138c:	4770      	bx	lr
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
			PMC->PMC_PCER0 = 1 << ul_id;
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
   8138e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   81390:	4b0a      	ldr	r3, [pc, #40]	; (813bc <pmc_enable_periph_clk+0x50>)
   81392:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   81396:	2301      	movs	r3, #1
   81398:	4083      	lsls	r3, r0
   8139a:	4393      	bics	r3, r2
   8139c:	d00b      	beq.n	813b6 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
   8139e:	2301      	movs	r3, #1
   813a0:	fa03 f000 	lsl.w	r0, r3, r0
   813a4:	4b05      	ldr	r3, [pc, #20]	; (813bc <pmc_enable_periph_clk+0x50>)
   813a6:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   813aa:	2000      	movs	r0, #0
   813ac:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
   813ae:	2001      	movs	r0, #1
   813b0:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
   813b2:	2000      	movs	r0, #0
   813b4:	4770      	bx	lr
   813b6:	2000      	movs	r0, #0
}
   813b8:	4770      	bx	lr
   813ba:	bf00      	nop
   813bc:	400e0600 	.word	0x400e0600

000813c0 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   813c0:	e7fe      	b.n	813c0 <Dummy_Handler>
   813c2:	bf00      	nop

000813c4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   813c4:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
   813c6:	4b1e      	ldr	r3, [pc, #120]	; (81440 <Reset_Handler+0x7c>)
   813c8:	4a1e      	ldr	r2, [pc, #120]	; (81444 <Reset_Handler+0x80>)
   813ca:	429a      	cmp	r2, r3
   813cc:	d003      	beq.n	813d6 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
   813ce:	4b1e      	ldr	r3, [pc, #120]	; (81448 <Reset_Handler+0x84>)
   813d0:	4a1b      	ldr	r2, [pc, #108]	; (81440 <Reset_Handler+0x7c>)
   813d2:	429a      	cmp	r2, r3
   813d4:	d304      	bcc.n	813e0 <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   813d6:	4b1d      	ldr	r3, [pc, #116]	; (8144c <Reset_Handler+0x88>)
   813d8:	4a1d      	ldr	r2, [pc, #116]	; (81450 <Reset_Handler+0x8c>)
   813da:	429a      	cmp	r2, r3
   813dc:	d30f      	bcc.n	813fe <Reset_Handler+0x3a>
   813de:	e01a      	b.n	81416 <Reset_Handler+0x52>
   813e0:	4917      	ldr	r1, [pc, #92]	; (81440 <Reset_Handler+0x7c>)
   813e2:	4b1c      	ldr	r3, [pc, #112]	; (81454 <Reset_Handler+0x90>)
   813e4:	1a5b      	subs	r3, r3, r1
   813e6:	f023 0303 	bic.w	r3, r3, #3
   813ea:	3304      	adds	r3, #4
   813ec:	4a15      	ldr	r2, [pc, #84]	; (81444 <Reset_Handler+0x80>)
   813ee:	4413      	add	r3, r2
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
			*pDest++ = *pSrc++;
   813f0:	f852 0b04 	ldr.w	r0, [r2], #4
   813f4:	f841 0b04 	str.w	r0, [r1], #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   813f8:	429a      	cmp	r2, r3
   813fa:	d1f9      	bne.n	813f0 <Reset_Handler+0x2c>
   813fc:	e7eb      	b.n	813d6 <Reset_Handler+0x12>
   813fe:	4b16      	ldr	r3, [pc, #88]	; (81458 <Reset_Handler+0x94>)
   81400:	4a16      	ldr	r2, [pc, #88]	; (8145c <Reset_Handler+0x98>)
   81402:	1ad2      	subs	r2, r2, r3
   81404:	f022 0203 	bic.w	r2, r2, #3
   81408:	441a      	add	r2, r3
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   8140a:	3b04      	subs	r3, #4
		*pDest++ = 0;
   8140c:	2100      	movs	r1, #0
   8140e:	f843 1b04 	str.w	r1, [r3], #4
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81412:	4293      	cmp	r3, r2
   81414:	d1fb      	bne.n	8140e <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   81416:	4b12      	ldr	r3, [pc, #72]	; (81460 <Reset_Handler+0x9c>)
   81418:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   8141c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
   81420:	4910      	ldr	r1, [pc, #64]	; (81464 <Reset_Handler+0xa0>)
   81422:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81424:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
   81428:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
   8142c:	d203      	bcs.n	81436 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8142e:	688b      	ldr	r3, [r1, #8]
   81430:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   81434:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   81436:	4b0c      	ldr	r3, [pc, #48]	; (81468 <Reset_Handler+0xa4>)
   81438:	4798      	blx	r3

	/* Branch to main function */
	main();
   8143a:	4b0c      	ldr	r3, [pc, #48]	; (8146c <Reset_Handler+0xa8>)
   8143c:	4798      	blx	r3
   8143e:	e7fe      	b.n	8143e <Reset_Handler+0x7a>
   81440:	20070000 	.word	0x20070000
   81444:	000847c4 	.word	0x000847c4
   81448:	200709ac 	.word	0x200709ac
   8144c:	20070c0c 	.word	0x20070c0c
   81450:	200709ac 	.word	0x200709ac
   81454:	200709ab 	.word	0x200709ab
   81458:	200709b0 	.word	0x200709b0
   8145c:	20070c0f 	.word	0x20070c0f
   81460:	00080000 	.word	0x00080000
   81464:	e000ed00 	.word	0xe000ed00
   81468:	00081665 	.word	0x00081665
   8146c:	000815dd 	.word	0x000815dd

00081470 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   81470:	4b3e      	ldr	r3, [pc, #248]	; (8156c <SystemCoreClockUpdate+0xfc>)
   81472:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81474:	f003 0303 	and.w	r3, r3, #3
   81478:	2b03      	cmp	r3, #3
   8147a:	d85f      	bhi.n	8153c <SystemCoreClockUpdate+0xcc>
   8147c:	e8df f003 	tbb	[pc, r3]
   81480:	2b2b0e02 	.word	0x2b2b0e02
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81484:	4b3a      	ldr	r3, [pc, #232]	; (81570 <SystemCoreClockUpdate+0x100>)
   81486:	695b      	ldr	r3, [r3, #20]
   81488:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   8148c:	bf14      	ite	ne
   8148e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   81492:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
   81496:	4b37      	ldr	r3, [pc, #220]	; (81574 <SystemCoreClockUpdate+0x104>)
   81498:	601a      	str	r2, [r3, #0]
   8149a:	e04f      	b.n	8153c <SystemCoreClockUpdate+0xcc>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   8149c:	4b33      	ldr	r3, [pc, #204]	; (8156c <SystemCoreClockUpdate+0xfc>)
   8149e:	6a1b      	ldr	r3, [r3, #32]
   814a0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   814a4:	d003      	beq.n	814ae <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   814a6:	4a34      	ldr	r2, [pc, #208]	; (81578 <SystemCoreClockUpdate+0x108>)
   814a8:	4b32      	ldr	r3, [pc, #200]	; (81574 <SystemCoreClockUpdate+0x104>)
   814aa:	601a      	str	r2, [r3, #0]
   814ac:	e046      	b.n	8153c <SystemCoreClockUpdate+0xcc>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   814ae:	4a33      	ldr	r2, [pc, #204]	; (8157c <SystemCoreClockUpdate+0x10c>)
   814b0:	4b30      	ldr	r3, [pc, #192]	; (81574 <SystemCoreClockUpdate+0x104>)
   814b2:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   814b4:	4b2d      	ldr	r3, [pc, #180]	; (8156c <SystemCoreClockUpdate+0xfc>)
   814b6:	6a1b      	ldr	r3, [r3, #32]
   814b8:	f003 0370 	and.w	r3, r3, #112	; 0x70
   814bc:	2b10      	cmp	r3, #16
   814be:	d002      	beq.n	814c6 <SystemCoreClockUpdate+0x56>
   814c0:	2b20      	cmp	r3, #32
   814c2:	d004      	beq.n	814ce <SystemCoreClockUpdate+0x5e>
   814c4:	e03a      	b.n	8153c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   814c6:	4a2e      	ldr	r2, [pc, #184]	; (81580 <SystemCoreClockUpdate+0x110>)
   814c8:	4b2a      	ldr	r3, [pc, #168]	; (81574 <SystemCoreClockUpdate+0x104>)
   814ca:	601a      	str	r2, [r3, #0]
				break;
   814cc:	e036      	b.n	8153c <SystemCoreClockUpdate+0xcc>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   814ce:	4a2a      	ldr	r2, [pc, #168]	; (81578 <SystemCoreClockUpdate+0x108>)
   814d0:	4b28      	ldr	r3, [pc, #160]	; (81574 <SystemCoreClockUpdate+0x104>)
   814d2:	601a      	str	r2, [r3, #0]
				break;
   814d4:	e032      	b.n	8153c <SystemCoreClockUpdate+0xcc>
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   814d6:	4b25      	ldr	r3, [pc, #148]	; (8156c <SystemCoreClockUpdate+0xfc>)
   814d8:	6a1b      	ldr	r3, [r3, #32]
   814da:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
   814de:	d003      	beq.n	814e8 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   814e0:	4a25      	ldr	r2, [pc, #148]	; (81578 <SystemCoreClockUpdate+0x108>)
   814e2:	4b24      	ldr	r3, [pc, #144]	; (81574 <SystemCoreClockUpdate+0x104>)
   814e4:	601a      	str	r2, [r3, #0]
   814e6:	e012      	b.n	8150e <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   814e8:	4a24      	ldr	r2, [pc, #144]	; (8157c <SystemCoreClockUpdate+0x10c>)
   814ea:	4b22      	ldr	r3, [pc, #136]	; (81574 <SystemCoreClockUpdate+0x104>)
   814ec:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   814ee:	4b1f      	ldr	r3, [pc, #124]	; (8156c <SystemCoreClockUpdate+0xfc>)
   814f0:	6a1b      	ldr	r3, [r3, #32]
   814f2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   814f6:	2b10      	cmp	r3, #16
   814f8:	d002      	beq.n	81500 <SystemCoreClockUpdate+0x90>
   814fa:	2b20      	cmp	r3, #32
   814fc:	d004      	beq.n	81508 <SystemCoreClockUpdate+0x98>
   814fe:	e006      	b.n	8150e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81500:	4a1f      	ldr	r2, [pc, #124]	; (81580 <SystemCoreClockUpdate+0x110>)
   81502:	4b1c      	ldr	r3, [pc, #112]	; (81574 <SystemCoreClockUpdate+0x104>)
   81504:	601a      	str	r2, [r3, #0]
				break;
   81506:	e002      	b.n	8150e <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81508:	4a1b      	ldr	r2, [pc, #108]	; (81578 <SystemCoreClockUpdate+0x108>)
   8150a:	4b1a      	ldr	r3, [pc, #104]	; (81574 <SystemCoreClockUpdate+0x104>)
   8150c:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   8150e:	4b17      	ldr	r3, [pc, #92]	; (8156c <SystemCoreClockUpdate+0xfc>)
   81510:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81512:	f003 0303 	and.w	r3, r3, #3
   81516:	2b02      	cmp	r3, #2
   81518:	d10d      	bne.n	81536 <SystemCoreClockUpdate+0xc6>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8151a:	4a14      	ldr	r2, [pc, #80]	; (8156c <SystemCoreClockUpdate+0xfc>)
   8151c:	6a93      	ldr	r3, [r2, #40]	; 0x28
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   8151e:	6a92      	ldr	r2, [r2, #40]	; 0x28
   81520:	4814      	ldr	r0, [pc, #80]	; (81574 <SystemCoreClockUpdate+0x104>)
   81522:	f3c3 410a 	ubfx	r1, r3, #16, #11
   81526:	6803      	ldr	r3, [r0, #0]
   81528:	fb01 3303 	mla	r3, r1, r3, r3
   8152c:	b2d2      	uxtb	r2, r2
   8152e:	fbb3 f3f2 	udiv	r3, r3, r2
   81532:	6003      	str	r3, [r0, #0]
   81534:	e002      	b.n	8153c <SystemCoreClockUpdate+0xcc>
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   81536:	4a13      	ldr	r2, [pc, #76]	; (81584 <SystemCoreClockUpdate+0x114>)
   81538:	4b0e      	ldr	r3, [pc, #56]	; (81574 <SystemCoreClockUpdate+0x104>)
   8153a:	601a      	str	r2, [r3, #0]
		}
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   8153c:	4b0b      	ldr	r3, [pc, #44]	; (8156c <SystemCoreClockUpdate+0xfc>)
   8153e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   81540:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81544:	2b70      	cmp	r3, #112	; 0x70
   81546:	d107      	bne.n	81558 <SystemCoreClockUpdate+0xe8>
		SystemCoreClock /= 3U;
   81548:	4a0a      	ldr	r2, [pc, #40]	; (81574 <SystemCoreClockUpdate+0x104>)
   8154a:	6813      	ldr	r3, [r2, #0]
   8154c:	490e      	ldr	r1, [pc, #56]	; (81588 <SystemCoreClockUpdate+0x118>)
   8154e:	fba1 1303 	umull	r1, r3, r1, r3
   81552:	085b      	lsrs	r3, r3, #1
   81554:	6013      	str	r3, [r2, #0]
   81556:	4770      	bx	lr
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81558:	4b04      	ldr	r3, [pc, #16]	; (8156c <SystemCoreClockUpdate+0xfc>)
   8155a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8155c:	4905      	ldr	r1, [pc, #20]	; (81574 <SystemCoreClockUpdate+0x104>)
   8155e:	f3c3 1202 	ubfx	r2, r3, #4, #3
   81562:	680b      	ldr	r3, [r1, #0]
   81564:	40d3      	lsrs	r3, r2
   81566:	600b      	str	r3, [r1, #0]
   81568:	4770      	bx	lr
   8156a:	bf00      	nop
   8156c:	400e0600 	.word	0x400e0600
   81570:	400e1a10 	.word	0x400e1a10
   81574:	20070140 	.word	0x20070140
   81578:	00b71b00 	.word	0x00b71b00
   8157c:	003d0900 	.word	0x003d0900
   81580:	007a1200 	.word	0x007a1200
   81584:	0e4e1c00 	.word	0x0e4e1c00
   81588:	aaaaaaab 	.word	0xaaaaaaab

0008158c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
   8158c:	4b09      	ldr	r3, [pc, #36]	; (815b4 <_sbrk+0x28>)
   8158e:	681b      	ldr	r3, [r3, #0]
   81590:	b913      	cbnz	r3, 81598 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
   81592:	4a09      	ldr	r2, [pc, #36]	; (815b8 <_sbrk+0x2c>)
   81594:	4b07      	ldr	r3, [pc, #28]	; (815b4 <_sbrk+0x28>)
   81596:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   81598:	4b06      	ldr	r3, [pc, #24]	; (815b4 <_sbrk+0x28>)
   8159a:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
   8159c:	181a      	adds	r2, r3, r0
   8159e:	4907      	ldr	r1, [pc, #28]	; (815bc <_sbrk+0x30>)
   815a0:	4291      	cmp	r1, r2
   815a2:	db04      	blt.n	815ae <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
   815a4:	4610      	mov	r0, r2
   815a6:	4a03      	ldr	r2, [pc, #12]	; (815b4 <_sbrk+0x28>)
   815a8:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
   815aa:	4618      	mov	r0, r3
   815ac:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
   815ae:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
   815b2:	4770      	bx	lr
   815b4:	20070b68 	.word	0x20070b68
   815b8:	20072c10 	.word	0x20072c10
   815bc:	20087ffc 	.word	0x20087ffc

000815c0 <_close>:
}

extern int _close(int file)
{
	return -1;
}
   815c0:	f04f 30ff 	mov.w	r0, #4294967295
   815c4:	4770      	bx	lr
   815c6:	bf00      	nop

000815c8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
   815c8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
   815cc:	604b      	str	r3, [r1, #4]

	return 0;
}
   815ce:	2000      	movs	r0, #0
   815d0:	4770      	bx	lr
   815d2:	bf00      	nop

000815d4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
   815d4:	2001      	movs	r0, #1
   815d6:	4770      	bx	lr

000815d8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
   815d8:	2000      	movs	r0, #0
   815da:	4770      	bx	lr

000815dc <main>:
#include "WheelCounters/WheelCounters.h"

int i = 0;

int main (void)
{
   815dc:	b580      	push	{r7, lr}
	i++;
   815de:	4a13      	ldr	r2, [pc, #76]	; (8162c <main+0x50>)
   815e0:	6813      	ldr	r3, [r2, #0]
   815e2:	3301      	adds	r3, #1
   815e4:	6013      	str	r3, [r2, #0]
	/* Initialize the SAM system */
	sysclk_init();
   815e6:	4b12      	ldr	r3, [pc, #72]	; (81630 <main+0x54>)
   815e8:	4798      	blx	r3
	board_init();
   815ea:	4b12      	ldr	r3, [pc, #72]	; (81634 <main+0x58>)
   815ec:	4798      	blx	r3
	init_timer();
   815ee:	4b12      	ldr	r3, [pc, #72]	; (81638 <main+0x5c>)
   815f0:	4798      	blx	r3
	delayInit();
   815f2:	4b12      	ldr	r3, [pc, #72]	; (8163c <main+0x60>)
   815f4:	4798      	blx	r3
	//char buffer [34];
	//itoa(sysclk_get_cpu_hz(), buffer, 10);
	//puts(buffer);
	
	/* Configure the console uart for debug information */
	configureConsole();
   815f6:	4b12      	ldr	r3, [pc, #72]	; (81640 <main+0x64>)
   815f8:	4798      	blx	r3

	initMotors();
   815fa:	4b12      	ldr	r3, [pc, #72]	; (81644 <main+0x68>)
   815fc:	4798      	blx	r3
	initSensors();
   815fe:	4b12      	ldr	r3, [pc, #72]	; (81648 <main+0x6c>)
   81600:	4798      	blx	r3
	
	/* Infinite loop */
	while (1) 
	{
		printf("hejsan");
   81602:	f8df 805c 	ldr.w	r8, [pc, #92]	; 81660 <main+0x84>
   81606:	4e11      	ldr	r6, [pc, #68]	; (8164c <main+0x70>)
		//char c = (char) i;
		//printf((int)i);
		printf("\n");
   81608:	4f11      	ldr	r7, [pc, #68]	; (81650 <main+0x74>)
	initSensors();
	
	/* Infinite loop */
	while (1) 
	{
		printf("hejsan");
   8160a:	4640      	mov	r0, r8
   8160c:	47b0      	blx	r6
		//char c = (char) i;
		//printf((int)i);
		printf("\n");
   8160e:	4638      	mov	r0, r7
   81610:	47b0      	blx	r6
		delayMicroseconds(100000);
   81612:	4d10      	ldr	r5, [pc, #64]	; (81654 <main+0x78>)
   81614:	4628      	mov	r0, r5
   81616:	4c10      	ldr	r4, [pc, #64]	; (81658 <main+0x7c>)
   81618:	47a0      	blx	r4
			//char buffer [34];
			
			//itoa(i, buffer, 10); 
			// sysclk_get_cpu_hz() ger klockfrekvensen
			i++;
   8161a:	4b04      	ldr	r3, [pc, #16]	; (8162c <main+0x50>)
   8161c:	6818      	ldr	r0, [r3, #0]
   8161e:	3001      	adds	r0, #1
   81620:	6018      	str	r0, [r3, #0]
			printInt(i);
   81622:	4b0e      	ldr	r3, [pc, #56]	; (8165c <main+0x80>)
   81624:	4798      	blx	r3
		delayMicroseconds(100000);
   81626:	4628      	mov	r0, r5
   81628:	47a0      	blx	r4
   8162a:	e7ee      	b.n	8160a <main+0x2e>
   8162c:	20070b6c 	.word	0x20070b6c
   81630:	00080e39 	.word	0x00080e39
   81634:	00080e9d 	.word	0x00080e9d
   81638:	00080819 	.word	0x00080819
   8163c:	000807a1 	.word	0x000807a1
   81640:	000806ed 	.word	0x000806ed
   81644:	0008048d 	.word	0x0008048d
   81648:	000809a9 	.word	0x000809a9
   8164c:	000816b5 	.word	0x000816b5
   81650:	00084714 	.word	0x00084714
   81654:	000186a0 	.word	0x000186a0
   81658:	000807dd 	.word	0x000807dd
   8165c:	00080781 	.word	0x00080781
   81660:	0008470c 	.word	0x0008470c

00081664 <__libc_init_array>:
   81664:	b570      	push	{r4, r5, r6, lr}
   81666:	4e0f      	ldr	r6, [pc, #60]	; (816a4 <__libc_init_array+0x40>)
   81668:	4d0f      	ldr	r5, [pc, #60]	; (816a8 <__libc_init_array+0x44>)
   8166a:	1b76      	subs	r6, r6, r5
   8166c:	10b6      	asrs	r6, r6, #2
   8166e:	bf18      	it	ne
   81670:	2400      	movne	r4, #0
   81672:	d005      	beq.n	81680 <__libc_init_array+0x1c>
   81674:	3401      	adds	r4, #1
   81676:	f855 3b04 	ldr.w	r3, [r5], #4
   8167a:	4798      	blx	r3
   8167c:	42a6      	cmp	r6, r4
   8167e:	d1f9      	bne.n	81674 <__libc_init_array+0x10>
   81680:	4e0a      	ldr	r6, [pc, #40]	; (816ac <__libc_init_array+0x48>)
   81682:	4d0b      	ldr	r5, [pc, #44]	; (816b0 <__libc_init_array+0x4c>)
   81684:	f003 f888 	bl	84798 <_init>
   81688:	1b76      	subs	r6, r6, r5
   8168a:	10b6      	asrs	r6, r6, #2
   8168c:	bf18      	it	ne
   8168e:	2400      	movne	r4, #0
   81690:	d006      	beq.n	816a0 <__libc_init_array+0x3c>
   81692:	3401      	adds	r4, #1
   81694:	f855 3b04 	ldr.w	r3, [r5], #4
   81698:	4798      	blx	r3
   8169a:	42a6      	cmp	r6, r4
   8169c:	d1f9      	bne.n	81692 <__libc_init_array+0x2e>
   8169e:	bd70      	pop	{r4, r5, r6, pc}
   816a0:	bd70      	pop	{r4, r5, r6, pc}
   816a2:	bf00      	nop
   816a4:	000847a4 	.word	0x000847a4
   816a8:	000847a4 	.word	0x000847a4
   816ac:	000847ac 	.word	0x000847ac
   816b0:	000847a4 	.word	0x000847a4

000816b4 <iprintf>:
   816b4:	b40f      	push	{r0, r1, r2, r3}
   816b6:	b510      	push	{r4, lr}
   816b8:	4b07      	ldr	r3, [pc, #28]	; (816d8 <iprintf+0x24>)
   816ba:	b082      	sub	sp, #8
   816bc:	ac04      	add	r4, sp, #16
   816be:	f854 2b04 	ldr.w	r2, [r4], #4
   816c2:	6818      	ldr	r0, [r3, #0]
   816c4:	4623      	mov	r3, r4
   816c6:	6881      	ldr	r1, [r0, #8]
   816c8:	9401      	str	r4, [sp, #4]
   816ca:	f000 fa7b 	bl	81bc4 <_vfiprintf_r>
   816ce:	b002      	add	sp, #8
   816d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   816d4:	b004      	add	sp, #16
   816d6:	4770      	bx	lr
   816d8:	20070570 	.word	0x20070570

000816dc <__itoa>:
   816dc:	1e93      	subs	r3, r2, #2
   816de:	2b22      	cmp	r3, #34	; 0x22
   816e0:	d810      	bhi.n	81704 <__itoa+0x28>
   816e2:	2a0a      	cmp	r2, #10
   816e4:	b510      	push	{r4, lr}
   816e6:	d006      	beq.n	816f6 <__itoa+0x1a>
   816e8:	2300      	movs	r3, #0
   816ea:	460c      	mov	r4, r1
   816ec:	4419      	add	r1, r3
   816ee:	f000 f9ed 	bl	81acc <__utoa>
   816f2:	4620      	mov	r0, r4
   816f4:	bd10      	pop	{r4, pc}
   816f6:	2800      	cmp	r0, #0
   816f8:	daf6      	bge.n	816e8 <__itoa+0xc>
   816fa:	232d      	movs	r3, #45	; 0x2d
   816fc:	700b      	strb	r3, [r1, #0]
   816fe:	4240      	negs	r0, r0
   81700:	2301      	movs	r3, #1
   81702:	e7f2      	b.n	816ea <__itoa+0xe>
   81704:	2000      	movs	r0, #0
   81706:	7008      	strb	r0, [r1, #0]
   81708:	4770      	bx	lr
   8170a:	bf00      	nop

0008170c <itoa>:
   8170c:	f7ff bfe6 	b.w	816dc <__itoa>

00081710 <memcpy>:
   81710:	4684      	mov	ip, r0
   81712:	ea41 0300 	orr.w	r3, r1, r0
   81716:	f013 0303 	ands.w	r3, r3, #3
   8171a:	d149      	bne.n	817b0 <memcpy+0xa0>
   8171c:	3a40      	subs	r2, #64	; 0x40
   8171e:	d323      	bcc.n	81768 <memcpy+0x58>
   81720:	680b      	ldr	r3, [r1, #0]
   81722:	6003      	str	r3, [r0, #0]
   81724:	684b      	ldr	r3, [r1, #4]
   81726:	6043      	str	r3, [r0, #4]
   81728:	688b      	ldr	r3, [r1, #8]
   8172a:	6083      	str	r3, [r0, #8]
   8172c:	68cb      	ldr	r3, [r1, #12]
   8172e:	60c3      	str	r3, [r0, #12]
   81730:	690b      	ldr	r3, [r1, #16]
   81732:	6103      	str	r3, [r0, #16]
   81734:	694b      	ldr	r3, [r1, #20]
   81736:	6143      	str	r3, [r0, #20]
   81738:	698b      	ldr	r3, [r1, #24]
   8173a:	6183      	str	r3, [r0, #24]
   8173c:	69cb      	ldr	r3, [r1, #28]
   8173e:	61c3      	str	r3, [r0, #28]
   81740:	6a0b      	ldr	r3, [r1, #32]
   81742:	6203      	str	r3, [r0, #32]
   81744:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   81746:	6243      	str	r3, [r0, #36]	; 0x24
   81748:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   8174a:	6283      	str	r3, [r0, #40]	; 0x28
   8174c:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   8174e:	62c3      	str	r3, [r0, #44]	; 0x2c
   81750:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   81752:	6303      	str	r3, [r0, #48]	; 0x30
   81754:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   81756:	6343      	str	r3, [r0, #52]	; 0x34
   81758:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   8175a:	6383      	str	r3, [r0, #56]	; 0x38
   8175c:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   8175e:	63c3      	str	r3, [r0, #60]	; 0x3c
   81760:	3040      	adds	r0, #64	; 0x40
   81762:	3140      	adds	r1, #64	; 0x40
   81764:	3a40      	subs	r2, #64	; 0x40
   81766:	d2db      	bcs.n	81720 <memcpy+0x10>
   81768:	3230      	adds	r2, #48	; 0x30
   8176a:	d30b      	bcc.n	81784 <memcpy+0x74>
   8176c:	680b      	ldr	r3, [r1, #0]
   8176e:	6003      	str	r3, [r0, #0]
   81770:	684b      	ldr	r3, [r1, #4]
   81772:	6043      	str	r3, [r0, #4]
   81774:	688b      	ldr	r3, [r1, #8]
   81776:	6083      	str	r3, [r0, #8]
   81778:	68cb      	ldr	r3, [r1, #12]
   8177a:	60c3      	str	r3, [r0, #12]
   8177c:	3010      	adds	r0, #16
   8177e:	3110      	adds	r1, #16
   81780:	3a10      	subs	r2, #16
   81782:	d2f3      	bcs.n	8176c <memcpy+0x5c>
   81784:	320c      	adds	r2, #12
   81786:	d305      	bcc.n	81794 <memcpy+0x84>
   81788:	f851 3b04 	ldr.w	r3, [r1], #4
   8178c:	f840 3b04 	str.w	r3, [r0], #4
   81790:	3a04      	subs	r2, #4
   81792:	d2f9      	bcs.n	81788 <memcpy+0x78>
   81794:	3204      	adds	r2, #4
   81796:	d008      	beq.n	817aa <memcpy+0x9a>
   81798:	07d2      	lsls	r2, r2, #31
   8179a:	bf1c      	itt	ne
   8179c:	f811 3b01 	ldrbne.w	r3, [r1], #1
   817a0:	f800 3b01 	strbne.w	r3, [r0], #1
   817a4:	d301      	bcc.n	817aa <memcpy+0x9a>
   817a6:	880b      	ldrh	r3, [r1, #0]
   817a8:	8003      	strh	r3, [r0, #0]
   817aa:	4660      	mov	r0, ip
   817ac:	4770      	bx	lr
   817ae:	bf00      	nop
   817b0:	2a08      	cmp	r2, #8
   817b2:	d313      	bcc.n	817dc <memcpy+0xcc>
   817b4:	078b      	lsls	r3, r1, #30
   817b6:	d0b1      	beq.n	8171c <memcpy+0xc>
   817b8:	f010 0303 	ands.w	r3, r0, #3
   817bc:	d0ae      	beq.n	8171c <memcpy+0xc>
   817be:	f1c3 0304 	rsb	r3, r3, #4
   817c2:	1ad2      	subs	r2, r2, r3
   817c4:	07db      	lsls	r3, r3, #31
   817c6:	bf1c      	itt	ne
   817c8:	f811 3b01 	ldrbne.w	r3, [r1], #1
   817cc:	f800 3b01 	strbne.w	r3, [r0], #1
   817d0:	d3a4      	bcc.n	8171c <memcpy+0xc>
   817d2:	f831 3b02 	ldrh.w	r3, [r1], #2
   817d6:	f820 3b02 	strh.w	r3, [r0], #2
   817da:	e79f      	b.n	8171c <memcpy+0xc>
   817dc:	3a04      	subs	r2, #4
   817de:	d3d9      	bcc.n	81794 <memcpy+0x84>
   817e0:	3a01      	subs	r2, #1
   817e2:	f811 3b01 	ldrb.w	r3, [r1], #1
   817e6:	f800 3b01 	strb.w	r3, [r0], #1
   817ea:	d2f9      	bcs.n	817e0 <memcpy+0xd0>
   817ec:	780b      	ldrb	r3, [r1, #0]
   817ee:	7003      	strb	r3, [r0, #0]
   817f0:	784b      	ldrb	r3, [r1, #1]
   817f2:	7043      	strb	r3, [r0, #1]
   817f4:	788b      	ldrb	r3, [r1, #2]
   817f6:	7083      	strb	r3, [r0, #2]
   817f8:	4660      	mov	r0, ip
   817fa:	4770      	bx	lr

000817fc <memset>:
   817fc:	b470      	push	{r4, r5, r6}
   817fe:	0784      	lsls	r4, r0, #30
   81800:	d046      	beq.n	81890 <memset+0x94>
   81802:	1e54      	subs	r4, r2, #1
   81804:	2a00      	cmp	r2, #0
   81806:	d041      	beq.n	8188c <memset+0x90>
   81808:	b2cd      	uxtb	r5, r1
   8180a:	4603      	mov	r3, r0
   8180c:	e002      	b.n	81814 <memset+0x18>
   8180e:	1e62      	subs	r2, r4, #1
   81810:	b3e4      	cbz	r4, 8188c <memset+0x90>
   81812:	4614      	mov	r4, r2
   81814:	f803 5b01 	strb.w	r5, [r3], #1
   81818:	079a      	lsls	r2, r3, #30
   8181a:	d1f8      	bne.n	8180e <memset+0x12>
   8181c:	2c03      	cmp	r4, #3
   8181e:	d92e      	bls.n	8187e <memset+0x82>
   81820:	b2cd      	uxtb	r5, r1
   81822:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   81826:	2c0f      	cmp	r4, #15
   81828:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   8182c:	d919      	bls.n	81862 <memset+0x66>
   8182e:	4626      	mov	r6, r4
   81830:	f103 0210 	add.w	r2, r3, #16
   81834:	3e10      	subs	r6, #16
   81836:	2e0f      	cmp	r6, #15
   81838:	f842 5c10 	str.w	r5, [r2, #-16]
   8183c:	f842 5c0c 	str.w	r5, [r2, #-12]
   81840:	f842 5c08 	str.w	r5, [r2, #-8]
   81844:	f842 5c04 	str.w	r5, [r2, #-4]
   81848:	f102 0210 	add.w	r2, r2, #16
   8184c:	d8f2      	bhi.n	81834 <memset+0x38>
   8184e:	f1a4 0210 	sub.w	r2, r4, #16
   81852:	f022 020f 	bic.w	r2, r2, #15
   81856:	f004 040f 	and.w	r4, r4, #15
   8185a:	3210      	adds	r2, #16
   8185c:	2c03      	cmp	r4, #3
   8185e:	4413      	add	r3, r2
   81860:	d90d      	bls.n	8187e <memset+0x82>
   81862:	461e      	mov	r6, r3
   81864:	4622      	mov	r2, r4
   81866:	3a04      	subs	r2, #4
   81868:	2a03      	cmp	r2, #3
   8186a:	f846 5b04 	str.w	r5, [r6], #4
   8186e:	d8fa      	bhi.n	81866 <memset+0x6a>
   81870:	1f22      	subs	r2, r4, #4
   81872:	f022 0203 	bic.w	r2, r2, #3
   81876:	3204      	adds	r2, #4
   81878:	4413      	add	r3, r2
   8187a:	f004 0403 	and.w	r4, r4, #3
   8187e:	b12c      	cbz	r4, 8188c <memset+0x90>
   81880:	b2c9      	uxtb	r1, r1
   81882:	441c      	add	r4, r3
   81884:	f803 1b01 	strb.w	r1, [r3], #1
   81888:	42a3      	cmp	r3, r4
   8188a:	d1fb      	bne.n	81884 <memset+0x88>
   8188c:	bc70      	pop	{r4, r5, r6}
   8188e:	4770      	bx	lr
   81890:	4614      	mov	r4, r2
   81892:	4603      	mov	r3, r0
   81894:	e7c2      	b.n	8181c <memset+0x20>
   81896:	bf00      	nop

00081898 <_puts_r>:
   81898:	b5f0      	push	{r4, r5, r6, r7, lr}
   8189a:	4605      	mov	r5, r0
   8189c:	b089      	sub	sp, #36	; 0x24
   8189e:	4608      	mov	r0, r1
   818a0:	460c      	mov	r4, r1
   818a2:	f000 f8e5 	bl	81a70 <strlen>
   818a6:	1c43      	adds	r3, r0, #1
   818a8:	4f14      	ldr	r7, [pc, #80]	; (818fc <_puts_r+0x64>)
   818aa:	9303      	str	r3, [sp, #12]
   818ac:	6bab      	ldr	r3, [r5, #56]	; 0x38
   818ae:	2601      	movs	r6, #1
   818b0:	a904      	add	r1, sp, #16
   818b2:	2202      	movs	r2, #2
   818b4:	9404      	str	r4, [sp, #16]
   818b6:	9005      	str	r0, [sp, #20]
   818b8:	68ac      	ldr	r4, [r5, #8]
   818ba:	9706      	str	r7, [sp, #24]
   818bc:	9607      	str	r6, [sp, #28]
   818be:	9101      	str	r1, [sp, #4]
   818c0:	9202      	str	r2, [sp, #8]
   818c2:	b1b3      	cbz	r3, 818f2 <_puts_r+0x5a>
   818c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   818c8:	049a      	lsls	r2, r3, #18
   818ca:	d406      	bmi.n	818da <_puts_r+0x42>
   818cc:	6e62      	ldr	r2, [r4, #100]	; 0x64
   818ce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   818d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
   818d6:	81a3      	strh	r3, [r4, #12]
   818d8:	6662      	str	r2, [r4, #100]	; 0x64
   818da:	4621      	mov	r1, r4
   818dc:	4628      	mov	r0, r5
   818de:	aa01      	add	r2, sp, #4
   818e0:	f001 fbf6 	bl	830d0 <__sfvwrite_r>
   818e4:	2800      	cmp	r0, #0
   818e6:	bf14      	ite	ne
   818e8:	f04f 30ff 	movne.w	r0, #4294967295
   818ec:	200a      	moveq	r0, #10
   818ee:	b009      	add	sp, #36	; 0x24
   818f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   818f2:	4628      	mov	r0, r5
   818f4:	f001 fa3c 	bl	82d70 <__sinit>
   818f8:	e7e4      	b.n	818c4 <_puts_r+0x2c>
   818fa:	bf00      	nop
   818fc:	00084714 	.word	0x00084714

00081900 <puts>:
   81900:	4b02      	ldr	r3, [pc, #8]	; (8190c <puts+0xc>)
   81902:	4601      	mov	r1, r0
   81904:	6818      	ldr	r0, [r3, #0]
   81906:	f7ff bfc7 	b.w	81898 <_puts_r>
   8190a:	bf00      	nop
   8190c:	20070570 	.word	0x20070570

00081910 <setbuf>:
   81910:	2900      	cmp	r1, #0
   81912:	bf0c      	ite	eq
   81914:	2202      	moveq	r2, #2
   81916:	2200      	movne	r2, #0
   81918:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8191c:	f000 b800 	b.w	81920 <setvbuf>

00081920 <setvbuf>:
   81920:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   81924:	4d51      	ldr	r5, [pc, #324]	; (81a6c <setvbuf+0x14c>)
   81926:	b083      	sub	sp, #12
   81928:	682d      	ldr	r5, [r5, #0]
   8192a:	4604      	mov	r4, r0
   8192c:	460f      	mov	r7, r1
   8192e:	4690      	mov	r8, r2
   81930:	461e      	mov	r6, r3
   81932:	b115      	cbz	r5, 8193a <setvbuf+0x1a>
   81934:	6bab      	ldr	r3, [r5, #56]	; 0x38
   81936:	2b00      	cmp	r3, #0
   81938:	d079      	beq.n	81a2e <setvbuf+0x10e>
   8193a:	f1b8 0f02 	cmp.w	r8, #2
   8193e:	d004      	beq.n	8194a <setvbuf+0x2a>
   81940:	f1b8 0f01 	cmp.w	r8, #1
   81944:	d87f      	bhi.n	81a46 <setvbuf+0x126>
   81946:	2e00      	cmp	r6, #0
   81948:	db7d      	blt.n	81a46 <setvbuf+0x126>
   8194a:	4621      	mov	r1, r4
   8194c:	4628      	mov	r0, r5
   8194e:	f001 f97b 	bl	82c48 <_fflush_r>
   81952:	6b21      	ldr	r1, [r4, #48]	; 0x30
   81954:	b141      	cbz	r1, 81968 <setvbuf+0x48>
   81956:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8195a:	4299      	cmp	r1, r3
   8195c:	d002      	beq.n	81964 <setvbuf+0x44>
   8195e:	4628      	mov	r0, r5
   81960:	f001 face 	bl	82f00 <_free_r>
   81964:	2300      	movs	r3, #0
   81966:	6323      	str	r3, [r4, #48]	; 0x30
   81968:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8196c:	2200      	movs	r2, #0
   8196e:	61a2      	str	r2, [r4, #24]
   81970:	6062      	str	r2, [r4, #4]
   81972:	061a      	lsls	r2, r3, #24
   81974:	d454      	bmi.n	81a20 <setvbuf+0x100>
   81976:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   8197a:	f023 0303 	bic.w	r3, r3, #3
   8197e:	f1b8 0f02 	cmp.w	r8, #2
   81982:	81a3      	strh	r3, [r4, #12]
   81984:	d039      	beq.n	819fa <setvbuf+0xda>
   81986:	ab01      	add	r3, sp, #4
   81988:	466a      	mov	r2, sp
   8198a:	4621      	mov	r1, r4
   8198c:	4628      	mov	r0, r5
   8198e:	f001 fd55 	bl	8343c <__swhatbuf_r>
   81992:	89a3      	ldrh	r3, [r4, #12]
   81994:	4318      	orrs	r0, r3
   81996:	81a0      	strh	r0, [r4, #12]
   81998:	b326      	cbz	r6, 819e4 <setvbuf+0xc4>
   8199a:	b327      	cbz	r7, 819e6 <setvbuf+0xc6>
   8199c:	6bab      	ldr	r3, [r5, #56]	; 0x38
   8199e:	2b00      	cmp	r3, #0
   819a0:	d04d      	beq.n	81a3e <setvbuf+0x11e>
   819a2:	9b00      	ldr	r3, [sp, #0]
   819a4:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   819a8:	429e      	cmp	r6, r3
   819aa:	bf1c      	itt	ne
   819ac:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
   819b0:	81a0      	strhne	r0, [r4, #12]
   819b2:	f1b8 0f01 	cmp.w	r8, #1
   819b6:	bf08      	it	eq
   819b8:	f040 0001 	orreq.w	r0, r0, #1
   819bc:	b283      	uxth	r3, r0
   819be:	bf08      	it	eq
   819c0:	81a0      	strheq	r0, [r4, #12]
   819c2:	f003 0008 	and.w	r0, r3, #8
   819c6:	b280      	uxth	r0, r0
   819c8:	6027      	str	r7, [r4, #0]
   819ca:	6127      	str	r7, [r4, #16]
   819cc:	6166      	str	r6, [r4, #20]
   819ce:	b318      	cbz	r0, 81a18 <setvbuf+0xf8>
   819d0:	f013 0001 	ands.w	r0, r3, #1
   819d4:	d02f      	beq.n	81a36 <setvbuf+0x116>
   819d6:	2000      	movs	r0, #0
   819d8:	4276      	negs	r6, r6
   819da:	61a6      	str	r6, [r4, #24]
   819dc:	60a0      	str	r0, [r4, #8]
   819de:	b003      	add	sp, #12
   819e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   819e4:	9e00      	ldr	r6, [sp, #0]
   819e6:	4630      	mov	r0, r6
   819e8:	f001 fd9c 	bl	83524 <malloc>
   819ec:	4607      	mov	r7, r0
   819ee:	b368      	cbz	r0, 81a4c <setvbuf+0x12c>
   819f0:	89a3      	ldrh	r3, [r4, #12]
   819f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   819f6:	81a3      	strh	r3, [r4, #12]
   819f8:	e7d0      	b.n	8199c <setvbuf+0x7c>
   819fa:	2000      	movs	r0, #0
   819fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
   81a00:	f043 0302 	orr.w	r3, r3, #2
   81a04:	2500      	movs	r5, #0
   81a06:	2101      	movs	r1, #1
   81a08:	81a3      	strh	r3, [r4, #12]
   81a0a:	60a5      	str	r5, [r4, #8]
   81a0c:	6022      	str	r2, [r4, #0]
   81a0e:	6122      	str	r2, [r4, #16]
   81a10:	6161      	str	r1, [r4, #20]
   81a12:	b003      	add	sp, #12
   81a14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81a18:	60a0      	str	r0, [r4, #8]
   81a1a:	b003      	add	sp, #12
   81a1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81a20:	6921      	ldr	r1, [r4, #16]
   81a22:	4628      	mov	r0, r5
   81a24:	f001 fa6c 	bl	82f00 <_free_r>
   81a28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81a2c:	e7a3      	b.n	81976 <setvbuf+0x56>
   81a2e:	4628      	mov	r0, r5
   81a30:	f001 f99e 	bl	82d70 <__sinit>
   81a34:	e781      	b.n	8193a <setvbuf+0x1a>
   81a36:	60a6      	str	r6, [r4, #8]
   81a38:	b003      	add	sp, #12
   81a3a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   81a3e:	4628      	mov	r0, r5
   81a40:	f001 f996 	bl	82d70 <__sinit>
   81a44:	e7ad      	b.n	819a2 <setvbuf+0x82>
   81a46:	f04f 30ff 	mov.w	r0, #4294967295
   81a4a:	e7e2      	b.n	81a12 <setvbuf+0xf2>
   81a4c:	f8dd 9000 	ldr.w	r9, [sp]
   81a50:	45b1      	cmp	r9, r6
   81a52:	d006      	beq.n	81a62 <setvbuf+0x142>
   81a54:	4648      	mov	r0, r9
   81a56:	f001 fd65 	bl	83524 <malloc>
   81a5a:	4607      	mov	r7, r0
   81a5c:	b108      	cbz	r0, 81a62 <setvbuf+0x142>
   81a5e:	464e      	mov	r6, r9
   81a60:	e7c6      	b.n	819f0 <setvbuf+0xd0>
   81a62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   81a66:	f04f 30ff 	mov.w	r0, #4294967295
   81a6a:	e7c7      	b.n	819fc <setvbuf+0xdc>
   81a6c:	20070570 	.word	0x20070570

00081a70 <strlen>:
   81a70:	f020 0103 	bic.w	r1, r0, #3
   81a74:	f010 0003 	ands.w	r0, r0, #3
   81a78:	f1c0 0000 	rsb	r0, r0, #0
   81a7c:	f851 3b04 	ldr.w	r3, [r1], #4
   81a80:	f100 0c04 	add.w	ip, r0, #4
   81a84:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   81a88:	f06f 0200 	mvn.w	r2, #0
   81a8c:	bf1c      	itt	ne
   81a8e:	fa22 f20c 	lsrne.w	r2, r2, ip
   81a92:	4313      	orrne	r3, r2
   81a94:	f04f 0c01 	mov.w	ip, #1
   81a98:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   81a9c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   81aa0:	eba3 020c 	sub.w	r2, r3, ip
   81aa4:	ea22 0203 	bic.w	r2, r2, r3
   81aa8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   81aac:	bf04      	itt	eq
   81aae:	f851 3b04 	ldreq.w	r3, [r1], #4
   81ab2:	3004      	addeq	r0, #4
   81ab4:	d0f4      	beq.n	81aa0 <strlen+0x30>
   81ab6:	f1c2 0100 	rsb	r1, r2, #0
   81aba:	ea02 0201 	and.w	r2, r2, r1
   81abe:	fab2 f282 	clz	r2, r2
   81ac2:	f1c2 021f 	rsb	r2, r2, #31
   81ac6:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   81aca:	4770      	bx	lr

00081acc <__utoa>:
   81acc:	b5f0      	push	{r4, r5, r6, r7, lr}
   81ace:	b08b      	sub	sp, #44	; 0x2c
   81ad0:	466f      	mov	r7, sp
   81ad2:	4615      	mov	r5, r2
   81ad4:	f8df e070 	ldr.w	lr, [pc, #112]	; 81b48 <__utoa+0x7c>
   81ad8:	4604      	mov	r4, r0
   81ada:	460e      	mov	r6, r1
   81adc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
   81ae0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
   81ae2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
   81ae6:	c70f      	stmia	r7!, {r0, r1, r2, r3}
   81ae8:	e89e 0003 	ldmia.w	lr, {r0, r1}
   81aec:	1eab      	subs	r3, r5, #2
   81aee:	f847 0b04 	str.w	r0, [r7], #4
   81af2:	2b22      	cmp	r3, #34	; 0x22
   81af4:	7039      	strb	r1, [r7, #0]
   81af6:	d822      	bhi.n	81b3e <__utoa+0x72>
   81af8:	1e71      	subs	r1, r6, #1
   81afa:	4608      	mov	r0, r1
   81afc:	2300      	movs	r3, #0
   81afe:	e000      	b.n	81b02 <__utoa+0x36>
   81b00:	4613      	mov	r3, r2
   81b02:	fbb4 f2f5 	udiv	r2, r4, r5
   81b06:	fb05 4412 	mls	r4, r5, r2, r4
   81b0a:	af0a      	add	r7, sp, #40	; 0x28
   81b0c:	443c      	add	r4, r7
   81b0e:	f814 7c28 	ldrb.w	r7, [r4, #-40]
   81b12:	4614      	mov	r4, r2
   81b14:	f800 7f01 	strb.w	r7, [r0, #1]!
   81b18:	1c5a      	adds	r2, r3, #1
   81b1a:	2c00      	cmp	r4, #0
   81b1c:	d1f0      	bne.n	81b00 <__utoa+0x34>
   81b1e:	54b4      	strb	r4, [r6, r2]
   81b20:	18f2      	adds	r2, r6, r3
   81b22:	b14b      	cbz	r3, 81b38 <__utoa+0x6c>
   81b24:	3401      	adds	r4, #1
   81b26:	f811 5f01 	ldrb.w	r5, [r1, #1]!
   81b2a:	7817      	ldrb	r7, [r2, #0]
   81b2c:	1b18      	subs	r0, r3, r4
   81b2e:	4284      	cmp	r4, r0
   81b30:	700f      	strb	r7, [r1, #0]
   81b32:	f802 5901 	strb.w	r5, [r2], #-1
   81b36:	dbf5      	blt.n	81b24 <__utoa+0x58>
   81b38:	4630      	mov	r0, r6
   81b3a:	b00b      	add	sp, #44	; 0x2c
   81b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81b3e:	2000      	movs	r0, #0
   81b40:	7030      	strb	r0, [r6, #0]
   81b42:	b00b      	add	sp, #44	; 0x2c
   81b44:	bdf0      	pop	{r4, r5, r6, r7, pc}
   81b46:	bf00      	nop
   81b48:	00084720 	.word	0x00084720

00081b4c <__sprint_r.part.0>:
   81b4c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   81b4e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   81b52:	049c      	lsls	r4, r3, #18
   81b54:	4692      	mov	sl, r2
   81b56:	d52c      	bpl.n	81bb2 <__sprint_r.part.0+0x66>
   81b58:	6893      	ldr	r3, [r2, #8]
   81b5a:	6812      	ldr	r2, [r2, #0]
   81b5c:	b33b      	cbz	r3, 81bae <__sprint_r.part.0+0x62>
   81b5e:	460f      	mov	r7, r1
   81b60:	4680      	mov	r8, r0
   81b62:	f102 0908 	add.w	r9, r2, #8
   81b66:	e919 0060 	ldmdb	r9, {r5, r6}
   81b6a:	08b6      	lsrs	r6, r6, #2
   81b6c:	d017      	beq.n	81b9e <__sprint_r.part.0+0x52>
   81b6e:	3d04      	subs	r5, #4
   81b70:	2400      	movs	r4, #0
   81b72:	e001      	b.n	81b78 <__sprint_r.part.0+0x2c>
   81b74:	42a6      	cmp	r6, r4
   81b76:	d010      	beq.n	81b9a <__sprint_r.part.0+0x4e>
   81b78:	463a      	mov	r2, r7
   81b7a:	f855 1f04 	ldr.w	r1, [r5, #4]!
   81b7e:	4640      	mov	r0, r8
   81b80:	f001 f95e 	bl	82e40 <_fputwc_r>
   81b84:	1c43      	adds	r3, r0, #1
   81b86:	f104 0401 	add.w	r4, r4, #1
   81b8a:	d1f3      	bne.n	81b74 <__sprint_r.part.0+0x28>
   81b8c:	2300      	movs	r3, #0
   81b8e:	f8ca 3008 	str.w	r3, [sl, #8]
   81b92:	f8ca 3004 	str.w	r3, [sl, #4]
   81b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   81b9a:	f8da 3008 	ldr.w	r3, [sl, #8]
   81b9e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
   81ba2:	f8ca 3008 	str.w	r3, [sl, #8]
   81ba6:	f109 0908 	add.w	r9, r9, #8
   81baa:	2b00      	cmp	r3, #0
   81bac:	d1db      	bne.n	81b66 <__sprint_r.part.0+0x1a>
   81bae:	2000      	movs	r0, #0
   81bb0:	e7ec      	b.n	81b8c <__sprint_r.part.0+0x40>
   81bb2:	f001 fa8d 	bl	830d0 <__sfvwrite_r>
   81bb6:	2300      	movs	r3, #0
   81bb8:	f8ca 3008 	str.w	r3, [sl, #8]
   81bbc:	f8ca 3004 	str.w	r3, [sl, #4]
   81bc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00081bc4 <_vfiprintf_r>:
   81bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   81bc8:	b0ab      	sub	sp, #172	; 0xac
   81bca:	461c      	mov	r4, r3
   81bcc:	9100      	str	r1, [sp, #0]
   81bce:	4690      	mov	r8, r2
   81bd0:	9304      	str	r3, [sp, #16]
   81bd2:	9005      	str	r0, [sp, #20]
   81bd4:	b118      	cbz	r0, 81bde <_vfiprintf_r+0x1a>
   81bd6:	6b83      	ldr	r3, [r0, #56]	; 0x38
   81bd8:	2b00      	cmp	r3, #0
   81bda:	f000 80de 	beq.w	81d9a <_vfiprintf_r+0x1d6>
   81bde:	9800      	ldr	r0, [sp, #0]
   81be0:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
   81be4:	b28a      	uxth	r2, r1
   81be6:	0495      	lsls	r5, r2, #18
   81be8:	d407      	bmi.n	81bfa <_vfiprintf_r+0x36>
   81bea:	6e43      	ldr	r3, [r0, #100]	; 0x64
   81bec:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
   81bf0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   81bf4:	8182      	strh	r2, [r0, #12]
   81bf6:	6643      	str	r3, [r0, #100]	; 0x64
   81bf8:	b292      	uxth	r2, r2
   81bfa:	0711      	lsls	r1, r2, #28
   81bfc:	f140 80b1 	bpl.w	81d62 <_vfiprintf_r+0x19e>
   81c00:	9b00      	ldr	r3, [sp, #0]
   81c02:	691b      	ldr	r3, [r3, #16]
   81c04:	2b00      	cmp	r3, #0
   81c06:	f000 80ac 	beq.w	81d62 <_vfiprintf_r+0x19e>
   81c0a:	f002 021a 	and.w	r2, r2, #26
   81c0e:	2a0a      	cmp	r2, #10
   81c10:	f000 80b5 	beq.w	81d7e <_vfiprintf_r+0x1ba>
   81c14:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
   81c18:	46d3      	mov	fp, sl
   81c1a:	2300      	movs	r3, #0
   81c1c:	9302      	str	r3, [sp, #8]
   81c1e:	930f      	str	r3, [sp, #60]	; 0x3c
   81c20:	930e      	str	r3, [sp, #56]	; 0x38
   81c22:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
   81c26:	f898 3000 	ldrb.w	r3, [r8]
   81c2a:	4644      	mov	r4, r8
   81c2c:	b1fb      	cbz	r3, 81c6e <_vfiprintf_r+0xaa>
   81c2e:	2b25      	cmp	r3, #37	; 0x25
   81c30:	d102      	bne.n	81c38 <_vfiprintf_r+0x74>
   81c32:	e01c      	b.n	81c6e <_vfiprintf_r+0xaa>
   81c34:	2b25      	cmp	r3, #37	; 0x25
   81c36:	d003      	beq.n	81c40 <_vfiprintf_r+0x7c>
   81c38:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   81c3c:	2b00      	cmp	r3, #0
   81c3e:	d1f9      	bne.n	81c34 <_vfiprintf_r+0x70>
   81c40:	ebc8 0504 	rsb	r5, r8, r4
   81c44:	b19d      	cbz	r5, 81c6e <_vfiprintf_r+0xaa>
   81c46:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   81c48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   81c4a:	3301      	adds	r3, #1
   81c4c:	442a      	add	r2, r5
   81c4e:	2b07      	cmp	r3, #7
   81c50:	f8cb 8000 	str.w	r8, [fp]
   81c54:	f8cb 5004 	str.w	r5, [fp, #4]
   81c58:	920f      	str	r2, [sp, #60]	; 0x3c
   81c5a:	930e      	str	r3, [sp, #56]	; 0x38
   81c5c:	dd7b      	ble.n	81d56 <_vfiprintf_r+0x192>
   81c5e:	2a00      	cmp	r2, #0
   81c60:	f040 851f 	bne.w	826a2 <_vfiprintf_r+0xade>
   81c64:	46d3      	mov	fp, sl
   81c66:	9b02      	ldr	r3, [sp, #8]
   81c68:	920e      	str	r2, [sp, #56]	; 0x38
   81c6a:	442b      	add	r3, r5
   81c6c:	9302      	str	r3, [sp, #8]
   81c6e:	7823      	ldrb	r3, [r4, #0]
   81c70:	2b00      	cmp	r3, #0
   81c72:	f000 843b 	beq.w	824ec <_vfiprintf_r+0x928>
   81c76:	f04f 0300 	mov.w	r3, #0
   81c7a:	2100      	movs	r1, #0
   81c7c:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   81c80:	f104 0801 	add.w	r8, r4, #1
   81c84:	7863      	ldrb	r3, [r4, #1]
   81c86:	4608      	mov	r0, r1
   81c88:	460e      	mov	r6, r1
   81c8a:	460c      	mov	r4, r1
   81c8c:	f04f 32ff 	mov.w	r2, #4294967295
   81c90:	9201      	str	r2, [sp, #4]
   81c92:	f108 0801 	add.w	r8, r8, #1
   81c96:	f1a3 0220 	sub.w	r2, r3, #32
   81c9a:	2a58      	cmp	r2, #88	; 0x58
   81c9c:	f200 838b 	bhi.w	823b6 <_vfiprintf_r+0x7f2>
   81ca0:	e8df f012 	tbh	[pc, r2, lsl #1]
   81ca4:	0389033d 	.word	0x0389033d
   81ca8:	03450389 	.word	0x03450389
   81cac:	03890389 	.word	0x03890389
   81cb0:	03890389 	.word	0x03890389
   81cb4:	03890389 	.word	0x03890389
   81cb8:	026b007e 	.word	0x026b007e
   81cbc:	00860389 	.word	0x00860389
   81cc0:	03890270 	.word	0x03890270
   81cc4:	025d01cc 	.word	0x025d01cc
   81cc8:	025d025d 	.word	0x025d025d
   81ccc:	025d025d 	.word	0x025d025d
   81cd0:	025d025d 	.word	0x025d025d
   81cd4:	025d025d 	.word	0x025d025d
   81cd8:	03890389 	.word	0x03890389
   81cdc:	03890389 	.word	0x03890389
   81ce0:	03890389 	.word	0x03890389
   81ce4:	03890389 	.word	0x03890389
   81ce8:	03890389 	.word	0x03890389
   81cec:	038901d1 	.word	0x038901d1
   81cf0:	03890389 	.word	0x03890389
   81cf4:	03890389 	.word	0x03890389
   81cf8:	03890389 	.word	0x03890389
   81cfc:	03890389 	.word	0x03890389
   81d00:	021a0389 	.word	0x021a0389
   81d04:	03890389 	.word	0x03890389
   81d08:	03890389 	.word	0x03890389
   81d0c:	02e50389 	.word	0x02e50389
   81d10:	03890389 	.word	0x03890389
   81d14:	03890308 	.word	0x03890308
   81d18:	03890389 	.word	0x03890389
   81d1c:	03890389 	.word	0x03890389
   81d20:	03890389 	.word	0x03890389
   81d24:	03890389 	.word	0x03890389
   81d28:	032b0389 	.word	0x032b0389
   81d2c:	03890382 	.word	0x03890382
   81d30:	03890389 	.word	0x03890389
   81d34:	0382035e 	.word	0x0382035e
   81d38:	03890389 	.word	0x03890389
   81d3c:	03890363 	.word	0x03890363
   81d40:	028d0370 	.word	0x028d0370
   81d44:	02e0008b 	.word	0x02e0008b
   81d48:	02930389 	.word	0x02930389
   81d4c:	02b20389 	.word	0x02b20389
   81d50:	03890389 	.word	0x03890389
   81d54:	034a      	.short	0x034a
   81d56:	f10b 0b08 	add.w	fp, fp, #8
   81d5a:	9b02      	ldr	r3, [sp, #8]
   81d5c:	442b      	add	r3, r5
   81d5e:	9302      	str	r3, [sp, #8]
   81d60:	e785      	b.n	81c6e <_vfiprintf_r+0xaa>
   81d62:	9900      	ldr	r1, [sp, #0]
   81d64:	9805      	ldr	r0, [sp, #20]
   81d66:	f000 fe57 	bl	82a18 <__swsetup_r>
   81d6a:	2800      	cmp	r0, #0
   81d6c:	f040 8545 	bne.w	827fa <_vfiprintf_r+0xc36>
   81d70:	9b00      	ldr	r3, [sp, #0]
   81d72:	899a      	ldrh	r2, [r3, #12]
   81d74:	f002 021a 	and.w	r2, r2, #26
   81d78:	2a0a      	cmp	r2, #10
   81d7a:	f47f af4b 	bne.w	81c14 <_vfiprintf_r+0x50>
   81d7e:	9900      	ldr	r1, [sp, #0]
   81d80:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
   81d84:	2b00      	cmp	r3, #0
   81d86:	f6ff af45 	blt.w	81c14 <_vfiprintf_r+0x50>
   81d8a:	4623      	mov	r3, r4
   81d8c:	4642      	mov	r2, r8
   81d8e:	9805      	ldr	r0, [sp, #20]
   81d90:	f000 fe0c 	bl	829ac <__sbprintf>
   81d94:	b02b      	add	sp, #172	; 0xac
   81d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   81d9a:	f000 ffe9 	bl	82d70 <__sinit>
   81d9e:	e71e      	b.n	81bde <_vfiprintf_r+0x1a>
   81da0:	9a04      	ldr	r2, [sp, #16]
   81da2:	4613      	mov	r3, r2
   81da4:	6814      	ldr	r4, [r2, #0]
   81da6:	3304      	adds	r3, #4
   81da8:	2c00      	cmp	r4, #0
   81daa:	9304      	str	r3, [sp, #16]
   81dac:	da02      	bge.n	81db4 <_vfiprintf_r+0x1f0>
   81dae:	4264      	negs	r4, r4
   81db0:	f046 0604 	orr.w	r6, r6, #4
   81db4:	f898 3000 	ldrb.w	r3, [r8]
   81db8:	e76b      	b.n	81c92 <_vfiprintf_r+0xce>
   81dba:	f04f 0300 	mov.w	r3, #0
   81dbe:	9804      	ldr	r0, [sp, #16]
   81dc0:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   81dc4:	4603      	mov	r3, r0
   81dc6:	2130      	movs	r1, #48	; 0x30
   81dc8:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
   81dcc:	9901      	ldr	r1, [sp, #4]
   81dce:	2278      	movs	r2, #120	; 0x78
   81dd0:	2900      	cmp	r1, #0
   81dd2:	9406      	str	r4, [sp, #24]
   81dd4:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
   81dd8:	6804      	ldr	r4, [r0, #0]
   81dda:	f103 0304 	add.w	r3, r3, #4
   81dde:	f04f 0500 	mov.w	r5, #0
   81de2:	f046 0202 	orr.w	r2, r6, #2
   81de6:	f2c0 850c 	blt.w	82802 <_vfiprintf_r+0xc3e>
   81dea:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   81dee:	ea54 0205 	orrs.w	r2, r4, r5
   81df2:	f046 0602 	orr.w	r6, r6, #2
   81df6:	9304      	str	r3, [sp, #16]
   81df8:	f040 84b5 	bne.w	82766 <_vfiprintf_r+0xba2>
   81dfc:	48b3      	ldr	r0, [pc, #716]	; (820cc <_vfiprintf_r+0x508>)
   81dfe:	9b01      	ldr	r3, [sp, #4]
   81e00:	2b00      	cmp	r3, #0
   81e02:	f040 8462 	bne.w	826ca <_vfiprintf_r+0xb06>
   81e06:	4699      	mov	r9, r3
   81e08:	4657      	mov	r7, sl
   81e0a:	2300      	movs	r3, #0
   81e0c:	9301      	str	r3, [sp, #4]
   81e0e:	9303      	str	r3, [sp, #12]
   81e10:	9b01      	ldr	r3, [sp, #4]
   81e12:	9a03      	ldr	r2, [sp, #12]
   81e14:	4293      	cmp	r3, r2
   81e16:	bfb8      	it	lt
   81e18:	4613      	movlt	r3, r2
   81e1a:	461d      	mov	r5, r3
   81e1c:	f1b9 0f00 	cmp.w	r9, #0
   81e20:	d000      	beq.n	81e24 <_vfiprintf_r+0x260>
   81e22:	3501      	adds	r5, #1
   81e24:	f016 0302 	ands.w	r3, r6, #2
   81e28:	9307      	str	r3, [sp, #28]
   81e2a:	bf18      	it	ne
   81e2c:	3502      	addne	r5, #2
   81e2e:	f016 0384 	ands.w	r3, r6, #132	; 0x84
   81e32:	9308      	str	r3, [sp, #32]
   81e34:	f040 82e8 	bne.w	82408 <_vfiprintf_r+0x844>
   81e38:	9b06      	ldr	r3, [sp, #24]
   81e3a:	1b5c      	subs	r4, r3, r5
   81e3c:	2c00      	cmp	r4, #0
   81e3e:	f340 82e3 	ble.w	82408 <_vfiprintf_r+0x844>
   81e42:	2c10      	cmp	r4, #16
   81e44:	f340 853c 	ble.w	828c0 <_vfiprintf_r+0xcfc>
   81e48:	f8df 9284 	ldr.w	r9, [pc, #644]	; 820d0 <_vfiprintf_r+0x50c>
   81e4c:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
   81e50:	46dc      	mov	ip, fp
   81e52:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   81e54:	46c3      	mov	fp, r8
   81e56:	2310      	movs	r3, #16
   81e58:	46a8      	mov	r8, r5
   81e5a:	4670      	mov	r0, lr
   81e5c:	464d      	mov	r5, r9
   81e5e:	f8dd 9014 	ldr.w	r9, [sp, #20]
   81e62:	e007      	b.n	81e74 <_vfiprintf_r+0x2b0>
   81e64:	f100 0e02 	add.w	lr, r0, #2
   81e68:	4608      	mov	r0, r1
   81e6a:	f10c 0c08 	add.w	ip, ip, #8
   81e6e:	3c10      	subs	r4, #16
   81e70:	2c10      	cmp	r4, #16
   81e72:	dd13      	ble.n	81e9c <_vfiprintf_r+0x2d8>
   81e74:	1c41      	adds	r1, r0, #1
   81e76:	3210      	adds	r2, #16
   81e78:	2907      	cmp	r1, #7
   81e7a:	920f      	str	r2, [sp, #60]	; 0x3c
   81e7c:	f8cc 5000 	str.w	r5, [ip]
   81e80:	f8cc 3004 	str.w	r3, [ip, #4]
   81e84:	910e      	str	r1, [sp, #56]	; 0x38
   81e86:	dded      	ble.n	81e64 <_vfiprintf_r+0x2a0>
   81e88:	2a00      	cmp	r2, #0
   81e8a:	f040 82a5 	bne.w	823d8 <_vfiprintf_r+0x814>
   81e8e:	3c10      	subs	r4, #16
   81e90:	2c10      	cmp	r4, #16
   81e92:	4610      	mov	r0, r2
   81e94:	f04f 0e01 	mov.w	lr, #1
   81e98:	46d4      	mov	ip, sl
   81e9a:	dceb      	bgt.n	81e74 <_vfiprintf_r+0x2b0>
   81e9c:	46a9      	mov	r9, r5
   81e9e:	4670      	mov	r0, lr
   81ea0:	4645      	mov	r5, r8
   81ea2:	46d8      	mov	r8, fp
   81ea4:	46e3      	mov	fp, ip
   81ea6:	4422      	add	r2, r4
   81ea8:	2807      	cmp	r0, #7
   81eaa:	920f      	str	r2, [sp, #60]	; 0x3c
   81eac:	f8cb 9000 	str.w	r9, [fp]
   81eb0:	f8cb 4004 	str.w	r4, [fp, #4]
   81eb4:	900e      	str	r0, [sp, #56]	; 0x38
   81eb6:	f300 836d 	bgt.w	82594 <_vfiprintf_r+0x9d0>
   81eba:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   81ebe:	f10b 0b08 	add.w	fp, fp, #8
   81ec2:	f100 0e01 	add.w	lr, r0, #1
   81ec6:	2b00      	cmp	r3, #0
   81ec8:	f040 82a7 	bne.w	8241a <_vfiprintf_r+0x856>
   81ecc:	9b07      	ldr	r3, [sp, #28]
   81ece:	2b00      	cmp	r3, #0
   81ed0:	f000 82ba 	beq.w	82448 <_vfiprintf_r+0x884>
   81ed4:	3202      	adds	r2, #2
   81ed6:	a90c      	add	r1, sp, #48	; 0x30
   81ed8:	2302      	movs	r3, #2
   81eda:	f1be 0f07 	cmp.w	lr, #7
   81ede:	920f      	str	r2, [sp, #60]	; 0x3c
   81ee0:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   81ee4:	e88b 000a 	stmia.w	fp, {r1, r3}
   81ee8:	f340 8370 	ble.w	825cc <_vfiprintf_r+0xa08>
   81eec:	2a00      	cmp	r2, #0
   81eee:	f040 8400 	bne.w	826f2 <_vfiprintf_r+0xb2e>
   81ef2:	9b08      	ldr	r3, [sp, #32]
   81ef4:	f04f 0e01 	mov.w	lr, #1
   81ef8:	2b80      	cmp	r3, #128	; 0x80
   81efa:	4610      	mov	r0, r2
   81efc:	46d3      	mov	fp, sl
   81efe:	f040 82a7 	bne.w	82450 <_vfiprintf_r+0x88c>
   81f02:	9b06      	ldr	r3, [sp, #24]
   81f04:	1b5c      	subs	r4, r3, r5
   81f06:	2c00      	cmp	r4, #0
   81f08:	f340 82a2 	ble.w	82450 <_vfiprintf_r+0x88c>
   81f0c:	2c10      	cmp	r4, #16
   81f0e:	f340 84f8 	ble.w	82902 <_vfiprintf_r+0xd3e>
   81f12:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 820d4 <_vfiprintf_r+0x510>
   81f16:	46de      	mov	lr, fp
   81f18:	2310      	movs	r3, #16
   81f1a:	46c3      	mov	fp, r8
   81f1c:	46a8      	mov	r8, r5
   81f1e:	464d      	mov	r5, r9
   81f20:	f8dd 9014 	ldr.w	r9, [sp, #20]
   81f24:	e007      	b.n	81f36 <_vfiprintf_r+0x372>
   81f26:	f100 0c02 	add.w	ip, r0, #2
   81f2a:	4608      	mov	r0, r1
   81f2c:	f10e 0e08 	add.w	lr, lr, #8
   81f30:	3c10      	subs	r4, #16
   81f32:	2c10      	cmp	r4, #16
   81f34:	dd13      	ble.n	81f5e <_vfiprintf_r+0x39a>
   81f36:	1c41      	adds	r1, r0, #1
   81f38:	3210      	adds	r2, #16
   81f3a:	2907      	cmp	r1, #7
   81f3c:	920f      	str	r2, [sp, #60]	; 0x3c
   81f3e:	f8ce 5000 	str.w	r5, [lr]
   81f42:	f8ce 3004 	str.w	r3, [lr, #4]
   81f46:	910e      	str	r1, [sp, #56]	; 0x38
   81f48:	dded      	ble.n	81f26 <_vfiprintf_r+0x362>
   81f4a:	2a00      	cmp	r2, #0
   81f4c:	f040 830c 	bne.w	82568 <_vfiprintf_r+0x9a4>
   81f50:	3c10      	subs	r4, #16
   81f52:	2c10      	cmp	r4, #16
   81f54:	f04f 0c01 	mov.w	ip, #1
   81f58:	4610      	mov	r0, r2
   81f5a:	46d6      	mov	lr, sl
   81f5c:	dceb      	bgt.n	81f36 <_vfiprintf_r+0x372>
   81f5e:	46a9      	mov	r9, r5
   81f60:	4645      	mov	r5, r8
   81f62:	46d8      	mov	r8, fp
   81f64:	46f3      	mov	fp, lr
   81f66:	4422      	add	r2, r4
   81f68:	f1bc 0f07 	cmp.w	ip, #7
   81f6c:	920f      	str	r2, [sp, #60]	; 0x3c
   81f6e:	f8cb 9000 	str.w	r9, [fp]
   81f72:	f8cb 4004 	str.w	r4, [fp, #4]
   81f76:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
   81f7a:	f300 83c8 	bgt.w	8270e <_vfiprintf_r+0xb4a>
   81f7e:	9b01      	ldr	r3, [sp, #4]
   81f80:	9903      	ldr	r1, [sp, #12]
   81f82:	f10b 0b08 	add.w	fp, fp, #8
   81f86:	1a5c      	subs	r4, r3, r1
   81f88:	2c00      	cmp	r4, #0
   81f8a:	f10c 0e01 	add.w	lr, ip, #1
   81f8e:	4660      	mov	r0, ip
   81f90:	f300 8264 	bgt.w	8245c <_vfiprintf_r+0x898>
   81f94:	9903      	ldr	r1, [sp, #12]
   81f96:	f1be 0f07 	cmp.w	lr, #7
   81f9a:	440a      	add	r2, r1
   81f9c:	920f      	str	r2, [sp, #60]	; 0x3c
   81f9e:	f8cb 7000 	str.w	r7, [fp]
   81fa2:	f8cb 1004 	str.w	r1, [fp, #4]
   81fa6:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   81faa:	f340 82c5 	ble.w	82538 <_vfiprintf_r+0x974>
   81fae:	2a00      	cmp	r2, #0
   81fb0:	f040 8332 	bne.w	82618 <_vfiprintf_r+0xa54>
   81fb4:	0770      	lsls	r0, r6, #29
   81fb6:	920e      	str	r2, [sp, #56]	; 0x38
   81fb8:	d538      	bpl.n	8202c <_vfiprintf_r+0x468>
   81fba:	9b06      	ldr	r3, [sp, #24]
   81fbc:	1b5c      	subs	r4, r3, r5
   81fbe:	2c00      	cmp	r4, #0
   81fc0:	dd34      	ble.n	8202c <_vfiprintf_r+0x468>
   81fc2:	46d3      	mov	fp, sl
   81fc4:	2c10      	cmp	r4, #16
   81fc6:	f340 8496 	ble.w	828f6 <_vfiprintf_r+0xd32>
   81fca:	f8df 9104 	ldr.w	r9, [pc, #260]	; 820d0 <_vfiprintf_r+0x50c>
   81fce:	990e      	ldr	r1, [sp, #56]	; 0x38
   81fd0:	464f      	mov	r7, r9
   81fd2:	2610      	movs	r6, #16
   81fd4:	f8dd 9014 	ldr.w	r9, [sp, #20]
   81fd8:	e006      	b.n	81fe8 <_vfiprintf_r+0x424>
   81fda:	1c88      	adds	r0, r1, #2
   81fdc:	4619      	mov	r1, r3
   81fde:	f10b 0b08 	add.w	fp, fp, #8
   81fe2:	3c10      	subs	r4, #16
   81fe4:	2c10      	cmp	r4, #16
   81fe6:	dd13      	ble.n	82010 <_vfiprintf_r+0x44c>
   81fe8:	1c4b      	adds	r3, r1, #1
   81fea:	3210      	adds	r2, #16
   81fec:	2b07      	cmp	r3, #7
   81fee:	920f      	str	r2, [sp, #60]	; 0x3c
   81ff0:	f8cb 7000 	str.w	r7, [fp]
   81ff4:	f8cb 6004 	str.w	r6, [fp, #4]
   81ff8:	930e      	str	r3, [sp, #56]	; 0x38
   81ffa:	ddee      	ble.n	81fda <_vfiprintf_r+0x416>
   81ffc:	2a00      	cmp	r2, #0
   81ffe:	f040 8285 	bne.w	8250c <_vfiprintf_r+0x948>
   82002:	3c10      	subs	r4, #16
   82004:	2c10      	cmp	r4, #16
   82006:	f04f 0001 	mov.w	r0, #1
   8200a:	4611      	mov	r1, r2
   8200c:	46d3      	mov	fp, sl
   8200e:	dceb      	bgt.n	81fe8 <_vfiprintf_r+0x424>
   82010:	46b9      	mov	r9, r7
   82012:	4422      	add	r2, r4
   82014:	2807      	cmp	r0, #7
   82016:	920f      	str	r2, [sp, #60]	; 0x3c
   82018:	f8cb 9000 	str.w	r9, [fp]
   8201c:	f8cb 4004 	str.w	r4, [fp, #4]
   82020:	900e      	str	r0, [sp, #56]	; 0x38
   82022:	f340 8292 	ble.w	8254a <_vfiprintf_r+0x986>
   82026:	2a00      	cmp	r2, #0
   82028:	f040 840c 	bne.w	82844 <_vfiprintf_r+0xc80>
   8202c:	9b02      	ldr	r3, [sp, #8]
   8202e:	9a06      	ldr	r2, [sp, #24]
   82030:	42aa      	cmp	r2, r5
   82032:	bfac      	ite	ge
   82034:	189b      	addge	r3, r3, r2
   82036:	195b      	addlt	r3, r3, r5
   82038:	9302      	str	r3, [sp, #8]
   8203a:	e290      	b.n	8255e <_vfiprintf_r+0x99a>
   8203c:	f046 0680 	orr.w	r6, r6, #128	; 0x80
   82040:	f898 3000 	ldrb.w	r3, [r8]
   82044:	e625      	b.n	81c92 <_vfiprintf_r+0xce>
   82046:	9406      	str	r4, [sp, #24]
   82048:	2900      	cmp	r1, #0
   8204a:	f040 8485 	bne.w	82958 <_vfiprintf_r+0xd94>
   8204e:	f046 0610 	orr.w	r6, r6, #16
   82052:	06b3      	lsls	r3, r6, #26
   82054:	f140 8304 	bpl.w	82660 <_vfiprintf_r+0xa9c>
   82058:	9904      	ldr	r1, [sp, #16]
   8205a:	3107      	adds	r1, #7
   8205c:	f021 0107 	bic.w	r1, r1, #7
   82060:	e9d1 2300 	ldrd	r2, r3, [r1]
   82064:	4614      	mov	r4, r2
   82066:	461d      	mov	r5, r3
   82068:	3108      	adds	r1, #8
   8206a:	9104      	str	r1, [sp, #16]
   8206c:	2a00      	cmp	r2, #0
   8206e:	f173 0300 	sbcs.w	r3, r3, #0
   82072:	f2c0 837c 	blt.w	8276e <_vfiprintf_r+0xbaa>
   82076:	9b01      	ldr	r3, [sp, #4]
   82078:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   8207c:	2b00      	cmp	r3, #0
   8207e:	f2c0 830b 	blt.w	82698 <_vfiprintf_r+0xad4>
   82082:	ea54 0305 	orrs.w	r3, r4, r5
   82086:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   8208a:	f000 80de 	beq.w	8224a <_vfiprintf_r+0x686>
   8208e:	2d00      	cmp	r5, #0
   82090:	bf08      	it	eq
   82092:	2c0a      	cmpeq	r4, #10
   82094:	f0c0 80de 	bcc.w	82254 <_vfiprintf_r+0x690>
   82098:	4657      	mov	r7, sl
   8209a:	4620      	mov	r0, r4
   8209c:	4629      	mov	r1, r5
   8209e:	220a      	movs	r2, #10
   820a0:	2300      	movs	r3, #0
   820a2:	f002 f97d 	bl	843a0 <__aeabi_uldivmod>
   820a6:	3230      	adds	r2, #48	; 0x30
   820a8:	f807 2d01 	strb.w	r2, [r7, #-1]!
   820ac:	4620      	mov	r0, r4
   820ae:	4629      	mov	r1, r5
   820b0:	2300      	movs	r3, #0
   820b2:	220a      	movs	r2, #10
   820b4:	f002 f974 	bl	843a0 <__aeabi_uldivmod>
   820b8:	4604      	mov	r4, r0
   820ba:	460d      	mov	r5, r1
   820bc:	ea54 0305 	orrs.w	r3, r4, r5
   820c0:	d1eb      	bne.n	8209a <_vfiprintf_r+0x4d6>
   820c2:	ebc7 030a 	rsb	r3, r7, sl
   820c6:	9303      	str	r3, [sp, #12]
   820c8:	e6a2      	b.n	81e10 <_vfiprintf_r+0x24c>
   820ca:	bf00      	nop
   820cc:	0008476c 	.word	0x0008476c
   820d0:	00084788 	.word	0x00084788
   820d4:	00084748 	.word	0x00084748
   820d8:	9406      	str	r4, [sp, #24]
   820da:	2900      	cmp	r1, #0
   820dc:	f040 8438 	bne.w	82950 <_vfiprintf_r+0xd8c>
   820e0:	f046 0610 	orr.w	r6, r6, #16
   820e4:	f016 0320 	ands.w	r3, r6, #32
   820e8:	f000 82a1 	beq.w	8262e <_vfiprintf_r+0xa6a>
   820ec:	f04f 0200 	mov.w	r2, #0
   820f0:	9b04      	ldr	r3, [sp, #16]
   820f2:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   820f6:	3307      	adds	r3, #7
   820f8:	f023 0307 	bic.w	r3, r3, #7
   820fc:	f103 0208 	add.w	r2, r3, #8
   82100:	e9d3 4500 	ldrd	r4, r5, [r3]
   82104:	9b01      	ldr	r3, [sp, #4]
   82106:	9204      	str	r2, [sp, #16]
   82108:	2b00      	cmp	r3, #0
   8210a:	db0a      	blt.n	82122 <_vfiprintf_r+0x55e>
   8210c:	ea54 0305 	orrs.w	r3, r4, r5
   82110:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82114:	d105      	bne.n	82122 <_vfiprintf_r+0x55e>
   82116:	9b01      	ldr	r3, [sp, #4]
   82118:	2b00      	cmp	r3, #0
   8211a:	f000 8427 	beq.w	8296c <_vfiprintf_r+0xda8>
   8211e:	2400      	movs	r4, #0
   82120:	2500      	movs	r5, #0
   82122:	f04f 0900 	mov.w	r9, #0
   82126:	4657      	mov	r7, sl
   82128:	08e2      	lsrs	r2, r4, #3
   8212a:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
   8212e:	08e9      	lsrs	r1, r5, #3
   82130:	f004 0307 	and.w	r3, r4, #7
   82134:	460d      	mov	r5, r1
   82136:	4614      	mov	r4, r2
   82138:	3330      	adds	r3, #48	; 0x30
   8213a:	ea54 0205 	orrs.w	r2, r4, r5
   8213e:	f807 3d01 	strb.w	r3, [r7, #-1]!
   82142:	d1f1      	bne.n	82128 <_vfiprintf_r+0x564>
   82144:	07f4      	lsls	r4, r6, #31
   82146:	d5bc      	bpl.n	820c2 <_vfiprintf_r+0x4fe>
   82148:	2b30      	cmp	r3, #48	; 0x30
   8214a:	d0ba      	beq.n	820c2 <_vfiprintf_r+0x4fe>
   8214c:	2230      	movs	r2, #48	; 0x30
   8214e:	1e7b      	subs	r3, r7, #1
   82150:	f807 2c01 	strb.w	r2, [r7, #-1]
   82154:	ebc3 020a 	rsb	r2, r3, sl
   82158:	9203      	str	r2, [sp, #12]
   8215a:	461f      	mov	r7, r3
   8215c:	e658      	b.n	81e10 <_vfiprintf_r+0x24c>
   8215e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82162:	2400      	movs	r4, #0
   82164:	f818 3b01 	ldrb.w	r3, [r8], #1
   82168:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   8216c:	eb02 0444 	add.w	r4, r2, r4, lsl #1
   82170:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82174:	2a09      	cmp	r2, #9
   82176:	d9f5      	bls.n	82164 <_vfiprintf_r+0x5a0>
   82178:	e58d      	b.n	81c96 <_vfiprintf_r+0xd2>
   8217a:	f898 3000 	ldrb.w	r3, [r8]
   8217e:	2101      	movs	r1, #1
   82180:	202b      	movs	r0, #43	; 0x2b
   82182:	e586      	b.n	81c92 <_vfiprintf_r+0xce>
   82184:	f898 3000 	ldrb.w	r3, [r8]
   82188:	f108 0501 	add.w	r5, r8, #1
   8218c:	2b2a      	cmp	r3, #42	; 0x2a
   8218e:	f000 83cc 	beq.w	8292a <_vfiprintf_r+0xd66>
   82192:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   82196:	2a09      	cmp	r2, #9
   82198:	46a8      	mov	r8, r5
   8219a:	bf98      	it	ls
   8219c:	2500      	movls	r5, #0
   8219e:	f200 83b5 	bhi.w	8290c <_vfiprintf_r+0xd48>
   821a2:	f818 3b01 	ldrb.w	r3, [r8], #1
   821a6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   821aa:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   821ae:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   821b2:	2a09      	cmp	r2, #9
   821b4:	d9f5      	bls.n	821a2 <_vfiprintf_r+0x5de>
   821b6:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
   821ba:	9201      	str	r2, [sp, #4]
   821bc:	e56b      	b.n	81c96 <_vfiprintf_r+0xd2>
   821be:	9406      	str	r4, [sp, #24]
   821c0:	2900      	cmp	r1, #0
   821c2:	d08f      	beq.n	820e4 <_vfiprintf_r+0x520>
   821c4:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   821c8:	e78c      	b.n	820e4 <_vfiprintf_r+0x520>
   821ca:	f04f 0300 	mov.w	r3, #0
   821ce:	9a04      	ldr	r2, [sp, #16]
   821d0:	9406      	str	r4, [sp, #24]
   821d2:	6817      	ldr	r7, [r2, #0]
   821d4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   821d8:	1d14      	adds	r4, r2, #4
   821da:	9b01      	ldr	r3, [sp, #4]
   821dc:	2f00      	cmp	r7, #0
   821de:	f000 837f 	beq.w	828e0 <_vfiprintf_r+0xd1c>
   821e2:	2b00      	cmp	r3, #0
   821e4:	f2c0 8353 	blt.w	8288e <_vfiprintf_r+0xcca>
   821e8:	461a      	mov	r2, r3
   821ea:	2100      	movs	r1, #0
   821ec:	4638      	mov	r0, r7
   821ee:	f001 fc4d 	bl	83a8c <memchr>
   821f2:	2800      	cmp	r0, #0
   821f4:	f000 838e 	beq.w	82914 <_vfiprintf_r+0xd50>
   821f8:	1bc3      	subs	r3, r0, r7
   821fa:	9303      	str	r3, [sp, #12]
   821fc:	2300      	movs	r3, #0
   821fe:	9404      	str	r4, [sp, #16]
   82200:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   82204:	9301      	str	r3, [sp, #4]
   82206:	e603      	b.n	81e10 <_vfiprintf_r+0x24c>
   82208:	9406      	str	r4, [sp, #24]
   8220a:	2900      	cmp	r1, #0
   8220c:	f040 839d 	bne.w	8294a <_vfiprintf_r+0xd86>
   82210:	f016 0920 	ands.w	r9, r6, #32
   82214:	d134      	bne.n	82280 <_vfiprintf_r+0x6bc>
   82216:	f016 0310 	ands.w	r3, r6, #16
   8221a:	d103      	bne.n	82224 <_vfiprintf_r+0x660>
   8221c:	f016 0940 	ands.w	r9, r6, #64	; 0x40
   82220:	f040 831f 	bne.w	82862 <_vfiprintf_r+0xc9e>
   82224:	9a04      	ldr	r2, [sp, #16]
   82226:	2500      	movs	r5, #0
   82228:	4613      	mov	r3, r2
   8222a:	6814      	ldr	r4, [r2, #0]
   8222c:	9a01      	ldr	r2, [sp, #4]
   8222e:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   82232:	2a00      	cmp	r2, #0
   82234:	f103 0304 	add.w	r3, r3, #4
   82238:	f2c0 8327 	blt.w	8288a <_vfiprintf_r+0xcc6>
   8223c:	ea54 0205 	orrs.w	r2, r4, r5
   82240:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82244:	9304      	str	r3, [sp, #16]
   82246:	f47f af22 	bne.w	8208e <_vfiprintf_r+0x4ca>
   8224a:	9b01      	ldr	r3, [sp, #4]
   8224c:	2b00      	cmp	r3, #0
   8224e:	f43f addb 	beq.w	81e08 <_vfiprintf_r+0x244>
   82252:	2400      	movs	r4, #0
   82254:	af2a      	add	r7, sp, #168	; 0xa8
   82256:	3430      	adds	r4, #48	; 0x30
   82258:	f807 4d41 	strb.w	r4, [r7, #-65]!
   8225c:	ebc7 030a 	rsb	r3, r7, sl
   82260:	9303      	str	r3, [sp, #12]
   82262:	e5d5      	b.n	81e10 <_vfiprintf_r+0x24c>
   82264:	f046 0620 	orr.w	r6, r6, #32
   82268:	f898 3000 	ldrb.w	r3, [r8]
   8226c:	e511      	b.n	81c92 <_vfiprintf_r+0xce>
   8226e:	9406      	str	r4, [sp, #24]
   82270:	2900      	cmp	r1, #0
   82272:	f040 8375 	bne.w	82960 <_vfiprintf_r+0xd9c>
   82276:	f046 0610 	orr.w	r6, r6, #16
   8227a:	f016 0920 	ands.w	r9, r6, #32
   8227e:	d0ca      	beq.n	82216 <_vfiprintf_r+0x652>
   82280:	f04f 0200 	mov.w	r2, #0
   82284:	9b04      	ldr	r3, [sp, #16]
   82286:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   8228a:	3307      	adds	r3, #7
   8228c:	f023 0307 	bic.w	r3, r3, #7
   82290:	f103 0208 	add.w	r2, r3, #8
   82294:	e9d3 4500 	ldrd	r4, r5, [r3]
   82298:	9b01      	ldr	r3, [sp, #4]
   8229a:	9204      	str	r2, [sp, #16]
   8229c:	2b00      	cmp	r3, #0
   8229e:	f2c0 81f9 	blt.w	82694 <_vfiprintf_r+0xad0>
   822a2:	ea54 0305 	orrs.w	r3, r4, r5
   822a6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   822aa:	f04f 0900 	mov.w	r9, #0
   822ae:	f47f aeee 	bne.w	8208e <_vfiprintf_r+0x4ca>
   822b2:	e7ca      	b.n	8224a <_vfiprintf_r+0x686>
   822b4:	9406      	str	r4, [sp, #24]
   822b6:	2900      	cmp	r1, #0
   822b8:	f040 8355 	bne.w	82966 <_vfiprintf_r+0xda2>
   822bc:	06b2      	lsls	r2, r6, #26
   822be:	48b2      	ldr	r0, [pc, #712]	; (82588 <_vfiprintf_r+0x9c4>)
   822c0:	d541      	bpl.n	82346 <_vfiprintf_r+0x782>
   822c2:	9a04      	ldr	r2, [sp, #16]
   822c4:	3207      	adds	r2, #7
   822c6:	f022 0207 	bic.w	r2, r2, #7
   822ca:	f102 0108 	add.w	r1, r2, #8
   822ce:	9104      	str	r1, [sp, #16]
   822d0:	e9d2 4500 	ldrd	r4, r5, [r2]
   822d4:	f016 0901 	ands.w	r9, r6, #1
   822d8:	f000 817e 	beq.w	825d8 <_vfiprintf_r+0xa14>
   822dc:	ea54 0205 	orrs.w	r2, r4, r5
   822e0:	f040 822b 	bne.w	8273a <_vfiprintf_r+0xb76>
   822e4:	f04f 0300 	mov.w	r3, #0
   822e8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   822ec:	9b01      	ldr	r3, [sp, #4]
   822ee:	2b00      	cmp	r3, #0
   822f0:	f2c0 82f3 	blt.w	828da <_vfiprintf_r+0xd16>
   822f4:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   822f8:	e581      	b.n	81dfe <_vfiprintf_r+0x23a>
   822fa:	9a04      	ldr	r2, [sp, #16]
   822fc:	f04f 0100 	mov.w	r1, #0
   82300:	6813      	ldr	r3, [r2, #0]
   82302:	2501      	movs	r5, #1
   82304:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   82308:	4613      	mov	r3, r2
   8230a:	3304      	adds	r3, #4
   8230c:	9406      	str	r4, [sp, #24]
   8230e:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   82312:	9304      	str	r3, [sp, #16]
   82314:	9503      	str	r5, [sp, #12]
   82316:	af10      	add	r7, sp, #64	; 0x40
   82318:	2300      	movs	r3, #0
   8231a:	9301      	str	r3, [sp, #4]
   8231c:	e582      	b.n	81e24 <_vfiprintf_r+0x260>
   8231e:	f898 3000 	ldrb.w	r3, [r8]
   82322:	2800      	cmp	r0, #0
   82324:	f47f acb5 	bne.w	81c92 <_vfiprintf_r+0xce>
   82328:	2101      	movs	r1, #1
   8232a:	2020      	movs	r0, #32
   8232c:	e4b1      	b.n	81c92 <_vfiprintf_r+0xce>
   8232e:	f046 0601 	orr.w	r6, r6, #1
   82332:	f898 3000 	ldrb.w	r3, [r8]
   82336:	e4ac      	b.n	81c92 <_vfiprintf_r+0xce>
   82338:	9406      	str	r4, [sp, #24]
   8233a:	2900      	cmp	r1, #0
   8233c:	f040 832a 	bne.w	82994 <_vfiprintf_r+0xdd0>
   82340:	06b2      	lsls	r2, r6, #26
   82342:	4892      	ldr	r0, [pc, #584]	; (8258c <_vfiprintf_r+0x9c8>)
   82344:	d4bd      	bmi.n	822c2 <_vfiprintf_r+0x6fe>
   82346:	9904      	ldr	r1, [sp, #16]
   82348:	06f7      	lsls	r7, r6, #27
   8234a:	460a      	mov	r2, r1
   8234c:	f100 819d 	bmi.w	8268a <_vfiprintf_r+0xac6>
   82350:	0675      	lsls	r5, r6, #25
   82352:	f140 819a 	bpl.w	8268a <_vfiprintf_r+0xac6>
   82356:	3204      	adds	r2, #4
   82358:	880c      	ldrh	r4, [r1, #0]
   8235a:	9204      	str	r2, [sp, #16]
   8235c:	2500      	movs	r5, #0
   8235e:	e7b9      	b.n	822d4 <_vfiprintf_r+0x710>
   82360:	f046 0640 	orr.w	r6, r6, #64	; 0x40
   82364:	f898 3000 	ldrb.w	r3, [r8]
   82368:	e493      	b.n	81c92 <_vfiprintf_r+0xce>
   8236a:	f898 3000 	ldrb.w	r3, [r8]
   8236e:	2b6c      	cmp	r3, #108	; 0x6c
   82370:	bf03      	ittte	eq
   82372:	f898 3001 	ldrbeq.w	r3, [r8, #1]
   82376:	f046 0620 	orreq.w	r6, r6, #32
   8237a:	f108 0801 	addeq.w	r8, r8, #1
   8237e:	f046 0610 	orrne.w	r6, r6, #16
   82382:	e486      	b.n	81c92 <_vfiprintf_r+0xce>
   82384:	2900      	cmp	r1, #0
   82386:	f040 8302 	bne.w	8298e <_vfiprintf_r+0xdca>
   8238a:	06b4      	lsls	r4, r6, #26
   8238c:	f140 8220 	bpl.w	827d0 <_vfiprintf_r+0xc0c>
   82390:	9a04      	ldr	r2, [sp, #16]
   82392:	4613      	mov	r3, r2
   82394:	3304      	adds	r3, #4
   82396:	9304      	str	r3, [sp, #16]
   82398:	9b02      	ldr	r3, [sp, #8]
   8239a:	6811      	ldr	r1, [r2, #0]
   8239c:	17dd      	asrs	r5, r3, #31
   8239e:	461a      	mov	r2, r3
   823a0:	462b      	mov	r3, r5
   823a2:	e9c1 2300 	strd	r2, r3, [r1]
   823a6:	e43e      	b.n	81c26 <_vfiprintf_r+0x62>
   823a8:	9406      	str	r4, [sp, #24]
   823aa:	2900      	cmp	r1, #0
   823ac:	f43f ae51 	beq.w	82052 <_vfiprintf_r+0x48e>
   823b0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   823b4:	e64d      	b.n	82052 <_vfiprintf_r+0x48e>
   823b6:	9406      	str	r4, [sp, #24]
   823b8:	2900      	cmp	r1, #0
   823ba:	f040 82e5 	bne.w	82988 <_vfiprintf_r+0xdc4>
   823be:	2b00      	cmp	r3, #0
   823c0:	f000 8094 	beq.w	824ec <_vfiprintf_r+0x928>
   823c4:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   823c8:	f04f 0300 	mov.w	r3, #0
   823cc:	2501      	movs	r5, #1
   823ce:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   823d2:	9503      	str	r5, [sp, #12]
   823d4:	af10      	add	r7, sp, #64	; 0x40
   823d6:	e79f      	b.n	82318 <_vfiprintf_r+0x754>
   823d8:	aa0d      	add	r2, sp, #52	; 0x34
   823da:	9900      	ldr	r1, [sp, #0]
   823dc:	4648      	mov	r0, r9
   823de:	9309      	str	r3, [sp, #36]	; 0x24
   823e0:	f7ff fbb4 	bl	81b4c <__sprint_r.part.0>
   823e4:	2800      	cmp	r0, #0
   823e6:	f040 8088 	bne.w	824fa <_vfiprintf_r+0x936>
   823ea:	980e      	ldr	r0, [sp, #56]	; 0x38
   823ec:	46d4      	mov	ip, sl
   823ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   823f0:	f100 0e01 	add.w	lr, r0, #1
   823f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
   823f6:	e53a      	b.n	81e6e <_vfiprintf_r+0x2aa>
   823f8:	aa0d      	add	r2, sp, #52	; 0x34
   823fa:	9900      	ldr	r1, [sp, #0]
   823fc:	9805      	ldr	r0, [sp, #20]
   823fe:	f7ff fba5 	bl	81b4c <__sprint_r.part.0>
   82402:	2800      	cmp	r0, #0
   82404:	d179      	bne.n	824fa <_vfiprintf_r+0x936>
   82406:	46d3      	mov	fp, sl
   82408:	980e      	ldr	r0, [sp, #56]	; 0x38
   8240a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   8240e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   82410:	f100 0e01 	add.w	lr, r0, #1
   82414:	2b00      	cmp	r3, #0
   82416:	f43f ad59 	beq.w	81ecc <_vfiprintf_r+0x308>
   8241a:	3201      	adds	r2, #1
   8241c:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
   82420:	2301      	movs	r3, #1
   82422:	f1be 0f07 	cmp.w	lr, #7
   82426:	920f      	str	r2, [sp, #60]	; 0x3c
   82428:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   8242c:	e88b 000a 	stmia.w	fp, {r1, r3}
   82430:	f340 80c0 	ble.w	825b4 <_vfiprintf_r+0x9f0>
   82434:	2a00      	cmp	r2, #0
   82436:	f040 814d 	bne.w	826d4 <_vfiprintf_r+0xb10>
   8243a:	9907      	ldr	r1, [sp, #28]
   8243c:	2900      	cmp	r1, #0
   8243e:	f040 80bf 	bne.w	825c0 <_vfiprintf_r+0x9fc>
   82442:	469e      	mov	lr, r3
   82444:	4610      	mov	r0, r2
   82446:	46d3      	mov	fp, sl
   82448:	9b08      	ldr	r3, [sp, #32]
   8244a:	2b80      	cmp	r3, #128	; 0x80
   8244c:	f43f ad59 	beq.w	81f02 <_vfiprintf_r+0x33e>
   82450:	9b01      	ldr	r3, [sp, #4]
   82452:	9903      	ldr	r1, [sp, #12]
   82454:	1a5c      	subs	r4, r3, r1
   82456:	2c00      	cmp	r4, #0
   82458:	f77f ad9c 	ble.w	81f94 <_vfiprintf_r+0x3d0>
   8245c:	2c10      	cmp	r4, #16
   8245e:	f8df 9130 	ldr.w	r9, [pc, #304]	; 82590 <_vfiprintf_r+0x9cc>
   82462:	dd25      	ble.n	824b0 <_vfiprintf_r+0x8ec>
   82464:	46dc      	mov	ip, fp
   82466:	2310      	movs	r3, #16
   82468:	46c3      	mov	fp, r8
   8246a:	46a8      	mov	r8, r5
   8246c:	464d      	mov	r5, r9
   8246e:	f8dd 9014 	ldr.w	r9, [sp, #20]
   82472:	e007      	b.n	82484 <_vfiprintf_r+0x8c0>
   82474:	f100 0e02 	add.w	lr, r0, #2
   82478:	4608      	mov	r0, r1
   8247a:	f10c 0c08 	add.w	ip, ip, #8
   8247e:	3c10      	subs	r4, #16
   82480:	2c10      	cmp	r4, #16
   82482:	dd11      	ble.n	824a8 <_vfiprintf_r+0x8e4>
   82484:	1c41      	adds	r1, r0, #1
   82486:	3210      	adds	r2, #16
   82488:	2907      	cmp	r1, #7
   8248a:	920f      	str	r2, [sp, #60]	; 0x3c
   8248c:	f8cc 5000 	str.w	r5, [ip]
   82490:	f8cc 3004 	str.w	r3, [ip, #4]
   82494:	910e      	str	r1, [sp, #56]	; 0x38
   82496:	dded      	ble.n	82474 <_vfiprintf_r+0x8b0>
   82498:	b9d2      	cbnz	r2, 824d0 <_vfiprintf_r+0x90c>
   8249a:	3c10      	subs	r4, #16
   8249c:	2c10      	cmp	r4, #16
   8249e:	f04f 0e01 	mov.w	lr, #1
   824a2:	4610      	mov	r0, r2
   824a4:	46d4      	mov	ip, sl
   824a6:	dced      	bgt.n	82484 <_vfiprintf_r+0x8c0>
   824a8:	46a9      	mov	r9, r5
   824aa:	4645      	mov	r5, r8
   824ac:	46d8      	mov	r8, fp
   824ae:	46e3      	mov	fp, ip
   824b0:	4422      	add	r2, r4
   824b2:	f1be 0f07 	cmp.w	lr, #7
   824b6:	920f      	str	r2, [sp, #60]	; 0x3c
   824b8:	f8cb 9000 	str.w	r9, [fp]
   824bc:	f8cb 4004 	str.w	r4, [fp, #4]
   824c0:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   824c4:	dc2e      	bgt.n	82524 <_vfiprintf_r+0x960>
   824c6:	f10b 0b08 	add.w	fp, fp, #8
   824ca:	f10e 0e01 	add.w	lr, lr, #1
   824ce:	e561      	b.n	81f94 <_vfiprintf_r+0x3d0>
   824d0:	aa0d      	add	r2, sp, #52	; 0x34
   824d2:	9900      	ldr	r1, [sp, #0]
   824d4:	4648      	mov	r0, r9
   824d6:	9301      	str	r3, [sp, #4]
   824d8:	f7ff fb38 	bl	81b4c <__sprint_r.part.0>
   824dc:	b968      	cbnz	r0, 824fa <_vfiprintf_r+0x936>
   824de:	980e      	ldr	r0, [sp, #56]	; 0x38
   824e0:	46d4      	mov	ip, sl
   824e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   824e4:	f100 0e01 	add.w	lr, r0, #1
   824e8:	9b01      	ldr	r3, [sp, #4]
   824ea:	e7c8      	b.n	8247e <_vfiprintf_r+0x8ba>
   824ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   824ee:	b123      	cbz	r3, 824fa <_vfiprintf_r+0x936>
   824f0:	9805      	ldr	r0, [sp, #20]
   824f2:	aa0d      	add	r2, sp, #52	; 0x34
   824f4:	9900      	ldr	r1, [sp, #0]
   824f6:	f7ff fb29 	bl	81b4c <__sprint_r.part.0>
   824fa:	9b00      	ldr	r3, [sp, #0]
   824fc:	899b      	ldrh	r3, [r3, #12]
   824fe:	065a      	lsls	r2, r3, #25
   82500:	f100 817b 	bmi.w	827fa <_vfiprintf_r+0xc36>
   82504:	9802      	ldr	r0, [sp, #8]
   82506:	b02b      	add	sp, #172	; 0xac
   82508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8250c:	aa0d      	add	r2, sp, #52	; 0x34
   8250e:	9900      	ldr	r1, [sp, #0]
   82510:	4648      	mov	r0, r9
   82512:	f7ff fb1b 	bl	81b4c <__sprint_r.part.0>
   82516:	2800      	cmp	r0, #0
   82518:	d1ef      	bne.n	824fa <_vfiprintf_r+0x936>
   8251a:	990e      	ldr	r1, [sp, #56]	; 0x38
   8251c:	46d3      	mov	fp, sl
   8251e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   82520:	1c48      	adds	r0, r1, #1
   82522:	e55e      	b.n	81fe2 <_vfiprintf_r+0x41e>
   82524:	2a00      	cmp	r2, #0
   82526:	f040 80fa 	bne.w	8271e <_vfiprintf_r+0xb5a>
   8252a:	46d3      	mov	fp, sl
   8252c:	9a03      	ldr	r2, [sp, #12]
   8252e:	2301      	movs	r3, #1
   82530:	921b      	str	r2, [sp, #108]	; 0x6c
   82532:	920f      	str	r2, [sp, #60]	; 0x3c
   82534:	971a      	str	r7, [sp, #104]	; 0x68
   82536:	930e      	str	r3, [sp, #56]	; 0x38
   82538:	f10b 0b08 	add.w	fp, fp, #8
   8253c:	0771      	lsls	r1, r6, #29
   8253e:	d504      	bpl.n	8254a <_vfiprintf_r+0x986>
   82540:	9b06      	ldr	r3, [sp, #24]
   82542:	1b5c      	subs	r4, r3, r5
   82544:	2c00      	cmp	r4, #0
   82546:	f73f ad3d 	bgt.w	81fc4 <_vfiprintf_r+0x400>
   8254a:	9b02      	ldr	r3, [sp, #8]
   8254c:	9906      	ldr	r1, [sp, #24]
   8254e:	42a9      	cmp	r1, r5
   82550:	bfac      	ite	ge
   82552:	185b      	addge	r3, r3, r1
   82554:	195b      	addlt	r3, r3, r5
   82556:	9302      	str	r3, [sp, #8]
   82558:	2a00      	cmp	r2, #0
   8255a:	f040 80ad 	bne.w	826b8 <_vfiprintf_r+0xaf4>
   8255e:	2300      	movs	r3, #0
   82560:	930e      	str	r3, [sp, #56]	; 0x38
   82562:	46d3      	mov	fp, sl
   82564:	f7ff bb5f 	b.w	81c26 <_vfiprintf_r+0x62>
   82568:	aa0d      	add	r2, sp, #52	; 0x34
   8256a:	9900      	ldr	r1, [sp, #0]
   8256c:	4648      	mov	r0, r9
   8256e:	9307      	str	r3, [sp, #28]
   82570:	f7ff faec 	bl	81b4c <__sprint_r.part.0>
   82574:	2800      	cmp	r0, #0
   82576:	d1c0      	bne.n	824fa <_vfiprintf_r+0x936>
   82578:	980e      	ldr	r0, [sp, #56]	; 0x38
   8257a:	46d6      	mov	lr, sl
   8257c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8257e:	f100 0c01 	add.w	ip, r0, #1
   82582:	9b07      	ldr	r3, [sp, #28]
   82584:	e4d4      	b.n	81f30 <_vfiprintf_r+0x36c>
   82586:	bf00      	nop
   82588:	00084758 	.word	0x00084758
   8258c:	0008476c 	.word	0x0008476c
   82590:	00084748 	.word	0x00084748
   82594:	2a00      	cmp	r2, #0
   82596:	f47f af2f 	bne.w	823f8 <_vfiprintf_r+0x834>
   8259a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   8259e:	2b00      	cmp	r3, #0
   825a0:	f000 80f3 	beq.w	8278a <_vfiprintf_r+0xbc6>
   825a4:	2301      	movs	r3, #1
   825a6:	461a      	mov	r2, r3
   825a8:	469e      	mov	lr, r3
   825aa:	46d3      	mov	fp, sl
   825ac:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
   825b0:	931b      	str	r3, [sp, #108]	; 0x6c
   825b2:	911a      	str	r1, [sp, #104]	; 0x68
   825b4:	4670      	mov	r0, lr
   825b6:	f10b 0b08 	add.w	fp, fp, #8
   825ba:	f10e 0e01 	add.w	lr, lr, #1
   825be:	e485      	b.n	81ecc <_vfiprintf_r+0x308>
   825c0:	469e      	mov	lr, r3
   825c2:	46d3      	mov	fp, sl
   825c4:	a90c      	add	r1, sp, #48	; 0x30
   825c6:	2202      	movs	r2, #2
   825c8:	911a      	str	r1, [sp, #104]	; 0x68
   825ca:	921b      	str	r2, [sp, #108]	; 0x6c
   825cc:	4670      	mov	r0, lr
   825ce:	f10b 0b08 	add.w	fp, fp, #8
   825d2:	f10e 0e01 	add.w	lr, lr, #1
   825d6:	e737      	b.n	82448 <_vfiprintf_r+0x884>
   825d8:	9b01      	ldr	r3, [sp, #4]
   825da:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   825de:	2b00      	cmp	r3, #0
   825e0:	f2c0 811b 	blt.w	8281a <_vfiprintf_r+0xc56>
   825e4:	ea54 0305 	orrs.w	r3, r4, r5
   825e8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   825ec:	f43f ac07 	beq.w	81dfe <_vfiprintf_r+0x23a>
   825f0:	4657      	mov	r7, sl
   825f2:	0923      	lsrs	r3, r4, #4
   825f4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
   825f8:	0929      	lsrs	r1, r5, #4
   825fa:	f004 020f 	and.w	r2, r4, #15
   825fe:	460d      	mov	r5, r1
   82600:	461c      	mov	r4, r3
   82602:	5c83      	ldrb	r3, [r0, r2]
   82604:	f807 3d01 	strb.w	r3, [r7, #-1]!
   82608:	ea54 0305 	orrs.w	r3, r4, r5
   8260c:	d1f1      	bne.n	825f2 <_vfiprintf_r+0xa2e>
   8260e:	ebc7 030a 	rsb	r3, r7, sl
   82612:	9303      	str	r3, [sp, #12]
   82614:	f7ff bbfc 	b.w	81e10 <_vfiprintf_r+0x24c>
   82618:	aa0d      	add	r2, sp, #52	; 0x34
   8261a:	9900      	ldr	r1, [sp, #0]
   8261c:	9805      	ldr	r0, [sp, #20]
   8261e:	f7ff fa95 	bl	81b4c <__sprint_r.part.0>
   82622:	2800      	cmp	r0, #0
   82624:	f47f af69 	bne.w	824fa <_vfiprintf_r+0x936>
   82628:	46d3      	mov	fp, sl
   8262a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8262c:	e786      	b.n	8253c <_vfiprintf_r+0x978>
   8262e:	f016 0210 	ands.w	r2, r6, #16
   82632:	f000 80b5 	beq.w	827a0 <_vfiprintf_r+0xbdc>
   82636:	9904      	ldr	r1, [sp, #16]
   82638:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   8263c:	460a      	mov	r2, r1
   8263e:	680c      	ldr	r4, [r1, #0]
   82640:	9901      	ldr	r1, [sp, #4]
   82642:	3204      	adds	r2, #4
   82644:	2900      	cmp	r1, #0
   82646:	f04f 0500 	mov.w	r5, #0
   8264a:	f2c0 8152 	blt.w	828f2 <_vfiprintf_r+0xd2e>
   8264e:	ea54 0105 	orrs.w	r1, r4, r5
   82652:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82656:	9204      	str	r2, [sp, #16]
   82658:	f43f ad5d 	beq.w	82116 <_vfiprintf_r+0x552>
   8265c:	4699      	mov	r9, r3
   8265e:	e562      	b.n	82126 <_vfiprintf_r+0x562>
   82660:	9a04      	ldr	r2, [sp, #16]
   82662:	06f7      	lsls	r7, r6, #27
   82664:	4613      	mov	r3, r2
   82666:	d409      	bmi.n	8267c <_vfiprintf_r+0xab8>
   82668:	0675      	lsls	r5, r6, #25
   8266a:	d507      	bpl.n	8267c <_vfiprintf_r+0xab8>
   8266c:	f9b2 4000 	ldrsh.w	r4, [r2]
   82670:	3304      	adds	r3, #4
   82672:	17e5      	asrs	r5, r4, #31
   82674:	9304      	str	r3, [sp, #16]
   82676:	4622      	mov	r2, r4
   82678:	462b      	mov	r3, r5
   8267a:	e4f7      	b.n	8206c <_vfiprintf_r+0x4a8>
   8267c:	681c      	ldr	r4, [r3, #0]
   8267e:	3304      	adds	r3, #4
   82680:	17e5      	asrs	r5, r4, #31
   82682:	9304      	str	r3, [sp, #16]
   82684:	4622      	mov	r2, r4
   82686:	462b      	mov	r3, r5
   82688:	e4f0      	b.n	8206c <_vfiprintf_r+0x4a8>
   8268a:	6814      	ldr	r4, [r2, #0]
   8268c:	3204      	adds	r2, #4
   8268e:	9204      	str	r2, [sp, #16]
   82690:	2500      	movs	r5, #0
   82692:	e61f      	b.n	822d4 <_vfiprintf_r+0x710>
   82694:	f04f 0900 	mov.w	r9, #0
   82698:	ea54 0305 	orrs.w	r3, r4, r5
   8269c:	f47f acf7 	bne.w	8208e <_vfiprintf_r+0x4ca>
   826a0:	e5d8      	b.n	82254 <_vfiprintf_r+0x690>
   826a2:	aa0d      	add	r2, sp, #52	; 0x34
   826a4:	9900      	ldr	r1, [sp, #0]
   826a6:	9805      	ldr	r0, [sp, #20]
   826a8:	f7ff fa50 	bl	81b4c <__sprint_r.part.0>
   826ac:	2800      	cmp	r0, #0
   826ae:	f47f af24 	bne.w	824fa <_vfiprintf_r+0x936>
   826b2:	46d3      	mov	fp, sl
   826b4:	f7ff bb51 	b.w	81d5a <_vfiprintf_r+0x196>
   826b8:	aa0d      	add	r2, sp, #52	; 0x34
   826ba:	9900      	ldr	r1, [sp, #0]
   826bc:	9805      	ldr	r0, [sp, #20]
   826be:	f7ff fa45 	bl	81b4c <__sprint_r.part.0>
   826c2:	2800      	cmp	r0, #0
   826c4:	f43f af4b 	beq.w	8255e <_vfiprintf_r+0x99a>
   826c8:	e717      	b.n	824fa <_vfiprintf_r+0x936>
   826ca:	2400      	movs	r4, #0
   826cc:	2500      	movs	r5, #0
   826ce:	f04f 0900 	mov.w	r9, #0
   826d2:	e78d      	b.n	825f0 <_vfiprintf_r+0xa2c>
   826d4:	aa0d      	add	r2, sp, #52	; 0x34
   826d6:	9900      	ldr	r1, [sp, #0]
   826d8:	9805      	ldr	r0, [sp, #20]
   826da:	f7ff fa37 	bl	81b4c <__sprint_r.part.0>
   826de:	2800      	cmp	r0, #0
   826e0:	f47f af0b 	bne.w	824fa <_vfiprintf_r+0x936>
   826e4:	980e      	ldr	r0, [sp, #56]	; 0x38
   826e6:	46d3      	mov	fp, sl
   826e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   826ea:	f100 0e01 	add.w	lr, r0, #1
   826ee:	f7ff bbed 	b.w	81ecc <_vfiprintf_r+0x308>
   826f2:	aa0d      	add	r2, sp, #52	; 0x34
   826f4:	9900      	ldr	r1, [sp, #0]
   826f6:	9805      	ldr	r0, [sp, #20]
   826f8:	f7ff fa28 	bl	81b4c <__sprint_r.part.0>
   826fc:	2800      	cmp	r0, #0
   826fe:	f47f aefc 	bne.w	824fa <_vfiprintf_r+0x936>
   82702:	980e      	ldr	r0, [sp, #56]	; 0x38
   82704:	46d3      	mov	fp, sl
   82706:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   82708:	f100 0e01 	add.w	lr, r0, #1
   8270c:	e69c      	b.n	82448 <_vfiprintf_r+0x884>
   8270e:	2a00      	cmp	r2, #0
   82710:	f040 80c8 	bne.w	828a4 <_vfiprintf_r+0xce0>
   82714:	f04f 0e01 	mov.w	lr, #1
   82718:	4610      	mov	r0, r2
   8271a:	46d3      	mov	fp, sl
   8271c:	e698      	b.n	82450 <_vfiprintf_r+0x88c>
   8271e:	aa0d      	add	r2, sp, #52	; 0x34
   82720:	9900      	ldr	r1, [sp, #0]
   82722:	9805      	ldr	r0, [sp, #20]
   82724:	f7ff fa12 	bl	81b4c <__sprint_r.part.0>
   82728:	2800      	cmp	r0, #0
   8272a:	f47f aee6 	bne.w	824fa <_vfiprintf_r+0x936>
   8272e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   82730:	46d3      	mov	fp, sl
   82732:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   82734:	f103 0e01 	add.w	lr, r3, #1
   82738:	e42c      	b.n	81f94 <_vfiprintf_r+0x3d0>
   8273a:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
   8273e:	f04f 0300 	mov.w	r3, #0
   82742:	2230      	movs	r2, #48	; 0x30
   82744:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   82748:	9a01      	ldr	r2, [sp, #4]
   8274a:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   8274e:	2a00      	cmp	r2, #0
   82750:	f046 0302 	orr.w	r3, r6, #2
   82754:	f2c0 80bb 	blt.w	828ce <_vfiprintf_r+0xd0a>
   82758:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   8275c:	f046 0602 	orr.w	r6, r6, #2
   82760:	f04f 0900 	mov.w	r9, #0
   82764:	e744      	b.n	825f0 <_vfiprintf_r+0xa2c>
   82766:	f04f 0900 	mov.w	r9, #0
   8276a:	488c      	ldr	r0, [pc, #560]	; (8299c <_vfiprintf_r+0xdd8>)
   8276c:	e740      	b.n	825f0 <_vfiprintf_r+0xa2c>
   8276e:	9b01      	ldr	r3, [sp, #4]
   82770:	4264      	negs	r4, r4
   82772:	f04f 092d 	mov.w	r9, #45	; 0x2d
   82776:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   8277a:	2b00      	cmp	r3, #0
   8277c:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   82780:	f6ff ac85 	blt.w	8208e <_vfiprintf_r+0x4ca>
   82784:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82788:	e481      	b.n	8208e <_vfiprintf_r+0x4ca>
   8278a:	9b07      	ldr	r3, [sp, #28]
   8278c:	2b00      	cmp	r3, #0
   8278e:	d063      	beq.n	82858 <_vfiprintf_r+0xc94>
   82790:	ab0c      	add	r3, sp, #48	; 0x30
   82792:	2202      	movs	r2, #2
   82794:	931a      	str	r3, [sp, #104]	; 0x68
   82796:	921b      	str	r2, [sp, #108]	; 0x6c
   82798:	f04f 0e01 	mov.w	lr, #1
   8279c:	46d3      	mov	fp, sl
   8279e:	e715      	b.n	825cc <_vfiprintf_r+0xa08>
   827a0:	f016 0940 	ands.w	r9, r6, #64	; 0x40
   827a4:	d03b      	beq.n	8281e <_vfiprintf_r+0xc5a>
   827a6:	9904      	ldr	r1, [sp, #16]
   827a8:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   827ac:	460b      	mov	r3, r1
   827ae:	880c      	ldrh	r4, [r1, #0]
   827b0:	9901      	ldr	r1, [sp, #4]
   827b2:	3304      	adds	r3, #4
   827b4:	2900      	cmp	r1, #0
   827b6:	f04f 0500 	mov.w	r5, #0
   827ba:	f2c0 808c 	blt.w	828d6 <_vfiprintf_r+0xd12>
   827be:	ea54 0105 	orrs.w	r1, r4, r5
   827c2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   827c6:	9304      	str	r3, [sp, #16]
   827c8:	f43f aca5 	beq.w	82116 <_vfiprintf_r+0x552>
   827cc:	4691      	mov	r9, r2
   827ce:	e4aa      	b.n	82126 <_vfiprintf_r+0x562>
   827d0:	06f0      	lsls	r0, r6, #27
   827d2:	d40a      	bmi.n	827ea <_vfiprintf_r+0xc26>
   827d4:	0671      	lsls	r1, r6, #25
   827d6:	d508      	bpl.n	827ea <_vfiprintf_r+0xc26>
   827d8:	9a04      	ldr	r2, [sp, #16]
   827da:	6813      	ldr	r3, [r2, #0]
   827dc:	3204      	adds	r2, #4
   827de:	9204      	str	r2, [sp, #16]
   827e0:	f8bd 2008 	ldrh.w	r2, [sp, #8]
   827e4:	801a      	strh	r2, [r3, #0]
   827e6:	f7ff ba1e 	b.w	81c26 <_vfiprintf_r+0x62>
   827ea:	9a04      	ldr	r2, [sp, #16]
   827ec:	6813      	ldr	r3, [r2, #0]
   827ee:	3204      	adds	r2, #4
   827f0:	9204      	str	r2, [sp, #16]
   827f2:	9a02      	ldr	r2, [sp, #8]
   827f4:	601a      	str	r2, [r3, #0]
   827f6:	f7ff ba16 	b.w	81c26 <_vfiprintf_r+0x62>
   827fa:	f04f 30ff 	mov.w	r0, #4294967295
   827fe:	f7ff bac9 	b.w	81d94 <_vfiprintf_r+0x1d0>
   82802:	4616      	mov	r6, r2
   82804:	4865      	ldr	r0, [pc, #404]	; (8299c <_vfiprintf_r+0xdd8>)
   82806:	ea54 0205 	orrs.w	r2, r4, r5
   8280a:	9304      	str	r3, [sp, #16]
   8280c:	f04f 0900 	mov.w	r9, #0
   82810:	f47f aeee 	bne.w	825f0 <_vfiprintf_r+0xa2c>
   82814:	2400      	movs	r4, #0
   82816:	2500      	movs	r5, #0
   82818:	e6ea      	b.n	825f0 <_vfiprintf_r+0xa2c>
   8281a:	9b04      	ldr	r3, [sp, #16]
   8281c:	e7f3      	b.n	82806 <_vfiprintf_r+0xc42>
   8281e:	9a04      	ldr	r2, [sp, #16]
   82820:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   82824:	4613      	mov	r3, r2
   82826:	6814      	ldr	r4, [r2, #0]
   82828:	9a01      	ldr	r2, [sp, #4]
   8282a:	3304      	adds	r3, #4
   8282c:	2a00      	cmp	r2, #0
   8282e:	f04f 0500 	mov.w	r5, #0
   82832:	db50      	blt.n	828d6 <_vfiprintf_r+0xd12>
   82834:	ea54 0205 	orrs.w	r2, r4, r5
   82838:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   8283c:	9304      	str	r3, [sp, #16]
   8283e:	f47f ac72 	bne.w	82126 <_vfiprintf_r+0x562>
   82842:	e468      	b.n	82116 <_vfiprintf_r+0x552>
   82844:	aa0d      	add	r2, sp, #52	; 0x34
   82846:	9900      	ldr	r1, [sp, #0]
   82848:	9805      	ldr	r0, [sp, #20]
   8284a:	f7ff f97f 	bl	81b4c <__sprint_r.part.0>
   8284e:	2800      	cmp	r0, #0
   82850:	f47f ae53 	bne.w	824fa <_vfiprintf_r+0x936>
   82854:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   82856:	e678      	b.n	8254a <_vfiprintf_r+0x986>
   82858:	4610      	mov	r0, r2
   8285a:	f04f 0e01 	mov.w	lr, #1
   8285e:	46d3      	mov	fp, sl
   82860:	e5f6      	b.n	82450 <_vfiprintf_r+0x88c>
   82862:	9904      	ldr	r1, [sp, #16]
   82864:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   82868:	460a      	mov	r2, r1
   8286a:	880c      	ldrh	r4, [r1, #0]
   8286c:	9901      	ldr	r1, [sp, #4]
   8286e:	3204      	adds	r2, #4
   82870:	2900      	cmp	r1, #0
   82872:	f04f 0500 	mov.w	r5, #0
   82876:	db55      	blt.n	82924 <_vfiprintf_r+0xd60>
   82878:	ea54 0105 	orrs.w	r1, r4, r5
   8287c:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   82880:	9204      	str	r2, [sp, #16]
   82882:	4699      	mov	r9, r3
   82884:	f47f ac03 	bne.w	8208e <_vfiprintf_r+0x4ca>
   82888:	e4df      	b.n	8224a <_vfiprintf_r+0x686>
   8288a:	9304      	str	r3, [sp, #16]
   8288c:	e704      	b.n	82698 <_vfiprintf_r+0xad4>
   8288e:	4638      	mov	r0, r7
   82890:	9404      	str	r4, [sp, #16]
   82892:	f7ff f8ed 	bl	81a70 <strlen>
   82896:	2300      	movs	r3, #0
   82898:	9003      	str	r0, [sp, #12]
   8289a:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   8289e:	9301      	str	r3, [sp, #4]
   828a0:	f7ff bab6 	b.w	81e10 <_vfiprintf_r+0x24c>
   828a4:	aa0d      	add	r2, sp, #52	; 0x34
   828a6:	9900      	ldr	r1, [sp, #0]
   828a8:	9805      	ldr	r0, [sp, #20]
   828aa:	f7ff f94f 	bl	81b4c <__sprint_r.part.0>
   828ae:	2800      	cmp	r0, #0
   828b0:	f47f ae23 	bne.w	824fa <_vfiprintf_r+0x936>
   828b4:	980e      	ldr	r0, [sp, #56]	; 0x38
   828b6:	46d3      	mov	fp, sl
   828b8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   828ba:	f100 0e01 	add.w	lr, r0, #1
   828be:	e5c7      	b.n	82450 <_vfiprintf_r+0x88c>
   828c0:	980e      	ldr	r0, [sp, #56]	; 0x38
   828c2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   828c4:	3001      	adds	r0, #1
   828c6:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 829a4 <_vfiprintf_r+0xde0>
   828ca:	f7ff baec 	b.w	81ea6 <_vfiprintf_r+0x2e2>
   828ce:	461e      	mov	r6, r3
   828d0:	f04f 0900 	mov.w	r9, #0
   828d4:	e68c      	b.n	825f0 <_vfiprintf_r+0xa2c>
   828d6:	9304      	str	r3, [sp, #16]
   828d8:	e423      	b.n	82122 <_vfiprintf_r+0x55e>
   828da:	f04f 0900 	mov.w	r9, #0
   828de:	e799      	b.n	82814 <_vfiprintf_r+0xc50>
   828e0:	2b06      	cmp	r3, #6
   828e2:	bf28      	it	cs
   828e4:	2306      	movcs	r3, #6
   828e6:	9303      	str	r3, [sp, #12]
   828e8:	9404      	str	r4, [sp, #16]
   828ea:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
   828ee:	4f2c      	ldr	r7, [pc, #176]	; (829a0 <_vfiprintf_r+0xddc>)
   828f0:	e512      	b.n	82318 <_vfiprintf_r+0x754>
   828f2:	9204      	str	r2, [sp, #16]
   828f4:	e415      	b.n	82122 <_vfiprintf_r+0x55e>
   828f6:	980e      	ldr	r0, [sp, #56]	; 0x38
   828f8:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 829a4 <_vfiprintf_r+0xde0>
   828fc:	3001      	adds	r0, #1
   828fe:	f7ff bb88 	b.w	82012 <_vfiprintf_r+0x44e>
   82902:	46f4      	mov	ip, lr
   82904:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 829a8 <_vfiprintf_r+0xde4>
   82908:	f7ff bb2d 	b.w	81f66 <_vfiprintf_r+0x3a2>
   8290c:	2200      	movs	r2, #0
   8290e:	9201      	str	r2, [sp, #4]
   82910:	f7ff b9c1 	b.w	81c96 <_vfiprintf_r+0xd2>
   82914:	9b01      	ldr	r3, [sp, #4]
   82916:	9404      	str	r4, [sp, #16]
   82918:	9303      	str	r3, [sp, #12]
   8291a:	9001      	str	r0, [sp, #4]
   8291c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   82920:	f7ff ba76 	b.w	81e10 <_vfiprintf_r+0x24c>
   82924:	9204      	str	r2, [sp, #16]
   82926:	4699      	mov	r9, r3
   82928:	e6b6      	b.n	82698 <_vfiprintf_r+0xad4>
   8292a:	9a04      	ldr	r2, [sp, #16]
   8292c:	6813      	ldr	r3, [r2, #0]
   8292e:	3204      	adds	r2, #4
   82930:	2b00      	cmp	r3, #0
   82932:	9301      	str	r3, [sp, #4]
   82934:	9204      	str	r2, [sp, #16]
   82936:	f898 3001 	ldrb.w	r3, [r8, #1]
   8293a:	46a8      	mov	r8, r5
   8293c:	f6bf a9a9 	bge.w	81c92 <_vfiprintf_r+0xce>
   82940:	f04f 32ff 	mov.w	r2, #4294967295
   82944:	9201      	str	r2, [sp, #4]
   82946:	f7ff b9a4 	b.w	81c92 <_vfiprintf_r+0xce>
   8294a:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   8294e:	e45f      	b.n	82210 <_vfiprintf_r+0x64c>
   82950:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   82954:	f7ff bbc4 	b.w	820e0 <_vfiprintf_r+0x51c>
   82958:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   8295c:	f7ff bb77 	b.w	8204e <_vfiprintf_r+0x48a>
   82960:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   82964:	e487      	b.n	82276 <_vfiprintf_r+0x6b2>
   82966:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   8296a:	e4a7      	b.n	822bc <_vfiprintf_r+0x6f8>
   8296c:	4699      	mov	r9, r3
   8296e:	07f3      	lsls	r3, r6, #31
   82970:	d505      	bpl.n	8297e <_vfiprintf_r+0xdba>
   82972:	af2a      	add	r7, sp, #168	; 0xa8
   82974:	2330      	movs	r3, #48	; 0x30
   82976:	f807 3d41 	strb.w	r3, [r7, #-65]!
   8297a:	f7ff bba2 	b.w	820c2 <_vfiprintf_r+0x4fe>
   8297e:	9b01      	ldr	r3, [sp, #4]
   82980:	4657      	mov	r7, sl
   82982:	9303      	str	r3, [sp, #12]
   82984:	f7ff ba44 	b.w	81e10 <_vfiprintf_r+0x24c>
   82988:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   8298c:	e517      	b.n	823be <_vfiprintf_r+0x7fa>
   8298e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   82992:	e4fa      	b.n	8238a <_vfiprintf_r+0x7c6>
   82994:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   82998:	e4d2      	b.n	82340 <_vfiprintf_r+0x77c>
   8299a:	bf00      	nop
   8299c:	0008476c 	.word	0x0008476c
   829a0:	00084780 	.word	0x00084780
   829a4:	00084788 	.word	0x00084788
   829a8:	00084748 	.word	0x00084748

000829ac <__sbprintf>:
   829ac:	b5f0      	push	{r4, r5, r6, r7, lr}
   829ae:	460c      	mov	r4, r1
   829b0:	8989      	ldrh	r1, [r1, #12]
   829b2:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
   829b6:	6e65      	ldr	r5, [r4, #100]	; 0x64
   829b8:	f021 0102 	bic.w	r1, r1, #2
   829bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
   829be:	f8ad 100c 	strh.w	r1, [sp, #12]
   829c2:	69e1      	ldr	r1, [r4, #28]
   829c4:	89e7      	ldrh	r7, [r4, #14]
   829c6:	9519      	str	r5, [sp, #100]	; 0x64
   829c8:	2500      	movs	r5, #0
   829ca:	9107      	str	r1, [sp, #28]
   829cc:	9609      	str	r6, [sp, #36]	; 0x24
   829ce:	9506      	str	r5, [sp, #24]
   829d0:	ae1a      	add	r6, sp, #104	; 0x68
   829d2:	f44f 6580 	mov.w	r5, #1024	; 0x400
   829d6:	4669      	mov	r1, sp
   829d8:	9600      	str	r6, [sp, #0]
   829da:	9604      	str	r6, [sp, #16]
   829dc:	9502      	str	r5, [sp, #8]
   829de:	9505      	str	r5, [sp, #20]
   829e0:	f8ad 700e 	strh.w	r7, [sp, #14]
   829e4:	4606      	mov	r6, r0
   829e6:	f7ff f8ed 	bl	81bc4 <_vfiprintf_r>
   829ea:	1e05      	subs	r5, r0, #0
   829ec:	db07      	blt.n	829fe <__sbprintf+0x52>
   829ee:	4630      	mov	r0, r6
   829f0:	4669      	mov	r1, sp
   829f2:	f000 f929 	bl	82c48 <_fflush_r>
   829f6:	2800      	cmp	r0, #0
   829f8:	bf18      	it	ne
   829fa:	f04f 35ff 	movne.w	r5, #4294967295
   829fe:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   82a02:	065b      	lsls	r3, r3, #25
   82a04:	d503      	bpl.n	82a0e <__sbprintf+0x62>
   82a06:	89a3      	ldrh	r3, [r4, #12]
   82a08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82a0c:	81a3      	strh	r3, [r4, #12]
   82a0e:	4628      	mov	r0, r5
   82a10:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
   82a14:	bdf0      	pop	{r4, r5, r6, r7, pc}
   82a16:	bf00      	nop

00082a18 <__swsetup_r>:
   82a18:	b538      	push	{r3, r4, r5, lr}
   82a1a:	4b30      	ldr	r3, [pc, #192]	; (82adc <__swsetup_r+0xc4>)
   82a1c:	4605      	mov	r5, r0
   82a1e:	6818      	ldr	r0, [r3, #0]
   82a20:	460c      	mov	r4, r1
   82a22:	b110      	cbz	r0, 82a2a <__swsetup_r+0x12>
   82a24:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82a26:	2b00      	cmp	r3, #0
   82a28:	d038      	beq.n	82a9c <__swsetup_r+0x84>
   82a2a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   82a2e:	b293      	uxth	r3, r2
   82a30:	0718      	lsls	r0, r3, #28
   82a32:	d50c      	bpl.n	82a4e <__swsetup_r+0x36>
   82a34:	6920      	ldr	r0, [r4, #16]
   82a36:	b1a8      	cbz	r0, 82a64 <__swsetup_r+0x4c>
   82a38:	f013 0201 	ands.w	r2, r3, #1
   82a3c:	d01e      	beq.n	82a7c <__swsetup_r+0x64>
   82a3e:	6963      	ldr	r3, [r4, #20]
   82a40:	2200      	movs	r2, #0
   82a42:	425b      	negs	r3, r3
   82a44:	61a3      	str	r3, [r4, #24]
   82a46:	60a2      	str	r2, [r4, #8]
   82a48:	b1f0      	cbz	r0, 82a88 <__swsetup_r+0x70>
   82a4a:	2000      	movs	r0, #0
   82a4c:	bd38      	pop	{r3, r4, r5, pc}
   82a4e:	06d9      	lsls	r1, r3, #27
   82a50:	d53b      	bpl.n	82aca <__swsetup_r+0xb2>
   82a52:	0758      	lsls	r0, r3, #29
   82a54:	d425      	bmi.n	82aa2 <__swsetup_r+0x8a>
   82a56:	6920      	ldr	r0, [r4, #16]
   82a58:	f042 0308 	orr.w	r3, r2, #8
   82a5c:	81a3      	strh	r3, [r4, #12]
   82a5e:	b29b      	uxth	r3, r3
   82a60:	2800      	cmp	r0, #0
   82a62:	d1e9      	bne.n	82a38 <__swsetup_r+0x20>
   82a64:	f403 7220 	and.w	r2, r3, #640	; 0x280
   82a68:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   82a6c:	d0e4      	beq.n	82a38 <__swsetup_r+0x20>
   82a6e:	4628      	mov	r0, r5
   82a70:	4621      	mov	r1, r4
   82a72:	f000 fd13 	bl	8349c <__smakebuf_r>
   82a76:	89a3      	ldrh	r3, [r4, #12]
   82a78:	6920      	ldr	r0, [r4, #16]
   82a7a:	e7dd      	b.n	82a38 <__swsetup_r+0x20>
   82a7c:	0799      	lsls	r1, r3, #30
   82a7e:	bf58      	it	pl
   82a80:	6962      	ldrpl	r2, [r4, #20]
   82a82:	60a2      	str	r2, [r4, #8]
   82a84:	2800      	cmp	r0, #0
   82a86:	d1e0      	bne.n	82a4a <__swsetup_r+0x32>
   82a88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   82a8c:	061a      	lsls	r2, r3, #24
   82a8e:	d5dd      	bpl.n	82a4c <__swsetup_r+0x34>
   82a90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82a94:	81a3      	strh	r3, [r4, #12]
   82a96:	f04f 30ff 	mov.w	r0, #4294967295
   82a9a:	bd38      	pop	{r3, r4, r5, pc}
   82a9c:	f000 f968 	bl	82d70 <__sinit>
   82aa0:	e7c3      	b.n	82a2a <__swsetup_r+0x12>
   82aa2:	6b21      	ldr	r1, [r4, #48]	; 0x30
   82aa4:	b151      	cbz	r1, 82abc <__swsetup_r+0xa4>
   82aa6:	f104 0340 	add.w	r3, r4, #64	; 0x40
   82aaa:	4299      	cmp	r1, r3
   82aac:	d004      	beq.n	82ab8 <__swsetup_r+0xa0>
   82aae:	4628      	mov	r0, r5
   82ab0:	f000 fa26 	bl	82f00 <_free_r>
   82ab4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   82ab8:	2300      	movs	r3, #0
   82aba:	6323      	str	r3, [r4, #48]	; 0x30
   82abc:	6920      	ldr	r0, [r4, #16]
   82abe:	2300      	movs	r3, #0
   82ac0:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   82ac4:	e884 0009 	stmia.w	r4, {r0, r3}
   82ac8:	e7c6      	b.n	82a58 <__swsetup_r+0x40>
   82aca:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   82ace:	2309      	movs	r3, #9
   82ad0:	602b      	str	r3, [r5, #0]
   82ad2:	f04f 30ff 	mov.w	r0, #4294967295
   82ad6:	81a2      	strh	r2, [r4, #12]
   82ad8:	bd38      	pop	{r3, r4, r5, pc}
   82ada:	bf00      	nop
   82adc:	20070570 	.word	0x20070570

00082ae0 <register_fini>:
   82ae0:	4b02      	ldr	r3, [pc, #8]	; (82aec <register_fini+0xc>)
   82ae2:	b113      	cbz	r3, 82aea <register_fini+0xa>
   82ae4:	4802      	ldr	r0, [pc, #8]	; (82af0 <register_fini+0x10>)
   82ae6:	f000 b805 	b.w	82af4 <atexit>
   82aea:	4770      	bx	lr
   82aec:	00000000 	.word	0x00000000
   82af0:	00082d85 	.word	0x00082d85

00082af4 <atexit>:
   82af4:	2300      	movs	r3, #0
   82af6:	4601      	mov	r1, r0
   82af8:	461a      	mov	r2, r3
   82afa:	4618      	mov	r0, r3
   82afc:	f001 bb58 	b.w	841b0 <__register_exitproc>

00082b00 <__sflush_r>:
   82b00:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   82b04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82b08:	b29a      	uxth	r2, r3
   82b0a:	460d      	mov	r5, r1
   82b0c:	0711      	lsls	r1, r2, #28
   82b0e:	4680      	mov	r8, r0
   82b10:	d43c      	bmi.n	82b8c <__sflush_r+0x8c>
   82b12:	686a      	ldr	r2, [r5, #4]
   82b14:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   82b18:	2a00      	cmp	r2, #0
   82b1a:	81ab      	strh	r3, [r5, #12]
   82b1c:	dd73      	ble.n	82c06 <__sflush_r+0x106>
   82b1e:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82b20:	2c00      	cmp	r4, #0
   82b22:	d04b      	beq.n	82bbc <__sflush_r+0xbc>
   82b24:	b29b      	uxth	r3, r3
   82b26:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   82b2a:	2100      	movs	r1, #0
   82b2c:	b292      	uxth	r2, r2
   82b2e:	f8d8 6000 	ldr.w	r6, [r8]
   82b32:	f8c8 1000 	str.w	r1, [r8]
   82b36:	2a00      	cmp	r2, #0
   82b38:	d069      	beq.n	82c0e <__sflush_r+0x10e>
   82b3a:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   82b3c:	075f      	lsls	r7, r3, #29
   82b3e:	d505      	bpl.n	82b4c <__sflush_r+0x4c>
   82b40:	6869      	ldr	r1, [r5, #4]
   82b42:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   82b44:	1a52      	subs	r2, r2, r1
   82b46:	b10b      	cbz	r3, 82b4c <__sflush_r+0x4c>
   82b48:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   82b4a:	1ad2      	subs	r2, r2, r3
   82b4c:	2300      	movs	r3, #0
   82b4e:	69e9      	ldr	r1, [r5, #28]
   82b50:	4640      	mov	r0, r8
   82b52:	47a0      	blx	r4
   82b54:	1c44      	adds	r4, r0, #1
   82b56:	d03c      	beq.n	82bd2 <__sflush_r+0xd2>
   82b58:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   82b5c:	6929      	ldr	r1, [r5, #16]
   82b5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82b62:	2200      	movs	r2, #0
   82b64:	81ab      	strh	r3, [r5, #12]
   82b66:	04db      	lsls	r3, r3, #19
   82b68:	e885 0006 	stmia.w	r5, {r1, r2}
   82b6c:	d449      	bmi.n	82c02 <__sflush_r+0x102>
   82b6e:	6b29      	ldr	r1, [r5, #48]	; 0x30
   82b70:	f8c8 6000 	str.w	r6, [r8]
   82b74:	b311      	cbz	r1, 82bbc <__sflush_r+0xbc>
   82b76:	f105 0340 	add.w	r3, r5, #64	; 0x40
   82b7a:	4299      	cmp	r1, r3
   82b7c:	d002      	beq.n	82b84 <__sflush_r+0x84>
   82b7e:	4640      	mov	r0, r8
   82b80:	f000 f9be 	bl	82f00 <_free_r>
   82b84:	2000      	movs	r0, #0
   82b86:	6328      	str	r0, [r5, #48]	; 0x30
   82b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82b8c:	692e      	ldr	r6, [r5, #16]
   82b8e:	b1ae      	cbz	r6, 82bbc <__sflush_r+0xbc>
   82b90:	0790      	lsls	r0, r2, #30
   82b92:	682c      	ldr	r4, [r5, #0]
   82b94:	bf0c      	ite	eq
   82b96:	696b      	ldreq	r3, [r5, #20]
   82b98:	2300      	movne	r3, #0
   82b9a:	602e      	str	r6, [r5, #0]
   82b9c:	1ba4      	subs	r4, r4, r6
   82b9e:	60ab      	str	r3, [r5, #8]
   82ba0:	e00a      	b.n	82bb8 <__sflush_r+0xb8>
   82ba2:	4623      	mov	r3, r4
   82ba4:	4632      	mov	r2, r6
   82ba6:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   82ba8:	69e9      	ldr	r1, [r5, #28]
   82baa:	4640      	mov	r0, r8
   82bac:	47b8      	blx	r7
   82bae:	2800      	cmp	r0, #0
   82bb0:	eba4 0400 	sub.w	r4, r4, r0
   82bb4:	4406      	add	r6, r0
   82bb6:	dd04      	ble.n	82bc2 <__sflush_r+0xc2>
   82bb8:	2c00      	cmp	r4, #0
   82bba:	dcf2      	bgt.n	82ba2 <__sflush_r+0xa2>
   82bbc:	2000      	movs	r0, #0
   82bbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82bc2:	89ab      	ldrh	r3, [r5, #12]
   82bc4:	f04f 30ff 	mov.w	r0, #4294967295
   82bc8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82bcc:	81ab      	strh	r3, [r5, #12]
   82bce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82bd2:	f8d8 2000 	ldr.w	r2, [r8]
   82bd6:	2a1d      	cmp	r2, #29
   82bd8:	d8f3      	bhi.n	82bc2 <__sflush_r+0xc2>
   82bda:	4b1a      	ldr	r3, [pc, #104]	; (82c44 <__sflush_r+0x144>)
   82bdc:	40d3      	lsrs	r3, r2
   82bde:	f003 0301 	and.w	r3, r3, #1
   82be2:	f083 0401 	eor.w	r4, r3, #1
   82be6:	2b00      	cmp	r3, #0
   82be8:	d0eb      	beq.n	82bc2 <__sflush_r+0xc2>
   82bea:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   82bee:	6929      	ldr	r1, [r5, #16]
   82bf0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   82bf4:	6029      	str	r1, [r5, #0]
   82bf6:	04d9      	lsls	r1, r3, #19
   82bf8:	606c      	str	r4, [r5, #4]
   82bfa:	81ab      	strh	r3, [r5, #12]
   82bfc:	d5b7      	bpl.n	82b6e <__sflush_r+0x6e>
   82bfe:	2a00      	cmp	r2, #0
   82c00:	d1b5      	bne.n	82b6e <__sflush_r+0x6e>
   82c02:	6528      	str	r0, [r5, #80]	; 0x50
   82c04:	e7b3      	b.n	82b6e <__sflush_r+0x6e>
   82c06:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   82c08:	2a00      	cmp	r2, #0
   82c0a:	dc88      	bgt.n	82b1e <__sflush_r+0x1e>
   82c0c:	e7d6      	b.n	82bbc <__sflush_r+0xbc>
   82c0e:	2301      	movs	r3, #1
   82c10:	69e9      	ldr	r1, [r5, #28]
   82c12:	4640      	mov	r0, r8
   82c14:	47a0      	blx	r4
   82c16:	1c43      	adds	r3, r0, #1
   82c18:	4602      	mov	r2, r0
   82c1a:	d002      	beq.n	82c22 <__sflush_r+0x122>
   82c1c:	89ab      	ldrh	r3, [r5, #12]
   82c1e:	6aac      	ldr	r4, [r5, #40]	; 0x28
   82c20:	e78c      	b.n	82b3c <__sflush_r+0x3c>
   82c22:	f8d8 3000 	ldr.w	r3, [r8]
   82c26:	2b00      	cmp	r3, #0
   82c28:	d0f8      	beq.n	82c1c <__sflush_r+0x11c>
   82c2a:	2b1d      	cmp	r3, #29
   82c2c:	d001      	beq.n	82c32 <__sflush_r+0x132>
   82c2e:	2b16      	cmp	r3, #22
   82c30:	d102      	bne.n	82c38 <__sflush_r+0x138>
   82c32:	f8c8 6000 	str.w	r6, [r8]
   82c36:	e7c1      	b.n	82bbc <__sflush_r+0xbc>
   82c38:	89ab      	ldrh	r3, [r5, #12]
   82c3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82c3e:	81ab      	strh	r3, [r5, #12]
   82c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82c44:	20400001 	.word	0x20400001

00082c48 <_fflush_r>:
   82c48:	b510      	push	{r4, lr}
   82c4a:	4604      	mov	r4, r0
   82c4c:	b082      	sub	sp, #8
   82c4e:	b108      	cbz	r0, 82c54 <_fflush_r+0xc>
   82c50:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82c52:	b153      	cbz	r3, 82c6a <_fflush_r+0x22>
   82c54:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   82c58:	b908      	cbnz	r0, 82c5e <_fflush_r+0x16>
   82c5a:	b002      	add	sp, #8
   82c5c:	bd10      	pop	{r4, pc}
   82c5e:	4620      	mov	r0, r4
   82c60:	b002      	add	sp, #8
   82c62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   82c66:	f7ff bf4b 	b.w	82b00 <__sflush_r>
   82c6a:	9101      	str	r1, [sp, #4]
   82c6c:	f000 f880 	bl	82d70 <__sinit>
   82c70:	9901      	ldr	r1, [sp, #4]
   82c72:	e7ef      	b.n	82c54 <_fflush_r+0xc>

00082c74 <_cleanup_r>:
   82c74:	4901      	ldr	r1, [pc, #4]	; (82c7c <_cleanup_r+0x8>)
   82c76:	f000 bbaf 	b.w	833d8 <_fwalk_reent>
   82c7a:	bf00      	nop
   82c7c:	00084279 	.word	0x00084279

00082c80 <__sinit.part.1>:
   82c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   82c84:	4607      	mov	r7, r0
   82c86:	4835      	ldr	r0, [pc, #212]	; (82d5c <__sinit.part.1+0xdc>)
   82c88:	687d      	ldr	r5, [r7, #4]
   82c8a:	2400      	movs	r4, #0
   82c8c:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   82c90:	2304      	movs	r3, #4
   82c92:	2103      	movs	r1, #3
   82c94:	63f8      	str	r0, [r7, #60]	; 0x3c
   82c96:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   82c9a:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   82c9e:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   82ca2:	b083      	sub	sp, #12
   82ca4:	602c      	str	r4, [r5, #0]
   82ca6:	606c      	str	r4, [r5, #4]
   82ca8:	60ac      	str	r4, [r5, #8]
   82caa:	666c      	str	r4, [r5, #100]	; 0x64
   82cac:	81ec      	strh	r4, [r5, #14]
   82cae:	612c      	str	r4, [r5, #16]
   82cb0:	616c      	str	r4, [r5, #20]
   82cb2:	61ac      	str	r4, [r5, #24]
   82cb4:	81ab      	strh	r3, [r5, #12]
   82cb6:	4621      	mov	r1, r4
   82cb8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82cbc:	2208      	movs	r2, #8
   82cbe:	f7fe fd9d 	bl	817fc <memset>
   82cc2:	f8df b09c 	ldr.w	fp, [pc, #156]	; 82d60 <__sinit.part.1+0xe0>
   82cc6:	68be      	ldr	r6, [r7, #8]
   82cc8:	f8df a098 	ldr.w	sl, [pc, #152]	; 82d64 <__sinit.part.1+0xe4>
   82ccc:	f8df 9098 	ldr.w	r9, [pc, #152]	; 82d68 <__sinit.part.1+0xe8>
   82cd0:	f8df 8098 	ldr.w	r8, [pc, #152]	; 82d6c <__sinit.part.1+0xec>
   82cd4:	2301      	movs	r3, #1
   82cd6:	2209      	movs	r2, #9
   82cd8:	f8c5 b020 	str.w	fp, [r5, #32]
   82cdc:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82ce0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82ce4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82ce8:	61ed      	str	r5, [r5, #28]
   82cea:	4621      	mov	r1, r4
   82cec:	81f3      	strh	r3, [r6, #14]
   82cee:	81b2      	strh	r2, [r6, #12]
   82cf0:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   82cf4:	6034      	str	r4, [r6, #0]
   82cf6:	6074      	str	r4, [r6, #4]
   82cf8:	60b4      	str	r4, [r6, #8]
   82cfa:	6674      	str	r4, [r6, #100]	; 0x64
   82cfc:	6134      	str	r4, [r6, #16]
   82cfe:	6174      	str	r4, [r6, #20]
   82d00:	61b4      	str	r4, [r6, #24]
   82d02:	2208      	movs	r2, #8
   82d04:	9301      	str	r3, [sp, #4]
   82d06:	f7fe fd79 	bl	817fc <memset>
   82d0a:	68fd      	ldr	r5, [r7, #12]
   82d0c:	2012      	movs	r0, #18
   82d0e:	2202      	movs	r2, #2
   82d10:	61f6      	str	r6, [r6, #28]
   82d12:	f8c6 b020 	str.w	fp, [r6, #32]
   82d16:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   82d1a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   82d1e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   82d22:	4621      	mov	r1, r4
   82d24:	81a8      	strh	r0, [r5, #12]
   82d26:	81ea      	strh	r2, [r5, #14]
   82d28:	602c      	str	r4, [r5, #0]
   82d2a:	606c      	str	r4, [r5, #4]
   82d2c:	60ac      	str	r4, [r5, #8]
   82d2e:	666c      	str	r4, [r5, #100]	; 0x64
   82d30:	612c      	str	r4, [r5, #16]
   82d32:	616c      	str	r4, [r5, #20]
   82d34:	61ac      	str	r4, [r5, #24]
   82d36:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   82d3a:	2208      	movs	r2, #8
   82d3c:	f7fe fd5e 	bl	817fc <memset>
   82d40:	9b01      	ldr	r3, [sp, #4]
   82d42:	61ed      	str	r5, [r5, #28]
   82d44:	f8c5 b020 	str.w	fp, [r5, #32]
   82d48:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   82d4c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   82d50:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   82d54:	63bb      	str	r3, [r7, #56]	; 0x38
   82d56:	b003      	add	sp, #12
   82d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   82d5c:	00082c75 	.word	0x00082c75
   82d60:	00083fe1 	.word	0x00083fe1
   82d64:	00084005 	.word	0x00084005
   82d68:	00084041 	.word	0x00084041
   82d6c:	00084061 	.word	0x00084061

00082d70 <__sinit>:
   82d70:	6b83      	ldr	r3, [r0, #56]	; 0x38
   82d72:	b103      	cbz	r3, 82d76 <__sinit+0x6>
   82d74:	4770      	bx	lr
   82d76:	f7ff bf83 	b.w	82c80 <__sinit.part.1>
   82d7a:	bf00      	nop

00082d7c <__sfp_lock_acquire>:
   82d7c:	4770      	bx	lr
   82d7e:	bf00      	nop

00082d80 <__sfp_lock_release>:
   82d80:	4770      	bx	lr
   82d82:	bf00      	nop

00082d84 <__libc_fini_array>:
   82d84:	b538      	push	{r3, r4, r5, lr}
   82d86:	4d07      	ldr	r5, [pc, #28]	; (82da4 <__libc_fini_array+0x20>)
   82d88:	4c07      	ldr	r4, [pc, #28]	; (82da8 <__libc_fini_array+0x24>)
   82d8a:	1b2c      	subs	r4, r5, r4
   82d8c:	10a4      	asrs	r4, r4, #2
   82d8e:	d005      	beq.n	82d9c <__libc_fini_array+0x18>
   82d90:	3c01      	subs	r4, #1
   82d92:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   82d96:	4798      	blx	r3
   82d98:	2c00      	cmp	r4, #0
   82d9a:	d1f9      	bne.n	82d90 <__libc_fini_array+0xc>
   82d9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   82da0:	f001 bd04 	b.w	847ac <_fini>
   82da4:	000847bc 	.word	0x000847bc
   82da8:	000847b8 	.word	0x000847b8

00082dac <__fputwc>:
   82dac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82db0:	b082      	sub	sp, #8
   82db2:	4606      	mov	r6, r0
   82db4:	460f      	mov	r7, r1
   82db6:	4614      	mov	r4, r2
   82db8:	f000 fb3a 	bl	83430 <__locale_mb_cur_max>
   82dbc:	2801      	cmp	r0, #1
   82dbe:	d032      	beq.n	82e26 <__fputwc+0x7a>
   82dc0:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   82dc4:	463a      	mov	r2, r7
   82dc6:	a901      	add	r1, sp, #4
   82dc8:	4630      	mov	r0, r6
   82dca:	f001 f9a3 	bl	84114 <_wcrtomb_r>
   82dce:	f1b0 3fff 	cmp.w	r0, #4294967295
   82dd2:	4680      	mov	r8, r0
   82dd4:	d020      	beq.n	82e18 <__fputwc+0x6c>
   82dd6:	b370      	cbz	r0, 82e36 <__fputwc+0x8a>
   82dd8:	f89d 1004 	ldrb.w	r1, [sp, #4]
   82ddc:	2500      	movs	r5, #0
   82dde:	e008      	b.n	82df2 <__fputwc+0x46>
   82de0:	6823      	ldr	r3, [r4, #0]
   82de2:	1c5a      	adds	r2, r3, #1
   82de4:	6022      	str	r2, [r4, #0]
   82de6:	7019      	strb	r1, [r3, #0]
   82de8:	3501      	adds	r5, #1
   82dea:	4545      	cmp	r5, r8
   82dec:	d223      	bcs.n	82e36 <__fputwc+0x8a>
   82dee:	ab01      	add	r3, sp, #4
   82df0:	5d59      	ldrb	r1, [r3, r5]
   82df2:	68a3      	ldr	r3, [r4, #8]
   82df4:	3b01      	subs	r3, #1
   82df6:	2b00      	cmp	r3, #0
   82df8:	60a3      	str	r3, [r4, #8]
   82dfa:	daf1      	bge.n	82de0 <__fputwc+0x34>
   82dfc:	69a2      	ldr	r2, [r4, #24]
   82dfe:	4293      	cmp	r3, r2
   82e00:	db01      	blt.n	82e06 <__fputwc+0x5a>
   82e02:	290a      	cmp	r1, #10
   82e04:	d1ec      	bne.n	82de0 <__fputwc+0x34>
   82e06:	4622      	mov	r2, r4
   82e08:	4630      	mov	r0, r6
   82e0a:	f001 f92d 	bl	84068 <__swbuf_r>
   82e0e:	1c43      	adds	r3, r0, #1
   82e10:	d1ea      	bne.n	82de8 <__fputwc+0x3c>
   82e12:	b002      	add	sp, #8
   82e14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82e18:	89a3      	ldrh	r3, [r4, #12]
   82e1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   82e1e:	81a3      	strh	r3, [r4, #12]
   82e20:	b002      	add	sp, #8
   82e22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82e26:	1e7b      	subs	r3, r7, #1
   82e28:	2bfe      	cmp	r3, #254	; 0xfe
   82e2a:	d8c9      	bhi.n	82dc0 <__fputwc+0x14>
   82e2c:	b2f9      	uxtb	r1, r7
   82e2e:	4680      	mov	r8, r0
   82e30:	f88d 1004 	strb.w	r1, [sp, #4]
   82e34:	e7d2      	b.n	82ddc <__fputwc+0x30>
   82e36:	4638      	mov	r0, r7
   82e38:	b002      	add	sp, #8
   82e3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   82e3e:	bf00      	nop

00082e40 <_fputwc_r>:
   82e40:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   82e44:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   82e48:	d10a      	bne.n	82e60 <_fputwc_r+0x20>
   82e4a:	b410      	push	{r4}
   82e4c:	6e54      	ldr	r4, [r2, #100]	; 0x64
   82e4e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   82e52:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
   82e56:	6654      	str	r4, [r2, #100]	; 0x64
   82e58:	8193      	strh	r3, [r2, #12]
   82e5a:	bc10      	pop	{r4}
   82e5c:	f7ff bfa6 	b.w	82dac <__fputwc>
   82e60:	f7ff bfa4 	b.w	82dac <__fputwc>

00082e64 <_malloc_trim_r>:
   82e64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   82e66:	460c      	mov	r4, r1
   82e68:	4f22      	ldr	r7, [pc, #136]	; (82ef4 <_malloc_trim_r+0x90>)
   82e6a:	4606      	mov	r6, r0
   82e6c:	f000 feb8 	bl	83be0 <__malloc_lock>
   82e70:	68bb      	ldr	r3, [r7, #8]
   82e72:	685d      	ldr	r5, [r3, #4]
   82e74:	f025 0503 	bic.w	r5, r5, #3
   82e78:	1b29      	subs	r1, r5, r4
   82e7a:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   82e7e:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   82e82:	f021 010f 	bic.w	r1, r1, #15
   82e86:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   82e8a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   82e8e:	db07      	blt.n	82ea0 <_malloc_trim_r+0x3c>
   82e90:	2100      	movs	r1, #0
   82e92:	4630      	mov	r0, r6
   82e94:	f001 f892 	bl	83fbc <_sbrk_r>
   82e98:	68bb      	ldr	r3, [r7, #8]
   82e9a:	442b      	add	r3, r5
   82e9c:	4298      	cmp	r0, r3
   82e9e:	d004      	beq.n	82eaa <_malloc_trim_r+0x46>
   82ea0:	4630      	mov	r0, r6
   82ea2:	f000 fe9f 	bl	83be4 <__malloc_unlock>
   82ea6:	2000      	movs	r0, #0
   82ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82eaa:	4261      	negs	r1, r4
   82eac:	4630      	mov	r0, r6
   82eae:	f001 f885 	bl	83fbc <_sbrk_r>
   82eb2:	3001      	adds	r0, #1
   82eb4:	d00d      	beq.n	82ed2 <_malloc_trim_r+0x6e>
   82eb6:	4b10      	ldr	r3, [pc, #64]	; (82ef8 <_malloc_trim_r+0x94>)
   82eb8:	68ba      	ldr	r2, [r7, #8]
   82eba:	6819      	ldr	r1, [r3, #0]
   82ebc:	1b2d      	subs	r5, r5, r4
   82ebe:	f045 0501 	orr.w	r5, r5, #1
   82ec2:	4630      	mov	r0, r6
   82ec4:	1b09      	subs	r1, r1, r4
   82ec6:	6055      	str	r5, [r2, #4]
   82ec8:	6019      	str	r1, [r3, #0]
   82eca:	f000 fe8b 	bl	83be4 <__malloc_unlock>
   82ece:	2001      	movs	r0, #1
   82ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   82ed2:	2100      	movs	r1, #0
   82ed4:	4630      	mov	r0, r6
   82ed6:	f001 f871 	bl	83fbc <_sbrk_r>
   82eda:	68ba      	ldr	r2, [r7, #8]
   82edc:	1a83      	subs	r3, r0, r2
   82ede:	2b0f      	cmp	r3, #15
   82ee0:	ddde      	ble.n	82ea0 <_malloc_trim_r+0x3c>
   82ee2:	4c06      	ldr	r4, [pc, #24]	; (82efc <_malloc_trim_r+0x98>)
   82ee4:	4904      	ldr	r1, [pc, #16]	; (82ef8 <_malloc_trim_r+0x94>)
   82ee6:	6824      	ldr	r4, [r4, #0]
   82ee8:	f043 0301 	orr.w	r3, r3, #1
   82eec:	1b00      	subs	r0, r0, r4
   82eee:	6053      	str	r3, [r2, #4]
   82ef0:	6008      	str	r0, [r1, #0]
   82ef2:	e7d5      	b.n	82ea0 <_malloc_trim_r+0x3c>
   82ef4:	20070598 	.word	0x20070598
   82ef8:	20070b7c 	.word	0x20070b7c
   82efc:	200709a4 	.word	0x200709a4

00082f00 <_free_r>:
   82f00:	2900      	cmp	r1, #0
   82f02:	d045      	beq.n	82f90 <_free_r+0x90>
   82f04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   82f08:	460d      	mov	r5, r1
   82f0a:	4680      	mov	r8, r0
   82f0c:	f000 fe68 	bl	83be0 <__malloc_lock>
   82f10:	f855 7c04 	ldr.w	r7, [r5, #-4]
   82f14:	496a      	ldr	r1, [pc, #424]	; (830c0 <_free_r+0x1c0>)
   82f16:	f1a5 0408 	sub.w	r4, r5, #8
   82f1a:	f027 0301 	bic.w	r3, r7, #1
   82f1e:	18e2      	adds	r2, r4, r3
   82f20:	688e      	ldr	r6, [r1, #8]
   82f22:	6850      	ldr	r0, [r2, #4]
   82f24:	42b2      	cmp	r2, r6
   82f26:	f020 0003 	bic.w	r0, r0, #3
   82f2a:	d062      	beq.n	82ff2 <_free_r+0xf2>
   82f2c:	07fe      	lsls	r6, r7, #31
   82f2e:	6050      	str	r0, [r2, #4]
   82f30:	d40b      	bmi.n	82f4a <_free_r+0x4a>
   82f32:	f855 7c08 	ldr.w	r7, [r5, #-8]
   82f36:	f101 0e08 	add.w	lr, r1, #8
   82f3a:	1be4      	subs	r4, r4, r7
   82f3c:	68a5      	ldr	r5, [r4, #8]
   82f3e:	443b      	add	r3, r7
   82f40:	4575      	cmp	r5, lr
   82f42:	d06f      	beq.n	83024 <_free_r+0x124>
   82f44:	68e7      	ldr	r7, [r4, #12]
   82f46:	60ef      	str	r7, [r5, #12]
   82f48:	60bd      	str	r5, [r7, #8]
   82f4a:	1815      	adds	r5, r2, r0
   82f4c:	686d      	ldr	r5, [r5, #4]
   82f4e:	07ed      	lsls	r5, r5, #31
   82f50:	d542      	bpl.n	82fd8 <_free_r+0xd8>
   82f52:	f043 0201 	orr.w	r2, r3, #1
   82f56:	6062      	str	r2, [r4, #4]
   82f58:	50e3      	str	r3, [r4, r3]
   82f5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   82f5e:	d218      	bcs.n	82f92 <_free_r+0x92>
   82f60:	08db      	lsrs	r3, r3, #3
   82f62:	6848      	ldr	r0, [r1, #4]
   82f64:	109d      	asrs	r5, r3, #2
   82f66:	2201      	movs	r2, #1
   82f68:	3301      	adds	r3, #1
   82f6a:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   82f6e:	fa02 f505 	lsl.w	r5, r2, r5
   82f72:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
   82f76:	4328      	orrs	r0, r5
   82f78:	3a08      	subs	r2, #8
   82f7a:	60e2      	str	r2, [r4, #12]
   82f7c:	60a7      	str	r7, [r4, #8]
   82f7e:	6048      	str	r0, [r1, #4]
   82f80:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   82f84:	60fc      	str	r4, [r7, #12]
   82f86:	4640      	mov	r0, r8
   82f88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82f8c:	f000 be2a 	b.w	83be4 <__malloc_unlock>
   82f90:	4770      	bx	lr
   82f92:	0a5a      	lsrs	r2, r3, #9
   82f94:	2a04      	cmp	r2, #4
   82f96:	d853      	bhi.n	83040 <_free_r+0x140>
   82f98:	099a      	lsrs	r2, r3, #6
   82f9a:	f102 0739 	add.w	r7, r2, #57	; 0x39
   82f9e:	007f      	lsls	r7, r7, #1
   82fa0:	f102 0538 	add.w	r5, r2, #56	; 0x38
   82fa4:	eb01 0087 	add.w	r0, r1, r7, lsl #2
   82fa8:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
   82fac:	3808      	subs	r0, #8
   82fae:	4290      	cmp	r0, r2
   82fb0:	4943      	ldr	r1, [pc, #268]	; (830c0 <_free_r+0x1c0>)
   82fb2:	d04d      	beq.n	83050 <_free_r+0x150>
   82fb4:	6851      	ldr	r1, [r2, #4]
   82fb6:	f021 0103 	bic.w	r1, r1, #3
   82fba:	428b      	cmp	r3, r1
   82fbc:	d202      	bcs.n	82fc4 <_free_r+0xc4>
   82fbe:	6892      	ldr	r2, [r2, #8]
   82fc0:	4290      	cmp	r0, r2
   82fc2:	d1f7      	bne.n	82fb4 <_free_r+0xb4>
   82fc4:	68d0      	ldr	r0, [r2, #12]
   82fc6:	60e0      	str	r0, [r4, #12]
   82fc8:	60a2      	str	r2, [r4, #8]
   82fca:	6084      	str	r4, [r0, #8]
   82fcc:	60d4      	str	r4, [r2, #12]
   82fce:	4640      	mov	r0, r8
   82fd0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   82fd4:	f000 be06 	b.w	83be4 <__malloc_unlock>
   82fd8:	6895      	ldr	r5, [r2, #8]
   82fda:	4f3a      	ldr	r7, [pc, #232]	; (830c4 <_free_r+0x1c4>)
   82fdc:	4403      	add	r3, r0
   82fde:	42bd      	cmp	r5, r7
   82fe0:	d03f      	beq.n	83062 <_free_r+0x162>
   82fe2:	68d0      	ldr	r0, [r2, #12]
   82fe4:	f043 0201 	orr.w	r2, r3, #1
   82fe8:	60e8      	str	r0, [r5, #12]
   82fea:	6085      	str	r5, [r0, #8]
   82fec:	6062      	str	r2, [r4, #4]
   82fee:	50e3      	str	r3, [r4, r3]
   82ff0:	e7b3      	b.n	82f5a <_free_r+0x5a>
   82ff2:	07ff      	lsls	r7, r7, #31
   82ff4:	4403      	add	r3, r0
   82ff6:	d407      	bmi.n	83008 <_free_r+0x108>
   82ff8:	f855 5c08 	ldr.w	r5, [r5, #-8]
   82ffc:	1b64      	subs	r4, r4, r5
   82ffe:	68e2      	ldr	r2, [r4, #12]
   83000:	68a0      	ldr	r0, [r4, #8]
   83002:	442b      	add	r3, r5
   83004:	60c2      	str	r2, [r0, #12]
   83006:	6090      	str	r0, [r2, #8]
   83008:	4a2f      	ldr	r2, [pc, #188]	; (830c8 <_free_r+0x1c8>)
   8300a:	f043 0001 	orr.w	r0, r3, #1
   8300e:	6812      	ldr	r2, [r2, #0]
   83010:	6060      	str	r0, [r4, #4]
   83012:	4293      	cmp	r3, r2
   83014:	608c      	str	r4, [r1, #8]
   83016:	d3b6      	bcc.n	82f86 <_free_r+0x86>
   83018:	4b2c      	ldr	r3, [pc, #176]	; (830cc <_free_r+0x1cc>)
   8301a:	4640      	mov	r0, r8
   8301c:	6819      	ldr	r1, [r3, #0]
   8301e:	f7ff ff21 	bl	82e64 <_malloc_trim_r>
   83022:	e7b0      	b.n	82f86 <_free_r+0x86>
   83024:	1811      	adds	r1, r2, r0
   83026:	6849      	ldr	r1, [r1, #4]
   83028:	07c9      	lsls	r1, r1, #31
   8302a:	d444      	bmi.n	830b6 <_free_r+0x1b6>
   8302c:	6891      	ldr	r1, [r2, #8]
   8302e:	4403      	add	r3, r0
   83030:	68d2      	ldr	r2, [r2, #12]
   83032:	f043 0001 	orr.w	r0, r3, #1
   83036:	60ca      	str	r2, [r1, #12]
   83038:	6091      	str	r1, [r2, #8]
   8303a:	6060      	str	r0, [r4, #4]
   8303c:	50e3      	str	r3, [r4, r3]
   8303e:	e7a2      	b.n	82f86 <_free_r+0x86>
   83040:	2a14      	cmp	r2, #20
   83042:	d817      	bhi.n	83074 <_free_r+0x174>
   83044:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   83048:	007f      	lsls	r7, r7, #1
   8304a:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   8304e:	e7a9      	b.n	82fa4 <_free_r+0xa4>
   83050:	10aa      	asrs	r2, r5, #2
   83052:	684b      	ldr	r3, [r1, #4]
   83054:	2501      	movs	r5, #1
   83056:	fa05 f202 	lsl.w	r2, r5, r2
   8305a:	4313      	orrs	r3, r2
   8305c:	604b      	str	r3, [r1, #4]
   8305e:	4602      	mov	r2, r0
   83060:	e7b1      	b.n	82fc6 <_free_r+0xc6>
   83062:	f043 0201 	orr.w	r2, r3, #1
   83066:	614c      	str	r4, [r1, #20]
   83068:	610c      	str	r4, [r1, #16]
   8306a:	60e5      	str	r5, [r4, #12]
   8306c:	60a5      	str	r5, [r4, #8]
   8306e:	6062      	str	r2, [r4, #4]
   83070:	50e3      	str	r3, [r4, r3]
   83072:	e788      	b.n	82f86 <_free_r+0x86>
   83074:	2a54      	cmp	r2, #84	; 0x54
   83076:	d806      	bhi.n	83086 <_free_r+0x186>
   83078:	0b1a      	lsrs	r2, r3, #12
   8307a:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   8307e:	007f      	lsls	r7, r7, #1
   83080:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   83084:	e78e      	b.n	82fa4 <_free_r+0xa4>
   83086:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   8308a:	d806      	bhi.n	8309a <_free_r+0x19a>
   8308c:	0bda      	lsrs	r2, r3, #15
   8308e:	f102 0778 	add.w	r7, r2, #120	; 0x78
   83092:	007f      	lsls	r7, r7, #1
   83094:	f102 0577 	add.w	r5, r2, #119	; 0x77
   83098:	e784      	b.n	82fa4 <_free_r+0xa4>
   8309a:	f240 5054 	movw	r0, #1364	; 0x554
   8309e:	4282      	cmp	r2, r0
   830a0:	d806      	bhi.n	830b0 <_free_r+0x1b0>
   830a2:	0c9a      	lsrs	r2, r3, #18
   830a4:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   830a8:	007f      	lsls	r7, r7, #1
   830aa:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   830ae:	e779      	b.n	82fa4 <_free_r+0xa4>
   830b0:	27fe      	movs	r7, #254	; 0xfe
   830b2:	257e      	movs	r5, #126	; 0x7e
   830b4:	e776      	b.n	82fa4 <_free_r+0xa4>
   830b6:	f043 0201 	orr.w	r2, r3, #1
   830ba:	6062      	str	r2, [r4, #4]
   830bc:	50e3      	str	r3, [r4, r3]
   830be:	e762      	b.n	82f86 <_free_r+0x86>
   830c0:	20070598 	.word	0x20070598
   830c4:	200705a0 	.word	0x200705a0
   830c8:	200709a0 	.word	0x200709a0
   830cc:	20070b78 	.word	0x20070b78

000830d0 <__sfvwrite_r>:
   830d0:	6893      	ldr	r3, [r2, #8]
   830d2:	2b00      	cmp	r3, #0
   830d4:	f000 80ab 	beq.w	8322e <__sfvwrite_r+0x15e>
   830d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   830dc:	898b      	ldrh	r3, [r1, #12]
   830de:	b085      	sub	sp, #20
   830e0:	460c      	mov	r4, r1
   830e2:	0719      	lsls	r1, r3, #28
   830e4:	9002      	str	r0, [sp, #8]
   830e6:	4616      	mov	r6, r2
   830e8:	d528      	bpl.n	8313c <__sfvwrite_r+0x6c>
   830ea:	6922      	ldr	r2, [r4, #16]
   830ec:	b332      	cbz	r2, 8313c <__sfvwrite_r+0x6c>
   830ee:	f003 0802 	and.w	r8, r3, #2
   830f2:	fa1f f088 	uxth.w	r0, r8
   830f6:	6835      	ldr	r5, [r6, #0]
   830f8:	b378      	cbz	r0, 8315a <__sfvwrite_r+0x8a>
   830fa:	f04f 0900 	mov.w	r9, #0
   830fe:	46c8      	mov	r8, r9
   83100:	f8df a2d0 	ldr.w	sl, [pc, #720]	; 833d4 <__sfvwrite_r+0x304>
   83104:	f1b8 0f00 	cmp.w	r8, #0
   83108:	f000 808b 	beq.w	83222 <__sfvwrite_r+0x152>
   8310c:	45d0      	cmp	r8, sl
   8310e:	4643      	mov	r3, r8
   83110:	464a      	mov	r2, r9
   83112:	bf28      	it	cs
   83114:	4653      	movcs	r3, sl
   83116:	69e1      	ldr	r1, [r4, #28]
   83118:	9802      	ldr	r0, [sp, #8]
   8311a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8311c:	47b8      	blx	r7
   8311e:	2800      	cmp	r0, #0
   83120:	f340 80a5 	ble.w	8326e <__sfvwrite_r+0x19e>
   83124:	68b3      	ldr	r3, [r6, #8]
   83126:	4481      	add	r9, r0
   83128:	1a1b      	subs	r3, r3, r0
   8312a:	ebc0 0808 	rsb	r8, r0, r8
   8312e:	60b3      	str	r3, [r6, #8]
   83130:	2b00      	cmp	r3, #0
   83132:	d1e7      	bne.n	83104 <__sfvwrite_r+0x34>
   83134:	2000      	movs	r0, #0
   83136:	b005      	add	sp, #20
   83138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8313c:	4621      	mov	r1, r4
   8313e:	9802      	ldr	r0, [sp, #8]
   83140:	f7ff fc6a 	bl	82a18 <__swsetup_r>
   83144:	2800      	cmp	r0, #0
   83146:	f040 813c 	bne.w	833c2 <__sfvwrite_r+0x2f2>
   8314a:	89a3      	ldrh	r3, [r4, #12]
   8314c:	6835      	ldr	r5, [r6, #0]
   8314e:	f003 0802 	and.w	r8, r3, #2
   83152:	fa1f f088 	uxth.w	r0, r8
   83156:	2800      	cmp	r0, #0
   83158:	d1cf      	bne.n	830fa <__sfvwrite_r+0x2a>
   8315a:	f013 0901 	ands.w	r9, r3, #1
   8315e:	f040 8090 	bne.w	83282 <__sfvwrite_r+0x1b2>
   83162:	464f      	mov	r7, r9
   83164:	9601      	str	r6, [sp, #4]
   83166:	2f00      	cmp	r7, #0
   83168:	d056      	beq.n	83218 <__sfvwrite_r+0x148>
   8316a:	059a      	lsls	r2, r3, #22
   8316c:	f8d4 8008 	ldr.w	r8, [r4, #8]
   83170:	d55f      	bpl.n	83232 <__sfvwrite_r+0x162>
   83172:	4547      	cmp	r7, r8
   83174:	46c2      	mov	sl, r8
   83176:	f0c0 80bf 	bcc.w	832f8 <__sfvwrite_r+0x228>
   8317a:	f413 6f90 	tst.w	r3, #1152	; 0x480
   8317e:	f000 80bd 	beq.w	832fc <__sfvwrite_r+0x22c>
   83182:	6962      	ldr	r2, [r4, #20]
   83184:	6820      	ldr	r0, [r4, #0]
   83186:	6921      	ldr	r1, [r4, #16]
   83188:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   8318c:	ebc1 0a00 	rsb	sl, r1, r0
   83190:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   83194:	f10a 0001 	add.w	r0, sl, #1
   83198:	ea4f 0868 	mov.w	r8, r8, asr #1
   8319c:	4438      	add	r0, r7
   8319e:	4540      	cmp	r0, r8
   831a0:	4642      	mov	r2, r8
   831a2:	bf84      	itt	hi
   831a4:	4680      	movhi	r8, r0
   831a6:	4642      	movhi	r2, r8
   831a8:	055b      	lsls	r3, r3, #21
   831aa:	f140 80f2 	bpl.w	83392 <__sfvwrite_r+0x2c2>
   831ae:	4611      	mov	r1, r2
   831b0:	9802      	ldr	r0, [sp, #8]
   831b2:	f000 f9bf 	bl	83534 <_malloc_r>
   831b6:	4683      	mov	fp, r0
   831b8:	2800      	cmp	r0, #0
   831ba:	f000 8105 	beq.w	833c8 <__sfvwrite_r+0x2f8>
   831be:	4652      	mov	r2, sl
   831c0:	6921      	ldr	r1, [r4, #16]
   831c2:	f7fe faa5 	bl	81710 <memcpy>
   831c6:	89a3      	ldrh	r3, [r4, #12]
   831c8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   831cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   831d0:	81a3      	strh	r3, [r4, #12]
   831d2:	ebca 0308 	rsb	r3, sl, r8
   831d6:	eb0b 000a 	add.w	r0, fp, sl
   831da:	f8c4 8014 	str.w	r8, [r4, #20]
   831de:	46ba      	mov	sl, r7
   831e0:	46b8      	mov	r8, r7
   831e2:	f8c4 b010 	str.w	fp, [r4, #16]
   831e6:	6020      	str	r0, [r4, #0]
   831e8:	60a3      	str	r3, [r4, #8]
   831ea:	4652      	mov	r2, sl
   831ec:	4649      	mov	r1, r9
   831ee:	f000 fc93 	bl	83b18 <memmove>
   831f2:	68a0      	ldr	r0, [r4, #8]
   831f4:	6823      	ldr	r3, [r4, #0]
   831f6:	ebc8 0000 	rsb	r0, r8, r0
   831fa:	60a0      	str	r0, [r4, #8]
   831fc:	4638      	mov	r0, r7
   831fe:	4453      	add	r3, sl
   83200:	6023      	str	r3, [r4, #0]
   83202:	9a01      	ldr	r2, [sp, #4]
   83204:	4481      	add	r9, r0
   83206:	6893      	ldr	r3, [r2, #8]
   83208:	1a3f      	subs	r7, r7, r0
   8320a:	1a1b      	subs	r3, r3, r0
   8320c:	6093      	str	r3, [r2, #8]
   8320e:	2b00      	cmp	r3, #0
   83210:	d090      	beq.n	83134 <__sfvwrite_r+0x64>
   83212:	89a3      	ldrh	r3, [r4, #12]
   83214:	2f00      	cmp	r7, #0
   83216:	d1a8      	bne.n	8316a <__sfvwrite_r+0x9a>
   83218:	f8d5 9000 	ldr.w	r9, [r5]
   8321c:	686f      	ldr	r7, [r5, #4]
   8321e:	3508      	adds	r5, #8
   83220:	e7a1      	b.n	83166 <__sfvwrite_r+0x96>
   83222:	f8d5 9000 	ldr.w	r9, [r5]
   83226:	f8d5 8004 	ldr.w	r8, [r5, #4]
   8322a:	3508      	adds	r5, #8
   8322c:	e76a      	b.n	83104 <__sfvwrite_r+0x34>
   8322e:	2000      	movs	r0, #0
   83230:	4770      	bx	lr
   83232:	6820      	ldr	r0, [r4, #0]
   83234:	6923      	ldr	r3, [r4, #16]
   83236:	4298      	cmp	r0, r3
   83238:	d803      	bhi.n	83242 <__sfvwrite_r+0x172>
   8323a:	6962      	ldr	r2, [r4, #20]
   8323c:	4297      	cmp	r7, r2
   8323e:	f080 8083 	bcs.w	83348 <__sfvwrite_r+0x278>
   83242:	45b8      	cmp	r8, r7
   83244:	bf28      	it	cs
   83246:	46b8      	movcs	r8, r7
   83248:	4649      	mov	r1, r9
   8324a:	4642      	mov	r2, r8
   8324c:	f000 fc64 	bl	83b18 <memmove>
   83250:	68a3      	ldr	r3, [r4, #8]
   83252:	6822      	ldr	r2, [r4, #0]
   83254:	ebc8 0303 	rsb	r3, r8, r3
   83258:	4442      	add	r2, r8
   8325a:	60a3      	str	r3, [r4, #8]
   8325c:	6022      	str	r2, [r4, #0]
   8325e:	2b00      	cmp	r3, #0
   83260:	d148      	bne.n	832f4 <__sfvwrite_r+0x224>
   83262:	4621      	mov	r1, r4
   83264:	9802      	ldr	r0, [sp, #8]
   83266:	f7ff fcef 	bl	82c48 <_fflush_r>
   8326a:	2800      	cmp	r0, #0
   8326c:	d042      	beq.n	832f4 <__sfvwrite_r+0x224>
   8326e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   83272:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   83276:	f04f 30ff 	mov.w	r0, #4294967295
   8327a:	81a3      	strh	r3, [r4, #12]
   8327c:	b005      	add	sp, #20
   8327e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83282:	4680      	mov	r8, r0
   83284:	4682      	mov	sl, r0
   83286:	4681      	mov	r9, r0
   83288:	9001      	str	r0, [sp, #4]
   8328a:	f1b9 0f00 	cmp.w	r9, #0
   8328e:	d029      	beq.n	832e4 <__sfvwrite_r+0x214>
   83290:	9b01      	ldr	r3, [sp, #4]
   83292:	2b00      	cmp	r3, #0
   83294:	d04b      	beq.n	8332e <__sfvwrite_r+0x25e>
   83296:	45c8      	cmp	r8, r9
   83298:	46c3      	mov	fp, r8
   8329a:	bf28      	it	cs
   8329c:	46cb      	movcs	fp, r9
   8329e:	6820      	ldr	r0, [r4, #0]
   832a0:	6923      	ldr	r3, [r4, #16]
   832a2:	465f      	mov	r7, fp
   832a4:	4298      	cmp	r0, r3
   832a6:	6962      	ldr	r2, [r4, #20]
   832a8:	d903      	bls.n	832b2 <__sfvwrite_r+0x1e2>
   832aa:	68a3      	ldr	r3, [r4, #8]
   832ac:	4413      	add	r3, r2
   832ae:	459b      	cmp	fp, r3
   832b0:	dc5c      	bgt.n	8336c <__sfvwrite_r+0x29c>
   832b2:	4593      	cmp	fp, r2
   832b4:	db24      	blt.n	83300 <__sfvwrite_r+0x230>
   832b6:	4613      	mov	r3, r2
   832b8:	6a67      	ldr	r7, [r4, #36]	; 0x24
   832ba:	4652      	mov	r2, sl
   832bc:	69e1      	ldr	r1, [r4, #28]
   832be:	9802      	ldr	r0, [sp, #8]
   832c0:	47b8      	blx	r7
   832c2:	1e07      	subs	r7, r0, #0
   832c4:	ddd3      	ble.n	8326e <__sfvwrite_r+0x19e>
   832c6:	ebb8 0807 	subs.w	r8, r8, r7
   832ca:	d027      	beq.n	8331c <__sfvwrite_r+0x24c>
   832cc:	68b3      	ldr	r3, [r6, #8]
   832ce:	44ba      	add	sl, r7
   832d0:	1bdb      	subs	r3, r3, r7
   832d2:	ebc7 0909 	rsb	r9, r7, r9
   832d6:	60b3      	str	r3, [r6, #8]
   832d8:	2b00      	cmp	r3, #0
   832da:	f43f af2b 	beq.w	83134 <__sfvwrite_r+0x64>
   832de:	f1b9 0f00 	cmp.w	r9, #0
   832e2:	d1d5      	bne.n	83290 <__sfvwrite_r+0x1c0>
   832e4:	2300      	movs	r3, #0
   832e6:	f8d5 a000 	ldr.w	sl, [r5]
   832ea:	f8d5 9004 	ldr.w	r9, [r5, #4]
   832ee:	9301      	str	r3, [sp, #4]
   832f0:	3508      	adds	r5, #8
   832f2:	e7ca      	b.n	8328a <__sfvwrite_r+0x1ba>
   832f4:	4640      	mov	r0, r8
   832f6:	e784      	b.n	83202 <__sfvwrite_r+0x132>
   832f8:	46b8      	mov	r8, r7
   832fa:	46ba      	mov	sl, r7
   832fc:	6820      	ldr	r0, [r4, #0]
   832fe:	e774      	b.n	831ea <__sfvwrite_r+0x11a>
   83300:	465a      	mov	r2, fp
   83302:	4651      	mov	r1, sl
   83304:	f000 fc08 	bl	83b18 <memmove>
   83308:	68a2      	ldr	r2, [r4, #8]
   8330a:	6823      	ldr	r3, [r4, #0]
   8330c:	ebcb 0202 	rsb	r2, fp, r2
   83310:	445b      	add	r3, fp
   83312:	ebb8 0807 	subs.w	r8, r8, r7
   83316:	60a2      	str	r2, [r4, #8]
   83318:	6023      	str	r3, [r4, #0]
   8331a:	d1d7      	bne.n	832cc <__sfvwrite_r+0x1fc>
   8331c:	4621      	mov	r1, r4
   8331e:	9802      	ldr	r0, [sp, #8]
   83320:	f7ff fc92 	bl	82c48 <_fflush_r>
   83324:	2800      	cmp	r0, #0
   83326:	d1a2      	bne.n	8326e <__sfvwrite_r+0x19e>
   83328:	f8cd 8004 	str.w	r8, [sp, #4]
   8332c:	e7ce      	b.n	832cc <__sfvwrite_r+0x1fc>
   8332e:	464a      	mov	r2, r9
   83330:	210a      	movs	r1, #10
   83332:	4650      	mov	r0, sl
   83334:	f000 fbaa 	bl	83a8c <memchr>
   83338:	2800      	cmp	r0, #0
   8333a:	d03d      	beq.n	833b8 <__sfvwrite_r+0x2e8>
   8333c:	3001      	adds	r0, #1
   8333e:	2301      	movs	r3, #1
   83340:	ebca 0800 	rsb	r8, sl, r0
   83344:	9301      	str	r3, [sp, #4]
   83346:	e7a6      	b.n	83296 <__sfvwrite_r+0x1c6>
   83348:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   8334c:	42bb      	cmp	r3, r7
   8334e:	bf28      	it	cs
   83350:	463b      	movcs	r3, r7
   83352:	fb93 f3f2 	sdiv	r3, r3, r2
   83356:	69e1      	ldr	r1, [r4, #28]
   83358:	fb02 f303 	mul.w	r3, r2, r3
   8335c:	9802      	ldr	r0, [sp, #8]
   8335e:	464a      	mov	r2, r9
   83360:	6a66      	ldr	r6, [r4, #36]	; 0x24
   83362:	47b0      	blx	r6
   83364:	2800      	cmp	r0, #0
   83366:	f73f af4c 	bgt.w	83202 <__sfvwrite_r+0x132>
   8336a:	e780      	b.n	8326e <__sfvwrite_r+0x19e>
   8336c:	461a      	mov	r2, r3
   8336e:	4651      	mov	r1, sl
   83370:	9303      	str	r3, [sp, #12]
   83372:	f000 fbd1 	bl	83b18 <memmove>
   83376:	6822      	ldr	r2, [r4, #0]
   83378:	9b03      	ldr	r3, [sp, #12]
   8337a:	4621      	mov	r1, r4
   8337c:	441a      	add	r2, r3
   8337e:	6022      	str	r2, [r4, #0]
   83380:	9802      	ldr	r0, [sp, #8]
   83382:	f7ff fc61 	bl	82c48 <_fflush_r>
   83386:	9b03      	ldr	r3, [sp, #12]
   83388:	2800      	cmp	r0, #0
   8338a:	f47f af70 	bne.w	8326e <__sfvwrite_r+0x19e>
   8338e:	461f      	mov	r7, r3
   83390:	e799      	b.n	832c6 <__sfvwrite_r+0x1f6>
   83392:	9802      	ldr	r0, [sp, #8]
   83394:	f000 fc28 	bl	83be8 <_realloc_r>
   83398:	4683      	mov	fp, r0
   8339a:	2800      	cmp	r0, #0
   8339c:	f47f af19 	bne.w	831d2 <__sfvwrite_r+0x102>
   833a0:	9d02      	ldr	r5, [sp, #8]
   833a2:	6921      	ldr	r1, [r4, #16]
   833a4:	4628      	mov	r0, r5
   833a6:	f7ff fdab 	bl	82f00 <_free_r>
   833aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   833ae:	220c      	movs	r2, #12
   833b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   833b4:	602a      	str	r2, [r5, #0]
   833b6:	e75c      	b.n	83272 <__sfvwrite_r+0x1a2>
   833b8:	2301      	movs	r3, #1
   833ba:	f109 0801 	add.w	r8, r9, #1
   833be:	9301      	str	r3, [sp, #4]
   833c0:	e769      	b.n	83296 <__sfvwrite_r+0x1c6>
   833c2:	f04f 30ff 	mov.w	r0, #4294967295
   833c6:	e6b6      	b.n	83136 <__sfvwrite_r+0x66>
   833c8:	9a02      	ldr	r2, [sp, #8]
   833ca:	230c      	movs	r3, #12
   833cc:	6013      	str	r3, [r2, #0]
   833ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   833d2:	e74e      	b.n	83272 <__sfvwrite_r+0x1a2>
   833d4:	7ffffc00 	.word	0x7ffffc00

000833d8 <_fwalk_reent>:
   833d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   833dc:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   833e0:	d01e      	beq.n	83420 <_fwalk_reent+0x48>
   833e2:	4688      	mov	r8, r1
   833e4:	4607      	mov	r7, r0
   833e6:	f04f 0900 	mov.w	r9, #0
   833ea:	6875      	ldr	r5, [r6, #4]
   833ec:	68b4      	ldr	r4, [r6, #8]
   833ee:	3d01      	subs	r5, #1
   833f0:	d410      	bmi.n	83414 <_fwalk_reent+0x3c>
   833f2:	89a3      	ldrh	r3, [r4, #12]
   833f4:	3d01      	subs	r5, #1
   833f6:	2b01      	cmp	r3, #1
   833f8:	d908      	bls.n	8340c <_fwalk_reent+0x34>
   833fa:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   833fe:	3301      	adds	r3, #1
   83400:	d004      	beq.n	8340c <_fwalk_reent+0x34>
   83402:	4621      	mov	r1, r4
   83404:	4638      	mov	r0, r7
   83406:	47c0      	blx	r8
   83408:	ea49 0900 	orr.w	r9, r9, r0
   8340c:	1c6b      	adds	r3, r5, #1
   8340e:	f104 0468 	add.w	r4, r4, #104	; 0x68
   83412:	d1ee      	bne.n	833f2 <_fwalk_reent+0x1a>
   83414:	6836      	ldr	r6, [r6, #0]
   83416:	2e00      	cmp	r6, #0
   83418:	d1e7      	bne.n	833ea <_fwalk_reent+0x12>
   8341a:	4648      	mov	r0, r9
   8341c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   83420:	46b1      	mov	r9, r6
   83422:	4648      	mov	r0, r9
   83424:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00083428 <__locale_charset>:
   83428:	4800      	ldr	r0, [pc, #0]	; (8342c <__locale_charset+0x4>)
   8342a:	4770      	bx	lr
   8342c:	20070574 	.word	0x20070574

00083430 <__locale_mb_cur_max>:
   83430:	4b01      	ldr	r3, [pc, #4]	; (83438 <__locale_mb_cur_max+0x8>)
   83432:	6818      	ldr	r0, [r3, #0]
   83434:	4770      	bx	lr
   83436:	bf00      	nop
   83438:	20070594 	.word	0x20070594

0008343c <__swhatbuf_r>:
   8343c:	b570      	push	{r4, r5, r6, lr}
   8343e:	460e      	mov	r6, r1
   83440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83444:	b090      	sub	sp, #64	; 0x40
   83446:	2900      	cmp	r1, #0
   83448:	4614      	mov	r4, r2
   8344a:	461d      	mov	r5, r3
   8344c:	db14      	blt.n	83478 <__swhatbuf_r+0x3c>
   8344e:	aa01      	add	r2, sp, #4
   83450:	f000 ff54 	bl	842fc <_fstat_r>
   83454:	2800      	cmp	r0, #0
   83456:	db0f      	blt.n	83478 <__swhatbuf_r+0x3c>
   83458:	9a02      	ldr	r2, [sp, #8]
   8345a:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8345e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   83462:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   83466:	fab2 f282 	clz	r2, r2
   8346a:	f44f 6000 	mov.w	r0, #2048	; 0x800
   8346e:	0952      	lsrs	r2, r2, #5
   83470:	602a      	str	r2, [r5, #0]
   83472:	6023      	str	r3, [r4, #0]
   83474:	b010      	add	sp, #64	; 0x40
   83476:	bd70      	pop	{r4, r5, r6, pc}
   83478:	89b2      	ldrh	r2, [r6, #12]
   8347a:	2000      	movs	r0, #0
   8347c:	f002 0280 	and.w	r2, r2, #128	; 0x80
   83480:	b292      	uxth	r2, r2
   83482:	6028      	str	r0, [r5, #0]
   83484:	b11a      	cbz	r2, 8348e <__swhatbuf_r+0x52>
   83486:	2340      	movs	r3, #64	; 0x40
   83488:	6023      	str	r3, [r4, #0]
   8348a:	b010      	add	sp, #64	; 0x40
   8348c:	bd70      	pop	{r4, r5, r6, pc}
   8348e:	4610      	mov	r0, r2
   83490:	f44f 6380 	mov.w	r3, #1024	; 0x400
   83494:	6023      	str	r3, [r4, #0]
   83496:	b010      	add	sp, #64	; 0x40
   83498:	bd70      	pop	{r4, r5, r6, pc}
   8349a:	bf00      	nop

0008349c <__smakebuf_r>:
   8349c:	898a      	ldrh	r2, [r1, #12]
   8349e:	460b      	mov	r3, r1
   834a0:	0792      	lsls	r2, r2, #30
   834a2:	d506      	bpl.n	834b2 <__smakebuf_r+0x16>
   834a4:	f101 0243 	add.w	r2, r1, #67	; 0x43
   834a8:	2101      	movs	r1, #1
   834aa:	601a      	str	r2, [r3, #0]
   834ac:	611a      	str	r2, [r3, #16]
   834ae:	6159      	str	r1, [r3, #20]
   834b0:	4770      	bx	lr
   834b2:	b5f0      	push	{r4, r5, r6, r7, lr}
   834b4:	b083      	sub	sp, #12
   834b6:	ab01      	add	r3, sp, #4
   834b8:	466a      	mov	r2, sp
   834ba:	460c      	mov	r4, r1
   834bc:	4605      	mov	r5, r0
   834be:	f7ff ffbd 	bl	8343c <__swhatbuf_r>
   834c2:	9900      	ldr	r1, [sp, #0]
   834c4:	4606      	mov	r6, r0
   834c6:	4628      	mov	r0, r5
   834c8:	f000 f834 	bl	83534 <_malloc_r>
   834cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   834d0:	b1d0      	cbz	r0, 83508 <__smakebuf_r+0x6c>
   834d2:	e89d 0006 	ldmia.w	sp, {r1, r2}
   834d6:	4f12      	ldr	r7, [pc, #72]	; (83520 <__smakebuf_r+0x84>)
   834d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   834dc:	63ef      	str	r7, [r5, #60]	; 0x3c
   834de:	81a3      	strh	r3, [r4, #12]
   834e0:	6020      	str	r0, [r4, #0]
   834e2:	6120      	str	r0, [r4, #16]
   834e4:	6161      	str	r1, [r4, #20]
   834e6:	b91a      	cbnz	r2, 834f0 <__smakebuf_r+0x54>
   834e8:	4333      	orrs	r3, r6
   834ea:	81a3      	strh	r3, [r4, #12]
   834ec:	b003      	add	sp, #12
   834ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
   834f0:	4628      	mov	r0, r5
   834f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   834f6:	f000 ff15 	bl	84324 <_isatty_r>
   834fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   834fe:	2800      	cmp	r0, #0
   83500:	d0f2      	beq.n	834e8 <__smakebuf_r+0x4c>
   83502:	f043 0301 	orr.w	r3, r3, #1
   83506:	e7ef      	b.n	834e8 <__smakebuf_r+0x4c>
   83508:	059a      	lsls	r2, r3, #22
   8350a:	d4ef      	bmi.n	834ec <__smakebuf_r+0x50>
   8350c:	f104 0243 	add.w	r2, r4, #67	; 0x43
   83510:	f043 0302 	orr.w	r3, r3, #2
   83514:	2101      	movs	r1, #1
   83516:	81a3      	strh	r3, [r4, #12]
   83518:	6022      	str	r2, [r4, #0]
   8351a:	6122      	str	r2, [r4, #16]
   8351c:	6161      	str	r1, [r4, #20]
   8351e:	e7e5      	b.n	834ec <__smakebuf_r+0x50>
   83520:	00082c75 	.word	0x00082c75

00083524 <malloc>:
   83524:	4b02      	ldr	r3, [pc, #8]	; (83530 <malloc+0xc>)
   83526:	4601      	mov	r1, r0
   83528:	6818      	ldr	r0, [r3, #0]
   8352a:	f000 b803 	b.w	83534 <_malloc_r>
   8352e:	bf00      	nop
   83530:	20070570 	.word	0x20070570

00083534 <_malloc_r>:
   83534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83538:	f101 050b 	add.w	r5, r1, #11
   8353c:	2d16      	cmp	r5, #22
   8353e:	b083      	sub	sp, #12
   83540:	4606      	mov	r6, r0
   83542:	f240 80a0 	bls.w	83686 <_malloc_r+0x152>
   83546:	f035 0507 	bics.w	r5, r5, #7
   8354a:	f100 80c0 	bmi.w	836ce <_malloc_r+0x19a>
   8354e:	42a9      	cmp	r1, r5
   83550:	f200 80bd 	bhi.w	836ce <_malloc_r+0x19a>
   83554:	f000 fb44 	bl	83be0 <__malloc_lock>
   83558:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   8355c:	f0c0 8290 	bcc.w	83a80 <_malloc_r+0x54c>
   83560:	0a6b      	lsrs	r3, r5, #9
   83562:	f000 80bb 	beq.w	836dc <_malloc_r+0x1a8>
   83566:	2b04      	cmp	r3, #4
   83568:	f200 8177 	bhi.w	8385a <_malloc_r+0x326>
   8356c:	09a8      	lsrs	r0, r5, #6
   8356e:	f100 0e39 	add.w	lr, r0, #57	; 0x39
   83572:	ea4f 014e 	mov.w	r1, lr, lsl #1
   83576:	3038      	adds	r0, #56	; 0x38
   83578:	4fbe      	ldr	r7, [pc, #760]	; (83874 <_malloc_r+0x340>)
   8357a:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   8357e:	684c      	ldr	r4, [r1, #4]
   83580:	3908      	subs	r1, #8
   83582:	42a1      	cmp	r1, r4
   83584:	d107      	bne.n	83596 <_malloc_r+0x62>
   83586:	e0ae      	b.n	836e6 <_malloc_r+0x1b2>
   83588:	2a00      	cmp	r2, #0
   8358a:	f280 80ae 	bge.w	836ea <_malloc_r+0x1b6>
   8358e:	68e4      	ldr	r4, [r4, #12]
   83590:	42a1      	cmp	r1, r4
   83592:	f000 80a8 	beq.w	836e6 <_malloc_r+0x1b2>
   83596:	6863      	ldr	r3, [r4, #4]
   83598:	f023 0303 	bic.w	r3, r3, #3
   8359c:	1b5a      	subs	r2, r3, r5
   8359e:	2a0f      	cmp	r2, #15
   835a0:	ddf2      	ble.n	83588 <_malloc_r+0x54>
   835a2:	49b4      	ldr	r1, [pc, #720]	; (83874 <_malloc_r+0x340>)
   835a4:	693c      	ldr	r4, [r7, #16]
   835a6:	f101 0e08 	add.w	lr, r1, #8
   835aa:	4574      	cmp	r4, lr
   835ac:	f000 81a8 	beq.w	83900 <_malloc_r+0x3cc>
   835b0:	6863      	ldr	r3, [r4, #4]
   835b2:	f023 0303 	bic.w	r3, r3, #3
   835b6:	1b5a      	subs	r2, r3, r5
   835b8:	2a0f      	cmp	r2, #15
   835ba:	f300 818e 	bgt.w	838da <_malloc_r+0x3a6>
   835be:	2a00      	cmp	r2, #0
   835c0:	f8c1 e014 	str.w	lr, [r1, #20]
   835c4:	f8c1 e010 	str.w	lr, [r1, #16]
   835c8:	f280 8093 	bge.w	836f2 <_malloc_r+0x1be>
   835cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   835d0:	f080 815c 	bcs.w	8388c <_malloc_r+0x358>
   835d4:	08db      	lsrs	r3, r3, #3
   835d6:	684a      	ldr	r2, [r1, #4]
   835d8:	ea4f 09a3 	mov.w	r9, r3, asr #2
   835dc:	f04f 0c01 	mov.w	ip, #1
   835e0:	3301      	adds	r3, #1
   835e2:	f851 8033 	ldr.w	r8, [r1, r3, lsl #3]
   835e6:	fa0c f909 	lsl.w	r9, ip, r9
   835ea:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
   835ee:	ea49 0202 	orr.w	r2, r9, r2
   835f2:	f1ac 0c08 	sub.w	ip, ip, #8
   835f6:	f8c4 c00c 	str.w	ip, [r4, #12]
   835fa:	f8c4 8008 	str.w	r8, [r4, #8]
   835fe:	604a      	str	r2, [r1, #4]
   83600:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   83604:	f8c8 400c 	str.w	r4, [r8, #12]
   83608:	1083      	asrs	r3, r0, #2
   8360a:	2401      	movs	r4, #1
   8360c:	409c      	lsls	r4, r3
   8360e:	4294      	cmp	r4, r2
   83610:	d87c      	bhi.n	8370c <_malloc_r+0x1d8>
   83612:	4214      	tst	r4, r2
   83614:	d106      	bne.n	83624 <_malloc_r+0xf0>
   83616:	f020 0003 	bic.w	r0, r0, #3
   8361a:	0064      	lsls	r4, r4, #1
   8361c:	4214      	tst	r4, r2
   8361e:	f100 0004 	add.w	r0, r0, #4
   83622:	d0fa      	beq.n	8361a <_malloc_r+0xe6>
   83624:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   83628:	46cc      	mov	ip, r9
   8362a:	4680      	mov	r8, r0
   8362c:	f8dc 100c 	ldr.w	r1, [ip, #12]
   83630:	458c      	cmp	ip, r1
   83632:	d107      	bne.n	83644 <_malloc_r+0x110>
   83634:	e166      	b.n	83904 <_malloc_r+0x3d0>
   83636:	2a00      	cmp	r2, #0
   83638:	f280 8174 	bge.w	83924 <_malloc_r+0x3f0>
   8363c:	68c9      	ldr	r1, [r1, #12]
   8363e:	458c      	cmp	ip, r1
   83640:	f000 8160 	beq.w	83904 <_malloc_r+0x3d0>
   83644:	684b      	ldr	r3, [r1, #4]
   83646:	f023 0303 	bic.w	r3, r3, #3
   8364a:	1b5a      	subs	r2, r3, r5
   8364c:	2a0f      	cmp	r2, #15
   8364e:	ddf2      	ble.n	83636 <_malloc_r+0x102>
   83650:	460c      	mov	r4, r1
   83652:	68cb      	ldr	r3, [r1, #12]
   83654:	f854 cf08 	ldr.w	ip, [r4, #8]!
   83658:	f045 0801 	orr.w	r8, r5, #1
   8365c:	f8c1 8004 	str.w	r8, [r1, #4]
   83660:	440d      	add	r5, r1
   83662:	f042 0101 	orr.w	r1, r2, #1
   83666:	f8cc 300c 	str.w	r3, [ip, #12]
   8366a:	4630      	mov	r0, r6
   8366c:	f8c3 c008 	str.w	ip, [r3, #8]
   83670:	617d      	str	r5, [r7, #20]
   83672:	613d      	str	r5, [r7, #16]
   83674:	f8c5 e00c 	str.w	lr, [r5, #12]
   83678:	f8c5 e008 	str.w	lr, [r5, #8]
   8367c:	6069      	str	r1, [r5, #4]
   8367e:	50aa      	str	r2, [r5, r2]
   83680:	f000 fab0 	bl	83be4 <__malloc_unlock>
   83684:	e01f      	b.n	836c6 <_malloc_r+0x192>
   83686:	2910      	cmp	r1, #16
   83688:	d821      	bhi.n	836ce <_malloc_r+0x19a>
   8368a:	f000 faa9 	bl	83be0 <__malloc_lock>
   8368e:	2510      	movs	r5, #16
   83690:	2306      	movs	r3, #6
   83692:	2002      	movs	r0, #2
   83694:	4f77      	ldr	r7, [pc, #476]	; (83874 <_malloc_r+0x340>)
   83696:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   8369a:	685c      	ldr	r4, [r3, #4]
   8369c:	f1a3 0208 	sub.w	r2, r3, #8
   836a0:	4294      	cmp	r4, r2
   836a2:	f000 8138 	beq.w	83916 <_malloc_r+0x3e2>
   836a6:	6863      	ldr	r3, [r4, #4]
   836a8:	68e1      	ldr	r1, [r4, #12]
   836aa:	f023 0303 	bic.w	r3, r3, #3
   836ae:	4423      	add	r3, r4
   836b0:	685a      	ldr	r2, [r3, #4]
   836b2:	68a5      	ldr	r5, [r4, #8]
   836b4:	f042 0201 	orr.w	r2, r2, #1
   836b8:	60e9      	str	r1, [r5, #12]
   836ba:	4630      	mov	r0, r6
   836bc:	608d      	str	r5, [r1, #8]
   836be:	605a      	str	r2, [r3, #4]
   836c0:	f000 fa90 	bl	83be4 <__malloc_unlock>
   836c4:	3408      	adds	r4, #8
   836c6:	4620      	mov	r0, r4
   836c8:	b003      	add	sp, #12
   836ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   836ce:	2400      	movs	r4, #0
   836d0:	4620      	mov	r0, r4
   836d2:	230c      	movs	r3, #12
   836d4:	6033      	str	r3, [r6, #0]
   836d6:	b003      	add	sp, #12
   836d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   836dc:	2180      	movs	r1, #128	; 0x80
   836de:	f04f 0e40 	mov.w	lr, #64	; 0x40
   836e2:	203f      	movs	r0, #63	; 0x3f
   836e4:	e748      	b.n	83578 <_malloc_r+0x44>
   836e6:	4670      	mov	r0, lr
   836e8:	e75b      	b.n	835a2 <_malloc_r+0x6e>
   836ea:	4423      	add	r3, r4
   836ec:	685a      	ldr	r2, [r3, #4]
   836ee:	68e1      	ldr	r1, [r4, #12]
   836f0:	e7df      	b.n	836b2 <_malloc_r+0x17e>
   836f2:	4423      	add	r3, r4
   836f4:	685a      	ldr	r2, [r3, #4]
   836f6:	4630      	mov	r0, r6
   836f8:	f042 0201 	orr.w	r2, r2, #1
   836fc:	605a      	str	r2, [r3, #4]
   836fe:	3408      	adds	r4, #8
   83700:	f000 fa70 	bl	83be4 <__malloc_unlock>
   83704:	4620      	mov	r0, r4
   83706:	b003      	add	sp, #12
   83708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8370c:	68bc      	ldr	r4, [r7, #8]
   8370e:	6863      	ldr	r3, [r4, #4]
   83710:	f023 0803 	bic.w	r8, r3, #3
   83714:	45a8      	cmp	r8, r5
   83716:	d304      	bcc.n	83722 <_malloc_r+0x1ee>
   83718:	ebc5 0308 	rsb	r3, r5, r8
   8371c:	2b0f      	cmp	r3, #15
   8371e:	f300 808c 	bgt.w	8383a <_malloc_r+0x306>
   83722:	4b55      	ldr	r3, [pc, #340]	; (83878 <_malloc_r+0x344>)
   83724:	f8df 9160 	ldr.w	r9, [pc, #352]	; 83888 <_malloc_r+0x354>
   83728:	681a      	ldr	r2, [r3, #0]
   8372a:	f8d9 3000 	ldr.w	r3, [r9]
   8372e:	442a      	add	r2, r5
   83730:	3301      	adds	r3, #1
   83732:	eb04 0a08 	add.w	sl, r4, r8
   83736:	f000 8160 	beq.w	839fa <_malloc_r+0x4c6>
   8373a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   8373e:	320f      	adds	r2, #15
   83740:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
   83744:	f022 020f 	bic.w	r2, r2, #15
   83748:	4611      	mov	r1, r2
   8374a:	4630      	mov	r0, r6
   8374c:	9201      	str	r2, [sp, #4]
   8374e:	f000 fc35 	bl	83fbc <_sbrk_r>
   83752:	f1b0 3fff 	cmp.w	r0, #4294967295
   83756:	4683      	mov	fp, r0
   83758:	9a01      	ldr	r2, [sp, #4]
   8375a:	f000 8158 	beq.w	83a0e <_malloc_r+0x4da>
   8375e:	4582      	cmp	sl, r0
   83760:	f200 80fc 	bhi.w	8395c <_malloc_r+0x428>
   83764:	4b45      	ldr	r3, [pc, #276]	; (8387c <_malloc_r+0x348>)
   83766:	45da      	cmp	sl, fp
   83768:	6819      	ldr	r1, [r3, #0]
   8376a:	4411      	add	r1, r2
   8376c:	6019      	str	r1, [r3, #0]
   8376e:	f000 8153 	beq.w	83a18 <_malloc_r+0x4e4>
   83772:	f8d9 0000 	ldr.w	r0, [r9]
   83776:	f8df e110 	ldr.w	lr, [pc, #272]	; 83888 <_malloc_r+0x354>
   8377a:	3001      	adds	r0, #1
   8377c:	bf1b      	ittet	ne
   8377e:	ebca 0a0b 	rsbne	sl, sl, fp
   83782:	4451      	addne	r1, sl
   83784:	f8ce b000 	streq.w	fp, [lr]
   83788:	6019      	strne	r1, [r3, #0]
   8378a:	f01b 0107 	ands.w	r1, fp, #7
   8378e:	f000 8117 	beq.w	839c0 <_malloc_r+0x48c>
   83792:	f1c1 0008 	rsb	r0, r1, #8
   83796:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   8379a:	4483      	add	fp, r0
   8379c:	3108      	adds	r1, #8
   8379e:	445a      	add	r2, fp
   837a0:	f3c2 020b 	ubfx	r2, r2, #0, #12
   837a4:	ebc2 0901 	rsb	r9, r2, r1
   837a8:	4649      	mov	r1, r9
   837aa:	4630      	mov	r0, r6
   837ac:	9301      	str	r3, [sp, #4]
   837ae:	f000 fc05 	bl	83fbc <_sbrk_r>
   837b2:	1c43      	adds	r3, r0, #1
   837b4:	9b01      	ldr	r3, [sp, #4]
   837b6:	f000 813f 	beq.w	83a38 <_malloc_r+0x504>
   837ba:	ebcb 0200 	rsb	r2, fp, r0
   837be:	444a      	add	r2, r9
   837c0:	f042 0201 	orr.w	r2, r2, #1
   837c4:	6819      	ldr	r1, [r3, #0]
   837c6:	42bc      	cmp	r4, r7
   837c8:	4449      	add	r1, r9
   837ca:	f8c7 b008 	str.w	fp, [r7, #8]
   837ce:	6019      	str	r1, [r3, #0]
   837d0:	f8cb 2004 	str.w	r2, [fp, #4]
   837d4:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 8387c <_malloc_r+0x348>
   837d8:	d016      	beq.n	83808 <_malloc_r+0x2d4>
   837da:	f1b8 0f0f 	cmp.w	r8, #15
   837de:	f240 80fd 	bls.w	839dc <_malloc_r+0x4a8>
   837e2:	6862      	ldr	r2, [r4, #4]
   837e4:	f1a8 030c 	sub.w	r3, r8, #12
   837e8:	f023 0307 	bic.w	r3, r3, #7
   837ec:	f002 0201 	and.w	r2, r2, #1
   837f0:	18e0      	adds	r0, r4, r3
   837f2:	f04f 0e05 	mov.w	lr, #5
   837f6:	431a      	orrs	r2, r3
   837f8:	2b0f      	cmp	r3, #15
   837fa:	6062      	str	r2, [r4, #4]
   837fc:	f8c0 e004 	str.w	lr, [r0, #4]
   83800:	f8c0 e008 	str.w	lr, [r0, #8]
   83804:	f200 811c 	bhi.w	83a40 <_malloc_r+0x50c>
   83808:	4b1d      	ldr	r3, [pc, #116]	; (83880 <_malloc_r+0x34c>)
   8380a:	68bc      	ldr	r4, [r7, #8]
   8380c:	681a      	ldr	r2, [r3, #0]
   8380e:	4291      	cmp	r1, r2
   83810:	bf88      	it	hi
   83812:	6019      	strhi	r1, [r3, #0]
   83814:	4b1b      	ldr	r3, [pc, #108]	; (83884 <_malloc_r+0x350>)
   83816:	681a      	ldr	r2, [r3, #0]
   83818:	4291      	cmp	r1, r2
   8381a:	6862      	ldr	r2, [r4, #4]
   8381c:	bf88      	it	hi
   8381e:	6019      	strhi	r1, [r3, #0]
   83820:	f022 0203 	bic.w	r2, r2, #3
   83824:	4295      	cmp	r5, r2
   83826:	eba2 0305 	sub.w	r3, r2, r5
   8382a:	d801      	bhi.n	83830 <_malloc_r+0x2fc>
   8382c:	2b0f      	cmp	r3, #15
   8382e:	dc04      	bgt.n	8383a <_malloc_r+0x306>
   83830:	4630      	mov	r0, r6
   83832:	f000 f9d7 	bl	83be4 <__malloc_unlock>
   83836:	2400      	movs	r4, #0
   83838:	e745      	b.n	836c6 <_malloc_r+0x192>
   8383a:	f045 0201 	orr.w	r2, r5, #1
   8383e:	f043 0301 	orr.w	r3, r3, #1
   83842:	4425      	add	r5, r4
   83844:	6062      	str	r2, [r4, #4]
   83846:	4630      	mov	r0, r6
   83848:	60bd      	str	r5, [r7, #8]
   8384a:	3408      	adds	r4, #8
   8384c:	606b      	str	r3, [r5, #4]
   8384e:	f000 f9c9 	bl	83be4 <__malloc_unlock>
   83852:	4620      	mov	r0, r4
   83854:	b003      	add	sp, #12
   83856:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8385a:	2b14      	cmp	r3, #20
   8385c:	d971      	bls.n	83942 <_malloc_r+0x40e>
   8385e:	2b54      	cmp	r3, #84	; 0x54
   83860:	f200 80a4 	bhi.w	839ac <_malloc_r+0x478>
   83864:	0b28      	lsrs	r0, r5, #12
   83866:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
   8386a:	ea4f 014e 	mov.w	r1, lr, lsl #1
   8386e:	306e      	adds	r0, #110	; 0x6e
   83870:	e682      	b.n	83578 <_malloc_r+0x44>
   83872:	bf00      	nop
   83874:	20070598 	.word	0x20070598
   83878:	20070b78 	.word	0x20070b78
   8387c:	20070b7c 	.word	0x20070b7c
   83880:	20070b74 	.word	0x20070b74
   83884:	20070b70 	.word	0x20070b70
   83888:	200709a4 	.word	0x200709a4
   8388c:	0a5a      	lsrs	r2, r3, #9
   8388e:	2a04      	cmp	r2, #4
   83890:	d95e      	bls.n	83950 <_malloc_r+0x41c>
   83892:	2a14      	cmp	r2, #20
   83894:	f200 80b3 	bhi.w	839fe <_malloc_r+0x4ca>
   83898:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   8389c:	0049      	lsls	r1, r1, #1
   8389e:	325b      	adds	r2, #91	; 0x5b
   838a0:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
   838a4:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
   838a8:	f1ac 0c08 	sub.w	ip, ip, #8
   838ac:	458c      	cmp	ip, r1
   838ae:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 83a88 <_malloc_r+0x554>
   838b2:	f000 8088 	beq.w	839c6 <_malloc_r+0x492>
   838b6:	684a      	ldr	r2, [r1, #4]
   838b8:	f022 0203 	bic.w	r2, r2, #3
   838bc:	4293      	cmp	r3, r2
   838be:	d202      	bcs.n	838c6 <_malloc_r+0x392>
   838c0:	6889      	ldr	r1, [r1, #8]
   838c2:	458c      	cmp	ip, r1
   838c4:	d1f7      	bne.n	838b6 <_malloc_r+0x382>
   838c6:	f8d1 c00c 	ldr.w	ip, [r1, #12]
   838ca:	687a      	ldr	r2, [r7, #4]
   838cc:	f8c4 c00c 	str.w	ip, [r4, #12]
   838d0:	60a1      	str	r1, [r4, #8]
   838d2:	f8cc 4008 	str.w	r4, [ip, #8]
   838d6:	60cc      	str	r4, [r1, #12]
   838d8:	e696      	b.n	83608 <_malloc_r+0xd4>
   838da:	f045 0701 	orr.w	r7, r5, #1
   838de:	f042 0301 	orr.w	r3, r2, #1
   838e2:	4425      	add	r5, r4
   838e4:	6067      	str	r7, [r4, #4]
   838e6:	4630      	mov	r0, r6
   838e8:	614d      	str	r5, [r1, #20]
   838ea:	610d      	str	r5, [r1, #16]
   838ec:	f8c5 e00c 	str.w	lr, [r5, #12]
   838f0:	f8c5 e008 	str.w	lr, [r5, #8]
   838f4:	606b      	str	r3, [r5, #4]
   838f6:	50aa      	str	r2, [r5, r2]
   838f8:	3408      	adds	r4, #8
   838fa:	f000 f973 	bl	83be4 <__malloc_unlock>
   838fe:	e6e2      	b.n	836c6 <_malloc_r+0x192>
   83900:	684a      	ldr	r2, [r1, #4]
   83902:	e681      	b.n	83608 <_malloc_r+0xd4>
   83904:	f108 0801 	add.w	r8, r8, #1
   83908:	f018 0f03 	tst.w	r8, #3
   8390c:	f10c 0c08 	add.w	ip, ip, #8
   83910:	f47f ae8c 	bne.w	8362c <_malloc_r+0xf8>
   83914:	e030      	b.n	83978 <_malloc_r+0x444>
   83916:	68dc      	ldr	r4, [r3, #12]
   83918:	42a3      	cmp	r3, r4
   8391a:	bf08      	it	eq
   8391c:	3002      	addeq	r0, #2
   8391e:	f43f ae40 	beq.w	835a2 <_malloc_r+0x6e>
   83922:	e6c0      	b.n	836a6 <_malloc_r+0x172>
   83924:	460c      	mov	r4, r1
   83926:	440b      	add	r3, r1
   83928:	685a      	ldr	r2, [r3, #4]
   8392a:	68c9      	ldr	r1, [r1, #12]
   8392c:	f854 5f08 	ldr.w	r5, [r4, #8]!
   83930:	f042 0201 	orr.w	r2, r2, #1
   83934:	605a      	str	r2, [r3, #4]
   83936:	4630      	mov	r0, r6
   83938:	60e9      	str	r1, [r5, #12]
   8393a:	608d      	str	r5, [r1, #8]
   8393c:	f000 f952 	bl	83be4 <__malloc_unlock>
   83940:	e6c1      	b.n	836c6 <_malloc_r+0x192>
   83942:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
   83946:	f103 005b 	add.w	r0, r3, #91	; 0x5b
   8394a:	ea4f 014e 	mov.w	r1, lr, lsl #1
   8394e:	e613      	b.n	83578 <_malloc_r+0x44>
   83950:	099a      	lsrs	r2, r3, #6
   83952:	f102 0139 	add.w	r1, r2, #57	; 0x39
   83956:	0049      	lsls	r1, r1, #1
   83958:	3238      	adds	r2, #56	; 0x38
   8395a:	e7a1      	b.n	838a0 <_malloc_r+0x36c>
   8395c:	42bc      	cmp	r4, r7
   8395e:	4b4a      	ldr	r3, [pc, #296]	; (83a88 <_malloc_r+0x554>)
   83960:	f43f af00 	beq.w	83764 <_malloc_r+0x230>
   83964:	689c      	ldr	r4, [r3, #8]
   83966:	6862      	ldr	r2, [r4, #4]
   83968:	f022 0203 	bic.w	r2, r2, #3
   8396c:	e75a      	b.n	83824 <_malloc_r+0x2f0>
   8396e:	f859 3908 	ldr.w	r3, [r9], #-8
   83972:	4599      	cmp	r9, r3
   83974:	f040 8082 	bne.w	83a7c <_malloc_r+0x548>
   83978:	f010 0f03 	tst.w	r0, #3
   8397c:	f100 30ff 	add.w	r0, r0, #4294967295
   83980:	d1f5      	bne.n	8396e <_malloc_r+0x43a>
   83982:	687b      	ldr	r3, [r7, #4]
   83984:	ea23 0304 	bic.w	r3, r3, r4
   83988:	607b      	str	r3, [r7, #4]
   8398a:	0064      	lsls	r4, r4, #1
   8398c:	429c      	cmp	r4, r3
   8398e:	f63f aebd 	bhi.w	8370c <_malloc_r+0x1d8>
   83992:	2c00      	cmp	r4, #0
   83994:	f43f aeba 	beq.w	8370c <_malloc_r+0x1d8>
   83998:	421c      	tst	r4, r3
   8399a:	4640      	mov	r0, r8
   8399c:	f47f ae42 	bne.w	83624 <_malloc_r+0xf0>
   839a0:	0064      	lsls	r4, r4, #1
   839a2:	421c      	tst	r4, r3
   839a4:	f100 0004 	add.w	r0, r0, #4
   839a8:	d0fa      	beq.n	839a0 <_malloc_r+0x46c>
   839aa:	e63b      	b.n	83624 <_malloc_r+0xf0>
   839ac:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   839b0:	d818      	bhi.n	839e4 <_malloc_r+0x4b0>
   839b2:	0be8      	lsrs	r0, r5, #15
   839b4:	f100 0e78 	add.w	lr, r0, #120	; 0x78
   839b8:	ea4f 014e 	mov.w	r1, lr, lsl #1
   839bc:	3077      	adds	r0, #119	; 0x77
   839be:	e5db      	b.n	83578 <_malloc_r+0x44>
   839c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   839c4:	e6eb      	b.n	8379e <_malloc_r+0x26a>
   839c6:	2101      	movs	r1, #1
   839c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
   839cc:	1092      	asrs	r2, r2, #2
   839ce:	fa01 f202 	lsl.w	r2, r1, r2
   839d2:	431a      	orrs	r2, r3
   839d4:	f8c8 2004 	str.w	r2, [r8, #4]
   839d8:	4661      	mov	r1, ip
   839da:	e777      	b.n	838cc <_malloc_r+0x398>
   839dc:	2301      	movs	r3, #1
   839de:	f8cb 3004 	str.w	r3, [fp, #4]
   839e2:	e725      	b.n	83830 <_malloc_r+0x2fc>
   839e4:	f240 5254 	movw	r2, #1364	; 0x554
   839e8:	4293      	cmp	r3, r2
   839ea:	d820      	bhi.n	83a2e <_malloc_r+0x4fa>
   839ec:	0ca8      	lsrs	r0, r5, #18
   839ee:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
   839f2:	ea4f 014e 	mov.w	r1, lr, lsl #1
   839f6:	307c      	adds	r0, #124	; 0x7c
   839f8:	e5be      	b.n	83578 <_malloc_r+0x44>
   839fa:	3210      	adds	r2, #16
   839fc:	e6a4      	b.n	83748 <_malloc_r+0x214>
   839fe:	2a54      	cmp	r2, #84	; 0x54
   83a00:	d826      	bhi.n	83a50 <_malloc_r+0x51c>
   83a02:	0b1a      	lsrs	r2, r3, #12
   83a04:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   83a08:	0049      	lsls	r1, r1, #1
   83a0a:	326e      	adds	r2, #110	; 0x6e
   83a0c:	e748      	b.n	838a0 <_malloc_r+0x36c>
   83a0e:	68bc      	ldr	r4, [r7, #8]
   83a10:	6862      	ldr	r2, [r4, #4]
   83a12:	f022 0203 	bic.w	r2, r2, #3
   83a16:	e705      	b.n	83824 <_malloc_r+0x2f0>
   83a18:	f3ca 000b 	ubfx	r0, sl, #0, #12
   83a1c:	2800      	cmp	r0, #0
   83a1e:	f47f aea8 	bne.w	83772 <_malloc_r+0x23e>
   83a22:	4442      	add	r2, r8
   83a24:	68bb      	ldr	r3, [r7, #8]
   83a26:	f042 0201 	orr.w	r2, r2, #1
   83a2a:	605a      	str	r2, [r3, #4]
   83a2c:	e6ec      	b.n	83808 <_malloc_r+0x2d4>
   83a2e:	21fe      	movs	r1, #254	; 0xfe
   83a30:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
   83a34:	207e      	movs	r0, #126	; 0x7e
   83a36:	e59f      	b.n	83578 <_malloc_r+0x44>
   83a38:	2201      	movs	r2, #1
   83a3a:	f04f 0900 	mov.w	r9, #0
   83a3e:	e6c1      	b.n	837c4 <_malloc_r+0x290>
   83a40:	f104 0108 	add.w	r1, r4, #8
   83a44:	4630      	mov	r0, r6
   83a46:	f7ff fa5b 	bl	82f00 <_free_r>
   83a4a:	f8d9 1000 	ldr.w	r1, [r9]
   83a4e:	e6db      	b.n	83808 <_malloc_r+0x2d4>
   83a50:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   83a54:	d805      	bhi.n	83a62 <_malloc_r+0x52e>
   83a56:	0bda      	lsrs	r2, r3, #15
   83a58:	f102 0178 	add.w	r1, r2, #120	; 0x78
   83a5c:	0049      	lsls	r1, r1, #1
   83a5e:	3277      	adds	r2, #119	; 0x77
   83a60:	e71e      	b.n	838a0 <_malloc_r+0x36c>
   83a62:	f240 5154 	movw	r1, #1364	; 0x554
   83a66:	428a      	cmp	r2, r1
   83a68:	d805      	bhi.n	83a76 <_malloc_r+0x542>
   83a6a:	0c9a      	lsrs	r2, r3, #18
   83a6c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   83a70:	0049      	lsls	r1, r1, #1
   83a72:	327c      	adds	r2, #124	; 0x7c
   83a74:	e714      	b.n	838a0 <_malloc_r+0x36c>
   83a76:	21fe      	movs	r1, #254	; 0xfe
   83a78:	227e      	movs	r2, #126	; 0x7e
   83a7a:	e711      	b.n	838a0 <_malloc_r+0x36c>
   83a7c:	687b      	ldr	r3, [r7, #4]
   83a7e:	e784      	b.n	8398a <_malloc_r+0x456>
   83a80:	08e8      	lsrs	r0, r5, #3
   83a82:	1c43      	adds	r3, r0, #1
   83a84:	005b      	lsls	r3, r3, #1
   83a86:	e605      	b.n	83694 <_malloc_r+0x160>
   83a88:	20070598 	.word	0x20070598

00083a8c <memchr>:
   83a8c:	0783      	lsls	r3, r0, #30
   83a8e:	b470      	push	{r4, r5, r6}
   83a90:	b2cd      	uxtb	r5, r1
   83a92:	d03d      	beq.n	83b10 <memchr+0x84>
   83a94:	1e53      	subs	r3, r2, #1
   83a96:	b302      	cbz	r2, 83ada <memchr+0x4e>
   83a98:	7802      	ldrb	r2, [r0, #0]
   83a9a:	42aa      	cmp	r2, r5
   83a9c:	d01e      	beq.n	83adc <memchr+0x50>
   83a9e:	1c42      	adds	r2, r0, #1
   83aa0:	e004      	b.n	83aac <memchr+0x20>
   83aa2:	b1d3      	cbz	r3, 83ada <memchr+0x4e>
   83aa4:	7804      	ldrb	r4, [r0, #0]
   83aa6:	3b01      	subs	r3, #1
   83aa8:	42ac      	cmp	r4, r5
   83aaa:	d017      	beq.n	83adc <memchr+0x50>
   83aac:	f012 0f03 	tst.w	r2, #3
   83ab0:	4610      	mov	r0, r2
   83ab2:	f102 0201 	add.w	r2, r2, #1
   83ab6:	d1f4      	bne.n	83aa2 <memchr+0x16>
   83ab8:	2b03      	cmp	r3, #3
   83aba:	d811      	bhi.n	83ae0 <memchr+0x54>
   83abc:	b353      	cbz	r3, 83b14 <memchr+0x88>
   83abe:	7802      	ldrb	r2, [r0, #0]
   83ac0:	42aa      	cmp	r2, r5
   83ac2:	d00b      	beq.n	83adc <memchr+0x50>
   83ac4:	4403      	add	r3, r0
   83ac6:	1c42      	adds	r2, r0, #1
   83ac8:	e002      	b.n	83ad0 <memchr+0x44>
   83aca:	7801      	ldrb	r1, [r0, #0]
   83acc:	42a9      	cmp	r1, r5
   83ace:	d005      	beq.n	83adc <memchr+0x50>
   83ad0:	4293      	cmp	r3, r2
   83ad2:	4610      	mov	r0, r2
   83ad4:	f102 0201 	add.w	r2, r2, #1
   83ad8:	d1f7      	bne.n	83aca <memchr+0x3e>
   83ada:	2000      	movs	r0, #0
   83adc:	bc70      	pop	{r4, r5, r6}
   83ade:	4770      	bx	lr
   83ae0:	4604      	mov	r4, r0
   83ae2:	020e      	lsls	r6, r1, #8
   83ae4:	f406 467f 	and.w	r6, r6, #65280	; 0xff00
   83ae8:	432e      	orrs	r6, r5
   83aea:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   83aee:	6822      	ldr	r2, [r4, #0]
   83af0:	4620      	mov	r0, r4
   83af2:	4072      	eors	r2, r6
   83af4:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   83af8:	ea21 0202 	bic.w	r2, r1, r2
   83afc:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   83b00:	f104 0404 	add.w	r4, r4, #4
   83b04:	d1db      	bne.n	83abe <memchr+0x32>
   83b06:	3b04      	subs	r3, #4
   83b08:	2b03      	cmp	r3, #3
   83b0a:	4620      	mov	r0, r4
   83b0c:	d8ef      	bhi.n	83aee <memchr+0x62>
   83b0e:	e7d5      	b.n	83abc <memchr+0x30>
   83b10:	4613      	mov	r3, r2
   83b12:	e7d1      	b.n	83ab8 <memchr+0x2c>
   83b14:	4618      	mov	r0, r3
   83b16:	e7e1      	b.n	83adc <memchr+0x50>

00083b18 <memmove>:
   83b18:	4288      	cmp	r0, r1
   83b1a:	b5f0      	push	{r4, r5, r6, r7, lr}
   83b1c:	d90d      	bls.n	83b3a <memmove+0x22>
   83b1e:	188b      	adds	r3, r1, r2
   83b20:	4298      	cmp	r0, r3
   83b22:	d20a      	bcs.n	83b3a <memmove+0x22>
   83b24:	1881      	adds	r1, r0, r2
   83b26:	2a00      	cmp	r2, #0
   83b28:	d051      	beq.n	83bce <memmove+0xb6>
   83b2a:	1a9a      	subs	r2, r3, r2
   83b2c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   83b30:	4293      	cmp	r3, r2
   83b32:	f801 4d01 	strb.w	r4, [r1, #-1]!
   83b36:	d1f9      	bne.n	83b2c <memmove+0x14>
   83b38:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83b3a:	2a0f      	cmp	r2, #15
   83b3c:	d948      	bls.n	83bd0 <memmove+0xb8>
   83b3e:	ea41 0300 	orr.w	r3, r1, r0
   83b42:	079b      	lsls	r3, r3, #30
   83b44:	d146      	bne.n	83bd4 <memmove+0xbc>
   83b46:	4615      	mov	r5, r2
   83b48:	f100 0410 	add.w	r4, r0, #16
   83b4c:	f101 0310 	add.w	r3, r1, #16
   83b50:	f853 6c10 	ldr.w	r6, [r3, #-16]
   83b54:	3d10      	subs	r5, #16
   83b56:	f844 6c10 	str.w	r6, [r4, #-16]
   83b5a:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   83b5e:	2d0f      	cmp	r5, #15
   83b60:	f844 6c0c 	str.w	r6, [r4, #-12]
   83b64:	f853 6c08 	ldr.w	r6, [r3, #-8]
   83b68:	f104 0410 	add.w	r4, r4, #16
   83b6c:	f844 6c18 	str.w	r6, [r4, #-24]
   83b70:	f853 6c04 	ldr.w	r6, [r3, #-4]
   83b74:	f103 0310 	add.w	r3, r3, #16
   83b78:	f844 6c14 	str.w	r6, [r4, #-20]
   83b7c:	d8e8      	bhi.n	83b50 <memmove+0x38>
   83b7e:	f1a2 0310 	sub.w	r3, r2, #16
   83b82:	f023 030f 	bic.w	r3, r3, #15
   83b86:	f002 0e0f 	and.w	lr, r2, #15
   83b8a:	3310      	adds	r3, #16
   83b8c:	f1be 0f03 	cmp.w	lr, #3
   83b90:	4419      	add	r1, r3
   83b92:	4403      	add	r3, r0
   83b94:	d921      	bls.n	83bda <memmove+0xc2>
   83b96:	460e      	mov	r6, r1
   83b98:	4674      	mov	r4, lr
   83b9a:	1f1d      	subs	r5, r3, #4
   83b9c:	f856 7b04 	ldr.w	r7, [r6], #4
   83ba0:	3c04      	subs	r4, #4
   83ba2:	2c03      	cmp	r4, #3
   83ba4:	f845 7f04 	str.w	r7, [r5, #4]!
   83ba8:	d8f8      	bhi.n	83b9c <memmove+0x84>
   83baa:	f1ae 0404 	sub.w	r4, lr, #4
   83bae:	f024 0403 	bic.w	r4, r4, #3
   83bb2:	3404      	adds	r4, #4
   83bb4:	4423      	add	r3, r4
   83bb6:	4421      	add	r1, r4
   83bb8:	f002 0203 	and.w	r2, r2, #3
   83bbc:	b162      	cbz	r2, 83bd8 <memmove+0xc0>
   83bbe:	3b01      	subs	r3, #1
   83bc0:	440a      	add	r2, r1
   83bc2:	f811 4b01 	ldrb.w	r4, [r1], #1
   83bc6:	428a      	cmp	r2, r1
   83bc8:	f803 4f01 	strb.w	r4, [r3, #1]!
   83bcc:	d1f9      	bne.n	83bc2 <memmove+0xaa>
   83bce:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83bd0:	4603      	mov	r3, r0
   83bd2:	e7f3      	b.n	83bbc <memmove+0xa4>
   83bd4:	4603      	mov	r3, r0
   83bd6:	e7f2      	b.n	83bbe <memmove+0xa6>
   83bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
   83bda:	4672      	mov	r2, lr
   83bdc:	e7ee      	b.n	83bbc <memmove+0xa4>
   83bde:	bf00      	nop

00083be0 <__malloc_lock>:
   83be0:	4770      	bx	lr
   83be2:	bf00      	nop

00083be4 <__malloc_unlock>:
   83be4:	4770      	bx	lr
   83be6:	bf00      	nop

00083be8 <_realloc_r>:
   83be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83bec:	4617      	mov	r7, r2
   83bee:	b083      	sub	sp, #12
   83bf0:	2900      	cmp	r1, #0
   83bf2:	f000 808f 	beq.w	83d14 <_realloc_r+0x12c>
   83bf6:	460d      	mov	r5, r1
   83bf8:	4681      	mov	r9, r0
   83bfa:	f107 040b 	add.w	r4, r7, #11
   83bfe:	f7ff ffef 	bl	83be0 <__malloc_lock>
   83c02:	f855 ec04 	ldr.w	lr, [r5, #-4]
   83c06:	2c16      	cmp	r4, #22
   83c08:	f02e 0603 	bic.w	r6, lr, #3
   83c0c:	f1a5 0808 	sub.w	r8, r5, #8
   83c10:	d83c      	bhi.n	83c8c <_realloc_r+0xa4>
   83c12:	2210      	movs	r2, #16
   83c14:	4614      	mov	r4, r2
   83c16:	42a7      	cmp	r7, r4
   83c18:	d83d      	bhi.n	83c96 <_realloc_r+0xae>
   83c1a:	4296      	cmp	r6, r2
   83c1c:	da42      	bge.n	83ca4 <_realloc_r+0xbc>
   83c1e:	4bc6      	ldr	r3, [pc, #792]	; (83f38 <_realloc_r+0x350>)
   83c20:	eb08 0006 	add.w	r0, r8, r6
   83c24:	6899      	ldr	r1, [r3, #8]
   83c26:	4288      	cmp	r0, r1
   83c28:	6841      	ldr	r1, [r0, #4]
   83c2a:	f000 80d7 	beq.w	83ddc <_realloc_r+0x1f4>
   83c2e:	f021 0301 	bic.w	r3, r1, #1
   83c32:	4403      	add	r3, r0
   83c34:	685b      	ldr	r3, [r3, #4]
   83c36:	07db      	lsls	r3, r3, #31
   83c38:	d54c      	bpl.n	83cd4 <_realloc_r+0xec>
   83c3a:	f01e 0f01 	tst.w	lr, #1
   83c3e:	f000 809d 	beq.w	83d7c <_realloc_r+0x194>
   83c42:	4639      	mov	r1, r7
   83c44:	4648      	mov	r0, r9
   83c46:	f7ff fc75 	bl	83534 <_malloc_r>
   83c4a:	4607      	mov	r7, r0
   83c4c:	2800      	cmp	r0, #0
   83c4e:	d03a      	beq.n	83cc6 <_realloc_r+0xde>
   83c50:	f855 3c04 	ldr.w	r3, [r5, #-4]
   83c54:	f1a0 0208 	sub.w	r2, r0, #8
   83c58:	f023 0301 	bic.w	r3, r3, #1
   83c5c:	4443      	add	r3, r8
   83c5e:	429a      	cmp	r2, r3
   83c60:	f000 813e 	beq.w	83ee0 <_realloc_r+0x2f8>
   83c64:	1f32      	subs	r2, r6, #4
   83c66:	2a24      	cmp	r2, #36	; 0x24
   83c68:	f200 812b 	bhi.w	83ec2 <_realloc_r+0x2da>
   83c6c:	2a13      	cmp	r2, #19
   83c6e:	f200 80ff 	bhi.w	83e70 <_realloc_r+0x288>
   83c72:	4603      	mov	r3, r0
   83c74:	462a      	mov	r2, r5
   83c76:	6811      	ldr	r1, [r2, #0]
   83c78:	6019      	str	r1, [r3, #0]
   83c7a:	6851      	ldr	r1, [r2, #4]
   83c7c:	6059      	str	r1, [r3, #4]
   83c7e:	6892      	ldr	r2, [r2, #8]
   83c80:	609a      	str	r2, [r3, #8]
   83c82:	4629      	mov	r1, r5
   83c84:	4648      	mov	r0, r9
   83c86:	f7ff f93b 	bl	82f00 <_free_r>
   83c8a:	e01c      	b.n	83cc6 <_realloc_r+0xde>
   83c8c:	f024 0407 	bic.w	r4, r4, #7
   83c90:	2c00      	cmp	r4, #0
   83c92:	4622      	mov	r2, r4
   83c94:	dabf      	bge.n	83c16 <_realloc_r+0x2e>
   83c96:	230c      	movs	r3, #12
   83c98:	2000      	movs	r0, #0
   83c9a:	f8c9 3000 	str.w	r3, [r9]
   83c9e:	b003      	add	sp, #12
   83ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83ca4:	462f      	mov	r7, r5
   83ca6:	1b33      	subs	r3, r6, r4
   83ca8:	2b0f      	cmp	r3, #15
   83caa:	f8d8 2004 	ldr.w	r2, [r8, #4]
   83cae:	d81d      	bhi.n	83cec <_realloc_r+0x104>
   83cb0:	f002 0201 	and.w	r2, r2, #1
   83cb4:	4332      	orrs	r2, r6
   83cb6:	eb08 0106 	add.w	r1, r8, r6
   83cba:	f8c8 2004 	str.w	r2, [r8, #4]
   83cbe:	684b      	ldr	r3, [r1, #4]
   83cc0:	f043 0301 	orr.w	r3, r3, #1
   83cc4:	604b      	str	r3, [r1, #4]
   83cc6:	4648      	mov	r0, r9
   83cc8:	f7ff ff8c 	bl	83be4 <__malloc_unlock>
   83ccc:	4638      	mov	r0, r7
   83cce:	b003      	add	sp, #12
   83cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   83cd4:	f021 0103 	bic.w	r1, r1, #3
   83cd8:	4431      	add	r1, r6
   83cda:	4291      	cmp	r1, r2
   83cdc:	db20      	blt.n	83d20 <_realloc_r+0x138>
   83cde:	68c3      	ldr	r3, [r0, #12]
   83ce0:	6882      	ldr	r2, [r0, #8]
   83ce2:	462f      	mov	r7, r5
   83ce4:	60d3      	str	r3, [r2, #12]
   83ce6:	460e      	mov	r6, r1
   83ce8:	609a      	str	r2, [r3, #8]
   83cea:	e7dc      	b.n	83ca6 <_realloc_r+0xbe>
   83cec:	f002 0201 	and.w	r2, r2, #1
   83cf0:	eb08 0104 	add.w	r1, r8, r4
   83cf4:	4314      	orrs	r4, r2
   83cf6:	f043 0201 	orr.w	r2, r3, #1
   83cfa:	f8c8 4004 	str.w	r4, [r8, #4]
   83cfe:	440b      	add	r3, r1
   83d00:	604a      	str	r2, [r1, #4]
   83d02:	685a      	ldr	r2, [r3, #4]
   83d04:	3108      	adds	r1, #8
   83d06:	f042 0201 	orr.w	r2, r2, #1
   83d0a:	605a      	str	r2, [r3, #4]
   83d0c:	4648      	mov	r0, r9
   83d0e:	f7ff f8f7 	bl	82f00 <_free_r>
   83d12:	e7d8      	b.n	83cc6 <_realloc_r+0xde>
   83d14:	4611      	mov	r1, r2
   83d16:	b003      	add	sp, #12
   83d18:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   83d1c:	f7ff bc0a 	b.w	83534 <_malloc_r>
   83d20:	f01e 0f01 	tst.w	lr, #1
   83d24:	d18d      	bne.n	83c42 <_realloc_r+0x5a>
   83d26:	f855 3c08 	ldr.w	r3, [r5, #-8]
   83d2a:	ebc3 0a08 	rsb	sl, r3, r8
   83d2e:	f8da 3004 	ldr.w	r3, [sl, #4]
   83d32:	f023 0c03 	bic.w	ip, r3, #3
   83d36:	eb01 0e0c 	add.w	lr, r1, ip
   83d3a:	4596      	cmp	lr, r2
   83d3c:	db26      	blt.n	83d8c <_realloc_r+0x1a4>
   83d3e:	4657      	mov	r7, sl
   83d40:	68c3      	ldr	r3, [r0, #12]
   83d42:	6881      	ldr	r1, [r0, #8]
   83d44:	1f32      	subs	r2, r6, #4
   83d46:	60cb      	str	r3, [r1, #12]
   83d48:	6099      	str	r1, [r3, #8]
   83d4a:	f857 1f08 	ldr.w	r1, [r7, #8]!
   83d4e:	f8da 300c 	ldr.w	r3, [sl, #12]
   83d52:	2a24      	cmp	r2, #36	; 0x24
   83d54:	60cb      	str	r3, [r1, #12]
   83d56:	6099      	str	r1, [r3, #8]
   83d58:	f200 80c9 	bhi.w	83eee <_realloc_r+0x306>
   83d5c:	2a13      	cmp	r2, #19
   83d5e:	f240 8092 	bls.w	83e86 <_realloc_r+0x29e>
   83d62:	682b      	ldr	r3, [r5, #0]
   83d64:	2a1b      	cmp	r2, #27
   83d66:	f8ca 3008 	str.w	r3, [sl, #8]
   83d6a:	686b      	ldr	r3, [r5, #4]
   83d6c:	f8ca 300c 	str.w	r3, [sl, #12]
   83d70:	f200 80cd 	bhi.w	83f0e <_realloc_r+0x326>
   83d74:	3508      	adds	r5, #8
   83d76:	f10a 0310 	add.w	r3, sl, #16
   83d7a:	e085      	b.n	83e88 <_realloc_r+0x2a0>
   83d7c:	f855 3c08 	ldr.w	r3, [r5, #-8]
   83d80:	ebc3 0a08 	rsb	sl, r3, r8
   83d84:	f8da 3004 	ldr.w	r3, [sl, #4]
   83d88:	f023 0c03 	bic.w	ip, r3, #3
   83d8c:	eb06 030c 	add.w	r3, r6, ip
   83d90:	4293      	cmp	r3, r2
   83d92:	f6ff af56 	blt.w	83c42 <_realloc_r+0x5a>
   83d96:	4657      	mov	r7, sl
   83d98:	f8da 100c 	ldr.w	r1, [sl, #12]
   83d9c:	f857 0f08 	ldr.w	r0, [r7, #8]!
   83da0:	1f32      	subs	r2, r6, #4
   83da2:	2a24      	cmp	r2, #36	; 0x24
   83da4:	60c1      	str	r1, [r0, #12]
   83da6:	6088      	str	r0, [r1, #8]
   83da8:	f200 80aa 	bhi.w	83f00 <_realloc_r+0x318>
   83dac:	2a13      	cmp	r2, #19
   83dae:	f240 80a5 	bls.w	83efc <_realloc_r+0x314>
   83db2:	6829      	ldr	r1, [r5, #0]
   83db4:	2a1b      	cmp	r2, #27
   83db6:	f8ca 1008 	str.w	r1, [sl, #8]
   83dba:	6869      	ldr	r1, [r5, #4]
   83dbc:	f8ca 100c 	str.w	r1, [sl, #12]
   83dc0:	f200 80bc 	bhi.w	83f3c <_realloc_r+0x354>
   83dc4:	3508      	adds	r5, #8
   83dc6:	f10a 0210 	add.w	r2, sl, #16
   83dca:	6829      	ldr	r1, [r5, #0]
   83dcc:	461e      	mov	r6, r3
   83dce:	6011      	str	r1, [r2, #0]
   83dd0:	6869      	ldr	r1, [r5, #4]
   83dd2:	46d0      	mov	r8, sl
   83dd4:	6051      	str	r1, [r2, #4]
   83dd6:	68ab      	ldr	r3, [r5, #8]
   83dd8:	6093      	str	r3, [r2, #8]
   83dda:	e764      	b.n	83ca6 <_realloc_r+0xbe>
   83ddc:	f021 0b03 	bic.w	fp, r1, #3
   83de0:	f104 0010 	add.w	r0, r4, #16
   83de4:	44b3      	add	fp, r6
   83de6:	4583      	cmp	fp, r0
   83de8:	da57      	bge.n	83e9a <_realloc_r+0x2b2>
   83dea:	f01e 0f01 	tst.w	lr, #1
   83dee:	f47f af28 	bne.w	83c42 <_realloc_r+0x5a>
   83df2:	f855 1c08 	ldr.w	r1, [r5, #-8]
   83df6:	ebc1 0a08 	rsb	sl, r1, r8
   83dfa:	f8da 1004 	ldr.w	r1, [sl, #4]
   83dfe:	f021 0c03 	bic.w	ip, r1, #3
   83e02:	44e3      	add	fp, ip
   83e04:	4558      	cmp	r0, fp
   83e06:	dcc1      	bgt.n	83d8c <_realloc_r+0x1a4>
   83e08:	4657      	mov	r7, sl
   83e0a:	f8da 100c 	ldr.w	r1, [sl, #12]
   83e0e:	f857 0f08 	ldr.w	r0, [r7, #8]!
   83e12:	1f32      	subs	r2, r6, #4
   83e14:	2a24      	cmp	r2, #36	; 0x24
   83e16:	60c1      	str	r1, [r0, #12]
   83e18:	6088      	str	r0, [r1, #8]
   83e1a:	f200 80b1 	bhi.w	83f80 <_realloc_r+0x398>
   83e1e:	2a13      	cmp	r2, #19
   83e20:	f240 80a2 	bls.w	83f68 <_realloc_r+0x380>
   83e24:	6829      	ldr	r1, [r5, #0]
   83e26:	2a1b      	cmp	r2, #27
   83e28:	f8ca 1008 	str.w	r1, [sl, #8]
   83e2c:	6869      	ldr	r1, [r5, #4]
   83e2e:	f8ca 100c 	str.w	r1, [sl, #12]
   83e32:	f200 80ac 	bhi.w	83f8e <_realloc_r+0x3a6>
   83e36:	3508      	adds	r5, #8
   83e38:	f10a 0210 	add.w	r2, sl, #16
   83e3c:	6829      	ldr	r1, [r5, #0]
   83e3e:	6011      	str	r1, [r2, #0]
   83e40:	6869      	ldr	r1, [r5, #4]
   83e42:	6051      	str	r1, [r2, #4]
   83e44:	68a9      	ldr	r1, [r5, #8]
   83e46:	6091      	str	r1, [r2, #8]
   83e48:	ebc4 020b 	rsb	r2, r4, fp
   83e4c:	eb0a 0104 	add.w	r1, sl, r4
   83e50:	f042 0201 	orr.w	r2, r2, #1
   83e54:	6099      	str	r1, [r3, #8]
   83e56:	604a      	str	r2, [r1, #4]
   83e58:	f8da 3004 	ldr.w	r3, [sl, #4]
   83e5c:	4648      	mov	r0, r9
   83e5e:	f003 0301 	and.w	r3, r3, #1
   83e62:	431c      	orrs	r4, r3
   83e64:	f8ca 4004 	str.w	r4, [sl, #4]
   83e68:	f7ff febc 	bl	83be4 <__malloc_unlock>
   83e6c:	4638      	mov	r0, r7
   83e6e:	e72e      	b.n	83cce <_realloc_r+0xe6>
   83e70:	682b      	ldr	r3, [r5, #0]
   83e72:	2a1b      	cmp	r2, #27
   83e74:	6003      	str	r3, [r0, #0]
   83e76:	686b      	ldr	r3, [r5, #4]
   83e78:	6043      	str	r3, [r0, #4]
   83e7a:	d826      	bhi.n	83eca <_realloc_r+0x2e2>
   83e7c:	f100 0308 	add.w	r3, r0, #8
   83e80:	f105 0208 	add.w	r2, r5, #8
   83e84:	e6f7      	b.n	83c76 <_realloc_r+0x8e>
   83e86:	463b      	mov	r3, r7
   83e88:	682a      	ldr	r2, [r5, #0]
   83e8a:	4676      	mov	r6, lr
   83e8c:	601a      	str	r2, [r3, #0]
   83e8e:	686a      	ldr	r2, [r5, #4]
   83e90:	46d0      	mov	r8, sl
   83e92:	605a      	str	r2, [r3, #4]
   83e94:	68aa      	ldr	r2, [r5, #8]
   83e96:	609a      	str	r2, [r3, #8]
   83e98:	e705      	b.n	83ca6 <_realloc_r+0xbe>
   83e9a:	ebc4 0b0b 	rsb	fp, r4, fp
   83e9e:	eb08 0104 	add.w	r1, r8, r4
   83ea2:	f04b 0201 	orr.w	r2, fp, #1
   83ea6:	6099      	str	r1, [r3, #8]
   83ea8:	604a      	str	r2, [r1, #4]
   83eaa:	f855 3c04 	ldr.w	r3, [r5, #-4]
   83eae:	4648      	mov	r0, r9
   83eb0:	f003 0301 	and.w	r3, r3, #1
   83eb4:	431c      	orrs	r4, r3
   83eb6:	f845 4c04 	str.w	r4, [r5, #-4]
   83eba:	f7ff fe93 	bl	83be4 <__malloc_unlock>
   83ebe:	4628      	mov	r0, r5
   83ec0:	e705      	b.n	83cce <_realloc_r+0xe6>
   83ec2:	4629      	mov	r1, r5
   83ec4:	f7ff fe28 	bl	83b18 <memmove>
   83ec8:	e6db      	b.n	83c82 <_realloc_r+0x9a>
   83eca:	68ab      	ldr	r3, [r5, #8]
   83ecc:	2a24      	cmp	r2, #36	; 0x24
   83ece:	6083      	str	r3, [r0, #8]
   83ed0:	68eb      	ldr	r3, [r5, #12]
   83ed2:	60c3      	str	r3, [r0, #12]
   83ed4:	d027      	beq.n	83f26 <_realloc_r+0x33e>
   83ed6:	f100 0310 	add.w	r3, r0, #16
   83eda:	f105 0210 	add.w	r2, r5, #16
   83ede:	e6ca      	b.n	83c76 <_realloc_r+0x8e>
   83ee0:	f850 3c04 	ldr.w	r3, [r0, #-4]
   83ee4:	462f      	mov	r7, r5
   83ee6:	f023 0303 	bic.w	r3, r3, #3
   83eea:	441e      	add	r6, r3
   83eec:	e6db      	b.n	83ca6 <_realloc_r+0xbe>
   83eee:	4629      	mov	r1, r5
   83ef0:	4638      	mov	r0, r7
   83ef2:	4676      	mov	r6, lr
   83ef4:	46d0      	mov	r8, sl
   83ef6:	f7ff fe0f 	bl	83b18 <memmove>
   83efa:	e6d4      	b.n	83ca6 <_realloc_r+0xbe>
   83efc:	463a      	mov	r2, r7
   83efe:	e764      	b.n	83dca <_realloc_r+0x1e2>
   83f00:	4629      	mov	r1, r5
   83f02:	4638      	mov	r0, r7
   83f04:	461e      	mov	r6, r3
   83f06:	46d0      	mov	r8, sl
   83f08:	f7ff fe06 	bl	83b18 <memmove>
   83f0c:	e6cb      	b.n	83ca6 <_realloc_r+0xbe>
   83f0e:	68ab      	ldr	r3, [r5, #8]
   83f10:	2a24      	cmp	r2, #36	; 0x24
   83f12:	f8ca 3010 	str.w	r3, [sl, #16]
   83f16:	68eb      	ldr	r3, [r5, #12]
   83f18:	f8ca 3014 	str.w	r3, [sl, #20]
   83f1c:	d01a      	beq.n	83f54 <_realloc_r+0x36c>
   83f1e:	3510      	adds	r5, #16
   83f20:	f10a 0318 	add.w	r3, sl, #24
   83f24:	e7b0      	b.n	83e88 <_realloc_r+0x2a0>
   83f26:	692a      	ldr	r2, [r5, #16]
   83f28:	f100 0318 	add.w	r3, r0, #24
   83f2c:	6102      	str	r2, [r0, #16]
   83f2e:	6969      	ldr	r1, [r5, #20]
   83f30:	f105 0218 	add.w	r2, r5, #24
   83f34:	6141      	str	r1, [r0, #20]
   83f36:	e69e      	b.n	83c76 <_realloc_r+0x8e>
   83f38:	20070598 	.word	0x20070598
   83f3c:	68a9      	ldr	r1, [r5, #8]
   83f3e:	2a24      	cmp	r2, #36	; 0x24
   83f40:	f8ca 1010 	str.w	r1, [sl, #16]
   83f44:	68e9      	ldr	r1, [r5, #12]
   83f46:	f8ca 1014 	str.w	r1, [sl, #20]
   83f4a:	d00f      	beq.n	83f6c <_realloc_r+0x384>
   83f4c:	3510      	adds	r5, #16
   83f4e:	f10a 0218 	add.w	r2, sl, #24
   83f52:	e73a      	b.n	83dca <_realloc_r+0x1e2>
   83f54:	692a      	ldr	r2, [r5, #16]
   83f56:	f10a 0320 	add.w	r3, sl, #32
   83f5a:	f8ca 2018 	str.w	r2, [sl, #24]
   83f5e:	696a      	ldr	r2, [r5, #20]
   83f60:	3518      	adds	r5, #24
   83f62:	f8ca 201c 	str.w	r2, [sl, #28]
   83f66:	e78f      	b.n	83e88 <_realloc_r+0x2a0>
   83f68:	463a      	mov	r2, r7
   83f6a:	e767      	b.n	83e3c <_realloc_r+0x254>
   83f6c:	6929      	ldr	r1, [r5, #16]
   83f6e:	f10a 0220 	add.w	r2, sl, #32
   83f72:	f8ca 1018 	str.w	r1, [sl, #24]
   83f76:	6969      	ldr	r1, [r5, #20]
   83f78:	3518      	adds	r5, #24
   83f7a:	f8ca 101c 	str.w	r1, [sl, #28]
   83f7e:	e724      	b.n	83dca <_realloc_r+0x1e2>
   83f80:	4629      	mov	r1, r5
   83f82:	4638      	mov	r0, r7
   83f84:	9301      	str	r3, [sp, #4]
   83f86:	f7ff fdc7 	bl	83b18 <memmove>
   83f8a:	9b01      	ldr	r3, [sp, #4]
   83f8c:	e75c      	b.n	83e48 <_realloc_r+0x260>
   83f8e:	68a9      	ldr	r1, [r5, #8]
   83f90:	2a24      	cmp	r2, #36	; 0x24
   83f92:	f8ca 1010 	str.w	r1, [sl, #16]
   83f96:	68e9      	ldr	r1, [r5, #12]
   83f98:	f8ca 1014 	str.w	r1, [sl, #20]
   83f9c:	d003      	beq.n	83fa6 <_realloc_r+0x3be>
   83f9e:	3510      	adds	r5, #16
   83fa0:	f10a 0218 	add.w	r2, sl, #24
   83fa4:	e74a      	b.n	83e3c <_realloc_r+0x254>
   83fa6:	6929      	ldr	r1, [r5, #16]
   83fa8:	f10a 0220 	add.w	r2, sl, #32
   83fac:	f8ca 1018 	str.w	r1, [sl, #24]
   83fb0:	6969      	ldr	r1, [r5, #20]
   83fb2:	3518      	adds	r5, #24
   83fb4:	f8ca 101c 	str.w	r1, [sl, #28]
   83fb8:	e740      	b.n	83e3c <_realloc_r+0x254>
   83fba:	bf00      	nop

00083fbc <_sbrk_r>:
   83fbc:	b538      	push	{r3, r4, r5, lr}
   83fbe:	4c07      	ldr	r4, [pc, #28]	; (83fdc <_sbrk_r+0x20>)
   83fc0:	2300      	movs	r3, #0
   83fc2:	4605      	mov	r5, r0
   83fc4:	4608      	mov	r0, r1
   83fc6:	6023      	str	r3, [r4, #0]
   83fc8:	f7fd fae0 	bl	8158c <_sbrk>
   83fcc:	1c43      	adds	r3, r0, #1
   83fce:	d000      	beq.n	83fd2 <_sbrk_r+0x16>
   83fd0:	bd38      	pop	{r3, r4, r5, pc}
   83fd2:	6823      	ldr	r3, [r4, #0]
   83fd4:	2b00      	cmp	r3, #0
   83fd6:	d0fb      	beq.n	83fd0 <_sbrk_r+0x14>
   83fd8:	602b      	str	r3, [r5, #0]
   83fda:	bd38      	pop	{r3, r4, r5, pc}
   83fdc:	20070c08 	.word	0x20070c08

00083fe0 <__sread>:
   83fe0:	b510      	push	{r4, lr}
   83fe2:	460c      	mov	r4, r1
   83fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   83fe8:	f000 f9c4 	bl	84374 <_read_r>
   83fec:	2800      	cmp	r0, #0
   83fee:	db03      	blt.n	83ff8 <__sread+0x18>
   83ff0:	6d23      	ldr	r3, [r4, #80]	; 0x50
   83ff2:	4403      	add	r3, r0
   83ff4:	6523      	str	r3, [r4, #80]	; 0x50
   83ff6:	bd10      	pop	{r4, pc}
   83ff8:	89a3      	ldrh	r3, [r4, #12]
   83ffa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   83ffe:	81a3      	strh	r3, [r4, #12]
   84000:	bd10      	pop	{r4, pc}
   84002:	bf00      	nop

00084004 <__swrite>:
   84004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84008:	460c      	mov	r4, r1
   8400a:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   8400e:	461f      	mov	r7, r3
   84010:	05cb      	lsls	r3, r1, #23
   84012:	4616      	mov	r6, r2
   84014:	4605      	mov	r5, r0
   84016:	d507      	bpl.n	84028 <__swrite+0x24>
   84018:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   8401c:	2302      	movs	r3, #2
   8401e:	2200      	movs	r2, #0
   84020:	f000 f992 	bl	84348 <_lseek_r>
   84024:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   84028:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   8402c:	81a1      	strh	r1, [r4, #12]
   8402e:	463b      	mov	r3, r7
   84030:	4632      	mov	r2, r6
   84032:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   84036:	4628      	mov	r0, r5
   84038:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   8403c:	f000 b8a2 	b.w	84184 <_write_r>

00084040 <__sseek>:
   84040:	b510      	push	{r4, lr}
   84042:	460c      	mov	r4, r1
   84044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84048:	f000 f97e 	bl	84348 <_lseek_r>
   8404c:	89a3      	ldrh	r3, [r4, #12]
   8404e:	1c42      	adds	r2, r0, #1
   84050:	bf0e      	itee	eq
   84052:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   84056:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   8405a:	6520      	strne	r0, [r4, #80]	; 0x50
   8405c:	81a3      	strh	r3, [r4, #12]
   8405e:	bd10      	pop	{r4, pc}

00084060 <__sclose>:
   84060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   84064:	f000 b8f6 	b.w	84254 <_close_r>

00084068 <__swbuf_r>:
   84068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8406a:	460e      	mov	r6, r1
   8406c:	4614      	mov	r4, r2
   8406e:	4607      	mov	r7, r0
   84070:	b110      	cbz	r0, 84078 <__swbuf_r+0x10>
   84072:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84074:	2b00      	cmp	r3, #0
   84076:	d04a      	beq.n	8410e <__swbuf_r+0xa6>
   84078:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   8407c:	69a3      	ldr	r3, [r4, #24]
   8407e:	b291      	uxth	r1, r2
   84080:	0708      	lsls	r0, r1, #28
   84082:	60a3      	str	r3, [r4, #8]
   84084:	d538      	bpl.n	840f8 <__swbuf_r+0x90>
   84086:	6923      	ldr	r3, [r4, #16]
   84088:	2b00      	cmp	r3, #0
   8408a:	d035      	beq.n	840f8 <__swbuf_r+0x90>
   8408c:	0489      	lsls	r1, r1, #18
   8408e:	b2f5      	uxtb	r5, r6
   84090:	d515      	bpl.n	840be <__swbuf_r+0x56>
   84092:	6822      	ldr	r2, [r4, #0]
   84094:	6961      	ldr	r1, [r4, #20]
   84096:	1ad3      	subs	r3, r2, r3
   84098:	428b      	cmp	r3, r1
   8409a:	da1c      	bge.n	840d6 <__swbuf_r+0x6e>
   8409c:	3301      	adds	r3, #1
   8409e:	68a1      	ldr	r1, [r4, #8]
   840a0:	1c50      	adds	r0, r2, #1
   840a2:	3901      	subs	r1, #1
   840a4:	60a1      	str	r1, [r4, #8]
   840a6:	6020      	str	r0, [r4, #0]
   840a8:	7016      	strb	r6, [r2, #0]
   840aa:	6962      	ldr	r2, [r4, #20]
   840ac:	429a      	cmp	r2, r3
   840ae:	d01a      	beq.n	840e6 <__swbuf_r+0x7e>
   840b0:	89a3      	ldrh	r3, [r4, #12]
   840b2:	07db      	lsls	r3, r3, #31
   840b4:	d501      	bpl.n	840ba <__swbuf_r+0x52>
   840b6:	2d0a      	cmp	r5, #10
   840b8:	d015      	beq.n	840e6 <__swbuf_r+0x7e>
   840ba:	4628      	mov	r0, r5
   840bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840be:	6e61      	ldr	r1, [r4, #100]	; 0x64
   840c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   840c4:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   840c8:	81a2      	strh	r2, [r4, #12]
   840ca:	6822      	ldr	r2, [r4, #0]
   840cc:	6661      	str	r1, [r4, #100]	; 0x64
   840ce:	6961      	ldr	r1, [r4, #20]
   840d0:	1ad3      	subs	r3, r2, r3
   840d2:	428b      	cmp	r3, r1
   840d4:	dbe2      	blt.n	8409c <__swbuf_r+0x34>
   840d6:	4621      	mov	r1, r4
   840d8:	4638      	mov	r0, r7
   840da:	f7fe fdb5 	bl	82c48 <_fflush_r>
   840de:	b940      	cbnz	r0, 840f2 <__swbuf_r+0x8a>
   840e0:	6822      	ldr	r2, [r4, #0]
   840e2:	2301      	movs	r3, #1
   840e4:	e7db      	b.n	8409e <__swbuf_r+0x36>
   840e6:	4621      	mov	r1, r4
   840e8:	4638      	mov	r0, r7
   840ea:	f7fe fdad 	bl	82c48 <_fflush_r>
   840ee:	2800      	cmp	r0, #0
   840f0:	d0e3      	beq.n	840ba <__swbuf_r+0x52>
   840f2:	f04f 30ff 	mov.w	r0, #4294967295
   840f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   840f8:	4621      	mov	r1, r4
   840fa:	4638      	mov	r0, r7
   840fc:	f7fe fc8c 	bl	82a18 <__swsetup_r>
   84100:	2800      	cmp	r0, #0
   84102:	d1f6      	bne.n	840f2 <__swbuf_r+0x8a>
   84104:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   84108:	6923      	ldr	r3, [r4, #16]
   8410a:	b291      	uxth	r1, r2
   8410c:	e7be      	b.n	8408c <__swbuf_r+0x24>
   8410e:	f7fe fe2f 	bl	82d70 <__sinit>
   84112:	e7b1      	b.n	84078 <__swbuf_r+0x10>

00084114 <_wcrtomb_r>:
   84114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   84118:	4605      	mov	r5, r0
   8411a:	b086      	sub	sp, #24
   8411c:	461e      	mov	r6, r3
   8411e:	460c      	mov	r4, r1
   84120:	b1a1      	cbz	r1, 8414c <_wcrtomb_r+0x38>
   84122:	4b10      	ldr	r3, [pc, #64]	; (84164 <_wcrtomb_r+0x50>)
   84124:	4617      	mov	r7, r2
   84126:	f8d3 8000 	ldr.w	r8, [r3]
   8412a:	f7ff f97d 	bl	83428 <__locale_charset>
   8412e:	9600      	str	r6, [sp, #0]
   84130:	4603      	mov	r3, r0
   84132:	463a      	mov	r2, r7
   84134:	4621      	mov	r1, r4
   84136:	4628      	mov	r0, r5
   84138:	47c0      	blx	r8
   8413a:	1c43      	adds	r3, r0, #1
   8413c:	d103      	bne.n	84146 <_wcrtomb_r+0x32>
   8413e:	2200      	movs	r2, #0
   84140:	238a      	movs	r3, #138	; 0x8a
   84142:	6032      	str	r2, [r6, #0]
   84144:	602b      	str	r3, [r5, #0]
   84146:	b006      	add	sp, #24
   84148:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   8414c:	4b05      	ldr	r3, [pc, #20]	; (84164 <_wcrtomb_r+0x50>)
   8414e:	681f      	ldr	r7, [r3, #0]
   84150:	f7ff f96a 	bl	83428 <__locale_charset>
   84154:	9600      	str	r6, [sp, #0]
   84156:	4603      	mov	r3, r0
   84158:	4622      	mov	r2, r4
   8415a:	a903      	add	r1, sp, #12
   8415c:	4628      	mov	r0, r5
   8415e:	47b8      	blx	r7
   84160:	e7eb      	b.n	8413a <_wcrtomb_r+0x26>
   84162:	bf00      	nop
   84164:	200709a8 	.word	0x200709a8

00084168 <__ascii_wctomb>:
   84168:	b121      	cbz	r1, 84174 <__ascii_wctomb+0xc>
   8416a:	2aff      	cmp	r2, #255	; 0xff
   8416c:	d804      	bhi.n	84178 <__ascii_wctomb+0x10>
   8416e:	700a      	strb	r2, [r1, #0]
   84170:	2001      	movs	r0, #1
   84172:	4770      	bx	lr
   84174:	4608      	mov	r0, r1
   84176:	4770      	bx	lr
   84178:	238a      	movs	r3, #138	; 0x8a
   8417a:	6003      	str	r3, [r0, #0]
   8417c:	f04f 30ff 	mov.w	r0, #4294967295
   84180:	4770      	bx	lr
   84182:	bf00      	nop

00084184 <_write_r>:
   84184:	b570      	push	{r4, r5, r6, lr}
   84186:	460d      	mov	r5, r1
   84188:	4c08      	ldr	r4, [pc, #32]	; (841ac <_write_r+0x28>)
   8418a:	4611      	mov	r1, r2
   8418c:	4606      	mov	r6, r0
   8418e:	461a      	mov	r2, r3
   84190:	4628      	mov	r0, r5
   84192:	2300      	movs	r3, #0
   84194:	6023      	str	r3, [r4, #0]
   84196:	f7fc fd97 	bl	80cc8 <_write>
   8419a:	1c43      	adds	r3, r0, #1
   8419c:	d000      	beq.n	841a0 <_write_r+0x1c>
   8419e:	bd70      	pop	{r4, r5, r6, pc}
   841a0:	6823      	ldr	r3, [r4, #0]
   841a2:	2b00      	cmp	r3, #0
   841a4:	d0fb      	beq.n	8419e <_write_r+0x1a>
   841a6:	6033      	str	r3, [r6, #0]
   841a8:	bd70      	pop	{r4, r5, r6, pc}
   841aa:	bf00      	nop
   841ac:	20070c08 	.word	0x20070c08

000841b0 <__register_exitproc>:
   841b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   841b4:	4c25      	ldr	r4, [pc, #148]	; (8424c <__register_exitproc+0x9c>)
   841b6:	4606      	mov	r6, r0
   841b8:	6825      	ldr	r5, [r4, #0]
   841ba:	4688      	mov	r8, r1
   841bc:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   841c0:	4692      	mov	sl, r2
   841c2:	4699      	mov	r9, r3
   841c4:	b3c4      	cbz	r4, 84238 <__register_exitproc+0x88>
   841c6:	6860      	ldr	r0, [r4, #4]
   841c8:	281f      	cmp	r0, #31
   841ca:	dc17      	bgt.n	841fc <__register_exitproc+0x4c>
   841cc:	1c41      	adds	r1, r0, #1
   841ce:	b176      	cbz	r6, 841ee <__register_exitproc+0x3e>
   841d0:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   841d4:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   841d8:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   841dc:	2201      	movs	r2, #1
   841de:	4082      	lsls	r2, r0
   841e0:	4315      	orrs	r5, r2
   841e2:	2e02      	cmp	r6, #2
   841e4:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   841e8:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   841ec:	d01e      	beq.n	8422c <__register_exitproc+0x7c>
   841ee:	1c83      	adds	r3, r0, #2
   841f0:	6061      	str	r1, [r4, #4]
   841f2:	2000      	movs	r0, #0
   841f4:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   841f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   841fc:	4b14      	ldr	r3, [pc, #80]	; (84250 <__register_exitproc+0xa0>)
   841fe:	b303      	cbz	r3, 84242 <__register_exitproc+0x92>
   84200:	f44f 70c8 	mov.w	r0, #400	; 0x190
   84204:	f7ff f98e 	bl	83524 <malloc>
   84208:	4604      	mov	r4, r0
   8420a:	b1d0      	cbz	r0, 84242 <__register_exitproc+0x92>
   8420c:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   84210:	2700      	movs	r7, #0
   84212:	e884 0088 	stmia.w	r4, {r3, r7}
   84216:	4638      	mov	r0, r7
   84218:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   8421c:	2101      	movs	r1, #1
   8421e:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   84222:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   84226:	2e00      	cmp	r6, #0
   84228:	d0e1      	beq.n	841ee <__register_exitproc+0x3e>
   8422a:	e7d1      	b.n	841d0 <__register_exitproc+0x20>
   8422c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   84230:	431a      	orrs	r2, r3
   84232:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   84236:	e7da      	b.n	841ee <__register_exitproc+0x3e>
   84238:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   8423c:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   84240:	e7c1      	b.n	841c6 <__register_exitproc+0x16>
   84242:	f04f 30ff 	mov.w	r0, #4294967295
   84246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   8424a:	bf00      	nop
   8424c:	0008471c 	.word	0x0008471c
   84250:	00083525 	.word	0x00083525

00084254 <_close_r>:
   84254:	b538      	push	{r3, r4, r5, lr}
   84256:	4c07      	ldr	r4, [pc, #28]	; (84274 <_close_r+0x20>)
   84258:	2300      	movs	r3, #0
   8425a:	4605      	mov	r5, r0
   8425c:	4608      	mov	r0, r1
   8425e:	6023      	str	r3, [r4, #0]
   84260:	f7fd f9ae 	bl	815c0 <_close>
   84264:	1c43      	adds	r3, r0, #1
   84266:	d000      	beq.n	8426a <_close_r+0x16>
   84268:	bd38      	pop	{r3, r4, r5, pc}
   8426a:	6823      	ldr	r3, [r4, #0]
   8426c:	2b00      	cmp	r3, #0
   8426e:	d0fb      	beq.n	84268 <_close_r+0x14>
   84270:	602b      	str	r3, [r5, #0]
   84272:	bd38      	pop	{r3, r4, r5, pc}
   84274:	20070c08 	.word	0x20070c08

00084278 <_fclose_r>:
   84278:	2900      	cmp	r1, #0
   8427a:	d03d      	beq.n	842f8 <_fclose_r+0x80>
   8427c:	b570      	push	{r4, r5, r6, lr}
   8427e:	4605      	mov	r5, r0
   84280:	460c      	mov	r4, r1
   84282:	b108      	cbz	r0, 84288 <_fclose_r+0x10>
   84284:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84286:	b37b      	cbz	r3, 842e8 <_fclose_r+0x70>
   84288:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8428c:	b90b      	cbnz	r3, 84292 <_fclose_r+0x1a>
   8428e:	2000      	movs	r0, #0
   84290:	bd70      	pop	{r4, r5, r6, pc}
   84292:	4621      	mov	r1, r4
   84294:	4628      	mov	r0, r5
   84296:	f7fe fc33 	bl	82b00 <__sflush_r>
   8429a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   8429c:	4606      	mov	r6, r0
   8429e:	b133      	cbz	r3, 842ae <_fclose_r+0x36>
   842a0:	69e1      	ldr	r1, [r4, #28]
   842a2:	4628      	mov	r0, r5
   842a4:	4798      	blx	r3
   842a6:	2800      	cmp	r0, #0
   842a8:	bfb8      	it	lt
   842aa:	f04f 36ff 	movlt.w	r6, #4294967295
   842ae:	89a3      	ldrh	r3, [r4, #12]
   842b0:	061b      	lsls	r3, r3, #24
   842b2:	d41c      	bmi.n	842ee <_fclose_r+0x76>
   842b4:	6b21      	ldr	r1, [r4, #48]	; 0x30
   842b6:	b141      	cbz	r1, 842ca <_fclose_r+0x52>
   842b8:	f104 0340 	add.w	r3, r4, #64	; 0x40
   842bc:	4299      	cmp	r1, r3
   842be:	d002      	beq.n	842c6 <_fclose_r+0x4e>
   842c0:	4628      	mov	r0, r5
   842c2:	f7fe fe1d 	bl	82f00 <_free_r>
   842c6:	2300      	movs	r3, #0
   842c8:	6323      	str	r3, [r4, #48]	; 0x30
   842ca:	6c61      	ldr	r1, [r4, #68]	; 0x44
   842cc:	b121      	cbz	r1, 842d8 <_fclose_r+0x60>
   842ce:	4628      	mov	r0, r5
   842d0:	f7fe fe16 	bl	82f00 <_free_r>
   842d4:	2300      	movs	r3, #0
   842d6:	6463      	str	r3, [r4, #68]	; 0x44
   842d8:	f7fe fd50 	bl	82d7c <__sfp_lock_acquire>
   842dc:	2300      	movs	r3, #0
   842de:	81a3      	strh	r3, [r4, #12]
   842e0:	f7fe fd4e 	bl	82d80 <__sfp_lock_release>
   842e4:	4630      	mov	r0, r6
   842e6:	bd70      	pop	{r4, r5, r6, pc}
   842e8:	f7fe fd42 	bl	82d70 <__sinit>
   842ec:	e7cc      	b.n	84288 <_fclose_r+0x10>
   842ee:	6921      	ldr	r1, [r4, #16]
   842f0:	4628      	mov	r0, r5
   842f2:	f7fe fe05 	bl	82f00 <_free_r>
   842f6:	e7dd      	b.n	842b4 <_fclose_r+0x3c>
   842f8:	2000      	movs	r0, #0
   842fa:	4770      	bx	lr

000842fc <_fstat_r>:
   842fc:	b538      	push	{r3, r4, r5, lr}
   842fe:	460b      	mov	r3, r1
   84300:	4c07      	ldr	r4, [pc, #28]	; (84320 <_fstat_r+0x24>)
   84302:	4605      	mov	r5, r0
   84304:	4611      	mov	r1, r2
   84306:	4618      	mov	r0, r3
   84308:	2300      	movs	r3, #0
   8430a:	6023      	str	r3, [r4, #0]
   8430c:	f7fd f95c 	bl	815c8 <_fstat>
   84310:	1c43      	adds	r3, r0, #1
   84312:	d000      	beq.n	84316 <_fstat_r+0x1a>
   84314:	bd38      	pop	{r3, r4, r5, pc}
   84316:	6823      	ldr	r3, [r4, #0]
   84318:	2b00      	cmp	r3, #0
   8431a:	d0fb      	beq.n	84314 <_fstat_r+0x18>
   8431c:	602b      	str	r3, [r5, #0]
   8431e:	bd38      	pop	{r3, r4, r5, pc}
   84320:	20070c08 	.word	0x20070c08

00084324 <_isatty_r>:
   84324:	b538      	push	{r3, r4, r5, lr}
   84326:	4c07      	ldr	r4, [pc, #28]	; (84344 <_isatty_r+0x20>)
   84328:	2300      	movs	r3, #0
   8432a:	4605      	mov	r5, r0
   8432c:	4608      	mov	r0, r1
   8432e:	6023      	str	r3, [r4, #0]
   84330:	f7fd f950 	bl	815d4 <_isatty>
   84334:	1c43      	adds	r3, r0, #1
   84336:	d000      	beq.n	8433a <_isatty_r+0x16>
   84338:	bd38      	pop	{r3, r4, r5, pc}
   8433a:	6823      	ldr	r3, [r4, #0]
   8433c:	2b00      	cmp	r3, #0
   8433e:	d0fb      	beq.n	84338 <_isatty_r+0x14>
   84340:	602b      	str	r3, [r5, #0]
   84342:	bd38      	pop	{r3, r4, r5, pc}
   84344:	20070c08 	.word	0x20070c08

00084348 <_lseek_r>:
   84348:	b570      	push	{r4, r5, r6, lr}
   8434a:	460d      	mov	r5, r1
   8434c:	4c08      	ldr	r4, [pc, #32]	; (84370 <_lseek_r+0x28>)
   8434e:	4611      	mov	r1, r2
   84350:	4606      	mov	r6, r0
   84352:	461a      	mov	r2, r3
   84354:	4628      	mov	r0, r5
   84356:	2300      	movs	r3, #0
   84358:	6023      	str	r3, [r4, #0]
   8435a:	f7fd f93d 	bl	815d8 <_lseek>
   8435e:	1c43      	adds	r3, r0, #1
   84360:	d000      	beq.n	84364 <_lseek_r+0x1c>
   84362:	bd70      	pop	{r4, r5, r6, pc}
   84364:	6823      	ldr	r3, [r4, #0]
   84366:	2b00      	cmp	r3, #0
   84368:	d0fb      	beq.n	84362 <_lseek_r+0x1a>
   8436a:	6033      	str	r3, [r6, #0]
   8436c:	bd70      	pop	{r4, r5, r6, pc}
   8436e:	bf00      	nop
   84370:	20070c08 	.word	0x20070c08

00084374 <_read_r>:
   84374:	b570      	push	{r4, r5, r6, lr}
   84376:	460d      	mov	r5, r1
   84378:	4c08      	ldr	r4, [pc, #32]	; (8439c <_read_r+0x28>)
   8437a:	4611      	mov	r1, r2
   8437c:	4606      	mov	r6, r0
   8437e:	461a      	mov	r2, r3
   84380:	4628      	mov	r0, r5
   84382:	2300      	movs	r3, #0
   84384:	6023      	str	r3, [r4, #0]
   84386:	f7fb fee3 	bl	80150 <_read>
   8438a:	1c43      	adds	r3, r0, #1
   8438c:	d000      	beq.n	84390 <_read_r+0x1c>
   8438e:	bd70      	pop	{r4, r5, r6, pc}
   84390:	6823      	ldr	r3, [r4, #0]
   84392:	2b00      	cmp	r3, #0
   84394:	d0fb      	beq.n	8438e <_read_r+0x1a>
   84396:	6033      	str	r3, [r6, #0]
   84398:	bd70      	pop	{r4, r5, r6, pc}
   8439a:	bf00      	nop
   8439c:	20070c08 	.word	0x20070c08

000843a0 <__aeabi_uldivmod>:
   843a0:	b953      	cbnz	r3, 843b8 <__aeabi_uldivmod+0x18>
   843a2:	b94a      	cbnz	r2, 843b8 <__aeabi_uldivmod+0x18>
   843a4:	2900      	cmp	r1, #0
   843a6:	bf08      	it	eq
   843a8:	2800      	cmpeq	r0, #0
   843aa:	bf1c      	itt	ne
   843ac:	f04f 31ff 	movne.w	r1, #4294967295
   843b0:	f04f 30ff 	movne.w	r0, #4294967295
   843b4:	f000 b982 	b.w	846bc <__aeabi_idiv0>
   843b8:	f1ad 0c08 	sub.w	ip, sp, #8
   843bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   843c0:	f000 f806 	bl	843d0 <__udivmoddi4>
   843c4:	f8dd e004 	ldr.w	lr, [sp, #4]
   843c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   843cc:	b004      	add	sp, #16
   843ce:	4770      	bx	lr

000843d0 <__udivmoddi4>:
   843d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   843d4:	468c      	mov	ip, r1
   843d6:	460c      	mov	r4, r1
   843d8:	4605      	mov	r5, r0
   843da:	9e09      	ldr	r6, [sp, #36]	; 0x24
   843dc:	2b00      	cmp	r3, #0
   843de:	d14f      	bne.n	84480 <__udivmoddi4+0xb0>
   843e0:	428a      	cmp	r2, r1
   843e2:	4617      	mov	r7, r2
   843e4:	d96b      	bls.n	844be <__udivmoddi4+0xee>
   843e6:	fab2 fe82 	clz	lr, r2
   843ea:	f1be 0f00 	cmp.w	lr, #0
   843ee:	d00b      	beq.n	84408 <__udivmoddi4+0x38>
   843f0:	f1ce 0520 	rsb	r5, lr, #32
   843f4:	fa20 f505 	lsr.w	r5, r0, r5
   843f8:	fa01 f30e 	lsl.w	r3, r1, lr
   843fc:	ea45 0c03 	orr.w	ip, r5, r3
   84400:	fa02 f70e 	lsl.w	r7, r2, lr
   84404:	fa00 f50e 	lsl.w	r5, r0, lr
   84408:	0c39      	lsrs	r1, r7, #16
   8440a:	fbbc f0f1 	udiv	r0, ip, r1
   8440e:	b2ba      	uxth	r2, r7
   84410:	fb01 c310 	mls	r3, r1, r0, ip
   84414:	fb00 f802 	mul.w	r8, r0, r2
   84418:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   8441c:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
   84420:	45a0      	cmp	r8, r4
   84422:	d909      	bls.n	84438 <__udivmoddi4+0x68>
   84424:	19e4      	adds	r4, r4, r7
   84426:	f100 33ff 	add.w	r3, r0, #4294967295
   8442a:	f080 8128 	bcs.w	8467e <__udivmoddi4+0x2ae>
   8442e:	45a0      	cmp	r8, r4
   84430:	f240 8125 	bls.w	8467e <__udivmoddi4+0x2ae>
   84434:	3802      	subs	r0, #2
   84436:	443c      	add	r4, r7
   84438:	ebc8 0404 	rsb	r4, r8, r4
   8443c:	fbb4 f3f1 	udiv	r3, r4, r1
   84440:	fb01 4c13 	mls	ip, r1, r3, r4
   84444:	fb03 f202 	mul.w	r2, r3, r2
   84448:	b2ac      	uxth	r4, r5
   8444a:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
   8444e:	428a      	cmp	r2, r1
   84450:	d909      	bls.n	84466 <__udivmoddi4+0x96>
   84452:	19c9      	adds	r1, r1, r7
   84454:	f103 34ff 	add.w	r4, r3, #4294967295
   84458:	f080 810f 	bcs.w	8467a <__udivmoddi4+0x2aa>
   8445c:	428a      	cmp	r2, r1
   8445e:	f240 810c 	bls.w	8467a <__udivmoddi4+0x2aa>
   84462:	3b02      	subs	r3, #2
   84464:	4439      	add	r1, r7
   84466:	1a8a      	subs	r2, r1, r2
   84468:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   8446c:	2100      	movs	r1, #0
   8446e:	2e00      	cmp	r6, #0
   84470:	d063      	beq.n	8453a <__udivmoddi4+0x16a>
   84472:	fa22 f20e 	lsr.w	r2, r2, lr
   84476:	2300      	movs	r3, #0
   84478:	e886 000c 	stmia.w	r6, {r2, r3}
   8447c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84480:	428b      	cmp	r3, r1
   84482:	d907      	bls.n	84494 <__udivmoddi4+0xc4>
   84484:	2e00      	cmp	r6, #0
   84486:	d056      	beq.n	84536 <__udivmoddi4+0x166>
   84488:	2100      	movs	r1, #0
   8448a:	e886 0011 	stmia.w	r6, {r0, r4}
   8448e:	4608      	mov	r0, r1
   84490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84494:	fab3 f183 	clz	r1, r3
   84498:	2900      	cmp	r1, #0
   8449a:	f040 8093 	bne.w	845c4 <__udivmoddi4+0x1f4>
   8449e:	42a3      	cmp	r3, r4
   844a0:	d302      	bcc.n	844a8 <__udivmoddi4+0xd8>
   844a2:	4282      	cmp	r2, r0
   844a4:	f200 80fe 	bhi.w	846a4 <__udivmoddi4+0x2d4>
   844a8:	1a85      	subs	r5, r0, r2
   844aa:	eb64 0303 	sbc.w	r3, r4, r3
   844ae:	469c      	mov	ip, r3
   844b0:	2001      	movs	r0, #1
   844b2:	2e00      	cmp	r6, #0
   844b4:	d041      	beq.n	8453a <__udivmoddi4+0x16a>
   844b6:	e886 1020 	stmia.w	r6, {r5, ip}
   844ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   844be:	b912      	cbnz	r2, 844c6 <__udivmoddi4+0xf6>
   844c0:	2701      	movs	r7, #1
   844c2:	fbb7 f7f2 	udiv	r7, r7, r2
   844c6:	fab7 fe87 	clz	lr, r7
   844ca:	f1be 0f00 	cmp.w	lr, #0
   844ce:	d136      	bne.n	8453e <__udivmoddi4+0x16e>
   844d0:	1be4      	subs	r4, r4, r7
   844d2:	ea4f 4817 	mov.w	r8, r7, lsr #16
   844d6:	fa1f f987 	uxth.w	r9, r7
   844da:	2101      	movs	r1, #1
   844dc:	fbb4 f3f8 	udiv	r3, r4, r8
   844e0:	fb08 4413 	mls	r4, r8, r3, r4
   844e4:	fb09 f203 	mul.w	r2, r9, r3
   844e8:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   844ec:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
   844f0:	42a2      	cmp	r2, r4
   844f2:	d907      	bls.n	84504 <__udivmoddi4+0x134>
   844f4:	19e4      	adds	r4, r4, r7
   844f6:	f103 30ff 	add.w	r0, r3, #4294967295
   844fa:	d202      	bcs.n	84502 <__udivmoddi4+0x132>
   844fc:	42a2      	cmp	r2, r4
   844fe:	f200 80d3 	bhi.w	846a8 <__udivmoddi4+0x2d8>
   84502:	4603      	mov	r3, r0
   84504:	1aa4      	subs	r4, r4, r2
   84506:	fbb4 f0f8 	udiv	r0, r4, r8
   8450a:	fb08 4810 	mls	r8, r8, r0, r4
   8450e:	fb09 f900 	mul.w	r9, r9, r0
   84512:	b2ac      	uxth	r4, r5
   84514:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
   84518:	4591      	cmp	r9, r2
   8451a:	d907      	bls.n	8452c <__udivmoddi4+0x15c>
   8451c:	19d2      	adds	r2, r2, r7
   8451e:	f100 34ff 	add.w	r4, r0, #4294967295
   84522:	d202      	bcs.n	8452a <__udivmoddi4+0x15a>
   84524:	4591      	cmp	r9, r2
   84526:	f200 80ba 	bhi.w	8469e <__udivmoddi4+0x2ce>
   8452a:	4620      	mov	r0, r4
   8452c:	ebc9 0202 	rsb	r2, r9, r2
   84530:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
   84534:	e79b      	b.n	8446e <__udivmoddi4+0x9e>
   84536:	4631      	mov	r1, r6
   84538:	4630      	mov	r0, r6
   8453a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8453e:	fa07 f70e 	lsl.w	r7, r7, lr
   84542:	f1ce 0c20 	rsb	ip, lr, #32
   84546:	fa24 f30c 	lsr.w	r3, r4, ip
   8454a:	ea4f 4817 	mov.w	r8, r7, lsr #16
   8454e:	fbb3 faf8 	udiv	sl, r3, r8
   84552:	fa1f f987 	uxth.w	r9, r7
   84556:	fb08 351a 	mls	r5, r8, sl, r3
   8455a:	fa20 fc0c 	lsr.w	ip, r0, ip
   8455e:	fa04 f40e 	lsl.w	r4, r4, lr
   84562:	fb0a fb09 	mul.w	fp, sl, r9
   84566:	ea4c 0c04 	orr.w	ip, ip, r4
   8456a:	ea4f 421c 	mov.w	r2, ip, lsr #16
   8456e:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
   84572:	459b      	cmp	fp, r3
   84574:	fa00 f50e 	lsl.w	r5, r0, lr
   84578:	d90a      	bls.n	84590 <__udivmoddi4+0x1c0>
   8457a:	19db      	adds	r3, r3, r7
   8457c:	f10a 32ff 	add.w	r2, sl, #4294967295
   84580:	f080 808b 	bcs.w	8469a <__udivmoddi4+0x2ca>
   84584:	459b      	cmp	fp, r3
   84586:	f240 8088 	bls.w	8469a <__udivmoddi4+0x2ca>
   8458a:	f1aa 0a02 	sub.w	sl, sl, #2
   8458e:	443b      	add	r3, r7
   84590:	ebcb 0303 	rsb	r3, fp, r3
   84594:	fbb3 f0f8 	udiv	r0, r3, r8
   84598:	fb08 3310 	mls	r3, r8, r0, r3
   8459c:	fb00 f409 	mul.w	r4, r0, r9
   845a0:	fa1f fc8c 	uxth.w	ip, ip
   845a4:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
   845a8:	429c      	cmp	r4, r3
   845aa:	d907      	bls.n	845bc <__udivmoddi4+0x1ec>
   845ac:	19db      	adds	r3, r3, r7
   845ae:	f100 32ff 	add.w	r2, r0, #4294967295
   845b2:	d26e      	bcs.n	84692 <__udivmoddi4+0x2c2>
   845b4:	429c      	cmp	r4, r3
   845b6:	d96c      	bls.n	84692 <__udivmoddi4+0x2c2>
   845b8:	3802      	subs	r0, #2
   845ba:	443b      	add	r3, r7
   845bc:	1b1c      	subs	r4, r3, r4
   845be:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
   845c2:	e78b      	b.n	844dc <__udivmoddi4+0x10c>
   845c4:	f1c1 0e20 	rsb	lr, r1, #32
   845c8:	408b      	lsls	r3, r1
   845ca:	fa22 fc0e 	lsr.w	ip, r2, lr
   845ce:	ea4c 0c03 	orr.w	ip, ip, r3
   845d2:	fa24 f70e 	lsr.w	r7, r4, lr
   845d6:	ea4f 491c 	mov.w	r9, ip, lsr #16
   845da:	fbb7 faf9 	udiv	sl, r7, r9
   845de:	fa1f f38c 	uxth.w	r3, ip
   845e2:	fb09 771a 	mls	r7, r9, sl, r7
   845e6:	fa20 f80e 	lsr.w	r8, r0, lr
   845ea:	408c      	lsls	r4, r1
   845ec:	fb0a f503 	mul.w	r5, sl, r3
   845f0:	ea48 0404 	orr.w	r4, r8, r4
   845f4:	ea4f 4814 	mov.w	r8, r4, lsr #16
   845f8:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   845fc:	42bd      	cmp	r5, r7
   845fe:	fa02 f201 	lsl.w	r2, r2, r1
   84602:	fa00 fb01 	lsl.w	fp, r0, r1
   84606:	d909      	bls.n	8461c <__udivmoddi4+0x24c>
   84608:	eb17 070c 	adds.w	r7, r7, ip
   8460c:	f10a 30ff 	add.w	r0, sl, #4294967295
   84610:	d241      	bcs.n	84696 <__udivmoddi4+0x2c6>
   84612:	42bd      	cmp	r5, r7
   84614:	d93f      	bls.n	84696 <__udivmoddi4+0x2c6>
   84616:	f1aa 0a02 	sub.w	sl, sl, #2
   8461a:	4467      	add	r7, ip
   8461c:	1b7f      	subs	r7, r7, r5
   8461e:	fbb7 f5f9 	udiv	r5, r7, r9
   84622:	fb09 7715 	mls	r7, r9, r5, r7
   84626:	fb05 f303 	mul.w	r3, r5, r3
   8462a:	b2a4      	uxth	r4, r4
   8462c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
   84630:	42bb      	cmp	r3, r7
   84632:	d908      	bls.n	84646 <__udivmoddi4+0x276>
   84634:	eb17 070c 	adds.w	r7, r7, ip
   84638:	f105 30ff 	add.w	r0, r5, #4294967295
   8463c:	d227      	bcs.n	8468e <__udivmoddi4+0x2be>
   8463e:	42bb      	cmp	r3, r7
   84640:	d925      	bls.n	8468e <__udivmoddi4+0x2be>
   84642:	3d02      	subs	r5, #2
   84644:	4467      	add	r7, ip
   84646:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
   8464a:	fba0 8902 	umull	r8, r9, r0, r2
   8464e:	1aff      	subs	r7, r7, r3
   84650:	454f      	cmp	r7, r9
   84652:	4645      	mov	r5, r8
   84654:	464c      	mov	r4, r9
   84656:	d314      	bcc.n	84682 <__udivmoddi4+0x2b2>
   84658:	d029      	beq.n	846ae <__udivmoddi4+0x2de>
   8465a:	b366      	cbz	r6, 846b6 <__udivmoddi4+0x2e6>
   8465c:	ebbb 0305 	subs.w	r3, fp, r5
   84660:	eb67 0704 	sbc.w	r7, r7, r4
   84664:	fa07 fe0e 	lsl.w	lr, r7, lr
   84668:	40cb      	lsrs	r3, r1
   8466a:	40cf      	lsrs	r7, r1
   8466c:	ea4e 0303 	orr.w	r3, lr, r3
   84670:	e886 0088 	stmia.w	r6, {r3, r7}
   84674:	2100      	movs	r1, #0
   84676:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8467a:	4623      	mov	r3, r4
   8467c:	e6f3      	b.n	84466 <__udivmoddi4+0x96>
   8467e:	4618      	mov	r0, r3
   84680:	e6da      	b.n	84438 <__udivmoddi4+0x68>
   84682:	ebb8 0502 	subs.w	r5, r8, r2
   84686:	eb69 040c 	sbc.w	r4, r9, ip
   8468a:	3801      	subs	r0, #1
   8468c:	e7e5      	b.n	8465a <__udivmoddi4+0x28a>
   8468e:	4605      	mov	r5, r0
   84690:	e7d9      	b.n	84646 <__udivmoddi4+0x276>
   84692:	4610      	mov	r0, r2
   84694:	e792      	b.n	845bc <__udivmoddi4+0x1ec>
   84696:	4682      	mov	sl, r0
   84698:	e7c0      	b.n	8461c <__udivmoddi4+0x24c>
   8469a:	4692      	mov	sl, r2
   8469c:	e778      	b.n	84590 <__udivmoddi4+0x1c0>
   8469e:	3802      	subs	r0, #2
   846a0:	443a      	add	r2, r7
   846a2:	e743      	b.n	8452c <__udivmoddi4+0x15c>
   846a4:	4608      	mov	r0, r1
   846a6:	e704      	b.n	844b2 <__udivmoddi4+0xe2>
   846a8:	3b02      	subs	r3, #2
   846aa:	443c      	add	r4, r7
   846ac:	e72a      	b.n	84504 <__udivmoddi4+0x134>
   846ae:	45c3      	cmp	fp, r8
   846b0:	d3e7      	bcc.n	84682 <__udivmoddi4+0x2b2>
   846b2:	463c      	mov	r4, r7
   846b4:	e7d1      	b.n	8465a <__udivmoddi4+0x28a>
   846b6:	4631      	mov	r1, r6
   846b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000846bc <__aeabi_idiv0>:
   846bc:	4770      	bx	lr
   846be:	bf00      	nop
   846c0:	00000001 	.word	0x00000001
   846c4:	00000002 	.word	0x00000002
   846c8:	00000004 	.word	0x00000004
   846cc:	00000008 	.word	0x00000008
   846d0:	00000010 	.word	0x00000010
   846d4:	00000020 	.word	0x00000020
   846d8:	00000040 	.word	0x00000040
   846dc:	00000080 	.word	0x00000080
   846e0:	00000100 	.word	0x00000100
   846e4:	00000200 	.word	0x00000200
   846e8:	00000400 	.word	0x00000400
   846ec:	736e6f43 	.word	0x736e6f43
   846f0:	20656c6f 	.word	0x20656c6f
   846f4:	64616572 	.word	0x64616572
   846f8:	00000a79 	.word	0x00000a79
   846fc:	3d3d3d3d 	.word	0x3d3d3d3d
   84700:	3d3d3d3d 	.word	0x3d3d3d3d
   84704:	3d3d3d3d 	.word	0x3d3d3d3d
   84708:	00000a3d 	.word	0x00000a3d
   8470c:	736a6568 	.word	0x736a6568
   84710:	00006e61 	.word	0x00006e61
   84714:	0000000a 	.word	0x0000000a
   84718:	00000043 	.word	0x00000043

0008471c <_global_impure_ptr>:
   8471c:	20070148 33323130 37363534 62613938     H.. 0123456789ab
   8472c:	66656463 6a696867 6e6d6c6b 7271706f     cdefghijklmnopqr
   8473c:	76757473 7a797877 00000000              stuvwxyz....

00084748 <zeroes.6993>:
   84748:	30303030 30303030 30303030 30303030     0000000000000000
   84758:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   84768:	00000000 33323130 37363534 62613938     ....0123456789ab
   84778:	66656463 00000000 6c756e28 0000296c     cdef....(null)..

00084788 <blanks.6992>:
   84788:	20202020 20202020 20202020 20202020                     

00084798 <_init>:
   84798:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8479a:	bf00      	nop
   8479c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8479e:	bc08      	pop	{r3}
   847a0:	469e      	mov	lr, r3
   847a2:	4770      	bx	lr

000847a4 <__init_array_start>:
   847a4:	00082ae1 	.word	0x00082ae1

000847a8 <__frame_dummy_init_array_entry>:
   847a8:	00080119                                ....

000847ac <_fini>:
   847ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   847ae:	bf00      	nop
   847b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   847b2:	bc08      	pop	{r3}
   847b4:	469e      	mov	lr, r3
   847b6:	4770      	bx	lr

000847b8 <__fini_array_start>:
   847b8:	000800f5 	.word	0x000800f5

Disassembly of section .relocate:

20070000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20070000:	f3bf 8f5f 	dmb	sy
20070004:	3801      	subs	r0, #1
20070006:	d1fb      	bne.n	20070000 <portable_delay_cycles>
20070008:	4770      	bx	lr
2007000a:	bf00      	nop

2007000c <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007000c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20070010:	4a20      	ldr	r2, [pc, #128]	; (20070094 <SystemInit+0x88>)
20070012:	6013      	str	r3, [r2, #0]
	EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
20070014:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070018:	6013      	str	r3, [r2, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2007001a:	4b1f      	ldr	r3, [pc, #124]	; (20070098 <SystemInit+0x8c>)
2007001c:	6a1b      	ldr	r3, [r3, #32]
2007001e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20070022:	d107      	bne.n	20070034 <SystemInit+0x28>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070024:	4a1d      	ldr	r2, [pc, #116]	; (2007009c <SystemInit+0x90>)
20070026:	4b1c      	ldr	r3, [pc, #112]	; (20070098 <SystemInit+0x8c>)
20070028:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2007002a:	461a      	mov	r2, r3
2007002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007002e:	f013 0f01 	tst.w	r3, #1
20070032:	d0fb      	beq.n	2007002c <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20070034:	4a1a      	ldr	r2, [pc, #104]	; (200700a0 <SystemInit+0x94>)
20070036:	4b18      	ldr	r3, [pc, #96]	; (20070098 <SystemInit+0x8c>)
20070038:	621a      	str	r2, [r3, #32]
	                           CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2007003a:	461a      	mov	r2, r3
2007003c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2007003e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20070042:	d0fb      	beq.n	2007003c <SystemInit+0x30>
	}
 	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20070044:	4a14      	ldr	r2, [pc, #80]	; (20070098 <SystemInit+0x8c>)
20070046:	6b13      	ldr	r3, [r2, #48]	; 0x30
20070048:	f023 0303 	bic.w	r3, r3, #3
2007004c:	f043 0301 	orr.w	r3, r3, #1
20070050:	6313      	str	r3, [r2, #48]	; 0x30
		                     PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070052:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070054:	f013 0f08 	tst.w	r3, #8
20070058:	d0fb      	beq.n	20070052 <SystemInit+0x46>
	}

	/* Initialize PLLA */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2007005a:	4a12      	ldr	r2, [pc, #72]	; (200700a4 <SystemInit+0x98>)
2007005c:	4b0e      	ldr	r3, [pc, #56]	; (20070098 <SystemInit+0x8c>)
2007005e:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20070060:	461a      	mov	r2, r3
20070062:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070064:	f013 0f02 	tst.w	r3, #2
20070068:	d0fb      	beq.n	20070062 <SystemInit+0x56>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | PMC_MCKR_CSS_MAIN_CLK;
2007006a:	2211      	movs	r2, #17
2007006c:	4b0a      	ldr	r3, [pc, #40]	; (20070098 <SystemInit+0x8c>)
2007006e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070070:	461a      	mov	r2, r3
20070072:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070074:	f013 0f08 	tst.w	r3, #8
20070078:	d0fb      	beq.n	20070072 <SystemInit+0x66>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2007007a:	2212      	movs	r2, #18
2007007c:	4b06      	ldr	r3, [pc, #24]	; (20070098 <SystemInit+0x8c>)
2007007e:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20070080:	461a      	mov	r2, r3
20070082:	6e93      	ldr	r3, [r2, #104]	; 0x68
20070084:	f013 0f08 	tst.w	r3, #8
20070088:	d0fb      	beq.n	20070082 <SystemInit+0x76>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2007008a:	4a07      	ldr	r2, [pc, #28]	; (200700a8 <SystemInit+0x9c>)
2007008c:	4b07      	ldr	r3, [pc, #28]	; (200700ac <SystemInit+0xa0>)
2007008e:	601a      	str	r2, [r3, #0]
20070090:	4770      	bx	lr
20070092:	bf00      	nop
20070094:	400e0a00 	.word	0x400e0a00
20070098:	400e0600 	.word	0x400e0600
2007009c:	00370809 	.word	0x00370809
200700a0:	01370809 	.word	0x01370809
200700a4:	200d3f01 	.word	0x200d3f01
200700a8:	0501bd00 	.word	0x0501bd00
200700ac:	20070140 	.word	0x20070140

200700b0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200700b0:	4b1b      	ldr	r3, [pc, #108]	; (20070120 <system_init_flash+0x70>)
200700b2:	4298      	cmp	r0, r3
200700b4:	d806      	bhi.n	200700c4 <system_init_flash+0x14>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
200700b6:	2300      	movs	r3, #0
200700b8:	4a1a      	ldr	r2, [pc, #104]	; (20070124 <system_init_flash+0x74>)
200700ba:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
200700bc:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700c0:	6013      	str	r3, [r2, #0]
200700c2:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200700c4:	4b18      	ldr	r3, [pc, #96]	; (20070128 <system_init_flash+0x78>)
200700c6:	4298      	cmp	r0, r3
200700c8:	d807      	bhi.n	200700da <system_init_flash+0x2a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
200700ca:	f44f 7380 	mov.w	r3, #256	; 0x100
200700ce:	4a15      	ldr	r2, [pc, #84]	; (20070124 <system_init_flash+0x74>)
200700d0:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
200700d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700d6:	6013      	str	r3, [r2, #0]
200700d8:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200700da:	4b14      	ldr	r3, [pc, #80]	; (2007012c <system_init_flash+0x7c>)
200700dc:	4298      	cmp	r0, r3
200700de:	d807      	bhi.n	200700f0 <system_init_flash+0x40>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
200700e0:	f44f 7300 	mov.w	r3, #512	; 0x200
200700e4:	4a0f      	ldr	r2, [pc, #60]	; (20070124 <system_init_flash+0x74>)
200700e6:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
200700e8:	f502 7200 	add.w	r2, r2, #512	; 0x200
200700ec:	6013      	str	r3, [r2, #0]
200700ee:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
200700f0:	4b0f      	ldr	r3, [pc, #60]	; (20070130 <system_init_flash+0x80>)
200700f2:	4298      	cmp	r0, r3
200700f4:	d807      	bhi.n	20070106 <system_init_flash+0x56>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
200700f6:	f44f 7340 	mov.w	r3, #768	; 0x300
200700fa:	4a0a      	ldr	r2, [pc, #40]	; (20070124 <system_init_flash+0x74>)
200700fc:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
200700fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
20070102:	6013      	str	r3, [r2, #0]
20070104:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
20070106:	4b0b      	ldr	r3, [pc, #44]	; (20070134 <system_init_flash+0x84>)
20070108:	4298      	cmp	r0, r3
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
2007010a:	bf94      	ite	ls
2007010c:	f44f 6380 	movls.w	r3, #1024	; 0x400
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
20070110:	f44f 63a0 	movhi.w	r3, #1280	; 0x500
20070114:	4a03      	ldr	r2, [pc, #12]	; (20070124 <system_init_flash+0x74>)
20070116:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
20070118:	f502 7200 	add.w	r2, r2, #512	; 0x200
2007011c:	6013      	str	r3, [r2, #0]
2007011e:	4770      	bx	lr
20070120:	0121eabf 	.word	0x0121eabf
20070124:	400e0a00 	.word	0x400e0a00
20070128:	02faf07f 	.word	0x02faf07f
2007012c:	03d08fff 	.word	0x03d08fff
20070130:	04c4b3ff 	.word	0x04c4b3ff
20070134:	055d4a7f 	.word	0x055d4a7f

20070138 <xNextTaskUnblockTime>:
20070138:	ffffffff                                ....

2007013c <g_interrupt_enabled>:
2007013c:	00000001                                ....

20070140 <SystemCoreClock>:
20070140:	003d0900 00000000                       ..=.....

20070148 <impure_data>:
20070148:	00000000 20070434 2007049c 20070504     ....4.. ... ... 
	...
2007017c:	00084718 00000000 00000000 00000000     .G..............
	...
200701f0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20070200:	0005deec 0000000b 00000000 00000000     ................
	...

20070570 <_impure_ptr>:
20070570:	20070148                                H.. 

20070574 <lc_ctype_charset>:
20070574:	49435341 00000049 00000000 00000000     ASCII...........
	...

20070594 <__mb_cur_max>:
20070594:	00000001                                ....

20070598 <__malloc_av_>:
	...
200705a0:	20070598 20070598 200705a0 200705a0     ... ... ... ... 
200705b0:	200705a8 200705a8 200705b0 200705b0     ... ... ... ... 
200705c0:	200705b8 200705b8 200705c0 200705c0     ... ... ... ... 
200705d0:	200705c8 200705c8 200705d0 200705d0     ... ... ... ... 
200705e0:	200705d8 200705d8 200705e0 200705e0     ... ... ... ... 
200705f0:	200705e8 200705e8 200705f0 200705f0     ... ... ... ... 
20070600:	200705f8 200705f8 20070600 20070600     ... ... ... ... 
20070610:	20070608 20070608 20070610 20070610     ... ... ... ... 
20070620:	20070618 20070618 20070620 20070620     ... ...  ..  .. 
20070630:	20070628 20070628 20070630 20070630     (.. (.. 0.. 0.. 
20070640:	20070638 20070638 20070640 20070640     8.. 8.. @.. @.. 
20070650:	20070648 20070648 20070650 20070650     H.. H.. P.. P.. 
20070660:	20070658 20070658 20070660 20070660     X.. X.. `.. `.. 
20070670:	20070668 20070668 20070670 20070670     h.. h.. p.. p.. 
20070680:	20070678 20070678 20070680 20070680     x.. x.. ... ... 
20070690:	20070688 20070688 20070690 20070690     ... ... ... ... 
200706a0:	20070698 20070698 200706a0 200706a0     ... ... ... ... 
200706b0:	200706a8 200706a8 200706b0 200706b0     ... ... ... ... 
200706c0:	200706b8 200706b8 200706c0 200706c0     ... ... ... ... 
200706d0:	200706c8 200706c8 200706d0 200706d0     ... ... ... ... 
200706e0:	200706d8 200706d8 200706e0 200706e0     ... ... ... ... 
200706f0:	200706e8 200706e8 200706f0 200706f0     ... ... ... ... 
20070700:	200706f8 200706f8 20070700 20070700     ... ... ... ... 
20070710:	20070708 20070708 20070710 20070710     ... ... ... ... 
20070720:	20070718 20070718 20070720 20070720     ... ...  ..  .. 
20070730:	20070728 20070728 20070730 20070730     (.. (.. 0.. 0.. 
20070740:	20070738 20070738 20070740 20070740     8.. 8.. @.. @.. 
20070750:	20070748 20070748 20070750 20070750     H.. H.. P.. P.. 
20070760:	20070758 20070758 20070760 20070760     X.. X.. `.. `.. 
20070770:	20070768 20070768 20070770 20070770     h.. h.. p.. p.. 
20070780:	20070778 20070778 20070780 20070780     x.. x.. ... ... 
20070790:	20070788 20070788 20070790 20070790     ... ... ... ... 
200707a0:	20070798 20070798 200707a0 200707a0     ... ... ... ... 
200707b0:	200707a8 200707a8 200707b0 200707b0     ... ... ... ... 
200707c0:	200707b8 200707b8 200707c0 200707c0     ... ... ... ... 
200707d0:	200707c8 200707c8 200707d0 200707d0     ... ... ... ... 
200707e0:	200707d8 200707d8 200707e0 200707e0     ... ... ... ... 
200707f0:	200707e8 200707e8 200707f0 200707f0     ... ... ... ... 
20070800:	200707f8 200707f8 20070800 20070800     ... ... ... ... 
20070810:	20070808 20070808 20070810 20070810     ... ... ... ... 
20070820:	20070818 20070818 20070820 20070820     ... ...  ..  .. 
20070830:	20070828 20070828 20070830 20070830     (.. (.. 0.. 0.. 
20070840:	20070838 20070838 20070840 20070840     8.. 8.. @.. @.. 
20070850:	20070848 20070848 20070850 20070850     H.. H.. P.. P.. 
20070860:	20070858 20070858 20070860 20070860     X.. X.. `.. `.. 
20070870:	20070868 20070868 20070870 20070870     h.. h.. p.. p.. 
20070880:	20070878 20070878 20070880 20070880     x.. x.. ... ... 
20070890:	20070888 20070888 20070890 20070890     ... ... ... ... 
200708a0:	20070898 20070898 200708a0 200708a0     ... ... ... ... 
200708b0:	200708a8 200708a8 200708b0 200708b0     ... ... ... ... 
200708c0:	200708b8 200708b8 200708c0 200708c0     ... ... ... ... 
200708d0:	200708c8 200708c8 200708d0 200708d0     ... ... ... ... 
200708e0:	200708d8 200708d8 200708e0 200708e0     ... ... ... ... 
200708f0:	200708e8 200708e8 200708f0 200708f0     ... ... ... ... 
20070900:	200708f8 200708f8 20070900 20070900     ... ... ... ... 
20070910:	20070908 20070908 20070910 20070910     ... ... ... ... 
20070920:	20070918 20070918 20070920 20070920     ... ...  ..  .. 
20070930:	20070928 20070928 20070930 20070930     (.. (.. 0.. 0.. 
20070940:	20070938 20070938 20070940 20070940     8.. 8.. @.. @.. 
20070950:	20070948 20070948 20070950 20070950     H.. H.. P.. P.. 
20070960:	20070958 20070958 20070960 20070960     X.. X.. `.. `.. 
20070970:	20070968 20070968 20070970 20070970     h.. h.. p.. p.. 
20070980:	20070978 20070978 20070980 20070980     x.. x.. ... ... 
20070990:	20070988 20070988 20070990 20070990     ... ... ... ... 

200709a0 <__malloc_trim_threshold>:
200709a0:	00020000                                ....

200709a4 <__malloc_sbrk_base>:
200709a4:	ffffffff                                ....

200709a8 <__wctomb>:
200709a8:	00084169                                iA..
