{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1608491806139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608491806140 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SoCKit_DCC 5CSXFC6D6F31C8ES " "Selected device 5CSXFC6D6F31C8ES for design \"SoCKit_DCC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608491806231 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608491806359 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608491806359 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1608491806584 ""}  } { { "db/lpm_pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/db/lpm_pll_altpll.v" 65 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1608491806584 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1608491806818 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_10M_nco:NCO_10MHz_inst\|lpm_10M_nco_st:lpm_10M_nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_p2e2:auto_generated\|ram_block1a0 " "Atom \"SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_10M_nco:NCO_10MHz_inst\|lpm_10M_nco_st:lpm_10M_nco_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_p2e2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1608491807480 "|SoCKit_DCC|SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins|lpm_10M_nco:NCO_10MHz_inst|lpm_10M_nco_st:lpm_10M_nco_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_p2e2:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1608491807480 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608491809432 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1608491810239 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608491824222 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1608491824476 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1608491844141 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1608491844491 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1608491844491 ""}
{ "Warning" "WCCLK_PLL_FEEDBACK_CLOCK_RETURN_PATH_WARNING" "FRACTIONALPLL_X0_Y1_N0 " "Feedback return path used by PLL(s) in location FRACTIONALPLL_X0_Y1_N0 is not of the recommended type" { { "Info" "ICCLK_PLL_NAME" "SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1608491844494 ""}  } {  } 0 12392 "Feedback return path used by PLL(s) in location %1!s! is not of the recommended type" 0 0 "Fitter" 0 -1 1608491844494 ""}
{ "Warning" "WCCLK_PLL_FEEDBACK_CLOCK_TYPE_WARNING" "FRACTIONALPLL_X0_Y1_N0 regional global " "Feedback path used by PLL(s) in location FRACTIONALPLL_X0_Y1_N0 was routed for regional clock compensation but the clock targeted for compensation was routed as a global clock" { { "Info" "ICCLK_PLL_NAME" "SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1608491844494 ""}  } {  } 0 16305 "Feedback path used by PLL(s) in location %1!s! was routed for %2!s! clock compensation but the clock targeted for compensation was routed as a %3!s! clock" 0 0 "Fitter" 0 -1 1608491844494 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "4 s (4 global) " "Promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 1030 global CLKCTRL_G6 " "SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|wire_generic_pll1_outclk~CLKENA0 with 1030 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1608491844672 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 2 global CLKCTRL_G4 " "SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|wire_generic_pll3_outclk~CLKENA0 with 2 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1608491844672 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|wire_generic_pll4_outclk~CLKENA0 2 global CLKCTRL_G5 " "SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|lpm_pll:pll_inst\|altpll:altpll_component\|lpm_pll_altpll:auto_generated\|wire_generic_pll4_outclk~CLKENA0 with 2 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1608491844672 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 549 global CLKCTRL_G2 " "altera_internal_jtag~TCKUTAPCLKENA0 with 549 fanout uses global clock CLKCTRL_G2" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1608491844672 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1608491844672 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1608491844672 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "3 s (3 global) " "Automatically promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "KEY\[3\]~inputCLKENA0 161 global CLKCTRL_G3 " "KEY\[3\]~inputCLKENA0 with 161 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1608491844673 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1608491844673 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ADA_DCO~inputCLKENA0 14 global CLKCTRL_G14 " "ADA_DCO~inputCLKENA0 with 14 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1608491844673 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "ADB_DCO~inputCLKENA0 14 global CLKCTRL_G13 " "ADB_DCO~inputCLKENA0 with 14 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1608491844673 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1608491844673 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver KEY\[3\]~inputCLKENA0 CLKCTRL_G3 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver KEY\[3\]~inputCLKENA0, placed at CLKCTRL_G3" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad KEY\[3\] PIN_AD11 " "Refclk input I/O pad KEY\[3\] is placed onto PIN_AD11" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1608491844673 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1608491844673 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1608491844673 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608491844673 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1608491848107 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1608491848107 ""}
{ "Info" "ISTA_SDC_FOUND" "SoCKit_DCC.sdc " "Reading SDC File: 'SoCKit_DCC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1608491848265 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608491848268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608491848268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 180.00 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 180.00 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608491848268 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 270.00 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase 270.00 -duty_cycle 50.00 -name \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\} \{SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608491848268 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1608491848268 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1608491848268 ""}
{ "Info" "ISTA_SDC_FOUND" "V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc " "Reading SDC File: 'V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1608491848269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FIR_3MHZ_low_0002.sdc 3 clk port " "Ignored filter at FIR_3MHZ_low_0002.sdc(3): clk could not be matched with a port" {  } { { "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1608491848270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FIR_3MHZ_low_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at FIR_3MHZ_low_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"100 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"100 MHz\" \[get_ports \{clk\}\]" {  } { { "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1608491848271 ""}  } { { "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/V/FIR_3MHZ_low/FIR_3MHZ_low_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1608491848271 ""}
{ "Warning" "WSTA_SCC_LOOP" "153 " "Found combinational loop of 153 nodes" { { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|combout " "Node \"SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~0\|datae " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~0\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~0\|combout " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~2\|datad " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~2\|combout " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~4\|datae " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~4\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~4\|combout " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~77\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~77\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~77\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~77\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~81\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~81\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~81\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~81\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~5\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~5\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~5\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|datab " "Node \"SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~77\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~77\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~3\|datad " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~3\|combout " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~4\|dataf " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~4\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~77\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~73\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~73\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~73\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~73\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~77\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~77\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~73\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~3\|datac " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~73\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~69\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~69\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~69\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~69\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~73\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~73\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~69\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~3\|datab " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~69\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~65\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~65\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~65\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~65\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~69\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~69\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~65\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~3\|dataa " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~65\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~9\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~9\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~9\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~65\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~65\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~9\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~4\|dataa " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~9\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~13\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~13\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~13\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~13\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~9\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~9\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~13\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~4\|datab " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~13\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~17\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~17\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~17\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~17\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~13\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~13\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~17\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~4\|datac " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~17\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~21\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~21\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~21\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~21\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~17\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~17\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~21\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~4\|datad " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~21\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~53\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~53\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~53\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~53\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~21\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~21\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~53\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~1\|dataa " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~1\|combout " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~2\|datae " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~2\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~53\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~57\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~57\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~57\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~53\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~53\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~57\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~1\|datab " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~57\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~61\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~61\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~61\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~57\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~57\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~61\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~1\|datac " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~61\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~25\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~25\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~25\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~25\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~61\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~61\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~25\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~2\|dataa " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~25\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~29\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~29\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~29\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~29\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~25\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~25\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~29\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~2\|datab " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~29\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~33\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~33\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~33\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~33\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~29\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~29\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~33\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~2\|datac " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~33\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~37\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~37\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~37\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~37\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~33\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~33\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~37\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~0\|dataa " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~37\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~41\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~41\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~41\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~37\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~37\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~41\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~0\|datab " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~41\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~45\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~45\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~45\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~41\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~41\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~45\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~0\|datac " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~45\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~49\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~49\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~49\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~45\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~45\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~49\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~0\|datad " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~49\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~81\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~81\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~81\|sumout " "Node \"SoCKit_DCC_TOP_ins\|Add0~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~81\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~81\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|LessThan0~3\|datae " "Node \"SoCKit_DCC_TOP_ins\|LessThan0~3\|datae\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~86\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~86\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~86\|cout " "Node \"SoCKit_DCC_TOP_ins\|Add0~86\|cout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~49\|cin " "Node \"SoCKit_DCC_TOP_ins\|Add0~49\|cin\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~73\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~73\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~69\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~69\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~65\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~65\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~9\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~13\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~13\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~17\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~17\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~21\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~53\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~57\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~61\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~25\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~29\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~29\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~33\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~37\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~41\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~41\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~45\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~45\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~49\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~49\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~86\|datab " "Node \"SoCKit_DCC_TOP_ins\|Add0~86\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~81\|datac " "Node \"SoCKit_DCC_TOP_ins\|Add0~81\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|datac " "Node \"SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|Add0~86\|datad " "Node \"SoCKit_DCC_TOP_ins\|Add0~86\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""} { "Warning" "WSTA_SCC_NODE" "SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|datad " "Node \"SoCKit_DCC_TOP_ins\|freQ\[4\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1608491848278 ""}  } { { "SoCKit_DCC_TOP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC_TOP.v" 131 -1 0 } } { "SoCKit_DCC_TOP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC_TOP.v" 157 -1 0 } } { "SoCKit_DCC_TOP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC_TOP.v" 155 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1608491848278 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "153 " "Design contains combinational loop of 153 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1608491848281 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADA_DCO " "Node: ADA_DCO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2da_d\[0\] ADA_DCO " "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2da_d\[0\] is being clocked by ADA_DCO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608491848285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608491848285 "|SoCKit_DCC|ADA_DCO"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ADB_DCO " "Node: ADB_DCO was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2db_d\[12\] ADB_DCO " "Register SoCKit_DCC_TOP:SoCKit_DCC_TOP_ins\|per_a2db_d\[12\] is being clocked by ADB_DCO" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1608491848285 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1608491848285 "|SoCKit_DCC|ADB_DCO"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491848289 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491848289 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491848289 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491848289 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1608491848289 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1608491848289 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1608491848306 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1608491848310 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 9 clocks " "Found 9 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608491848316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608491848316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608491848316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B3B " "  20.000   OSC_50_B3B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608491848316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B4A " "  20.000   OSC_50_B4A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608491848316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B5B " "  20.000   OSC_50_B5B" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608491848316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   OSC_50_B8A " "  20.000   OSC_50_B8A" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608491848316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608491848316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " "  10.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608491848316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk " "  10.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll3~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608491848316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk " "  10.000 SoCKit_DCC_TOP_ins\|pll_inst\|altpll_component\|auto_generated\|generic_pll4~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1608491848316 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1608491848316 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608491848672 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608491848680 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608491848695 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1608491848703 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1608491848727 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608491848730 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608491849187 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "132 DSP block " "Packed 132 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1608491849210 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608491849210 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IN_P " "Node \"EXT_IN_P\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IN_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1608491849804 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1608491849804 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:29 " "Fitter preparation operations ending: elapsed time is 00:00:29" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608491849805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608491861592 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1608491864255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:16 " "Fitter placement preparation operations ending: elapsed time is 00:00:16" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608491878024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608491890750 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608491895262 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608491895263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608491898906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X0_Y70 X10_Y81 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y70 to location X10_Y81" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X0_Y70 to location X10_Y81"} { { 12 { 0 ""} 0 70 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1608491909722 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608491909722 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1608491913924 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608491913924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608491913927 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.32 " "Total time spent on timing analysis during the Fitter is 3.32 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608491920526 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608491920904 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1608491920904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608491926800 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608491926802 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSXFC6D6F31C8ES " "Timing characteristics of device 5CSXFC6D6F31C8ES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1608491926802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608491939795 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:29 " "Fitter post-fit operations ending: elapsed time is 00:00:29" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608491949309 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1608491950849 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "11 " "Following 11 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SDA a permanently disabled " "Pin SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SDA } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDA" } } } } { "SoCKit_DCC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608491951014 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SCLK a permanently enabled " "Pin AD_SCLK has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AD_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SCLK" } } } } { "SoCKit_DCC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608491951014 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AD_SDIO a permanently enabled " "Pin AD_SDIO has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AD_SDIO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AD_SDIO" } } } } { "SoCKit_DCC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608491951014 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_BCLK a permanently disabled " "Pin AIC_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AIC_BCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_BCLK" } } } } { "SoCKit_DCC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608491951014 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_LRCIN a permanently disabled " "Pin AIC_LRCIN has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AIC_LRCIN } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCIN" } } } } { "SoCKit_DCC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608491951014 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AIC_LRCOUT a permanently disabled " "Pin AIC_LRCOUT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { AIC_LRCOUT } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AIC_LRCOUT" } } } } { "SoCKit_DCC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v" 136 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608491951014 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_N a permanently enabled " "Pin FPGA_CLK_A_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_N" } } } } { "SoCKit_DCC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v" 143 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608491951014 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_A_P a permanently enabled " "Pin FPGA_CLK_A_P has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_A_P } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_A_P" } } } } { "SoCKit_DCC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v" 144 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608491951014 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_N a permanently enabled " "Pin FPGA_CLK_B_N has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_N } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_N" } } } } { "SoCKit_DCC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v" 145 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608491951014 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_CLK_B_P a permanently enabled " "Pin FPGA_CLK_B_P has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FPGA_CLK_B_P } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_CLK_B_P" } } } } { "SoCKit_DCC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608491951014 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "J1_152 a permanently disabled " "Pin J1_152 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { J1_152 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "J1_152" } } } } { "SoCKit_DCC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1608491951014 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1608491951014 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/USE_THIS_sockit_DCC_20141217/SoCKit_DCC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608491951675 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 176 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 176 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6318 " "Peak virtual memory: 6318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608491955845 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 20 21:19:15 2020 " "Processing ended: Sun Dec 20 21:19:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608491955845 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:31 " "Elapsed time: 00:02:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608491955845 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:38 " "Total CPU time (on all processors): 00:02:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608491955845 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608491955845 ""}
