// Seed: 956071674
module module_0 (
    output wire id_0,
    output wor  id_1,
    output wand id_2,
    output tri  id_3
);
  id_5(
      .id_0(id_1), .id_1(1), .id_2(id_2), .id_3(id_2), .id_4(1), .id_5(id_0), .id_6(id_3)
  ); timeunit 1ps;
  wire id_6 = id_6, id_7;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output wor   id_2
);
  assign id_2 = 1;
  module_0(
      id_2, id_2, id_2, id_2
  );
endmodule
