/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [4:0] _03_;
  reg [2:0] _04_;
  reg [17:0] _05_;
  reg [6:0] _06_;
  wire [11:0] _07_;
  wire [29:0] _08_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [14:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire [14:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_39z;
  wire celloutsig_0_48z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire [12:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [6:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [38:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_77z = ~celloutsig_0_25z[0];
  assign celloutsig_0_11z = ~((celloutsig_0_1z[1] | celloutsig_0_7z[12]) & celloutsig_0_0z);
  assign celloutsig_0_5z = ~((celloutsig_0_0z | celloutsig_0_0z) & (celloutsig_0_4z[1] | celloutsig_0_4z[2]));
  assign celloutsig_0_24z = ~((celloutsig_0_11z | celloutsig_0_20z) & (celloutsig_0_9z | celloutsig_0_7z[4]));
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _04_ <= 3'h0;
    else _04_ <= { in_data[5:4], celloutsig_0_2z };
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 5'h00;
    else _03_ <= { in_data[82:79], celloutsig_0_9z };
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _05_ <= 18'h00000;
    else _05_ <= { celloutsig_0_17z[1], celloutsig_0_39z, celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_24z, _04_, celloutsig_0_39z, celloutsig_0_48z };
  reg [11:0] _16_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 12'h000;
    else _16_ <= _05_[12:1];
  assign out_data[43:32] = _16_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _06_ <= 7'h00;
    else _06_ <= in_data[151:145];
  reg [11:0] _18_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 12'h000;
    else _18_ <= { celloutsig_0_13z[4:2], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_4z };
  assign { _07_[11:10], _00_, _07_[8], _01_, _07_[6:0] } = _18_;
  reg [29:0] _19_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _19_ <= 30'h00000000;
    else _19_ <= { celloutsig_0_1z[7], _07_[11:10], _00_, _07_[8], _01_, _07_[6:0], _07_[11:10], _00_, _07_[8], _01_, _07_[6:0], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_11z };
  assign { _08_[29:4], _02_, _08_[2:0] } = _19_;
  assign celloutsig_1_1z = in_data[176:165] & { in_data[141:131], celloutsig_1_0z };
  assign celloutsig_0_10z = { celloutsig_0_7z[11:4], celloutsig_0_8z, celloutsig_0_4z } & { celloutsig_0_1z[6:3], celloutsig_0_1z };
  assign celloutsig_0_13z = { in_data[92:81], _04_ } & { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_8z = celloutsig_0_1z[8:6] >= celloutsig_0_4z[2:0];
  assign celloutsig_0_2z = { in_data[27:22], celloutsig_0_0z } >= celloutsig_0_1z[6:0];
  assign celloutsig_1_5z = celloutsig_1_1z[8:5] <= celloutsig_1_3z[6:3];
  assign celloutsig_1_8z = celloutsig_1_1z[10] & ~(celloutsig_1_6z[2]);
  assign celloutsig_0_1z = { in_data[7:1], celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[40:33] };
  assign celloutsig_0_7z = in_data[64:52] * { celloutsig_0_1z[6:2], _04_, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_1_9z = { in_data[146:120], celloutsig_1_7z, _06_, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_0z } * { in_data[191:158], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_3z = celloutsig_1_0z ? in_data[150:144] : celloutsig_1_1z[6:0];
  assign celloutsig_0_0z = in_data[57:55] != in_data[58:56];
  assign celloutsig_0_15z = celloutsig_0_1z[3:1] != celloutsig_0_13z[3:1];
  assign celloutsig_0_28z = in_data[35:32] != celloutsig_0_17z;
  assign celloutsig_0_6z = { _04_, celloutsig_0_0z } !== in_data[21:18];
  assign celloutsig_1_7z = { celloutsig_1_3z[5:4], celloutsig_1_5z } !== { celloutsig_1_3z[2:1], celloutsig_1_0z };
  assign celloutsig_0_20z = celloutsig_0_4z !== celloutsig_0_18z[10:7];
  assign celloutsig_0_31z = ~ celloutsig_0_25z[6:2];
  assign celloutsig_0_48z = | _03_;
  assign celloutsig_0_9z = celloutsig_0_7z[12] & celloutsig_0_8z;
  assign celloutsig_1_19z = | { celloutsig_1_16z, celloutsig_1_15z, celloutsig_1_9z[26:24], celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_15z = ^ celloutsig_1_9z[19:7];
  assign celloutsig_1_16z = ^ { celloutsig_1_1z[11:1], celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_17z = { celloutsig_0_13z[3:1], celloutsig_0_6z } >> { celloutsig_0_14z[1:0], celloutsig_0_5z, celloutsig_0_8z };
  assign celloutsig_0_4z = { in_data[75:73], celloutsig_0_2z } <<< { celloutsig_0_1z[2:1], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_14z = celloutsig_0_7z[10:1] <<< { celloutsig_0_13z[12:7], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_13z[9:2], celloutsig_0_4z, _04_ } <<< { _07_[6:1], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_25z = { in_data[87:81], celloutsig_0_8z } >>> { celloutsig_0_7z[6:2], celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_1_6z = { celloutsig_1_1z[4:3], celloutsig_1_0z } - celloutsig_1_3z[4:2];
  assign celloutsig_0_39z = ~((celloutsig_0_15z & celloutsig_0_2z) | (_08_[6] & celloutsig_0_13z[9]));
  assign celloutsig_1_0z = ~((in_data[164] & in_data[139]) | (in_data[144] & in_data[133]));
  assign celloutsig_1_18z = ~((celloutsig_1_7z & celloutsig_1_5z) | (_06_[5] & celloutsig_1_6z[0]));
  assign { _07_[9], _07_[7] } = { _00_, _01_ };
  assign _08_[3] = _02_;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z };
endmodule
