---
title: Representing Instructions in computer
date: 2022.09.24
slug: 2-3
category: "2. Instructions: Language of the Computer"
---

## Common HW design for MIPS ISA
<center>
<img src="/computer-architecture/2-3/01.jpg"  width="800">
</center>

**CPU, register, and memory**
- Control unit (CU) directs the operation of the processor
- Arithmetic & logic unit (ALU) does the operation
- `$0, ..., $31` hold the value that will be used in the operation (called general purpose register)
- Program counter (PC) contains the memory address of the instruction will be executed
- Instruction register (IR) contains the current instruction

**Execution of the instruction**
- Step 1 (fetch): CU says "load the instruction from the memory address in PC to IR"
- Step 2 (decode): CU says "the instruction stored in IR means `ADD $s0, $s1, $s2`
- Step 2 (execute): ALU does the add operation with the values in `$s1` and `$s2` and stores the computation result in `$s0`
</br>

## Operation
### Arithmetic operations
**Instructions for arithmetic**
| Operation | C    | Java | MIPS assembly language | Example           |
| --------- | ---- | ---- | ---------------------- | ----------------- |
| Add       | +    | +    | `add` (R), `addi` (I)      | `add $t0, $t1, $t2` |
| Subtract  | -    | -    | `sub` (R)                | `sub $t0, $t1, $t2` |
</br>

### Logical operations
**Instructions for bitwise manipulation**
| Operation | C    | Java | MIPS assembly language | Example           |
| --------- | ---- | ---- | ---------------------- | ----------------- |
| Bitwise AND | &    | &    | `and` (R), `andi` (I)    | `and $t0, $t1, $t2` |
| Bitwise OR  | \    | \    | `or` (R), `ori` (I)      | `or $t0, $t1, $t2`  |
| Bitwise NOR | ~    | ~    | `nor` (R)              | `nor $t0, $t1, $t2` |

MIPS has no NOT instruction </br>
Instead, it has **NOR R-type** instruction
- a NOR b == NOT (a OR b)
- But, we can do the NOT operation with NOR: `nor $t0, $t1, $zero`
<center>
<img src="/computer-architecture/2-3/05.jpg"  width="500">
</center></br>

### Shift operations
| Operation   | C    | Java | MIPS assembly language | Example                            |
| ----------- | ---- | ---- | ---------------------- | ---------------------------------- |
| Shift left  | <<   | <<<  | `sll` (R)                | `sll $s1, $s2, 10 ($s1 = $s2 << 10)` |
| Shift right | >>   | >>>  | `srl` (R)                | `srl $s1, $s2, 10 ($s1 = $s2 >> 10)` |

<center>
<img src="/computer-architecture/2-3/02.jpg"  width="800">
</center></br>

- shamt: how many positions to shift
- Shift left/right logical (sll / srl)
    - Shift left/right and fill with 0 bits
    - (unsigned only) sll with i bits = multiply by $2^i$
    - (unsigned only) srl with i bits = divide by $2^i$
</br>

### Conditional operations
<table> 
    <thead> 
        <tr> 
            <th>Operation</th>  
            <th>MIPS assembly language</th>  
            <th>Example</th>  
        </tr>  
    </thead>
    <tbody>
        <tr> 
            <td >Conditional branch</td> 
            <td> 
                <code>beq</code> (I)<br> 
                <code>bne</code> (I)
            </td> 
            <td> 
                <code>beq $t0, $t1, LABEL (if $t0 == $t1, goto LABEL)</code><br> 
                <code>bne $t0, $t1, LABEL (if $t0 != $t1, goto LABEL)</code>
            </td> 
        </tr> 
        <tr> 
            <td >Unconditional branch</td> 
            <td> 
                <code>j</code> (I)
            </td> 
            <td> 
                <code>j LABEL (goto LABEL)</code>
            </td> 
        </tr> 
    </tbody>
</table>
 
 <center>
<img src="/computer-architecture/2-3/03.jpg"  width="800">
</center>
<center>
<img src="/computer-architecture/2-3/04.jpg"  width="800">
</center></br>

**Instructions for making decisions** </br>
Usually combined with goto statements and labels </br>
there are no branch instructions like blt (less than) and bge (greater than or equal to)</br> </br>

**Why?** </br>
- Handling <, >, <=, >=, ... is slower and more complicate than =, !=
- It will cause increase of instruction count and clock period or CPI
</br>

**Instead, MIPS provides others** </br>
<table> 
    <thead> 
        <tr> 
            <th>Operation</th>  
            <th>MIPS assembly language</th>  
            <th>Example</th>  
        </tr>  
    </thead>
    <tbody>
        <tr> 
            <td >Set on </br>less than</td> 
            <td> 
                <code>slt</code> (R), <code>slti</code>(I)<br> 
                <code>sltu</code> (R), <code>sltui</code>(I) </br> for unsigned numbers
            </td> 
            <td> 
                <code>slt $t0, $t1, $t2 </br>(if ($t1 < $t2), $t0 = 1; else $t0 = 0)</code>
            </td> 
        </tr> 
    </tbody>
</table>

**slt is used in combination with beq and bne**
<pre class="no-line-numbers language-bash">
<code class="prose-code:text-yellow-400
            prose-code:text-sm 
            prose-code:font-normal">slt $t0, $t1, $t2
bne $t0, $zero, LABEL
beq $t0, $zero, LABEL
</code></pre>
</br>