spawn /home/lactose/nvdla/vp/aarch64_toplevel -c /usr/local/nvdla/aarch64_nvdla.lua

             SystemC 2.3.0-ASI --- Oct  9 2017 04:21:14
        Copyright (c) 1996-2012 by all Contributors,
        ALL RIGHTS RESERVED

sc_log control string: [outfile:sc.log;verbosity_level:sc_debug;csb_adaptor:enable;dbb_adaptor:enable;sram_adaptor:enable]
Set SC LOG file to sc.log
Set debug verbosity to sc_debug
DMI mode enable
RAM base address: 0xc0000000
bridge: tlm2c_elaborate..

Info: NV_NVDLA_glb.cpp: 228:calling NV_NVDLA_glb::Update_nvdla_intr_bdma_0


Info: NV_NVDLA_glb.cpp: 236:calling NV_NVDLA_glb::Update_nvdla_intr_bdma_1


Info: NV_NVDLA_glb.cpp: 244:calling NV_NVDLA_glb::Update_nvdla_intr_pdp_0


Info: NV_NVDLA_glb.cpp: 252:calling NV_NVDLA_glb::Update_nvdla_intr_pdp_1


Info: NV_NVDLA_glb.cpp: 260:calling NV_NVDLA_glb::Update_nvdla_intr_sdp_0


Info: NV_NVDLA_glb.cpp: 268:calling NV_NVDLA_glb::Update_nvdla_intr_sdp_1


Info: NV_NVDLA_glb.cpp: 276:calling NV_NVDLA_glb::Update_nvdla_intr_cdp_0


Info: NV_NVDLA_glb.cpp: 284:calling NV_NVDLA_glb::Update_nvdla_intr_cdp_1


Info: NV_NVDLA_glb.cpp: 292:calling NV_NVDLA_glb::Update_nvdla_intr_rbk_0


Info: NV_NVDLA_glb.cpp: 300:calling NV_NVDLA_glb::Update_nvdla_intr_rbk_1


Info: NV_NVDLA_glb.cpp: 308:calling NV_NVDLA_glb::Update_nvdla_intr_cdma_dat_0


Info: NV_NVDLA_glb.cpp: 316:calling NV_NVDLA_glb::Update_nvdla_intr_cdma_dat_1


Info: NV_NVDLA_glb.cpp: 324:calling NV_NVDLA_glb::Update_nvdla_intr_cdma_wt_0


Info: NV_NVDLA_glb.cpp: 332:calling NV_NVDLA_glb::Update_nvdla_intr_cdma_wt_1


Info: NV_NVDLA_glb.cpp: 340:calling NV_NVDLA_glb::Update_nvdla_intr_cacc_0


Info: NV_NVDLA_glb.cpp: 348:calling NV_NVDLA_glb::Update_nvdla_intr_cacc_1


Info: NV_NVDLA_mcif.cpp: 3553:NV_NVDLA_mcif::ReadRequestArbiter, no pending request, waiting.


Info: NV_NVDLA_mcif.cpp: 3718:Calling WriteRequestArbiter


Info: NV_NVDLA_mcif.cpp: 2065:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, num_available:0

[    0.000000] Booting Linux on physical CPU 0x0
[    0.000000] Linux version 4.13.3 (yali@unassigned) (gcc version 6.4.1 20170707 (Linaro GCC 6.4-2017.08)) #1 SMP PREEMPT Mon Nov 27 09:22:34 CST 2017
[    0.000000] Boot CPU: AArch64 Processor [411fd070]
[    0.000000] Machine model: linux,dummy-virt
[    0.000000] efi: Getting EFI parameters from FDT:
[    0.000000] efi: UEFI not found.
[    0.000000] cma: Reserved 16 MiB at 0x000000007f000000
[    0.000000] NUMA: No NUMA configuration found
[    0.000000] NUMA: Faking a node at [mem 0x0000000000000000-0x000000007fffffff]
[    0.000000] NUMA: NODE_DATA [mem 0x7efe8900-0x7efea3ff]
[    0.000000] Zone ranges:
[    0.000000]   DMA      [mem 0x0000000040000000-0x000000007fffffff]
[    0.000000]   Normal   empty
[    0.000000] Movable zone start for each node
[    0.000000] Early memory node ranges
[    0.000000]   node   0: [mem 0x0000000040000000-0x000000007fffffff]
[    0.000000] Initmem setup node 0 [mem 0x0000000040000000-0x000000007fffffff]
[    0.000000] psci: probing for conduit method from DT.
[    0.000000] psci: PSCIv0.2 detected in firmware.
[    0.000000] psci: Using standard PSCI v0.2 function IDs
[    0.000000] psci: Trusted OS migration not required
[    0.000000] percpu: Embedded 26 pages/cpu @ffff80003efcb000 s67352 r8192 d30952 u106496
[    0.000000] Detected PIPT I-cache on CPU0
[    0.000000] CPU features: enabling workaround for ARM erratum 832075
[    0.000000] CPU features: enabling workaround for ARM erratum 834220
[    0.000000] Built 1 zonelists in Node order, mobility grouping on.  Total pages: 258048
[    0.000000] Policy zone: DMA
[    0.000000] Kernel command line: "root=/dev/vda"
[    0.000000] PID hash table entries: 4096 (order: 3, 32768 bytes)
[    0.000000] Memory: 999232K/1048576K available (9404K kernel code, 1130K rwdata, 4164K rodata, 1088K init, 400K bss, 32960K reserved, 16384K cma-reserved)
[    0.000000] Virtual kernel memory layout:
[    0.000000]     modules : 0xffff000000000000 - 0xffff000008000000   (   128 MB)
[    0.000000]     vmalloc : 0xffff000008000000 - 0xffff7dffbfff0000   (129022 GB)
[    0.000000]       .text : 0xffff000008080000 - 0xffff0000089b0000   (  9408 KB)
[    0.000000]     .rodata : 0xffff0000089b0000 - 0xffff000008dd0000   (  4224 KB)
[    0.000000]       .init : 0xffff000008dd0000 - 0xffff000008ee0000   (  1088 KB)
[    0.000000]       .data : 0xffff000008ee0000 - 0xffff000008ffaa00   (  1131 KB)
[    0.000000]        .bss : 0xffff000008ffaa00 - 0xffff00000905ed60   (   401 KB)
[    0.000000]     fixed   : 0xffff7dfffe7fd000 - 0xffff7dfffec00000   (  4108 KB)
[    0.000000]     PCI I/O : 0xffff7dfffee00000 - 0xffff7dffffe00000   (    16 MB)
[    0.000000]     vmemmap : 0xffff7e0000000000 - 0xffff800000000000   (  2048 GB maximum)
[    0.000000]               0xffff7e0000000000 - 0xffff7e0001000000   (    16 MB actual)
[    0.000000]     memory  : 0xffff800000000000 - 0xffff800040000000   (  1024 MB)
[    0.000000] SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=1, Nodes=1
[    0.000000] Preemptible hierarchical RCU implementation.
[    0.000000] 	RCU restricting CPUs from NR_CPUS=64 to nr_cpu_ids=1.
[    0.000000] RCU: Adjusting geometry for rcu_fanout_leaf=16, nr_cpu_ids=1
[    0.000000] NR_IRQS: 64, nr_irqs: 64, preallocated irqs: 0
[    0.000000] GICv2m: range[mem 0x08020000-0x08020fff], SPI[80:143]
[    0.000000] arch_timer: cp15 timer(s) running at 62.50MHz (virt).
[    0.000000] clocksource: arch_sys_counter: mask: 0xffffffffffffff max_cycles: 0x1cd42e208c, max_idle_ns: 881590405314 ns
[    0.000438] sched_clock: 56 bits at 62MHz, resolution 16ns, wraps every 4398046511096ns
[    0.018020] Console: colour dummy device 80x25
[    0.025568] console [tty0] enabled
[    0.028504] Calibrating delay loop (skipped), value calculated using timer frequency.. 125.00 BogoMIPS (lpj=250000)
[    0.029145] pid_max: default: 32768 minimum: 301
[    0.031989] Security Framework initialized
[    0.036689] Dentry cache hash table entries: 131072 (order: 8, 1048576 bytes)
[    0.038438] Inode-cache hash table entries: 65536 (order: 7, 524288 bytes)
[    0.038961] Mount-cache hash table entries: 2048 (order: 2, 16384 bytes)
[    0.039218] Mountpoint-cache hash table entries: 2048 (order: 2, 16384 bytes)
[    0.120335] ASID allocator initialised with 65536 entries
[    0.123070] Hierarchical SRCU implementation.
[    0.148112] EFI services will not be available.
[    0.154786] smp: Bringing up secondary CPUs ...
[    0.155180] smp: Brought up 1 node, 1 CPU
[    0.155368] SMP: Total of 1 processors activated.
[    0.155687] CPU features: detected feature: 32-bit EL0 Support
[    0.159888] CPU: All CPU(s) started at EL1
[    0.162528] alternatives: patching kernel code
[    0.198366] devtmpfs: initialized
[    0.224712] clocksource: jiffies: mask: 0xffffffff max_cycles: 0xffffffff, max_idle_ns: 7645041785100000 ns
[    0.225214] futex hash table entries: 256 (order: 3, 32768 bytes)
[    0.235110] pinctrl core: initialized pinctrl subsystem
[    0.274607] random: fast init done
[    0.301059] DMI not present or invalid.
[    0.317182] NET: Registered protocol family 16
[    0.354621] cpuidle: using governor menu
[    0.358124] vdso: 2 pages (1 code @ ffff0000089b6000, 1 data @ ffff000008ee5000)
[    0.358828] hw-breakpoint: found 6 breakpoint and 4 watchpoint registers.
[    0.377351] DMA: preallocated 256 KiB pool for atomic allocations
[    0.387292] Serial: AMBA PL011 UART driver
[    0.493467] 9000000.pl011: ttyAMA0 at MMIO 0x9000000 (irq = 40, base_baud = 0) is a PL011 rev1
[    0.515334] console [ttyAMA0] enabled
[    0.784231] HugeTLB registered 2.00 MiB page size, pre-allocated 0 pages
[    0.804078] ACPI: Interpreter disabled.
[    0.824224] vgaarb: loaded
[    0.830315] SCSI subsystem initialized
[    0.844702] usbcore: registered new interface driver usbfs
[    0.846226] usbcore: registered new interface driver hub
[    0.847277] usbcore: registered new device driver usb
[    0.861141] pps_core: LinuxPPS API ver. 1 registered
[    0.861456] pps_core: Software ver. 5.3.6 - Copyright 2005-2007 Rodolfo Giometti <giometti@linux.it>
[    0.863950] PTP clock support registered
[    0.867096] EDAC MC: Ver: 3.0.0
[    0.877296] dmi: Firmware registration failed.
[    0.888276] Advanced Linux Sound Architecture Driver Initialized.
[    0.914214] clocksource: Switched to clocksource arch_sys_counter
[    0.921207] VFS: Disk quotas dquot_6.6.0
[    0.923109] VFS: Dquot-cache hash table entries: 512 (order 0, 4096 bytes)
[    0.928751] pnp: PnP ACPI: disabled
[    1.042787] NET: Registered protocol family 2
[    1.058901] TCP established hash table entries: 8192 (order: 4, 65536 bytes)
[    1.060254] TCP bind hash table entries: 8192 (order: 5, 131072 bytes)
[    1.061013] TCP: Hash tables configured (established 8192 bind 8192)
[    1.064881] UDP hash table entries: 512 (order: 2, 16384 bytes)
[    1.065710] UDP-Lite hash table entries: 512 (order: 2, 16384 bytes)
[    1.069506] NET: Registered protocol family 1
[    1.088350] RPC: Registered named UNIX socket transport module.
[    1.089027] RPC: Registered udp transport module.
[    1.089502] RPC: Registered tcp transport module.
[    1.090125] RPC: Registered tcp NFSv4.1 backchannel transport module.
[    1.107367] hw perfevents: enabled with armv8_pmuv3 PMU driver, 1 counters available
[    1.108704] kvm [1]: HYP mode not available
[    1.139265] audit: initializing netlink subsys (disabled)
[    1.145293] audit: type=2000 audit(1.087:1): state=initialized audit_enabled=0 res=1
[    1.151185] workingset: timestamp_bits=44 max_order=18 bucket_order=0
[    1.249024] squashfs: version 4.0 (2009/01/31) Phillip Lougher
[    1.265027] NFS: Registering the id_resolver key type
[    1.270325] Key type id_resolver registered
[    1.270726] Key type id_legacy registered
[    1.271206] nfs4filelayout_init: NFSv4 File Layout Driver Registering...
[    1.273471] 9p: Installing v9fs 9p2000 file system support
[    1.297145] Block layer SCSI generic (bsg) driver version 0.4 loaded (major 247)
[    1.298578] io scheduler noop registered
[    1.301206] io scheduler cfq registered (default)
[    1.301548] io scheduler mq-deadline registered
[    1.302763] io scheduler kyber registered
[    1.383819] pl061_gpio 9030000.pl061: PL061 GPIO chip @0x0000000009030000 registered
[    1.403623] OF: PCI: host bridge /pcie@10000000 ranges:
[    1.404946] OF: PCI:    IO 0x3eff0000..0x3effffff -> 0x00000000
[    1.407038] OF: PCI:   MEM 0x10000000..0x3efeffff -> 0x10000000
[    1.407435] OF: PCI:   MEM 0x8000000000..0xffffffffff -> 0x8000000000
[    1.409204] pci-host-generic 3f000000.pcie: ECAM at [mem 0x3f000000-0x3fffffff] for [bus 00-0f]
[    1.412828] pci-host-generic 3f000000.pcie: PCI host bridge to bus 0000:00
[    1.413587] pci_bus 0000:00: root bus resource [bus 00-0f]
[    1.414383] pci_bus 0000:00: root bus resource [io  0x0000-0xffff]
[    1.414710] pci_bus 0000:00: root bus resource [mem 0x10000000-0x3efeffff]
[    1.415040] pci_bus 0000:00: root bus resource [mem 0x8000000000-0xffffffffff]
[    1.589473] Serial: 8250/16550 driver, 4 ports, IRQ sharing enabled
[    1.614538] SuperH (H)SCI(F) driver initialized
[    1.620254] msm_serial: driver initialized
[    1.631716] cacheinfo: Unable to detect cache hierarchy for CPU 0
[    1.692680] loop: module loaded
[    1.785666] hisi_sas: driver version v1.6
[    1.836670] libphy: Fixed MDIO Bus: probed
[    1.847347] tun: Universal TUN/TAP device driver, 1.6
[    1.877593] e1000e: Intel(R) PRO/1000 Network Driver - 3.2.6-k
[    1.880214] e1000e: Copyright(c) 1999 - 2015 Intel Corporation.
[    1.881508] igb: Intel(R) Gigabit Ethernet Network Driver - version 5.4.0-k
[    1.882549] igb: Copyright (c) 2007-2014 Intel Corporation.
[    1.883809] igbvf: Intel(R) Gigabit Virtual Function Network Driver - version 2.4.0-k
[    1.884208] igbvf: Copyright (c) 2009 - 2012 Intel Corporation.
[    1.890113] sky2: driver version 1.30
[    1.897310] VFIO - User Level meta-driver version: 0.3
[    1.921457] ehci_hcd: USB 2.0 'Enhanced' Host Controller (EHCI) Driver
[    1.922917] ehci-pci: EHCI PCI platform driver
[    1.924652] ehci-platform: EHCI generic platform driver
[    1.927256] ehci-orion: EHCI orion driver
[    1.928624] ehci-exynos: EHCI EXYNOS driver
[    1.930731] ehci-msm: Qualcomm On-Chip EHCI Host Controller
[    1.932681] ohci_hcd: USB 1.1 'Open' Host Controller (OHCI) Driver
[    1.933175] ohci-pci: OHCI PCI platform driver
[    1.934906] ohci-platform: OHCI generic platform driver
[    1.936421] ohci-exynos: OHCI EXYNOS driver
[    1.944983] usbcore: registered new interface driver usb-storage
[    1.981694] rtc-pl031 9010000.pl031: rtc core: registered pl031 as rtc0
[    1.991545] i2c /dev entries driver
[    2.044957] sdhci: Secure Digital Host Controller Interface driver
[    2.045323] sdhci: Copyright(c) Pierre Ossman
[    2.051868] Synopsys Designware Multimedia Card Interface Driver
[    2.064234] sdhci-pltfm: SDHCI platform and OF driver helper
[    2.083996] ledtrig-cpu: registered to indicate activity on CPUs
[    2.104035] usbcore: registered new interface driver usbhid
[    2.104377] usbhid: USB HID core driver
[    2.139552] NET: Registered protocol family 17
[    2.143350] 9pnet: Installing 9P2000 support
[    2.146479] Key type dns_resolver registered
[    2.152540] registered taskstats version 1
[    2.174191] input: gpio-keys as /devices/platform/gpio-keys/input/input0
[    2.182685] rtc-pl031 9010000.pl031: setting system clock to 2023-10-27 08:41:58 UTC (1698396118)
[    2.184803] ALSA device list:
[    2.185057]   No soundcards found.
[    2.194343] uart-pl011 9000000.pl011: no DMA platform data
[    2.207864] EXT4-fs (vda): couldn't mount as ext3 due to feature incompatibilities
[    2.216172] EXT4-fs (vda): INFO: recovery required on readonly filesystem
[    2.216554] EXT4-fs (vda): write access will be enabled during recovery
[    2.320136] EXT4-fs (vda): recovery complete
[    2.329679] EXT4-fs (vda): mounted filesystem with ordered data mode. Opts: (null)
[    2.330843] VFS: Mounted root (ext4 filesystem) readonly on device 254:0.
[    2.349471] devtmpfs: mounted
[    2.490507] Freeing unused kernel memory: 1088K
[    2.845569] EXT4-fs (vda): re-mounted. Opts: data=ordered
Starting logging: OK
Initializing random number generator... done.
Starting network: udhcpc: started, v1.27.2
udhcpc: sending discover
udhcpc: sending select for 10.0.2.15
udhcpc: lease of 10.0.2.15 obtained, lease time 86400
deleting routers
adding dns 10.0.2.3
OK
Starting sshd: [    6.905201] NET: Registered protocol family 10
[    6.951933] Segment Routing with IPv6
OK

Welcome to Buildroot
nvdla login: root
Password: nvdla

# mount -t 9p -o trans=virtio r /mnt && cd /mnt
# insmod drm.ko && insmod opendla_1.ko
[    8.751575] opendla: loading out-of-tree module taints kernel.
[    8.763247] Probe NVDLA config nvidia,nvdla_os_initial
[    8.764642] 0 . 12 . 5
[    8.765129] reset engine done
[    8.774103] [drm] Initialized nvdla 0.0.0 20171017 for 10200000.nvdla on minor 0
# ./nvdla_runtime --loadable resnet18_cf.nvdla
creating new runtime context...
[    9.052182] DMA paddr allocated: 0xc0000000 for vaddr 0xffff000040000000
[    9.058299] nvdla_gem_map_offset allocates args->offset = 0x100000000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffba01b000, size = 4096, offset = 0x100000000, fd = 3, flags = 3
exited nvdla_mem_map()

[    9.473598] DMA paddr allocated: 0xc0100000 for vaddr 0xffff000040100000
[    9.474591] nvdla_gem_map_offset allocates args->offset = 0x100001000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffb9aca000, size = 729088, offset = 0x100001000, fd = 3, flags = 3
exited nvdla_mem_map()

[    9.910752] DMA paddr allocated: 0xc0080000 for vaddr 0xffff000040080000
[    9.911443] nvdla_gem_map_offset allocates args->offset = 0x1000b3000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffb9a6a000, size = 393216, offset = 0x1000b3000, fd = 3, flags = 3
exited nvdla_mem_map()

[    9.916576] DMA paddr allocated: 0xc0001000 for vaddr 0xffff000040001000
[    9.917180] nvdla_gem_map_offset allocates args->offset = 0x100113000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffba01a000, size = 40, offset = 0x100113000, fd = 3, flags = 3
exited nvdla_mem_map()

[    9.922826] DMA paddr allocated: 0xc0002000 for vaddr 0xffff000040002000
[    9.923372] nvdla_gem_map_offset allocates args->offset = 0x100114000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffba019000, size = 1476, offset = 0x100114000, fd = 3, flags = 3
exited nvdla_mem_map()

[    9.931447] DMA paddr allocated: 0xc0004000 for vaddr 0xffff000040004000
[    9.932045] nvdla_gem_map_offset allocates args->offset = 0x100115000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffba017000, size = 4756, offset = 0x100115000, fd = 3, flags = 3
exited nvdla_mem_map()

[    9.954318] DMA paddr allocated: 0xc0008000 for vaddr 0xffff000040008000
[    9.954900] nvdla_gem_map_offset allocates args->offset = 0x100117000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffb9a63000, size = 26404, offset = 0x100117000, fd = 3, flags = 3
exited nvdla_mem_map()

[    9.974165] DMA paddr allocated: 0xc0003000 for vaddr 0xffff000040003000
[    9.974794] nvdla_gem_map_offset allocates args->offset = 0x10011e000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffba016000, size = 700, offset = 0x10011e000, fd = 3, flags = 3
exited nvdla_mem_map()

[    9.980000] DMA paddr allocated: 0xc0006000 for vaddr 0xffff000040006000
[    9.980606] nvdla_gem_map_offset allocates args->offset = 0x10011f000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffb9a62000, size = 4096, offset = 0x10011f000, fd = 3, flags = 3
exited nvdla_mem_map()

[    9.985482] DMA paddr allocated: 0xc0007000 for vaddr 0xffff000040007000
[    9.986307] nvdla_gem_map_offset allocates args->offset = 0x100120000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffb9a61000, size = 256, offset = 0x100120000, fd = 3, flags = 3
exited nvdla_mem_map()

[    9.991348] DMA paddr allocated: 0xc0010000 for vaddr 0xffff000040010000
[    9.991946] nvdla_gem_map_offset allocates args->offset = 0x100121000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffb9a60000, size = 24, offset = 0x100121000, fd = 3, flags = 3
exited nvdla_mem_map()

[    9.996916] DMA paddr allocated: 0xc0011000 for vaddr 0xffff000040011000
[    9.997512] nvdla_gem_map_offset allocates args->offset = 0x100122000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffb9a5f000, size = 512, offset = 0x100122000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.003489] DMA paddr allocated: 0xc0012000 for vaddr 0xffff000040012000
[   10.004120] nvdla_gem_map_offset allocates args->offset = 0x100123000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffb9a5e000, size = 4096, offset = 0x100123000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.009061] DMA paddr allocated: 0xc0013000 for vaddr 0xffff000040013000
[   10.009663] nvdla_gem_map_offset allocates args->offset = 0x100124000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffb9a5d000, size = 4096, offset = 0x100124000, fd = 3, flags = 3
exited nvdla_mem_map()

[   10.015169] DMA paddr allocated: 0xc0014000 for vaddr 0xffff000040014000
[   10.015768] nvdla_gem_map_offset allocates args->offset = 0x100125000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffb9a5c000, size = 4096, offset = 0x100125000, fd = 3, flags = 3
exited nvdla_mem_map()

Emulator starting
entered allocateSystemMemory()
[   10.259509] DMA paddr allocated: 0xc0018000 for vaddr 0xffff000040018000
[   10.260078] nvdla_gem_map_offset allocates args->offset = 0x100126000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffb9254000, size = 32768, offset = 0x100126000, fd = 3, flags = 3
exited nvdla_mem_map()

*phMem = 0x2c468370, *pData = 0xffffb9254000
exited allocateSystemMemory()

Unknown image type: entered allocateSystemMemory()
[   10.268888] DMA paddr allocated: 0xc0015000 for vaddr 0xffff000040015000
[   10.269417] nvdla_gem_map_offset allocates args->offset = 0x10012e000
entered nvdla_mem_map()
nvdla_mem_map: *pVirtAddr = 0xffffb9253000, size = 32, offset = 0x10012e000, fd = 3, flags = 3
exited nvdla_mem_map()

*phMem = 0x2c468400, *pData = 0xffffb9253000
exited allocateSystemMemory()

submitting tasks...
dla_task id 0 has set addr id 0: handle = 2c467260, offset = 0
dla_task id 0 has set addr id 1: handle = 2c467220, offset = 0
dla_task id 0 has set addr id 2: handle = 2c467240, offset = 0
dla_task id 0 has set addr id 3: handle = 2c468370, offset = 0
dla_task id 0 has set addr id 4: handle = 2c468400, offset = 0
dla_task id 0 has set addr id 5: handle = 2c467280, offset = 0
dla_task id 0 has set addr id 6: handle = 2c4672a0, offset = 0
dla_task id 0 has set addr id 7: handle = 2c4672c0, offset = 0
dla_task id 0 has set addr id 8: handle = 2c4672e0, offset = 0
dla_task id 0 has set addr id 9: handle = 2c467300, offset = 0
address_list[0][0].handle = 7
address_list[0][0].offset = 0
address_list[0][1].handle = 5
address_list[0][1].offset = 0
address_list[0][2].handle = 6
address_list[0][2].offset = 0
address_list[0][3].handle = 19
address_list[0][3].offset = 0
address_list[0][4].handle = 20
address_list[0][4].offset = 0
address_list[0][5].handle = 8
address_list[0][5].offset = 0
address_list[0][6].handle = 9
address_list[0][6].offset = 0
address_list[0][7].handle = 10
address_list[0][7].offset = 0
address_list[0][8].handle = 11
address_list[0][8].offset = 0
address_list[0][9].handle = 12
address_list[0][9].offset = 0
[   10.283952] Enter:dla_read_network_config
[   10.284308] entered dla_get_dma_address(index = 0):
[   10.284575]  in branch dla_get_dma_address(DESTINATION_PROCESSOR):
[   10.284872] before: dst_ptr = 0xffff000000ac142c
[   10.284957] before set: *temp = 0xffff000000ac142c
[   10.285419] after set: *temp = 0x0
[   10.285639] after: dst_ptr = 0x0
[   10.285682] exiting dla_get_dma_address(), got dst_ptr = 0 (index = 0)
[   10.289301] dla_data_read(src_index = 0): mapped dma_buf(handle = 7, offset = 0) to vaddr = 0xffff000040001000
[   10.291552] *********************************************************
[   10.291949] NVDLA FW dla_network_desc
[   10.292156] ---------------------------------------------------------
[   10.292465] op desc index      = 6
[   10.292674] surface desc index = 7
[   10.292877] dep graph index    = 5
[   10.293087] lut data index     = 8
[   10.293294] stat_list_index    = -1
[   10.293502] roi array index    = -1
[   10.293718] surface index      = -1
[   10.296461] num rois           = 1
[   10.296729] num ops            = 41
[   10.296947] num luts           = 0
[   10.297152] num addr           = 10
[   10.297364] input layer        = 0
[   10.297569] dynamic roi        = 0
[   10.299814] entered dla_get_dma_address(index = 6):
[   10.300142]  in branch dla_get_dma_address(DESTINATION_PROCESSOR):
[   10.300438] before: dst_ptr = 0x0
[   10.300460] before set: *temp = 0x0
[   10.300815] after set: *temp = 0x6
[   10.301000] after: dst_ptr = 0x6
[   10.301023] exiting dla_get_dma_address(), got dst_ptr = 6 (index = 6)
[   10.301501] getting surface_desc_addr:
[   10.301729] before: task->surface_desc_addr = 0x0
[   10.301776] entered dla_get_dma_address(index = 7):
[   10.304926]  in branch dla_get_dma_address(DESTINATION_PROCESSOR):
[   10.305217] before: dst_ptr = 0x0
[   10.305240] before set: *temp = 0x0
[   10.305580] after set: *temp = 0x7
[   10.305778] after: dst_ptr = 0x7
[   10.307526] exiting dla_get_dma_address(), got dst_ptr = 7 (index = 7)
[   10.308076] after: task->surface_desc_addr = 0x7
[   10.308120] 
[   10.308477] entered dla_get_dma_address(index = 5):
[   10.308715]  in branch dla_get_dma_address(DESTINATION_PROCESSOR):
[   10.308997] before: dst_ptr = 0x0
[   10.309020] before set: *temp = 0x0
[   10.309365] after set: *temp = 0x5
[   10.309562] after: dst_ptr = 0x5
[   10.309585] exiting dla_get_dma_address(), got dst_ptr = 5 (index = 5)
[   10.312756] Exit:dla_read_network_config status=0
[   10.313087] *********************************************************
[   10.313396] NVDLA FW address list
[   10.313603] ---------------------------------------------------------
[   10.315675] task base address        = 0
[   10.315959] op desc address          = 6
[   10.316185] surface desc address     = 7
[   10.316415] dependency graph address = 5
[   10.316642] LUT data address         = 0
[   10.316863] stat address             = 0
[   10.317086] ROI array address        = 0
[   10.317310] surface address          = 0
[   10.317605] Enter: dla_initiate_processors
[   10.320599] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   10.321334] Enter: dla_submit_operation
[   10.321597] Prepare Convolution operation index 0 ROI 0 dep_count 1
[   10.323580] Enter: dla_prepare_operation

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x3


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 670:NV_NVDLA_csb_master::cacc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x9004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   10.327602] processor:Convolution group:0, rdma_group:0 available
[   10.328135] Enter: dla_read_config
[   10.328434] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   10.328999] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   10.329670] *********************************************************
[   10.331871] NVDLA FW ROI[0]: dla_conv_surface_desc
[   10.332177] ---------------------------------------------------------
[   10.332491] weight_data         = [ dla_data_cube =>
[   10.332783]     type          = 0
[   10.332985]     address       = 1
[   10.333192]     offset        = 0
[   10.333395]     width         = 3
[   10.333604]     height        = 3
[   10.336222]     channel       = 3
[   10.336498]     size          = 896
[   10.336710]     line_stride   = 0
[   10.336922]     surf_stride   = 0
[   10.337123]     plane_stride  = 0
[   10.337318] ]
[   10.337373] wmb_data            = [ dla_data_cube =>
[   10.337740]     type          = 0
[   10.340190]     address       = 0
[   10.340435]     offset        = 0
[   10.340619]     width         = 0
[   10.340806]     height        = 0
[   10.340992]     channel       = 0
[   10.341176]     size          = 0
[   10.341361]     line_stride   = 0
[   10.341553]     surf_stride   = 0
[   10.341741]     plane_stride  = 0
[   10.344329] ]
[   10.344378] wgs_data            = [ dla_data_cube =>
[   10.344800]     type          = 0
[   10.344993]     address       = 0
[   10.345185]     offset        = 0
[   10.345373]     width         = 0
[   10.345574]     height        = 0
[   10.345764]     channel       = 0
[   10.348248]     size          = 0
[   10.348492]     line_stride   = 0
[   10.348684]     surf_stride   = 0
[   10.348870]     plane_stride  = 0
[   10.349052] ]
[   10.349092] src_data            = [ dla_data_cube =>
[   10.349449]     type          = 0
[   10.349649]     address       = 3
[   10.352044]     offset        = 0
[   10.352290]     width         = 20
[   10.352476]     height        = 20
[   10.352669]     channel       = 3
[   10.352854]     size          = 32768
[   10.353054]     line_stride   = 1024
[   10.353257]     surf_stride   = 32768
[   10.353458]     plane_stride  = 0
[   10.353658] ]
[   10.353698] dst_data            = [ dla_data_cube =>
[   10.356607]     type          = 2
[   10.356808]     address       = -1
[   10.357001]     offset        = 0
[   10.357186]     width         = 20
[   10.357379]     height        = 20
[   10.357569]     channel       = 10
[   10.357760]     size          = 32768
[   10.360230]     line_stride   = 1024
[   10.360489]     surf_stride   = 32768
[   10.360695]     plane_stride  = 0
[   10.360880] ]
[   10.360929] offset_u            = 0
[   10.361238] in_line_uv_stride   = 0
[   10.361238] 
[   10.361620] *********************************************************
[   10.364156] NVDLA FW ROI[0]: dla_conv_op_desc
[   10.364456] ---------------------------------------------------------
[   10.364773] conv_mode          = 0
[   10.364981] data_reuse         = 0
[   10.365187] weight_reuse       = 0
[   10.365390] skip_data_rls      = 0
[   10.365594] skip_weight_rls    = 0
[   10.367874] entry_per_slice    = 8
[   10.368145] data_format        = 36
[   10.368356] pixel_mapping      = 0
[   10.368562] fetch_grain        = 1
[   10.368770] batch              = 1
[   10.368986] weight_format      = 0
[   10.369188] data_bank          = 1
[   10.369394] weight_bank        = 1
[   10.369607] batch_stride       = 0
[   10.372168] post_extension     = 0
[   10.372442] pixel_override     = 1
[   10.372650] release            = 32
[   10.372861] input_width_csc    = 32
[   10.373069] input_height_csc   = 32
[   10.373282] input_channel_csc  = 3
[   10.373485] kernel_width_csc   = 3
[   10.373702] kernel_height_csc  = 3
[   10.376141] kernel_channel_csc = 3
[   10.376408] input_width_cmac   = 32
[   10.376620] input_height_cmac  = 32
[   10.376826] bytes_per_kernel   = 54
[   10.377041] mean_ry            = 0
[   10.377250] mean_gu            = 0
[   10.377458] mean_bv            = 0
[   10.377678] mean_ax            = 0
[   10.380114] mean_format        = 0
[   10.380384] conv_stride_x      = 1
[   10.380595] conv_stride_y      = 1
[   10.380803] pad_x_left         = 1
[   10.381009] pad_x_right        = 1
[   10.381219] pad_y_top          = 1
[   10.381429] pad_y_bottom       = 1
[   10.381654] dilation_x         = 1
[   10.384071] dilation_y         = 1
[   10.384338] pra_truncate       = 0
[   10.384549] in_precision       = 2
[   10.384760] out_precision      = 2
[   10.384966] pad_val            = 0
[   10.385172] in_cvt             =
[   10.385391] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   10.385679] out_cvt            =
[   10.388254] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   10.388613] 
[   10.388803] Exit: dla_read_config
[   10.389077] Exit: dla_prepare_operation status=0
[   10.389427] Enter: dla_program_operation
[   10.389692] Program Convolution operation index 0 ROI 0 Group[0]

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7004


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x7004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8004


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x8004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6004


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5004


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   10.393526] 
[   10.393526] entered processor_conv_program():
[   10.395416] conv getting weight_address:
[   10.395773] entered dla_get_dma_cube_address(index = 1, offset = 0x0):
[   10.396086] entered dla_get_dma_address(index = 1):
[   10.396350] in branch dla_get_dma_address(DESTINATION_DMA):
[   10.396629] entered dla_read_dma_address(index = 1):
[   10.396947] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   10.397632] *phys_addr = 0xc0100000 + 0x0
[   10.399986] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   10.400398] back to dla_get_dma_cube_address: dst_ptr += 0x0
[   10.400724] conv weight_addr = 0xc0100000
[   10.400724] 
[   10.401044] conv getting input_address:
[   10.401344] entered dla_read_input_address():
[   10.401631] passed to dla_get_dma_cube_address(data->address = 3, data->offset = 0)
[   10.404139] entered dla_get_dma_cube_address(index = 3, offset = 0x0):
[   10.404500] entered dla_get_dma_address(index = 3):
[   10.404739] in branch dla_get_dma_address(DESTINATION_DMA):
[   10.405012] entered dla_read_dma_address(index = 3):
[   10.405261] pass to nvdla_gem_dma_addr(fd = handles[index=3] = 19):
[   10.405604] *phys_addr = 0xc0018000 + 0x0
[   10.407791] exiting dla_get_dma_address(), got dst_ptr = c0018000 (index = 3)
[   10.408184] back to dla_get_dma_cube_address: dst_ptr += 0x0
[   10.408527] conv input_addr = 0xc0018000
[   10.408527] 

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 670:NV_NVDLA_csb_master::cacc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x9000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 582:NV_NVDLA_csb_master::cmac_a2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x7000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 626:NV_NVDLA_csb_master::cmac_b2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x8000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 538:NV_NVDLA_csb_master::csc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x6000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 494:NV_NVDLA_csb_master::cdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x5000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x900c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x900c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9010


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x1f001f


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9010 len=4 data=0x 001f001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9014


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0xf


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9014 len=4 data=0x 0000000f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9018


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9018 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x901c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x901c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9020


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x400


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9020 len=4 data=0x 00000400 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9024


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x8000


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9024 len=4 data=0x 00008000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9028


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x902c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x902c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x700c


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x700c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x800c


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x800c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x600c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x2200


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x600c len=4 data=0x 00002200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6010


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6010 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6014


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1f001f


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6014 len=4 data=0x 001f001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6018


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x2


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6018 len=4 data=0x 00000002 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x601c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x601c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6020


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6020 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6024


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x7


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6024 len=4 data=0x 00000007 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6028


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x602c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x20002


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x602c len=4 data=0x 00020002 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6030


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0xf0002


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6030 len=4 data=0x 000f0002 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6034


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x380


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6034 len=4 data=0x 00000380 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6038


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6038 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x603c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1f001f


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x603c len=4 data=0x 001f001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6040


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0xf


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6040 len=4 data=0x 0000000f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6044


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x3ff


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6044 len=4 data=0x 000003ff resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6048


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1f


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6048 len=4 data=0x 0000001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x604c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x604c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6050


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6050 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6054


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x10001


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6054 len=4 data=0x 00010001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6058


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x605c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x605c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6060


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6060 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5014


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x2200


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5014 len=4 data=0x 00002200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5018


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x100000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5018 len=4 data=0x 00100000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x501c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1f001f


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x501c len=4 data=0x 001f001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5020


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x2


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5020 len=4 data=0x 00000002 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5024


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1f001f


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5024 len=4 data=0x 001f001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x502c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x502c len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5030


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5030 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5034


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0018000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5034 len=4 data=0x c0018000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5038


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5038 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x503c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0018000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x503c len=4 data=0x c0018000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5040


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x400


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5040 len=4 data=0x 00000400 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5048


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x8000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5048 len=4 data=0x 00008000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5044


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5044 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x504c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x10001


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x504c len=4 data=0x 00010001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5058


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x505c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x505c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5060


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x7


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5060 len=4 data=0x 00000007 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5064


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5064 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5068


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5068 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x506c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x35


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x506c len=4 data=0x 00000035 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5070


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xf


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5070 len=4 data=0x 0000000f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5074


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5074 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5078


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5078 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x507c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0100000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x507c len=4 data=0x c0100000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5080


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x380


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5080 len=4 data=0x 00000380 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5098


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5098 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50a4


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50a4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b0


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b0 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b4


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1010101


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b4 len=4 data=0x 01010101 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b8


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b8 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50bc


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50bc len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   10.420990] no desc get due to index==-1
[   10.421702] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   10.424750] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   10.425575] no desc get due to index==-1
[   10.428335] no desc get due to index==-1
[   10.428756] no desc get due to index==-1
[   10.429142] no desc get due to index==-1
[   10.429529] Enter: dla_op_programmed
[   10.433325] Update dependency operation index 2 ROI 0 DEP_COUNT=3
[   10.435443] Update dependency operation index 1 ROI 0 DEP_COUNT=1
[   10.435826] enable SDP in dla_update_dependency as depdency are resolved
[   10.436186] Enter: dla_enable_operation
[   10.436455] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   10.436882] Exit: dla_enable_operation status=0
[   10.437254] Exit: dla_op_programmed
[   10.437467] Exit: dla_program_operation status=0
[   10.439830] Exit: dla_submit_operation
[   10.440391] Enter: dla_dequeue_operation
[   10.440731] Dequeue op from Convolution processor, index=2 ROI=0
[   10.441188] Enter: dla_submit_operation
[   10.441404] Prepare Convolution operation index 2 ROI 0 dep_count 2
[   10.441687] Enter: dla_prepare_operation

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 670:NV_NVDLA_csb_master::cacc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x9004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   10.444102] processor:Convolution group:1, rdma_group:0 available
[   10.444481] Enter: dla_read_config
[   10.444717] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   10.445230] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   10.447513] *********************************************************
[   10.447894] NVDLA FW ROI[0]: dla_conv_surface_desc
[   10.448136] ---------------------------------------------------------
[   10.448437] weight_data         = [ dla_data_cube =>
[   10.448687]     type          = 0
[   10.448879]     address       = 1
[   10.449068]     offset        = 2000
[   10.449265]     width         = 3
[   10.449452]     height        = 3
[   10.449652]     channel       = 10
[   10.452338]     size          = 4608
[   10.452597]     line_stride   = 0
[   10.452792]     surf_stride   = 0
[   10.452974]     plane_stride  = 0
[   10.453150] ]
[   10.453171] wmb_data            = [ dla_data_cube =>
[   10.453517]     type          = 0
[   10.453716]     address       = 0
[   10.456150]     offset        = 0
[   10.456395]     width         = 0
[   10.456591]     height        = 0
[   10.456780]     channel       = 0
[   10.456965]     size          = 0
[   10.457147]     line_stride   = 0
[   10.457331]     surf_stride   = 0
[   10.457519]     plane_stride  = 0
[   10.457716] ]
[   10.457737] wgs_data            = [ dla_data_cube =>
[   10.460766]     type          = 0
[   10.460961]     address       = 0
[   10.461155]     offset        = 0
[   10.461339]     width         = 0
[   10.461517]     height        = 0
[   10.461715]     channel       = 0
[   10.463908]     size          = 0
[   10.464155]     line_stride   = 0
[   10.464336]     surf_stride   = 0
[   10.464522]     plane_stride  = 0
[   10.464705] ]
[   10.464726] src_data            = [ dla_data_cube =>
[   10.465072]     type          = 0
[   10.465261]     address       = 2
[   10.465443]     offset        = 0
[   10.465631]     width         = 20
[   10.468302]     height        = 20
[   10.468551]     channel       = 10
[   10.468748]     size          = 32768
[   10.468946]     line_stride   = 1024
[   10.469141]     surf_stride   = 32768
[   10.469335]     plane_stride  = 0
[   10.469513] ]
[   10.469533] dst_data            = [ dla_data_cube =>
[   10.472141]     type          = 2
[   10.472389]     address       = -1
[   10.472579]     offset        = 0
[   10.472763]     width         = 20
[   10.472954]     height        = 20
[   10.473145]     channel       = 10
[   10.473331]     size          = 32768
[   10.473530]     line_stride   = 1024
[   10.473734]     surf_stride   = 32768
[   10.476286]     plane_stride  = 0
[   10.476522] ]
[   10.476547] offset_u            = 0
[   10.476832] in_line_uv_stride   = 0
[   10.476832] 
[   10.477096] *********************************************************
[   10.477382] NVDLA FW ROI[0]: dla_conv_op_desc
[   10.477608] ---------------------------------------------------------
[   10.480136] conv_mode          = 0
[   10.480383] data_reuse         = 0
[   10.480568] weight_reuse       = 0
[   10.480761] skip_data_rls      = 0
[   10.480949] skip_weight_rls    = 0
[   10.481137] entry_per_slice    = 8
[   10.481333] data_format        = 36
[   10.481534] pixel_mapping      = 0
[   10.481737] fetch_grain        = 1
[   10.484417] batch              = 1
[   10.484662] weight_format      = 0
[   10.484856] data_bank          = 1
[   10.485040] weight_bank        = 1
[   10.485226] batch_stride       = 0
[   10.485409] post_extension     = 0
[   10.485612] pixel_override     = 1
[   10.487884] release            = 32
[   10.488128] input_width_csc    = 32
[   10.488313] input_height_csc   = 32
[   10.488499] input_channel_csc  = 16
[   10.488684] kernel_width_csc   = 3
[   10.488868] kernel_height_csc  = 3
[   10.489054] kernel_channel_csc = 16
[   10.489244] input_width_cmac   = 32
[   10.489432] input_height_cmac  = 32
[   10.489626] bytes_per_kernel   = 288
[   10.492315] mean_ry            = 0
[   10.492563] mean_gu            = 0
[   10.492751] mean_bv            = 0
[   10.492931] mean_ax            = 0
[   10.493116] mean_format        = 0
[   10.493307] conv_stride_x      = 1
[   10.493498] conv_stride_y      = 1
[   10.493692] pad_x_left         = 1
[   10.496132] pad_x_right        = 1
[   10.496372] pad_y_top          = 1
[   10.496561] pad_y_bottom       = 1
[   10.496745] dilation_x         = 1
[   10.496924] dilation_y         = 1
[   10.497104] pra_truncate       = 0
[   10.497293] in_precision       = 2
[   10.497482] out_precision      = 2
[   10.497682] pad_val            = 0
[   10.500218] in_cvt             =
[   10.500468] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   10.500746] out_cvt            =
[   10.500926] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   10.501200] 
[   10.501315] Exit: dla_read_config
[   10.501504] Exit: dla_prepare_operation status=0
[   10.501742] Enter: dla_program_operation
[   10.504183] Program Convolution operation index 2 ROI 0 Group[1]

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7004


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x7004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8004


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x8004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6004


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5004


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE
[   10.505340] 
[   10.505340] entered processor_conv_program():
[   10.505663] conv getting weight_address:
[   10.507598] entered dla_get_dma_cube_address(index = 1, offset = 0x2000):
[   10.507959] entered dla_get_dma_address(index = 1):
[   10.508196] in branch dla_get_dma_address(DESTINATION_DMA):
[   10.508459] entered dla_read_dma_address(index = 1):
[   10.508703] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   10.509017] *phys_addr = 0xc0100000 + 0x0
[   10.509230] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   10.509553] back to dla_get_dma_cube_address: dst_ptr += 0x2000
[   10.512183] conv weight_addr = 0xc0102000
[   10.512183] 
[   10.512524] conv getting input_address:
[   10.512724] entered dla_read_input_address():
[   10.512944] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 0)
[   10.513307] entered dla_get_dma_cube_address(index = 2, offset = 0x0):
[   10.513618] entered dla_get_dma_address(index = 2):
[   10.515935] in branch dla_get_dma_address(DESTINATION_DMA):
[   10.516273] entered dla_read_dma_address(index = 2):
[   10.516536] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   10.516864] *phys_addr = 0xc0080000 + 0x0
[   10.517075] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   10.517412] back to dla_get_dma_cube_address: dst_ptr += 0x0
[   10.517691] conv input_addr = 0xc0080000
[   10.517691] 

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 670:NV_NVDLA_csb_master::cacc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x9000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 582:NV_NVDLA_csb_master::cmac_a2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x7000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 626:NV_NVDLA_csb_master::cmac_b2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x8000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 538:NV_NVDLA_csb_master::csc2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x6000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 494:NV_NVDLA_csb_master::cdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x5000 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x900c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x900c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9010


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x1f001f


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9010 len=4 data=0x 001f001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9014


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0xf


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9014 len=4 data=0x 0000000f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9018


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9018 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x901c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x901c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9020


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x400


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9020 len=4 data=0x 00000400 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9024


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x8000


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9024 len=4 data=0x 00008000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9028


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x902c


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x902c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x700c


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x700c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x800c


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x2000


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x800c len=4 data=0x 00002000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x600c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x2200


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x600c len=4 data=0x 00002200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6010


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6010 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6014


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1f001f


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6014 len=4 data=0x 001f001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6018


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0xf


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6018 len=4 data=0x 0000000f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x601c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x601c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6020


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6020 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6024


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x7


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6024 len=4 data=0x 00000007 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6028


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x602c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x20002


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x602c len=4 data=0x 00020002 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6030


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0xf000f


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6030 len=4 data=0x 000f000f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6034


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1200


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6034 len=4 data=0x 00001200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6038


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6038 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x603c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1f001f


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x603c len=4 data=0x 001f001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6040


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0xf


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6040 len=4 data=0x 0000000f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6044


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x3ff


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6044 len=4 data=0x 000003ff resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6048


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1f


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6048 len=4 data=0x 0000001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x604c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x604c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6050


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6050 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6054


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x10001


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6054 len=4 data=0x 00010001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6058


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x605c


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x605c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6060


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6060 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5014


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x2200


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5014 len=4 data=0x 00002200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5018


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x100000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5018 len=4 data=0x 00100000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x501c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1f001f


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x501c len=4 data=0x 001f001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5020


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xf


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5020 len=4 data=0x 0000000f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5024


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1f001f


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5024 len=4 data=0x 001f001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x502c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x502c len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5030


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5030 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5034


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0080000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5034 len=4 data=0x c0080000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5038


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5038 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x503c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0080000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x503c len=4 data=0x c0080000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5040


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x400


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5040 len=4 data=0x 00000400 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5048


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x8000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5048 len=4 data=0x 00008000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5044


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5044 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x504c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x10001


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x504c len=4 data=0x 00010001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5058


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x505c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x505c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5060


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x7


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5060 len=4 data=0x 00000007 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5064


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5064 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5068


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5068 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x506c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x11f


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x506c len=4 data=0x 0000011f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5070


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xf


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5070 len=4 data=0x 0000000f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5074


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5074 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5078


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5078 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x507c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0xc0102000


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x507c len=4 data=0x c0102000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5080


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1200


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5080 len=4 data=0x 00001200 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5098


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5098 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50a4


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50a4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b0


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b0 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b4


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1010101


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b4 len=4 data=0x 01010101 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50b8


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50b8 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x50bc


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x50bc len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   10.528001] no desc get due to index==-1
[   10.528359] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   10.528889] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   10.529399] no desc get due to index==-1
[   10.529636] no desc get due to index==-1
[   10.531746] no desc get due to index==-1
[   10.532035] no desc get due to index==-1
[   10.532269] Enter: dla_op_programmed
[   10.532495] Update dependency operation index 4 ROI 0 DEP_COUNT=3
[   10.532815] Update dependency operation index 3 ROI 0 DEP_COUNT=2
[   10.533131] Exit: dla_op_programmed
[   10.533345] Exit: dla_program_operation status=0
[   10.533618] Exit: dla_submit_operation
[   10.537127] Exit: dla_dequeue_operation
[   10.537668] Enter: dla_submit_operation
[   10.540029] Prepare SDP operation index 1 ROI 0 dep_count 0
[   10.540584] Enter: dla_prepare_operation

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb004


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 758:NV_NVDLA_csb_master::sdp2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0xb004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa004


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 714:NV_NVDLA_csb_master::sdp_rdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0xa004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   10.541399] processor:SDP group:0, rdma_group:0 available
[   10.543703] Enter: dla_read_config
[   10.544016] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   10.544548] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   10.545207] *********************************************************
[   10.545567] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   10.547814] ---------------------------------------------------------
[   10.548225] src_data            = [ dla_data_cube =>
[   10.548514]     type          = 2
[   10.548727]     address       = -1
[   10.548937]     offset        = 0
[   10.549141]     width         = 20
[   10.549352]     height        = 20
[   10.549576]     channel       = 10
[   10.551984]     size          = 32768
[   10.552259]     line_stride   = 1024
[   10.552475]     surf_stride   = 32768
[   10.552701]     plane_stride  = 0
[   10.552910] ]
[   10.552948] x1_data             = [ dla_data_cube =>
[   10.553361]     type          = 0
[   10.553583]     address       = 1
[   10.555978]     offset        = 1000
[   10.556262]     width         = 1
[   10.556467]     height        = 1
[   10.556673]     channel       = 10
[   10.556888]     size          = 32
[   10.557102]     line_stride   = 32
[   10.557310]     surf_stride   = 32
[   10.557512]     plane_stride  = 0
[   10.557722] ]
[   10.557761] x2_data             = [ dla_data_cube =>
[   10.560722]     type          = 0
[   10.560935]     address       = 0
[   10.561134]     offset        = 0
[   10.561337]     width         = 0
[   10.561557]     height        = 0
[   10.561782]     channel       = 0
[   10.564040]     size          = 0
[   10.564258]     line_stride   = 0
[   10.564468]     surf_stride   = 0
[   10.564671]     plane_stride  = 0
[   10.564875] ]
[   10.564914] y_data              = [ dla_data_cube =>
[   10.565321]     type          = 0
[   10.565537]     address       = 0
[   10.565753]     offset        = 0
[   10.568323]     width         = 0
[   10.568590]     height        = 0
[   10.568800]     channel       = 0
[   10.569004]     size          = 0
[   10.569207]     line_stride   = 0
[   10.569412]     surf_stride   = 0
[   10.569632]     plane_stride  = 0
[   10.571933] ]
[   10.571981] dst_data            = [ dla_data_cube =>
[   10.572425]     type          = 0
[   10.572636]     address       = 2
[   10.572848]     offset        = 0
[   10.573052]     width         = 20
[   10.573253]     height        = 20
[   10.573458]     channel       = 10
[   10.573683]     size          = 32768
[   10.576408]     line_stride   = 1024
[   10.576681]     surf_stride   = 32768
[   10.576901]     plane_stride  = 0
[   10.577101] ]
[   10.577202] *********************************************************
[   10.577672] NVDLA FW ROI[0]: dla_sdp_op_desc
[   10.579933] ---------------------------------------------------------
[   10.580347] src_precision    = 2
[   10.580575] dst_precision    = 2
[   10.580800] lut_index        = -1
[   10.581024] out_cvt          =
[   10.581248] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   10.581582] conv_mode        = 0
[   10.583897] batch_num        = 1
[   10.584186] batch_stride     = 0
[   10.584394] x1_op            = [ dla_sdp_op =>
[   10.584691]     enable         = 1
[   10.584928]     alu_type       = 2
[   10.585159]     type           = 2
[   10.585391]     mode           = 1
[   10.585630]     act            = 1
[   10.588064]     shift_value    = 0
[   10.588351]     truncate       = 0
[   10.588584]     precision      = 2
[   10.588807]     alu_operand    = 0
[   10.589039]     mul_operand    = 1
[   10.589249] cvt.alu_cvt          =
[   10.589502] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   10.591906] cvt.mul_cvt          =
[   10.592214] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   10.592527] ]
[   10.592707] x2_op            = [ dla_sdp_op =>
[   10.592984]     enable         = 0
[   10.593194]     alu_type       = 0
[   10.593395]     type           = 0
[   10.593605]     mode           = 0
[   10.596013]     act            = 0
[   10.596280]     shift_value    = 0
[   10.596491]     truncate       = 0
[   10.596699]     precision      = 0
[   10.596904]     alu_operand    = 0
[   10.597114]     mul_operand    = 0
[   10.597314] cvt.alu_cvt          =
[   10.597528] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   10.600167] cvt.mul_cvt          =
[   10.600451] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   10.600753] ]
[   10.600909] y_op             = [ dla_sdp_op =>
[   10.601175]     enable         = 0
[   10.601391]     alu_type       = 0
[   10.601608]     type           = 0
[   10.603923]     mode           = 0
[   10.604191]     act            = 0
[   10.604398]     shift_value    = 0
[   10.604611]     truncate       = 0
[   10.604819]     precision      = 0
[   10.605024]     alu_operand    = 0
[   10.605236]     mul_operand    = 0
[   10.605443] cvt.alu_cvt          =
[   10.605666] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   10.608319] cvt.mul_cvt          =
[   10.608603] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   10.608891] ]
[   10.609087] Exit: dla_read_config
[   10.609435] Exit: dla_prepare_operation status=0
[   10.609779] Enter: dla_program_operation
[   10.612049] Program SDP operation index 1 ROI 0 Group[0]

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb004


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa004


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x0


Info: NV_NVDLA_csb_master.cpp: 58:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to GLB_BASE, 


Info: NV_NVDLA_csb_master.cpp: 59:Addr: 0x4


Info: NV_NVDLA_csb_master.cpp: 60:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 61:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 62:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 274:NV_NVDLA_csb_master::glb2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x0


Info: NV_NVDLA_csb_master.cpp: 58:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to GLB_BASE, 


Info: NV_NVDLA_csb_master.cpp: 59:Addr: 0x4


Info: NV_NVDLA_csb_master.cpp: 60:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 61:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 62:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   10.613138] 
[   10.613138] entered processor_sdp_program():
[   10.613625] sdp skip getting src_addr
[   10.613625] 
[   10.615819] sdp getting dst_addr:
[   10.616135] entered dla_get_dma_cube_address(index = 2, offset = 0x0):
[   10.616484] entered dla_get_dma_address(index = 2):
[   10.616747] in branch dla_get_dma_address(DESTINATION_DMA):
[   10.617054] entered dla_read_dma_address(index = 2):
[   10.617335] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   10.617692] *phys_addr = 0xc0080000 + 0x0
[   10.620034] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   10.620464] back to dla_get_dma_cube_address: dst_ptr += 0x0
[   10.620813] sdp dst_addr = 0xc0080000
[   10.620813] 
[   10.621231] sdp getting x1_addr:
[   10.621482] entered dla_get_dma_cube_address(index = 1, offset = 0x1000):
[   10.623797] entered dla_get_dma_address(index = 1):
[   10.624161] in branch dla_get_dma_address(DESTINATION_DMA):
[   10.624436] entered dla_read_dma_address(index = 1):
[   10.624690] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   10.625009] *phys_addr = 0xc0100000 + 0x0
[   10.625227] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   10.625560] back to dla_get_dma_cube_address: dst_ptr += 0x1000
[   10.628085] sdp x1_addr = 0xc0101000
[   10.628085] 
[   10.628440] sdp skip getting x2_addr
[   10.628440] 
[   10.628742] sdp skip getting y_addr
[   10.628742] 

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa070


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa070 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa028


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa028 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa040


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa040 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa058


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa058 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa070


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0xa9


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa070 len=4 data=0x 000000a9 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa00c


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x1f


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa00c len=4 data=0x 0000001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa010


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x1f


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa010 len=4 data=0x 0000001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa014


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0xf


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa014 len=4 data=0x 0000000f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa028


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x2a


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa028 len=4 data=0x 0000002a resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa02c


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0xc0101000


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa02c len=4 data=0x c0101000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa030


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa030 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa034


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x20


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa034 len=4 data=0x 00000020 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa038


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x20


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa038 len=4 data=0x 00000020 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa040


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x31


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa040 len=4 data=0x 00000031 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa058


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x31


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa058 len=4 data=0x 00000031 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb03c


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1f


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb03c len=4 data=0x 0000001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb040


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1f


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb040 len=4 data=0x 0000001f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb044


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0xf


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb044 len=4 data=0x 0000000f resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb04c


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb04c len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb048


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0xc0080000


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb048 len=4 data=0x c0080000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb050


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x400


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb050 len=4 data=0x 00000400 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb054


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x8000


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb054 len=4 data=0x 00008000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb058


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x18


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb058 len=4 data=0x 00000018 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb05c


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb05c len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb064


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb064 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb06c


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x53


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb06c len=4 data=0x 00000053 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb080


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x53


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb080 len=4 data=0x 00000053 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0b0


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0b0 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0b4


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0b4 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0bc


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0xa


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0bc len=4 data=0x 0000000a resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0c0


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0c0 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0c4


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0c4 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb0c8


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb0c8 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE
[   10.636376] no desc get due to index==-1
[   10.636764] no desc get due to index==-1
[   10.637052] no desc get due to index==-1
[   10.637332] no desc get due to index==-1
[   10.637693] Enter: dla_op_programmed
[   10.640365] Update dependency operation index 3 ROI 0 DEP_COUNT=1
[   10.641089] enable SDP in dla_update_dependency as depdency are resolved
[   10.641621] Enter: dla_enable_operation
[   10.644171] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   10.644874] Exit: dla_enable_operation status=0
[   10.645197] Exit: dla_op_programmed
[   10.645495] Exit: dla_program_operation status=0
[   10.647880] Enter: dla_enable_operation
[   10.648273] Enable SDP operation index 1 ROI 0

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb004


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa004


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa008


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb038


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb038 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE
[   10.649164] Enter: dla_op_enabled
[   10.649411] Update dependency operation index 0 ROI 0 DEP_COUNT=1
[   10.649718] enable Convolution in dla_update_dependency as depdency are resolved
[   10.651912] Enter: dla_enable_operation
[   10.652208] Enable Convolution operation index 0 ROI 0

Info: NV_NVDLA_mcif.cpp: 1244:NV_NVDLA_mcif::sdp_b2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0101000


Info: NV_NVDLA_mcif.cpp: 3555:NV_NVDLA_mcif::ReadRequestArbiter, get new request, wake up.


Info: NV_NVDLA_mcif.cpp: 3641:NV_NVDLA_mcif::ReadRequestArbiter, send read request, payload from sdp_b, begin, atom:1, num_free:81920 credit_mcif2sdp_b_rd_rsp_fifo_=81919.


Info: NV_NVDLA_mcif.cpp: 3643:NV_NVDLA_mcif::ReadRequestArbiter, send read request, sdp_b_rd_req_payload_ from sdp_b, end.


Info: NV_NVDLA_mcif.cpp: 3553:NV_NVDLA_mcif::ReadRequestArbiter, no pending request, waiting.


Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9004


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 2333:write to sdp2mcif_wr_cmd_fifo_, addr:c0080000, size:1024, num_free:40960


Info: NvdlaAxiAdaptor.cpp: 71:NvdlaAxiAdaptor::axi_rd_wr_thread, send read request start. address=0xc0101000


Info: nvdla.dbb_adaptor: GP: iswrite=0 addr=0xc0101000 len=64 data=0x 34643804 a0a0a8fa 34173f34 39163aa8 37b7401c 3ae7bd2d a3d133a2 364c3c4f XX_XX_XX_XX XX_XX_XX_XX XX_XX_XX_XX XX_XX_XX_XX XX_XX_XX_XX XX_XX_XX_XX XX_XX_XX_XX XX_XX_XX_XX resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3128:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport


Info: NV_NVDLA_mcif.cpp: 3129:axi_id: 0x5


Info: NV_NVDLA_mcif.cpp: 3130:axi_data_ptr: 0x0x14ff3d0


Info: NV_NVDLA_mcif.cpp: 3131:axi_length: 64


Info: NV_NVDLA_mcif.cpp: 3132:axi_byte_enable_ptr: 0x0x121a080


Info: NV_NVDLA_mcif.cpp: 3133:axi_byte_enable_length: 64


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x0


Info: NV_NVDLA_mcif.cpp: 3175:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read sdp_b_rd_atom_enable_fifo_, sdp_b payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3246:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81920, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3248:    0x4


Info: NV_NVDLA_mcif.cpp: 3248:    0x38


Info: NV_NVDLA_mcif.cpp: 3248:    0x64


Info: NV_NVDLA_mcif.cpp: 3248:    0x34


Info: NV_NVDLA_mcif.cpp: 3248:    0xfa


Info: NV_NVDLA_mcif.cpp: 3248:    0xa8


Info: NV_NVDLA_mcif.cpp: 3248:    0xa0


Info: NV_NVDLA_mcif.cpp: 3248:    0xa0


Info: NV_NVDLA_mcif.cpp: 3248:    0x34


Info: NV_NVDLA_mcif.cpp: 3248:    0x3f


Info: NV_NVDLA_mcif.cpp: 3248:    0x17


Info: NV_NVDLA_mcif.cpp: 3248:    0x34


Info: NV_NVDLA_mcif.cpp: 3248:    0xa8


Info: NV_NVDLA_mcif.cpp: 3248:    0x3a


Info: NV_NVDLA_mcif.cpp: 3248:    0x16


Info: NV_NVDLA_mcif.cpp: 3248:    0x39


Info: NV_NVDLA_mcif.cpp: 3248:    0x1c


Info: NV_NVDLA_mcif.cpp: 3248:    0x40


Info: NV_NVDLA_mcif.cpp: 3248:    0xb7


Info: NV_NVDLA_mcif.cpp: 3248:    0x37


Info: NV_NVDLA_mcif.cpp: 3248:    0x2d


Info: NV_NVDLA_mcif.cpp: 3248:    0xbd


Info: NV_NVDLA_mcif.cpp: 3248:    0xe7


Info: NV_NVDLA_mcif.cpp: 3248:    0x3a


Info: NV_NVDLA_mcif.cpp: 3248:    0xa2


Info: NV_NVDLA_mcif.cpp: 3248:    0x33


Info: NV_NVDLA_mcif.cpp: 3248:    0xd1


Info: NV_NVDLA_mcif.cpp: 3248:    0xa3


Info: NV_NVDLA_mcif.cpp: 3248:    0x4f


Info: NV_NVDLA_mcif.cpp: 3248:    0x3c


Info: NV_NVDLA_mcif.cpp: 3248:    0x4c


Info: NV_NVDLA_mcif.cpp: 3248:    0x36


Info: NV_NVDLA_mcif.cpp: 3251:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, sdp_b payload atom mask is 0x1, write an atom to mcif2sdp_b_rd_rsp_fifo_, num_free:81919.


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x20


Info: NV_NVDLA_mcif.cpp: 3175:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read sdp_b_rd_atom_enable_fifo_, sdp_b payload atom mask is 0x0


Info: NV_NVDLA_mcif.cpp: 3292:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, {client} payload atom mask is 0x0, ignore current atom, dma_payload_atom_mask is 0x0


Info: NV_NVDLA_mcif.cpp: 2402:XXXXXXX NV_NVDLA_mcif::WriteRequest_sdp2mcif, first_base_addr=0xc0080000 total_axi_size is 0x400 payload_addr=0xc0080000 payload_size=0x400


Info: NV_NVDLA_mcif.cpp: 2416:NV_NVDLA_mcif::WriteRequest_sdp2mcif, before spliting DMA transaction. user_size_first=0x3 user_size_first=0x3


Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7004


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x7004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 1370:    0xa0a0a8fa34643804


Info: NV_NVDLA_mcif.cpp: 1370:    0x39163aa834173f34


Info: NV_NVDLA_mcif.cpp: 1370:    0x3ae7bd2d37b7401c


Info: NV_NVDLA_mcif.cpp: 1370:    0x364c3c4fa3d133a2


Info: NV_NVDLA_mcif.cpp: 1370:    0x5f6273632e616c64


Info: NV_NVDLA_mcif.cpp: 1370:    0x3a726f7470616461


Info: NV_NVDLA_mcif.cpp: 1370:    0x2071657220620020


Info: NV_NVDLA_mcif.cpp: 1370:    0x5f43434143206f74


Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8004


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x8004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3555:NV_NVDLA_mcif::ReadRequestArbiter, get new request, wake up.


Info: NV_NVDLA_mcif.cpp: 3553:NV_NVDLA_mcif::ReadRequestArbiter, no pending request, waiting.


Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6004


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5004


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x500c


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 494:NV_NVDLA_csb_master::cdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x1


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x500c len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x9000


Info: NV_NVDLA_csb_master.cpp: 139:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CACC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 140:Addr: 0x9008


Info: NV_NVDLA_csb_master.cpp: 141:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 142:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 143:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x9008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x7000


Info: NV_NVDLA_csb_master.cpp: 121:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_A_BASE, 


Info: NV_NVDLA_csb_master.cpp: 122:Addr: 0x7008


Info: NV_NVDLA_csb_master.cpp: 123:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 124:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 125:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x7008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x8000


Info: NV_NVDLA_csb_master.cpp: 130:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CMAC_B_BASE, 


Info: NV_NVDLA_csb_master.cpp: 131:Addr: 0x8008


Info: NV_NVDLA_csb_master.cpp: 132:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 133:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 134:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x8008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x6000


Info: NV_NVDLA_csb_master.cpp: 112:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CSC_BASE, 


Info: NV_NVDLA_csb_master.cpp: 113:Addr: 0x6008


Info: NV_NVDLA_csb_master.cpp: 114:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 115:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 116:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x6008 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x5000


Info: NV_NVDLA_csb_master.cpp: 103:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to CDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 104:Addr: 0x5010


Info: NV_NVDLA_csb_master.cpp: 105:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 106:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 107:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x5010 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE
[   10.657159] Enter: dla_op_enabled
[   10.657559] Exit: dla_op_enabled
[   10.660090] Exit: dla_enable_operation status=0
[   10.660610] Exit: dla_op_enabled
[   10.660911] Exit: dla_enable_operation status=0
[   10.661306] Exit: dla_submit_operation
[   10.661664] Enter: dla_dequeue_operation
[   10.664906] Dequeue op from SDP processor, index=3 ROI=0
[   10.665419] Enter: dla_submit_operation
[   10.665780] Prepare SDP operation index 3 ROI 0 dep_count 0
[   10.668961] Enter: dla_prepare_operation

Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb004


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 758:NV_NVDLA_csb_master::sdp2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0xb004 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3555:NV_NVDLA_mcif::ReadRequestArbiter, get new request, wake up.


Info: NV_NVDLA_mcif.cpp: 3686:NV_NVDLA_mcif::ReadRequestArbiter, send read request, payload from cdma_dat, begin, atom:2, num_free:81920 credit_mcif2cdma_dat_rd_rsp_fifo_=81918.


Info: NV_NVDLA_mcif.cpp: 3688:NV_NVDLA_mcif::ReadRequestArbiter, send read request, cdma_dat_rd_req_payload_ from cdma_dat, end.


Info: NV_NVDLA_mcif.cpp: 3686:NV_NVDLA_mcif::ReadRequestArbiter, send read request, payload from cdma_dat, begin, atom:2, num_free:81920 credit_mcif2cdma_dat_rd_rsp_fifo_=81916.


Info: NV_NVDLA_mcif.cpp: 1974:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before spliting DMA transaction. user_size_first=0x3 user_size_last=0x3


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0100000


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163840


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163839


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0100000, , num_free:81920


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0100000


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0100040


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163838


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163837


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0100040, , num_free:81919


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0100040


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0100080


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163836


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163835


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0100080, , num_free:81918


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0100080


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc01000c0


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163834


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163833


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc01000c0, , num_free:81917


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc01000c0


Info: NV_NVDLA_mcif.cpp: 2052:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after spliting DMA transaction


Info: NV_NVDLA_mcif.cpp: 1974:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before spliting DMA transaction. user_size_first=0x3 user_size_last=0x3


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0100100


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163832


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163831


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0100100, , num_free:81916


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0100100


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0100140


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163830


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163829


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0100140, , num_free:81915


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0100140


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0100180


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163828


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163827


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0100180, , num_free:81914


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0100180


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc01001c0


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163826


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163825


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc01001c0, , num_free:81913


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc01001c0


Info: NV_NVDLA_mcif.cpp: 2052:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after spliting DMA transaction


Info: NV_NVDLA_mcif.cpp: 1974:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before spliting DMA transaction. user_size_first=0x3 user_size_last=0x3


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0100200


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163824


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163823


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0100200, , num_free:81912


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0100200


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0100240


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163822


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163821


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0100240, , num_free:81911


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0100240


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0100280


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163820


Info: NV_NVDLA_mcif.cpp: 2032:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163819


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0100280, , num_free:81910


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0100280


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc01002c0


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163818


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163817


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc01002c0, , num_free:81909


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc01002c0


Info: NV_NVDLA_mcif.cpp: 2052:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after spliting DMA transaction


Info: NV_NVDLA_mcif.cpp: 1974:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before spliting DMA transaction. user_size_first=0x1 user_size_last=0x1


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0100300


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163816


Info: NV_NVDLA_mcif.cpp: 2018:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163815


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0100300, , num_free:81908


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0100300


Info: NV_NVDLA_mcif.cpp: 1976:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, prepare AXI transaction for address: 0xc0100340


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163814


Info: NV_NVDLA_mcif.cpp: 2003:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, write true to cdma_wt_rd_atom_enable_fifo_, num_free:163813


Info: NV_NVDLA_mcif.cpp: 2046:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, before sending data to cdma_wt_rd_req_fifo_ addr=0xc0100340, , num_free:81907


Info: NV_NVDLA_mcif.cpp: 2048:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after sending data to cdma_wt_rd_req_fifo_ addr=0xc0100340


Info: NV_NVDLA_mcif.cpp: 2052:NV_NVDLA_mcif::cdma_wt2mcif_rd_req_b_transport, after spliting DMA transaction


Info: NvdlaAxiAdaptor.cpp: 71:NvdlaAxiAdaptor::axi_rd_wr_thread, send read request start. address=0xc0018000


Info: nvdla.dbb_adaptor: GP: iswrite=0 addr=0xc0018000 len=64 data=0x 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3128:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport


Info: NV_NVDLA_mcif.cpp: 3129:axi_id: 0x8


Info: NV_NVDLA_mcif.cpp: 3130:axi_data_ptr: 0x0x14fad50


Info: NV_NVDLA_mcif.cpp: 3131:axi_length: 64


Info: NV_NVDLA_mcif.cpp: 3132:axi_byte_enable_ptr: 0x0x1560c00


Info: NV_NVDLA_mcif.cpp: 3133:axi_byte_enable_length: 64


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x0


Info: NV_NVDLA_mcif.cpp: 3187:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_dat_rd_atom_enable_fifo_, cdma_dat payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3270:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81920, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3275:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, cdma_dat payload atom mask is 0x1, write an atom to mcif2cdma_dat_rd_rsp_fifo_, num_free:81919.


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x20


Info: NV_NVDLA_mcif.cpp: 3187:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_dat_rd_atom_enable_fifo_, cdma_dat payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3270:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81919, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3275:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, cdma_dat payload atom mask is 0x1, write an atom to mcif2cdma_dat_rd_rsp_fifo_, num_free:81918.


Info: NV_NVDLA_mcif.cpp: 2067:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, update atom_num_left from cdma_wt2mcif_rd_req_atom_num_fifo_, atom_num_left is 0x8


Info: NV_NVDLA_mcif.cpp: 2069:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, atom_num_left is 0x8


Info: NV_NVDLA_mcif.cpp: 2077:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, num_available:0


Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa004


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 714:NV_NVDLA_csb_master::sdp_rdma2csb_resp_b_transport. Err bit: 0x0 Data: 0x10000


Info: NV_NVDLA_mcif.cpp: 3688:NV_NVDLA_mcif::ReadRequestArbiter, send read request, cdma_dat_rd_req_payload_ from cdma_dat, end.


Info: NV_NVDLA_mcif.cpp: 3686:NV_NVDLA_mcif::ReadRequestArbiter, send read request, payload from cdma_dat, begin, atom:2, num_free:81918 credit_mcif2cdma_dat_rd_rsp_fifo_=81914.


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0xa004 len=4 data=0x 00010000 resp=TLM_OK_RESPONSE
[   10.675629] processor:SDP group:1, rdma_group:1 available
[   10.676168] Enter: dla_read_config
[   10.676525] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   10.677020] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   10.677561] *********************************************************
[   10.679753] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   10.680039] ---------------------------------------------------------
[   10.680335] src_data            = [ dla_data_cube =>
[   10.680583]     type          = 2
[   10.680771]     address       = -1
[   10.680961]     offset        = 0
[   10.681145]     width         = 20
[   10.681333]     height        = 20
[   10.681518]     channel       = 10
[   10.681721]     size          = 32768
[   10.684858]     line_stride   = 1024
[   10.685114]     surf_stride   = 32768
[   10.685316]     plane_stride  = 0
[   10.685494] ]
[   10.685514] x1_data             = [ dla_data_cube =>
[   10.687861]     type          = 0
[   10.688109]     address       = 1
[   10.688296]     offset        = 4000
[   10.688484]     width         = 1
[   10.688668]     height        = 1
[   10.688844]     channel       = 10
[   10.689030]     size          = 32
[   10.689224]     line_stride   = 32
[   10.689413]     surf_stride   = 32
[   10.689607]     plane_stride  = 0
[   10.692543] ]
[   10.692572] x2_data             = [ dla_data_cube =>
[   10.692977]     type          = 0
[   10.693167]     address       = 0
[   10.693353]     offset        = 0
[   10.693535]     width         = 0
[   10.693727]     height        = 0
[   10.696173]     channel       = 0
[   10.696412]     size          = 0
[   10.696592]     line_stride   = 0
[   10.696773]     surf_stride   = 0
[   10.696955]     plane_stride  = 0
[   10.697141] ]
[   10.697160] y_data              = [ dla_data_cube =>
[   10.697494]     type          = 0
[   10.697691]     address       = 0
[   10.700218]     offset        = 0
[   10.700465]     width         = 0
[   10.700651]     height        = 0
[   10.700828]     channel       = 0
[   10.701014]     size          = 0
[   10.701202]     line_stride   = 0
[   10.701388]     surf_stride   = 0
[   10.701578]     plane_stride  = 0
[   10.701762] ]
[   10.704038] dst_data            = [ dla_data_cube =>
[   10.704465]     type          = 0
[   10.704656]     address       = 2
[   10.704838]     offset        = 8000
[   10.705037]     width         = 20
[   10.705225]     height        = 20
[   10.705416]     channel       = 10
[   10.705616]     size          = 32768
[   10.708365]     line_stride   = 1024
[   10.708625]     surf_stride   = 32768
[   10.708831]     plane_stride  = 0
[   10.709014] ]
[   10.709036] *********************************************************
[   10.709423] NVDLA FW ROI[0]: dla_sdp_op_desc
[   10.709655] ---------------------------------------------------------
[   10.712093] src_precision    = 2
[   10.712329] dst_precision    = 2
[   10.712513] lut_index        = -1
[   10.712689] out_cvt          =
[   10.712862] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   10.713132] conv_mode        = 0
[   10.713313] batch_num        = 1
[   10.713491] batch_stride     = 0
[   10.713676] x1_op            = [ dla_sdp_op =>
[   10.716257]     enable         = 1
[   10.716504]     alu_type       = 2
[   10.716687]     type           = 2
[   10.716875]     mode           = 1
[   10.717060]     act            = 1
[   10.717239]     shift_value    = 0
[   10.717423]     truncate       = 0
[   10.717616]     precision      = 2
[   10.720001]     alu_operand    = 0
[   10.720249]     mul_operand    = 1
[   10.720435] cvt.alu_cvt          =
[   10.720625] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   10.720890] cvt.mul_cvt          =
[   10.721085] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   10.721353] ]
[   10.721471] x2_op            = [ dla_sdp_op =>
[   10.721702]     enable         = 0
[   10.724328]     alu_type       = 0
[   10.724580]     type           = 0
[   10.724804]     mode           = 0
[   10.724989]     act            = 0
[   10.725173]     shift_value    = 0
[   10.725358]     truncate       = 0
[   10.725549]     precision      = 0
[   10.725729]     alu_operand    = 0
[   10.728127]     mul_operand    = 0
[   10.728368] cvt.alu_cvt          =
[   10.728565] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   10.728830] cvt.mul_cvt          =
[   10.729020] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   10.729285] ]
[   10.729404] y_op             = [ dla_sdp_op =>
[   10.729636]     enable         = 0
[   10.732152]     alu_type       = 0
[   10.732392]     type           = 0
[   10.732578]     mode           = 0
[   10.732761]     act            = 0
[   10.732949]     shift_value    = 0
[   10.733133]     truncate       = 0
[   10.733316]     precision      = 0
[   10.733497]     alu_operand    = 0
[   10.733686]     mul_operand    = 0
[   10.736252] cvt.alu_cvt          =
[   10.736505] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   10.736778] cvt.mul_cvt          =
[   10.736975] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   10.737236] ]
[   10.737361] Exit: dla_read_config
[   10.737559] Exit: dla_prepare_operation status=0
[   10.739879] Enter: dla_program_operation
[   10.740151] Program SDP operation index 3 ROI 0 Group[1]

Info: NvdlaAxiAdaptor.cpp: 71:NvdlaAxiAdaptor::axi_rd_wr_thread, send read request start. address=0xc0018040


Info: nvdla.dbb_adaptor: GP: iswrite=0 addr=0xc0018040 len=64 data=0x 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3128:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport


Info: NV_NVDLA_mcif.cpp: 3129:axi_id: 0x8


Info: NV_NVDLA_mcif.cpp: 3130:axi_data_ptr: 0x0x1159e80


Info: NV_NVDLA_mcif.cpp: 3131:axi_length: 64


Info: NV_NVDLA_mcif.cpp: 3132:axi_byte_enable_ptr: 0x0x121b740


Info: NV_NVDLA_mcif.cpp: 3133:axi_byte_enable_length: 64


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x0


Info: NV_NVDLA_mcif.cpp: 3187:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_dat_rd_atom_enable_fifo_, cdma_dat payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3270:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81920, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3275:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, cdma_dat payload atom mask is 0x1, write an atom to mcif2cdma_dat_rd_rsp_fifo_, num_free:81919.


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x20


Info: NV_NVDLA_mcif.cpp: 3187:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_dat_rd_atom_enable_fifo_, cdma_dat payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3270:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81919, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3275:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, cdma_dat payload atom mask is 0x1, write an atom to mcif2cdma_dat_rd_rsp_fifo_, num_free:81918.


Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xb000


Info: NV_NVDLA_csb_master.cpp: 157:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_BASE, 


Info: NV_NVDLA_csb_master.cpp: 158:Addr: 0xb004


Info: NV_NVDLA_csb_master.cpp: 159:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 160:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 161:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xb004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3688:NV_NVDLA_mcif::ReadRequestArbiter, send read request, cdma_dat_rd_req_payload_ from cdma_dat, end.


Info: NV_NVDLA_mcif.cpp: 3701:NV_NVDLA_mcif::ReadRequestArbiter, send read request, payload from cdma_wt, begin, atom:2, num_free:81920 credit_mcif2cdma_wt_rd_rsp_fifo_=81918.


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0xa000


Info: NV_NVDLA_csb_master.cpp: 148:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to SDP_RDMA_BASE, 


Info: NV_NVDLA_csb_master.cpp: 149:Addr: 0xa004


Info: NV_NVDLA_csb_master.cpp: 150:Data: 0x1


Info: NV_NVDLA_csb_master.cpp: 151:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 152:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0xa004 len=4 data=0x 00000001 resp=TLM_OK_RESPONSE

Info: NvdlaAxiAdaptor.cpp: 71:NvdlaAxiAdaptor::axi_rd_wr_thread, send read request start. address=0xc0018080


Info: nvdla.dbb_adaptor: GP: iswrite=0 addr=0xc0018080 len=64 data=0x 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3128:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport


Info: NV_NVDLA_mcif.cpp: 3129:axi_id: 0x8


Info: NV_NVDLA_mcif.cpp: 3130:axi_data_ptr: 0x0x11a4e10


Info: NV_NVDLA_mcif.cpp: 3131:axi_length: 64


Info: NV_NVDLA_mcif.cpp: 3132:axi_byte_enable_ptr: 0x0x1290980


Info: NV_NVDLA_mcif.cpp: 3133:axi_byte_enable_length: 64


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x0


Info: NV_NVDLA_mcif.cpp: 3187:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_dat_rd_atom_enable_fifo_, cdma_dat payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3270:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81920, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3275:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, cdma_dat payload atom mask is 0x1, write an atom to mcif2cdma_dat_rd_rsp_fifo_, num_free:81919.


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x20


Info: NV_NVDLA_mcif.cpp: 3187:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_dat_rd_atom_enable_fifo_, cdma_dat payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3270:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81919, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3275:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, cdma_dat payload atom mask is 0x1, write an atom to mcif2cdma_dat_rd_rsp_fifo_, num_free:81918.


Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x0


Info: NV_NVDLA_csb_master.cpp: 58:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to GLB_BASE, 


Info: NV_NVDLA_csb_master.cpp: 59:Addr: 0x4


Info: NV_NVDLA_csb_master.cpp: 60:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 61:Is write: 0x0


Info: NV_NVDLA_csb_master.cpp: 62:nposted: 0x0


Info: NV_NVDLA_csb_master.cpp: 274:NV_NVDLA_csb_master::glb2csb_resp_b_transport. Err bit: 0x0 Data: 0x0


Info: NV_NVDLA_mcif.cpp: 3703:NV_NVDLA_mcif::ReadRequestArbiter, send read request, cdma_wt_rd_req_payload_ from cdma_wt, end.


Info: NV_NVDLA_mcif.cpp: 3686:NV_NVDLA_mcif::ReadRequestArbiter, send read request, payload from cdma_dat, begin, atom:2, num_free:81918 credit_mcif2cdma_dat_rd_rsp_fifo_=81916.


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: nvdla.csb_adaptor: GP: iswrite=0 addr=0x4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NvdlaAxiAdaptor.cpp: 71:NvdlaAxiAdaptor::axi_rd_wr_thread, send read request start. address=0xc0100000


Info: nvdla.dbb_adaptor: GP: iswrite=0 addr=0xc0100000 len=64 data=0x 1f3c9850 9a688ee4 9a599b1b 88030cea 18e60bf4 0863984c 9ad213bd 948a9012 983d980d 09ce9631 0e771be8 16f2994b 994c9d82 96dba190 8ddc9158 943712c8 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3128:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport


Info: NV_NVDLA_mcif.cpp: 3129:axi_id: 0x9


Info: NV_NVDLA_mcif.cpp: 3130:axi_data_ptr: 0x0x11880d0


Info: NV_NVDLA_mcif.cpp: 3131:axi_length: 64


Info: NV_NVDLA_mcif.cpp: 3132:axi_byte_enable_ptr: 0x0x1188fb0


Info: NV_NVDLA_mcif.cpp: 3133:axi_byte_enable_length: 64


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x0


Info: NV_NVDLA_mcif.cpp: 3191:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_wt_rd_atom_enable_fifo_, cdma_wt payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3278:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81920, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3280:    0x50


Info: NV_NVDLA_mcif.cpp: 3280:    0x98


Info: NV_NVDLA_mcif.cpp: 3280:    0x3c


Info: NV_NVDLA_mcif.cpp: 3280:    0x1f


Info: NV_NVDLA_mcif.cpp: 3280:    0xe4


Info: NV_NVDLA_mcif.cpp: 3280:    0x8e


Info: NV_NVDLA_mcif.cpp: 3280:    0x68


Info: NV_NVDLA_mcif.cpp: 3280:    0x9a


Info: NV_NVDLA_mcif.cpp: 3280:    0x1b


Info: NV_NVDLA_mcif.cpp: 3280:    0x9b


Info: NV_NVDLA_mcif.cpp: 3280:    0x59


Info: NV_NVDLA_mcif.cpp: 3280:    0x9a


Info: NV_NVDLA_mcif.cpp: 3280:    0xea


Info: NV_NVDLA_mcif.cpp: 3280:    0xc


Info: NV_NVDLA_mcif.cpp: 3280:    0x3


Info: NV_NVDLA_mcif.cpp: 3280:    0x88


Info: NV_NVDLA_mcif.cpp: 3280:    0xf4


Info: NV_NVDLA_mcif.cpp: 3280:    0xb


Info: NV_NVDLA_mcif.cpp: 3280:    0xe6


Info: NV_NVDLA_mcif.cpp: 3280:    0x18


Info: NV_NVDLA_mcif.cpp: 3280:    0x4c


Info: NV_NVDLA_mcif.cpp: 3280:    0x98


Info: NV_NVDLA_mcif.cpp: 3280:    0x63


Info: NV_NVDLA_mcif.cpp: 3280:    0x8


Info: NV_NVDLA_mcif.cpp: 3280:    0xbd


Info: NV_NVDLA_mcif.cpp: 3280:    0x13


Info: NV_NVDLA_mcif.cpp: 3280:    0xd2


Info: NV_NVDLA_mcif.cpp: 3280:    0x9a


Info: NV_NVDLA_mcif.cpp: 3280:    0x12


Info: NV_NVDLA_mcif.cpp: 3280:    0x90


Info: NV_NVDLA_mcif.cpp: 3280:    0x8a


Info: NV_NVDLA_mcif.cpp: 3280:    0x94


Info: NV_NVDLA_mcif.cpp: 3283:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, cdma_wt payload atom mask is 0x1, write an atom to mcif2cdma_wt_rd_rsp_fifo_, num_free:81919.


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x20


Info: NV_NVDLA_mcif.cpp: 3191:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_wt_rd_atom_enable_fifo_, cdma_wt payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3278:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81919, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3280:    0xd


Info: NV_NVDLA_mcif.cpp: 3280:    0x98


Info: NV_NVDLA_mcif.cpp: 3280:    0x3d


Info: NV_NVDLA_mcif.cpp: 3280:    0x98


Info: NV_NVDLA_mcif.cpp: 3280:    0x31


Info: NV_NVDLA_mcif.cpp: 3280:    0x96


Info: NV_NVDLA_mcif.cpp: 3280:    0xce


Info: NV_NVDLA_mcif.cpp: 3280:    0x9


Info: NV_NVDLA_mcif.cpp: 3280:    0xe8


Info: NV_NVDLA_mcif.cpp: 3280:    0x1b


Info: NV_NVDLA_mcif.cpp: 3280:    0x77


Info: NV_NVDLA_mcif.cpp: 3280:    0xe


Info: NV_NVDLA_mcif.cpp: 3280:    0x4b


Info: NV_NVDLA_mcif.cpp: 3280:    0x99


Info: NV_NVDLA_mcif.cpp: 3280:    0xf2


Info: NV_NVDLA_mcif.cpp: 3280:    0x16


Info: NV_NVDLA_mcif.cpp: 3280:    0x82


Info: NV_NVDLA_mcif.cpp: 3280:    0x9d


Info: NV_NVDLA_mcif.cpp: 3280:    0x4c


Info: NV_NVDLA_mcif.cpp: 3280:    0x99


Info: NV_NVDLA_mcif.cpp: 3280:    0x90


Info: NV_NVDLA_mcif.cpp: 3280:    0xa1


Info: NV_NVDLA_mcif.cpp: 3280:    0xdb


Info: NV_NVDLA_mcif.cpp: 3280:    0x96


Info: NV_NVDLA_mcif.cpp: 3280:    0x58


Info: NV_NVDLA_mcif.cpp: 3280:    0x91


Info: NV_NVDLA_mcif.cpp: 3280:    0xdc


Info: NV_NVDLA_mcif.cpp: 3280:    0x8d


Info: NV_NVDLA_mcif.cpp: 3280:    0xc8


Info: NV_NVDLA_mcif.cpp: 3280:    0x12


Info: NV_NVDLA_mcif.cpp: 3280:    0x37


Info: NV_NVDLA_mcif.cpp: 3280:    0x94


Info: NV_NVDLA_mcif.cpp: 3283:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, cdma_wt payload atom mask is 0x1, write an atom to mcif2cdma_wt_rd_rsp_fifo_, num_free:81918.


Info: NV_NVDLA_mcif.cpp: 3688:NV_NVDLA_mcif::ReadRequestArbiter, send read request, cdma_dat_rd_req_payload_ from cdma_dat, end.


Info: NV_NVDLA_mcif.cpp: 3701:NV_NVDLA_mcif::ReadRequestArbiter, send read request, payload from cdma_wt, begin, atom:2, num_free:81918 credit_mcif2cdma_wt_rd_rsp_fifo_=81916.


Info: NV_NVDLA_mcif.cpp: 2080:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, read 1st atom of the 64B from mcif2cdma_wt_rd_rsp_fifo_


Info: NV_NVDLA_mcif.cpp: 2089:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, num_available:1


Info: NV_NVDLA_mcif.cpp: 2092:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, read 2nd atom of the 64B from mcif2cdma_wt_rd_rsp_fifo_


Info: NV_NVDLA_mcif.cpp: 2099:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, dma_rd_rsp_payload->pd.dma_read_data.mask is 0x3


Info: NV_NVDLA_mcif.cpp: 2100:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, dma_rd_rsp_payload->pd.dma_read_data.data are :


Info: NV_NVDLA_mcif.cpp: 2102:    0x9a688ee41f3c9850


Info: NV_NVDLA_mcif.cpp: 2102:    0x88030cea9a599b1b


Info: NV_NVDLA_mcif.cpp: 2102:    0x863984c18e60bf4


Info: NV_NVDLA_mcif.cpp: 2102:    0x948a90129ad213bd


Info: NV_NVDLA_mcif.cpp: 2102:    0x9ce9631983d980d


Info: NV_NVDLA_mcif.cpp: 2102:    0x16f2994b0e771be8


Info: NV_NVDLA_mcif.cpp: 2102:    0x96dba190994c9d82


Info: NV_NVDLA_mcif.cpp: 2102:    0x943712c88ddc9158


Info: NV_NVDLA_mcif.cpp: 2104:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, before NV_NVDLA_mcif_base::mcif2cdma_wt_rd_rsp_b_transport(dma_rd_rsp_payload, dma_delay_)


Info: NV_NVDLA_mcif.cpp: 2106:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, after NV_NVDLA_mcif_base::mcif2cdma_wt_rd_rsp_b_transport(dma_rd_rsp_payload, dma_delay_)


Info: NV_NVDLA_mcif.cpp: 2069:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, atom_num_left is 0x6


Info: NV_NVDLA_mcif.cpp: 2077:NV_NVDLA_mcif::ReadResp_mcif2cdma_wt, num_available:0


Info: NvdlaAxiAdaptor.cpp: 71:NvdlaAxiAdaptor::axi_rd_wr_thread, send read request start. address=0xc00180c0


Info: nvdla.dbb_adaptor: GP: iswrite=0 addr=0xc00180c0 len=64 data=0x 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3128:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport


Info: NV_NVDLA_mcif.cpp: 3129:axi_id: 0x8


Info: NV_NVDLA_mcif.cpp: 3130:axi_data_ptr: 0x0x1560ca0


Info: NV_NVDLA_mcif.cpp: 3131:axi_length: 64


Info: NV_NVDLA_mcif.cpp: 3132:axi_byte_enable_ptr: 0x0x1560c50


Info: NV_NVDLA_mcif.cpp: 3133:axi_byte_enable_length: 64


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x0


Info: NV_NVDLA_mcif.cpp: 3187:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_dat_rd_atom_enable_fifo_, cdma_dat payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3270:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81920, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3275:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, cdma_dat payload atom mask is 0x1, write an atom to mcif2cdma_dat_rd_rsp_fifo_, num_free:81919.


Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x20


Info: NV_NVDLA_mcif.cpp: 3187:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_dat_rd_atom_enable_fifo_, cdma_dat payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3270:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81919, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3272:    0x0


Info: NV_NVDLA_mcif.cpp: 3275:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, cdma_dat payload atom mask is 0x1, write an atom to mcif2cdma_dat_rd_rsp_fifo_, num_free:81918.


Info: NV_NVDLA_mcif.cpp: 3703:NV_NVDLA_mcif::ReadRequestArbiter, send read request, cdma_wt_rd_req_payload_ from cdma_wt, end.


Info: NV_NVDLA_mcif.cpp: 3686:NV_NVDLA_mcif::ReadRequestArbiter, send read request, payload from cdma_dat, begin, atom:2, num_free:81918 credit_mcif2cdma_dat_rd_rsp_fifo_=81916.


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_mcif.cpp: 1919:    0x0


Info: NV_NVDLA_csb_master.cpp: 54:NV_NVDLA_csb_master::nvdla2csb_b_transport, base_addr: 0x0


Info: NV_NVDLA_csb_master.cpp: 58:NV_NVDLA_csb_master::nvdla2csb_b_transport, csb req to GLB_BASE, 


Info: NV_NVDLA_csb_master.cpp: 59:Addr: 0x4


Info: NV_NVDLA_csb_master.cpp: 60:Data: 0x0


Info: NV_NVDLA_csb_master.cpp: 61:Is write: 0x1


Info: NV_NVDLA_csb_master.cpp: 62:nposted: 0x0


Info: nvdla.csb_adaptor: GP: iswrite=1 addr=0x4 len=4 data=0x 00000000 resp=TLM_OK_RESPONSE

Info: NvdlaAxiAdaptor.cpp: 71:NvdlaAxiAdaptor::axi_rd_wr_thread, send read request start. address=0xc0100040


Info: nvdla.dbb_adaptor: GP: iswrite=0 addr=0xc0100040 len=64 data=0x 94931399 1cd01b69 151e1ad6 97a616a8 979714ad 18bf9749 1b059456 1beb152c 8d9ea159 929214d2 97839828 833e8388 1c6f12a3 8a819923 98db1c4d 959e167d resp=TLM_OK_RESPONSE

Info: NV_NVDLA_mcif.cpp: 3128:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport


Info: NV_NVDLA_mcif.cpp: 3129:axi_id: 0x9


Info: NV_NVDLA_mcif.cpp: 3130:axi_data_ptr: 0x0x114fb00


Info: NV_NVDLA_mcif.cpp: 3131:axi_length: 64


Info: NV_NVDLA_mcif.cpp: 3132:axi_byte_enable_ptr: 0x0x1158630


Info: NV_NVDLA_mcif.cpp: 3133:axi_byte_enable_length: 64

[   10
Info: NV_NVDLA_mcif.cpp: 3150:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, dma_sent_size: 0x0


Info: NV_NVDLA_mcif.cpp: 3191:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, read cdma_wt_rd_atom_enable_fifo_, cdma_wt payload atom mask is 0x1


Info: NV_NVDLA_mcif.cpp: 3278:NV_NVDLA_mcif::ext2mcif_rd_rsp_b_transport, num_free:81920, axi_atom_ptr value:


Info: NV_NVDLA_mcif.cpp: 3280:    0x99


Info: NV_NVDLA_mcif.cpp: 3280:    0x13


Info: NV_NVDLA_mcif.cpp: 3280:    0x93


Info: NV_NVDLA_mcif.cpp: 3280:    0x94


Info: NV_NVDLA_mcif.cpp: 3280:    0x69


Info: NV_NVDLA_mcif.cpp: 3280:    0x1b


Info: NV_NVDLA_mcif.cpp: 3280:    0xd0


Info: NV_NVDLA_mcif.cpp: 3280:    0x1c


Info: NV_NVDLA_mcif.cpp: 3280:    0xd6


Info: NV_NVDLA_mcif.cpp: 3280:    0x1a


Info: NV_NVDLA_mcif.cpp: 3280:    0x1e


Info: NV_NVDLA_mcif.cpp: 3280:    0x15


Info: NV_NVDLA_mcif.cpp: 3280:    0xa8


Info: NV_NVDLA_mcif.cpp: 3280:    0x16


Info: NV_NVDLA_mcif.cpp: 3280:    0xa6

.745464] 
[   10.745464] entered processor_sdp_program():
[   10.746297] sdp skip getting src_addr
[   10.746297] 
[   10.746567] sdp getting dst_addr:
[   10.746761] entered dla_get_dma_cube_address(index = 2, offset = 0x8000):
[   10.747063] entered dla_get_dma_address(index = 2):
[   10.747297] in branch dla_get_dma_address(DESTINATION_DMA):
[   10.747554] entered dla_read_dma_address(index = 2):
[   10.747798] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   10.748111] *phys_addr = 0xc0080000 + 0x0
[   10.748328] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   10.748655] back to dla_get_dma_cube_address: dst_ptr += 0x8000
[   10.748929] sdp dst_addr = 0xc0088000
[   10.748929] 
[   10.749200] sdp getting x1_addr:
[   10.749377] entered dla_get_dma_cube_address(index = 1, offset = 0x4000):
[   10.749688] entered dla_get_dma_address(index = 1):
[   10.754377] in branch dla_get_dma_address(DESTINATION_DMA):
[   10.754699] entered dla_read_dma_address(index = 1):
[   10.756982] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   10.757301] *phys_addr = 0xc0100000 + 0x0
[   10.757605] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   10.759780] back to dla_get_dma_cube_address: dst_ptr += 0x4000
[   10.760110] sdp x1_addr = 0xc0104000
[   10.760110] 
[   10.760363] sdp skip getting x2_addr
[   10.760363] 
[   10.760624] sdp skip getting y_addr
[   10.760624] 
[   10.771327] no desc get due to index==-1
[   10.771708] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   10.772297] no desc get due to index==-1
[   10.772543] no desc get due to index==-1
[   10.772739] no desc get due to index==-1
[   10.772940] Enter: dla_op_programmed
[   10.773139] Update dependency operation index 5 ROI 0 DEP_COUNT=2
[   10.773423] Exit: dla_op_programmed
[   10.773620] Exit: dla_program_operation status=0
[   10.776192] Enter: dla_enable_operation
[   10.776553] Enable SDP operation index 3 ROI 0
[   10.777835] Enter: dla_op_enabled
[   10.779657] Update dependency operation index 2 ROI 0 DEP_COUNT=2
[   10.779936] Exit: dla_op_enabled
[   10.780110] Exit: dla_enable_operation status=0
[   10.780333] Exit: dla_submit_operation
[   10.780531] Exit: dla_dequeue_operation
[   10.780768] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   10.781221] Enter: dla_submit_operation
[   10.781432] Prepare PDP operation index 38 ROI 0 dep_count 1
[   10.781705] Enter: dla_prepare_operation
[   10.784887] processor:PDP group:0, rdma_group:0 available
[   10.785194] Enter: dla_read_config
[   10.785427] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   10.787568] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   10.788220] *********************************************************
[   10.788523] NVDLA FW ROI[0]: dla_pdp_surface_desc
[   10.788766] ---------------------------------------------------------
[   10.789062] src_data            = [ dla_data_cube =>
[   10.789315]     type          = 0
[   10.789500]     address       = 2
[   10.789688]     offset        = 5c000
[   10.792231]     width         = 8
[   10.792468]     height        = 8
[   10.792648]     channel       = 40
[   10.792836]     size          = 8192
[   10.793022]     line_stride   = 256
[   10.793208]     surf_stride   = 2048
[   10.793400]     plane_stride  = 0
[   10.793588] ]
[   10.793629] dst_data            = [ dla_data_cube =>
[   10.796336]     type          = 0
[   10.796581]     address       = 2
[   10.796763]     offset        = 5e000
[   10.796954]     width         = 1
[   10.797135]     height        = 1
[   10.797319]     channel       = 40
[   10.797504]     size          = 128
[   10.797725]     line_stride   = 32
[   10.800271]     surf_stride   = 32
[   10.800511]     plane_stride  = 0
[   10.800688] ]
[   10.800798] *********************************************************
[   10.801211] NVDLA FW ROI[0]: dla_pdp_op_desc
[   10.801434] ---------------------------------------------------------
[   10.801756] precision               = 2
[   10.804063] padding_value           = [
[   10.804345]  0
[   10.804517]  0
[   10.804648]  0
[   10.804770]  0
[   10.804897]  0
[   10.805018]  0
[   10.805143]  0
[   10.805277] ]
[   10.805416] split_num               = 1
[   10.805642] partial_in_width_first  = 0
[   10.808554] partial_in_width_mid    = 0
[   10.808831] partial_in_width_last   = 0
[   10.809051] partial_width_first     = 0
[   10.809265] partial_width_mid       = 0
[   10.809484] partial_width_last      = 0
[   10.809716] pool_mode               = 0
[   10.811983] pool_width              = 7
[   10.812262] pool_height             = 7
[   10.812486] stride_x                = 1
[   10.812714] stride_y                = 1
[   10.812939] pad_left                = 0
[   10.813155] pad_right               = 0
[   10.813376] pad_top                 = 0
[   10.813601] pad_bottom              = 0
[   10.816067] Exit: dla_read_config
[   10.816364] Exit: dla_prepare_operation status=0
[   10.816610] Enter: dla_program_operation
[   10.816830] Program PDP operation index 38 ROI 0 Group[0]
[   10.817125] group id 0 rdma id 0
[   10.820665] entered dla_read_input_address():
[   10.820965] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 376832)
[   10.821335] entered dla_get_dma_cube_address(index = 2, offset = 0x5c000):
[   10.821641] entered dla_get_dma_address(index = 2):
[   10.823598] in branch dla_get_dma_address(DESTINATION_DMA):
[   10.823926] entered dla_read_dma_address(index = 2):
[   10.824249] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   10.824573] *phys_addr = 0xc0080000 + 0x0
[   10.824823] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   10.825150] back to dla_get_dma_cube_address: dst_ptr += 0x5c000
[   10.825503] entered dla_get_dma_cube_address(index = 2, offset = 0x5e000):
[   10.828034] entered dla_get_dma_address(index = 2):
[   10.828322] in branch dla_get_dma_address(DESTINATION_DMA):
[   10.828623] entered dla_read_dma_address(index = 2):
[   10.828884] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   10.829223] *phys_addr = 0xc0080000 + 0x0
[   10.829442] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   10.831737] back to dla_get_dma_cube_address: dst_ptr += 0x5e000
[   14.565302] no desc get due to index==-1
[   14.565659] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   14.570563] no desc get due to index==-1
[   14.570833] no desc get due to index==-1
[   14.571041] no desc get due to index==-1
[   14.571256] no desc get due to index==-1
[   14.571463] no desc get due to index==-1
[   14.571671] Enter: dla_op_programmed
[   14.571875] Exit: dla_op_programmed
[   14.572075] Exit: dla_program_operation status=0
[   14.572312] Exit: dla_submit_operation
[   14.572524] Enter: dla_dequeue_operation
[   14.572766] exit PDP as there's no further operation
[   14.573032] Exit: dla_dequeue_operation
[   14.573271] Exit: dla_initiate_processors status=0
[   14.573711] Enter:dla_handle_events, processor:BDMA
[   14.574181] Exit:dla_handle_events, ret:0
[   14.574473] Enter:dla_handle_events, processor:Convolution
[   14.574770] Handle cdma weight done event, processor Convolution group 0
[   14.575166] Handle cdma data done event, processor Convolution group 0
[   14.575552] Handle op complete event, processor Convolution group 0
[   14.575942] Enter:dla_op_completion processor Convolution group0
[   14.576270] Completed Convolution operation index 0 ROI 0
[   14.576785] 1 HWLs done, totally 41 layers
[   14.577278] Enter: dla_dequeue_operation
[   14.577634] Dequeue op from Convolution processor, index=4 ROI=0
[   14.578066] Enter: dla_submit_operation
[   14.578395] Prepare Convolution operation index 4 ROI 0 dep_count 2
[   14.578846] Enter: dla_prepare_operation
[   14.579294] processor:Convolution group:0, rdma_group:0 available
[   14.579671] Enter: dla_read_config
[   14.579921] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   14.580421] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   14.580979] *********************************************************
[   14.581290] NVDLA FW ROI[0]: dla_conv_surface_desc
[   14.581528] ---------------------------------------------------------
[   14.581828] weight_data         = [ dla_data_cube =>
[   14.582078]     type          = 0
[   14.582269]     address       = 1
[   14.582458]     offset        = 6000
[   14.582653]     width         = 3
[   14.582844]     height        = 3
[   14.583032]     channel       = 10
[   14.583225]     size          = 4608
[   14.583437]     line_stride   = 0
[   14.583625]     surf_stride   = 0
[   14.583807]     plane_stride  = 0
[   14.583993] ]
[   14.584014] wmb_data            = [ dla_data_cube =>
[   14.584365]     type          = 0
[   14.584559]     address       = 0
[   14.584746]     offset        = 0
[   14.584939]     width         = 0
[   14.585123]     height        = 0
[   14.585306]     channel       = 0
[   14.585495]     size          = 0
[   14.585698]     line_stride   = 0
[   14.585889]     surf_stride   = 0
[   14.586068]     plane_stride  = 0
[   14.586241] ]
[   14.586258] wgs_data            = [ dla_data_cube =>
[   14.586593]     type          = 0
[   14.586782]     address       = 0
[   14.586975]     offset        = 0
[   14.587156]     width         = 0
[   14.587339]     height        = 0
[   14.587525]     channel       = 0
[   14.587709]     size          = 0
[   14.587895]     line_stride   = 0
[   14.588080]     surf_stride   = 0
[   14.588267]     plane_stride  = 0
[   14.588454] ]
[   14.588470] src_data            = [ dla_data_cube =>
[   14.588809]     type          = 0
[   14.589001]     address       = 2
[   14.589182]     offset        = 8000
[   14.589375]     width         = 20
[   14.589576]     height        = 20
[   14.589763]     channel       = 10
[   14.589947]     size          = 32768
[   14.590150]     line_stride   = 1024
[   14.590342]     surf_stride   = 32768
[   14.590539]     plane_stride  = 0
[   14.590720] ]
[   14.590737] dst_data            = [ dla_data_cube =>
[   14.591105]     type          = 2
[   14.591295]     address       = -1
[   14.591504]     offset        = 0
[   14.591689]     width         = 20
[   14.591910]     height        = 20
[   14.592112]     channel       = 10
[   14.592442]     size          = 32768
[   14.592749]     line_stride   = 1024
[   14.593043]     surf_stride   = 32768
[   14.593342]     plane_stride  = 0
[   14.593613] ]
[   14.593655] offset_u            = 0
[   14.593987] in_line_uv_stride   = 0
[   14.593987] 
[   14.594254] *********************************************************
[   14.594548] NVDLA FW ROI[0]: dla_conv_op_desc
[   14.594767] ---------------------------------------------------------
[   14.595056] conv_mode          = 0
[   14.595244] data_reuse         = 0
[   14.595429] weight_reuse       = 0
[   14.595615] skip_data_rls      = 0
[   14.595804] skip_weight_rls    = 0
[   14.595997] entry_per_slice    = 8
[   14.596185] data_format        = 36
[   14.596375] pixel_mapping      = 0
[   14.596559] fetch_grain        = 1
[   14.596743] batch              = 1
[   14.596928] weight_format      = 0
[   14.597109] data_bank          = 1
[   14.597297] weight_bank        = 1
[   14.597479] batch_stride       = 0
[   14.597680] post_extension     = 0
[   14.597891] pixel_override     = 1
[   14.598080] release            = 32
[   14.598276] input_width_csc    = 32
[   14.598466] input_height_csc   = 32
[   14.598655] input_channel_csc  = 16
[   14.598852] kernel_width_csc   = 3
[   14.599041] kernel_height_csc  = 3
[   14.599229] kernel_channel_csc = 16
[   14.599421] input_width_cmac   = 32
[   14.599613] input_height_cmac  = 32
[   14.599800] bytes_per_kernel   = 288
[   14.599996] mean_ry            = 0
[   14.600181] mean_gu            = 0
[   14.600367] mean_bv            = 0
[   14.600557] mean_ax            = 0
[   14.600743] mean_format        = 0
[   14.600928] conv_stride_x      = 1
[   14.601116] conv_stride_y      = 1
[   14.601307] pad_x_left         = 1
[   14.601500] pad_x_right        = 1
[   14.601693] pad_y_top          = 1
[   14.601877] pad_y_bottom       = 1
[   14.602061] dilation_x         = 1
[   14.602247] dilation_y         = 1
[   14.602434] pra_truncate       = 0
[   14.602622] in_precision       = 2
[   14.602813] out_precision      = 2
[   14.603001] pad_val            = 0
[   14.603180] in_cvt             =
[   14.603368] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   14.603652] out_cvt            =
[   14.603842] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   14.604127] 
[   14.604245] Exit: dla_read_config
[   14.604429] Exit: dla_prepare_operation status=0
[   14.604656] Enter: dla_program_operation
[   14.604873] Program Convolution operation index 4 ROI 0 Group[0]
[   14.605480] 
[   14.605480] entered processor_conv_program():
[   14.605793] conv getting weight_address:
[   14.606009] entered dla_get_dma_cube_address(index = 1, offset = 0x6000):
[   14.606316] entered dla_get_dma_address(index = 1):
[   14.606552] in branch dla_get_dma_address(DESTINATION_DMA):
[   14.606814] entered dla_read_dma_address(index = 1):
[   14.607061] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   14.607375] *phys_addr = 0xc0100000 + 0x0
[   14.607621] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   14.607947] back to dla_get_dma_cube_address: dst_ptr += 0x6000
[   14.608221] conv weight_addr = 0xc0106000
[   14.608221] 
[   14.608507] conv getting input_address:
[   14.608715] entered dla_read_input_address():
[   14.608942] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 32768)
[   14.609314] entered dla_get_dma_cube_address(index = 2, offset = 0x8000):
[   14.609623] entered dla_get_dma_address(index = 2):
[   14.609861] in branch dla_get_dma_address(DESTINATION_DMA):
[   14.610120] entered dla_read_dma_address(index = 2):
[   14.610360] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   14.610651] *phys_addr = 0xc0080000 + 0x0
[   14.610866] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   14.611186] back to dla_get_dma_cube_address: dst_ptr += 0x8000
[   14.611475] conv input_addr = 0xc0088000
[   14.611475] 
[   14.615435] no desc get due to index==-1
[   14.615695] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   14.616154] no desc get due to index==-1
[   14.616357] no desc get due to index==-1
[   14.616565] no desc get due to index==-1
[   14.616767] no desc get due to index==-1
[   14.616974] Enter: dla_op_programmed
[   14.617174] Update dependency operation index 6 ROI 0 DEP_COUNT=3
[   14.617456] Update dependency operation index 5 ROI 0 DEP_COUNT=1
[   14.617750] enable SDP in dla_update_dependency as depdency are resolved
[   14.618060] Enter: dla_enable_operation
[   14.618262] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   14.618661] Exit: dla_enable_operation status=0
[   14.618893] Exit: dla_op_programmed
[   14.619082] Exit: dla_program_operation status=0
[   14.619315] Exit: dla_submit_operation
[   14.619522] Exit: dla_dequeue_operation
[   14.619785] Exit:dla_op_completion processor Convolution group0 status=0
[   14.620162] Exit:dla_handle_events, ret:0
[   14.620376] Enter:dla_handle_events, processor:SDP
[   14.620620] Handle op complete event, processor SDP group 0
[   14.620890] Enter:dla_op_completion processor SDP group0
[   14.621148] Completed SDP operation index 1 ROI 0
[   14.621458] Update dependency operation index 2 ROI 0 DEP_COUNT=1
[   14.621762] enable Convolution in dla_update_dependency as depdency are resolved
[   14.622130] Enter: dla_enable_operation
[   14.622369] Enable Convolution operation index 2 ROI 0
[   14.623181] Enter: dla_op_enabled
[   14.623376] Exit: dla_op_enabled
[   14.623563] Exit: dla_enable_operation status=0
[   14.623794] 2 HWLs done, totally 41 layers
[   14.624082] Enter: dla_free_op_desc op desc index 0 ROI 0
[   14.624672] Exit: dla_free_op_desc
[   14.624904] Enter: dla_dequeue_operation
[   14.625118] Dequeue op from SDP processor, index=5 ROI=0
[   14.625370] Enter: dla_submit_operation
[   14.625592] Prepare SDP operation index 5 ROI 0 dep_count 0
[   14.625856] Enter: dla_prepare_operation
[   14.629245] processor:SDP group:0, rdma_group:0 available
[   14.629583] Enter: dla_read_config
[   14.629843] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   14.630438] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   14.630979] *********************************************************
[   14.631270] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   14.631499] ---------------------------------------------------------
[   14.631786] src_data            = [ dla_data_cube =>
[   14.632031]     type          = 2
[   14.632214]     address       = -1
[   14.632400]     offset        = 0
[   14.632585]     width         = 20
[   14.632771]     height        = 20
[   14.632958]     channel       = 10
[   14.633148]     size          = 32768
[   14.633345]     line_stride   = 1024
[   14.633537]     surf_stride   = 32768
[   14.633745]     plane_stride  = 0
[   14.633922] ]
[   14.633939] x1_data             = [ dla_data_cube =>
[   14.634268]     type          = 0
[   14.634454]     address       = 1
[   14.634753]     offset        = 5000
[   14.635055]     width         = 1
[   14.635352]     height        = 1
[   14.635651]     channel       = 10
[   14.635954]     size          = 32
[   14.636259]     line_stride   = 32
[   14.636568]     surf_stride   = 32
[   14.636873]     plane_stride  = 0
[   14.637160] ]
[   14.637187] x2_data             = [ dla_data_cube =>
[   14.637731]     type          = 0
[   14.638028]     address       = 2
[   14.638327]     offset        = 0
[   14.638620]     width         = 20
[   14.638917]     height        = 20
[   14.639218]     channel       = 10
[   14.639517]     size          = 32768
[   14.639831]     line_stride   = 1024
[   14.640133]     surf_stride   = 32768
[   14.640452]     plane_stride  = 0
[   14.640742] ]
[   14.640791] y_data              = [ dla_data_cube =>
[   14.641352]     type          = 0
[   14.641670]     address       = 0
[   14.641972]     offset        = 0
[   14.642276]     width         = 0
[   14.642580]     height        = 0
[   14.642771]     channel       = 0
[   14.642949]     size          = 0
[   14.643131]     line_stride   = 0
[   14.643320]     surf_stride   = 0
[   14.643502]     plane_stride  = 0
[   14.643682] ]
[   14.643699] dst_data            = [ dla_data_cube =>
[   14.644038]     type          = 0
[   14.644229]     address       = 2
[   14.644410]     offset        = 10000
[   14.644607]     width         = 20
[   14.644792]     height        = 20
[   14.644982]     channel       = 10
[   14.645168]     size          = 32768
[   14.645363]     line_stride   = 1024
[   14.645563]     surf_stride   = 32768
[   14.645762]     plane_stride  = 0
[   14.645940] ]
[   14.645959] *********************************************************
[   14.646347] NVDLA FW ROI[0]: dla_sdp_op_desc
[   14.646553] ---------------------------------------------------------
[   14.646845] src_precision    = 2
[   14.647030] dst_precision    = 2
[   14.647211] lut_index        = -1
[   14.647387] out_cvt          =
[   14.647604] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   14.647902] conv_mode        = 0
[   14.648085] batch_num        = 1
[   14.648271] batch_stride     = 0
[   14.648453] x1_op            = [ dla_sdp_op =>
[   14.648687]     enable         = 1
[   14.648912]     alu_type       = 2
[   14.649129]     type           = 2
[   14.649466]     mode           = 1
[   14.649739]     act            = 0
[   14.649993]     shift_value    = 0
[   14.650195]     truncate       = 0
[   14.650385]     precision      = 2
[   14.650576]     alu_operand    = 0
[   14.650762]     mul_operand    = 1
[   14.650945] cvt.alu_cvt          =
[   14.651141] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   14.651415] cvt.mul_cvt          =
[   14.651610] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   14.651879] ]
[   14.652000] x2_op            = [ dla_sdp_op =>
[   14.652230]     enable         = 1
[   14.652436]     alu_type       = 2
[   14.652692]     type           = 2
[   14.652887]     mode           = 2
[   14.653072]     act            = 1
[   14.653256]     shift_value    = 0
[   14.653439]     truncate       = 0
[   14.653633]     precision      = 2
[   14.653824]     alu_operand    = 0
[   14.654006]     mul_operand    = 1
[   14.654185] cvt.alu_cvt          =
[   14.654366] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   14.654638] cvt.mul_cvt          =
[   14.654822] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   14.655095] ]
[   14.655215] y_op             = [ dla_sdp_op =>
[   14.655439]     enable         = 0
[   14.655624]     alu_type       = 0
[   14.655809]     type           = 0
[   14.655997]     mode           = 0
[   14.656182]     act            = 0
[   14.656367]     shift_value    = 0
[   14.656557]     truncate       = 0
[   14.656742]     precision      = 0
[   14.656931]     alu_operand    = 0
[   14.657115]     mul_operand    = 0
[   14.657294] cvt.alu_cvt          =
[   14.657477] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   14.657758] cvt.mul_cvt          =
[   14.657943] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   14.658212] ]
[   14.658344] Exit: dla_read_config
[   14.658535] Exit: dla_prepare_operation status=0
[   14.658766] Enter: dla_program_operation
[   14.658979] Program SDP operation index 5 ROI 0 Group[0]
[   14.661386] 
[   14.661386] entered processor_sdp_program():
[   14.661766] sdp skip getting src_addr
[   14.661766] 
[   14.662049] sdp getting dst_addr:
[   14.662246] entered dla_get_dma_cube_address(index = 2, offset = 0x10000):
[   14.662567] entered dla_get_dma_address(index = 2):
[   14.662800] in branch dla_get_dma_address(DESTINATION_DMA):
[   14.663059] entered dla_read_dma_address(index = 2):
[   14.663297] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   14.663630] *phys_addr = 0xc0080000 + 0x0
[   14.663841] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   14.664151] back to dla_get_dma_cube_address: dst_ptr += 0x10000
[   14.664419] sdp dst_addr = 0xc0090000
[   14.664419] 
[   14.664686] sdp getting x1_addr:
[   14.664866] entered dla_get_dma_cube_address(index = 1, offset = 0x5000):
[   14.665166] entered dla_get_dma_address(index = 1):
[   14.665395] in branch dla_get_dma_address(DESTINATION_DMA):
[   14.665652] entered dla_read_dma_address(index = 1):
[   14.665891] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   14.666177] *phys_addr = 0xc0100000 + 0x0
[   14.666385] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   14.666690] back to dla_get_dma_cube_address: dst_ptr += 0x5000
[   14.666959] sdp x1_addr = 0xc0105000
[   14.666959] 
[   14.667236] sdp getting x2_addr:
[   14.667452] entered dla_get_dma_cube_address(index = 2, offset = 0x0):
[   14.667739] entered dla_get_dma_address(index = 2):
[   14.667967] in branch dla_get_dma_address(DESTINATION_DMA):
[   14.668210] entered dla_read_dma_address(index = 2):
[   14.668443] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   14.668738] *phys_addr = 0xc0080000 + 0x0
[   14.668953] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   14.669268] back to dla_get_dma_cube_address: dst_ptr += 0x0
[   14.669553] sdp x1_addr = 0xc0080000
[   14.669553] 
[   14.669836] sdp skip getting y_addr
[   14.669836] 
[   14.684761] no desc get due to index==-1
[   14.685239] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   14.686158] no desc get due to index==-1
[   14.686566] no desc get due to index==-1
[   14.686969] no desc get due to index==-1
[   14.687371] Enter: dla_op_programmed
[   14.687757] Update dependency operation index 7 ROI 0 DEP_COUNT=2
[   14.688312] Exit: dla_op_programmed
[   14.688688] Exit: dla_program_operation status=0
[   14.689137] Enter: dla_enable_operation
[   14.689537] Enable SDP operation index 5 ROI 0
[   14.691506] Enter: dla_op_enabled
[   14.691892] Update dependency operation index 4 ROI 0 DEP_COUNT=2
[   14.692440] Exit: dla_op_enabled
[   14.692795] Exit: dla_enable_operation status=0
[   14.693233] Exit: dla_submit_operation
[   14.693634] Exit: dla_dequeue_operation
[   14.694117] Enter: dla_free_op_desc op desc index 1 ROI 0
[   14.694778] Exit: dla_free_op_desc
[   14.695054] Exit:dla_op_completion processor SDP group0 status=0
[   14.695332] Exit:dla_handle_events, ret:0
[   14.695531] Enter:dla_handle_events, processor:PDP
[   14.695759] Exit:dla_handle_events, ret:0
[   14.695959] Enter:dla_handle_events, processor:CDP
[   14.696189] Exit:dla_handle_events, ret:0
[   14.696388] Enter:dla_handle_events, processor:RUBIK
[   14.696623] Exit:dla_handle_events, ret:0
[   19.806577] Enter:dla_handle_events, processor:BDMA
[   19.807132] Exit:dla_handle_events, ret:0
[   19.807500] Enter:dla_handle_events, processor:Convolution
[   19.807935] Handle cdma weight done event, processor Convolution group 1
[   19.808430] Handle cdma data done event, processor Convolution group 1
[   19.808902] Handle op complete event, processor Convolution group 1
[   19.809356] Enter:dla_op_completion processor Convolution group1
[   19.809817] Completed Convolution operation index 2 ROI 0
[   19.810242] 3 HWLs done, totally 41 layers
[   19.810588] Enter: dla_dequeue_operation
[   19.810919] Dequeue op from Convolution processor, index=6 ROI=0
[   19.811363] Enter: dla_submit_operation
[   19.811693] Prepare Convolution operation index 6 ROI 0 dep_count 2
[   19.812149] Enter: dla_prepare_operation
[   19.812592] processor:Convolution group:1, rdma_group:0 available
[   19.813037] Enter: dla_read_config
[   19.813397] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   19.813951] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   19.814442] *********************************************************
[   19.814721] NVDLA FW ROI[0]: dla_conv_surface_desc
[   19.814935] ---------------------------------------------------------
[   19.815199] weight_data         = [ dla_data_cube =>
[   19.815434]     type          = 0
[   19.815611]     address       = 1
[   19.815793]     offset        = 8000
[   19.815982]     width         = 3
[   19.816165]     height        = 3
[   19.816345]     channel       = 10
[   19.816532]     size          = 4608
[   19.816722]     line_stride   = 0
[   19.816909]     surf_stride   = 0
[   19.817093]     plane_stride  = 0
[   19.817270] ]
[   19.817292] wmb_data            = [ dla_data_cube =>
[   19.817644]     type          = 0
[   19.817837]     address       = 0
[   19.818014]     offset        = 0
[   19.818198]     width         = 0
[   19.818377]     height        = 0
[   19.818552]     channel       = 0
[   19.818732]     size          = 0
[   19.818911]     line_stride   = 0
[   19.819090]     surf_stride   = 0
[   19.819272]     plane_stride  = 0
[   19.819447] ]
[   19.819466] wgs_data            = [ dla_data_cube =>
[   19.819794]     type          = 0
[   19.819971]     address       = 0
[   19.820154]     offset        = 0
[   19.820327]     width         = 0
[   19.820506]     height        = 0
[   19.820681]     channel       = 0
[   19.820858]     size          = 0
[   19.821032]     line_stride   = 0
[   19.821212]     surf_stride   = 0
[   19.821385]     plane_stride  = 0
[   19.821564] ]
[   19.821582] src_data            = [ dla_data_cube =>
[   19.821910]     type          = 0
[   19.822092]     address       = 2
[   19.822272]     offset        = 10000
[   19.822466]     width         = 20
[   19.822650]     height        = 20
[   19.822834]     channel       = 10
[   19.823019]     size          = 32768
[   19.823212]     line_stride   = 1024
[   19.823404]     surf_stride   = 32768
[   19.823597]     plane_stride  = 0
[   19.823772] ]
[   19.823789] dst_data            = [ dla_data_cube =>
[   19.824149]     type          = 2
[   19.824339]     address       = -1
[   19.824526]     offset        = 0
[   19.824706]     width         = 20
[   19.824886]     height        = 20
[   19.825066]     channel       = 10
[   19.825250]     size          = 32768
[   19.825439]     line_stride   = 1024
[   19.825635]     surf_stride   = 32768
[   19.825826]     plane_stride  = 0
[   19.826005] ]
[   19.826027] offset_u            = 0
[   19.826304] in_line_uv_stride   = 0
[   19.826304] 
[   19.826566] *********************************************************
[   19.826847] NVDLA FW ROI[0]: dla_conv_op_desc
[   19.827052] ---------------------------------------------------------
[   19.827324] conv_mode          = 0
[   19.827504] data_reuse         = 0
[   19.827685] weight_reuse       = 0
[   19.827866] skip_data_rls      = 0
[   19.828046] skip_weight_rls    = 0
[   19.828228] entry_per_slice    = 8
[   19.828412] data_format        = 36
[   19.828600] pixel_mapping      = 0
[   19.828783] fetch_grain        = 1
[   19.828965] batch              = 1
[   19.829146] weight_format      = 0
[   19.829328] data_bank          = 1
[   19.829511] weight_bank        = 1
[   19.829702] batch_stride       = 0
[   19.829884] post_extension     = 0
[   19.830072] pixel_override     = 1
[   19.830257] release            = 32
[   19.830442] input_width_csc    = 32
[   19.830626] input_height_csc   = 32
[   19.830811] input_channel_csc  = 16
[   19.830997] kernel_width_csc   = 3
[   19.831177] kernel_height_csc  = 3
[   19.831368] kernel_channel_csc = 16
[   19.831554] input_width_cmac   = 32
[   19.831740] input_height_cmac  = 32
[   19.831924] bytes_per_kernel   = 288
[   19.832110] mean_ry            = 0
[   19.832293] mean_gu            = 0
[   19.832476] mean_bv            = 0
[   19.832679] mean_ax            = 0
[   19.832864] mean_format        = 0
[   19.833046] conv_stride_x      = 1
[   19.833229] conv_stride_y      = 1
[   19.833409] pad_x_left         = 1
[   19.833598] pad_x_right        = 1
[   19.833782] pad_y_top          = 1
[   19.833966] pad_y_bottom       = 1
[   19.834151] dilation_x         = 1
[   19.834333] dilation_y         = 1
[   19.834520] pra_truncate       = 0
[   19.834703] in_precision       = 2
[   19.834886] out_precision      = 2
[   19.835068] pad_val            = 0
[   19.835245] in_cvt             =
[   19.835425] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   19.835689] out_cvt            =
[   19.835868] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   19.836134] 
[   19.836250] Exit: dla_read_config
[   19.836434] Exit: dla_prepare_operation status=0
[   19.836663] Enter: dla_program_operation
[   19.836877] Program Convolution operation index 6 ROI 0 Group[1]
[   19.837369] 
[   19.837369] entered processor_conv_program():
[   19.837666] conv getting weight_address:
[   19.837874] entered dla_get_dma_cube_address(index = 1, offset = 0x8000):
[   19.838178] entered dla_get_dma_address(index = 1):
[   19.838404] in branch dla_get_dma_address(DESTINATION_DMA):
[   19.838659] entered dla_read_dma_address(index = 1):
[   19.838902] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   19.839214] *phys_addr = 0xc0100000 + 0x0
[   19.839425] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   19.839738] back to dla_get_dma_cube_address: dst_ptr += 0x8000
[   19.840009] conv weight_addr = 0xc0108000
[   19.840009] 
[   19.840288] conv getting input_address:
[   19.840489] entered dla_read_input_address():
[   19.840728] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 65536)
[   19.841098] entered dla_get_dma_cube_address(index = 2, offset = 0x10000):
[   19.841400] entered dla_get_dma_address(index = 2):
[   19.841631] in branch dla_get_dma_address(DESTINATION_DMA):
[   19.841891] entered dla_read_dma_address(index = 2):
[   19.842131] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   19.842423] *phys_addr = 0xc0080000 + 0x0
[   19.842632] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   19.842937] back to dla_get_dma_cube_address: dst_ptr += 0x10000
[   19.843215] conv input_addr = 0xc0090000
[   19.843215] 
[   19.845813] no desc get due to index==-1
[   19.846041] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   19.846485] no desc get due to index==-1
[   19.846692] no desc get due to index==-1
[   19.846886] no desc get due to index==-1
[   19.847082] no desc get due to index==-1
[   19.847281] Enter: dla_op_programmed
[   19.847472] Update dependency operation index 8 ROI 0 DEP_COUNT=3
[   19.847751] Update dependency operation index 7 ROI 0 DEP_COUNT=1
[   19.848032] enable SDP in dla_update_dependency as depdency are resolved
[   19.848324] Enter: dla_enable_operation
[   19.848517] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   19.848900] Exit: dla_enable_operation status=0
[   19.849123] Exit: dla_op_programmed
[   19.849313] Exit: dla_program_operation status=0
[   19.849534] Exit: dla_submit_operation
[   19.849743] Exit: dla_dequeue_operation
[   19.849948] Exit:dla_op_completion processor Convolution group1 status=0
[   19.850249] Exit:dla_handle_events, ret:0
[   19.850450] Enter:dla_handle_events, processor:SDP
[   19.850679] Handle op complete event, processor SDP group 1
[   19.850942] Enter:dla_op_completion processor SDP group1
[   19.851192] Completed SDP operation index 3 ROI 0
[   19.851427] Update dependency operation index 4 ROI 0 DEP_COUNT=1
[   19.851696] enable Convolution in dla_update_dependency as depdency are resolved
[   19.852034] Enter: dla_enable_operation
[   19.852235] Enable Convolution operation index 4 ROI 0
[   19.852886] Enter: dla_op_enabled
[   19.853073] Exit: dla_op_enabled
[   19.853255] Exit: dla_enable_operation status=0
[   19.853480] 4 HWLs done, totally 41 layers
[   19.853702] Enter: dla_free_op_desc op desc index 2 ROI 0
[   19.853995] Exit: dla_free_op_desc
[   19.854186] Enter: dla_dequeue_operation
[   19.854388] Dequeue op from SDP processor, index=7 ROI=0
[   19.854633] Enter: dla_submit_operation
[   19.854837] Prepare SDP operation index 7 ROI 0 dep_count 0
[   19.855096] Enter: dla_prepare_operation
[   19.858080] processor:SDP group:1, rdma_group:1 available
[   19.858404] Enter: dla_read_config
[   19.858717] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   19.859457] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   19.860274] *********************************************************
[   19.860741] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   19.861096] ---------------------------------------------------------
[   19.861560] src_data            = [ dla_data_cube =>
[   19.861954]     type          = 2
[   19.862253]     address       = -1
[   19.862549]     offset        = 0
[   19.862841]     width         = 20
[   19.863142]     height        = 20
[   19.863463]     channel       = 10
[   19.863763]     size          = 32768
[   19.864076]     line_stride   = 1024
[   19.864383]     surf_stride   = 32768
[   19.864692]     plane_stride  = 0
[   19.864974] ]
[   19.865003] x1_data             = [ dla_data_cube =>
[   19.865525]     type          = 0
[   19.865821]     address       = 1
[   19.866111]     offset        = a000
[   19.866416]     width         = 1
[   19.866702]     height        = 1
[   19.866985]     channel       = 10
[   19.867276]     size          = 32
[   19.867575]     line_stride   = 32
[   19.867873]     surf_stride   = 32
[   19.868166]     plane_stride  = 0
[   19.868450] ]
[   19.868477] x2_data             = [ dla_data_cube =>
[   19.868998]     type          = 0
[   19.869289]     address       = 0
[   19.869588]     offset        = 0
[   19.869886]     width         = 0
[   19.870175]     height        = 0
[   19.870456]     channel       = 0
[   19.870683]     size          = 0
[   19.870862]     line_stride   = 0
[   19.871042]     surf_stride   = 0
[   19.871217]     plane_stride  = 0
[   19.871388] ]
[   19.871405] y_data              = [ dla_data_cube =>
[   19.871721]     type          = 0
[   19.871899]     address       = 0
[   19.872073]     offset        = 0
[   19.872247]     width         = 0
[   19.872422]     height        = 0
[   19.872602]     channel       = 0
[   19.872780]     size          = 0
[   19.872958]     line_stride   = 0
[   19.873135]     surf_stride   = 0
[   19.873312]     plane_stride  = 0
[   19.873483] ]
[   19.873500] dst_data            = [ dla_data_cube =>
[   19.873830]     type          = 0
[   19.874011]     address       = 2
[   19.874219]     offset        = 18000
[   19.874406]     width         = 20
[   19.874589]     height        = 20
[   19.874769]     channel       = 10
[   19.874952]     size          = 32768
[   19.875145]     line_stride   = 1024
[   19.875335]     surf_stride   = 32768
[   19.875528]     plane_stride  = 0
[   19.875697] ]
[   19.875716] *********************************************************
[   19.876089] NVDLA FW ROI[0]: dla_sdp_op_desc
[   19.876296] ---------------------------------------------------------
[   19.876571] src_precision    = 2
[   19.876748] dst_precision    = 2
[   19.876920] lut_index        = -1
[   19.877096] out_cvt          =
[   19.877256] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   19.877519] conv_mode        = 0
[   19.877704] batch_num        = 1
[   19.877883] batch_stride     = 0
[   19.878060] x1_op            = [ dla_sdp_op =>
[   19.878279]     enable         = 1
[   19.878460]     alu_type       = 2
[   19.878645]     type           = 2
[   19.878826]     mode           = 1
[   19.879011]     act            = 1
[   19.879192]     shift_value    = 0
[   19.879376]     truncate       = 0
[   19.879558]     precision      = 2
[   19.879743]     alu_operand    = 0
[   19.879925]     mul_operand    = 1
[   19.880105] cvt.alu_cvt          =
[   19.880295] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   19.880557] cvt.mul_cvt          =
[   19.880744] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   19.881006] ]
[   19.881127] x2_op            = [ dla_sdp_op =>
[   19.881345]     enable         = 0
[   19.881527]     alu_type       = 0
[   19.881718]     type           = 0
[   19.881894]     mode           = 0
[   19.882071]     act            = 0
[   19.882247]     shift_value    = 0
[   19.882424]     truncate       = 0
[   19.882604]     precision      = 0
[   19.882784]     alu_operand    = 0
[   19.882963]     mul_operand    = 0
[   19.883141] cvt.alu_cvt          =
[   19.883325] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   19.883585] cvt.mul_cvt          =
[   19.883762] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   19.884028] ]
[   19.884150] y_op             = [ dla_sdp_op =>
[   19.884370]     enable         = 0
[   19.884566]     alu_type       = 0
[   19.884750]     type           = 0
[   19.884933]     mode           = 0
[   19.885117]     act            = 0
[   19.885301]     shift_value    = 0
[   19.885482]     truncate       = 0
[   19.885667]     precision      = 0
[   19.885852]     alu_operand    = 0
[   19.886037]     mul_operand    = 0
[   19.886212] cvt.alu_cvt          =
[   19.886403] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   19.886667] cvt.mul_cvt          =
[   19.886862] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   19.887130] ]
[   19.887258] Exit: dla_read_config
[   19.887450] Exit: dla_prepare_operation status=0
[   19.887682] Enter: dla_program_operation
[   19.887890] Program SDP operation index 7 ROI 0 Group[1]
[   19.889176] 
[   19.889176] entered processor_sdp_program():
[   19.889491] sdp skip getting src_addr
[   19.889491] 
[   19.889832] sdp getting dst_addr:
[   19.890070] entered dla_get_dma_cube_address(index = 2, offset = 0x18000):
[   19.890447] entered dla_get_dma_address(index = 2):
[   19.890717] in branch dla_get_dma_address(DESTINATION_DMA):
[   19.890999] entered dla_read_dma_address(index = 2):
[   19.891242] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   19.891531] *phys_addr = 0xc0080000 + 0x0
[   19.891742] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   19.892060] back to dla_get_dma_cube_address: dst_ptr += 0x18000
[   19.892330] sdp dst_addr = 0xc0098000
[   19.892330] 
[   19.892601] sdp getting x1_addr:
[   19.892784] entered dla_get_dma_cube_address(index = 1, offset = 0xa000):
[   19.893075] entered dla_get_dma_address(index = 1):
[   19.893301] in branch dla_get_dma_address(DESTINATION_DMA):
[   19.893558] entered dla_read_dma_address(index = 1):
[   19.893818] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   19.894118] *phys_addr = 0xc0100000 + 0x0
[   19.894328] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   19.894642] back to dla_get_dma_cube_address: dst_ptr += 0xa000
[   19.894914] sdp x1_addr = 0xc010a000
[   19.894914] 
[   19.895172] sdp skip getting x2_addr
[   19.895172] 
[   19.895444] sdp skip getting y_addr
[   19.895444] 
[   19.905737] no desc get due to index==-1
[   19.906032] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   19.906582] no desc get due to index==-1
[   19.906825] no desc get due to index==-1
[   19.907063] no desc get due to index==-1
[   19.907301] Enter: dla_op_programmed
[   19.907565] Update dependency operation index 9 ROI 0 DEP_COUNT=2
[   19.907898] Exit: dla_op_programmed
[   19.908131] Exit: dla_program_operation status=0
[   19.908397] Enter: dla_enable_operation
[   19.908638] Enable SDP operation index 7 ROI 0
[   19.909963] Enter: dla_op_enabled
[   19.910195] Update dependency operation index 6 ROI 0 DEP_COUNT=2
[   19.910519] Exit: dla_op_enabled
[   19.910736] Exit: dla_enable_operation status=0
[   19.911046] Exit: dla_submit_operation
[   19.911312] Exit: dla_dequeue_operation
[   19.911590] Enter: dla_free_op_desc op desc index 3 ROI 0
[   19.911969] Exit: dla_free_op_desc
[   19.912241] Exit:dla_op_completion processor SDP group1 status=0
[   19.912621] Exit:dla_handle_events, ret:0
[   19.912895] Enter:dla_handle_events, processor:PDP
[   19.913220] Exit:dla_handle_events, ret:0
[   19.913497] Enter:dla_handle_events, processor:CDP
[   19.913815] Exit:dla_handle_events, ret:0
[   19.914095] Enter:dla_handle_events, processor:RUBIK
[   19.914416] Exit:dla_handle_events, ret:0
[   19.930095] Enter:dla_handle_events, processor:BDMA
[   19.930404] Exit:dla_handle_events, ret:0
[   19.930624] Enter:dla_handle_events, processor:Convolution
[   19.930905] Exit:dla_handle_events, ret:0
[   19.931129] Enter:dla_handle_events, processor:SDP
[   19.931401] Exit:dla_handle_events, ret:0
[   19.931629] Enter:dla_handle_events, processor:PDP
[   19.931893] Exit:dla_handle_events, ret:0
[   19.932126] Enter:dla_handle_events, processor:CDP
[   19.932380] Exit:dla_handle_events, ret:0
[   19.932599] Enter:dla_handle_events, processor:RUBIK
[   19.932871] Exit:dla_handle_events, ret:0
[   19.933099] Enter:dla_handle_events, processor:BDMA
[   19.933358] Exit:dla_handle_events, ret:0
[   19.933588] Enter:dla_handle_events, processor:Convolution
[   19.933883] Exit:dla_handle_events, ret:0
[   19.934112] Enter:dla_handle_events, processor:SDP
[   19.934374] Exit:dla_handle_events, ret:0
[   19.934606] Enter:dla_handle_events, processor:PDP
[   19.934881] Exit:dla_handle_events, ret:0
[   19.935108] Enter:dla_handle_events, processor:CDP
[   19.935362] Exit:dla_handle_events, ret:0
[   19.935609] Enter:dla_handle_events, processor:RUBIK
[   19.935845] Exit:dla_handle_events, ret:0
[   19.938040] Enter:dla_handle_events, processor:BDMA
[   19.938402] Exit:dla_handle_events, ret:0
[   19.938668] Enter:dla_handle_events, processor:Convolution
[   19.938984] Handle cdma weight done event, processor Convolution group 0
[   19.939378] Exit:dla_handle_events, ret:0
[   19.939605] Enter:dla_handle_events, processor:SDP
[   19.939883] Exit:dla_handle_events, ret:0
[   19.940116] Enter:dla_handle_events, processor:PDP
[   19.940386] Exit:dla_handle_events, ret:0
[   19.940640] Enter:dla_handle_events, processor:CDP
[   19.940940] Exit:dla_handle_events, ret:0
[   19.941182] Enter:dla_handle_events, processor:RUBIK
[   19.941484] Exit:dla_handle_events, ret:0
[   25.013622] Enter:dla_handle_events, processor:BDMA
[   25.014184] Exit:dla_handle_events, ret:0
[   25.014543] Enter:dla_handle_events, processor:Convolution
[   25.014945] Handle cdma data done event, processor Convolution group 0
[   25.015410] Handle op complete event, processor Convolution group 0
[   25.015808] Enter:dla_op_completion processor Convolution group0
[   25.016140] Completed Convolution operation index 4 ROI 0
[   25.016453] 5 HWLs done, totally 41 layers
[   25.016722] Enter: dla_dequeue_operation
[   25.016999] Dequeue op from Convolution processor, index=8 ROI=0
[   25.017402] Enter: dla_submit_operation
[   25.017697] Prepare Convolution operation index 8 ROI 0 dep_count 2
[   25.018073] Enter: dla_prepare_operation
[   25.018408] processor:Convolution group:0, rdma_group:0 available
[   25.018746] Enter: dla_read_config
[   25.019032] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   25.019611] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   25.020236] *********************************************************
[   25.020594] NVDLA FW ROI[0]: dla_conv_surface_desc
[   25.020866] ---------------------------------------------------------
[   25.021194] weight_data         = [ dla_data_cube =>
[   25.021484]     type          = 0
[   25.021722]     address       = 1
[   25.021940]     offset        = c000
[   25.022168]     width         = 3
[   25.022387]     height        = 3
[   25.022598]     channel       = 10
[   25.022777]     size          = 4608
[   25.022963]     line_stride   = 0
[   25.023146]     surf_stride   = 0
[   25.023326]     plane_stride  = 0
[   25.023502] ]
[   25.023523] wmb_data            = [ dla_data_cube =>
[   25.023856]     type          = 0
[   25.024032]     address       = 0
[   25.024209]     offset        = 0
[   25.024389]     width         = 0
[   25.024572]     height        = 0
[   25.024750]     channel       = 0
[   25.024928]     size          = 0
[   25.025111]     line_stride   = 0
[   25.025291]     surf_stride   = 0
[   25.025468]     plane_stride  = 0
[   25.025644] ]
[   25.025661] wgs_data            = [ dla_data_cube =>
[   25.025990]     type          = 0
[   25.026171]     address       = 0
[   25.026352]     offset        = 0
[   25.026536]     width         = 0
[   25.026715]     height        = 0
[   25.026897]     channel       = 0
[   25.027078]     size          = 0
[   25.027293]     line_stride   = 0
[   25.027486]     surf_stride   = 0
[   25.027713]     plane_stride  = 0
[   25.027909] ]
[   25.027926] src_data            = [ dla_data_cube =>
[   25.028264]     type          = 0
[   25.028478]     address       = 2
[   25.028674]     offset        = 18000
[   25.028890]     width         = 20
[   25.029089]     height        = 20
[   25.029287]     channel       = 10
[   25.029484]     size          = 32768
[   25.029723]     line_stride   = 1024
[   25.029939]     surf_stride   = 32768
[   25.030163]     plane_stride  = 0
[   25.030352] ]
[   25.030369] dst_data            = [ dla_data_cube =>
[   25.030749]     type          = 2
[   25.030954]     address       = -1
[   25.031143]     offset        = 0
[   25.031338]     width         = 20
[   25.031546]     height        = 20
[   25.031765]     channel       = 10
[   25.031976]     size          = 32768
[   25.032219]     line_stride   = 1024
[   25.032440]     surf_stride   = 32768
[   25.032655]     plane_stride  = 0
[   25.032844] ]
[   25.032866] offset_u            = 0
[   25.033183] in_line_uv_stride   = 0
[   25.033183] 
[   25.033466] *********************************************************
[   25.033752] NVDLA FW ROI[0]: dla_conv_op_desc
[   25.033984] ---------------------------------------------------------
[   25.034316] conv_mode          = 0
[   25.034498] data_reuse         = 0
[   25.034683] weight_reuse       = 0
[   25.034866] skip_data_rls      = 0
[   25.035049] skip_weight_rls    = 0
[   25.035230] entry_per_slice    = 8
[   25.035411] data_format        = 36
[   25.035595] pixel_mapping      = 0
[   25.035785] fetch_grain        = 1
[   25.036007] batch              = 1
[   25.036222] weight_format      = 0
[   25.036414] data_bank          = 1
[   25.036637] weight_bank        = 1
[   25.036837] batch_stride       = 0
[   25.037049] post_extension     = 0
[   25.037244] pixel_override     = 1
[   25.037471] release            = 32
[   25.037683] input_width_csc    = 32
[   25.037871] input_height_csc   = 32
[   25.038059] input_channel_csc  = 16
[   25.038241] kernel_width_csc   = 3
[   25.038450] kernel_height_csc  = 3
[   25.038637] kernel_channel_csc = 16
[   25.038848] input_width_cmac   = 32
[   25.039065] input_height_cmac  = 32
[   25.039254] bytes_per_kernel   = 288
[   25.039444] mean_ry            = 0
[   25.039626] mean_gu            = 0
[   25.039806] mean_bv            = 0
[   25.039992] mean_ax            = 0
[   25.040175] mean_format        = 0
[   25.040356] conv_stride_x      = 1
[   25.040535] conv_stride_y      = 1
[   25.040722] pad_x_left         = 1
[   25.040904] pad_x_right        = 1
[   25.041087] pad_y_top          = 1
[   25.041300] pad_y_bottom       = 1
[   25.041512] dilation_x         = 1
[   25.041736] dilation_y         = 1
[   25.041947] pra_truncate       = 0
[   25.042160] in_precision       = 2
[   25.042366] out_precision      = 2
[   25.042585] pad_val            = 0
[   25.042788] in_cvt             =
[   25.042965] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   25.043275] out_cvt            =
[   25.043471] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   25.043773] 
[   25.043887] Exit: dla_read_config
[   25.044097] Exit: dla_prepare_operation status=0
[   25.044368] Enter: dla_program_operation
[   25.044583] Program Convolution operation index 8 ROI 0 Group[0]
[   25.045114] 
[   25.045114] entered processor_conv_program():
[   25.045437] conv getting weight_address:
[   25.045655] entered dla_get_dma_cube_address(index = 1, offset = 0xc000):
[   25.045956] entered dla_get_dma_address(index = 1):
[   25.046190] in branch dla_get_dma_address(DESTINATION_DMA):
[   25.046443] entered dla_read_dma_address(index = 1):
[   25.046683] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   25.046991] *phys_addr = 0xc0100000 + 0x0
[   25.047200] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   25.047518] back to dla_get_dma_cube_address: dst_ptr += 0xc000
[   25.047786] conv weight_addr = 0xc010c000
[   25.047786] 
[   25.048068] conv getting input_address:
[   25.048267] entered dla_read_input_address():
[   25.048499] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 98304)
[   25.048859] entered dla_get_dma_cube_address(index = 2, offset = 0x18000):
[   25.049155] entered dla_get_dma_address(index = 2):
[   25.049383] in branch dla_get_dma_address(DESTINATION_DMA):
[   25.049642] entered dla_read_dma_address(index = 2):
[   25.049880] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   25.050172] *phys_addr = 0xc0080000 + 0x0
[   25.050380] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   25.050694] back to dla_get_dma_cube_address: dst_ptr += 0x18000
[   25.050966] conv input_addr = 0xc0098000
[   25.050966] 
[   25.053572] no desc get due to index==-1
[   25.053801] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   25.054241] no desc get due to index==-1
[   25.054444] no desc get due to index==-1
[   25.054643] no desc get due to index==-1
[   25.054842] no desc get due to index==-1
[   25.055040] Enter: dla_op_programmed
[   25.055238] Update dependency operation index 10 ROI 0 DEP_COUNT=3
[   25.055516] Update dependency operation index 9 ROI 0 DEP_COUNT=1
[   25.055793] enable SDP in dla_update_dependency as depdency are resolved
[   25.056087] Enter: dla_enable_operation
[   25.056289] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   25.056678] Exit: dla_enable_operation status=0
[   25.056899] Exit: dla_op_programmed
[   25.057085] Exit: dla_program_operation status=0
[   25.057310] Exit: dla_submit_operation
[   25.057505] Exit: dla_dequeue_operation
[   25.057724] Exit:dla_op_completion processor Convolution group0 status=0
[   25.058021] Exit:dla_handle_events, ret:0
[   25.058226] Enter:dla_handle_events, processor:SDP
[   25.058456] Handle op complete event, processor SDP group 0
[   25.058712] Enter:dla_op_completion processor SDP group0
[   25.058964] Completed SDP operation index 5 ROI 0
[   25.059194] Update dependency operation index 6 ROI 0 DEP_COUNT=1
[   25.059467] enable Convolution in dla_update_dependency as depdency are resolved
[   25.059795] Enter: dla_enable_operation
[   25.060000] Enable Convolution operation index 6 ROI 0
[   25.060644] Enter: dla_op_enabled
[   25.060833] Exit: dla_op_enabled
[   25.061011] Exit: dla_enable_operation status=0
[   25.061234] 6 HWLs done, totally 41 layers
[   25.061446] Enter: dla_free_op_desc op desc index 4 ROI 0
[   25.061724] Exit: dla_free_op_desc
[   25.061913] Enter: dla_dequeue_operation
[   25.062121] Dequeue op from SDP processor, index=9 ROI=0
[   25.062367] Enter: dla_submit_operation
[   25.062573] Prepare SDP operation index 9 ROI 0 dep_count 0
[   25.062829] Enter: dla_prepare_operation
[   25.065755] processor:SDP group:0, rdma_group:0 available
[   25.066075] Enter: dla_read_config
[   25.066325] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   25.066843] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   25.067348] *********************************************************
[   25.067627] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   25.067847] ---------------------------------------------------------
[   25.068128] src_data            = [ dla_data_cube =>
[   25.068369]     type          = 2
[   25.068546]     address       = -1
[   25.068745]     offset        = 0
[   25.068925]     width         = 20
[   25.069110]     height        = 20
[   25.069289]     channel       = 10
[   25.069476]     size          = 32768
[   25.069681]     line_stride   = 1024
[   25.069873]     surf_stride   = 32768
[   25.070065]     plane_stride  = 0
[   25.070241] ]
[   25.070259] x1_data             = [ dla_data_cube =>
[   25.070639]     type          = 0
[   25.070935]     address       = 1
[   25.071220]     offset        = b000
[   25.071518]     width         = 1
[   25.071806]     height        = 1
[   25.072094]     channel       = 10
[   25.072389]     size          = 32
[   25.072690]     line_stride   = 32
[   25.072983]     surf_stride   = 32
[   25.073272]     plane_stride  = 0
[   25.073554] ]
[   25.073582] x2_data             = [ dla_data_cube =>
[   25.074098]     type          = 0
[   25.074388]     address       = 2
[   25.074672]     offset        = 10000
[   25.074977]     width         = 20
[   25.075267]     height        = 20
[   25.075561]     channel       = 10
[   25.075854]     size          = 32768
[   25.076159]     line_stride   = 1024
[   25.076464]     surf_stride   = 32768
[   25.076776]     plane_stride  = 0
[   25.077056] ]
[   25.077084] y_data              = [ dla_data_cube =>
[   25.077606]     type          = 0
[   25.077906]     address       = 0
[   25.078190]     offset        = 0
[   25.078470]     width         = 0
[   25.078702]     height        = 0
[   25.078877]     channel       = 0
[   25.079056]     size          = 0
[   25.079235]     line_stride   = 0
[   25.079414]     surf_stride   = 0
[   25.079593]     plane_stride  = 0
[   25.079764] ]
[   25.079781] dst_data            = [ dla_data_cube =>
[   25.080102]     type          = 0
[   25.080285]     address       = 2
[   25.080462]     offset        = 20000
[   25.080648]     width         = 20
[   25.080830]     height        = 20
[   25.081015]     channel       = 10
[   25.081196]     size          = 32768
[   25.081383]     line_stride   = 1024
[   25.081582]     surf_stride   = 32768
[   25.081772]     plane_stride  = 0
[   25.081946] ]
[   25.081965] *********************************************************
[   25.082332] NVDLA FW ROI[0]: dla_sdp_op_desc
[   25.082530] ---------------------------------------------------------
[   25.082802] src_precision    = 2
[   25.082974] dst_precision    = 2
[   25.083146] lut_index        = -1
[   25.083318] out_cvt          =
[   25.083492] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   25.083753] conv_mode        = 0
[   25.083925] batch_num        = 1
[   25.084101] batch_stride     = 0
[   25.084271] x1_op            = [ dla_sdp_op =>
[   25.084485]     enable         = 1
[   25.084666]     alu_type       = 2
[   25.084845]     type           = 2
[   25.085027]     mode           = 1
[   25.085206]     act            = 0
[   25.085385]     shift_value    = 0
[   25.085569]     truncate       = 0
[   25.085759]     precision      = 2
[   25.085946]     alu_operand    = 0
[   25.086135]     mul_operand    = 1
[   25.086316] cvt.alu_cvt          =
[   25.086507] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   25.086771] cvt.mul_cvt          =
[   25.086959] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   25.087230] ]
[   25.087349] x2_op            = [ dla_sdp_op =>
[   25.087574]     enable         = 1
[   25.087756]     alu_type       = 2
[   25.087938]     type           = 2
[   25.088122]     mode           = 2
[   25.088324]     act            = 1
[   25.088510]     shift_value    = 0
[   25.088704]     truncate       = 0
[   25.088887]     precision      = 2
[   25.089070]     alu_operand    = 0
[   25.089249]     mul_operand    = 1
[   25.089426] cvt.alu_cvt          =
[   25.089616] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   25.089882] cvt.mul_cvt          =
[   25.090067] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   25.090336] ]
[   25.090455] y_op             = [ dla_sdp_op =>
[   25.090672]     enable         = 0
[   25.090853]     alu_type       = 0
[   25.091034]     type           = 0
[   25.091218]     mode           = 0
[   25.091398]     act            = 0
[   25.091583]     shift_value    = 0
[   25.091764]     truncate       = 0
[   25.091954]     precision      = 0
[   25.092144]     alu_operand    = 0
[   25.092329]     mul_operand    = 0
[   25.092511] cvt.alu_cvt          =
[   25.092694] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   25.092953] cvt.mul_cvt          =
[   25.093138] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   25.093408] ]
[   25.093535] Exit: dla_read_config
[   25.093726] Exit: dla_prepare_operation status=0
[   25.093958] Enter: dla_program_operation
[   25.094169] Program SDP operation index 9 ROI 0 Group[0]
[   25.095458] 
[   25.095458] entered processor_sdp_program():
[   25.095751] sdp skip getting src_addr
[   25.095751] 
[   25.096011] sdp getting dst_addr:
[   25.096194] entered dla_get_dma_cube_address(index = 2, offset = 0x20000):
[   25.096488] entered dla_get_dma_address(index = 2):
[   25.096715] in branch dla_get_dma_address(DESTINATION_DMA):
[   25.096973] entered dla_read_dma_address(index = 2):
[   25.097210] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   25.097504] *phys_addr = 0xc0080000 + 0x0
[   25.097723] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   25.098044] back to dla_get_dma_cube_address: dst_ptr += 0x20000
[   25.098315] sdp dst_addr = 0xc00a0000
[   25.098315] 
[   25.098584] sdp getting x1_addr:
[   25.098761] entered dla_get_dma_cube_address(index = 1, offset = 0xb000):
[   25.099055] entered dla_get_dma_address(index = 1):
[   25.099289] in branch dla_get_dma_address(DESTINATION_DMA):
[   25.099544] entered dla_read_dma_address(index = 1):
[   25.099786] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   25.100079] *phys_addr = 0xc0100000 + 0x0
[   25.100290] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   25.100600] back to dla_get_dma_cube_address: dst_ptr += 0xb000
[   25.100867] sdp x1_addr = 0xc010b000
[   25.100867] 
[   25.101132] sdp getting x2_addr:
[   25.101315] entered dla_get_dma_cube_address(index = 2, offset = 0x10000):
[   25.101623] entered dla_get_dma_address(index = 2):
[   25.101851] in branch dla_get_dma_address(DESTINATION_DMA):
[   25.102103] entered dla_read_dma_address(index = 2):
[   25.102341] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   25.102627] *phys_addr = 0xc0080000 + 0x0
[   25.102831] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   25.103135] back to dla_get_dma_cube_address: dst_ptr += 0x10000
[   25.103407] sdp x1_addr = 0xc0090000
[   25.103407] 
[   25.103675] sdp skip getting y_addr
[   25.103675] 
[   25.112775] no desc get due to index==-1
[   25.113079] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   25.113633] no desc get due to index==-1
[   25.113833] no desc get due to index==-1
[   25.114029] no desc get due to index==-1
[   25.114232] Enter: dla_op_programmed
[   25.114429] Update dependency operation index 11 ROI 0 DEP_COUNT=2
[   25.114909] Exit: dla_op_programmed
[   25.115284] Exit: dla_program_operation status=0
[   25.115722] Enter: dla_enable_operation
[   25.116118] Enable SDP operation index 9 ROI 0
[   25.118933] Enter: dla_op_enabled
[   25.119319] Update dependency operation index 8 ROI 0 DEP_COUNT=2
[   25.119864] Exit: dla_op_enabled
[   25.120225] Exit: dla_enable_operation status=0
[   25.120666] Exit: dla_submit_operation
[   25.121060] Exit: dla_dequeue_operation
[   25.121452] Enter: dla_free_op_desc op desc index 5 ROI 0
[   25.122036] Exit: dla_free_op_desc
[   25.122429] Exit:dla_op_completion processor SDP group0 status=0
[   25.122793] Exit:dla_handle_events, ret:0
[   25.122995] Enter:dla_handle_events, processor:PDP
[   25.123231] Exit:dla_handle_events, ret:0
[   25.123430] Enter:dla_handle_events, processor:CDP
[   25.123661] Exit:dla_handle_events, ret:0
[   25.123864] Enter:dla_handle_events, processor:RUBIK
[   25.124101] Exit:dla_handle_events, ret:0
[   25.162833] Enter:dla_handle_events, processor:BDMA
[   25.163223] Exit:dla_handle_events, ret:0
[   25.163476] Enter:dla_handle_events, processor:Convolution
[   25.163746] Handle cdma weight done event, processor Convolution group 1
[   25.164053] Exit:dla_handle_events, ret:0
[   25.164261] Enter:dla_handle_events, processor:SDP
[   25.164488] Exit:dla_handle_events, ret:0
[   25.164688] Enter:dla_handle_events, processor:PDP
[   25.164914] Exit:dla_handle_events, ret:0
[   25.165114] Enter:dla_handle_events, processor:CDP
[   25.165340] Exit:dla_handle_events, ret:0
[   25.165540] Enter:dla_handle_events, processor:RUBIK
[   25.165801] Exit:dla_handle_events, ret:0
[   30.312808] Enter:dla_handle_events, processor:BDMA
[   30.313219] Exit:dla_handle_events, ret:0
[   30.313466] Enter:dla_handle_events, processor:Convolution
[   30.313868] Handle cdma data done event, processor Convolution group 1
[   30.314329] Handle op complete event, processor Convolution group 1
[   30.314766] Enter:dla_op_completion processor Convolution group1
[   30.315189] Completed Convolution operation index 6 ROI 0
[   30.315595] 7 HWLs done, totally 41 layers
[   30.315922] Enter: dla_dequeue_operation
[   30.316234] Dequeue op from Convolution processor, index=10 ROI=0
[   30.316660] Enter: dla_submit_operation
[   30.316979] Prepare Convolution operation index 10 ROI 0 dep_count 2
[   30.317415] Enter: dla_prepare_operation
[   30.317790] processor:Convolution group:1, rdma_group:0 available
[   30.318122] Enter: dla_read_config
[   30.318404] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   30.319264] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   30.320284] *********************************************************
[   30.320863] NVDLA FW ROI[0]: dla_conv_surface_desc
[   30.321310] ---------------------------------------------------------
[   30.321871] weight_data         = [ dla_data_cube =>
[   30.322354]     type          = 0
[   30.322688]     address       = 1
[   30.322864]     offset        = e000
[   30.323048]     width         = 3
[   30.323224]     height        = 3
[   30.323399]     channel       = 10
[   30.323578]     size          = 4608
[   30.323770]     line_stride   = 0
[   30.323949]     surf_stride   = 0
[   30.324131]     plane_stride  = 0
[   30.324310] ]
[   30.324330] wmb_data            = [ dla_data_cube =>
[   30.324655]     type          = 0
[   30.324834]     address       = 0
[   30.325010]     offset        = 0
[   30.325187]     width         = 0
[   30.325364]     height        = 0
[   30.325542]     channel       = 0
[   30.325721]     size          = 0
[   30.325897]     line_stride   = 0
[   30.326079]     surf_stride   = 0
[   30.326253]     plane_stride  = 0
[   30.326420] ]
[   30.326437] wgs_data            = [ dla_data_cube =>
[   30.326752]     type          = 0
[   30.326932]     address       = 0
[   30.327107]     offset        = 0
[   30.327284]     width         = 0
[   30.327459]     height        = 0
[   30.327638]     channel       = 0
[   30.327819]     size          = 0
[   30.327997]     line_stride   = 0
[   30.328174]     surf_stride   = 0
[   30.328350]     plane_stride  = 0
[   30.328524] ]
[   30.328541] src_data            = [ dla_data_cube =>
[   30.328863]     type          = 0
[   30.329041]     address       = 2
[   30.329218]     offset        = 20000
[   30.329406]     width         = 20
[   30.329591]     height        = 20
[   30.329771]     channel       = 10
[   30.329949]     size          = 32768
[   30.330137]     line_stride   = 1024
[   30.330324]     surf_stride   = 32768
[   30.330510]     plane_stride  = 0
[   30.330681] ]
[   30.330698] dst_data            = [ dla_data_cube =>
[   30.331015]     type          = 2
[   30.331195]     address       = -1
[   30.331377]     offset        = 0
[   30.331557]     width         = 20
[   30.331740]     height        = 20
[   30.331923]     channel       = 10
[   30.332104]     size          = 32768
[   30.332296]     line_stride   = 1024
[   30.332487]     surf_stride   = 32768
[   30.332677]     plane_stride  = 0
[   30.332852] ]
[   30.332874] offset_u            = 0
[   30.333149] in_line_uv_stride   = 0
[   30.333149] 
[   30.333406] *********************************************************
[   30.333692] NVDLA FW ROI[0]: dla_conv_op_desc
[   30.333904] ---------------------------------------------------------
[   30.334176] conv_mode          = 0
[   30.334359] data_reuse         = 0
[   30.334540] weight_reuse       = 0
[   30.334721] skip_data_rls      = 0
[   30.334903] skip_weight_rls    = 0
[   30.335084] entry_per_slice    = 8
[   30.335263] data_format        = 36
[   30.335443] pixel_mapping      = 0
[   30.335623] fetch_grain        = 1
[   30.335807] batch              = 1
[   30.335990] weight_format      = 0
[   30.336170] data_bank          = 1
[   30.336359] weight_bank        = 1
[   30.336539] batch_stride       = 0
[   30.336722] post_extension     = 0
[   30.336901] pixel_override     = 1
[   30.337081] release            = 32
[   30.337269] input_width_csc    = 32
[   30.337455] input_height_csc   = 32
[   30.337645] input_channel_csc  = 16
[   30.337831] kernel_width_csc   = 3
[   30.338008] kernel_height_csc  = 3
[   30.338194] kernel_channel_csc = 16
[   30.338375] input_width_cmac   = 32
[   30.338562] input_height_cmac  = 32
[   30.338746] bytes_per_kernel   = 288
[   30.338938] mean_ry            = 0
[   30.339124] mean_gu            = 0
[   30.339305] mean_bv            = 0
[   30.339493] mean_ax            = 0
[   30.339679] mean_format        = 0
[   30.339864] conv_stride_x      = 1
[   30.340045] conv_stride_y      = 1
[   30.340230] pad_x_left         = 1
[   30.340412] pad_x_right        = 1
[   30.340593] pad_y_top          = 1
[   30.340776] pad_y_bottom       = 1
[   30.340958] dilation_x         = 1
[   30.341141] dilation_y         = 1
[   30.341321] pra_truncate       = 0
[   30.341501] in_precision       = 2
[   30.341683] out_precision      = 2
[   30.341866] pad_val            = 0
[   30.342042] in_cvt             =
[   30.342221] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   30.342484] out_cvt            =
[   30.342661] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   30.342924] 
[   30.343037] Exit: dla_read_config
[   30.343216] Exit: dla_prepare_operation status=0
[   30.343440] Enter: dla_program_operation
[   30.343650] Program Convolution operation index 10 ROI 0 Group[1]
[   30.344150] 
[   30.344150] entered processor_conv_program():
[   30.344445] conv getting weight_address:
[   30.344653] entered dla_get_dma_cube_address(index = 1, offset = 0xe000):
[   30.344963] entered dla_get_dma_address(index = 1):
[   30.345194] in branch dla_get_dma_address(DESTINATION_DMA):
[   30.345453] entered dla_read_dma_address(index = 1):
[   30.345704] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   30.346017] *phys_addr = 0xc0100000 + 0x0
[   30.346230] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   30.346539] back to dla_get_dma_cube_address: dst_ptr += 0xe000
[   30.346805] conv weight_addr = 0xc010e000
[   30.346805] 
[   30.347086] conv getting input_address:
[   30.347286] entered dla_read_input_address():
[   30.347510] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 131072)
[   30.347870] entered dla_get_dma_cube_address(index = 2, offset = 0x20000):
[   30.348174] entered dla_get_dma_address(index = 2):
[   30.348402] in branch dla_get_dma_address(DESTINATION_DMA):
[   30.348655] entered dla_read_dma_address(index = 2):
[   30.348885] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   30.349176] *phys_addr = 0xc0080000 + 0x0
[   30.349393] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   30.349708] back to dla_get_dma_cube_address: dst_ptr += 0x20000
[   30.349977] conv input_addr = 0xc00a0000
[   30.349977] 
[   30.352873] no desc get due to index==-1
[   30.353418] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   30.354162] no desc get due to index==-1
[   30.354473] no desc get due to index==-1
[   30.354851] no desc get due to index==-1
[   30.355234] no desc get due to index==-1
[   30.355635] Enter: dla_op_programmed
[   30.356018] Update dependency operation index 12 ROI 0 DEP_COUNT=3
[   30.356576] Update dependency operation index 11 ROI 0 DEP_COUNT=1
[   30.357121] enable SDP in dla_update_dependency as depdency are resolved
[   30.357731] Enter: dla_enable_operation
[   30.358132] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   30.358901] Exit: dla_enable_operation status=0
[   30.359341] Exit: dla_op_programmed
[   30.359705] Exit: dla_program_operation status=0
[   30.360141] Exit: dla_submit_operation
[   30.360525] Exit: dla_dequeue_operation
[   30.360938] Exit:dla_op_completion processor Convolution group1 status=0
[   30.361520] Exit:dla_handle_events, ret:0
[   30.361935] Enter:dla_handle_events, processor:SDP
[   30.362396] Handle op complete event, processor SDP group 1
[   30.362913] Enter:dla_op_completion processor SDP group1
[   30.363407] Completed SDP operation index 7 ROI 0
[   30.363884] Update dependency operation index 8 ROI 0 DEP_COUNT=1
[   30.364442] enable Convolution in dla_update_dependency as depdency are resolved
[   30.365237] Enter: dla_enable_operation
[   30.365745] Enable Convolution operation index 8 ROI 0
[   30.366889] Enter: dla_op_enabled
[   30.367083] Exit: dla_op_enabled
[   30.367279] Exit: dla_enable_operation status=0
[   30.367522] 8 HWLs done, totally 41 layers
[   30.367759] Enter: dla_free_op_desc op desc index 6 ROI 0
[   30.368046] Exit: dla_free_op_desc
[   30.368245] Enter: dla_dequeue_operation
[   30.368467] Dequeue op from SDP processor, index=11 ROI=0
[   30.368757] Enter: dla_submit_operation
[   30.369076] Prepare SDP operation index 11 ROI 0 dep_count 0
[   30.369478] Enter: dla_prepare_operation
[   30.372428] processor:SDP group:1, rdma_group:1 available
[   30.372778] Enter: dla_read_config
[   30.373064] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   30.373718] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   30.374275] *********************************************************
[   30.374639] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   30.375048] ---------------------------------------------------------
[   30.375561] src_data            = [ dla_data_cube =>
[   30.375992]     type          = 2
[   30.376326]     address       = -1
[   30.376663]     offset        = 0
[   30.376986]     width         = 20
[   30.377318]     height        = 20
[   30.377679]     channel       = 10
[   30.378017]     size          = 32768
[   30.378372]     line_stride   = 1024
[   30.378721]     surf_stride   = 32768
[   30.379075]     plane_stride  = 0
[   30.379398] ]
[   30.379427] x1_data             = [ dla_data_cube =>
[   30.380039]     type          = 0
[   30.380379]     address       = 1
[   30.380718]     offset        = 10000
[   30.381084]     width         = 1
[   30.381413]     height        = 1
[   30.381760]     channel       = 10
[   30.382108]     size          = 32
[   30.382466]     line_stride   = 32
[   30.382821]     surf_stride   = 32
[   30.383172]     plane_stride  = 0
[   30.383502] ]
[   30.383530] x2_data             = [ dla_data_cube =>
[   30.384140]     type          = 0
[   30.384478]     address       = 0
[   30.384811]     offset        = 0
[   30.385155]     width         = 0
[   30.385505]     height        = 0
[   30.385859]     channel       = 0
[   30.386212]     size          = 0
[   30.386565]     line_stride   = 0
[   30.386808]     surf_stride   = 0
[   30.386998]     plane_stride  = 0
[   30.387183] ]
[   30.387200] y_data              = [ dla_data_cube =>
[   30.387542]     type          = 0
[   30.387737]     address       = 0
[   30.387927]     offset        = 0
[   30.388120]     width         = 0
[   30.388307]     height        = 0
[   30.388502]     channel       = 0
[   30.388694]     size          = 0
[   30.388884]     line_stride   = 0
[   30.389081]     surf_stride   = 0
[   30.389274]     plane_stride  = 0
[   30.389469] ]
[   30.389486] dst_data            = [ dla_data_cube =>
[   30.389860]     type          = 0
[   30.390061]     address       = 2
[   30.390259]     offset        = 28000
[   30.390463]     width         = 20
[   30.390668]     height        = 20
[   30.390876]     channel       = 10
[   30.391083]     size          = 32768
[   30.391298]     line_stride   = 1024
[   30.391507]     surf_stride   = 32768
[   30.391719]     plane_stride  = 0
[   30.391909] ]
[   30.391928] *********************************************************
[   30.392335] NVDLA FW ROI[0]: dla_sdp_op_desc
[   30.392552] ---------------------------------------------------------
[   30.392869] src_precision    = 2
[   30.393057] dst_precision    = 2
[   30.393252] lut_index        = -1
[   30.393439] out_cvt          =
[   30.393648] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   30.393938] conv_mode        = 0
[   30.394128] batch_num        = 1
[   30.394319] batch_stride     = 0
[   30.394508] x1_op            = [ dla_sdp_op =>
[   30.394759]     enable         = 1
[   30.394973]     alu_type       = 2
[   30.395192]     type           = 2
[   30.395396]     mode           = 1
[   30.395598]     act            = 1
[   30.395804]     shift_value    = 0
[   30.396015]     truncate       = 0
[   30.396218]     precision      = 2
[   30.396426]     alu_operand    = 0
[   30.396635]     mul_operand    = 1
[   30.396841] cvt.alu_cvt          =
[   30.397059] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   30.397358] cvt.mul_cvt          =
[   30.397570] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   30.397878] ]
[   30.398005] x2_op            = [ dla_sdp_op =>
[   30.398260]     enable         = 0
[   30.398465]     alu_type       = 0
[   30.398667]     type           = 0
[   30.398870]     mode           = 0
[   30.399079]     act            = 0
[   30.399321]     shift_value    = 0
[   30.399624]     truncate       = 0
[   30.399927]     precision      = 0
[   30.400231]     alu_operand    = 0
[   30.400437]     mul_operand    = 0
[   30.400632] cvt.alu_cvt          =
[   30.400834] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   30.401116] cvt.mul_cvt          =
[   30.401312] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   30.401605] ]
[   30.401733] y_op             = [ dla_sdp_op =>
[   30.401971]     enable         = 0
[   30.402407]     alu_type       = 0
[   30.402706]     type           = 0
[   30.402910]     mode           = 0
[   30.403107]     act            = 0
[   30.403306]     shift_value    = 0
[   30.403505]     truncate       = 0
[   30.403700]     precision      = 0
[   30.403900]     alu_operand    = 0
[   30.404106]     mul_operand    = 0
[   30.404302] cvt.alu_cvt          =
[   30.404517] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   30.404816] cvt.mul_cvt          =
[   30.405022] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   30.405323] ]
[   30.405460] Exit: dla_read_config
[   30.405687] Exit: dla_prepare_operation status=0
[   30.405946] Enter: dla_program_operation
[   30.406177] Program SDP operation index 11 ROI 0 Group[1]
[   30.407495] 
[   30.407495] entered processor_sdp_program():
[   30.407819] sdp skip getting src_addr
[   30.407819] 
[   30.408109] sdp getting dst_addr:
[   30.408313] entered dla_get_dma_cube_address(index = 2, offset = 0x28000):
[   30.408652] entered dla_get_dma_address(index = 2):
[   30.408908] in branch dla_get_dma_address(DESTINATION_DMA):
[   30.409179] entered dla_read_dma_address(index = 2):
[   30.409443] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   30.409773] *phys_addr = 0xc0080000 + 0x0
[   30.410005] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   30.410353] back to dla_get_dma_cube_address: dst_ptr += 0x28000
[   30.410654] sdp dst_addr = 0xc00a8000
[   30.410654] 
[   30.410945] sdp getting x1_addr:
[   30.411143] entered dla_get_dma_cube_address(index = 1, offset = 0x10000):
[   30.411482] entered dla_get_dma_address(index = 1):
[   30.411735] in branch dla_get_dma_address(DESTINATION_DMA):
[   30.412030] entered dla_read_dma_address(index = 1):
[   30.412303] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   30.412621] *phys_addr = 0xc0100000 + 0x0
[   30.412852] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   30.413197] back to dla_get_dma_cube_address: dst_ptr += 0x10000
[   30.413493] sdp x1_addr = 0xc0110000
[   30.413493] 
[   30.413775] sdp skip getting x2_addr
[   30.413775] 
[   30.414046] sdp skip getting y_addr
[   30.414046] 
[   30.425730] no desc get due to index==-1
[   30.426037] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   30.426614] no desc get due to index==-1
[   30.426887] no desc get due to index==-1
[   30.427156] no desc get due to index==-1
[   30.427430] Enter: dla_op_programmed
[   30.427691] Update dependency operation index 13 ROI 0 DEP_COUNT=2
[   30.428065] Exit: dla_op_programmed
[   30.428312] Exit: dla_program_operation status=0
[   30.428614] Enter: dla_enable_operation
[   30.428894] Enable SDP operation index 11 ROI 0
[   30.430101] Enter: dla_op_enabled
[   30.430408] Update dependency operation index 10 ROI 0 DEP_COUNT=2
[   30.430958] Exit: dla_op_enabled
[   30.431348] Exit: dla_enable_operation status=0
[   30.431677] Exit: dla_submit_operation
[   30.431944] Exit: dla_dequeue_operation
[   30.432219] Enter: dla_free_op_desc op desc index 7 ROI 0
[   30.432609] Exit: dla_free_op_desc
[   30.432891] Exit:dla_op_completion processor SDP group1 status=0
[   30.433277] Exit:dla_handle_events, ret:0
[   30.433559] Enter:dla_handle_events, processor:PDP
[   30.433870] Exit:dla_handle_events, ret:0
[   30.434145] Enter:dla_handle_events, processor:CDP
[   30.434478] Exit:dla_handle_events, ret:0
[   30.434759] Enter:dla_handle_events, processor:RUBIK
[   30.435078] Exit:dla_handle_events, ret:0
[   30.452261] Enter:dla_handle_events, processor:BDMA
[   30.452658] Exit:dla_handle_events, ret:0
[   30.452890] Enter:dla_handle_events, processor:Convolution
[   30.453189] Handle cdma weight done event, processor Convolution group 0
[   30.453563] Exit:dla_handle_events, ret:0
[   30.453802] Enter:dla_handle_events, processor:SDP
[   30.454061] Exit:dla_handle_events, ret:0
[   30.454282] Enter:dla_handle_events, processor:PDP
[   30.454539] Exit:dla_handle_events, ret:0
[   30.454763] Enter:dla_handle_events, processor:CDP
[   30.455018] Exit:dla_handle_events, ret:0
[   30.455248] Enter:dla_handle_events, processor:RUBIK
[   30.455508] Exit:dla_handle_events, ret:0
[   35.121052] Enter:dla_handle_events, processor:BDMA
[   35.121495] Exit:dla_handle_events, ret:0
[   35.121847] Enter:dla_handle_events, processor:Convolution
[   35.122302] Handle cdma data done event, processor Convolution group 0
[   35.122851] Handle op complete event, processor Convolution group 0
[   35.123375] Enter:dla_op_completion processor Convolution group0
[   35.123869] Completed Convolution operation index 8 ROI 0
[   35.124337] 9 HWLs done, totally 41 layers
[   35.124707] Enter: dla_dequeue_operation
[   35.125070] Dequeue op from Convolution processor, index=12 ROI=0
[   35.125583] Enter: dla_submit_operation
[   35.125950] Prepare Convolution operation index 12 ROI 0 dep_count 2
[   35.126453] Enter: dla_prepare_operation
[   35.126993] processor:Convolution group:0, rdma_group:0 available
[   35.127643] Enter: dla_read_config
[   35.128157] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   35.129247] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   35.130437] *********************************************************
[   35.130889] NVDLA FW ROI[0]: dla_conv_surface_desc
[   35.131131] ---------------------------------------------------------
[   35.131423] weight_data         = [ dla_data_cube =>
[   35.131723]     type          = 0
[   35.132003]     address       = 1
[   35.132311]     offset        = 12000
[   35.132624]     width         = 3
[   35.132831]     height        = 3
[   35.133032]     channel       = 10
[   35.133243]     size          = 4608
[   35.133451]     line_stride   = 0
[   35.133658]     surf_stride   = 0
[   35.133857]     plane_stride  = 0
[   35.134045] ]
[   35.134067] wmb_data            = [ dla_data_cube =>
[   35.134436]     type          = 0
[   35.134638]     address       = 0
[   35.134834]     offset        = 0
[   35.135035]     width         = 0
[   35.135230]     height        = 0
[   35.135429]     channel       = 0
[   35.135634]     size          = 0
[   35.135835]     line_stride   = 0
[   35.136030]     surf_stride   = 0
[   35.136225]     plane_stride  = 0
[   35.136420] ]
[   35.136437] wgs_data            = [ dla_data_cube =>
[   35.136788]     type          = 0
[   35.136980]     address       = 0
[   35.137180]     offset        = 0
[   35.137377]     width         = 0
[   35.137574]     height        = 0
[   35.137775]     channel       = 0
[   35.137968]     size          = 0
[   35.138167]     line_stride   = 0
[   35.138367]     surf_stride   = 0
[   35.138566]     plane_stride  = 0
[   35.138756] ]
[   35.138773] src_data            = [ dla_data_cube =>
[   35.139126]     type          = 0
[   35.139325]     address       = 2
[   35.139520]     offset        = 28000
[   35.139732]     width         = 20
[   35.139938]     height        = 20
[   35.140141]     channel       = 10
[   35.140348]     size          = 32768
[   35.140563]     line_stride   = 1024
[   35.140774]     surf_stride   = 32768
[   35.141003]     plane_stride  = 0
[   35.141199] ]
[   35.141218] dst_data            = [ dla_data_cube =>
[   35.141588]     type          = 2
[   35.141787]     address       = -1
[   35.141997]     offset        = 0
[   35.142191]     width         = 20
[   35.142388]     height        = 20
[   35.142596]     channel       = 10
[   35.142796]     size          = 32768
[   35.143010]     line_stride   = 1024
[   35.143217]     surf_stride   = 32768
[   35.143435]     plane_stride  = 0
[   35.143629] ]
[   35.143651] offset_u            = 0
[   35.143958] in_line_uv_stride   = 0
[   35.143958] 
[   35.144238] *********************************************************
[   35.144537] NVDLA FW ROI[0]: dla_conv_op_desc
[   35.144769] ---------------------------------------------------------
[   35.145079] conv_mode          = 0
[   35.145284] data_reuse         = 0
[   35.145482] weight_reuse       = 0
[   35.145704] skip_data_rls      = 0
[   35.145910] skip_weight_rls    = 0
[   35.146111] entry_per_slice    = 8
[   35.146313] data_format        = 36
[   35.146523] pixel_mapping      = 0
[   35.146760] fetch_grain        = 1
[   35.147047] batch              = 1
[   35.147359] weight_format      = 0
[   35.147647] data_bank          = 1
[   35.147850] weight_bank        = 1
[   35.148064] batch_stride       = 0
[   35.148282] post_extension     = 0
[   35.148487] pixel_override     = 1
[   35.148685] release            = 32
[   35.148897] input_width_csc    = 32
[   35.149106] input_height_csc   = 32
[   35.149308] input_channel_csc  = 16
[   35.149508] kernel_width_csc   = 3
[   35.149720] kernel_height_csc  = 3
[   35.149918] kernel_channel_csc = 16
[   35.150115] input_width_cmac   = 32
[   35.150314] input_height_cmac  = 32
[   35.150510] bytes_per_kernel   = 288
[   35.150708] mean_ry            = 0
[   35.150906] mean_gu            = 0
[   35.151105] mean_bv            = 0
[   35.151303] mean_ax            = 0
[   35.151507] mean_format        = 0
[   35.151709] conv_stride_x      = 1
[   35.151907] conv_stride_y      = 1
[   35.152108] pad_x_left         = 1
[   35.152308] pad_x_right        = 1
[   35.152511] pad_y_top          = 1
[   35.152710] pad_y_bottom       = 1
[   35.152910] dilation_x         = 1
[   35.153107] dilation_y         = 1
[   35.153306] pra_truncate       = 0
[   35.153507] in_precision       = 2
[   35.153713] out_precision      = 2
[   35.153910] pad_val            = 0
[   35.154105] in_cvt             =
[   35.154298] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   35.154590] out_cvt            =
[   35.154783] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   35.155078] 
[   35.155203] Exit: dla_read_config
[   35.155401] Exit: dla_prepare_operation status=0
[   35.155651] Enter: dla_program_operation
[   35.155877] Program Convolution operation index 12 ROI 0 Group[0]
[   35.156409] 
[   35.156409] entered processor_conv_program():
[   35.156727] conv getting weight_address:
[   35.156957] entered dla_get_dma_cube_address(index = 1, offset = 0x12000):
[   35.157290] entered dla_get_dma_address(index = 1):
[   35.157558] in branch dla_get_dma_address(DESTINATION_DMA):
[   35.157844] entered dla_read_dma_address(index = 1):
[   35.158111] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   35.158450] *phys_addr = 0xc0100000 + 0x0
[   35.158680] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   35.159022] back to dla_get_dma_cube_address: dst_ptr += 0x12000
[   35.159325] conv weight_addr = 0xc0112000
[   35.159325] 
[   35.159622] conv getting input_address:
[   35.159843] entered dla_read_input_address():
[   35.160084] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 163840)
[   35.160477] entered dla_get_dma_cube_address(index = 2, offset = 0x28000):
[   35.160805] entered dla_get_dma_address(index = 2):
[   35.161053] in branch dla_get_dma_address(DESTINATION_DMA):
[   35.161336] entered dla_read_dma_address(index = 2):
[   35.161609] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   35.161931] *phys_addr = 0xc0080000 + 0x0
[   35.162157] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   35.162497] back to dla_get_dma_cube_address: dst_ptr += 0x28000
[   35.162793] conv input_addr = 0xc00a8000
[   35.162793] 
[   35.165410] no desc get due to index==-1
[   35.165677] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   35.166161] no desc get due to index==-1
[   35.166384] no desc get due to index==-1
[   35.166596] no desc get due to index==-1
[   35.166812] no desc get due to index==-1
[   35.167036] Enter: dla_op_programmed
[   35.167253] Update dependency operation index 14 ROI 0 DEP_COUNT=3
[   35.167570] Update dependency operation index 13 ROI 0 DEP_COUNT=1
[   35.167879] enable SDP in dla_update_dependency as depdency are resolved
[   35.168206] Enter: dla_enable_operation
[   35.168422] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   35.168854] Exit: dla_enable_operation status=0
[   35.169108] Exit: dla_op_programmed
[   35.169318] Exit: dla_program_operation status=0
[   35.169574] Exit: dla_submit_operation
[   35.169795] Exit: dla_dequeue_operation
[   35.170023] Exit:dla_op_completion processor Convolution group0 status=0
[   35.170351] Exit:dla_handle_events, ret:0
[   35.170575] Enter:dla_handle_events, processor:SDP
[   35.170833] Handle op complete event, processor SDP group 0
[   35.171114] Enter:dla_op_completion processor SDP group0
[   35.171383] Completed SDP operation index 9 ROI 0
[   35.171644] Update dependency operation index 10 ROI 0 DEP_COUNT=1
[   35.171947] enable Convolution in dla_update_dependency as depdency are resolved
[   35.172314] Enter: dla_enable_operation
[   35.172545] Enable Convolution operation index 10 ROI 0
[   35.173224] Enter: dla_op_enabled
[   35.173427] Exit: dla_op_enabled
[   35.173634] Exit: dla_enable_operation status=0
[   35.173892] 10 HWLs done, totally 41 layers
[   35.174129] Enter: dla_free_op_desc op desc index 8 ROI 0
[   35.174431] Exit: dla_free_op_desc
[   35.174640] Enter: dla_dequeue_operation
[   35.174873] Dequeue op from SDP processor, index=13 ROI=0
[   35.175145] Enter: dla_submit_operation
[   35.175368] Prepare SDP operation index 13 ROI 0 dep_count 0
[   35.175648] Enter: dla_prepare_operation
[   35.178667] processor:SDP group:0, rdma_group:0 available
[   35.179016] Enter: dla_read_config
[   35.179237] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   35.179745] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   35.180290] *********************************************************
[   35.180605] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   35.180849] ---------------------------------------------------------
[   35.181158] src_data            = [ dla_data_cube =>
[   35.181419]     type          = 2
[   35.181625]     address       = -1
[   35.181824]     offset        = 0
[   35.182025]     width         = 20
[   35.182230]     height        = 20
[   35.182433]     channel       = 10
[   35.182632]     size          = 32768
[   35.182846]     line_stride   = 1024
[   35.183054]     surf_stride   = 32768
[   35.183263]     plane_stride  = 0
[   35.183456] ]
[   35.183474] x1_data             = [ dla_data_cube =>
[   35.183832]     type          = 0
[   35.184028]     address       = 1
[   35.184228]     offset        = 11000
[   35.184435]     width         = 1
[   35.184632]     height        = 1
[   35.184827]     channel       = 10
[   35.185024]     size          = 32
[   35.185228]     line_stride   = 32
[   35.185427]     surf_stride   = 32
[   35.185631]     plane_stride  = 0
[   35.185816] ]
[   35.185833] x2_data             = [ dla_data_cube =>
[   35.186178]     type          = 0
[   35.186376]     address       = 2
[   35.186578]     offset        = 20000
[   35.186785]     width         = 20
[   35.186985]     height        = 20
[   35.187184]     channel       = 10
[   35.187388]     size          = 32768
[   35.187600]     line_stride   = 1024
[   35.187811]     surf_stride   = 32768
[   35.188019]     plane_stride  = 0
[   35.188212] ]
[   35.188230] y_data              = [ dla_data_cube =>
[   35.188594]     type          = 0
[   35.188794]     address       = 0
[   35.188989]     offset        = 0
[   35.189186]     width         = 0
[   35.189380]     height        = 0
[   35.189590]     channel       = 0
[   35.189791]     size          = 0
[   35.189987]     line_stride   = 0
[   35.190182]     surf_stride   = 0
[   35.190385]     plane_stride  = 0
[   35.190573] ]
[   35.190590] dst_data            = [ dla_data_cube =>
[   35.190953]     type          = 0
[   35.191151]     address       = 2
[   35.191347]     offset        = 30000
[   35.191564]     width         = 20
[   35.191764]     height        = 20
[   35.191963]     channel       = 10
[   35.192165]     size          = 32768
[   35.192377]     line_stride   = 1024
[   35.192583]     surf_stride   = 32768
[   35.192790]     plane_stride  = 0
[   35.192985] ]
[   35.193005] *********************************************************
[   35.193409] NVDLA FW ROI[0]: dla_sdp_op_desc
[   35.193648] ---------------------------------------------------------
[   35.193957] src_precision    = 2
[   35.194146] dst_precision    = 2
[   35.194337] lut_index        = -1
[   35.194534] out_cvt          =
[   35.194730] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   35.195026] conv_mode        = 0
[   35.195221] batch_num        = 1
[   35.195419] batch_stride     = 0
[   35.195609] x1_op            = [ dla_sdp_op =>
[   35.195851]     enable         = 1
[   35.196059]     alu_type       = 2
[   35.196270]     type           = 2
[   35.196479]     mode           = 1
[   35.196677]     act            = 0
[   35.196880]     shift_value    = 0
[   35.197082]     truncate       = 0
[   35.197285]     precision      = 2
[   35.197485]     alu_operand    = 0
[   35.197694]     mul_operand    = 1
[   35.197890] cvt.alu_cvt          =
[   35.198097] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   35.198389] cvt.mul_cvt          =
[   35.198598] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   35.198892] ]
[   35.199026] x2_op            = [ dla_sdp_op =>
[   35.199266]     enable         = 1
[   35.199464]     alu_type       = 2
[   35.199662]     type           = 2
[   35.199858]     mode           = 2
[   35.200059]     act            = 1
[   35.200261]     shift_value    = 0
[   35.200459]     truncate       = 0
[   35.200658]     precision      = 2
[   35.200857]     alu_operand    = 0
[   35.201060]     mul_operand    = 1
[   35.201254] cvt.alu_cvt          =
[   35.201457] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   35.201752] cvt.mul_cvt          =
[   35.201952] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   35.202245] ]
[   35.202378] y_op             = [ dla_sdp_op =>
[   35.202617]     enable         = 0
[   35.202818]     alu_type       = 0
[   35.203020]     type           = 0
[   35.203221]     mode           = 0
[   35.203422]     act            = 0
[   35.203621]     shift_value    = 0
[   35.203821]     truncate       = 0
[   35.204018]     precision      = 0
[   35.204217]     alu_operand    = 0
[   35.204417]     mul_operand    = 0
[   35.204611] cvt.alu_cvt          =
[   35.204814] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   35.205111] cvt.mul_cvt          =
[   35.205313] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   35.205608] ]
[   35.205746] Exit: dla_read_config
[   35.205950] Exit: dla_prepare_operation status=0
[   35.206203] Enter: dla_program_operation
[   35.206439] Program SDP operation index 13 ROI 0 Group[0]
[   35.207782] 
[   35.207782] entered processor_sdp_program():
[   35.208153] sdp skip getting src_addr
[   35.208153] 
[   35.208482] sdp getting dst_addr:
[   35.208757] entered dla_get_dma_cube_address(index = 2, offset = 0x30000):
[   35.209244] entered dla_get_dma_address(index = 2):
[   35.209621] in branch dla_get_dma_address(DESTINATION_DMA):
[   35.209943] entered dla_read_dma_address(index = 2):
[   35.210233] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   35.210598] *phys_addr = 0xc0080000 + 0x0
[   35.210920] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   35.211413] back to dla_get_dma_cube_address: dst_ptr += 0x30000
[   35.211798] sdp dst_addr = 0xc00b0000
[   35.211798] 
[   35.212115] sdp getting x1_addr:
[   35.212334] entered dla_get_dma_cube_address(index = 1, offset = 0x11000):
[   35.212688] entered dla_get_dma_address(index = 1):
[   35.212965] in branch dla_get_dma_address(DESTINATION_DMA):
[   35.213273] entered dla_read_dma_address(index = 1):
[   35.213571] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   35.214018] *phys_addr = 0xc0100000 + 0x0
[   35.214350] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   35.214861] back to dla_get_dma_cube_address: dst_ptr += 0x11000
[   35.215282] sdp x1_addr = 0xc0111000
[   35.215282] 
[   35.215678] sdp getting x2_addr:
[   35.215903] entered dla_get_dma_cube_address(index = 2, offset = 0x20000):
[   35.216267] entered dla_get_dma_address(index = 2):
[   35.216541] in branch dla_get_dma_address(DESTINATION_DMA):
[   35.216924] entered dla_read_dma_address(index = 2):
[   35.217293] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   35.217764] *phys_addr = 0xc0080000 + 0x0
[   35.218098] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   35.218602] back to dla_get_dma_cube_address: dst_ptr += 0x20000
[   35.218936] sdp x1_addr = 0xc00a0000
[   35.218936] 
[   35.219221] sdp skip getting y_addr
[   35.219221] 
[   35.232847] no desc get due to index==-1
[   35.233186] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   35.233811] no desc get due to index==-1
[   35.234092] no desc get due to index==-1
[   35.234367] no desc get due to index==-1
[   35.234643] Enter: dla_op_programmed
[   35.234914] Update dependency operation index 15 ROI 0 DEP_COUNT=2
[   35.235298] Exit: dla_op_programmed
[   35.235553] Exit: dla_program_operation status=0
[   35.235854] Enter: dla_enable_operation
[   35.236128] Enable SDP operation index 13 ROI 0
[   35.237903] Enter: dla_op_enabled
[   35.238171] Update dependency operation index 12 ROI 0 DEP_COUNT=2
[   35.238549] Exit: dla_op_enabled
[   35.238794] Exit: dla_enable_operation status=0
[   35.239092] Exit: dla_submit_operation
[   35.239381] Exit: dla_dequeue_operation
[   35.239658] Enter: dla_free_op_desc op desc index 9 ROI 0
[   35.240049] Exit: dla_free_op_desc
[   35.240315] Exit:dla_op_completion processor SDP group0 status=0
[   35.240693] Exit:dla_handle_events, ret:0
[   35.240973] Enter:dla_handle_events, processor:PDP
[   35.241292] Exit:dla_handle_events, ret:0
[   35.241588] Enter:dla_handle_events, processor:CDP
[   35.241927] Exit:dla_handle_events, ret:0
[   35.242219] Enter:dla_handle_events, processor:RUBIK
[   35.242558] Exit:dla_handle_events, ret:0
[   35.272583] Enter:dla_handle_events, processor:BDMA
[   35.272996] Exit:dla_handle_events, ret:0
[   35.273258] Enter:dla_handle_events, processor:Convolution
[   35.273591] Handle cdma weight done event, processor Convolution group 1
[   35.273945] Exit:dla_handle_events, ret:0
[   35.274158] Enter:dla_handle_events, processor:SDP
[   35.274401] Exit:dla_handle_events, ret:0
[   35.274617] Enter:dla_handle_events, processor:PDP
[   35.274859] Exit:dla_handle_events, ret:0
[   35.275080] Enter:dla_handle_events, processor:CDP
[   35.275324] Exit:dla_handle_events, ret:0
[   35.275536] Enter:dla_handle_events, processor:RUBIK
[   35.275792] Exit:dla_handle_events, ret:0
[   40.668594] Enter:dla_handle_events, processor:BDMA
[   40.669131] Exit:dla_handle_events, ret:0
[   40.669460] Enter:dla_handle_events, processor:Convolution
[   40.669888] Handle cdma data done event, processor Convolution group 1
[   40.670361] Handle op complete event, processor Convolution group 1
[   40.670821] Enter:dla_op_completion processor Convolution group1
[   40.671254] Completed Convolution operation index 10 ROI 0
[   40.671676] 11 HWLs done, totally 41 layers
[   40.672006] Enter: dla_dequeue_operation
[   40.672336] Dequeue op from Convolution processor, index=14 ROI=0
[   40.672766] Enter: dla_submit_operation
[   40.673088] Prepare Convolution operation index 14 ROI 0 dep_count 2
[   40.673529] Enter: dla_prepare_operation
[   40.673928] processor:Convolution group:1, rdma_group:0 available
[   40.674357] Enter: dla_read_config
[   40.674757] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   40.675717] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   40.676772] *********************************************************
[   40.677366] NVDLA FW ROI[0]: dla_conv_surface_desc
[   40.677855] ---------------------------------------------------------
[   40.678435] weight_data         = [ dla_data_cube =>
[   40.678829]     type          = 0
[   40.679003]     address       = 1
[   40.679178]     offset        = 14000
[   40.679366]     width         = 3
[   40.679546]     height        = 3
[   40.679726]     channel       = 10
[   40.679907]     size          = 9216
[   40.680091]     line_stride   = 0
[   40.680272]     surf_stride   = 0
[   40.680448]     plane_stride  = 0
[   40.680622] ]
[   40.680643] wmb_data            = [ dla_data_cube =>
[   40.680968]     type          = 0
[   40.681143]     address       = 0
[   40.681319]     offset        = 0
[   40.681492]     width         = 0
[   40.681672]     height        = 0
[   40.681855]     channel       = 0
[   40.682037]     size          = 0
[   40.682228]     line_stride   = 0
[   40.682407]     surf_stride   = 0
[   40.682585]     plane_stride  = 0
[   40.682767] ]
[   40.682785] wgs_data            = [ dla_data_cube =>
[   40.683122]     type          = 0
[   40.683304]     address       = 0
[   40.683489]     offset        = 0
[   40.683671]     width         = 0
[   40.683848]     height        = 0
[   40.684024]     channel       = 0
[   40.684207]     size          = 0
[   40.684386]     line_stride   = 0
[   40.684563]     surf_stride   = 0
[   40.684742]     plane_stride  = 0
[   40.684918] ]
[   40.684936] src_data            = [ dla_data_cube =>
[   40.685264]     type          = 0
[   40.685442]     address       = 2
[   40.685621]     offset        = 30000
[   40.685812]     width         = 20
[   40.685990]     height        = 20
[   40.686171]     channel       = 10
[   40.686350]     size          = 32768
[   40.686539]     line_stride   = 1024
[   40.686734]     surf_stride   = 32768
[   40.686924]     plane_stride  = 0
[   40.687106] ]
[   40.687124] dst_data            = [ dla_data_cube =>
[   40.687464]     type          = 2
[   40.687653]     address       = -1
[   40.687840]     offset        = 0
[   40.688020]     width         = 10
[   40.688209]     height        = 10
[   40.688391]     channel       = 20
[   40.688571]     size          = 16384
[   40.688770]     line_stride   = 512
[   40.688961]     surf_stride   = 8192
[   40.689148]     plane_stride  = 0
[   40.689319] ]
[   40.689342] offset_u            = 0
[   40.689622] in_line_uv_stride   = 0
[   40.689622] 
[   40.689883] *********************************************************
[   40.690170] NVDLA FW ROI[0]: dla_conv_op_desc
[   40.690390] ---------------------------------------------------------
[   40.690678] conv_mode          = 0
[   40.690865] data_reuse         = 0
[   40.691054] weight_reuse       = 0
[   40.691240] skip_data_rls      = 0
[   40.691425] skip_weight_rls    = 0
[   40.691610] entry_per_slice    = 8
[   40.691794] data_format        = 36
[   40.691979] pixel_mapping      = 0
[   40.692168] fetch_grain        = 1
[   40.692352] batch              = 1
[   40.692533] weight_format      = 0
[   40.692711] data_bank          = 1
[   40.692894] weight_bank        = 1
[   40.693079] batch_stride       = 0
[   40.693263] post_extension     = 0
[   40.693450] pixel_override     = 1
[   40.693644] release            = 32
[   40.693833] input_width_csc    = 32
[   40.694020] input_height_csc   = 32
[   40.694211] input_channel_csc  = 16
[   40.694396] kernel_width_csc   = 3
[   40.694580] kernel_height_csc  = 3
[   40.694760] kernel_channel_csc = 16
[   40.694951] input_width_cmac   = 16
[   40.695139] input_height_cmac  = 16
[   40.695326] bytes_per_kernel   = 288
[   40.695513] mean_ry            = 0
[   40.695698] mean_gu            = 0
[   40.695883] mean_bv            = 0
[   40.696068] mean_ax            = 0
[   40.696246] mean_format        = 0
[   40.696428] conv_stride_x      = 2
[   40.696611] conv_stride_y      = 2
[   40.696790] pad_x_left         = 1
[   40.696975] pad_x_right        = 1
[   40.697158] pad_y_top          = 1
[   40.697341] pad_y_bottom       = 1
[   40.697525] dilation_x         = 1
[   40.697717] dilation_y         = 1
[   40.697903] pra_truncate       = 0
[   40.698095] in_precision       = 2
[   40.698281] out_precision      = 2
[   40.698463] pad_val            = 0
[   40.698640] in_cvt             =
[   40.698824] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   40.699091] out_cvt            =
[   40.699272] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   40.699544] 
[   40.699661] Exit: dla_read_config
[   40.699848] Exit: dla_prepare_operation status=0
[   40.700073] Enter: dla_program_operation
[   40.700277] Program Convolution operation index 14 ROI 0 Group[1]
[   40.700769] 
[   40.700769] entered processor_conv_program():
[   40.701059] conv getting weight_address:
[   40.701262] entered dla_get_dma_cube_address(index = 1, offset = 0x14000):
[   40.701570] entered dla_get_dma_address(index = 1):
[   40.701807] in branch dla_get_dma_address(DESTINATION_DMA):
[   40.702065] entered dla_read_dma_address(index = 1):
[   40.702299] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   40.702602] *phys_addr = 0xc0100000 + 0x0
[   40.702807] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   40.703108] back to dla_get_dma_cube_address: dst_ptr += 0x14000
[   40.703375] conv weight_addr = 0xc0114000
[   40.703375] 
[   40.703650] conv getting input_address:
[   40.703847] entered dla_read_input_address():
[   40.704066] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 196608)
[   40.704429] entered dla_get_dma_cube_address(index = 2, offset = 0x30000):
[   40.704729] entered dla_get_dma_address(index = 2):
[   40.704957] in branch dla_get_dma_address(DESTINATION_DMA):
[   40.705213] entered dla_read_dma_address(index = 2):
[   40.705449] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   40.705741] *phys_addr = 0xc0080000 + 0x0
[   40.705945] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   40.706252] back to dla_get_dma_cube_address: dst_ptr += 0x30000
[   40.706522] conv input_addr = 0xc00b0000
[   40.706522] 
[   40.709068] no desc get due to index==-1
[   40.709293] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   40.709738] no desc get due to index==-1
[   40.709935] no desc get due to index==-1
[   40.710128] no desc get due to index==-1
[   40.710318] no desc get due to index==-1
[   40.710514] Enter: dla_op_programmed
[   40.710705] Update dependency operation index 16 ROI 0 DEP_COUNT=3
[   40.710982] Update dependency operation index 15 ROI 0 DEP_COUNT=1
[   40.711255] enable SDP in dla_update_dependency as depdency are resolved
[   40.711553] Enter: dla_enable_operation
[   40.711745] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   40.712130] Exit: dla_enable_operation status=0
[   40.712353] Exit: dla_op_programmed
[   40.712539] Exit: dla_program_operation status=0
[   40.712760] Exit: dla_submit_operation
[   40.712950] Exit: dla_dequeue_operation
[   40.713156] Exit:dla_op_completion processor Convolution group1 status=0
[   40.713452] Exit:dla_handle_events, ret:0
[   40.713660] Enter:dla_handle_events, processor:SDP
[   40.713886] Handle op complete event, processor SDP group 1
[   40.714141] Enter:dla_op_completion processor SDP group1
[   40.714395] Completed SDP operation index 11 ROI 0
[   40.714638] Update dependency operation index 12 ROI 0 DEP_COUNT=1
[   40.714925] enable Convolution in dla_update_dependency as depdency are resolved
[   40.715266] Enter: dla_enable_operation
[   40.715473] Enable Convolution operation index 12 ROI 0
[   40.716120] Enter: dla_op_enabled
[   40.716307] Exit: dla_op_enabled
[   40.716504] Exit: dla_enable_operation status=0
[   40.716730] 12 HWLs done, totally 41 layers
[   40.716948] Enter: dla_free_op_desc op desc index 10 ROI 0
[   40.717246] Exit: dla_free_op_desc
[   40.717439] Enter: dla_dequeue_operation
[   40.717650] Dequeue op from SDP processor, index=15 ROI=0
[   40.717900] Enter: dla_submit_operation
[   40.718102] Prepare SDP operation index 15 ROI 0 dep_count 0
[   40.718362] Enter: dla_prepare_operation
[   40.721076] processor:SDP group:1, rdma_group:1 available
[   40.721400] Enter: dla_read_config
[   40.721668] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   40.722153] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   40.722663] *********************************************************
[   40.722942] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   40.723165] ---------------------------------------------------------
[   40.723442] src_data            = [ dla_data_cube =>
[   40.723676]     type          = 2
[   40.723852]     address       = -1
[   40.724032]     offset        = 0
[   40.724207]     width         = 10
[   40.724383]     height        = 10
[   40.724562]     channel       = 20
[   40.724743]     size          = 16384
[   40.724935]     line_stride   = 512
[   40.725122]     surf_stride   = 8192
[   40.725310]     plane_stride  = 0
[   40.725483] ]
[   40.725501] x1_data             = [ dla_data_cube =>
[   40.725835]     type          = 0
[   40.726018]     address       = 1
[   40.726198]     offset        = 18000
[   40.726387]     width         = 1
[   40.726563]     height        = 1
[   40.726740]     channel       = 20
[   40.726923]     size          = 64
[   40.727106]     line_stride   = 32
[   40.727289]     surf_stride   = 32
[   40.727476]     plane_stride  = 0
[   40.727655] ]
[   40.727672] x2_data             = [ dla_data_cube =>
[   40.727988]     type          = 0
[   40.728165]     address       = 0
[   40.728343]     offset        = 0
[   40.728520]     width         = 0
[   40.728696]     height        = 0
[   40.728873]     channel       = 0
[   40.729050]     size          = 0
[   40.729227]     line_stride   = 0
[   40.729407]     surf_stride   = 0
[   40.729597]     plane_stride  = 0
[   40.729772] ]
[   40.729789] y_data              = [ dla_data_cube =>
[   40.730107]     type          = 0
[   40.730287]     address       = 0
[   40.730466]     offset        = 0
[   40.730645]     width         = 0
[   40.730821]     height        = 0
[   40.730996]     channel       = 0
[   40.731173]     size          = 0
[   40.731362]     line_stride   = 0
[   40.731543]     surf_stride   = 0
[   40.731729]     plane_stride  = 0
[   40.731905] ]
[   40.731922] dst_data            = [ dla_data_cube =>
[   40.732247]     type          = 0
[   40.732431]     address       = 2
[   40.732613]     offset        = 38000
[   40.732797]     width         = 10
[   40.732981]     height        = 10
[   40.733165]     channel       = 20
[   40.733345]     size          = 16384
[   40.733535]     line_stride   = 512
[   40.733740]     surf_stride   = 8192
[   40.733937]     plane_stride  = 0
[   40.734112] ]
[   40.734131] *********************************************************
[   40.734499] NVDLA FW ROI[0]: dla_sdp_op_desc
[   40.734700] ---------------------------------------------------------
[   40.734977] src_precision    = 2
[   40.735150] dst_precision    = 2
[   40.735326] lut_index        = -1
[   40.735499] out_cvt          =
[   40.735681] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   40.735950] conv_mode        = 0
[   40.736124] batch_num        = 1
[   40.736299] batch_stride     = 0
[   40.736474] x1_op            = [ dla_sdp_op =>
[   40.736697]     enable         = 1
[   40.736878]     alu_type       = 2
[   40.737062]     type           = 2
[   40.737241]     mode           = 1
[   40.737428]     act            = 1
[   40.737625]     shift_value    = 0
[   40.737817]     truncate       = 0
[   40.737999]     precision      = 2
[   40.738185]     alu_operand    = 0
[   40.738370]     mul_operand    = 1
[   40.738546] cvt.alu_cvt          =
[   40.738736] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   40.738999] cvt.mul_cvt          =
[   40.739198] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   40.739459] ]
[   40.739576] x2_op            = [ dla_sdp_op =>
[   40.739794]     enable         = 0
[   40.739985]     alu_type       = 0
[   40.740169]     type           = 0
[   40.740350]     mode           = 0
[   40.740533]     act            = 0
[   40.740720]     shift_value    = 0
[   40.740898]     truncate       = 0
[   40.741078]     precision      = 0
[   40.741259]     alu_operand    = 0
[   40.741441]     mul_operand    = 0
[   40.741623] cvt.alu_cvt          =
[   40.741804] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   40.742057] cvt.mul_cvt          =
[   40.742238] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   40.742507] ]
[   40.742628] y_op             = [ dla_sdp_op =>
[   40.742849]     enable         = 0
[   40.743043]     alu_type       = 0
[   40.743230]     type           = 0
[   40.743415]     mode           = 0
[   40.743604]     act            = 0
[   40.743787]     shift_value    = 0
[   40.743969]     truncate       = 0
[   40.744150]     precision      = 0
[   40.744338]     alu_operand    = 0
[   40.744524]     mul_operand    = 0
[   40.744705] cvt.alu_cvt          =
[   40.744894] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   40.745161] cvt.mul_cvt          =
[   40.745338] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   40.745607] ]
[   40.745733] Exit: dla_read_config
[   40.745921] Exit: dla_prepare_operation status=0
[   40.746155] Enter: dla_program_operation
[   40.746365] Program SDP operation index 15 ROI 0 Group[1]
[   40.747641] 
[   40.747641] entered processor_sdp_program():
[   40.747939] sdp skip getting src_addr
[   40.747939] 
[   40.748208] sdp getting dst_addr:
[   40.748400] entered dla_get_dma_cube_address(index = 2, offset = 0x38000):
[   40.748702] entered dla_get_dma_address(index = 2):
[   40.748929] in branch dla_get_dma_address(DESTINATION_DMA):
[   40.749177] entered dla_read_dma_address(index = 2):
[   40.749414] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   40.749700] *phys_addr = 0xc0080000 + 0x0
[   40.749903] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   40.750222] back to dla_get_dma_cube_address: dst_ptr += 0x38000
[   40.750487] sdp dst_addr = 0xc00b8000
[   40.750487] 
[   40.750762] sdp getting x1_addr:
[   40.750946] entered dla_get_dma_cube_address(index = 1, offset = 0x18000):
[   40.751236] entered dla_get_dma_address(index = 1):
[   40.751457] in branch dla_get_dma_address(DESTINATION_DMA):
[   40.751717] entered dla_read_dma_address(index = 1):
[   40.751961] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   40.752255] *phys_addr = 0xc0100000 + 0x0
[   40.752463] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   40.752766] back to dla_get_dma_cube_address: dst_ptr += 0x18000
[   40.753049] sdp x1_addr = 0xc0118000
[   40.753049] 
[   40.753316] sdp skip getting x2_addr
[   40.753316] 
[   40.753577] sdp skip getting y_addr
[   40.753577] 
[   40.761247] no desc get due to index==-1
[   40.761637] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   40.762361] no desc get due to index==-1
[   40.762682] no desc get due to index==-1
[   40.762926] no desc get due to index==-1
[   40.763167] Enter: dla_op_programmed
[   40.763401] Update dependency operation index 17 ROI 0 DEP_COUNT=2
[   40.763734] Exit: dla_op_programmed
[   40.763958] Exit: dla_program_operation status=0
[   40.764234] Enter: dla_enable_operation
[   40.764475] Enable SDP operation index 15 ROI 0
[   40.765373] Enter: dla_op_enabled
[   40.765614] Update dependency operation index 14 ROI 0 DEP_COUNT=2
[   40.765945] Exit: dla_op_enabled
[   40.766159] Exit: dla_enable_operation status=0
[   40.766426] Exit: dla_submit_operation
[   40.766673] Exit: dla_dequeue_operation
[   40.766918] Enter: dla_free_op_desc op desc index 11 ROI 0
[   40.767254] Exit: dla_free_op_desc
[   40.767486] Exit:dla_op_completion processor SDP group1 status=0
[   40.767815] Exit:dla_handle_events, ret:0
[   40.768057] Enter:dla_handle_events, processor:PDP
[   40.768336] Exit:dla_handle_events, ret:0
[   40.768581] Enter:dla_handle_events, processor:CDP
[   40.768858] Exit:dla_handle_events, ret:0
[   40.769103] Enter:dla_handle_events, processor:RUBIK
[   40.769384] Exit:dla_handle_events, ret:0
[   40.802798] Enter:dla_handle_events, processor:BDMA
[   40.803186] Exit:dla_handle_events, ret:0
[   40.803442] Enter:dla_handle_events, processor:Convolution
[   40.803733] Handle cdma weight done event, processor Convolution group 0
[   40.804037] Exit:dla_handle_events, ret:0
[   40.804238] Enter:dla_handle_events, processor:SDP
[   40.804472] Exit:dla_handle_events, ret:0
[   40.804673] Enter:dla_handle_events, processor:PDP
[   40.804906] Exit:dla_handle_events, ret:0
[   40.805108] Enter:dla_handle_events, processor:CDP
[   40.805336] Exit:dla_handle_events, ret:0
[   40.805539] Enter:dla_handle_events, processor:RUBIK
[   40.805799] Exit:dla_handle_events, ret:0
[   45.152978] Enter:dla_handle_events, processor:BDMA
[   45.153636] Exit:dla_handle_events, ret:0
[   45.154093] Enter:dla_handle_events, processor:Convolution
[   45.154622] Handle cdma data done event, processor Convolution group 0
[   45.155259] Handle op complete event, processor Convolution group 0
[   45.155851] Enter:dla_op_completion processor Convolution group0
[   45.156417] Completed Convolution operation index 12 ROI 0
[   45.156953] 13 HWLs done, totally 41 layers
[   45.157385] Enter: dla_dequeue_operation
[   45.157817] Dequeue op from Convolution processor, index=16 ROI=0
[   45.158382] Enter: dla_submit_operation
[   45.158800] Prepare Convolution operation index 16 ROI 0 dep_count 2
[   45.159372] Enter: dla_prepare_operation
[   45.159894] processor:Convolution group:0, rdma_group:0 available
[   45.160448] Enter: dla_read_config
[   45.160830] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   45.161287] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   45.161804] *********************************************************
[   45.162089] NVDLA FW ROI[0]: dla_conv_surface_desc
[   45.162307] ---------------------------------------------------------
[   45.162573] weight_data         = [ dla_data_cube =>
[   45.162811]     type          = 0
[   45.162991]     address       = 1
[   45.163168]     offset        = 20000
[   45.163355]     width         = 3
[   45.163533]     height        = 3
[   45.163713]     channel       = 20
[   45.163891]     size          = 18432
[   45.164077]     line_stride   = 0
[   45.164258]     surf_stride   = 0
[   45.164448]     plane_stride  = 0
[   45.164620] ]
[   45.164640] wmb_data            = [ dla_data_cube =>
[   45.164965]     type          = 0
[   45.165143]     address       = 0
[   45.165318]     offset        = 0
[   45.165493]     width         = 0
[   45.165672]     height        = 0
[   45.165880]     channel       = 0
[   45.166066]     size          = 0
[   45.166252]     line_stride   = 0
[   45.166430]     surf_stride   = 0
[   45.166614]     plane_stride  = 0
[   45.166791] ]
[   45.166808] wgs_data            = [ dla_data_cube =>
[   45.167136]     type          = 0
[   45.167321]     address       = 0
[   45.167500]     offset        = 0
[   45.167678]     width         = 0
[   45.167855]     height        = 0
[   45.168031]     channel       = 0
[   45.168226]     size          = 0
[   45.168402]     line_stride   = 0
[   45.168583]     surf_stride   = 0
[   45.168769]     plane_stride  = 0
[   45.168940] ]
[   45.168957] src_data            = [ dla_data_cube =>
[   45.169281]     type          = 0
[   45.169460]     address       = 2
[   45.169652]     offset        = 38000
[   45.169844]     width         = 10
[   45.170028]     height        = 10
[   45.170208]     channel       = 20
[   45.170389]     size          = 16384
[   45.170577]     line_stride   = 512
[   45.170761]     surf_stride   = 8192
[   45.170945]     plane_stride  = 0
[   45.171113] ]
[   45.171131] dst_data            = [ dla_data_cube =>
[   45.171454]     type          = 2
[   45.171626]     address       = -1
[   45.171803]     offset        = 0
[   45.171972]     width         = 10
[   45.172149]     height        = 10
[   45.172324]     channel       = 20
[   45.172504]     size          = 16384
[   45.172689]     line_stride   = 512
[   45.172871]     surf_stride   = 8192
[   45.173055]     plane_stride  = 0
[   45.173222] ]
[   45.173244] offset_u            = 0
[   45.173517] in_line_uv_stride   = 0
[   45.173517] 
[   45.173775] *********************************************************
[   45.174063] NVDLA FW ROI[0]: dla_conv_op_desc
[   45.174266] ---------------------------------------------------------
[   45.174550] conv_mode          = 0
[   45.174725] data_reuse         = 0
[   45.174902] weight_reuse       = 0
[   45.175079] skip_data_rls      = 0
[   45.175279] skip_weight_rls    = 0
[   45.175464] entry_per_slice    = 8
[   45.175647] data_format        = 36
[   45.175830] pixel_mapping      = 0
[   45.176009] fetch_grain        = 1
[   45.176186] batch              = 1
[   45.176363] weight_format      = 0
[   45.176534] data_bank          = 1
[   45.176711] weight_bank        = 1
[   45.176885] batch_stride       = 0
[   45.177067] post_extension     = 0
[   45.177240] pixel_override     = 1
[   45.177418] release            = 16
[   45.177610] input_width_csc    = 16
[   45.177793] input_height_csc   = 16
[   45.177975] input_channel_csc  = 32
[   45.178160] kernel_width_csc   = 3
[   45.178338] kernel_height_csc  = 3
[   45.178518] kernel_channel_csc = 32
[   45.178712] input_width_cmac   = 16
[   45.178911] input_height_cmac  = 16
[   45.179120] bytes_per_kernel   = 576
[   45.179324] mean_ry            = 0
[   45.179525] mean_gu            = 0
[   45.179722] mean_bv            = 0
[   45.179924] mean_ax            = 0
[   45.180132] mean_format        = 0
[   45.180334] conv_stride_x      = 1
[   45.180536] conv_stride_y      = 1
[   45.180742] pad_x_left         = 1
[   45.180955] pad_x_right        = 1
[   45.181153] pad_y_top          = 1
[   45.181354] pad_y_bottom       = 1
[   45.181566] dilation_x         = 1
[   45.181780] dilation_y         = 1
[   45.181981] pra_truncate       = 0
[   45.182197] in_precision       = 2
[   45.182393] out_precision      = 2
[   45.182589] pad_val            = 0
[   45.182786] in_cvt             =
[   45.182991] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   45.183285] out_cvt            =
[   45.183479] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   45.183767] 
[   45.183891] Exit: dla_read_config
[   45.184096] Exit: dla_prepare_operation status=0
[   45.184343] Enter: dla_program_operation
[   45.184560] Program Convolution operation index 16 ROI 0 Group[0]
[   45.185207] 
[   45.185207] entered processor_conv_program():
[   45.185541] conv getting weight_address:
[   45.185774] entered dla_get_dma_cube_address(index = 1, offset = 0x20000):
[   45.186112] entered dla_get_dma_address(index = 1):
[   45.186371] in branch dla_get_dma_address(DESTINATION_DMA):
[   45.186658] entered dla_read_dma_address(index = 1):
[   45.186935] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   45.187281] *phys_addr = 0xc0100000 + 0x0
[   45.187517] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   45.187880] back to dla_get_dma_cube_address: dst_ptr += 0x20000
[   45.188193] conv weight_addr = 0xc0120000
[   45.188193] 
[   45.188485] conv getting input_address:
[   45.188709] entered dla_read_input_address():
[   45.188955] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 229376)
[   45.189350] entered dla_get_dma_cube_address(index = 2, offset = 0x38000):
[   45.189701] entered dla_get_dma_address(index = 2):
[   45.189969] in branch dla_get_dma_address(DESTINATION_DMA):
[   45.190249] entered dla_read_dma_address(index = 2):
[   45.190500] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   45.190824] *phys_addr = 0xc0080000 + 0x0
[   45.191051] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   45.191384] back to dla_get_dma_cube_address: dst_ptr += 0x38000
[   45.191677] conv input_addr = 0xc00b8000
[   45.191677] 
[   45.195840] no desc get due to index==-1
[   45.196087] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   45.196563] no desc get due to index==-1
[   45.196782] no desc get due to index==-1
[   45.196993] no desc get due to index==-1
[   45.197205] no desc get due to index==-1
[   45.197445] Enter: dla_op_programmed
[   45.197667] Update dependency operation index 18 ROI 0 DEP_COUNT=2
[   45.197969] Update dependency operation index 17 ROI 0 DEP_COUNT=1
[   45.198273] enable SDP in dla_update_dependency as depdency are resolved
[   45.198610] Enter: dla_enable_operation
[   45.198979] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   45.199732] Exit: dla_enable_operation status=0
[   45.200149] Exit: dla_op_programmed
[   45.200505] Exit: dla_program_operation status=0
[   45.200934] Exit: dla_submit_operation
[   45.201306] Exit: dla_dequeue_operation
[   45.201721] Exit:dla_op_completion processor Convolution group0 status=0
[   45.202306] Exit:dla_handle_events, ret:0
[   45.202686] Enter:dla_handle_events, processor:SDP
[   45.203131] Handle op complete event, processor SDP group 0
[   45.203620] Enter:dla_op_completion processor SDP group0
[   45.204100] Completed SDP operation index 13 ROI 0
[   45.204562] Update dependency operation index 14 ROI 0 DEP_COUNT=1
[   45.205094] enable Convolution in dla_update_dependency as depdency are resolved
[   45.205731] Enter: dla_enable_operation
[   45.206125] Enable Convolution operation index 14 ROI 0
[   45.207193] Enter: dla_op_enabled
[   45.207546] Exit: dla_op_enabled
[   45.207830] Exit: dla_enable_operation status=0
[   45.208087] 14 HWLs done, totally 41 layers
[   45.208321] Enter: dla_free_op_desc op desc index 12 ROI 0
[   45.208632] Exit: dla_free_op_desc
[   45.208839] Enter: dla_dequeue_operation
[   45.209064] Dequeue op from SDP processor, index=17 ROI=0
[   45.209351] Enter: dla_submit_operation
[   45.209596] Prepare SDP operation index 17 ROI 0 dep_count 0
[   45.209880] Enter: dla_prepare_operation
[   45.216291] processor:SDP group:0, rdma_group:0 available
[   45.216626] Enter: dla_read_config
[   45.216923] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   45.217679] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   45.218505] *********************************************************
[   45.218962] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   45.219321] ---------------------------------------------------------
[   45.219778] src_data            = [ dla_data_cube =>
[   45.220165]     type          = 2
[   45.220458]     address       = -1
[   45.220756]     offset        = 0
[   45.221045]     width         = 10
[   45.221338]     height        = 10
[   45.221636]     channel       = 20
[   45.221931]     size          = 16384
[   45.222236]     line_stride   = 512
[   45.222536]     surf_stride   = 8192
[   45.222835]     plane_stride  = 0
[   45.223120] ]
[   45.223149] x1_data             = [ dla_data_cube =>
[   45.223673]     type          = 0
[   45.223966]     address       = 1
[   45.224259]     offset        = 19000
[   45.224563]     width         = 1
[   45.224850]     height        = 1
[   45.225139]     channel       = 20
[   45.225429]     size          = 64
[   45.225738]     line_stride   = 32
[   45.225917]     surf_stride   = 32
[   45.226097]     plane_stride  = 0
[   45.226265] ]
[   45.226281] x2_data             = [ dla_data_cube =>
[   45.226590]     type          = 0
[   45.226770]     address       = 0
[   45.226952]     offset        = 0
[   45.227132]     width         = 0
[   45.227310]     height        = 0
[   45.227484]     channel       = 0
[   45.227661]     size          = 0
[   45.227835]     line_stride   = 0
[   45.228011]     surf_stride   = 0
[   45.228189]     plane_stride  = 0
[   45.228359] ]
[   45.228376] y_data              = [ dla_data_cube =>
[   45.228691]     type          = 0
[   45.228866]     address       = 0
[   45.229040]     offset        = 0
[   45.229217]     width         = 0
[   45.229394]     height        = 0
[   45.229573]     channel       = 0
[   45.229751]     size          = 0
[   45.229929]     line_stride   = 0
[   45.230105]     surf_stride   = 0
[   45.230284]     plane_stride  = 0
[   45.230453] ]
[   45.230470] dst_data            = [ dla_data_cube =>
[   45.230800]     type          = 0
[   45.230984]     address       = 2
[   45.231157]     offset        = 3c000
[   45.231346]     width         = 10
[   45.231536]     height        = 10
[   45.231720]     channel       = 20
[   45.231907]     size          = 16384
[   45.232097]     line_stride   = 512
[   45.232284]     surf_stride   = 8192
[   45.232470]     plane_stride  = 0
[   45.232639] ]
[   45.232657] *********************************************************
[   45.233023] NVDLA FW ROI[0]: dla_sdp_op_desc
[   45.233223] ---------------------------------------------------------
[   45.233500] src_precision    = 2
[   45.233681] dst_precision    = 2
[   45.233857] lut_index        = -1
[   45.234026] out_cvt          =
[   45.234201] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   45.234465] conv_mode        = 0
[   45.234640] batch_num        = 1
[   45.234815] batch_stride     = 0
[   45.234993] x1_op            = [ dla_sdp_op =>
[   45.235220]     enable         = 1
[   45.235427]     alu_type       = 2
[   45.235612]     type           = 2
[   45.235794]     mode           = 1
[   45.235980]     act            = 0
[   45.236172]     shift_value    = 0
[   45.236352]     truncate       = 0
[   45.236533]     precision      = 2
[   45.236716]     alu_operand    = 0
[   45.236897]     mul_operand    = 1
[   45.237073] cvt.alu_cvt          =
[   45.237263] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   45.237520] cvt.mul_cvt          =
[   45.237716] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   45.237981] ]
[   45.238101] x2_op            = [ dla_sdp_op =>
[   45.238320]     enable         = 0
[   45.238501]     alu_type       = 0
[   45.238677]     type           = 0
[   45.238859]     mode           = 0
[   45.239037]     act            = 0
[   45.239216]     shift_value    = 0
[   45.239394]     truncate       = 0
[   45.239573]     precision      = 0
[   45.239755]     alu_operand    = 0
[   45.239938]     mul_operand    = 0
[   45.240112] cvt.alu_cvt          =
[   45.240290] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   45.240554] cvt.mul_cvt          =
[   45.240734] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   45.241060] ]
[   45.241215] y_op             = [ dla_sdp_op =>
[   45.241502]     enable         = 0
[   45.241751]     alu_type       = 0
[   45.241935]     type           = 0
[   45.242117]     mode           = 0
[   45.242305]     act            = 0
[   45.242489]     shift_value    = 0
[   45.242697]     truncate       = 0
[   45.242928]     precision      = 0
[   45.243131]     alu_operand    = 0
[   45.243351]     mul_operand    = 0
[   45.243578] cvt.alu_cvt          =
[   45.243774] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   45.244089] cvt.mul_cvt          =
[   45.244322] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   45.244640] ]
[   45.244784] Exit: dla_read_config
[   45.244997] Exit: dla_prepare_operation status=0
[   45.245284] Enter: dla_program_operation
[   45.245522] Program SDP operation index 17 ROI 0 Group[0]
[   45.247528] 
[   45.247528] entered processor_sdp_program():
[   45.247928] sdp skip getting src_addr
[   45.247928] 
[   45.248348] sdp getting dst_addr:
[   45.248619] entered dla_get_dma_cube_address(index = 2, offset = 0x3c000):
[   45.248979] entered dla_get_dma_address(index = 2):
[   45.249242] in branch dla_get_dma_address(DESTINATION_DMA):
[   45.249526] entered dla_read_dma_address(index = 2):
[   45.249780] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   45.250136] *phys_addr = 0xc0080000 + 0x0
[   45.250382] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   45.250733] back to dla_get_dma_cube_address: dst_ptr += 0x3c000
[   45.251118] sdp dst_addr = 0xc00bc000
[   45.251118] 
[   45.251442] sdp getting x1_addr:
[   45.251667] entered dla_get_dma_cube_address(index = 1, offset = 0x19000):
[   45.252053] entered dla_get_dma_address(index = 1):
[   45.252325] in branch dla_get_dma_address(DESTINATION_DMA):
[   45.252624] entered dla_read_dma_address(index = 1):
[   45.252910] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   45.253285] *phys_addr = 0xc0100000 + 0x0
[   45.253508] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   45.253848] back to dla_get_dma_cube_address: dst_ptr += 0x19000
[   45.254128] sdp x1_addr = 0xc0119000
[   45.254128] 
[   45.254388] sdp skip getting x2_addr
[   45.254388] 
[   45.254637] sdp skip getting y_addr
[   45.254637] 
[   45.268992] no desc get due to index==-1
[   45.269511] no desc get due to index==-1
[   45.270042] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   45.271041] no desc get due to index==-1
[   45.271492] no desc get due to index==-1
[   45.271898] no desc get due to index==-1
[   45.272353] Enter: dla_op_programmed
[   45.272807] Exit: dla_op_programmed
[   45.273239] Exit: dla_program_operation status=0
[   45.273771] Enter: dla_enable_operation
[   45.274219] Enable SDP operation index 17 ROI 0
[   45.275768] Enter: dla_op_enabled
[   45.275979] Update dependency operation index 16 ROI 0 DEP_COUNT=2
[   45.276261] Exit: dla_op_enabled
[   45.276442] Exit: dla_enable_operation status=0
[   45.276690] Exit: dla_submit_operation
[   45.276902] Exit: dla_dequeue_operation
[   45.277122] Enter: dla_free_op_desc op desc index 13 ROI 0
[   45.277448] Exit: dla_free_op_desc
[   45.277695] Exit:dla_op_completion processor SDP group0 status=0
[   45.277982] Exit:dla_handle_events, ret:0
[   45.278199] Enter:dla_handle_events, processor:PDP
[   45.278469] Exit:dla_handle_events, ret:0
[   45.278696] Enter:dla_handle_events, processor:CDP
[   45.278952] Exit:dla_handle_events, ret:0
[   45.279187] Enter:dla_handle_events, processor:RUBIK
[   45.279456] Exit:dla_handle_events, ret:0
[   45.331660] Enter:dla_handle_events, processor:BDMA
[   45.332036] Exit:dla_handle_events, ret:0
[   45.332245] Enter:dla_handle_events, processor:Convolution
[   45.332525] Handle cdma weight done event, processor Convolution group 1
[   45.332878] Exit:dla_handle_events, ret:0
[   45.333112] Enter:dla_handle_events, processor:SDP
[   45.333379] Exit:dla_handle_events, ret:0
[   45.333615] Enter:dla_handle_events, processor:PDP
[   45.333927] Exit:dla_handle_events, ret:0
[   45.334166] Enter:dla_handle_events, processor:CDP
[   45.334414] Exit:dla_handle_events, ret:0
[   45.334642] Enter:dla_handle_events, processor:RUBIK
[   45.334908] Exit:dla_handle_events, ret:0
[   47.907204] Enter:dla_handle_events, processor:BDMA
[   47.907826] Exit:dla_handle_events, ret:0
[   47.908240] Enter:dla_handle_events, processor:Convolution
[   47.908759] Handle cdma data done event, processor Convolution group 1
[   47.909356] Handle op complete event, processor Convolution group 1
[   47.909968] Enter:dla_op_completion processor Convolution group1
[   47.910532] Completed Convolution operation index 14 ROI 0
[   47.911063] 15 HWLs done, totally 41 layers
[   47.911495] Enter: dla_dequeue_operation
[   47.911914] Dequeue op from Convolution processor, index=18 ROI=0
[   47.912490] Enter: dla_submit_operation
[   47.912913] Prepare Convolution operation index 18 ROI 0 dep_count 1
[   47.913502] Enter: dla_prepare_operation
[   47.914055] processor:Convolution group:1, rdma_group:0 available
[   47.914620] Enter: dla_read_config
[   47.914917] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   47.915371] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   47.915869] *********************************************************
[   47.916148] NVDLA FW ROI[0]: dla_conv_surface_desc
[   47.916369] ---------------------------------------------------------
[   47.916636] weight_data         = [ dla_data_cube =>
[   47.916864]     type          = 0
[   47.917039]     address       = 1
[   47.917212]     offset        = 1a000
[   47.917399]     width         = 1
[   47.917578]     height        = 1
[   47.917757]     channel       = 10
[   47.917937]     size          = 1024
[   47.918122]     line_stride   = 0
[   47.918298]     surf_stride   = 0
[   47.918476]     plane_stride  = 0
[   47.918645] ]
[   47.918665] wmb_data            = [ dla_data_cube =>
[   47.918997]     type          = 0
[   47.919175]     address       = 0
[   47.919352]     offset        = 0
[   47.919527]     width         = 0
[   47.919711]     height        = 0
[   47.919884]     channel       = 0
[   47.920063]     size          = 0
[   47.920240]     line_stride   = 0
[   47.920418]     surf_stride   = 0
[   47.920594]     plane_stride  = 0
[   47.920774] ]
[   47.920791] wgs_data            = [ dla_data_cube =>
[   47.921110]     type          = 0
[   47.921287]     address       = 0
[   47.921460]     offset        = 0
[   47.921641]     width         = 0
[   47.921816]     height        = 0
[   47.921993]     channel       = 0
[   47.922169]     size          = 0
[   47.922348]     line_stride   = 0
[   47.922526]     surf_stride   = 0
[   47.922712]     plane_stride  = 0
[   47.922882] ]
[   47.922899] src_data            = [ dla_data_cube =>
[   47.923216]     type          = 0
[   47.923390]     address       = 2
[   47.923562]     offset        = 30000
[   47.923764]     width         = 20
[   47.923944]     height        = 20
[   47.924123]     channel       = 10
[   47.924311]     size          = 32768
[   47.924502]     line_stride   = 1024
[   47.924697]     surf_stride   = 32768
[   47.924888]     plane_stride  = 0
[   47.925060] ]
[   47.925077] dst_data            = [ dla_data_cube =>
[   47.925390]     type          = 2
[   47.925576]     address       = -1
[   47.925757]     offset        = 0
[   47.925943]     width         = 10
[   47.926128]     height        = 10
[   47.926318]     channel       = 20
[   47.926516]     size          = 16384
[   47.926716]     line_stride   = 512
[   47.926910]     surf_stride   = 8192
[   47.927100]     plane_stride  = 0
[   47.927276] ]
[   47.927298] offset_u            = 0
[   47.927577] in_line_uv_stride   = 0
[   47.927577] 
[   47.927832] *********************************************************
[   47.928111] NVDLA FW ROI[0]: dla_conv_op_desc
[   47.928323] ---------------------------------------------------------
[   47.928591] conv_mode          = 0
[   47.928768] data_reuse         = 0
[   47.928947] weight_reuse       = 0
[   47.929124] skip_data_rls      = 0
[   47.929301] skip_weight_rls    = 0
[   47.929482] entry_per_slice    = 8
[   47.929674] data_format        = 36
[   47.929860] pixel_mapping      = 0
[   47.930042] fetch_grain        = 1
[   47.930221] batch              = 1
[   47.930400] weight_format      = 0
[   47.930579] data_bank          = 1
[   47.930758] weight_bank        = 1
[   47.930941] batch_stride       = 0
[   47.931116] post_extension     = 0
[   47.931295] pixel_override     = 1
[   47.931475] release            = 32
[   47.931659] input_width_csc    = 32
[   47.931847] input_height_csc   = 32
[   47.932033] input_channel_csc  = 16
[   47.932213] kernel_width_csc   = 1
[   47.932392] kernel_height_csc  = 1
[   47.932573] kernel_channel_csc = 16
[   47.932757] input_width_cmac   = 16
[   47.932943] input_height_cmac  = 16
[   47.933126] bytes_per_kernel   = 32
[   47.933306] mean_ry            = 0
[   47.933493] mean_gu            = 0
[   47.933678] mean_bv            = 0
[   47.933860] mean_ax            = 0
[   47.934037] mean_format        = 0
[   47.934216] conv_stride_x      = 2
[   47.934399] conv_stride_y      = 2
[   47.934577] pad_x_left         = 0
[   47.934756] pad_x_right        = 0
[   47.934936] pad_y_top          = 0
[   47.935114] pad_y_bottom       = 0
[   47.935297] dilation_x         = 1
[   47.935476] dilation_y         = 1
[   47.935653] pra_truncate       = 0
[   47.935831] in_precision       = 2
[   47.936009] out_precision      = 2
[   47.936186] pad_val            = 0
[   47.936367] in_cvt             =
[   47.936544] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   47.936804] out_cvt            =
[   47.936986] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   47.937259] 
[   47.937374] Exit: dla_read_config
[   47.937559] Exit: dla_prepare_operation status=0
[   47.937788] Enter: dla_program_operation
[   47.937996] Program Convolution operation index 18 ROI 0 Group[1]
[   47.938600] 
[   47.938600] entered processor_conv_program():
[   47.938894] conv getting weight_address:
[   47.939096] entered dla_get_dma_cube_address(index = 1, offset = 0x1a000):
[   47.939400] entered dla_get_dma_address(index = 1):
[   47.939632] in branch dla_get_dma_address(DESTINATION_DMA):
[   47.939887] entered dla_read_dma_address(index = 1):
[   47.940129] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   47.940443] *phys_addr = 0xc0100000 + 0x0
[   47.940648] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   47.940962] back to dla_get_dma_cube_address: dst_ptr += 0x1a000
[   47.941232] conv weight_addr = 0xc011a000
[   47.941232] 
[   47.941502] conv getting input_address:
[   47.941703] entered dla_read_input_address():
[   47.941929] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 196608)
[   47.942278] entered dla_get_dma_cube_address(index = 2, offset = 0x30000):
[   47.942570] entered dla_get_dma_address(index = 2):
[   47.942796] in branch dla_get_dma_address(DESTINATION_DMA):
[   47.943050] entered dla_read_dma_address(index = 2):
[   47.943286] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   47.943570] *phys_addr = 0xc0080000 + 0x0
[   47.943777] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   47.944080] back to dla_get_dma_cube_address: dst_ptr += 0x30000
[   47.944351] conv input_addr = 0xc00b0000
[   47.944351] 
[   47.948082] no desc get due to index==-1
[   47.948313] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   47.948753] no desc get due to index==-1
[   47.948951] no desc get due to index==-1
[   47.949149] no desc get due to index==-1
[   47.949345] no desc get due to index==-1
[   47.949539] Enter: dla_op_programmed
[   47.949744] Update dependency operation index 20 ROI 0 DEP_COUNT=3
[   47.950030] Update dependency operation index 19 ROI 0 DEP_COUNT=2
[   47.950317] Exit: dla_op_programmed
[   47.950506] Exit: dla_program_operation status=0
[   47.950800] Exit: dla_submit_operation
[   47.951110] Exit: dla_dequeue_operation
[   47.951436] Exit:dla_op_completion processor Convolution group1 status=0
[   47.951915] Exit:dla_handle_events, ret:0
[   47.952235] Enter:dla_handle_events, processor:SDP
[   47.952611] Handle op complete event, processor SDP group 1
[   47.953039] Enter:dla_op_completion processor SDP group1
[   47.953446] Completed SDP operation index 15 ROI 0
[   47.953830] Update dependency operation index 16 ROI 0 DEP_COUNT=1
[   47.954273] enable Convolution in dla_update_dependency as depdency are resolved
[   47.954818] Enter: dla_enable_operation
[   47.955148] Enable Convolution operation index 16 ROI 0
[   47.956148] Enter: dla_op_enabled
[   47.956448] Exit: dla_op_enabled
[   47.956740] Exit: dla_enable_operation status=0
[   47.957106] 16 HWLs done, totally 41 layers
[   47.957452] Enter: dla_free_op_desc op desc index 14 ROI 0
[   47.957919] Exit: dla_free_op_desc
[   47.958238] Enter: dla_dequeue_operation
[   47.958580] Dequeue op from SDP processor, index=19 ROI=0
[   47.958896] Enter: dla_submit_operation
[   47.959097] Prepare SDP operation index 19 ROI 0 dep_count 1
[   47.959346] Enter: dla_prepare_operation
[   47.967727] processor:SDP group:1, rdma_group:1 available
[   47.968064] Enter: dla_read_config
[   47.968317] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   47.969099] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   47.970157] *********************************************************
[   47.970738] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   47.971197] ---------------------------------------------------------
[   47.971761] src_data            = [ dla_data_cube =>
[   47.972247]     type          = 2
[   47.972618]     address       = -1
[   47.972990]     offset        = 0
[   47.973356]     width         = 10
[   47.973738]     height        = 10
[   47.974115]     channel       = 20
[   47.974494]     size          = 16384
[   47.974887]     line_stride   = 512
[   47.975269]     surf_stride   = 8192
[   47.975657]     plane_stride  = 0
[   47.976007] ]
[   47.976043] x1_data             = [ dla_data_cube =>
[   47.976699]     type          = 0
[   47.977060]     address       = 1
[   47.977431]     offset        = 1b000
[   47.977840]     width         = 1
[   47.978214]     height        = 1
[   47.978582]     channel       = 20
[   47.978856]     size          = 64
[   47.979031]     line_stride   = 32
[   47.979207]     surf_stride   = 32
[   47.979385]     plane_stride  = 0
[   47.979555] ]
[   47.979571] x2_data             = [ dla_data_cube =>
[   47.979882]     type          = 0
[   47.980058]     address       = 2
[   47.980236]     offset        = 3c000
[   47.980426]     width         = 10
[   47.980601]     height        = 10
[   47.980780]     channel       = 20
[   47.980962]     size          = 16384
[   47.981153]     line_stride   = 512
[   47.981339]     surf_stride   = 8192
[   47.981525]     plane_stride  = 0
[   47.981696] ]
[   47.981713] y_data              = [ dla_data_cube =>
[   47.982030]     type          = 0
[   47.982204]     address       = 0
[   47.982378]     offset        = 0
[   47.982553]     width         = 0
[   47.982733]     height        = 0
[   47.982907]     channel       = 0
[   47.983081]     size          = 0
[   47.983260]     line_stride   = 0
[   47.983438]     surf_stride   = 0
[   47.983619]     plane_stride  = 0
[   47.983790] ]
[   47.983807] dst_data            = [ dla_data_cube =>
[   47.984124]     type          = 0
[   47.984301]     address       = 2
[   47.984477]     offset        = 40000
[   47.984660]     width         = 10
[   47.984836]     height        = 10
[   47.985016]     channel       = 20
[   47.985195]     size          = 16384
[   47.985386]     line_stride   = 512
[   47.985575]     surf_stride   = 8192
[   47.985764]     plane_stride  = 0
[   47.985933] ]
[   47.985952] *********************************************************
[   47.986314] NVDLA FW ROI[0]: dla_sdp_op_desc
[   47.986518] ---------------------------------------------------------
[   47.986813] src_precision    = 2
[   47.986993] dst_precision    = 2
[   47.987177] lut_index        = -1
[   47.987356] out_cvt          =
[   47.987533] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   47.987802] conv_mode        = 0
[   47.987977] batch_num        = 1
[   47.988152] batch_stride     = 0
[   47.988324] x1_op            = [ dla_sdp_op =>
[   47.988542]     enable         = 1
[   47.988727]     alu_type       = 2
[   47.988908]     type           = 2
[   47.989087]     mode           = 1
[   47.989270]     act            = 0
[   47.989450]     shift_value    = 0
[   47.989653]     truncate       = 0
[   47.989836]     precision      = 2
[   47.990017]     alu_operand    = 0
[   47.990198]     mul_operand    = 1
[   47.990374] cvt.alu_cvt          =
[   47.990565] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   47.990825] cvt.mul_cvt          =
[   47.991016] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   47.991275] ]
[   47.991395] x2_op            = [ dla_sdp_op =>
[   47.991614]     enable         = 1
[   47.991793]     alu_type       = 2
[   47.991971]     type           = 2
[   47.992150]     mode           = 2
[   47.992328]     act            = 1
[   47.992508]     shift_value    = 0
[   47.992685]     truncate       = 0
[   47.992865]     precision      = 2
[   47.993048]     alu_operand    = 0
[   47.993236]     mul_operand    = 1
[   47.993411] cvt.alu_cvt          =
[   47.993594] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   47.993858] cvt.mul_cvt          =
[   47.994040] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   47.994305] ]
[   47.994424] y_op             = [ dla_sdp_op =>
[   47.994645]     enable         = 0
[   47.994825]     alu_type       = 0
[   47.995007]     type           = 0
[   47.995186]     mode           = 0
[   47.995368]     act            = 0
[   47.995552]     shift_value    = 0
[   47.995730]     truncate       = 0
[   47.995910]     precision      = 0
[   47.996095]     alu_operand    = 0
[   47.996282]     mul_operand    = 0
[   47.996465] cvt.alu_cvt          =
[   47.996652] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   47.996917] cvt.mul_cvt          =
[   47.997099] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   47.997359] ]
[   47.997485] Exit: dla_read_config
[   47.997681] Exit: dla_prepare_operation status=0
[   47.997905] Enter: dla_program_operation
[   47.998115] Program SDP operation index 19 ROI 0 Group[1]
[   47.999742] 
[   47.999742] entered processor_sdp_program():
[   48.000111] sdp skip getting src_addr
[   48.000111] 
[   48.000446] sdp getting dst_addr:
[   48.000678] entered dla_get_dma_cube_address(index = 2, offset = 0x40000):
[   48.000994] entered dla_get_dma_address(index = 2):
[   48.001223] in branch dla_get_dma_address(DESTINATION_DMA):
[   48.001474] entered dla_read_dma_address(index = 2):
[   48.001718] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   48.002007] *phys_addr = 0xc0080000 + 0x0
[   48.002216] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   48.002522] back to dla_get_dma_cube_address: dst_ptr += 0x40000
[   48.002793] sdp dst_addr = 0xc00c0000
[   48.002793] 
[   48.003060] sdp getting x1_addr:
[   48.003239] entered dla_get_dma_cube_address(index = 1, offset = 0x1b000):
[   48.003538] entered dla_get_dma_address(index = 1):
[   48.003769] in branch dla_get_dma_address(DESTINATION_DMA):
[   48.004024] entered dla_read_dma_address(index = 1):
[   48.004257] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   48.004551] *phys_addr = 0xc0100000 + 0x0
[   48.004756] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   48.005101] back to dla_get_dma_cube_address: dst_ptr += 0x1b000
[   48.005377] sdp x1_addr = 0xc011b000
[   48.005377] 
[   48.005640] sdp getting x2_addr:
[   48.005818] entered dla_get_dma_cube_address(index = 2, offset = 0x3c000):
[   48.006115] entered dla_get_dma_address(index = 2):
[   48.006334] in branch dla_get_dma_address(DESTINATION_DMA):
[   48.006586] entered dla_read_dma_address(index = 2):
[   48.006836] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   48.007129] *phys_addr = 0xc0080000 + 0x0
[   48.007333] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   48.007641] back to dla_get_dma_cube_address: dst_ptr += 0x3c000
[   48.007913] sdp x1_addr = 0xc00bc000
[   48.007913] 
[   48.008170] sdp skip getting y_addr
[   48.008170] 
[   48.022510] no desc get due to index==-1
[   48.023000] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   48.023885] no desc get due to index==-1
[   48.024288] no desc get due to index==-1
[   48.024686] no desc get due to index==-1
[   48.025088] Enter: dla_op_programmed
[   48.025573] Update dependency operation index 21 ROI 0 DEP_COUNT=2
[   48.026259] Exit: dla_op_programmed
[   48.026716] Exit: dla_program_operation status=0
[   48.027166] Exit: dla_submit_operation
[   48.027560] Exit: dla_dequeue_operation
[   48.027932] Enter: dla_free_op_desc op desc index 15 ROI 0
[   48.028457] Exit: dla_free_op_desc
[   48.028833] Exit:dla_op_completion processor SDP group1 status=0
[   48.029371] Exit:dla_handle_events, ret:0
[   48.029766] Enter:dla_handle_events, processor:PDP
[   48.030210] Exit:dla_handle_events, ret:0
[   48.030611] Enter:dla_handle_events, processor:CDP
[   48.031081] Exit:dla_handle_events, ret:0
[   48.031468] Enter:dla_handle_events, processor:RUBIK
[   48.031896] Exit:dla_handle_events, ret:0
[   50.464785] Enter:dla_handle_events, processor:BDMA
[   50.465448] Exit:dla_handle_events, ret:0
[   50.465895] Enter:dla_handle_events, processor:Convolution
[   50.466408] Handle cdma weight done event, processor Convolution group 0
[   50.467054] Handle cdma data done event, processor Convolution group 0
[   50.467629] Handle op complete event, processor Convolution group 0
[   50.468197] Enter:dla_op_completion processor Convolution group0
[   50.468747] Completed Convolution operation index 16 ROI 0
[   50.469267] 17 HWLs done, totally 41 layers
[   50.469704] Enter: dla_dequeue_operation
[   50.470116] Dequeue op from Convolution processor, index=20 ROI=0
[   50.470661] Enter: dla_submit_operation
[   50.471070] Prepare Convolution operation index 20 ROI 0 dep_count 2
[   50.471626] Enter: dla_prepare_operation
[   50.472132] processor:Convolution group:0, rdma_group:0 available
[   50.472678] Enter: dla_read_config
[   50.472951] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   50.473404] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   50.473902] *********************************************************
[   50.474186] NVDLA FW ROI[0]: dla_conv_surface_desc
[   50.474404] ---------------------------------------------------------
[   50.474671] weight_data         = [ dla_data_cube =>
[   50.474905]     type          = 0
[   50.475080]     address       = 1
[   50.475252]     offset        = 28000
[   50.475438]     width         = 3
[   50.475612]     height        = 3
[   50.475788]     channel       = 20
[   50.475970]     size          = 18432
[   50.476156]     line_stride   = 0
[   50.476330]     surf_stride   = 0
[   50.476505]     plane_stride  = 0
[   50.476675] ]
[   50.476696] wmb_data            = [ dla_data_cube =>
[   50.477018]     type          = 0
[   50.477195]     address       = 0
[   50.477372]     offset        = 0
[   50.477552]     width         = 0
[   50.477729]     height        = 0
[   50.477904]     channel       = 0
[   50.478078]     size          = 0
[   50.478255]     line_stride   = 0
[   50.478434]     surf_stride   = 0
[   50.478610]     plane_stride  = 0
[   50.478779] ]
[   50.478796] wgs_data            = [ dla_data_cube =>
[   50.479116]     type          = 0
[   50.479294]     address       = 0
[   50.479473]     offset        = 0
[   50.479645]     width         = 0
[   50.479825]     height        = 0
[   50.480007]     channel       = 0
[   50.480187]     size          = 0
[   50.480376]     line_stride   = 0
[   50.480554]     surf_stride   = 0
[   50.480735]     plane_stride  = 0
[   50.480908] ]
[   50.480926] src_data            = [ dla_data_cube =>
[   50.481255]     type          = 0
[   50.481433]     address       = 2
[   50.481617]     offset        = 40000
[   50.481808]     width         = 10
[   50.481988]     height        = 10
[   50.482168]     channel       = 20
[   50.482349]     size          = 16384
[   50.482547]     line_stride   = 512
[   50.482731]     surf_stride   = 8192
[   50.482922]     plane_stride  = 0
[   50.483094] ]
[   50.483111] dst_data            = [ dla_data_cube =>
[   50.483430]     type          = 2
[   50.483610]     address       = -1
[   50.483795]     offset        = 0
[   50.483978]     width         = 10
[   50.484165]     height        = 10
[   50.484348]     channel       = 20
[   50.484535]     size          = 16384
[   50.484727]     line_stride   = 512
[   50.484915]     surf_stride   = 8192
[   50.485103]     plane_stride  = 0
[   50.485278] ]
[   50.485300] offset_u            = 0
[   50.485587] in_line_uv_stride   = 0
[   50.485587] 
[   50.485849] *********************************************************
[   50.486122] NVDLA FW ROI[0]: dla_conv_op_desc
[   50.486334] ---------------------------------------------------------
[   50.486611] conv_mode          = 0
[   50.486789] data_reuse         = 0
[   50.486968] weight_reuse       = 0
[   50.487146] skip_data_rls      = 0
[   50.487325] skip_weight_rls    = 0
[   50.487505] entry_per_slice    = 8
[   50.487685] data_format        = 36
[   50.487876] pixel_mapping      = 0
[   50.488061] fetch_grain        = 1
[   50.488240] batch              = 1
[   50.488423] weight_format      = 0
[   50.488605] data_bank          = 1
[   50.488786] weight_bank        = 1
[   50.488965] batch_stride       = 0
[   50.489145] post_extension     = 0
[   50.489324] pixel_override     = 1
[   50.489509] release            = 16
[   50.489704] input_width_csc    = 16
[   50.489893] input_height_csc   = 16
[   50.490080] input_channel_csc  = 32
[   50.490262] kernel_width_csc   = 3
[   50.490450] kernel_height_csc  = 3
[   50.490635] kernel_channel_csc = 32
[   50.490823] input_width_cmac   = 16
[   50.491012] input_height_cmac  = 16
[   50.491200] bytes_per_kernel   = 576
[   50.491391] mean_ry            = 0
[   50.491571] mean_gu            = 0
[   50.491755] mean_bv            = 0
[   50.491936] mean_ax            = 0
[   50.492123] mean_format        = 0
[   50.492305] conv_stride_x      = 1
[   50.492485] conv_stride_y      = 1
[   50.492670] pad_x_left         = 1
[   50.492851] pad_x_right        = 1
[   50.493032] pad_y_top          = 1
[   50.493215] pad_y_bottom       = 1
[   50.493393] dilation_x         = 1
[   50.493582] dilation_y         = 1
[   50.493763] pra_truncate       = 0
[   50.493942] in_precision       = 2
[   50.494125] out_precision      = 2
[   50.494314] pad_val            = 0
[   50.494490] in_cvt             =
[   50.494665] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   50.494927] out_cvt            =
[   50.495103] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   50.495368] 
[   50.495479] Exit: dla_read_config
[   50.495659] Exit: dla_prepare_operation status=0
[   50.495883] Enter: dla_program_operation
[   50.496092] Program Convolution operation index 20 ROI 0 Group[0]
[   50.496704] 
[   50.496704] entered processor_conv_program():
[   50.496994] conv getting weight_address:
[   50.497210] entered dla_get_dma_cube_address(index = 1, offset = 0x28000):
[   50.497507] entered dla_get_dma_address(index = 1):
[   50.497739] in branch dla_get_dma_address(DESTINATION_DMA):
[   50.497994] entered dla_read_dma_address(index = 1):
[   50.498233] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   50.498535] *phys_addr = 0xc0100000 + 0x0
[   50.498740] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   50.499044] back to dla_get_dma_cube_address: dst_ptr += 0x28000
[   50.499315] conv weight_addr = 0xc0128000
[   50.499315] 
[   50.499587] conv getting input_address:
[   50.499783] entered dla_read_input_address():
[   50.500004] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 262144)
[   50.500362] entered dla_get_dma_cube_address(index = 2, offset = 0x40000):
[   50.500657] entered dla_get_dma_address(index = 2):
[   50.500881] in branch dla_get_dma_address(DESTINATION_DMA):
[   50.501129] entered dla_read_dma_address(index = 2):
[   50.501363] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   50.501655] *phys_addr = 0xc0080000 + 0x0
[   50.501870] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   50.502175] back to dla_get_dma_cube_address: dst_ptr += 0x40000
[   50.502447] conv input_addr = 0xc00c0000
[   50.502447] 
[   50.505922] no desc get due to index==-1
[   50.506206] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   50.506758] no desc get due to index==-1
[   50.506955] no desc get due to index==-1
[   50.507153] no desc get due to index==-1
[   50.507352] no desc get due to index==-1
[   50.507553] Enter: dla_op_programmed
[   50.507749] Update dependency operation index 22 ROI 0 DEP_COUNT=3
[   50.508036] Update dependency operation index 21 ROI 0 DEP_COUNT=1
[   50.508315] enable SDP in dla_update_dependency as depdency are resolved
[   50.508609] Enter: dla_enable_operation
[   50.508810] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   50.509198] Exit: dla_enable_operation status=0
[   50.509421] Exit: dla_op_programmed
[   50.509613] Exit: dla_program_operation status=0
[   50.509839] Exit: dla_submit_operation
[   50.510035] Exit: dla_dequeue_operation
[   50.510236] Exit:dla_op_completion processor Convolution group0 status=0
[   50.510530] Exit:dla_handle_events, ret:0
[   50.510729] Enter:dla_handle_events, processor:SDP
[   50.510958] Handle op complete event, processor SDP group 0
[   50.511214] Enter:dla_op_completion processor SDP group0
[   50.511471] Completed SDP operation index 17 ROI 0
[   50.511705] Update dependency operation index 19 ROI 0 DEP_COUNT=1
[   50.511984] enable SDP in dla_update_dependency as depdency are resolved
[   50.512280] Enter: dla_enable_operation
[   50.512486] Enable SDP operation index 19 ROI 0
[   50.512928] Enter: dla_op_enabled
[   50.513122] Update dependency operation index 18 ROI 0 DEP_COUNT=1
[   50.513405] enable Convolution in dla_update_dependency as depdency are resolved
[   50.513744] Enter: dla_enable_operation
[   50.513951] Enable Convolution operation index 18 ROI 0
[   50.517434] Enter: dla_op_enabled
[   50.517636] Exit: dla_op_enabled
[   50.517864] Exit: dla_enable_operation status=0
[   50.518142] Exit: dla_op_enabled
[   50.518366] Exit: dla_enable_operation status=0
[   50.518656] 18 HWLs done, totally 41 layers
[   50.519009] Enter: dla_free_op_desc op desc index 16 ROI 0
[   50.519469] Exit: dla_free_op_desc
[   50.519774] Enter: dla_dequeue_operation
[   50.520105] Dequeue op from SDP processor, index=21 ROI=0
[   50.520509] Enter: dla_submit_operation
[   50.520842] Prepare SDP operation index 21 ROI 0 dep_count 0
[   50.521266] Enter: dla_prepare_operation
[   50.523738] processor:SDP group:0, rdma_group:0 available
[   50.524146] Enter: dla_read_config
[   50.524471] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   50.525218] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   50.526053] *********************************************************
[   50.526524] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   50.526835] ---------------------------------------------------------
[   50.527125] src_data            = [ dla_data_cube =>
[   50.527377]     type          = 2
[   50.527562]     address       = -1
[   50.527757]     offset        = 0
[   50.527932]     width         = 10
[   50.528117]     height        = 10
[   50.528297]     channel       = 20
[   50.528476]     size          = 16384
[   50.528666]     line_stride   = 512
[   50.528855]     surf_stride   = 8192
[   50.529042]     plane_stride  = 0
[   50.529219] ]
[   50.529238] x1_data             = [ dla_data_cube =>
[   50.529567]     type          = 0
[   50.529745]     address       = 1
[   50.529924]     offset        = 1c000
[   50.530113]     width         = 1
[   50.530292]     height        = 1
[   50.530467]     channel       = 20
[   50.530646]     size          = 64
[   50.530827]     line_stride   = 32
[   50.531011]     surf_stride   = 32
[   50.531188]     plane_stride  = 0
[   50.531360] ]
[   50.531378] x2_data             = [ dla_data_cube =>
[   50.531703]     type          = 0
[   50.531877]     address       = 0
[   50.532061]     offset        = 0
[   50.532237]     width         = 0
[   50.532418]     height        = 0
[   50.532594]     channel       = 0
[   50.532773]     size          = 0
[   50.532948]     line_stride   = 0
[   50.533129]     surf_stride   = 0
[   50.533307]     plane_stride  = 0
[   50.533477] ]
[   50.533495] y_data              = [ dla_data_cube =>
[   50.533829]     type          = 0
[   50.534011]     address       = 0
[   50.534188]     offset        = 0
[   50.534367]     width         = 0
[   50.534542]     height        = 0
[   50.534720]     channel       = 0
[   50.534902]     size          = 0
[   50.535079]     line_stride   = 0
[   50.535260]     surf_stride   = 0
[   50.535439]     plane_stride  = 0
[   50.535612] ]
[   50.535630] dst_data            = [ dla_data_cube =>
[   50.535956]     type          = 0
[   50.536138]     address       = 2
[   50.536339]     offset        = 44000
[   50.536530]     width         = 10
[   50.536709]     height        = 10
[   50.536888]     channel       = 20
[   50.537070]     size          = 16384
[   50.537258]     line_stride   = 512
[   50.537448]     surf_stride   = 8192
[   50.537647]     plane_stride  = 0
[   50.537822] ]
[   50.537842] *********************************************************
[   50.538218] NVDLA FW ROI[0]: dla_sdp_op_desc
[   50.538426] ---------------------------------------------------------
[   50.538711] src_precision    = 2
[   50.538889] dst_precision    = 2
[   50.539065] lut_index        = -1
[   50.539243] out_cvt          =
[   50.539423] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   50.539700] conv_mode        = 0
[   50.539877] batch_num        = 1
[   50.540051] batch_stride     = 0
[   50.540221] x1_op            = [ dla_sdp_op =>
[   50.540443]     enable         = 1
[   50.540627]     alu_type       = 2
[   50.540817]     type           = 2
[   50.541003]     mode           = 1
[   50.541185]     act            = 1
[   50.541368]     shift_value    = 0
[   50.541554]     truncate       = 0
[   50.541738]     precision      = 2
[   50.541926]     alu_operand    = 0
[   50.542107]     mul_operand    = 1
[   50.542289] cvt.alu_cvt          =
[   50.542481] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   50.542745] cvt.mul_cvt          =
[   50.542939] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   50.543213] ]
[   50.543333] x2_op            = [ dla_sdp_op =>
[   50.543553]     enable         = 0
[   50.543741]     alu_type       = 0
[   50.543922]     type           = 0
[   50.544103]     mode           = 0
[   50.544284]     act            = 0
[   50.544467]     shift_value    = 0
[   50.544650]     truncate       = 0
[   50.544834]     precision      = 0
[   50.545018]     alu_operand    = 0
[   50.545204]     mul_operand    = 0
[   50.545377] cvt.alu_cvt          =
[   50.545568] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   50.545825] cvt.mul_cvt          =
[   50.546016] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   50.546275] ]
[   50.546393] y_op             = [ dla_sdp_op =>
[   50.546608]     enable         = 0
[   50.546794]     alu_type       = 0
[   50.546976]     type           = 0
[   50.547159]     mode           = 0
[   50.547343]     act            = 0
[   50.547521]     shift_value    = 0
[   50.547700]     truncate       = 0
[   50.547877]     precision      = 0
[   50.548056]     alu_operand    = 0
[   50.548241]     mul_operand    = 0
[   50.548415] cvt.alu_cvt          =
[   50.548598] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   50.548858] cvt.mul_cvt          =
[   50.549041] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   50.549316] ]
[   50.549441] Exit: dla_read_config
[   50.549649] Exit: dla_prepare_operation status=0
[   50.549876] Enter: dla_program_operation
[   50.550086] Program SDP operation index 21 ROI 0 Group[0]
[   50.551472] 
[   50.551472] entered processor_sdp_program():
[   50.551814] sdp skip getting src_addr
[   50.551814] 
[   50.552168] sdp getting dst_addr:
[   50.552554] entered dla_get_dma_cube_address(index = 2, offset = 0x44000):
[   50.552896] entered dla_get_dma_address(index = 2):
[   50.553122] in branch dla_get_dma_address(DESTINATION_DMA):
[   50.553376] entered dla_read_dma_address(index = 2):
[   50.553618] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   50.553911] *phys_addr = 0xc0080000 + 0x0
[   50.554123] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   50.554437] back to dla_get_dma_cube_address: dst_ptr += 0x44000
[   50.554703] sdp dst_addr = 0xc00c4000
[   50.554703] 
[   50.554965] sdp getting x1_addr:
[   50.555152] entered dla_get_dma_cube_address(index = 1, offset = 0x1c000):
[   50.555463] entered dla_get_dma_address(index = 1):
[   50.555692] in branch dla_get_dma_address(DESTINATION_DMA):
[   50.555943] entered dla_read_dma_address(index = 1):
[   50.556177] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   50.556467] *phys_addr = 0xc0100000 + 0x0
[   50.556675] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   50.556981] back to dla_get_dma_cube_address: dst_ptr += 0x1c000
[   50.557247] sdp x1_addr = 0xc011c000
[   50.557247] 
[   50.557497] sdp skip getting x2_addr
[   50.557497] 
[   50.557755] sdp skip getting y_addr
[   50.557755] 
[   50.568392] no desc get due to index==-1
[   50.568949] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   50.570011] no desc get due to index==-1
[   50.570468] no desc get due to index==-1
[   50.570923] no desc get due to index==-1
[   50.571380] Enter: dla_op_programmed
[   50.571833] Update dependency operation index 23 ROI 0 DEP_COUNT=2
[   50.572469] Exit: dla_op_programmed
[   50.572899] Exit: dla_program_operation status=0
[   50.573402] Enter: dla_enable_operation
[   50.573875] Enable SDP operation index 21 ROI 0
[   50.575318] Enter: dla_op_enabled
[   50.575735] Update dependency operation index 20 ROI 0 DEP_COUNT=2
[   50.576037] Exit: dla_op_enabled
[   50.576241] Exit: dla_enable_operation status=0
[   50.576499] Exit: dla_submit_operation
[   50.576714] Exit: dla_dequeue_operation
[   50.576947] Enter: dla_free_op_desc op desc index 17 ROI 0
[   50.577258] Exit: dla_free_op_desc
[   50.577459] Exit:dla_op_completion processor SDP group0 status=0
[   50.577751] Exit:dla_handle_events, ret:0
[   50.577966] Enter:dla_handle_events, processor:PDP
[   50.578229] Exit:dla_handle_events, ret:0
[   50.578444] Enter:dla_handle_events, processor:CDP
[   50.578699] Exit:dla_handle_events, ret:0
[   50.578921] Enter:dla_handle_events, processor:RUBIK
[   50.579179] Exit:dla_handle_events, ret:0
[   50.583431] Enter:dla_handle_events, processor:BDMA
[   50.583774] Exit:dla_handle_events, ret:0
[   50.583990] Enter:dla_handle_events, processor:Convolution
[   50.584271] Handle cdma weight done event, processor Convolution group 1
[   50.584607] Exit:dla_handle_events, ret:0
[   50.584824] Enter:dla_handle_events, processor:SDP
[   50.585074] Exit:dla_handle_events, ret:0
[   50.585295] Enter:dla_handle_events, processor:PDP
[   50.585561] Exit:dla_handle_events, ret:0
[   50.585806] Enter:dla_handle_events, processor:CDP
[   50.586071] Exit:dla_handle_events, ret:0
[   50.586301] Enter:dla_handle_events, processor:RUBIK
[   50.586568] Exit:dla_handle_events, ret:0
[   51.137603] Enter:dla_handle_events, processor:BDMA
[   51.138324] Exit:dla_handle_events, ret:0
[   51.138854] Enter:dla_handle_events, processor:Convolution
[   51.139489] Handle cdma data done event, processor Convolution group 1
[   51.140242] Handle op complete event, processor Convolution group 1
[   51.140953] Enter:dla_op_completion processor Convolution group1
[   51.141665] Completed Convolution operation index 18 ROI 0
[   51.142333] 19 HWLs done, totally 41 layers
[   51.142818] Enter: dla_dequeue_operation
[   51.143204] Dequeue op from Convolution processor, index=22 ROI=0
[   51.143735] Enter: dla_submit_operation
[   51.144122] Prepare Convolution operation index 22 ROI 0 dep_count 2
[   51.144665] Enter: dla_prepare_operation
[   51.145128] processor:Convolution group:1, rdma_group:0 available
[   51.145668] Enter: dla_read_config
[   51.146095] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   51.147004] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   51.147977] *********************************************************
[   51.148547] NVDLA FW ROI[0]: dla_conv_surface_desc
[   51.148993] ---------------------------------------------------------
[   51.149526] weight_data         = [ dla_data_cube =>
[   51.149996]     type          = 0
[   51.150342]     address       = 1
[   51.150706]     offset        = 30000
[   51.151073]     width         = 3
[   51.151425]     height        = 3
[   51.151753]     channel       = 20
[   51.152101]     size          = 18432
[   51.152472]     line_stride   = 0
[   51.152819]     surf_stride   = 0
[   51.153158]     plane_stride  = 0
[   51.153503] ]
[   51.153536] wmb_data            = [ dla_data_cube =>
[   51.154185]     type          = 0
[   51.154526]     address       = 0
[   51.154826]     offset        = 0
[   51.155022]     width         = 0
[   51.155213]     height        = 0
[   51.155396]     channel       = 0
[   51.155574]     size          = 0
[   51.155758]     line_stride   = 0
[   51.155944]     surf_stride   = 0
[   51.156129]     plane_stride  = 0
[   51.156308] ]
[   51.156324] wgs_data            = [ dla_data_cube =>
[   51.156652]     type          = 0
[   51.156841]     address       = 0
[   51.157027]     offset        = 0
[   51.157208]     width         = 0
[   51.157393]     height        = 0
[   51.157593]     channel       = 0
[   51.157784]     size          = 0
[   51.157973]     line_stride   = 0
[   51.158174]     surf_stride   = 0
[   51.158365]     plane_stride  = 0
[   51.158544] ]
[   51.158560] src_data            = [ dla_data_cube =>
[   51.158892]     type          = 0
[   51.159082]     address       = 2
[   51.159266]     offset        = 44000
[   51.159462]     width         = 10
[   51.159644]     height        = 10
[   51.159828]     channel       = 20
[   51.160022]     size          = 16384
[   51.160223]     line_stride   = 512
[   51.160420]     surf_stride   = 8192
[   51.160615]     plane_stride  = 0
[   51.160794] ]
[   51.160811] dst_data            = [ dla_data_cube =>
[   51.161150]     type          = 2
[   51.161345]     address       = -1
[   51.161539]     offset        = 0
[   51.161726]     width         = 10
[   51.161918]     height        = 10
[   51.162109]     channel       = 20
[   51.162299]     size          = 16384
[   51.162497]     line_stride   = 512
[   51.162695]     surf_stride   = 8192
[   51.162892]     plane_stride  = 0
[   51.163072] ]
[   51.163094] offset_u            = 0
[   51.163382] in_line_uv_stride   = 0
[   51.163382] 
[   51.163651] *********************************************************
[   51.163934] NVDLA FW ROI[0]: dla_conv_op_desc
[   51.164151] ---------------------------------------------------------
[   51.164441] conv_mode          = 0
[   51.164638] data_reuse         = 0
[   51.164829] weight_reuse       = 0
[   51.165017] skip_data_rls      = 0
[   51.165207] skip_weight_rls    = 0
[   51.165400] entry_per_slice    = 8
[   51.165601] data_format        = 36
[   51.165801] pixel_mapping      = 0
[   51.165994] fetch_grain        = 1
[   51.166183] batch              = 1
[   51.166366] weight_format      = 0
[   51.166550] data_bank          = 1
[   51.166738] weight_bank        = 1
[   51.166929] batch_stride       = 0
[   51.167115] post_extension     = 0
[   51.167302] pixel_override     = 1
[   51.167497] release            = 16
[   51.167693] input_width_csc    = 16
[   51.167885] input_height_csc   = 16
[   51.168083] input_channel_csc  = 32
[   51.168275] kernel_width_csc   = 3
[   51.168466] kernel_height_csc  = 3
[   51.168657] kernel_channel_csc = 32
[   51.168849] input_width_cmac   = 16
[   51.169045] input_height_cmac  = 16
[   51.169235] bytes_per_kernel   = 576
[   51.169437] mean_ry            = 0
[   51.169637] mean_gu            = 0
[   51.169824] mean_bv            = 0
[   51.170011] mean_ax            = 0
[   51.170200] mean_format        = 0
[   51.170384] conv_stride_x      = 1
[   51.170573] conv_stride_y      = 1
[   51.170761] pad_x_left         = 1
[   51.170947] pad_x_right        = 1
[   51.171136] pad_y_top          = 1
[   51.171327] pad_y_bottom       = 1
[   51.171516] dilation_x         = 1
[   51.171705] dilation_y         = 1
[   51.171899] pra_truncate       = 0
[   51.172096] in_precision       = 2
[   51.172287] out_precision      = 2
[   51.172479] pad_val            = 0
[   51.172664] in_cvt             =
[   51.172847] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   51.173118] out_cvt            =
[   51.173302] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   51.173581] 
[   51.173696] Exit: dla_read_config
[   51.173883] Exit: dla_prepare_operation status=0
[   51.174114] Enter: dla_program_operation
[   51.174326] Program Convolution operation index 22 ROI 0 Group[1]
[   51.174954] 
[   51.174954] entered processor_conv_program():
[   51.175256] conv getting weight_address:
[   51.175466] entered dla_get_dma_cube_address(index = 1, offset = 0x30000):
[   51.175768] entered dla_get_dma_address(index = 1):
[   51.176005] in branch dla_get_dma_address(DESTINATION_DMA):
[   51.176265] entered dla_read_dma_address(index = 1):
[   51.176518] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   51.176843] *phys_addr = 0xc0100000 + 0x0
[   51.177059] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   51.177386] back to dla_get_dma_cube_address: dst_ptr += 0x30000
[   51.177666] conv weight_addr = 0xc0130000
[   51.177666] 
[   51.177950] conv getting input_address:
[   51.178154] entered dla_read_input_address():
[   51.178389] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 278528)
[   51.178756] entered dla_get_dma_cube_address(index = 2, offset = 0x44000):
[   51.179061] entered dla_get_dma_address(index = 2):
[   51.179297] in branch dla_get_dma_address(DESTINATION_DMA):
[   51.179564] entered dla_read_dma_address(index = 2):
[   51.179805] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   51.180099] *phys_addr = 0xc0080000 + 0x0
[   51.180311] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   51.180626] back to dla_get_dma_cube_address: dst_ptr += 0x44000
[   51.180898] conv input_addr = 0xc00c4000
[   51.180898] 
[   51.185112] no desc get due to index==-1
[   51.185402] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   51.185930] no desc get due to index==-1
[   51.186132] no desc get due to index==-1
[   51.186335] no desc get due to index==-1
[   51.186538] no desc get due to index==-1
[   51.186738] Enter: dla_op_programmed
[   51.186938] Update dependency operation index 24 ROI 0 DEP_COUNT=3
[   51.187226] Update dependency operation index 23 ROI 0 DEP_COUNT=1
[   51.187512] enable SDP in dla_update_dependency as depdency are resolved
[   51.187806] Enter: dla_enable_operation
[   51.188008] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   51.188395] Exit: dla_enable_operation status=0
[   51.188619] Exit: dla_op_programmed
[   51.188809] Exit: dla_program_operation status=0
[   51.189034] Exit: dla_submit_operation
[   51.189230] Exit: dla_dequeue_operation
[   51.189436] Exit:dla_op_completion processor Convolution group1 status=0
[   51.189740] Exit:dla_handle_events, ret:0
[   51.189944] Enter:dla_handle_events, processor:SDP
[   51.190174] Handle op complete event, processor SDP group 1
[   51.190431] Enter:dla_op_completion processor SDP group1
[   51.190683] Completed SDP operation index 19 ROI 0
[   51.190922] Update dependency operation index 20 ROI 0 DEP_COUNT=1
[   51.191202] enable Convolution in dla_update_dependency as depdency are resolved
[   51.191530] Enter: dla_enable_operation
[   51.191733] Enable Convolution operation index 20 ROI 0
[   51.192679] Enter: dla_op_enabled
[   51.192999] Exit: dla_op_enabled
[   51.193298] Exit: dla_enable_operation status=0
[   51.193686] 20 HWLs done, totally 41 layers
[   51.194051] Enter: dla_free_op_desc op desc index 18 ROI 0
[   51.194540] Exit: dla_free_op_desc
[   51.194858] Enter: dla_dequeue_operation
[   51.195206] Dequeue op from SDP processor, index=23 ROI=0
[   51.195627] Enter: dla_submit_operation
[   51.195970] Prepare SDP operation index 23 ROI 0 dep_count 0
[   51.196400] Enter: dla_prepare_operation
[   51.204902] processor:SDP group:1, rdma_group:1 available
[   51.205329] Enter: dla_read_config
[   51.205672] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   51.206440] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   51.207291] *********************************************************
[   51.207776] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   51.208150] ---------------------------------------------------------
[   51.208611] src_data            = [ dla_data_cube =>
[   51.209012]     type          = 2
[   51.209317]     address       = -1
[   51.209630]     offset        = 0
[   51.209935]     width         = 10
[   51.210240]     height        = 10
[   51.210551]     channel       = 20
[   51.210874]     size          = 16384
[   51.211205]     line_stride   = 512
[   51.211547]     surf_stride   = 8192
[   51.211903]     plane_stride  = 0
[   51.212222] ]
[   51.212251] x1_data             = [ dla_data_cube =>
[   51.212846]     type          = 0
[   51.213192]     address       = 1
[   51.213534]     offset        = 1d000
[   51.213906]     width         = 1
[   51.214253]     height        = 1
[   51.214588]     channel       = 20
[   51.214872]     size          = 64
[   51.215072]     line_stride   = 32
[   51.215266]     surf_stride   = 32
[   51.215464]     plane_stride  = 0
[   51.215648] ]
[   51.215665] x2_data             = [ dla_data_cube =>
[   51.216012]     type          = 0
[   51.216204]     address       = 2
[   51.216396]     offset        = 40000
[   51.216605]     width         = 10
[   51.216799]     height        = 10
[   51.216994]     channel       = 20
[   51.217193]     size          = 16384
[   51.217409]     line_stride   = 512
[   51.217610]     surf_stride   = 8192
[   51.217809]     plane_stride  = 0
[   51.217997] ]
[   51.218014] y_data              = [ dla_data_cube =>
[   51.218362]     type          = 0
[   51.218553]     address       = 0
[   51.218746]     offset        = 0
[   51.218934]     width         = 0
[   51.219124]     height        = 0
[   51.219318]     channel       = 0
[   51.219505]     size          = 0
[   51.219697]     line_stride   = 0
[   51.219889]     surf_stride   = 0
[   51.220079]     plane_stride  = 0
[   51.220264] ]
[   51.220281] dst_data            = [ dla_data_cube =>
[   51.220625]     type          = 0
[   51.220817]     address       = 2
[   51.221012]     offset        = 48000
[   51.221217]     width         = 10
[   51.221411]     height        = 10
[   51.221610]     channel       = 20
[   51.221808]     size          = 16384
[   51.222012]     line_stride   = 512
[   51.222212]     surf_stride   = 8192
[   51.222413]     plane_stride  = 0
[   51.222598] ]
[   51.222617] *********************************************************
[   51.223015] NVDLA FW ROI[0]: dla_sdp_op_desc
[   51.223231] ---------------------------------------------------------
[   51.223518] src_precision    = 2
[   51.223706] dst_precision    = 2
[   51.223892] lut_index        = -1
[   51.224081] out_cvt          =
[   51.224272] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   51.224558] conv_mode        = 0
[   51.224745] batch_num        = 1
[   51.224930] batch_stride     = 0
[   51.225119] x1_op            = [ dla_sdp_op =>
[   51.225355]     enable         = 1
[   51.225564]     alu_type       = 2
[   51.225763]     type           = 2
[   51.225961]     mode           = 1
[   51.226157]     act            = 0
[   51.226357]     shift_value    = 0
[   51.226552]     truncate       = 0
[   51.226749]     precision      = 2
[   51.226952]     alu_operand    = 0
[   51.227156]     mul_operand    = 1
[   51.227349] cvt.alu_cvt          =
[   51.227558] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   51.227842] cvt.mul_cvt          =
[   51.228050] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   51.228336] ]
[   51.228466] x2_op            = [ dla_sdp_op =>
[   51.228707]     enable         = 1
[   51.228906]     alu_type       = 2
[   51.229106]     type           = 2
[   51.229305]     mode           = 2
[   51.229502]     act            = 1
[   51.229703]     shift_value    = 0
[   51.229898]     truncate       = 0
[   51.230095]     precision      = 2
[   51.230291]     alu_operand    = 0
[   51.230488]     mul_operand    = 1
[   51.230680] cvt.alu_cvt          =
[   51.230881] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   51.231169] cvt.mul_cvt          =
[   51.231369] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   51.231658] ]
[   51.231790] y_op             = [ dla_sdp_op =>
[   51.232026]     enable         = 0
[   51.232228]     alu_type       = 0
[   51.232427]     type           = 0
[   51.232628]     mode           = 0
[   51.232832]     act            = 0
[   51.233031]     shift_value    = 0
[   51.233232]     truncate       = 0
[   51.233432]     precision      = 0
[   51.233632]     alu_operand    = 0
[   51.233835]     mul_operand    = 0
[   51.234028] cvt.alu_cvt          =
[   51.234226] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   51.234507] cvt.mul_cvt          =
[   51.234705] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   51.234987] ]
[   51.235123] Exit: dla_read_config
[   51.235325] Exit: dla_prepare_operation status=0
[   51.235567] Enter: dla_program_operation
[   51.235790] Program SDP operation index 23 ROI 0 Group[1]
[   51.238518] 
[   51.238518] entered processor_sdp_program():
[   51.238924] sdp skip getting src_addr
[   51.238924] 
[   51.239288] sdp getting dst_addr:
[   51.239552] entered dla_get_dma_cube_address(index = 2, offset = 0x48000):
[   51.239927] entered dla_get_dma_address(index = 2):
[   51.240177] in branch dla_get_dma_address(DESTINATION_DMA):
[   51.240424] entered dla_read_dma_address(index = 2):
[   51.240654] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   51.240933] *phys_addr = 0xc0080000 + 0x0
[   51.241136] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   51.241435] back to dla_get_dma_cube_address: dst_ptr += 0x48000
[   51.241704] sdp dst_addr = 0xc00c8000
[   51.241704] 
[   51.241962] sdp getting x1_addr:
[   51.242138] entered dla_get_dma_cube_address(index = 1, offset = 0x1d000):
[   51.242425] entered dla_get_dma_address(index = 1):
[   51.242645] in branch dla_get_dma_address(DESTINATION_DMA):
[   51.242894] entered dla_read_dma_address(index = 1):
[   51.243125] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   51.243405] *phys_addr = 0xc0100000 + 0x0
[   51.243607] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   51.243904] back to dla_get_dma_cube_address: dst_ptr += 0x1d000
[   51.244167] sdp x1_addr = 0xc011d000
[   51.244167] 
[   51.244418] sdp getting x2_addr:
[   51.244595] entered dla_get_dma_cube_address(index = 2, offset = 0x40000):
[   51.244882] entered dla_get_dma_address(index = 2):
[   51.245102] in branch dla_get_dma_address(DESTINATION_DMA):
[   51.245343] entered dla_read_dma_address(index = 2):
[   51.245584] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   51.245863] *phys_addr = 0xc0080000 + 0x0
[   51.246066] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   51.246364] back to dla_get_dma_cube_address: dst_ptr += 0x40000
[   51.246625] sdp x1_addr = 0xc00c0000
[   51.246625] 
[   51.246879] sdp skip getting y_addr
[   51.246879] 
[   51.258535] no desc get due to index==-1
[   51.258904] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   51.259595] no desc get due to index==-1
[   51.259908] no desc get due to index==-1
[   51.260219] no desc get due to index==-1
[   51.260536] Enter: dla_op_programmed
[   51.260847] Update dependency operation index 25 ROI 0 DEP_COUNT=2
[   51.261282] Exit: dla_op_programmed
[   51.261593] Exit: dla_program_operation status=0
[   51.261947] Enter: dla_enable_operation
[   51.262268] Enable SDP operation index 23 ROI 0
[   51.263777] Enter: dla_op_enabled
[   51.264078] Update dependency operation index 22 ROI 0 DEP_COUNT=2
[   51.264506] Exit: dla_op_enabled
[   51.264830] Exit: dla_enable_operation status=0
[   51.265177] Exit: dla_submit_operation
[   51.265483] Exit: dla_dequeue_operation
[   51.265814] Enter: dla_free_op_desc op desc index 19 ROI 0
[   51.266249] Exit: dla_free_op_desc
[   51.266555] Exit:dla_op_completion processor SDP group1 status=0
[   51.266978] Exit:dla_handle_events, ret:0
[   51.267302] Enter:dla_handle_events, processor:PDP
[   51.267670] Exit:dla_handle_events, ret:0
[   51.267992] Enter:dla_handle_events, processor:CDP
[   51.268364] Exit:dla_handle_events, ret:0
[   51.268686] Enter:dla_handle_events, processor:RUBIK
[   51.269056] Exit:dla_handle_events, ret:0
[   53.935489] Enter:dla_handle_events, processor:BDMA
[   53.936058] Exit:dla_handle_events, ret:0
[   53.936457] Enter:dla_handle_events, processor:Convolution
[   53.936956] Handle cdma weight done event, processor Convolution group 0
[   53.937580] Handle cdma data done event, processor Convolution group 0
[   53.938189] Handle op complete event, processor Convolution group 0
[   53.938750] Enter:dla_op_completion processor Convolution group0
[   53.939023] Completed Convolution operation index 20 ROI 0
[   53.939273] 21 HWLs done, totally 41 layers
[   53.939476] Enter: dla_dequeue_operation
[   53.939670] Dequeue op from Convolution processor, index=24 ROI=0
[   53.939936] Enter: dla_submit_operation
[   53.940133] Prepare Convolution operation index 24 ROI 0 dep_count 2
[   53.940400] Enter: dla_prepare_operation
[   53.940663] processor:Convolution group:0, rdma_group:0 available
[   53.940923] Enter: dla_read_config
[   53.941147] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   53.941614] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   53.942123] *********************************************************
[   53.942400] NVDLA FW ROI[0]: dla_conv_surface_desc
[   53.942618] ---------------------------------------------------------
[   53.942886] weight_data         = [ dla_data_cube =>
[   53.943122]     type          = 0
[   53.943298]     address       = 1
[   53.943474]     offset        = 38000
[   53.943661]     width         = 3
[   53.943840]     height        = 3
[   53.944016]     channel       = 20
[   53.944196]     size          = 18432
[   53.944384]     line_stride   = 0
[   53.944561]     surf_stride   = 0
[   53.944739]     plane_stride  = 0
[   53.944910] ]
[   53.944930] wmb_data            = [ dla_data_cube =>
[   53.945248]     type          = 0
[   53.945426]     address       = 0
[   53.945604]     offset        = 0
[   53.945792]     width         = 0
[   53.945965]     height        = 0
[   53.946140]     channel       = 0
[   53.946316]     size          = 0
[   53.946494]     line_stride   = 0
[   53.946673]     surf_stride   = 0
[   53.946853]     plane_stride  = 0
[   53.947027] ]
[   53.947044] wgs_data            = [ dla_data_cube =>
[   53.947364]     type          = 0
[   53.947539]     address       = 0
[   53.947717]     offset        = 0
[   53.947894]     width         = 0
[   53.948069]     height        = 0
[   53.948246]     channel       = 0
[   53.948422]     size          = 0
[   53.948598]     line_stride   = 0
[   53.948776]     surf_stride   = 0
[   53.948953]     plane_stride  = 0
[   53.949124] ]
[   53.949141] src_data            = [ dla_data_cube =>
[   53.949461]     type          = 0
[   53.949647]     address       = 2
[   53.949823]     offset        = 48000
[   53.950011]     width         = 10
[   53.950190]     height        = 10
[   53.950371]     channel       = 20
[   53.950552]     size          = 16384
[   53.950741]     line_stride   = 512
[   53.950927]     surf_stride   = 8192
[   53.951111]     plane_stride  = 0
[   53.951280] ]
[   53.951297] dst_data            = [ dla_data_cube =>
[   53.951613]     type          = 2
[   53.951792]     address       = -1
[   53.951974]     offset        = 0
[   53.952152]     width         = 10
[   53.952332]     height        = 10
[   53.952516]     channel       = 20
[   53.952697]     size          = 16384
[   53.952885]     line_stride   = 512
[   53.953070]     surf_stride   = 8192
[   53.953256]     plane_stride  = 0
[   53.953428] ]
[   53.953449] offset_u            = 0
[   53.953736] in_line_uv_stride   = 0
[   53.953736] 
[   53.953990] *********************************************************
[   53.954263] NVDLA FW ROI[0]: dla_conv_op_desc
[   53.954469] ---------------------------------------------------------
[   53.954740] conv_mode          = 0
[   53.954920] data_reuse         = 0
[   53.955097] weight_reuse       = 0
[   53.955275] skip_data_rls      = 0
[   53.955453] skip_weight_rls    = 0
[   53.955629] entry_per_slice    = 8
[   53.955809] data_format        = 36
[   53.955994] pixel_mapping      = 0
[   53.956170] fetch_grain        = 1
[   53.956349] batch              = 1
[   53.956526] weight_format      = 0
[   53.956707] data_bank          = 1
[   53.956888] weight_bank        = 1
[   53.957066] batch_stride       = 0
[   53.957248] post_extension     = 0
[   53.957424] pixel_override     = 1
[   53.957605] release            = 16
[   53.957788] input_width_csc    = 16
[   53.957974] input_height_csc   = 16
[   53.958156] input_channel_csc  = 32
[   53.958337] kernel_width_csc   = 3
[   53.958517] kernel_height_csc  = 3
[   53.958694] kernel_channel_csc = 32
[   53.958880] input_width_cmac   = 16
[   53.959061] input_height_cmac  = 16
[   53.959245] bytes_per_kernel   = 576
[   53.959432] mean_ry            = 0
[   53.959610] mean_gu            = 0
[   53.959787] mean_bv            = 0
[   53.959968] mean_ax            = 0
[   53.960152] mean_format        = 0
[   53.960328] conv_stride_x      = 1
[   53.960506] conv_stride_y      = 1
[   53.960687] pad_x_left         = 1
[   53.960864] pad_x_right        = 1
[   53.961042] pad_y_top          = 1
[   53.961220] pad_y_bottom       = 1
[   53.961397] dilation_x         = 1
[   53.961583] dilation_y         = 1
[   53.961768] pra_truncate       = 0
[   53.961949] in_precision       = 2
[   53.962127] out_precision      = 2
[   53.962307] pad_val            = 0
[   53.962482] in_cvt             =
[   53.962656] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   53.962921] out_cvt            =
[   53.963100] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   53.963363] 
[   53.963473] Exit: dla_read_config
[   53.963659] Exit: dla_prepare_operation status=0
[   53.963880] Enter: dla_program_operation
[   53.964090] Program Convolution operation index 24 ROI 0 Group[0]
[   53.964701] 
[   53.964701] entered processor_conv_program():
[   53.964994] conv getting weight_address:
[   53.965199] entered dla_get_dma_cube_address(index = 1, offset = 0x38000):
[   53.965500] entered dla_get_dma_address(index = 1):
[   53.965727] in branch dla_get_dma_address(DESTINATION_DMA):
[   53.965980] entered dla_read_dma_address(index = 1):
[   53.966213] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   53.966516] *phys_addr = 0xc0100000 + 0x0
[   53.966723] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   53.967028] back to dla_get_dma_cube_address: dst_ptr += 0x38000
[   53.967292] conv weight_addr = 0xc0138000
[   53.967292] 
[   53.967564] conv getting input_address:
[   53.967757] entered dla_read_input_address():
[   53.967975] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 294912)
[   53.968329] entered dla_get_dma_cube_address(index = 2, offset = 0x48000):
[   53.968627] entered dla_get_dma_address(index = 2):
[   53.968853] in branch dla_get_dma_address(DESTINATION_DMA):
[   53.969104] entered dla_read_dma_address(index = 2):
[   53.969335] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   53.969626] *phys_addr = 0xc0080000 + 0x0
[   53.969835] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   53.970144] back to dla_get_dma_cube_address: dst_ptr += 0x48000
[   53.970409] conv input_addr = 0xc00c8000
[   53.970409] 
[   53.973913] no desc get due to index==-1
[   53.974139] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   53.974582] no desc get due to index==-1
[   53.974779] no desc get due to index==-1
[   53.974980] no desc get due to index==-1
[   53.975180] no desc get due to index==-1
[   53.975375] Enter: dla_op_programmed
[   53.975569] Update dependency operation index 26 ROI 0 DEP_COUNT=3
[   53.975847] Update dependency operation index 25 ROI 0 DEP_COUNT=1
[   53.976121] enable SDP in dla_update_dependency as depdency are resolved
[   53.976407] Enter: dla_enable_operation
[   53.976605] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   53.976988] Exit: dla_enable_operation status=0
[   53.977210] Exit: dla_op_programmed
[   53.977399] Exit: dla_program_operation status=0
[   53.977627] Exit: dla_submit_operation
[   53.977827] Exit: dla_dequeue_operation
[   53.978031] Exit:dla_op_completion processor Convolution group0 status=0
[   53.978328] Exit:dla_handle_events, ret:0
[   53.978530] Enter:dla_handle_events, processor:SDP
[   53.978836] Handle op complete event, processor SDP group 0
[   53.979248] Enter:dla_op_completion processor SDP group0
[   53.979656] Completed SDP operation index 21 ROI 0
[   53.980033] Update dependency operation index 22 ROI 0 DEP_COUNT=1
[   53.980483] enable Convolution in dla_update_dependency as depdency are resolved
[   53.981014] Enter: dla_enable_operation
[   53.981344] Enable Convolution operation index 22 ROI 0
[   53.982332] Enter: dla_op_enabled
[   53.982632] Exit: dla_op_enabled
[   53.982918] Exit: dla_enable_operation status=0
[   53.983277] 22 HWLs done, totally 41 layers
[   53.983622] Enter: dla_free_op_desc op desc index 20 ROI 0
[   53.984073] Exit: dla_free_op_desc
[   53.984372] Enter: dla_dequeue_operation
[   53.984700] Dequeue op from SDP processor, index=25 ROI=0
[   53.985103] Enter: dla_submit_operation
[   53.985427] Prepare SDP operation index 25 ROI 0 dep_count 0
[   53.985856] Enter: dla_prepare_operation
[   53.994332] processor:SDP group:0, rdma_group:0 available
[   53.994662] Enter: dla_read_config
[   53.994987] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   53.995892] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   53.996899] *********************************************************
[   53.997465] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   53.997914] ---------------------------------------------------------
[   53.998468] src_data            = [ dla_data_cube =>
[   53.998957]     type          = 2
[   53.999313]     address       = -1
[   53.999678]     offset        = 0
[   54.000037]     width         = 10
[   54.000400]     height        = 10
[   54.000760]     channel       = 20
[   54.001122]     size          = 16384
[   54.001501]     line_stride   = 512
[   54.001882]     surf_stride   = 8192
[   54.002258]     plane_stride  = 0
[   54.002602] ]
[   54.002638] x1_data             = [ dla_data_cube =>
[   54.003271]     type          = 0
[   54.003622]     address       = 1
[   54.003977]     offset        = 1e000
[   54.004359]     width         = 1
[   54.004711]     height        = 1
[   54.005065]     channel       = 20
[   54.005431]     size          = 64
[   54.005808]     line_stride   = 32
[   54.006175]     surf_stride   = 32
[   54.006534]     plane_stride  = 0
[   54.006832] ]
[   54.006848] x2_data             = [ dla_data_cube =>
[   54.007166]     type          = 0
[   54.007340]     address       = 0
[   54.007514]     offset        = 0
[   54.007687]     width         = 0
[   54.007858]     height        = 0
[   54.008029]     channel       = 0
[   54.008199]     size          = 0
[   54.008371]     line_stride   = 0
[   54.008544]     surf_stride   = 0
[   54.008722]     plane_stride  = 0
[   54.008895] ]
[   54.008911] y_data              = [ dla_data_cube =>
[   54.009225]     type          = 0
[   54.009401]     address       = 0
[   54.009579]     offset        = 0
[   54.009758]     width         = 0
[   54.009936]     height        = 0
[   54.010110]     channel       = 0
[   54.010284]     size          = 0
[   54.010464]     line_stride   = 0
[   54.010640]     surf_stride   = 0
[   54.010816]     plane_stride  = 0
[   54.010984] ]
[   54.011001] dst_data            = [ dla_data_cube =>
[   54.011314]     type          = 0
[   54.011491]     address       = 2
[   54.011665]     offset        = 4c000
[   54.011874]     width         = 10
[   54.012059]     height        = 10
[   54.012236]     channel       = 20
[   54.012420]     size          = 16384
[   54.012615]     line_stride   = 512
[   54.012844]     surf_stride   = 8192
[   54.013037]     plane_stride  = 0
[   54.013208] ]
[   54.013227] *********************************************************
[   54.013594] NVDLA FW ROI[0]: dla_sdp_op_desc
[   54.013792] ---------------------------------------------------------
[   54.014074] src_precision    = 2
[   54.014247] dst_precision    = 2
[   54.014420] lut_index        = -1
[   54.014596] out_cvt          =
[   54.014771] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   54.015033] conv_mode        = 0
[   54.015209] batch_num        = 1
[   54.015384] batch_stride     = 0
[   54.015559] x1_op            = [ dla_sdp_op =>
[   54.015771]     enable         = 1
[   54.015948]     alu_type       = 2
[   54.016128]     type           = 2
[   54.016306]     mode           = 1
[   54.016482]     act            = 1
[   54.016661]     shift_value    = 0
[   54.016843]     truncate       = 0
[   54.017026]     precision      = 2
[   54.017205]     alu_operand    = 0
[   54.017391]     mul_operand    = 1
[   54.017580] cvt.alu_cvt          =
[   54.017772] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   54.018036] cvt.mul_cvt          =
[   54.018222] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   54.018484] ]
[   54.018603] x2_op            = [ dla_sdp_op =>
[   54.018824]     enable         = 0
[   54.019008]     alu_type       = 0
[   54.019188]     type           = 0
[   54.019370]     mode           = 0
[   54.019553]     act            = 0
[   54.019736]     shift_value    = 0
[   54.019914]     truncate       = 0
[   54.020091]     precision      = 0
[   54.020273]     alu_operand    = 0
[   54.020458]     mul_operand    = 0
[   54.020634] cvt.alu_cvt          =
[   54.020810] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   54.021067] cvt.mul_cvt          =
[   54.021243] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   54.021500] ]
[   54.021623] y_op             = [ dla_sdp_op =>
[   54.021836]     enable         = 0
[   54.022019]     alu_type       = 0
[   54.022196]     type           = 0
[   54.022374]     mode           = 0
[   54.022550]     act            = 0
[   54.022726]     shift_value    = 0
[   54.022900]     truncate       = 0
[   54.023079]     precision      = 0
[   54.023262]     alu_operand    = 0
[   54.023442]     mul_operand    = 0
[   54.023616] cvt.alu_cvt          =
[   54.023792] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   54.024046] cvt.mul_cvt          =
[   54.024223] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   54.024479] ]
[   54.024601] Exit: dla_read_config
[   54.024786] Exit: dla_prepare_operation status=0
[   54.025010] Enter: dla_program_operation
[   54.025211] Program SDP operation index 25 ROI 0 Group[0]
[   54.027160] 
[   54.027160] entered processor_sdp_program():
[   54.027520] sdp skip getting src_addr
[   54.027520] 
[   54.027835] sdp getting dst_addr:
[   54.028016] entered dla_get_dma_cube_address(index = 2, offset = 0x4c000):
[   54.028304] entered dla_get_dma_address(index = 2):
[   54.028528] in branch dla_get_dma_address(DESTINATION_DMA):
[   54.028773] entered dla_read_dma_address(index = 2):
[   54.029001] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   54.029284] *phys_addr = 0xc0080000 + 0x0
[   54.029487] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   54.029803] back to dla_get_dma_cube_address: dst_ptr += 0x4c000
[   54.030067] sdp dst_addr = 0xc00cc000
[   54.030067] 
[   54.030328] sdp getting x1_addr:
[   54.030509] entered dla_get_dma_cube_address(index = 1, offset = 0x1e000):
[   54.030803] entered dla_get_dma_address(index = 1):
[   54.031025] in branch dla_get_dma_address(DESTINATION_DMA):
[   54.031272] entered dla_read_dma_address(index = 1):
[   54.031508] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   54.031787] *phys_addr = 0xc0100000 + 0x0
[   54.032022] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   54.032331] back to dla_get_dma_cube_address: dst_ptr += 0x1e000
[   54.032596] sdp x1_addr = 0xc011e000
[   54.032596] 
[   54.032851] sdp skip getting x2_addr
[   54.032851] 
[   54.033111] sdp skip getting y_addr
[   54.033111] 
[   54.048575] no desc get due to index==-1
[   54.048960] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   54.049644] no desc get due to index==-1
[   54.049917] no desc get due to index==-1
[   54.050163] no desc get due to index==-1
[   54.050413] Enter: dla_op_programmed
[   54.050654] Update dependency operation index 27 ROI 0 DEP_COUNT=2
[   54.051061] Exit: dla_op_programmed
[   54.051346] Exit: dla_program_operation status=0
[   54.051694] Enter: dla_enable_operation
[   54.052002] Enable SDP operation index 25 ROI 0
[   54.053391] Enter: dla_op_enabled
[   54.053701] Update dependency operation index 24 ROI 0 DEP_COUNT=2
[   54.054127] Exit: dla_op_enabled
[   54.054405] Exit: dla_enable_operation status=0
[   54.054737] Exit: dla_submit_operation
[   54.054979] Exit: dla_dequeue_operation
[   54.055228] Enter: dla_free_op_desc op desc index 21 ROI 0
[   54.055588] Exit: dla_free_op_desc
[   54.055866] Exit:dla_op_completion processor SDP group0 status=0
[   54.056308] Exit:dla_handle_events, ret:0
[   54.056632] Enter:dla_handle_events, processor:PDP
[   54.057009] Exit:dla_handle_events, ret:0
[   54.057338] Enter:dla_handle_events, processor:CDP
[   54.057732] Exit:dla_handle_events, ret:0
[   54.058062] Enter:dla_handle_events, processor:RUBIK
[   54.058445] Exit:dla_handle_events, ret:0
[   56.411809] Enter:dla_handle_events, processor:BDMA
[   56.412510] Exit:dla_handle_events, ret:0
[   56.412957] Enter:dla_handle_events, processor:Convolution
[   56.413508] Handle cdma weight done event, processor Convolution group 1
[   56.414220] Handle cdma data done event, processor Convolution group 1
[   56.414866] Handle op complete event, processor Convolution group 1
[   56.415479] Enter:dla_op_completion processor Convolution group1
[   56.416073] Completed Convolution operation index 22 ROI 0
[   56.416627] 23 HWLs done, totally 41 layers
[   56.417093] Enter: dla_dequeue_operation
[   56.417532] Dequeue op from Convolution processor, index=26 ROI=0
[   56.418142] Enter: dla_submit_operation
[   56.418578] Prepare Convolution operation index 26 ROI 0 dep_count 2
[   56.419217] Enter: dla_prepare_operation
[   56.419785] processor:Convolution group:1, rdma_group:0 available
[   56.420399] Enter: dla_read_config
[   56.420857] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   56.421341] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   56.421878] *********************************************************
[   56.422178] NVDLA FW ROI[0]: dla_conv_surface_desc
[   56.422418] ---------------------------------------------------------
[   56.422706] weight_data         = [ dla_data_cube =>
[   56.422960]     type          = 0
[   56.423146]     address       = 1
[   56.423332]     offset        = 40000
[   56.423530]     width         = 3
[   56.423718]     height        = 3
[   56.423909]     channel       = 20
[   56.424121]     size          = 18432
[   56.424321]     line_stride   = 0
[   56.424506]     surf_stride   = 0
[   56.424696]     plane_stride  = 0
[   56.424880] ]
[   56.424901] wmb_data            = [ dla_data_cube =>
[   56.425240]     type          = 0
[   56.425428]     address       = 0
[   56.425621]     offset        = 0
[   56.425809]     width         = 0
[   56.425993]     height        = 0
[   56.426183]     channel       = 0
[   56.426384]     size          = 0
[   56.426586]     line_stride   = 0
[   56.426784]     surf_stride   = 0
[   56.426978]     plane_stride  = 0
[   56.427157] ]
[   56.427174] wgs_data            = [ dla_data_cube =>
[   56.427510]     type          = 0
[   56.427699]     address       = 0
[   56.427885]     offset        = 0
[   56.428076]     width         = 0
[   56.428267]     height        = 0
[   56.428460]     channel       = 0
[   56.428655]     size          = 0
[   56.428847]     line_stride   = 0
[   56.429038]     surf_stride   = 0
[   56.429232]     plane_stride  = 0
[   56.429422] ]
[   56.429439] src_data            = [ dla_data_cube =>
[   56.429790]     type          = 0
[   56.429989]     address       = 2
[   56.430183]     offset        = 4c000
[   56.430382]     width         = 10
[   56.430573]     height        = 10
[   56.430768]     channel       = 20
[   56.430965]     size          = 16384
[   56.431169]     line_stride   = 512
[   56.431362]     surf_stride   = 8192
[   56.431559]     plane_stride  = 0
[   56.431738] ]
[   56.431755] dst_data            = [ dla_data_cube =>
[   56.432088]     type          = 2
[   56.432275]     address       = -1
[   56.432465]     offset        = 0
[   56.432654]     width         = 10
[   56.432852]     height        = 10
[   56.433046]     channel       = 20
[   56.433242]     size          = 16384
[   56.433447]     line_stride   = 512
[   56.433647]     surf_stride   = 8192
[   56.433844]     plane_stride  = 0
[   56.434026] ]
[   56.434049] offset_u            = 0
[   56.434342] in_line_uv_stride   = 0
[   56.434342] 
[   56.434614] *********************************************************
[   56.434909] NVDLA FW ROI[0]: dla_conv_op_desc
[   56.435137] ---------------------------------------------------------
[   56.435432] conv_mode          = 0
[   56.435628] data_reuse         = 0
[   56.435822] weight_reuse       = 0
[   56.436012] skip_data_rls      = 0
[   56.436205] skip_weight_rls    = 0
[   56.436401] entry_per_slice    = 8
[   56.436597] data_format        = 36
[   56.436797] pixel_mapping      = 0
[   56.437006] fetch_grain        = 1
[   56.437200] batch              = 1
[   56.437391] weight_format      = 0
[   56.437595] data_bank          = 1
[   56.437792] weight_bank        = 1
[   56.437990] batch_stride       = 0
[   56.438186] post_extension     = 0
[   56.438384] pixel_override     = 1
[   56.438584] release            = 16
[   56.438787] input_width_csc    = 16
[   56.438980] input_height_csc   = 16
[   56.439181] input_channel_csc  = 32
[   56.439374] kernel_width_csc   = 3
[   56.439567] kernel_height_csc  = 3
[   56.439766] kernel_channel_csc = 32
[   56.439963] input_width_cmac   = 16
[   56.440166] input_height_cmac  = 16
[   56.440365] bytes_per_kernel   = 576
[   56.440566] mean_ry            = 0
[   56.440776] mean_gu            = 0
[   56.440985] mean_bv            = 0
[   56.441180] mean_ax            = 0
[   56.441376] mean_format        = 0
[   56.441582] conv_stride_x      = 1
[   56.441782] conv_stride_y      = 1
[   56.441973] pad_x_left         = 1
[   56.442167] pad_x_right        = 1
[   56.442353] pad_y_top          = 1
[   56.442554] pad_y_bottom       = 1
[   56.442731] dilation_x         = 1
[   56.442908] dilation_y         = 1
[   56.443083] pra_truncate       = 0
[   56.443275] in_precision       = 2
[   56.443453] out_precision      = 2
[   56.443629] pad_val            = 0
[   56.443803] in_cvt             =
[   56.443982] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   56.444238] out_cvt            =
[   56.444418] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   56.444681] 
[   56.444792] Exit: dla_read_config
[   56.444970] Exit: dla_prepare_operation status=0
[   56.445189] Enter: dla_program_operation
[   56.445396] Program Convolution operation index 26 ROI 0 Group[1]
[   56.445973] 
[   56.445973] entered processor_conv_program():
[   56.446261] conv getting weight_address:
[   56.446470] entered dla_get_dma_cube_address(index = 1, offset = 0x40000):
[   56.446767] entered dla_get_dma_address(index = 1):
[   56.447000] in branch dla_get_dma_address(DESTINATION_DMA):
[   56.447250] entered dla_read_dma_address(index = 1):
[   56.447480] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   56.447780] *phys_addr = 0xc0100000 + 0x0
[   56.447983] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   56.448291] back to dla_get_dma_cube_address: dst_ptr += 0x40000
[   56.448558] conv weight_addr = 0xc0140000
[   56.448558] 
[   56.448830] conv getting input_address:
[   56.449026] entered dla_read_input_address():
[   56.449245] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 311296)
[   56.449612] entered dla_get_dma_cube_address(index = 2, offset = 0x4c000):
[   56.449908] entered dla_get_dma_address(index = 2):
[   56.450136] in branch dla_get_dma_address(DESTINATION_DMA):
[   56.450388] entered dla_read_dma_address(index = 2):
[   56.450622] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   56.450912] *phys_addr = 0xc0080000 + 0x0
[   56.451120] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   56.451426] back to dla_get_dma_cube_address: dst_ptr += 0x4c000
[   56.451694] conv input_addr = 0xc00cc000
[   56.451694] 
[   56.455829] no desc get due to index==-1
[   56.456112] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   56.456662] no desc get due to index==-1
[   56.456887] no desc get due to index==-1
[   56.457084] no desc get due to index==-1
[   56.457278] no desc get due to index==-1
[   56.457509] Enter: dla_op_programmed
[   56.457712] Update dependency operation index 28 ROI 0 DEP_COUNT=3
[   56.457992] Update dependency operation index 27 ROI 0 DEP_COUNT=1
[   56.458286] enable SDP in dla_update_dependency as depdency are resolved
[   56.458580] Enter: dla_enable_operation
[   56.458780] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   56.459159] Exit: dla_enable_operation status=0
[   56.459382] Exit: dla_op_programmed
[   56.459567] Exit: dla_program_operation status=0
[   56.459787] Exit: dla_submit_operation
[   56.459984] Exit: dla_dequeue_operation
[   56.460188] Exit:dla_op_completion processor Convolution group1 status=0
[   56.460485] Exit:dla_handle_events, ret:0
[   56.460692] Enter:dla_handle_events, processor:SDP
[   56.460923] Handle op complete event, processor SDP group 1
[   56.461175] Enter:dla_op_completion processor SDP group1
[   56.461423] Completed SDP operation index 23 ROI 0
[   56.461669] Update dependency operation index 24 ROI 0 DEP_COUNT=1
[   56.461948] enable Convolution in dla_update_dependency as depdency are resolved
[   56.462279] Enter: dla_enable_operation
[   56.462482] Enable Convolution operation index 24 ROI 0
[   56.463269] Enter: dla_op_enabled
[   56.463451] Exit: dla_op_enabled
[   56.463627] Exit: dla_enable_operation status=0
[   56.463849] 24 HWLs done, totally 41 layers
[   56.464060] Enter: dla_free_op_desc op desc index 22 ROI 0
[   56.464341] Exit: dla_free_op_desc
[   56.464526] Enter: dla_dequeue_operation
[   56.464728] Dequeue op from SDP processor, index=27 ROI=0
[   56.464976] Enter: dla_submit_operation
[   56.465174] Prepare SDP operation index 27 ROI 0 dep_count 0
[   56.465424] Enter: dla_prepare_operation
[   56.473768] processor:SDP group:1, rdma_group:1 available
[   56.474218] Enter: dla_read_config
[   56.474550] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   56.475305] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   56.476128] *********************************************************
[   56.476595] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   56.476958] ---------------------------------------------------------
[   56.477441] src_data            = [ dla_data_cube =>
[   56.477835]     type          = 2
[   56.478125]     address       = -1
[   56.478412]     offset        = 0
[   56.478703]     width         = 10
[   56.478993]     height        = 10
[   56.479286]     channel       = 20
[   56.479587]     size          = 16384
[   56.479898]     line_stride   = 512
[   56.480203]     surf_stride   = 8192
[   56.480511]     plane_stride  = 0
[   56.480790] ]
[   56.480819] x1_data             = [ dla_data_cube =>
[   56.481342]     type          = 0
[   56.481635]     address       = 1
[   56.481925]     offset        = 1f000
[   56.482244]     width         = 1
[   56.482527]     height        = 1
[   56.482818]     channel       = 20
[   56.483111]     size          = 64
[   56.483408]     line_stride   = 32
[   56.483708]     surf_stride   = 32
[   56.484013]     plane_stride  = 0
[   56.484294] ]
[   56.484322] x2_data             = [ dla_data_cube =>
[   56.484841]     type          = 0
[   56.485139]     address       = 2
[   56.485428]     offset        = 48000
[   56.485744]     width         = 10
[   56.486041]     height        = 10
[   56.486332]     channel       = 20
[   56.486629]     size          = 16384
[   56.486944]     line_stride   = 512
[   56.487249]     surf_stride   = 8192
[   56.487555]     plane_stride  = 0
[   56.487833] ]
[   56.487860] y_data              = [ dla_data_cube =>
[   56.488384]     type          = 0
[   56.488671]     address       = 0
[   56.488961]     offset        = 0
[   56.489246]     width         = 0
[   56.489530]     height        = 0
[   56.489825]     channel       = 0
[   56.490110]     size          = 0
[   56.490390]     line_stride   = 0
[   56.490675]     surf_stride   = 0
[   56.490923]     plane_stride  = 0
[   56.491090] ]
[   56.491108] dst_data            = [ dla_data_cube =>
[   56.491424]     type          = 0
[   56.491615]     address       = 2
[   56.491788]     offset        = 50000
[   56.491971]     width         = 10
[   56.492145]     height        = 10
[   56.492320]     channel       = 20
[   56.492495]     size          = 16384
[   56.492685]     line_stride   = 512
[   56.492868]     surf_stride   = 8192
[   56.493050]     plane_stride  = 0
[   56.493222] ]
[   56.493241] *********************************************************
[   56.493617] NVDLA FW ROI[0]: dla_sdp_op_desc
[   56.493819] ---------------------------------------------------------
[   56.494100] src_precision    = 2
[   56.494277] dst_precision    = 2
[   56.494451] lut_index        = -1
[   56.494625] out_cvt          =
[   56.494801] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   56.495061] conv_mode        = 0
[   56.495236] batch_num        = 1
[   56.495409] batch_stride     = 0
[   56.495578] x1_op            = [ dla_sdp_op =>
[   56.495799]     enable         = 1
[   56.495978]     alu_type       = 2
[   56.496163]     type           = 2
[   56.496344]     mode           = 1
[   56.496526]     act            = 0
[   56.496708]     shift_value    = 0
[   56.496884]     truncate       = 0
[   56.497062]     precision      = 2
[   56.497241]     alu_operand    = 0
[   56.497424]     mul_operand    = 1
[   56.497605] cvt.alu_cvt          =
[   56.497797] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   56.498061] cvt.mul_cvt          =
[   56.498252] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   56.498512] ]
[   56.498631] x2_op            = [ dla_sdp_op =>
[   56.498861]     enable         = 1
[   56.499041]     alu_type       = 2
[   56.499220]     type           = 2
[   56.499405]     mode           = 2
[   56.499590]     act            = 1
[   56.499772]     shift_value    = 0
[   56.499949]     truncate       = 0
[   56.500129]     precision      = 2
[   56.500312]     alu_operand    = 0
[   56.500495]     mul_operand    = 1
[   56.500670] cvt.alu_cvt          =
[   56.500851] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   56.501115] cvt.mul_cvt          =
[   56.501300] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   56.501575] ]
[   56.501696] y_op             = [ dla_sdp_op =>
[   56.501914]     enable         = 0
[   56.502099]     alu_type       = 0
[   56.502288]     type           = 0
[   56.502467]     mode           = 0
[   56.502645]     act            = 0
[   56.502826]     shift_value    = 0
[   56.503009]     truncate       = 0
[   56.503191]     precision      = 0
[   56.503371]     alu_operand    = 0
[   56.503555]     mul_operand    = 0
[   56.503731] cvt.alu_cvt          =
[   56.503915] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   56.504177] cvt.mul_cvt          =
[   56.504356] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   56.504616] ]
[   56.504740] Exit: dla_read_config
[   56.504924] Exit: dla_prepare_operation status=0
[   56.505153] Enter: dla_program_operation
[   56.505356] Program SDP operation index 27 ROI 0 Group[1]
[   56.507242] 
[   56.507242] entered processor_sdp_program():
[   56.507562] sdp skip getting src_addr
[   56.507562] 
[   56.507833] sdp getting dst_addr:
[   56.508014] entered dla_get_dma_cube_address(index = 2, offset = 0x50000):
[   56.508308] entered dla_get_dma_address(index = 2):
[   56.508538] in branch dla_get_dma_address(DESTINATION_DMA):
[   56.508795] entered dla_read_dma_address(index = 2):
[   56.509033] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   56.509318] *phys_addr = 0xc0080000 + 0x0
[   56.509523] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   56.509838] back to dla_get_dma_cube_address: dst_ptr += 0x50000
[   56.510146] sdp dst_addr = 0xc00d0000
[   56.510146] 
[   56.510431] sdp getting x1_addr:
[   56.510614] entered dla_get_dma_cube_address(index = 1, offset = 0x1f000):
[   56.510915] entered dla_get_dma_address(index = 1):
[   56.511143] in branch dla_get_dma_address(DESTINATION_DMA):
[   56.511390] entered dla_read_dma_address(index = 1):
[   56.511626] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   56.511916] *phys_addr = 0xc0100000 + 0x0
[   56.512122] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   56.512427] back to dla_get_dma_cube_address: dst_ptr += 0x1f000
[   56.512695] sdp x1_addr = 0xc011f000
[   56.512695] 
[   56.512954] sdp getting x2_addr:
[   56.513136] entered dla_get_dma_cube_address(index = 2, offset = 0x48000):
[   56.513427] entered dla_get_dma_address(index = 2):
[   56.513660] in branch dla_get_dma_address(DESTINATION_DMA):
[   56.513912] entered dla_read_dma_address(index = 2):
[   56.514147] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   56.514437] *phys_addr = 0xc0080000 + 0x0
[   56.514647] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   56.514953] back to dla_get_dma_cube_address: dst_ptr += 0x48000
[   56.515217] sdp x1_addr = 0xc00c8000
[   56.515217] 
[   56.515478] sdp skip getting y_addr
[   56.515478] 
[   56.526640] no desc get due to index==-1
[   56.527023] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   56.527729] no desc get due to index==-1
[   56.528056] no desc get due to index==-1
[   56.528371] no desc get due to index==-1
[   56.528690] Enter: dla_op_programmed
[   56.529009] Update dependency operation index 29 ROI 0 DEP_COUNT=2
[   56.529474] Exit: dla_op_programmed
[   56.529805] Exit: dla_program_operation status=0
[   56.530161] Enter: dla_enable_operation
[   56.530495] Enable SDP operation index 27 ROI 0
[   56.531991] Enter: dla_op_enabled
[   56.532305] Update dependency operation index 26 ROI 0 DEP_COUNT=2
[   56.532749] Exit: dla_op_enabled
[   56.533038] Exit: dla_enable_operation status=0
[   56.533391] Exit: dla_submit_operation
[   56.533713] Exit: dla_dequeue_operation
[   56.534044] Enter: dla_free_op_desc op desc index 23 ROI 0
[   56.534491] Exit: dla_free_op_desc
[   56.534808] Exit:dla_op_completion processor SDP group1 status=0
[   56.535249] Exit:dla_handle_events, ret:0
[   56.535577] Enter:dla_handle_events, processor:PDP
[   56.535946] Exit:dla_handle_events, ret:0
[   56.536271] Enter:dla_handle_events, processor:CDP
[   56.536646] Exit:dla_handle_events, ret:0
[   56.536972] Enter:dla_handle_events, processor:RUBIK
[   56.537353] Exit:dla_handle_events, ret:0
[   59.240941] Enter:dla_handle_events, processor:BDMA
[   59.241596] Exit:dla_handle_events, ret:0
[   59.242058] Enter:dla_handle_events, processor:Convolution
[   59.242585] Handle cdma weight done event, processor Convolution group 0
[   59.243204] Handle cdma data done event, processor Convolution group 0
[   59.243800] Handle op complete event, processor Convolution group 0
[   59.244378] Enter:dla_op_completion processor Convolution group0
[   59.244930] Completed Convolution operation index 24 ROI 0
[   59.245465] 25 HWLs done, totally 41 layers
[   59.245908] Enter: dla_dequeue_operation
[   59.246333] Dequeue op from Convolution processor, index=28 ROI=0
[   59.246910] Enter: dla_submit_operation
[   59.247333] Prepare Convolution operation index 28 ROI 0 dep_count 2
[   59.247900] Enter: dla_prepare_operation
[   59.248401] processor:Convolution group:0, rdma_group:0 available
[   59.248850] Enter: dla_read_config
[   59.249072] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   59.249536] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   59.250041] *********************************************************
[   59.250321] NVDLA FW ROI[0]: dla_conv_surface_desc
[   59.250547] ---------------------------------------------------------
[   59.250818] weight_data         = [ dla_data_cube =>
[   59.251059]     type          = 0
[   59.251240]     address       = 1
[   59.251424]     offset        = 50000
[   59.251613]     width         = 3
[   59.251800]     height        = 3
[   59.251987]     channel       = 20
[   59.252199]     size          = 36864
[   59.252397]     line_stride   = 0
[   59.252580]     surf_stride   = 0
[   59.252759]     plane_stride  = 0
[   59.252936] ]
[   59.252957] wmb_data            = [ dla_data_cube =>
[   59.253279]     type          = 0
[   59.253456]     address       = 0
[   59.253640]     offset        = 0
[   59.253819]     width         = 0
[   59.254000]     height        = 0
[   59.254179]     channel       = 0
[   59.254407]     size          = 0
[   59.254589]     line_stride   = 0
[   59.254767]     surf_stride   = 0
[   59.254957]     plane_stride  = 0
[   59.255131] ]
[   59.255149] wgs_data            = [ dla_data_cube =>
[   59.255483]     type          = 0
[   59.255660]     address       = 0
[   59.255839]     offset        = 0
[   59.256018]     width         = 0
[   59.256198]     height        = 0
[   59.256379]     channel       = 0
[   59.256558]     size          = 0
[   59.256738]     line_stride   = 0
[   59.256919]     surf_stride   = 0
[   59.257099]     plane_stride  = 0
[   59.257271] ]
[   59.257289] src_data            = [ dla_data_cube =>
[   59.257685]     type          = 0
[   59.257867]     address       = 2
[   59.258048]     offset        = 50000
[   59.258263]     width         = 10
[   59.258446]     height        = 10
[   59.258631]     channel       = 20
[   59.258815]     size          = 16384
[   59.259010]     line_stride   = 512
[   59.259201]     surf_stride   = 8192
[   59.259392]     plane_stride  = 0
[   59.259564] ]
[   59.259582] dst_data            = [ dla_data_cube =>
[   59.259916]     type          = 2
[   59.260096]     address       = -1
[   59.260277]     offset        = 0
[   59.260459]     width         = 8
[   59.260639]     height        = 8
[   59.260819]     channel       = 40
[   59.261001]     size          = 8192
[   59.261188]     line_stride   = 256
[   59.261377]     surf_stride   = 2048
[   59.261570]     plane_stride  = 0
[   59.261746] ]
[   59.261769] offset_u            = 0
[   59.262042] in_line_uv_stride   = 0
[   59.262042] 
[   59.262302] *********************************************************
[   59.262584] NVDLA FW ROI[0]: dla_conv_op_desc
[   59.262792] ---------------------------------------------------------
[   59.263079] conv_mode          = 0
[   59.263263] data_reuse         = 0
[   59.263447] weight_reuse       = 0
[   59.263632] skip_data_rls      = 0
[   59.263809] skip_weight_rls    = 0
[   59.263992] entry_per_slice    = 8
[   59.264173] data_format        = 36
[   59.264355] pixel_mapping      = 0
[   59.264538] fetch_grain        = 1
[   59.264721] batch              = 1
[   59.264902] weight_format      = 0
[   59.265082] data_bank          = 1
[   59.265261] weight_bank        = 2
[   59.265442] batch_stride       = 0
[   59.265630] post_extension     = 0
[   59.265816] pixel_override     = 1
[   59.265998] release            = 16
[   59.266188] input_width_csc    = 16
[   59.266373] input_height_csc   = 16
[   59.266558] input_channel_csc  = 32
[   59.266742] kernel_width_csc   = 3
[   59.266938] kernel_height_csc  = 3
[   59.267126] kernel_channel_csc = 32
[   59.267318] input_width_cmac   = 8
[   59.267498] input_height_cmac  = 8
[   59.267682] bytes_per_kernel   = 576
[   59.267874] mean_ry            = 0
[   59.268060] mean_gu            = 0
[   59.268244] mean_bv            = 0
[   59.268425] mean_ax            = 0
[   59.268605] mean_format        = 0
[   59.268805] conv_stride_x      = 2
[   59.268992] conv_stride_y      = 2
[   59.269172] pad_x_left         = 1
[   59.269357] pad_x_right        = 1
[   59.269537] pad_y_top          = 1
[   59.269736] pad_y_bottom       = 1
[   59.269920] dilation_x         = 1
[   59.270107] dilation_y         = 1
[   59.270288] pra_truncate       = 0
[   59.270471] in_precision       = 2
[   59.270655] out_precision      = 2
[   59.270837] pad_val            = 0
[   59.271018] in_cvt             =
[   59.271191] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   59.271451] out_cvt            =
[   59.271623] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   59.271884] 
[   59.271997] Exit: dla_read_config
[   59.272173] Exit: dla_prepare_operation status=0
[   59.272396] Enter: dla_program_operation
[   59.272602] Program Convolution operation index 28 ROI 0 Group[0]
[   59.273229] 
[   59.273229] entered processor_conv_program():
[   59.273525] conv getting weight_address:
[   59.273733] entered dla_get_dma_cube_address(index = 1, offset = 0x50000):
[   59.274032] entered dla_get_dma_address(index = 1):
[   59.274305] in branch dla_get_dma_address(DESTINATION_DMA):
[   59.274574] entered dla_read_dma_address(index = 1):
[   59.274814] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   59.275139] *phys_addr = 0xc0100000 + 0x0
[   59.275348] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   59.275654] back to dla_get_dma_cube_address: dst_ptr += 0x50000
[   59.275925] conv weight_addr = 0xc0150000
[   59.275925] 
[   59.276201] conv getting input_address:
[   59.276401] entered dla_read_input_address():
[   59.276619] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 327680)
[   59.276971] entered dla_get_dma_cube_address(index = 2, offset = 0x50000):
[   59.277268] entered dla_get_dma_address(index = 2):
[   59.277494] in branch dla_get_dma_address(DESTINATION_DMA):
[   59.277755] entered dla_read_dma_address(index = 2):
[   59.277985] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   59.278277] *phys_addr = 0xc0080000 + 0x0
[   59.278484] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   59.278789] back to dla_get_dma_cube_address: dst_ptr += 0x50000
[   59.279057] conv input_addr = 0xc00d0000
[   59.279057] 
[   59.282571] no desc get due to index==-1
[   59.282845] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   59.283284] no desc get due to index==-1
[   59.283479] no desc get due to index==-1
[   59.283675] no desc get due to index==-1
[   59.283870] no desc get due to index==-1
[   59.284066] Enter: dla_op_programmed
[   59.284259] Update dependency operation index 30 ROI 0 DEP_COUNT=3
[   59.284531] Update dependency operation index 29 ROI 0 DEP_COUNT=1
[   59.284806] enable SDP in dla_update_dependency as depdency are resolved
[   59.285093] Enter: dla_enable_operation
[   59.285292] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   59.285686] Exit: dla_enable_operation status=0
[   59.286049] Exit: dla_op_programmed
[   59.286352] Exit: dla_program_operation status=0
[   59.286717] Exit: dla_submit_operation
[   59.287034] Exit: dla_dequeue_operation
[   59.287366] Exit:dla_op_completion processor Convolution group0 status=0
[   59.287845] Exit:dla_handle_events, ret:0
[   59.288175] Enter:dla_handle_events, processor:SDP
[   59.288548] Handle op complete event, processor SDP group 0
[   59.288974] Enter:dla_op_completion processor SDP group0
[   59.289375] Completed SDP operation index 25 ROI 0
[   59.289769] Update dependency operation index 26 ROI 0 DEP_COUNT=1
[   59.290209] enable Convolution in dla_update_dependency as depdency are resolved
[   59.290760] Enter: dla_enable_operation
[   59.291111] Enable Convolution operation index 26 ROI 0
[   59.292121] Enter: dla_op_enabled
[   59.292424] Exit: dla_op_enabled
[   59.292715] Exit: dla_enable_operation status=0
[   59.293078] 26 HWLs done, totally 41 layers
[   59.293429] Enter: dla_free_op_desc op desc index 24 ROI 0
[   59.293904] Exit: dla_free_op_desc
[   59.294210] Enter: dla_dequeue_operation
[   59.294579] Dequeue op from SDP processor, index=29 ROI=0
[   59.294911] Enter: dla_submit_operation
[   59.295109] Prepare SDP operation index 29 ROI 0 dep_count 0
[   59.295361] Enter: dla_prepare_operation
[   59.303714] processor:SDP group:0, rdma_group:0 available
[   59.304058] Enter: dla_read_config
[   59.304307] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   59.305019] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   59.306059] *********************************************************
[   59.306646] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   59.307099] ---------------------------------------------------------
[   59.307713] src_data            = [ dla_data_cube =>
[   59.308199]     type          = 2
[   59.308568]     address       = -1
[   59.308935]     offset        = 0
[   59.309300]     width         = 8
[   59.309676]     height        = 8
[   59.310077]     channel       = 40
[   59.310458]     size          = 8192
[   59.310849]     line_stride   = 256
[   59.311232]     surf_stride   = 2048
[   59.311620]     plane_stride  = 0
[   59.311977] ]
[   59.312013] x1_data             = [ dla_data_cube =>
[   59.312666]     type          = 0
[   59.313028]     address       = 1
[   59.313402]     offset        = 48000
[   59.313806]     width         = 1
[   59.314175]     height        = 1
[   59.314566]     channel       = 40
[   59.314886]     size          = 128
[   59.315065]     line_stride   = 32
[   59.315246]     surf_stride   = 32
[   59.315422]     plane_stride  = 0
[   59.315591] ]
[   59.315607] x2_data             = [ dla_data_cube =>
[   59.315916]     type          = 0
[   59.316091]     address       = 0
[   59.316265]     offset        = 0
[   59.316441]     width         = 0
[   59.316613]     height        = 0
[   59.316787]     channel       = 0
[   59.316961]     size          = 0
[   59.317136]     line_stride   = 0
[   59.317314]     surf_stride   = 0
[   59.317489]     plane_stride  = 0
[   59.317664] ]
[   59.317681] y_data              = [ dla_data_cube =>
[   59.317997]     type          = 0
[   59.318175]     address       = 0
[   59.318353]     offset        = 0
[   59.318527]     width         = 0
[   59.318702]     height        = 0
[   59.318880]     channel       = 0
[   59.319056]     size          = 0
[   59.319235]     line_stride   = 0
[   59.319411]     surf_stride   = 0
[   59.319587]     plane_stride  = 0
[   59.319761] ]
[   59.319777] dst_data            = [ dla_data_cube =>
[   59.320090]     type          = 0
[   59.320268]     address       = 2
[   59.320445]     offset        = 54000
[   59.320629]     width         = 8
[   59.320804]     height        = 8
[   59.320981]     channel       = 40
[   59.321163]     size          = 8192
[   59.321347]     line_stride   = 256
[   59.321529]     surf_stride   = 2048
[   59.321715]     plane_stride  = 0
[   59.321884] ]
[   59.321903] *********************************************************
[   59.322265] NVDLA FW ROI[0]: dla_sdp_op_desc
[   59.322466] ---------------------------------------------------------
[   59.322736] src_precision    = 2
[   59.322907] dst_precision    = 2
[   59.323084] lut_index        = -1
[   59.323260] out_cvt          =
[   59.323435] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   59.323701] conv_mode        = 0
[   59.323873] batch_num        = 1
[   59.324053] batch_stride     = 0
[   59.324258] x1_op            = [ dla_sdp_op =>
[   59.324480]     enable         = 1
[   59.324661]     alu_type       = 2
[   59.324852]     type           = 2
[   59.325037]     mode           = 1
[   59.325218]     act            = 1
[   59.325400]     shift_value    = 0
[   59.325588]     truncate       = 0
[   59.325774]     precision      = 2
[   59.325953]     alu_operand    = 0
[   59.326129]     mul_operand    = 1
[   59.326303] cvt.alu_cvt          =
[   59.326487] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   59.326744] cvt.mul_cvt          =
[   59.326934] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   59.327193] ]
[   59.327312] x2_op            = [ dla_sdp_op =>
[   59.327530]     enable         = 0
[   59.327708]     alu_type       = 0
[   59.327891]     type           = 0
[   59.328069]     mode           = 0
[   59.328251]     act            = 0
[   59.328438]     shift_value    = 0
[   59.328616]     truncate       = 0
[   59.328816]     precision      = 0
[   59.329001]     alu_operand    = 0
[   59.329184]     mul_operand    = 0
[   59.329360] cvt.alu_cvt          =
[   59.329540] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   59.329801] cvt.mul_cvt          =
[   59.329981] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   59.330240] ]
[   59.330359] y_op             = [ dla_sdp_op =>
[   59.330577]     enable         = 0
[   59.330758]     alu_type       = 0
[   59.330938]     type           = 0
[   59.331118]     mode           = 0
[   59.331298]     act            = 0
[   59.331479]     shift_value    = 0
[   59.331657]     truncate       = 0
[   59.331839]     precision      = 0
[   59.332018]     alu_operand    = 0
[   59.332198]     mul_operand    = 0
[   59.332372] cvt.alu_cvt          =
[   59.332552] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   59.332810] cvt.mul_cvt          =
[   59.332993] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   59.333252] ]
[   59.333373] Exit: dla_read_config
[   59.333560] Exit: dla_prepare_operation status=0
[   59.333785] Enter: dla_program_operation
[   59.333987] Program SDP operation index 29 ROI 0 Group[0]
[   59.335928] 
[   59.335928] entered processor_sdp_program():
[   59.336297] sdp skip getting src_addr
[   59.336297] 
[   59.336633] sdp getting dst_addr:
[   59.336852] entered dla_get_dma_cube_address(index = 2, offset = 0x54000):
[   59.337146] entered dla_get_dma_address(index = 2):
[   59.337369] in branch dla_get_dma_address(DESTINATION_DMA):
[   59.337624] entered dla_read_dma_address(index = 2):
[   59.337854] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   59.338140] *phys_addr = 0xc0080000 + 0x0
[   59.338348] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   59.338655] back to dla_get_dma_cube_address: dst_ptr += 0x54000
[   59.338919] sdp dst_addr = 0xc00d4000
[   59.338919] 
[   59.339184] sdp getting x1_addr:
[   59.339370] entered dla_get_dma_cube_address(index = 1, offset = 0x48000):
[   59.339669] entered dla_get_dma_address(index = 1):
[   59.339895] in branch dla_get_dma_address(DESTINATION_DMA):
[   59.340145] entered dla_read_dma_address(index = 1):
[   59.340378] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   59.340656] *phys_addr = 0xc0100000 + 0x0
[   59.340898] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   59.341202] back to dla_get_dma_cube_address: dst_ptr += 0x48000
[   59.341469] sdp x1_addr = 0xc0148000
[   59.341469] 
[   59.341722] sdp skip getting x2_addr
[   59.341722] 
[   59.341970] sdp skip getting y_addr
[   59.341970] 
[   59.352264] no desc get due to index==-1
[   59.352573] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   59.353360] no desc get due to index==-1
[   59.353759] no desc get due to index==-1
[   59.354152] no desc get due to index==-1
[   59.354546] Enter: dla_op_programmed
[   59.354971] Update dependency operation index 31 ROI 0 DEP_COUNT=2
[   59.355526] Exit: dla_op_programmed
[   59.355904] Exit: dla_program_operation status=0
[   59.356343] Enter: dla_enable_operation
[   59.356747] Enable SDP operation index 29 ROI 0
[   59.358235] Enter: dla_op_enabled
[   59.358620] Update dependency operation index 28 ROI 0 DEP_COUNT=2
[   59.359161] Exit: dla_op_enabled
[   59.359533] Exit: dla_enable_operation status=0
[   59.359973] Exit: dla_submit_operation
[   59.360364] Exit: dla_dequeue_operation
[   59.360766] Enter: dla_free_op_desc op desc index 25 ROI 0
[   59.361339] Exit: dla_free_op_desc
[   59.361745] Exit:dla_op_completion processor SDP group0 status=0
[   59.362286] Exit:dla_handle_events, ret:0
[   59.362688] Enter:dla_handle_events, processor:PDP
[   59.362948] Exit:dla_handle_events, ret:0
[   59.363143] Enter:dla_handle_events, processor:CDP
[   59.363369] Exit:dla_handle_events, ret:0
[   59.363571] Enter:dla_handle_events, processor:RUBIK
[   59.363802] Exit:dla_handle_events, ret:0
[   61.588385] Enter:dla_handle_events, processor:BDMA
[   61.589018] Exit:dla_handle_events, ret:0
[   61.589435] Enter:dla_handle_events, processor:Convolution
[   61.589984] Handle cdma weight done event, processor Convolution group 1
[   61.590609] Handle cdma data done event, processor Convolution group 1
[   61.591261] Handle op complete event, processor Convolution group 1
[   61.591843] Enter:dla_op_completion processor Convolution group1
[   61.592410] Completed Convolution operation index 26 ROI 0
[   61.592946] 27 HWLs done, totally 41 layers
[   61.593383] Enter: dla_dequeue_operation
[   61.593827] Dequeue op from Convolution processor, index=30 ROI=0
[   61.594388] Enter: dla_submit_operation
[   61.594804] Prepare Convolution operation index 30 ROI 0 dep_count 2
[   61.595096] Enter: dla_prepare_operation
[   61.595398] processor:Convolution group:1, rdma_group:0 available
[   61.595668] Enter: dla_read_config
[   61.595889] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   61.596348] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   61.596842] *********************************************************
[   61.597122] NVDLA FW ROI[0]: dla_conv_surface_desc
[   61.597343] ---------------------------------------------------------
[   61.597612] weight_data         = [ dla_data_cube =>
[   61.597844]     type          = 0
[   61.598022]     address       = 1
[   61.598199]     offset        = 60000
[   61.598390]     width         = 3
[   61.598566]     height        = 3
[   61.598747]     channel       = 40
[   61.598930]     size          = 73728
[   61.599122]     line_stride   = 0
[   61.599298]     surf_stride   = 0
[   61.599496]     plane_stride  = 0
[   61.599668] ]
[   61.599689] wmb_data            = [ dla_data_cube =>
[   61.600038]     type          = 0
[   61.600218]     address       = 0
[   61.600394]     offset        = 0
[   61.600570]     width         = 0
[   61.600744]     height        = 0
[   61.600920]     channel       = 0
[   61.601095]     size          = 0
[   61.601273]     line_stride   = 0
[   61.601454]     surf_stride   = 0
[   61.601636]     plane_stride  = 0
[   61.601803] ]
[   61.601822] wgs_data            = [ dla_data_cube =>
[   61.602151]     type          = 0
[   61.602328]     address       = 0
[   61.602500]     offset        = 0
[   61.602674]     width         = 0
[   61.602847]     height        = 0
[   61.603020]     channel       = 0
[   61.603196]     size          = 0
[   61.603372]     line_stride   = 0
[   61.603549]     surf_stride   = 0
[   61.603729]     plane_stride  = 0
[   61.603901] ]
[   61.603917] src_data            = [ dla_data_cube =>
[   61.604236]     type          = 0
[   61.604416]     address       = 2
[   61.604595]     offset        = 54000
[   61.604781]     width         = 8
[   61.604961]     height        = 8
[   61.605137]     channel       = 40
[   61.605323]     size          = 8192
[   61.605510]     line_stride   = 256
[   61.605707]     surf_stride   = 2048
[   61.605897]     plane_stride  = 0
[   61.606070] ]
[   61.606086] dst_data            = [ dla_data_cube =>
[   61.606409]     type          = 2
[   61.606589]     address       = -1
[   61.606769]     offset        = 0
[   61.606950]     width         = 8
[   61.607124]     height        = 8
[   61.607302]     channel       = 40
[   61.607521]     size          = 8192
[   61.607714]     line_stride   = 256
[   61.607899]     surf_stride   = 2048
[   61.608088]     plane_stride  = 0
[   61.608275] ]
[   61.608297] offset_u            = 0
[   61.608571] in_line_uv_stride   = 0
[   61.608571] 
[   61.608826] *********************************************************
[   61.609099] NVDLA FW ROI[0]: dla_conv_op_desc
[   61.609302] ---------------------------------------------------------
[   61.609582] conv_mode          = 0
[   61.609765] data_reuse         = 0
[   61.609942] weight_reuse       = 0
[   61.610124] skip_data_rls      = 0
[   61.610303] skip_weight_rls    = 0
[   61.610483] entry_per_slice    = 8
[   61.610665] data_format        = 36
[   61.610849] pixel_mapping      = 0
[   61.611031] fetch_grain        = 1
[   61.611208] batch              = 1
[   61.611388] weight_format      = 0
[   61.611565] data_bank          = 1
[   61.611747] weight_bank        = 3
[   61.611926] batch_stride       = 0
[   61.612107] post_extension     = 0
[   61.612286] pixel_override     = 1
[   61.612469] release            = 8
[   61.612648] input_width_csc    = 8
[   61.612825] input_height_csc   = 8
[   61.613004] input_channel_csc  = 64
[   61.613182] kernel_width_csc   = 3
[   61.613361] kernel_height_csc  = 3
[   61.613539] kernel_channel_csc = 64
[   61.613736] input_width_cmac   = 8
[   61.613919] input_height_cmac  = 8
[   61.614100] bytes_per_kernel   = 1152
[   61.614293] mean_ry            = 0
[   61.614472] mean_gu            = 0
[   61.614675] mean_bv            = 0
[   61.614859] mean_ax            = 0
[   61.615038] mean_format        = 0
[   61.615220] conv_stride_x      = 1
[   61.615399] conv_stride_y      = 1
[   61.615580] pad_x_left         = 1
[   61.615761] pad_x_right        = 1
[   61.615943] pad_y_top          = 1
[   61.616128] pad_y_bottom       = 1
[   61.616325] dilation_x         = 1
[   61.616512] dilation_y         = 1
[   61.616696] pra_truncate       = 0
[   61.616877] in_precision       = 2
[   61.617057] out_precision      = 2
[   61.617237] pad_val            = 0
[   61.617415] in_cvt             =
[   61.617605] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   61.617871] out_cvt            =
[   61.618048] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   61.618315] 
[   61.618427] Exit: dla_read_config
[   61.618613] Exit: dla_prepare_operation status=0
[   61.618835] Enter: dla_program_operation
[   61.619041] Program Convolution operation index 30 ROI 0 Group[1]
[   61.619586] 
[   61.619586] entered processor_conv_program():
[   61.619884] conv getting weight_address:
[   61.620090] entered dla_get_dma_cube_address(index = 1, offset = 0x60000):
[   61.620383] entered dla_get_dma_address(index = 1):
[   61.620612] in branch dla_get_dma_address(DESTINATION_DMA):
[   61.620858] entered dla_read_dma_address(index = 1):
[   61.621088] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   61.621392] *phys_addr = 0xc0100000 + 0x0
[   61.621607] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   61.621924] back to dla_get_dma_cube_address: dst_ptr += 0x60000
[   61.622188] conv weight_addr = 0xc0160000
[   61.622188] 
[   61.622464] conv getting input_address:
[   61.622661] entered dla_read_input_address():
[   61.622876] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 344064)
[   61.623234] entered dla_get_dma_cube_address(index = 2, offset = 0x54000):
[   61.623524] entered dla_get_dma_address(index = 2):
[   61.623751] in branch dla_get_dma_address(DESTINATION_DMA):
[   61.623997] entered dla_read_dma_address(index = 2):
[   61.624298] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   61.624589] *phys_addr = 0xc0080000 + 0x0
[   61.624796] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   61.625123] back to dla_get_dma_cube_address: dst_ptr += 0x54000
[   61.625391] conv input_addr = 0xc00d4000
[   61.625391] 
[   61.628866] no desc get due to index==-1
[   61.629155] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   61.629721] no desc get due to index==-1
[   61.630048] no desc get due to index==-1
[   61.630364] no desc get due to index==-1
[   61.630683] no desc get due to index==-1
[   61.631005] Enter: dla_op_programmed
[   61.631317] Update dependency operation index 32 ROI 0 DEP_COUNT=2
[   61.631771] Update dependency operation index 31 ROI 0 DEP_COUNT=1
[   61.632215] enable SDP in dla_update_dependency as depdency are resolved
[   61.632688] Enter: dla_enable_operation
[   61.633008] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   61.633643] Exit: dla_enable_operation status=0
[   61.633997] Exit: dla_op_programmed
[   61.634300] Exit: dla_program_operation status=0
[   61.634664] Exit: dla_submit_operation
[   61.634980] Exit: dla_dequeue_operation
[   61.635313] Exit:dla_op_completion processor Convolution group1 status=0
[   61.635782] Exit:dla_handle_events, ret:0
[   61.636112] Enter:dla_handle_events, processor:SDP
[   61.636478] Handle op complete event, processor SDP group 1
[   61.636896] Enter:dla_op_completion processor SDP group1
[   61.637296] Completed SDP operation index 27 ROI 0
[   61.637699] Update dependency operation index 28 ROI 0 DEP_COUNT=1
[   61.638017] enable Convolution in dla_update_dependency as depdency are resolved
[   61.638335] Enter: dla_enable_operation
[   61.638533] Enable Convolution operation index 28 ROI 0
[   61.639329] Enter: dla_op_enabled
[   61.639509] Exit: dla_op_enabled
[   61.639682] Exit: dla_enable_operation status=0
[   61.639898] 28 HWLs done, totally 41 layers
[   61.640107] Enter: dla_free_op_desc op desc index 26 ROI 0
[   61.640388] Exit: dla_free_op_desc
[   61.640572] Enter: dla_dequeue_operation
[   61.640790] Dequeue op from SDP processor, index=31 ROI=0
[   61.641058] Enter: dla_submit_operation
[   61.641256] Prepare SDP operation index 31 ROI 0 dep_count 0
[   61.641507] Enter: dla_prepare_operation
[   61.657111] processor:SDP group:1, rdma_group:1 available
[   61.657673] Enter: dla_read_config
[   61.658078] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   61.658991] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   61.660012] *********************************************************
[   61.660610] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   61.661044] ---------------------------------------------------------
[   61.661604] src_data            = [ dla_data_cube =>
[   61.662105]     type          = 2
[   61.662460]     address       = -1
[   61.662824]     offset        = 0
[   61.663182]     width         = 8
[   61.663538]     height        = 8
[   61.663897]     channel       = 40
[   61.664260]     size          = 8192
[   61.664637]     line_stride   = 256
[   61.665008]     surf_stride   = 2048
[   61.665389]     plane_stride  = 0
[   61.665753] ]
[   61.665789] x1_data             = [ dla_data_cube =>
[   61.666126]     type          = 0
[   61.666299]     address       = 1
[   61.666469]     offset        = 49000
[   61.666656]     width         = 1
[   61.666835]     height        = 1
[   61.667007]     channel       = 40
[   61.667193]     size          = 128
[   61.667372]     line_stride   = 32
[   61.667556]     surf_stride   = 32
[   61.667736]     plane_stride  = 0
[   61.667909] ]
[   61.667927] x2_data             = [ dla_data_cube =>
[   61.668249]     type          = 0
[   61.668424]     address       = 0
[   61.668595]     offset        = 0
[   61.668762]     width         = 0
[   61.668931]     height        = 0
[   61.669100]     channel       = 0
[   61.669273]     size          = 0
[   61.669448]     line_stride   = 0
[   61.669622]     surf_stride   = 0
[   61.669797]     plane_stride  = 0
[   61.669965] ]
[   61.669983] y_data              = [ dla_data_cube =>
[   61.670307]     type          = 0
[   61.670479]     address       = 0
[   61.670655]     offset        = 0
[   61.670832]     width         = 0
[   61.671008]     height        = 0
[   61.671184]     channel       = 0
[   61.671360]     size          = 0
[   61.671535]     line_stride   = 0
[   61.671709]     surf_stride   = 0
[   61.671885]     plane_stride  = 0
[   61.672054] ]
[   61.672070] dst_data            = [ dla_data_cube =>
[   61.672391]     type          = 0
[   61.672570]     address       = 2
[   61.672746]     offset        = 56000
[   61.672930]     width         = 8
[   61.673108]     height        = 8
[   61.673284]     channel       = 40
[   61.673465]     size          = 8192
[   61.673655]     line_stride   = 256
[   61.673842]     surf_stride   = 2048
[   61.674028]     plane_stride  = 0
[   61.674241] ]
[   61.674260] *********************************************************
[   61.674637] NVDLA FW ROI[0]: dla_sdp_op_desc
[   61.674853] ---------------------------------------------------------
[   61.675127] src_precision    = 2
[   61.675301] dst_precision    = 2
[   61.675476] lut_index        = -1
[   61.675649] out_cvt          =
[   61.675825] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   61.676090] conv_mode        = 0
[   61.676262] batch_num        = 1
[   61.676440] batch_stride     = 0
[   61.676614] x1_op            = [ dla_sdp_op =>
[   61.676831]     enable         = 1
[   61.677011]     alu_type       = 2
[   61.677190]     type           = 2
[   61.677371]     mode           = 1
[   61.677561]     act            = 0
[   61.677744]     shift_value    = 0
[   61.677926]     truncate       = 0
[   61.678112]     precision      = 2
[   61.678293]     alu_operand    = 0
[   61.678476]     mul_operand    = 1
[   61.678654] cvt.alu_cvt          =
[   61.678843] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   61.679103] cvt.mul_cvt          =
[   61.679295] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   61.679558] ]
[   61.679677] x2_op            = [ dla_sdp_op =>
[   61.679896]     enable         = 0
[   61.680077]     alu_type       = 0
[   61.680257]     type           = 0
[   61.680435]     mode           = 0
[   61.680620]     act            = 0
[   61.680797]     shift_value    = 0
[   61.680979]     truncate       = 0
[   61.681161]     precision      = 0
[   61.681339]     alu_operand    = 0
[   61.681522]     mul_operand    = 0
[   61.681703] cvt.alu_cvt          =
[   61.681886] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   61.682146] cvt.mul_cvt          =
[   61.682327] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   61.682588] ]
[   61.682706] y_op             = [ dla_sdp_op =>
[   61.682922]     enable         = 0
[   61.683128]     alu_type       = 0
[   61.683314]     type           = 0
[   61.683496]     mode           = 0
[   61.683677]     act            = 0
[   61.683857]     shift_value    = 0
[   61.684041]     truncate       = 0
[   61.684223]     precision      = 0
[   61.684403]     alu_operand    = 0
[   61.684589]     mul_operand    = 0
[   61.684764] cvt.alu_cvt          =
[   61.684949] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   61.685207] cvt.mul_cvt          =
[   61.685389] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   61.685669] ]
[   61.685794] Exit: dla_read_config
[   61.685983] Exit: dla_prepare_operation status=0
[   61.686219] Enter: dla_program_operation
[   61.686425] Program SDP operation index 31 ROI 0 Group[1]
[   61.688461] 
[   61.688461] entered processor_sdp_program():
[   61.688771] sdp skip getting src_addr
[   61.688771] 
[   61.689098] sdp getting dst_addr:
[   61.689329] entered dla_get_dma_cube_address(index = 2, offset = 0x56000):
[   61.689706] entered dla_get_dma_address(index = 2):
[   61.689991] in branch dla_get_dma_address(DESTINATION_DMA):
[   61.690305] entered dla_read_dma_address(index = 2):
[   61.690600] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   61.690927] *phys_addr = 0xc0080000 + 0x0
[   61.691131] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   61.691435] back to dla_get_dma_cube_address: dst_ptr += 0x56000
[   61.691703] sdp dst_addr = 0xc00d6000
[   61.691703] 
[   61.691966] sdp getting x1_addr:
[   61.692144] entered dla_get_dma_cube_address(index = 1, offset = 0x49000):
[   61.692439] entered dla_get_dma_address(index = 1):
[   61.692669] in branch dla_get_dma_address(DESTINATION_DMA):
[   61.692924] entered dla_read_dma_address(index = 1):
[   61.693158] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   61.693447] *phys_addr = 0xc0100000 + 0x0
[   61.693655] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   61.693973] back to dla_get_dma_cube_address: dst_ptr += 0x49000
[   61.694241] sdp x1_addr = 0xc0149000
[   61.694241] 
[   61.694495] sdp skip getting x2_addr
[   61.694495] 
[   61.694749] sdp skip getting y_addr
[   61.694749] 
[   61.704378] no desc get due to index==-1
[   61.704641] no desc get due to index==-1
[   61.705039] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   61.705931] no desc get due to index==-1
[   61.706341] no desc get due to index==-1
[   61.706740] no desc get due to index==-1
[   61.707179] Enter: dla_op_programmed
[   61.707622] Exit: dla_op_programmed
[   61.708010] Exit: dla_program_operation status=0
[   61.708464] Enter: dla_enable_operation
[   61.708871] Enable SDP operation index 31 ROI 0
[   61.710246] Enter: dla_op_enabled
[   61.710634] Update dependency operation index 30 ROI 0 DEP_COUNT=2
[   61.711176] Exit: dla_op_enabled
[   61.711528] Exit: dla_enable_operation status=0
[   61.711968] Exit: dla_submit_operation
[   61.712350] Exit: dla_dequeue_operation
[   61.712752] Enter: dla_free_op_desc op desc index 27 ROI 0
[   61.713300] Exit: dla_free_op_desc
[   61.713707] Exit:dla_op_completion processor SDP group1 status=0
[   61.714040] Exit:dla_handle_events, ret:0
[   61.714236] Enter:dla_handle_events, processor:PDP
[   61.714459] Exit:dla_handle_events, ret:0
[   61.714659] Enter:dla_handle_events, processor:CDP
[   61.714886] Exit:dla_handle_events, ret:0
[   61.715086] Enter:dla_handle_events, processor:RUBIK
[   61.715319] Exit:dla_handle_events, ret:0
[   63.226640] Enter:dla_handle_events, processor:BDMA
[   63.227334] Exit:dla_handle_events, ret:0
[   63.227796] Enter:dla_handle_events, processor:Convolution
[   63.228427] Handle cdma weight done event, processor Convolution group 0
[   63.229175] Handle cdma data done event, processor Convolution group 0
[   63.229957] Handle op complete event, processor Convolution group 0
[   63.230713] Enter:dla_op_completion processor Convolution group0
[   63.231375] Completed Convolution operation index 28 ROI 0
[   63.232058] 29 HWLs done, totally 41 layers
[   63.232575] Enter: dla_dequeue_operation
[   63.233077] Dequeue op from Convolution processor, index=32 ROI=0
[   63.233781] Enter: dla_submit_operation
[   63.234040] Prepare Convolution operation index 32 ROI 0 dep_count 1
[   63.234350] Enter: dla_prepare_operation
[   63.234673] processor:Convolution group:0, rdma_group:0 available
[   63.234964] Enter: dla_read_config
[   63.235211] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   63.235712] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   63.236269] *********************************************************
[   63.236586] NVDLA FW ROI[0]: dla_conv_surface_desc
[   63.236826] ---------------------------------------------------------
[   63.237135] weight_data         = [ dla_data_cube =>
[   63.237509]     type          = 0
[   63.237815]     address       = 1
[   63.238053]     offset        = 4a000
[   63.238263]     width         = 1
[   63.238456]     height        = 1
[   63.238662]     channel       = 20
[   63.238860]     size          = 4096
[   63.239069]     line_stride   = 0
[   63.239264]     surf_stride   = 0
[   63.239465]     plane_stride  = 0
[   63.239653] ]
[   63.239674] wmb_data            = [ dla_data_cube =>
[   63.240068]     type          = 0
[   63.240265]     address       = 0
[   63.240463]     offset        = 0
[   63.240656]     width         = 0
[   63.240886]     height        = 0
[   63.241085]     channel       = 0
[   63.241278]     size          = 0
[   63.241473]     line_stride   = 0
[   63.241676]     surf_stride   = 0
[   63.241871]     plane_stride  = 0
[   63.242059] ]
[   63.242076] wgs_data            = [ dla_data_cube =>
[   63.242426]     type          = 0
[   63.242620]     address       = 0
[   63.242809]     offset        = 0
[   63.243002]     width         = 0
[   63.243197]     height        = 0
[   63.243402]     channel       = 0
[   63.243598]     size          = 0
[   63.243796]     line_stride   = 0
[   63.243991]     surf_stride   = 0
[   63.244185]     plane_stride  = 0
[   63.244379] ]
[   63.244396] src_data            = [ dla_data_cube =>
[   63.244742]     type          = 0
[   63.244938]     address       = 2
[   63.245135]     offset        = 50000
[   63.245338]     width         = 10
[   63.245536]     height        = 10
[   63.245748]     channel       = 20
[   63.245947]     size          = 16384
[   63.246152]     line_stride   = 512
[   63.246356]     surf_stride   = 8192
[   63.246568]     plane_stride  = 0
[   63.246758] ]
[   63.246775] dst_data            = [ dla_data_cube =>
[   63.247131]     type          = 2
[   63.247329]     address       = -1
[   63.247524]     offset        = 0
[   63.247718]     width         = 8
[   63.247913]     height        = 8
[   63.248109]     channel       = 40
[   63.248304]     size          = 8192
[   63.248516]     line_stride   = 256
[   63.248720]     surf_stride   = 2048
[   63.248930]     plane_stride  = 0
[   63.249118] ]
[   63.249140] offset_u            = 0
[   63.249446] in_line_uv_stride   = 0
[   63.249446] 
[   63.249730] *********************************************************
[   63.250027] NVDLA FW ROI[0]: dla_conv_op_desc
[   63.250258] ---------------------------------------------------------
[   63.250570] conv_mode          = 0
[   63.250768] data_reuse         = 0
[   63.250967] weight_reuse       = 0
[   63.251161] skip_data_rls      = 0
[   63.251360] skip_weight_rls    = 0
[   63.251554] entry_per_slice    = 8
[   63.251756] data_format        = 36
[   63.251957] pixel_mapping      = 0
[   63.252166] fetch_grain        = 1
[   63.252443] batch              = 1
[   63.252751] weight_format      = 0
[   63.253028] data_bank          = 1
[   63.253231] weight_bank        = 1
[   63.253430] batch_stride       = 0
[   63.253633] post_extension     = 0
[   63.253836] pixel_override     = 1
[   63.254051] release            = 16
[   63.254259] input_width_csc    = 16
[   63.254468] input_height_csc   = 16
[   63.254674] input_channel_csc  = 32
[   63.254885] kernel_width_csc   = 1
[   63.255095] kernel_height_csc  = 1
[   63.255296] kernel_channel_csc = 32
[   63.255503] input_width_cmac   = 8
[   63.255717] input_height_cmac  = 8
[   63.255921] bytes_per_kernel   = 64
[   63.256126] mean_ry            = 0
[   63.256327] mean_gu            = 0
[   63.256532] mean_bv            = 0
[   63.256734] mean_ax            = 0
[   63.256934] mean_format        = 0
[   63.257132] conv_stride_x      = 2
[   63.257330] conv_stride_y      = 2
[   63.257580] pad_x_left         = 0
[   63.257783] pad_x_right        = 0
[   63.257983] pad_y_top          = 0
[   63.258198] pad_y_bottom       = 0
[   63.258423] dilation_x         = 1
[   63.258617] dilation_y         = 1
[   63.258810] pra_truncate       = 0
[   63.258991] in_precision       = 2
[   63.259184] out_precision      = 2
[   63.259377] pad_val            = 0
[   63.259566] in_cvt             =
[   63.259754] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   63.260042] out_cvt            =
[   63.260235] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   63.260527] 
[   63.260650] Exit: dla_read_config
[   63.260853] Exit: dla_prepare_operation status=0
[   63.261100] Enter: dla_program_operation
[   63.261331] Program Convolution operation index 32 ROI 0 Group[0]
[   63.261930] 
[   63.261930] entered processor_conv_program():
[   63.262254] conv getting weight_address:
[   63.262482] entered dla_get_dma_cube_address(index = 1, offset = 0x4a000):
[   63.262819] entered dla_get_dma_address(index = 1):
[   63.263069] in branch dla_get_dma_address(DESTINATION_DMA):
[   63.263347] entered dla_read_dma_address(index = 1):
[   63.263606] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   63.263934] *phys_addr = 0xc0100000 + 0x0
[   63.264165] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   63.264504] back to dla_get_dma_cube_address: dst_ptr += 0x4a000
[   63.264799] conv weight_addr = 0xc014a000
[   63.264799] 
[   63.265091] conv getting input_address:
[   63.265303] entered dla_read_input_address():
[   63.265540] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 327680)
[   63.265938] entered dla_get_dma_cube_address(index = 2, offset = 0x50000):
[   63.266260] entered dla_get_dma_address(index = 2):
[   63.266514] in branch dla_get_dma_address(DESTINATION_DMA):
[   63.266795] entered dla_read_dma_address(index = 2):
[   63.267057] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   63.267382] *phys_addr = 0xc0080000 + 0x0
[   63.267615] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   63.267952] back to dla_get_dma_cube_address: dst_ptr += 0x50000
[   63.268250] conv input_addr = 0xc00d0000
[   63.268250] 
[   63.271733] no desc get due to index==-1
[   63.272050] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   63.272692] no desc get due to index==-1
[   63.272947] no desc get due to index==-1
[   63.273165] no desc get due to index==-1
[   63.273380] no desc get due to index==-1
[   63.273610] Enter: dla_op_programmed
[   63.273926] Update dependency operation index 34 ROI 0 DEP_COUNT=3
[   63.274488] Update dependency operation index 33 ROI 0 DEP_COUNT=2
[   63.275005] Exit: dla_op_programmed
[   63.275325] Exit: dla_program_operation status=0
[   63.275681] Exit: dla_submit_operation
[   63.275997] Exit: dla_dequeue_operation
[   63.276330] Exit:dla_op_completion processor Convolution group0 status=0
[   63.276808] Exit:dla_handle_events, ret:0
[   63.277136] Enter:dla_handle_events, processor:SDP
[   63.277517] Handle op complete event, processor SDP group 0
[   63.277947] Enter:dla_op_completion processor SDP group0
[   63.278357] Completed SDP operation index 29 ROI 0
[   63.278735] Update dependency operation index 30 ROI 0 DEP_COUNT=1
[   63.279177] enable Convolution in dla_update_dependency as depdency are resolved
[   63.279710] Enter: dla_enable_operation
[   63.280032] Enable Convolution operation index 30 ROI 0
[   63.281008] Enter: dla_op_enabled
[   63.281310] Exit: dla_op_enabled
[   63.281614] Exit: dla_enable_operation status=0
[   63.281921] 30 HWLs done, totally 41 layers
[   63.282133] Enter: dla_free_op_desc op desc index 28 ROI 0
[   63.282405] Exit: dla_free_op_desc
[   63.282594] Enter: dla_dequeue_operation
[   63.282799] Dequeue op from SDP processor, index=33 ROI=0
[   63.283044] Enter: dla_submit_operation
[   63.283266] Prepare SDP operation index 33 ROI 0 dep_count 1
[   63.283528] Enter: dla_prepare_operation
[   63.305456] processor:SDP group:0, rdma_group:0 available
[   63.306126] Enter: dla_read_config
[   63.306636] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   63.307707] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   63.308953] *********************************************************
[   63.309430] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   63.309812] ---------------------------------------------------------
[   63.310266] src_data            = [ dla_data_cube =>
[   63.310651]     type          = 2
[   63.310895]     address       = -1
[   63.311072]     offset        = 0
[   63.311248]     width         = 8
[   63.311421]     height        = 8
[   63.311596]     channel       = 40
[   63.311772]     size          = 8192
[   63.311954]     line_stride   = 256
[   63.312131]     surf_stride   = 2048
[   63.312309]     plane_stride  = 0
[   63.312476] ]
[   63.312493] x1_data             = [ dla_data_cube =>
[   63.312798]     type          = 0
[   63.312972]     address       = 1
[   63.313142]     offset        = 4b000
[   63.313340]     width         = 1
[   63.313515]     height        = 1
[   63.313700]     channel       = 40
[   63.313881]     size          = 128
[   63.314064]     line_stride   = 32
[   63.314241]     surf_stride   = 32
[   63.314421]     plane_stride  = 0
[   63.314592] ]
[   63.314608] x2_data             = [ dla_data_cube =>
[   63.314929]     type          = 0
[   63.315106]     address       = 2
[   63.315284]     offset        = 56000
[   63.315471]     width         = 8
[   63.315644]     height        = 8
[   63.315821]     channel       = 40
[   63.315997]     size          = 8192
[   63.316180]     line_stride   = 256
[   63.316361]     surf_stride   = 2048
[   63.316542]     plane_stride  = 0
[   63.316712] ]
[   63.316729] y_data              = [ dla_data_cube =>
[   63.317048]     type          = 0
[   63.317226]     address       = 0
[   63.317399]     offset        = 0
[   63.317582]     width         = 0
[   63.317760]     height        = 0
[   63.317940]     channel       = 0
[   63.318117]     size          = 0
[   63.318294]     line_stride   = 0
[   63.318469]     surf_stride   = 0
[   63.318647]     plane_stride  = 0
[   63.318815] ]
[   63.318832] dst_data            = [ dla_data_cube =>
[   63.319145]     type          = 0
[   63.319322]     address       = 2
[   63.319496]     offset        = 58000
[   63.319684]     width         = 8
[   63.319858]     height        = 8
[   63.320033]     channel       = 40
[   63.320215]     size          = 8192
[   63.320402]     line_stride   = 256
[   63.320588]     surf_stride   = 2048
[   63.320774]     plane_stride  = 0
[   63.320944] ]
[   63.320962] *********************************************************
[   63.321324] NVDLA FW ROI[0]: dla_sdp_op_desc
[   63.321525] ---------------------------------------------------------
[   63.321813] src_precision    = 2
[   63.321984] dst_precision    = 2
[   63.322161] lut_index        = -1
[   63.322337] out_cvt          =
[   63.322516] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   63.322778] conv_mode        = 0
[   63.322952] batch_num        = 1
[   63.323126] batch_stride     = 0
[   63.323297] x1_op            = [ dla_sdp_op =>
[   63.323510]     enable         = 1
[   63.323688]     alu_type       = 2
[   63.323867]     type           = 2
[   63.324082]     mode           = 1
[   63.324272]     act            = 0
[   63.324470]     shift_value    = 0
[   63.324653]     truncate       = 0
[   63.324832]     precision      = 2
[   63.325014]     alu_operand    = 0
[   63.325193]     mul_operand    = 1
[   63.325368] cvt.alu_cvt          =
[   63.325562] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   63.325825] cvt.mul_cvt          =
[   63.326016] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   63.326278] ]
[   63.326394] x2_op            = [ dla_sdp_op =>
[   63.326607]     enable         = 1
[   63.326789]     alu_type       = 2
[   63.326987]     type           = 2
[   63.327173]     mode           = 2
[   63.327357]     act            = 1
[   63.327535]     shift_value    = 0
[   63.327713]     truncate       = 0
[   63.327891]     precision      = 2
[   63.328071]     alu_operand    = 0
[   63.328256]     mul_operand    = 1
[   63.328432] cvt.alu_cvt          =
[   63.328615] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   63.328873] cvt.mul_cvt          =
[   63.329049] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   63.329304] ]
[   63.329420] y_op             = [ dla_sdp_op =>
[   63.329638]     enable         = 0
[   63.329818]     alu_type       = 0
[   63.329998]     type           = 0
[   63.330177]     mode           = 0
[   63.330358]     act            = 0
[   63.330540]     shift_value    = 0
[   63.330723]     truncate       = 0
[   63.330901]     precision      = 0
[   63.331084]     alu_operand    = 0
[   63.331268]     mul_operand    = 0
[   63.331441] cvt.alu_cvt          =
[   63.331618] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   63.331875] cvt.mul_cvt          =
[   63.332051] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   63.332316] ]
[   63.332440] Exit: dla_read_config
[   63.332622] Exit: dla_prepare_operation status=0
[   63.332842] Enter: dla_program_operation
[   63.333043] Program SDP operation index 33 ROI 0 Group[0]
[   63.334588] 
[   63.334588] entered processor_sdp_program():
[   63.334922] sdp skip getting src_addr
[   63.334922] 
[   63.335257] sdp getting dst_addr:
[   63.335492] entered dla_get_dma_cube_address(index = 2, offset = 0x58000):
[   63.335844] entered dla_get_dma_address(index = 2):
[   63.336075] in branch dla_get_dma_address(DESTINATION_DMA):
[   63.336328] entered dla_read_dma_address(index = 2):
[   63.336567] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   63.336853] *phys_addr = 0xc0080000 + 0x0
[   63.337057] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   63.337366] back to dla_get_dma_cube_address: dst_ptr += 0x58000
[   63.337632] sdp dst_addr = 0xc00d8000
[   63.337632] 
[   63.337893] sdp getting x1_addr:
[   63.338073] entered dla_get_dma_cube_address(index = 1, offset = 0x4b000):
[   63.338370] entered dla_get_dma_address(index = 1):
[   63.338595] in branch dla_get_dma_address(DESTINATION_DMA):
[   63.338849] entered dla_read_dma_address(index = 1):
[   63.339088] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   63.339372] *phys_addr = 0xc0100000 + 0x0
[   63.339584] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   63.339894] back to dla_get_dma_cube_address: dst_ptr += 0x4b000
[   63.340163] sdp x1_addr = 0xc014b000
[   63.340163] 
[   63.340420] sdp getting x2_addr:
[   63.340617] entered dla_get_dma_cube_address(index = 2, offset = 0x56000):
[   63.340960] entered dla_get_dma_address(index = 2):
[   63.341190] in branch dla_get_dma_address(DESTINATION_DMA):
[   63.341434] entered dla_read_dma_address(index = 2):
[   63.341700] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   63.341981] *phys_addr = 0xc0080000 + 0x0
[   63.342183] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   63.342491] back to dla_get_dma_cube_address: dst_ptr += 0x56000
[   63.342763] sdp x1_addr = 0xc00d6000
[   63.342763] 
[   63.343019] sdp skip getting y_addr
[   63.343019] 
[   63.353250] no desc get due to index==-1
[   63.353645] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   63.354344] no desc get due to index==-1
[   63.354673] no desc get due to index==-1
[   63.354995] no desc get due to index==-1
[   63.355316] Enter: dla_op_programmed
[   63.355627] Update dependency operation index 35 ROI 0 DEP_COUNT=2
[   63.356072] Exit: dla_op_programmed
[   63.356371] Exit: dla_program_operation status=0
[   63.356729] Exit: dla_submit_operation
[   63.357039] Exit: dla_dequeue_operation
[   63.357399] Enter: dla_free_op_desc op desc index 29 ROI 0
[   63.357905] Exit: dla_free_op_desc
[   63.358218] Exit:dla_op_completion processor SDP group0 status=0
[   63.358660] Exit:dla_handle_events, ret:0
[   63.358985] Enter:dla_handle_events, processor:PDP
[   63.359353] Exit:dla_handle_events, ret:0
[   63.359677] Enter:dla_handle_events, processor:CDP
[   63.360045] Exit:dla_handle_events, ret:0
[   63.360387] Enter:dla_handle_events, processor:RUBIK
[   63.360776] Exit:dla_handle_events, ret:0
[   63.391235] Enter:dla_handle_events, processor:BDMA
[   63.391655] Exit:dla_handle_events, ret:0
[   63.391872] Enter:dla_handle_events, processor:Convolution
[   63.392124] Handle cdma data done event, processor Convolution group 1
[   63.392421] Exit:dla_handle_events, ret:0
[   63.392624] Enter:dla_handle_events, processor:SDP
[   63.392853] Exit:dla_handle_events, ret:0
[   63.393052] Enter:dla_handle_events, processor:PDP
[   63.393282] Exit:dla_handle_events, ret:0
[   63.393481] Enter:dla_handle_events, processor:CDP
[   63.393718] Exit:dla_handle_events, ret:0
[   63.393938] Enter:dla_handle_events, processor:RUBIK
[   63.394171] Exit:dla_handle_events, ret:0
[   64.879958] Enter:dla_handle_events, processor:BDMA
[   64.880607] Exit:dla_handle_events, ret:0
[   64.881017] Enter:dla_handle_events, processor:Convolution
[   64.881532] Handle cdma weight done event, processor Convolution group 1
[   64.882192] Handle op complete event, processor Convolution group 1
[   64.882769] Enter:dla_op_completion processor Convolution group1
[   64.883332] Completed Convolution operation index 30 ROI 0
[   64.883866] 31 HWLs done, totally 41 layers
[   64.884300] Enter: dla_dequeue_operation
[   64.884713] Dequeue op from Convolution processor, index=34 ROI=0
[   64.885266] Enter: dla_submit_operation
[   64.885698] Prepare Convolution operation index 34 ROI 0 dep_count 2
[   64.886284] Enter: dla_prepare_operation
[   64.886819] processor:Convolution group:1, rdma_group:0 available
[   64.887376] Enter: dla_read_config
[   64.887851] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   64.888319] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   64.888815] *********************************************************
[   64.889094] NVDLA FW ROI[0]: dla_conv_surface_desc
[   64.889311] ---------------------------------------------------------
[   64.889581] weight_data         = [ dla_data_cube =>
[   64.889813]     type          = 0
[   64.889991]     address       = 1
[   64.890166]     offset        = 80000
[   64.890352]     width         = 3
[   64.890528]     height        = 3
[   64.890745]     channel       = 40
[   64.890940]     size          = 73728
[   64.891155]     line_stride   = 0
[   64.891329]     surf_stride   = 0
[   64.891505]     plane_stride  = 0
[   64.891675] ]
[   64.891696] wmb_data            = [ dla_data_cube =>
[   64.892012]     type          = 0
[   64.892190]     address       = 0
[   64.892364]     offset        = 0
[   64.892537]     width         = 0
[   64.892715]     height        = 0
[   64.892892]     channel       = 0
[   64.893070]     size          = 0
[   64.893248]     line_stride   = 0
[   64.893444]     surf_stride   = 0
[   64.893634]     plane_stride  = 0
[   64.893806] ]
[   64.893823] wgs_data            = [ dla_data_cube =>
[   64.894133]     type          = 0
[   64.894307]     address       = 0
[   64.894479]     offset        = 0
[   64.894656]     width         = 0
[   64.894833]     height        = 0
[   64.895007]     channel       = 0
[   64.895182]     size          = 0
[   64.895360]     line_stride   = 0
[   64.895536]     surf_stride   = 0
[   64.895717]     plane_stride  = 0
[   64.895886] ]
[   64.895903] src_data            = [ dla_data_cube =>
[   64.896224]     type          = 0
[   64.896401]     address       = 2
[   64.896576]     offset        = 58000
[   64.896762]     width         = 8
[   64.896936]     height        = 8
[   64.897113]     channel       = 40
[   64.897289]     size          = 8192
[   64.897475]     line_stride   = 256
[   64.897664]     surf_stride   = 2048
[   64.897847]     plane_stride  = 0
[   64.898014] ]
[   64.898030] dst_data            = [ dla_data_cube =>
[   64.898342]     type          = 2
[   64.898522]     address       = -1
[   64.898700]     offset        = 0
[   64.898875]     width         = 8
[   64.899052]     height        = 8
[   64.899227]     channel       = 40
[   64.899406]     size          = 8192
[   64.899594]     line_stride   = 256
[   64.899783]     surf_stride   = 2048
[   64.899966]     plane_stride  = 0
[   64.900136] ]
[   64.900158] offset_u            = 0
[   64.900433] in_line_uv_stride   = 0
[   64.900433] 
[   64.900685] *********************************************************
[   64.900955] NVDLA FW ROI[0]: dla_conv_op_desc
[   64.901165] ---------------------------------------------------------
[   64.901433] conv_mode          = 0
[   64.901620] data_reuse         = 0
[   64.901801] weight_reuse       = 0
[   64.901985] skip_data_rls      = 0
[   64.902165] skip_weight_rls    = 0
[   64.902348] entry_per_slice    = 8
[   64.902523] data_format        = 36
[   64.902706] pixel_mapping      = 0
[   64.902890] fetch_grain        = 1
[   64.903068] batch              = 1
[   64.903252] weight_format      = 0
[   64.903434] data_bank          = 1
[   64.903613] weight_bank        = 3
[   64.903789] batch_stride       = 0
[   64.903970] post_extension     = 0
[   64.904154] pixel_override     = 1
[   64.904332] release            = 8
[   64.904510] input_width_csc    = 8
[   64.904690] input_height_csc   = 8
[   64.904875] input_channel_csc  = 64
[   64.905059] kernel_width_csc   = 3
[   64.905238] kernel_height_csc  = 3
[   64.905417] kernel_channel_csc = 64
[   64.905607] input_width_cmac   = 8
[   64.905791] input_height_cmac  = 8
[   64.905969] bytes_per_kernel   = 1152
[   64.906161] mean_ry            = 0
[   64.906340] mean_gu            = 0
[   64.906521] mean_bv            = 0
[   64.906701] mean_ax            = 0
[   64.906883] mean_format        = 0
[   64.907059] conv_stride_x      = 1
[   64.907250] conv_stride_y      = 1
[   64.907466] pad_x_left         = 1
[   64.907650] pad_x_right        = 1
[   64.907829] pad_y_top          = 1
[   64.908014] pad_y_bottom       = 1
[   64.908192] dilation_x         = 1
[   64.908403] dilation_y         = 1
[   64.908588] pra_truncate       = 0
[   64.908768] in_precision       = 2
[   64.908944] out_precision      = 2
[   64.909123] pad_val            = 0
[   64.909298] in_cvt             =
[   64.909472] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   64.909737] out_cvt            =
[   64.909912] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   64.910175] 
[   64.910284] Exit: dla_read_config
[   64.910469] Exit: dla_prepare_operation status=0
[   64.910695] Enter: dla_program_operation
[   64.910901] Program Convolution operation index 34 ROI 0 Group[1]
[   64.911531] 
[   64.911531] entered processor_conv_program():
[   64.911822] conv getting weight_address:
[   64.912021] entered dla_get_dma_cube_address(index = 1, offset = 0x80000):
[   64.912310] entered dla_get_dma_address(index = 1):
[   64.912535] in branch dla_get_dma_address(DESTINATION_DMA):
[   64.912786] entered dla_read_dma_address(index = 1):
[   64.913025] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   64.913326] *phys_addr = 0xc0100000 + 0x0
[   64.913530] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   64.913854] back to dla_get_dma_cube_address: dst_ptr += 0x80000
[   64.914128] conv weight_addr = 0xc0180000
[   64.914128] 
[   64.914399] conv getting input_address:
[   64.914594] entered dla_read_input_address():
[   64.914815] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 360448)
[   64.915162] entered dla_get_dma_cube_address(index = 2, offset = 0x58000):
[   64.915459] entered dla_get_dma_address(index = 2):
[   64.915684] in branch dla_get_dma_address(DESTINATION_DMA):
[   64.915939] entered dla_read_dma_address(index = 2):
[   64.916173] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   64.916466] *phys_addr = 0xc0080000 + 0x0
[   64.916670] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   64.916967] back to dla_get_dma_cube_address: dst_ptr += 0x58000
[   64.917230] conv input_addr = 0xc00d8000
[   64.917230] 
[   64.920739] no desc get due to index==-1
[   64.920960] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   64.921395] no desc get due to index==-1
[   64.921598] no desc get due to index==-1
[   64.921795] no desc get due to index==-1
[   64.921986] no desc get due to index==-1
[   64.922185] Enter: dla_op_programmed
[   64.922374] Update dependency operation index 36 ROI 0 DEP_COUNT=3
[   64.922644] Update dependency operation index 35 ROI 0 DEP_COUNT=1
[   64.922910] enable SDP in dla_update_dependency as depdency are resolved
[   64.923190] Enter: dla_enable_operation
[   64.923380] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   64.923751] Exit: dla_enable_operation status=0
[   64.923987] Exit: dla_op_programmed
[   64.924198] Exit: dla_program_operation status=0
[   64.924414] Exit: dla_submit_operation
[   64.924603] Exit: dla_dequeue_operation
[   64.924806] Exit:dla_op_completion processor Convolution group1 status=0
[   64.925105] Exit:dla_handle_events, ret:0
[   64.925301] Enter:dla_handle_events, processor:SDP
[   64.925524] Handle op complete event, processor SDP group 1
[   64.925788] Enter:dla_op_completion processor SDP group1
[   64.926031] Completed SDP operation index 31 ROI 0
[   64.926263] Update dependency operation index 33 ROI 0 DEP_COUNT=1
[   64.926536] enable SDP in dla_update_dependency as depdency are resolved
[   64.926823] Enter: dla_enable_operation
[   64.927019] Enable SDP operation index 33 ROI 0
[   64.927473] Enter: dla_op_enabled
[   64.927662] Update dependency operation index 32 ROI 0 DEP_COUNT=1
[   64.927942] enable Convolution in dla_update_dependency as depdency are resolved
[   64.928269] Enter: dla_enable_operation
[   64.928469] Enable Convolution operation index 32 ROI 0
[   64.931789] Enter: dla_op_enabled
[   64.932026] Exit: dla_op_enabled
[   64.932249] Exit: dla_enable_operation status=0
[   64.932529] Exit: dla_op_enabled
[   64.932753] Exit: dla_enable_operation status=0
[   64.932992] 32 HWLs done, totally 41 layers
[   64.933204] Enter: dla_free_op_desc op desc index 30 ROI 0
[   64.933481] Exit: dla_free_op_desc
[   64.933680] Enter: dla_dequeue_operation
[   64.933996] Dequeue op from SDP processor, index=35 ROI=0
[   64.934408] Enter: dla_submit_operation
[   64.934739] Prepare SDP operation index 35 ROI 0 dep_count 0
[   64.935147] Enter: dla_prepare_operation
[   64.938423] processor:SDP group:1, rdma_group:1 available
[   64.938842] Enter: dla_read_config
[   64.939170] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   64.939911] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   64.940763] *********************************************************
[   64.941228] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   64.941604] ---------------------------------------------------------
[   64.942061] src_data            = [ dla_data_cube =>
[   64.942442]     type          = 2
[   64.942734]     address       = -1
[   64.943027]     offset        = 0
[   64.943369]     width         = 8
[   64.943857]     height        = 8
[   64.944337]     channel       = 40
[   64.944649]     size          = 8192
[   64.944958]     line_stride   = 256
[   64.945260]     surf_stride   = 2048
[   64.945566]     plane_stride  = 0
[   64.945854] ]
[   64.945884] x1_data             = [ dla_data_cube =>
[   64.946408]     type          = 0
[   64.946695]     address       = 1
[   64.946981]     offset        = 4c000
[   64.947287]     width         = 1
[   64.947575]     height        = 1
[   64.947864]     channel       = 40
[   64.948162]     size          = 128
[   64.948462]     line_stride   = 32
[   64.948756]     surf_stride   = 32
[   64.949046]     plane_stride  = 0
[   64.949323] ]
[   64.949352] x2_data             = [ dla_data_cube =>
[   64.949895]     type          = 0
[   64.950184]     address       = 0
[   64.950472]     offset        = 0
[   64.950762]     width         = 0
[   64.951068]     height        = 0
[   64.951357]     channel       = 0
[   64.951641]     size          = 0
[   64.951941]     line_stride   = 0
[   64.952229]     surf_stride   = 0
[   64.952519]     plane_stride  = 0
[   64.952800] ]
[   64.952829] y_data              = [ dla_data_cube =>
[   64.953365]     type          = 0
[   64.953665]     address       = 0
[   64.953916]     offset        = 0
[   64.954090]     width         = 0
[   64.954270]     height        = 0
[   64.954442]     channel       = 0
[   64.954616]     size          = 0
[   64.954792]     line_stride   = 0
[   64.954967]     surf_stride   = 0
[   64.955140]     plane_stride  = 0
[   64.955308] ]
[   64.955326] dst_data            = [ dla_data_cube =>
[   64.955648]     type          = 0
[   64.955825]     address       = 2
[   64.956000]     offset        = 5a000
[   64.956188]     width         = 8
[   64.956366]     height        = 8
[   64.956543]     channel       = 40
[   64.956724]     size          = 8192
[   64.956912]     line_stride   = 256
[   64.957095]     surf_stride   = 2048
[   64.957302]     plane_stride  = 0
[   64.957503] ]
[   64.957523] *********************************************************
[   64.957910] NVDLA FW ROI[0]: dla_sdp_op_desc
[   64.958120] ---------------------------------------------------------
[   64.958417] src_precision    = 2
[   64.958592] dst_precision    = 2
[   64.958770] lut_index        = -1
[   64.958947] out_cvt          =
[   64.959121] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   64.959387] conv_mode        = 0
[   64.959561] batch_num        = 1
[   64.959738] batch_stride     = 0
[   64.959911] x1_op            = [ dla_sdp_op =>
[   64.960130]     enable         = 1
[   64.960313]     alu_type       = 2
[   64.960495]     type           = 2
[   64.960674]     mode           = 1
[   64.960855]     act            = 1
[   64.961036]     shift_value    = 0
[   64.961216]     truncate       = 0
[   64.961397]     precision      = 2
[   64.961589]     alu_operand    = 0
[   64.961776]     mul_operand    = 1
[   64.961954] cvt.alu_cvt          =
[   64.962146] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   64.962403] cvt.mul_cvt          =
[   64.962587] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   64.962838] ]
[   64.962955] x2_op            = [ dla_sdp_op =>
[   64.963172]     enable         = 0
[   64.963353]     alu_type       = 0
[   64.963534]     type           = 0
[   64.963715]     mode           = 0
[   64.963895]     act            = 0
[   64.964075]     shift_value    = 0
[   64.964251]     truncate       = 0
[   64.964431]     precision      = 0
[   64.964614]     alu_operand    = 0
[   64.964796]     mul_operand    = 0
[   64.964975] cvt.alu_cvt          =
[   64.965164] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   64.965426] cvt.mul_cvt          =
[   64.965615] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   64.965871] ]
[   64.965991] y_op             = [ dla_sdp_op =>
[   64.966206]     enable         = 0
[   64.966387]     alu_type       = 0
[   64.966565]     type           = 0
[   64.966745]     mode           = 0
[   64.966925]     act            = 0
[   64.967104]     shift_value    = 0
[   64.967281]     truncate       = 0
[   64.967457]     precision      = 0
[   64.967637]     alu_operand    = 0
[   64.967842]     mul_operand    = 0
[   64.968016] cvt.alu_cvt          =
[   64.968194] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   64.968448] cvt.mul_cvt          =
[   64.968624] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   64.968884] ]
[   64.969006] Exit: dla_read_config
[   64.969189] Exit: dla_prepare_operation status=0
[   64.969410] Enter: dla_program_operation
[   64.969623] Program SDP operation index 35 ROI 0 Group[1]
[   64.971176] 
[   64.971176] entered processor_sdp_program():
[   64.971471] sdp skip getting src_addr
[   64.971471] 
[   64.971729] sdp getting dst_addr:
[   64.971909] entered dla_get_dma_cube_address(index = 2, offset = 0x5a000):
[   64.972200] entered dla_get_dma_address(index = 2):
[   64.972425] in branch dla_get_dma_address(DESTINATION_DMA):
[   64.972681] entered dla_read_dma_address(index = 2):
[   64.972908] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   64.973192] *phys_addr = 0xc0080000 + 0x0
[   64.973403] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   64.973714] back to dla_get_dma_cube_address: dst_ptr += 0x5a000
[   64.974007] sdp dst_addr = 0xc00da000
[   64.974007] 
[   64.974322] sdp getting x1_addr:
[   64.974503] entered dla_get_dma_cube_address(index = 1, offset = 0x4c000):
[   64.974801] entered dla_get_dma_address(index = 1):
[   64.975024] in branch dla_get_dma_address(DESTINATION_DMA):
[   64.975273] entered dla_read_dma_address(index = 1):
[   64.975505] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   64.975789] *phys_addr = 0xc0100000 + 0x0
[   64.975991] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   64.976298] back to dla_get_dma_cube_address: dst_ptr += 0x4c000
[   64.976584] sdp x1_addr = 0xc014c000
[   64.976584] 
[   64.976834] sdp skip getting x2_addr
[   64.976834] 
[   64.977079] sdp skip getting y_addr
[   64.977079] 
[   64.989345] no desc get due to index==-1
[   64.989823] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   64.990778] no desc get due to index==-1
[   64.991245] no desc get due to index==-1
[   64.991671] no desc get due to index==-1
[   64.992082] Enter: dla_op_programmed
[   64.992476] Update dependency operation index 37 ROI 0 DEP_COUNT=2
[   64.993033] Exit: dla_op_programmed
[   64.993408] Exit: dla_program_operation status=0
[   64.993871] Enter: dla_enable_operation
[   64.994281] Enable SDP operation index 35 ROI 0
[   64.995711] Enter: dla_op_enabled
[   64.996034] Update dependency operation index 34 ROI 0 DEP_COUNT=2
[   64.996478] Exit: dla_op_enabled
[   64.996767] Exit: dla_enable_operation status=0
[   64.997128] Exit: dla_submit_operation
[   64.997443] Exit: dla_dequeue_operation
[   64.997781] Enter: dla_free_op_desc op desc index 31 ROI 0
[   64.998226] Exit: dla_free_op_desc
[   64.998570] Exit:dla_op_completion processor SDP group1 status=0
[   64.999008] Exit:dla_handle_events, ret:0
[   64.999335] Enter:dla_handle_events, processor:PDP
[   64.999702] Exit:dla_handle_events, ret:0
[   65.000028] Enter:dla_handle_events, processor:CDP
[   65.000396] Exit:dla_handle_events, ret:0
[   65.000719] Enter:dla_handle_events, processor:RUBIK
[   65.001099] Exit:dla_handle_events, ret:0
[   65.029325] Enter:dla_handle_events, processor:BDMA
[   65.029727] Exit:dla_handle_events, ret:0
[   65.029954] Enter:dla_handle_events, processor:Convolution
[   65.030206] Handle cdma weight done event, processor Convolution group 0
[   65.030520] Exit:dla_handle_events, ret:0
[   65.030719] Enter:dla_handle_events, processor:SDP
[   65.030949] Exit:dla_handle_events, ret:0
[   65.031153] Enter:dla_handle_events, processor:PDP
[   65.031385] Exit:dla_handle_events, ret:0
[   65.031593] Enter:dla_handle_events, processor:CDP
[   65.031823] Exit:dla_handle_events, ret:0
[   65.032024] Enter:dla_handle_events, processor:RUBIK
[   65.032260] Exit:dla_handle_events, ret:0
[   65.294670] Enter:dla_handle_events, processor:BDMA
[   65.295328] Exit:dla_handle_events, ret:0
[   65.295742] Enter:dla_handle_events, processor:Convolution
[   65.296257] Handle cdma data done event, processor Convolution group 0
[   65.296858] Handle op complete event, processor Convolution group 0
[   65.297438] Enter:dla_op_completion processor Convolution group0
[   65.298040] Completed Convolution operation index 32 ROI 0
[   65.298579] 33 HWLs done, totally 41 layers
[   65.299010] Enter: dla_dequeue_operation
[   65.299427] Dequeue op from Convolution processor, index=36 ROI=0
[   65.299985] Enter: dla_submit_operation
[   65.300395] Prepare Convolution operation index 36 ROI 0 dep_count 2
[   65.300959] Enter: dla_prepare_operation
[   65.301469] processor:Convolution group:0, rdma_group:0 available
[   65.301942] Enter: dla_read_config
[   65.302166] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   65.302634] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   65.303135] *********************************************************
[   65.303422] NVDLA FW ROI[0]: dla_conv_surface_desc
[   65.303646] ---------------------------------------------------------
[   65.303920] weight_data         = [ dla_data_cube =>
[   65.304149]     type          = 0
[   65.304329]     address       = 1
[   65.304510]     offset        = a0000
[   65.304707]     width         = 3
[   65.304884]     height        = 3
[   65.305058]     channel       = 40
[   65.305242]     size          = 73728
[   65.305433]     line_stride   = 0
[   65.305638]     surf_stride   = 0
[   65.305820]     plane_stride  = 0
[   65.305995] ]
[   65.306016] wmb_data            = [ dla_data_cube =>
[   65.306340]     type          = 0
[   65.306520]     address       = 0
[   65.306696]     offset        = 0
[   65.306876]     width         = 0
[   65.307050]     height        = 0
[   65.307235]     channel       = 0
[   65.307451]     size          = 0
[   65.307635]     line_stride   = 0
[   65.307812]     surf_stride   = 0
[   65.307990]     plane_stride  = 0
[   65.308173] ]
[   65.308190] wgs_data            = [ dla_data_cube =>
[   65.308525]     type          = 0
[   65.308704]     address       = 0
[   65.308883]     offset        = 0
[   65.309056]     width         = 0
[   65.309231]     height        = 0
[   65.309408]     channel       = 0
[   65.309594]     size          = 0
[   65.309772]     line_stride   = 0
[   65.309957]     surf_stride   = 0
[   65.310134]     plane_stride  = 0
[   65.310302] ]
[   65.310319] src_data            = [ dla_data_cube =>
[   65.310635]     type          = 0
[   65.310811]     address       = 2
[   65.310990]     offset        = 5a000
[   65.311175]     width         = 8
[   65.311350]     height        = 8
[   65.311526]     channel       = 40
[   65.311704]     size          = 8192
[   65.311888]     line_stride   = 256
[   65.312079]     surf_stride   = 2048
[   65.312267]     plane_stride  = 0
[   65.312440] ]
[   65.312457] dst_data            = [ dla_data_cube =>
[   65.312770]     type          = 2
[   65.312950]     address       = -1
[   65.313133]     offset        = 0
[   65.313323]     width         = 8
[   65.313498]     height        = 8
[   65.313683]     channel       = 40
[   65.313865]     size          = 8192
[   65.314049]     line_stride   = 256
[   65.314243]     surf_stride   = 2048
[   65.314432]     plane_stride  = 0
[   65.314600] ]
[   65.314622] offset_u            = 0
[   65.314895] in_line_uv_stride   = 0
[   65.314895] 
[   65.315157] *********************************************************
[   65.315433] NVDLA FW ROI[0]: dla_conv_op_desc
[   65.315642] ---------------------------------------------------------
[   65.315926] conv_mode          = 0
[   65.316106] data_reuse         = 0
[   65.316283] weight_reuse       = 0
[   65.316461] skip_data_rls      = 0
[   65.316638] skip_weight_rls    = 0
[   65.316819] entry_per_slice    = 8
[   65.317001] data_format        = 36
[   65.317179] pixel_mapping      = 0
[   65.317356] fetch_grain        = 1
[   65.317542] batch              = 1
[   65.317724] weight_format      = 0
[   65.317905] data_bank          = 1
[   65.318088] weight_bank        = 3
[   65.318269] batch_stride       = 0
[   65.318446] post_extension     = 0
[   65.318628] pixel_override     = 1
[   65.318814] release            = 8
[   65.318993] input_width_csc    = 8
[   65.319172] input_height_csc   = 8
[   65.319353] input_channel_csc  = 64
[   65.319539] kernel_width_csc   = 3
[   65.319721] kernel_height_csc  = 3
[   65.319903] kernel_channel_csc = 64
[   65.320087] input_width_cmac   = 8
[   65.320273] input_height_cmac  = 8
[   65.320455] bytes_per_kernel   = 1152
[   65.320658] mean_ry            = 0
[   65.320844] mean_gu            = 0
[   65.321028] mean_bv            = 0
[   65.321205] mean_ax            = 0
[   65.321386] mean_format        = 0
[   65.321572] conv_stride_x      = 1
[   65.321755] conv_stride_y      = 1
[   65.321931] pad_x_left         = 1
[   65.322109] pad_x_right        = 1
[   65.322289] pad_y_top          = 1
[   65.322465] pad_y_bottom       = 1
[   65.322641] dilation_x         = 1
[   65.322821] dilation_y         = 1
[   65.323000] pra_truncate       = 0
[   65.323178] in_precision       = 2
[   65.323355] out_precision      = 2
[   65.323534] pad_val            = 0
[   65.323712] in_cvt             =
[   65.323891] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   65.324200] out_cvt            =
[   65.324381] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   65.324643] 
[   65.324754] Exit: dla_read_config
[   65.324951] Exit: dla_prepare_operation status=0
[   65.325172] Enter: dla_program_operation
[   65.325382] Program Convolution operation index 36 ROI 0 Group[0]
[   65.326002] 
[   65.326002] entered processor_conv_program():
[   65.326302] conv getting weight_address:
[   65.326516] entered dla_get_dma_cube_address(index = 1, offset = 0xa0000):
[   65.326811] entered dla_get_dma_address(index = 1):
[   65.327035] in branch dla_get_dma_address(DESTINATION_DMA):
[   65.327284] entered dla_read_dma_address(index = 1):
[   65.327525] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   65.327825] *phys_addr = 0xc0100000 + 0x0
[   65.328031] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   65.328331] back to dla_get_dma_cube_address: dst_ptr += 0xa0000
[   65.328595] conv weight_addr = 0xc01a0000
[   65.328595] 
[   65.328865] conv getting input_address:
[   65.329057] entered dla_read_input_address():
[   65.329274] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 368640)
[   65.329637] entered dla_get_dma_cube_address(index = 2, offset = 0x5a000):
[   65.329935] entered dla_get_dma_address(index = 2):
[   65.330158] in branch dla_get_dma_address(DESTINATION_DMA):
[   65.330408] entered dla_read_dma_address(index = 2):
[   65.330644] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   65.330927] *phys_addr = 0xc0080000 + 0x0
[   65.331134] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   65.331437] back to dla_get_dma_cube_address: dst_ptr += 0x5a000
[   65.331707] conv input_addr = 0xc00da000
[   65.331707] 
[   65.335855] no desc get due to index==-1
[   65.336113] no desc get due to index==-1
[   65.336366] no desc get due to index==-1
[   65.336621] no desc get due to index==-1
[   65.336866] no desc get due to index==-1
[   65.337062] Enter: dla_op_programmed
[   65.337252] Update dependency operation index 39 ROI 0 DEP_COUNT=3
[   65.337531] Update dependency operation index 37 ROI 0 DEP_COUNT=1
[   65.337906] enable SDP in dla_update_dependency as depdency are resolved
[   65.338388] Enter: dla_enable_operation
[   65.338699] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   65.339330] Exit: dla_enable_operation status=0
[   65.339695] Exit: dla_op_programmed
[   65.339995] Exit: dla_program_operation status=0
[   65.340355] Exit: dla_submit_operation
[   65.340692] Exit: dla_dequeue_operation
[   65.341065] Exit:dla_op_completion processor Convolution group0 status=0
[   65.341554] Exit:dla_handle_events, ret:0
[   65.341884] Enter:dla_handle_events, processor:SDP
[   65.342255] Handle op complete event, processor SDP group 0
[   65.342670] Enter:dla_op_completion processor SDP group0
[   65.343065] Completed SDP operation index 33 ROI 0
[   65.343442] Update dependency operation index 34 ROI 0 DEP_COUNT=1
[   65.343877] enable Convolution in dla_update_dependency as depdency are resolved
[   65.344406] Enter: dla_enable_operation
[   65.344722] Enable Convolution operation index 34 ROI 0
[   65.345726] Enter: dla_op_enabled
[   65.345949] Exit: dla_op_enabled
[   65.346126] Exit: dla_enable_operation status=0
[   65.346346] 34 HWLs done, totally 41 layers
[   65.346557] Enter: dla_free_op_desc op desc index 32 ROI 0
[   65.346831] Exit: dla_free_op_desc
[   65.347020] Enter: dla_dequeue_operation
[   65.347221] Dequeue op from SDP processor, index=37 ROI=0
[   65.347471] Enter: dla_submit_operation
[   65.347669] Prepare SDP operation index 37 ROI 0 dep_count 0
[   65.347921] Enter: dla_prepare_operation
[   65.370851] processor:SDP group:0, rdma_group:0 available
[   65.371181] Enter: dla_read_config
[   65.371429] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   65.371963] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   65.372449] *********************************************************
[   65.372720] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   65.372933] ---------------------------------------------------------
[   65.373203] src_data            = [ dla_data_cube =>
[   65.373430]     type          = 2
[   65.373612]     address       = -1
[   65.373792]     offset        = 0
[   65.373993]     width         = 8
[   65.374200]     height        = 8
[   65.374379]     channel       = 40
[   65.374556]     size          = 8192
[   65.374742]     line_stride   = 256
[   65.374922]     surf_stride   = 2048
[   65.375104]     plane_stride  = 0
[   65.375292] ]
[   65.375309] x1_data             = [ dla_data_cube =>
[   65.375632]     type          = 0
[   65.375810]     address       = 1
[   65.375988]     offset        = 4d000
[   65.376173]     width         = 1
[   65.376346]     height        = 1
[   65.376523]     channel       = 40
[   65.376702]     size          = 128
[   65.376883]     line_stride   = 32
[   65.377063]     surf_stride   = 32
[   65.377243]     plane_stride  = 0
[   65.377413] ]
[   65.377429] x2_data             = [ dla_data_cube =>
[   65.377749]     type          = 0
[   65.377928]     address       = 2
[   65.378103]     offset        = 58000
[   65.378294]     width         = 8
[   65.378472]     height        = 8
[   65.378650]     channel       = 40
[   65.378827]     size          = 8192
[   65.379015]     line_stride   = 256
[   65.379198]     surf_stride   = 2048
[   65.379385]     plane_stride  = 0
[   65.379553] ]
[   65.379570] y_data              = [ dla_data_cube =>
[   65.379890]     type          = 0
[   65.380066]     address       = 0
[   65.380246]     offset        = 0
[   65.380424]     width         = 0
[   65.380599]     height        = 0
[   65.380774]     channel       = 0
[   65.380951]     size          = 0
[   65.381126]     line_stride   = 0
[   65.381305]     surf_stride   = 0
[   65.381482]     plane_stride  = 0
[   65.381658] ]
[   65.381674] dst_data            = [ dla_data_cube =>
[   65.382010]     type          = 0
[   65.382196]     address       = 2
[   65.382379]     offset        = 5c000
[   65.382566]     width         = 8
[   65.382741]     height        = 8
[   65.382920]     channel       = 40
[   65.383104]     size          = 8192
[   65.383295]     line_stride   = 256
[   65.383477]     surf_stride   = 2048
[   65.383664]     plane_stride  = 0
[   65.383836] ]
[   65.383855] *********************************************************
[   65.384223] NVDLA FW ROI[0]: dla_sdp_op_desc
[   65.384425] ---------------------------------------------------------
[   65.384704] src_precision    = 2
[   65.384878] dst_precision    = 2
[   65.385054] lut_index        = -1
[   65.385225] out_cvt          =
[   65.385401] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   65.385666] conv_mode        = 0
[   65.385845] batch_num        = 1
[   65.386021] batch_stride     = 0
[   65.386190] x1_op            = [ dla_sdp_op =>
[   65.386406]     enable         = 1
[   65.386586]     alu_type       = 2
[   65.386768]     type           = 2
[   65.386950]     mode           = 1
[   65.387132]     act            = 0
[   65.387309]     shift_value    = 0
[   65.387490]     truncate       = 0
[   65.387674]     precision      = 2
[   65.387855]     alu_operand    = 0
[   65.388034]     mul_operand    = 1
[   65.388214] cvt.alu_cvt          =
[   65.388403] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   65.388663] cvt.mul_cvt          =
[   65.388855] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   65.389121] ]
[   65.389237] x2_op            = [ dla_sdp_op =>
[   65.389455]     enable         = 1
[   65.389640]     alu_type       = 2
[   65.389817]     type           = 2
[   65.389995]     mode           = 2
[   65.390174]     act            = 1
[   65.390355]     shift_value    = 0
[   65.390534]     truncate       = 0
[   65.390757]     precision      = 2
[   65.390946]     alu_operand    = 0
[   65.391129]     mul_operand    = 1
[   65.391303] cvt.alu_cvt          =
[   65.391481] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   65.391742] cvt.mul_cvt          =
[   65.391922] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   65.392184] ]
[   65.392300] y_op             = [ dla_sdp_op =>
[   65.392519]     enable         = 0
[   65.392708]     alu_type       = 0
[   65.392885]     type           = 0
[   65.393063]     mode           = 0
[   65.393238]     act            = 0
[   65.393419]     shift_value    = 0
[   65.393671]     truncate       = 0
[   65.393854]     precision      = 0
[   65.394036]     alu_operand    = 0
[   65.394218]     mul_operand    = 0
[   65.394396] cvt.alu_cvt          =
[   65.394580] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   65.394839] cvt.mul_cvt          =
[   65.395018] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   65.395283] ]
[   65.395406] Exit: dla_read_config
[   65.395593] Exit: dla_prepare_operation status=0
[   65.395819] Enter: dla_program_operation
[   65.396023] Program SDP operation index 37 ROI 0 Group[0]
[   65.398587] 
[   65.398587] entered processor_sdp_program():
[   65.398955] sdp skip getting src_addr
[   65.398955] 
[   65.399282] sdp getting dst_addr:
[   65.399513] entered dla_get_dma_cube_address(index = 2, offset = 0x5c000):
[   65.399876] entered dla_get_dma_address(index = 2):
[   65.400101] in branch dla_get_dma_address(DESTINATION_DMA):
[   65.400349] entered dla_read_dma_address(index = 2):
[   65.400580] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   65.400865] *phys_addr = 0xc0080000 + 0x0
[   65.401067] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   65.401374] back to dla_get_dma_cube_address: dst_ptr += 0x5c000
[   65.401641] sdp dst_addr = 0xc00dc000
[   65.401641] 
[   65.401901] sdp getting x1_addr:
[   65.402079] entered dla_get_dma_cube_address(index = 1, offset = 0x4d000):
[   65.402367] entered dla_get_dma_address(index = 1):
[   65.402591] in branch dla_get_dma_address(DESTINATION_DMA):
[   65.402842] entered dla_read_dma_address(index = 1):
[   65.403076] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   65.403357] *phys_addr = 0xc0100000 + 0x0
[   65.403564] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   65.403866] back to dla_get_dma_cube_address: dst_ptr += 0x4d000
[   65.404136] sdp x1_addr = 0xc014d000
[   65.404136] 
[   65.404395] sdp getting x2_addr:
[   65.404575] entered dla_get_dma_cube_address(index = 2, offset = 0x58000):
[   65.404872] entered dla_get_dma_address(index = 2):
[   65.405094] in branch dla_get_dma_address(DESTINATION_DMA):
[   65.405337] entered dla_read_dma_address(index = 2):
[   65.405575] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   65.405863] *phys_addr = 0xc0080000 + 0x0
[   65.406066] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   65.406368] back to dla_get_dma_cube_address: dst_ptr += 0x58000
[   65.406640] sdp x1_addr = 0xc00d8000
[   65.406640] 
[   65.406891] sdp skip getting y_addr
[   65.406891] 
[   65.419600] no desc get due to index==-1
[   65.420026] no desc get due to index==-1
[   65.420458] dla_data_read(src_index = 5): mapped dma_buf(handle = 8, offset = 0) to vaddr = 0xffff000040002000
[   65.421315] no desc get due to index==-1
[   65.421715] no desc get due to index==-1
[   65.422118] Enter: dla_op_programmed
[   65.422513] Update dependency operation index 40 ROI 0 DEP_COUNT=2
[   65.423070] Exit: dla_op_programmed
[   65.423447] Exit: dla_program_operation status=0
[   65.423906] Enter: dla_enable_operation
[   65.424379] Enable SDP operation index 37 ROI 0
[   65.425883] Enter: dla_op_enabled
[   65.426195] Update dependency operation index 36 ROI 0 DEP_COUNT=2
[   65.426638] Exit: dla_op_enabled
[   65.426949] Exit: dla_enable_operation status=0
[   65.427309] Exit: dla_submit_operation
[   65.427615] Exit: dla_dequeue_operation
[   65.427942] Enter: dla_free_op_desc op desc index 33 ROI 0
[   65.428408] Exit: dla_free_op_desc
[   65.428717] Exit:dla_op_completion processor SDP group0 status=0
[   65.429154] Exit:dla_handle_events, ret:0
[   65.429482] Enter:dla_handle_events, processor:PDP
[   65.429860] Exit:dla_handle_events, ret:0
[   65.430185] Enter:dla_handle_events, processor:CDP
[   65.430560] Exit:dla_handle_events, ret:0
[   65.430892] Enter:dla_handle_events, processor:RUBIK
[   65.431273] Exit:dla_handle_events, ret:0
[   65.488246] Enter:dla_handle_events, processor:BDMA
[   65.488640] Exit:dla_handle_events, ret:0
[   65.488864] Enter:dla_handle_events, processor:Convolution
[   65.489113] Handle cdma data done event, processor Convolution group 1
[   65.489408] Exit:dla_handle_events, ret:0
[   65.489619] Enter:dla_handle_events, processor:SDP
[   65.489859] Exit:dla_handle_events, ret:0
[   65.490066] Enter:dla_handle_events, processor:PDP
[   65.490295] Exit:dla_handle_events, ret:0
[   65.490498] Enter:dla_handle_events, processor:CDP
[   65.490771] Exit:dla_handle_events, ret:0
[   65.490978] Enter:dla_handle_events, processor:RUBIK
[   65.491211] Exit:dla_handle_events, ret:0
[   66.936929] Enter:dla_handle_events, processor:BDMA
[   66.937572] Exit:dla_handle_events, ret:0
[   66.938032] Enter:dla_handle_events, processor:Convolution
[   66.938557] Handle cdma weight done event, processor Convolution group 1
[   66.939178] Handle op complete event, processor Convolution group 1
[   66.939753] Enter:dla_op_completion processor Convolution group1
[   66.940308] Completed Convolution operation index 34 ROI 0
[   66.940945] 35 HWLs done, totally 41 layers
[   66.941389] Enter: dla_dequeue_operation
[   66.941821] Dequeue op from Convolution processor, index=39 ROI=0
[   66.942380] Enter: dla_submit_operation
[   66.942793] Prepare Convolution operation index 39 ROI 0 dep_count 2
[   66.943368] Enter: dla_prepare_operation
[   66.943857] processor:Convolution group:1, rdma_group:0 available
[   66.944412] Enter: dla_read_config
[   66.944836] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   66.945287] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   66.945794] *********************************************************
[   66.946084] NVDLA FW ROI[0]: dla_conv_surface_desc
[   66.946308] ---------------------------------------------------------
[   66.946582] weight_data         = [ dla_data_cube =>
[   66.946817]     type          = 0
[   66.946991]     address       = 1
[   66.947171]     offset        = 4e000
[   66.947360]     width         = 1
[   66.947539]     height        = 1
[   66.947714]     channel       = 40
[   66.947895]     size          = 1280
[   66.948092]     line_stride   = 0
[   66.948269]     surf_stride   = 0
[   66.948444]     plane_stride  = 0
[   66.948642] ]
[   66.948663] wmb_data            = [ dla_data_cube =>
[   66.948992]     type          = 0
[   66.949170]     address       = 0
[   66.949346]     offset        = 0
[   66.949522]     width         = 0
[   66.949714]     height        = 0
[   66.949894]     channel       = 0
[   66.950071]     size          = 0
[   66.950249]     line_stride   = 0
[   66.950427]     surf_stride   = 0
[   66.950620]     plane_stride  = 0
[   66.950796] ]
[   66.950813] wgs_data            = [ dla_data_cube =>
[   66.951132]     type          = 0
[   66.951313]     address       = 0
[   66.951495]     offset        = 0
[   66.951677]     width         = 0
[   66.951856]     height        = 0
[   66.952033]     channel       = 0
[   66.952214]     size          = 0
[   66.952404]     line_stride   = 0
[   66.952583]     surf_stride   = 0
[   66.952761]     plane_stride  = 0
[   66.952931] ]
[   66.952947] src_data            = [ dla_data_cube =>
[   66.953270]     type          = 0
[   66.953446]     address       = 2
[   66.953637]     offset        = 5e000
[   66.953826]     width         = 1
[   66.954004]     height        = 1
[   66.954181]     channel       = 40
[   66.954363]     size          = 128
[   66.954545]     line_stride   = 32
[   66.954726]     surf_stride   = 32
[   66.954905]     plane_stride  = 0
[   66.955078] ]
[   66.955094] dst_data            = [ dla_data_cube =>
[   66.955410]     type          = 2
[   66.955586]     address       = -1
[   66.955768]     offset        = 0
[   66.955941]     width         = 1
[   66.956115]     height        = 1
[   66.956291]     channel       = a
[   66.956469]     size          = 32
[   66.956650]     line_stride   = 32
[   66.956831]     surf_stride   = 32
[   66.957011]     plane_stride  = 0
[   66.957180] ]
[   66.957202] offset_u            = 0
[   66.957571] in_line_uv_stride   = 0
[   66.957571] 
[   66.957830] *********************************************************
[   66.958104] NVDLA FW ROI[0]: dla_conv_op_desc
[   66.958332] ---------------------------------------------------------
[   66.958605] conv_mode          = 0
[   66.958784] data_reuse         = 0
[   66.958965] weight_reuse       = 0
[   66.959141] skip_data_rls      = 0
[   66.959316] skip_weight_rls    = 0
[   66.959493] entry_per_slice    = 1
[   66.959669] data_format        = 36
[   66.959848] pixel_mapping      = 0
[   66.960023] fetch_grain        = 1
[   66.960199] batch              = 1
[   66.960375] weight_format      = 0
[   66.960552] data_bank          = 1
[   66.960732] weight_bank        = 1
[   66.960911] batch_stride       = 0
[   66.961088] post_extension     = 0
[   66.961267] pixel_override     = 0
[   66.961447] release            = 1
[   66.961633] input_width_csc    = 1
[   66.961815] input_height_csc   = 1
[   66.961997] input_channel_csc  = 64
[   66.962181] kernel_width_csc   = 1
[   66.962361] kernel_height_csc  = 1
[   66.962544] kernel_channel_csc = 64
[   66.962727] input_width_cmac   = 1
[   66.962909] input_height_cmac  = 1
[   66.963114] bytes_per_kernel   = 128
[   66.963300] mean_ry            = 0
[   66.963485] mean_gu            = 0
[   66.963663] mean_bv            = 0
[   66.963844] mean_ax            = 0
[   66.964026] mean_format        = 0
[   66.964206] conv_stride_x      = 1
[   66.964384] conv_stride_y      = 1
[   66.964566] pad_x_left         = 0
[   66.964743] pad_x_right        = 0
[   66.964946] pad_y_top          = 0
[   66.965127] pad_y_bottom       = 0
[   66.965308] dilation_x         = 1
[   66.965488] dilation_y         = 1
[   66.965682] pra_truncate       = 0
[   66.965864] in_precision       = 2
[   66.966041] out_precision      = 2
[   66.966223] pad_val            = 0
[   66.966399] in_cvt             =
[   66.966572] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   66.966839] out_cvt            =
[   66.967016] [ scale = 1, truncate = 0, enable = 1, offset = 0 ]
[   66.967279] 
[   66.967394] Exit: dla_read_config
[   66.967578] Exit: dla_prepare_operation status=0
[   66.967799] Enter: dla_program_operation
[   66.968008] Program Convolution operation index 39 ROI 0 Group[1]
[   66.968569] 
[   66.968569] entered processor_conv_program():
[   66.968860] conv getting weight_address:
[   66.969061] entered dla_get_dma_cube_address(index = 1, offset = 0x4e000):
[   66.969366] entered dla_get_dma_address(index = 1):
[   66.969602] in branch dla_get_dma_address(DESTINATION_DMA):
[   66.969856] entered dla_read_dma_address(index = 1):
[   66.970095] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   66.970401] *phys_addr = 0xc0100000 + 0x0
[   66.970608] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   66.970912] back to dla_get_dma_cube_address: dst_ptr += 0x4e000
[   66.971174] conv weight_addr = 0xc014e000
[   66.971174] 
[   66.971441] conv getting input_address:
[   66.971636] entered dla_read_input_address():
[   66.971852] passed to dla_get_dma_cube_address(data->address = 2, data->offset = 385024)
[   66.972208] entered dla_get_dma_cube_address(index = 2, offset = 0x5e000):
[   66.972503] entered dla_get_dma_address(index = 2):
[   66.972729] in branch dla_get_dma_address(DESTINATION_DMA):
[   66.972982] entered dla_read_dma_address(index = 2):
[   66.973211] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   66.973497] *phys_addr = 0xc0080000 + 0x0
[   66.973713] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   66.974050] back to dla_get_dma_cube_address: dst_ptr += 0x5e000
[   66.974342] conv input_addr = 0xc00de000
[   66.974342] 
[   66.978386] no desc get due to index==-1
[   66.978652] no desc get due to index==-1
[   66.978893] no desc get due to index==-1
[   66.979095] no desc get due to index==-1
[   66.979287] no desc get due to index==-1
[   66.979480] no desc get due to index==-1
[   66.979679] Enter: dla_op_programmed
[   66.979871] Update dependency operation index 40 ROI 0 DEP_COUNT=1
[   66.980151] enable SDP in dla_update_dependency as depdency are resolved
[   66.980439] Enter: dla_enable_operation
[   66.980637] exit dla_enable_operation without actual enable due to processor hasn't been programmed
[   66.981017] Exit: dla_enable_operation status=0
[   66.981236] Exit: dla_op_programmed
[   66.981419] Exit: dla_program_operation status=0
[   66.981652] Exit: dla_submit_operation
[   66.981928] Exit: dla_dequeue_operation
[   66.982258] Exit:dla_op_completion processor Convolution group1 status=0
[   66.982736] Exit:dla_handle_events, ret:0
[   66.983060] Enter:dla_handle_events, processor:SDP
[   66.983437] Handle op complete event, processor SDP group 1
[   66.983858] Enter:dla_op_completion processor SDP group1
[   66.984259] Completed SDP operation index 35 ROI 0
[   66.984637] Update dependency operation index 36 ROI 0 DEP_COUNT=1
[   66.985087] enable Convolution in dla_update_dependency as depdency are resolved
[   66.985628] Enter: dla_enable_operation
[   66.985964] Enable Convolution operation index 36 ROI 0
[   66.986977] Enter: dla_op_enabled
[   66.987271] Exit: dla_op_enabled
[   66.987560] Exit: dla_enable_operation status=0
[   66.987919] 36 HWLs done, totally 41 layers
[   66.988266] Enter: dla_free_op_desc op desc index 34 ROI 0
[   66.988732] Exit: dla_free_op_desc
[   66.989035] Enter: dla_dequeue_operation
[   66.989372] Dequeue op from SDP processor, index=40 ROI=0
[   66.989792] Enter: dla_submit_operation
[   66.990019] Prepare SDP operation index 40 ROI 0 dep_count 0
[   66.990273] Enter: dla_prepare_operation
[   67.014099] processor:SDP group:1, rdma_group:1 available
[   67.014426] Enter: dla_read_config
[   67.014682] dla_data_read(src_index = 6): mapped dma_buf(handle = 9, offset = 0) to vaddr = 0xffff000040004000
[   67.015152] dla_data_read(src_index = 7): mapped dma_buf(handle = 10, offset = 0) to vaddr = 0xffff000040008000
[   67.015644] *********************************************************
[   67.015922] NVDLA FW ROI[0]: dla_sdp_surface_desc
[   67.016143] ---------------------------------------------------------
[   67.016414] src_data            = [ dla_data_cube =>
[   67.016644]     type          = 2
[   67.016825]     address       = -1
[   67.017001]     offset        = 0
[   67.017179]     width         = 1
[   67.017353]     height        = 1
[   67.017527]     channel       = a
[   67.017713]     size          = 32
[   67.017896]     line_stride   = 32
[   67.018076]     surf_stride   = 32
[   67.018253]     plane_stride  = 0
[   67.018426] ]
[   67.018443] x1_data             = [ dla_data_cube =>
[   67.018759]     type          = 0
[   67.018939]     address       = 1
[   67.019113]     offset        = 4f000
[   67.019301]     width         = 1
[   67.019474]     height        = 1
[   67.019646]     channel       = a
[   67.019819]     size          = 20
[   67.020000]     line_stride   = 32
[   67.020185]     surf_stride   = 32
[   67.020362]     plane_stride  = 0
[   67.020535] ]
[   67.020551] x2_data             = [ dla_data_cube =>
[   67.020867]     type          = 0
[   67.021047]     address       = 0
[   67.021225]     offset        = 0
[   67.021405]     width         = 0
[   67.021588]     height        = 0
[   67.021766]     channel       = 0
[   67.021942]     size          = 0
[   67.022119]     line_stride   = 0
[   67.022298]     surf_stride   = 0
[   67.022479]     plane_stride  = 0
[   67.022646] ]
[   67.022662] y_data              = [ dla_data_cube =>
[   67.022980]     type          = 0
[   67.023153]     address       = 0
[   67.023330]     offset        = 0
[   67.023506]     width         = 0
[   67.023685]     height        = 0
[   67.023860]     channel       = 0
[   67.024074]     size          = 0
[   67.024274]     line_stride   = 0
[   67.024453]     surf_stride   = 0
[   67.024645]     plane_stride  = 0
[   67.024827] ]
[   67.024852] dst_data            = [ dla_data_cube =>
[   67.025174]     type          = 0
[   67.025354]     address       = 2
[   67.025525]     offset        = 5f000
[   67.025715]     width         = 1
[   67.025889]     height        = 1
[   67.026061]     channel       = a
[   67.026235]     size          = 32
[   67.026409]     line_stride   = 32
[   67.026589]     surf_stride   = 32
[   67.026762]     plane_stride  = 0
[   67.026934] ]
[   67.026954] *********************************************************
[   67.027344] NVDLA FW ROI[0]: dla_sdp_op_desc
[   67.027546] ---------------------------------------------------------
[   67.027829] src_precision    = 2
[   67.027996] dst_precision    = 2
[   67.028170] lut_index        = -1
[   67.028338] out_cvt          =
[   67.028512] [ scale = 1, truncate = 0, enable = 0, offset = 0 ]
[   67.028768] conv_mode        = 0
[   67.028938] batch_num        = 1
[   67.029106] batch_stride     = 0
[   67.029276] x1_op            = [ dla_sdp_op =>
[   67.029490]     enable         = 1
[   67.029679]     alu_type       = 2
[   67.029861]     type           = 2
[   67.030039]     mode           = 1
[   67.030218]     act            = 0
[   67.030398]     shift_value    = 0
[   67.030580]     truncate       = 0
[   67.030760]     precision      = 2
[   67.030941]     alu_operand    = 0
[   67.031122]     mul_operand    = 1
[   67.031303] cvt.alu_cvt          =
[   67.031488] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   67.031753] cvt.mul_cvt          =
[   67.031940] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   67.032203] ]
[   67.032321] x2_op            = [ dla_sdp_op =>
[   67.032538]     enable         = 0
[   67.032718]     alu_type       = 0
[   67.032902]     type           = 0
[   67.033098]     mode           = 0
[   67.033280]     act            = 0
[   67.033463]     shift_value    = 0
[   67.033649]     truncate       = 0
[   67.033830]     precision      = 0
[   67.034007]     alu_operand    = 0
[   67.034184]     mul_operand    = 0
[   67.034356] cvt.alu_cvt          =
[   67.034532] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   67.034788] cvt.mul_cvt          =
[   67.034968] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   67.035273] ]
[   67.035393] y_op             = [ dla_sdp_op =>
[   67.035607]     enable         = 0
[   67.035794]     alu_type       = 0
[   67.035975]     type           = 0
[   67.036154]     mode           = 0
[   67.036333]     act            = 0
[   67.036515]     shift_value    = 0
[   67.036694]     truncate       = 0
[   67.036878]     precision      = 0
[   67.037062]     alu_operand    = 0
[   67.037243]     mul_operand    = 0
[   67.037416] cvt.alu_cvt          =
[   67.037601] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   67.037860] cvt.mul_cvt          =
[   67.038039] [ scale = 0, truncate = 0, enable = 0, offset = 0 ]
[   67.038306] ]
[   67.038429] Exit: dla_read_config
[   67.038616] Exit: dla_prepare_operation status=0
[   67.038842] Enter: dla_program_operation
[   67.039047] Program SDP operation index 40 ROI 0 Group[1]
[   67.041212] 
[   67.041212] entered processor_sdp_program():
[   67.041623] sdp skip getting src_addr
[   67.041623] 
[   67.041942] sdp getting dst_addr:
[   67.042122] entered dla_get_dma_cube_address(index = 2, offset = 0x5f000):
[   67.042420] entered dla_get_dma_address(index = 2):
[   67.042646] in branch dla_get_dma_address(DESTINATION_DMA):
[   67.042891] entered dla_read_dma_address(index = 2):
[   67.043132] pass to nvdla_gem_dma_addr(fd = handles[index=2] = 6):
[   67.043415] *phys_addr = 0xc0080000 + 0x0
[   67.043618] exiting dla_get_dma_address(), got dst_ptr = c0080000 (index = 2)
[   67.043929] back to dla_get_dma_cube_address: dst_ptr += 0x5f000
[   67.044198] sdp dst_addr = 0xc00df000
[   67.044198] 
[   67.044454] sdp getting x1_addr:
[   67.044634] entered dla_get_dma_cube_address(index = 1, offset = 0x4f000):
[   67.044928] entered dla_get_dma_address(index = 1):
[   67.045154] in branch dla_get_dma_address(DESTINATION_DMA):
[   67.045400] entered dla_read_dma_address(index = 1):
[   67.045646] pass to nvdla_gem_dma_addr(fd = handles[index=1] = 5):
[   67.045933] *phys_addr = 0xc0100000 + 0x0
[   67.046137] exiting dla_get_dma_address(), got dst_ptr = c0100000 (index = 1)
[   67.046446] back to dla_get_dma_cube_address: dst_ptr += 0x4f000
[   67.046721] sdp x1_addr = 0xc014f000
[   67.046721] 
[   67.046980] sdp skip getting x2_addr
[   67.046980] 
[   67.047231] sdp skip getting y_addr
[   67.047231] 
[   67.055728] no desc get due to index==-1
[   67.056072] no desc get due to index==-1
[   67.056414] no desc get due to index==-1
[   67.056740] no desc get due to index==-1
[   67.057065] no desc get due to index==-1
[   67.057422] no desc get due to index==-1
[   67.057753] Enter: dla_op_programmed
[   67.058068] Exit: dla_op_programmed
[   67.058370] Exit: dla_program_operation status=0
[   67.058731] Enter: dla_enable_operation
[   67.059058] Enable SDP operation index 40 ROI 0
[   67.060353] Enter: dla_op_enabled
[   67.060668] Update dependency operation index 39 ROI 0 DEP_COUNT=2
[   67.061114] Exit: dla_op_enabled
[   67.061400] Exit: dla_enable_operation status=0
[   67.061776] Exit: dla_submit_operation
[   67.062087] Exit: dla_dequeue_operation
[   67.062415] Enter: dla_free_op_desc op desc index 35 ROI 0
[   67.062866] Exit: dla_free_op_desc
[   67.063180] Exit:dla_op_completion processor SDP group1 status=0
[   67.063621] Exit:dla_handle_events, ret:0
[   67.063944] Enter:dla_handle_events, processor:PDP
[   67.064322] Exit:dla_handle_events, ret:0
[   67.064644] Enter:dla_handle_events, processor:CDP
[   67.065016] Exit:dla_handle_events, ret:0
[   67.065340] Enter:dla_handle_events, processor:RUBIK
[   67.065723] Exit:dla_handle_events, ret:0
[   68.514204] Enter:dla_handle_events, processor:BDMA
[   68.514538] Exit:dla_handle_events, ret:0
[   68.514753] Enter:dla_handle_events, processor:Convolution
[   68.515046] Handle cdma weight done event, processor Convolution group 0
[   68.515396] Handle cdma data done event, processor Convolution group 0
[   68.515725] Handle op complete event, processor Convolution group 0
[   68.516050] Enter:dla_op_completion processor Convolution group0
[   68.516362] Completed Convolution operation index 36 ROI 0
[   68.516667] 37 HWLs done, totally 41 layers
[   68.516902] Enter: dla_dequeue_operation
[   68.517118] exit Convolution as there's no further operation
[   68.517405] Exit: dla_dequeue_operation
[   68.517636] Exit:dla_op_completion processor Convolution group0 status=0
[   68.517979] Exit:dla_handle_events, ret:0
[   68.518203] Enter:dla_handle_events, processor:SDP
[   68.518461] Handle op complete event, processor SDP group 0
[   68.518746] Enter:dla_op_completion processor SDP group0
[   68.519020] Completed SDP operation index 37 ROI 0
[   68.519279] Update dependency operation index 38 ROI 0 DEP_COUNT=1
[   68.519584] enable PDP in dla_update_dependency as depdency are resolved
[   68.519901] Enter: dla_enable_operation
[   68.520127] Enable PDP operation index 38 ROI 0
[   68.520384] group id 0 rdma id 0
[   68.520786] rdma needed 1
[   68.521185] Enter: dla_op_enabled
[   68.521392] Exit: dla_op_enabled
[   68.521588] Exit: dla_enable_operation status=0
[   68.521831] 38 HWLs done, totally 41 layers
[   68.522072] Enter: dla_free_op_desc op desc index 36 ROI 0
[   68.522410] Exit: dla_free_op_desc
[   68.522615] Enter: dla_dequeue_operation
[   68.522841] exit SDP as there's no further operation
[   68.523103] Exit: dla_dequeue_operation
[   68.523332] Enter: dla_free_op_desc op desc index 37 ROI 0
[   68.523648] Exit: dla_free_op_desc
[   68.523857] Exit:dla_op_completion processor SDP group0 status=0
[   68.524170] Exit:dla_handle_events, ret:0
[   68.524404] Enter:dla_handle_events, processor:PDP
[   68.524715] Exit:dla_handle_events, ret:0
[   68.525045] Enter:dla_handle_events, processor:CDP
[   68.525426] Exit:dla_handle_events, ret:0
[   68.525681] Enter:dla_handle_events, processor:RUBIK
[   68.525941] Exit:dla_handle_events, ret:0
[   68.526411] Enter:dla_handle_events, processor:BDMA
[   68.526686] Exit:dla_handle_events, ret:0
[   68.526916] Enter:dla_handle_events, processor:Convolution
[   68.527210] Exit:dla_handle_events, ret:0
[   68.527434] Enter:dla_handle_events, processor:SDP
[   68.527701] Exit:dla_handle_events, ret:0
[   68.527927] Enter:dla_handle_events, processor:PDP
[   68.528174] Exit:dla_handle_events, ret:0
[   68.528399] Enter:dla_handle_events, processor:CDP
[   68.528663] Exit:dla_handle_events, ret:0
[   68.528895] Enter:dla_handle_events, processor:RUBIK
[   68.529151] Exit:dla_handle_events, ret:0
[   68.673445] Enter:dla_handle_events, processor:BDMA
[   68.673802] Exit:dla_handle_events, ret:0
[   68.674044] Enter:dla_handle_events, processor:Convolution
[   68.674364] Exit:dla_handle_events, ret:0
[   68.674608] Enter:dla_handle_events, processor:SDP
[   68.674876] Exit:dla_handle_events, ret:0
[   68.675112] Enter:dla_handle_events, processor:PDP
[   68.675382] Handle op complete event, processor PDP group 0
[   68.675695] Enter:dla_op_completion processor PDP group0
[   68.675980] Completed PDP operation index 38 ROI 0
[   68.676253] Update dependency operation index 39 ROI 0 DEP_COUNT=1
[   68.676568] enable Convolution in dla_update_dependency as depdency are resolved
[   68.676937] Enter: dla_enable_operation
[   68.677171] Enable Convolution operation index 39 ROI 0
[   68.677871] Enter: dla_op_enabled
[   68.678078] Exit: dla_op_enabled
[   68.678271] Exit: dla_enable_operation status=0
[   68.678514] 39 HWLs done, totally 41 layers
[   68.678743] Enter: dla_dequeue_operation
[   68.678958] exit PDP as there's no further operation
[   68.679209] Exit: dla_dequeue_operation
[   68.679433] Enter: dla_free_op_desc op desc index 38 ROI 0
[   68.679755] Exit: dla_free_op_desc
[   68.679966] Exit:dla_op_completion processor PDP group0 status=0
[   68.680252] Exit:dla_handle_events, ret:0
[   68.680468] Enter:dla_handle_events, processor:CDP
[   68.680716] Exit:dla_handle_events, ret:0
[   68.680930] Enter:dla_handle_events, processor:RUBIK
[   68.681182] Exit:dla_handle_events, ret:0
[   68.718137] Enter:dla_handle_events, processor:BDMA
[   68.718652] Exit:dla_handle_events, ret:0
[   68.719008] Enter:dla_handle_events, processor:Convolution
[   68.719464] Handle cdma data done event, processor Convolution group 1
[   68.719993] Exit:dla_handle_events, ret:0
[   68.720355] Enter:dla_handle_events, processor:SDP
[   68.720763] Exit:dla_handle_events, ret:0
[   68.721120] Enter:dla_handle_events, processor:PDP
[   68.721524] Exit:dla_handle_events, ret:0
[   68.721915] Enter:dla_handle_events, processor:CDP
[   68.722364] Exit:dla_handle_events, ret:0
[   68.722747] Enter:dla_handle_events, processor:RUBIK
[   68.723195] Exit:dla_handle_events, ret:0
[   68.727434] Enter:dla_handle_events, processor:BDMA
[   68.727757] Exit:dla_handle_events, ret:0
[   68.727976] Enter:dla_handle_events, processor:Convolution
[   68.728247] Handle cdma weight done event, processor Convolution group 1
[   68.728572] Handle op complete event, processor Convolution group 1
[   68.728876] Enter:dla_op_completion processor Convolution group1
[   68.729171] Completed Convolution operation index 39 ROI 0
[   68.729455] 40 HWLs done, totally 41 layers
[   68.729690] Enter: dla_dequeue_operation
[   68.729937] exit Convolution as there's no further operation
[   68.730286] Exit: dla_dequeue_operation
[   68.730494] Exit:dla_op_completion processor Convolution group1 status=0
[   68.730779] Exit:dla_handle_events, ret:0
[   68.730977] Enter:dla_handle_events, processor:SDP
[   68.731201] Handle op complete event, processor SDP group 1
[   68.731454] Enter:dla_op_completion processor SDP group1
[   68.731699] Completed SDP operation index 40 ROI 0
[   68.731933] 41 HWLs done, totally 41 layers
[   68.732141] Enter: dla_free_op_desc op desc index 39 ROI 0
[   68.732434] Exit: dla_free_op_desc
[   68.732645] Enter: dla_free_op_desc op desc index 40 ROI 0
[   68.732926] Exit: dla_free_op_desc
[   68.733132] Exit:dla_op_completion processor SDP group1 status=0
[   68.733397] Exit:dla_handle_events, ret:0
[   68.733605] Enter:dla_handle_events, processor:PDP
[   68.733832] Exit:dla_handle_events, ret:0
[   68.734029] Enter:dla_handle_events, processor:CDP
[   68.734253] Exit:dla_handle_events, ret:0
[   68.734450] Enter:dla_handle_events, processor:RUBIK
[   68.734680] Exit:dla_handle_events, ret:0
[   68.750986] reset engine done
Work Found!
Work Done
execution time = 58774820.000000 s
Shutdown signal received, exiting
Test pass
# 