{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581229220326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581229220334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 09 14:20:18 2020 " "Processing started: Sun Feb 09 14:20:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581229220334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581229220334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off showchar -c showchar " "Command: quartus_map --read_settings_files=on --write_settings_files=off showchar -c showchar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581229220334 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581229220975 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581229220976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "showchar.vhd 2 1 " "Found 2 design units, including 1 entities, in source file showchar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 showchar-flow " "Found design unit 1: showchar-flow" {  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581229233608 ""} { "Info" "ISGN_ENTITY_NAME" "1 showchar " "Found entity 1: showchar" {  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581229233608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581229233608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fd-flow " "Found design unit 1: fd-flow" {  } { { "fd.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/fd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581229233624 ""} { "Info" "ISGN_ENTITY_NAME" "1 fd " "Found entity 1: fd" {  } { { "fd.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/fd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581229233624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581229233624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-bea " "Found design unit 1: decoder-bea" {  } { { "decoder.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581229233643 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581229233643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581229233643 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "showchar " "Elaborating entity \"showchar\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581229233802 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] showchar.vhd(76) " "Inferred latch for \"num\[0\]\" at showchar.vhd(76)" {  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581229233823 "|showchar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] showchar.vhd(76) " "Inferred latch for \"num\[1\]\" at showchar.vhd(76)" {  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581229233823 "|showchar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] showchar.vhd(76) " "Inferred latch for \"num\[2\]\" at showchar.vhd(76)" {  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581229233823 "|showchar"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[3\] showchar.vhd(76) " "Inferred latch for \"num\[3\]\" at showchar.vhd(76)" {  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1581229233823 "|showchar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:de1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:de1\"" {  } { { "showchar.vhd" "de1" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581229233824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fd fd:f1 " "Elaborating entity \"fd\" for hierarchy \"fd:f1\"" {  } { { "showchar.vhd" "f1" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581229233851 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "test " "Inserted always-enabled tri-state buffer between \"test\" and its non-tri-state driver." {  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1581229234459 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1581229234459 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "test " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"test\" is moved to its source" {  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1581229234460 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1581229234460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num\[0\] " "Latch num\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choose\[3\] " "Ports D and ENA on the latch are fed by the same signal choose\[3\]" {  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581229234460 ""}  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581229234460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num\[1\] " "Latch num\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choose\[3\] " "Ports D and ENA on the latch are fed by the same signal choose\[3\]" {  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581229234460 ""}  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581229234460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num\[2\] " "Latch num\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choose\[3\] " "Ports D and ENA on the latch are fed by the same signal choose\[3\]" {  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581229234460 ""}  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581229234460 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "num\[3\] " "Latch num\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA choose\[3\] " "Ports D and ENA on the latch are fed by the same signal choose\[3\]" {  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1581229234460 ""}  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1581229234460 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "test~synth " "Node \"test~synth\"" {  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1581229234515 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1581229234515 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex\[7\] VCC " "Pin \"hex\[7\]\" is stuck at VCC" {  } { { "showchar.vhd" "" { Text "C:/Users/pan39/Desktop/fpga/showchar/showchar.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1581229234515 "|showchar|hex[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1581229234515 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1581229234628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1581229235627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581229235627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "270 " "Implemented 270 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1581229235778 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1581229235778 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1581229235778 ""} { "Info" "ICUT_CUT_TM_LCELLS" "254 " "Implemented 254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1581229235778 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1581229235778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581229235827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 09 14:20:35 2020 " "Processing ended: Sun Feb 09 14:20:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581229235827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581229235827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581229235827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581229235827 ""}
