$date
	Fri Dec 11 09:50:46 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_rw $end
$var wire 8 ! data_out [7:0] $end
$var reg 4 " address [3:0] $end
$var reg 1 # clock $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % we $end
$scope module DUT $end
$var wire 4 & Address [3:0] $end
$var wire 1 # Clock $end
$var wire 8 ' Data_In [7:0] $end
$var wire 1 % WE $end
$var reg 8 ( Data_Out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
bx '
bx &
0%
bx $
0#
bx "
bx !
$end
#1
1#
#2
0#
#3
1#
#4
0#
#5
b1111010 !
b1111010 (
1#
b10 "
b10 &
#6
0#
b10101010 $
b10101010 '
#7
1#
#8
0#
#9
1#
1%
#10
0#
#11
b10101010 !
b10101010 (
1#
0%
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
