Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 0123f96619644022a37e6a9851bfcc02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LSTMtester_behav xil_defaultlib.LSTMtester -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 11 elements ; formal weightx expects 10 [C:/Users/tdale19/Desktop/LSTM_Hardware/LSTMsingle/LSTMsingle.srcs/sources_1/new/LSTMtop.vhd:65]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lstmtester in library work failed.
