#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f7bcc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f7be50 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x1f605b0 .functor NOT 1, L_0x1fc2b70, C4<0>, C4<0>, C4<0>;
L_0x1f89870 .functor XOR 2, L_0x1fc2690, L_0x1fc2850, C4<00>, C4<00>;
L_0x1fc2a60 .functor XOR 2, L_0x1f89870, L_0x1fc2990, C4<00>, C4<00>;
v0x1fb0a70_0 .net *"_ivl_10", 1 0, L_0x1fc2990;  1 drivers
v0x1fb0b70_0 .net *"_ivl_12", 1 0, L_0x1fc2a60;  1 drivers
v0x1fb0c50_0 .net *"_ivl_2", 1 0, L_0x1fc25f0;  1 drivers
v0x1fb0d10_0 .net *"_ivl_4", 1 0, L_0x1fc2690;  1 drivers
v0x1fb0df0_0 .net *"_ivl_6", 1 0, L_0x1fc2850;  1 drivers
v0x1fb0f20_0 .net *"_ivl_8", 1 0, L_0x1f89870;  1 drivers
v0x1fb1000_0 .var "clk", 0 0;
v0x1fb10a0_0 .net "f_dut", 0 0, v0x1fafff0_0;  1 drivers
v0x1fb1140_0 .net "f_ref", 0 0, L_0x1fc1b30;  1 drivers
v0x1fb1270_0 .net "g_dut", 0 0, v0x1fb00b0_0;  1 drivers
v0x1fb1310_0 .net "g_ref", 0 0, L_0x1f7c990;  1 drivers
v0x1fb13b0_0 .net "resetn", 0 0, v0x1faf5f0_0;  1 drivers
v0x1fb1450_0 .var/2u "stats1", 223 0;
v0x1fb14f0_0 .var/2u "strobe", 0 0;
v0x1fb1590_0 .net "tb_match", 0 0, L_0x1fc2b70;  1 drivers
v0x1fb1630_0 .net "tb_mismatch", 0 0, L_0x1f605b0;  1 drivers
v0x1fb16f0_0 .net "x", 0 0, v0x1faf6c0_0;  1 drivers
v0x1fb18a0_0 .net "y", 0 0, v0x1faf7c0_0;  1 drivers
E_0x1f73ca0/0 .event negedge, v0x1faec30_0;
E_0x1f73ca0/1 .event posedge, v0x1faec30_0;
E_0x1f73ca0 .event/or E_0x1f73ca0/0, E_0x1f73ca0/1;
L_0x1fc25f0 .concat [ 1 1 0 0], L_0x1f7c990, L_0x1fc1b30;
L_0x1fc2690 .concat [ 1 1 0 0], L_0x1f7c990, L_0x1fc1b30;
L_0x1fc2850 .concat [ 1 1 0 0], v0x1fb00b0_0, v0x1fafff0_0;
L_0x1fc2990 .concat [ 1 1 0 0], L_0x1f7c990, L_0x1fc1b30;
L_0x1fc2b70 .cmp/eeq 2, L_0x1fc25f0, L_0x1fc2a60;
S_0x1f7bfe0 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x1f7be50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1f43a40 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x1f43a80 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x1f43ac0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x1f43b00 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x1f43b40 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x1f43b80 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x1f43bc0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x1f43c00 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x1f43c40 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x1f60790 .functor OR 1, L_0x1fc1e00, L_0x1fc20b0, C4<0>, C4<0>;
L_0x1f7c990 .functor OR 1, L_0x1f60790, L_0x1fc2370, C4<0>, C4<0>;
v0x1f60620_0 .net *"_ivl_0", 31 0, L_0x1fb19c0;  1 drivers
L_0x7fae0b3010a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1f60800_0 .net *"_ivl_11", 27 0, L_0x7fae0b3010a8;  1 drivers
L_0x7fae0b3010f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x1fae010_0 .net/2u *"_ivl_12", 31 0, L_0x7fae0b3010f0;  1 drivers
v0x1fae100_0 .net *"_ivl_14", 0 0, L_0x1fc1e00;  1 drivers
v0x1fae1c0_0 .net *"_ivl_16", 31 0, L_0x1fc1f70;  1 drivers
L_0x7fae0b301138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fae2f0_0 .net *"_ivl_19", 27 0, L_0x7fae0b301138;  1 drivers
L_0x7fae0b301180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x1fae3d0_0 .net/2u *"_ivl_20", 31 0, L_0x7fae0b301180;  1 drivers
v0x1fae4b0_0 .net *"_ivl_22", 0 0, L_0x1fc20b0;  1 drivers
v0x1fae570_0 .net *"_ivl_25", 0 0, L_0x1f60790;  1 drivers
v0x1fae630_0 .net *"_ivl_26", 31 0, L_0x1fc22d0;  1 drivers
L_0x7fae0b3011c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fae710_0 .net *"_ivl_29", 27 0, L_0x7fae0b3011c8;  1 drivers
L_0x7fae0b301018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1fae7f0_0 .net *"_ivl_3", 27 0, L_0x7fae0b301018;  1 drivers
L_0x7fae0b301210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1fae8d0_0 .net/2u *"_ivl_30", 31 0, L_0x7fae0b301210;  1 drivers
v0x1fae9b0_0 .net *"_ivl_32", 0 0, L_0x1fc2370;  1 drivers
L_0x7fae0b301060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1faea70_0 .net/2u *"_ivl_4", 31 0, L_0x7fae0b301060;  1 drivers
v0x1faeb50_0 .net *"_ivl_8", 31 0, L_0x1fc1cc0;  1 drivers
v0x1faec30_0 .net "clk", 0 0, v0x1fb1000_0;  1 drivers
v0x1faecf0_0 .net "f", 0 0, L_0x1fc1b30;  alias, 1 drivers
v0x1faedb0_0 .net "g", 0 0, L_0x1f7c990;  alias, 1 drivers
v0x1faee70_0 .var "next", 3 0;
v0x1faef50_0 .net "resetn", 0 0, v0x1faf5f0_0;  alias, 1 drivers
v0x1faf010_0 .var "state", 3 0;
v0x1faf0f0_0 .net "x", 0 0, v0x1faf6c0_0;  alias, 1 drivers
v0x1faf1b0_0 .net "y", 0 0, v0x1faf7c0_0;  alias, 1 drivers
E_0x1f74400 .event anyedge, v0x1faf010_0, v0x1faf0f0_0, v0x1faf1b0_0;
E_0x1f589f0 .event posedge, v0x1faec30_0;
L_0x1fb19c0 .concat [ 4 28 0 0], v0x1faf010_0, L_0x7fae0b301018;
L_0x1fc1b30 .cmp/eq 32, L_0x1fb19c0, L_0x7fae0b301060;
L_0x1fc1cc0 .concat [ 4 28 0 0], v0x1faf010_0, L_0x7fae0b3010a8;
L_0x1fc1e00 .cmp/eq 32, L_0x1fc1cc0, L_0x7fae0b3010f0;
L_0x1fc1f70 .concat [ 4 28 0 0], v0x1faf010_0, L_0x7fae0b301138;
L_0x1fc20b0 .cmp/eq 32, L_0x1fc1f70, L_0x7fae0b301180;
L_0x1fc22d0 .concat [ 4 28 0 0], v0x1faf010_0, L_0x7fae0b3011c8;
L_0x1fc2370 .cmp/eq 32, L_0x1fc22d0, L_0x7fae0b301210;
S_0x1faf330 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x1f7be50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x1faf500_0 .net "clk", 0 0, v0x1fb1000_0;  alias, 1 drivers
v0x1faf5f0_0 .var "resetn", 0 0;
v0x1faf6c0_0 .var "x", 0 0;
v0x1faf7c0_0 .var "y", 0 0;
E_0x1f73f00 .event negedge, v0x1faec30_0;
S_0x1faf8c0 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x1f7be50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x1fafaa0 .param/l "STATE_A" 1 4 10, C4<00>;
P_0x1fafae0 .param/l "STATE_B" 1 4 11, C4<01>;
P_0x1fafb20 .param/l "STATE_C" 1 4 12, C4<10>;
P_0x1fafb60 .param/l "STATE_D" 1 4 13, C4<11>;
v0x1fafee0_0 .net "clk", 0 0, v0x1fb1000_0;  alias, 1 drivers
v0x1fafff0_0 .var "f", 0 0;
v0x1fb00b0_0 .var "g", 0 0;
v0x1fb0150_0 .var "next_state", 1 0;
v0x1fb0230_0 .net "resetn", 0 0, v0x1faf5f0_0;  alias, 1 drivers
v0x1fb0370_0 .var "state", 1 0;
v0x1fb0450_0 .net "x", 0 0, v0x1faf6c0_0;  alias, 1 drivers
v0x1fb0540_0 .var "x_count", 1 0;
v0x1fb0620_0 .net "y", 0 0, v0x1faf7c0_0;  alias, 1 drivers
E_0x1fafe20 .event anyedge, v0x1fb0370_0, v0x1faef50_0, v0x1fb0540_0;
E_0x1fafe80/0 .event negedge, v0x1faef50_0;
E_0x1fafe80/1 .event posedge, v0x1faec30_0;
E_0x1fafe80 .event/or E_0x1fafe80/0, E_0x1fafe80/1;
S_0x1fb0850 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x1f7be50;
 .timescale -12 -12;
E_0x1f8fed0 .event anyedge, v0x1fb14f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fb14f0_0;
    %nor/r;
    %assign/vec4 v0x1fb14f0_0, 0;
    %wait E_0x1f8fed0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1faf330;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1faf5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1faf6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1faf7c0_0, 0, 1;
    %wait E_0x1f589f0;
    %wait E_0x1f589f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1faf5f0_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f73f00;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x1faf5f0_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x1faf7c0_0, 0;
    %assign/vec4 v0x1faf6c0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1f7bfe0;
T_2 ;
    %wait E_0x1f589f0;
    %load/vec4 v0x1faef50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1faf010_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1faee70_0;
    %assign/vec4 v0x1faf010_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1f7bfe0;
T_3 ;
Ewait_0 .event/or E_0x1f74400, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1faf010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x1faee70_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1faee70_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1faee70_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x1faf0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x1faee70_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x1faf0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x1faee70_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x1faf0f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x1faee70_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x1faf1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x1faee70_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x1faf1b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x1faee70_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1faee70_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x1faee70_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1faf8c0;
T_4 ;
    %wait E_0x1fafe80;
    %load/vec4 v0x1fb0230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1fb0370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1fb0540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fafff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb00b0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1fb0150_0;
    %assign/vec4 v0x1fb0370_0, 0;
    %load/vec4 v0x1fb0370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fafff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb00b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1fb0540_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fafff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb00b0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1fb0540_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fafff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb00b0_0, 0;
    %load/vec4 v0x1fb0540_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x1fb0540_0, 0;
    %load/vec4 v0x1fb0540_0;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_4.9, 4;
    %load/vec4 v0x1fb0450_0;
    %and;
T_4.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x1fb0150_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fafff0_0, 0;
    %load/vec4 v0x1fb0620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1fb00b0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1fb00b0_0, 0;
T_4.11 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1faf8c0;
T_5 ;
    %wait E_0x1fafe20;
    %load/vec4 v0x1fb0370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x1fb0230_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.5, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.6, 8;
T_5.5 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.6, 8;
 ; End of false expr.
    %blend;
T_5.6;
    %store/vec4 v0x1fb0150_0, 0, 2;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x1fb0150_0, 0, 2;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x1fb0540_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %store/vec4 v0x1fb0150_0, 0, 2;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x1fb0150_0, 0, 2;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1f7be50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb1000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fb14f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f7be50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fb1000_0;
    %inv;
    %store/vec4 v0x1fb1000_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f7be50;
T_8 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1faf500_0, v0x1fb1630_0, v0x1fb1000_0, v0x1fb13b0_0, v0x1fb16f0_0, v0x1fb18a0_0, v0x1fb1140_0, v0x1fb10a0_0, v0x1fb1310_0, v0x1fb1270_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f7be50;
T_9 ;
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f7be50;
T_10 ;
    %wait E_0x1f73ca0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb1450_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb1450_0, 4, 32;
    %load/vec4 v0x1fb1590_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb1450_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fb1450_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb1450_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1fb1140_0;
    %load/vec4 v0x1fb1140_0;
    %load/vec4 v0x1fb10a0_0;
    %xor;
    %load/vec4 v0x1fb1140_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb1450_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb1450_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1fb1310_0;
    %load/vec4 v0x1fb1310_0;
    %load/vec4 v0x1fb1270_0;
    %xor;
    %load/vec4 v0x1fb1310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb1450_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1fb1450_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fb1450_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/2013_q2bfsm/iter0/response3/top_module.sv";
