#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Tue Apr 24 13:28:57 2018
# Process ID: 16360
# Current directory: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9312 C:\Pynq2\PYNQ-master\boards\Pynq-Z1\base\base\base.xpr
# Log file: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/vivado.log
# Journal file: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Pynq2/PYNQ-master/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:42 ; elapsed = 00:02:27 . Memory (MB): peak = 1008.105 ; gain = 389.180
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
open_bd_design {C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:xlslice:1.0 - audio_path_sel
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - btns_gpio
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_arduino
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_interrupts
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_pmoda
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_pmodb
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_8bit_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - iop_interrupts
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop1_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop1_reset
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop2_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop2_reset
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop3_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop3_reset
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk1
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - rgbleds_gpio
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_fclk0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_fclk3
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - swsleds_gpio
Adding cell -- xilinx.com:ip:axi_intc:4.1 - system_interrupts
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding cell -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding cell -- xilinx.com:hls:pixel_unpack:1.0 - pixel_unpack
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - hdmi_out_hpd_video
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_pixelclk
Adding cell -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - vtc_out
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding cell -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding cell -- xilinx.com:hls:pixel_pack:1.0 - pixel_pack
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_hdmiin
Adding cell -- digilentinc.com:ip:dvi2rgb:1.6 - dvi2rgb_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - vtc_in
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_tkeep_tstrb
Adding cell -- xilinx:hls:trace_cntrl:1.3 - trace_cntrl_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_tkeep_tstrb
Adding cell -- xilinx:hls:trace_cntrl:1.3 - trace_cntrl_0
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_tkeep_tstrb
Adding cell -- xilinx:hls:trace_cntrl:1.3 - trace_cntrl_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:user:arduino_io_switch:1.0 - arduino_io_switch_0
Adding cell -- xilinx.com:XUP:dff_en_reset:1.0 - dff_en_reset_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_0_6bits
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:9.6 - mb
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb3_concat
Adding cell -- xilinx.com:ip:axi_intc:4.1 - mb3_intc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - mb3_intr
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - mb3_uartlite_d1_d0
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - mb3_xadc
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - tier2_xbar_2
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:axi_timer:2.0 - mb3_timer_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - mb3_timer_1
Adding cell -- xilinx.com:ip:axi_timer:2.0 - mb3_timer_2
Adding cell -- xilinx.com:ip:axi_timer:2.0 - mb3_timer_3
Adding cell -- xilinx.com:ip:axi_timer:2.0 - mb3_timer_4
Adding cell -- xilinx.com:ip:axi_timer:2.0 - mb3_timer_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_2
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_4
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_5
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb3_timer_capture_7
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb3_timer_generate
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb3_timer_pwm
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb3_timers_interrupt
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - mb3_spi_pl_sw
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - mb3_spi_pl_sw_d13_d10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:axi_iic:2.0 - mb3_iic_pl_sw
Adding cell -- xilinx.com:ip:axi_iic:2.0 - mb3_shared_iic_sw
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - mb3_arduino_gpio_d13_d0_a5_a0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - mb3_ck_gpio_d15_d0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_din_d13_d0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_data_d13_d2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_data_d1_d0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_tri_d13_d2
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_tri_d1_d0
Adding cell -- xilinx.com:XUP:dff_en_reset:1.0 - dff_en_reset_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:9.6 - mb
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb2_concat
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - mb2_gpio
Adding cell -- xilinx.com:ip:axi_iic:2.0 - mb2_iic
Adding cell -- xilinx.com:ip:axi_intc:4.1 - mb2_intc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - mb2_intr
Adding cell -- xilinx.com:user:pmod_io_switch:1.0 - mb2_pmod_io_switch
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - mb2_spi
Adding cell -- xilinx.com:ip:axi_timer:2.0 - mb2_timer
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:XUP:dff_en_reset:1.0 - dff_en_reset_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:9.6 - mb
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - mb1_gpio
Adding cell -- xilinx.com:ip:axi_iic:2.0 - mb1_iic
Adding cell -- xilinx.com:ip:axi_intc:4.1 - mb1_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - mb1_interrupt_concat
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - mb1_intr
Adding cell -- xilinx.com:user:pmod_io_switch:1.0 - mb1_pmod_io_switch
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - mb1_spi
Adding cell -- xilinx.com:ip:axi_timer:2.0 - mb1_timer
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:user:audio_direct:1.0 - audio_direct_0
Adding cell -- xilinx.com:user:d_axi_pdm:1.2 - d_axi_pdm_1
Adding cell -- xilinx.com:XUP:xup_2_to_1_mux:1.0 - pdm_audio_shutdown_mux
Adding cell -- xilinx.com:XUP:xup_2_to_1_mux:1.0 - pdm_m_clk_mux
Adding cell -- xilinx.com:XUP:xup_2_to_1_mux:1.0 - pwm_audio_o_mux
Successfully read diagram <system> from BD file <C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1467.609 ; gain = 245.199
delete_bd_objs [get_bd_intf_nets mdm_1_MBDEBUG_2] [get_bd_intf_nets S02_AXI_1] [get_bd_nets S02_ARESETN_1] [get_bd_nets iop3_sw2shield_sda_o_out] [get_bd_nets iop3_sw2shield_sda_t_out] [get_bd_intf_nets Vaux0_1] [get_bd_intf_nets Vaux6_1] [get_bd_intf_nets Vaux8_1] [get_bd_intf_nets Vaux12_1] [get_bd_intf_nets Vaux15_1] [get_bd_nets mb_3_reset_Dout] [get_bd_nets mb3_intr_ack_1] [get_bd_nets iop3_mb3_intr_req] [get_bd_intf_nets processing_system7_0_axi_periph_M04_AXI] [get_bd_intf_nets iop3_GPIO] [get_bd_intf_nets Vaux1_1] [get_bd_intf_nets Vaux5_1] [get_bd_intf_nets Vaux9_1] [get_bd_intf_nets Vaux13_1] [get_bd_intf_nets Vp_Vn_1] [get_bd_intf_nets iop3_spi_sw_shield] [get_bd_cells iop3]
delete_bd_objs [get_bd_intf_nets S_AXI_LITE_1] [get_bd_nets audio_path_sel_Dout] [get_bd_nets pdm_m_data_i_1] [get_bd_nets pdm_audio_shutdown_mux_y] [get_bd_nets pdm_m_clk_mux_y] [get_bd_nets pwm_audio_o_mux_y] [get_bd_cells audio]
delete_bd_objs [get_bd_cells audio_path_sel]
delete_bd_objs [get_bd_cells mb_iop3_intr_ack]
delete_bd_objs [get_bd_cells mb_iop3_reset]
delete_bd_objs [get_bd_nets concat_arduino_dout] [get_bd_nets iop3_sw2shield_data_out_a5_a0] [get_bd_nets iop3_sw2shield_data_out_d1_d0] [get_bd_nets iop3_sw2shield_tri_out_d1_d0] [get_bd_nets iop3_sw2shield_scl_o_out] [get_bd_nets shield2sw_data_in_a5_a0_1] [get_bd_nets shield2sw_data_in_d13_d2_1] [get_bd_nets iop3_sw2shield_data_out_d13_d2] [get_bd_nets iop3_sw2shield_tri_out_a5_a0] [get_bd_nets iop3_sw2shield_tri_out_d13_d2] [get_bd_nets iop3_sw2shield_scl_t_out] [get_bd_nets shield2sw_data_in_d1_d0_1] [get_bd_nets shield2sw_sda_i_in_1] [get_bd_nets shield2sw_scl_i_in_1] [get_bd_cells concat_arduino]
delete_bd_objs [get_bd_ports pdm_m_data_i]
delete_bd_objs [get_bd_ports shield2sw_scl_i_in]
delete_bd_objs [get_bd_ports shield2sw_data_in_d1_d0]
delete_bd_objs [get_bd_ports shield2sw_sda_i_in]
delete_bd_objs [get_bd_ports shield2sw_data_in_d13_d2]
delete_bd_objs [get_bd_ports shield2sw_data_in_a5_a0]
delete_bd_objs [get_bd_intf_ports Vaux1] [get_bd_intf_ports Vaux0] [get_bd_intf_ports Vp_Vn] [get_bd_intf_ports Vaux9] [get_bd_intf_ports Vaux15] [get_bd_intf_ports Vaux8] [get_bd_intf_ports Vaux6] [get_bd_intf_ports Vaux13] [get_bd_intf_ports Vaux12] [get_bd_intf_ports Vaux5]
delete_bd_objs [get_bd_intf_nets S00_AXI_2] [get_bd_intf_nets axi_interconnect_0_M00_AXI] [get_bd_intf_nets S01_AXI_2] [get_bd_nets S00_ARESETN_1] [get_bd_nets S01_ARESETN_1] [get_bd_cells axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets mdm_1_MBDEBUG_1] [get_bd_nets iop2_intr_ack_1] [get_bd_nets iop2_iop2_intr_req] [get_bd_nets mb_2_reset_Dout] [get_bd_intf_nets processing_system7_0_axi_periph_M03_AXI] [get_bd_cells iop2]
startgroup
delete_bd_objs [get_bd_intf_nets microblaze_0_debug] [get_bd_nets iop1_intr_ack_Dout] [get_bd_nets processing_system7_0_GPIO_O] [get_bd_nets mdm_1_debug_sys_rst] [get_bd_nets mb_1_reset_Dout] [get_bd_cells mb_iop1_intr_ack] [get_bd_cells mb_iop2_intr_ack] [get_bd_cells logic_1] [get_bd_cells mdm_1] [get_bd_cells mb_iop2_reset] [get_bd_cells mb_iop1_reset]
delete_bd_objs [get_bd_nets iop1_iop1_intr_req] [get_bd_intf_nets processing_system7_0_axi_periph_M02_AXI] [get_bd_cells iop1]
endgroup
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXI_S2MM] [get_bd_intf_nets axi_mem_intercon_M00_AXI1] [get_bd_intf_nets trace_analyzer_pmodb_M_AXI_S2MM] [get_bd_intf_nets trace_analyzer_arduino_M_AXI_S2MM] [get_bd_cells axi_mem_intercon]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_1_M02_AXI] [get_bd_intf_nets processing_system7_0_axi_periph_1_M03_AXI] [get_bd_intf_nets processing_system7_0_axi_periph_1_M00_AXI] [get_bd_intf_nets processing_system7_0_axi_periph_1_M01_AXI] [get_bd_nets concat_pmods_dout] [get_bd_intf_nets processing_system7_0_axi_periph_1_M05_AXI] [get_bd_nets trace_analyzer_arduino_s2mm_introut] [get_bd_nets trace_analyzer_pmodb_s2mm_introut] [get_bd_nets A_TDATA_1] [get_bd_nets logic_1_dout] [get_bd_intf_nets processing_system7_0_axi_periph_1_M04_AXI] [get_bd_nets trace_analyzer_pmoda_s2mm_introut] [get_bd_cells trace_analyzer_arduino] [get_bd_cells trace_analyzer_pmodb] [get_bd_cells trace_analyzer_pmoda]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP1] [get_bd_nets rst_processing_system7_0_fclk3_interconnect_aresetn] [get_bd_nets rst_processing_system7_0_fclk3_peripheral_aresetn] [get_bd_cells processing_system7_0_axi_periph_1]
delete_bd_objs [get_bd_nets iop2_sw2pmod_data_out] [get_bd_nets iop2_sw2pmod_tri_out] [get_bd_nets pmodJB_data_in_1] [get_bd_cells concat_pmodb]
delete_bd_objs [get_bd_nets constant_8bit_0_dout] [get_bd_nets pmod_io_switch_0_sw2pmod_data_out] [get_bd_nets pmod2sw_data_in_1] [get_bd_nets pmod_io_switch_0_sw2pmod_tri_out] [get_bd_cells concat_pmoda]
delete_bd_objs [get_bd_cells constant_8bit_0]
delete_bd_objs [get_bd_cells rst_processing_system7_0_fclk3]
startgroup
delete_bd_objs [get_bd_intf_nets btns_gpio_GPIO] [get_bd_intf_ports btns_4bits]
delete_bd_objs [get_bd_nets btns_gpio_ip2intc_irpt] [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI] [get_bd_cells btns_gpio]
endgroup
startgroup
delete_bd_objs [get_bd_intf_nets swsleds_gpio_GPIO] [get_bd_intf_nets swsleds_gpio_GPIO2]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M00_AXI] [get_bd_nets swsleds_gpio_ip2intc_irpt] [get_bd_cells swsleds_gpio]
endgroup
startgroup
delete_bd_objs [get_bd_intf_nets rgbled_gpio_GPIO] [get_bd_intf_ports sws_2bits] [get_bd_intf_ports leds_4bits] [get_bd_intf_ports rgbleds_6bits]
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M06_AXI] [get_bd_cells rgbleds_gpio]
delete_bd_objs [get_bd_ports pmodJB_data_out] [get_bd_ports pmodJB_tri_out]
endgroup
delete_bd_objs [get_bd_nets iop_interrupts_dout] [get_bd_cells iop_interrupts]
delete_bd_objs [get_bd_ports pmodJA_data_in] [get_bd_ports pmodJB_data_in]
delete_bd_objs [get_bd_nets concat_interrupts_dout] [get_bd_nets video_dout] [get_bd_cells concat_interrupts]
connect_bd_net [get_bd_pins system_interrupts/intr] [get_bd_pins video/dout]
save_bd_design
Wrote  : <C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(142). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP2_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /video/axi_vdma 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /video/hdmi_out/frontend/v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_G(8:0): int8 against /video/hdmi_out/frontend video_in-TDATA: p1(8:0): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /video/hdmi_out/frontend/v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_B(16:8): int8 against /video/hdmi_out/frontend video_in-TDATA: p2(16:8): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /video/hdmi_out/frontend/v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_R(24:16): int8 against /video/hdmi_out/frontend video_in-TDATA: p3(24:16): int8.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_fclk1 .
WARNING: [xilinx.com:ip:processing_system7:5.5-1] system_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_fclk0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_interrupts .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_vdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/axis_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/color_convert .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/axi_gpio_hdmiin .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/vtc_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/pixel_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/axis_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/color_convert .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/axi_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/hdmi_out_hpd_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/proc_sys_reset_pixelclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/vtc_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/pixel_unpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m07_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/s01_couplers/auto_us .
Exporting to file C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hw_handoff/system.hwh
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
Generated Block Design Tcl file C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hdl/system.hwdef
[Tue Apr 24 13:59:35 2018] Launched synth_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/synth_1/runme.log
[Tue Apr 24 13:59:35 2018] Launched impl_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:21 ; elapsed = 00:01:53 . Memory (MB): peak = 1509.684 ; gain = 42.074
open_bd_design {C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
reset_run synth_1
set_property source_mgmt_mode DisplayOnly [current_project]
set_property top top.v [current_fileset]
launch_runs impl_1 -jobs 8
[Tue Apr 24 14:14:30 2018] Launched synth_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/synth_1/runme.log
[Tue Apr 24 14:14:30 2018] Launched impl_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Apr 24 14:16:12 2018] Launched synth_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/synth_1/runme.log
[Tue Apr 24 14:16:12 2018] Launched impl_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Apr 24 14:19:03 2018] Launched synth_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/synth_1/runme.log
[Tue Apr 24 14:19:03 2018] Launched impl_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/impl_1/runme.log
close_project
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 24 14:19:53 2018...
open_project {C:/Pynq2/PYNQ-master - kopie/boards/Pynq-Z1/base/base/base.xpr}
Scanning sources...
Finished scanning sources
WARNING: [Project 1-231] Project 'base.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Pynq2/PYNQ-master - kopie/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/SobelIP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/RGB2GRAY'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/GRAY2RGB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/Sobel_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/sobel_ip_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/Test_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/AppData/Roaming/Xilinx/Vivado/Netwerk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/nogsteedsgefuckt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/Video_add/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/SobelXY'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
WARNING: [BD 41-1663] The design 'system.bd' is locked for any modification. Locked reason(s):
* Project read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_color_convert_0
system_btns_gpio_0
system_swsleds_gpio_0
system_concat_interrupts_0
system_proc_sys_reset_fclk1_0
system_processing_system7_0_0
system_rst_processing_system7_0_fclk3_0
system_rgbleds_gpio_0
system_rst_processing_system7_0_fclk0_0
system_hdmi_out_hpd_video_0
system_axi_gpio_hdmiin_0
system_system_interrupts_0
system_auto_us_1
system_axi_vdma_0
system_axis_register_slice_0_0
system_rgb2dvi_0_0
system_dvi2rgb_0_0
system_v_vid_in_axi4s_0_0
system_SobelXY_0_0
system_vtc_in_0
system_pixel_pack_0
system_axis_register_slice_0_1
system_color_convert_1
system_axi_dynclk_0
system_auto_pc_4
system_proc_sys_reset_pixelclk_0
system_v_axi4s_vid_out_0_0
system_vtc_out_0
system_pixel_unpack_0
system_xlconcat_0_0
system_RGB2GRAY_0_1
system_GRAY2RGB_0_1
system_xbar_0
system_xbar_1
system_xbar_2
system_xbar_3
system_auto_cc_0
system_auto_cc_1
system_auto_cc_2
system_auto_cc_3
system_auto_cc_4
system_auto_pc_0
system_auto_pc_1
system_auto_us_0
system_auto_pc_2
system_auto_pc_3
system_auto_pc_5
system_auto_pc_6

open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:01:03 . Memory (MB): peak = 1536.418 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project {C:/Pynq2/PYNQ-master - kopie/boards/Pynq-Z1/base/base/base.xpr}
Scanning sources...
Finished scanning sources
WARNING: [Project 1-231] Project 'base.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Pynq2/PYNQ-master - kopie/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/SobelIP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/RGB2GRAY'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/GRAY2RGB'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/Sobel_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/sobel_ip_hls'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/Test_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/AppData/Roaming/Xilinx/Vivado/Netwerk'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/nogsteedsgefuckt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/Video_add/solution1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/SobelXY'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
WARNING: [BD 41-1663] The design 'system.bd' is locked for any modification. Locked reason(s):
* Project read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_color_convert_0
system_btns_gpio_0
system_swsleds_gpio_0
system_concat_interrupts_0
system_proc_sys_reset_fclk1_0
system_processing_system7_0_0
system_rst_processing_system7_0_fclk3_0
system_rgbleds_gpio_0
system_rst_processing_system7_0_fclk0_0
system_hdmi_out_hpd_video_0
system_axi_gpio_hdmiin_0
system_system_interrupts_0
system_auto_us_1
system_axi_vdma_0
system_axis_register_slice_0_0
system_rgb2dvi_0_0
system_dvi2rgb_0_0
system_v_vid_in_axi4s_0_0
system_SobelXY_0_0
system_vtc_in_0
system_pixel_pack_0
system_axis_register_slice_0_1
system_color_convert_1
system_axi_dynclk_0
system_auto_pc_4
system_proc_sys_reset_pixelclk_0
system_v_axi4s_vid_out_0_0
system_vtc_out_0
system_pixel_unpack_0
system_xlconcat_0_0
system_RGB2GRAY_0_1
system_GRAY2RGB_0_1
system_xbar_0
system_xbar_1
system_xbar_2
system_xbar_3
system_auto_cc_0
system_auto_cc_1
system_auto_cc_2
system_auto_cc_3
system_auto_cc_4
system_auto_pc_0
system_auto_pc_1
system_auto_us_0
system_auto_pc_2
system_auto_pc_3
system_auto_pc_5
system_auto_pc_6

open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1720.445 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
open_project C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Pynq2/PYNQ-master/boards/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1969.621 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Apr 24 14:23:33 2018] Launched synth_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/synth_1/runme.log
[Tue Apr 24 14:23:33 2018] Launched impl_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Apr 24 14:24:30 2018] Launched synth_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/synth_1/runme.log
[Tue Apr 24 14:24:30 2018] Launched impl_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/impl_1/runme.log
set_property top top [current_fileset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Tue Apr 24 14:26:42 2018] Launched synth_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/synth_1/runme.log
[Tue Apr 24 14:26:42 2018] Launched impl_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Tue Apr 24 14:36:50 2018] Launched synth_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/synth_1/runme.log
[Tue Apr 24 14:36:50 2018] Launched impl_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/impl_1/runme.log
open_bd_design {C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_fclk1
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_fclk0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - system_interrupts
Adding cell -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding cell -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding cell -- xilinx.com:hls:pixel_unpack:1.0 - pixel_unpack
Adding cell -- digilentinc.com:ip:axi_dynclk:1.0 - axi_dynclk
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - hdmi_out_hpd_video
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_pixelclk
Adding cell -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - vtc_out
Adding cell -- xilinx.com:ip:axis_register_slice:1.1 - axis_register_slice_0
Adding cell -- xilinx.com:hls:color_convert:1.0 - color_convert
Adding cell -- xilinx.com:hls:pixel_pack:1.0 - pixel_pack
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_hdmiin
Adding cell -- digilentinc.com:ip:dvi2rgb:1.6 - dvi2rgb_0
Adding cell -- xilinx.com:ip:v_vid_in_axi4s:4.0 - v_vid_in_axi4s_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - vtc_in
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1982.035 ; gain = 10.387
startgroup
delete_bd_objs [get_bd_intf_ports spi_sw_shield] [get_bd_intf_ports ck_gpio]
delete_bd_objs [get_bd_ports sw2shield_sda_t_out] [get_bd_ports sw2shield_data_out_a5_a0] [get_bd_ports sw2shield_tri_out_d1_d0] [get_bd_ports sw2shield_scl_t_out] [get_bd_ports sw2shield_tri_out_a5_a0] [get_bd_ports pdm_audio_shutdown] [get_bd_ports sw2shield_data_out_d13_d2] [get_bd_ports sw2shield_data_out_d1_d0] [get_bd_ports sw2shield_sda_o_out] [get_bd_ports sw2shield_scl_o_out] [get_bd_ports pwm_audio_o] [get_bd_ports pdm_m_clk] [get_bd_ports sw2shield_tri_out_d13_d2]
endgroup
delete_bd_objs [get_bd_ports pmodJA_data_out] [get_bd_ports pmodJA_tri_out]
save_bd_design
Wrote  : <C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(142). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP2_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /video/axi_vdma 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /video/hdmi_out/frontend/v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_G(8:0): int8 against /video/hdmi_out/frontend video_in-TDATA: p1(8:0): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /video/hdmi_out/frontend/v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_B(16:8): int8 against /video/hdmi_out/frontend video_in-TDATA: p2(16:8): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /video/hdmi_out/frontend/v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_R(24:16): int8 against /video/hdmi_out/frontend video_in-TDATA: p3(24:16): int8.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_fclk1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_fclk0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_interrupts .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_vdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/axis_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/color_convert .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/axi_gpio_hdmiin .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/vtc_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/pixel_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/axis_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/color_convert .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/axi_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/hdmi_out_hpd_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/proc_sys_reset_pixelclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/vtc_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/pixel_unpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m07_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/s01_couplers/auto_us .
Exporting to file C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hw_handoff/system.hwh
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
Generated Block Design Tcl file C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hdl/system.hwdef
[Tue Apr 24 15:28:42 2018] Launched synth_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/synth_1/runme.log
[Tue Apr 24 15:28:42 2018] Launched impl_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:52 ; elapsed = 00:01:11 . Memory (MB): peak = 2024.168 ; gain = 42.133
cd
write_bd_tcl top.tcl
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
INFO: [BD 5-148] Tcl file written out <C:/Users/Pieter/top.tcl>.

write_bd_tcl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 2035.168 ; gain = 11.000
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Pynq2/PYNQ-master/boards/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2043.270 ; gain = 0.000
report_ip_status -name ip_status
open_bd_design {C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd}
set_property  ip_repo_paths  {c:/Pynq2/PYNQ-master/boards/ip C:/Users/Pieter/Multiplexer_Input_IP C:/Users/Pieter/Multiplexer_Output} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Pynq2/PYNQ-master/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/Multiplexer_Input_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Pieter/Multiplexer_Output'.
open_bd_design {C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Multiplexer_Input:1.0 video/hdmi_in/Multiplexer_Input_0
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data0. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data0 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data0. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data0 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data0. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data0 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data0. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data0 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data1. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data1 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data1. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data1 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data1. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data1 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data1. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data1 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data0. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data0 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data0. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data0 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data0. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data0 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data0. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data0 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data1. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data1 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data1. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data1 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data1. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data1 failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Input_0/out_data1. Setting parameter on /video/hdmi_in/Multiplexer_Input_0/out_data1 failed
endgroup
delete_bd_objs [get_bd_intf_nets video/hdmi_in/color_convert_out_data]
set_property location {2 349 179} [get_bd_cells video/hdmi_in/Multiplexer_Input_0]
set_property location {2 409 169} [get_bd_cells video/hdmi_in/Multiplexer_Input_0]
connect_bd_intf_net [get_bd_intf_pins video/hdmi_in/Multiplexer_Input_0/in_data] [get_bd_intf_pins video/hdmi_in/color_convert/out_data]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Multiplexer_Output:1.0 video/hdmi_in/Multiplexer_Output_0
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Output_0/out_data. Setting parameter on /video/hdmi_in/Multiplexer_Output_0/out_data failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Output_0/out_data. Setting parameter on /video/hdmi_in/Multiplexer_Output_0/out_data failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Output_0/out_data. Setting parameter on /video/hdmi_in/Multiplexer_Output_0/out_data failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Output_0/out_data. Setting parameter on /video/hdmi_in/Multiplexer_Output_0/out_data failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Output_0/out_data. Setting parameter on /video/hdmi_in/Multiplexer_Output_0/out_data failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Output_0/out_data. Setting parameter on /video/hdmi_in/Multiplexer_Output_0/out_data failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Output_0/out_data. Setting parameter on /video/hdmi_in/Multiplexer_Output_0/out_data failed
WARNING: [BD 41-1282] Ignoring parameter SIGNAL_SET
WARNING: [BD 41-1281] Parameter SIGNAL_SET is not defined on /video/hdmi_in/Multiplexer_Output_0/out_data. Setting parameter on /video/hdmi_in/Multiplexer_Output_0/out_data failed
endgroup
set_property location {2.5 661 155} [get_bd_cells video/hdmi_in/Multiplexer_Output_0]
set_property location {3 649 181} [get_bd_cells video/hdmi_in/Multiplexer_Output_0]
connect_bd_intf_net [get_bd_intf_pins video/hdmi_in/Multiplexer_Input_0/out_data0] [get_bd_intf_pins video/hdmi_in/Multiplexer_Output_0/in_data0]
connect_bd_intf_net [get_bd_intf_pins video/hdmi_in/Multiplexer_Output_0/in_data1] [get_bd_intf_pins video/hdmi_in/Multiplexer_Input_0/out_data1]
connect_bd_intf_net [get_bd_intf_pins video/hdmi_in/Multiplexer_Output_0/out_data] [get_bd_intf_pins video/hdmi_in/axis_register_slice_0/S_AXIS]
connect_bd_net [get_bd_pins video/hdmi_in/Multiplexer_Input_0/ap_clk] [get_bd_pins video/hdmi_in/color_convert/ap_clk]
connect_bd_net [get_bd_pins video/hdmi_in/Multiplexer_Input_0/ap_rst_n] [get_bd_pins video/hdmi_in/color_convert/ap_rst_n]
connect_bd_net [get_bd_pins video/hdmi_in/ap_clk] [get_bd_pins video/hdmi_in/Multiplexer_Input_0/control]
connect_bd_net [get_bd_pins video/hdmi_in/Multiplexer_Input_0/ap_rst_n_control] [get_bd_pins video/hdmi_in/color_convert/ap_rst_n_control]
connect_bd_net [get_bd_pins video/hdmi_in/Multiplexer_Output_0/ap_clk] [get_bd_pins video/hdmi_in/Multiplexer_Input_0/ap_clk]
connect_bd_net [get_bd_pins video/hdmi_in/Multiplexer_Output_0/ap_rst_n] [get_bd_pins video/hdmi_in/Multiplexer_Input_0/ap_rst_n]
connect_bd_net [get_bd_pins video/hdmi_in/Multiplexer_Output_0/control] [get_bd_pins video/hdmi_in/Multiplexer_Input_0/control]
connect_bd_net [get_bd_pins video/hdmi_in/Multiplexer_Output_0/ap_rst_n_control] [get_bd_pins video/hdmi_in/Multiplexer_Input_0/ap_rst_n_control]
copy_bd_objs video/hdmi_in  [get_bd_intf_pins {video/hdmi_in/s_axi_AXILiteS1}]
copy_bd_objs video/hdmi_in  [get_bd_intf_pins {video/hdmi_in/s_axi_AXILiteS2}]
connect_bd_intf_net [get_bd_intf_pins video/hdmi_in/s_axi_AXILiteS2] [get_bd_intf_pins video/hdmi_in/Multiplexer_Input_0/s_axi_AXILiteS]
connect_bd_intf_net [get_bd_intf_pins video/hdmi_in/s_axi_AXILiteS3] [get_bd_intf_pins video/hdmi_in/Multiplexer_Output_0/s_axi_AXILiteS]
save_bd_design
Wrote  : <C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd> 
startgroup
set_property -dict [list CONFIG.NUM_MI {12}] [get_bd_cells video/axi_interconnect_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property -dict [list CONFIG.NUM_MI {12}] [get_bd_cells video/axi_interconnect_0]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
set_property -dict [list CONFIG.NUM_MI {12}] [get_bd_cells video/axi_interconnect_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins video/hdmi_in/s_axi_AXILiteS2] [get_bd_intf_pins video/axi_interconnect_0/M10_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins video/hdmi_in/s_axi_AXILiteS3] [get_bd_intf_pins video/axi_interconnect_0/M11_AXI]
connect_bd_net [get_bd_pins video/axi_interconnect_0/M10_ACLK] [get_bd_pins video/axi_interconnect_0/M06_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins video/axi_interconnect_0/M10_ARESETN] [get_bd_pins video/axi_interconnect_0/M06_ARESETN] -boundary_type upper
connect_bd_net [get_bd_pins video/axi_interconnect_0/M11_ACLK] [get_bd_pins video/axi_interconnect_0/M10_ACLK] -boundary_type upper
connect_bd_net [get_bd_pins video/data_clock] [get_bd_pins video/axi_interconnect_0/M11_ARESETN]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins video/data_clock] [get_bd_pins video/axi_interconnect_0/M11_ARESETN]'
connect_bd_net [get_bd_pins video/axi_interconnect_0/M11_ARESETN] [get_bd_pins video/axi_interconnect_0/M10_ARESETN] -boundary_type upper
save_bd_design
Wrote  : <C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd> 
assign_bd_address
</video/hdmi_in/Multiplexer_Input_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
</video/hdmi_in/Multiplexer_Output_0/s_axi_AXILiteS/Reg> is being mapped into </processing_system7_0/Data> at <0x43C80000 [ 64K ]>
save_bd_design
Wrote  : <C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP1_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(142). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP2_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:axi_vdma:6.2-15] /video/axi_vdma 
                    All clocks connected to AXI VDMA are not identical, therefore configuring AXI-VDMA in ASYNC mode.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /video/hdmi_out/frontend/v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_G(8:0): int8 against /video/hdmi_out/frontend video_in-TDATA: p1(8:0): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /video/hdmi_out/frontend/v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_B(16:8): int8 against /video/hdmi_out/frontend video_in-TDATA: p2(16:8): int8.
INFO: [xilinx.com:ip:v_axi4s_vid_out:4.0-308] /video/hdmi_out/frontend/v_axi4s_vid_out_0 video_in-TDATA: Validating field: rows_0_cols_0_R(24:16): int8 against /video/hdmi_out/frontend video_in-TDATA: p3(24:16): int8.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to net 'auto_pc_to_m00_couplers_BID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/video/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to net 'auto_pc_to_m00_couplers_RID'(6) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to net 'axi_mem_intercon_M00_AXI_WID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to net 'axi_mem_intercon_M00_AXI_ARID'(1) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to net 'axi_mem_intercon_M00_AXI_AWID'(1) - Only lower order bits will be connected.
Verilog Output written to : C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hdl/system.v
Verilog Output written to : C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_fclk1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_fclk0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_interrupts .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_vdma .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/axis_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/color_convert .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/axi_gpio_hdmiin .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/dvi2rgb_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/v_vid_in_axi4s_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/frontend/vtc_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/pixel_pack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/axis_register_slice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/color_convert .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/axi_dynclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/hdmi_out_hpd_video .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/proc_sys_reset_pixelclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/v_axi4s_vid_out_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/frontend/vtc_out .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_out/pixel_unpack .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/Multiplexer_Input_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/hdmi_in/Multiplexer_Output_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m05_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/m08_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m01_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m02_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m06_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m07_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m10_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_interconnect_0/m11_couplers/auto_cc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/m00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block video/axi_mem_intercon/s01_couplers/auto_us .
Exporting to file C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hw_handoff/system.hwh
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
Generated Block Design Tcl file C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/hdl/system.hwdef
[Tue Apr 24 16:15:09 2018] Launched synth_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/synth_1/runme.log
[Tue Apr 24 16:15:09 2018] Launched impl_1...
Run output will be captured here: C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:48 ; elapsed = 00:01:00 . Memory (MB): peak = 2179.465 ; gain = 0.000
open_bd_design {C:/Pynq2/PYNQ-master/boards/Pynq-Z1/base/base/base.srcs/sources_1/bd/system/system.bd}
cd
write_bd_tcl top.tcl
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
INFO: [BD 5-148] Tcl file written out <C:/Users/Pieter/top.tcl>.

write_bd_tcl: Time (s): cpu = 00:00:15 ; elapsed = 00:01:00 . Memory (MB): peak = 2179.465 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 24 18:35:38 2018...
