

================================================================
== Vitis HLS Report for 'clu'
================================================================
* Date:           Fri Dec 16 14:07:22 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.587 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_275_1  |        ?|        ?|         ?|          -|          -|    12|        no|
        |- VITIS_LOOP_240_1  |       24|     3096|   3 ~ 387|          -|          -|     8|        no|
        |- VITIS_LOOP_256_1  |       20|        ?|     2 ~ ?|          -|          -|    10|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 5 14 
3 --> 2 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln22 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_16" [clu.c:22]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %clu_addr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_25, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %clu_addr"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %ps_ddr, void @empty_23, i32 0, i32 0, void @empty_24, i32 0, i32 10, void @empty, void @empty_26, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %ps_ddr"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %can_ptr, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_2, void @empty_17, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_3, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %can_ptr, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_3, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %uart_ptr, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_2, void @empty_5, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_3, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %uart_ptr, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_3, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lin_ptr, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_2, void @empty_6, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_3, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lin_ptr, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_3, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_can"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_can, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_2, void @empty_7, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_can, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_uart"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_uart, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_2, void @empty_8, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_uart, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %received_lin"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_lin, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_2, void @empty_9, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %received_lin, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %can_en"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_en, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_2, void @empty_10, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %can_en, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %uart_en"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %uart_en, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_2, void @empty_11, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %uart_en, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %lin_en"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_en, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_2, void @empty_12, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lin_en, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %can_ddr, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_2, void @empty_13, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_3, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %can_ddr, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_3, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %uart_ddr, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_2, void @empty_14, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_3, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %uart_ddr, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_3, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lin_ddr, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_2, void @empty_15, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_3, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lin_ddr, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_3, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %timestamp"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %timestamp, void @empty_4, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_2, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%timestamp_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %timestamp" [clu.c:22]   --->   Operation 53 'read' 'timestamp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%lin_ddr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %lin_ddr" [clu.c:22]   --->   Operation 54 'read' 'lin_ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%uart_ddr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %uart_ddr" [clu.c:22]   --->   Operation 55 'read' 'uart_ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (1.00ns)   --->   "%can_ddr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %can_ddr" [clu.c:22]   --->   Operation 56 'read' 'can_ddr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 57 [1/1] (1.00ns)   --->   "%lin_ptr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %lin_ptr" [clu.c:22]   --->   Operation 57 'read' 'lin_ptr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 58 [1/1] (1.00ns)   --->   "%uart_ptr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %uart_ptr" [clu.c:22]   --->   Operation 58 'read' 'uart_ptr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 59 [1/1] (1.00ns)   --->   "%can_ptr_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %can_ptr" [clu.c:22]   --->   Operation 59 'read' 'can_ptr_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mode_nr_load = load i2 %mode_nr" [clu.c:57]   --->   Operation 60 'load' 'mode_nr_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.44ns)   --->   "%switch_ln57 = switch i2 %mode_nr_load, void %sw.bb, i2 2, void %sw.bb2, i2 1, void %for.inc.i3.preheader" [clu.c:57]   --->   Operation 61 'switch' 'switch_ln57' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%uart_i = alloca i32 1"   --->   Operation 62 'alloca' 'uart_i' <Predicate = (mode_nr_load == 1)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln240 = store i4 0, i4 %uart_i" [uart.c:240]   --->   Operation 63 'store' 'store_ln240' <Predicate = (mode_nr_load == 1)> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.inc.i3" [uart.c:240]   --->   Operation 64 'br' 'br_ln240' <Predicate = (mode_nr_load == 1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%lin_nr = alloca i32 1"   --->   Operation 65 'alloca' 'lin_nr' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.00ns)   --->   "%lin_en_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %lin_en"   --->   Operation 66 'read' 'lin_en_read' <Predicate = (mode_nr_load == 2)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln256 = trunc i32 %lin_en_read" [dlin.c:256]   --->   Operation 67 'trunc' 'trunc_ln256' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln256 = store i4 0, i4 %lin_nr" [dlin.c:256]   --->   Operation 68 'store' 'store_ln256' <Predicate = (mode_nr_load == 2)> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln256 = br void %for.inc.i7" [dlin.c:256]   --->   Operation 69 'br' 'br_ln256' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%jj = alloca i32 1"   --->   Operation 70 'alloca' 'jj' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%can_en_read = read i32 @_ssdm_op_Read.s_axilite.i32P0A, i32 %can_en"   --->   Operation 71 'read' 'can_en_read' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln275 = trunc i32 %can_en_read" [can.c:275]   --->   Operation 72 'trunc' 'trunc_ln275' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln275 = store i4 0, i4 %jj" [can.c:275]   --->   Operation 73 'store' 'store_ln275' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln275 = br void %for.inc.i" [can.c:275]   --->   Operation 74 'br' 'br_ln275' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%uart_i_1 = load i4 %uart_i" [uart.c:240]   --->   Operation 75 'load' 'uart_i_1' <Predicate = (mode_nr_load == 1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.72ns)   --->   "%icmp_ln240 = icmp_eq  i4 %uart_i_1, i4 8" [uart.c:240]   --->   Operation 76 'icmp' 'icmp_ln240' <Predicate = (mode_nr_load == 1)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%empty_83 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 77 'speclooptripcount' 'empty_83' <Predicate = (mode_nr_load == 1)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.79ns)   --->   "%uart_i_2 = add i4 %uart_i_1, i4 1" [uart.c:240]   --->   Operation 78 'add' 'uart_i_2' <Predicate = (mode_nr_load == 1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %for.inc.i3.split, void %uart.exit" [uart.c:240]   --->   Operation 79 'br' 'br_ln240' <Predicate = (mode_nr_load == 1)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln240 = trunc i4 %uart_i_1" [uart.c:240]   --->   Operation 80 'trunc' 'trunc_ln240' <Predicate = (mode_nr_load == 1 & !icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.00ns)   --->   "%uart_en_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %uart_en" [uart.c:240]   --->   Operation 81 'read' 'uart_en_read' <Predicate = (mode_nr_load == 1 & !icmp_ln240)> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 82 [2/2] (1.08ns)   --->   "%call_ln240 = call void @uart_data_read.1, i8 %ps_ddr, i64 %uart_ddr_read, i32 %clu_addr, i64 %uart_ptr_read, i64 %timestamp_read, i8 %uart_en_read, i3 %trunc_ln240, i32 %received_uart, i32 %PL_Ctrl_fifo_index, i1 %PL_Ctrl_first_time, i64 %PL_Ctrl_first_timestamp, i8 %uart_fifo, i16 %PL_Header_pkt_len_bytes, i32 %internal_uart_counter, i16 %dropped_uart_counter" [uart.c:240]   --->   Operation 82 'call' 'call_ln240' <Predicate = (mode_nr_load == 1 & !icmp_ln240)> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln240 = store i4 %uart_i_2, i4 %uart_i" [uart.c:240]   --->   Operation 83 'store' 'store_ln240' <Predicate = (mode_nr_load == 1 & !icmp_ln240)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.47ns)   --->   "%store_ln64 = store i2 2, i2 %mode_nr" [clu.c:64]   --->   Operation 84 'store' 'store_ln64' <Predicate = (mode_nr_load == 1 & icmp_ln240)> <Delay = 0.47>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln65 = br void %sw.epilog" [clu.c:65]   --->   Operation 85 'br' 'br_ln65' <Predicate = (mode_nr_load == 1 & icmp_ln240)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%lin_nr_1 = load i4 %lin_nr" [dlin.c:256]   --->   Operation 86 'load' 'lin_nr_1' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.72ns)   --->   "%icmp_ln256 = icmp_eq  i4 %lin_nr_1, i4 10" [dlin.c:256]   --->   Operation 87 'icmp' 'icmp_ln256' <Predicate = (mode_nr_load == 2)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 88 'speclooptripcount' 'empty_84' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.79ns)   --->   "%lin_nr_2 = add i4 %lin_nr_1, i4 1" [dlin.c:256]   --->   Operation 89 'add' 'lin_nr_2' <Predicate = (mode_nr_load == 2)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %icmp_ln256, void %for.inc.i7.split, void %dlin.exit" [dlin.c:256]   --->   Operation 90 'br' 'br_ln256' <Predicate = (mode_nr_load == 2)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln256 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [dlin.c:256]   --->   Operation 91 'specloopname' 'specloopname_ln256' <Predicate = (mode_nr_load == 2 & !icmp_ln256)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln215)   --->   "%zext_ln215 = zext i4 %lin_nr_1" [dlin.c:215]   --->   Operation 92 'zext' 'zext_ln215' <Predicate = (mode_nr_load == 2 & !icmp_ln256)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln215)   --->   "%shl_ln215 = shl i10 1, i10 %zext_ln215" [dlin.c:215]   --->   Operation 93 'shl' 'shl_ln215' <Predicate = (mode_nr_load == 2 & !icmp_ln256)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln215)   --->   "%and_ln215 = and i10 %trunc_ln256, i10 %shl_ln215" [dlin.c:215]   --->   Operation 94 'and' 'and_ln215' <Predicate = (mode_nr_load == 2 & !icmp_ln256)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.91ns) (out node of the LUT)   --->   "%icmp_ln215 = icmp_eq  i10 %and_ln215, i10 0" [dlin.c:215]   --->   Operation 95 'icmp' 'icmp_ln215' <Predicate = (mode_nr_load == 2 & !icmp_ln256)> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %if.then.i.i12, void %dlin_FSM.exit.i" [dlin.c:215]   --->   Operation 96 'br' 'br_ln215' <Predicate = (mode_nr_load == 2 & !icmp_ln256)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i4.i12, i4 %lin_nr_1, i12 0" [dlin.c:217]   --->   Operation 97 'bitconcatenate' 'shl_ln4' <Predicate = (mode_nr_load == 2 & !icmp_ln256 & !icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i16 %shl_ln4" [dlin.c:217]   --->   Operation 98 'zext' 'zext_ln217' <Predicate = (mode_nr_load == 2 & !icmp_ln256 & !icmp_ln215)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (1.08ns)   --->   "%linbase_mod = add i64 %zext_ln217, i64 %lin_ptr_read" [dlin.c:217]   --->   Operation 99 'add' 'linbase_mod' <Predicate = (mode_nr_load == 2 & !icmp_ln256 & !icmp_ln215)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [2/2] (0.00ns)   --->   "%call_ln218 = call void @single_lin_process.1, i32 %clu_addr, i64 %linbase_mod, i8 %ps_ddr, i64 %lin_ddr_read, i64 %timestamp_read, i4 %lin_nr_1, i32 %received_lin, i1 %PLIN_Ctrl_run_state, i6 %PL_Data, i32 %internal_lin_counter, i16 %dropped_lin_counter" [dlin.c:218]   --->   Operation 100 'call' 'call_ln218' <Predicate = (mode_nr_load == 2 & !icmp_ln256 & !icmp_ln215)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 101 [1/1] (0.47ns)   --->   "%store_ln68 = store i2 0, i2 %mode_nr" [clu.c:68]   --->   Operation 101 'store' 'store_ln68' <Predicate = (mode_nr_load == 2 & icmp_ln256)> <Delay = 0.47>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln69 = br void %sw.epilog" [clu.c:69]   --->   Operation 102 'br' 'br_ln69' <Predicate = (mode_nr_load == 2 & icmp_ln256)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%jj_1 = load i4 %jj" [can.c:275]   --->   Operation 103 'load' 'jj_1' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.72ns)   --->   "%icmp_ln275 = icmp_eq  i4 %jj_1, i4 12" [can.c:275]   --->   Operation 104 'icmp' 'icmp_ln275' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 105 'speclooptripcount' 'empty' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.79ns)   --->   "%add_ln275 = add i4 %jj_1, i4 1" [can.c:275]   --->   Operation 106 'add' 'add_ln275' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln275 = br i1 %icmp_ln275, void %for.inc.i.split, void %can.exit" [can.c:275]   --->   Operation 107 'br' 'br_ln275' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%specloopname_ln275 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [can.c:275]   --->   Operation 108 'specloopname' 'specloopname_ln275' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln245)   --->   "%zext_ln245 = zext i4 %jj_1" [can.c:245]   --->   Operation 109 'zext' 'zext_ln245' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln245)   --->   "%shl_ln245 = shl i12 1, i12 %zext_ln245" [can.c:245]   --->   Operation 110 'shl' 'shl_ln245' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln245)   --->   "%and_ln245 = and i12 %trunc_ln275, i12 %shl_ln245" [can.c:245]   --->   Operation 111 'and' 'and_ln245' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.97ns) (out node of the LUT)   --->   "%icmp_ln245 = icmp_eq  i12 %and_ln245, i12 0" [can.c:245]   --->   Operation 112 'icmp' 'icmp_ln245' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %icmp_ln245, void %if.then.i.i, void %CanFd_Recv_Sequential.exit.i" [can.c:245]   --->   Operation 113 'br' 'br_ln245' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i4.i16, i4 %jj_1, i16 0" [can.c:247]   --->   Operation 114 'bitconcatenate' 'shl_ln' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i20 %shl_ln" [can.c:247]   --->   Operation 115 'zext' 'zext_ln247' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.08ns)   --->   "%canaddr_mod = add i64 %zext_ln247, i64 %can_ptr_read" [can.c:247]   --->   Operation 116 'add' 'canaddr_mod' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln248)   --->   "%or_ln248 = or i20 %shl_ln, i20 232" [can.c:248]   --->   Operation 117 'or' 'or_ln248' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln248)   --->   "%zext_ln248 = zext i20 %or_ln248" [can.c:248]   --->   Operation 118 'zext' 'zext_ln248' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln248 = add i64 %zext_ln248, i64 %can_ptr_read" [can.c:248]   --->   Operation 119 'add' 'add_ln248' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln248, i32 2, i32 63" [can.c:248]   --->   Operation 120 'partselect' 'trunc_ln' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln248 = sext i62 %trunc_ln" [can.c:248]   --->   Operation 121 'sext' 'sext_ln248' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%clu_addr_addr = getelementptr i32 %clu_addr, i64 %sext_ln248" [can.c:248]   --->   Operation 122 'getelementptr' 'clu_addr_addr' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & !icmp_ln275 & !icmp_ln245)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.47ns)   --->   "%store_ln60 = store i2 1, i2 %mode_nr" [clu.c:60]   --->   Operation 123 'store' 'store_ln60' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & icmp_ln275)> <Delay = 0.47>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln61 = br void %sw.epilog" [clu.c:61]   --->   Operation 124 'br' 'br_ln61' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & icmp_ln275)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln73 = ret" [clu.c:73]   --->   Operation 125 'ret' 'ret_ln73' <Predicate = (mode_nr_load != 2 & mode_nr_load != 1 & icmp_ln275) | (mode_nr_load != 2 & mode_nr_load == 1 & icmp_ln240) | (mode_nr_load == 2 & icmp_ln256)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.01>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [uart.c:240]   --->   Operation 126 'specloopname' 'specloopname_ln240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/2] (1.01ns)   --->   "%call_ln240 = call void @uart_data_read.1, i8 %ps_ddr, i64 %uart_ddr_read, i32 %clu_addr, i64 %uart_ptr_read, i64 %timestamp_read, i8 %uart_en_read, i3 %trunc_ln240, i32 %received_uart, i32 %PL_Ctrl_fifo_index, i1 %PL_Ctrl_first_time, i64 %PL_Ctrl_first_timestamp, i8 %uart_fifo, i16 %PL_Header_pkt_len_bytes, i32 %internal_uart_counter, i16 %dropped_uart_counter" [uart.c:240]   --->   Operation 127 'call' 'call_ln240' <Predicate = true> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.inc.i3" [uart.c:240]   --->   Operation 128 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.01>
ST_4 : Operation 129 [1/2] (1.01ns)   --->   "%call_ln218 = call void @single_lin_process.1, i32 %clu_addr, i64 %linbase_mod, i8 %ps_ddr, i64 %lin_ddr_read, i64 %timestamp_read, i4 %lin_nr_1, i32 %received_lin, i1 %PLIN_Ctrl_run_state, i6 %PL_Data, i32 %internal_lin_counter, i16 %dropped_lin_counter" [dlin.c:218]   --->   Operation 129 'call' 'call_ln218' <Predicate = (!icmp_ln215)> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln221 = br void %dlin_FSM.exit.i" [dlin.c:221]   --->   Operation 130 'br' 'br_ln221' <Predicate = (!icmp_ln215)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln256 = store i4 %lin_nr_2, i4 %lin_nr" [dlin.c:256]   --->   Operation 131 'store' 'store_ln256' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln256 = br void %for.inc.i7" [dlin.c:256]   --->   Operation 132 'br' 'br_ln256' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 7.30>
ST_5 : Operation 133 [7/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:248]   --->   Operation 133 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 3> <Delay = 7.30>
ST_6 : Operation 134 [6/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:248]   --->   Operation 134 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 135 [5/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:248]   --->   Operation 135 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 136 [4/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:248]   --->   Operation 136 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 137 [3/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:248]   --->   Operation 137 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 138 [2/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:248]   --->   Operation 138 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 139 [1/7] (7.30ns)   --->   "%result_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %clu_addr_addr, i32 1" [can.c:248]   --->   Operation 139 'readreq' 'result_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 140 [1/1] (7.30ns)   --->   "%result = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %clu_addr_addr" [can.c:248]   --->   Operation 140 'read' 'result' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i32 %result" [can.c:248]   --->   Operation 141 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 8, i32 14" [can.c:250]   --->   Operation 142 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 24, i32 30" [can.c:250]   --->   Operation 143 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 144 [1/1] (0.00ns)   --->   "%tmp = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 24, i32 30" [can.c:250]   --->   Operation 144 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %result, i32 8, i32 14" [can.c:250]   --->   Operation 145 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>

State 13 <SV = 10> <Delay = 3.96>
ST_13 : Operation 146 [1/1] (0.81ns)   --->   "%icmp_ln250 = icmp_ne  i7 %tmp_9, i7 0" [can.c:250]   --->   Operation 146 'icmp' 'icmp_ln250' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.81ns)   --->   "%icmp_ln250_1 = icmp_ne  i7 %tmp_10, i7 0" [can.c:250]   --->   Operation 147 'icmp' 'icmp_ln250_1' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%and_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i7.i9.i7.i8, i7 %tmp, i9 0, i7 %tmp_8, i8 0" [can.c:250]   --->   Operation 148 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.99ns)   --->   "%icmp_ln250_2 = icmp_eq  i31 %and_ln, i31 0" [can.c:250]   --->   Operation 149 'icmp' 'icmp_ln250_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln250 = br i1 %icmp_ln250_2, void %if.then6.i.i, void %if.end17.i.i" [can.c:250]   --->   Operation 150 'br' 'br_ln250' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%readIndex = select i1 %icmp_ln250, i6 %trunc_ln248, i6 0" [can.c:252]   --->   Operation 151 'select' 'readIndex' <Predicate = (!icmp_ln250_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%zext_ln249 = zext i6 %readIndex" [can.c:249]   --->   Operation 152 'zext' 'zext_ln249' <Predicate = (!icmp_ln250_2)> <Delay = 0.00>
ST_13 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %result, i32 23" [can.c:257]   --->   Operation 153 'bitselect' 'tmp_11' <Predicate = (!icmp_ln250_2)> <Delay = 0.00>
ST_13 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node readIndex_2)   --->   "%readIndex_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %tmp_11, i7 0" [can.c:257]   --->   Operation 154 'bitconcatenate' 'readIndex_1' <Predicate = (!icmp_ln250_2)> <Delay = 0.00>
ST_13 : Operation 155 [1/1] (0.39ns) (out node of the LUT)   --->   "%readIndex_2 = select i1 %icmp_ln250_1, i8 %readIndex_1, i8 %zext_ln249" [can.c:256]   --->   Operation 155 'select' 'readIndex_2' <Predicate = (!icmp_ln250_2)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 156 [2/2] (2.75ns)   --->   "%call_ln260 = call void @recvFrame_logic.1, i32 %clu_addr, i64 %canaddr_mod, i8 %ps_ddr, i64 %can_ddr_read, i8 %readIndex_2, i4 %jj_1, i64 %timestamp_read, i32 %received_can, i32 %internal_can_counter, i16 %dropped_can_counter" [can.c:260]   --->   Operation 156 'call' 'call_ln260' <Predicate = (!icmp_ln250_2)> <Delay = 2.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 11> <Delay = 1.01>
ST_14 : Operation 157 [1/2] (1.01ns)   --->   "%call_ln260 = call void @recvFrame_logic.1, i32 %clu_addr, i64 %canaddr_mod, i8 %ps_ddr, i64 %can_ddr_read, i8 %readIndex_2, i4 %jj_1, i64 %timestamp_read, i32 %received_can, i32 %internal_can_counter, i16 %dropped_can_counter" [can.c:260]   --->   Operation 157 'call' 'call_ln260' <Predicate = (!icmp_ln245 & !icmp_ln250_2)> <Delay = 1.01> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln261 = br void %if.end17.i.i" [can.c:261]   --->   Operation 158 'br' 'br_ln261' <Predicate = (!icmp_ln245 & !icmp_ln250_2)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln262 = br void %CanFd_Recv_Sequential.exit.i" [can.c:262]   --->   Operation 159 'br' 'br_ln262' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.42ns)   --->   "%store_ln275 = store i4 %add_ln275, i4 %jj" [can.c:275]   --->   Operation 160 'store' 'store_ln275' <Predicate = true> <Delay = 0.42>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln275 = br void %for.inc.i" [can.c:275]   --->   Operation 161 'br' 'br_ln275' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('lin_en_read') on port 'lin_en' [99]  (1 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	s_axi read operation ('uart_en_read', uart.c:240) on port 'uart_en' (uart.c:240) [90]  (1 ns)
	'call' operation ('call_ln240', uart.c:240) to 'uart_data_read.1' [91]  (1.08 ns)

 <State 3>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln240', uart.c:240) to 'uart_data_read.1' [91]  (1.02 ns)

 <State 4>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln218', dlin.c:218) to 'single_lin_process.1' [120]  (1.02 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('result_req', can.c:248) on port 'clu_addr' (can.c:248) [157]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('result_req', can.c:248) on port 'clu_addr' (can.c:248) [157]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('result_req', can.c:248) on port 'clu_addr' (can.c:248) [157]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('result_req', can.c:248) on port 'clu_addr' (can.c:248) [157]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	bus request operation ('result_req', can.c:248) on port 'clu_addr' (can.c:248) [157]  (7.3 ns)

 <State 10>: 7.3ns
The critical path consists of the following:
	bus request operation ('result_req', can.c:248) on port 'clu_addr' (can.c:248) [157]  (7.3 ns)

 <State 11>: 7.3ns
The critical path consists of the following:
	bus request operation ('result_req', can.c:248) on port 'clu_addr' (can.c:248) [157]  (7.3 ns)

 <State 12>: 7.3ns
The critical path consists of the following:
	bus read operation ('result', can.c:248) on port 'clu_addr' (can.c:248) [158]  (7.3 ns)

 <State 13>: 3.97ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln250', can.c:250) [161]  (0.817 ns)
	'select' operation ('readIndex', can.c:252) [170]  (0 ns)
	'select' operation ('readIndex', can.c:256) [174]  (0.393 ns)
	'call' operation ('call_ln260', can.c:260) to 'recvFrame_logic.1' [175]  (2.76 ns)

 <State 14>: 1.02ns
The critical path consists of the following:
	'call' operation ('call_ln260', can.c:260) to 'recvFrame_logic.1' [175]  (1.02 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
