
Digital-Keypad-Lock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075e0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000234  080076ec  080076ec  000176ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007920  08007920  000200a0  2**0
                  CONTENTS
  4 .ARM          00000000  08007920  08007920  000200a0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007920  08007920  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007920  08007920  00017920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007924  08007924  00017924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08007928  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000574  200000a0  080079c8  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000614  080079c8  00020614  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018a3f  00000000  00000000  000200c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000035fc  00000000  00000000  00038b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001118  00000000  00000000  0003c108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fa0  00000000  00000000  0003d220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a888  00000000  00000000  0003e1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016a45  00000000  00000000  00058a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091489  00000000  00000000  0006f48d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00100916  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000495c  00000000  00000000  0010096c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000a0 	.word	0x200000a0
 8000128:	00000000 	.word	0x00000000
 800012c:	080076d4 	.word	0x080076d4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000a4 	.word	0x200000a4
 8000148:	080076d4 	.word	0x080076d4

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <init_global_variables>:
int timer_flag[NUM_TASKS];
int TIMER_CYCLE = 10;   // default tick = 10ms

// Initialization helper
void init_global_variables(void)
{
 8000170:	b580      	push	{r7, lr}
 8000172:	af00      	add	r7, sp, #0
    /* Reset all flags and states to default values */

    // Keypad states
    keypad_char_ready = 0;
 8000174:	4b2d      	ldr	r3, [pc, #180]	; (800022c <init_global_variables+0xbc>)
 8000176:	2200      	movs	r2, #0
 8000178:	701a      	strb	r2, [r3, #0]
    keypad_last_char = 0;
 800017a:	4b2d      	ldr	r3, [pc, #180]	; (8000230 <init_global_variables+0xc0>)
 800017c:	2200      	movs	r2, #0
 800017e:	701a      	strb	r2, [r3, #0]
    keypad_preview_char = 0;
 8000180:	4b2c      	ldr	r3, [pc, #176]	; (8000234 <init_global_variables+0xc4>)
 8000182:	2200      	movs	r2, #0
 8000184:	701a      	strb	r2, [r3, #0]

    // Input states
    gInputState.doorSensor = 0;
 8000186:	4b2c      	ldr	r3, [pc, #176]	; (8000238 <init_global_variables+0xc8>)
 8000188:	2200      	movs	r2, #0
 800018a:	701a      	strb	r2, [r3, #0]
    gInputState.keySensor = 0;
 800018c:	4b2a      	ldr	r3, [pc, #168]	; (8000238 <init_global_variables+0xc8>)
 800018e:	2200      	movs	r2, #0
 8000190:	705a      	strb	r2, [r3, #1]
    gInputState.indoorButton = 0;
 8000192:	4b29      	ldr	r3, [pc, #164]	; (8000238 <init_global_variables+0xc8>)
 8000194:	2200      	movs	r2, #0
 8000196:	709a      	strb	r2, [r3, #2]
    gInputState.batteryLow = 0;
 8000198:	4b27      	ldr	r3, [pc, #156]	; (8000238 <init_global_variables+0xc8>)
 800019a:	2200      	movs	r2, #0
 800019c:	70da      	strb	r2, [r3, #3]

    // Key Event
    gKeyEvent.keyChar = 0;
 800019e:	4b27      	ldr	r3, [pc, #156]	; (800023c <init_global_variables+0xcc>)
 80001a0:	2200      	movs	r2, #0
 80001a2:	701a      	strb	r2, [r3, #0]
    gKeyEvent.isLong = 0;
 80001a4:	4b25      	ldr	r3, [pc, #148]	; (800023c <init_global_variables+0xcc>)
 80001a6:	2200      	movs	r2, #0
 80001a8:	705a      	strb	r2, [r3, #1]

    // Output states
    gOutputStatus.ledGreen = LED_OFF;
 80001aa:	4b25      	ldr	r3, [pc, #148]	; (8000240 <init_global_variables+0xd0>)
 80001ac:	2200      	movs	r2, #0
 80001ae:	701a      	strb	r2, [r3, #0]
    gOutputStatus.ledRed = LED_OFF;
 80001b0:	4b23      	ldr	r3, [pc, #140]	; (8000240 <init_global_variables+0xd0>)
 80001b2:	2200      	movs	r2, #0
 80001b4:	705a      	strb	r2, [r3, #1]
    gOutputStatus.solenoid = SOLENOID_LOCKED;
 80001b6:	4b22      	ldr	r3, [pc, #136]	; (8000240 <init_global_variables+0xd0>)
 80001b8:	2200      	movs	r2, #0
 80001ba:	709a      	strb	r2, [r3, #2]
    gOutputStatus.buzzer = BUZZER_OFF;
 80001bc:	4b20      	ldr	r3, [pc, #128]	; (8000240 <init_global_variables+0xd0>)
 80001be:	2200      	movs	r2, #0
 80001c0:	70da      	strb	r2, [r3, #3]
    memset(gOutputStatus.lcdLine1, ' ', 16); gOutputStatus.lcdLine1[16] = 0;
 80001c2:	2210      	movs	r2, #16
 80001c4:	2120      	movs	r1, #32
 80001c6:	481f      	ldr	r0, [pc, #124]	; (8000244 <init_global_variables+0xd4>)
 80001c8:	f006 fe14 	bl	8006df4 <memset>
 80001cc:	4b1c      	ldr	r3, [pc, #112]	; (8000240 <init_global_variables+0xd0>)
 80001ce:	2200      	movs	r2, #0
 80001d0:	751a      	strb	r2, [r3, #20]
    memset(gOutputStatus.lcdLine2, ' ', 16); gOutputStatus.lcdLine2[16] = 0;
 80001d2:	2210      	movs	r2, #16
 80001d4:	2120      	movs	r1, #32
 80001d6:	481c      	ldr	r0, [pc, #112]	; (8000248 <init_global_variables+0xd8>)
 80001d8:	f006 fe0c 	bl	8006df4 <memset>
 80001dc:	4b18      	ldr	r3, [pc, #96]	; (8000240 <init_global_variables+0xd0>)
 80001de:	2200      	movs	r2, #0
 80001e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    // System timers
    gSystemTimers.failedAttempts = 0;
 80001e4:	4b19      	ldr	r3, [pc, #100]	; (800024c <init_global_variables+0xdc>)
 80001e6:	2200      	movs	r2, #0
 80001e8:	601a      	str	r2, [r3, #0]
    gSystemTimers.penaltyLevel = 0;
 80001ea:	4b18      	ldr	r3, [pc, #96]	; (800024c <init_global_variables+0xdc>)
 80001ec:	2200      	movs	r2, #0
 80001ee:	711a      	strb	r2, [r3, #4]
    gSystemTimers.penaltyEndTick = 0;
 80001f0:	4b16      	ldr	r3, [pc, #88]	; (800024c <init_global_variables+0xdc>)
 80001f2:	2200      	movs	r2, #0
 80001f4:	609a      	str	r2, [r3, #8]
    gSystemTimers.alarmRepeatTick = 0;
 80001f6:	4b15      	ldr	r3, [pc, #84]	; (800024c <init_global_variables+0xdc>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	60da      	str	r2, [r3, #12]

    gSystemState.currentState = LOCKED_SLEEP; // Start in sleep mode after initialization
 80001fc:	4b14      	ldr	r3, [pc, #80]	; (8000250 <init_global_variables+0xe0>)
 80001fe:	2201      	movs	r2, #1
 8000200:	701a      	strb	r2, [r3, #0]

    // Default password
    gPassword[0] = '1';
 8000202:	4b14      	ldr	r3, [pc, #80]	; (8000254 <init_global_variables+0xe4>)
 8000204:	2231      	movs	r2, #49	; 0x31
 8000206:	701a      	strb	r2, [r3, #0]
    gPassword[1] = '2';
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <init_global_variables+0xe4>)
 800020a:	2232      	movs	r2, #50	; 0x32
 800020c:	705a      	strb	r2, [r3, #1]
    gPassword[2] = '3';
 800020e:	4b11      	ldr	r3, [pc, #68]	; (8000254 <init_global_variables+0xe4>)
 8000210:	2233      	movs	r2, #51	; 0x33
 8000212:	709a      	strb	r2, [r3, #2]
    gPassword[3] = '4';
 8000214:	4b0f      	ldr	r3, [pc, #60]	; (8000254 <init_global_variables+0xe4>)
 8000216:	2234      	movs	r2, #52	; 0x34
 8000218:	70da      	strb	r2, [r3, #3]
    gPassword[4] = '\0';
 800021a:	4b0e      	ldr	r3, [pc, #56]	; (8000254 <init_global_variables+0xe4>)
 800021c:	2200      	movs	r2, #0
 800021e:	711a      	strb	r2, [r3, #4]

    inputBuffer[0] = '\0';
 8000220:	4b0d      	ldr	r3, [pc, #52]	; (8000258 <init_global_variables+0xe8>)
 8000222:	2200      	movs	r2, #0
 8000224:	701a      	strb	r2, [r3, #0]
}
 8000226:	bf00      	nop
 8000228:	bd80      	pop	{r7, pc}
 800022a:	bf00      	nop
 800022c:	200000bc 	.word	0x200000bc
 8000230:	200000bd 	.word	0x200000bd
 8000234:	200000be 	.word	0x200000be
 8000238:	200000c0 	.word	0x200000c0
 800023c:	200000c4 	.word	0x200000c4
 8000240:	20000000 	.word	0x20000000
 8000244:	20000004 	.word	0x20000004
 8000248:	20000015 	.word	0x20000015
 800024c:	200000c8 	.word	0x200000c8
 8000250:	200000d8 	.word	0x200000d8
 8000254:	200001b8 	.word	0x200001b8
 8000258:	20000178 	.word	0x20000178

0800025c <lcd_send_cmd>:
 * @param lcd: Pointer to the LCD handle
 * @param cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b086      	sub	sp, #24
 8000260:	af02      	add	r7, sp, #8
 8000262:	6078      	str	r0, [r7, #4]
 8000264:	460b      	mov	r3, r1
 8000266:	70fb      	strb	r3, [r7, #3]
	char upper_nibble, lower_nibble;
	uint8_t data_t[4];

	upper_nibble = (cmd & 0xF0);         // Extract upper nibble
 8000268:	78fb      	ldrb	r3, [r7, #3]
 800026a:	f023 030f 	bic.w	r3, r3, #15
 800026e:	73fb      	strb	r3, [r7, #15]
	lower_nibble = ((cmd << 4) & 0xF0);  // Extract lower nibble
 8000270:	78fb      	ldrb	r3, [r7, #3]
 8000272:	011b      	lsls	r3, r3, #4
 8000274:	73bb      	strb	r3, [r7, #14]

	data_t[0] = upper_nibble | 0x0C; // en=1, rs=0
 8000276:	7bfb      	ldrb	r3, [r7, #15]
 8000278:	f043 030c 	orr.w	r3, r3, #12
 800027c:	b2db      	uxtb	r3, r3
 800027e:	723b      	strb	r3, [r7, #8]
	data_t[1] = upper_nibble | 0x08; // en=0, rs=0
 8000280:	7bfb      	ldrb	r3, [r7, #15]
 8000282:	f043 0308 	orr.w	r3, r3, #8
 8000286:	b2db      	uxtb	r3, r3
 8000288:	727b      	strb	r3, [r7, #9]
	data_t[2] = lower_nibble | 0x0C; // en=1, rs=0
 800028a:	7bbb      	ldrb	r3, [r7, #14]
 800028c:	f043 030c 	orr.w	r3, r3, #12
 8000290:	b2db      	uxtb	r3, r3
 8000292:	72bb      	strb	r3, [r7, #10]
	data_t[3] = lower_nibble | 0x08; // en=0, rs=0
 8000294:	7bbb      	ldrb	r3, [r7, #14]
 8000296:	f043 0308 	orr.w	r3, r3, #8
 800029a:	b2db      	uxtb	r3, r3
 800029c:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 800029e:	687b      	ldr	r3, [r7, #4]
 80002a0:	6818      	ldr	r0, [r3, #0]
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	791b      	ldrb	r3, [r3, #4]
 80002a6:	b299      	uxth	r1, r3
 80002a8:	f107 0208 	add.w	r2, r7, #8
 80002ac:	2364      	movs	r3, #100	; 0x64
 80002ae:	9300      	str	r3, [sp, #0]
 80002b0:	2304      	movs	r3, #4
 80002b2:	f003 fc0b 	bl	8003acc <HAL_I2C_Master_Transmit>
}
 80002b6:	bf00      	nop
 80002b8:	3710      	adds	r7, #16
 80002ba:	46bd      	mov	sp, r7
 80002bc:	bd80      	pop	{r7, pc}

080002be <lcd_send_data>:
 * @param lcd: Pointer to the LCD handle
 * @param data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 80002be:	b580      	push	{r7, lr}
 80002c0:	b086      	sub	sp, #24
 80002c2:	af02      	add	r7, sp, #8
 80002c4:	6078      	str	r0, [r7, #4]
 80002c6:	460b      	mov	r3, r1
 80002c8:	70fb      	strb	r3, [r7, #3]
	char upper_nibble, lower_nibble;
	uint8_t data_t[4];

	upper_nibble = (data & 0xF0);         // Extract upper nibble
 80002ca:	78fb      	ldrb	r3, [r7, #3]
 80002cc:	f023 030f 	bic.w	r3, r3, #15
 80002d0:	73fb      	strb	r3, [r7, #15]
	lower_nibble = ((data << 4) & 0xF0);  // Extract lower nibble
 80002d2:	78fb      	ldrb	r3, [r7, #3]
 80002d4:	011b      	lsls	r3, r3, #4
 80002d6:	73bb      	strb	r3, [r7, #14]

	data_t[0] = upper_nibble | 0x0D; // en=1, rs=1
 80002d8:	7bfb      	ldrb	r3, [r7, #15]
 80002da:	f043 030d 	orr.w	r3, r3, #13
 80002de:	b2db      	uxtb	r3, r3
 80002e0:	723b      	strb	r3, [r7, #8]
	data_t[1] = upper_nibble | 0x09; // en=0, rs=1
 80002e2:	7bfb      	ldrb	r3, [r7, #15]
 80002e4:	f043 0309 	orr.w	r3, r3, #9
 80002e8:	b2db      	uxtb	r3, r3
 80002ea:	727b      	strb	r3, [r7, #9]
	data_t[2] = lower_nibble | 0x0D; // en=1, rs=1
 80002ec:	7bbb      	ldrb	r3, [r7, #14]
 80002ee:	f043 030d 	orr.w	r3, r3, #13
 80002f2:	b2db      	uxtb	r3, r3
 80002f4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = lower_nibble | 0x09; // en=0, rs=1
 80002f6:	7bbb      	ldrb	r3, [r7, #14]
 80002f8:	f043 0309 	orr.w	r3, r3, #9
 80002fc:	b2db      	uxtb	r3, r3
 80002fe:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	6818      	ldr	r0, [r3, #0]
 8000304:	687b      	ldr	r3, [r7, #4]
 8000306:	791b      	ldrb	r3, [r3, #4]
 8000308:	b299      	uxth	r1, r3
 800030a:	f107 0208 	add.w	r2, r7, #8
 800030e:	2364      	movs	r3, #100	; 0x64
 8000310:	9300      	str	r3, [sp, #0]
 8000312:	2304      	movs	r3, #4
 8000314:	f003 fbda 	bl	8003acc <HAL_I2C_Master_Transmit>
}
 8000318:	bf00      	nop
 800031a:	3710      	adds	r7, #16
 800031c:	46bd      	mov	sp, r7
 800031e:	bd80      	pop	{r7, pc}

08000320 <lcd_clear>:
 * @brief Clears the LCD display.
 * @param lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	b082      	sub	sp, #8
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
	// Clear all characters
	lcd_send_cmd(lcd, 0x01);
 8000328:	2101      	movs	r1, #1
 800032a:	6878      	ldr	r0, [r7, #4]
 800032c:	f7ff ff96 	bl	800025c <lcd_send_cmd>
	HAL_Delay(2);
 8000330:	2002      	movs	r0, #2
 8000332:	f002 f9d5 	bl	80026e0 <HAL_Delay>
}
 8000336:	bf00      	nop
 8000338:	3708      	adds	r7, #8
 800033a:	46bd      	mov	sp, r7
 800033c:	bd80      	pop	{r7, pc}

0800033e <lcd_gotoxy>:
 * @param col: Column number (0-15)
 * @param row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 800033e:	b580      	push	{r7, lr}
 8000340:	b086      	sub	sp, #24
 8000342:	af00      	add	r7, sp, #0
 8000344:	60f8      	str	r0, [r7, #12]
 8000346:	60b9      	str	r1, [r7, #8]
 8000348:	607a      	str	r2, [r7, #4]
	uint8_t address;

	switch (row)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	2b00      	cmp	r3, #0
 800034e:	d003      	beq.n	8000358 <lcd_gotoxy+0x1a>
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	2b01      	cmp	r3, #1
 8000354:	d005      	beq.n	8000362 <lcd_gotoxy+0x24>
	{
		case 0: address = 0x80 + col; break;  // First row
		case 1: address = 0xC0 + col; break;  // Second row
		default: return;  // Ignore invalid row numbers
 8000356:	e00e      	b.n	8000376 <lcd_gotoxy+0x38>
		case 0: address = 0x80 + col; break;  // First row
 8000358:	68bb      	ldr	r3, [r7, #8]
 800035a:	b2db      	uxtb	r3, r3
 800035c:	3b80      	subs	r3, #128	; 0x80
 800035e:	75fb      	strb	r3, [r7, #23]
 8000360:	e004      	b.n	800036c <lcd_gotoxy+0x2e>
		case 1: address = 0xC0 + col; break;  // Second row
 8000362:	68bb      	ldr	r3, [r7, #8]
 8000364:	b2db      	uxtb	r3, r3
 8000366:	3b40      	subs	r3, #64	; 0x40
 8000368:	75fb      	strb	r3, [r7, #23]
 800036a:	bf00      	nop
	}

	lcd_send_cmd(lcd, address);  // Send command to move the cursor
 800036c:	7dfb      	ldrb	r3, [r7, #23]
 800036e:	4619      	mov	r1, r3
 8000370:	68f8      	ldr	r0, [r7, #12]
 8000372:	f7ff ff73 	bl	800025c <lcd_send_cmd>
}
 8000376:	3718      	adds	r7, #24
 8000378:	46bd      	mov	sp, r7
 800037a:	bd80      	pop	{r7, pc}

0800037c <lcd_init>:
 * @brief Initializes the LCD in 4-bit mode.
 * @param lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	b082      	sub	sp, #8
 8000380:	af00      	add	r7, sp, #0
 8000382:	6078      	str	r0, [r7, #4]
	HAL_Delay(50);  // Wait for LCD power-up
 8000384:	2032      	movs	r0, #50	; 0x32
 8000386:	f002 f9ab 	bl	80026e0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x30);  // Wake up command
 800038a:	2130      	movs	r1, #48	; 0x30
 800038c:	6878      	ldr	r0, [r7, #4]
 800038e:	f7ff ff65 	bl	800025c <lcd_send_cmd>
	HAL_Delay(5);
 8000392:	2005      	movs	r0, #5
 8000394:	f002 f9a4 	bl	80026e0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x30);  // Wake up command
 8000398:	2130      	movs	r1, #48	; 0x30
 800039a:	6878      	ldr	r0, [r7, #4]
 800039c:	f7ff ff5e 	bl	800025c <lcd_send_cmd>
	HAL_Delay(1);
 80003a0:	2001      	movs	r0, #1
 80003a2:	f002 f99d 	bl	80026e0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x30);  // Wake up command
 80003a6:	2130      	movs	r1, #48	; 0x30
 80003a8:	6878      	ldr	r0, [r7, #4]
 80003aa:	f7ff ff57 	bl	800025c <lcd_send_cmd>
	HAL_Delay(10);
 80003ae:	200a      	movs	r0, #10
 80003b0:	f002 f996 	bl	80026e0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 80003b4:	2120      	movs	r1, #32
 80003b6:	6878      	ldr	r0, [r7, #4]
 80003b8:	f7ff ff50 	bl	800025c <lcd_send_cmd>
	HAL_Delay(10);
 80003bc:	200a      	movs	r0, #10
 80003be:	f002 f98f 	bl	80026e0 <HAL_Delay>

	// LCD configuration commands
	lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 80003c2:	2128      	movs	r1, #40	; 0x28
 80003c4:	6878      	ldr	r0, [r7, #4]
 80003c6:	f7ff ff49 	bl	800025c <lcd_send_cmd>
	HAL_Delay(1);
 80003ca:	2001      	movs	r0, #1
 80003cc:	f002 f988 	bl	80026e0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 80003d0:	2108      	movs	r1, #8
 80003d2:	6878      	ldr	r0, [r7, #4]
 80003d4:	f7ff ff42 	bl	800025c <lcd_send_cmd>
	HAL_Delay(1);
 80003d8:	2001      	movs	r0, #1
 80003da:	f002 f981 	bl	80026e0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x01);  // Clear display
 80003de:	2101      	movs	r1, #1
 80003e0:	6878      	ldr	r0, [r7, #4]
 80003e2:	f7ff ff3b 	bl	800025c <lcd_send_cmd>
	HAL_Delay(2);
 80003e6:	2002      	movs	r0, #2
 80003e8:	f002 f97a 	bl	80026e0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 80003ec:	2106      	movs	r1, #6
 80003ee:	6878      	ldr	r0, [r7, #4]
 80003f0:	f7ff ff34 	bl	800025c <lcd_send_cmd>
	HAL_Delay(1);
 80003f4:	2001      	movs	r0, #1
 80003f6:	f002 f973 	bl	80026e0 <HAL_Delay>
	lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 80003fa:	210c      	movs	r1, #12
 80003fc:	6878      	ldr	r0, [r7, #4]
 80003fe:	f7ff ff2d 	bl	800025c <lcd_send_cmd>
}
 8000402:	bf00      	nop
 8000404:	3708      	adds	r7, #8
 8000406:	46bd      	mov	sp, r7
 8000408:	bd80      	pop	{r7, pc}

0800040a <lcd_puts>:
 * @param lcd: Pointer to the LCD handle
 * @param str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 800040a:	b580      	push	{r7, lr}
 800040c:	b082      	sub	sp, #8
 800040e:	af00      	add	r7, sp, #0
 8000410:	6078      	str	r0, [r7, #4]
 8000412:	6039      	str	r1, [r7, #0]
	while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 8000414:	e007      	b.n	8000426 <lcd_puts+0x1c>
 8000416:	683b      	ldr	r3, [r7, #0]
 8000418:	1c5a      	adds	r2, r3, #1
 800041a:	603a      	str	r2, [r7, #0]
 800041c:	781b      	ldrb	r3, [r3, #0]
 800041e:	4619      	mov	r1, r3
 8000420:	6878      	ldr	r0, [r7, #4]
 8000422:	f7ff ff4c 	bl	80002be <lcd_send_data>
 8000426:	683b      	ldr	r3, [r7, #0]
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	2b00      	cmp	r3, #0
 800042c:	d1f3      	bne.n	8000416 <lcd_puts+0xc>
}
 800042e:	bf00      	nop
 8000430:	bf00      	nop
 8000432:	3708      	adds	r7, #8
 8000434:	46bd      	mov	sp, r7
 8000436:	bd80      	pop	{r7, pc}

08000438 <read_battery_adc>:
extern ADC_HandleTypeDef hadc1;

/**
 * @brief Performs ADC conversion and updates gInputState.
 */
static void read_battery_adc(void) {
 8000438:	b580      	push	{r7, lr}
 800043a:	b082      	sub	sp, #8
 800043c:	af00      	add	r7, sp, #0
    if (HAL_ADC_Start(&hadc1) == HAL_OK) {
 800043e:	4812      	ldr	r0, [pc, #72]	; (8000488 <read_battery_adc+0x50>)
 8000440:	f002 fa4a 	bl	80028d8 <HAL_ADC_Start>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d116      	bne.n	8000478 <read_battery_adc+0x40>
        if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 800044a:	210a      	movs	r1, #10
 800044c:	480e      	ldr	r0, [pc, #56]	; (8000488 <read_battery_adc+0x50>)
 800044e:	f002 fb1d 	bl	8002a8c <HAL_ADC_PollForConversion>
 8000452:	4603      	mov	r3, r0
 8000454:	2b00      	cmp	r3, #0
 8000456:	d10f      	bne.n	8000478 <read_battery_adc+0x40>
            uint16_t adc_value = HAL_ADC_GetValue(&hadc1);
 8000458:	480b      	ldr	r0, [pc, #44]	; (8000488 <read_battery_adc+0x50>)
 800045a:	f002 fc1d 	bl	8002c98 <HAL_ADC_GetValue>
 800045e:	4603      	mov	r3, r0
 8000460:	80fb      	strh	r3, [r7, #6]

            // LOGIC KIỂM TRA NGƯỠNG ADC ĐƯỢC THỰC HIỆN TẠI ĐÂY (INPUT LAYER)
            if (adc_value < 1000) {
 8000462:	88fb      	ldrh	r3, [r7, #6]
 8000464:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000468:	d203      	bcs.n	8000472 <read_battery_adc+0x3a>
                gInputState.batteryLow = 1;
 800046a:	4b08      	ldr	r3, [pc, #32]	; (800048c <read_battery_adc+0x54>)
 800046c:	2201      	movs	r2, #1
 800046e:	70da      	strb	r2, [r3, #3]
 8000470:	e002      	b.n	8000478 <read_battery_adc+0x40>
            } else {
                gInputState.batteryLow = 0;
 8000472:	4b06      	ldr	r3, [pc, #24]	; (800048c <read_battery_adc+0x54>)
 8000474:	2200      	movs	r2, #0
 8000476:	70da      	strb	r2, [r3, #3]
            }
        }
    }
    HAL_ADC_Stop(&hadc1);
 8000478:	4803      	ldr	r0, [pc, #12]	; (8000488 <read_battery_adc+0x50>)
 800047a:	f002 fadb 	bl	8002a34 <HAL_ADC_Stop>
}
 800047e:	bf00      	nop
 8000480:	3708      	adds	r7, #8
 8000482:	46bd      	mov	sp, r7
 8000484:	bd80      	pop	{r7, pc}
 8000486:	bf00      	nop
 8000488:	20000268 	.word	0x20000268
 800048c:	200000c0 	.word	0x200000c0

08000490 <Input_Init>:

/**
 * @brief Initializes the input processing module.
 */
void Input_Init(void)
{
 8000490:	b480      	push	{r7}
 8000492:	af00      	add	r7, sp, #0
    // Reset Input states
    gInputState.doorSensor = 0;
 8000494:	4b0c      	ldr	r3, [pc, #48]	; (80004c8 <Input_Init+0x38>)
 8000496:	2200      	movs	r2, #0
 8000498:	701a      	strb	r2, [r3, #0]
    gInputState.keySensor = 0;
 800049a:	4b0b      	ldr	r3, [pc, #44]	; (80004c8 <Input_Init+0x38>)
 800049c:	2200      	movs	r2, #0
 800049e:	705a      	strb	r2, [r3, #1]
    gInputState.indoorButton = 0;
 80004a0:	4b09      	ldr	r3, [pc, #36]	; (80004c8 <Input_Init+0x38>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	709a      	strb	r2, [r3, #2]
    gInputState.batteryLow = 0;
 80004a6:	4b08      	ldr	r3, [pc, #32]	; (80004c8 <Input_Init+0x38>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	70da      	strb	r2, [r3, #3]

    // Reset Key Event Mailbox
    gKeyEvent.keyChar = 0;
 80004ac:	4b07      	ldr	r3, [pc, #28]	; (80004cc <Input_Init+0x3c>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	701a      	strb	r2, [r3, #0]
    gKeyEvent.isLong = 0;
 80004b2:	4b06      	ldr	r3, [pc, #24]	; (80004cc <Input_Init+0x3c>)
 80004b4:	2200      	movs	r2, #0
 80004b6:	705a      	strb	r2, [r3, #1]

    enter_press_count = 0;
 80004b8:	4b05      	ldr	r3, [pc, #20]	; (80004d0 <Input_Init+0x40>)
 80004ba:	2200      	movs	r2, #0
 80004bc:	801a      	strh	r2, [r3, #0]
}
 80004be:	bf00      	nop
 80004c0:	46bd      	mov	sp, r7
 80004c2:	bc80      	pop	{r7}
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop
 80004c8:	200000c0 	.word	0x200000c0
 80004cc:	200000c4 	.word	0x200000c4
 80004d0:	200000da 	.word	0x200000da

080004d4 <Input_Process>:

/**
 * @brief Periodic input processing routine.
 */
void Input_Process(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	b082      	sub	sp, #8
 80004d8:	af00      	add	r7, sp, #0
    uint8_t current_state = gSystemState.currentState;
 80004da:	4b48      	ldr	r3, [pc, #288]	; (80005fc <Input_Process+0x128>)
 80004dc:	781b      	ldrb	r3, [r3, #0]
 80004de:	71fb      	strb	r3, [r7, #7]

    // --- 1. Read ADC and Buttons ---

    read_battery_adc();
 80004e0:	f7ff ffaa 	bl	8000438 <read_battery_adc>

    // Read debounced states from input_reading.c
    uint8_t door_curr = is_button_pressed(DOOR_SENSOR_INDEX);
 80004e4:	2000      	movs	r0, #0
 80004e6:	f000 f91b 	bl	8000720 <is_button_pressed>
 80004ea:	4603      	mov	r3, r0
 80004ec:	71bb      	strb	r3, [r7, #6]
    uint8_t key_curr = is_button_pressed(KEY_SENSOR_INDEX);
 80004ee:	2001      	movs	r0, #1
 80004f0:	f000 f916 	bl	8000720 <is_button_pressed>
 80004f4:	4603      	mov	r3, r0
 80004f6:	717b      	strb	r3, [r7, #5]
    uint8_t indoor_long = is_button_pressed_1s(INDOOR_BUTTON_INDEX);
 80004f8:	2002      	movs	r0, #2
 80004fa:	f000 f92b 	bl	8000754 <is_button_pressed_1s>
 80004fe:	4603      	mov	r3, r0
 8000500:	713b      	strb	r3, [r7, #4]

    // --- 2. Keypad Long Press Counter for Enter (#) ---

    if (Keypad_IsPressed('#')) {
 8000502:	2023      	movs	r0, #35	; 0x23
 8000504:	f000 faec 	bl	8000ae0 <Keypad_IsPressed>
 8000508:	4603      	mov	r3, r0
 800050a:	2b00      	cmp	r3, #0
 800050c:	d00a      	beq.n	8000524 <Input_Process+0x50>
        if (enter_press_count < LONG_PRESS_CYCLES) {
 800050e:	4b3c      	ldr	r3, [pc, #240]	; (8000600 <Input_Process+0x12c>)
 8000510:	881b      	ldrh	r3, [r3, #0]
 8000512:	2b63      	cmp	r3, #99	; 0x63
 8000514:	d809      	bhi.n	800052a <Input_Process+0x56>
            enter_press_count++;
 8000516:	4b3a      	ldr	r3, [pc, #232]	; (8000600 <Input_Process+0x12c>)
 8000518:	881b      	ldrh	r3, [r3, #0]
 800051a:	3301      	adds	r3, #1
 800051c:	b29a      	uxth	r2, r3
 800051e:	4b38      	ldr	r3, [pc, #224]	; (8000600 <Input_Process+0x12c>)
 8000520:	801a      	strh	r2, [r3, #0]
 8000522:	e002      	b.n	800052a <Input_Process+0x56>
        }
    } else {
        enter_press_count = 0;
 8000524:	4b36      	ldr	r3, [pc, #216]	; (8000600 <Input_Process+0x12c>)
 8000526:	2200      	movs	r2, #0
 8000528:	801a      	strh	r2, [r3, #0]
    }

    // --- 3. Consume keypad finalized char & Create Event ---

    char k = Keypad_GetChar();
 800052a:	f000 fafd 	bl	8000b28 <Keypad_GetChar>
 800052e:	4603      	mov	r3, r0
 8000530:	70fb      	strb	r3, [r7, #3]

    if (k != 0) {
 8000532:	78fb      	ldrb	r3, [r7, #3]
 8000534:	2b00      	cmp	r3, #0
 8000536:	d01b      	beq.n	8000570 <Input_Process+0x9c>
        // Disable Keypad input if penalized or warning
        if (current_state == BATTERY_WARNING ||
 8000538:	79fb      	ldrb	r3, [r7, #7]
 800053a:	2b03      	cmp	r3, #3
 800053c:	d018      	beq.n	8000570 <Input_Process+0x9c>
 800053e:	79fb      	ldrb	r3, [r7, #7]
 8000540:	2b0a      	cmp	r3, #10
 8000542:	d015      	beq.n	8000570 <Input_Process+0x9c>
            current_state == PENALTY_TIMER ||
 8000544:	79fb      	ldrb	r3, [r7, #7]
 8000546:	2b0b      	cmp	r3, #11
 8000548:	d012      	beq.n	8000570 <Input_Process+0x9c>
            current_state == PERMANENT_LOCKOUT)
        {
            // Input is ignored (event is not passed to FSM)
        } else {
            // Check for Long Press Enter (#) (Applies only in UNLOCKED_WAITOPEN)
            if (k == '#' && current_state == UNLOCKED_WAITOPEN && enter_press_count >= LONG_PRESS_CYCLES) {
 800054a:	78fb      	ldrb	r3, [r7, #3]
 800054c:	2b23      	cmp	r3, #35	; 0x23
 800054e:	d10b      	bne.n	8000568 <Input_Process+0x94>
 8000550:	79fb      	ldrb	r3, [r7, #7]
 8000552:	2b14      	cmp	r3, #20
 8000554:	d108      	bne.n	8000568 <Input_Process+0x94>
 8000556:	4b2a      	ldr	r3, [pc, #168]	; (8000600 <Input_Process+0x12c>)
 8000558:	881b      	ldrh	r3, [r3, #0]
 800055a:	2b63      	cmp	r3, #99	; 0x63
 800055c:	d904      	bls.n	8000568 <Input_Process+0x94>
                 State_Event_KeypadChar_Long(k);
 800055e:	78fb      	ldrb	r3, [r7, #3]
 8000560:	4618      	mov	r0, r3
 8000562:	f001 fe09 	bl	8002178 <State_Event_KeypadChar_Long>
 8000566:	e003      	b.n	8000570 <Input_Process+0x9c>
            } else {
                 State_Event_KeypadChar(k);
 8000568:	78fb      	ldrb	r3, [r7, #3]
 800056a:	4618      	mov	r0, r3
 800056c:	f001 fdf2 	bl	8002154 <State_Event_KeypadChar>

    // --- 4. Discrete Sensor Edge/Long Press Events ---

    // a) Door Sensor (Edge Detection)
    // Edge UP (Released -> Pressed): Door Opens -> Closes
    if (door_curr == 1 && gInputState.doorSensor == 0) {
 8000570:	79bb      	ldrb	r3, [r7, #6]
 8000572:	2b01      	cmp	r3, #1
 8000574:	d106      	bne.n	8000584 <Input_Process+0xb0>
 8000576:	4b23      	ldr	r3, [pc, #140]	; (8000604 <Input_Process+0x130>)
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d102      	bne.n	8000584 <Input_Process+0xb0>
        State_Event_DoorSensor_Close();
 800057e:	f001 fe31 	bl	80021e4 <State_Event_DoorSensor_Close>
 8000582:	e008      	b.n	8000596 <Input_Process+0xc2>
    }
    // Edge DOWN (Pressed -> Released): Door Closes -> Opens
    else if (door_curr == 0 && gInputState.doorSensor == 1) {
 8000584:	79bb      	ldrb	r3, [r7, #6]
 8000586:	2b00      	cmp	r3, #0
 8000588:	d105      	bne.n	8000596 <Input_Process+0xc2>
 800058a:	4b1e      	ldr	r3, [pc, #120]	; (8000604 <Input_Process+0x130>)
 800058c:	781b      	ldrb	r3, [r3, #0]
 800058e:	2b01      	cmp	r3, #1
 8000590:	d101      	bne.n	8000596 <Input_Process+0xc2>
        State_Event_DoorSensor_Open();
 8000592:	f001 fe1b 	bl	80021cc <State_Event_DoorSensor_Open>
    }

    // b) Key Sensor (Edge Detection - Press)
    if (key_curr == 1 && gInputState.keySensor == 0) {
 8000596:	797b      	ldrb	r3, [r7, #5]
 8000598:	2b01      	cmp	r3, #1
 800059a:	d105      	bne.n	80005a8 <Input_Process+0xd4>
 800059c:	4b19      	ldr	r3, [pc, #100]	; (8000604 <Input_Process+0x130>)
 800059e:	785b      	ldrb	r3, [r3, #1]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d101      	bne.n	80005a8 <Input_Process+0xd4>
        State_Event_KeySensor(); // FSM handles immediate override
 80005a4:	f001 fe06 	bl	80021b4 <State_Event_KeySensor>
    }

    // c) Indoor Button Long Press (Event)
    if (indoor_long == 1 && gInputState.indoorButton == 0) {
 80005a8:	793b      	ldrb	r3, [r7, #4]
 80005aa:	2b01      	cmp	r3, #1
 80005ac:	d105      	bne.n	80005ba <Input_Process+0xe6>
 80005ae:	4b15      	ldr	r3, [pc, #84]	; (8000604 <Input_Process+0x130>)
 80005b0:	789b      	ldrb	r3, [r3, #2]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d101      	bne.n	80005ba <Input_Process+0xe6>
        State_Event_IndoorButton_Long(); // FSM handles toggle/transition
 80005b6:	f001 fdf1 	bl	800219c <State_Event_IndoorButton_Long>
    }

    // --- 5. Update gInputState (Polling Snapshot) ---
    // Update snapshot for FSM to use in transitions logic
    gInputState.doorSensor = door_curr;
 80005ba:	4a12      	ldr	r2, [pc, #72]	; (8000604 <Input_Process+0x130>)
 80005bc:	79bb      	ldrb	r3, [r7, #6]
 80005be:	7013      	strb	r3, [r2, #0]
    gInputState.keySensor = key_curr;
 80005c0:	4a10      	ldr	r2, [pc, #64]	; (8000604 <Input_Process+0x130>)
 80005c2:	797b      	ldrb	r3, [r7, #5]
 80005c4:	7053      	strb	r3, [r2, #1]
    gInputState.indoorButton = indoor_long; // Store the Long Press flag
 80005c6:	4a0f      	ldr	r2, [pc, #60]	; (8000604 <Input_Process+0x130>)
 80005c8:	793b      	ldrb	r3, [r7, #4]
 80005ca:	7093      	strb	r3, [r2, #2]

    // --- 6. Switch-Case 14 trạng thái (Tách biệt) ---

    switch (current_state) {
 80005cc:	79fb      	ldrb	r3, [r7, #7]
 80005ce:	3b01      	subs	r3, #1
 80005d0:	2b19      	cmp	r3, #25
 80005d2:	bf8c      	ite	hi
 80005d4:	2201      	movhi	r2, #1
 80005d6:	2200      	movls	r2, #0
 80005d8:	b2d2      	uxtb	r2, r2
 80005da:	2a00      	cmp	r2, #0
 80005dc:	d109      	bne.n	80005f2 <Input_Process+0x11e>
 80005de:	2201      	movs	r2, #1
 80005e0:	409a      	lsls	r2, r3
 80005e2:	4b09      	ldr	r3, [pc, #36]	; (8000608 <Input_Process+0x134>)
 80005e4:	4013      	ands	r3, r2
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	bf14      	ite	ne
 80005ea:	2301      	movne	r3, #1
 80005ec:	2300      	moveq	r3, #0
 80005ee:	b2db      	uxtb	r3, r3
 80005f0:	2b00      	cmp	r3, #0
        case LOCKED_RELOCK:
            // All specific input handling (disabling, event creation) is done above.
            // No further action is required here, ensuring module separation.
            break;
        default:
            break;
 80005f2:	bf00      	nop
    }
}
 80005f4:	bf00      	nop
 80005f6:	3708      	adds	r7, #8
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd80      	pop	{r7, pc}
 80005fc:	200000d8 	.word	0x200000d8
 8000600:	200000da 	.word	0x200000da
 8000604:	200000c0 	.word	0x200000c0
 8000608:	03f8061f 	.word	0x03f8061f

0800060c <read_button>:
//after the button is pressed more than 1 second.
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];


GPIO_PinState read_button(int index)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
    switch (index)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	2b02      	cmp	r3, #2
 8000618:	d017      	beq.n	800064a <read_button+0x3e>
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2b02      	cmp	r3, #2
 800061e:	dc1b      	bgt.n	8000658 <read_button+0x4c>
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d003      	beq.n	800062e <read_button+0x22>
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2b01      	cmp	r3, #1
 800062a:	d007      	beq.n	800063c <read_button+0x30>
 800062c:	e014      	b.n	8000658 <read_button+0x4c>
    {
        case DOOR_SENSOR_INDEX:
        	return HAL_GPIO_ReadPin(DOOR_SENSOR_GPIO_Port, DOOR_SENSOR_Pin);
 800062e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000632:	480c      	ldr	r0, [pc, #48]	; (8000664 <read_button+0x58>)
 8000634:	f003 f8c2 	bl	80037bc <HAL_GPIO_ReadPin>
 8000638:	4603      	mov	r3, r0
 800063a:	e00e      	b.n	800065a <read_button+0x4e>
        case KEY_SENSOR_INDEX:
        	return HAL_GPIO_ReadPin(KEY_SENSOR_GPIO_Port, KEY_SENSOR_Pin);
 800063c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000640:	4808      	ldr	r0, [pc, #32]	; (8000664 <read_button+0x58>)
 8000642:	f003 f8bb 	bl	80037bc <HAL_GPIO_ReadPin>
 8000646:	4603      	mov	r3, r0
 8000648:	e007      	b.n	800065a <read_button+0x4e>
        case INDOOR_BUTTON_INDEX:
        	return HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 800064a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800064e:	4805      	ldr	r0, [pc, #20]	; (8000664 <read_button+0x58>)
 8000650:	f003 f8b4 	bl	80037bc <HAL_GPIO_ReadPin>
 8000654:	4603      	mov	r3, r0
 8000656:	e000      	b.n	800065a <read_button+0x4e>
        default:
        	return GPIO_PIN_SET;
 8000658:	2301      	movs	r3, #1
    }
}
 800065a:	4618      	mov	r0, r3
 800065c:	3708      	adds	r7, #8
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	40011000 	.word	0x40011000

08000668 <button_reading>:


void button_reading(void) {
 8000668:	b590      	push	{r4, r7, lr}
 800066a:	b083      	sub	sp, #12
 800066c:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++)
 800066e:	2300      	movs	r3, #0
 8000670:	71fb      	strb	r3, [r7, #7]
 8000672:	e042      	b.n	80006fa <button_reading+0x92>
	{
		debounceButtonBuffer2[i] = debounceButtonBuffer1[i];
 8000674:	79fa      	ldrb	r2, [r7, #7]
 8000676:	79fb      	ldrb	r3, [r7, #7]
 8000678:	4924      	ldr	r1, [pc, #144]	; (800070c <button_reading+0xa4>)
 800067a:	5c89      	ldrb	r1, [r1, r2]
 800067c:	4a24      	ldr	r2, [pc, #144]	; (8000710 <button_reading+0xa8>)
 800067e:	54d1      	strb	r1, [r2, r3]
		debounceButtonBuffer1[i] = read_button(i);
 8000680:	79fb      	ldrb	r3, [r7, #7]
 8000682:	79fc      	ldrb	r4, [r7, #7]
 8000684:	4618      	mov	r0, r3
 8000686:	f7ff ffc1 	bl	800060c <read_button>
 800068a:	4603      	mov	r3, r0
 800068c:	461a      	mov	r2, r3
 800068e:	4b1f      	ldr	r3, [pc, #124]	; (800070c <button_reading+0xa4>)
 8000690:	551a      	strb	r2, [r3, r4]
		if (debounceButtonBuffer1[i] == debounceButtonBuffer2[i])
 8000692:	79fb      	ldrb	r3, [r7, #7]
 8000694:	4a1d      	ldr	r2, [pc, #116]	; (800070c <button_reading+0xa4>)
 8000696:	5cd2      	ldrb	r2, [r2, r3]
 8000698:	79fb      	ldrb	r3, [r7, #7]
 800069a:	491d      	ldr	r1, [pc, #116]	; (8000710 <button_reading+0xa8>)
 800069c:	5ccb      	ldrb	r3, [r1, r3]
 800069e:	429a      	cmp	r2, r3
 80006a0:	d128      	bne.n	80006f4 <button_reading+0x8c>
		{
			buttonBuffer[i] = debounceButtonBuffer1[i];
 80006a2:	79fa      	ldrb	r2, [r7, #7]
 80006a4:	79fb      	ldrb	r3, [r7, #7]
 80006a6:	4919      	ldr	r1, [pc, #100]	; (800070c <button_reading+0xa4>)
 80006a8:	5c89      	ldrb	r1, [r1, r2]
 80006aa:	4a1a      	ldr	r2, [pc, #104]	; (8000714 <button_reading+0xac>)
 80006ac:	54d1      	strb	r1, [r2, r3]
			if (buttonBuffer[i] == BUTTON_IS_PRESSED)
 80006ae:	79fb      	ldrb	r3, [r7, #7]
 80006b0:	4a18      	ldr	r2, [pc, #96]	; (8000714 <button_reading+0xac>)
 80006b2:	5cd3      	ldrb	r3, [r2, r3]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d114      	bne.n	80006e2 <button_reading+0x7a>
			{
				 //if a button is pressed, we start counting
				 if(counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING){
 80006b8:	79fb      	ldrb	r3, [r7, #7]
 80006ba:	4a17      	ldr	r2, [pc, #92]	; (8000718 <button_reading+0xb0>)
 80006bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80006c0:	2b63      	cmp	r3, #99	; 0x63
 80006c2:	d809      	bhi.n	80006d8 <button_reading+0x70>
					 counterForButtonPress1s[i]++;
 80006c4:	79fb      	ldrb	r3, [r7, #7]
 80006c6:	4a14      	ldr	r2, [pc, #80]	; (8000718 <button_reading+0xb0>)
 80006c8:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80006cc:	3201      	adds	r2, #1
 80006ce:	b291      	uxth	r1, r2
 80006d0:	4a11      	ldr	r2, [pc, #68]	; (8000718 <button_reading+0xb0>)
 80006d2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80006d6:	e00d      	b.n	80006f4 <button_reading+0x8c>
				 } else {
					 //the flag is turned on when 1 second has passed
					 //since the button is pressed.
					 flagForButtonPress1s[i] = 1;
 80006d8:	79fb      	ldrb	r3, [r7, #7]
 80006da:	4a10      	ldr	r2, [pc, #64]	; (800071c <button_reading+0xb4>)
 80006dc:	2101      	movs	r1, #1
 80006de:	54d1      	strb	r1, [r2, r3]
 80006e0:	e008      	b.n	80006f4 <button_reading+0x8c>
					 //todo
				 }
			} else {
				 counterForButtonPress1s[i] = 0;
 80006e2:	79fb      	ldrb	r3, [r7, #7]
 80006e4:	4a0c      	ldr	r2, [pc, #48]	; (8000718 <button_reading+0xb0>)
 80006e6:	2100      	movs	r1, #0
 80006e8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				 flagForButtonPress1s[i] = 0;
 80006ec:	79fb      	ldrb	r3, [r7, #7]
 80006ee:	4a0b      	ldr	r2, [pc, #44]	; (800071c <button_reading+0xb4>)
 80006f0:	2100      	movs	r1, #0
 80006f2:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < N0_OF_BUTTONS; i++)
 80006f4:	79fb      	ldrb	r3, [r7, #7]
 80006f6:	3301      	adds	r3, #1
 80006f8:	71fb      	strb	r3, [r7, #7]
 80006fa:	79fb      	ldrb	r3, [r7, #7]
 80006fc:	2b02      	cmp	r3, #2
 80006fe:	d9b9      	bls.n	8000674 <button_reading+0xc>
			}
		}
	}
}
 8000700:	bf00      	nop
 8000702:	bf00      	nop
 8000704:	370c      	adds	r7, #12
 8000706:	46bd      	mov	sp, r7
 8000708:	bd90      	pop	{r4, r7, pc}
 800070a:	bf00      	nop
 800070c:	200000e0 	.word	0x200000e0
 8000710:	200000e4 	.word	0x200000e4
 8000714:	200000dc 	.word	0x200000dc
 8000718:	200000ec 	.word	0x200000ec
 800071c:	200000e8 	.word	0x200000e8

08000720 <is_button_pressed>:

unsigned int is_button_pressed(unsigned int index) {
 8000720:	b480      	push	{r7}
 8000722:	b083      	sub	sp, #12
 8000724:	af00      	add	r7, sp, #0
 8000726:	6078      	str	r0, [r7, #4]
	if(index >= N0_OF_BUTTONS) return 0;
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	2b02      	cmp	r3, #2
 800072c:	d901      	bls.n	8000732 <is_button_pressed+0x12>
 800072e:	2300      	movs	r3, #0
 8000730:	e008      	b.n	8000744 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000732:	4a07      	ldr	r2, [pc, #28]	; (8000750 <is_button_pressed+0x30>)
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	4413      	add	r3, r2
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	2b00      	cmp	r3, #0
 800073c:	bf0c      	ite	eq
 800073e:	2301      	moveq	r3, #1
 8000740:	2300      	movne	r3, #0
 8000742:	b2db      	uxtb	r3, r3
}
 8000744:	4618      	mov	r0, r3
 8000746:	370c      	adds	r7, #12
 8000748:	46bd      	mov	sp, r7
 800074a:	bc80      	pop	{r7}
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop
 8000750:	200000dc 	.word	0x200000dc

08000754 <is_button_pressed_1s>:


unsigned int is_button_pressed_1s(unsigned int index){
 8000754:	b480      	push	{r7}
 8000756:	b083      	sub	sp, #12
 8000758:	af00      	add	r7, sp, #0
 800075a:	6078      	str	r0, [r7, #4]
	if(index >= N0_OF_BUTTONS) return 0;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	2b02      	cmp	r3, #2
 8000760:	d901      	bls.n	8000766 <is_button_pressed_1s+0x12>
 8000762:	2300      	movs	r3, #0
 8000764:	e008      	b.n	8000778 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8000766:	4a07      	ldr	r2, [pc, #28]	; (8000784 <is_button_pressed_1s+0x30>)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	4413      	add	r3, r2
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	2b01      	cmp	r3, #1
 8000770:	bf0c      	ite	eq
 8000772:	2301      	moveq	r3, #1
 8000774:	2300      	movne	r3, #0
 8000776:	b2db      	uxtb	r3, r3
}
 8000778:	4618      	mov	r0, r3
 800077a:	370c      	adds	r7, #12
 800077c:	46bd      	mov	sp, r7
 800077e:	bc80      	pop	{r7}
 8000780:	4770      	bx	lr
 8000782:	bf00      	nop
 8000784:	200000e8 	.word	0x200000e8

08000788 <KeyIndex>:

//  Helper Functions

// Calculates the linear index from row and column
static inline uint8_t KeyIndex(uint8_t r, uint8_t c)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	460a      	mov	r2, r1
 8000792:	71fb      	strb	r3, [r7, #7]
 8000794:	4613      	mov	r3, r2
 8000796:	71bb      	strb	r3, [r7, #6]
	return r * KEYPAD_COLS + c;
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	461a      	mov	r2, r3
 800079c:	0052      	lsls	r2, r2, #1
 800079e:	4413      	add	r3, r2
 80007a0:	b2da      	uxtb	r2, r3
 80007a2:	79bb      	ldrb	r3, [r7, #6]
 80007a4:	4413      	add	r3, r2
 80007a6:	b2db      	uxtb	r3, r3
}
 80007a8:	4618      	mov	r0, r3
 80007aa:	370c      	adds	r7, #12
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bc80      	pop	{r7}
 80007b0:	4770      	bx	lr
	...

080007b4 <Keypad_Init>:
				GPIO_TypeDef *C3_Port, uint16_t C3_Pin,
				GPIO_TypeDef *R1_Port, uint16_t R1_Pin,
				GPIO_TypeDef *R2_Port, uint16_t R2_Pin,
				GPIO_TypeDef *R3_Port, uint16_t R3_Pin,
				GPIO_TypeDef *R4_Port, uint16_t R4_Pin)
{
 80007b4:	b480      	push	{r7}
 80007b6:	b085      	sub	sp, #20
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	60f8      	str	r0, [r7, #12]
 80007bc:	60b9      	str	r1, [r7, #8]
 80007be:	603b      	str	r3, [r7, #0]
 80007c0:	4613      	mov	r3, r2
 80007c2:	80fb      	strh	r3, [r7, #6]
    // Map GPIO ports and pins to the structure
	k->COL_Port[0] = C1_Port; k->COL_Pin[0] = C1_Pin;
 80007c4:	68fb      	ldr	r3, [r7, #12]
 80007c6:	68ba      	ldr	r2, [r7, #8]
 80007c8:	619a      	str	r2, [r3, #24]
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	88fa      	ldrh	r2, [r7, #6]
 80007ce:	849a      	strh	r2, [r3, #36]	; 0x24
	k->COL_Port[1] = C2_Port; k->COL_Pin[1] = C2_Pin;
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	683a      	ldr	r2, [r7, #0]
 80007d4:	61da      	str	r2, [r3, #28]
 80007d6:	68fb      	ldr	r3, [r7, #12]
 80007d8:	8b3a      	ldrh	r2, [r7, #24]
 80007da:	84da      	strh	r2, [r3, #38]	; 0x26
	k->COL_Port[2] = C3_Port; k->COL_Pin[2] = C3_Pin;
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	69fa      	ldr	r2, [r7, #28]
 80007e0:	621a      	str	r2, [r3, #32]
 80007e2:	68fb      	ldr	r3, [r7, #12]
 80007e4:	8c3a      	ldrh	r2, [r7, #32]
 80007e6:	851a      	strh	r2, [r3, #40]	; 0x28

	k->ROW_Port[0] = R1_Port; k->ROW_Pin[0] = R1_Pin;
 80007e8:	68fb      	ldr	r3, [r7, #12]
 80007ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80007ec:	601a      	str	r2, [r3, #0]
 80007ee:	68fb      	ldr	r3, [r7, #12]
 80007f0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80007f2:	821a      	strh	r2, [r3, #16]
	k->ROW_Port[1] = R2_Port; k->ROW_Pin[1] = R2_Pin;
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80007f8:	605a      	str	r2, [r3, #4]
 80007fa:	68fb      	ldr	r3, [r7, #12]
 80007fc:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80007fe:	825a      	strh	r2, [r3, #18]
	k->ROW_Port[2] = R3_Port; k->ROW_Pin[2] = R3_Pin;
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	68fb      	ldr	r3, [r7, #12]
 8000808:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 800080a:	829a      	strh	r2, [r3, #20]
	k->ROW_Port[3] = R4_Port; k->ROW_Pin[3] = R4_Pin;
 800080c:	68fb      	ldr	r3, [r7, #12]
 800080e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000810:	60da      	str	r2, [r3, #12]
 8000812:	68fb      	ldr	r3, [r7, #12]
 8000814:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8000818:	82da      	strh	r2, [r3, #22]

	// Reset internal state variables
	active_key = -1;
 800081a:	4b0a      	ldr	r3, [pc, #40]	; (8000844 <Keypad_Init+0x90>)
 800081c:	22ff      	movs	r2, #255	; 0xff
 800081e:	701a      	strb	r2, [r3, #0]
	press_count = 0;
 8000820:	4b09      	ldr	r3, [pc, #36]	; (8000848 <Keypad_Init+0x94>)
 8000822:	2200      	movs	r2, #0
 8000824:	701a      	strb	r2, [r3, #0]
	double_timer = 0;
 8000826:	4b09      	ldr	r3, [pc, #36]	; (800084c <Keypad_Init+0x98>)
 8000828:	2200      	movs	r2, #0
 800082a:	801a      	strh	r2, [r3, #0]
	preview_char = 0;
 800082c:	4b08      	ldr	r3, [pc, #32]	; (8000850 <Keypad_Init+0x9c>)
 800082e:	2200      	movs	r2, #0
 8000830:	701a      	strb	r2, [r3, #0]
    // Reset global flags (defined in global.h)
	keypad_char_ready = 0;
 8000832:	4b08      	ldr	r3, [pc, #32]	; (8000854 <Keypad_Init+0xa0>)
 8000834:	2200      	movs	r2, #0
 8000836:	701a      	strb	r2, [r3, #0]
}
 8000838:	bf00      	nop
 800083a:	3714      	adds	r7, #20
 800083c:	46bd      	mov	sp, r7
 800083e:	bc80      	pop	{r7}
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	2000002c 	.word	0x2000002c
 8000848:	20000130 	.word	0x20000130
 800084c:	20000132 	.word	0x20000132
 8000850:	20000134 	.word	0x20000134
 8000854:	200000bc 	.word	0x200000bc

08000858 <Keypad_Scan>:
/**
 * @brief Scans the keypad matrix, performs debouncing, and handles double-click logic.
 * Must be called periodically (10ms).
 */
void Keypad_Scan(Keypad_HandleTypeDef *k)
{
 8000858:	b590      	push	{r4, r7, lr}
 800085a:	b085      	sub	sp, #20
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
	uint8_t detected = 0xFF; // Index of the newly detected key press
 8000860:	23ff      	movs	r3, #255	; 0xff
 8000862:	73fb      	strb	r3, [r7, #15]

	for (uint8_t col = 0; col < KEYPAD_COLS; col++)
 8000864:	2300      	movs	r3, #0
 8000866:	73bb      	strb	r3, [r7, #14]
 8000868:	e07f      	b.n	800096a <Keypad_Scan+0x112>
	{
		// Set current column LOW (active)
		for (uint8_t c = 0; c < KEYPAD_COLS; c++)
 800086a:	2300      	movs	r3, #0
 800086c:	737b      	strb	r3, [r7, #13]
 800086e:	e017      	b.n	80008a0 <Keypad_Scan+0x48>
			HAL_GPIO_WritePin(k->COL_Port[c], k->COL_Pin[c],
 8000870:	7b7a      	ldrb	r2, [r7, #13]
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	3206      	adds	r2, #6
 8000876:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800087a:	7b7b      	ldrb	r3, [r7, #13]
 800087c:	687a      	ldr	r2, [r7, #4]
 800087e:	3310      	adds	r3, #16
 8000880:	005b      	lsls	r3, r3, #1
 8000882:	4413      	add	r3, r2
 8000884:	8899      	ldrh	r1, [r3, #4]
 8000886:	7b7a      	ldrb	r2, [r7, #13]
 8000888:	7bbb      	ldrb	r3, [r7, #14]
 800088a:	429a      	cmp	r2, r3
 800088c:	bf14      	ite	ne
 800088e:	2301      	movne	r3, #1
 8000890:	2300      	moveq	r3, #0
 8000892:	b2db      	uxtb	r3, r3
 8000894:	461a      	mov	r2, r3
 8000896:	f002 ffa8 	bl	80037ea <HAL_GPIO_WritePin>
		for (uint8_t c = 0; c < KEYPAD_COLS; c++)
 800089a:	7b7b      	ldrb	r3, [r7, #13]
 800089c:	3301      	adds	r3, #1
 800089e:	737b      	strb	r3, [r7, #13]
 80008a0:	7b7b      	ldrb	r3, [r7, #13]
 80008a2:	2b02      	cmp	r3, #2
 80008a4:	d9e4      	bls.n	8000870 <Keypad_Scan+0x18>
				(c == col ? GPIO_PIN_RESET : GPIO_PIN_SET));

		for (uint8_t row = 0; row < KEYPAD_ROWS; row++)
 80008a6:	2300      	movs	r3, #0
 80008a8:	733b      	strb	r3, [r7, #12]
 80008aa:	e058      	b.n	800095e <Keypad_Scan+0x106>
		{
			uint8_t i = KeyIndex(row, col);
 80008ac:	7bba      	ldrb	r2, [r7, #14]
 80008ae:	7b3b      	ldrb	r3, [r7, #12]
 80008b0:	4611      	mov	r1, r2
 80008b2:	4618      	mov	r0, r3
 80008b4:	f7ff ff68 	bl	8000788 <KeyIndex>
 80008b8:	4603      	mov	r3, r0
 80008ba:	72bb      	strb	r3, [r7, #10]

			// Shift debounce registers
			reg0[i] = reg1[i];
 80008bc:	7aba      	ldrb	r2, [r7, #10]
 80008be:	7abb      	ldrb	r3, [r7, #10]
 80008c0:	4979      	ldr	r1, [pc, #484]	; (8000aa8 <Keypad_Scan+0x250>)
 80008c2:	5c89      	ldrb	r1, [r1, r2]
 80008c4:	4a79      	ldr	r2, [pc, #484]	; (8000aac <Keypad_Scan+0x254>)
 80008c6:	54d1      	strb	r1, [r2, r3]
			reg1[i] = reg2[i];
 80008c8:	7aba      	ldrb	r2, [r7, #10]
 80008ca:	7abb      	ldrb	r3, [r7, #10]
 80008cc:	4978      	ldr	r1, [pc, #480]	; (8000ab0 <Keypad_Scan+0x258>)
 80008ce:	5c89      	ldrb	r1, [r1, r2]
 80008d0:	4a75      	ldr	r2, [pc, #468]	; (8000aa8 <Keypad_Scan+0x250>)
 80008d2:	54d1      	strb	r1, [r2, r3]
			reg2[i] = HAL_GPIO_ReadPin(k->ROW_Port[row], k->ROW_Pin[row]);
 80008d4:	7b3a      	ldrb	r2, [r7, #12]
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80008dc:	7b3a      	ldrb	r2, [r7, #12]
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	3208      	adds	r2, #8
 80008e2:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80008e6:	7abc      	ldrb	r4, [r7, #10]
 80008e8:	4619      	mov	r1, r3
 80008ea:	f002 ff67 	bl	80037bc <HAL_GPIO_ReadPin>
 80008ee:	4603      	mov	r3, r0
 80008f0:	461a      	mov	r2, r3
 80008f2:	4b6f      	ldr	r3, [pc, #444]	; (8000ab0 <Keypad_Scan+0x258>)
 80008f4:	551a      	strb	r2, [r3, r4]

			if (reg0[i] == reg1[i] && reg1[i] == reg2[i])
 80008f6:	7abb      	ldrb	r3, [r7, #10]
 80008f8:	4a6c      	ldr	r2, [pc, #432]	; (8000aac <Keypad_Scan+0x254>)
 80008fa:	5cd2      	ldrb	r2, [r2, r3]
 80008fc:	7abb      	ldrb	r3, [r7, #10]
 80008fe:	496a      	ldr	r1, [pc, #424]	; (8000aa8 <Keypad_Scan+0x250>)
 8000900:	5ccb      	ldrb	r3, [r1, r3]
 8000902:	429a      	cmp	r2, r3
 8000904:	d128      	bne.n	8000958 <Keypad_Scan+0x100>
 8000906:	7abb      	ldrb	r3, [r7, #10]
 8000908:	4a67      	ldr	r2, [pc, #412]	; (8000aa8 <Keypad_Scan+0x250>)
 800090a:	5cd2      	ldrb	r2, [r2, r3]
 800090c:	7abb      	ldrb	r3, [r7, #10]
 800090e:	4968      	ldr	r1, [pc, #416]	; (8000ab0 <Keypad_Scan+0x258>)
 8000910:	5ccb      	ldrb	r3, [r1, r3]
 8000912:	429a      	cmp	r2, r3
 8000914:	d120      	bne.n	8000958 <Keypad_Scan+0x100>
			{
				// Update debounced key state
                key_state_buffer[i] = (reg2[i] == GPIO_PIN_RESET) ? 1 : 0;
 8000916:	7abb      	ldrb	r3, [r7, #10]
 8000918:	4a65      	ldr	r2, [pc, #404]	; (8000ab0 <Keypad_Scan+0x258>)
 800091a:	5cd3      	ldrb	r3, [r2, r3]
 800091c:	2b00      	cmp	r3, #0
 800091e:	bf0c      	ite	eq
 8000920:	2301      	moveq	r3, #1
 8000922:	2300      	movne	r3, #0
 8000924:	b2da      	uxtb	r2, r3
 8000926:	7abb      	ldrb	r3, [r7, #10]
 8000928:	4611      	mov	r1, r2
 800092a:	4a62      	ldr	r2, [pc, #392]	; (8000ab4 <Keypad_Scan+0x25c>)
 800092c:	54d1      	strb	r1, [r2, r3]

				// Edge detection (Key pressed)
				if (reg3[i] != reg2[i])
 800092e:	7abb      	ldrb	r3, [r7, #10]
 8000930:	4a61      	ldr	r2, [pc, #388]	; (8000ab8 <Keypad_Scan+0x260>)
 8000932:	5cd2      	ldrb	r2, [r2, r3]
 8000934:	7abb      	ldrb	r3, [r7, #10]
 8000936:	495e      	ldr	r1, [pc, #376]	; (8000ab0 <Keypad_Scan+0x258>)
 8000938:	5ccb      	ldrb	r3, [r1, r3]
 800093a:	429a      	cmp	r2, r3
 800093c:	d00c      	beq.n	8000958 <Keypad_Scan+0x100>
				{
					reg3[i] = reg2[i];
 800093e:	7aba      	ldrb	r2, [r7, #10]
 8000940:	7abb      	ldrb	r3, [r7, #10]
 8000942:	495b      	ldr	r1, [pc, #364]	; (8000ab0 <Keypad_Scan+0x258>)
 8000944:	5c89      	ldrb	r1, [r1, r2]
 8000946:	4a5c      	ldr	r2, [pc, #368]	; (8000ab8 <Keypad_Scan+0x260>)
 8000948:	54d1      	strb	r1, [r2, r3]

					if (reg2[i] == GPIO_PIN_RESET)
 800094a:	7abb      	ldrb	r3, [r7, #10]
 800094c:	4a58      	ldr	r2, [pc, #352]	; (8000ab0 <Keypad_Scan+0x258>)
 800094e:	5cd3      	ldrb	r3, [r2, r3]
 8000950:	2b00      	cmp	r3, #0
 8000952:	d101      	bne.n	8000958 <Keypad_Scan+0x100>
						detected = i; // Store index of the new press
 8000954:	7abb      	ldrb	r3, [r7, #10]
 8000956:	73fb      	strb	r3, [r7, #15]
		for (uint8_t row = 0; row < KEYPAD_ROWS; row++)
 8000958:	7b3b      	ldrb	r3, [r7, #12]
 800095a:	3301      	adds	r3, #1
 800095c:	733b      	strb	r3, [r7, #12]
 800095e:	7b3b      	ldrb	r3, [r7, #12]
 8000960:	2b03      	cmp	r3, #3
 8000962:	d9a3      	bls.n	80008ac <Keypad_Scan+0x54>
	for (uint8_t col = 0; col < KEYPAD_COLS; col++)
 8000964:	7bbb      	ldrb	r3, [r7, #14]
 8000966:	3301      	adds	r3, #1
 8000968:	73bb      	strb	r3, [r7, #14]
 800096a:	7bbb      	ldrb	r3, [r7, #14]
 800096c:	2b02      	cmp	r3, #2
 800096e:	f67f af7c 	bls.w	800086a <Keypad_Scan+0x12>
			}
		}
	}

	// Set all columns HIGH (safe state)
	for (uint8_t c = 0; c < KEYPAD_COLS; c++)
 8000972:	2300      	movs	r3, #0
 8000974:	72fb      	strb	r3, [r7, #11]
 8000976:	e011      	b.n	800099c <Keypad_Scan+0x144>
		HAL_GPIO_WritePin(k->COL_Port[c], k->COL_Pin[c], GPIO_PIN_SET);
 8000978:	7afa      	ldrb	r2, [r7, #11]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	3206      	adds	r2, #6
 800097e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000982:	7afb      	ldrb	r3, [r7, #11]
 8000984:	687a      	ldr	r2, [r7, #4]
 8000986:	3310      	adds	r3, #16
 8000988:	005b      	lsls	r3, r3, #1
 800098a:	4413      	add	r3, r2
 800098c:	889b      	ldrh	r3, [r3, #4]
 800098e:	2201      	movs	r2, #1
 8000990:	4619      	mov	r1, r3
 8000992:	f002 ff2a 	bl	80037ea <HAL_GPIO_WritePin>
	for (uint8_t c = 0; c < KEYPAD_COLS; c++)
 8000996:	7afb      	ldrb	r3, [r7, #11]
 8000998:	3301      	adds	r3, #1
 800099a:	72fb      	strb	r3, [r7, #11]
 800099c:	7afb      	ldrb	r3, [r7, #11]
 800099e:	2b02      	cmp	r3, #2
 80009a0:	d9ea      	bls.n	8000978 <Keypad_Scan+0x120>

	// Double-Click Timer Logic
	if (double_timer > 0)
 80009a2:	4b46      	ldr	r3, [pc, #280]	; (8000abc <Keypad_Scan+0x264>)
 80009a4:	881b      	ldrh	r3, [r3, #0]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	d030      	beq.n	8000a0c <Keypad_Scan+0x1b4>
	{
		double_timer--;
 80009aa:	4b44      	ldr	r3, [pc, #272]	; (8000abc <Keypad_Scan+0x264>)
 80009ac:	881b      	ldrh	r3, [r3, #0]
 80009ae:	3b01      	subs	r3, #1
 80009b0:	b29a      	uxth	r2, r3
 80009b2:	4b42      	ldr	r3, [pc, #264]	; (8000abc <Keypad_Scan+0x264>)
 80009b4:	801a      	strh	r2, [r3, #0]
		if (double_timer == 0 && active_key >= 0)
 80009b6:	4b41      	ldr	r3, [pc, #260]	; (8000abc <Keypad_Scan+0x264>)
 80009b8:	881b      	ldrh	r3, [r3, #0]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d126      	bne.n	8000a0c <Keypad_Scan+0x1b4>
 80009be:	4b40      	ldr	r3, [pc, #256]	; (8000ac0 <Keypad_Scan+0x268>)
 80009c0:	f993 3000 	ldrsb.w	r3, [r3]
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	db21      	blt.n	8000a0c <Keypad_Scan+0x1b4>
		{
			// Timer expired: Finalize the character (single or double)
			keypad_last_char = (press_count == 1)
 80009c8:	4b3e      	ldr	r3, [pc, #248]	; (8000ac4 <Keypad_Scan+0x26c>)
 80009ca:	781b      	ldrb	r3, [r3, #0]
 80009cc:	2b01      	cmp	r3, #1
 80009ce:	d106      	bne.n	80009de <Keypad_Scan+0x186>
								? keypad_single_char[active_key]
 80009d0:	4b3b      	ldr	r3, [pc, #236]	; (8000ac0 <Keypad_Scan+0x268>)
 80009d2:	f993 3000 	ldrsb.w	r3, [r3]
 80009d6:	461a      	mov	r2, r3
			keypad_last_char = (press_count == 1)
 80009d8:	4b3b      	ldr	r3, [pc, #236]	; (8000ac8 <Keypad_Scan+0x270>)
 80009da:	5c9b      	ldrb	r3, [r3, r2]
 80009dc:	e005      	b.n	80009ea <Keypad_Scan+0x192>
								: keypad_double_char[active_key];
 80009de:	4b38      	ldr	r3, [pc, #224]	; (8000ac0 <Keypad_Scan+0x268>)
 80009e0:	f993 3000 	ldrsb.w	r3, [r3]
 80009e4:	461a      	mov	r2, r3
			keypad_last_char = (press_count == 1)
 80009e6:	4b39      	ldr	r3, [pc, #228]	; (8000acc <Keypad_Scan+0x274>)
 80009e8:	5c9b      	ldrb	r3, [r3, r2]
 80009ea:	4a39      	ldr	r2, [pc, #228]	; (8000ad0 <Keypad_Scan+0x278>)
 80009ec:	7013      	strb	r3, [r2, #0]

			keypad_char_ready = 1;
 80009ee:	4b39      	ldr	r3, [pc, #228]	; (8000ad4 <Keypad_Scan+0x27c>)
 80009f0:	2201      	movs	r2, #1
 80009f2:	701a      	strb	r2, [r3, #0]

            // Reset double-click state
			active_key = -1;
 80009f4:	4b32      	ldr	r3, [pc, #200]	; (8000ac0 <Keypad_Scan+0x268>)
 80009f6:	22ff      	movs	r2, #255	; 0xff
 80009f8:	701a      	strb	r2, [r3, #0]
			press_count = 0;
 80009fa:	4b32      	ldr	r3, [pc, #200]	; (8000ac4 <Keypad_Scan+0x26c>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	701a      	strb	r2, [r3, #0]
			preview_char = 0;
 8000a00:	4b35      	ldr	r3, [pc, #212]	; (8000ad8 <Keypad_Scan+0x280>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	701a      	strb	r2, [r3, #0]
			keypad_preview_char = 0;
 8000a06:	4b35      	ldr	r3, [pc, #212]	; (8000adc <Keypad_Scan+0x284>)
 8000a08:	2200      	movs	r2, #0
 8000a0a:	701a      	strb	r2, [r3, #0]
		}
	}

	// Handle Key Press Event
	if (detected != 0xFF)
 8000a0c:	7bfb      	ldrb	r3, [r7, #15]
 8000a0e:	2bff      	cmp	r3, #255	; 0xff
 8000a10:	d046      	beq.n	8000aa0 <Keypad_Scan+0x248>
	{
		if (detected == active_key)
 8000a12:	7bfb      	ldrb	r3, [r7, #15]
 8000a14:	4a2a      	ldr	r2, [pc, #168]	; (8000ac0 <Keypad_Scan+0x268>)
 8000a16:	f992 2000 	ldrsb.w	r2, [r2]
 8000a1a:	4293      	cmp	r3, r2
 8000a1c:	d112      	bne.n	8000a44 <Keypad_Scan+0x1ec>
		{
			// Second press on the same key (Double Click)
			press_count = 2;
 8000a1e:	4b29      	ldr	r3, [pc, #164]	; (8000ac4 <Keypad_Scan+0x26c>)
 8000a20:	2202      	movs	r2, #2
 8000a22:	701a      	strb	r2, [r3, #0]
			double_timer = KEYPAD_DOUBLE_TIMEOUT;
 8000a24:	4b25      	ldr	r3, [pc, #148]	; (8000abc <Keypad_Scan+0x264>)
 8000a26:	2223      	movs	r2, #35	; 0x23
 8000a28:	801a      	strh	r2, [r3, #0]
			preview_char = keypad_double_char[active_key];
 8000a2a:	4b25      	ldr	r3, [pc, #148]	; (8000ac0 <Keypad_Scan+0x268>)
 8000a2c:	f993 3000 	ldrsb.w	r3, [r3]
 8000a30:	461a      	mov	r2, r3
 8000a32:	4b26      	ldr	r3, [pc, #152]	; (8000acc <Keypad_Scan+0x274>)
 8000a34:	5c9a      	ldrb	r2, [r3, r2]
 8000a36:	4b28      	ldr	r3, [pc, #160]	; (8000ad8 <Keypad_Scan+0x280>)
 8000a38:	701a      	strb	r2, [r3, #0]
			keypad_preview_char = preview_char;
 8000a3a:	4b27      	ldr	r3, [pc, #156]	; (8000ad8 <Keypad_Scan+0x280>)
 8000a3c:	781a      	ldrb	r2, [r3, #0]
 8000a3e:	4b27      	ldr	r3, [pc, #156]	; (8000adc <Keypad_Scan+0x284>)
 8000a40:	701a      	strb	r2, [r3, #0]
			preview_char = keypad_single_char[detected];
			keypad_preview_char = preview_char;
			double_timer = KEYPAD_DOUBLE_TIMEOUT;
		}
	}
}
 8000a42:	e02d      	b.n	8000aa0 <Keypad_Scan+0x248>
			if (active_key >= 0)
 8000a44:	4b1e      	ldr	r3, [pc, #120]	; (8000ac0 <Keypad_Scan+0x268>)
 8000a46:	f993 3000 	ldrsb.w	r3, [r3]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	db15      	blt.n	8000a7a <Keypad_Scan+0x222>
				keypad_last_char = (press_count == 1)
 8000a4e:	4b1d      	ldr	r3, [pc, #116]	; (8000ac4 <Keypad_Scan+0x26c>)
 8000a50:	781b      	ldrb	r3, [r3, #0]
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	d106      	bne.n	8000a64 <Keypad_Scan+0x20c>
									? keypad_single_char[active_key]
 8000a56:	4b1a      	ldr	r3, [pc, #104]	; (8000ac0 <Keypad_Scan+0x268>)
 8000a58:	f993 3000 	ldrsb.w	r3, [r3]
 8000a5c:	461a      	mov	r2, r3
				keypad_last_char = (press_count == 1)
 8000a5e:	4b1a      	ldr	r3, [pc, #104]	; (8000ac8 <Keypad_Scan+0x270>)
 8000a60:	5c9b      	ldrb	r3, [r3, r2]
 8000a62:	e005      	b.n	8000a70 <Keypad_Scan+0x218>
									: keypad_double_char[active_key];
 8000a64:	4b16      	ldr	r3, [pc, #88]	; (8000ac0 <Keypad_Scan+0x268>)
 8000a66:	f993 3000 	ldrsb.w	r3, [r3]
 8000a6a:	461a      	mov	r2, r3
				keypad_last_char = (press_count == 1)
 8000a6c:	4b17      	ldr	r3, [pc, #92]	; (8000acc <Keypad_Scan+0x274>)
 8000a6e:	5c9b      	ldrb	r3, [r3, r2]
 8000a70:	4a17      	ldr	r2, [pc, #92]	; (8000ad0 <Keypad_Scan+0x278>)
 8000a72:	7013      	strb	r3, [r2, #0]
				keypad_char_ready = 1;
 8000a74:	4b17      	ldr	r3, [pc, #92]	; (8000ad4 <Keypad_Scan+0x27c>)
 8000a76:	2201      	movs	r2, #1
 8000a78:	701a      	strb	r2, [r3, #0]
			active_key = detected;
 8000a7a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000a7e:	4b10      	ldr	r3, [pc, #64]	; (8000ac0 <Keypad_Scan+0x268>)
 8000a80:	701a      	strb	r2, [r3, #0]
			press_count = 1;
 8000a82:	4b10      	ldr	r3, [pc, #64]	; (8000ac4 <Keypad_Scan+0x26c>)
 8000a84:	2201      	movs	r2, #1
 8000a86:	701a      	strb	r2, [r3, #0]
			preview_char = keypad_single_char[detected];
 8000a88:	7bfb      	ldrb	r3, [r7, #15]
 8000a8a:	4a0f      	ldr	r2, [pc, #60]	; (8000ac8 <Keypad_Scan+0x270>)
 8000a8c:	5cd2      	ldrb	r2, [r2, r3]
 8000a8e:	4b12      	ldr	r3, [pc, #72]	; (8000ad8 <Keypad_Scan+0x280>)
 8000a90:	701a      	strb	r2, [r3, #0]
			keypad_preview_char = preview_char;
 8000a92:	4b11      	ldr	r3, [pc, #68]	; (8000ad8 <Keypad_Scan+0x280>)
 8000a94:	781a      	ldrb	r2, [r3, #0]
 8000a96:	4b11      	ldr	r3, [pc, #68]	; (8000adc <Keypad_Scan+0x284>)
 8000a98:	701a      	strb	r2, [r3, #0]
			double_timer = KEYPAD_DOUBLE_TIMEOUT;
 8000a9a:	4b08      	ldr	r3, [pc, #32]	; (8000abc <Keypad_Scan+0x264>)
 8000a9c:	2223      	movs	r2, #35	; 0x23
 8000a9e:	801a      	strh	r2, [r3, #0]
}
 8000aa0:	bf00      	nop
 8000aa2:	3714      	adds	r7, #20
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd90      	pop	{r4, r7, pc}
 8000aa8:	20000100 	.word	0x20000100
 8000aac:	200000f4 	.word	0x200000f4
 8000ab0:	2000010c 	.word	0x2000010c
 8000ab4:	20000124 	.word	0x20000124
 8000ab8:	20000118 	.word	0x20000118
 8000abc:	20000132 	.word	0x20000132
 8000ac0:	2000002c 	.word	0x2000002c
 8000ac4:	20000130 	.word	0x20000130
 8000ac8:	08007884 	.word	0x08007884
 8000acc:	08007890 	.word	0x08007890
 8000ad0:	200000bd 	.word	0x200000bd
 8000ad4:	200000bc 	.word	0x200000bc
 8000ad8:	20000134 	.word	0x20000134
 8000adc:	200000be 	.word	0x200000be

08000ae0 <Keypad_IsPressed>:
 * @brief Checks the current debounced physical state of a key.
 * @param keyChar The character to check ('0'-'9', '*', '#').
 * @return 1 if the key is currently pressed, 0 otherwise.
 */
uint8_t Keypad_IsPressed(char keyChar)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b085      	sub	sp, #20
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	4603      	mov	r3, r0
 8000ae8:	71fb      	strb	r3, [r7, #7]
    // Find index of the key character
    for (int i = 0; i < KEYPAD_KEYS; i++) {
 8000aea:	2300      	movs	r3, #0
 8000aec:	60fb      	str	r3, [r7, #12]
 8000aee:	e00e      	b.n	8000b0e <Keypad_IsPressed+0x2e>
        if (keypad_single_char[i] == keyChar) {
 8000af0:	4a0b      	ldr	r2, [pc, #44]	; (8000b20 <Keypad_IsPressed+0x40>)
 8000af2:	68fb      	ldr	r3, [r7, #12]
 8000af4:	4413      	add	r3, r2
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	79fa      	ldrb	r2, [r7, #7]
 8000afa:	429a      	cmp	r2, r3
 8000afc:	d104      	bne.n	8000b08 <Keypad_IsPressed+0x28>
            return key_state_buffer[i];
 8000afe:	4a09      	ldr	r2, [pc, #36]	; (8000b24 <Keypad_IsPressed+0x44>)
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	4413      	add	r3, r2
 8000b04:	781b      	ldrb	r3, [r3, #0]
 8000b06:	e006      	b.n	8000b16 <Keypad_IsPressed+0x36>
    for (int i = 0; i < KEYPAD_KEYS; i++) {
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	3301      	adds	r3, #1
 8000b0c:	60fb      	str	r3, [r7, #12]
 8000b0e:	68fb      	ldr	r3, [r7, #12]
 8000b10:	2b0b      	cmp	r3, #11
 8000b12:	dded      	ble.n	8000af0 <Keypad_IsPressed+0x10>
        }
    }
    return 0;
 8000b14:	2300      	movs	r3, #0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3714      	adds	r7, #20
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bc80      	pop	{r7}
 8000b1e:	4770      	bx	lr
 8000b20:	08007884 	.word	0x08007884
 8000b24:	20000124 	.word	0x20000124

08000b28 <Keypad_GetChar>:
/**
 * @brief Retrieves the final (debounced and resolved double-click) character.
 * @return The finalized character (0 if none available).
 */
char Keypad_GetChar(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
	if (keypad_char_ready)
 8000b2c:	4b07      	ldr	r3, [pc, #28]	; (8000b4c <Keypad_GetChar+0x24>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d005      	beq.n	8000b40 <Keypad_GetChar+0x18>
	{
		keypad_char_ready = 0;
 8000b34:	4b05      	ldr	r3, [pc, #20]	; (8000b4c <Keypad_GetChar+0x24>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	701a      	strb	r2, [r3, #0]
		return keypad_last_char;
 8000b3a:	4b05      	ldr	r3, [pc, #20]	; (8000b50 <Keypad_GetChar+0x28>)
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	e000      	b.n	8000b42 <Keypad_GetChar+0x1a>
	}
	return 0;
 8000b40:	2300      	movs	r3, #0
}
 8000b42:	4618      	mov	r0, r3
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bc80      	pop	{r7}
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop
 8000b4c:	200000bc 	.word	0x200000bc
 8000b50:	200000bd 	.word	0x200000bd

08000b54 <KMP_BuildLPS>:
/**
Build LPS array for 4-character pattern
**/

void KMP_BuildLPS(const uint8_t *pattern, uint16_t *lps)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b085      	sub	sp, #20
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	6039      	str	r1, [r7, #0]
    uint16_t len = 0;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	81fb      	strh	r3, [r7, #14]
    lps[0] = 0;
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	2200      	movs	r2, #0
 8000b66:	801a      	strh	r2, [r3, #0]
    uint16_t i = 1;
 8000b68:	2301      	movs	r3, #1
 8000b6a:	81bb      	strh	r3, [r7, #12]
    
    while (i < PASSWORD_LENGTH) {
 8000b6c:	e02c      	b.n	8000bc8 <KMP_BuildLPS+0x74>
        if (pattern[i] == pattern[len]) {
 8000b6e:	89bb      	ldrh	r3, [r7, #12]
 8000b70:	687a      	ldr	r2, [r7, #4]
 8000b72:	4413      	add	r3, r2
 8000b74:	781a      	ldrb	r2, [r3, #0]
 8000b76:	89fb      	ldrh	r3, [r7, #14]
 8000b78:	6879      	ldr	r1, [r7, #4]
 8000b7a:	440b      	add	r3, r1
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	d10c      	bne.n	8000b9c <KMP_BuildLPS+0x48>
            len++;
 8000b82:	89fb      	ldrh	r3, [r7, #14]
 8000b84:	3301      	adds	r3, #1
 8000b86:	81fb      	strh	r3, [r7, #14]
            lps[i] = len;
 8000b88:	89bb      	ldrh	r3, [r7, #12]
 8000b8a:	005b      	lsls	r3, r3, #1
 8000b8c:	683a      	ldr	r2, [r7, #0]
 8000b8e:	4413      	add	r3, r2
 8000b90:	89fa      	ldrh	r2, [r7, #14]
 8000b92:	801a      	strh	r2, [r3, #0]
            i++;
 8000b94:	89bb      	ldrh	r3, [r7, #12]
 8000b96:	3301      	adds	r3, #1
 8000b98:	81bb      	strh	r3, [r7, #12]
 8000b9a:	e015      	b.n	8000bc8 <KMP_BuildLPS+0x74>
        } else {
            if (len != 0) {
 8000b9c:	89fb      	ldrh	r3, [r7, #14]
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d009      	beq.n	8000bb6 <KMP_BuildLPS+0x62>
                len = lps[len - 1];
 8000ba2:	89fb      	ldrh	r3, [r7, #14]
 8000ba4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8000ba8:	3b01      	subs	r3, #1
 8000baa:	005b      	lsls	r3, r3, #1
 8000bac:	683a      	ldr	r2, [r7, #0]
 8000bae:	4413      	add	r3, r2
 8000bb0:	881b      	ldrh	r3, [r3, #0]
 8000bb2:	81fb      	strh	r3, [r7, #14]
 8000bb4:	e008      	b.n	8000bc8 <KMP_BuildLPS+0x74>
            } else {
                lps[i] = 0;
 8000bb6:	89bb      	ldrh	r3, [r7, #12]
 8000bb8:	005b      	lsls	r3, r3, #1
 8000bba:	683a      	ldr	r2, [r7, #0]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	801a      	strh	r2, [r3, #0]
                i++;
 8000bc2:	89bb      	ldrh	r3, [r7, #12]
 8000bc4:	3301      	adds	r3, #1
 8000bc6:	81bb      	strh	r3, [r7, #12]
    while (i < PASSWORD_LENGTH) {
 8000bc8:	89bb      	ldrh	r3, [r7, #12]
 8000bca:	2b03      	cmp	r3, #3
 8000bcc:	d9cf      	bls.n	8000b6e <KMP_BuildLPS+0x1a>
            }
        }
    }
}
 8000bce:	bf00      	nop
 8000bd0:	bf00      	nop
 8000bd2:	3714      	adds	r7, #20
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bc80      	pop	{r7}
 8000bd8:	4770      	bx	lr
	...

08000bdc <KMP_FindPassword>:

bool KMP_FindPassword(const uint8_t *input, uint16_t length)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
 8000be4:	460b      	mov	r3, r1
 8000be6:	807b      	strh	r3, [r7, #2]
    if (length < PASSWORD_LENGTH) {
 8000be8:	887b      	ldrh	r3, [r7, #2]
 8000bea:	2b03      	cmp	r3, #3
 8000bec:	d801      	bhi.n	8000bf2 <KMP_FindPassword+0x16>
        return false;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	e040      	b.n	8000c74 <KMP_FindPassword+0x98>
    }
    
    // Build LPS array
	uint16_t lps[PASSWORD_LENGTH];
	KMP_BuildLPS((const uint8_t*)gPassword, lps);
 8000bf2:	f107 030c 	add.w	r3, r7, #12
 8000bf6:	4619      	mov	r1, r3
 8000bf8:	4820      	ldr	r0, [pc, #128]	; (8000c7c <KMP_FindPassword+0xa0>)
 8000bfa:	f7ff ffab 	bl	8000b54 <KMP_BuildLPS>

	uint16_t i = 0;  // Index for input
 8000bfe:	2300      	movs	r3, #0
 8000c00:	82fb      	strh	r3, [r7, #22]
	uint16_t j = 0;  // Index for password
 8000c02:	2300      	movs	r3, #0
 8000c04:	82bb      	strh	r3, [r7, #20]
    
    while (i < length) {
 8000c06:	e030      	b.n	8000c6a <KMP_FindPassword+0x8e>
        if (gPassword[j] == input[i]) {
 8000c08:	8abb      	ldrh	r3, [r7, #20]
 8000c0a:	4a1c      	ldr	r2, [pc, #112]	; (8000c7c <KMP_FindPassword+0xa0>)
 8000c0c:	5cd2      	ldrb	r2, [r2, r3]
 8000c0e:	8afb      	ldrh	r3, [r7, #22]
 8000c10:	6879      	ldr	r1, [r7, #4]
 8000c12:	440b      	add	r3, r1
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	429a      	cmp	r2, r3
 8000c18:	d105      	bne.n	8000c26 <KMP_FindPassword+0x4a>
            i++;
 8000c1a:	8afb      	ldrh	r3, [r7, #22]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	82fb      	strh	r3, [r7, #22]
            j++;
 8000c20:	8abb      	ldrh	r3, [r7, #20]
 8000c22:	3301      	adds	r3, #1
 8000c24:	82bb      	strh	r3, [r7, #20]
        }
        
        if (j == PASSWORD_LENGTH) {
 8000c26:	8abb      	ldrh	r3, [r7, #20]
 8000c28:	2b04      	cmp	r3, #4
 8000c2a:	d101      	bne.n	8000c30 <KMP_FindPassword+0x54>
            // Password found!
            return true;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	e021      	b.n	8000c74 <KMP_FindPassword+0x98>
        } else if (i < length && gPassword[j] != input[i]) {
 8000c30:	8afa      	ldrh	r2, [r7, #22]
 8000c32:	887b      	ldrh	r3, [r7, #2]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d218      	bcs.n	8000c6a <KMP_FindPassword+0x8e>
 8000c38:	8abb      	ldrh	r3, [r7, #20]
 8000c3a:	4a10      	ldr	r2, [pc, #64]	; (8000c7c <KMP_FindPassword+0xa0>)
 8000c3c:	5cd2      	ldrb	r2, [r2, r3]
 8000c3e:	8afb      	ldrh	r3, [r7, #22]
 8000c40:	6879      	ldr	r1, [r7, #4]
 8000c42:	440b      	add	r3, r1
 8000c44:	781b      	ldrb	r3, [r3, #0]
 8000c46:	429a      	cmp	r2, r3
 8000c48:	d00f      	beq.n	8000c6a <KMP_FindPassword+0x8e>
            if (j != 0) {
 8000c4a:	8abb      	ldrh	r3, [r7, #20]
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d009      	beq.n	8000c64 <KMP_FindPassword+0x88>
                j = lps[j - 1];
 8000c50:	8abb      	ldrh	r3, [r7, #20]
 8000c52:	3b01      	subs	r3, #1
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	f107 0218 	add.w	r2, r7, #24
 8000c5a:	4413      	add	r3, r2
 8000c5c:	f833 3c0c 	ldrh.w	r3, [r3, #-12]
 8000c60:	82bb      	strh	r3, [r7, #20]
 8000c62:	e002      	b.n	8000c6a <KMP_FindPassword+0x8e>
            } else {
                i++;
 8000c64:	8afb      	ldrh	r3, [r7, #22]
 8000c66:	3301      	adds	r3, #1
 8000c68:	82fb      	strh	r3, [r7, #22]
    while (i < length) {
 8000c6a:	8afa      	ldrh	r2, [r7, #22]
 8000c6c:	887b      	ldrh	r3, [r7, #2]
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d3ca      	bcc.n	8000c08 <KMP_FindPassword+0x2c>
            }
        }
    }
    
    return false;  // Password not found
 8000c72:	2300      	movs	r3, #0
}
 8000c74:	4618      	mov	r0, r3
 8000c76:	3718      	adds	r7, #24
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	200001b8 	.word	0x200001b8

08000c80 <Keypad_Scan_wrapper>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void Keypad_Scan_wrapper(void) {
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
	Keypad_Scan(&hKeypad);
 8000c84:	4802      	ldr	r0, [pc, #8]	; (8000c90 <Keypad_Scan_wrapper+0x10>)
 8000c86:	f7ff fde7 	bl	8000858 <Keypad_Scan>
}
 8000c8a:	bf00      	nop
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	bf00      	nop
 8000c90:	200001c0 	.word	0x200001c0

08000c94 <main>:
/**
 * @brief The application entry point.
 * @retval int
 */
int main(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b08c      	sub	sp, #48	; 0x30
 8000c98:	af0c      	add	r7, sp, #48	; 0x30
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000c9a:	f001 fcbf 	bl	800261c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000c9e:	f000 f869 	bl	8000d74 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000ca2:	f000 f96f 	bl	8000f84 <MX_GPIO_Init>
	MX_ADC1_Init();
 8000ca6:	f000 f8b5 	bl	8000e14 <MX_ADC1_Init>
	MX_TIM2_Init();
 8000caa:	f000 f91f 	bl	8000eec <MX_TIM2_Init>
	MX_I2C1_Init();
 8000cae:	f000 f8ef 	bl	8000e90 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */

	// Khởi tạo LCD Driver (Chạy trước Scheduler - chấp nhận Blocking)
	lcd1.hi2c = &hi2c1;     // I2C from MX
 8000cb2:	4b27      	ldr	r3, [pc, #156]	; (8000d50 <main+0xbc>)
 8000cb4:	4a27      	ldr	r2, [pc, #156]	; (8000d54 <main+0xc0>)
 8000cb6:	601a      	str	r2, [r3, #0]
	lcd1.address = 0x4E;    // PCF8574 address <<1
 8000cb8:	4b25      	ldr	r3, [pc, #148]	; (8000d50 <main+0xbc>)
 8000cba:	224e      	movs	r2, #78	; 0x4e
 8000cbc:	711a      	strb	r2, [r3, #4]
	lcd_init(&lcd1);
 8000cbe:	4824      	ldr	r0, [pc, #144]	; (8000d50 <main+0xbc>)
 8000cc0:	f7ff fb5c 	bl	800037c <lcd_init>
	lcd_clear(&lcd1);
 8000cc4:	4822      	ldr	r0, [pc, #136]	; (8000d50 <main+0xbc>)
 8000cc6:	f7ff fb2b 	bl	8000320 <lcd_clear>

	// Khởi tạo Global Variables (Rất quan trọng)
	init_global_variables();
 8000cca:	f7ff fa51 	bl	8000170 <init_global_variables>

	// Khởi tạo Scheduler
	SCH_Init();
 8000cce:	f000 fccb 	bl	8001668 <SCH_Init>

	// Khởi tạo Keypad Driver
	Keypad_Init(&hKeypad,
 8000cd2:	2310      	movs	r3, #16
 8000cd4:	930a      	str	r3, [sp, #40]	; 0x28
 8000cd6:	4b20      	ldr	r3, [pc, #128]	; (8000d58 <main+0xc4>)
 8000cd8:	9309      	str	r3, [sp, #36]	; 0x24
 8000cda:	2308      	movs	r3, #8
 8000cdc:	9308      	str	r3, [sp, #32]
 8000cde:	4b1e      	ldr	r3, [pc, #120]	; (8000d58 <main+0xc4>)
 8000ce0:	9307      	str	r3, [sp, #28]
 8000ce2:	2304      	movs	r3, #4
 8000ce4:	9306      	str	r3, [sp, #24]
 8000ce6:	4b1c      	ldr	r3, [pc, #112]	; (8000d58 <main+0xc4>)
 8000ce8:	9305      	str	r3, [sp, #20]
 8000cea:	2302      	movs	r3, #2
 8000cec:	9304      	str	r3, [sp, #16]
 8000cee:	4b1a      	ldr	r3, [pc, #104]	; (8000d58 <main+0xc4>)
 8000cf0:	9303      	str	r3, [sp, #12]
 8000cf2:	2380      	movs	r3, #128	; 0x80
 8000cf4:	9302      	str	r3, [sp, #8]
 8000cf6:	4b18      	ldr	r3, [pc, #96]	; (8000d58 <main+0xc4>)
 8000cf8:	9301      	str	r3, [sp, #4]
 8000cfa:	2340      	movs	r3, #64	; 0x40
 8000cfc:	9300      	str	r3, [sp, #0]
 8000cfe:	4b16      	ldr	r3, [pc, #88]	; (8000d58 <main+0xc4>)
 8000d00:	2220      	movs	r2, #32
 8000d02:	4915      	ldr	r1, [pc, #84]	; (8000d58 <main+0xc4>)
 8000d04:	4815      	ldr	r0, [pc, #84]	; (8000d5c <main+0xc8>)
 8000d06:	f7ff fd55 	bl	80007b4 <Keypad_Init>
				ROW2_GPIO_Port, ROW2_Pin,
				ROW3_GPIO_Port, ROW3_Pin,
				ROW4_GPIO_Port, ROW4_Pin);

	// Khởi tạo Logic Modules
	Input_Init();
 8000d0a:	f7ff fbc1 	bl	8000490 <Input_Init>
	Output_Init(); // Output_Init sẽ set trạng thái LCD khởi tạo
 8000d0e:	f000 fc69 	bl	80015e4 <Output_Init>
	State_Init();
 8000d12:	f000 fee3 	bl	8001adc <State_Init>

	// Lập lịch Tác vụ (10ms Cycle)
	SCH_Add_Task(Keypad_Scan_wrapper, 0, 10);
 8000d16:	220a      	movs	r2, #10
 8000d18:	2100      	movs	r1, #0
 8000d1a:	4811      	ldr	r0, [pc, #68]	; (8000d60 <main+0xcc>)
 8000d1c:	f000 fcc2 	bl	80016a4 <SCH_Add_Task>
	SCH_Add_Task(button_reading, 0, 10);
 8000d20:	220a      	movs	r2, #10
 8000d22:	2100      	movs	r1, #0
 8000d24:	480f      	ldr	r0, [pc, #60]	; (8000d64 <main+0xd0>)
 8000d26:	f000 fcbd 	bl	80016a4 <SCH_Add_Task>

	SCH_Add_Task(Input_Process, 1, 10);
 8000d2a:	220a      	movs	r2, #10
 8000d2c:	2101      	movs	r1, #1
 8000d2e:	480e      	ldr	r0, [pc, #56]	; (8000d68 <main+0xd4>)
 8000d30:	f000 fcb8 	bl	80016a4 <SCH_Add_Task>
	SCH_Add_Task(State_Process, 2, 10);
 8000d34:	220a      	movs	r2, #10
 8000d36:	2102      	movs	r1, #2
 8000d38:	480c      	ldr	r0, [pc, #48]	; (8000d6c <main+0xd8>)
 8000d3a:	f000 fcb3 	bl	80016a4 <SCH_Add_Task>
	SCH_Add_Task(Output_Process, 3, 20); // 20ms cho Output
 8000d3e:	2214      	movs	r2, #20
 8000d40:	2103      	movs	r1, #3
 8000d42:	480b      	ldr	r0, [pc, #44]	; (8000d70 <main+0xdc>)
 8000d44:	f000 fcae 	bl	80016a4 <SCH_Add_Task>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		SCH_Dispatch_Tasks();
 8000d48:	f000 fd96 	bl	8001878 <SCH_Dispatch_Tasks>
 8000d4c:	e7fc      	b.n	8000d48 <main+0xb4>
 8000d4e:	bf00      	nop
 8000d50:	20000170 	.word	0x20000170
 8000d54:	20000214 	.word	0x20000214
 8000d58:	40010800 	.word	0x40010800
 8000d5c:	200001c0 	.word	0x200001c0
 8000d60:	08000c81 	.word	0x08000c81
 8000d64:	08000669 	.word	0x08000669
 8000d68:	080004d5 	.word	0x080004d5
 8000d6c:	08001b2d 	.word	0x08001b2d
 8000d70:	0800164d 	.word	0x0800164d

08000d74 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b094      	sub	sp, #80	; 0x50
 8000d78:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d7a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d7e:	2228      	movs	r2, #40	; 0x28
 8000d80:	2100      	movs	r1, #0
 8000d82:	4618      	mov	r0, r3
 8000d84:	f006 f836 	bl	8006df4 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d88:	f107 0314 	add.w	r3, r7, #20
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
 8000d96:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d98:	1d3b      	adds	r3, r7, #4
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	601a      	str	r2, [r3, #0]
 8000d9e:	605a      	str	r2, [r3, #4]
 8000da0:	609a      	str	r2, [r3, #8]
 8000da2:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000da4:	2302      	movs	r3, #2
 8000da6:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000da8:	2301      	movs	r3, #1
 8000daa:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000dac:	2310      	movs	r3, #16
 8000dae:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000db0:	2300      	movs	r3, #0
 8000db2:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000db4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000db8:	4618      	mov	r0, r3
 8000dba:	f004 fed9 	bl	8005b70 <HAL_RCC_OscConfig>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <SystemClock_Config+0x54>
	{
		Error_Handler();
 8000dc4:	f000 f964 	bl	8001090 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dc8:	230f      	movs	r3, #15
 8000dca:	617b      	str	r3, [r7, #20]
								|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ddc:	f107 0314 	add.w	r3, r7, #20
 8000de0:	2100      	movs	r1, #0
 8000de2:	4618      	mov	r0, r3
 8000de4:	f005 f944 	bl	8006070 <HAL_RCC_ClockConfig>
 8000de8:	4603      	mov	r3, r0
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d001      	beq.n	8000df2 <SystemClock_Config+0x7e>
	{
		Error_Handler();
 8000dee:	f000 f94f 	bl	8001090 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000df2:	2302      	movs	r3, #2
 8000df4:	607b      	str	r3, [r7, #4]
	PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 8000df6:	2300      	movs	r3, #0
 8000df8:	60fb      	str	r3, [r7, #12]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dfa:	1d3b      	adds	r3, r7, #4
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	f005 fac5 	bl	800638c <HAL_RCCEx_PeriphCLKConfig>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <SystemClock_Config+0x98>
	{
		Error_Handler();
 8000e08:	f000 f942 	bl	8001090 <Error_Handler>
	}
}
 8000e0c:	bf00      	nop
 8000e0e:	3750      	adds	r7, #80	; 0x50
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}

08000e14 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b084      	sub	sp, #16
 8000e18:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = {0};
 8000e1a:	1d3b      	adds	r3, r7, #4
 8000e1c:	2200      	movs	r2, #0
 8000e1e:	601a      	str	r2, [r3, #0]
 8000e20:	605a      	str	r2, [r3, #4]
 8000e22:	609a      	str	r2, [r3, #8]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Common config
	 */
	hadc1.Instance = ADC1;
 8000e24:	4b18      	ldr	r3, [pc, #96]	; (8000e88 <MX_ADC1_Init+0x74>)
 8000e26:	4a19      	ldr	r2, [pc, #100]	; (8000e8c <MX_ADC1_Init+0x78>)
 8000e28:	601a      	str	r2, [r3, #0]
	hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000e2a:	4b17      	ldr	r3, [pc, #92]	; (8000e88 <MX_ADC1_Init+0x74>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	609a      	str	r2, [r3, #8]
	hadc1.Init.ContinuousConvMode = DISABLE;
 8000e30:	4b15      	ldr	r3, [pc, #84]	; (8000e88 <MX_ADC1_Init+0x74>)
 8000e32:	2200      	movs	r2, #0
 8000e34:	731a      	strb	r2, [r3, #12]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e36:	4b14      	ldr	r3, [pc, #80]	; (8000e88 <MX_ADC1_Init+0x74>)
 8000e38:	2200      	movs	r2, #0
 8000e3a:	751a      	strb	r2, [r3, #20]
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e3c:	4b12      	ldr	r3, [pc, #72]	; (8000e88 <MX_ADC1_Init+0x74>)
 8000e3e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000e42:	61da      	str	r2, [r3, #28]
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e44:	4b10      	ldr	r3, [pc, #64]	; (8000e88 <MX_ADC1_Init+0x74>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	605a      	str	r2, [r3, #4]
	hadc1.Init.NbrOfConversion = 1;
 8000e4a:	4b0f      	ldr	r3, [pc, #60]	; (8000e88 <MX_ADC1_Init+0x74>)
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	611a      	str	r2, [r3, #16]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e50:	480d      	ldr	r0, [pc, #52]	; (8000e88 <MX_ADC1_Init+0x74>)
 8000e52:	f001 fc69 	bl	8002728 <HAL_ADC_Init>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d001      	beq.n	8000e60 <MX_ADC1_Init+0x4c>
	{
		Error_Handler();
 8000e5c:	f000 f918 	bl	8001090 <Error_Handler>
	}
	/** Configure Regular Channel
	 */
	sConfig.Channel = ADC_CHANNEL_0;
 8000e60:	2300      	movs	r3, #0
 8000e62:	607b      	str	r3, [r7, #4]
	sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e64:	2301      	movs	r3, #1
 8000e66:	60bb      	str	r3, [r7, #8]
	sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	60fb      	str	r3, [r7, #12]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e6c:	1d3b      	adds	r3, r7, #4
 8000e6e:	4619      	mov	r1, r3
 8000e70:	4805      	ldr	r0, [pc, #20]	; (8000e88 <MX_ADC1_Init+0x74>)
 8000e72:	f001 ffef 	bl	8002e54 <HAL_ADC_ConfigChannel>
 8000e76:	4603      	mov	r3, r0
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d001      	beq.n	8000e80 <MX_ADC1_Init+0x6c>
	{
		Error_Handler();
 8000e7c:	f000 f908 	bl	8001090 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8000e80:	bf00      	nop
 8000e82:	3710      	adds	r7, #16
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	20000268 	.word	0x20000268
 8000e8c:	40012400 	.word	0x40012400

08000e90 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000e94:	4b12      	ldr	r3, [pc, #72]	; (8000ee0 <MX_I2C1_Init+0x50>)
 8000e96:	4a13      	ldr	r2, [pc, #76]	; (8000ee4 <MX_I2C1_Init+0x54>)
 8000e98:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8000e9a:	4b11      	ldr	r3, [pc, #68]	; (8000ee0 <MX_I2C1_Init+0x50>)
 8000e9c:	4a12      	ldr	r2, [pc, #72]	; (8000ee8 <MX_I2C1_Init+0x58>)
 8000e9e:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000ea0:	4b0f      	ldr	r3, [pc, #60]	; (8000ee0 <MX_I2C1_Init+0x50>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8000ea6:	4b0e      	ldr	r3, [pc, #56]	; (8000ee0 <MX_I2C1_Init+0x50>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000eac:	4b0c      	ldr	r3, [pc, #48]	; (8000ee0 <MX_I2C1_Init+0x50>)
 8000eae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000eb2:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000eb4:	4b0a      	ldr	r3, [pc, #40]	; (8000ee0 <MX_I2C1_Init+0x50>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8000eba:	4b09      	ldr	r3, [pc, #36]	; (8000ee0 <MX_I2C1_Init+0x50>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000ec0:	4b07      	ldr	r3, [pc, #28]	; (8000ee0 <MX_I2C1_Init+0x50>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000ec6:	4b06      	ldr	r3, [pc, #24]	; (8000ee0 <MX_I2C1_Init+0x50>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000ecc:	4804      	ldr	r0, [pc, #16]	; (8000ee0 <MX_I2C1_Init+0x50>)
 8000ece:	f002 fca5 	bl	800381c <HAL_I2C_Init>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d001      	beq.n	8000edc <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 8000ed8:	f000 f8da 	bl	8001090 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000edc:	bf00      	nop
 8000ede:	bd80      	pop	{r7, pc}
 8000ee0:	20000214 	.word	0x20000214
 8000ee4:	40005400 	.word	0x40005400
 8000ee8:	000186a0 	.word	0x000186a0

08000eec <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b086      	sub	sp, #24
 8000ef0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ef2:	f107 0308 	add.w	r3, r7, #8
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	605a      	str	r2, [r3, #4]
 8000efc:	609a      	str	r2, [r3, #8]
 8000efe:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f00:	463b      	mov	r3, r7
 8000f02:	2200      	movs	r2, #0
 8000f04:	601a      	str	r2, [r3, #0]
 8000f06:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000f08:	4b1d      	ldr	r3, [pc, #116]	; (8000f80 <MX_TIM2_Init+0x94>)
 8000f0a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f0e:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 9;
 8000f10:	4b1b      	ldr	r3, [pc, #108]	; (8000f80 <MX_TIM2_Init+0x94>)
 8000f12:	2209      	movs	r2, #9
 8000f14:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f16:	4b1a      	ldr	r3, [pc, #104]	; (8000f80 <MX_TIM2_Init+0x94>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 7999;
 8000f1c:	4b18      	ldr	r3, [pc, #96]	; (8000f80 <MX_TIM2_Init+0x94>)
 8000f1e:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f22:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f24:	4b16      	ldr	r3, [pc, #88]	; (8000f80 <MX_TIM2_Init+0x94>)
 8000f26:	2200      	movs	r2, #0
 8000f28:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f2a:	4b15      	ldr	r3, [pc, #84]	; (8000f80 <MX_TIM2_Init+0x94>)
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f30:	4813      	ldr	r0, [pc, #76]	; (8000f80 <MX_TIM2_Init+0x94>)
 8000f32:	f005 fb97 	bl	8006664 <HAL_TIM_Base_Init>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d001      	beq.n	8000f40 <MX_TIM2_Init+0x54>
	{
		Error_Handler();
 8000f3c:	f000 f8a8 	bl	8001090 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f44:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f46:	f107 0308 	add.w	r3, r7, #8
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	480c      	ldr	r0, [pc, #48]	; (8000f80 <MX_TIM2_Init+0x94>)
 8000f4e:	f005 fcc8 	bl	80068e2 <HAL_TIM_ConfigClockSource>
 8000f52:	4603      	mov	r3, r0
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d001      	beq.n	8000f5c <MX_TIM2_Init+0x70>
	{
		Error_Handler();
 8000f58:	f000 f89a 	bl	8001090 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f60:	2300      	movs	r3, #0
 8000f62:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f64:	463b      	mov	r3, r7
 8000f66:	4619      	mov	r1, r3
 8000f68:	4805      	ldr	r0, [pc, #20]	; (8000f80 <MX_TIM2_Init+0x94>)
 8000f6a:	f005 fea9 	bl	8006cc0 <HAL_TIMEx_MasterConfigSynchronization>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <MX_TIM2_Init+0x8c>
	{
		Error_Handler();
 8000f74:	f000 f88c 	bl	8001090 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000f78:	bf00      	nop
 8000f7a:	3718      	adds	r7, #24
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	20000298 	.word	0x20000298

08000f84 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b088      	sub	sp, #32
 8000f88:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f8a:	f107 0310 	add.w	r3, r7, #16
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	605a      	str	r2, [r3, #4]
 8000f94:	609a      	str	r2, [r3, #8]
 8000f96:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000f98:	4b33      	ldr	r3, [pc, #204]	; (8001068 <MX_GPIO_Init+0xe4>)
 8000f9a:	699b      	ldr	r3, [r3, #24]
 8000f9c:	4a32      	ldr	r2, [pc, #200]	; (8001068 <MX_GPIO_Init+0xe4>)
 8000f9e:	f043 0310 	orr.w	r3, r3, #16
 8000fa2:	6193      	str	r3, [r2, #24]
 8000fa4:	4b30      	ldr	r3, [pc, #192]	; (8001068 <MX_GPIO_Init+0xe4>)
 8000fa6:	699b      	ldr	r3, [r3, #24]
 8000fa8:	f003 0310 	and.w	r3, r3, #16
 8000fac:	60fb      	str	r3, [r7, #12]
 8000fae:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb0:	4b2d      	ldr	r3, [pc, #180]	; (8001068 <MX_GPIO_Init+0xe4>)
 8000fb2:	699b      	ldr	r3, [r3, #24]
 8000fb4:	4a2c      	ldr	r2, [pc, #176]	; (8001068 <MX_GPIO_Init+0xe4>)
 8000fb6:	f043 0304 	orr.w	r3, r3, #4
 8000fba:	6193      	str	r3, [r2, #24]
 8000fbc:	4b2a      	ldr	r3, [pc, #168]	; (8001068 <MX_GPIO_Init+0xe4>)
 8000fbe:	699b      	ldr	r3, [r3, #24]
 8000fc0:	f003 0304 	and.w	r3, r3, #4
 8000fc4:	60bb      	str	r3, [r7, #8]
 8000fc6:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc8:	4b27      	ldr	r3, [pc, #156]	; (8001068 <MX_GPIO_Init+0xe4>)
 8000fca:	699b      	ldr	r3, [r3, #24]
 8000fcc:	4a26      	ldr	r2, [pc, #152]	; (8001068 <MX_GPIO_Init+0xe4>)
 8000fce:	f043 0308 	orr.w	r3, r3, #8
 8000fd2:	6193      	str	r3, [r2, #24]
 8000fd4:	4b24      	ldr	r3, [pc, #144]	; (8001068 <MX_GPIO_Init+0xe4>)
 8000fd6:	699b      	ldr	r3, [r3, #24]
 8000fd8:	f003 0308 	and.w	r3, r3, #8
 8000fdc:	607b      	str	r3, [r7, #4]
 8000fde:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, ROW1_Pin|ROW2_Pin|ROW3_Pin|ROW4_Pin, GPIO_PIN_RESET);
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	211e      	movs	r1, #30
 8000fe4:	4821      	ldr	r0, [pc, #132]	; (800106c <MX_GPIO_Init+0xe8>)
 8000fe6:	f002 fc00 	bl	80037ea <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, BUZZER_Pin|RELAY_Pin|LED_GREEN_Pin|LED_RED_Pin, GPIO_PIN_RESET);
 8000fea:	2200      	movs	r2, #0
 8000fec:	211b      	movs	r1, #27
 8000fee:	4820      	ldr	r0, [pc, #128]	; (8001070 <MX_GPIO_Init+0xec>)
 8000ff0:	f002 fbfb 	bl	80037ea <HAL_GPIO_WritePin>

	/*Configure GPIO pins : DOOR_SENSOR_Pin KEY_SENSOR_Pin BUTTON_Pin */
	GPIO_InitStruct.Pin = DOOR_SENSOR_Pin|KEY_SENSOR_Pin|BUTTON_Pin;
 8000ff4:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000ff8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ffe:	2301      	movs	r3, #1
 8001000:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001002:	f107 0310 	add.w	r3, r7, #16
 8001006:	4619      	mov	r1, r3
 8001008:	481a      	ldr	r0, [pc, #104]	; (8001074 <MX_GPIO_Init+0xf0>)
 800100a:	f002 fa53 	bl	80034b4 <HAL_GPIO_Init>

	/*Configure GPIO pins : ROW1_Pin ROW2_Pin ROW3_Pin ROW4_Pin */
	GPIO_InitStruct.Pin = ROW1_Pin|ROW2_Pin|ROW3_Pin|ROW4_Pin;
 800100e:	231e      	movs	r3, #30
 8001010:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001012:	2301      	movs	r3, #1
 8001014:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001016:	2301      	movs	r3, #1
 8001018:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800101a:	2302      	movs	r3, #2
 800101c:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101e:	f107 0310 	add.w	r3, r7, #16
 8001022:	4619      	mov	r1, r3
 8001024:	4811      	ldr	r0, [pc, #68]	; (800106c <MX_GPIO_Init+0xe8>)
 8001026:	f002 fa45 	bl	80034b4 <HAL_GPIO_Init>

	/*Configure GPIO pins : COL1_Pin COL2_Pin COL3_Pin */
	GPIO_InitStruct.Pin = COL1_Pin|COL2_Pin|COL3_Pin;
 800102a:	23e0      	movs	r3, #224	; 0xe0
 800102c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001032:	2301      	movs	r3, #1
 8001034:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001036:	f107 0310 	add.w	r3, r7, #16
 800103a:	4619      	mov	r1, r3
 800103c:	480b      	ldr	r0, [pc, #44]	; (800106c <MX_GPIO_Init+0xe8>)
 800103e:	f002 fa39 	bl	80034b4 <HAL_GPIO_Init>

	/*Configure GPIO pins : BUZZER_Pin RELAY_Pin LED_GREEN_Pin LED_RED_Pin */
	GPIO_InitStruct.Pin = BUZZER_Pin|RELAY_Pin|LED_GREEN_Pin|LED_RED_Pin;
 8001042:	231b      	movs	r3, #27
 8001044:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001046:	2301      	movs	r3, #1
 8001048:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800104e:	2302      	movs	r3, #2
 8001050:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001052:	f107 0310 	add.w	r3, r7, #16
 8001056:	4619      	mov	r1, r3
 8001058:	4805      	ldr	r0, [pc, #20]	; (8001070 <MX_GPIO_Init+0xec>)
 800105a:	f002 fa2b 	bl	80034b4 <HAL_GPIO_Init>

}
 800105e:	bf00      	nop
 8001060:	3720      	adds	r7, #32
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40021000 	.word	0x40021000
 800106c:	40010800 	.word	0x40010800
 8001070:	40010c00 	.word	0x40010c00
 8001074:	40011000 	.word	0x40011000

08001078 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8001080:	f000 fbb6 	bl	80017f0 <SCH_Update>
	timerRun();
 8001084:	f001 fa74 	bl	8002570 <timerRun>
}
 8001088:	bf00      	nop
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}

08001090 <Error_Handler>:
/**
 * @brief This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001094:	b672      	cpsid	i
}
 8001096:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001098:	e7fe      	b.n	8001098 <Error_Handler+0x8>

0800109a <center_text>:

/**
 * @brief Helper function to center text on a 16-character LCD line.
 */
static void center_text(char *dest, const char *src)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b084      	sub	sp, #16
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
 80010a2:	6039      	str	r1, [r7, #0]
    size_t len = strlen(src);
 80010a4:	6838      	ldr	r0, [r7, #0]
 80010a6:	f7ff f85b 	bl	8000160 <strlen>
 80010aa:	60f8      	str	r0, [r7, #12]
    size_t pad_left = (16 > len) ? (16 - len) / 2 : 0;
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	2b0f      	cmp	r3, #15
 80010b0:	d804      	bhi.n	80010bc <center_text+0x22>
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	f1c3 0310 	rsb	r3, r3, #16
 80010b8:	085b      	lsrs	r3, r3, #1
 80010ba:	e000      	b.n	80010be <center_text+0x24>
 80010bc:	2300      	movs	r3, #0
 80010be:	60bb      	str	r3, [r7, #8]
    memset(dest, ' ', 16);
 80010c0:	2210      	movs	r2, #16
 80010c2:	2120      	movs	r1, #32
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f005 fe95 	bl	8006df4 <memset>
    strncpy(dest + pad_left, src, len);
 80010ca:	687a      	ldr	r2, [r7, #4]
 80010cc:	68bb      	ldr	r3, [r7, #8]
 80010ce:	4413      	add	r3, r2
 80010d0:	68fa      	ldr	r2, [r7, #12]
 80010d2:	6839      	ldr	r1, [r7, #0]
 80010d4:	4618      	mov	r0, r3
 80010d6:	f005 fed1 	bl	8006e7c <strncpy>
    dest[16] = '\0';
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	3310      	adds	r3, #16
 80010de:	2200      	movs	r2, #0
 80010e0:	701a      	strb	r2, [r3, #0]
}
 80010e2:	bf00      	nop
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
	...

080010ec <Output_UpdateLEDs>:

/**
 * @brief Updates the Red and Green status LEDs.
 */
void Output_UpdateLEDs(void){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	af00      	add	r7, sp, #0
	// LED_GREEN_Pin (PB3), LED_RED_Pin (PB4)
	HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin, gOutputStatus.ledGreen ? GPIO_PIN_SET:GPIO_PIN_RESET);
 80010f0:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <Output_UpdateLEDs+0x38>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	bf14      	ite	ne
 80010f8:	2301      	movne	r3, #1
 80010fa:	2300      	moveq	r3, #0
 80010fc:	b2db      	uxtb	r3, r3
 80010fe:	461a      	mov	r2, r3
 8001100:	2108      	movs	r1, #8
 8001102:	4809      	ldr	r0, [pc, #36]	; (8001128 <Output_UpdateLEDs+0x3c>)
 8001104:	f002 fb71 	bl	80037ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED_RED_Pin, gOutputStatus.ledRed ? GPIO_PIN_SET:GPIO_PIN_RESET);
 8001108:	4b06      	ldr	r3, [pc, #24]	; (8001124 <Output_UpdateLEDs+0x38>)
 800110a:	785b      	ldrb	r3, [r3, #1]
 800110c:	2b00      	cmp	r3, #0
 800110e:	bf14      	ite	ne
 8001110:	2301      	movne	r3, #1
 8001112:	2300      	moveq	r3, #0
 8001114:	b2db      	uxtb	r3, r3
 8001116:	461a      	mov	r2, r3
 8001118:	2110      	movs	r1, #16
 800111a:	4803      	ldr	r0, [pc, #12]	; (8001128 <Output_UpdateLEDs+0x3c>)
 800111c:	f002 fb65 	bl	80037ea <HAL_GPIO_WritePin>
}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20000000 	.word	0x20000000
 8001128:	40010c00 	.word	0x40010c00

0800112c <Output_UpdateSolenoid>:

/**
 * @brief Updates the Solenoid state (Locked/Unlocked).
 */
void Output_UpdateSolenoid(void){
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
	// RELAY_Pin (PB1)
	HAL_GPIO_WritePin(GPIOB, RELAY_Pin, gOutputStatus.solenoid? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001130:	4b06      	ldr	r3, [pc, #24]	; (800114c <Output_UpdateSolenoid+0x20>)
 8001132:	789b      	ldrb	r3, [r3, #2]
 8001134:	2b00      	cmp	r3, #0
 8001136:	bf14      	ite	ne
 8001138:	2301      	movne	r3, #1
 800113a:	2300      	moveq	r3, #0
 800113c:	b2db      	uxtb	r3, r3
 800113e:	461a      	mov	r2, r3
 8001140:	2102      	movs	r1, #2
 8001142:	4803      	ldr	r0, [pc, #12]	; (8001150 <Output_UpdateSolenoid+0x24>)
 8001144:	f002 fb51 	bl	80037ea <HAL_GPIO_WritePin>
}
 8001148:	bf00      	nop
 800114a:	bd80      	pop	{r7, pc}
 800114c:	20000000 	.word	0x20000000
 8001150:	40010c00 	.word	0x40010c00

08001154 <Output_UpdateBuzzer>:

/**
 * @brief Updates the Buzzer state (ON/OFF).
 * FSM manages the duration (10s) by setting/resetting gOutputStatus.buzzer.
 */
void Output_UpdateBuzzer(void){
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
    // BUZZER_Pin (PB0)
    HAL_GPIO_WritePin(GPIOB, BUZZER_Pin, gOutputStatus.buzzer? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001158:	4b06      	ldr	r3, [pc, #24]	; (8001174 <Output_UpdateBuzzer+0x20>)
 800115a:	78db      	ldrb	r3, [r3, #3]
 800115c:	2b00      	cmp	r3, #0
 800115e:	bf14      	ite	ne
 8001160:	2301      	movne	r3, #1
 8001162:	2300      	moveq	r3, #0
 8001164:	b2db      	uxtb	r3, r3
 8001166:	461a      	mov	r2, r3
 8001168:	2101      	movs	r1, #1
 800116a:	4803      	ldr	r0, [pc, #12]	; (8001178 <Output_UpdateBuzzer+0x24>)
 800116c:	f002 fb3d 	bl	80037ea <HAL_GPIO_WritePin>
}
 8001170:	bf00      	nop
 8001172:	bd80      	pop	{r7, pc}
 8001174:	20000000 	.word	0x20000000
 8001178:	40010c00 	.word	0x40010c00

0800117c <Output_UpdateLCD>:

/**
 * @brief Updates the LCD display via I2C only if content has changed.
 */
void Output_UpdateLCD(void){
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
    // lcd1 is extern from global.h
	if (strcmp(gOutputStatus.lcdLine1, prevLcdLine1) != 0){
 8001180:	4914      	ldr	r1, [pc, #80]	; (80011d4 <Output_UpdateLCD+0x58>)
 8001182:	4815      	ldr	r0, [pc, #84]	; (80011d8 <Output_UpdateLCD+0x5c>)
 8001184:	f7fe ffe2 	bl	800014c <strcmp>
 8001188:	4603      	mov	r3, r0
 800118a:	2b00      	cmp	r3, #0
 800118c:	d00c      	beq.n	80011a8 <Output_UpdateLCD+0x2c>
		lcd_gotoxy(&lcd1, 0, 0);
 800118e:	2200      	movs	r2, #0
 8001190:	2100      	movs	r1, #0
 8001192:	4812      	ldr	r0, [pc, #72]	; (80011dc <Output_UpdateLCD+0x60>)
 8001194:	f7ff f8d3 	bl	800033e <lcd_gotoxy>
		lcd_puts(&lcd1, gOutputStatus.lcdLine1);
 8001198:	490f      	ldr	r1, [pc, #60]	; (80011d8 <Output_UpdateLCD+0x5c>)
 800119a:	4810      	ldr	r0, [pc, #64]	; (80011dc <Output_UpdateLCD+0x60>)
 800119c:	f7ff f935 	bl	800040a <lcd_puts>
		strcpy(prevLcdLine1, gOutputStatus.lcdLine1);
 80011a0:	490d      	ldr	r1, [pc, #52]	; (80011d8 <Output_UpdateLCD+0x5c>)
 80011a2:	480c      	ldr	r0, [pc, #48]	; (80011d4 <Output_UpdateLCD+0x58>)
 80011a4:	f005 fe62 	bl	8006e6c <strcpy>
	}
	if (strcmp(gOutputStatus.lcdLine2, prevLcdLine2) != 0){
 80011a8:	490d      	ldr	r1, [pc, #52]	; (80011e0 <Output_UpdateLCD+0x64>)
 80011aa:	480e      	ldr	r0, [pc, #56]	; (80011e4 <Output_UpdateLCD+0x68>)
 80011ac:	f7fe ffce 	bl	800014c <strcmp>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d00c      	beq.n	80011d0 <Output_UpdateLCD+0x54>
		lcd_gotoxy(&lcd1, 0, 1);
 80011b6:	2201      	movs	r2, #1
 80011b8:	2100      	movs	r1, #0
 80011ba:	4808      	ldr	r0, [pc, #32]	; (80011dc <Output_UpdateLCD+0x60>)
 80011bc:	f7ff f8bf 	bl	800033e <lcd_gotoxy>
		lcd_puts(&lcd1, gOutputStatus.lcdLine2);
 80011c0:	4908      	ldr	r1, [pc, #32]	; (80011e4 <Output_UpdateLCD+0x68>)
 80011c2:	4806      	ldr	r0, [pc, #24]	; (80011dc <Output_UpdateLCD+0x60>)
 80011c4:	f7ff f921 	bl	800040a <lcd_puts>
		strcpy(prevLcdLine2,gOutputStatus.lcdLine2);
 80011c8:	4906      	ldr	r1, [pc, #24]	; (80011e4 <Output_UpdateLCD+0x68>)
 80011ca:	4805      	ldr	r0, [pc, #20]	; (80011e0 <Output_UpdateLCD+0x64>)
 80011cc:	f005 fe4e 	bl	8006e6c <strcpy>
	}
}
 80011d0:	bf00      	nop
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20000138 	.word	0x20000138
 80011d8:	20000004 	.word	0x20000004
 80011dc:	20000170 	.word	0x20000170
 80011e0:	2000014c 	.word	0x2000014c
 80011e4:	20000015 	.word	0x20000015

080011e8 <MapStateToVisuals>:

/**
 * @brief Maps the current FSM state (gSystemState) to required visuals and non-dynamic actuators.
 * This ensures all 14 states have proper display formatting.
 */
static void MapStateToVisuals(void) {
 80011e8:	b5b0      	push	{r4, r5, r7, lr}
 80011ea:	b08e      	sub	sp, #56	; 0x38
 80011ec:	af02      	add	r7, sp, #8
    uint32_t now = HAL_GetTick();
 80011ee:	f001 fa6d 	bl	80026cc <HAL_GetTick>
 80011f2:	62f8      	str	r0, [r7, #44]	; 0x2c
    char temp_line2[17];

    // Default DO: FSM should set these, but this ensures a fallback/reset state
    gOutputStatus.buzzer = BUZZER_OFF;
 80011f4:	4baa      	ldr	r3, [pc, #680]	; (80014a0 <MapStateToVisuals+0x2b8>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	70da      	strb	r2, [r3, #3]
    gOutputStatus.ledGreen = LED_OFF;
 80011fa:	4ba9      	ldr	r3, [pc, #676]	; (80014a0 <MapStateToVisuals+0x2b8>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	701a      	strb	r2, [r3, #0]
    gOutputStatus.ledRed = LED_OFF;
 8001200:	4ba7      	ldr	r3, [pc, #668]	; (80014a0 <MapStateToVisuals+0x2b8>)
 8001202:	2200      	movs	r2, #0
 8001204:	705a      	strb	r2, [r3, #1]
    gOutputStatus.solenoid = SOLENOID_LOCKED;
 8001206:	4ba6      	ldr	r3, [pc, #664]	; (80014a0 <MapStateToVisuals+0x2b8>)
 8001208:	2200      	movs	r2, #0
 800120a:	709a      	strb	r2, [r3, #2]

    switch (gSystemState.currentState) {
 800120c:	4ba5      	ldr	r3, [pc, #660]	; (80014a4 <MapStateToVisuals+0x2bc>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	3b01      	subs	r3, #1
 8001212:	2b19      	cmp	r3, #25
 8001214:	f200 81c6 	bhi.w	80015a4 <MapStateToVisuals+0x3bc>
 8001218:	a201      	add	r2, pc, #4	; (adr r2, 8001220 <MapStateToVisuals+0x38>)
 800121a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800121e:	bf00      	nop
 8001220:	08001289 	.word	0x08001289
 8001224:	080012a1 	.word	0x080012a1
 8001228:	080012bf 	.word	0x080012bf
 800122c:	080012dd 	.word	0x080012dd
 8001230:	08001333 	.word	0x08001333
 8001234:	080015a5 	.word	0x080015a5
 8001238:	080015a5 	.word	0x080015a5
 800123c:	080015a5 	.word	0x080015a5
 8001240:	080015a5 	.word	0x080015a5
 8001244:	08001351 	.word	0x08001351
 8001248:	080013e9 	.word	0x080013e9
 800124c:	080015a5 	.word	0x080015a5
 8001250:	080015a5 	.word	0x080015a5
 8001254:	080015a5 	.word	0x080015a5
 8001258:	080015a5 	.word	0x080015a5
 800125c:	080015a5 	.word	0x080015a5
 8001260:	080015a5 	.word	0x080015a5
 8001264:	080015a5 	.word	0x080015a5
 8001268:	080015a5 	.word	0x080015a5
 800126c:	0800140d 	.word	0x0800140d
 8001270:	0800145f 	.word	0x0800145f
 8001274:	08001569 	.word	0x08001569
 8001278:	0800147d 	.word	0x0800147d
 800127c:	08001511 	.word	0x08001511
 8001280:	0800142b 	.word	0x0800142b
 8001284:	08001587 	.word	0x08001587

        case LOCKED_SLEEP:
            // DO: Screen OFF, Solenoid Lock, LED OFF
            center_text(gOutputStatus.lcdLine1, " ");
 8001288:	4987      	ldr	r1, [pc, #540]	; (80014a8 <MapStateToVisuals+0x2c0>)
 800128a:	4888      	ldr	r0, [pc, #544]	; (80014ac <MapStateToVisuals+0x2c4>)
 800128c:	f7ff ff05 	bl	800109a <center_text>
            center_text(gOutputStatus.lcdLine2, " ");
 8001290:	4985      	ldr	r1, [pc, #532]	; (80014a8 <MapStateToVisuals+0x2c0>)
 8001292:	4887      	ldr	r0, [pc, #540]	; (80014b0 <MapStateToVisuals+0x2c8>)
 8001294:	f7ff ff01 	bl	800109a <center_text>
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 8001298:	4b81      	ldr	r3, [pc, #516]	; (80014a0 <MapStateToVisuals+0x2b8>)
 800129a:	2200      	movs	r2, #0
 800129c:	709a      	strb	r2, [r3, #2]
            break;
 800129e:	e184      	b.n	80015aa <MapStateToVisuals+0x3c2>

        case LOCKED_WAKEUP:
            // DO: LED Red ON, Solenoid Lock. (Brief display)
            gOutputStatus.ledRed = LED_ON;
 80012a0:	4b7f      	ldr	r3, [pc, #508]	; (80014a0 <MapStateToVisuals+0x2b8>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	705a      	strb	r2, [r3, #1]
            center_text(gOutputStatus.lcdLine1, "LOCK WAKE UP");
 80012a6:	4983      	ldr	r1, [pc, #524]	; (80014b4 <MapStateToVisuals+0x2cc>)
 80012a8:	4880      	ldr	r0, [pc, #512]	; (80014ac <MapStateToVisuals+0x2c4>)
 80012aa:	f7ff fef6 	bl	800109a <center_text>
            center_text(gOutputStatus.lcdLine2, "Checking Batt...");
 80012ae:	4982      	ldr	r1, [pc, #520]	; (80014b8 <MapStateToVisuals+0x2d0>)
 80012b0:	487f      	ldr	r0, [pc, #508]	; (80014b0 <MapStateToVisuals+0x2c8>)
 80012b2:	f7ff fef2 	bl	800109a <center_text>
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 80012b6:	4b7a      	ldr	r3, [pc, #488]	; (80014a0 <MapStateToVisuals+0x2b8>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	709a      	strb	r2, [r3, #2]
            break;
 80012bc:	e175      	b.n	80015aa <MapStateToVisuals+0x3c2>

        case BATTERY_WARNING:
            // DO: LED Red ON (3s warning)
            gOutputStatus.ledRed = LED_ON;
 80012be:	4b78      	ldr	r3, [pc, #480]	; (80014a0 <MapStateToVisuals+0x2b8>)
 80012c0:	2201      	movs	r2, #1
 80012c2:	705a      	strb	r2, [r3, #1]
            center_text(gOutputStatus.lcdLine1, "PIN YEU");
 80012c4:	497d      	ldr	r1, [pc, #500]	; (80014bc <MapStateToVisuals+0x2d4>)
 80012c6:	4879      	ldr	r0, [pc, #484]	; (80014ac <MapStateToVisuals+0x2c4>)
 80012c8:	f7ff fee7 	bl	800109a <center_text>
            center_text(gOutputStatus.lcdLine2, "CANH BAO (3S)");
 80012cc:	497c      	ldr	r1, [pc, #496]	; (80014c0 <MapStateToVisuals+0x2d8>)
 80012ce:	4878      	ldr	r0, [pc, #480]	; (80014b0 <MapStateToVisuals+0x2c8>)
 80012d0:	f7ff fee3 	bl	800109a <center_text>
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 80012d4:	4b72      	ldr	r3, [pc, #456]	; (80014a0 <MapStateToVisuals+0x2b8>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	709a      	strb	r2, [r3, #2]
            break;
 80012da:	e166      	b.n	80015aa <MapStateToVisuals+0x3c2>

        case LOCKED_ENTRY:
            // DO: LED Red ON, Display input mask
            gOutputStatus.ledRed = LED_ON;
 80012dc:	4b70      	ldr	r3, [pc, #448]	; (80014a0 <MapStateToVisuals+0x2b8>)
 80012de:	2201      	movs	r2, #1
 80012e0:	705a      	strb	r2, [r3, #1]
            strcpy(gOutputStatus.lcdLine1, "ENTER PASSWORD: ");
 80012e2:	4b6f      	ldr	r3, [pc, #444]	; (80014a0 <MapStateToVisuals+0x2b8>)
 80012e4:	4a77      	ldr	r2, [pc, #476]	; (80014c4 <MapStateToVisuals+0x2dc>)
 80012e6:	1d1d      	adds	r5, r3, #4
 80012e8:	4614      	mov	r4, r2
 80012ea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80012ec:	6028      	str	r0, [r5, #0]
 80012ee:	6069      	str	r1, [r5, #4]
 80012f0:	60aa      	str	r2, [r5, #8]
 80012f2:	60eb      	str	r3, [r5, #12]
 80012f4:	7823      	ldrb	r3, [r4, #0]
 80012f6:	742b      	strb	r3, [r5, #16]

            // Display * mask starting at column 9 (index 8)
            int len = strlen(inputBuffer);
 80012f8:	4873      	ldr	r0, [pc, #460]	; (80014c8 <MapStateToVisuals+0x2e0>)
 80012fa:	f7fe ff31 	bl	8000160 <strlen>
 80012fe:	4603      	mov	r3, r0
 8001300:	617b      	str	r3, [r7, #20]
            memset(temp_line2, ' ', 16);
 8001302:	463b      	mov	r3, r7
 8001304:	2210      	movs	r2, #16
 8001306:	2120      	movs	r1, #32
 8001308:	4618      	mov	r0, r3
 800130a:	f005 fd73 	bl	8006df4 <memset>
            memset(temp_line2 + 8, '*', len);
 800130e:	463b      	mov	r3, r7
 8001310:	3308      	adds	r3, #8
 8001312:	697a      	ldr	r2, [r7, #20]
 8001314:	212a      	movs	r1, #42	; 0x2a
 8001316:	4618      	mov	r0, r3
 8001318:	f005 fd6c 	bl	8006df4 <memset>
            temp_line2[16] = '\0';
 800131c:	2300      	movs	r3, #0
 800131e:	743b      	strb	r3, [r7, #16]
            strcpy(gOutputStatus.lcdLine2, temp_line2);
 8001320:	463b      	mov	r3, r7
 8001322:	4619      	mov	r1, r3
 8001324:	4862      	ldr	r0, [pc, #392]	; (80014b0 <MapStateToVisuals+0x2c8>)
 8001326:	f005 fda1 	bl	8006e6c <strcpy>
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 800132a:	4b5d      	ldr	r3, [pc, #372]	; (80014a0 <MapStateToVisuals+0x2b8>)
 800132c:	2200      	movs	r2, #0
 800132e:	709a      	strb	r2, [r3, #2]
            break;
 8001330:	e13b      	b.n	80015aa <MapStateToVisuals+0x3c2>

        case LOCKED_VERIFY:
            // DO: LED Red ON (Transient state display)
            gOutputStatus.ledRed = LED_ON;
 8001332:	4b5b      	ldr	r3, [pc, #364]	; (80014a0 <MapStateToVisuals+0x2b8>)
 8001334:	2201      	movs	r2, #1
 8001336:	705a      	strb	r2, [r3, #1]
            center_text(gOutputStatus.lcdLine1, "XAC THUC...");
 8001338:	4964      	ldr	r1, [pc, #400]	; (80014cc <MapStateToVisuals+0x2e4>)
 800133a:	485c      	ldr	r0, [pc, #368]	; (80014ac <MapStateToVisuals+0x2c4>)
 800133c:	f7ff fead 	bl	800109a <center_text>
            center_text(gOutputStatus.lcdLine2, "");
 8001340:	4963      	ldr	r1, [pc, #396]	; (80014d0 <MapStateToVisuals+0x2e8>)
 8001342:	485b      	ldr	r0, [pc, #364]	; (80014b0 <MapStateToVisuals+0x2c8>)
 8001344:	f7ff fea9 	bl	800109a <center_text>
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 8001348:	4b55      	ldr	r3, [pc, #340]	; (80014a0 <MapStateToVisuals+0x2b8>)
 800134a:	2200      	movs	r2, #0
 800134c:	709a      	strb	r2, [r3, #2]
            break;
 800134e:	e12c      	b.n	80015aa <MapStateToVisuals+0x3c2>

        case PENALTY_TIMER:
            // DO: LED Red ON, Buzzer ON (managed by FSM timer), Solenoid Lock
            gOutputStatus.ledRed = LED_ON;
 8001350:	4b53      	ldr	r3, [pc, #332]	; (80014a0 <MapStateToVisuals+0x2b8>)
 8001352:	2201      	movs	r2, #1
 8001354:	705a      	strb	r2, [r3, #1]
            gOutputStatus.buzzer = BUZZER_ON;
 8001356:	4b52      	ldr	r3, [pc, #328]	; (80014a0 <MapStateToVisuals+0x2b8>)
 8001358:	2201      	movs	r2, #1
 800135a:	70da      	strb	r2, [r3, #3]
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 800135c:	4b50      	ldr	r3, [pc, #320]	; (80014a0 <MapStateToVisuals+0x2b8>)
 800135e:	2200      	movs	r2, #0
 8001360:	709a      	strb	r2, [r3, #2]
            center_text(gOutputStatus.lcdLine1, "CAM NHAP LIEU!");
 8001362:	495c      	ldr	r1, [pc, #368]	; (80014d4 <MapStateToVisuals+0x2ec>)
 8001364:	4851      	ldr	r0, [pc, #324]	; (80014ac <MapStateToVisuals+0x2c4>)
 8001366:	f7ff fe98 	bl	800109a <center_text>

            // Display dynamic countdown (long penalty)
            if (gSystemTimers.penaltyEndTick != 0 && gSystemTimers.penaltyEndTick != UINT32_MAX) {
 800136a:	4b5b      	ldr	r3, [pc, #364]	; (80014d8 <MapStateToVisuals+0x2f0>)
 800136c:	689b      	ldr	r3, [r3, #8]
 800136e:	2b00      	cmp	r3, #0
 8001370:	f000 811a 	beq.w	80015a8 <MapStateToVisuals+0x3c0>
 8001374:	4b58      	ldr	r3, [pc, #352]	; (80014d8 <MapStateToVisuals+0x2f0>)
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	f1b3 3fff 	cmp.w	r3, #4294967295
 800137c:	f000 8114 	beq.w	80015a8 <MapStateToVisuals+0x3c0>
                int32_t remaining_ms = (int32_t)(gSystemTimers.penaltyEndTick - now);
 8001380:	4b55      	ldr	r3, [pc, #340]	; (80014d8 <MapStateToVisuals+0x2f0>)
 8001382:	689a      	ldr	r2, [r3, #8]
 8001384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001386:	1ad3      	subs	r3, r2, r3
 8001388:	627b      	str	r3, [r7, #36]	; 0x24
                if (remaining_ms > 0) {
 800138a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800138c:	2b00      	cmp	r3, #0
 800138e:	dd26      	ble.n	80013de <MapStateToVisuals+0x1f6>
                    uint32_t remaining_s = remaining_ms / 1000;
 8001390:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001392:	4a52      	ldr	r2, [pc, #328]	; (80014dc <MapStateToVisuals+0x2f4>)
 8001394:	fb82 1203 	smull	r1, r2, r2, r3
 8001398:	1192      	asrs	r2, r2, #6
 800139a:	17db      	asrs	r3, r3, #31
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	623b      	str	r3, [r7, #32]
                    uint32_t minutes = remaining_s / 60;
 80013a0:	6a3b      	ldr	r3, [r7, #32]
 80013a2:	4a4f      	ldr	r2, [pc, #316]	; (80014e0 <MapStateToVisuals+0x2f8>)
 80013a4:	fba2 2303 	umull	r2, r3, r2, r3
 80013a8:	095b      	lsrs	r3, r3, #5
 80013aa:	61fb      	str	r3, [r7, #28]
                    uint32_t seconds = remaining_s % 60;
 80013ac:	6a3a      	ldr	r2, [r7, #32]
 80013ae:	4b4c      	ldr	r3, [pc, #304]	; (80014e0 <MapStateToVisuals+0x2f8>)
 80013b0:	fba3 1302 	umull	r1, r3, r3, r2
 80013b4:	0959      	lsrs	r1, r3, #5
 80013b6:	460b      	mov	r3, r1
 80013b8:	011b      	lsls	r3, r3, #4
 80013ba:	1a5b      	subs	r3, r3, r1
 80013bc:	009b      	lsls	r3, r3, #2
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	61bb      	str	r3, [r7, #24]
                    snprintf(temp_line2, 17, "CHO %02lu:%02lu PHUT", minutes, seconds);
 80013c2:	4638      	mov	r0, r7
 80013c4:	69bb      	ldr	r3, [r7, #24]
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	69fb      	ldr	r3, [r7, #28]
 80013ca:	4a46      	ldr	r2, [pc, #280]	; (80014e4 <MapStateToVisuals+0x2fc>)
 80013cc:	2111      	movs	r1, #17
 80013ce:	f005 fd19 	bl	8006e04 <sniprintf>
                    center_text(gOutputStatus.lcdLine2, temp_line2);
 80013d2:	463b      	mov	r3, r7
 80013d4:	4619      	mov	r1, r3
 80013d6:	4836      	ldr	r0, [pc, #216]	; (80014b0 <MapStateToVisuals+0x2c8>)
 80013d8:	f7ff fe5f 	bl	800109a <center_text>
                } else {
                    center_text(gOutputStatus.lcdLine2, "THU LAI...");
                }
            }
            break;
 80013dc:	e0e4      	b.n	80015a8 <MapStateToVisuals+0x3c0>
                    center_text(gOutputStatus.lcdLine2, "THU LAI...");
 80013de:	4942      	ldr	r1, [pc, #264]	; (80014e8 <MapStateToVisuals+0x300>)
 80013e0:	4833      	ldr	r0, [pc, #204]	; (80014b0 <MapStateToVisuals+0x2c8>)
 80013e2:	f7ff fe5a 	bl	800109a <center_text>
            break;
 80013e6:	e0df      	b.n	80015a8 <MapStateToVisuals+0x3c0>

        case PERMANENT_LOCKOUT:
            // DO: LED Red ON, Buzzer ON, Solenoid Lock
            gOutputStatus.ledRed = LED_ON;
 80013e8:	4b2d      	ldr	r3, [pc, #180]	; (80014a0 <MapStateToVisuals+0x2b8>)
 80013ea:	2201      	movs	r2, #1
 80013ec:	705a      	strb	r2, [r3, #1]
            gOutputStatus.buzzer = BUZZER_ON;
 80013ee:	4b2c      	ldr	r3, [pc, #176]	; (80014a0 <MapStateToVisuals+0x2b8>)
 80013f0:	2201      	movs	r2, #1
 80013f2:	70da      	strb	r2, [r3, #3]
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 80013f4:	4b2a      	ldr	r3, [pc, #168]	; (80014a0 <MapStateToVisuals+0x2b8>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	709a      	strb	r2, [r3, #2]
            center_text(gOutputStatus.lcdLine1, "KHOA VINH VIEN");
 80013fa:	493c      	ldr	r1, [pc, #240]	; (80014ec <MapStateToVisuals+0x304>)
 80013fc:	482b      	ldr	r0, [pc, #172]	; (80014ac <MapStateToVisuals+0x2c4>)
 80013fe:	f7ff fe4c 	bl	800109a <center_text>
            center_text(gOutputStatus.lcdLine2, "DUNG CHIA CO!");
 8001402:	493b      	ldr	r1, [pc, #236]	; (80014f0 <MapStateToVisuals+0x308>)
 8001404:	482a      	ldr	r0, [pc, #168]	; (80014b0 <MapStateToVisuals+0x2c8>)
 8001406:	f7ff fe48 	bl	800109a <center_text>
            break;
 800140a:	e0ce      	b.n	80015aa <MapStateToVisuals+0x3c2>

        case UNLOCKED_WAITOPEN:
            // DO: Solenoid Unlock, LED Green ON (10s window)
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 800140c:	4b24      	ldr	r3, [pc, #144]	; (80014a0 <MapStateToVisuals+0x2b8>)
 800140e:	2201      	movs	r2, #1
 8001410:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledGreen = LED_ON;
 8001412:	4b23      	ldr	r3, [pc, #140]	; (80014a0 <MapStateToVisuals+0x2b8>)
 8001414:	2201      	movs	r2, #1
 8001416:	701a      	strb	r2, [r3, #0]
            center_text(gOutputStatus.lcdLine1, "XAC THUC THANH CONG");
 8001418:	4936      	ldr	r1, [pc, #216]	; (80014f4 <MapStateToVisuals+0x30c>)
 800141a:	4824      	ldr	r0, [pc, #144]	; (80014ac <MapStateToVisuals+0x2c4>)
 800141c:	f7ff fe3d 	bl	800109a <center_text>
            center_text(gOutputStatus.lcdLine2, "CHO MO CUA (10S)");
 8001420:	4935      	ldr	r1, [pc, #212]	; (80014f8 <MapStateToVisuals+0x310>)
 8001422:	4823      	ldr	r0, [pc, #140]	; (80014b0 <MapStateToVisuals+0x2c8>)
 8001424:	f7ff fe39 	bl	800109a <center_text>
            break;
 8001428:	e0bf      	b.n	80015aa <MapStateToVisuals+0x3c2>

        case UNLOCKED_SETPASSWORD:
            // DO: Solenoid Unlock, LED Green ON, Display new input
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 800142a:	4b1d      	ldr	r3, [pc, #116]	; (80014a0 <MapStateToVisuals+0x2b8>)
 800142c:	2201      	movs	r2, #1
 800142e:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledGreen = LED_ON;
 8001430:	4b1b      	ldr	r3, [pc, #108]	; (80014a0 <MapStateToVisuals+0x2b8>)
 8001432:	2201      	movs	r2, #1
 8001434:	701a      	strb	r2, [r3, #0]
            strcpy(gOutputStatus.lcdLine1, "MAT KHAU MOI:");
 8001436:	4a1d      	ldr	r2, [pc, #116]	; (80014ac <MapStateToVisuals+0x2c4>)
 8001438:	4b30      	ldr	r3, [pc, #192]	; (80014fc <MapStateToVisuals+0x314>)
 800143a:	4614      	mov	r4, r2
 800143c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800143e:	6020      	str	r0, [r4, #0]
 8001440:	6061      	str	r1, [r4, #4]
 8001442:	60a2      	str	r2, [r4, #8]
 8001444:	881b      	ldrh	r3, [r3, #0]
 8001446:	81a3      	strh	r3, [r4, #12]

            center_text(temp_line2, inputBuffer);
 8001448:	463b      	mov	r3, r7
 800144a:	491f      	ldr	r1, [pc, #124]	; (80014c8 <MapStateToVisuals+0x2e0>)
 800144c:	4618      	mov	r0, r3
 800144e:	f7ff fe24 	bl	800109a <center_text>
            strcpy(gOutputStatus.lcdLine2, temp_line2);
 8001452:	463b      	mov	r3, r7
 8001454:	4619      	mov	r1, r3
 8001456:	4816      	ldr	r0, [pc, #88]	; (80014b0 <MapStateToVisuals+0x2c8>)
 8001458:	f005 fd08 	bl	8006e6c <strcpy>
            break;
 800145c:	e0a5      	b.n	80015aa <MapStateToVisuals+0x3c2>

        case UNLOCKED_DOOROPEN:
            // DO: Solenoid Unlock, LED Green ON (30s window)
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 800145e:	4b10      	ldr	r3, [pc, #64]	; (80014a0 <MapStateToVisuals+0x2b8>)
 8001460:	2201      	movs	r2, #1
 8001462:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledGreen = LED_ON;
 8001464:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <MapStateToVisuals+0x2b8>)
 8001466:	2201      	movs	r2, #1
 8001468:	701a      	strb	r2, [r3, #0]
            center_text(gOutputStatus.lcdLine1, "CUA DANG MO");
 800146a:	4925      	ldr	r1, [pc, #148]	; (8001500 <MapStateToVisuals+0x318>)
 800146c:	480f      	ldr	r0, [pc, #60]	; (80014ac <MapStateToVisuals+0x2c4>)
 800146e:	f7ff fe14 	bl	800109a <center_text>
            center_text(gOutputStatus.lcdLine2, "30S CHO DONG");
 8001472:	4924      	ldr	r1, [pc, #144]	; (8001504 <MapStateToVisuals+0x31c>)
 8001474:	480e      	ldr	r0, [pc, #56]	; (80014b0 <MapStateToVisuals+0x2c8>)
 8001476:	f7ff fe10 	bl	800109a <center_text>
            break;
 800147a:	e096      	b.n	80015aa <MapStateToVisuals+0x3c2>

        case ALARM_FORGOTCLOSE:
            // DO: Solenoid Unlock, LED Green ON, Buzzer ON
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 800147c:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <MapStateToVisuals+0x2b8>)
 800147e:	2201      	movs	r2, #1
 8001480:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledGreen = LED_ON;
 8001482:	4b07      	ldr	r3, [pc, #28]	; (80014a0 <MapStateToVisuals+0x2b8>)
 8001484:	2201      	movs	r2, #1
 8001486:	701a      	strb	r2, [r3, #0]
            gOutputStatus.buzzer = BUZZER_ON;
 8001488:	4b05      	ldr	r3, [pc, #20]	; (80014a0 <MapStateToVisuals+0x2b8>)
 800148a:	2201      	movs	r2, #1
 800148c:	70da      	strb	r2, [r3, #3]
            center_text(gOutputStatus.lcdLine1, "QUEN DONG CUA!");
 800148e:	491e      	ldr	r1, [pc, #120]	; (8001508 <MapStateToVisuals+0x320>)
 8001490:	4806      	ldr	r0, [pc, #24]	; (80014ac <MapStateToVisuals+0x2c4>)
 8001492:	f7ff fe02 	bl	800109a <center_text>
            center_text(gOutputStatus.lcdLine2, "CANH BAO (5 PHUT)");
 8001496:	491d      	ldr	r1, [pc, #116]	; (800150c <MapStateToVisuals+0x324>)
 8001498:	4805      	ldr	r0, [pc, #20]	; (80014b0 <MapStateToVisuals+0x2c8>)
 800149a:	f7ff fdfe 	bl	800109a <center_text>
            break;
 800149e:	e084      	b.n	80015aa <MapStateToVisuals+0x3c2>
 80014a0:	20000000 	.word	0x20000000
 80014a4:	200000d8 	.word	0x200000d8
 80014a8:	080076ec 	.word	0x080076ec
 80014ac:	20000004 	.word	0x20000004
 80014b0:	20000015 	.word	0x20000015
 80014b4:	080076f0 	.word	0x080076f0
 80014b8:	08007700 	.word	0x08007700
 80014bc:	08007714 	.word	0x08007714
 80014c0:	0800771c 	.word	0x0800771c
 80014c4:	0800772c 	.word	0x0800772c
 80014c8:	20000178 	.word	0x20000178
 80014cc:	08007740 	.word	0x08007740
 80014d0:	0800774c 	.word	0x0800774c
 80014d4:	08007750 	.word	0x08007750
 80014d8:	200000c8 	.word	0x200000c8
 80014dc:	10624dd3 	.word	0x10624dd3
 80014e0:	88888889 	.word	0x88888889
 80014e4:	08007760 	.word	0x08007760
 80014e8:	08007778 	.word	0x08007778
 80014ec:	08007784 	.word	0x08007784
 80014f0:	08007794 	.word	0x08007794
 80014f4:	080077a4 	.word	0x080077a4
 80014f8:	080077b8 	.word	0x080077b8
 80014fc:	080077cc 	.word	0x080077cc
 8001500:	080077dc 	.word	0x080077dc
 8001504:	080077e8 	.word	0x080077e8
 8001508:	080077f8 	.word	0x080077f8
 800150c:	08007808 	.word	0x08007808

        case UNLOCKED_WAITCLOSE:
            // DO: Solenoid Unlock, LED Green ON (10s relock timer)
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 8001510:	4b28      	ldr	r3, [pc, #160]	; (80015b4 <MapStateToVisuals+0x3cc>)
 8001512:	2201      	movs	r2, #1
 8001514:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledGreen = LED_ON;
 8001516:	4b27      	ldr	r3, [pc, #156]	; (80015b4 <MapStateToVisuals+0x3cc>)
 8001518:	2201      	movs	r2, #1
 800151a:	701a      	strb	r2, [r3, #0]
            center_text(gOutputStatus.lcdLine1, "CUA DA DONG");
 800151c:	4926      	ldr	r1, [pc, #152]	; (80015b8 <MapStateToVisuals+0x3d0>)
 800151e:	4827      	ldr	r0, [pc, #156]	; (80015bc <MapStateToVisuals+0x3d4>)
 8001520:	f7ff fdbb 	bl	800109a <center_text>

            // Hiển thị thời gian khóa lại (sử dụng UNLOCK_WINDOW_ID timer counter)
            if (timer_counter[UNLOCK_WINDOW_ID] > 0) {
 8001524:	4b26      	ldr	r3, [pc, #152]	; (80015c0 <MapStateToVisuals+0x3d8>)
 8001526:	68db      	ldr	r3, [r3, #12]
 8001528:	2b00      	cmp	r3, #0
 800152a:	dd18      	ble.n	800155e <MapStateToVisuals+0x376>
                uint32_t seconds = timer_counter[UNLOCK_WINDOW_ID] * TIMER_CYCLE / 1000;
 800152c:	4b24      	ldr	r3, [pc, #144]	; (80015c0 <MapStateToVisuals+0x3d8>)
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	4a24      	ldr	r2, [pc, #144]	; (80015c4 <MapStateToVisuals+0x3dc>)
 8001532:	6812      	ldr	r2, [r2, #0]
 8001534:	fb02 f303 	mul.w	r3, r2, r3
 8001538:	4a23      	ldr	r2, [pc, #140]	; (80015c8 <MapStateToVisuals+0x3e0>)
 800153a:	fb82 1203 	smull	r1, r2, r2, r3
 800153e:	1192      	asrs	r2, r2, #6
 8001540:	17db      	asrs	r3, r3, #31
 8001542:	1ad3      	subs	r3, r2, r3
 8001544:	62bb      	str	r3, [r7, #40]	; 0x28
                snprintf(temp_line2, 17, "KHOA LAI SAU %2lu S", seconds);
 8001546:	4638      	mov	r0, r7
 8001548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800154a:	4a20      	ldr	r2, [pc, #128]	; (80015cc <MapStateToVisuals+0x3e4>)
 800154c:	2111      	movs	r1, #17
 800154e:	f005 fc59 	bl	8006e04 <sniprintf>
                center_text(gOutputStatus.lcdLine2, temp_line2);
 8001552:	463b      	mov	r3, r7
 8001554:	4619      	mov	r1, r3
 8001556:	481e      	ldr	r0, [pc, #120]	; (80015d0 <MapStateToVisuals+0x3e8>)
 8001558:	f7ff fd9f 	bl	800109a <center_text>
            } else {
                 center_text(gOutputStatus.lcdLine2, "DANG KHOA LAI...");
            }
            break;
 800155c:	e025      	b.n	80015aa <MapStateToVisuals+0x3c2>
                 center_text(gOutputStatus.lcdLine2, "DANG KHOA LAI...");
 800155e:	491d      	ldr	r1, [pc, #116]	; (80015d4 <MapStateToVisuals+0x3ec>)
 8001560:	481b      	ldr	r0, [pc, #108]	; (80015d0 <MapStateToVisuals+0x3e8>)
 8001562:	f7ff fd9a 	bl	800109a <center_text>
            break;
 8001566:	e020      	b.n	80015aa <MapStateToVisuals+0x3c2>

        case UNLOCKED_ALWAYSOPEN:
            // DO: Solenoid Unlock, LED Green ON
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 8001568:	4b12      	ldr	r3, [pc, #72]	; (80015b4 <MapStateToVisuals+0x3cc>)
 800156a:	2201      	movs	r2, #1
 800156c:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledGreen = LED_ON;
 800156e:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <MapStateToVisuals+0x3cc>)
 8001570:	2201      	movs	r2, #1
 8001572:	701a      	strb	r2, [r3, #0]
            center_text(gOutputStatus.lcdLine1, "CUA LUON MO");
 8001574:	4918      	ldr	r1, [pc, #96]	; (80015d8 <MapStateToVisuals+0x3f0>)
 8001576:	4811      	ldr	r0, [pc, #68]	; (80015bc <MapStateToVisuals+0x3d4>)
 8001578:	f7ff fd8f 	bl	800109a <center_text>
            center_text(gOutputStatus.lcdLine2, "NHAN GIU NUT DE KHOA");
 800157c:	4917      	ldr	r1, [pc, #92]	; (80015dc <MapStateToVisuals+0x3f4>)
 800157e:	4814      	ldr	r0, [pc, #80]	; (80015d0 <MapStateToVisuals+0x3e8>)
 8001580:	f7ff fd8b 	bl	800109a <center_text>
            break;
 8001584:	e011      	b.n	80015aa <MapStateToVisuals+0x3c2>

        case LOCKED_RELOCK:
            // DO: Solenoid Lock, LED Red ON (3s duration)
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 8001586:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <MapStateToVisuals+0x3cc>)
 8001588:	2200      	movs	r2, #0
 800158a:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledRed = LED_ON;
 800158c:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <MapStateToVisuals+0x3cc>)
 800158e:	2201      	movs	r2, #1
 8001590:	705a      	strb	r2, [r3, #1]
            center_text(gOutputStatus.lcdLine1, "DANG KHOA LAI...");
 8001592:	4910      	ldr	r1, [pc, #64]	; (80015d4 <MapStateToVisuals+0x3ec>)
 8001594:	4809      	ldr	r0, [pc, #36]	; (80015bc <MapStateToVisuals+0x3d4>)
 8001596:	f7ff fd80 	bl	800109a <center_text>
            center_text(gOutputStatus.lcdLine2, "");
 800159a:	4911      	ldr	r1, [pc, #68]	; (80015e0 <MapStateToVisuals+0x3f8>)
 800159c:	480c      	ldr	r0, [pc, #48]	; (80015d0 <MapStateToVisuals+0x3e8>)
 800159e:	f7ff fd7c 	bl	800109a <center_text>
            break;
 80015a2:	e002      	b.n	80015aa <MapStateToVisuals+0x3c2>

        default:
            break;
 80015a4:	bf00      	nop
 80015a6:	e000      	b.n	80015aa <MapStateToVisuals+0x3c2>
            break;
 80015a8:	bf00      	nop
    }
}
 80015aa:	bf00      	nop
 80015ac:	3730      	adds	r7, #48	; 0x30
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bdb0      	pop	{r4, r5, r7, pc}
 80015b2:	bf00      	nop
 80015b4:	20000000 	.word	0x20000000
 80015b8:	0800781c 	.word	0x0800781c
 80015bc:	20000004 	.word	0x20000004
 80015c0:	20000190 	.word	0x20000190
 80015c4:	20000028 	.word	0x20000028
 80015c8:	10624dd3 	.word	0x10624dd3
 80015cc:	08007828 	.word	0x08007828
 80015d0:	20000015 	.word	0x20000015
 80015d4:	0800783c 	.word	0x0800783c
 80015d8:	08007850 	.word	0x08007850
 80015dc:	0800785c 	.word	0x0800785c
 80015e0:	0800774c 	.word	0x0800774c

080015e4 <Output_Init>:

/**
 * @brief Initializes output processing. Sets initial state for all actuators.
 */
void Output_Init(void){
 80015e4:	b598      	push	{r3, r4, r7, lr}
 80015e6:	af00      	add	r7, sp, #0
    // Initialize GPIOs to their default OFF/RESET state
	HAL_GPIO_WritePin(GPIOB, LED_GREEN_Pin, GPIO_PIN_RESET);
 80015e8:	2200      	movs	r2, #0
 80015ea:	2108      	movs	r1, #8
 80015ec:	4812      	ldr	r0, [pc, #72]	; (8001638 <Output_Init+0x54>)
 80015ee:	f002 f8fc 	bl	80037ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, LED_RED_Pin, GPIO_PIN_RESET);
 80015f2:	2200      	movs	r2, #0
 80015f4:	2110      	movs	r1, #16
 80015f6:	4810      	ldr	r0, [pc, #64]	; (8001638 <Output_Init+0x54>)
 80015f8:	f002 f8f7 	bl	80037ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, BUZZER_Pin, GPIO_PIN_RESET);
 80015fc:	2200      	movs	r2, #0
 80015fe:	2101      	movs	r1, #1
 8001600:	480d      	ldr	r0, [pc, #52]	; (8001638 <Output_Init+0x54>)
 8001602:	f002 f8f2 	bl	80037ea <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, RELAY_Pin, GPIO_PIN_RESET);
 8001606:	2200      	movs	r2, #0
 8001608:	2102      	movs	r1, #2
 800160a:	480b      	ldr	r0, [pc, #44]	; (8001638 <Output_Init+0x54>)
 800160c:	f002 f8ed 	bl	80037ea <HAL_GPIO_WritePin>

	// Set initial display state (used before FSM starts)
	strcpy(gOutputStatus.lcdLine1, "System Init...");
 8001610:	4a0a      	ldr	r2, [pc, #40]	; (800163c <Output_Init+0x58>)
 8001612:	4b0b      	ldr	r3, [pc, #44]	; (8001640 <Output_Init+0x5c>)
 8001614:	4614      	mov	r4, r2
 8001616:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001618:	6020      	str	r0, [r4, #0]
 800161a:	6061      	str	r1, [r4, #4]
 800161c:	60a2      	str	r2, [r4, #8]
 800161e:	881a      	ldrh	r2, [r3, #0]
 8001620:	789b      	ldrb	r3, [r3, #2]
 8001622:	81a2      	strh	r2, [r4, #12]
 8001624:	73a3      	strb	r3, [r4, #14]
	strcpy(gOutputStatus.lcdLine2, " ");
 8001626:	4a07      	ldr	r2, [pc, #28]	; (8001644 <Output_Init+0x60>)
 8001628:	4b07      	ldr	r3, [pc, #28]	; (8001648 <Output_Init+0x64>)
 800162a:	881b      	ldrh	r3, [r3, #0]
 800162c:	8013      	strh	r3, [r2, #0]
	Output_UpdateLCD();
 800162e:	f7ff fda5 	bl	800117c <Output_UpdateLCD>
}
 8001632:	bf00      	nop
 8001634:	bd98      	pop	{r3, r4, r7, pc}
 8001636:	bf00      	nop
 8001638:	40010c00 	.word	0x40010c00
 800163c:	20000004 	.word	0x20000004
 8001640:	08007874 	.word	0x08007874
 8001644:	20000015 	.word	0x20000015
 8001648:	080076ec 	.word	0x080076ec

0800164c <Output_Process>:

/**
 * @brief Periodic output processing routine (e.g., every 20 ms).
 * Applies gOutputStatus to hardware: LEDs, solenoid, buzzer, LCD.
 */
void Output_Process(){
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
	MapStateToVisuals();
 8001650:	f7ff fdca 	bl	80011e8 <MapStateToVisuals>
	Output_UpdateLEDs();
 8001654:	f7ff fd4a 	bl	80010ec <Output_UpdateLEDs>
	Output_UpdateBuzzer();
 8001658:	f7ff fd7c 	bl	8001154 <Output_UpdateBuzzer>
	Output_UpdateLCD();
 800165c:	f7ff fd8e 	bl	800117c <Output_UpdateLCD>
	Output_UpdateSolenoid();
 8001660:	f7ff fd64 	bl	800112c <Output_UpdateSolenoid>
}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}

08001668 <SCH_Init>:
sTask SCH_tasks_G[SCH_MAX_TASKS];
uint8_t SCH_task_count = 0;
uint8_t Error_code_G = 0;

void SCH_Init(void)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++)
 800166e:	2300      	movs	r3, #0
 8001670:	71fb      	strb	r3, [r7, #7]
 8001672:	e006      	b.n	8001682 <SCH_Init+0x1a>
        SCH_Delete_Task(i);
 8001674:	79fb      	ldrb	r3, [r7, #7]
 8001676:	4618      	mov	r0, r3
 8001678:	f000 f930 	bl	80018dc <SCH_Delete_Task>
    for (uint8_t i = 0; i < SCH_MAX_TASKS; i++)
 800167c:	79fb      	ldrb	r3, [r7, #7]
 800167e:	3301      	adds	r3, #1
 8001680:	71fb      	strb	r3, [r7, #7]
 8001682:	79fb      	ldrb	r3, [r7, #7]
 8001684:	2b27      	cmp	r3, #39	; 0x27
 8001686:	d9f5      	bls.n	8001674 <SCH_Init+0xc>

    SCH_task_count = 0;
 8001688:	4b04      	ldr	r3, [pc, #16]	; (800169c <SCH_Init+0x34>)
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]
    Error_code_G = 0;
 800168e:	4b04      	ldr	r3, [pc, #16]	; (80016a0 <SCH_Init+0x38>)
 8001690:	2200      	movs	r2, #0
 8001692:	701a      	strb	r2, [r3, #0]
}
 8001694:	bf00      	nop
 8001696:	3708      	adds	r7, #8
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	2000015d 	.word	0x2000015d
 80016a0:	2000015e 	.word	0x2000015e

080016a4 <SCH_Add_Task>:

uint8_t SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD)
{
 80016a4:	b4b0      	push	{r4, r5, r7}
 80016a6:	b087      	sub	sp, #28
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	60f8      	str	r0, [r7, #12]
 80016ac:	60b9      	str	r1, [r7, #8]
 80016ae:	607a      	str	r2, [r7, #4]
    if (SCH_task_count >= SCH_MAX_TASKS)
 80016b0:	4b4c      	ldr	r3, [pc, #304]	; (80017e4 <SCH_Add_Task+0x140>)
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b27      	cmp	r3, #39	; 0x27
 80016b6:	d904      	bls.n	80016c2 <SCH_Add_Task+0x1e>
    {
        Error_code_G = ERROR_SCH_TOO_MANY_TASKS;
 80016b8:	4b4b      	ldr	r3, [pc, #300]	; (80017e8 <SCH_Add_Task+0x144>)
 80016ba:	2201      	movs	r2, #1
 80016bc:	701a      	strb	r2, [r3, #0]
        return SCH_MAX_TASKS;
 80016be:	2328      	movs	r3, #40	; 0x28
 80016c0:	e08b      	b.n	80017da <SCH_Add_Task+0x136>
    }

    uint8_t index = 0;
 80016c2:	2300      	movs	r3, #0
 80016c4:	75fb      	strb	r3, [r7, #23]
    while (index < SCH_task_count && DELAY >= SCH_tasks_G[index].Delay)
 80016c6:	e00e      	b.n	80016e6 <SCH_Add_Task+0x42>
    {
        DELAY -= SCH_tasks_G[index].Delay;
 80016c8:	7dfa      	ldrb	r2, [r7, #23]
 80016ca:	4948      	ldr	r1, [pc, #288]	; (80017ec <SCH_Add_Task+0x148>)
 80016cc:	4613      	mov	r3, r2
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	4413      	add	r3, r2
 80016d2:	009b      	lsls	r3, r3, #2
 80016d4:	440b      	add	r3, r1
 80016d6:	3304      	adds	r3, #4
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	68ba      	ldr	r2, [r7, #8]
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	60bb      	str	r3, [r7, #8]
        index++;
 80016e0:	7dfb      	ldrb	r3, [r7, #23]
 80016e2:	3301      	adds	r3, #1
 80016e4:	75fb      	strb	r3, [r7, #23]
    while (index < SCH_task_count && DELAY >= SCH_tasks_G[index].Delay)
 80016e6:	4b3f      	ldr	r3, [pc, #252]	; (80017e4 <SCH_Add_Task+0x140>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	7dfa      	ldrb	r2, [r7, #23]
 80016ec:	429a      	cmp	r2, r3
 80016ee:	d20b      	bcs.n	8001708 <SCH_Add_Task+0x64>
 80016f0:	7dfa      	ldrb	r2, [r7, #23]
 80016f2:	493e      	ldr	r1, [pc, #248]	; (80017ec <SCH_Add_Task+0x148>)
 80016f4:	4613      	mov	r3, r2
 80016f6:	009b      	lsls	r3, r3, #2
 80016f8:	4413      	add	r3, r2
 80016fa:	009b      	lsls	r3, r3, #2
 80016fc:	440b      	add	r3, r1
 80016fe:	3304      	adds	r3, #4
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	68ba      	ldr	r2, [r7, #8]
 8001704:	429a      	cmp	r2, r3
 8001706:	d2df      	bcs.n	80016c8 <SCH_Add_Task+0x24>
    }

    for (uint8_t i = SCH_task_count; i > index; i--)
 8001708:	4b36      	ldr	r3, [pc, #216]	; (80017e4 <SCH_Add_Task+0x140>)
 800170a:	781b      	ldrb	r3, [r3, #0]
 800170c:	75bb      	strb	r3, [r7, #22]
 800170e:	e017      	b.n	8001740 <SCH_Add_Task+0x9c>
        SCH_tasks_G[i] = SCH_tasks_G[i - 1];
 8001710:	7dbb      	ldrb	r3, [r7, #22]
 8001712:	1e5a      	subs	r2, r3, #1
 8001714:	7db9      	ldrb	r1, [r7, #22]
 8001716:	4835      	ldr	r0, [pc, #212]	; (80017ec <SCH_Add_Task+0x148>)
 8001718:	460b      	mov	r3, r1
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	440b      	add	r3, r1
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	4418      	add	r0, r3
 8001722:	4932      	ldr	r1, [pc, #200]	; (80017ec <SCH_Add_Task+0x148>)
 8001724:	4613      	mov	r3, r2
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	4413      	add	r3, r2
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	440b      	add	r3, r1
 800172e:	4604      	mov	r4, r0
 8001730:	461d      	mov	r5, r3
 8001732:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001734:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001736:	682b      	ldr	r3, [r5, #0]
 8001738:	6023      	str	r3, [r4, #0]
    for (uint8_t i = SCH_task_count; i > index; i--)
 800173a:	7dbb      	ldrb	r3, [r7, #22]
 800173c:	3b01      	subs	r3, #1
 800173e:	75bb      	strb	r3, [r7, #22]
 8001740:	7dba      	ldrb	r2, [r7, #22]
 8001742:	7dfb      	ldrb	r3, [r7, #23]
 8001744:	429a      	cmp	r2, r3
 8001746:	d8e3      	bhi.n	8001710 <SCH_Add_Task+0x6c>

    SCH_tasks_G[index].pTask = pFunction;
 8001748:	7dfa      	ldrb	r2, [r7, #23]
 800174a:	4928      	ldr	r1, [pc, #160]	; (80017ec <SCH_Add_Task+0x148>)
 800174c:	4613      	mov	r3, r2
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	4413      	add	r3, r2
 8001752:	009b      	lsls	r3, r3, #2
 8001754:	440b      	add	r3, r1
 8001756:	68fa      	ldr	r2, [r7, #12]
 8001758:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].Delay = DELAY;
 800175a:	7dfa      	ldrb	r2, [r7, #23]
 800175c:	4923      	ldr	r1, [pc, #140]	; (80017ec <SCH_Add_Task+0x148>)
 800175e:	4613      	mov	r3, r2
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	4413      	add	r3, r2
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	440b      	add	r3, r1
 8001768:	3304      	adds	r3, #4
 800176a:	68ba      	ldr	r2, [r7, #8]
 800176c:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].Period = PERIOD;
 800176e:	7dfa      	ldrb	r2, [r7, #23]
 8001770:	491e      	ldr	r1, [pc, #120]	; (80017ec <SCH_Add_Task+0x148>)
 8001772:	4613      	mov	r3, r2
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	4413      	add	r3, r2
 8001778:	009b      	lsls	r3, r3, #2
 800177a:	440b      	add	r3, r1
 800177c:	3308      	adds	r3, #8
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[index].RunMe = 0;
 8001782:	7dfa      	ldrb	r2, [r7, #23]
 8001784:	4919      	ldr	r1, [pc, #100]	; (80017ec <SCH_Add_Task+0x148>)
 8001786:	4613      	mov	r3, r2
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	4413      	add	r3, r2
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	440b      	add	r3, r1
 8001790:	330c      	adds	r3, #12
 8001792:	2200      	movs	r2, #0
 8001794:	701a      	strb	r2, [r3, #0]

    if (index < SCH_task_count)
 8001796:	4b13      	ldr	r3, [pc, #76]	; (80017e4 <SCH_Add_Task+0x140>)
 8001798:	781b      	ldrb	r3, [r3, #0]
 800179a:	7dfa      	ldrb	r2, [r7, #23]
 800179c:	429a      	cmp	r2, r3
 800179e:	d215      	bcs.n	80017cc <SCH_Add_Task+0x128>
        SCH_tasks_G[index + 1].Delay -= DELAY;
 80017a0:	7dfb      	ldrb	r3, [r7, #23]
 80017a2:	1c5a      	adds	r2, r3, #1
 80017a4:	4911      	ldr	r1, [pc, #68]	; (80017ec <SCH_Add_Task+0x148>)
 80017a6:	4613      	mov	r3, r2
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	4413      	add	r3, r2
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	440b      	add	r3, r1
 80017b0:	3304      	adds	r3, #4
 80017b2:	6819      	ldr	r1, [r3, #0]
 80017b4:	7dfb      	ldrb	r3, [r7, #23]
 80017b6:	1c5a      	adds	r2, r3, #1
 80017b8:	68bb      	ldr	r3, [r7, #8]
 80017ba:	1ac9      	subs	r1, r1, r3
 80017bc:	480b      	ldr	r0, [pc, #44]	; (80017ec <SCH_Add_Task+0x148>)
 80017be:	4613      	mov	r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	4413      	add	r3, r2
 80017c4:	009b      	lsls	r3, r3, #2
 80017c6:	4403      	add	r3, r0
 80017c8:	3304      	adds	r3, #4
 80017ca:	6019      	str	r1, [r3, #0]

    SCH_task_count++;
 80017cc:	4b05      	ldr	r3, [pc, #20]	; (80017e4 <SCH_Add_Task+0x140>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	3301      	adds	r3, #1
 80017d2:	b2da      	uxtb	r2, r3
 80017d4:	4b03      	ldr	r3, [pc, #12]	; (80017e4 <SCH_Add_Task+0x140>)
 80017d6:	701a      	strb	r2, [r3, #0]
    return index;
 80017d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80017da:	4618      	mov	r0, r3
 80017dc:	371c      	adds	r7, #28
 80017de:	46bd      	mov	sp, r7
 80017e0:	bcb0      	pop	{r4, r5, r7}
 80017e2:	4770      	bx	lr
 80017e4:	2000015d 	.word	0x2000015d
 80017e8:	2000015e 	.word	0x2000015e
 80017ec:	200002e0 	.word	0x200002e0

080017f0 <SCH_Update>:

void SCH_Update(void)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b083      	sub	sp, #12
 80017f4:	af00      	add	r7, sp, #0
    if (SCH_task_count == 0) return;
 80017f6:	4b1e      	ldr	r3, [pc, #120]	; (8001870 <SCH_Update+0x80>)
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d033      	beq.n	8001866 <SCH_Update+0x76>

    if (SCH_tasks_G[0].Delay > 0)
 80017fe:	4b1d      	ldr	r3, [pc, #116]	; (8001874 <SCH_Update+0x84>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d004      	beq.n	8001810 <SCH_Update+0x20>
        SCH_tasks_G[0].Delay--;
 8001806:	4b1b      	ldr	r3, [pc, #108]	; (8001874 <SCH_Update+0x84>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	3b01      	subs	r3, #1
 800180c:	4a19      	ldr	r2, [pc, #100]	; (8001874 <SCH_Update+0x84>)
 800180e:	6053      	str	r3, [r2, #4]

    for (uint8_t i = 0; i < SCH_task_count && SCH_tasks_G[i].Delay == 0; i++)
 8001810:	2300      	movs	r3, #0
 8001812:	71fb      	strb	r3, [r7, #7]
 8001814:	e016      	b.n	8001844 <SCH_Update+0x54>
        SCH_tasks_G[i].RunMe++;
 8001816:	79fa      	ldrb	r2, [r7, #7]
 8001818:	4916      	ldr	r1, [pc, #88]	; (8001874 <SCH_Update+0x84>)
 800181a:	4613      	mov	r3, r2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4413      	add	r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	440b      	add	r3, r1
 8001824:	330c      	adds	r3, #12
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	3301      	adds	r3, #1
 800182a:	b2d8      	uxtb	r0, r3
 800182c:	4911      	ldr	r1, [pc, #68]	; (8001874 <SCH_Update+0x84>)
 800182e:	4613      	mov	r3, r2
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	4413      	add	r3, r2
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	440b      	add	r3, r1
 8001838:	330c      	adds	r3, #12
 800183a:	4602      	mov	r2, r0
 800183c:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < SCH_task_count && SCH_tasks_G[i].Delay == 0; i++)
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	3301      	adds	r3, #1
 8001842:	71fb      	strb	r3, [r7, #7]
 8001844:	4b0a      	ldr	r3, [pc, #40]	; (8001870 <SCH_Update+0x80>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	79fa      	ldrb	r2, [r7, #7]
 800184a:	429a      	cmp	r2, r3
 800184c:	d20c      	bcs.n	8001868 <SCH_Update+0x78>
 800184e:	79fa      	ldrb	r2, [r7, #7]
 8001850:	4908      	ldr	r1, [pc, #32]	; (8001874 <SCH_Update+0x84>)
 8001852:	4613      	mov	r3, r2
 8001854:	009b      	lsls	r3, r3, #2
 8001856:	4413      	add	r3, r2
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	440b      	add	r3, r1
 800185c:	3304      	adds	r3, #4
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	2b00      	cmp	r3, #0
 8001862:	d0d8      	beq.n	8001816 <SCH_Update+0x26>
 8001864:	e000      	b.n	8001868 <SCH_Update+0x78>
    if (SCH_task_count == 0) return;
 8001866:	bf00      	nop
}
 8001868:	370c      	adds	r7, #12
 800186a:	46bd      	mov	sp, r7
 800186c:	bc80      	pop	{r7}
 800186e:	4770      	bx	lr
 8001870:	2000015d 	.word	0x2000015d
 8001874:	200002e0 	.word	0x200002e0

08001878 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 8001878:	b5b0      	push	{r4, r5, r7, lr}
 800187a:	b086      	sub	sp, #24
 800187c:	af00      	add	r7, sp, #0
    if (SCH_task_count == 0) return;
 800187e:	4b15      	ldr	r3, [pc, #84]	; (80018d4 <SCH_Dispatch_Tasks+0x5c>)
 8001880:	781b      	ldrb	r3, [r3, #0]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d022      	beq.n	80018cc <SCH_Dispatch_Tasks+0x54>

    if (SCH_tasks_G[0].RunMe > 0)
 8001886:	4b14      	ldr	r3, [pc, #80]	; (80018d8 <SCH_Dispatch_Tasks+0x60>)
 8001888:	7b1b      	ldrb	r3, [r3, #12]
 800188a:	2b00      	cmp	r3, #0
 800188c:	d01f      	beq.n	80018ce <SCH_Dispatch_Tasks+0x56>
    {
        void (*pTask)() = SCH_tasks_G[0].pTask;
 800188e:	4b12      	ldr	r3, [pc, #72]	; (80018d8 <SCH_Dispatch_Tasks+0x60>)
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	617b      	str	r3, [r7, #20]

        SCH_tasks_G[0].RunMe--;
 8001894:	4b10      	ldr	r3, [pc, #64]	; (80018d8 <SCH_Dispatch_Tasks+0x60>)
 8001896:	7b1b      	ldrb	r3, [r3, #12]
 8001898:	3b01      	subs	r3, #1
 800189a:	b2da      	uxtb	r2, r3
 800189c:	4b0e      	ldr	r3, [pc, #56]	; (80018d8 <SCH_Dispatch_Tasks+0x60>)
 800189e:	731a      	strb	r2, [r3, #12]
        (*pTask)();
 80018a0:	697b      	ldr	r3, [r7, #20]
 80018a2:	4798      	blx	r3

        sTask tmp = SCH_tasks_G[0];
 80018a4:	4b0c      	ldr	r3, [pc, #48]	; (80018d8 <SCH_Dispatch_Tasks+0x60>)
 80018a6:	463c      	mov	r4, r7
 80018a8:	461d      	mov	r5, r3
 80018aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80018ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80018ae:	682b      	ldr	r3, [r5, #0]
 80018b0:	6023      	str	r3, [r4, #0]
        SCH_Delete_Task(0);
 80018b2:	2000      	movs	r0, #0
 80018b4:	f000 f812 	bl	80018dc <SCH_Delete_Task>

        if (tmp.Period > 0)
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d007      	beq.n	80018ce <SCH_Dispatch_Tasks+0x56>
            SCH_Add_Task(tmp.pTask, tmp.Period, tmp.Period);
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	68b9      	ldr	r1, [r7, #8]
 80018c2:	68ba      	ldr	r2, [r7, #8]
 80018c4:	4618      	mov	r0, r3
 80018c6:	f7ff feed 	bl	80016a4 <SCH_Add_Task>
 80018ca:	e000      	b.n	80018ce <SCH_Dispatch_Tasks+0x56>
    if (SCH_task_count == 0) return;
 80018cc:	bf00      	nop
    }
}
 80018ce:	3718      	adds	r7, #24
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bdb0      	pop	{r4, r5, r7, pc}
 80018d4:	2000015d 	.word	0x2000015d
 80018d8:	200002e0 	.word	0x200002e0

080018dc <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(const uint8_t index)
{
 80018dc:	b4b0      	push	{r4, r5, r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	4603      	mov	r3, r0
 80018e4:	71fb      	strb	r3, [r7, #7]
    if (index >= SCH_task_count) return RETURN_ERROR;
 80018e6:	4b31      	ldr	r3, [pc, #196]	; (80019ac <SCH_Delete_Task+0xd0>)
 80018e8:	781b      	ldrb	r3, [r3, #0]
 80018ea:	79fa      	ldrb	r2, [r7, #7]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d301      	bcc.n	80018f4 <SCH_Delete_Task+0x18>
 80018f0:	2301      	movs	r3, #1
 80018f2:	e056      	b.n	80019a2 <SCH_Delete_Task+0xc6>

    for (uint8_t i = index; i < SCH_task_count - 1; i++)
 80018f4:	79fb      	ldrb	r3, [r7, #7]
 80018f6:	73fb      	strb	r3, [r7, #15]
 80018f8:	e017      	b.n	800192a <SCH_Delete_Task+0x4e>
        SCH_tasks_G[i] = SCH_tasks_G[i + 1];
 80018fa:	7bfb      	ldrb	r3, [r7, #15]
 80018fc:	1c5a      	adds	r2, r3, #1
 80018fe:	7bf9      	ldrb	r1, [r7, #15]
 8001900:	482b      	ldr	r0, [pc, #172]	; (80019b0 <SCH_Delete_Task+0xd4>)
 8001902:	460b      	mov	r3, r1
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	440b      	add	r3, r1
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	4418      	add	r0, r3
 800190c:	4928      	ldr	r1, [pc, #160]	; (80019b0 <SCH_Delete_Task+0xd4>)
 800190e:	4613      	mov	r3, r2
 8001910:	009b      	lsls	r3, r3, #2
 8001912:	4413      	add	r3, r2
 8001914:	009b      	lsls	r3, r3, #2
 8001916:	440b      	add	r3, r1
 8001918:	4604      	mov	r4, r0
 800191a:	461d      	mov	r5, r3
 800191c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800191e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001920:	682b      	ldr	r3, [r5, #0]
 8001922:	6023      	str	r3, [r4, #0]
    for (uint8_t i = index; i < SCH_task_count - 1; i++)
 8001924:	7bfb      	ldrb	r3, [r7, #15]
 8001926:	3301      	adds	r3, #1
 8001928:	73fb      	strb	r3, [r7, #15]
 800192a:	7bfa      	ldrb	r2, [r7, #15]
 800192c:	4b1f      	ldr	r3, [pc, #124]	; (80019ac <SCH_Delete_Task+0xd0>)
 800192e:	781b      	ldrb	r3, [r3, #0]
 8001930:	3b01      	subs	r3, #1
 8001932:	429a      	cmp	r2, r3
 8001934:	dbe1      	blt.n	80018fa <SCH_Delete_Task+0x1e>

    SCH_tasks_G[SCH_task_count - 1].pTask = 0;
 8001936:	4b1d      	ldr	r3, [pc, #116]	; (80019ac <SCH_Delete_Task+0xd0>)
 8001938:	781b      	ldrb	r3, [r3, #0]
 800193a:	1e5a      	subs	r2, r3, #1
 800193c:	491c      	ldr	r1, [pc, #112]	; (80019b0 <SCH_Delete_Task+0xd4>)
 800193e:	4613      	mov	r3, r2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	4413      	add	r3, r2
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	440b      	add	r3, r1
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].Delay = 0;
 800194c:	4b17      	ldr	r3, [pc, #92]	; (80019ac <SCH_Delete_Task+0xd0>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	1e5a      	subs	r2, r3, #1
 8001952:	4917      	ldr	r1, [pc, #92]	; (80019b0 <SCH_Delete_Task+0xd4>)
 8001954:	4613      	mov	r3, r2
 8001956:	009b      	lsls	r3, r3, #2
 8001958:	4413      	add	r3, r2
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	440b      	add	r3, r1
 800195e:	3304      	adds	r3, #4
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].Period = 0;
 8001964:	4b11      	ldr	r3, [pc, #68]	; (80019ac <SCH_Delete_Task+0xd0>)
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	1e5a      	subs	r2, r3, #1
 800196a:	4911      	ldr	r1, [pc, #68]	; (80019b0 <SCH_Delete_Task+0xd4>)
 800196c:	4613      	mov	r3, r2
 800196e:	009b      	lsls	r3, r3, #2
 8001970:	4413      	add	r3, r2
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	440b      	add	r3, r1
 8001976:	3308      	adds	r3, #8
 8001978:	2200      	movs	r2, #0
 800197a:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[SCH_task_count - 1].RunMe = 0;
 800197c:	4b0b      	ldr	r3, [pc, #44]	; (80019ac <SCH_Delete_Task+0xd0>)
 800197e:	781b      	ldrb	r3, [r3, #0]
 8001980:	1e5a      	subs	r2, r3, #1
 8001982:	490b      	ldr	r1, [pc, #44]	; (80019b0 <SCH_Delete_Task+0xd4>)
 8001984:	4613      	mov	r3, r2
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	4413      	add	r3, r2
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	440b      	add	r3, r1
 800198e:	330c      	adds	r3, #12
 8001990:	2200      	movs	r2, #0
 8001992:	701a      	strb	r2, [r3, #0]

    SCH_task_count--;
 8001994:	4b05      	ldr	r3, [pc, #20]	; (80019ac <SCH_Delete_Task+0xd0>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	3b01      	subs	r3, #1
 800199a:	b2da      	uxtb	r2, r3
 800199c:	4b03      	ldr	r3, [pc, #12]	; (80019ac <SCH_Delete_Task+0xd0>)
 800199e:	701a      	strb	r2, [r3, #0]
    return RETURN_NORMAL;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3714      	adds	r7, #20
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bcb0      	pop	{r4, r5, r7}
 80019aa:	4770      	bx	lr
 80019ac:	2000015d 	.word	0x2000015d
 80019b0:	200002e0 	.word	0x200002e0

080019b4 <start_penalty>:
        gOutputStatus.lcdLine2[16] = '\0';
    }
}

static void start_penalty(uint8_t level)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	71fb      	strb	r3, [r7, #7]
    if (level == 0) return;
 80019be:	79fb      	ldrb	r3, [r7, #7]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d025      	beq.n	8001a10 <start_penalty+0x5c>
    uint32_t minutes = penalty_minutes[(level - 1) < penalty_levels ? (level - 1) : (penalty_levels - 1)];
 80019c4:	2204      	movs	r2, #4
 80019c6:	79fb      	ldrb	r3, [r7, #7]
 80019c8:	4293      	cmp	r3, r2
 80019ca:	d802      	bhi.n	80019d2 <start_penalty+0x1e>
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	3b01      	subs	r3, #1
 80019d0:	e001      	b.n	80019d6 <start_penalty+0x22>
 80019d2:	2304      	movs	r3, #4
 80019d4:	3b01      	subs	r3, #1
 80019d6:	4a10      	ldr	r2, [pc, #64]	; (8001a18 <start_penalty+0x64>)
 80019d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019dc:	60fb      	str	r3, [r7, #12]
    uint32_t ms = minutes * 60U * 1000U;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	f64e 2260 	movw	r2, #60000	; 0xea60
 80019e4:	fb02 f303 	mul.w	r3, r2, r3
 80019e8:	60bb      	str	r3, [r7, #8]

    gSystemTimers.penaltyLevel = level;
 80019ea:	4a0c      	ldr	r2, [pc, #48]	; (8001a1c <start_penalty+0x68>)
 80019ec:	79fb      	ldrb	r3, [r7, #7]
 80019ee:	7113      	strb	r3, [r2, #4]
    gSystemTimers.penaltyEndTick = HAL_GetTick() + ms; // Long duration timer
 80019f0:	f000 fe6c 	bl	80026cc <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	4413      	add	r3, r2
 80019fa:	4a08      	ldr	r2, [pc, #32]	; (8001a1c <start_penalty+0x68>)
 80019fc:	6093      	str	r3, [r2, #8]
    gOutputStatus.buzzer = BUZZER_ON;
 80019fe:	4b08      	ldr	r3, [pc, #32]	; (8001a20 <start_penalty+0x6c>)
 8001a00:	2201      	movs	r2, #1
 8001a02:	70da      	strb	r2, [r3, #3]
    setTimer(BUZZER_TASK_ID, BUZZER_DURATION_MS); // 10s buzzer
 8001a04:	f242 7110 	movw	r1, #10000	; 0x2710
 8001a08:	2000      	movs	r0, #0
 8001a0a:	f000 fd8d 	bl	8002528 <setTimer>
 8001a0e:	e000      	b.n	8001a12 <start_penalty+0x5e>
    if (level == 0) return;
 8001a10:	bf00      	nop
}
 8001a12:	3710      	adds	r7, #16
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	0800789c 	.word	0x0800789c
 8001a1c:	200000c8 	.word	0x200000c8
 8001a20:	20000000 	.word	0x20000000

08001a24 <input_clear>:

static void input_clear(void)
{
 8001a24:	b480      	push	{r7}
 8001a26:	af00      	add	r7, sp, #0
    inputLen = 0;
 8001a28:	4b04      	ldr	r3, [pc, #16]	; (8001a3c <input_clear+0x18>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	801a      	strh	r2, [r3, #0]
    inputBuffer[0] = '\0';
 8001a2e:	4b04      	ldr	r3, [pc, #16]	; (8001a40 <input_clear+0x1c>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	701a      	strb	r2, [r3, #0]
}
 8001a34:	bf00      	nop
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bc80      	pop	{r7}
 8001a3a:	4770      	bx	lr
 8001a3c:	20000160 	.word	0x20000160
 8001a40:	20000178 	.word	0x20000178

08001a44 <input_append>:

static void input_append(char c)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	71fb      	strb	r3, [r7, #7]
    if ((c >= '0' && c <= '9') || (c >= 'A' && c <= 'F'))
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	2b2f      	cmp	r3, #47	; 0x2f
 8001a52:	d902      	bls.n	8001a5a <input_append+0x16>
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	2b39      	cmp	r3, #57	; 0x39
 8001a58:	d905      	bls.n	8001a66 <input_append+0x22>
 8001a5a:	79fb      	ldrb	r3, [r7, #7]
 8001a5c:	2b40      	cmp	r3, #64	; 0x40
 8001a5e:	d916      	bls.n	8001a8e <input_append+0x4a>
 8001a60:	79fb      	ldrb	r3, [r7, #7]
 8001a62:	2b46      	cmp	r3, #70	; 0x46
 8001a64:	d813      	bhi.n	8001a8e <input_append+0x4a>
    {
        if (inputLen < MAX_INPUT_LENGTH) {
 8001a66:	4b0c      	ldr	r3, [pc, #48]	; (8001a98 <input_append+0x54>)
 8001a68:	881b      	ldrh	r3, [r3, #0]
 8001a6a:	2b13      	cmp	r3, #19
 8001a6c:	d80f      	bhi.n	8001a8e <input_append+0x4a>
            inputBuffer[inputLen++] = c;
 8001a6e:	4b0a      	ldr	r3, [pc, #40]	; (8001a98 <input_append+0x54>)
 8001a70:	881b      	ldrh	r3, [r3, #0]
 8001a72:	1c5a      	adds	r2, r3, #1
 8001a74:	b291      	uxth	r1, r2
 8001a76:	4a08      	ldr	r2, [pc, #32]	; (8001a98 <input_append+0x54>)
 8001a78:	8011      	strh	r1, [r2, #0]
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	4a07      	ldr	r2, [pc, #28]	; (8001a9c <input_append+0x58>)
 8001a7e:	79fb      	ldrb	r3, [r7, #7]
 8001a80:	5453      	strb	r3, [r2, r1]
            inputBuffer[inputLen] = '\0';
 8001a82:	4b05      	ldr	r3, [pc, #20]	; (8001a98 <input_append+0x54>)
 8001a84:	881b      	ldrh	r3, [r3, #0]
 8001a86:	461a      	mov	r2, r3
 8001a88:	4b04      	ldr	r3, [pc, #16]	; (8001a9c <input_append+0x58>)
 8001a8a:	2100      	movs	r1, #0
 8001a8c:	5499      	strb	r1, [r3, r2]
        }
    }
}
 8001a8e:	bf00      	nop
 8001a90:	370c      	adds	r7, #12
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bc80      	pop	{r7}
 8001a96:	4770      	bx	lr
 8001a98:	20000160 	.word	0x20000160
 8001a9c:	20000178 	.word	0x20000178

08001aa0 <verify_password>:

static bool verify_password()
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
    size_t len = inputLen;
 8001aa6:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <verify_password+0x34>)
 8001aa8:	881b      	ldrh	r3, [r3, #0]
 8001aaa:	607b      	str	r3, [r7, #4]
    if (len < PASSWORD_LENGTH || len > MAX_INPUT_LENGTH) return false;
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	2b03      	cmp	r3, #3
 8001ab0:	d902      	bls.n	8001ab8 <verify_password+0x18>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2b14      	cmp	r3, #20
 8001ab6:	d901      	bls.n	8001abc <verify_password+0x1c>
 8001ab8:	2300      	movs	r3, #0
 8001aba:	e006      	b.n	8001aca <verify_password+0x2a>
    return KMP_FindPassword((const uint8_t*)inputBuffer, (uint16_t)len);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	b29b      	uxth	r3, r3
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4805      	ldr	r0, [pc, #20]	; (8001ad8 <verify_password+0x38>)
 8001ac4:	f7ff f88a 	bl	8000bdc <KMP_FindPassword>
 8001ac8:	4603      	mov	r3, r0
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	3708      	adds	r7, #8
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	20000160 	.word	0x20000160
 8001ad8:	20000178 	.word	0x20000178

08001adc <State_Init>:

/**
 * @brief Initializes the FSM state and global variables.
 */
void State_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	af00      	add	r7, sp, #0
    gSystemState.currentState = LOCKED_SLEEP;
 8001ae0:	4b0f      	ldr	r3, [pc, #60]	; (8001b20 <State_Init+0x44>)
 8001ae2:	2201      	movs	r2, #1
 8001ae4:	701a      	strb	r2, [r3, #0]
    gSystemTimers.failedAttempts = 0;
 8001ae6:	4b0f      	ldr	r3, [pc, #60]	; (8001b24 <State_Init+0x48>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
    gSystemTimers.penaltyLevel = 0;
 8001aec:	4b0d      	ldr	r3, [pc, #52]	; (8001b24 <State_Init+0x48>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	711a      	strb	r2, [r3, #4]
    gSystemTimers.penaltyEndTick = 0;
 8001af2:	4b0c      	ldr	r3, [pc, #48]	; (8001b24 <State_Init+0x48>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	609a      	str	r2, [r3, #8]
    gSystemTimers.alarmRepeatTick = 0;
 8001af8:	4b0a      	ldr	r3, [pc, #40]	; (8001b24 <State_Init+0x48>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	60da      	str	r2, [r3, #12]

    // Output DO for LOCKED_SLEEP
    gOutputStatus.solenoid = SOLENOID_LOCKED;
 8001afe:	4b0a      	ldr	r3, [pc, #40]	; (8001b28 <State_Init+0x4c>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	709a      	strb	r2, [r3, #2]
    gOutputStatus.ledRed = LED_OFF;
 8001b04:	4b08      	ldr	r3, [pc, #32]	; (8001b28 <State_Init+0x4c>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	705a      	strb	r2, [r3, #1]
    gOutputStatus.ledGreen = LED_OFF;
 8001b0a:	4b07      	ldr	r3, [pc, #28]	; (8001b28 <State_Init+0x4c>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	701a      	strb	r2, [r3, #0]
    gOutputStatus.buzzer = BUZZER_OFF;
 8001b10:	4b05      	ldr	r3, [pc, #20]	; (8001b28 <State_Init+0x4c>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	70da      	strb	r2, [r3, #3]
    input_clear();
 8001b16:	f7ff ff85 	bl	8001a24 <input_clear>
}
 8001b1a:	bf00      	nop
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	200000d8 	.word	0x200000d8
 8001b24:	200000c8 	.word	0x200000c8
 8001b28:	20000000 	.word	0x20000000

08001b2c <State_Process>:

/**
 * @brief The main periodic FSM processing loop.
 */
void State_Process(void)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8001b32:	f000 fdcb 	bl	80026cc <HAL_GetTick>
 8001b36:	60b8      	str	r0, [r7, #8]

    // --- Global Timer and Event Consumption ---

    // 1. Buzzer OFF after 10s timer expires
    if (timer_flag[BUZZER_TASK_ID] == 1) {
 8001b38:	4bab      	ldr	r3, [pc, #684]	; (8001de8 <State_Process+0x2bc>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d105      	bne.n	8001b4c <State_Process+0x20>
        gOutputStatus.buzzer = BUZZER_OFF;
 8001b40:	4baa      	ldr	r3, [pc, #680]	; (8001dec <State_Process+0x2c0>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	70da      	strb	r2, [r3, #3]
        timer_flag[BUZZER_TASK_ID] = 0;
 8001b46:	4ba8      	ldr	r3, [pc, #672]	; (8001de8 <State_Process+0x2bc>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	601a      	str	r2, [r3, #0]
    }

    // 2. Penalty Timer Expiration
    if (gSystemState.currentState == PENALTY_TIMER) {
 8001b4c:	4ba8      	ldr	r3, [pc, #672]	; (8001df0 <State_Process+0x2c4>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	2b0a      	cmp	r3, #10
 8001b52:	d11c      	bne.n	8001b8e <State_Process+0x62>
        if (gSystemTimers.penaltyEndTick != 0 && gSystemTimers.penaltyEndTick != UINT32_MAX) {
 8001b54:	4ba7      	ldr	r3, [pc, #668]	; (8001df4 <State_Process+0x2c8>)
 8001b56:	689b      	ldr	r3, [r3, #8]
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d018      	beq.n	8001b8e <State_Process+0x62>
 8001b5c:	4ba5      	ldr	r3, [pc, #660]	; (8001df4 <State_Process+0x2c8>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b64:	d013      	beq.n	8001b8e <State_Process+0x62>
            if ((int32_t)(gSystemTimers.penaltyEndTick - now) <= 0) {
 8001b66:	4ba3      	ldr	r3, [pc, #652]	; (8001df4 <State_Process+0x2c8>)
 8001b68:	689a      	ldr	r2, [r3, #8]
 8001b6a:	68bb      	ldr	r3, [r7, #8]
 8001b6c:	1ad3      	subs	r3, r2, r3
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	dc0d      	bgt.n	8001b8e <State_Process+0x62>
                gSystemTimers.penaltyEndTick = 0;
 8001b72:	4ba0      	ldr	r3, [pc, #640]	; (8001df4 <State_Process+0x2c8>)
 8001b74:	2200      	movs	r2, #0
 8001b76:	609a      	str	r2, [r3, #8]
                gSystemState.currentState = LOCKED_ENTRY;
 8001b78:	4b9d      	ldr	r3, [pc, #628]	; (8001df0 <State_Process+0x2c4>)
 8001b7a:	2204      	movs	r2, #4
 8001b7c:	701a      	strb	r2, [r3, #0]
                input_clear();
 8001b7e:	f7ff ff51 	bl	8001a24 <input_clear>
                setTimer(ENTRY_TIMEOUT_ID, INACTIVITY_TIMEOUT_MS);
 8001b82:	f247 5130 	movw	r1, #30000	; 0x7530
 8001b86:	2002      	movs	r0, #2
 8001b88:	f000 fcce 	bl	8002528 <setTimer>
                return;
 8001b8c:	e2d8      	b.n	8002140 <State_Process+0x614>
            }
        }
    }

    // 3. Consume Input Event
    char key_char = gKeyEvent.keyChar;
 8001b8e:	4b9a      	ldr	r3, [pc, #616]	; (8001df8 <State_Process+0x2cc>)
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	71fb      	strb	r3, [r7, #7]
    uint8_t is_long = gKeyEvent.isLong;
 8001b94:	4b98      	ldr	r3, [pc, #608]	; (8001df8 <State_Process+0x2cc>)
 8001b96:	785b      	ldrb	r3, [r3, #1]
 8001b98:	71bb      	strb	r3, [r7, #6]
    gKeyEvent.keyChar = 0;
 8001b9a:	4b97      	ldr	r3, [pc, #604]	; (8001df8 <State_Process+0x2cc>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	701a      	strb	r2, [r3, #0]
    gKeyEvent.isLong = 0;
 8001ba0:	4b95      	ldr	r3, [pc, #596]	; (8001df8 <State_Process+0x2cc>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	705a      	strb	r2, [r3, #1]

    // 4. Handle Immediate Transitions (Mechanical Key / Long Press Indoor)

    // Mechanical Key Override
    if (gInputState.keySensor) {
 8001ba6:	4b95      	ldr	r3, [pc, #596]	; (8001dfc <State_Process+0x2d0>)
 8001ba8:	785b      	ldrb	r3, [r3, #1]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d01a      	beq.n	8001be4 <State_Process+0xb8>
        if (gSystemState.currentState <= LOCKED_VERIFY || gSystemState.currentState == PENALTY_TIMER || gSystemState.currentState == PERMANENT_LOCKOUT) {
 8001bae:	4b90      	ldr	r3, [pc, #576]	; (8001df0 <State_Process+0x2c4>)
 8001bb0:	781b      	ldrb	r3, [r3, #0]
 8001bb2:	2b05      	cmp	r3, #5
 8001bb4:	d907      	bls.n	8001bc6 <State_Process+0x9a>
 8001bb6:	4b8e      	ldr	r3, [pc, #568]	; (8001df0 <State_Process+0x2c4>)
 8001bb8:	781b      	ldrb	r3, [r3, #0]
 8001bba:	2b0a      	cmp	r3, #10
 8001bbc:	d003      	beq.n	8001bc6 <State_Process+0x9a>
 8001bbe:	4b8c      	ldr	r3, [pc, #560]	; (8001df0 <State_Process+0x2c4>)
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	2b0b      	cmp	r3, #11
 8001bc4:	d10e      	bne.n	8001be4 <State_Process+0xb8>
             gSystemState.currentState = UNLOCKED_WAITOPEN;
 8001bc6:	4b8a      	ldr	r3, [pc, #552]	; (8001df0 <State_Process+0x2c4>)
 8001bc8:	2214      	movs	r2, #20
 8001bca:	701a      	strb	r2, [r3, #0]
             setTimer(UNLOCK_WINDOW_ID, RELOCK_WINDOW_MS); // 10s window
 8001bcc:	f242 7110 	movw	r1, #10000	; 0x2710
 8001bd0:	2003      	movs	r0, #3
 8001bd2:	f000 fca9 	bl	8002528 <setTimer>
             gSystemTimers.penaltyEndTick = 0;
 8001bd6:	4b87      	ldr	r3, [pc, #540]	; (8001df4 <State_Process+0x2c8>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	609a      	str	r2, [r3, #8]
             gSystemTimers.failedAttempts = 0;
 8001bdc:	4b85      	ldr	r3, [pc, #532]	; (8001df4 <State_Process+0x2c8>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	601a      	str	r2, [r3, #0]
             return;
 8001be2:	e2ad      	b.n	8002140 <State_Process+0x614>
        }
    }

    // Long Press Indoor Button
    if (gInputState.indoorButton) {
 8001be4:	4b85      	ldr	r3, [pc, #532]	; (8001dfc <State_Process+0x2d0>)
 8001be6:	789b      	ldrb	r3, [r3, #2]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d01e      	beq.n	8001c2a <State_Process+0xfe>
        if (gSystemState.currentState == UNLOCKED_DOOROPEN || gSystemState.currentState == UNLOCKED_WAITCLOSE) {
 8001bec:	4b80      	ldr	r3, [pc, #512]	; (8001df0 <State_Process+0x2c4>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	2b15      	cmp	r3, #21
 8001bf2:	d003      	beq.n	8001bfc <State_Process+0xd0>
 8001bf4:	4b7e      	ldr	r3, [pc, #504]	; (8001df0 <State_Process+0x2c4>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2b18      	cmp	r3, #24
 8001bfa:	d106      	bne.n	8001c0a <State_Process+0xde>
            gSystemState.currentState = UNLOCKED_ALWAYSOPEN;
 8001bfc:	4b7c      	ldr	r3, [pc, #496]	; (8001df0 <State_Process+0x2c4>)
 8001bfe:	2216      	movs	r2, #22
 8001c00:	701a      	strb	r2, [r3, #0]
            gInputState.indoorButton = 0; // Consume event
 8001c02:	4b7e      	ldr	r3, [pc, #504]	; (8001dfc <State_Process+0x2d0>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	709a      	strb	r2, [r3, #2]
            return;
 8001c08:	e29a      	b.n	8002140 <State_Process+0x614>
        } else if (gSystemState.currentState == UNLOCKED_ALWAYSOPEN) {
 8001c0a:	4b79      	ldr	r3, [pc, #484]	; (8001df0 <State_Process+0x2c4>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	2b16      	cmp	r3, #22
 8001c10:	d10b      	bne.n	8001c2a <State_Process+0xfe>
            gSystemState.currentState = UNLOCKED_WAITCLOSE;
 8001c12:	4b77      	ldr	r3, [pc, #476]	; (8001df0 <State_Process+0x2c4>)
 8001c14:	2218      	movs	r2, #24
 8001c16:	701a      	strb	r2, [r3, #0]
            setTimer(UNLOCK_WINDOW_ID, RELOCK_WINDOW_MS); // Start 10s relock
 8001c18:	f242 7110 	movw	r1, #10000	; 0x2710
 8001c1c:	2003      	movs	r0, #3
 8001c1e:	f000 fc83 	bl	8002528 <setTimer>
            gInputState.indoorButton = 0; // Consume event
 8001c22:	4b76      	ldr	r3, [pc, #472]	; (8001dfc <State_Process+0x2d0>)
 8001c24:	2200      	movs	r2, #0
 8001c26:	709a      	strb	r2, [r3, #2]
            return;
 8001c28:	e28a      	b.n	8002140 <State_Process+0x614>
        }
    }

    // --- FSM SWITCH-CASE (14 STATES) ---

    switch (gSystemState.currentState) {
 8001c2a:	4b71      	ldr	r3, [pc, #452]	; (8001df0 <State_Process+0x2c4>)
 8001c2c:	781b      	ldrb	r3, [r3, #0]
 8001c2e:	3b01      	subs	r3, #1
 8001c30:	2b19      	cmp	r3, #25
 8001c32:	f200 8274 	bhi.w	800211e <State_Process+0x5f2>
 8001c36:	a201      	add	r2, pc, #4	; (adr r2, 8001c3c <State_Process+0x110>)
 8001c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c3c:	08001ca5 	.word	0x08001ca5
 8001c40:	08001cbf 	.word	0x08001cbf
 8001c44:	08001cfb 	.word	0x08001cfb
 8001c48:	08001d2d 	.word	0x08001d2d
 8001c4c:	08001da1 	.word	0x08001da1
 8001c50:	0800211f 	.word	0x0800211f
 8001c54:	0800211f 	.word	0x0800211f
 8001c58:	0800211f 	.word	0x0800211f
 8001c5c:	0800211f 	.word	0x0800211f
 8001c60:	08001e9d 	.word	0x08001e9d
 8001c64:	08001eb1 	.word	0x08001eb1
 8001c68:	0800211f 	.word	0x0800211f
 8001c6c:	0800211f 	.word	0x0800211f
 8001c70:	0800211f 	.word	0x0800211f
 8001c74:	0800211f 	.word	0x0800211f
 8001c78:	0800211f 	.word	0x0800211f
 8001c7c:	0800211f 	.word	0x0800211f
 8001c80:	0800211f 	.word	0x0800211f
 8001c84:	0800211f 	.word	0x0800211f
 8001c88:	08001ec5 	.word	0x08001ec5
 8001c8c:	08001fd1 	.word	0x08001fd1
 8001c90:	080020c1 	.word	0x080020c1
 8001c94:	0800202d 	.word	0x0800202d
 8001c98:	08002085 	.word	0x08002085
 8001c9c:	08001f27 	.word	0x08001f27
 8001ca0:	080020f1 	.word	0x080020f1

        case LOCKED_SLEEP:
            // DO: Solenoid Lock, LED OFF, Buzzer OFF.
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 8001ca4:	4b51      	ldr	r3, [pc, #324]	; (8001dec <State_Process+0x2c0>)
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledRed = LED_OFF;
 8001caa:	4b50      	ldr	r3, [pc, #320]	; (8001dec <State_Process+0x2c0>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	705a      	strb	r2, [r3, #1]
            gOutputStatus.ledGreen = LED_OFF;
 8001cb0:	4b4e      	ldr	r3, [pc, #312]	; (8001dec <State_Process+0x2c0>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	701a      	strb	r2, [r3, #0]
            gOutputStatus.buzzer = BUZZER_OFF;
 8001cb6:	4b4d      	ldr	r3, [pc, #308]	; (8001dec <State_Process+0x2c0>)
 8001cb8:	2200      	movs	r2, #0
 8001cba:	70da      	strb	r2, [r3, #3]
            // Transitions: Handled by immediate logic (key_char != 0 or gInputState.keySensor)
            break;
 8001cbc:	e240      	b.n	8002140 <State_Process+0x614>

        case LOCKED_WAKEUP:
            // DO: LED Red ON, Solenoid Lock.
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 8001cbe:	4b4b      	ldr	r3, [pc, #300]	; (8001dec <State_Process+0x2c0>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledRed = LED_ON;
 8001cc4:	4b49      	ldr	r3, [pc, #292]	; (8001dec <State_Process+0x2c0>)
 8001cc6:	2201      	movs	r2, #1
 8001cc8:	705a      	strb	r2, [r3, #1]

            // Transitions:
            // Pin yếu? (Kiểm tra cờ đã được Input_Process cập nhật)
            if (gInputState.batteryLow) {
 8001cca:	4b4c      	ldr	r3, [pc, #304]	; (8001dfc <State_Process+0x2d0>)
 8001ccc:	78db      	ldrb	r3, [r3, #3]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d008      	beq.n	8001ce4 <State_Process+0x1b8>
                gSystemState.currentState = BATTERY_WARNING;
 8001cd2:	4b47      	ldr	r3, [pc, #284]	; (8001df0 <State_Process+0x2c4>)
 8001cd4:	2203      	movs	r2, #3
 8001cd6:	701a      	strb	r2, [r3, #0]
                setTimer(WARNING_TASK_ID, WARNING_DURATION_MS); // 3s
 8001cd8:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8001cdc:	2001      	movs	r0, #1
 8001cde:	f000 fc23 	bl	8002528 <setTimer>
            } else {
                gSystemState.currentState = LOCKED_ENTRY;
                input_clear();
                setTimer(ENTRY_TIMEOUT_ID, INACTIVITY_TIMEOUT_MS); // 30s
            }
            break;
 8001ce2:	e22d      	b.n	8002140 <State_Process+0x614>
                gSystemState.currentState = LOCKED_ENTRY;
 8001ce4:	4b42      	ldr	r3, [pc, #264]	; (8001df0 <State_Process+0x2c4>)
 8001ce6:	2204      	movs	r2, #4
 8001ce8:	701a      	strb	r2, [r3, #0]
                input_clear();
 8001cea:	f7ff fe9b 	bl	8001a24 <input_clear>
                setTimer(ENTRY_TIMEOUT_ID, INACTIVITY_TIMEOUT_MS); // 30s
 8001cee:	f247 5130 	movw	r1, #30000	; 0x7530
 8001cf2:	2002      	movs	r0, #2
 8001cf4:	f000 fc18 	bl	8002528 <setTimer>
            break;
 8001cf8:	e222      	b.n	8002140 <State_Process+0x614>

        case BATTERY_WARNING:
            // DO: LED Red ON, Solenoid Lock.
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 8001cfa:	4b3c      	ldr	r3, [pc, #240]	; (8001dec <State_Process+0x2c0>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledRed = LED_ON;
 8001d00:	4b3a      	ldr	r3, [pc, #232]	; (8001dec <State_Process+0x2c0>)
 8001d02:	2201      	movs	r2, #1
 8001d04:	705a      	strb	r2, [r3, #1]
            // Transitions:
            if (timer_flag[WARNING_TASK_ID] == 1) { // After 3s
 8001d06:	4b38      	ldr	r3, [pc, #224]	; (8001de8 <State_Process+0x2bc>)
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	2b01      	cmp	r3, #1
 8001d0c:	f040 820b 	bne.w	8002126 <State_Process+0x5fa>
                timer_flag[WARNING_TASK_ID] = 0;
 8001d10:	4b35      	ldr	r3, [pc, #212]	; (8001de8 <State_Process+0x2bc>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	605a      	str	r2, [r3, #4]
                gSystemState.currentState = LOCKED_ENTRY;
 8001d16:	4b36      	ldr	r3, [pc, #216]	; (8001df0 <State_Process+0x2c4>)
 8001d18:	2204      	movs	r2, #4
 8001d1a:	701a      	strb	r2, [r3, #0]
                input_clear();
 8001d1c:	f7ff fe82 	bl	8001a24 <input_clear>
                setTimer(ENTRY_TIMEOUT_ID, INACTIVITY_TIMEOUT_MS); // 30s timeout
 8001d20:	f247 5130 	movw	r1, #30000	; 0x7530
 8001d24:	2002      	movs	r0, #2
 8001d26:	f000 fbff 	bl	8002528 <setTimer>
            }
            break;
 8001d2a:	e1fc      	b.n	8002126 <State_Process+0x5fa>

        case LOCKED_ENTRY:
            // DO: LED Red ON, Solenoid Lock.
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 8001d2c:	4b2f      	ldr	r3, [pc, #188]	; (8001dec <State_Process+0x2c0>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledRed = LED_ON;
 8001d32:	4b2e      	ldr	r3, [pc, #184]	; (8001dec <State_Process+0x2c0>)
 8001d34:	2201      	movs	r2, #1
 8001d36:	705a      	strb	r2, [r3, #1]

            // Transitions:
            if (timer_flag[ENTRY_TIMEOUT_ID] == 1) { // Timeout 30s
 8001d38:	4b2b      	ldr	r3, [pc, #172]	; (8001de8 <State_Process+0x2bc>)
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d106      	bne.n	8001d4e <State_Process+0x222>
                timer_flag[ENTRY_TIMEOUT_ID] = 0;
 8001d40:	4b29      	ldr	r3, [pc, #164]	; (8001de8 <State_Process+0x2bc>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	609a      	str	r2, [r3, #8]
                gSystemState.currentState = LOCKED_RELOCK;
 8001d46:	4b2a      	ldr	r3, [pc, #168]	; (8001df0 <State_Process+0x2c4>)
 8001d48:	221a      	movs	r2, #26
 8001d4a:	701a      	strb	r2, [r3, #0]
                } else { // append
                    input_append(key_char);
                }
                setTimer(ENTRY_TIMEOUT_ID, INACTIVITY_TIMEOUT_MS); // reset timer
            }
            break;
 8001d4c:	e1ed      	b.n	800212a <State_Process+0x5fe>
            else if (key_char == '#') { // Press Enter
 8001d4e:	79fb      	ldrb	r3, [r7, #7]
 8001d50:	2b23      	cmp	r3, #35	; 0x23
 8001d52:	d103      	bne.n	8001d5c <State_Process+0x230>
                gSystemState.currentState = LOCKED_VERIFY;
 8001d54:	4b26      	ldr	r3, [pc, #152]	; (8001df0 <State_Process+0x2c4>)
 8001d56:	2205      	movs	r2, #5
 8001d58:	701a      	strb	r2, [r3, #0]
            break;
 8001d5a:	e1e6      	b.n	800212a <State_Process+0x5fe>
            else if (key_char != 0) { // Input handling
 8001d5c:	79fb      	ldrb	r3, [r7, #7]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f000 81e3 	beq.w	800212a <State_Process+0x5fe>
                if (key_char == '*') { // backspace
 8001d64:	79fb      	ldrb	r3, [r7, #7]
 8001d66:	2b2a      	cmp	r3, #42	; 0x2a
 8001d68:	d110      	bne.n	8001d8c <State_Process+0x260>
                    if (inputLen > 0) { inputLen--; inputBuffer[inputLen] = '\0'; }
 8001d6a:	4b25      	ldr	r3, [pc, #148]	; (8001e00 <State_Process+0x2d4>)
 8001d6c:	881b      	ldrh	r3, [r3, #0]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d010      	beq.n	8001d94 <State_Process+0x268>
 8001d72:	4b23      	ldr	r3, [pc, #140]	; (8001e00 <State_Process+0x2d4>)
 8001d74:	881b      	ldrh	r3, [r3, #0]
 8001d76:	3b01      	subs	r3, #1
 8001d78:	b29a      	uxth	r2, r3
 8001d7a:	4b21      	ldr	r3, [pc, #132]	; (8001e00 <State_Process+0x2d4>)
 8001d7c:	801a      	strh	r2, [r3, #0]
 8001d7e:	4b20      	ldr	r3, [pc, #128]	; (8001e00 <State_Process+0x2d4>)
 8001d80:	881b      	ldrh	r3, [r3, #0]
 8001d82:	461a      	mov	r2, r3
 8001d84:	4b1f      	ldr	r3, [pc, #124]	; (8001e04 <State_Process+0x2d8>)
 8001d86:	2100      	movs	r1, #0
 8001d88:	5499      	strb	r1, [r3, r2]
 8001d8a:	e003      	b.n	8001d94 <State_Process+0x268>
                    input_append(key_char);
 8001d8c:	79fb      	ldrb	r3, [r7, #7]
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7ff fe58 	bl	8001a44 <input_append>
                setTimer(ENTRY_TIMEOUT_ID, INACTIVITY_TIMEOUT_MS); // reset timer
 8001d94:	f247 5130 	movw	r1, #30000	; 0x7530
 8001d98:	2002      	movs	r0, #2
 8001d9a:	f000 fbc5 	bl	8002528 <setTimer>
            break;
 8001d9e:	e1c4      	b.n	800212a <State_Process+0x5fe>

        case LOCKED_VERIFY:
            // DO: Solenoid Lock, LED Red.
            // Transitions & logic:
            if (inputLen < PASSWORD_LENGTH || inputLen > MAX_INPUT_LENGTH) {
 8001da0:	4b17      	ldr	r3, [pc, #92]	; (8001e00 <State_Process+0x2d4>)
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	2b03      	cmp	r3, #3
 8001da6:	d903      	bls.n	8001db0 <State_Process+0x284>
 8001da8:	4b15      	ldr	r3, [pc, #84]	; (8001e00 <State_Process+0x2d4>)
 8001daa:	881b      	ldrh	r3, [r3, #0]
 8001dac:	2b14      	cmp	r3, #20
 8001dae:	d90a      	bls.n	8001dc6 <State_Process+0x29a>
                // Lỗi định dạng (3s warning)
                setTimer(WARNING_TASK_ID, WARNING_DURATION_MS);
 8001db0:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8001db4:	2001      	movs	r0, #1
 8001db6:	f000 fbb7 	bl	8002528 <setTimer>
                gSystemState.currentState = BATTERY_WARNING;
 8001dba:	4b0d      	ldr	r3, [pc, #52]	; (8001df0 <State_Process+0x2c4>)
 8001dbc:	2203      	movs	r2, #3
 8001dbe:	701a      	strb	r2, [r3, #0]
                input_clear();
 8001dc0:	f7ff fe30 	bl	8001a24 <input_clear>
                    // Normal failure (3s warning)
                    setTimer(WARNING_TASK_ID, WARNING_DURATION_MS);
                    gSystemState.currentState = BATTERY_WARNING;
                }
            }
            break;
 8001dc4:	e1bc      	b.n	8002140 <State_Process+0x614>
            } else if (verify_password()) {
 8001dc6:	f7ff fe6b 	bl	8001aa0 <verify_password>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d01b      	beq.n	8001e08 <State_Process+0x2dc>
                gSystemState.currentState = UNLOCKED_WAITOPEN;
 8001dd0:	4b07      	ldr	r3, [pc, #28]	; (8001df0 <State_Process+0x2c4>)
 8001dd2:	2214      	movs	r2, #20
 8001dd4:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, RELOCK_WINDOW_MS); // 10s window
 8001dd6:	f242 7110 	movw	r1, #10000	; 0x2710
 8001dda:	2003      	movs	r0, #3
 8001ddc:	f000 fba4 	bl	8002528 <setTimer>
                gSystemTimers.failedAttempts = 0;
 8001de0:	4b04      	ldr	r3, [pc, #16]	; (8001df4 <State_Process+0x2c8>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	601a      	str	r2, [r3, #0]
            break;
 8001de6:	e1ab      	b.n	8002140 <State_Process+0x614>
 8001de8:	200001ec 	.word	0x200001ec
 8001dec:	20000000 	.word	0x20000000
 8001df0:	200000d8 	.word	0x200000d8
 8001df4:	200000c8 	.word	0x200000c8
 8001df8:	200000c4 	.word	0x200000c4
 8001dfc:	200000c0 	.word	0x200000c0
 8001e00:	20000160 	.word	0x20000160
 8001e04:	20000178 	.word	0x20000178
                gSystemTimers.failedAttempts++;
 8001e08:	4bb1      	ldr	r3, [pc, #708]	; (80020d0 <State_Process+0x5a4>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	4ab0      	ldr	r2, [pc, #704]	; (80020d0 <State_Process+0x5a4>)
 8001e10:	6013      	str	r3, [r2, #0]
                input_clear();
 8001e12:	f7ff fe07 	bl	8001a24 <input_clear>
                if ((gSystemTimers.failedAttempts % 3) == 0) { // Multiple of 3
 8001e16:	4bae      	ldr	r3, [pc, #696]	; (80020d0 <State_Process+0x5a4>)
 8001e18:	6819      	ldr	r1, [r3, #0]
 8001e1a:	4bae      	ldr	r3, [pc, #696]	; (80020d4 <State_Process+0x5a8>)
 8001e1c:	fba3 2301 	umull	r2, r3, r3, r1
 8001e20:	085a      	lsrs	r2, r3, #1
 8001e22:	4613      	mov	r3, r2
 8001e24:	005b      	lsls	r3, r3, #1
 8001e26:	4413      	add	r3, r2
 8001e28:	1aca      	subs	r2, r1, r3
 8001e2a:	2a00      	cmp	r2, #0
 8001e2c:	d12d      	bne.n	8001e8a <State_Process+0x35e>
                    if (gSystemTimers.failedAttempts >= 15) {
 8001e2e:	4ba8      	ldr	r3, [pc, #672]	; (80020d0 <State_Process+0x5a4>)
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	2b0e      	cmp	r3, #14
 8001e34:	d90f      	bls.n	8001e56 <State_Process+0x32a>
                        gSystemState.currentState = PERMANENT_LOCKOUT;
 8001e36:	4ba8      	ldr	r3, [pc, #672]	; (80020d8 <State_Process+0x5ac>)
 8001e38:	220b      	movs	r2, #11
 8001e3a:	701a      	strb	r2, [r3, #0]
                        gSystemTimers.penaltyEndTick = UINT32_MAX;
 8001e3c:	4ba4      	ldr	r3, [pc, #656]	; (80020d0 <State_Process+0x5a4>)
 8001e3e:	f04f 32ff 	mov.w	r2, #4294967295
 8001e42:	609a      	str	r2, [r3, #8]
                        gOutputStatus.buzzer = BUZZER_ON;
 8001e44:	4ba5      	ldr	r3, [pc, #660]	; (80020dc <State_Process+0x5b0>)
 8001e46:	2201      	movs	r2, #1
 8001e48:	70da      	strb	r2, [r3, #3]
                        setTimer(BUZZER_TASK_ID, BUZZER_DURATION_MS);
 8001e4a:	f242 7110 	movw	r1, #10000	; 0x2710
 8001e4e:	2000      	movs	r0, #0
 8001e50:	f000 fb6a 	bl	8002528 <setTimer>
            break;
 8001e54:	e174      	b.n	8002140 <State_Process+0x614>
                        uint8_t level = (uint8_t)(gSystemTimers.failedAttempts / 3);
 8001e56:	4b9e      	ldr	r3, [pc, #632]	; (80020d0 <State_Process+0x5a4>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a9e      	ldr	r2, [pc, #632]	; (80020d4 <State_Process+0x5a8>)
 8001e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e60:	085b      	lsrs	r3, r3, #1
 8001e62:	73fb      	strb	r3, [r7, #15]
                        if (level == 0) level = 1;
 8001e64:	7bfb      	ldrb	r3, [r7, #15]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d101      	bne.n	8001e6e <State_Process+0x342>
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	73fb      	strb	r3, [r7, #15]
                        if (level > penalty_levels) level = penalty_levels;
 8001e6e:	2204      	movs	r2, #4
 8001e70:	7bfb      	ldrb	r3, [r7, #15]
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d901      	bls.n	8001e7a <State_Process+0x34e>
 8001e76:	2304      	movs	r3, #4
 8001e78:	73fb      	strb	r3, [r7, #15]
                        start_penalty(level); // Activate penalty and buzzer
 8001e7a:	7bfb      	ldrb	r3, [r7, #15]
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff fd99 	bl	80019b4 <start_penalty>
                        gSystemState.currentState = PENALTY_TIMER;
 8001e82:	4b95      	ldr	r3, [pc, #596]	; (80020d8 <State_Process+0x5ac>)
 8001e84:	220a      	movs	r2, #10
 8001e86:	701a      	strb	r2, [r3, #0]
            break;
 8001e88:	e15a      	b.n	8002140 <State_Process+0x614>
                    setTimer(WARNING_TASK_ID, WARNING_DURATION_MS);
 8001e8a:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8001e8e:	2001      	movs	r0, #1
 8001e90:	f000 fb4a 	bl	8002528 <setTimer>
                    gSystemState.currentState = BATTERY_WARNING;
 8001e94:	4b90      	ldr	r3, [pc, #576]	; (80020d8 <State_Process+0x5ac>)
 8001e96:	2203      	movs	r2, #3
 8001e98:	701a      	strb	r2, [r3, #0]
            break;
 8001e9a:	e151      	b.n	8002140 <State_Process+0x614>

        case PENALTY_TIMER:
            // DO: Solenoid Lock, LED Red, Buzzer ON.
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 8001e9c:	4b8f      	ldr	r3, [pc, #572]	; (80020dc <State_Process+0x5b0>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledRed = LED_ON;
 8001ea2:	4b8e      	ldr	r3, [pc, #568]	; (80020dc <State_Process+0x5b0>)
 8001ea4:	2201      	movs	r2, #1
 8001ea6:	705a      	strb	r2, [r3, #1]
            gOutputStatus.buzzer = BUZZER_ON;
 8001ea8:	4b8c      	ldr	r3, [pc, #560]	; (80020dc <State_Process+0x5b0>)
 8001eaa:	2201      	movs	r2, #1
 8001eac:	70da      	strb	r2, [r3, #3]
            // Transitions: Handled by global logic (Penalty end) or immediate logic (Key Sensor)
            break;
 8001eae:	e147      	b.n	8002140 <State_Process+0x614>

        case PERMANENT_LOCKOUT:
            // DO: Solenoid Lock, LED Red, Buzzer ON.
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 8001eb0:	4b8a      	ldr	r3, [pc, #552]	; (80020dc <State_Process+0x5b0>)
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledRed = LED_ON;
 8001eb6:	4b89      	ldr	r3, [pc, #548]	; (80020dc <State_Process+0x5b0>)
 8001eb8:	2201      	movs	r2, #1
 8001eba:	705a      	strb	r2, [r3, #1]
            gOutputStatus.buzzer = BUZZER_ON;
 8001ebc:	4b87      	ldr	r3, [pc, #540]	; (80020dc <State_Process+0x5b0>)
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	70da      	strb	r2, [r3, #3]
            // Transitions: Handled by immediate logic (Key Sensor)
            break;
 8001ec2:	e13d      	b.n	8002140 <State_Process+0x614>

        case UNLOCKED_WAITOPEN:
            // DO: Solenoid UNLOCK, LED Green.
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 8001ec4:	4b85      	ldr	r3, [pc, #532]	; (80020dc <State_Process+0x5b0>)
 8001ec6:	2201      	movs	r2, #1
 8001ec8:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledGreen = LED_ON;
 8001eca:	4b84      	ldr	r3, [pc, #528]	; (80020dc <State_Process+0x5b0>)
 8001ecc:	2201      	movs	r2, #1
 8001ece:	701a      	strb	r2, [r3, #0]

            // Transitions:
            if (gInputState.doorSensor == 0) { // Door opens
 8001ed0:	4b83      	ldr	r3, [pc, #524]	; (80020e0 <State_Process+0x5b4>)
 8001ed2:	781b      	ldrb	r3, [r3, #0]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d108      	bne.n	8001eea <State_Process+0x3be>
                gSystemState.currentState = UNLOCKED_DOOROPEN;
 8001ed8:	4b7f      	ldr	r3, [pc, #508]	; (80020d8 <State_Process+0x5ac>)
 8001eda:	2215      	movs	r2, #21
 8001edc:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, DOOR_OPEN_MAX_MS); // 30s door open limit
 8001ede:	f247 5130 	movw	r1, #30000	; 0x7530
 8001ee2:	2003      	movs	r0, #3
 8001ee4:	f000 fb20 	bl	8002528 <setTimer>
            else if (key_char == '#' && is_long) { // Long press Enter (#)
                gSystemState.currentState = UNLOCKED_SETPASSWORD;
                input_clear();
                setTimer(ENTRY_TIMEOUT_ID, INACTIVITY_TIMEOUT_MS); // 30s timeout
            }
            break;
 8001ee8:	e121      	b.n	800212e <State_Process+0x602>
            else if (timer_flag[UNLOCK_WINDOW_ID] == 1) { // End of 10s window
 8001eea:	4b7e      	ldr	r3, [pc, #504]	; (80020e4 <State_Process+0x5b8>)
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d106      	bne.n	8001f00 <State_Process+0x3d4>
                timer_flag[UNLOCK_WINDOW_ID] = 0;
 8001ef2:	4b7c      	ldr	r3, [pc, #496]	; (80020e4 <State_Process+0x5b8>)
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	60da      	str	r2, [r3, #12]
                gSystemState.currentState = LOCKED_RELOCK;
 8001ef8:	4b77      	ldr	r3, [pc, #476]	; (80020d8 <State_Process+0x5ac>)
 8001efa:	221a      	movs	r2, #26
 8001efc:	701a      	strb	r2, [r3, #0]
            break;
 8001efe:	e116      	b.n	800212e <State_Process+0x602>
            else if (key_char == '#' && is_long) { // Long press Enter (#)
 8001f00:	79fb      	ldrb	r3, [r7, #7]
 8001f02:	2b23      	cmp	r3, #35	; 0x23
 8001f04:	f040 8113 	bne.w	800212e <State_Process+0x602>
 8001f08:	79bb      	ldrb	r3, [r7, #6]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	f000 810f 	beq.w	800212e <State_Process+0x602>
                gSystemState.currentState = UNLOCKED_SETPASSWORD;
 8001f10:	4b71      	ldr	r3, [pc, #452]	; (80020d8 <State_Process+0x5ac>)
 8001f12:	2219      	movs	r2, #25
 8001f14:	701a      	strb	r2, [r3, #0]
                input_clear();
 8001f16:	f7ff fd85 	bl	8001a24 <input_clear>
                setTimer(ENTRY_TIMEOUT_ID, INACTIVITY_TIMEOUT_MS); // 30s timeout
 8001f1a:	f247 5130 	movw	r1, #30000	; 0x7530
 8001f1e:	2002      	movs	r0, #2
 8001f20:	f000 fb02 	bl	8002528 <setTimer>
            break;
 8001f24:	e103      	b.n	800212e <State_Process+0x602>

        case UNLOCKED_SETPASSWORD:
            // DO: Solenoid UNLOCK, LED Green.
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 8001f26:	4b6d      	ldr	r3, [pc, #436]	; (80020dc <State_Process+0x5b0>)
 8001f28:	2201      	movs	r2, #1
 8001f2a:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledGreen = LED_ON;
 8001f2c:	4b6b      	ldr	r3, [pc, #428]	; (80020dc <State_Process+0x5b0>)
 8001f2e:	2201      	movs	r2, #1
 8001f30:	701a      	strb	r2, [r3, #0]

            // Transitions:
            if (timer_flag[ENTRY_TIMEOUT_ID] == 1) { // Timeout 30s
 8001f32:	4b6c      	ldr	r3, [pc, #432]	; (80020e4 <State_Process+0x5b8>)
 8001f34:	689b      	ldr	r3, [r3, #8]
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d10b      	bne.n	8001f52 <State_Process+0x426>
                timer_flag[ENTRY_TIMEOUT_ID] = 0;
 8001f3a:	4b6a      	ldr	r3, [pc, #424]	; (80020e4 <State_Process+0x5b8>)
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	609a      	str	r2, [r3, #8]
                gSystemState.currentState = UNLOCKED_WAITOPEN;
 8001f40:	4b65      	ldr	r3, [pc, #404]	; (80020d8 <State_Process+0x5ac>)
 8001f42:	2214      	movs	r2, #20
 8001f44:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, RELOCK_WINDOW_MS); // 10s window
 8001f46:	f242 7110 	movw	r1, #10000	; 0x2710
 8001f4a:	2003      	movs	r0, #3
 8001f4c:	f000 faec 	bl	8002528 <setTimer>
                } else { // Append (limit to 4 characters)
                    if (inputLen < PASSWORD_LENGTH) input_append(key_char);
                }
                setTimer(ENTRY_TIMEOUT_ID, INACTIVITY_TIMEOUT_MS); // reset timer
            }
            break;
 8001f50:	e0ef      	b.n	8002132 <State_Process+0x606>
            else if (key_char != 0) { // Input handling
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	f000 80ec 	beq.w	8002132 <State_Process+0x606>
                if (key_char == '#') { // Enter (confirm)
 8001f5a:	79fb      	ldrb	r3, [r7, #7]
 8001f5c:	2b23      	cmp	r3, #35	; 0x23
 8001f5e:	d115      	bne.n	8001f8c <State_Process+0x460>
                    if (inputLen == PASSWORD_LENGTH) {
 8001f60:	4b61      	ldr	r3, [pc, #388]	; (80020e8 <State_Process+0x5bc>)
 8001f62:	881b      	ldrh	r3, [r3, #0]
 8001f64:	2b04      	cmp	r3, #4
 8001f66:	d106      	bne.n	8001f76 <State_Process+0x44a>
                        State_SetPassword(inputBuffer);
 8001f68:	4860      	ldr	r0, [pc, #384]	; (80020ec <State_Process+0x5c0>)
 8001f6a:	f000 f947 	bl	80021fc <State_SetPassword>
                        gSystemState.currentState = LOCKED_RELOCK;
 8001f6e:	4b5a      	ldr	r3, [pc, #360]	; (80020d8 <State_Process+0x5ac>)
 8001f70:	221a      	movs	r2, #26
 8001f72:	701a      	strb	r2, [r3, #0]
 8001f74:	e007      	b.n	8001f86 <State_Process+0x45a>
                        setTimer(WARNING_TASK_ID, WARNING_DURATION_MS);
 8001f76:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8001f7a:	2001      	movs	r0, #1
 8001f7c:	f000 fad4 	bl	8002528 <setTimer>
                        gSystemState.currentState = BATTERY_WARNING;
 8001f80:	4b55      	ldr	r3, [pc, #340]	; (80020d8 <State_Process+0x5ac>)
 8001f82:	2203      	movs	r2, #3
 8001f84:	701a      	strb	r2, [r3, #0]
                    input_clear();
 8001f86:	f7ff fd4d 	bl	8001a24 <input_clear>
 8001f8a:	e01b      	b.n	8001fc4 <State_Process+0x498>
                } else if (key_char == '*') { // Backspace
 8001f8c:	79fb      	ldrb	r3, [r7, #7]
 8001f8e:	2b2a      	cmp	r3, #42	; 0x2a
 8001f90:	d110      	bne.n	8001fb4 <State_Process+0x488>
                    if (inputLen > 0) { inputLen--; inputBuffer[inputLen] = '\0'; }
 8001f92:	4b55      	ldr	r3, [pc, #340]	; (80020e8 <State_Process+0x5bc>)
 8001f94:	881b      	ldrh	r3, [r3, #0]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d014      	beq.n	8001fc4 <State_Process+0x498>
 8001f9a:	4b53      	ldr	r3, [pc, #332]	; (80020e8 <State_Process+0x5bc>)
 8001f9c:	881b      	ldrh	r3, [r3, #0]
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	4b51      	ldr	r3, [pc, #324]	; (80020e8 <State_Process+0x5bc>)
 8001fa4:	801a      	strh	r2, [r3, #0]
 8001fa6:	4b50      	ldr	r3, [pc, #320]	; (80020e8 <State_Process+0x5bc>)
 8001fa8:	881b      	ldrh	r3, [r3, #0]
 8001faa:	461a      	mov	r2, r3
 8001fac:	4b4f      	ldr	r3, [pc, #316]	; (80020ec <State_Process+0x5c0>)
 8001fae:	2100      	movs	r1, #0
 8001fb0:	5499      	strb	r1, [r3, r2]
 8001fb2:	e007      	b.n	8001fc4 <State_Process+0x498>
                    if (inputLen < PASSWORD_LENGTH) input_append(key_char);
 8001fb4:	4b4c      	ldr	r3, [pc, #304]	; (80020e8 <State_Process+0x5bc>)
 8001fb6:	881b      	ldrh	r3, [r3, #0]
 8001fb8:	2b03      	cmp	r3, #3
 8001fba:	d803      	bhi.n	8001fc4 <State_Process+0x498>
 8001fbc:	79fb      	ldrb	r3, [r7, #7]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f7ff fd40 	bl	8001a44 <input_append>
                setTimer(ENTRY_TIMEOUT_ID, INACTIVITY_TIMEOUT_MS); // reset timer
 8001fc4:	f247 5130 	movw	r1, #30000	; 0x7530
 8001fc8:	2002      	movs	r0, #2
 8001fca:	f000 faad 	bl	8002528 <setTimer>
            break;
 8001fce:	e0b0      	b.n	8002132 <State_Process+0x606>

        case UNLOCKED_DOOROPEN:
            // DO: Solenoid UNLOCK, LED Green.
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 8001fd0:	4b42      	ldr	r3, [pc, #264]	; (80020dc <State_Process+0x5b0>)
 8001fd2:	2201      	movs	r2, #1
 8001fd4:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledGreen = LED_ON;
 8001fd6:	4b41      	ldr	r3, [pc, #260]	; (80020dc <State_Process+0x5b0>)
 8001fd8:	2201      	movs	r2, #1
 8001fda:	701a      	strb	r2, [r3, #0]

            // Transitions:
            if (gInputState.doorSensor == 1) { // Door closes
 8001fdc:	4b40      	ldr	r3, [pc, #256]	; (80020e0 <State_Process+0x5b4>)
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	2b01      	cmp	r3, #1
 8001fe2:	d108      	bne.n	8001ff6 <State_Process+0x4ca>
                // Long Press Indoor Button (handled by immediate logic)
                gSystemState.currentState = UNLOCKED_WAITCLOSE;
 8001fe4:	4b3c      	ldr	r3, [pc, #240]	; (80020d8 <State_Process+0x5ac>)
 8001fe6:	2218      	movs	r2, #24
 8001fe8:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, RELOCK_WINDOW_MS); // 10s relock timer
 8001fea:	f242 7110 	movw	r1, #10000	; 0x2710
 8001fee:	2003      	movs	r0, #3
 8001ff0:	f000 fa9a 	bl	8002528 <setTimer>
                gSystemState.currentState = ALARM_FORGOTCLOSE;
                gSystemTimers.alarmRepeatTick = now + ALARM_REPEAT_MS; // 5 minute repeat
                gOutputStatus.buzzer = BUZZER_ON;
                setTimer(BUZZER_TASK_ID, BUZZER_DURATION_MS);
            }
            break;
 8001ff4:	e09f      	b.n	8002136 <State_Process+0x60a>
            else if (timer_flag[UNLOCK_WINDOW_ID] == 1) { // End of 30s door open limit
 8001ff6:	4b3b      	ldr	r3, [pc, #236]	; (80020e4 <State_Process+0x5b8>)
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	f040 809b 	bne.w	8002136 <State_Process+0x60a>
                timer_flag[UNLOCK_WINDOW_ID] = 0;
 8002000:	4b38      	ldr	r3, [pc, #224]	; (80020e4 <State_Process+0x5b8>)
 8002002:	2200      	movs	r2, #0
 8002004:	60da      	str	r2, [r3, #12]
                gSystemState.currentState = ALARM_FORGOTCLOSE;
 8002006:	4b34      	ldr	r3, [pc, #208]	; (80020d8 <State_Process+0x5ac>)
 8002008:	2217      	movs	r2, #23
 800200a:	701a      	strb	r2, [r3, #0]
                gSystemTimers.alarmRepeatTick = now + ALARM_REPEAT_MS; // 5 minute repeat
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	f503 2392 	add.w	r3, r3, #299008	; 0x49000
 8002012:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 8002016:	4a2e      	ldr	r2, [pc, #184]	; (80020d0 <State_Process+0x5a4>)
 8002018:	60d3      	str	r3, [r2, #12]
                gOutputStatus.buzzer = BUZZER_ON;
 800201a:	4b30      	ldr	r3, [pc, #192]	; (80020dc <State_Process+0x5b0>)
 800201c:	2201      	movs	r2, #1
 800201e:	70da      	strb	r2, [r3, #3]
                setTimer(BUZZER_TASK_ID, BUZZER_DURATION_MS);
 8002020:	f242 7110 	movw	r1, #10000	; 0x2710
 8002024:	2000      	movs	r0, #0
 8002026:	f000 fa7f 	bl	8002528 <setTimer>
            break;
 800202a:	e084      	b.n	8002136 <State_Process+0x60a>

        case ALARM_FORGOTCLOSE:
            // DO: Solenoid UNLOCK, LED Green, Buzzer ON.
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 800202c:	4b2b      	ldr	r3, [pc, #172]	; (80020dc <State_Process+0x5b0>)
 800202e:	2201      	movs	r2, #1
 8002030:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledGreen = LED_ON;
 8002032:	4b2a      	ldr	r3, [pc, #168]	; (80020dc <State_Process+0x5b0>)
 8002034:	2201      	movs	r2, #1
 8002036:	701a      	strb	r2, [r3, #0]
            gOutputStatus.buzzer = BUZZER_ON;
 8002038:	4b28      	ldr	r3, [pc, #160]	; (80020dc <State_Process+0x5b0>)
 800203a:	2201      	movs	r2, #1
 800203c:	70da      	strb	r2, [r3, #3]

            // Transitions:
            if (gInputState.doorSensor == 1) { // Door closes
 800203e:	4b28      	ldr	r3, [pc, #160]	; (80020e0 <State_Process+0x5b4>)
 8002040:	781b      	ldrb	r3, [r3, #0]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d108      	bne.n	8002058 <State_Process+0x52c>
                gSystemState.currentState = UNLOCKED_WAITCLOSE;
 8002046:	4b24      	ldr	r3, [pc, #144]	; (80020d8 <State_Process+0x5ac>)
 8002048:	2218      	movs	r2, #24
 800204a:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, RELOCK_WINDOW_MS);
 800204c:	f242 7110 	movw	r1, #10000	; 0x2710
 8002050:	2003      	movs	r0, #3
 8002052:	f000 fa69 	bl	8002528 <setTimer>
            else if ((int32_t)(gSystemTimers.alarmRepeatTick - now) <= 0) { // Repeat alarm every 5 min
                 gSystemTimers.alarmRepeatTick = now + ALARM_REPEAT_MS;
                 gOutputStatus.buzzer = BUZZER_ON; // Activate buzzer again
                 setTimer(BUZZER_TASK_ID, BUZZER_DURATION_MS);
            }
            break;
 8002056:	e070      	b.n	800213a <State_Process+0x60e>
            else if ((int32_t)(gSystemTimers.alarmRepeatTick - now) <= 0) { // Repeat alarm every 5 min
 8002058:	4b1d      	ldr	r3, [pc, #116]	; (80020d0 <State_Process+0x5a4>)
 800205a:	68da      	ldr	r2, [r3, #12]
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	2b00      	cmp	r3, #0
 8002062:	dc6a      	bgt.n	800213a <State_Process+0x60e>
                 gSystemTimers.alarmRepeatTick = now + ALARM_REPEAT_MS;
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	f503 2392 	add.w	r3, r3, #299008	; 0x49000
 800206a:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 800206e:	4a18      	ldr	r2, [pc, #96]	; (80020d0 <State_Process+0x5a4>)
 8002070:	60d3      	str	r3, [r2, #12]
                 gOutputStatus.buzzer = BUZZER_ON; // Activate buzzer again
 8002072:	4b1a      	ldr	r3, [pc, #104]	; (80020dc <State_Process+0x5b0>)
 8002074:	2201      	movs	r2, #1
 8002076:	70da      	strb	r2, [r3, #3]
                 setTimer(BUZZER_TASK_ID, BUZZER_DURATION_MS);
 8002078:	f242 7110 	movw	r1, #10000	; 0x2710
 800207c:	2000      	movs	r0, #0
 800207e:	f000 fa53 	bl	8002528 <setTimer>
            break;
 8002082:	e05a      	b.n	800213a <State_Process+0x60e>

        case UNLOCKED_WAITCLOSE:
            // DO: Solenoid UNLOCK, LED Green.
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 8002084:	4b15      	ldr	r3, [pc, #84]	; (80020dc <State_Process+0x5b0>)
 8002086:	2201      	movs	r2, #1
 8002088:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledGreen = LED_ON;
 800208a:	4b14      	ldr	r3, [pc, #80]	; (80020dc <State_Process+0x5b0>)
 800208c:	2201      	movs	r2, #1
 800208e:	701a      	strb	r2, [r3, #0]

            // Transitions:
            if (gInputState.doorSensor == 0) { // Door opens again
 8002090:	4b13      	ldr	r3, [pc, #76]	; (80020e0 <State_Process+0x5b4>)
 8002092:	781b      	ldrb	r3, [r3, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d108      	bne.n	80020aa <State_Process+0x57e>
                gSystemState.currentState = UNLOCKED_DOOROPEN;
 8002098:	4b0f      	ldr	r3, [pc, #60]	; (80020d8 <State_Process+0x5ac>)
 800209a:	2215      	movs	r2, #21
 800209c:	701a      	strb	r2, [r3, #0]
                setTimer(UNLOCK_WINDOW_ID, DOOR_OPEN_MAX_MS);
 800209e:	f247 5130 	movw	r1, #30000	; 0x7530
 80020a2:	2003      	movs	r0, #3
 80020a4:	f000 fa40 	bl	8002528 <setTimer>
            }
            else if (timer_flag[UNLOCK_WINDOW_ID] == 1) { // End of 10s relock
                timer_flag[UNLOCK_WINDOW_ID] = 0;
                gSystemState.currentState = LOCKED_RELOCK;
            }
            break;
 80020a8:	e049      	b.n	800213e <State_Process+0x612>
            else if (timer_flag[UNLOCK_WINDOW_ID] == 1) { // End of 10s relock
 80020aa:	4b0e      	ldr	r3, [pc, #56]	; (80020e4 <State_Process+0x5b8>)
 80020ac:	68db      	ldr	r3, [r3, #12]
 80020ae:	2b01      	cmp	r3, #1
 80020b0:	d145      	bne.n	800213e <State_Process+0x612>
                timer_flag[UNLOCK_WINDOW_ID] = 0;
 80020b2:	4b0c      	ldr	r3, [pc, #48]	; (80020e4 <State_Process+0x5b8>)
 80020b4:	2200      	movs	r2, #0
 80020b6:	60da      	str	r2, [r3, #12]
                gSystemState.currentState = LOCKED_RELOCK;
 80020b8:	4b07      	ldr	r3, [pc, #28]	; (80020d8 <State_Process+0x5ac>)
 80020ba:	221a      	movs	r2, #26
 80020bc:	701a      	strb	r2, [r3, #0]
            break;
 80020be:	e03e      	b.n	800213e <State_Process+0x612>

        case UNLOCKED_ALWAYSOPEN:
            // DO: Solenoid UNLOCK, LED Green.
            gOutputStatus.solenoid = SOLENOID_UNLOCKED;
 80020c0:	4b06      	ldr	r3, [pc, #24]	; (80020dc <State_Process+0x5b0>)
 80020c2:	2201      	movs	r2, #1
 80020c4:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledGreen = LED_ON;
 80020c6:	4b05      	ldr	r3, [pc, #20]	; (80020dc <State_Process+0x5b0>)
 80020c8:	2201      	movs	r2, #1
 80020ca:	701a      	strb	r2, [r3, #0]

            // Transitions: Long Press Indoor Button (handled by immediate logic)
            break;
 80020cc:	e038      	b.n	8002140 <State_Process+0x614>
 80020ce:	bf00      	nop
 80020d0:	200000c8 	.word	0x200000c8
 80020d4:	aaaaaaab 	.word	0xaaaaaaab
 80020d8:	200000d8 	.word	0x200000d8
 80020dc:	20000000 	.word	0x20000000
 80020e0:	200000c0 	.word	0x200000c0
 80020e4:	200001ec 	.word	0x200001ec
 80020e8:	20000160 	.word	0x20000160
 80020ec:	20000178 	.word	0x20000178

        case LOCKED_RELOCK:
            // DO: Solenoid LOCK, LED Red.
            gOutputStatus.solenoid = SOLENOID_LOCKED;
 80020f0:	4b15      	ldr	r3, [pc, #84]	; (8002148 <State_Process+0x61c>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	709a      	strb	r2, [r3, #2]
            gOutputStatus.ledRed = LED_ON;
 80020f6:	4b14      	ldr	r3, [pc, #80]	; (8002148 <State_Process+0x61c>)
 80020f8:	2201      	movs	r2, #1
 80020fa:	705a      	strb	r2, [r3, #1]

            // Transitions: Transition to SLEEP after 3s
            if (timer_flag[WARNING_TASK_ID] == 1) {
 80020fc:	4b13      	ldr	r3, [pc, #76]	; (800214c <State_Process+0x620>)
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	2b01      	cmp	r3, #1
 8002102:	d106      	bne.n	8002112 <State_Process+0x5e6>
                 timer_flag[WARNING_TASK_ID] = 0;
 8002104:	4b11      	ldr	r3, [pc, #68]	; (800214c <State_Process+0x620>)
 8002106:	2200      	movs	r2, #0
 8002108:	605a      	str	r2, [r3, #4]
                 gSystemState.currentState = LOCKED_SLEEP;
 800210a:	4b11      	ldr	r3, [pc, #68]	; (8002150 <State_Process+0x624>)
 800210c:	2201      	movs	r2, #1
 800210e:	701a      	strb	r2, [r3, #0]
            } else {
                 setTimer(WARNING_TASK_ID, WARNING_DURATION_MS); // Start 3s timer
            }
            break;
 8002110:	e016      	b.n	8002140 <State_Process+0x614>
                 setTimer(WARNING_TASK_ID, WARNING_DURATION_MS); // Start 3s timer
 8002112:	f640 31b8 	movw	r1, #3000	; 0xbb8
 8002116:	2001      	movs	r0, #1
 8002118:	f000 fa06 	bl	8002528 <setTimer>
            break;
 800211c:	e010      	b.n	8002140 <State_Process+0x614>

        default:
            gSystemState.currentState = LOCKED_SLEEP;
 800211e:	4b0c      	ldr	r3, [pc, #48]	; (8002150 <State_Process+0x624>)
 8002120:	2201      	movs	r2, #1
 8002122:	701a      	strb	r2, [r3, #0]
            break;
 8002124:	e00c      	b.n	8002140 <State_Process+0x614>
            break;
 8002126:	bf00      	nop
 8002128:	e00a      	b.n	8002140 <State_Process+0x614>
            break;
 800212a:	bf00      	nop
 800212c:	e008      	b.n	8002140 <State_Process+0x614>
            break;
 800212e:	bf00      	nop
 8002130:	e006      	b.n	8002140 <State_Process+0x614>
            break;
 8002132:	bf00      	nop
 8002134:	e004      	b.n	8002140 <State_Process+0x614>
            break;
 8002136:	bf00      	nop
 8002138:	e002      	b.n	8002140 <State_Process+0x614>
            break;
 800213a:	bf00      	nop
 800213c:	e000      	b.n	8002140 <State_Process+0x614>
            break;
 800213e:	bf00      	nop
    }
}
 8002140:	3710      	adds	r7, #16
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000000 	.word	0x20000000
 800214c:	200001ec 	.word	0x200001ec
 8002150:	200000d8 	.word	0x200000d8

08002154 <State_Event_KeypadChar>:

// --- Event Handlers and Public API ---

void State_Event_KeypadChar(char c)
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	4603      	mov	r3, r0
 800215c:	71fb      	strb	r3, [r7, #7]
    gKeyEvent.keyChar = c;
 800215e:	4a05      	ldr	r2, [pc, #20]	; (8002174 <State_Event_KeypadChar+0x20>)
 8002160:	79fb      	ldrb	r3, [r7, #7]
 8002162:	7013      	strb	r3, [r2, #0]
    gKeyEvent.isLong = 0;
 8002164:	4b03      	ldr	r3, [pc, #12]	; (8002174 <State_Event_KeypadChar+0x20>)
 8002166:	2200      	movs	r2, #0
 8002168:	705a      	strb	r2, [r3, #1]
}
 800216a:	bf00      	nop
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	bc80      	pop	{r7}
 8002172:	4770      	bx	lr
 8002174:	200000c4 	.word	0x200000c4

08002178 <State_Event_KeypadChar_Long>:

void State_Event_KeypadChar_Long(char c)
{
 8002178:	b480      	push	{r7}
 800217a:	b083      	sub	sp, #12
 800217c:	af00      	add	r7, sp, #0
 800217e:	4603      	mov	r3, r0
 8002180:	71fb      	strb	r3, [r7, #7]
    gKeyEvent.keyChar = c;
 8002182:	4a05      	ldr	r2, [pc, #20]	; (8002198 <State_Event_KeypadChar_Long+0x20>)
 8002184:	79fb      	ldrb	r3, [r7, #7]
 8002186:	7013      	strb	r3, [r2, #0]
    gKeyEvent.isLong = 1;
 8002188:	4b03      	ldr	r3, [pc, #12]	; (8002198 <State_Event_KeypadChar_Long+0x20>)
 800218a:	2201      	movs	r2, #1
 800218c:	705a      	strb	r2, [r3, #1]
}
 800218e:	bf00      	nop
 8002190:	370c      	adds	r7, #12
 8002192:	46bd      	mov	sp, r7
 8002194:	bc80      	pop	{r7}
 8002196:	4770      	bx	lr
 8002198:	200000c4 	.word	0x200000c4

0800219c <State_Event_IndoorButton_Long>:

void State_Event_IndoorButton_Long(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
    gInputState.indoorButton = 1;
 80021a0:	4b03      	ldr	r3, [pc, #12]	; (80021b0 <State_Event_IndoorButton_Long+0x14>)
 80021a2:	2201      	movs	r2, #1
 80021a4:	709a      	strb	r2, [r3, #2]
}
 80021a6:	bf00      	nop
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bc80      	pop	{r7}
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	200000c0 	.word	0x200000c0

080021b4 <State_Event_KeySensor>:

void State_Event_KeySensor(void)
{
 80021b4:	b480      	push	{r7}
 80021b6:	af00      	add	r7, sp, #0
    gInputState.keySensor = 1;
 80021b8:	4b03      	ldr	r3, [pc, #12]	; (80021c8 <State_Event_KeySensor+0x14>)
 80021ba:	2201      	movs	r2, #1
 80021bc:	705a      	strb	r2, [r3, #1]
}
 80021be:	bf00      	nop
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bc80      	pop	{r7}
 80021c4:	4770      	bx	lr
 80021c6:	bf00      	nop
 80021c8:	200000c0 	.word	0x200000c0

080021cc <State_Event_DoorSensor_Open>:

void State_Event_DoorSensor_Open(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
    gInputState.doorSensor = 0;
 80021d0:	4b03      	ldr	r3, [pc, #12]	; (80021e0 <State_Event_DoorSensor_Open+0x14>)
 80021d2:	2200      	movs	r2, #0
 80021d4:	701a      	strb	r2, [r3, #0]
}
 80021d6:	bf00      	nop
 80021d8:	46bd      	mov	sp, r7
 80021da:	bc80      	pop	{r7}
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	200000c0 	.word	0x200000c0

080021e4 <State_Event_DoorSensor_Close>:

void State_Event_DoorSensor_Close(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
    gInputState.doorSensor = 1;
 80021e8:	4b03      	ldr	r3, [pc, #12]	; (80021f8 <State_Event_DoorSensor_Close+0x14>)
 80021ea:	2201      	movs	r2, #1
 80021ec:	701a      	strb	r2, [r3, #0]
}
 80021ee:	bf00      	nop
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bc80      	pop	{r7}
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	200000c0 	.word	0x200000c0

080021fc <State_SetPassword>:

bool State_SetPassword(const char *newPass)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
    if (!newPass) return false;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d101      	bne.n	800220e <State_SetPassword+0x12>
 800220a:	2300      	movs	r3, #0
 800220c:	e011      	b.n	8002232 <State_SetPassword+0x36>
    size_t len = strlen(newPass);
 800220e:	6878      	ldr	r0, [r7, #4]
 8002210:	f7fd ffa6 	bl	8000160 <strlen>
 8002214:	60f8      	str	r0, [r7, #12]
    if (len != PASSWORD_LENGTH) return false;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2b04      	cmp	r3, #4
 800221a:	d001      	beq.n	8002220 <State_SetPassword+0x24>
 800221c:	2300      	movs	r3, #0
 800221e:	e008      	b.n	8002232 <State_SetPassword+0x36>
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	461a      	mov	r2, r3

    memcpy(gPassword, newPass, PASSWORD_LENGTH);
 8002226:	4b05      	ldr	r3, [pc, #20]	; (800223c <State_SetPassword+0x40>)
 8002228:	601a      	str	r2, [r3, #0]
    gPassword[PASSWORD_LENGTH] = '\0';
 800222a:	4b04      	ldr	r3, [pc, #16]	; (800223c <State_SetPassword+0x40>)
 800222c:	2200      	movs	r2, #0
 800222e:	711a      	strb	r2, [r3, #4]
    return true;
 8002230:	2301      	movs	r3, #1
}
 8002232:	4618      	mov	r0, r3
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	200001b8 	.word	0x200001b8

08002240 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002240:	b480      	push	{r7}
 8002242:	b085      	sub	sp, #20
 8002244:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002246:	4b15      	ldr	r3, [pc, #84]	; (800229c <HAL_MspInit+0x5c>)
 8002248:	699b      	ldr	r3, [r3, #24]
 800224a:	4a14      	ldr	r2, [pc, #80]	; (800229c <HAL_MspInit+0x5c>)
 800224c:	f043 0301 	orr.w	r3, r3, #1
 8002250:	6193      	str	r3, [r2, #24]
 8002252:	4b12      	ldr	r3, [pc, #72]	; (800229c <HAL_MspInit+0x5c>)
 8002254:	699b      	ldr	r3, [r3, #24]
 8002256:	f003 0301 	and.w	r3, r3, #1
 800225a:	60bb      	str	r3, [r7, #8]
 800225c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800225e:	4b0f      	ldr	r3, [pc, #60]	; (800229c <HAL_MspInit+0x5c>)
 8002260:	69db      	ldr	r3, [r3, #28]
 8002262:	4a0e      	ldr	r2, [pc, #56]	; (800229c <HAL_MspInit+0x5c>)
 8002264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002268:	61d3      	str	r3, [r2, #28]
 800226a:	4b0c      	ldr	r3, [pc, #48]	; (800229c <HAL_MspInit+0x5c>)
 800226c:	69db      	ldr	r3, [r3, #28]
 800226e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002272:	607b      	str	r3, [r7, #4]
 8002274:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8002276:	4b0a      	ldr	r3, [pc, #40]	; (80022a0 <HAL_MspInit+0x60>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8002282:	60fb      	str	r3, [r7, #12]
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800228a:	60fb      	str	r3, [r7, #12]
 800228c:	4a04      	ldr	r2, [pc, #16]	; (80022a0 <HAL_MspInit+0x60>)
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002292:	bf00      	nop
 8002294:	3714      	adds	r7, #20
 8002296:	46bd      	mov	sp, r7
 8002298:	bc80      	pop	{r7}
 800229a:	4770      	bx	lr
 800229c:	40021000 	.word	0x40021000
 80022a0:	40010000 	.word	0x40010000

080022a4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b088      	sub	sp, #32
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ac:	f107 0310 	add.w	r3, r7, #16
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	605a      	str	r2, [r3, #4]
 80022b6:	609a      	str	r2, [r3, #8]
 80022b8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a18      	ldr	r2, [pc, #96]	; (8002320 <HAL_ADC_MspInit+0x7c>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d129      	bne.n	8002318 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80022c4:	4b17      	ldr	r3, [pc, #92]	; (8002324 <HAL_ADC_MspInit+0x80>)
 80022c6:	699b      	ldr	r3, [r3, #24]
 80022c8:	4a16      	ldr	r2, [pc, #88]	; (8002324 <HAL_ADC_MspInit+0x80>)
 80022ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022ce:	6193      	str	r3, [r2, #24]
 80022d0:	4b14      	ldr	r3, [pc, #80]	; (8002324 <HAL_ADC_MspInit+0x80>)
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80022d8:	60fb      	str	r3, [r7, #12]
 80022da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022dc:	4b11      	ldr	r3, [pc, #68]	; (8002324 <HAL_ADC_MspInit+0x80>)
 80022de:	699b      	ldr	r3, [r3, #24]
 80022e0:	4a10      	ldr	r2, [pc, #64]	; (8002324 <HAL_ADC_MspInit+0x80>)
 80022e2:	f043 0304 	orr.w	r3, r3, #4
 80022e6:	6193      	str	r3, [r2, #24]
 80022e8:	4b0e      	ldr	r3, [pc, #56]	; (8002324 <HAL_ADC_MspInit+0x80>)
 80022ea:	699b      	ldr	r3, [r3, #24]
 80022ec:	f003 0304 	and.w	r3, r3, #4
 80022f0:	60bb      	str	r3, [r7, #8]
 80022f2:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80022f4:	2301      	movs	r3, #1
 80022f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80022f8:	2303      	movs	r3, #3
 80022fa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022fc:	f107 0310 	add.w	r3, r7, #16
 8002300:	4619      	mov	r1, r3
 8002302:	4809      	ldr	r0, [pc, #36]	; (8002328 <HAL_ADC_MspInit+0x84>)
 8002304:	f001 f8d6 	bl	80034b4 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002308:	2200      	movs	r2, #0
 800230a:	2100      	movs	r1, #0
 800230c:	2012      	movs	r0, #18
 800230e:	f001 f814 	bl	800333a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002312:	2012      	movs	r0, #18
 8002314:	f001 f82d 	bl	8003372 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002318:	bf00      	nop
 800231a:	3720      	adds	r7, #32
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}
 8002320:	40012400 	.word	0x40012400
 8002324:	40021000 	.word	0x40021000
 8002328:	40010800 	.word	0x40010800

0800232c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b088      	sub	sp, #32
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002334:	f107 0310 	add.w	r3, r7, #16
 8002338:	2200      	movs	r2, #0
 800233a:	601a      	str	r2, [r3, #0]
 800233c:	605a      	str	r2, [r3, #4]
 800233e:	609a      	str	r2, [r3, #8]
 8002340:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681b      	ldr	r3, [r3, #0]
 8002346:	4a1d      	ldr	r2, [pc, #116]	; (80023bc <HAL_I2C_MspInit+0x90>)
 8002348:	4293      	cmp	r3, r2
 800234a:	d133      	bne.n	80023b4 <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800234c:	4b1c      	ldr	r3, [pc, #112]	; (80023c0 <HAL_I2C_MspInit+0x94>)
 800234e:	699b      	ldr	r3, [r3, #24]
 8002350:	4a1b      	ldr	r2, [pc, #108]	; (80023c0 <HAL_I2C_MspInit+0x94>)
 8002352:	f043 0308 	orr.w	r3, r3, #8
 8002356:	6193      	str	r3, [r2, #24]
 8002358:	4b19      	ldr	r3, [pc, #100]	; (80023c0 <HAL_I2C_MspInit+0x94>)
 800235a:	699b      	ldr	r3, [r3, #24]
 800235c:	f003 0308 	and.w	r3, r3, #8
 8002360:	60fb      	str	r3, [r7, #12]
 8002362:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002364:	23c0      	movs	r3, #192	; 0xc0
 8002366:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002368:	2312      	movs	r3, #18
 800236a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800236c:	2303      	movs	r3, #3
 800236e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002370:	f107 0310 	add.w	r3, r7, #16
 8002374:	4619      	mov	r1, r3
 8002376:	4813      	ldr	r0, [pc, #76]	; (80023c4 <HAL_I2C_MspInit+0x98>)
 8002378:	f001 f89c 	bl	80034b4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800237c:	4b10      	ldr	r3, [pc, #64]	; (80023c0 <HAL_I2C_MspInit+0x94>)
 800237e:	69db      	ldr	r3, [r3, #28]
 8002380:	4a0f      	ldr	r2, [pc, #60]	; (80023c0 <HAL_I2C_MspInit+0x94>)
 8002382:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002386:	61d3      	str	r3, [r2, #28]
 8002388:	4b0d      	ldr	r3, [pc, #52]	; (80023c0 <HAL_I2C_MspInit+0x94>)
 800238a:	69db      	ldr	r3, [r3, #28]
 800238c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002390:	60bb      	str	r3, [r7, #8]
 8002392:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002394:	2200      	movs	r2, #0
 8002396:	2100      	movs	r1, #0
 8002398:	201f      	movs	r0, #31
 800239a:	f000 ffce 	bl	800333a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800239e:	201f      	movs	r0, #31
 80023a0:	f000 ffe7 	bl	8003372 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80023a4:	2200      	movs	r2, #0
 80023a6:	2100      	movs	r1, #0
 80023a8:	2020      	movs	r0, #32
 80023aa:	f000 ffc6 	bl	800333a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80023ae:	2020      	movs	r0, #32
 80023b0:	f000 ffdf 	bl	8003372 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80023b4:	bf00      	nop
 80023b6:	3720      	adds	r7, #32
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bd80      	pop	{r7, pc}
 80023bc:	40005400 	.word	0x40005400
 80023c0:	40021000 	.word	0x40021000
 80023c4:	40010c00 	.word	0x40010c00

080023c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80023d8:	d113      	bne.n	8002402 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80023da:	4b0c      	ldr	r3, [pc, #48]	; (800240c <HAL_TIM_Base_MspInit+0x44>)
 80023dc:	69db      	ldr	r3, [r3, #28]
 80023de:	4a0b      	ldr	r2, [pc, #44]	; (800240c <HAL_TIM_Base_MspInit+0x44>)
 80023e0:	f043 0301 	orr.w	r3, r3, #1
 80023e4:	61d3      	str	r3, [r2, #28]
 80023e6:	4b09      	ldr	r3, [pc, #36]	; (800240c <HAL_TIM_Base_MspInit+0x44>)
 80023e8:	69db      	ldr	r3, [r3, #28]
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	60fb      	str	r3, [r7, #12]
 80023f0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80023f2:	2200      	movs	r2, #0
 80023f4:	2100      	movs	r1, #0
 80023f6:	201c      	movs	r0, #28
 80023f8:	f000 ff9f 	bl	800333a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80023fc:	201c      	movs	r0, #28
 80023fe:	f000 ffb8 	bl	8003372 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002402:	bf00      	nop
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}
 800240a:	bf00      	nop
 800240c:	40021000 	.word	0x40021000

08002410 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002414:	e7fe      	b.n	8002414 <NMI_Handler+0x4>

08002416 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002416:	b480      	push	{r7}
 8002418:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800241a:	e7fe      	b.n	800241a <HardFault_Handler+0x4>

0800241c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002420:	e7fe      	b.n	8002420 <MemManage_Handler+0x4>

08002422 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002422:	b480      	push	{r7}
 8002424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002426:	e7fe      	b.n	8002426 <BusFault_Handler+0x4>

08002428 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002428:	b480      	push	{r7}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800242c:	e7fe      	b.n	800242c <UsageFault_Handler+0x4>

0800242e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800242e:	b480      	push	{r7}
 8002430:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002432:	bf00      	nop
 8002434:	46bd      	mov	sp, r7
 8002436:	bc80      	pop	{r7}
 8002438:	4770      	bx	lr

0800243a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800243a:	b480      	push	{r7}
 800243c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800243e:	bf00      	nop
 8002440:	46bd      	mov	sp, r7
 8002442:	bc80      	pop	{r7}
 8002444:	4770      	bx	lr

08002446 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002446:	b480      	push	{r7}
 8002448:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800244a:	bf00      	nop
 800244c:	46bd      	mov	sp, r7
 800244e:	bc80      	pop	{r7}
 8002450:	4770      	bx	lr

08002452 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002452:	b580      	push	{r7, lr}
 8002454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002456:	f000 f927 	bl	80026a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
	...

08002460 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002464:	4802      	ldr	r0, [pc, #8]	; (8002470 <ADC1_2_IRQHandler+0x10>)
 8002466:	f000 fc23 	bl	8002cb0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800246a:	bf00      	nop
 800246c:	bd80      	pop	{r7, pc}
 800246e:	bf00      	nop
 8002470:	20000268 	.word	0x20000268

08002474 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002478:	4802      	ldr	r0, [pc, #8]	; (8002484 <TIM2_IRQHandler+0x10>)
 800247a:	f004 f942 	bl	8006702 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800247e:	bf00      	nop
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	20000298 	.word	0x20000298

08002488 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002488:	b580      	push	{r7, lr}
 800248a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800248c:	4802      	ldr	r0, [pc, #8]	; (8002498 <I2C1_EV_IRQHandler+0x10>)
 800248e:	f001 fc1b 	bl	8003cc8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002492:	bf00      	nop
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	20000214 	.word	0x20000214

0800249c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80024a0:	4802      	ldr	r0, [pc, #8]	; (80024ac <I2C1_ER_IRQHandler+0x10>)
 80024a2:	f001 fd82 	bl	8003faa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80024a6:	bf00      	nop
 80024a8:	bd80      	pop	{r7, pc}
 80024aa:	bf00      	nop
 80024ac:	20000214 	.word	0x20000214

080024b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b086      	sub	sp, #24
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024b8:	4a14      	ldr	r2, [pc, #80]	; (800250c <_sbrk+0x5c>)
 80024ba:	4b15      	ldr	r3, [pc, #84]	; (8002510 <_sbrk+0x60>)
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024c4:	4b13      	ldr	r3, [pc, #76]	; (8002514 <_sbrk+0x64>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d102      	bne.n	80024d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024cc:	4b11      	ldr	r3, [pc, #68]	; (8002514 <_sbrk+0x64>)
 80024ce:	4a12      	ldr	r2, [pc, #72]	; (8002518 <_sbrk+0x68>)
 80024d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024d2:	4b10      	ldr	r3, [pc, #64]	; (8002514 <_sbrk+0x64>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4413      	add	r3, r2
 80024da:	693a      	ldr	r2, [r7, #16]
 80024dc:	429a      	cmp	r2, r3
 80024de:	d207      	bcs.n	80024f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024e0:	f004 fc5e 	bl	8006da0 <__errno>
 80024e4:	4603      	mov	r3, r0
 80024e6:	220c      	movs	r2, #12
 80024e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80024ea:	f04f 33ff 	mov.w	r3, #4294967295
 80024ee:	e009      	b.n	8002504 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024f0:	4b08      	ldr	r3, [pc, #32]	; (8002514 <_sbrk+0x64>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024f6:	4b07      	ldr	r3, [pc, #28]	; (8002514 <_sbrk+0x64>)
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4413      	add	r3, r2
 80024fe:	4a05      	ldr	r2, [pc, #20]	; (8002514 <_sbrk+0x64>)
 8002500:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002502:	68fb      	ldr	r3, [r7, #12]
}
 8002504:	4618      	mov	r0, r3
 8002506:	3718      	adds	r7, #24
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}
 800250c:	20005000 	.word	0x20005000
 8002510:	00000400 	.word	0x00000400
 8002514:	20000164 	.word	0x20000164
 8002518:	20000618 	.word	0x20000618

0800251c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800251c:	b480      	push	{r7}
 800251e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002520:	bf00      	nop
 8002522:	46bd      	mov	sp, r7
 8002524:	bc80      	pop	{r7}
 8002526:	4770      	bx	lr

08002528 <setTimer>:
 */
#include "timer.h"


void setTimer(int task_id, int duration)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	6039      	str	r1, [r7, #0]
	if (task_id >= 0 && task_id < NUM_TASKS)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	2b00      	cmp	r3, #0
 8002536:	db10      	blt.n	800255a <setTimer+0x32>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2b09      	cmp	r3, #9
 800253c:	dc0d      	bgt.n	800255a <setTimer+0x32>
	{
		timer_counter[task_id] = duration/TIMER_CYCLE;
 800253e:	4b09      	ldr	r3, [pc, #36]	; (8002564 <setTimer+0x3c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	683a      	ldr	r2, [r7, #0]
 8002544:	fb92 f2f3 	sdiv	r2, r2, r3
 8002548:	4907      	ldr	r1, [pc, #28]	; (8002568 <setTimer+0x40>)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		timer_flag[task_id] = 0;
 8002550:	4a06      	ldr	r2, [pc, #24]	; (800256c <setTimer+0x44>)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2100      	movs	r1, #0
 8002556:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
}
 800255a:	bf00      	nop
 800255c:	370c      	adds	r7, #12
 800255e:	46bd      	mov	sp, r7
 8002560:	bc80      	pop	{r7}
 8002562:	4770      	bx	lr
 8002564:	20000028 	.word	0x20000028
 8002568:	20000190 	.word	0x20000190
 800256c:	200001ec 	.word	0x200001ec

08002570 <timerRun>:


void timerRun()
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_TASKS; i++)
 8002576:	2300      	movs	r3, #0
 8002578:	607b      	str	r3, [r7, #4]
 800257a:	e01c      	b.n	80025b6 <timerRun+0x46>
	{
		if (timer_counter[i] > 0)
 800257c:	4a12      	ldr	r2, [pc, #72]	; (80025c8 <timerRun+0x58>)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002584:	2b00      	cmp	r3, #0
 8002586:	dd13      	ble.n	80025b0 <timerRun+0x40>
		{
			timer_counter[i]--;
 8002588:	4a0f      	ldr	r2, [pc, #60]	; (80025c8 <timerRun+0x58>)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002590:	1e5a      	subs	r2, r3, #1
 8002592:	490d      	ldr	r1, [pc, #52]	; (80025c8 <timerRun+0x58>)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0)
 800259a:	4a0b      	ldr	r2, [pc, #44]	; (80025c8 <timerRun+0x58>)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	dc04      	bgt.n	80025b0 <timerRun+0x40>
			{
				timer_flag[i] = 1;
 80025a6:	4a09      	ldr	r2, [pc, #36]	; (80025cc <timerRun+0x5c>)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2101      	movs	r1, #1
 80025ac:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUM_TASKS; i++)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	3301      	adds	r3, #1
 80025b4:	607b      	str	r3, [r7, #4]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2b09      	cmp	r3, #9
 80025ba:	dddf      	ble.n	800257c <timerRun+0xc>
			}
		}
	}
}
 80025bc:	bf00      	nop
 80025be:	bf00      	nop
 80025c0:	370c      	adds	r7, #12
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bc80      	pop	{r7}
 80025c6:	4770      	bx	lr
 80025c8:	20000190 	.word	0x20000190
 80025cc:	200001ec 	.word	0x200001ec

080025d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80025d0:	f7ff ffa4 	bl	800251c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025d4:	480b      	ldr	r0, [pc, #44]	; (8002604 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80025d6:	490c      	ldr	r1, [pc, #48]	; (8002608 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80025d8:	4a0c      	ldr	r2, [pc, #48]	; (800260c <LoopFillZerobss+0x16>)
  movs r3, #0
 80025da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025dc:	e002      	b.n	80025e4 <LoopCopyDataInit>

080025de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025e2:	3304      	adds	r3, #4

080025e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025e8:	d3f9      	bcc.n	80025de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025ea:	4a09      	ldr	r2, [pc, #36]	; (8002610 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80025ec:	4c09      	ldr	r4, [pc, #36]	; (8002614 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025f0:	e001      	b.n	80025f6 <LoopFillZerobss>

080025f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025f4:	3204      	adds	r2, #4

080025f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025f8:	d3fb      	bcc.n	80025f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025fa:	f004 fbd7 	bl	8006dac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025fe:	f7fe fb49 	bl	8000c94 <main>
  bx lr
 8002602:	4770      	bx	lr
  ldr r0, =_sdata
 8002604:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002608:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 800260c:	08007928 	.word	0x08007928
  ldr r2, =_sbss
 8002610:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8002614:	20000614 	.word	0x20000614

08002618 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002618:	e7fe      	b.n	8002618 <CAN1_RX1_IRQHandler>
	...

0800261c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002620:	4b08      	ldr	r3, [pc, #32]	; (8002644 <HAL_Init+0x28>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a07      	ldr	r2, [pc, #28]	; (8002644 <HAL_Init+0x28>)
 8002626:	f043 0310 	orr.w	r3, r3, #16
 800262a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800262c:	2003      	movs	r0, #3
 800262e:	f000 fe79 	bl	8003324 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002632:	200f      	movs	r0, #15
 8002634:	f000 f808 	bl	8002648 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002638:	f7ff fe02 	bl	8002240 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800263c:	2300      	movs	r3, #0
}
 800263e:	4618      	mov	r0, r3
 8002640:	bd80      	pop	{r7, pc}
 8002642:	bf00      	nop
 8002644:	40022000 	.word	0x40022000

08002648 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002650:	4b12      	ldr	r3, [pc, #72]	; (800269c <HAL_InitTick+0x54>)
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	4b12      	ldr	r3, [pc, #72]	; (80026a0 <HAL_InitTick+0x58>)
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	4619      	mov	r1, r3
 800265a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800265e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002662:	fbb2 f3f3 	udiv	r3, r2, r3
 8002666:	4618      	mov	r0, r3
 8002668:	f000 fe91 	bl	800338e <HAL_SYSTICK_Config>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e00e      	b.n	8002694 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2b0f      	cmp	r3, #15
 800267a:	d80a      	bhi.n	8002692 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800267c:	2200      	movs	r2, #0
 800267e:	6879      	ldr	r1, [r7, #4]
 8002680:	f04f 30ff 	mov.w	r0, #4294967295
 8002684:	f000 fe59 	bl	800333a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002688:	4a06      	ldr	r2, [pc, #24]	; (80026a4 <HAL_InitTick+0x5c>)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800268e:	2300      	movs	r3, #0
 8002690:	e000      	b.n	8002694 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
}
 8002694:	4618      	mov	r0, r3
 8002696:	3708      	adds	r7, #8
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}
 800269c:	20000030 	.word	0x20000030
 80026a0:	20000038 	.word	0x20000038
 80026a4:	20000034 	.word	0x20000034

080026a8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026a8:	b480      	push	{r7}
 80026aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026ac:	4b05      	ldr	r3, [pc, #20]	; (80026c4 <HAL_IncTick+0x1c>)
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	461a      	mov	r2, r3
 80026b2:	4b05      	ldr	r3, [pc, #20]	; (80026c8 <HAL_IncTick+0x20>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4413      	add	r3, r2
 80026b8:	4a03      	ldr	r2, [pc, #12]	; (80026c8 <HAL_IncTick+0x20>)
 80026ba:	6013      	str	r3, [r2, #0]
}
 80026bc:	bf00      	nop
 80026be:	46bd      	mov	sp, r7
 80026c0:	bc80      	pop	{r7}
 80026c2:	4770      	bx	lr
 80026c4:	20000038 	.word	0x20000038
 80026c8:	20000600 	.word	0x20000600

080026cc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  return uwTick;
 80026d0:	4b02      	ldr	r3, [pc, #8]	; (80026dc <HAL_GetTick+0x10>)
 80026d2:	681b      	ldr	r3, [r3, #0]
}
 80026d4:	4618      	mov	r0, r3
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bc80      	pop	{r7}
 80026da:	4770      	bx	lr
 80026dc:	20000600 	.word	0x20000600

080026e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b084      	sub	sp, #16
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80026e8:	f7ff fff0 	bl	80026cc <HAL_GetTick>
 80026ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026f8:	d005      	beq.n	8002706 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80026fa:	4b0a      	ldr	r3, [pc, #40]	; (8002724 <HAL_Delay+0x44>)
 80026fc:	781b      	ldrb	r3, [r3, #0]
 80026fe:	461a      	mov	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4413      	add	r3, r2
 8002704:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002706:	bf00      	nop
 8002708:	f7ff ffe0 	bl	80026cc <HAL_GetTick>
 800270c:	4602      	mov	r2, r0
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	1ad3      	subs	r3, r2, r3
 8002712:	68fa      	ldr	r2, [r7, #12]
 8002714:	429a      	cmp	r2, r3
 8002716:	d8f7      	bhi.n	8002708 <HAL_Delay+0x28>
  {
  }
}
 8002718:	bf00      	nop
 800271a:	bf00      	nop
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
 8002722:	bf00      	nop
 8002724:	20000038 	.word	0x20000038

08002728 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b086      	sub	sp, #24
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002730:	2300      	movs	r3, #0
 8002732:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002734:	2300      	movs	r3, #0
 8002736:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002738:	2300      	movs	r3, #0
 800273a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 800273c:	2300      	movs	r3, #0
 800273e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d101      	bne.n	800274a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e0be      	b.n	80028c8 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002754:	2b00      	cmp	r3, #0
 8002756:	d109      	bne.n	800276c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2200      	movs	r2, #0
 800275c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	2200      	movs	r2, #0
 8002762:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002766:	6878      	ldr	r0, [r7, #4]
 8002768:	f7ff fd9c 	bl	80022a4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f000 fcc3 	bl	80030f8 <ADC_ConversionStop_Disable>
 8002772:	4603      	mov	r3, r0
 8002774:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800277a:	f003 0310 	and.w	r3, r3, #16
 800277e:	2b00      	cmp	r3, #0
 8002780:	f040 8099 	bne.w	80028b6 <HAL_ADC_Init+0x18e>
 8002784:	7dfb      	ldrb	r3, [r7, #23]
 8002786:	2b00      	cmp	r3, #0
 8002788:	f040 8095 	bne.w	80028b6 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002790:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002794:	f023 0302 	bic.w	r3, r3, #2
 8002798:	f043 0202 	orr.w	r2, r3, #2
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027a8:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	7b1b      	ldrb	r3, [r3, #12]
 80027ae:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80027b0:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80027b2:	68ba      	ldr	r2, [r7, #8]
 80027b4:	4313      	orrs	r3, r2
 80027b6:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80027c0:	d003      	beq.n	80027ca <HAL_ADC_Init+0xa2>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d102      	bne.n	80027d0 <HAL_ADC_Init+0xa8>
 80027ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027ce:	e000      	b.n	80027d2 <HAL_ADC_Init+0xaa>
 80027d0:	2300      	movs	r3, #0
 80027d2:	693a      	ldr	r2, [r7, #16]
 80027d4:	4313      	orrs	r3, r2
 80027d6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	7d1b      	ldrb	r3, [r3, #20]
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d119      	bne.n	8002814 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	7b1b      	ldrb	r3, [r3, #12]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d109      	bne.n	80027fc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	3b01      	subs	r3, #1
 80027ee:	035a      	lsls	r2, r3, #13
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80027f8:	613b      	str	r3, [r7, #16]
 80027fa:	e00b      	b.n	8002814 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002800:	f043 0220 	orr.w	r2, r3, #32
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800280c:	f043 0201 	orr.w	r2, r3, #1
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	430a      	orrs	r2, r1
 8002826:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	4b28      	ldr	r3, [pc, #160]	; (80028d0 <HAL_ADC_Init+0x1a8>)
 8002830:	4013      	ands	r3, r2
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	6812      	ldr	r2, [r2, #0]
 8002836:	68b9      	ldr	r1, [r7, #8]
 8002838:	430b      	orrs	r3, r1
 800283a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	689b      	ldr	r3, [r3, #8]
 8002840:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002844:	d003      	beq.n	800284e <HAL_ADC_Init+0x126>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	689b      	ldr	r3, [r3, #8]
 800284a:	2b01      	cmp	r3, #1
 800284c:	d104      	bne.n	8002858 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	3b01      	subs	r3, #1
 8002854:	051b      	lsls	r3, r3, #20
 8002856:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800285e:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	430a      	orrs	r2, r1
 800286a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689a      	ldr	r2, [r3, #8]
 8002872:	4b18      	ldr	r3, [pc, #96]	; (80028d4 <HAL_ADC_Init+0x1ac>)
 8002874:	4013      	ands	r3, r2
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	429a      	cmp	r2, r3
 800287a:	d10b      	bne.n	8002894 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002886:	f023 0303 	bic.w	r3, r3, #3
 800288a:	f043 0201 	orr.w	r2, r3, #1
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002892:	e018      	b.n	80028c6 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002898:	f023 0312 	bic.w	r3, r3, #18
 800289c:	f043 0210 	orr.w	r2, r3, #16
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028a8:	f043 0201 	orr.w	r2, r3, #1
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80028b4:	e007      	b.n	80028c6 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028ba:	f043 0210 	orr.w	r2, r3, #16
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80028c2:	2301      	movs	r3, #1
 80028c4:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80028c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3718      	adds	r7, #24
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	ffe1f7fd 	.word	0xffe1f7fd
 80028d4:	ff1f0efe 	.word	0xff1f0efe

080028d8 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b084      	sub	sp, #16
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028e0:	2300      	movs	r3, #0
 80028e2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d101      	bne.n	80028f2 <HAL_ADC_Start+0x1a>
 80028ee:	2302      	movs	r3, #2
 80028f0:	e098      	b.n	8002a24 <HAL_ADC_Start+0x14c>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2201      	movs	r2, #1
 80028f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f000 fba2 	bl	8003044 <ADC_Enable>
 8002900:	4603      	mov	r3, r0
 8002902:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002904:	7bfb      	ldrb	r3, [r7, #15]
 8002906:	2b00      	cmp	r3, #0
 8002908:	f040 8087 	bne.w	8002a1a <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002910:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002914:	f023 0301 	bic.w	r3, r3, #1
 8002918:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	4a41      	ldr	r2, [pc, #260]	; (8002a2c <HAL_ADC_Start+0x154>)
 8002926:	4293      	cmp	r3, r2
 8002928:	d105      	bne.n	8002936 <HAL_ADC_Start+0x5e>
 800292a:	4b41      	ldr	r3, [pc, #260]	; (8002a30 <HAL_ADC_Start+0x158>)
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d115      	bne.n	8002962 <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800293a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800294c:	2b00      	cmp	r3, #0
 800294e:	d026      	beq.n	800299e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002954:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002958:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002960:	e01d      	b.n	800299e <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002966:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	4a2f      	ldr	r2, [pc, #188]	; (8002a30 <HAL_ADC_Start+0x158>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d004      	beq.n	8002982 <HAL_ADC_Start+0xaa>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a2b      	ldr	r2, [pc, #172]	; (8002a2c <HAL_ADC_Start+0x154>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d10d      	bne.n	800299e <HAL_ADC_Start+0xc6>
 8002982:	4b2b      	ldr	r3, [pc, #172]	; (8002a30 <HAL_ADC_Start+0x158>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800298a:	2b00      	cmp	r3, #0
 800298c:	d007      	beq.n	800299e <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002992:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002996:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d006      	beq.n	80029b8 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ae:	f023 0206 	bic.w	r2, r3, #6
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80029b6:	e002      	b.n	80029be <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2200      	movs	r2, #0
 80029c2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f06f 0202 	mvn.w	r2, #2
 80029ce:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80029da:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80029de:	d113      	bne.n	8002a08 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80029e4:	4a11      	ldr	r2, [pc, #68]	; (8002a2c <HAL_ADC_Start+0x154>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d105      	bne.n	80029f6 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80029ea:	4b11      	ldr	r3, [pc, #68]	; (8002a30 <HAL_ADC_Start+0x158>)
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d108      	bne.n	8002a08 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002a04:	609a      	str	r2, [r3, #8]
 8002a06:	e00c      	b.n	8002a22 <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	689a      	ldr	r2, [r3, #8]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002a16:	609a      	str	r2, [r3, #8]
 8002a18:	e003      	b.n	8002a22 <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8002a22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a24:	4618      	mov	r0, r3
 8002a26:	3710      	adds	r7, #16
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	bd80      	pop	{r7, pc}
 8002a2c:	40012800 	.word	0x40012800
 8002a30:	40012400 	.word	0x40012400

08002a34 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b084      	sub	sp, #16
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d101      	bne.n	8002a4e <HAL_ADC_Stop+0x1a>
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	e01a      	b.n	8002a84 <HAL_ADC_Stop+0x50>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2201      	movs	r2, #1
 8002a52:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a56:	6878      	ldr	r0, [r7, #4]
 8002a58:	f000 fb4e 	bl	80030f8 <ADC_ConversionStop_Disable>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002a60:	7bfb      	ldrb	r3, [r7, #15]
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d109      	bne.n	8002a7a <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a6a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a6e:	f023 0301 	bic.w	r3, r3, #1
 8002a72:	f043 0201 	orr.w	r2, r3, #1
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002a82:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	3710      	adds	r7, #16
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}

08002a8c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002a8c:	b590      	push	{r4, r7, lr}
 8002a8e:	b087      	sub	sp, #28
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
 8002a94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002a96:	2300      	movs	r3, #0
 8002a98:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002aa2:	f7ff fe13 	bl	80026cc <HAL_GetTick>
 8002aa6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00b      	beq.n	8002ace <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002aba:	f043 0220 	orr.w	r2, r3, #32
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e0d3      	b.n	8002c76 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	d131      	bne.n	8002b40 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ae2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d12a      	bne.n	8002b40 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002aea:	e021      	b.n	8002b30 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002af2:	d01d      	beq.n	8002b30 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d007      	beq.n	8002b0a <HAL_ADC_PollForConversion+0x7e>
 8002afa:	f7ff fde7 	bl	80026cc <HAL_GetTick>
 8002afe:	4602      	mov	r2, r0
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	1ad3      	subs	r3, r2, r3
 8002b04:	683a      	ldr	r2, [r7, #0]
 8002b06:	429a      	cmp	r2, r3
 8002b08:	d212      	bcs.n	8002b30 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f003 0302 	and.w	r3, r3, #2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d10b      	bne.n	8002b30 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b1c:	f043 0204 	orr.w	r2, r3, #4
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	e0a2      	b.n	8002c76 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d0d6      	beq.n	8002aec <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002b3e:	e070      	b.n	8002c22 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002b40:	4b4f      	ldr	r3, [pc, #316]	; (8002c80 <HAL_ADC_PollForConversion+0x1f4>)
 8002b42:	681c      	ldr	r4, [r3, #0]
 8002b44:	2002      	movs	r0, #2
 8002b46:	f003 fcd7 	bl	80064f8 <HAL_RCCEx_GetPeriphCLKFreq>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	6919      	ldr	r1, [r3, #16]
 8002b56:	4b4b      	ldr	r3, [pc, #300]	; (8002c84 <HAL_ADC_PollForConversion+0x1f8>)
 8002b58:	400b      	ands	r3, r1
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d118      	bne.n	8002b90 <HAL_ADC_PollForConversion+0x104>
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	68d9      	ldr	r1, [r3, #12]
 8002b64:	4b48      	ldr	r3, [pc, #288]	; (8002c88 <HAL_ADC_PollForConversion+0x1fc>)
 8002b66:	400b      	ands	r3, r1
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d111      	bne.n	8002b90 <HAL_ADC_PollForConversion+0x104>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	6919      	ldr	r1, [r3, #16]
 8002b72:	4b46      	ldr	r3, [pc, #280]	; (8002c8c <HAL_ADC_PollForConversion+0x200>)
 8002b74:	400b      	ands	r3, r1
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d108      	bne.n	8002b8c <HAL_ADC_PollForConversion+0x100>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	68d9      	ldr	r1, [r3, #12]
 8002b80:	4b43      	ldr	r3, [pc, #268]	; (8002c90 <HAL_ADC_PollForConversion+0x204>)
 8002b82:	400b      	ands	r3, r1
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d101      	bne.n	8002b8c <HAL_ADC_PollForConversion+0x100>
 8002b88:	2314      	movs	r3, #20
 8002b8a:	e020      	b.n	8002bce <HAL_ADC_PollForConversion+0x142>
 8002b8c:	2329      	movs	r3, #41	; 0x29
 8002b8e:	e01e      	b.n	8002bce <HAL_ADC_PollForConversion+0x142>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	6919      	ldr	r1, [r3, #16]
 8002b96:	4b3d      	ldr	r3, [pc, #244]	; (8002c8c <HAL_ADC_PollForConversion+0x200>)
 8002b98:	400b      	ands	r3, r1
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d106      	bne.n	8002bac <HAL_ADC_PollForConversion+0x120>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	68d9      	ldr	r1, [r3, #12]
 8002ba4:	4b3a      	ldr	r3, [pc, #232]	; (8002c90 <HAL_ADC_PollForConversion+0x204>)
 8002ba6:	400b      	ands	r3, r1
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d00d      	beq.n	8002bc8 <HAL_ADC_PollForConversion+0x13c>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	6919      	ldr	r1, [r3, #16]
 8002bb2:	4b38      	ldr	r3, [pc, #224]	; (8002c94 <HAL_ADC_PollForConversion+0x208>)
 8002bb4:	400b      	ands	r3, r1
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d108      	bne.n	8002bcc <HAL_ADC_PollForConversion+0x140>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68d9      	ldr	r1, [r3, #12]
 8002bc0:	4b34      	ldr	r3, [pc, #208]	; (8002c94 <HAL_ADC_PollForConversion+0x208>)
 8002bc2:	400b      	ands	r3, r1
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d101      	bne.n	8002bcc <HAL_ADC_PollForConversion+0x140>
 8002bc8:	2354      	movs	r3, #84	; 0x54
 8002bca:	e000      	b.n	8002bce <HAL_ADC_PollForConversion+0x142>
 8002bcc:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002bce:	fb02 f303 	mul.w	r3, r2, r3
 8002bd2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002bd4:	e021      	b.n	8002c1a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bdc:	d01a      	beq.n	8002c14 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d007      	beq.n	8002bf4 <HAL_ADC_PollForConversion+0x168>
 8002be4:	f7ff fd72 	bl	80026cc <HAL_GetTick>
 8002be8:	4602      	mov	r2, r0
 8002bea:	697b      	ldr	r3, [r7, #20]
 8002bec:	1ad3      	subs	r3, r2, r3
 8002bee:	683a      	ldr	r2, [r7, #0]
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d20f      	bcs.n	8002c14 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d90b      	bls.n	8002c14 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c00:	f043 0204 	orr.w	r2, r3, #4
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8002c10:	2303      	movs	r3, #3
 8002c12:	e030      	b.n	8002c76 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	3301      	adds	r3, #1
 8002c18:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	693a      	ldr	r2, [r7, #16]
 8002c1e:	429a      	cmp	r2, r3
 8002c20:	d8d9      	bhi.n	8002bd6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f06f 0212 	mvn.w	r2, #18
 8002c2a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c30:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002c42:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002c46:	d115      	bne.n	8002c74 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d111      	bne.n	8002c74 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c54:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d105      	bne.n	8002c74 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c6c:	f043 0201 	orr.w	r2, r3, #1
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002c74:	2300      	movs	r3, #0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	371c      	adds	r7, #28
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd90      	pop	{r4, r7, pc}
 8002c7e:	bf00      	nop
 8002c80:	20000030 	.word	0x20000030
 8002c84:	24924924 	.word	0x24924924
 8002c88:	00924924 	.word	0x00924924
 8002c8c:	12492492 	.word	0x12492492
 8002c90:	00492492 	.word	0x00492492
 8002c94:	00249249 	.word	0x00249249

08002c98 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b083      	sub	sp, #12
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	370c      	adds	r7, #12
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bc80      	pop	{r7}
 8002cae:	4770      	bx	lr

08002cb0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b084      	sub	sp, #16
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	f003 0320 	and.w	r3, r3, #32
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d03e      	beq.n	8002d50 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f003 0302 	and.w	r3, r3, #2
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d039      	beq.n	8002d50 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ce0:	f003 0310 	and.w	r3, r3, #16
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d105      	bne.n	8002cf4 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cec:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002cfe:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002d02:	d11d      	bne.n	8002d40 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d119      	bne.n	8002d40 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	685a      	ldr	r2, [r3, #4]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f022 0220 	bic.w	r2, r2, #32
 8002d1a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d20:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d2c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d105      	bne.n	8002d40 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d38:	f043 0201 	orr.w	r2, r3, #1
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002d40:	6878      	ldr	r0, [r7, #4]
 8002d42:	f000 f874 	bl	8002e2e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f06f 0212 	mvn.w	r2, #18
 8002d4e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d04d      	beq.n	8002df6 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	f003 0304 	and.w	r3, r3, #4
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d048      	beq.n	8002df6 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d68:	f003 0310 	and.w	r3, r3, #16
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d105      	bne.n	8002d7c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d74:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	689b      	ldr	r3, [r3, #8]
 8002d82:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8002d86:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 8002d8a:	d012      	beq.n	8002db2 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d125      	bne.n	8002de6 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002da4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002da8:	d11d      	bne.n	8002de6 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d119      	bne.n	8002de6 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	685a      	ldr	r2, [r3, #4]
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002dc0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dc6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d105      	bne.n	8002de6 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dde:	f043 0201 	orr.w	r2, r3, #1
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 f9c7 	bl	800317a <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f06f 020c 	mvn.w	r2, #12
 8002df4:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d012      	beq.n	8002e26 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d00d      	beq.n	8002e26 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e0e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 f812 	bl	8002e40 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f06f 0201 	mvn.w	r2, #1
 8002e24:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8002e26:	bf00      	nop
 8002e28:	3710      	adds	r7, #16
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}

08002e2e <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e2e:	b480      	push	{r7}
 8002e30:	b083      	sub	sp, #12
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002e36:	bf00      	nop
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bc80      	pop	{r7}
 8002e3e:	4770      	bx	lr

08002e40 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bc80      	pop	{r7}
 8002e50:	4770      	bx	lr
	...

08002e54 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002e62:	2300      	movs	r3, #0
 8002e64:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d101      	bne.n	8002e74 <HAL_ADC_ConfigChannel+0x20>
 8002e70:	2302      	movs	r3, #2
 8002e72:	e0dc      	b.n	800302e <HAL_ADC_ConfigChannel+0x1da>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	2b06      	cmp	r3, #6
 8002e82:	d81c      	bhi.n	8002ebe <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	685a      	ldr	r2, [r3, #4]
 8002e8e:	4613      	mov	r3, r2
 8002e90:	009b      	lsls	r3, r3, #2
 8002e92:	4413      	add	r3, r2
 8002e94:	3b05      	subs	r3, #5
 8002e96:	221f      	movs	r2, #31
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	4019      	ands	r1, r3
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	6818      	ldr	r0, [r3, #0]
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	685a      	ldr	r2, [r3, #4]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	3b05      	subs	r3, #5
 8002eb0:	fa00 f203 	lsl.w	r2, r0, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	430a      	orrs	r2, r1
 8002eba:	635a      	str	r2, [r3, #52]	; 0x34
 8002ebc:	e03c      	b.n	8002f38 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	2b0c      	cmp	r3, #12
 8002ec4:	d81c      	bhi.n	8002f00 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685a      	ldr	r2, [r3, #4]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	009b      	lsls	r3, r3, #2
 8002ed4:	4413      	add	r3, r2
 8002ed6:	3b23      	subs	r3, #35	; 0x23
 8002ed8:	221f      	movs	r2, #31
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	4019      	ands	r1, r3
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	6818      	ldr	r0, [r3, #0]
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	685a      	ldr	r2, [r3, #4]
 8002eea:	4613      	mov	r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	4413      	add	r3, r2
 8002ef0:	3b23      	subs	r3, #35	; 0x23
 8002ef2:	fa00 f203 	lsl.w	r2, r0, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	430a      	orrs	r2, r1
 8002efc:	631a      	str	r2, [r3, #48]	; 0x30
 8002efe:	e01b      	b.n	8002f38 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	685a      	ldr	r2, [r3, #4]
 8002f0a:	4613      	mov	r3, r2
 8002f0c:	009b      	lsls	r3, r3, #2
 8002f0e:	4413      	add	r3, r2
 8002f10:	3b41      	subs	r3, #65	; 0x41
 8002f12:	221f      	movs	r2, #31
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	4019      	ands	r1, r3
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	6818      	ldr	r0, [r3, #0]
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685a      	ldr	r2, [r3, #4]
 8002f24:	4613      	mov	r3, r2
 8002f26:	009b      	lsls	r3, r3, #2
 8002f28:	4413      	add	r3, r2
 8002f2a:	3b41      	subs	r3, #65	; 0x41
 8002f2c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	430a      	orrs	r2, r1
 8002f36:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	2b09      	cmp	r3, #9
 8002f3e:	d91c      	bls.n	8002f7a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	68d9      	ldr	r1, [r3, #12]
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	005b      	lsls	r3, r3, #1
 8002f4e:	4413      	add	r3, r2
 8002f50:	3b1e      	subs	r3, #30
 8002f52:	2207      	movs	r2, #7
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	4019      	ands	r1, r3
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	6898      	ldr	r0, [r3, #8]
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	681a      	ldr	r2, [r3, #0]
 8002f64:	4613      	mov	r3, r2
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	4413      	add	r3, r2
 8002f6a:	3b1e      	subs	r3, #30
 8002f6c:	fa00 f203 	lsl.w	r2, r0, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	430a      	orrs	r2, r1
 8002f76:	60da      	str	r2, [r3, #12]
 8002f78:	e019      	b.n	8002fae <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	6919      	ldr	r1, [r3, #16]
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	4613      	mov	r3, r2
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	4413      	add	r3, r2
 8002f8a:	2207      	movs	r2, #7
 8002f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f90:	43db      	mvns	r3, r3
 8002f92:	4019      	ands	r1, r3
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	6898      	ldr	r0, [r3, #8]
 8002f98:	683b      	ldr	r3, [r7, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	005b      	lsls	r3, r3, #1
 8002fa0:	4413      	add	r3, r2
 8002fa2:	fa00 f203 	lsl.w	r2, r0, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	430a      	orrs	r2, r1
 8002fac:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2b10      	cmp	r3, #16
 8002fb4:	d003      	beq.n	8002fbe <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002fba:	2b11      	cmp	r3, #17
 8002fbc:	d132      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a1d      	ldr	r2, [pc, #116]	; (8003038 <HAL_ADC_ConfigChannel+0x1e4>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d125      	bne.n	8003014 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	689b      	ldr	r3, [r3, #8]
 8002fce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d126      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002fe4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2b10      	cmp	r3, #16
 8002fec:	d11a      	bne.n	8003024 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002fee:	4b13      	ldr	r3, [pc, #76]	; (800303c <HAL_ADC_ConfigChannel+0x1e8>)
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	4a13      	ldr	r2, [pc, #76]	; (8003040 <HAL_ADC_ConfigChannel+0x1ec>)
 8002ff4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff8:	0c9a      	lsrs	r2, r3, #18
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	4413      	add	r3, r2
 8003000:	005b      	lsls	r3, r3, #1
 8003002:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003004:	e002      	b.n	800300c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	3b01      	subs	r3, #1
 800300a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800300c:	68bb      	ldr	r3, [r7, #8]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1f9      	bne.n	8003006 <HAL_ADC_ConfigChannel+0x1b2>
 8003012:	e007      	b.n	8003024 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003018:	f043 0220 	orr.w	r2, r3, #32
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800302c:	7bfb      	ldrb	r3, [r7, #15]
}
 800302e:	4618      	mov	r0, r3
 8003030:	3714      	adds	r7, #20
 8003032:	46bd      	mov	sp, r7
 8003034:	bc80      	pop	{r7}
 8003036:	4770      	bx	lr
 8003038:	40012400 	.word	0x40012400
 800303c:	20000030 	.word	0x20000030
 8003040:	431bde83 	.word	0x431bde83

08003044 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800304c:	2300      	movs	r3, #0
 800304e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003050:	2300      	movs	r3, #0
 8003052:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	f003 0301 	and.w	r3, r3, #1
 800305e:	2b01      	cmp	r3, #1
 8003060:	d040      	beq.n	80030e4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	689a      	ldr	r2, [r3, #8]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f042 0201 	orr.w	r2, r2, #1
 8003070:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003072:	4b1f      	ldr	r3, [pc, #124]	; (80030f0 <ADC_Enable+0xac>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	4a1f      	ldr	r2, [pc, #124]	; (80030f4 <ADC_Enable+0xb0>)
 8003078:	fba2 2303 	umull	r2, r3, r2, r3
 800307c:	0c9b      	lsrs	r3, r3, #18
 800307e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003080:	e002      	b.n	8003088 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	3b01      	subs	r3, #1
 8003086:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003088:	68bb      	ldr	r3, [r7, #8]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d1f9      	bne.n	8003082 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800308e:	f7ff fb1d 	bl	80026cc <HAL_GetTick>
 8003092:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003094:	e01f      	b.n	80030d6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003096:	f7ff fb19 	bl	80026cc <HAL_GetTick>
 800309a:	4602      	mov	r2, r0
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	2b02      	cmp	r3, #2
 80030a2:	d918      	bls.n	80030d6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	f003 0301 	and.w	r3, r3, #1
 80030ae:	2b01      	cmp	r3, #1
 80030b0:	d011      	beq.n	80030d6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b6:	f043 0210 	orr.w	r2, r3, #16
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c2:	f043 0201 	orr.w	r2, r3, #1
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2200      	movs	r2, #0
 80030ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e007      	b.n	80030e6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	f003 0301 	and.w	r3, r3, #1
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d1d8      	bne.n	8003096 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3710      	adds	r7, #16
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	20000030 	.word	0x20000030
 80030f4:	431bde83 	.word	0x431bde83

080030f8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b084      	sub	sp, #16
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003100:	2300      	movs	r3, #0
 8003102:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	f003 0301 	and.w	r3, r3, #1
 800310e:	2b01      	cmp	r3, #1
 8003110:	d12e      	bne.n	8003170 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f022 0201 	bic.w	r2, r2, #1
 8003120:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003122:	f7ff fad3 	bl	80026cc <HAL_GetTick>
 8003126:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003128:	e01b      	b.n	8003162 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800312a:	f7ff facf 	bl	80026cc <HAL_GetTick>
 800312e:	4602      	mov	r2, r0
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	1ad3      	subs	r3, r2, r3
 8003134:	2b02      	cmp	r3, #2
 8003136:	d914      	bls.n	8003162 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f003 0301 	and.w	r3, r3, #1
 8003142:	2b01      	cmp	r3, #1
 8003144:	d10d      	bne.n	8003162 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800314a:	f043 0210 	orr.w	r2, r3, #16
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003156:	f043 0201 	orr.w	r2, r3, #1
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e007      	b.n	8003172 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	f003 0301 	and.w	r3, r3, #1
 800316c:	2b01      	cmp	r3, #1
 800316e:	d0dc      	beq.n	800312a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003170:	2300      	movs	r3, #0
}
 8003172:	4618      	mov	r0, r3
 8003174:	3710      	adds	r7, #16
 8003176:	46bd      	mov	sp, r7
 8003178:	bd80      	pop	{r7, pc}

0800317a <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800317a:	b480      	push	{r7}
 800317c:	b083      	sub	sp, #12
 800317e:	af00      	add	r7, sp, #0
 8003180:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003182:	bf00      	nop
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	bc80      	pop	{r7}
 800318a:	4770      	bx	lr

0800318c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800318c:	b480      	push	{r7}
 800318e:	b085      	sub	sp, #20
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	f003 0307 	and.w	r3, r3, #7
 800319a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800319c:	4b0c      	ldr	r3, [pc, #48]	; (80031d0 <__NVIC_SetPriorityGrouping+0x44>)
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031a2:	68ba      	ldr	r2, [r7, #8]
 80031a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031a8:	4013      	ands	r3, r2
 80031aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80031b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80031bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031be:	4a04      	ldr	r2, [pc, #16]	; (80031d0 <__NVIC_SetPriorityGrouping+0x44>)
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	60d3      	str	r3, [r2, #12]
}
 80031c4:	bf00      	nop
 80031c6:	3714      	adds	r7, #20
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bc80      	pop	{r7}
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	e000ed00 	.word	0xe000ed00

080031d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80031d4:	b480      	push	{r7}
 80031d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80031d8:	4b04      	ldr	r3, [pc, #16]	; (80031ec <__NVIC_GetPriorityGrouping+0x18>)
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	0a1b      	lsrs	r3, r3, #8
 80031de:	f003 0307 	and.w	r3, r3, #7
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bc80      	pop	{r7}
 80031e8:	4770      	bx	lr
 80031ea:	bf00      	nop
 80031ec:	e000ed00 	.word	0xe000ed00

080031f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b083      	sub	sp, #12
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	4603      	mov	r3, r0
 80031f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	db0b      	blt.n	800321a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003202:	79fb      	ldrb	r3, [r7, #7]
 8003204:	f003 021f 	and.w	r2, r3, #31
 8003208:	4906      	ldr	r1, [pc, #24]	; (8003224 <__NVIC_EnableIRQ+0x34>)
 800320a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800320e:	095b      	lsrs	r3, r3, #5
 8003210:	2001      	movs	r0, #1
 8003212:	fa00 f202 	lsl.w	r2, r0, r2
 8003216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800321a:	bf00      	nop
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr
 8003224:	e000e100 	.word	0xe000e100

08003228 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003228:	b480      	push	{r7}
 800322a:	b083      	sub	sp, #12
 800322c:	af00      	add	r7, sp, #0
 800322e:	4603      	mov	r3, r0
 8003230:	6039      	str	r1, [r7, #0]
 8003232:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003234:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003238:	2b00      	cmp	r3, #0
 800323a:	db0a      	blt.n	8003252 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800323c:	683b      	ldr	r3, [r7, #0]
 800323e:	b2da      	uxtb	r2, r3
 8003240:	490c      	ldr	r1, [pc, #48]	; (8003274 <__NVIC_SetPriority+0x4c>)
 8003242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003246:	0112      	lsls	r2, r2, #4
 8003248:	b2d2      	uxtb	r2, r2
 800324a:	440b      	add	r3, r1
 800324c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003250:	e00a      	b.n	8003268 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	b2da      	uxtb	r2, r3
 8003256:	4908      	ldr	r1, [pc, #32]	; (8003278 <__NVIC_SetPriority+0x50>)
 8003258:	79fb      	ldrb	r3, [r7, #7]
 800325a:	f003 030f 	and.w	r3, r3, #15
 800325e:	3b04      	subs	r3, #4
 8003260:	0112      	lsls	r2, r2, #4
 8003262:	b2d2      	uxtb	r2, r2
 8003264:	440b      	add	r3, r1
 8003266:	761a      	strb	r2, [r3, #24]
}
 8003268:	bf00      	nop
 800326a:	370c      	adds	r7, #12
 800326c:	46bd      	mov	sp, r7
 800326e:	bc80      	pop	{r7}
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	e000e100 	.word	0xe000e100
 8003278:	e000ed00 	.word	0xe000ed00

0800327c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800327c:	b480      	push	{r7}
 800327e:	b089      	sub	sp, #36	; 0x24
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f003 0307 	and.w	r3, r3, #7
 800328e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003290:	69fb      	ldr	r3, [r7, #28]
 8003292:	f1c3 0307 	rsb	r3, r3, #7
 8003296:	2b04      	cmp	r3, #4
 8003298:	bf28      	it	cs
 800329a:	2304      	movcs	r3, #4
 800329c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800329e:	69fb      	ldr	r3, [r7, #28]
 80032a0:	3304      	adds	r3, #4
 80032a2:	2b06      	cmp	r3, #6
 80032a4:	d902      	bls.n	80032ac <NVIC_EncodePriority+0x30>
 80032a6:	69fb      	ldr	r3, [r7, #28]
 80032a8:	3b03      	subs	r3, #3
 80032aa:	e000      	b.n	80032ae <NVIC_EncodePriority+0x32>
 80032ac:	2300      	movs	r3, #0
 80032ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032b0:	f04f 32ff 	mov.w	r2, #4294967295
 80032b4:	69bb      	ldr	r3, [r7, #24]
 80032b6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ba:	43da      	mvns	r2, r3
 80032bc:	68bb      	ldr	r3, [r7, #8]
 80032be:	401a      	ands	r2, r3
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032c4:	f04f 31ff 	mov.w	r1, #4294967295
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	fa01 f303 	lsl.w	r3, r1, r3
 80032ce:	43d9      	mvns	r1, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032d4:	4313      	orrs	r3, r2
         );
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3724      	adds	r7, #36	; 0x24
 80032da:	46bd      	mov	sp, r7
 80032dc:	bc80      	pop	{r7}
 80032de:	4770      	bx	lr

080032e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b082      	sub	sp, #8
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	3b01      	subs	r3, #1
 80032ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80032f0:	d301      	bcc.n	80032f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80032f2:	2301      	movs	r3, #1
 80032f4:	e00f      	b.n	8003316 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80032f6:	4a0a      	ldr	r2, [pc, #40]	; (8003320 <SysTick_Config+0x40>)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	3b01      	subs	r3, #1
 80032fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80032fe:	210f      	movs	r1, #15
 8003300:	f04f 30ff 	mov.w	r0, #4294967295
 8003304:	f7ff ff90 	bl	8003228 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003308:	4b05      	ldr	r3, [pc, #20]	; (8003320 <SysTick_Config+0x40>)
 800330a:	2200      	movs	r2, #0
 800330c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800330e:	4b04      	ldr	r3, [pc, #16]	; (8003320 <SysTick_Config+0x40>)
 8003310:	2207      	movs	r2, #7
 8003312:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003314:	2300      	movs	r3, #0
}
 8003316:	4618      	mov	r0, r3
 8003318:	3708      	adds	r7, #8
 800331a:	46bd      	mov	sp, r7
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	e000e010 	.word	0xe000e010

08003324 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b082      	sub	sp, #8
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	f7ff ff2d 	bl	800318c <__NVIC_SetPriorityGrouping>
}
 8003332:	bf00      	nop
 8003334:	3708      	adds	r7, #8
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}

0800333a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800333a:	b580      	push	{r7, lr}
 800333c:	b086      	sub	sp, #24
 800333e:	af00      	add	r7, sp, #0
 8003340:	4603      	mov	r3, r0
 8003342:	60b9      	str	r1, [r7, #8]
 8003344:	607a      	str	r2, [r7, #4]
 8003346:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003348:	2300      	movs	r3, #0
 800334a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800334c:	f7ff ff42 	bl	80031d4 <__NVIC_GetPriorityGrouping>
 8003350:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	68b9      	ldr	r1, [r7, #8]
 8003356:	6978      	ldr	r0, [r7, #20]
 8003358:	f7ff ff90 	bl	800327c <NVIC_EncodePriority>
 800335c:	4602      	mov	r2, r0
 800335e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003362:	4611      	mov	r1, r2
 8003364:	4618      	mov	r0, r3
 8003366:	f7ff ff5f 	bl	8003228 <__NVIC_SetPriority>
}
 800336a:	bf00      	nop
 800336c:	3718      	adds	r7, #24
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003372:	b580      	push	{r7, lr}
 8003374:	b082      	sub	sp, #8
 8003376:	af00      	add	r7, sp, #0
 8003378:	4603      	mov	r3, r0
 800337a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800337c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003380:	4618      	mov	r0, r3
 8003382:	f7ff ff35 	bl	80031f0 <__NVIC_EnableIRQ>
}
 8003386:	bf00      	nop
 8003388:	3708      	adds	r7, #8
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}

0800338e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800338e:	b580      	push	{r7, lr}
 8003390:	b082      	sub	sp, #8
 8003392:	af00      	add	r7, sp, #0
 8003394:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003396:	6878      	ldr	r0, [r7, #4]
 8003398:	f7ff ffa2 	bl	80032e0 <SysTick_Config>
 800339c:	4603      	mov	r3, r0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}
	...

080033a8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80033b0:	2300      	movs	r3, #0
 80033b2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80033ba:	b2db      	uxtb	r3, r3
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d005      	beq.n	80033cc <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2204      	movs	r2, #4
 80033c4:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	73fb      	strb	r3, [r7, #15]
 80033ca:	e051      	b.n	8003470 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	681a      	ldr	r2, [r3, #0]
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	f022 020e 	bic.w	r2, r2, #14
 80033da:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f022 0201 	bic.w	r2, r2, #1
 80033ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4a22      	ldr	r2, [pc, #136]	; (800347c <HAL_DMA_Abort_IT+0xd4>)
 80033f2:	4293      	cmp	r3, r2
 80033f4:	d029      	beq.n	800344a <HAL_DMA_Abort_IT+0xa2>
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a21      	ldr	r2, [pc, #132]	; (8003480 <HAL_DMA_Abort_IT+0xd8>)
 80033fc:	4293      	cmp	r3, r2
 80033fe:	d022      	beq.n	8003446 <HAL_DMA_Abort_IT+0x9e>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a1f      	ldr	r2, [pc, #124]	; (8003484 <HAL_DMA_Abort_IT+0xdc>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d01a      	beq.n	8003440 <HAL_DMA_Abort_IT+0x98>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a1e      	ldr	r2, [pc, #120]	; (8003488 <HAL_DMA_Abort_IT+0xe0>)
 8003410:	4293      	cmp	r3, r2
 8003412:	d012      	beq.n	800343a <HAL_DMA_Abort_IT+0x92>
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a1c      	ldr	r2, [pc, #112]	; (800348c <HAL_DMA_Abort_IT+0xe4>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d00a      	beq.n	8003434 <HAL_DMA_Abort_IT+0x8c>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a1b      	ldr	r2, [pc, #108]	; (8003490 <HAL_DMA_Abort_IT+0xe8>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d102      	bne.n	800342e <HAL_DMA_Abort_IT+0x86>
 8003428:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800342c:	e00e      	b.n	800344c <HAL_DMA_Abort_IT+0xa4>
 800342e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003432:	e00b      	b.n	800344c <HAL_DMA_Abort_IT+0xa4>
 8003434:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003438:	e008      	b.n	800344c <HAL_DMA_Abort_IT+0xa4>
 800343a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800343e:	e005      	b.n	800344c <HAL_DMA_Abort_IT+0xa4>
 8003440:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003444:	e002      	b.n	800344c <HAL_DMA_Abort_IT+0xa4>
 8003446:	2310      	movs	r3, #16
 8003448:	e000      	b.n	800344c <HAL_DMA_Abort_IT+0xa4>
 800344a:	2301      	movs	r3, #1
 800344c:	4a11      	ldr	r2, [pc, #68]	; (8003494 <HAL_DMA_Abort_IT+0xec>)
 800344e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2200      	movs	r2, #0
 800345c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003464:	2b00      	cmp	r3, #0
 8003466:	d003      	beq.n	8003470 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800346c:	6878      	ldr	r0, [r7, #4]
 800346e:	4798      	blx	r3
    } 
  }
  return status;
 8003470:	7bfb      	ldrb	r3, [r7, #15]
}
 8003472:	4618      	mov	r0, r3
 8003474:	3710      	adds	r7, #16
 8003476:	46bd      	mov	sp, r7
 8003478:	bd80      	pop	{r7, pc}
 800347a:	bf00      	nop
 800347c:	40020008 	.word	0x40020008
 8003480:	4002001c 	.word	0x4002001c
 8003484:	40020030 	.word	0x40020030
 8003488:	40020044 	.word	0x40020044
 800348c:	40020058 	.word	0x40020058
 8003490:	4002006c 	.word	0x4002006c
 8003494:	40020000 	.word	0x40020000

08003498 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80034a6:	b2db      	uxtb	r3, r3
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	370c      	adds	r7, #12
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bc80      	pop	{r7}
 80034b0:	4770      	bx	lr
	...

080034b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034b4:	b480      	push	{r7}
 80034b6:	b08b      	sub	sp, #44	; 0x2c
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034be:	2300      	movs	r3, #0
 80034c0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80034c2:	2300      	movs	r3, #0
 80034c4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034c6:	e169      	b.n	800379c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80034c8:	2201      	movs	r2, #1
 80034ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034cc:	fa02 f303 	lsl.w	r3, r2, r3
 80034d0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	69fa      	ldr	r2, [r7, #28]
 80034d8:	4013      	ands	r3, r2
 80034da:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80034dc:	69ba      	ldr	r2, [r7, #24]
 80034de:	69fb      	ldr	r3, [r7, #28]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	f040 8158 	bne.w	8003796 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	4a9a      	ldr	r2, [pc, #616]	; (8003754 <HAL_GPIO_Init+0x2a0>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d05e      	beq.n	80035ae <HAL_GPIO_Init+0xfa>
 80034f0:	4a98      	ldr	r2, [pc, #608]	; (8003754 <HAL_GPIO_Init+0x2a0>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d875      	bhi.n	80035e2 <HAL_GPIO_Init+0x12e>
 80034f6:	4a98      	ldr	r2, [pc, #608]	; (8003758 <HAL_GPIO_Init+0x2a4>)
 80034f8:	4293      	cmp	r3, r2
 80034fa:	d058      	beq.n	80035ae <HAL_GPIO_Init+0xfa>
 80034fc:	4a96      	ldr	r2, [pc, #600]	; (8003758 <HAL_GPIO_Init+0x2a4>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d86f      	bhi.n	80035e2 <HAL_GPIO_Init+0x12e>
 8003502:	4a96      	ldr	r2, [pc, #600]	; (800375c <HAL_GPIO_Init+0x2a8>)
 8003504:	4293      	cmp	r3, r2
 8003506:	d052      	beq.n	80035ae <HAL_GPIO_Init+0xfa>
 8003508:	4a94      	ldr	r2, [pc, #592]	; (800375c <HAL_GPIO_Init+0x2a8>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d869      	bhi.n	80035e2 <HAL_GPIO_Init+0x12e>
 800350e:	4a94      	ldr	r2, [pc, #592]	; (8003760 <HAL_GPIO_Init+0x2ac>)
 8003510:	4293      	cmp	r3, r2
 8003512:	d04c      	beq.n	80035ae <HAL_GPIO_Init+0xfa>
 8003514:	4a92      	ldr	r2, [pc, #584]	; (8003760 <HAL_GPIO_Init+0x2ac>)
 8003516:	4293      	cmp	r3, r2
 8003518:	d863      	bhi.n	80035e2 <HAL_GPIO_Init+0x12e>
 800351a:	4a92      	ldr	r2, [pc, #584]	; (8003764 <HAL_GPIO_Init+0x2b0>)
 800351c:	4293      	cmp	r3, r2
 800351e:	d046      	beq.n	80035ae <HAL_GPIO_Init+0xfa>
 8003520:	4a90      	ldr	r2, [pc, #576]	; (8003764 <HAL_GPIO_Init+0x2b0>)
 8003522:	4293      	cmp	r3, r2
 8003524:	d85d      	bhi.n	80035e2 <HAL_GPIO_Init+0x12e>
 8003526:	2b12      	cmp	r3, #18
 8003528:	d82a      	bhi.n	8003580 <HAL_GPIO_Init+0xcc>
 800352a:	2b12      	cmp	r3, #18
 800352c:	d859      	bhi.n	80035e2 <HAL_GPIO_Init+0x12e>
 800352e:	a201      	add	r2, pc, #4	; (adr r2, 8003534 <HAL_GPIO_Init+0x80>)
 8003530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003534:	080035af 	.word	0x080035af
 8003538:	08003589 	.word	0x08003589
 800353c:	0800359b 	.word	0x0800359b
 8003540:	080035dd 	.word	0x080035dd
 8003544:	080035e3 	.word	0x080035e3
 8003548:	080035e3 	.word	0x080035e3
 800354c:	080035e3 	.word	0x080035e3
 8003550:	080035e3 	.word	0x080035e3
 8003554:	080035e3 	.word	0x080035e3
 8003558:	080035e3 	.word	0x080035e3
 800355c:	080035e3 	.word	0x080035e3
 8003560:	080035e3 	.word	0x080035e3
 8003564:	080035e3 	.word	0x080035e3
 8003568:	080035e3 	.word	0x080035e3
 800356c:	080035e3 	.word	0x080035e3
 8003570:	080035e3 	.word	0x080035e3
 8003574:	080035e3 	.word	0x080035e3
 8003578:	08003591 	.word	0x08003591
 800357c:	080035a5 	.word	0x080035a5
 8003580:	4a79      	ldr	r2, [pc, #484]	; (8003768 <HAL_GPIO_Init+0x2b4>)
 8003582:	4293      	cmp	r3, r2
 8003584:	d013      	beq.n	80035ae <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003586:	e02c      	b.n	80035e2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	68db      	ldr	r3, [r3, #12]
 800358c:	623b      	str	r3, [r7, #32]
          break;
 800358e:	e029      	b.n	80035e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	3304      	adds	r3, #4
 8003596:	623b      	str	r3, [r7, #32]
          break;
 8003598:	e024      	b.n	80035e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	68db      	ldr	r3, [r3, #12]
 800359e:	3308      	adds	r3, #8
 80035a0:	623b      	str	r3, [r7, #32]
          break;
 80035a2:	e01f      	b.n	80035e4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80035a4:	683b      	ldr	r3, [r7, #0]
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	330c      	adds	r3, #12
 80035aa:	623b      	str	r3, [r7, #32]
          break;
 80035ac:	e01a      	b.n	80035e4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	689b      	ldr	r3, [r3, #8]
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d102      	bne.n	80035bc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80035b6:	2304      	movs	r3, #4
 80035b8:	623b      	str	r3, [r7, #32]
          break;
 80035ba:	e013      	b.n	80035e4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d105      	bne.n	80035d0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035c4:	2308      	movs	r3, #8
 80035c6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	69fa      	ldr	r2, [r7, #28]
 80035cc:	611a      	str	r2, [r3, #16]
          break;
 80035ce:	e009      	b.n	80035e4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80035d0:	2308      	movs	r3, #8
 80035d2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	69fa      	ldr	r2, [r7, #28]
 80035d8:	615a      	str	r2, [r3, #20]
          break;
 80035da:	e003      	b.n	80035e4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80035dc:	2300      	movs	r3, #0
 80035de:	623b      	str	r3, [r7, #32]
          break;
 80035e0:	e000      	b.n	80035e4 <HAL_GPIO_Init+0x130>
          break;
 80035e2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80035e4:	69bb      	ldr	r3, [r7, #24]
 80035e6:	2bff      	cmp	r3, #255	; 0xff
 80035e8:	d801      	bhi.n	80035ee <HAL_GPIO_Init+0x13a>
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	e001      	b.n	80035f2 <HAL_GPIO_Init+0x13e>
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	3304      	adds	r3, #4
 80035f2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	2bff      	cmp	r3, #255	; 0xff
 80035f8:	d802      	bhi.n	8003600 <HAL_GPIO_Init+0x14c>
 80035fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035fc:	009b      	lsls	r3, r3, #2
 80035fe:	e002      	b.n	8003606 <HAL_GPIO_Init+0x152>
 8003600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003602:	3b08      	subs	r3, #8
 8003604:	009b      	lsls	r3, r3, #2
 8003606:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003608:	697b      	ldr	r3, [r7, #20]
 800360a:	681a      	ldr	r2, [r3, #0]
 800360c:	210f      	movs	r1, #15
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	fa01 f303 	lsl.w	r3, r1, r3
 8003614:	43db      	mvns	r3, r3
 8003616:	401a      	ands	r2, r3
 8003618:	6a39      	ldr	r1, [r7, #32]
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	fa01 f303 	lsl.w	r3, r1, r3
 8003620:	431a      	orrs	r2, r3
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003626:	683b      	ldr	r3, [r7, #0]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800362e:	2b00      	cmp	r3, #0
 8003630:	f000 80b1 	beq.w	8003796 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003634:	4b4d      	ldr	r3, [pc, #308]	; (800376c <HAL_GPIO_Init+0x2b8>)
 8003636:	699b      	ldr	r3, [r3, #24]
 8003638:	4a4c      	ldr	r2, [pc, #304]	; (800376c <HAL_GPIO_Init+0x2b8>)
 800363a:	f043 0301 	orr.w	r3, r3, #1
 800363e:	6193      	str	r3, [r2, #24]
 8003640:	4b4a      	ldr	r3, [pc, #296]	; (800376c <HAL_GPIO_Init+0x2b8>)
 8003642:	699b      	ldr	r3, [r3, #24]
 8003644:	f003 0301 	and.w	r3, r3, #1
 8003648:	60bb      	str	r3, [r7, #8]
 800364a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800364c:	4a48      	ldr	r2, [pc, #288]	; (8003770 <HAL_GPIO_Init+0x2bc>)
 800364e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003650:	089b      	lsrs	r3, r3, #2
 8003652:	3302      	adds	r3, #2
 8003654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003658:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800365a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800365c:	f003 0303 	and.w	r3, r3, #3
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	220f      	movs	r2, #15
 8003664:	fa02 f303 	lsl.w	r3, r2, r3
 8003668:	43db      	mvns	r3, r3
 800366a:	68fa      	ldr	r2, [r7, #12]
 800366c:	4013      	ands	r3, r2
 800366e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	4a40      	ldr	r2, [pc, #256]	; (8003774 <HAL_GPIO_Init+0x2c0>)
 8003674:	4293      	cmp	r3, r2
 8003676:	d013      	beq.n	80036a0 <HAL_GPIO_Init+0x1ec>
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	4a3f      	ldr	r2, [pc, #252]	; (8003778 <HAL_GPIO_Init+0x2c4>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d00d      	beq.n	800369c <HAL_GPIO_Init+0x1e8>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	4a3e      	ldr	r2, [pc, #248]	; (800377c <HAL_GPIO_Init+0x2c8>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d007      	beq.n	8003698 <HAL_GPIO_Init+0x1e4>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	4a3d      	ldr	r2, [pc, #244]	; (8003780 <HAL_GPIO_Init+0x2cc>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d101      	bne.n	8003694 <HAL_GPIO_Init+0x1e0>
 8003690:	2303      	movs	r3, #3
 8003692:	e006      	b.n	80036a2 <HAL_GPIO_Init+0x1ee>
 8003694:	2304      	movs	r3, #4
 8003696:	e004      	b.n	80036a2 <HAL_GPIO_Init+0x1ee>
 8003698:	2302      	movs	r3, #2
 800369a:	e002      	b.n	80036a2 <HAL_GPIO_Init+0x1ee>
 800369c:	2301      	movs	r3, #1
 800369e:	e000      	b.n	80036a2 <HAL_GPIO_Init+0x1ee>
 80036a0:	2300      	movs	r3, #0
 80036a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036a4:	f002 0203 	and.w	r2, r2, #3
 80036a8:	0092      	lsls	r2, r2, #2
 80036aa:	4093      	lsls	r3, r2
 80036ac:	68fa      	ldr	r2, [r7, #12]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80036b2:	492f      	ldr	r1, [pc, #188]	; (8003770 <HAL_GPIO_Init+0x2bc>)
 80036b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b6:	089b      	lsrs	r3, r3, #2
 80036b8:	3302      	adds	r3, #2
 80036ba:	68fa      	ldr	r2, [r7, #12]
 80036bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d006      	beq.n	80036da <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80036cc:	4b2d      	ldr	r3, [pc, #180]	; (8003784 <HAL_GPIO_Init+0x2d0>)
 80036ce:	689a      	ldr	r2, [r3, #8]
 80036d0:	492c      	ldr	r1, [pc, #176]	; (8003784 <HAL_GPIO_Init+0x2d0>)
 80036d2:	69bb      	ldr	r3, [r7, #24]
 80036d4:	4313      	orrs	r3, r2
 80036d6:	608b      	str	r3, [r1, #8]
 80036d8:	e006      	b.n	80036e8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80036da:	4b2a      	ldr	r3, [pc, #168]	; (8003784 <HAL_GPIO_Init+0x2d0>)
 80036dc:	689a      	ldr	r2, [r3, #8]
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	43db      	mvns	r3, r3
 80036e2:	4928      	ldr	r1, [pc, #160]	; (8003784 <HAL_GPIO_Init+0x2d0>)
 80036e4:	4013      	ands	r3, r2
 80036e6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d006      	beq.n	8003702 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80036f4:	4b23      	ldr	r3, [pc, #140]	; (8003784 <HAL_GPIO_Init+0x2d0>)
 80036f6:	68da      	ldr	r2, [r3, #12]
 80036f8:	4922      	ldr	r1, [pc, #136]	; (8003784 <HAL_GPIO_Init+0x2d0>)
 80036fa:	69bb      	ldr	r3, [r7, #24]
 80036fc:	4313      	orrs	r3, r2
 80036fe:	60cb      	str	r3, [r1, #12]
 8003700:	e006      	b.n	8003710 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003702:	4b20      	ldr	r3, [pc, #128]	; (8003784 <HAL_GPIO_Init+0x2d0>)
 8003704:	68da      	ldr	r2, [r3, #12]
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	43db      	mvns	r3, r3
 800370a:	491e      	ldr	r1, [pc, #120]	; (8003784 <HAL_GPIO_Init+0x2d0>)
 800370c:	4013      	ands	r3, r2
 800370e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003718:	2b00      	cmp	r3, #0
 800371a:	d006      	beq.n	800372a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800371c:	4b19      	ldr	r3, [pc, #100]	; (8003784 <HAL_GPIO_Init+0x2d0>)
 800371e:	685a      	ldr	r2, [r3, #4]
 8003720:	4918      	ldr	r1, [pc, #96]	; (8003784 <HAL_GPIO_Init+0x2d0>)
 8003722:	69bb      	ldr	r3, [r7, #24]
 8003724:	4313      	orrs	r3, r2
 8003726:	604b      	str	r3, [r1, #4]
 8003728:	e006      	b.n	8003738 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800372a:	4b16      	ldr	r3, [pc, #88]	; (8003784 <HAL_GPIO_Init+0x2d0>)
 800372c:	685a      	ldr	r2, [r3, #4]
 800372e:	69bb      	ldr	r3, [r7, #24]
 8003730:	43db      	mvns	r3, r3
 8003732:	4914      	ldr	r1, [pc, #80]	; (8003784 <HAL_GPIO_Init+0x2d0>)
 8003734:	4013      	ands	r3, r2
 8003736:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003740:	2b00      	cmp	r3, #0
 8003742:	d021      	beq.n	8003788 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003744:	4b0f      	ldr	r3, [pc, #60]	; (8003784 <HAL_GPIO_Init+0x2d0>)
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	490e      	ldr	r1, [pc, #56]	; (8003784 <HAL_GPIO_Init+0x2d0>)
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	4313      	orrs	r3, r2
 800374e:	600b      	str	r3, [r1, #0]
 8003750:	e021      	b.n	8003796 <HAL_GPIO_Init+0x2e2>
 8003752:	bf00      	nop
 8003754:	10320000 	.word	0x10320000
 8003758:	10310000 	.word	0x10310000
 800375c:	10220000 	.word	0x10220000
 8003760:	10210000 	.word	0x10210000
 8003764:	10120000 	.word	0x10120000
 8003768:	10110000 	.word	0x10110000
 800376c:	40021000 	.word	0x40021000
 8003770:	40010000 	.word	0x40010000
 8003774:	40010800 	.word	0x40010800
 8003778:	40010c00 	.word	0x40010c00
 800377c:	40011000 	.word	0x40011000
 8003780:	40011400 	.word	0x40011400
 8003784:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003788:	4b0b      	ldr	r3, [pc, #44]	; (80037b8 <HAL_GPIO_Init+0x304>)
 800378a:	681a      	ldr	r2, [r3, #0]
 800378c:	69bb      	ldr	r3, [r7, #24]
 800378e:	43db      	mvns	r3, r3
 8003790:	4909      	ldr	r1, [pc, #36]	; (80037b8 <HAL_GPIO_Init+0x304>)
 8003792:	4013      	ands	r3, r2
 8003794:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003798:	3301      	adds	r3, #1
 800379a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800379c:	683b      	ldr	r3, [r7, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037a2:	fa22 f303 	lsr.w	r3, r2, r3
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	f47f ae8e 	bne.w	80034c8 <HAL_GPIO_Init+0x14>
  }
}
 80037ac:	bf00      	nop
 80037ae:	bf00      	nop
 80037b0:	372c      	adds	r7, #44	; 0x2c
 80037b2:	46bd      	mov	sp, r7
 80037b4:	bc80      	pop	{r7}
 80037b6:	4770      	bx	lr
 80037b8:	40010400 	.word	0x40010400

080037bc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80037bc:	b480      	push	{r7}
 80037be:	b085      	sub	sp, #20
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	460b      	mov	r3, r1
 80037c6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	689a      	ldr	r2, [r3, #8]
 80037cc:	887b      	ldrh	r3, [r7, #2]
 80037ce:	4013      	ands	r3, r2
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d002      	beq.n	80037da <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80037d4:	2301      	movs	r3, #1
 80037d6:	73fb      	strb	r3, [r7, #15]
 80037d8:	e001      	b.n	80037de <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80037da:	2300      	movs	r3, #0
 80037dc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80037de:	7bfb      	ldrb	r3, [r7, #15]
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3714      	adds	r7, #20
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bc80      	pop	{r7}
 80037e8:	4770      	bx	lr

080037ea <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80037ea:	b480      	push	{r7}
 80037ec:	b083      	sub	sp, #12
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
 80037f2:	460b      	mov	r3, r1
 80037f4:	807b      	strh	r3, [r7, #2]
 80037f6:	4613      	mov	r3, r2
 80037f8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80037fa:	787b      	ldrb	r3, [r7, #1]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d003      	beq.n	8003808 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003800:	887a      	ldrh	r2, [r7, #2]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003806:	e003      	b.n	8003810 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003808:	887b      	ldrh	r3, [r7, #2]
 800380a:	041a      	lsls	r2, r3, #16
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	611a      	str	r2, [r3, #16]
}
 8003810:	bf00      	nop
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	bc80      	pop	{r7}
 8003818:	4770      	bx	lr
	...

0800381c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2b00      	cmp	r3, #0
 8003828:	d101      	bne.n	800382e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e12b      	b.n	8003a86 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b00      	cmp	r3, #0
 8003838:	d106      	bne.n	8003848 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	2200      	movs	r2, #0
 800383e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f7fe fd72 	bl	800232c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2224      	movs	r2, #36	; 0x24
 800384c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f022 0201 	bic.w	r2, r2, #1
 800385e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800386e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	681a      	ldr	r2, [r3, #0]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800387e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003880:	f002 fd3e 	bl	8006300 <HAL_RCC_GetPCLK1Freq>
 8003884:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	4a81      	ldr	r2, [pc, #516]	; (8003a90 <HAL_I2C_Init+0x274>)
 800388c:	4293      	cmp	r3, r2
 800388e:	d807      	bhi.n	80038a0 <HAL_I2C_Init+0x84>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	4a80      	ldr	r2, [pc, #512]	; (8003a94 <HAL_I2C_Init+0x278>)
 8003894:	4293      	cmp	r3, r2
 8003896:	bf94      	ite	ls
 8003898:	2301      	movls	r3, #1
 800389a:	2300      	movhi	r3, #0
 800389c:	b2db      	uxtb	r3, r3
 800389e:	e006      	b.n	80038ae <HAL_I2C_Init+0x92>
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	4a7d      	ldr	r2, [pc, #500]	; (8003a98 <HAL_I2C_Init+0x27c>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	bf94      	ite	ls
 80038a8:	2301      	movls	r3, #1
 80038aa:	2300      	movhi	r3, #0
 80038ac:	b2db      	uxtb	r3, r3
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d001      	beq.n	80038b6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e0e7      	b.n	8003a86 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	4a78      	ldr	r2, [pc, #480]	; (8003a9c <HAL_I2C_Init+0x280>)
 80038ba:	fba2 2303 	umull	r2, r3, r2, r3
 80038be:	0c9b      	lsrs	r3, r3, #18
 80038c0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	68ba      	ldr	r2, [r7, #8]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6a1b      	ldr	r3, [r3, #32]
 80038dc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	4a6a      	ldr	r2, [pc, #424]	; (8003a90 <HAL_I2C_Init+0x274>)
 80038e6:	4293      	cmp	r3, r2
 80038e8:	d802      	bhi.n	80038f0 <HAL_I2C_Init+0xd4>
 80038ea:	68bb      	ldr	r3, [r7, #8]
 80038ec:	3301      	adds	r3, #1
 80038ee:	e009      	b.n	8003904 <HAL_I2C_Init+0xe8>
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80038f6:	fb02 f303 	mul.w	r3, r2, r3
 80038fa:	4a69      	ldr	r2, [pc, #420]	; (8003aa0 <HAL_I2C_Init+0x284>)
 80038fc:	fba2 2303 	umull	r2, r3, r2, r3
 8003900:	099b      	lsrs	r3, r3, #6
 8003902:	3301      	adds	r3, #1
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	6812      	ldr	r2, [r2, #0]
 8003908:	430b      	orrs	r3, r1
 800390a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	69db      	ldr	r3, [r3, #28]
 8003912:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003916:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	495c      	ldr	r1, [pc, #368]	; (8003a90 <HAL_I2C_Init+0x274>)
 8003920:	428b      	cmp	r3, r1
 8003922:	d819      	bhi.n	8003958 <HAL_I2C_Init+0x13c>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	1e59      	subs	r1, r3, #1
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003932:	1c59      	adds	r1, r3, #1
 8003934:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003938:	400b      	ands	r3, r1
 800393a:	2b00      	cmp	r3, #0
 800393c:	d00a      	beq.n	8003954 <HAL_I2C_Init+0x138>
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	1e59      	subs	r1, r3, #1
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	005b      	lsls	r3, r3, #1
 8003948:	fbb1 f3f3 	udiv	r3, r1, r3
 800394c:	3301      	adds	r3, #1
 800394e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003952:	e051      	b.n	80039f8 <HAL_I2C_Init+0x1dc>
 8003954:	2304      	movs	r3, #4
 8003956:	e04f      	b.n	80039f8 <HAL_I2C_Init+0x1dc>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d111      	bne.n	8003984 <HAL_I2C_Init+0x168>
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	1e58      	subs	r0, r3, #1
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6859      	ldr	r1, [r3, #4]
 8003968:	460b      	mov	r3, r1
 800396a:	005b      	lsls	r3, r3, #1
 800396c:	440b      	add	r3, r1
 800396e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003972:	3301      	adds	r3, #1
 8003974:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003978:	2b00      	cmp	r3, #0
 800397a:	bf0c      	ite	eq
 800397c:	2301      	moveq	r3, #1
 800397e:	2300      	movne	r3, #0
 8003980:	b2db      	uxtb	r3, r3
 8003982:	e012      	b.n	80039aa <HAL_I2C_Init+0x18e>
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	1e58      	subs	r0, r3, #1
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6859      	ldr	r1, [r3, #4]
 800398c:	460b      	mov	r3, r1
 800398e:	009b      	lsls	r3, r3, #2
 8003990:	440b      	add	r3, r1
 8003992:	0099      	lsls	r1, r3, #2
 8003994:	440b      	add	r3, r1
 8003996:	fbb0 f3f3 	udiv	r3, r0, r3
 800399a:	3301      	adds	r3, #1
 800399c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	bf0c      	ite	eq
 80039a4:	2301      	moveq	r3, #1
 80039a6:	2300      	movne	r3, #0
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d001      	beq.n	80039b2 <HAL_I2C_Init+0x196>
 80039ae:	2301      	movs	r3, #1
 80039b0:	e022      	b.n	80039f8 <HAL_I2C_Init+0x1dc>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d10e      	bne.n	80039d8 <HAL_I2C_Init+0x1bc>
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	1e58      	subs	r0, r3, #1
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	6859      	ldr	r1, [r3, #4]
 80039c2:	460b      	mov	r3, r1
 80039c4:	005b      	lsls	r3, r3, #1
 80039c6:	440b      	add	r3, r1
 80039c8:	fbb0 f3f3 	udiv	r3, r0, r3
 80039cc:	3301      	adds	r3, #1
 80039ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80039d6:	e00f      	b.n	80039f8 <HAL_I2C_Init+0x1dc>
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	1e58      	subs	r0, r3, #1
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6859      	ldr	r1, [r3, #4]
 80039e0:	460b      	mov	r3, r1
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	440b      	add	r3, r1
 80039e6:	0099      	lsls	r1, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80039ee:	3301      	adds	r3, #1
 80039f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039f4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039f8:	6879      	ldr	r1, [r7, #4]
 80039fa:	6809      	ldr	r1, [r1, #0]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	69da      	ldr	r2, [r3, #28]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	431a      	orrs	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	430a      	orrs	r2, r1
 8003a1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	689b      	ldr	r3, [r3, #8]
 8003a22:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003a26:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	6911      	ldr	r1, [r2, #16]
 8003a2e:	687a      	ldr	r2, [r7, #4]
 8003a30:	68d2      	ldr	r2, [r2, #12]
 8003a32:	4311      	orrs	r1, r2
 8003a34:	687a      	ldr	r2, [r7, #4]
 8003a36:	6812      	ldr	r2, [r2, #0]
 8003a38:	430b      	orrs	r3, r1
 8003a3a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	68db      	ldr	r3, [r3, #12]
 8003a42:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	695a      	ldr	r2, [r3, #20]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	699b      	ldr	r3, [r3, #24]
 8003a4e:	431a      	orrs	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	430a      	orrs	r2, r1
 8003a56:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681a      	ldr	r2, [r3, #0]
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f042 0201 	orr.w	r2, r2, #1
 8003a66:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2220      	movs	r2, #32
 8003a72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003a84:	2300      	movs	r3, #0
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	3710      	adds	r7, #16
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	000186a0 	.word	0x000186a0
 8003a94:	001e847f 	.word	0x001e847f
 8003a98:	003d08ff 	.word	0x003d08ff
 8003a9c:	431bde83 	.word	0x431bde83
 8003aa0:	10624dd3 	.word	0x10624dd3

08003aa4 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	695b      	ldr	r3, [r3, #20]
 8003ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ab6:	2b80      	cmp	r3, #128	; 0x80
 8003ab8:	d103      	bne.n	8003ac2 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	2200      	movs	r2, #0
 8003ac0:	611a      	str	r2, [r3, #16]
  }
}
 8003ac2:	bf00      	nop
 8003ac4:	370c      	adds	r7, #12
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bc80      	pop	{r7}
 8003aca:	4770      	bx	lr

08003acc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b088      	sub	sp, #32
 8003ad0:	af02      	add	r7, sp, #8
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	607a      	str	r2, [r7, #4]
 8003ad6:	461a      	mov	r2, r3
 8003ad8:	460b      	mov	r3, r1
 8003ada:	817b      	strh	r3, [r7, #10]
 8003adc:	4613      	mov	r3, r2
 8003ade:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003ae0:	f7fe fdf4 	bl	80026cc <HAL_GetTick>
 8003ae4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b20      	cmp	r3, #32
 8003af0:	f040 80e0 	bne.w	8003cb4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	9300      	str	r3, [sp, #0]
 8003af8:	2319      	movs	r3, #25
 8003afa:	2201      	movs	r2, #1
 8003afc:	4970      	ldr	r1, [pc, #448]	; (8003cc0 <HAL_I2C_Master_Transmit+0x1f4>)
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	f001 fe12 	bl	8005728 <I2C_WaitOnFlagUntilTimeout>
 8003b04:	4603      	mov	r3, r0
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d001      	beq.n	8003b0e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003b0a:	2302      	movs	r3, #2
 8003b0c:	e0d3      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d101      	bne.n	8003b1c <HAL_I2C_Master_Transmit+0x50>
 8003b18:	2302      	movs	r3, #2
 8003b1a:	e0cc      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x1ea>
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f003 0301 	and.w	r3, r3, #1
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d007      	beq.n	8003b42 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f042 0201 	orr.w	r2, r2, #1
 8003b40:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681a      	ldr	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b50:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2221      	movs	r2, #33	; 0x21
 8003b56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	2210      	movs	r2, #16
 8003b5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	2200      	movs	r2, #0
 8003b66:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	893a      	ldrh	r2, [r7, #8]
 8003b72:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b78:	b29a      	uxth	r2, r3
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	4a50      	ldr	r2, [pc, #320]	; (8003cc4 <HAL_I2C_Master_Transmit+0x1f8>)
 8003b82:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003b84:	8979      	ldrh	r1, [r7, #10]
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	6a3a      	ldr	r2, [r7, #32]
 8003b8a:	68f8      	ldr	r0, [r7, #12]
 8003b8c:	f001 fca2 	bl	80054d4 <I2C_MasterRequestWrite>
 8003b90:	4603      	mov	r3, r0
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d001      	beq.n	8003b9a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003b96:	2301      	movs	r3, #1
 8003b98:	e08d      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	613b      	str	r3, [r7, #16]
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	613b      	str	r3, [r7, #16]
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	699b      	ldr	r3, [r3, #24]
 8003bac:	613b      	str	r3, [r7, #16]
 8003bae:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003bb0:	e066      	b.n	8003c80 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003bb2:	697a      	ldr	r2, [r7, #20]
 8003bb4:	6a39      	ldr	r1, [r7, #32]
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f001 fed0 	bl	800595c <I2C_WaitOnTXEFlagUntilTimeout>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d00d      	beq.n	8003bde <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc6:	2b04      	cmp	r3, #4
 8003bc8:	d107      	bne.n	8003bda <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bd8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e06b      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be2:	781a      	ldrb	r2, [r3, #0]
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bee:	1c5a      	adds	r2, r3, #1
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bf8:	b29b      	uxth	r3, r3
 8003bfa:	3b01      	subs	r3, #1
 8003bfc:	b29a      	uxth	r2, r3
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c06:	3b01      	subs	r3, #1
 8003c08:	b29a      	uxth	r2, r3
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	f003 0304 	and.w	r3, r3, #4
 8003c18:	2b04      	cmp	r3, #4
 8003c1a:	d11b      	bne.n	8003c54 <HAL_I2C_Master_Transmit+0x188>
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d017      	beq.n	8003c54 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c28:	781a      	ldrb	r2, [r3, #0]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c34:	1c5a      	adds	r2, r3, #1
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	3b01      	subs	r3, #1
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c4c:	3b01      	subs	r3, #1
 8003c4e:	b29a      	uxth	r2, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c54:	697a      	ldr	r2, [r7, #20]
 8003c56:	6a39      	ldr	r1, [r7, #32]
 8003c58:	68f8      	ldr	r0, [r7, #12]
 8003c5a:	f001 fec7 	bl	80059ec <I2C_WaitOnBTFFlagUntilTimeout>
 8003c5e:	4603      	mov	r3, r0
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d00d      	beq.n	8003c80 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c68:	2b04      	cmp	r3, #4
 8003c6a:	d107      	bne.n	8003c7c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	681a      	ldr	r2, [r3, #0]
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c7a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e01a      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d194      	bne.n	8003bb2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c96:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2220      	movs	r2, #32
 8003c9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	e000      	b.n	8003cb6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003cb4:	2302      	movs	r3, #2
  }
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3718      	adds	r7, #24
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	00100002 	.word	0x00100002
 8003cc4:	ffff0000 	.word	0xffff0000

08003cc8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b088      	sub	sp, #32
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ce8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cf0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003cf2:	7bfb      	ldrb	r3, [r7, #15]
 8003cf4:	2b10      	cmp	r3, #16
 8003cf6:	d003      	beq.n	8003d00 <HAL_I2C_EV_IRQHandler+0x38>
 8003cf8:	7bfb      	ldrb	r3, [r7, #15]
 8003cfa:	2b40      	cmp	r3, #64	; 0x40
 8003cfc:	f040 80c1 	bne.w	8003e82 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003d10:	69fb      	ldr	r3, [r7, #28]
 8003d12:	f003 0301 	and.w	r3, r3, #1
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d10d      	bne.n	8003d36 <HAL_I2C_EV_IRQHandler+0x6e>
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003d20:	d003      	beq.n	8003d2a <HAL_I2C_EV_IRQHandler+0x62>
 8003d22:	693b      	ldr	r3, [r7, #16]
 8003d24:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003d28:	d101      	bne.n	8003d2e <HAL_I2C_EV_IRQHandler+0x66>
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e000      	b.n	8003d30 <HAL_I2C_EV_IRQHandler+0x68>
 8003d2e:	2300      	movs	r3, #0
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	f000 8132 	beq.w	8003f9a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d36:	69fb      	ldr	r3, [r7, #28]
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d00c      	beq.n	8003d5a <HAL_I2C_EV_IRQHandler+0x92>
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	0a5b      	lsrs	r3, r3, #9
 8003d44:	f003 0301 	and.w	r3, r3, #1
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d006      	beq.n	8003d5a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003d4c:	6878      	ldr	r0, [r7, #4]
 8003d4e:	f001 fef5 	bl	8005b3c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003d52:	6878      	ldr	r0, [r7, #4]
 8003d54:	f000 fd99 	bl	800488a <I2C_Master_SB>
 8003d58:	e092      	b.n	8003e80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d5a:	69fb      	ldr	r3, [r7, #28]
 8003d5c:	08db      	lsrs	r3, r3, #3
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d009      	beq.n	8003d7a <HAL_I2C_EV_IRQHandler+0xb2>
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	0a5b      	lsrs	r3, r3, #9
 8003d6a:	f003 0301 	and.w	r3, r3, #1
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d003      	beq.n	8003d7a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f000 fe0e 	bl	8004994 <I2C_Master_ADD10>
 8003d78:	e082      	b.n	8003e80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	085b      	lsrs	r3, r3, #1
 8003d7e:	f003 0301 	and.w	r3, r3, #1
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d009      	beq.n	8003d9a <HAL_I2C_EV_IRQHandler+0xd2>
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	0a5b      	lsrs	r3, r3, #9
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d003      	beq.n	8003d9a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 fe27 	bl	80049e6 <I2C_Master_ADDR>
 8003d98:	e072      	b.n	8003e80 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003d9a:	69bb      	ldr	r3, [r7, #24]
 8003d9c:	089b      	lsrs	r3, r3, #2
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d03b      	beq.n	8003e1e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003db0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003db4:	f000 80f3 	beq.w	8003f9e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	09db      	lsrs	r3, r3, #7
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d00f      	beq.n	8003de4 <HAL_I2C_EV_IRQHandler+0x11c>
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	0a9b      	lsrs	r3, r3, #10
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d009      	beq.n	8003de4 <HAL_I2C_EV_IRQHandler+0x11c>
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	089b      	lsrs	r3, r3, #2
 8003dd4:	f003 0301 	and.w	r3, r3, #1
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d103      	bne.n	8003de4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 f9f1 	bl	80041c4 <I2C_MasterTransmit_TXE>
 8003de2:	e04d      	b.n	8003e80 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003de4:	69fb      	ldr	r3, [r7, #28]
 8003de6:	089b      	lsrs	r3, r3, #2
 8003de8:	f003 0301 	and.w	r3, r3, #1
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	f000 80d6 	beq.w	8003f9e <HAL_I2C_EV_IRQHandler+0x2d6>
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	0a5b      	lsrs	r3, r3, #9
 8003df6:	f003 0301 	and.w	r3, r3, #1
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	f000 80cf 	beq.w	8003f9e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003e00:	7bbb      	ldrb	r3, [r7, #14]
 8003e02:	2b21      	cmp	r3, #33	; 0x21
 8003e04:	d103      	bne.n	8003e0e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f000 fa78 	bl	80042fc <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e0c:	e0c7      	b.n	8003f9e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003e0e:	7bfb      	ldrb	r3, [r7, #15]
 8003e10:	2b40      	cmp	r3, #64	; 0x40
 8003e12:	f040 80c4 	bne.w	8003f9e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	f000 fae6 	bl	80043e8 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e1c:	e0bf      	b.n	8003f9e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	685b      	ldr	r3, [r3, #4]
 8003e24:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003e28:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003e2c:	f000 80b7 	beq.w	8003f9e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e30:	69fb      	ldr	r3, [r7, #28]
 8003e32:	099b      	lsrs	r3, r3, #6
 8003e34:	f003 0301 	and.w	r3, r3, #1
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d00f      	beq.n	8003e5c <HAL_I2C_EV_IRQHandler+0x194>
 8003e3c:	697b      	ldr	r3, [r7, #20]
 8003e3e:	0a9b      	lsrs	r3, r3, #10
 8003e40:	f003 0301 	and.w	r3, r3, #1
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d009      	beq.n	8003e5c <HAL_I2C_EV_IRQHandler+0x194>
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	089b      	lsrs	r3, r3, #2
 8003e4c:	f003 0301 	and.w	r3, r3, #1
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d103      	bne.n	8003e5c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f000 fb5f 	bl	8004518 <I2C_MasterReceive_RXNE>
 8003e5a:	e011      	b.n	8003e80 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e5c:	69fb      	ldr	r3, [r7, #28]
 8003e5e:	089b      	lsrs	r3, r3, #2
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	f000 809a 	beq.w	8003f9e <HAL_I2C_EV_IRQHandler+0x2d6>
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	0a5b      	lsrs	r3, r3, #9
 8003e6e:	f003 0301 	and.w	r3, r3, #1
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	f000 8093 	beq.w	8003f9e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f000 fc15 	bl	80046a8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e7e:	e08e      	b.n	8003f9e <HAL_I2C_EV_IRQHandler+0x2d6>
 8003e80:	e08d      	b.n	8003f9e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d004      	beq.n	8003e94 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	695b      	ldr	r3, [r3, #20]
 8003e90:	61fb      	str	r3, [r7, #28]
 8003e92:	e007      	b.n	8003ea4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	695b      	ldr	r3, [r3, #20]
 8003ea2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ea4:	69fb      	ldr	r3, [r7, #28]
 8003ea6:	085b      	lsrs	r3, r3, #1
 8003ea8:	f003 0301 	and.w	r3, r3, #1
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d012      	beq.n	8003ed6 <HAL_I2C_EV_IRQHandler+0x20e>
 8003eb0:	697b      	ldr	r3, [r7, #20]
 8003eb2:	0a5b      	lsrs	r3, r3, #9
 8003eb4:	f003 0301 	and.w	r3, r3, #1
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d00c      	beq.n	8003ed6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d003      	beq.n	8003ecc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003ecc:	69b9      	ldr	r1, [r7, #24]
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 ffe0 	bl	8004e94 <I2C_Slave_ADDR>
 8003ed4:	e066      	b.n	8003fa4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	091b      	lsrs	r3, r3, #4
 8003eda:	f003 0301 	and.w	r3, r3, #1
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d009      	beq.n	8003ef6 <HAL_I2C_EV_IRQHandler+0x22e>
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	0a5b      	lsrs	r3, r3, #9
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d003      	beq.n	8003ef6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003eee:	6878      	ldr	r0, [r7, #4]
 8003ef0:	f001 f81a 	bl	8004f28 <I2C_Slave_STOPF>
 8003ef4:	e056      	b.n	8003fa4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003ef6:	7bbb      	ldrb	r3, [r7, #14]
 8003ef8:	2b21      	cmp	r3, #33	; 0x21
 8003efa:	d002      	beq.n	8003f02 <HAL_I2C_EV_IRQHandler+0x23a>
 8003efc:	7bbb      	ldrb	r3, [r7, #14]
 8003efe:	2b29      	cmp	r3, #41	; 0x29
 8003f00:	d125      	bne.n	8003f4e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f02:	69fb      	ldr	r3, [r7, #28]
 8003f04:	09db      	lsrs	r3, r3, #7
 8003f06:	f003 0301 	and.w	r3, r3, #1
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00f      	beq.n	8003f2e <HAL_I2C_EV_IRQHandler+0x266>
 8003f0e:	697b      	ldr	r3, [r7, #20]
 8003f10:	0a9b      	lsrs	r3, r3, #10
 8003f12:	f003 0301 	and.w	r3, r3, #1
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d009      	beq.n	8003f2e <HAL_I2C_EV_IRQHandler+0x266>
 8003f1a:	69fb      	ldr	r3, [r7, #28]
 8003f1c:	089b      	lsrs	r3, r3, #2
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d103      	bne.n	8003f2e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f000 fef8 	bl	8004d1c <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f2c:	e039      	b.n	8003fa2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	089b      	lsrs	r3, r3, #2
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d033      	beq.n	8003fa2 <HAL_I2C_EV_IRQHandler+0x2da>
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	0a5b      	lsrs	r3, r3, #9
 8003f3e:	f003 0301 	and.w	r3, r3, #1
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d02d      	beq.n	8003fa2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f000 ff25 	bl	8004d96 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f4c:	e029      	b.n	8003fa2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003f4e:	69fb      	ldr	r3, [r7, #28]
 8003f50:	099b      	lsrs	r3, r3, #6
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d00f      	beq.n	8003f7a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	0a9b      	lsrs	r3, r3, #10
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d009      	beq.n	8003f7a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003f66:	69fb      	ldr	r3, [r7, #28]
 8003f68:	089b      	lsrs	r3, r3, #2
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d103      	bne.n	8003f7a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f000 ff2f 	bl	8004dd6 <I2C_SlaveReceive_RXNE>
 8003f78:	e014      	b.n	8003fa4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	089b      	lsrs	r3, r3, #2
 8003f7e:	f003 0301 	and.w	r3, r3, #1
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d00e      	beq.n	8003fa4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	0a5b      	lsrs	r3, r3, #9
 8003f8a:	f003 0301 	and.w	r3, r3, #1
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d008      	beq.n	8003fa4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 ff5d 	bl	8004e52 <I2C_SlaveReceive_BTF>
 8003f98:	e004      	b.n	8003fa4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003f9a:	bf00      	nop
 8003f9c:	e002      	b.n	8003fa4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003f9e:	bf00      	nop
 8003fa0:	e000      	b.n	8003fa4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003fa2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003fa4:	3720      	adds	r7, #32
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	bd80      	pop	{r7, pc}

08003faa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b08a      	sub	sp, #40	; 0x28
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	695b      	ldr	r3, [r3, #20]
 8003fb8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003fcc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003fce:	6a3b      	ldr	r3, [r7, #32]
 8003fd0:	0a1b      	lsrs	r3, r3, #8
 8003fd2:	f003 0301 	and.w	r3, r3, #1
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d016      	beq.n	8004008 <HAL_I2C_ER_IRQHandler+0x5e>
 8003fda:	69fb      	ldr	r3, [r7, #28]
 8003fdc:	0a1b      	lsrs	r3, r3, #8
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d010      	beq.n	8004008 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003fe6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fe8:	f043 0301 	orr.w	r3, r3, #1
 8003fec:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003ff6:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004006:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004008:	6a3b      	ldr	r3, [r7, #32]
 800400a:	0a5b      	lsrs	r3, r3, #9
 800400c:	f003 0301 	and.w	r3, r3, #1
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00e      	beq.n	8004032 <HAL_I2C_ER_IRQHandler+0x88>
 8004014:	69fb      	ldr	r3, [r7, #28]
 8004016:	0a1b      	lsrs	r3, r3, #8
 8004018:	f003 0301 	and.w	r3, r3, #1
 800401c:	2b00      	cmp	r3, #0
 800401e:	d008      	beq.n	8004032 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004022:	f043 0302 	orr.w	r3, r3, #2
 8004026:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004030:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004032:	6a3b      	ldr	r3, [r7, #32]
 8004034:	0a9b      	lsrs	r3, r3, #10
 8004036:	f003 0301 	and.w	r3, r3, #1
 800403a:	2b00      	cmp	r3, #0
 800403c:	d03f      	beq.n	80040be <HAL_I2C_ER_IRQHandler+0x114>
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	0a1b      	lsrs	r3, r3, #8
 8004042:	f003 0301 	and.w	r3, r3, #1
 8004046:	2b00      	cmp	r3, #0
 8004048:	d039      	beq.n	80040be <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 800404a:	7efb      	ldrb	r3, [r7, #27]
 800404c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004052:	b29b      	uxth	r3, r3
 8004054:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800405c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004062:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004064:	7ebb      	ldrb	r3, [r7, #26]
 8004066:	2b20      	cmp	r3, #32
 8004068:	d112      	bne.n	8004090 <HAL_I2C_ER_IRQHandler+0xe6>
 800406a:	697b      	ldr	r3, [r7, #20]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d10f      	bne.n	8004090 <HAL_I2C_ER_IRQHandler+0xe6>
 8004070:	7cfb      	ldrb	r3, [r7, #19]
 8004072:	2b21      	cmp	r3, #33	; 0x21
 8004074:	d008      	beq.n	8004088 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8004076:	7cfb      	ldrb	r3, [r7, #19]
 8004078:	2b29      	cmp	r3, #41	; 0x29
 800407a:	d005      	beq.n	8004088 <HAL_I2C_ER_IRQHandler+0xde>
 800407c:	7cfb      	ldrb	r3, [r7, #19]
 800407e:	2b28      	cmp	r3, #40	; 0x28
 8004080:	d106      	bne.n	8004090 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	2b21      	cmp	r3, #33	; 0x21
 8004086:	d103      	bne.n	8004090 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8004088:	6878      	ldr	r0, [r7, #4]
 800408a:	f001 f87d 	bl	8005188 <I2C_Slave_AF>
 800408e:	e016      	b.n	80040be <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004098:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800409a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800409c:	f043 0304 	orr.w	r3, r3, #4
 80040a0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80040a2:	7efb      	ldrb	r3, [r7, #27]
 80040a4:	2b10      	cmp	r3, #16
 80040a6:	d002      	beq.n	80040ae <HAL_I2C_ER_IRQHandler+0x104>
 80040a8:	7efb      	ldrb	r3, [r7, #27]
 80040aa:	2b40      	cmp	r3, #64	; 0x40
 80040ac:	d107      	bne.n	80040be <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681a      	ldr	r2, [r3, #0]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040bc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80040be:	6a3b      	ldr	r3, [r7, #32]
 80040c0:	0adb      	lsrs	r3, r3, #11
 80040c2:	f003 0301 	and.w	r3, r3, #1
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00e      	beq.n	80040e8 <HAL_I2C_ER_IRQHandler+0x13e>
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	0a1b      	lsrs	r3, r3, #8
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d008      	beq.n	80040e8 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80040d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d8:	f043 0308 	orr.w	r3, r3, #8
 80040dc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80040e6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80040e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d008      	beq.n	8004100 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f4:	431a      	orrs	r2, r3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f001 f8b8 	bl	8005270 <I2C_ITError>
  }
}
 8004100:	bf00      	nop
 8004102:	3728      	adds	r7, #40	; 0x28
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	bc80      	pop	{r7}
 8004118:	4770      	bx	lr

0800411a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800411a:	b480      	push	{r7}
 800411c:	b083      	sub	sp, #12
 800411e:	af00      	add	r7, sp, #0
 8004120:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8004122:	bf00      	nop
 8004124:	370c      	adds	r7, #12
 8004126:	46bd      	mov	sp, r7
 8004128:	bc80      	pop	{r7}
 800412a:	4770      	bx	lr

0800412c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800412c:	b480      	push	{r7}
 800412e:	b083      	sub	sp, #12
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004134:	bf00      	nop
 8004136:	370c      	adds	r7, #12
 8004138:	46bd      	mov	sp, r7
 800413a:	bc80      	pop	{r7}
 800413c:	4770      	bx	lr

0800413e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800413e:	b480      	push	{r7}
 8004140:	b083      	sub	sp, #12
 8004142:	af00      	add	r7, sp, #0
 8004144:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004146:	bf00      	nop
 8004148:	370c      	adds	r7, #12
 800414a:	46bd      	mov	sp, r7
 800414c:	bc80      	pop	{r7}
 800414e:	4770      	bx	lr

08004150 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	460b      	mov	r3, r1
 800415a:	70fb      	strb	r3, [r7, #3]
 800415c:	4613      	mov	r3, r2
 800415e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004160:	bf00      	nop
 8004162:	370c      	adds	r7, #12
 8004164:	46bd      	mov	sp, r7
 8004166:	bc80      	pop	{r7}
 8004168:	4770      	bx	lr

0800416a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800416a:	b480      	push	{r7}
 800416c:	b083      	sub	sp, #12
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8004172:	bf00      	nop
 8004174:	370c      	adds	r7, #12
 8004176:	46bd      	mov	sp, r7
 8004178:	bc80      	pop	{r7}
 800417a:	4770      	bx	lr

0800417c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800417c:	b480      	push	{r7}
 800417e:	b083      	sub	sp, #12
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004184:	bf00      	nop
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	bc80      	pop	{r7}
 800418c:	4770      	bx	lr

0800418e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800418e:	b480      	push	{r7}
 8004190:	b083      	sub	sp, #12
 8004192:	af00      	add	r7, sp, #0
 8004194:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004196:	bf00      	nop
 8004198:	370c      	adds	r7, #12
 800419a:	46bd      	mov	sp, r7
 800419c:	bc80      	pop	{r7}
 800419e:	4770      	bx	lr

080041a0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80041a0:	b480      	push	{r7}
 80041a2:	b083      	sub	sp, #12
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80041a8:	bf00      	nop
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bc80      	pop	{r7}
 80041b0:	4770      	bx	lr

080041b2 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80041b2:	b480      	push	{r7}
 80041b4:	b083      	sub	sp, #12
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80041ba:	bf00      	nop
 80041bc:	370c      	adds	r7, #12
 80041be:	46bd      	mov	sp, r7
 80041c0:	bc80      	pop	{r7}
 80041c2:	4770      	bx	lr

080041c4 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b084      	sub	sp, #16
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041d2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041da:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e0:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d150      	bne.n	800428c <I2C_MasterTransmit_TXE+0xc8>
 80041ea:	7bfb      	ldrb	r3, [r7, #15]
 80041ec:	2b21      	cmp	r3, #33	; 0x21
 80041ee:	d14d      	bne.n	800428c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	2b08      	cmp	r3, #8
 80041f4:	d01d      	beq.n	8004232 <I2C_MasterTransmit_TXE+0x6e>
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	2b20      	cmp	r3, #32
 80041fa:	d01a      	beq.n	8004232 <I2C_MasterTransmit_TXE+0x6e>
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004202:	d016      	beq.n	8004232 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	685a      	ldr	r2, [r3, #4]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004212:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2211      	movs	r2, #17
 8004218:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2200      	movs	r2, #0
 800421e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2220      	movs	r2, #32
 8004226:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f7ff ff6c 	bl	8004108 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004230:	e060      	b.n	80042f4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	685a      	ldr	r2, [r3, #4]
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004240:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004250:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2220      	movs	r2, #32
 800425c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004266:	b2db      	uxtb	r3, r3
 8004268:	2b40      	cmp	r3, #64	; 0x40
 800426a:	d107      	bne.n	800427c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f7ff ff81 	bl	800417c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800427a:	e03b      	b.n	80042f4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	2200      	movs	r2, #0
 8004280:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f7ff ff3f 	bl	8004108 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800428a:	e033      	b.n	80042f4 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800428c:	7bfb      	ldrb	r3, [r7, #15]
 800428e:	2b21      	cmp	r3, #33	; 0x21
 8004290:	d005      	beq.n	800429e <I2C_MasterTransmit_TXE+0xda>
 8004292:	7bbb      	ldrb	r3, [r7, #14]
 8004294:	2b40      	cmp	r3, #64	; 0x40
 8004296:	d12d      	bne.n	80042f4 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004298:	7bfb      	ldrb	r3, [r7, #15]
 800429a:	2b22      	cmp	r3, #34	; 0x22
 800429c:	d12a      	bne.n	80042f4 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d108      	bne.n	80042ba <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	685a      	ldr	r2, [r3, #4]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042b6:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80042b8:	e01c      	b.n	80042f4 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b40      	cmp	r3, #64	; 0x40
 80042c4:	d103      	bne.n	80042ce <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80042c6:	6878      	ldr	r0, [r7, #4]
 80042c8:	f000 f88e 	bl	80043e8 <I2C_MemoryTransmit_TXE_BTF>
}
 80042cc:	e012      	b.n	80042f4 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042d2:	781a      	ldrb	r2, [r3, #0]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042de:	1c5a      	adds	r2, r3, #1
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	3b01      	subs	r3, #1
 80042ec:	b29a      	uxth	r2, r3
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80042f2:	e7ff      	b.n	80042f4 <I2C_MasterTransmit_TXE+0x130>
 80042f4:	bf00      	nop
 80042f6:	3710      	adds	r7, #16
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b084      	sub	sp, #16
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004308:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b21      	cmp	r3, #33	; 0x21
 8004314:	d164      	bne.n	80043e0 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800431a:	b29b      	uxth	r3, r3
 800431c:	2b00      	cmp	r3, #0
 800431e:	d012      	beq.n	8004346 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004324:	781a      	ldrb	r2, [r3, #0]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004330:	1c5a      	adds	r2, r3, #1
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800433a:	b29b      	uxth	r3, r3
 800433c:	3b01      	subs	r3, #1
 800433e:	b29a      	uxth	r2, r3
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004344:	e04c      	b.n	80043e0 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2b08      	cmp	r3, #8
 800434a:	d01d      	beq.n	8004388 <I2C_MasterTransmit_BTF+0x8c>
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2b20      	cmp	r3, #32
 8004350:	d01a      	beq.n	8004388 <I2C_MasterTransmit_BTF+0x8c>
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004358:	d016      	beq.n	8004388 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	685a      	ldr	r2, [r3, #4]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004368:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2211      	movs	r2, #17
 800436e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	2220      	movs	r2, #32
 800437c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f7ff fec1 	bl	8004108 <HAL_I2C_MasterTxCpltCallback>
}
 8004386:	e02b      	b.n	80043e0 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004396:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	681a      	ldr	r2, [r3, #0]
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043a6:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2220      	movs	r2, #32
 80043b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	2b40      	cmp	r3, #64	; 0x40
 80043c0:	d107      	bne.n	80043d2 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2200      	movs	r2, #0
 80043c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80043ca:	6878      	ldr	r0, [r7, #4]
 80043cc:	f7ff fed6 	bl	800417c <HAL_I2C_MemTxCpltCallback>
}
 80043d0:	e006      	b.n	80043e0 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f7ff fe94 	bl	8004108 <HAL_I2C_MasterTxCpltCallback>
}
 80043e0:	bf00      	nop
 80043e2:	3710      	adds	r7, #16
 80043e4:	46bd      	mov	sp, r7
 80043e6:	bd80      	pop	{r7, pc}

080043e8 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b084      	sub	sp, #16
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043f6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d11d      	bne.n	800443c <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004404:	2b01      	cmp	r3, #1
 8004406:	d10b      	bne.n	8004420 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800440c:	b2da      	uxtb	r2, r3
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004418:	1c9a      	adds	r2, r3, #2
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800441e:	e077      	b.n	8004510 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004424:	b29b      	uxth	r3, r3
 8004426:	121b      	asrs	r3, r3, #8
 8004428:	b2da      	uxtb	r2, r3
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004434:	1c5a      	adds	r2, r3, #1
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	651a      	str	r2, [r3, #80]	; 0x50
}
 800443a:	e069      	b.n	8004510 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004440:	2b01      	cmp	r3, #1
 8004442:	d10b      	bne.n	800445c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004448:	b2da      	uxtb	r2, r3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004454:	1c5a      	adds	r2, r3, #1
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	651a      	str	r2, [r3, #80]	; 0x50
}
 800445a:	e059      	b.n	8004510 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004460:	2b02      	cmp	r3, #2
 8004462:	d152      	bne.n	800450a <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004464:	7bfb      	ldrb	r3, [r7, #15]
 8004466:	2b22      	cmp	r3, #34	; 0x22
 8004468:	d10d      	bne.n	8004486 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004478:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800447e:	1c5a      	adds	r2, r3, #1
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004484:	e044      	b.n	8004510 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800448a:	b29b      	uxth	r3, r3
 800448c:	2b00      	cmp	r3, #0
 800448e:	d015      	beq.n	80044bc <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004490:	7bfb      	ldrb	r3, [r7, #15]
 8004492:	2b21      	cmp	r3, #33	; 0x21
 8004494:	d112      	bne.n	80044bc <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449a:	781a      	ldrb	r2, [r3, #0]
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a6:	1c5a      	adds	r2, r3, #1
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	3b01      	subs	r3, #1
 80044b4:	b29a      	uxth	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80044ba:	e029      	b.n	8004510 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044c0:	b29b      	uxth	r3, r3
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d124      	bne.n	8004510 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80044c6:	7bfb      	ldrb	r3, [r7, #15]
 80044c8:	2b21      	cmp	r3, #33	; 0x21
 80044ca:	d121      	bne.n	8004510 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	685a      	ldr	r2, [r3, #4]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80044da:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681a      	ldr	r2, [r3, #0]
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80044ea:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2220      	movs	r2, #32
 80044f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	2200      	movs	r2, #0
 80044fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f7ff fe3a 	bl	800417c <HAL_I2C_MemTxCpltCallback>
}
 8004508:	e002      	b.n	8004510 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800450a:	6878      	ldr	r0, [r7, #4]
 800450c:	f7ff faca 	bl	8003aa4 <I2C_Flush_DR>
}
 8004510:	bf00      	nop
 8004512:	3710      	adds	r7, #16
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b084      	sub	sp, #16
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004526:	b2db      	uxtb	r3, r3
 8004528:	2b22      	cmp	r3, #34	; 0x22
 800452a:	f040 80b9 	bne.w	80046a0 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004532:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004538:	b29b      	uxth	r3, r3
 800453a:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800453c:	68bb      	ldr	r3, [r7, #8]
 800453e:	2b03      	cmp	r3, #3
 8004540:	d921      	bls.n	8004586 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	691a      	ldr	r2, [r3, #16]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800454c:	b2d2      	uxtb	r2, r2
 800454e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004554:	1c5a      	adds	r2, r3, #1
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800455e:	b29b      	uxth	r3, r3
 8004560:	3b01      	subs	r3, #1
 8004562:	b29a      	uxth	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800456c:	b29b      	uxth	r3, r3
 800456e:	2b03      	cmp	r3, #3
 8004570:	f040 8096 	bne.w	80046a0 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	685a      	ldr	r2, [r3, #4]
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004582:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004584:	e08c      	b.n	80046a0 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800458a:	2b02      	cmp	r3, #2
 800458c:	d07f      	beq.n	800468e <I2C_MasterReceive_RXNE+0x176>
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	2b01      	cmp	r3, #1
 8004592:	d002      	beq.n	800459a <I2C_MasterReceive_RXNE+0x82>
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d179      	bne.n	800468e <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800459a:	6878      	ldr	r0, [r7, #4]
 800459c:	f001 fa6e 	bl	8005a7c <I2C_WaitOnSTOPRequestThroughIT>
 80045a0:	4603      	mov	r3, r0
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d14c      	bne.n	8004640 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80045b4:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	685a      	ldr	r2, [r3, #4]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80045c4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	691a      	ldr	r2, [r3, #16]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d0:	b2d2      	uxtb	r2, r2
 80045d2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	1c5a      	adds	r2, r3, #1
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	3b01      	subs	r3, #1
 80045e6:	b29a      	uxth	r2, r3
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2220      	movs	r2, #32
 80045f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	2b40      	cmp	r3, #64	; 0x40
 80045fe:	d10a      	bne.n	8004616 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2200      	movs	r2, #0
 8004604:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800460e:	6878      	ldr	r0, [r7, #4]
 8004610:	f7ff fdbd 	bl	800418e <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004614:	e044      	b.n	80046a0 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	2b08      	cmp	r3, #8
 8004622:	d002      	beq.n	800462a <I2C_MasterReceive_RXNE+0x112>
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2b20      	cmp	r3, #32
 8004628:	d103      	bne.n	8004632 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2200      	movs	r2, #0
 800462e:	631a      	str	r2, [r3, #48]	; 0x30
 8004630:	e002      	b.n	8004638 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2212      	movs	r2, #18
 8004636:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	f7ff fd6e 	bl	800411a <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800463e:	e02f      	b.n	80046a0 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685a      	ldr	r2, [r3, #4]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800464e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	691a      	ldr	r2, [r3, #16]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800465a:	b2d2      	uxtb	r2, r2
 800465c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004662:	1c5a      	adds	r2, r3, #1
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800466c:	b29b      	uxth	r3, r3
 800466e:	3b01      	subs	r3, #1
 8004670:	b29a      	uxth	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2220      	movs	r2, #32
 800467a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	2200      	movs	r2, #0
 8004682:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f7ff fd8a 	bl	80041a0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800468c:	e008      	b.n	80046a0 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	685a      	ldr	r2, [r3, #4]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800469c:	605a      	str	r2, [r3, #4]
}
 800469e:	e7ff      	b.n	80046a0 <I2C_MasterReceive_RXNE+0x188>
 80046a0:	bf00      	nop
 80046a2:	3710      	adds	r7, #16
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	b084      	sub	sp, #16
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b4:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ba:	b29b      	uxth	r3, r3
 80046bc:	2b04      	cmp	r3, #4
 80046be:	d11b      	bne.n	80046f8 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	685a      	ldr	r2, [r3, #4]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80046ce:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	691a      	ldr	r2, [r3, #16]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046da:	b2d2      	uxtb	r2, r2
 80046dc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046e2:	1c5a      	adds	r2, r3, #1
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	3b01      	subs	r3, #1
 80046f0:	b29a      	uxth	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80046f6:	e0c4      	b.n	8004882 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80046fc:	b29b      	uxth	r3, r3
 80046fe:	2b03      	cmp	r3, #3
 8004700:	d129      	bne.n	8004756 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	685a      	ldr	r2, [r3, #4]
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004710:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2b04      	cmp	r3, #4
 8004716:	d00a      	beq.n	800472e <I2C_MasterReceive_BTF+0x86>
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2b02      	cmp	r3, #2
 800471c:	d007      	beq.n	800472e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	681a      	ldr	r2, [r3, #0]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800472c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	691a      	ldr	r2, [r3, #16]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004738:	b2d2      	uxtb	r2, r2
 800473a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004740:	1c5a      	adds	r2, r3, #1
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800474a:	b29b      	uxth	r3, r3
 800474c:	3b01      	subs	r3, #1
 800474e:	b29a      	uxth	r2, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004754:	e095      	b.n	8004882 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800475a:	b29b      	uxth	r3, r3
 800475c:	2b02      	cmp	r3, #2
 800475e:	d17d      	bne.n	800485c <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2b01      	cmp	r3, #1
 8004764:	d002      	beq.n	800476c <I2C_MasterReceive_BTF+0xc4>
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2b10      	cmp	r3, #16
 800476a:	d108      	bne.n	800477e <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800477a:	601a      	str	r2, [r3, #0]
 800477c:	e016      	b.n	80047ac <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2b04      	cmp	r3, #4
 8004782:	d002      	beq.n	800478a <I2C_MasterReceive_BTF+0xe2>
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	2b02      	cmp	r3, #2
 8004788:	d108      	bne.n	800479c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	681a      	ldr	r2, [r3, #0]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004798:	601a      	str	r2, [r3, #0]
 800479a:	e007      	b.n	80047ac <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047aa:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	691a      	ldr	r2, [r3, #16]
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047b6:	b2d2      	uxtb	r2, r2
 80047b8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047be:	1c5a      	adds	r2, r3, #1
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	3b01      	subs	r3, #1
 80047cc:	b29a      	uxth	r2, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	691a      	ldr	r2, [r3, #16]
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047dc:	b2d2      	uxtb	r2, r2
 80047de:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e4:	1c5a      	adds	r2, r3, #1
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047ee:	b29b      	uxth	r3, r3
 80047f0:	3b01      	subs	r3, #1
 80047f2:	b29a      	uxth	r2, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	685a      	ldr	r2, [r3, #4]
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8004806:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2220      	movs	r2, #32
 800480c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004816:	b2db      	uxtb	r3, r3
 8004818:	2b40      	cmp	r3, #64	; 0x40
 800481a:	d10a      	bne.n	8004832 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	2200      	movs	r2, #0
 8004828:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800482a:	6878      	ldr	r0, [r7, #4]
 800482c:	f7ff fcaf 	bl	800418e <HAL_I2C_MemRxCpltCallback>
}
 8004830:	e027      	b.n	8004882 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	2200      	movs	r2, #0
 8004836:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2b08      	cmp	r3, #8
 800483e:	d002      	beq.n	8004846 <I2C_MasterReceive_BTF+0x19e>
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	2b20      	cmp	r3, #32
 8004844:	d103      	bne.n	800484e <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	631a      	str	r2, [r3, #48]	; 0x30
 800484c:	e002      	b.n	8004854 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	2212      	movs	r2, #18
 8004852:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f7ff fc60 	bl	800411a <HAL_I2C_MasterRxCpltCallback>
}
 800485a:	e012      	b.n	8004882 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	691a      	ldr	r2, [r3, #16]
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004866:	b2d2      	uxtb	r2, r2
 8004868:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800486e:	1c5a      	adds	r2, r3, #1
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004878:	b29b      	uxth	r3, r3
 800487a:	3b01      	subs	r3, #1
 800487c:	b29a      	uxth	r2, r3
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004882:	bf00      	nop
 8004884:	3710      	adds	r7, #16
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}

0800488a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800488a:	b480      	push	{r7}
 800488c:	b083      	sub	sp, #12
 800488e:	af00      	add	r7, sp, #0
 8004890:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004898:	b2db      	uxtb	r3, r3
 800489a:	2b40      	cmp	r3, #64	; 0x40
 800489c:	d117      	bne.n	80048ce <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d109      	bne.n	80048ba <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048aa:	b2db      	uxtb	r3, r3
 80048ac:	461a      	mov	r2, r3
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80048b6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80048b8:	e067      	b.n	800498a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048be:	b2db      	uxtb	r3, r3
 80048c0:	f043 0301 	orr.w	r3, r3, #1
 80048c4:	b2da      	uxtb	r2, r3
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	611a      	str	r2, [r3, #16]
}
 80048cc:	e05d      	b.n	800498a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	691b      	ldr	r3, [r3, #16]
 80048d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80048d6:	d133      	bne.n	8004940 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	2b21      	cmp	r3, #33	; 0x21
 80048e2:	d109      	bne.n	80048f8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	461a      	mov	r2, r3
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80048f4:	611a      	str	r2, [r3, #16]
 80048f6:	e008      	b.n	800490a <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	f043 0301 	orr.w	r3, r3, #1
 8004902:	b2da      	uxtb	r2, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800490e:	2b00      	cmp	r3, #0
 8004910:	d004      	beq.n	800491c <I2C_Master_SB+0x92>
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004918:	2b00      	cmp	r3, #0
 800491a:	d108      	bne.n	800492e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004920:	2b00      	cmp	r3, #0
 8004922:	d032      	beq.n	800498a <I2C_Master_SB+0x100>
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004928:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492a:	2b00      	cmp	r3, #0
 800492c:	d02d      	beq.n	800498a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800493c:	605a      	str	r2, [r3, #4]
}
 800493e:	e024      	b.n	800498a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004944:	2b00      	cmp	r3, #0
 8004946:	d10e      	bne.n	8004966 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800494c:	b29b      	uxth	r3, r3
 800494e:	11db      	asrs	r3, r3, #7
 8004950:	b2db      	uxtb	r3, r3
 8004952:	f003 0306 	and.w	r3, r3, #6
 8004956:	b2db      	uxtb	r3, r3
 8004958:	f063 030f 	orn	r3, r3, #15
 800495c:	b2da      	uxtb	r2, r3
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	611a      	str	r2, [r3, #16]
}
 8004964:	e011      	b.n	800498a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800496a:	2b01      	cmp	r3, #1
 800496c:	d10d      	bne.n	800498a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004972:	b29b      	uxth	r3, r3
 8004974:	11db      	asrs	r3, r3, #7
 8004976:	b2db      	uxtb	r3, r3
 8004978:	f003 0306 	and.w	r3, r3, #6
 800497c:	b2db      	uxtb	r3, r3
 800497e:	f063 030e 	orn	r3, r3, #14
 8004982:	b2da      	uxtb	r2, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	611a      	str	r2, [r3, #16]
}
 800498a:	bf00      	nop
 800498c:	370c      	adds	r7, #12
 800498e:	46bd      	mov	sp, r7
 8004990:	bc80      	pop	{r7}
 8004992:	4770      	bx	lr

08004994 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80049a0:	b2da      	uxtb	r2, r3
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d004      	beq.n	80049ba <I2C_Master_ADD10+0x26>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d108      	bne.n	80049cc <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d00c      	beq.n	80049dc <I2C_Master_ADD10+0x48>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d007      	beq.n	80049dc <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	685a      	ldr	r2, [r3, #4]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049da:	605a      	str	r2, [r3, #4]
  }
}
 80049dc:	bf00      	nop
 80049de:	370c      	adds	r7, #12
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bc80      	pop	{r7}
 80049e4:	4770      	bx	lr

080049e6 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80049e6:	b480      	push	{r7}
 80049e8:	b091      	sub	sp, #68	; 0x44
 80049ea:	af00      	add	r7, sp, #0
 80049ec:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80049f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fc:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004a02:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	2b22      	cmp	r3, #34	; 0x22
 8004a0e:	f040 8174 	bne.w	8004cfa <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d10f      	bne.n	8004a3a <I2C_Master_ADDR+0x54>
 8004a1a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8004a1e:	2b40      	cmp	r3, #64	; 0x40
 8004a20:	d10b      	bne.n	8004a3a <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a22:	2300      	movs	r3, #0
 8004a24:	633b      	str	r3, [r7, #48]	; 0x30
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	695b      	ldr	r3, [r3, #20]
 8004a2c:	633b      	str	r3, [r7, #48]	; 0x30
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	633b      	str	r3, [r7, #48]	; 0x30
 8004a36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a38:	e16b      	b.n	8004d12 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d11d      	bne.n	8004a7e <I2C_Master_ADDR+0x98>
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	691b      	ldr	r3, [r3, #16]
 8004a46:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004a4a:	d118      	bne.n	8004a7e <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	695b      	ldr	r3, [r3, #20]
 8004a56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	699b      	ldr	r3, [r3, #24]
 8004a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a70:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004a76:	1c5a      	adds	r2, r3, #1
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	651a      	str	r2, [r3, #80]	; 0x50
 8004a7c:	e149      	b.n	8004d12 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a82:	b29b      	uxth	r3, r3
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d113      	bne.n	8004ab0 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a88:	2300      	movs	r3, #0
 8004a8a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	699b      	ldr	r3, [r3, #24]
 8004a9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004aac:	601a      	str	r2, [r3, #0]
 8004aae:	e120      	b.n	8004cf2 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ab4:	b29b      	uxth	r3, r3
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	f040 808a 	bne.w	8004bd0 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004abe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004ac2:	d137      	bne.n	8004b34 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	681a      	ldr	r2, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ad2:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	685b      	ldr	r3, [r3, #4]
 8004ada:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ade:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ae2:	d113      	bne.n	8004b0c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004af2:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004af4:	2300      	movs	r3, #0
 8004af6:	627b      	str	r3, [r7, #36]	; 0x24
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	695b      	ldr	r3, [r3, #20]
 8004afe:	627b      	str	r3, [r7, #36]	; 0x24
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	627b      	str	r3, [r7, #36]	; 0x24
 8004b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b0a:	e0f2      	b.n	8004cf2 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	623b      	str	r3, [r7, #32]
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	695b      	ldr	r3, [r3, #20]
 8004b16:	623b      	str	r3, [r7, #32]
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	699b      	ldr	r3, [r3, #24]
 8004b1e:	623b      	str	r3, [r7, #32]
 8004b20:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b30:	601a      	str	r2, [r3, #0]
 8004b32:	e0de      	b.n	8004cf2 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b36:	2b08      	cmp	r3, #8
 8004b38:	d02e      	beq.n	8004b98 <I2C_Master_ADDR+0x1b2>
 8004b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b3c:	2b20      	cmp	r3, #32
 8004b3e:	d02b      	beq.n	8004b98 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8004b40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b42:	2b12      	cmp	r3, #18
 8004b44:	d102      	bne.n	8004b4c <I2C_Master_ADDR+0x166>
 8004b46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d125      	bne.n	8004b98 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004b4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b4e:	2b04      	cmp	r3, #4
 8004b50:	d00e      	beq.n	8004b70 <I2C_Master_ADDR+0x18a>
 8004b52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b54:	2b02      	cmp	r3, #2
 8004b56:	d00b      	beq.n	8004b70 <I2C_Master_ADDR+0x18a>
 8004b58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b5a:	2b10      	cmp	r3, #16
 8004b5c:	d008      	beq.n	8004b70 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	681a      	ldr	r2, [r3, #0]
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b6c:	601a      	str	r2, [r3, #0]
 8004b6e:	e007      	b.n	8004b80 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	681a      	ldr	r2, [r3, #0]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004b7e:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b80:	2300      	movs	r3, #0
 8004b82:	61fb      	str	r3, [r7, #28]
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	695b      	ldr	r3, [r3, #20]
 8004b8a:	61fb      	str	r3, [r7, #28]
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	61fb      	str	r3, [r7, #28]
 8004b94:	69fb      	ldr	r3, [r7, #28]
 8004b96:	e0ac      	b.n	8004cf2 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ba6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ba8:	2300      	movs	r3, #0
 8004baa:	61bb      	str	r3, [r7, #24]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	695b      	ldr	r3, [r3, #20]
 8004bb2:	61bb      	str	r3, [r7, #24]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	699b      	ldr	r3, [r3, #24]
 8004bba:	61bb      	str	r3, [r7, #24]
 8004bbc:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681a      	ldr	r2, [r3, #0]
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bcc:	601a      	str	r2, [r3, #0]
 8004bce:	e090      	b.n	8004cf2 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bd4:	b29b      	uxth	r3, r3
 8004bd6:	2b02      	cmp	r3, #2
 8004bd8:	d158      	bne.n	8004c8c <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bdc:	2b04      	cmp	r3, #4
 8004bde:	d021      	beq.n	8004c24 <I2C_Master_ADDR+0x23e>
 8004be0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d01e      	beq.n	8004c24 <I2C_Master_ADDR+0x23e>
 8004be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004be8:	2b10      	cmp	r3, #16
 8004bea:	d01b      	beq.n	8004c24 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004bfa:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004bfc:	2300      	movs	r3, #0
 8004bfe:	617b      	str	r3, [r7, #20]
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	695b      	ldr	r3, [r3, #20]
 8004c06:	617b      	str	r3, [r7, #20]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	699b      	ldr	r3, [r3, #24]
 8004c0e:	617b      	str	r3, [r7, #20]
 8004c10:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c20:	601a      	str	r2, [r3, #0]
 8004c22:	e012      	b.n	8004c4a <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c32:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c34:	2300      	movs	r3, #0
 8004c36:	613b      	str	r3, [r7, #16]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	613b      	str	r3, [r7, #16]
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	699b      	ldr	r3, [r3, #24]
 8004c46:	613b      	str	r3, [r7, #16]
 8004c48:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c58:	d14b      	bne.n	8004cf2 <I2C_Master_ADDR+0x30c>
 8004c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c5c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004c60:	d00b      	beq.n	8004c7a <I2C_Master_ADDR+0x294>
 8004c62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d008      	beq.n	8004c7a <I2C_Master_ADDR+0x294>
 8004c68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c6a:	2b08      	cmp	r3, #8
 8004c6c:	d005      	beq.n	8004c7a <I2C_Master_ADDR+0x294>
 8004c6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c70:	2b10      	cmp	r3, #16
 8004c72:	d002      	beq.n	8004c7a <I2C_Master_ADDR+0x294>
 8004c74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c76:	2b20      	cmp	r3, #32
 8004c78:	d13b      	bne.n	8004cf2 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	685a      	ldr	r2, [r3, #4]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004c88:	605a      	str	r2, [r3, #4]
 8004c8a:	e032      	b.n	8004cf2 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004c9a:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ca6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004caa:	d117      	bne.n	8004cdc <I2C_Master_ADDR+0x2f6>
 8004cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cae:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004cb2:	d00b      	beq.n	8004ccc <I2C_Master_ADDR+0x2e6>
 8004cb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cb6:	2b01      	cmp	r3, #1
 8004cb8:	d008      	beq.n	8004ccc <I2C_Master_ADDR+0x2e6>
 8004cba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cbc:	2b08      	cmp	r3, #8
 8004cbe:	d005      	beq.n	8004ccc <I2C_Master_ADDR+0x2e6>
 8004cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cc2:	2b10      	cmp	r3, #16
 8004cc4:	d002      	beq.n	8004ccc <I2C_Master_ADDR+0x2e6>
 8004cc6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cc8:	2b20      	cmp	r3, #32
 8004cca:	d107      	bne.n	8004cdc <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	685a      	ldr	r2, [r3, #4]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004cda:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cdc:	2300      	movs	r3, #0
 8004cde:	60fb      	str	r3, [r7, #12]
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	695b      	ldr	r3, [r3, #20]
 8004ce6:	60fb      	str	r3, [r7, #12]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	60fb      	str	r3, [r7, #12]
 8004cf0:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004cf8:	e00b      	b.n	8004d12 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	60bb      	str	r3, [r7, #8]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	60bb      	str	r3, [r7, #8]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	699b      	ldr	r3, [r3, #24]
 8004d0c:	60bb      	str	r3, [r7, #8]
 8004d0e:	68bb      	ldr	r3, [r7, #8]
}
 8004d10:	e7ff      	b.n	8004d12 <I2C_Master_ADDR+0x32c>
 8004d12:	bf00      	nop
 8004d14:	3744      	adds	r7, #68	; 0x44
 8004d16:	46bd      	mov	sp, r7
 8004d18:	bc80      	pop	{r7}
 8004d1a:	4770      	bx	lr

08004d1c <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004d1c:	b580      	push	{r7, lr}
 8004d1e:	b084      	sub	sp, #16
 8004d20:	af00      	add	r7, sp, #0
 8004d22:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d2a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d30:	b29b      	uxth	r3, r3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d02b      	beq.n	8004d8e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3a:	781a      	ldrb	r2, [r3, #0]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d46:	1c5a      	adds	r2, r3, #1
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	3b01      	subs	r3, #1
 8004d54:	b29a      	uxth	r2, r3
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d114      	bne.n	8004d8e <I2C_SlaveTransmit_TXE+0x72>
 8004d64:	7bfb      	ldrb	r3, [r7, #15]
 8004d66:	2b29      	cmp	r3, #41	; 0x29
 8004d68:	d111      	bne.n	8004d8e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	685a      	ldr	r2, [r3, #4]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d78:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2221      	movs	r2, #33	; 0x21
 8004d7e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2228      	movs	r2, #40	; 0x28
 8004d84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004d88:	6878      	ldr	r0, [r7, #4]
 8004d8a:	f7ff f9cf 	bl	800412c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004d8e:	bf00      	nop
 8004d90:	3710      	adds	r7, #16
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}

08004d96 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004d96:	b480      	push	{r7}
 8004d98:	b083      	sub	sp, #12
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d011      	beq.n	8004dcc <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dac:	781a      	ldrb	r2, [r3, #0]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004db8:	1c5a      	adds	r2, r3, #1
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	3b01      	subs	r3, #1
 8004dc6:	b29a      	uxth	r2, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004dcc:	bf00      	nop
 8004dce:	370c      	adds	r7, #12
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bc80      	pop	{r7}
 8004dd4:	4770      	bx	lr

08004dd6 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b084      	sub	sp, #16
 8004dda:	af00      	add	r7, sp, #0
 8004ddc:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004de4:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d02c      	beq.n	8004e4a <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	691a      	ldr	r2, [r3, #16]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dfa:	b2d2      	uxtb	r2, r2
 8004dfc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e02:	1c5a      	adds	r2, r3, #1
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	3b01      	subs	r3, #1
 8004e10:	b29a      	uxth	r2, r3
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e1a:	b29b      	uxth	r3, r3
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d114      	bne.n	8004e4a <I2C_SlaveReceive_RXNE+0x74>
 8004e20:	7bfb      	ldrb	r3, [r7, #15]
 8004e22:	2b2a      	cmp	r3, #42	; 0x2a
 8004e24:	d111      	bne.n	8004e4a <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	685a      	ldr	r2, [r3, #4]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e34:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2222      	movs	r2, #34	; 0x22
 8004e3a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2228      	movs	r2, #40	; 0x28
 8004e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004e44:	6878      	ldr	r0, [r7, #4]
 8004e46:	f7ff f97a 	bl	800413e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004e4a:	bf00      	nop
 8004e4c:	3710      	adds	r7, #16
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004e52:	b480      	push	{r7}
 8004e54:	b083      	sub	sp, #12
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e5e:	b29b      	uxth	r3, r3
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d012      	beq.n	8004e8a <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	691a      	ldr	r2, [r3, #16]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6e:	b2d2      	uxtb	r2, r2
 8004e70:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e76:	1c5a      	adds	r2, r3, #1
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	3b01      	subs	r3, #1
 8004e84:	b29a      	uxth	r2, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8004e8a:	bf00      	nop
 8004e8c:	370c      	adds	r7, #12
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bc80      	pop	{r7}
 8004e92:	4770      	bx	lr

08004e94 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004eae:	2b28      	cmp	r3, #40	; 0x28
 8004eb0:	d127      	bne.n	8004f02 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	685a      	ldr	r2, [r3, #4]
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004ec0:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	089b      	lsrs	r3, r3, #2
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d101      	bne.n	8004ed2 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	09db      	lsrs	r3, r3, #7
 8004ed6:	f003 0301 	and.w	r3, r3, #1
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d103      	bne.n	8004ee6 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	81bb      	strh	r3, [r7, #12]
 8004ee4:	e002      	b.n	8004eec <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	699b      	ldr	r3, [r3, #24]
 8004eea:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2200      	movs	r2, #0
 8004ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004ef4:	89ba      	ldrh	r2, [r7, #12]
 8004ef6:	7bfb      	ldrb	r3, [r7, #15]
 8004ef8:	4619      	mov	r1, r3
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f7ff f928 	bl	8004150 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004f00:	e00e      	b.n	8004f20 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f02:	2300      	movs	r3, #0
 8004f04:	60bb      	str	r3, [r7, #8]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	695b      	ldr	r3, [r3, #20]
 8004f0c:	60bb      	str	r3, [r7, #8]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	699b      	ldr	r3, [r3, #24]
 8004f14:	60bb      	str	r3, [r7, #8]
 8004f16:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8004f20:	bf00      	nop
 8004f22:	3710      	adds	r7, #16
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f36:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	685a      	ldr	r2, [r3, #4]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f46:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004f48:	2300      	movs	r3, #0
 8004f4a:	60bb      	str	r3, [r7, #8]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	60bb      	str	r3, [r7, #8]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f042 0201 	orr.w	r2, r2, #1
 8004f62:	601a      	str	r2, [r3, #0]
 8004f64:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	681a      	ldr	r2, [r3, #0]
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f74:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004f80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004f84:	d172      	bne.n	800506c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004f86:	7bfb      	ldrb	r3, [r7, #15]
 8004f88:	2b22      	cmp	r3, #34	; 0x22
 8004f8a:	d002      	beq.n	8004f92 <I2C_Slave_STOPF+0x6a>
 8004f8c:	7bfb      	ldrb	r3, [r7, #15]
 8004f8e:	2b2a      	cmp	r3, #42	; 0x2a
 8004f90:	d135      	bne.n	8004ffe <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	b29a      	uxth	r2, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d005      	beq.n	8004fb6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fae:	f043 0204 	orr.w	r2, r3, #4
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	685a      	ldr	r2, [r3, #4]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004fc4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f7fe fa64 	bl	8003498 <HAL_DMA_GetState>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d049      	beq.n	800506a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fda:	4a69      	ldr	r2, [pc, #420]	; (8005180 <I2C_Slave_STOPF+0x258>)
 8004fdc:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f7fe f9e0 	bl	80033a8 <HAL_DMA_Abort_IT>
 8004fe8:	4603      	mov	r3, r0
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d03d      	beq.n	800506a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004ff8:	4610      	mov	r0, r2
 8004ffa:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ffc:	e035      	b.n	800506a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	b29a      	uxth	r2, r3
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005010:	b29b      	uxth	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	d005      	beq.n	8005022 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800501a:	f043 0204 	orr.w	r2, r3, #4
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	685a      	ldr	r2, [r3, #4]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005030:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005036:	4618      	mov	r0, r3
 8005038:	f7fe fa2e 	bl	8003498 <HAL_DMA_GetState>
 800503c:	4603      	mov	r3, r0
 800503e:	2b01      	cmp	r3, #1
 8005040:	d014      	beq.n	800506c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005046:	4a4e      	ldr	r2, [pc, #312]	; (8005180 <I2C_Slave_STOPF+0x258>)
 8005048:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800504e:	4618      	mov	r0, r3
 8005050:	f7fe f9aa 	bl	80033a8 <HAL_DMA_Abort_IT>
 8005054:	4603      	mov	r3, r0
 8005056:	2b00      	cmp	r3, #0
 8005058:	d008      	beq.n	800506c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800505e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005064:	4610      	mov	r0, r2
 8005066:	4798      	blx	r3
 8005068:	e000      	b.n	800506c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800506a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005070:	b29b      	uxth	r3, r3
 8005072:	2b00      	cmp	r3, #0
 8005074:	d03e      	beq.n	80050f4 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	695b      	ldr	r3, [r3, #20]
 800507c:	f003 0304 	and.w	r3, r3, #4
 8005080:	2b04      	cmp	r3, #4
 8005082:	d112      	bne.n	80050aa <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	691a      	ldr	r2, [r3, #16]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800508e:	b2d2      	uxtb	r2, r2
 8005090:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005096:	1c5a      	adds	r2, r3, #1
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050a0:	b29b      	uxth	r3, r3
 80050a2:	3b01      	subs	r3, #1
 80050a4:	b29a      	uxth	r2, r3
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	695b      	ldr	r3, [r3, #20]
 80050b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050b4:	2b40      	cmp	r3, #64	; 0x40
 80050b6:	d112      	bne.n	80050de <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	691a      	ldr	r2, [r3, #16]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050c2:	b2d2      	uxtb	r2, r2
 80050c4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050ca:	1c5a      	adds	r2, r3, #1
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050d4:	b29b      	uxth	r3, r3
 80050d6:	3b01      	subs	r3, #1
 80050d8:	b29a      	uxth	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d005      	beq.n	80050f4 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ec:	f043 0204 	orr.w	r2, r3, #4
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d003      	beq.n	8005104 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80050fc:	6878      	ldr	r0, [r7, #4]
 80050fe:	f000 f8b7 	bl	8005270 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005102:	e039      	b.n	8005178 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005104:	7bfb      	ldrb	r3, [r7, #15]
 8005106:	2b2a      	cmp	r3, #42	; 0x2a
 8005108:	d109      	bne.n	800511e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2228      	movs	r2, #40	; 0x28
 8005114:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005118:	6878      	ldr	r0, [r7, #4]
 800511a:	f7ff f810 	bl	800413e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005124:	b2db      	uxtb	r3, r3
 8005126:	2b28      	cmp	r3, #40	; 0x28
 8005128:	d111      	bne.n	800514e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	4a15      	ldr	r2, [pc, #84]	; (8005184 <I2C_Slave_STOPF+0x25c>)
 800512e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2220      	movs	r2, #32
 800513a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	2200      	movs	r2, #0
 8005142:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f7ff f80f 	bl	800416a <HAL_I2C_ListenCpltCallback>
}
 800514c:	e014      	b.n	8005178 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005152:	2b22      	cmp	r3, #34	; 0x22
 8005154:	d002      	beq.n	800515c <I2C_Slave_STOPF+0x234>
 8005156:	7bfb      	ldrb	r3, [r7, #15]
 8005158:	2b22      	cmp	r3, #34	; 0x22
 800515a:	d10d      	bne.n	8005178 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2220      	movs	r2, #32
 8005166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2200      	movs	r2, #0
 800516e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005172:	6878      	ldr	r0, [r7, #4]
 8005174:	f7fe ffe3 	bl	800413e <HAL_I2C_SlaveRxCpltCallback>
}
 8005178:	bf00      	nop
 800517a:	3710      	adds	r7, #16
 800517c:	46bd      	mov	sp, r7
 800517e:	bd80      	pop	{r7, pc}
 8005180:	080055d9 	.word	0x080055d9
 8005184:	ffff0000 	.word	0xffff0000

08005188 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b084      	sub	sp, #16
 800518c:	af00      	add	r7, sp, #0
 800518e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005196:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800519c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800519e:	68bb      	ldr	r3, [r7, #8]
 80051a0:	2b08      	cmp	r3, #8
 80051a2:	d002      	beq.n	80051aa <I2C_Slave_AF+0x22>
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	2b20      	cmp	r3, #32
 80051a8:	d129      	bne.n	80051fe <I2C_Slave_AF+0x76>
 80051aa:	7bfb      	ldrb	r3, [r7, #15]
 80051ac:	2b28      	cmp	r3, #40	; 0x28
 80051ae:	d126      	bne.n	80051fe <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	4a2e      	ldr	r2, [pc, #184]	; (800526c <I2C_Slave_AF+0xe4>)
 80051b4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	685a      	ldr	r2, [r3, #4]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80051c4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80051ce:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681a      	ldr	r2, [r3, #0]
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051de:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2200      	movs	r2, #0
 80051e4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2220      	movs	r2, #32
 80051ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80051f6:	6878      	ldr	r0, [r7, #4]
 80051f8:	f7fe ffb7 	bl	800416a <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80051fc:	e031      	b.n	8005262 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80051fe:	7bfb      	ldrb	r3, [r7, #15]
 8005200:	2b21      	cmp	r3, #33	; 0x21
 8005202:	d129      	bne.n	8005258 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	4a19      	ldr	r2, [pc, #100]	; (800526c <I2C_Slave_AF+0xe4>)
 8005208:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2221      	movs	r2, #33	; 0x21
 800520e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2220      	movs	r2, #32
 8005214:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	685a      	ldr	r2, [r3, #4]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800522e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005238:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005248:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800524a:	6878      	ldr	r0, [r7, #4]
 800524c:	f7fe fc2a 	bl	8003aa4 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005250:	6878      	ldr	r0, [r7, #4]
 8005252:	f7fe ff6b 	bl	800412c <HAL_I2C_SlaveTxCpltCallback>
}
 8005256:	e004      	b.n	8005262 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005260:	615a      	str	r2, [r3, #20]
}
 8005262:	bf00      	nop
 8005264:	3710      	adds	r7, #16
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	ffff0000 	.word	0xffff0000

08005270 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b084      	sub	sp, #16
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800527e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005286:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005288:	7bbb      	ldrb	r3, [r7, #14]
 800528a:	2b10      	cmp	r3, #16
 800528c:	d002      	beq.n	8005294 <I2C_ITError+0x24>
 800528e:	7bbb      	ldrb	r3, [r7, #14]
 8005290:	2b40      	cmp	r3, #64	; 0x40
 8005292:	d10a      	bne.n	80052aa <I2C_ITError+0x3a>
 8005294:	7bfb      	ldrb	r3, [r7, #15]
 8005296:	2b22      	cmp	r3, #34	; 0x22
 8005298:	d107      	bne.n	80052aa <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681a      	ldr	r2, [r3, #0]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052a8:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80052aa:	7bfb      	ldrb	r3, [r7, #15]
 80052ac:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80052b0:	2b28      	cmp	r3, #40	; 0x28
 80052b2:	d107      	bne.n	80052c4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2200      	movs	r2, #0
 80052b8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2228      	movs	r2, #40	; 0x28
 80052be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80052c2:	e015      	b.n	80052f0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052d2:	d00a      	beq.n	80052ea <I2C_ITError+0x7a>
 80052d4:	7bfb      	ldrb	r3, [r7, #15]
 80052d6:	2b60      	cmp	r3, #96	; 0x60
 80052d8:	d007      	beq.n	80052ea <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2220      	movs	r2, #32
 80052de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2200      	movs	r2, #0
 80052ee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80052fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80052fe:	d162      	bne.n	80053c6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	685a      	ldr	r2, [r3, #4]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800530e:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005314:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005318:	b2db      	uxtb	r3, r3
 800531a:	2b01      	cmp	r3, #1
 800531c:	d020      	beq.n	8005360 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005322:	4a6a      	ldr	r2, [pc, #424]	; (80054cc <I2C_ITError+0x25c>)
 8005324:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800532a:	4618      	mov	r0, r3
 800532c:	f7fe f83c 	bl	80033a8 <HAL_DMA_Abort_IT>
 8005330:	4603      	mov	r3, r0
 8005332:	2b00      	cmp	r3, #0
 8005334:	f000 8089 	beq.w	800544a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f022 0201 	bic.w	r2, r2, #1
 8005346:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2220      	movs	r2, #32
 800534c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005354:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005356:	687a      	ldr	r2, [r7, #4]
 8005358:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800535a:	4610      	mov	r0, r2
 800535c:	4798      	blx	r3
 800535e:	e074      	b.n	800544a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005364:	4a59      	ldr	r2, [pc, #356]	; (80054cc <I2C_ITError+0x25c>)
 8005366:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800536c:	4618      	mov	r0, r3
 800536e:	f7fe f81b 	bl	80033a8 <HAL_DMA_Abort_IT>
 8005372:	4603      	mov	r3, r0
 8005374:	2b00      	cmp	r3, #0
 8005376:	d068      	beq.n	800544a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	695b      	ldr	r3, [r3, #20]
 800537e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005382:	2b40      	cmp	r3, #64	; 0x40
 8005384:	d10b      	bne.n	800539e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	691a      	ldr	r2, [r3, #16]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005390:	b2d2      	uxtb	r2, r2
 8005392:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005398:	1c5a      	adds	r2, r3, #1
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f022 0201 	bic.w	r2, r2, #1
 80053ac:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2220      	movs	r2, #32
 80053b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80053c0:	4610      	mov	r0, r2
 80053c2:	4798      	blx	r3
 80053c4:	e041      	b.n	800544a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80053cc:	b2db      	uxtb	r3, r3
 80053ce:	2b60      	cmp	r3, #96	; 0x60
 80053d0:	d125      	bne.n	800541e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2220      	movs	r2, #32
 80053d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2200      	movs	r2, #0
 80053de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	695b      	ldr	r3, [r3, #20]
 80053e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053ea:	2b40      	cmp	r3, #64	; 0x40
 80053ec:	d10b      	bne.n	8005406 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	691a      	ldr	r2, [r3, #16]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053f8:	b2d2      	uxtb	r2, r2
 80053fa:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005400:	1c5a      	adds	r2, r3, #1
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	681a      	ldr	r2, [r3, #0]
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f022 0201 	bic.w	r2, r2, #1
 8005414:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f7fe fecb 	bl	80041b2 <HAL_I2C_AbortCpltCallback>
 800541c:	e015      	b.n	800544a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	695b      	ldr	r3, [r3, #20]
 8005424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005428:	2b40      	cmp	r3, #64	; 0x40
 800542a:	d10b      	bne.n	8005444 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	691a      	ldr	r2, [r3, #16]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005436:	b2d2      	uxtb	r2, r2
 8005438:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800543e:	1c5a      	adds	r2, r3, #1
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	f7fe feab 	bl	80041a0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800544e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	f003 0301 	and.w	r3, r3, #1
 8005456:	2b00      	cmp	r3, #0
 8005458:	d10e      	bne.n	8005478 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8005460:	2b00      	cmp	r3, #0
 8005462:	d109      	bne.n	8005478 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800546a:	2b00      	cmp	r3, #0
 800546c:	d104      	bne.n	8005478 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005474:	2b00      	cmp	r3, #0
 8005476:	d007      	beq.n	8005488 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	685a      	ldr	r2, [r3, #4]
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005486:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800548e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005494:	f003 0304 	and.w	r3, r3, #4
 8005498:	2b04      	cmp	r3, #4
 800549a:	d113      	bne.n	80054c4 <I2C_ITError+0x254>
 800549c:	7bfb      	ldrb	r3, [r7, #15]
 800549e:	2b28      	cmp	r3, #40	; 0x28
 80054a0:	d110      	bne.n	80054c4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	4a0a      	ldr	r2, [pc, #40]	; (80054d0 <I2C_ITError+0x260>)
 80054a6:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	2220      	movs	r2, #32
 80054b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80054be:	6878      	ldr	r0, [r7, #4]
 80054c0:	f7fe fe53 	bl	800416a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80054c4:	bf00      	nop
 80054c6:	3710      	adds	r7, #16
 80054c8:	46bd      	mov	sp, r7
 80054ca:	bd80      	pop	{r7, pc}
 80054cc:	080055d9 	.word	0x080055d9
 80054d0:	ffff0000 	.word	0xffff0000

080054d4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b088      	sub	sp, #32
 80054d8:	af02      	add	r7, sp, #8
 80054da:	60f8      	str	r0, [r7, #12]
 80054dc:	607a      	str	r2, [r7, #4]
 80054de:	603b      	str	r3, [r7, #0]
 80054e0:	460b      	mov	r3, r1
 80054e2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80054ea:	697b      	ldr	r3, [r7, #20]
 80054ec:	2b08      	cmp	r3, #8
 80054ee:	d006      	beq.n	80054fe <I2C_MasterRequestWrite+0x2a>
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	2b01      	cmp	r3, #1
 80054f4:	d003      	beq.n	80054fe <I2C_MasterRequestWrite+0x2a>
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80054fc:	d108      	bne.n	8005510 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800550c:	601a      	str	r2, [r3, #0]
 800550e:	e00b      	b.n	8005528 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005514:	2b12      	cmp	r3, #18
 8005516:	d107      	bne.n	8005528 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	681a      	ldr	r2, [r3, #0]
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005526:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	9300      	str	r3, [sp, #0]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	2200      	movs	r2, #0
 8005530:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005534:	68f8      	ldr	r0, [r7, #12]
 8005536:	f000 f8f7 	bl	8005728 <I2C_WaitOnFlagUntilTimeout>
 800553a:	4603      	mov	r3, r0
 800553c:	2b00      	cmp	r3, #0
 800553e:	d00d      	beq.n	800555c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800554a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800554e:	d103      	bne.n	8005558 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005556:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005558:	2303      	movs	r3, #3
 800555a:	e035      	b.n	80055c8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	691b      	ldr	r3, [r3, #16]
 8005560:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005564:	d108      	bne.n	8005578 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005566:	897b      	ldrh	r3, [r7, #10]
 8005568:	b2db      	uxtb	r3, r3
 800556a:	461a      	mov	r2, r3
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005574:	611a      	str	r2, [r3, #16]
 8005576:	e01b      	b.n	80055b0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005578:	897b      	ldrh	r3, [r7, #10]
 800557a:	11db      	asrs	r3, r3, #7
 800557c:	b2db      	uxtb	r3, r3
 800557e:	f003 0306 	and.w	r3, r3, #6
 8005582:	b2db      	uxtb	r3, r3
 8005584:	f063 030f 	orn	r3, r3, #15
 8005588:	b2da      	uxtb	r2, r3
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	687a      	ldr	r2, [r7, #4]
 8005594:	490e      	ldr	r1, [pc, #56]	; (80055d0 <I2C_MasterRequestWrite+0xfc>)
 8005596:	68f8      	ldr	r0, [r7, #12]
 8005598:	f000 f940 	bl	800581c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800559c:	4603      	mov	r3, r0
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d001      	beq.n	80055a6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80055a2:	2301      	movs	r3, #1
 80055a4:	e010      	b.n	80055c8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80055a6:	897b      	ldrh	r3, [r7, #10]
 80055a8:	b2da      	uxtb	r2, r3
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80055b0:	683b      	ldr	r3, [r7, #0]
 80055b2:	687a      	ldr	r2, [r7, #4]
 80055b4:	4907      	ldr	r1, [pc, #28]	; (80055d4 <I2C_MasterRequestWrite+0x100>)
 80055b6:	68f8      	ldr	r0, [r7, #12]
 80055b8:	f000 f930 	bl	800581c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80055bc:	4603      	mov	r3, r0
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d001      	beq.n	80055c6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80055c2:	2301      	movs	r3, #1
 80055c4:	e000      	b.n	80055c8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80055c6:	2300      	movs	r3, #0
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3718      	adds	r7, #24
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}
 80055d0:	00010008 	.word	0x00010008
 80055d4:	00010002 	.word	0x00010002

080055d8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80055d8:	b580      	push	{r7, lr}
 80055da:	b086      	sub	sp, #24
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055e0:	2300      	movs	r3, #0
 80055e2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80055ea:	697b      	ldr	r3, [r7, #20]
 80055ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055f0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80055f2:	4b4b      	ldr	r3, [pc, #300]	; (8005720 <I2C_DMAAbort+0x148>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	08db      	lsrs	r3, r3, #3
 80055f8:	4a4a      	ldr	r2, [pc, #296]	; (8005724 <I2C_DMAAbort+0x14c>)
 80055fa:	fba2 2303 	umull	r2, r3, r2, r3
 80055fe:	0a1a      	lsrs	r2, r3, #8
 8005600:	4613      	mov	r3, r2
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	4413      	add	r3, r2
 8005606:	00da      	lsls	r2, r3, #3
 8005608:	1ad3      	subs	r3, r2, r3
 800560a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d106      	bne.n	8005620 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005616:	f043 0220 	orr.w	r2, r3, #32
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800561e:	e00a      	b.n	8005636 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	3b01      	subs	r3, #1
 8005624:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005630:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005634:	d0ea      	beq.n	800560c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800563a:	2b00      	cmp	r3, #0
 800563c:	d003      	beq.n	8005646 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005642:	2200      	movs	r2, #0
 8005644:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800564a:	2b00      	cmp	r3, #0
 800564c:	d003      	beq.n	8005656 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005652:	2200      	movs	r2, #0
 8005654:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	697b      	ldr	r3, [r7, #20]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005664:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8005666:	697b      	ldr	r3, [r7, #20]
 8005668:	2200      	movs	r2, #0
 800566a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800566c:	697b      	ldr	r3, [r7, #20]
 800566e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005670:	2b00      	cmp	r3, #0
 8005672:	d003      	beq.n	800567c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005674:	697b      	ldr	r3, [r7, #20]
 8005676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005678:	2200      	movs	r2, #0
 800567a:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 800567c:	697b      	ldr	r3, [r7, #20]
 800567e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005680:	2b00      	cmp	r3, #0
 8005682:	d003      	beq.n	800568c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005688:	2200      	movs	r2, #0
 800568a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f022 0201 	bic.w	r2, r2, #1
 800569a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056a2:	b2db      	uxtb	r3, r3
 80056a4:	2b60      	cmp	r3, #96	; 0x60
 80056a6:	d10e      	bne.n	80056c6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	2220      	movs	r2, #32
 80056ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	2200      	movs	r2, #0
 80056bc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80056be:	6978      	ldr	r0, [r7, #20]
 80056c0:	f7fe fd77 	bl	80041b2 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80056c4:	e027      	b.n	8005716 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80056c6:	7cfb      	ldrb	r3, [r7, #19]
 80056c8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80056cc:	2b28      	cmp	r3, #40	; 0x28
 80056ce:	d117      	bne.n	8005700 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	681a      	ldr	r2, [r3, #0]
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f042 0201 	orr.w	r2, r2, #1
 80056de:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056e0:	697b      	ldr	r3, [r7, #20]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	681a      	ldr	r2, [r3, #0]
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80056ee:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	2200      	movs	r2, #0
 80056f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	2228      	movs	r2, #40	; 0x28
 80056fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80056fe:	e007      	b.n	8005710 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	2220      	movs	r2, #32
 8005704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	2200      	movs	r2, #0
 800570c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005710:	6978      	ldr	r0, [r7, #20]
 8005712:	f7fe fd45 	bl	80041a0 <HAL_I2C_ErrorCallback>
}
 8005716:	bf00      	nop
 8005718:	3718      	adds	r7, #24
 800571a:	46bd      	mov	sp, r7
 800571c:	bd80      	pop	{r7, pc}
 800571e:	bf00      	nop
 8005720:	20000030 	.word	0x20000030
 8005724:	14f8b589 	.word	0x14f8b589

08005728 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005728:	b580      	push	{r7, lr}
 800572a:	b084      	sub	sp, #16
 800572c:	af00      	add	r7, sp, #0
 800572e:	60f8      	str	r0, [r7, #12]
 8005730:	60b9      	str	r1, [r7, #8]
 8005732:	603b      	str	r3, [r7, #0]
 8005734:	4613      	mov	r3, r2
 8005736:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005738:	e048      	b.n	80057cc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005740:	d044      	beq.n	80057cc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005742:	f7fc ffc3 	bl	80026cc <HAL_GetTick>
 8005746:	4602      	mov	r2, r0
 8005748:	69bb      	ldr	r3, [r7, #24]
 800574a:	1ad3      	subs	r3, r2, r3
 800574c:	683a      	ldr	r2, [r7, #0]
 800574e:	429a      	cmp	r2, r3
 8005750:	d302      	bcc.n	8005758 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	2b00      	cmp	r3, #0
 8005756:	d139      	bne.n	80057cc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	0c1b      	lsrs	r3, r3, #16
 800575c:	b2db      	uxtb	r3, r3
 800575e:	2b01      	cmp	r3, #1
 8005760:	d10d      	bne.n	800577e <I2C_WaitOnFlagUntilTimeout+0x56>
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	695b      	ldr	r3, [r3, #20]
 8005768:	43da      	mvns	r2, r3
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	4013      	ands	r3, r2
 800576e:	b29b      	uxth	r3, r3
 8005770:	2b00      	cmp	r3, #0
 8005772:	bf0c      	ite	eq
 8005774:	2301      	moveq	r3, #1
 8005776:	2300      	movne	r3, #0
 8005778:	b2db      	uxtb	r3, r3
 800577a:	461a      	mov	r2, r3
 800577c:	e00c      	b.n	8005798 <I2C_WaitOnFlagUntilTimeout+0x70>
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	699b      	ldr	r3, [r3, #24]
 8005784:	43da      	mvns	r2, r3
 8005786:	68bb      	ldr	r3, [r7, #8]
 8005788:	4013      	ands	r3, r2
 800578a:	b29b      	uxth	r3, r3
 800578c:	2b00      	cmp	r3, #0
 800578e:	bf0c      	ite	eq
 8005790:	2301      	moveq	r3, #1
 8005792:	2300      	movne	r3, #0
 8005794:	b2db      	uxtb	r3, r3
 8005796:	461a      	mov	r2, r3
 8005798:	79fb      	ldrb	r3, [r7, #7]
 800579a:	429a      	cmp	r2, r3
 800579c:	d116      	bne.n	80057cc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2220      	movs	r2, #32
 80057a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057b8:	f043 0220 	orr.w	r2, r3, #32
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e023      	b.n	8005814 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	0c1b      	lsrs	r3, r3, #16
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d10d      	bne.n	80057f2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	695b      	ldr	r3, [r3, #20]
 80057dc:	43da      	mvns	r2, r3
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	4013      	ands	r3, r2
 80057e2:	b29b      	uxth	r3, r3
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	bf0c      	ite	eq
 80057e8:	2301      	moveq	r3, #1
 80057ea:	2300      	movne	r3, #0
 80057ec:	b2db      	uxtb	r3, r3
 80057ee:	461a      	mov	r2, r3
 80057f0:	e00c      	b.n	800580c <I2C_WaitOnFlagUntilTimeout+0xe4>
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	699b      	ldr	r3, [r3, #24]
 80057f8:	43da      	mvns	r2, r3
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	4013      	ands	r3, r2
 80057fe:	b29b      	uxth	r3, r3
 8005800:	2b00      	cmp	r3, #0
 8005802:	bf0c      	ite	eq
 8005804:	2301      	moveq	r3, #1
 8005806:	2300      	movne	r3, #0
 8005808:	b2db      	uxtb	r3, r3
 800580a:	461a      	mov	r2, r3
 800580c:	79fb      	ldrb	r3, [r7, #7]
 800580e:	429a      	cmp	r2, r3
 8005810:	d093      	beq.n	800573a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005812:	2300      	movs	r3, #0
}
 8005814:	4618      	mov	r0, r3
 8005816:	3710      	adds	r7, #16
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b084      	sub	sp, #16
 8005820:	af00      	add	r7, sp, #0
 8005822:	60f8      	str	r0, [r7, #12]
 8005824:	60b9      	str	r1, [r7, #8]
 8005826:	607a      	str	r2, [r7, #4]
 8005828:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800582a:	e071      	b.n	8005910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005836:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800583a:	d123      	bne.n	8005884 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	681a      	ldr	r2, [r3, #0]
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800584a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005854:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	2200      	movs	r2, #0
 800585a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	2220      	movs	r2, #32
 8005860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	2200      	movs	r2, #0
 8005868:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005870:	f043 0204 	orr.w	r2, r3, #4
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2200      	movs	r2, #0
 800587c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	e067      	b.n	8005954 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f1b3 3fff 	cmp.w	r3, #4294967295
 800588a:	d041      	beq.n	8005910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800588c:	f7fc ff1e 	bl	80026cc <HAL_GetTick>
 8005890:	4602      	mov	r2, r0
 8005892:	683b      	ldr	r3, [r7, #0]
 8005894:	1ad3      	subs	r3, r2, r3
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	429a      	cmp	r2, r3
 800589a:	d302      	bcc.n	80058a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d136      	bne.n	8005910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80058a2:	68bb      	ldr	r3, [r7, #8]
 80058a4:	0c1b      	lsrs	r3, r3, #16
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	2b01      	cmp	r3, #1
 80058aa:	d10c      	bne.n	80058c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	695b      	ldr	r3, [r3, #20]
 80058b2:	43da      	mvns	r2, r3
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	4013      	ands	r3, r2
 80058b8:	b29b      	uxth	r3, r3
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	bf14      	ite	ne
 80058be:	2301      	movne	r3, #1
 80058c0:	2300      	moveq	r3, #0
 80058c2:	b2db      	uxtb	r3, r3
 80058c4:	e00b      	b.n	80058de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	699b      	ldr	r3, [r3, #24]
 80058cc:	43da      	mvns	r2, r3
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	4013      	ands	r3, r2
 80058d2:	b29b      	uxth	r3, r3
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	bf14      	ite	ne
 80058d8:	2301      	movne	r3, #1
 80058da:	2300      	moveq	r3, #0
 80058dc:	b2db      	uxtb	r3, r3
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d016      	beq.n	8005910 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	2200      	movs	r2, #0
 80058e6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2220      	movs	r2, #32
 80058ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2200      	movs	r2, #0
 80058f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058fc:	f043 0220 	orr.w	r2, r3, #32
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	2200      	movs	r2, #0
 8005908:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800590c:	2301      	movs	r3, #1
 800590e:	e021      	b.n	8005954 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	0c1b      	lsrs	r3, r3, #16
 8005914:	b2db      	uxtb	r3, r3
 8005916:	2b01      	cmp	r3, #1
 8005918:	d10c      	bne.n	8005934 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	695b      	ldr	r3, [r3, #20]
 8005920:	43da      	mvns	r2, r3
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	4013      	ands	r3, r2
 8005926:	b29b      	uxth	r3, r3
 8005928:	2b00      	cmp	r3, #0
 800592a:	bf14      	ite	ne
 800592c:	2301      	movne	r3, #1
 800592e:	2300      	moveq	r3, #0
 8005930:	b2db      	uxtb	r3, r3
 8005932:	e00b      	b.n	800594c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	699b      	ldr	r3, [r3, #24]
 800593a:	43da      	mvns	r2, r3
 800593c:	68bb      	ldr	r3, [r7, #8]
 800593e:	4013      	ands	r3, r2
 8005940:	b29b      	uxth	r3, r3
 8005942:	2b00      	cmp	r3, #0
 8005944:	bf14      	ite	ne
 8005946:	2301      	movne	r3, #1
 8005948:	2300      	moveq	r3, #0
 800594a:	b2db      	uxtb	r3, r3
 800594c:	2b00      	cmp	r3, #0
 800594e:	f47f af6d 	bne.w	800582c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8005952:	2300      	movs	r3, #0
}
 8005954:	4618      	mov	r0, r3
 8005956:	3710      	adds	r7, #16
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800595c:	b580      	push	{r7, lr}
 800595e:	b084      	sub	sp, #16
 8005960:	af00      	add	r7, sp, #0
 8005962:	60f8      	str	r0, [r7, #12]
 8005964:	60b9      	str	r1, [r7, #8]
 8005966:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005968:	e034      	b.n	80059d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800596a:	68f8      	ldr	r0, [r7, #12]
 800596c:	f000 f8b8 	bl	8005ae0 <I2C_IsAcknowledgeFailed>
 8005970:	4603      	mov	r3, r0
 8005972:	2b00      	cmp	r3, #0
 8005974:	d001      	beq.n	800597a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e034      	b.n	80059e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005980:	d028      	beq.n	80059d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005982:	f7fc fea3 	bl	80026cc <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	429a      	cmp	r2, r3
 8005990:	d302      	bcc.n	8005998 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d11d      	bne.n	80059d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	695b      	ldr	r3, [r3, #20]
 800599e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059a2:	2b80      	cmp	r3, #128	; 0x80
 80059a4:	d016      	beq.n	80059d4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	2200      	movs	r2, #0
 80059aa:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	2220      	movs	r2, #32
 80059b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2200      	movs	r2, #0
 80059b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059c0:	f043 0220 	orr.w	r2, r3, #32
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2200      	movs	r2, #0
 80059cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80059d0:	2301      	movs	r3, #1
 80059d2:	e007      	b.n	80059e4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	695b      	ldr	r3, [r3, #20]
 80059da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059de:	2b80      	cmp	r3, #128	; 0x80
 80059e0:	d1c3      	bne.n	800596a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80059e2:	2300      	movs	r3, #0
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3710      	adds	r7, #16
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}

080059ec <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b084      	sub	sp, #16
 80059f0:	af00      	add	r7, sp, #0
 80059f2:	60f8      	str	r0, [r7, #12]
 80059f4:	60b9      	str	r1, [r7, #8]
 80059f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80059f8:	e034      	b.n	8005a64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80059fa:	68f8      	ldr	r0, [r7, #12]
 80059fc:	f000 f870 	bl	8005ae0 <I2C_IsAcknowledgeFailed>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d001      	beq.n	8005a0a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e034      	b.n	8005a74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a0a:	68bb      	ldr	r3, [r7, #8]
 8005a0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a10:	d028      	beq.n	8005a64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a12:	f7fc fe5b 	bl	80026cc <HAL_GetTick>
 8005a16:	4602      	mov	r2, r0
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	1ad3      	subs	r3, r2, r3
 8005a1c:	68ba      	ldr	r2, [r7, #8]
 8005a1e:	429a      	cmp	r2, r3
 8005a20:	d302      	bcc.n	8005a28 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d11d      	bne.n	8005a64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	695b      	ldr	r3, [r3, #20]
 8005a2e:	f003 0304 	and.w	r3, r3, #4
 8005a32:	2b04      	cmp	r3, #4
 8005a34:	d016      	beq.n	8005a64 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2220      	movs	r2, #32
 8005a40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2200      	movs	r2, #0
 8005a48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a50:	f043 0220 	orr.w	r2, r3, #32
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	e007      	b.n	8005a74 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	695b      	ldr	r3, [r3, #20]
 8005a6a:	f003 0304 	and.w	r3, r3, #4
 8005a6e:	2b04      	cmp	r3, #4
 8005a70:	d1c3      	bne.n	80059fa <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005a72:	2300      	movs	r3, #0
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	3710      	adds	r7, #16
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bd80      	pop	{r7, pc}

08005a7c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b085      	sub	sp, #20
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a84:	2300      	movs	r3, #0
 8005a86:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005a88:	4b13      	ldr	r3, [pc, #76]	; (8005ad8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	08db      	lsrs	r3, r3, #3
 8005a8e:	4a13      	ldr	r2, [pc, #76]	; (8005adc <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005a90:	fba2 2303 	umull	r2, r3, r2, r3
 8005a94:	0a1a      	lsrs	r2, r3, #8
 8005a96:	4613      	mov	r3, r2
 8005a98:	009b      	lsls	r3, r3, #2
 8005a9a:	4413      	add	r3, r2
 8005a9c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	3b01      	subs	r3, #1
 8005aa2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d107      	bne.n	8005aba <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aae:	f043 0220 	orr.w	r2, r3, #32
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e008      	b.n	8005acc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ac4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005ac8:	d0e9      	beq.n	8005a9e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005aca:	2300      	movs	r3, #0
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	3714      	adds	r7, #20
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bc80      	pop	{r7}
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop
 8005ad8:	20000030 	.word	0x20000030
 8005adc:	14f8b589 	.word	0x14f8b589

08005ae0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	b083      	sub	sp, #12
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	695b      	ldr	r3, [r3, #20]
 8005aee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005af2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005af6:	d11b      	bne.n	8005b30 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005b00:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2200      	movs	r2, #0
 8005b06:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2220      	movs	r2, #32
 8005b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2200      	movs	r2, #0
 8005b14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1c:	f043 0204 	orr.w	r2, r3, #4
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2200      	movs	r2, #0
 8005b28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e000      	b.n	8005b32 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005b30:	2300      	movs	r3, #0
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	370c      	adds	r7, #12
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bc80      	pop	{r7}
 8005b3a:	4770      	bx	lr

08005b3c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005b3c:	b480      	push	{r7}
 8005b3e:	b083      	sub	sp, #12
 8005b40:	af00      	add	r7, sp, #0
 8005b42:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b48:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005b4c:	d103      	bne.n	8005b56 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2201      	movs	r2, #1
 8005b52:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005b54:	e007      	b.n	8005b66 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b5a:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005b5e:	d102      	bne.n	8005b66 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2208      	movs	r2, #8
 8005b64:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005b66:	bf00      	nop
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	bc80      	pop	{r7}
 8005b6e:	4770      	bx	lr

08005b70 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	b086      	sub	sp, #24
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d101      	bne.n	8005b82 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b7e:	2301      	movs	r3, #1
 8005b80:	e26c      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0301 	and.w	r3, r3, #1
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	f000 8087 	beq.w	8005c9e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005b90:	4b92      	ldr	r3, [pc, #584]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005b92:	685b      	ldr	r3, [r3, #4]
 8005b94:	f003 030c 	and.w	r3, r3, #12
 8005b98:	2b04      	cmp	r3, #4
 8005b9a:	d00c      	beq.n	8005bb6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005b9c:	4b8f      	ldr	r3, [pc, #572]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	f003 030c 	and.w	r3, r3, #12
 8005ba4:	2b08      	cmp	r3, #8
 8005ba6:	d112      	bne.n	8005bce <HAL_RCC_OscConfig+0x5e>
 8005ba8:	4b8c      	ldr	r3, [pc, #560]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bb4:	d10b      	bne.n	8005bce <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bb6:	4b89      	ldr	r3, [pc, #548]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d06c      	beq.n	8005c9c <HAL_RCC_OscConfig+0x12c>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d168      	bne.n	8005c9c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e246      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	685b      	ldr	r3, [r3, #4]
 8005bd2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005bd6:	d106      	bne.n	8005be6 <HAL_RCC_OscConfig+0x76>
 8005bd8:	4b80      	ldr	r3, [pc, #512]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	4a7f      	ldr	r2, [pc, #508]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005bde:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005be2:	6013      	str	r3, [r2, #0]
 8005be4:	e02e      	b.n	8005c44 <HAL_RCC_OscConfig+0xd4>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d10c      	bne.n	8005c08 <HAL_RCC_OscConfig+0x98>
 8005bee:	4b7b      	ldr	r3, [pc, #492]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	4a7a      	ldr	r2, [pc, #488]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005bf4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bf8:	6013      	str	r3, [r2, #0]
 8005bfa:	4b78      	ldr	r3, [pc, #480]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a77      	ldr	r2, [pc, #476]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005c00:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c04:	6013      	str	r3, [r2, #0]
 8005c06:	e01d      	b.n	8005c44 <HAL_RCC_OscConfig+0xd4>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005c10:	d10c      	bne.n	8005c2c <HAL_RCC_OscConfig+0xbc>
 8005c12:	4b72      	ldr	r3, [pc, #456]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a71      	ldr	r2, [pc, #452]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005c18:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c1c:	6013      	str	r3, [r2, #0]
 8005c1e:	4b6f      	ldr	r3, [pc, #444]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a6e      	ldr	r2, [pc, #440]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005c24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c28:	6013      	str	r3, [r2, #0]
 8005c2a:	e00b      	b.n	8005c44 <HAL_RCC_OscConfig+0xd4>
 8005c2c:	4b6b      	ldr	r3, [pc, #428]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a6a      	ldr	r2, [pc, #424]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005c32:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c36:	6013      	str	r3, [r2, #0]
 8005c38:	4b68      	ldr	r3, [pc, #416]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a67      	ldr	r2, [pc, #412]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005c3e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c42:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d013      	beq.n	8005c74 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c4c:	f7fc fd3e 	bl	80026cc <HAL_GetTick>
 8005c50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c52:	e008      	b.n	8005c66 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c54:	f7fc fd3a 	bl	80026cc <HAL_GetTick>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	1ad3      	subs	r3, r2, r3
 8005c5e:	2b64      	cmp	r3, #100	; 0x64
 8005c60:	d901      	bls.n	8005c66 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e1fa      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c66:	4b5d      	ldr	r3, [pc, #372]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d0f0      	beq.n	8005c54 <HAL_RCC_OscConfig+0xe4>
 8005c72:	e014      	b.n	8005c9e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c74:	f7fc fd2a 	bl	80026cc <HAL_GetTick>
 8005c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c7a:	e008      	b.n	8005c8e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c7c:	f7fc fd26 	bl	80026cc <HAL_GetTick>
 8005c80:	4602      	mov	r2, r0
 8005c82:	693b      	ldr	r3, [r7, #16]
 8005c84:	1ad3      	subs	r3, r2, r3
 8005c86:	2b64      	cmp	r3, #100	; 0x64
 8005c88:	d901      	bls.n	8005c8e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005c8a:	2303      	movs	r3, #3
 8005c8c:	e1e6      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c8e:	4b53      	ldr	r3, [pc, #332]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d1f0      	bne.n	8005c7c <HAL_RCC_OscConfig+0x10c>
 8005c9a:	e000      	b.n	8005c9e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f003 0302 	and.w	r3, r3, #2
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d063      	beq.n	8005d72 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005caa:	4b4c      	ldr	r3, [pc, #304]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	f003 030c 	and.w	r3, r3, #12
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d00b      	beq.n	8005cce <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005cb6:	4b49      	ldr	r3, [pc, #292]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	f003 030c 	and.w	r3, r3, #12
 8005cbe:	2b08      	cmp	r3, #8
 8005cc0:	d11c      	bne.n	8005cfc <HAL_RCC_OscConfig+0x18c>
 8005cc2:	4b46      	ldr	r3, [pc, #280]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005cc4:	685b      	ldr	r3, [r3, #4]
 8005cc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d116      	bne.n	8005cfc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005cce:	4b43      	ldr	r3, [pc, #268]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	f003 0302 	and.w	r3, r3, #2
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d005      	beq.n	8005ce6 <HAL_RCC_OscConfig+0x176>
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	691b      	ldr	r3, [r3, #16]
 8005cde:	2b01      	cmp	r3, #1
 8005ce0:	d001      	beq.n	8005ce6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e1ba      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005ce6:	4b3d      	ldr	r3, [pc, #244]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	695b      	ldr	r3, [r3, #20]
 8005cf2:	00db      	lsls	r3, r3, #3
 8005cf4:	4939      	ldr	r1, [pc, #228]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005cfa:	e03a      	b.n	8005d72 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	691b      	ldr	r3, [r3, #16]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d020      	beq.n	8005d46 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d04:	4b36      	ldr	r3, [pc, #216]	; (8005de0 <HAL_RCC_OscConfig+0x270>)
 8005d06:	2201      	movs	r2, #1
 8005d08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d0a:	f7fc fcdf 	bl	80026cc <HAL_GetTick>
 8005d0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d10:	e008      	b.n	8005d24 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d12:	f7fc fcdb 	bl	80026cc <HAL_GetTick>
 8005d16:	4602      	mov	r2, r0
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	2b02      	cmp	r3, #2
 8005d1e:	d901      	bls.n	8005d24 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005d20:	2303      	movs	r3, #3
 8005d22:	e19b      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d24:	4b2d      	ldr	r3, [pc, #180]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 0302 	and.w	r3, r3, #2
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d0f0      	beq.n	8005d12 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d30:	4b2a      	ldr	r3, [pc, #168]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	695b      	ldr	r3, [r3, #20]
 8005d3c:	00db      	lsls	r3, r3, #3
 8005d3e:	4927      	ldr	r1, [pc, #156]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005d40:	4313      	orrs	r3, r2
 8005d42:	600b      	str	r3, [r1, #0]
 8005d44:	e015      	b.n	8005d72 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d46:	4b26      	ldr	r3, [pc, #152]	; (8005de0 <HAL_RCC_OscConfig+0x270>)
 8005d48:	2200      	movs	r2, #0
 8005d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d4c:	f7fc fcbe 	bl	80026cc <HAL_GetTick>
 8005d50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d52:	e008      	b.n	8005d66 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005d54:	f7fc fcba 	bl	80026cc <HAL_GetTick>
 8005d58:	4602      	mov	r2, r0
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	1ad3      	subs	r3, r2, r3
 8005d5e:	2b02      	cmp	r3, #2
 8005d60:	d901      	bls.n	8005d66 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e17a      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d66:	4b1d      	ldr	r3, [pc, #116]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 0302 	and.w	r3, r3, #2
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d1f0      	bne.n	8005d54 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f003 0308 	and.w	r3, r3, #8
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d03a      	beq.n	8005df4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d019      	beq.n	8005dba <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d86:	4b17      	ldr	r3, [pc, #92]	; (8005de4 <HAL_RCC_OscConfig+0x274>)
 8005d88:	2201      	movs	r2, #1
 8005d8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d8c:	f7fc fc9e 	bl	80026cc <HAL_GetTick>
 8005d90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d92:	e008      	b.n	8005da6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d94:	f7fc fc9a 	bl	80026cc <HAL_GetTick>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	2b02      	cmp	r3, #2
 8005da0:	d901      	bls.n	8005da6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	e15a      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005da6:	4b0d      	ldr	r3, [pc, #52]	; (8005ddc <HAL_RCC_OscConfig+0x26c>)
 8005da8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005daa:	f003 0302 	and.w	r3, r3, #2
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d0f0      	beq.n	8005d94 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005db2:	2001      	movs	r0, #1
 8005db4:	f000 facc 	bl	8006350 <RCC_Delay>
 8005db8:	e01c      	b.n	8005df4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005dba:	4b0a      	ldr	r3, [pc, #40]	; (8005de4 <HAL_RCC_OscConfig+0x274>)
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005dc0:	f7fc fc84 	bl	80026cc <HAL_GetTick>
 8005dc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005dc6:	e00f      	b.n	8005de8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005dc8:	f7fc fc80 	bl	80026cc <HAL_GetTick>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	2b02      	cmp	r3, #2
 8005dd4:	d908      	bls.n	8005de8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8005dd6:	2303      	movs	r3, #3
 8005dd8:	e140      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
 8005dda:	bf00      	nop
 8005ddc:	40021000 	.word	0x40021000
 8005de0:	42420000 	.word	0x42420000
 8005de4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005de8:	4b9e      	ldr	r3, [pc, #632]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dec:	f003 0302 	and.w	r3, r3, #2
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1e9      	bne.n	8005dc8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f003 0304 	and.w	r3, r3, #4
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	f000 80a6 	beq.w	8005f4e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e02:	2300      	movs	r3, #0
 8005e04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e06:	4b97      	ldr	r3, [pc, #604]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005e08:	69db      	ldr	r3, [r3, #28]
 8005e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d10d      	bne.n	8005e2e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e12:	4b94      	ldr	r3, [pc, #592]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005e14:	69db      	ldr	r3, [r3, #28]
 8005e16:	4a93      	ldr	r2, [pc, #588]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005e18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e1c:	61d3      	str	r3, [r2, #28]
 8005e1e:	4b91      	ldr	r3, [pc, #580]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005e20:	69db      	ldr	r3, [r3, #28]
 8005e22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e26:	60bb      	str	r3, [r7, #8]
 8005e28:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e2e:	4b8e      	ldr	r3, [pc, #568]	; (8006068 <HAL_RCC_OscConfig+0x4f8>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d118      	bne.n	8005e6c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e3a:	4b8b      	ldr	r3, [pc, #556]	; (8006068 <HAL_RCC_OscConfig+0x4f8>)
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a8a      	ldr	r2, [pc, #552]	; (8006068 <HAL_RCC_OscConfig+0x4f8>)
 8005e40:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e44:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e46:	f7fc fc41 	bl	80026cc <HAL_GetTick>
 8005e4a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e4c:	e008      	b.n	8005e60 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e4e:	f7fc fc3d 	bl	80026cc <HAL_GetTick>
 8005e52:	4602      	mov	r2, r0
 8005e54:	693b      	ldr	r3, [r7, #16]
 8005e56:	1ad3      	subs	r3, r2, r3
 8005e58:	2b64      	cmp	r3, #100	; 0x64
 8005e5a:	d901      	bls.n	8005e60 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005e5c:	2303      	movs	r3, #3
 8005e5e:	e0fd      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e60:	4b81      	ldr	r3, [pc, #516]	; (8006068 <HAL_RCC_OscConfig+0x4f8>)
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d0f0      	beq.n	8005e4e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	68db      	ldr	r3, [r3, #12]
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d106      	bne.n	8005e82 <HAL_RCC_OscConfig+0x312>
 8005e74:	4b7b      	ldr	r3, [pc, #492]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005e76:	6a1b      	ldr	r3, [r3, #32]
 8005e78:	4a7a      	ldr	r2, [pc, #488]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005e7a:	f043 0301 	orr.w	r3, r3, #1
 8005e7e:	6213      	str	r3, [r2, #32]
 8005e80:	e02d      	b.n	8005ede <HAL_RCC_OscConfig+0x36e>
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d10c      	bne.n	8005ea4 <HAL_RCC_OscConfig+0x334>
 8005e8a:	4b76      	ldr	r3, [pc, #472]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005e8c:	6a1b      	ldr	r3, [r3, #32]
 8005e8e:	4a75      	ldr	r2, [pc, #468]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005e90:	f023 0301 	bic.w	r3, r3, #1
 8005e94:	6213      	str	r3, [r2, #32]
 8005e96:	4b73      	ldr	r3, [pc, #460]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005e98:	6a1b      	ldr	r3, [r3, #32]
 8005e9a:	4a72      	ldr	r2, [pc, #456]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005e9c:	f023 0304 	bic.w	r3, r3, #4
 8005ea0:	6213      	str	r3, [r2, #32]
 8005ea2:	e01c      	b.n	8005ede <HAL_RCC_OscConfig+0x36e>
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	68db      	ldr	r3, [r3, #12]
 8005ea8:	2b05      	cmp	r3, #5
 8005eaa:	d10c      	bne.n	8005ec6 <HAL_RCC_OscConfig+0x356>
 8005eac:	4b6d      	ldr	r3, [pc, #436]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005eae:	6a1b      	ldr	r3, [r3, #32]
 8005eb0:	4a6c      	ldr	r2, [pc, #432]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005eb2:	f043 0304 	orr.w	r3, r3, #4
 8005eb6:	6213      	str	r3, [r2, #32]
 8005eb8:	4b6a      	ldr	r3, [pc, #424]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005eba:	6a1b      	ldr	r3, [r3, #32]
 8005ebc:	4a69      	ldr	r2, [pc, #420]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005ebe:	f043 0301 	orr.w	r3, r3, #1
 8005ec2:	6213      	str	r3, [r2, #32]
 8005ec4:	e00b      	b.n	8005ede <HAL_RCC_OscConfig+0x36e>
 8005ec6:	4b67      	ldr	r3, [pc, #412]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005ec8:	6a1b      	ldr	r3, [r3, #32]
 8005eca:	4a66      	ldr	r2, [pc, #408]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005ecc:	f023 0301 	bic.w	r3, r3, #1
 8005ed0:	6213      	str	r3, [r2, #32]
 8005ed2:	4b64      	ldr	r3, [pc, #400]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005ed4:	6a1b      	ldr	r3, [r3, #32]
 8005ed6:	4a63      	ldr	r2, [pc, #396]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005ed8:	f023 0304 	bic.w	r3, r3, #4
 8005edc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d015      	beq.n	8005f12 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ee6:	f7fc fbf1 	bl	80026cc <HAL_GetTick>
 8005eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005eec:	e00a      	b.n	8005f04 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005eee:	f7fc fbed 	bl	80026cc <HAL_GetTick>
 8005ef2:	4602      	mov	r2, r0
 8005ef4:	693b      	ldr	r3, [r7, #16]
 8005ef6:	1ad3      	subs	r3, r2, r3
 8005ef8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005efc:	4293      	cmp	r3, r2
 8005efe:	d901      	bls.n	8005f04 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005f00:	2303      	movs	r3, #3
 8005f02:	e0ab      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f04:	4b57      	ldr	r3, [pc, #348]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005f06:	6a1b      	ldr	r3, [r3, #32]
 8005f08:	f003 0302 	and.w	r3, r3, #2
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d0ee      	beq.n	8005eee <HAL_RCC_OscConfig+0x37e>
 8005f10:	e014      	b.n	8005f3c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005f12:	f7fc fbdb 	bl	80026cc <HAL_GetTick>
 8005f16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f18:	e00a      	b.n	8005f30 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f1a:	f7fc fbd7 	bl	80026cc <HAL_GetTick>
 8005f1e:	4602      	mov	r2, r0
 8005f20:	693b      	ldr	r3, [r7, #16]
 8005f22:	1ad3      	subs	r3, r2, r3
 8005f24:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d901      	bls.n	8005f30 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005f2c:	2303      	movs	r3, #3
 8005f2e:	e095      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f30:	4b4c      	ldr	r3, [pc, #304]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005f32:	6a1b      	ldr	r3, [r3, #32]
 8005f34:	f003 0302 	and.w	r3, r3, #2
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d1ee      	bne.n	8005f1a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005f3c:	7dfb      	ldrb	r3, [r7, #23]
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	d105      	bne.n	8005f4e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f42:	4b48      	ldr	r3, [pc, #288]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005f44:	69db      	ldr	r3, [r3, #28]
 8005f46:	4a47      	ldr	r2, [pc, #284]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005f48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f4c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	69db      	ldr	r3, [r3, #28]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	f000 8081 	beq.w	800605a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005f58:	4b42      	ldr	r3, [pc, #264]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005f5a:	685b      	ldr	r3, [r3, #4]
 8005f5c:	f003 030c 	and.w	r3, r3, #12
 8005f60:	2b08      	cmp	r3, #8
 8005f62:	d061      	beq.n	8006028 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	69db      	ldr	r3, [r3, #28]
 8005f68:	2b02      	cmp	r3, #2
 8005f6a:	d146      	bne.n	8005ffa <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f6c:	4b3f      	ldr	r3, [pc, #252]	; (800606c <HAL_RCC_OscConfig+0x4fc>)
 8005f6e:	2200      	movs	r2, #0
 8005f70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f72:	f7fc fbab 	bl	80026cc <HAL_GetTick>
 8005f76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f78:	e008      	b.n	8005f8c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f7a:	f7fc fba7 	bl	80026cc <HAL_GetTick>
 8005f7e:	4602      	mov	r2, r0
 8005f80:	693b      	ldr	r3, [r7, #16]
 8005f82:	1ad3      	subs	r3, r2, r3
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d901      	bls.n	8005f8c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005f88:	2303      	movs	r3, #3
 8005f8a:	e067      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f8c:	4b35      	ldr	r3, [pc, #212]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1f0      	bne.n	8005f7a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a1b      	ldr	r3, [r3, #32]
 8005f9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fa0:	d108      	bne.n	8005fb4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005fa2:	4b30      	ldr	r3, [pc, #192]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	689b      	ldr	r3, [r3, #8]
 8005fae:	492d      	ldr	r1, [pc, #180]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005fb4:	4b2b      	ldr	r3, [pc, #172]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005fb6:	685b      	ldr	r3, [r3, #4]
 8005fb8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	6a19      	ldr	r1, [r3, #32]
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fc4:	430b      	orrs	r3, r1
 8005fc6:	4927      	ldr	r1, [pc, #156]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005fc8:	4313      	orrs	r3, r2
 8005fca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005fcc:	4b27      	ldr	r3, [pc, #156]	; (800606c <HAL_RCC_OscConfig+0x4fc>)
 8005fce:	2201      	movs	r2, #1
 8005fd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fd2:	f7fc fb7b 	bl	80026cc <HAL_GetTick>
 8005fd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005fd8:	e008      	b.n	8005fec <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005fda:	f7fc fb77 	bl	80026cc <HAL_GetTick>
 8005fde:	4602      	mov	r2, r0
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	1ad3      	subs	r3, r2, r3
 8005fe4:	2b02      	cmp	r3, #2
 8005fe6:	d901      	bls.n	8005fec <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005fe8:	2303      	movs	r3, #3
 8005fea:	e037      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005fec:	4b1d      	ldr	r3, [pc, #116]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d0f0      	beq.n	8005fda <HAL_RCC_OscConfig+0x46a>
 8005ff8:	e02f      	b.n	800605a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005ffa:	4b1c      	ldr	r3, [pc, #112]	; (800606c <HAL_RCC_OscConfig+0x4fc>)
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006000:	f7fc fb64 	bl	80026cc <HAL_GetTick>
 8006004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006006:	e008      	b.n	800601a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006008:	f7fc fb60 	bl	80026cc <HAL_GetTick>
 800600c:	4602      	mov	r2, r0
 800600e:	693b      	ldr	r3, [r7, #16]
 8006010:	1ad3      	subs	r3, r2, r3
 8006012:	2b02      	cmp	r3, #2
 8006014:	d901      	bls.n	800601a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	e020      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800601a:	4b12      	ldr	r3, [pc, #72]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006022:	2b00      	cmp	r3, #0
 8006024:	d1f0      	bne.n	8006008 <HAL_RCC_OscConfig+0x498>
 8006026:	e018      	b.n	800605a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	69db      	ldr	r3, [r3, #28]
 800602c:	2b01      	cmp	r3, #1
 800602e:	d101      	bne.n	8006034 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8006030:	2301      	movs	r3, #1
 8006032:	e013      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006034:	4b0b      	ldr	r3, [pc, #44]	; (8006064 <HAL_RCC_OscConfig+0x4f4>)
 8006036:	685b      	ldr	r3, [r3, #4]
 8006038:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6a1b      	ldr	r3, [r3, #32]
 8006044:	429a      	cmp	r2, r3
 8006046:	d106      	bne.n	8006056 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006052:	429a      	cmp	r2, r3
 8006054:	d001      	beq.n	800605a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8006056:	2301      	movs	r3, #1
 8006058:	e000      	b.n	800605c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800605a:	2300      	movs	r3, #0
}
 800605c:	4618      	mov	r0, r3
 800605e:	3718      	adds	r7, #24
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}
 8006064:	40021000 	.word	0x40021000
 8006068:	40007000 	.word	0x40007000
 800606c:	42420060 	.word	0x42420060

08006070 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b084      	sub	sp, #16
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d101      	bne.n	8006084 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e0d0      	b.n	8006226 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006084:	4b6a      	ldr	r3, [pc, #424]	; (8006230 <HAL_RCC_ClockConfig+0x1c0>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f003 0307 	and.w	r3, r3, #7
 800608c:	683a      	ldr	r2, [r7, #0]
 800608e:	429a      	cmp	r2, r3
 8006090:	d910      	bls.n	80060b4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006092:	4b67      	ldr	r3, [pc, #412]	; (8006230 <HAL_RCC_ClockConfig+0x1c0>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f023 0207 	bic.w	r2, r3, #7
 800609a:	4965      	ldr	r1, [pc, #404]	; (8006230 <HAL_RCC_ClockConfig+0x1c0>)
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	4313      	orrs	r3, r2
 80060a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80060a2:	4b63      	ldr	r3, [pc, #396]	; (8006230 <HAL_RCC_ClockConfig+0x1c0>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0307 	and.w	r3, r3, #7
 80060aa:	683a      	ldr	r2, [r7, #0]
 80060ac:	429a      	cmp	r2, r3
 80060ae:	d001      	beq.n	80060b4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80060b0:	2301      	movs	r3, #1
 80060b2:	e0b8      	b.n	8006226 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f003 0302 	and.w	r3, r3, #2
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d020      	beq.n	8006102 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f003 0304 	and.w	r3, r3, #4
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d005      	beq.n	80060d8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80060cc:	4b59      	ldr	r3, [pc, #356]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 80060ce:	685b      	ldr	r3, [r3, #4]
 80060d0:	4a58      	ldr	r2, [pc, #352]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 80060d2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80060d6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f003 0308 	and.w	r3, r3, #8
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d005      	beq.n	80060f0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80060e4:	4b53      	ldr	r3, [pc, #332]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 80060e6:	685b      	ldr	r3, [r3, #4]
 80060e8:	4a52      	ldr	r2, [pc, #328]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 80060ea:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80060ee:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060f0:	4b50      	ldr	r3, [pc, #320]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 80060f2:	685b      	ldr	r3, [r3, #4]
 80060f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	494d      	ldr	r1, [pc, #308]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 80060fe:	4313      	orrs	r3, r2
 8006100:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0301 	and.w	r3, r3, #1
 800610a:	2b00      	cmp	r3, #0
 800610c:	d040      	beq.n	8006190 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	685b      	ldr	r3, [r3, #4]
 8006112:	2b01      	cmp	r3, #1
 8006114:	d107      	bne.n	8006126 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006116:	4b47      	ldr	r3, [pc, #284]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800611e:	2b00      	cmp	r3, #0
 8006120:	d115      	bne.n	800614e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	e07f      	b.n	8006226 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	2b02      	cmp	r3, #2
 800612c:	d107      	bne.n	800613e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800612e:	4b41      	ldr	r3, [pc, #260]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d109      	bne.n	800614e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800613a:	2301      	movs	r3, #1
 800613c:	e073      	b.n	8006226 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800613e:	4b3d      	ldr	r3, [pc, #244]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f003 0302 	and.w	r3, r3, #2
 8006146:	2b00      	cmp	r3, #0
 8006148:	d101      	bne.n	800614e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800614a:	2301      	movs	r3, #1
 800614c:	e06b      	b.n	8006226 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800614e:	4b39      	ldr	r3, [pc, #228]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	f023 0203 	bic.w	r2, r3, #3
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	4936      	ldr	r1, [pc, #216]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 800615c:	4313      	orrs	r3, r2
 800615e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006160:	f7fc fab4 	bl	80026cc <HAL_GetTick>
 8006164:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006166:	e00a      	b.n	800617e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006168:	f7fc fab0 	bl	80026cc <HAL_GetTick>
 800616c:	4602      	mov	r2, r0
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	1ad3      	subs	r3, r2, r3
 8006172:	f241 3288 	movw	r2, #5000	; 0x1388
 8006176:	4293      	cmp	r3, r2
 8006178:	d901      	bls.n	800617e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800617a:	2303      	movs	r3, #3
 800617c:	e053      	b.n	8006226 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800617e:	4b2d      	ldr	r3, [pc, #180]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 8006180:	685b      	ldr	r3, [r3, #4]
 8006182:	f003 020c 	and.w	r2, r3, #12
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	009b      	lsls	r3, r3, #2
 800618c:	429a      	cmp	r2, r3
 800618e:	d1eb      	bne.n	8006168 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006190:	4b27      	ldr	r3, [pc, #156]	; (8006230 <HAL_RCC_ClockConfig+0x1c0>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f003 0307 	and.w	r3, r3, #7
 8006198:	683a      	ldr	r2, [r7, #0]
 800619a:	429a      	cmp	r2, r3
 800619c:	d210      	bcs.n	80061c0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800619e:	4b24      	ldr	r3, [pc, #144]	; (8006230 <HAL_RCC_ClockConfig+0x1c0>)
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f023 0207 	bic.w	r2, r3, #7
 80061a6:	4922      	ldr	r1, [pc, #136]	; (8006230 <HAL_RCC_ClockConfig+0x1c0>)
 80061a8:	683b      	ldr	r3, [r7, #0]
 80061aa:	4313      	orrs	r3, r2
 80061ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80061ae:	4b20      	ldr	r3, [pc, #128]	; (8006230 <HAL_RCC_ClockConfig+0x1c0>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f003 0307 	and.w	r3, r3, #7
 80061b6:	683a      	ldr	r2, [r7, #0]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d001      	beq.n	80061c0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80061bc:	2301      	movs	r3, #1
 80061be:	e032      	b.n	8006226 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f003 0304 	and.w	r3, r3, #4
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d008      	beq.n	80061de <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80061cc:	4b19      	ldr	r3, [pc, #100]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 80061ce:	685b      	ldr	r3, [r3, #4]
 80061d0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	4916      	ldr	r1, [pc, #88]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 80061da:	4313      	orrs	r3, r2
 80061dc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f003 0308 	and.w	r3, r3, #8
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d009      	beq.n	80061fe <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80061ea:	4b12      	ldr	r3, [pc, #72]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	691b      	ldr	r3, [r3, #16]
 80061f6:	00db      	lsls	r3, r3, #3
 80061f8:	490e      	ldr	r1, [pc, #56]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 80061fa:	4313      	orrs	r3, r2
 80061fc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80061fe:	f000 f821 	bl	8006244 <HAL_RCC_GetSysClockFreq>
 8006202:	4602      	mov	r2, r0
 8006204:	4b0b      	ldr	r3, [pc, #44]	; (8006234 <HAL_RCC_ClockConfig+0x1c4>)
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	091b      	lsrs	r3, r3, #4
 800620a:	f003 030f 	and.w	r3, r3, #15
 800620e:	490a      	ldr	r1, [pc, #40]	; (8006238 <HAL_RCC_ClockConfig+0x1c8>)
 8006210:	5ccb      	ldrb	r3, [r1, r3]
 8006212:	fa22 f303 	lsr.w	r3, r2, r3
 8006216:	4a09      	ldr	r2, [pc, #36]	; (800623c <HAL_RCC_ClockConfig+0x1cc>)
 8006218:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800621a:	4b09      	ldr	r3, [pc, #36]	; (8006240 <HAL_RCC_ClockConfig+0x1d0>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	4618      	mov	r0, r3
 8006220:	f7fc fa12 	bl	8002648 <HAL_InitTick>

  return HAL_OK;
 8006224:	2300      	movs	r3, #0
}
 8006226:	4618      	mov	r0, r3
 8006228:	3710      	adds	r7, #16
 800622a:	46bd      	mov	sp, r7
 800622c:	bd80      	pop	{r7, pc}
 800622e:	bf00      	nop
 8006230:	40022000 	.word	0x40022000
 8006234:	40021000 	.word	0x40021000
 8006238:	080078ac 	.word	0x080078ac
 800623c:	20000030 	.word	0x20000030
 8006240:	20000034 	.word	0x20000034

08006244 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006244:	b480      	push	{r7}
 8006246:	b087      	sub	sp, #28
 8006248:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800624a:	2300      	movs	r3, #0
 800624c:	60fb      	str	r3, [r7, #12]
 800624e:	2300      	movs	r3, #0
 8006250:	60bb      	str	r3, [r7, #8]
 8006252:	2300      	movs	r3, #0
 8006254:	617b      	str	r3, [r7, #20]
 8006256:	2300      	movs	r3, #0
 8006258:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800625a:	2300      	movs	r3, #0
 800625c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800625e:	4b1e      	ldr	r3, [pc, #120]	; (80062d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f003 030c 	and.w	r3, r3, #12
 800626a:	2b04      	cmp	r3, #4
 800626c:	d002      	beq.n	8006274 <HAL_RCC_GetSysClockFreq+0x30>
 800626e:	2b08      	cmp	r3, #8
 8006270:	d003      	beq.n	800627a <HAL_RCC_GetSysClockFreq+0x36>
 8006272:	e027      	b.n	80062c4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006274:	4b19      	ldr	r3, [pc, #100]	; (80062dc <HAL_RCC_GetSysClockFreq+0x98>)
 8006276:	613b      	str	r3, [r7, #16]
      break;
 8006278:	e027      	b.n	80062ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	0c9b      	lsrs	r3, r3, #18
 800627e:	f003 030f 	and.w	r3, r3, #15
 8006282:	4a17      	ldr	r2, [pc, #92]	; (80062e0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8006284:	5cd3      	ldrb	r3, [r2, r3]
 8006286:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800628e:	2b00      	cmp	r3, #0
 8006290:	d010      	beq.n	80062b4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006292:	4b11      	ldr	r3, [pc, #68]	; (80062d8 <HAL_RCC_GetSysClockFreq+0x94>)
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	0c5b      	lsrs	r3, r3, #17
 8006298:	f003 0301 	and.w	r3, r3, #1
 800629c:	4a11      	ldr	r2, [pc, #68]	; (80062e4 <HAL_RCC_GetSysClockFreq+0xa0>)
 800629e:	5cd3      	ldrb	r3, [r2, r3]
 80062a0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a0d      	ldr	r2, [pc, #52]	; (80062dc <HAL_RCC_GetSysClockFreq+0x98>)
 80062a6:	fb02 f203 	mul.w	r2, r2, r3
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	fbb2 f3f3 	udiv	r3, r2, r3
 80062b0:	617b      	str	r3, [r7, #20]
 80062b2:	e004      	b.n	80062be <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	4a0c      	ldr	r2, [pc, #48]	; (80062e8 <HAL_RCC_GetSysClockFreq+0xa4>)
 80062b8:	fb02 f303 	mul.w	r3, r2, r3
 80062bc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	613b      	str	r3, [r7, #16]
      break;
 80062c2:	e002      	b.n	80062ca <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80062c4:	4b05      	ldr	r3, [pc, #20]	; (80062dc <HAL_RCC_GetSysClockFreq+0x98>)
 80062c6:	613b      	str	r3, [r7, #16]
      break;
 80062c8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80062ca:	693b      	ldr	r3, [r7, #16]
}
 80062cc:	4618      	mov	r0, r3
 80062ce:	371c      	adds	r7, #28
 80062d0:	46bd      	mov	sp, r7
 80062d2:	bc80      	pop	{r7}
 80062d4:	4770      	bx	lr
 80062d6:	bf00      	nop
 80062d8:	40021000 	.word	0x40021000
 80062dc:	007a1200 	.word	0x007a1200
 80062e0:	080078c4 	.word	0x080078c4
 80062e4:	080078d4 	.word	0x080078d4
 80062e8:	003d0900 	.word	0x003d0900

080062ec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062ec:	b480      	push	{r7}
 80062ee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062f0:	4b02      	ldr	r3, [pc, #8]	; (80062fc <HAL_RCC_GetHCLKFreq+0x10>)
 80062f2:	681b      	ldr	r3, [r3, #0]
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bc80      	pop	{r7}
 80062fa:	4770      	bx	lr
 80062fc:	20000030 	.word	0x20000030

08006300 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006304:	f7ff fff2 	bl	80062ec <HAL_RCC_GetHCLKFreq>
 8006308:	4602      	mov	r2, r0
 800630a:	4b05      	ldr	r3, [pc, #20]	; (8006320 <HAL_RCC_GetPCLK1Freq+0x20>)
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	0a1b      	lsrs	r3, r3, #8
 8006310:	f003 0307 	and.w	r3, r3, #7
 8006314:	4903      	ldr	r1, [pc, #12]	; (8006324 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006316:	5ccb      	ldrb	r3, [r1, r3]
 8006318:	fa22 f303 	lsr.w	r3, r2, r3
}
 800631c:	4618      	mov	r0, r3
 800631e:	bd80      	pop	{r7, pc}
 8006320:	40021000 	.word	0x40021000
 8006324:	080078bc 	.word	0x080078bc

08006328 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800632c:	f7ff ffde 	bl	80062ec <HAL_RCC_GetHCLKFreq>
 8006330:	4602      	mov	r2, r0
 8006332:	4b05      	ldr	r3, [pc, #20]	; (8006348 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	0adb      	lsrs	r3, r3, #11
 8006338:	f003 0307 	and.w	r3, r3, #7
 800633c:	4903      	ldr	r1, [pc, #12]	; (800634c <HAL_RCC_GetPCLK2Freq+0x24>)
 800633e:	5ccb      	ldrb	r3, [r1, r3]
 8006340:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006344:	4618      	mov	r0, r3
 8006346:	bd80      	pop	{r7, pc}
 8006348:	40021000 	.word	0x40021000
 800634c:	080078bc 	.word	0x080078bc

08006350 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8006350:	b480      	push	{r7}
 8006352:	b085      	sub	sp, #20
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006358:	4b0a      	ldr	r3, [pc, #40]	; (8006384 <RCC_Delay+0x34>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a0a      	ldr	r2, [pc, #40]	; (8006388 <RCC_Delay+0x38>)
 800635e:	fba2 2303 	umull	r2, r3, r2, r3
 8006362:	0a5b      	lsrs	r3, r3, #9
 8006364:	687a      	ldr	r2, [r7, #4]
 8006366:	fb02 f303 	mul.w	r3, r2, r3
 800636a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800636c:	bf00      	nop
  }
  while (Delay --);
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	1e5a      	subs	r2, r3, #1
 8006372:	60fa      	str	r2, [r7, #12]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d1f9      	bne.n	800636c <RCC_Delay+0x1c>
}
 8006378:	bf00      	nop
 800637a:	bf00      	nop
 800637c:	3714      	adds	r7, #20
 800637e:	46bd      	mov	sp, r7
 8006380:	bc80      	pop	{r7}
 8006382:	4770      	bx	lr
 8006384:	20000030 	.word	0x20000030
 8006388:	10624dd3 	.word	0x10624dd3

0800638c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b086      	sub	sp, #24
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006394:	2300      	movs	r3, #0
 8006396:	613b      	str	r3, [r7, #16]
 8006398:	2300      	movs	r3, #0
 800639a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	f003 0301 	and.w	r3, r3, #1
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d07d      	beq.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80063a8:	2300      	movs	r3, #0
 80063aa:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063ac:	4b4f      	ldr	r3, [pc, #316]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063ae:	69db      	ldr	r3, [r3, #28]
 80063b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d10d      	bne.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063b8:	4b4c      	ldr	r3, [pc, #304]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063ba:	69db      	ldr	r3, [r3, #28]
 80063bc:	4a4b      	ldr	r2, [pc, #300]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063c2:	61d3      	str	r3, [r2, #28]
 80063c4:	4b49      	ldr	r3, [pc, #292]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80063c6:	69db      	ldr	r3, [r3, #28]
 80063c8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063cc:	60bb      	str	r3, [r7, #8]
 80063ce:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063d0:	2301      	movs	r3, #1
 80063d2:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063d4:	4b46      	ldr	r3, [pc, #280]	; (80064f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d118      	bne.n	8006412 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063e0:	4b43      	ldr	r3, [pc, #268]	; (80064f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	4a42      	ldr	r2, [pc, #264]	; (80064f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80063e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063ea:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063ec:	f7fc f96e 	bl	80026cc <HAL_GetTick>
 80063f0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063f2:	e008      	b.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80063f4:	f7fc f96a 	bl	80026cc <HAL_GetTick>
 80063f8:	4602      	mov	r2, r0
 80063fa:	693b      	ldr	r3, [r7, #16]
 80063fc:	1ad3      	subs	r3, r2, r3
 80063fe:	2b64      	cmp	r3, #100	; 0x64
 8006400:	d901      	bls.n	8006406 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8006402:	2303      	movs	r3, #3
 8006404:	e06d      	b.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006406:	4b3a      	ldr	r3, [pc, #232]	; (80064f0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800640e:	2b00      	cmp	r3, #0
 8006410:	d0f0      	beq.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006412:	4b36      	ldr	r3, [pc, #216]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006414:	6a1b      	ldr	r3, [r3, #32]
 8006416:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800641a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d02e      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	685b      	ldr	r3, [r3, #4]
 8006426:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800642a:	68fa      	ldr	r2, [r7, #12]
 800642c:	429a      	cmp	r2, r3
 800642e:	d027      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006430:	4b2e      	ldr	r3, [pc, #184]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006432:	6a1b      	ldr	r3, [r3, #32]
 8006434:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006438:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800643a:	4b2e      	ldr	r3, [pc, #184]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800643c:	2201      	movs	r2, #1
 800643e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006440:	4b2c      	ldr	r3, [pc, #176]	; (80064f4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006442:	2200      	movs	r2, #0
 8006444:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006446:	4a29      	ldr	r2, [pc, #164]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f003 0301 	and.w	r3, r3, #1
 8006452:	2b00      	cmp	r3, #0
 8006454:	d014      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006456:	f7fc f939 	bl	80026cc <HAL_GetTick>
 800645a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800645c:	e00a      	b.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800645e:	f7fc f935 	bl	80026cc <HAL_GetTick>
 8006462:	4602      	mov	r2, r0
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	1ad3      	subs	r3, r2, r3
 8006468:	f241 3288 	movw	r2, #5000	; 0x1388
 800646c:	4293      	cmp	r3, r2
 800646e:	d901      	bls.n	8006474 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006470:	2303      	movs	r3, #3
 8006472:	e036      	b.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006474:	4b1d      	ldr	r3, [pc, #116]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006476:	6a1b      	ldr	r3, [r3, #32]
 8006478:	f003 0302 	and.w	r3, r3, #2
 800647c:	2b00      	cmp	r3, #0
 800647e:	d0ee      	beq.n	800645e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006480:	4b1a      	ldr	r3, [pc, #104]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006482:	6a1b      	ldr	r3, [r3, #32]
 8006484:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	4917      	ldr	r1, [pc, #92]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800648e:	4313      	orrs	r3, r2
 8006490:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006492:	7dfb      	ldrb	r3, [r7, #23]
 8006494:	2b01      	cmp	r3, #1
 8006496:	d105      	bne.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006498:	4b14      	ldr	r3, [pc, #80]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800649a:	69db      	ldr	r3, [r3, #28]
 800649c:	4a13      	ldr	r2, [pc, #76]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800649e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064a2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 0302 	and.w	r3, r3, #2
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d008      	beq.n	80064c2 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80064b0:	4b0e      	ldr	r3, [pc, #56]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	490b      	ldr	r1, [pc, #44]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064be:	4313      	orrs	r3, r2
 80064c0:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 0310 	and.w	r3, r3, #16
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d008      	beq.n	80064e0 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80064ce:	4b07      	ldr	r3, [pc, #28]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	68db      	ldr	r3, [r3, #12]
 80064da:	4904      	ldr	r1, [pc, #16]	; (80064ec <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80064dc:	4313      	orrs	r3, r2
 80064de:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80064e0:	2300      	movs	r3, #0
}
 80064e2:	4618      	mov	r0, r3
 80064e4:	3718      	adds	r7, #24
 80064e6:	46bd      	mov	sp, r7
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	40021000 	.word	0x40021000
 80064f0:	40007000 	.word	0x40007000
 80064f4:	42420440 	.word	0x42420440

080064f8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b088      	sub	sp, #32
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8006500:	2300      	movs	r3, #0
 8006502:	617b      	str	r3, [r7, #20]
 8006504:	2300      	movs	r3, #0
 8006506:	61fb      	str	r3, [r7, #28]
 8006508:	2300      	movs	r3, #0
 800650a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800650c:	2300      	movs	r3, #0
 800650e:	60fb      	str	r3, [r7, #12]
 8006510:	2300      	movs	r3, #0
 8006512:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2b10      	cmp	r3, #16
 8006518:	d00a      	beq.n	8006530 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	2b10      	cmp	r3, #16
 800651e:	f200 808a 	bhi.w	8006636 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	2b01      	cmp	r3, #1
 8006526:	d045      	beq.n	80065b4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2b02      	cmp	r3, #2
 800652c:	d075      	beq.n	800661a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800652e:	e082      	b.n	8006636 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8006530:	4b46      	ldr	r3, [pc, #280]	; (800664c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8006536:	4b45      	ldr	r3, [pc, #276]	; (800664c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800653e:	2b00      	cmp	r3, #0
 8006540:	d07b      	beq.n	800663a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	0c9b      	lsrs	r3, r3, #18
 8006546:	f003 030f 	and.w	r3, r3, #15
 800654a:	4a41      	ldr	r2, [pc, #260]	; (8006650 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 800654c:	5cd3      	ldrb	r3, [r2, r3]
 800654e:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006556:	2b00      	cmp	r3, #0
 8006558:	d015      	beq.n	8006586 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800655a:	4b3c      	ldr	r3, [pc, #240]	; (800664c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	0c5b      	lsrs	r3, r3, #17
 8006560:	f003 0301 	and.w	r3, r3, #1
 8006564:	4a3b      	ldr	r2, [pc, #236]	; (8006654 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8006566:	5cd3      	ldrb	r3, [r2, r3]
 8006568:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006570:	2b00      	cmp	r3, #0
 8006572:	d00d      	beq.n	8006590 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8006574:	4a38      	ldr	r2, [pc, #224]	; (8006658 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8006576:	697b      	ldr	r3, [r7, #20]
 8006578:	fbb2 f2f3 	udiv	r2, r2, r3
 800657c:	693b      	ldr	r3, [r7, #16]
 800657e:	fb02 f303 	mul.w	r3, r2, r3
 8006582:	61fb      	str	r3, [r7, #28]
 8006584:	e004      	b.n	8006590 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	4a34      	ldr	r2, [pc, #208]	; (800665c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800658a:	fb02 f303 	mul.w	r3, r2, r3
 800658e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006590:	4b2e      	ldr	r3, [pc, #184]	; (800664c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006598:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800659c:	d102      	bne.n	80065a4 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 800659e:	69fb      	ldr	r3, [r7, #28]
 80065a0:	61bb      	str	r3, [r7, #24]
      break;
 80065a2:	e04a      	b.n	800663a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80065a4:	69fb      	ldr	r3, [r7, #28]
 80065a6:	005b      	lsls	r3, r3, #1
 80065a8:	4a2d      	ldr	r2, [pc, #180]	; (8006660 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80065aa:	fba2 2303 	umull	r2, r3, r2, r3
 80065ae:	085b      	lsrs	r3, r3, #1
 80065b0:	61bb      	str	r3, [r7, #24]
      break;
 80065b2:	e042      	b.n	800663a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80065b4:	4b25      	ldr	r3, [pc, #148]	; (800664c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80065b6:	6a1b      	ldr	r3, [r3, #32]
 80065b8:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065c4:	d108      	bne.n	80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	f003 0302 	and.w	r3, r3, #2
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d003      	beq.n	80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80065d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065d4:	61bb      	str	r3, [r7, #24]
 80065d6:	e01f      	b.n	8006618 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80065e2:	d109      	bne.n	80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80065e4:	4b19      	ldr	r3, [pc, #100]	; (800664c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80065e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065e8:	f003 0302 	and.w	r3, r3, #2
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d003      	beq.n	80065f8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80065f0:	f649 4340 	movw	r3, #40000	; 0x9c40
 80065f4:	61bb      	str	r3, [r7, #24]
 80065f6:	e00f      	b.n	8006618 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065fe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006602:	d11c      	bne.n	800663e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8006604:	4b11      	ldr	r3, [pc, #68]	; (800664c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800660c:	2b00      	cmp	r3, #0
 800660e:	d016      	beq.n	800663e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8006610:	f24f 4324 	movw	r3, #62500	; 0xf424
 8006614:	61bb      	str	r3, [r7, #24]
      break;
 8006616:	e012      	b.n	800663e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8006618:	e011      	b.n	800663e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 800661a:	f7ff fe85 	bl	8006328 <HAL_RCC_GetPCLK2Freq>
 800661e:	4602      	mov	r2, r0
 8006620:	4b0a      	ldr	r3, [pc, #40]	; (800664c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	0b9b      	lsrs	r3, r3, #14
 8006626:	f003 0303 	and.w	r3, r3, #3
 800662a:	3301      	adds	r3, #1
 800662c:	005b      	lsls	r3, r3, #1
 800662e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006632:	61bb      	str	r3, [r7, #24]
      break;
 8006634:	e004      	b.n	8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006636:	bf00      	nop
 8006638:	e002      	b.n	8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800663a:	bf00      	nop
 800663c:	e000      	b.n	8006640 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800663e:	bf00      	nop
    }
  }
  return (frequency);
 8006640:	69bb      	ldr	r3, [r7, #24]
}
 8006642:	4618      	mov	r0, r3
 8006644:	3720      	adds	r7, #32
 8006646:	46bd      	mov	sp, r7
 8006648:	bd80      	pop	{r7, pc}
 800664a:	bf00      	nop
 800664c:	40021000 	.word	0x40021000
 8006650:	080078d8 	.word	0x080078d8
 8006654:	080078e8 	.word	0x080078e8
 8006658:	007a1200 	.word	0x007a1200
 800665c:	003d0900 	.word	0x003d0900
 8006660:	aaaaaaab 	.word	0xaaaaaaab

08006664 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b082      	sub	sp, #8
 8006668:	af00      	add	r7, sp, #0
 800666a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d101      	bne.n	8006676 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006672:	2301      	movs	r3, #1
 8006674:	e041      	b.n	80066fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800667c:	b2db      	uxtb	r3, r3
 800667e:	2b00      	cmp	r3, #0
 8006680:	d106      	bne.n	8006690 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	2200      	movs	r2, #0
 8006686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800668a:	6878      	ldr	r0, [r7, #4]
 800668c:	f7fb fe9c 	bl	80023c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	2202      	movs	r2, #2
 8006694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681a      	ldr	r2, [r3, #0]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	3304      	adds	r3, #4
 80066a0:	4619      	mov	r1, r3
 80066a2:	4610      	mov	r0, r2
 80066a4:	f000 fa08 	bl	8006ab8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	2201      	movs	r2, #1
 80066ac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2201      	movs	r2, #1
 80066bc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2201      	movs	r2, #1
 80066dc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	2201      	movs	r2, #1
 80066e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2201      	movs	r2, #1
 80066ec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80066f8:	2300      	movs	r3, #0
}
 80066fa:	4618      	mov	r0, r3
 80066fc:	3708      	adds	r7, #8
 80066fe:	46bd      	mov	sp, r7
 8006700:	bd80      	pop	{r7, pc}

08006702 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006702:	b580      	push	{r7, lr}
 8006704:	b084      	sub	sp, #16
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	68db      	ldr	r3, [r3, #12]
 8006710:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	691b      	ldr	r3, [r3, #16]
 8006718:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	f003 0302 	and.w	r3, r3, #2
 8006720:	2b00      	cmp	r3, #0
 8006722:	d020      	beq.n	8006766 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	f003 0302 	and.w	r3, r3, #2
 800672a:	2b00      	cmp	r3, #0
 800672c:	d01b      	beq.n	8006766 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f06f 0202 	mvn.w	r2, #2
 8006736:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	699b      	ldr	r3, [r3, #24]
 8006744:	f003 0303 	and.w	r3, r3, #3
 8006748:	2b00      	cmp	r3, #0
 800674a:	d003      	beq.n	8006754 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800674c:	6878      	ldr	r0, [r7, #4]
 800674e:	f000 f998 	bl	8006a82 <HAL_TIM_IC_CaptureCallback>
 8006752:	e005      	b.n	8006760 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f000 f98b 	bl	8006a70 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	f000 f99a 	bl	8006a94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006766:	68bb      	ldr	r3, [r7, #8]
 8006768:	f003 0304 	and.w	r3, r3, #4
 800676c:	2b00      	cmp	r3, #0
 800676e:	d020      	beq.n	80067b2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f003 0304 	and.w	r3, r3, #4
 8006776:	2b00      	cmp	r3, #0
 8006778:	d01b      	beq.n	80067b2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f06f 0204 	mvn.w	r2, #4
 8006782:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2202      	movs	r2, #2
 8006788:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	699b      	ldr	r3, [r3, #24]
 8006790:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006794:	2b00      	cmp	r3, #0
 8006796:	d003      	beq.n	80067a0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006798:	6878      	ldr	r0, [r7, #4]
 800679a:	f000 f972 	bl	8006a82 <HAL_TIM_IC_CaptureCallback>
 800679e:	e005      	b.n	80067ac <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f000 f965 	bl	8006a70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067a6:	6878      	ldr	r0, [r7, #4]
 80067a8:	f000 f974 	bl	8006a94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	f003 0308 	and.w	r3, r3, #8
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	d020      	beq.n	80067fe <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f003 0308 	and.w	r3, r3, #8
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d01b      	beq.n	80067fe <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	f06f 0208 	mvn.w	r2, #8
 80067ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2204      	movs	r2, #4
 80067d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	69db      	ldr	r3, [r3, #28]
 80067dc:	f003 0303 	and.w	r3, r3, #3
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d003      	beq.n	80067ec <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 f94c 	bl	8006a82 <HAL_TIM_IC_CaptureCallback>
 80067ea:	e005      	b.n	80067f8 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 f93f 	bl	8006a70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f000 f94e 	bl	8006a94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2200      	movs	r2, #0
 80067fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80067fe:	68bb      	ldr	r3, [r7, #8]
 8006800:	f003 0310 	and.w	r3, r3, #16
 8006804:	2b00      	cmp	r3, #0
 8006806:	d020      	beq.n	800684a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f003 0310 	and.w	r3, r3, #16
 800680e:	2b00      	cmp	r3, #0
 8006810:	d01b      	beq.n	800684a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f06f 0210 	mvn.w	r2, #16
 800681a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	2208      	movs	r2, #8
 8006820:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	69db      	ldr	r3, [r3, #28]
 8006828:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800682c:	2b00      	cmp	r3, #0
 800682e:	d003      	beq.n	8006838 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006830:	6878      	ldr	r0, [r7, #4]
 8006832:	f000 f926 	bl	8006a82 <HAL_TIM_IC_CaptureCallback>
 8006836:	e005      	b.n	8006844 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 f919 	bl	8006a70 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800683e:	6878      	ldr	r0, [r7, #4]
 8006840:	f000 f928 	bl	8006a94 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2200      	movs	r2, #0
 8006848:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	f003 0301 	and.w	r3, r3, #1
 8006850:	2b00      	cmp	r3, #0
 8006852:	d00c      	beq.n	800686e <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	f003 0301 	and.w	r3, r3, #1
 800685a:	2b00      	cmp	r3, #0
 800685c:	d007      	beq.n	800686e <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	f06f 0201 	mvn.w	r2, #1
 8006866:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f7fa fc05 	bl	8001078 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800686e:	68bb      	ldr	r3, [r7, #8]
 8006870:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006874:	2b00      	cmp	r3, #0
 8006876:	d00c      	beq.n	8006892 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800687e:	2b00      	cmp	r3, #0
 8006880:	d007      	beq.n	8006892 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800688a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f000 fa7e 	bl	8006d8e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006892:	68bb      	ldr	r3, [r7, #8]
 8006894:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006898:	2b00      	cmp	r3, #0
 800689a:	d00c      	beq.n	80068b6 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d007      	beq.n	80068b6 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80068ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f000 f8f8 	bl	8006aa6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80068b6:	68bb      	ldr	r3, [r7, #8]
 80068b8:	f003 0320 	and.w	r3, r3, #32
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d00c      	beq.n	80068da <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f003 0320 	and.w	r3, r3, #32
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d007      	beq.n	80068da <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f06f 0220 	mvn.w	r2, #32
 80068d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 fa51 	bl	8006d7c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068da:	bf00      	nop
 80068dc:	3710      	adds	r7, #16
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}

080068e2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80068e2:	b580      	push	{r7, lr}
 80068e4:	b084      	sub	sp, #16
 80068e6:	af00      	add	r7, sp, #0
 80068e8:	6078      	str	r0, [r7, #4]
 80068ea:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80068ec:	2300      	movs	r3, #0
 80068ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d101      	bne.n	80068fe <HAL_TIM_ConfigClockSource+0x1c>
 80068fa:	2302      	movs	r3, #2
 80068fc:	e0b4      	b.n	8006a68 <HAL_TIM_ConfigClockSource+0x186>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2201      	movs	r2, #1
 8006902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2202      	movs	r2, #2
 800690a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800691c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800691e:	68bb      	ldr	r3, [r7, #8]
 8006920:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006924:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	68ba      	ldr	r2, [r7, #8]
 800692c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006936:	d03e      	beq.n	80069b6 <HAL_TIM_ConfigClockSource+0xd4>
 8006938:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800693c:	f200 8087 	bhi.w	8006a4e <HAL_TIM_ConfigClockSource+0x16c>
 8006940:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006944:	f000 8086 	beq.w	8006a54 <HAL_TIM_ConfigClockSource+0x172>
 8006948:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800694c:	d87f      	bhi.n	8006a4e <HAL_TIM_ConfigClockSource+0x16c>
 800694e:	2b70      	cmp	r3, #112	; 0x70
 8006950:	d01a      	beq.n	8006988 <HAL_TIM_ConfigClockSource+0xa6>
 8006952:	2b70      	cmp	r3, #112	; 0x70
 8006954:	d87b      	bhi.n	8006a4e <HAL_TIM_ConfigClockSource+0x16c>
 8006956:	2b60      	cmp	r3, #96	; 0x60
 8006958:	d050      	beq.n	80069fc <HAL_TIM_ConfigClockSource+0x11a>
 800695a:	2b60      	cmp	r3, #96	; 0x60
 800695c:	d877      	bhi.n	8006a4e <HAL_TIM_ConfigClockSource+0x16c>
 800695e:	2b50      	cmp	r3, #80	; 0x50
 8006960:	d03c      	beq.n	80069dc <HAL_TIM_ConfigClockSource+0xfa>
 8006962:	2b50      	cmp	r3, #80	; 0x50
 8006964:	d873      	bhi.n	8006a4e <HAL_TIM_ConfigClockSource+0x16c>
 8006966:	2b40      	cmp	r3, #64	; 0x40
 8006968:	d058      	beq.n	8006a1c <HAL_TIM_ConfigClockSource+0x13a>
 800696a:	2b40      	cmp	r3, #64	; 0x40
 800696c:	d86f      	bhi.n	8006a4e <HAL_TIM_ConfigClockSource+0x16c>
 800696e:	2b30      	cmp	r3, #48	; 0x30
 8006970:	d064      	beq.n	8006a3c <HAL_TIM_ConfigClockSource+0x15a>
 8006972:	2b30      	cmp	r3, #48	; 0x30
 8006974:	d86b      	bhi.n	8006a4e <HAL_TIM_ConfigClockSource+0x16c>
 8006976:	2b20      	cmp	r3, #32
 8006978:	d060      	beq.n	8006a3c <HAL_TIM_ConfigClockSource+0x15a>
 800697a:	2b20      	cmp	r3, #32
 800697c:	d867      	bhi.n	8006a4e <HAL_TIM_ConfigClockSource+0x16c>
 800697e:	2b00      	cmp	r3, #0
 8006980:	d05c      	beq.n	8006a3c <HAL_TIM_ConfigClockSource+0x15a>
 8006982:	2b10      	cmp	r3, #16
 8006984:	d05a      	beq.n	8006a3c <HAL_TIM_ConfigClockSource+0x15a>
 8006986:	e062      	b.n	8006a4e <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6818      	ldr	r0, [r3, #0]
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	6899      	ldr	r1, [r3, #8]
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	685a      	ldr	r2, [r3, #4]
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	f000 f973 	bl	8006c82 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	689b      	ldr	r3, [r3, #8]
 80069a2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80069a4:	68bb      	ldr	r3, [r7, #8]
 80069a6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80069aa:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	68ba      	ldr	r2, [r7, #8]
 80069b2:	609a      	str	r2, [r3, #8]
      break;
 80069b4:	e04f      	b.n	8006a56 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6818      	ldr	r0, [r3, #0]
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	6899      	ldr	r1, [r3, #8]
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	685a      	ldr	r2, [r3, #4]
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	68db      	ldr	r3, [r3, #12]
 80069c6:	f000 f95c 	bl	8006c82 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	689a      	ldr	r2, [r3, #8]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80069d8:	609a      	str	r2, [r3, #8]
      break;
 80069da:	e03c      	b.n	8006a56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6818      	ldr	r0, [r3, #0]
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	6859      	ldr	r1, [r3, #4]
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	461a      	mov	r2, r3
 80069ea:	f000 f8d3 	bl	8006b94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	2150      	movs	r1, #80	; 0x50
 80069f4:	4618      	mov	r0, r3
 80069f6:	f000 f92a 	bl	8006c4e <TIM_ITRx_SetConfig>
      break;
 80069fa:	e02c      	b.n	8006a56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6818      	ldr	r0, [r3, #0]
 8006a00:	683b      	ldr	r3, [r7, #0]
 8006a02:	6859      	ldr	r1, [r3, #4]
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	461a      	mov	r2, r3
 8006a0a:	f000 f8f1 	bl	8006bf0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2160      	movs	r1, #96	; 0x60
 8006a14:	4618      	mov	r0, r3
 8006a16:	f000 f91a 	bl	8006c4e <TIM_ITRx_SetConfig>
      break;
 8006a1a:	e01c      	b.n	8006a56 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	6818      	ldr	r0, [r3, #0]
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	6859      	ldr	r1, [r3, #4]
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	461a      	mov	r2, r3
 8006a2a:	f000 f8b3 	bl	8006b94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	2140      	movs	r1, #64	; 0x40
 8006a34:	4618      	mov	r0, r3
 8006a36:	f000 f90a 	bl	8006c4e <TIM_ITRx_SetConfig>
      break;
 8006a3a:	e00c      	b.n	8006a56 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681a      	ldr	r2, [r3, #0]
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4619      	mov	r1, r3
 8006a46:	4610      	mov	r0, r2
 8006a48:	f000 f901 	bl	8006c4e <TIM_ITRx_SetConfig>
      break;
 8006a4c:	e003      	b.n	8006a56 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	73fb      	strb	r3, [r7, #15]
      break;
 8006a52:	e000      	b.n	8006a56 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006a54:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	2201      	movs	r2, #1
 8006a5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3710      	adds	r7, #16
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a78:	bf00      	nop
 8006a7a:	370c      	adds	r7, #12
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bc80      	pop	{r7}
 8006a80:	4770      	bx	lr

08006a82 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a82:	b480      	push	{r7}
 8006a84:	b083      	sub	sp, #12
 8006a86:	af00      	add	r7, sp, #0
 8006a88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a8a:	bf00      	nop
 8006a8c:	370c      	adds	r7, #12
 8006a8e:	46bd      	mov	sp, r7
 8006a90:	bc80      	pop	{r7}
 8006a92:	4770      	bx	lr

08006a94 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a9c:	bf00      	nop
 8006a9e:	370c      	adds	r7, #12
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bc80      	pop	{r7}
 8006aa4:	4770      	bx	lr

08006aa6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006aa6:	b480      	push	{r7}
 8006aa8:	b083      	sub	sp, #12
 8006aaa:	af00      	add	r7, sp, #0
 8006aac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006aae:	bf00      	nop
 8006ab0:	370c      	adds	r7, #12
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bc80      	pop	{r7}
 8006ab6:	4770      	bx	lr

08006ab8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006ab8:	b480      	push	{r7}
 8006aba:	b085      	sub	sp, #20
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	4a2f      	ldr	r2, [pc, #188]	; (8006b88 <TIM_Base_SetConfig+0xd0>)
 8006acc:	4293      	cmp	r3, r2
 8006ace:	d00b      	beq.n	8006ae8 <TIM_Base_SetConfig+0x30>
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ad6:	d007      	beq.n	8006ae8 <TIM_Base_SetConfig+0x30>
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	4a2c      	ldr	r2, [pc, #176]	; (8006b8c <TIM_Base_SetConfig+0xd4>)
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d003      	beq.n	8006ae8 <TIM_Base_SetConfig+0x30>
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	4a2b      	ldr	r2, [pc, #172]	; (8006b90 <TIM_Base_SetConfig+0xd8>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d108      	bne.n	8006afa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	685b      	ldr	r3, [r3, #4]
 8006af4:	68fa      	ldr	r2, [r7, #12]
 8006af6:	4313      	orrs	r3, r2
 8006af8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	4a22      	ldr	r2, [pc, #136]	; (8006b88 <TIM_Base_SetConfig+0xd0>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d00b      	beq.n	8006b1a <TIM_Base_SetConfig+0x62>
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b08:	d007      	beq.n	8006b1a <TIM_Base_SetConfig+0x62>
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	4a1f      	ldr	r2, [pc, #124]	; (8006b8c <TIM_Base_SetConfig+0xd4>)
 8006b0e:	4293      	cmp	r3, r2
 8006b10:	d003      	beq.n	8006b1a <TIM_Base_SetConfig+0x62>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	4a1e      	ldr	r2, [pc, #120]	; (8006b90 <TIM_Base_SetConfig+0xd8>)
 8006b16:	4293      	cmp	r3, r2
 8006b18:	d108      	bne.n	8006b2c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b22:	683b      	ldr	r3, [r7, #0]
 8006b24:	68db      	ldr	r3, [r3, #12]
 8006b26:	68fa      	ldr	r2, [r7, #12]
 8006b28:	4313      	orrs	r3, r2
 8006b2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	695b      	ldr	r3, [r3, #20]
 8006b36:	4313      	orrs	r3, r2
 8006b38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	68fa      	ldr	r2, [r7, #12]
 8006b3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b40:	683b      	ldr	r3, [r7, #0]
 8006b42:	689a      	ldr	r2, [r3, #8]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b48:	683b      	ldr	r3, [r7, #0]
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	4a0d      	ldr	r2, [pc, #52]	; (8006b88 <TIM_Base_SetConfig+0xd0>)
 8006b54:	4293      	cmp	r3, r2
 8006b56:	d103      	bne.n	8006b60 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	691a      	ldr	r2, [r3, #16]
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2201      	movs	r2, #1
 8006b64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	691b      	ldr	r3, [r3, #16]
 8006b6a:	f003 0301 	and.w	r3, r3, #1
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d005      	beq.n	8006b7e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	691b      	ldr	r3, [r3, #16]
 8006b76:	f023 0201 	bic.w	r2, r3, #1
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	611a      	str	r2, [r3, #16]
  }
}
 8006b7e:	bf00      	nop
 8006b80:	3714      	adds	r7, #20
 8006b82:	46bd      	mov	sp, r7
 8006b84:	bc80      	pop	{r7}
 8006b86:	4770      	bx	lr
 8006b88:	40012c00 	.word	0x40012c00
 8006b8c:	40000400 	.word	0x40000400
 8006b90:	40000800 	.word	0x40000800

08006b94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b94:	b480      	push	{r7}
 8006b96:	b087      	sub	sp, #28
 8006b98:	af00      	add	r7, sp, #0
 8006b9a:	60f8      	str	r0, [r7, #12]
 8006b9c:	60b9      	str	r1, [r7, #8]
 8006b9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	6a1b      	ldr	r3, [r3, #32]
 8006ba4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	6a1b      	ldr	r3, [r3, #32]
 8006baa:	f023 0201 	bic.w	r2, r3, #1
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	699b      	ldr	r3, [r3, #24]
 8006bb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006bb8:	693b      	ldr	r3, [r7, #16]
 8006bba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	011b      	lsls	r3, r3, #4
 8006bc4:	693a      	ldr	r2, [r7, #16]
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	f023 030a 	bic.w	r3, r3, #10
 8006bd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006bd2:	697a      	ldr	r2, [r7, #20]
 8006bd4:	68bb      	ldr	r3, [r7, #8]
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	693a      	ldr	r2, [r7, #16]
 8006bde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	697a      	ldr	r2, [r7, #20]
 8006be4:	621a      	str	r2, [r3, #32]
}
 8006be6:	bf00      	nop
 8006be8:	371c      	adds	r7, #28
 8006bea:	46bd      	mov	sp, r7
 8006bec:	bc80      	pop	{r7}
 8006bee:	4770      	bx	lr

08006bf0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	b087      	sub	sp, #28
 8006bf4:	af00      	add	r7, sp, #0
 8006bf6:	60f8      	str	r0, [r7, #12]
 8006bf8:	60b9      	str	r1, [r7, #8]
 8006bfa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	6a1b      	ldr	r3, [r3, #32]
 8006c00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	6a1b      	ldr	r3, [r3, #32]
 8006c06:	f023 0210 	bic.w	r2, r3, #16
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	699b      	ldr	r3, [r3, #24]
 8006c12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006c14:	693b      	ldr	r3, [r7, #16]
 8006c16:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006c1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	031b      	lsls	r3, r3, #12
 8006c20:	693a      	ldr	r2, [r7, #16]
 8006c22:	4313      	orrs	r3, r2
 8006c24:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006c26:	697b      	ldr	r3, [r7, #20]
 8006c28:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006c2c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	011b      	lsls	r3, r3, #4
 8006c32:	697a      	ldr	r2, [r7, #20]
 8006c34:	4313      	orrs	r3, r2
 8006c36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	693a      	ldr	r2, [r7, #16]
 8006c3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	697a      	ldr	r2, [r7, #20]
 8006c42:	621a      	str	r2, [r3, #32]
}
 8006c44:	bf00      	nop
 8006c46:	371c      	adds	r7, #28
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bc80      	pop	{r7}
 8006c4c:	4770      	bx	lr

08006c4e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c4e:	b480      	push	{r7}
 8006c50:	b085      	sub	sp, #20
 8006c52:	af00      	add	r7, sp, #0
 8006c54:	6078      	str	r0, [r7, #4]
 8006c56:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	689b      	ldr	r3, [r3, #8]
 8006c5c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c64:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c66:	683a      	ldr	r2, [r7, #0]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	f043 0307 	orr.w	r3, r3, #7
 8006c70:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	68fa      	ldr	r2, [r7, #12]
 8006c76:	609a      	str	r2, [r3, #8]
}
 8006c78:	bf00      	nop
 8006c7a:	3714      	adds	r7, #20
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bc80      	pop	{r7}
 8006c80:	4770      	bx	lr

08006c82 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c82:	b480      	push	{r7}
 8006c84:	b087      	sub	sp, #28
 8006c86:	af00      	add	r7, sp, #0
 8006c88:	60f8      	str	r0, [r7, #12]
 8006c8a:	60b9      	str	r1, [r7, #8]
 8006c8c:	607a      	str	r2, [r7, #4]
 8006c8e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	689b      	ldr	r3, [r3, #8]
 8006c94:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006c9c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	021a      	lsls	r2, r3, #8
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	431a      	orrs	r2, r3
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	697a      	ldr	r2, [r7, #20]
 8006cac:	4313      	orrs	r3, r2
 8006cae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	697a      	ldr	r2, [r7, #20]
 8006cb4:	609a      	str	r2, [r3, #8]
}
 8006cb6:	bf00      	nop
 8006cb8:	371c      	adds	r7, #28
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bc80      	pop	{r7}
 8006cbe:	4770      	bx	lr

08006cc0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006cc0:	b480      	push	{r7}
 8006cc2:	b085      	sub	sp, #20
 8006cc4:	af00      	add	r7, sp, #0
 8006cc6:	6078      	str	r0, [r7, #4]
 8006cc8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cd0:	2b01      	cmp	r3, #1
 8006cd2:	d101      	bne.n	8006cd8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006cd4:	2302      	movs	r3, #2
 8006cd6:	e046      	b.n	8006d66 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2202      	movs	r2, #2
 8006ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	685b      	ldr	r3, [r3, #4]
 8006cee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	689b      	ldr	r3, [r3, #8]
 8006cf6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	68fa      	ldr	r2, [r7, #12]
 8006d06:	4313      	orrs	r3, r2
 8006d08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	68fa      	ldr	r2, [r7, #12]
 8006d10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a16      	ldr	r2, [pc, #88]	; (8006d70 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d00e      	beq.n	8006d3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006d24:	d009      	beq.n	8006d3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a12      	ldr	r2, [pc, #72]	; (8006d74 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d004      	beq.n	8006d3a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a10      	ldr	r2, [pc, #64]	; (8006d78 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d10c      	bne.n	8006d54 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	685b      	ldr	r3, [r3, #4]
 8006d46:	68ba      	ldr	r2, [r7, #8]
 8006d48:	4313      	orrs	r3, r2
 8006d4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	68ba      	ldr	r2, [r7, #8]
 8006d52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2201      	movs	r2, #1
 8006d58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006d64:	2300      	movs	r3, #0
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3714      	adds	r7, #20
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bc80      	pop	{r7}
 8006d6e:	4770      	bx	lr
 8006d70:	40012c00 	.word	0x40012c00
 8006d74:	40000400 	.word	0x40000400
 8006d78:	40000800 	.word	0x40000800

08006d7c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b083      	sub	sp, #12
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d84:	bf00      	nop
 8006d86:	370c      	adds	r7, #12
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	bc80      	pop	{r7}
 8006d8c:	4770      	bx	lr

08006d8e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d8e:	b480      	push	{r7}
 8006d90:	b083      	sub	sp, #12
 8006d92:	af00      	add	r7, sp, #0
 8006d94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d96:	bf00      	nop
 8006d98:	370c      	adds	r7, #12
 8006d9a:	46bd      	mov	sp, r7
 8006d9c:	bc80      	pop	{r7}
 8006d9e:	4770      	bx	lr

08006da0 <__errno>:
 8006da0:	4b01      	ldr	r3, [pc, #4]	; (8006da8 <__errno+0x8>)
 8006da2:	6818      	ldr	r0, [r3, #0]
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop
 8006da8:	2000003c 	.word	0x2000003c

08006dac <__libc_init_array>:
 8006dac:	b570      	push	{r4, r5, r6, lr}
 8006dae:	2600      	movs	r6, #0
 8006db0:	4d0c      	ldr	r5, [pc, #48]	; (8006de4 <__libc_init_array+0x38>)
 8006db2:	4c0d      	ldr	r4, [pc, #52]	; (8006de8 <__libc_init_array+0x3c>)
 8006db4:	1b64      	subs	r4, r4, r5
 8006db6:	10a4      	asrs	r4, r4, #2
 8006db8:	42a6      	cmp	r6, r4
 8006dba:	d109      	bne.n	8006dd0 <__libc_init_array+0x24>
 8006dbc:	f000 fc8a 	bl	80076d4 <_init>
 8006dc0:	2600      	movs	r6, #0
 8006dc2:	4d0a      	ldr	r5, [pc, #40]	; (8006dec <__libc_init_array+0x40>)
 8006dc4:	4c0a      	ldr	r4, [pc, #40]	; (8006df0 <__libc_init_array+0x44>)
 8006dc6:	1b64      	subs	r4, r4, r5
 8006dc8:	10a4      	asrs	r4, r4, #2
 8006dca:	42a6      	cmp	r6, r4
 8006dcc:	d105      	bne.n	8006dda <__libc_init_array+0x2e>
 8006dce:	bd70      	pop	{r4, r5, r6, pc}
 8006dd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dd4:	4798      	blx	r3
 8006dd6:	3601      	adds	r6, #1
 8006dd8:	e7ee      	b.n	8006db8 <__libc_init_array+0xc>
 8006dda:	f855 3b04 	ldr.w	r3, [r5], #4
 8006dde:	4798      	blx	r3
 8006de0:	3601      	adds	r6, #1
 8006de2:	e7f2      	b.n	8006dca <__libc_init_array+0x1e>
 8006de4:	08007920 	.word	0x08007920
 8006de8:	08007920 	.word	0x08007920
 8006dec:	08007920 	.word	0x08007920
 8006df0:	08007924 	.word	0x08007924

08006df4 <memset>:
 8006df4:	4603      	mov	r3, r0
 8006df6:	4402      	add	r2, r0
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d100      	bne.n	8006dfe <memset+0xa>
 8006dfc:	4770      	bx	lr
 8006dfe:	f803 1b01 	strb.w	r1, [r3], #1
 8006e02:	e7f9      	b.n	8006df8 <memset+0x4>

08006e04 <sniprintf>:
 8006e04:	b40c      	push	{r2, r3}
 8006e06:	b530      	push	{r4, r5, lr}
 8006e08:	4b17      	ldr	r3, [pc, #92]	; (8006e68 <sniprintf+0x64>)
 8006e0a:	1e0c      	subs	r4, r1, #0
 8006e0c:	681d      	ldr	r5, [r3, #0]
 8006e0e:	b09d      	sub	sp, #116	; 0x74
 8006e10:	da08      	bge.n	8006e24 <sniprintf+0x20>
 8006e12:	238b      	movs	r3, #139	; 0x8b
 8006e14:	f04f 30ff 	mov.w	r0, #4294967295
 8006e18:	602b      	str	r3, [r5, #0]
 8006e1a:	b01d      	add	sp, #116	; 0x74
 8006e1c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e20:	b002      	add	sp, #8
 8006e22:	4770      	bx	lr
 8006e24:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006e28:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006e2c:	bf0c      	ite	eq
 8006e2e:	4623      	moveq	r3, r4
 8006e30:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006e34:	9304      	str	r3, [sp, #16]
 8006e36:	9307      	str	r3, [sp, #28]
 8006e38:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006e3c:	9002      	str	r0, [sp, #8]
 8006e3e:	9006      	str	r0, [sp, #24]
 8006e40:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006e44:	4628      	mov	r0, r5
 8006e46:	ab21      	add	r3, sp, #132	; 0x84
 8006e48:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006e4a:	a902      	add	r1, sp, #8
 8006e4c:	9301      	str	r3, [sp, #4]
 8006e4e:	f000 f883 	bl	8006f58 <_svfiprintf_r>
 8006e52:	1c43      	adds	r3, r0, #1
 8006e54:	bfbc      	itt	lt
 8006e56:	238b      	movlt	r3, #139	; 0x8b
 8006e58:	602b      	strlt	r3, [r5, #0]
 8006e5a:	2c00      	cmp	r4, #0
 8006e5c:	d0dd      	beq.n	8006e1a <sniprintf+0x16>
 8006e5e:	2200      	movs	r2, #0
 8006e60:	9b02      	ldr	r3, [sp, #8]
 8006e62:	701a      	strb	r2, [r3, #0]
 8006e64:	e7d9      	b.n	8006e1a <sniprintf+0x16>
 8006e66:	bf00      	nop
 8006e68:	2000003c 	.word	0x2000003c

08006e6c <strcpy>:
 8006e6c:	4603      	mov	r3, r0
 8006e6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006e72:	f803 2b01 	strb.w	r2, [r3], #1
 8006e76:	2a00      	cmp	r2, #0
 8006e78:	d1f9      	bne.n	8006e6e <strcpy+0x2>
 8006e7a:	4770      	bx	lr

08006e7c <strncpy>:
 8006e7c:	4603      	mov	r3, r0
 8006e7e:	b510      	push	{r4, lr}
 8006e80:	3901      	subs	r1, #1
 8006e82:	b132      	cbz	r2, 8006e92 <strncpy+0x16>
 8006e84:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8006e88:	3a01      	subs	r2, #1
 8006e8a:	f803 4b01 	strb.w	r4, [r3], #1
 8006e8e:	2c00      	cmp	r4, #0
 8006e90:	d1f7      	bne.n	8006e82 <strncpy+0x6>
 8006e92:	2100      	movs	r1, #0
 8006e94:	441a      	add	r2, r3
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d100      	bne.n	8006e9c <strncpy+0x20>
 8006e9a:	bd10      	pop	{r4, pc}
 8006e9c:	f803 1b01 	strb.w	r1, [r3], #1
 8006ea0:	e7f9      	b.n	8006e96 <strncpy+0x1a>

08006ea2 <__ssputs_r>:
 8006ea2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ea6:	688e      	ldr	r6, [r1, #8]
 8006ea8:	4682      	mov	sl, r0
 8006eaa:	429e      	cmp	r6, r3
 8006eac:	460c      	mov	r4, r1
 8006eae:	4690      	mov	r8, r2
 8006eb0:	461f      	mov	r7, r3
 8006eb2:	d838      	bhi.n	8006f26 <__ssputs_r+0x84>
 8006eb4:	898a      	ldrh	r2, [r1, #12]
 8006eb6:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006eba:	d032      	beq.n	8006f22 <__ssputs_r+0x80>
 8006ebc:	6825      	ldr	r5, [r4, #0]
 8006ebe:	6909      	ldr	r1, [r1, #16]
 8006ec0:	3301      	adds	r3, #1
 8006ec2:	eba5 0901 	sub.w	r9, r5, r1
 8006ec6:	6965      	ldr	r5, [r4, #20]
 8006ec8:	444b      	add	r3, r9
 8006eca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006ece:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006ed2:	106d      	asrs	r5, r5, #1
 8006ed4:	429d      	cmp	r5, r3
 8006ed6:	bf38      	it	cc
 8006ed8:	461d      	movcc	r5, r3
 8006eda:	0553      	lsls	r3, r2, #21
 8006edc:	d531      	bpl.n	8006f42 <__ssputs_r+0xa0>
 8006ede:	4629      	mov	r1, r5
 8006ee0:	f000 fb52 	bl	8007588 <_malloc_r>
 8006ee4:	4606      	mov	r6, r0
 8006ee6:	b950      	cbnz	r0, 8006efe <__ssputs_r+0x5c>
 8006ee8:	230c      	movs	r3, #12
 8006eea:	f04f 30ff 	mov.w	r0, #4294967295
 8006eee:	f8ca 3000 	str.w	r3, [sl]
 8006ef2:	89a3      	ldrh	r3, [r4, #12]
 8006ef4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ef8:	81a3      	strh	r3, [r4, #12]
 8006efa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006efe:	464a      	mov	r2, r9
 8006f00:	6921      	ldr	r1, [r4, #16]
 8006f02:	f000 facd 	bl	80074a0 <memcpy>
 8006f06:	89a3      	ldrh	r3, [r4, #12]
 8006f08:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006f0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006f10:	81a3      	strh	r3, [r4, #12]
 8006f12:	6126      	str	r6, [r4, #16]
 8006f14:	444e      	add	r6, r9
 8006f16:	6026      	str	r6, [r4, #0]
 8006f18:	463e      	mov	r6, r7
 8006f1a:	6165      	str	r5, [r4, #20]
 8006f1c:	eba5 0509 	sub.w	r5, r5, r9
 8006f20:	60a5      	str	r5, [r4, #8]
 8006f22:	42be      	cmp	r6, r7
 8006f24:	d900      	bls.n	8006f28 <__ssputs_r+0x86>
 8006f26:	463e      	mov	r6, r7
 8006f28:	4632      	mov	r2, r6
 8006f2a:	4641      	mov	r1, r8
 8006f2c:	6820      	ldr	r0, [r4, #0]
 8006f2e:	f000 fac5 	bl	80074bc <memmove>
 8006f32:	68a3      	ldr	r3, [r4, #8]
 8006f34:	6822      	ldr	r2, [r4, #0]
 8006f36:	1b9b      	subs	r3, r3, r6
 8006f38:	4432      	add	r2, r6
 8006f3a:	2000      	movs	r0, #0
 8006f3c:	60a3      	str	r3, [r4, #8]
 8006f3e:	6022      	str	r2, [r4, #0]
 8006f40:	e7db      	b.n	8006efa <__ssputs_r+0x58>
 8006f42:	462a      	mov	r2, r5
 8006f44:	f000 fb7a 	bl	800763c <_realloc_r>
 8006f48:	4606      	mov	r6, r0
 8006f4a:	2800      	cmp	r0, #0
 8006f4c:	d1e1      	bne.n	8006f12 <__ssputs_r+0x70>
 8006f4e:	4650      	mov	r0, sl
 8006f50:	6921      	ldr	r1, [r4, #16]
 8006f52:	f000 facd 	bl	80074f0 <_free_r>
 8006f56:	e7c7      	b.n	8006ee8 <__ssputs_r+0x46>

08006f58 <_svfiprintf_r>:
 8006f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f5c:	4698      	mov	r8, r3
 8006f5e:	898b      	ldrh	r3, [r1, #12]
 8006f60:	4607      	mov	r7, r0
 8006f62:	061b      	lsls	r3, r3, #24
 8006f64:	460d      	mov	r5, r1
 8006f66:	4614      	mov	r4, r2
 8006f68:	b09d      	sub	sp, #116	; 0x74
 8006f6a:	d50e      	bpl.n	8006f8a <_svfiprintf_r+0x32>
 8006f6c:	690b      	ldr	r3, [r1, #16]
 8006f6e:	b963      	cbnz	r3, 8006f8a <_svfiprintf_r+0x32>
 8006f70:	2140      	movs	r1, #64	; 0x40
 8006f72:	f000 fb09 	bl	8007588 <_malloc_r>
 8006f76:	6028      	str	r0, [r5, #0]
 8006f78:	6128      	str	r0, [r5, #16]
 8006f7a:	b920      	cbnz	r0, 8006f86 <_svfiprintf_r+0x2e>
 8006f7c:	230c      	movs	r3, #12
 8006f7e:	603b      	str	r3, [r7, #0]
 8006f80:	f04f 30ff 	mov.w	r0, #4294967295
 8006f84:	e0d1      	b.n	800712a <_svfiprintf_r+0x1d2>
 8006f86:	2340      	movs	r3, #64	; 0x40
 8006f88:	616b      	str	r3, [r5, #20]
 8006f8a:	2300      	movs	r3, #0
 8006f8c:	9309      	str	r3, [sp, #36]	; 0x24
 8006f8e:	2320      	movs	r3, #32
 8006f90:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006f94:	2330      	movs	r3, #48	; 0x30
 8006f96:	f04f 0901 	mov.w	r9, #1
 8006f9a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f9e:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007144 <_svfiprintf_r+0x1ec>
 8006fa2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006fa6:	4623      	mov	r3, r4
 8006fa8:	469a      	mov	sl, r3
 8006faa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006fae:	b10a      	cbz	r2, 8006fb4 <_svfiprintf_r+0x5c>
 8006fb0:	2a25      	cmp	r2, #37	; 0x25
 8006fb2:	d1f9      	bne.n	8006fa8 <_svfiprintf_r+0x50>
 8006fb4:	ebba 0b04 	subs.w	fp, sl, r4
 8006fb8:	d00b      	beq.n	8006fd2 <_svfiprintf_r+0x7a>
 8006fba:	465b      	mov	r3, fp
 8006fbc:	4622      	mov	r2, r4
 8006fbe:	4629      	mov	r1, r5
 8006fc0:	4638      	mov	r0, r7
 8006fc2:	f7ff ff6e 	bl	8006ea2 <__ssputs_r>
 8006fc6:	3001      	adds	r0, #1
 8006fc8:	f000 80aa 	beq.w	8007120 <_svfiprintf_r+0x1c8>
 8006fcc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006fce:	445a      	add	r2, fp
 8006fd0:	9209      	str	r2, [sp, #36]	; 0x24
 8006fd2:	f89a 3000 	ldrb.w	r3, [sl]
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	f000 80a2 	beq.w	8007120 <_svfiprintf_r+0x1c8>
 8006fdc:	2300      	movs	r3, #0
 8006fde:	f04f 32ff 	mov.w	r2, #4294967295
 8006fe2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006fe6:	f10a 0a01 	add.w	sl, sl, #1
 8006fea:	9304      	str	r3, [sp, #16]
 8006fec:	9307      	str	r3, [sp, #28]
 8006fee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ff2:	931a      	str	r3, [sp, #104]	; 0x68
 8006ff4:	4654      	mov	r4, sl
 8006ff6:	2205      	movs	r2, #5
 8006ff8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ffc:	4851      	ldr	r0, [pc, #324]	; (8007144 <_svfiprintf_r+0x1ec>)
 8006ffe:	f000 fa41 	bl	8007484 <memchr>
 8007002:	9a04      	ldr	r2, [sp, #16]
 8007004:	b9d8      	cbnz	r0, 800703e <_svfiprintf_r+0xe6>
 8007006:	06d0      	lsls	r0, r2, #27
 8007008:	bf44      	itt	mi
 800700a:	2320      	movmi	r3, #32
 800700c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007010:	0711      	lsls	r1, r2, #28
 8007012:	bf44      	itt	mi
 8007014:	232b      	movmi	r3, #43	; 0x2b
 8007016:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800701a:	f89a 3000 	ldrb.w	r3, [sl]
 800701e:	2b2a      	cmp	r3, #42	; 0x2a
 8007020:	d015      	beq.n	800704e <_svfiprintf_r+0xf6>
 8007022:	4654      	mov	r4, sl
 8007024:	2000      	movs	r0, #0
 8007026:	f04f 0c0a 	mov.w	ip, #10
 800702a:	9a07      	ldr	r2, [sp, #28]
 800702c:	4621      	mov	r1, r4
 800702e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007032:	3b30      	subs	r3, #48	; 0x30
 8007034:	2b09      	cmp	r3, #9
 8007036:	d94e      	bls.n	80070d6 <_svfiprintf_r+0x17e>
 8007038:	b1b0      	cbz	r0, 8007068 <_svfiprintf_r+0x110>
 800703a:	9207      	str	r2, [sp, #28]
 800703c:	e014      	b.n	8007068 <_svfiprintf_r+0x110>
 800703e:	eba0 0308 	sub.w	r3, r0, r8
 8007042:	fa09 f303 	lsl.w	r3, r9, r3
 8007046:	4313      	orrs	r3, r2
 8007048:	46a2      	mov	sl, r4
 800704a:	9304      	str	r3, [sp, #16]
 800704c:	e7d2      	b.n	8006ff4 <_svfiprintf_r+0x9c>
 800704e:	9b03      	ldr	r3, [sp, #12]
 8007050:	1d19      	adds	r1, r3, #4
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	9103      	str	r1, [sp, #12]
 8007056:	2b00      	cmp	r3, #0
 8007058:	bfbb      	ittet	lt
 800705a:	425b      	neglt	r3, r3
 800705c:	f042 0202 	orrlt.w	r2, r2, #2
 8007060:	9307      	strge	r3, [sp, #28]
 8007062:	9307      	strlt	r3, [sp, #28]
 8007064:	bfb8      	it	lt
 8007066:	9204      	strlt	r2, [sp, #16]
 8007068:	7823      	ldrb	r3, [r4, #0]
 800706a:	2b2e      	cmp	r3, #46	; 0x2e
 800706c:	d10c      	bne.n	8007088 <_svfiprintf_r+0x130>
 800706e:	7863      	ldrb	r3, [r4, #1]
 8007070:	2b2a      	cmp	r3, #42	; 0x2a
 8007072:	d135      	bne.n	80070e0 <_svfiprintf_r+0x188>
 8007074:	9b03      	ldr	r3, [sp, #12]
 8007076:	3402      	adds	r4, #2
 8007078:	1d1a      	adds	r2, r3, #4
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	9203      	str	r2, [sp, #12]
 800707e:	2b00      	cmp	r3, #0
 8007080:	bfb8      	it	lt
 8007082:	f04f 33ff 	movlt.w	r3, #4294967295
 8007086:	9305      	str	r3, [sp, #20]
 8007088:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007154 <_svfiprintf_r+0x1fc>
 800708c:	2203      	movs	r2, #3
 800708e:	4650      	mov	r0, sl
 8007090:	7821      	ldrb	r1, [r4, #0]
 8007092:	f000 f9f7 	bl	8007484 <memchr>
 8007096:	b140      	cbz	r0, 80070aa <_svfiprintf_r+0x152>
 8007098:	2340      	movs	r3, #64	; 0x40
 800709a:	eba0 000a 	sub.w	r0, r0, sl
 800709e:	fa03 f000 	lsl.w	r0, r3, r0
 80070a2:	9b04      	ldr	r3, [sp, #16]
 80070a4:	3401      	adds	r4, #1
 80070a6:	4303      	orrs	r3, r0
 80070a8:	9304      	str	r3, [sp, #16]
 80070aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070ae:	2206      	movs	r2, #6
 80070b0:	4825      	ldr	r0, [pc, #148]	; (8007148 <_svfiprintf_r+0x1f0>)
 80070b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80070b6:	f000 f9e5 	bl	8007484 <memchr>
 80070ba:	2800      	cmp	r0, #0
 80070bc:	d038      	beq.n	8007130 <_svfiprintf_r+0x1d8>
 80070be:	4b23      	ldr	r3, [pc, #140]	; (800714c <_svfiprintf_r+0x1f4>)
 80070c0:	bb1b      	cbnz	r3, 800710a <_svfiprintf_r+0x1b2>
 80070c2:	9b03      	ldr	r3, [sp, #12]
 80070c4:	3307      	adds	r3, #7
 80070c6:	f023 0307 	bic.w	r3, r3, #7
 80070ca:	3308      	adds	r3, #8
 80070cc:	9303      	str	r3, [sp, #12]
 80070ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070d0:	4433      	add	r3, r6
 80070d2:	9309      	str	r3, [sp, #36]	; 0x24
 80070d4:	e767      	b.n	8006fa6 <_svfiprintf_r+0x4e>
 80070d6:	460c      	mov	r4, r1
 80070d8:	2001      	movs	r0, #1
 80070da:	fb0c 3202 	mla	r2, ip, r2, r3
 80070de:	e7a5      	b.n	800702c <_svfiprintf_r+0xd4>
 80070e0:	2300      	movs	r3, #0
 80070e2:	f04f 0c0a 	mov.w	ip, #10
 80070e6:	4619      	mov	r1, r3
 80070e8:	3401      	adds	r4, #1
 80070ea:	9305      	str	r3, [sp, #20]
 80070ec:	4620      	mov	r0, r4
 80070ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070f2:	3a30      	subs	r2, #48	; 0x30
 80070f4:	2a09      	cmp	r2, #9
 80070f6:	d903      	bls.n	8007100 <_svfiprintf_r+0x1a8>
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d0c5      	beq.n	8007088 <_svfiprintf_r+0x130>
 80070fc:	9105      	str	r1, [sp, #20]
 80070fe:	e7c3      	b.n	8007088 <_svfiprintf_r+0x130>
 8007100:	4604      	mov	r4, r0
 8007102:	2301      	movs	r3, #1
 8007104:	fb0c 2101 	mla	r1, ip, r1, r2
 8007108:	e7f0      	b.n	80070ec <_svfiprintf_r+0x194>
 800710a:	ab03      	add	r3, sp, #12
 800710c:	9300      	str	r3, [sp, #0]
 800710e:	462a      	mov	r2, r5
 8007110:	4638      	mov	r0, r7
 8007112:	4b0f      	ldr	r3, [pc, #60]	; (8007150 <_svfiprintf_r+0x1f8>)
 8007114:	a904      	add	r1, sp, #16
 8007116:	f3af 8000 	nop.w
 800711a:	1c42      	adds	r2, r0, #1
 800711c:	4606      	mov	r6, r0
 800711e:	d1d6      	bne.n	80070ce <_svfiprintf_r+0x176>
 8007120:	89ab      	ldrh	r3, [r5, #12]
 8007122:	065b      	lsls	r3, r3, #25
 8007124:	f53f af2c 	bmi.w	8006f80 <_svfiprintf_r+0x28>
 8007128:	9809      	ldr	r0, [sp, #36]	; 0x24
 800712a:	b01d      	add	sp, #116	; 0x74
 800712c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007130:	ab03      	add	r3, sp, #12
 8007132:	9300      	str	r3, [sp, #0]
 8007134:	462a      	mov	r2, r5
 8007136:	4638      	mov	r0, r7
 8007138:	4b05      	ldr	r3, [pc, #20]	; (8007150 <_svfiprintf_r+0x1f8>)
 800713a:	a904      	add	r1, sp, #16
 800713c:	f000 f87c 	bl	8007238 <_printf_i>
 8007140:	e7eb      	b.n	800711a <_svfiprintf_r+0x1c2>
 8007142:	bf00      	nop
 8007144:	080078ea 	.word	0x080078ea
 8007148:	080078f4 	.word	0x080078f4
 800714c:	00000000 	.word	0x00000000
 8007150:	08006ea3 	.word	0x08006ea3
 8007154:	080078f0 	.word	0x080078f0

08007158 <_printf_common>:
 8007158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800715c:	4616      	mov	r6, r2
 800715e:	4699      	mov	r9, r3
 8007160:	688a      	ldr	r2, [r1, #8]
 8007162:	690b      	ldr	r3, [r1, #16]
 8007164:	4607      	mov	r7, r0
 8007166:	4293      	cmp	r3, r2
 8007168:	bfb8      	it	lt
 800716a:	4613      	movlt	r3, r2
 800716c:	6033      	str	r3, [r6, #0]
 800716e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007172:	460c      	mov	r4, r1
 8007174:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007178:	b10a      	cbz	r2, 800717e <_printf_common+0x26>
 800717a:	3301      	adds	r3, #1
 800717c:	6033      	str	r3, [r6, #0]
 800717e:	6823      	ldr	r3, [r4, #0]
 8007180:	0699      	lsls	r1, r3, #26
 8007182:	bf42      	ittt	mi
 8007184:	6833      	ldrmi	r3, [r6, #0]
 8007186:	3302      	addmi	r3, #2
 8007188:	6033      	strmi	r3, [r6, #0]
 800718a:	6825      	ldr	r5, [r4, #0]
 800718c:	f015 0506 	ands.w	r5, r5, #6
 8007190:	d106      	bne.n	80071a0 <_printf_common+0x48>
 8007192:	f104 0a19 	add.w	sl, r4, #25
 8007196:	68e3      	ldr	r3, [r4, #12]
 8007198:	6832      	ldr	r2, [r6, #0]
 800719a:	1a9b      	subs	r3, r3, r2
 800719c:	42ab      	cmp	r3, r5
 800719e:	dc28      	bgt.n	80071f2 <_printf_common+0x9a>
 80071a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80071a4:	1e13      	subs	r3, r2, #0
 80071a6:	6822      	ldr	r2, [r4, #0]
 80071a8:	bf18      	it	ne
 80071aa:	2301      	movne	r3, #1
 80071ac:	0692      	lsls	r2, r2, #26
 80071ae:	d42d      	bmi.n	800720c <_printf_common+0xb4>
 80071b0:	4649      	mov	r1, r9
 80071b2:	4638      	mov	r0, r7
 80071b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80071b8:	47c0      	blx	r8
 80071ba:	3001      	adds	r0, #1
 80071bc:	d020      	beq.n	8007200 <_printf_common+0xa8>
 80071be:	6823      	ldr	r3, [r4, #0]
 80071c0:	68e5      	ldr	r5, [r4, #12]
 80071c2:	f003 0306 	and.w	r3, r3, #6
 80071c6:	2b04      	cmp	r3, #4
 80071c8:	bf18      	it	ne
 80071ca:	2500      	movne	r5, #0
 80071cc:	6832      	ldr	r2, [r6, #0]
 80071ce:	f04f 0600 	mov.w	r6, #0
 80071d2:	68a3      	ldr	r3, [r4, #8]
 80071d4:	bf08      	it	eq
 80071d6:	1aad      	subeq	r5, r5, r2
 80071d8:	6922      	ldr	r2, [r4, #16]
 80071da:	bf08      	it	eq
 80071dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80071e0:	4293      	cmp	r3, r2
 80071e2:	bfc4      	itt	gt
 80071e4:	1a9b      	subgt	r3, r3, r2
 80071e6:	18ed      	addgt	r5, r5, r3
 80071e8:	341a      	adds	r4, #26
 80071ea:	42b5      	cmp	r5, r6
 80071ec:	d11a      	bne.n	8007224 <_printf_common+0xcc>
 80071ee:	2000      	movs	r0, #0
 80071f0:	e008      	b.n	8007204 <_printf_common+0xac>
 80071f2:	2301      	movs	r3, #1
 80071f4:	4652      	mov	r2, sl
 80071f6:	4649      	mov	r1, r9
 80071f8:	4638      	mov	r0, r7
 80071fa:	47c0      	blx	r8
 80071fc:	3001      	adds	r0, #1
 80071fe:	d103      	bne.n	8007208 <_printf_common+0xb0>
 8007200:	f04f 30ff 	mov.w	r0, #4294967295
 8007204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007208:	3501      	adds	r5, #1
 800720a:	e7c4      	b.n	8007196 <_printf_common+0x3e>
 800720c:	2030      	movs	r0, #48	; 0x30
 800720e:	18e1      	adds	r1, r4, r3
 8007210:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007214:	1c5a      	adds	r2, r3, #1
 8007216:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800721a:	4422      	add	r2, r4
 800721c:	3302      	adds	r3, #2
 800721e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007222:	e7c5      	b.n	80071b0 <_printf_common+0x58>
 8007224:	2301      	movs	r3, #1
 8007226:	4622      	mov	r2, r4
 8007228:	4649      	mov	r1, r9
 800722a:	4638      	mov	r0, r7
 800722c:	47c0      	blx	r8
 800722e:	3001      	adds	r0, #1
 8007230:	d0e6      	beq.n	8007200 <_printf_common+0xa8>
 8007232:	3601      	adds	r6, #1
 8007234:	e7d9      	b.n	80071ea <_printf_common+0x92>
	...

08007238 <_printf_i>:
 8007238:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800723c:	460c      	mov	r4, r1
 800723e:	7e27      	ldrb	r7, [r4, #24]
 8007240:	4691      	mov	r9, r2
 8007242:	2f78      	cmp	r7, #120	; 0x78
 8007244:	4680      	mov	r8, r0
 8007246:	469a      	mov	sl, r3
 8007248:	990c      	ldr	r1, [sp, #48]	; 0x30
 800724a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800724e:	d807      	bhi.n	8007260 <_printf_i+0x28>
 8007250:	2f62      	cmp	r7, #98	; 0x62
 8007252:	d80a      	bhi.n	800726a <_printf_i+0x32>
 8007254:	2f00      	cmp	r7, #0
 8007256:	f000 80d9 	beq.w	800740c <_printf_i+0x1d4>
 800725a:	2f58      	cmp	r7, #88	; 0x58
 800725c:	f000 80a4 	beq.w	80073a8 <_printf_i+0x170>
 8007260:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007264:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007268:	e03a      	b.n	80072e0 <_printf_i+0xa8>
 800726a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800726e:	2b15      	cmp	r3, #21
 8007270:	d8f6      	bhi.n	8007260 <_printf_i+0x28>
 8007272:	a001      	add	r0, pc, #4	; (adr r0, 8007278 <_printf_i+0x40>)
 8007274:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007278:	080072d1 	.word	0x080072d1
 800727c:	080072e5 	.word	0x080072e5
 8007280:	08007261 	.word	0x08007261
 8007284:	08007261 	.word	0x08007261
 8007288:	08007261 	.word	0x08007261
 800728c:	08007261 	.word	0x08007261
 8007290:	080072e5 	.word	0x080072e5
 8007294:	08007261 	.word	0x08007261
 8007298:	08007261 	.word	0x08007261
 800729c:	08007261 	.word	0x08007261
 80072a0:	08007261 	.word	0x08007261
 80072a4:	080073f3 	.word	0x080073f3
 80072a8:	08007315 	.word	0x08007315
 80072ac:	080073d5 	.word	0x080073d5
 80072b0:	08007261 	.word	0x08007261
 80072b4:	08007261 	.word	0x08007261
 80072b8:	08007415 	.word	0x08007415
 80072bc:	08007261 	.word	0x08007261
 80072c0:	08007315 	.word	0x08007315
 80072c4:	08007261 	.word	0x08007261
 80072c8:	08007261 	.word	0x08007261
 80072cc:	080073dd 	.word	0x080073dd
 80072d0:	680b      	ldr	r3, [r1, #0]
 80072d2:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80072d6:	1d1a      	adds	r2, r3, #4
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	600a      	str	r2, [r1, #0]
 80072dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80072e0:	2301      	movs	r3, #1
 80072e2:	e0a4      	b.n	800742e <_printf_i+0x1f6>
 80072e4:	6825      	ldr	r5, [r4, #0]
 80072e6:	6808      	ldr	r0, [r1, #0]
 80072e8:	062e      	lsls	r6, r5, #24
 80072ea:	f100 0304 	add.w	r3, r0, #4
 80072ee:	d50a      	bpl.n	8007306 <_printf_i+0xce>
 80072f0:	6805      	ldr	r5, [r0, #0]
 80072f2:	600b      	str	r3, [r1, #0]
 80072f4:	2d00      	cmp	r5, #0
 80072f6:	da03      	bge.n	8007300 <_printf_i+0xc8>
 80072f8:	232d      	movs	r3, #45	; 0x2d
 80072fa:	426d      	negs	r5, r5
 80072fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007300:	230a      	movs	r3, #10
 8007302:	485e      	ldr	r0, [pc, #376]	; (800747c <_printf_i+0x244>)
 8007304:	e019      	b.n	800733a <_printf_i+0x102>
 8007306:	f015 0f40 	tst.w	r5, #64	; 0x40
 800730a:	6805      	ldr	r5, [r0, #0]
 800730c:	600b      	str	r3, [r1, #0]
 800730e:	bf18      	it	ne
 8007310:	b22d      	sxthne	r5, r5
 8007312:	e7ef      	b.n	80072f4 <_printf_i+0xbc>
 8007314:	680b      	ldr	r3, [r1, #0]
 8007316:	6825      	ldr	r5, [r4, #0]
 8007318:	1d18      	adds	r0, r3, #4
 800731a:	6008      	str	r0, [r1, #0]
 800731c:	0628      	lsls	r0, r5, #24
 800731e:	d501      	bpl.n	8007324 <_printf_i+0xec>
 8007320:	681d      	ldr	r5, [r3, #0]
 8007322:	e002      	b.n	800732a <_printf_i+0xf2>
 8007324:	0669      	lsls	r1, r5, #25
 8007326:	d5fb      	bpl.n	8007320 <_printf_i+0xe8>
 8007328:	881d      	ldrh	r5, [r3, #0]
 800732a:	2f6f      	cmp	r7, #111	; 0x6f
 800732c:	bf0c      	ite	eq
 800732e:	2308      	moveq	r3, #8
 8007330:	230a      	movne	r3, #10
 8007332:	4852      	ldr	r0, [pc, #328]	; (800747c <_printf_i+0x244>)
 8007334:	2100      	movs	r1, #0
 8007336:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800733a:	6866      	ldr	r6, [r4, #4]
 800733c:	2e00      	cmp	r6, #0
 800733e:	bfa8      	it	ge
 8007340:	6821      	ldrge	r1, [r4, #0]
 8007342:	60a6      	str	r6, [r4, #8]
 8007344:	bfa4      	itt	ge
 8007346:	f021 0104 	bicge.w	r1, r1, #4
 800734a:	6021      	strge	r1, [r4, #0]
 800734c:	b90d      	cbnz	r5, 8007352 <_printf_i+0x11a>
 800734e:	2e00      	cmp	r6, #0
 8007350:	d04d      	beq.n	80073ee <_printf_i+0x1b6>
 8007352:	4616      	mov	r6, r2
 8007354:	fbb5 f1f3 	udiv	r1, r5, r3
 8007358:	fb03 5711 	mls	r7, r3, r1, r5
 800735c:	5dc7      	ldrb	r7, [r0, r7]
 800735e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007362:	462f      	mov	r7, r5
 8007364:	42bb      	cmp	r3, r7
 8007366:	460d      	mov	r5, r1
 8007368:	d9f4      	bls.n	8007354 <_printf_i+0x11c>
 800736a:	2b08      	cmp	r3, #8
 800736c:	d10b      	bne.n	8007386 <_printf_i+0x14e>
 800736e:	6823      	ldr	r3, [r4, #0]
 8007370:	07df      	lsls	r7, r3, #31
 8007372:	d508      	bpl.n	8007386 <_printf_i+0x14e>
 8007374:	6923      	ldr	r3, [r4, #16]
 8007376:	6861      	ldr	r1, [r4, #4]
 8007378:	4299      	cmp	r1, r3
 800737a:	bfde      	ittt	le
 800737c:	2330      	movle	r3, #48	; 0x30
 800737e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007382:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007386:	1b92      	subs	r2, r2, r6
 8007388:	6122      	str	r2, [r4, #16]
 800738a:	464b      	mov	r3, r9
 800738c:	4621      	mov	r1, r4
 800738e:	4640      	mov	r0, r8
 8007390:	f8cd a000 	str.w	sl, [sp]
 8007394:	aa03      	add	r2, sp, #12
 8007396:	f7ff fedf 	bl	8007158 <_printf_common>
 800739a:	3001      	adds	r0, #1
 800739c:	d14c      	bne.n	8007438 <_printf_i+0x200>
 800739e:	f04f 30ff 	mov.w	r0, #4294967295
 80073a2:	b004      	add	sp, #16
 80073a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80073a8:	4834      	ldr	r0, [pc, #208]	; (800747c <_printf_i+0x244>)
 80073aa:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80073ae:	680e      	ldr	r6, [r1, #0]
 80073b0:	6823      	ldr	r3, [r4, #0]
 80073b2:	f856 5b04 	ldr.w	r5, [r6], #4
 80073b6:	061f      	lsls	r7, r3, #24
 80073b8:	600e      	str	r6, [r1, #0]
 80073ba:	d514      	bpl.n	80073e6 <_printf_i+0x1ae>
 80073bc:	07d9      	lsls	r1, r3, #31
 80073be:	bf44      	itt	mi
 80073c0:	f043 0320 	orrmi.w	r3, r3, #32
 80073c4:	6023      	strmi	r3, [r4, #0]
 80073c6:	b91d      	cbnz	r5, 80073d0 <_printf_i+0x198>
 80073c8:	6823      	ldr	r3, [r4, #0]
 80073ca:	f023 0320 	bic.w	r3, r3, #32
 80073ce:	6023      	str	r3, [r4, #0]
 80073d0:	2310      	movs	r3, #16
 80073d2:	e7af      	b.n	8007334 <_printf_i+0xfc>
 80073d4:	6823      	ldr	r3, [r4, #0]
 80073d6:	f043 0320 	orr.w	r3, r3, #32
 80073da:	6023      	str	r3, [r4, #0]
 80073dc:	2378      	movs	r3, #120	; 0x78
 80073de:	4828      	ldr	r0, [pc, #160]	; (8007480 <_printf_i+0x248>)
 80073e0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80073e4:	e7e3      	b.n	80073ae <_printf_i+0x176>
 80073e6:	065e      	lsls	r6, r3, #25
 80073e8:	bf48      	it	mi
 80073ea:	b2ad      	uxthmi	r5, r5
 80073ec:	e7e6      	b.n	80073bc <_printf_i+0x184>
 80073ee:	4616      	mov	r6, r2
 80073f0:	e7bb      	b.n	800736a <_printf_i+0x132>
 80073f2:	680b      	ldr	r3, [r1, #0]
 80073f4:	6826      	ldr	r6, [r4, #0]
 80073f6:	1d1d      	adds	r5, r3, #4
 80073f8:	6960      	ldr	r0, [r4, #20]
 80073fa:	600d      	str	r5, [r1, #0]
 80073fc:	0635      	lsls	r5, r6, #24
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	d501      	bpl.n	8007406 <_printf_i+0x1ce>
 8007402:	6018      	str	r0, [r3, #0]
 8007404:	e002      	b.n	800740c <_printf_i+0x1d4>
 8007406:	0671      	lsls	r1, r6, #25
 8007408:	d5fb      	bpl.n	8007402 <_printf_i+0x1ca>
 800740a:	8018      	strh	r0, [r3, #0]
 800740c:	2300      	movs	r3, #0
 800740e:	4616      	mov	r6, r2
 8007410:	6123      	str	r3, [r4, #16]
 8007412:	e7ba      	b.n	800738a <_printf_i+0x152>
 8007414:	680b      	ldr	r3, [r1, #0]
 8007416:	1d1a      	adds	r2, r3, #4
 8007418:	600a      	str	r2, [r1, #0]
 800741a:	681e      	ldr	r6, [r3, #0]
 800741c:	2100      	movs	r1, #0
 800741e:	4630      	mov	r0, r6
 8007420:	6862      	ldr	r2, [r4, #4]
 8007422:	f000 f82f 	bl	8007484 <memchr>
 8007426:	b108      	cbz	r0, 800742c <_printf_i+0x1f4>
 8007428:	1b80      	subs	r0, r0, r6
 800742a:	6060      	str	r0, [r4, #4]
 800742c:	6863      	ldr	r3, [r4, #4]
 800742e:	6123      	str	r3, [r4, #16]
 8007430:	2300      	movs	r3, #0
 8007432:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007436:	e7a8      	b.n	800738a <_printf_i+0x152>
 8007438:	4632      	mov	r2, r6
 800743a:	4649      	mov	r1, r9
 800743c:	4640      	mov	r0, r8
 800743e:	6923      	ldr	r3, [r4, #16]
 8007440:	47d0      	blx	sl
 8007442:	3001      	adds	r0, #1
 8007444:	d0ab      	beq.n	800739e <_printf_i+0x166>
 8007446:	6823      	ldr	r3, [r4, #0]
 8007448:	079b      	lsls	r3, r3, #30
 800744a:	d413      	bmi.n	8007474 <_printf_i+0x23c>
 800744c:	68e0      	ldr	r0, [r4, #12]
 800744e:	9b03      	ldr	r3, [sp, #12]
 8007450:	4298      	cmp	r0, r3
 8007452:	bfb8      	it	lt
 8007454:	4618      	movlt	r0, r3
 8007456:	e7a4      	b.n	80073a2 <_printf_i+0x16a>
 8007458:	2301      	movs	r3, #1
 800745a:	4632      	mov	r2, r6
 800745c:	4649      	mov	r1, r9
 800745e:	4640      	mov	r0, r8
 8007460:	47d0      	blx	sl
 8007462:	3001      	adds	r0, #1
 8007464:	d09b      	beq.n	800739e <_printf_i+0x166>
 8007466:	3501      	adds	r5, #1
 8007468:	68e3      	ldr	r3, [r4, #12]
 800746a:	9903      	ldr	r1, [sp, #12]
 800746c:	1a5b      	subs	r3, r3, r1
 800746e:	42ab      	cmp	r3, r5
 8007470:	dcf2      	bgt.n	8007458 <_printf_i+0x220>
 8007472:	e7eb      	b.n	800744c <_printf_i+0x214>
 8007474:	2500      	movs	r5, #0
 8007476:	f104 0619 	add.w	r6, r4, #25
 800747a:	e7f5      	b.n	8007468 <_printf_i+0x230>
 800747c:	080078fb 	.word	0x080078fb
 8007480:	0800790c 	.word	0x0800790c

08007484 <memchr>:
 8007484:	4603      	mov	r3, r0
 8007486:	b510      	push	{r4, lr}
 8007488:	b2c9      	uxtb	r1, r1
 800748a:	4402      	add	r2, r0
 800748c:	4293      	cmp	r3, r2
 800748e:	4618      	mov	r0, r3
 8007490:	d101      	bne.n	8007496 <memchr+0x12>
 8007492:	2000      	movs	r0, #0
 8007494:	e003      	b.n	800749e <memchr+0x1a>
 8007496:	7804      	ldrb	r4, [r0, #0]
 8007498:	3301      	adds	r3, #1
 800749a:	428c      	cmp	r4, r1
 800749c:	d1f6      	bne.n	800748c <memchr+0x8>
 800749e:	bd10      	pop	{r4, pc}

080074a0 <memcpy>:
 80074a0:	440a      	add	r2, r1
 80074a2:	4291      	cmp	r1, r2
 80074a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80074a8:	d100      	bne.n	80074ac <memcpy+0xc>
 80074aa:	4770      	bx	lr
 80074ac:	b510      	push	{r4, lr}
 80074ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074b2:	4291      	cmp	r1, r2
 80074b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074b8:	d1f9      	bne.n	80074ae <memcpy+0xe>
 80074ba:	bd10      	pop	{r4, pc}

080074bc <memmove>:
 80074bc:	4288      	cmp	r0, r1
 80074be:	b510      	push	{r4, lr}
 80074c0:	eb01 0402 	add.w	r4, r1, r2
 80074c4:	d902      	bls.n	80074cc <memmove+0x10>
 80074c6:	4284      	cmp	r4, r0
 80074c8:	4623      	mov	r3, r4
 80074ca:	d807      	bhi.n	80074dc <memmove+0x20>
 80074cc:	1e43      	subs	r3, r0, #1
 80074ce:	42a1      	cmp	r1, r4
 80074d0:	d008      	beq.n	80074e4 <memmove+0x28>
 80074d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80074d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80074da:	e7f8      	b.n	80074ce <memmove+0x12>
 80074dc:	4601      	mov	r1, r0
 80074de:	4402      	add	r2, r0
 80074e0:	428a      	cmp	r2, r1
 80074e2:	d100      	bne.n	80074e6 <memmove+0x2a>
 80074e4:	bd10      	pop	{r4, pc}
 80074e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80074ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80074ee:	e7f7      	b.n	80074e0 <memmove+0x24>

080074f0 <_free_r>:
 80074f0:	b538      	push	{r3, r4, r5, lr}
 80074f2:	4605      	mov	r5, r0
 80074f4:	2900      	cmp	r1, #0
 80074f6:	d043      	beq.n	8007580 <_free_r+0x90>
 80074f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074fc:	1f0c      	subs	r4, r1, #4
 80074fe:	2b00      	cmp	r3, #0
 8007500:	bfb8      	it	lt
 8007502:	18e4      	addlt	r4, r4, r3
 8007504:	f000 f8d0 	bl	80076a8 <__malloc_lock>
 8007508:	4a1e      	ldr	r2, [pc, #120]	; (8007584 <_free_r+0x94>)
 800750a:	6813      	ldr	r3, [r2, #0]
 800750c:	4610      	mov	r0, r2
 800750e:	b933      	cbnz	r3, 800751e <_free_r+0x2e>
 8007510:	6063      	str	r3, [r4, #4]
 8007512:	6014      	str	r4, [r2, #0]
 8007514:	4628      	mov	r0, r5
 8007516:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800751a:	f000 b8cb 	b.w	80076b4 <__malloc_unlock>
 800751e:	42a3      	cmp	r3, r4
 8007520:	d90a      	bls.n	8007538 <_free_r+0x48>
 8007522:	6821      	ldr	r1, [r4, #0]
 8007524:	1862      	adds	r2, r4, r1
 8007526:	4293      	cmp	r3, r2
 8007528:	bf01      	itttt	eq
 800752a:	681a      	ldreq	r2, [r3, #0]
 800752c:	685b      	ldreq	r3, [r3, #4]
 800752e:	1852      	addeq	r2, r2, r1
 8007530:	6022      	streq	r2, [r4, #0]
 8007532:	6063      	str	r3, [r4, #4]
 8007534:	6004      	str	r4, [r0, #0]
 8007536:	e7ed      	b.n	8007514 <_free_r+0x24>
 8007538:	461a      	mov	r2, r3
 800753a:	685b      	ldr	r3, [r3, #4]
 800753c:	b10b      	cbz	r3, 8007542 <_free_r+0x52>
 800753e:	42a3      	cmp	r3, r4
 8007540:	d9fa      	bls.n	8007538 <_free_r+0x48>
 8007542:	6811      	ldr	r1, [r2, #0]
 8007544:	1850      	adds	r0, r2, r1
 8007546:	42a0      	cmp	r0, r4
 8007548:	d10b      	bne.n	8007562 <_free_r+0x72>
 800754a:	6820      	ldr	r0, [r4, #0]
 800754c:	4401      	add	r1, r0
 800754e:	1850      	adds	r0, r2, r1
 8007550:	4283      	cmp	r3, r0
 8007552:	6011      	str	r1, [r2, #0]
 8007554:	d1de      	bne.n	8007514 <_free_r+0x24>
 8007556:	6818      	ldr	r0, [r3, #0]
 8007558:	685b      	ldr	r3, [r3, #4]
 800755a:	4401      	add	r1, r0
 800755c:	6011      	str	r1, [r2, #0]
 800755e:	6053      	str	r3, [r2, #4]
 8007560:	e7d8      	b.n	8007514 <_free_r+0x24>
 8007562:	d902      	bls.n	800756a <_free_r+0x7a>
 8007564:	230c      	movs	r3, #12
 8007566:	602b      	str	r3, [r5, #0]
 8007568:	e7d4      	b.n	8007514 <_free_r+0x24>
 800756a:	6820      	ldr	r0, [r4, #0]
 800756c:	1821      	adds	r1, r4, r0
 800756e:	428b      	cmp	r3, r1
 8007570:	bf01      	itttt	eq
 8007572:	6819      	ldreq	r1, [r3, #0]
 8007574:	685b      	ldreq	r3, [r3, #4]
 8007576:	1809      	addeq	r1, r1, r0
 8007578:	6021      	streq	r1, [r4, #0]
 800757a:	6063      	str	r3, [r4, #4]
 800757c:	6054      	str	r4, [r2, #4]
 800757e:	e7c9      	b.n	8007514 <_free_r+0x24>
 8007580:	bd38      	pop	{r3, r4, r5, pc}
 8007582:	bf00      	nop
 8007584:	20000168 	.word	0x20000168

08007588 <_malloc_r>:
 8007588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800758a:	1ccd      	adds	r5, r1, #3
 800758c:	f025 0503 	bic.w	r5, r5, #3
 8007590:	3508      	adds	r5, #8
 8007592:	2d0c      	cmp	r5, #12
 8007594:	bf38      	it	cc
 8007596:	250c      	movcc	r5, #12
 8007598:	2d00      	cmp	r5, #0
 800759a:	4606      	mov	r6, r0
 800759c:	db01      	blt.n	80075a2 <_malloc_r+0x1a>
 800759e:	42a9      	cmp	r1, r5
 80075a0:	d903      	bls.n	80075aa <_malloc_r+0x22>
 80075a2:	230c      	movs	r3, #12
 80075a4:	6033      	str	r3, [r6, #0]
 80075a6:	2000      	movs	r0, #0
 80075a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80075aa:	f000 f87d 	bl	80076a8 <__malloc_lock>
 80075ae:	4921      	ldr	r1, [pc, #132]	; (8007634 <_malloc_r+0xac>)
 80075b0:	680a      	ldr	r2, [r1, #0]
 80075b2:	4614      	mov	r4, r2
 80075b4:	b99c      	cbnz	r4, 80075de <_malloc_r+0x56>
 80075b6:	4f20      	ldr	r7, [pc, #128]	; (8007638 <_malloc_r+0xb0>)
 80075b8:	683b      	ldr	r3, [r7, #0]
 80075ba:	b923      	cbnz	r3, 80075c6 <_malloc_r+0x3e>
 80075bc:	4621      	mov	r1, r4
 80075be:	4630      	mov	r0, r6
 80075c0:	f000 f862 	bl	8007688 <_sbrk_r>
 80075c4:	6038      	str	r0, [r7, #0]
 80075c6:	4629      	mov	r1, r5
 80075c8:	4630      	mov	r0, r6
 80075ca:	f000 f85d 	bl	8007688 <_sbrk_r>
 80075ce:	1c43      	adds	r3, r0, #1
 80075d0:	d123      	bne.n	800761a <_malloc_r+0x92>
 80075d2:	230c      	movs	r3, #12
 80075d4:	4630      	mov	r0, r6
 80075d6:	6033      	str	r3, [r6, #0]
 80075d8:	f000 f86c 	bl	80076b4 <__malloc_unlock>
 80075dc:	e7e3      	b.n	80075a6 <_malloc_r+0x1e>
 80075de:	6823      	ldr	r3, [r4, #0]
 80075e0:	1b5b      	subs	r3, r3, r5
 80075e2:	d417      	bmi.n	8007614 <_malloc_r+0x8c>
 80075e4:	2b0b      	cmp	r3, #11
 80075e6:	d903      	bls.n	80075f0 <_malloc_r+0x68>
 80075e8:	6023      	str	r3, [r4, #0]
 80075ea:	441c      	add	r4, r3
 80075ec:	6025      	str	r5, [r4, #0]
 80075ee:	e004      	b.n	80075fa <_malloc_r+0x72>
 80075f0:	6863      	ldr	r3, [r4, #4]
 80075f2:	42a2      	cmp	r2, r4
 80075f4:	bf0c      	ite	eq
 80075f6:	600b      	streq	r3, [r1, #0]
 80075f8:	6053      	strne	r3, [r2, #4]
 80075fa:	4630      	mov	r0, r6
 80075fc:	f000 f85a 	bl	80076b4 <__malloc_unlock>
 8007600:	f104 000b 	add.w	r0, r4, #11
 8007604:	1d23      	adds	r3, r4, #4
 8007606:	f020 0007 	bic.w	r0, r0, #7
 800760a:	1ac2      	subs	r2, r0, r3
 800760c:	d0cc      	beq.n	80075a8 <_malloc_r+0x20>
 800760e:	1a1b      	subs	r3, r3, r0
 8007610:	50a3      	str	r3, [r4, r2]
 8007612:	e7c9      	b.n	80075a8 <_malloc_r+0x20>
 8007614:	4622      	mov	r2, r4
 8007616:	6864      	ldr	r4, [r4, #4]
 8007618:	e7cc      	b.n	80075b4 <_malloc_r+0x2c>
 800761a:	1cc4      	adds	r4, r0, #3
 800761c:	f024 0403 	bic.w	r4, r4, #3
 8007620:	42a0      	cmp	r0, r4
 8007622:	d0e3      	beq.n	80075ec <_malloc_r+0x64>
 8007624:	1a21      	subs	r1, r4, r0
 8007626:	4630      	mov	r0, r6
 8007628:	f000 f82e 	bl	8007688 <_sbrk_r>
 800762c:	3001      	adds	r0, #1
 800762e:	d1dd      	bne.n	80075ec <_malloc_r+0x64>
 8007630:	e7cf      	b.n	80075d2 <_malloc_r+0x4a>
 8007632:	bf00      	nop
 8007634:	20000168 	.word	0x20000168
 8007638:	2000016c 	.word	0x2000016c

0800763c <_realloc_r>:
 800763c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800763e:	4607      	mov	r7, r0
 8007640:	4614      	mov	r4, r2
 8007642:	460e      	mov	r6, r1
 8007644:	b921      	cbnz	r1, 8007650 <_realloc_r+0x14>
 8007646:	4611      	mov	r1, r2
 8007648:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800764c:	f7ff bf9c 	b.w	8007588 <_malloc_r>
 8007650:	b922      	cbnz	r2, 800765c <_realloc_r+0x20>
 8007652:	f7ff ff4d 	bl	80074f0 <_free_r>
 8007656:	4625      	mov	r5, r4
 8007658:	4628      	mov	r0, r5
 800765a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800765c:	f000 f830 	bl	80076c0 <_malloc_usable_size_r>
 8007660:	42a0      	cmp	r0, r4
 8007662:	d20f      	bcs.n	8007684 <_realloc_r+0x48>
 8007664:	4621      	mov	r1, r4
 8007666:	4638      	mov	r0, r7
 8007668:	f7ff ff8e 	bl	8007588 <_malloc_r>
 800766c:	4605      	mov	r5, r0
 800766e:	2800      	cmp	r0, #0
 8007670:	d0f2      	beq.n	8007658 <_realloc_r+0x1c>
 8007672:	4631      	mov	r1, r6
 8007674:	4622      	mov	r2, r4
 8007676:	f7ff ff13 	bl	80074a0 <memcpy>
 800767a:	4631      	mov	r1, r6
 800767c:	4638      	mov	r0, r7
 800767e:	f7ff ff37 	bl	80074f0 <_free_r>
 8007682:	e7e9      	b.n	8007658 <_realloc_r+0x1c>
 8007684:	4635      	mov	r5, r6
 8007686:	e7e7      	b.n	8007658 <_realloc_r+0x1c>

08007688 <_sbrk_r>:
 8007688:	b538      	push	{r3, r4, r5, lr}
 800768a:	2300      	movs	r3, #0
 800768c:	4d05      	ldr	r5, [pc, #20]	; (80076a4 <_sbrk_r+0x1c>)
 800768e:	4604      	mov	r4, r0
 8007690:	4608      	mov	r0, r1
 8007692:	602b      	str	r3, [r5, #0]
 8007694:	f7fa ff0c 	bl	80024b0 <_sbrk>
 8007698:	1c43      	adds	r3, r0, #1
 800769a:	d102      	bne.n	80076a2 <_sbrk_r+0x1a>
 800769c:	682b      	ldr	r3, [r5, #0]
 800769e:	b103      	cbz	r3, 80076a2 <_sbrk_r+0x1a>
 80076a0:	6023      	str	r3, [r4, #0]
 80076a2:	bd38      	pop	{r3, r4, r5, pc}
 80076a4:	20000604 	.word	0x20000604

080076a8 <__malloc_lock>:
 80076a8:	4801      	ldr	r0, [pc, #4]	; (80076b0 <__malloc_lock+0x8>)
 80076aa:	f000 b811 	b.w	80076d0 <__retarget_lock_acquire_recursive>
 80076ae:	bf00      	nop
 80076b0:	2000060c 	.word	0x2000060c

080076b4 <__malloc_unlock>:
 80076b4:	4801      	ldr	r0, [pc, #4]	; (80076bc <__malloc_unlock+0x8>)
 80076b6:	f000 b80c 	b.w	80076d2 <__retarget_lock_release_recursive>
 80076ba:	bf00      	nop
 80076bc:	2000060c 	.word	0x2000060c

080076c0 <_malloc_usable_size_r>:
 80076c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80076c4:	1f18      	subs	r0, r3, #4
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	bfbc      	itt	lt
 80076ca:	580b      	ldrlt	r3, [r1, r0]
 80076cc:	18c0      	addlt	r0, r0, r3
 80076ce:	4770      	bx	lr

080076d0 <__retarget_lock_acquire_recursive>:
 80076d0:	4770      	bx	lr

080076d2 <__retarget_lock_release_recursive>:
 80076d2:	4770      	bx	lr

080076d4 <_init>:
 80076d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076d6:	bf00      	nop
 80076d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076da:	bc08      	pop	{r3}
 80076dc:	469e      	mov	lr, r3
 80076de:	4770      	bx	lr

080076e0 <_fini>:
 80076e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076e2:	bf00      	nop
 80076e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076e6:	bc08      	pop	{r3}
 80076e8:	469e      	mov	lr, r3
 80076ea:	4770      	bx	lr
