.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000111110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000010110000110000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000001010000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000100000000000000
000000000000000000
010000000000000001
000000000000000000
000000000000000000
000100000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000001000
000000000000001000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000010000000000000
000010010000000000
000010000000100010
000010110000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000001000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000010
001100000000000000
000000000000000000
100000000000000001
000000000001100001
000000000001110000
000100000000000100
000000000000000000
000000000000000000
000011110000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000001011000000010
000100000000000000
010001110000000000
100000001000000001
000000000000010101
000000000011110000
000100000000000100
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000010
100100000000000000
010000000000000000
000011110000000001
000000000011110001
000000000011110000
001100000000000100
000000000000000000
100010000000000000
000100010000000000
010000000000100010
000000000011010000
000000000000000100
000000000000000001
000000011000000001
000011110000000000

.io_tile 24 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000001010000000000
000000001000000000
000010000000100010
000001110000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.ipcon_tile 0 1
000000010010000111000010001111111010110000110000001000
000000010000000000000100000001000000110000110010000000
001000000000000111000000001011011110110000110010001000
100000000000001001000000001011110000110000110000000000
000000000100000000010110101101111100110000110000001000
000000000000000000000100000111100000110000110000100000
000010000000000111000011101101111010110000110000001000
000001000000001001000010010001100000110000110010000000
000000000000001111010011100001001100110000110000001000
000000000000001011000111110111100000110000110010000000
000000000000000011000011001011011100110000110000001000
000000000000001111100010011111010000110000110010000000
000000000000001111000011001011001110110000110000001000
000000000000000111000000000011100000110000110010000000
000000000000000011000011000101001110110000110000001000
000000000000001011100010010001110000110000110010000000

.logic_tile 1 1
000000000000000000000110000000000001000000001000000000
000010000000000000000000000000001100000000000000001000
001000000000001000000000000111100000000000001000000000
100000000000000001000000000000000000000000000000000000
000000000100000000000000000111001000001100111100000000
000000000000010000000000000000100000110011000000000000
000000000000000001100110000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000010000000000000000000001001001100111100000100
000010000000000000000000000000001000110011000000000000
000000000000001000000000010101101000001100111100000100
000000000000001111000010000000000000110011000000000000
000000000100000000000000010000001001001100111100000000
000000000000010000000010000000001101110011000000000001
110000000000000111100000000101101000001100111100000000
000000000000000000010000000000100000110011000001000000

.logic_tile 2 1
000000000000000111100011101111101010100000010000000010
000000000000000000100000000011001011100000100000000000
000001000000100001000011100101001100100000010000000000
000000100000010000100000000101101100101000000000000100
000000000000000000000010001111111000100000000010000000
000000000000000001000100000111101011110000010000000000
000010001010000111100111011011111010101000000000000001
000011100010000000000111111011100000111101010000000000
000000000000000111000111000001001110101000010000000000
000000000000001111100110001101101101000100000000000001
000000000000001111100111110111000000101001010000000000
000000000001010111000111101011000000111111110000000100
000000000000000011100000000001011101101000010001000000
000000000000000001000000001101001011000000100000000000
000001000000000111100000001111101011100000000000000000
000000100000001111000011111001011011110100000010000000

.logic_tile 3 1
000010000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
001001000000000111000000000000000001000000001000000000
100000100000000000100000000000001000000000000000000000
110000000000100000000000000000001000001100111100000000
000010100000000000000000000000001101110011000000000000
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001101110011000000000000
000000000000000000000110010101101000001100111100000000
000000000000000000010010000000000000110011000001000000
000000000000000001100110000000001001001100111100000100
000000000000000000000000000000001100110011000000000000
000000000000000101000000000101101000001100111100000100
000000001010000000000000000000100000110011000000000000
110000000110000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000010000000

.logic_tile 4 1
000000000000000000000000011101001101111000000000000000
000000000000000000000011110111111010010000000010000000
000000000000000000000000010011001001101000010000000000
000000000000000000000011101011011110000000100010000000
000000000000000000000111110101001100100000000000000010
000000001110000000000011111101111111110100000000000000
000000000000001111000011100001101100100000000000000010
000000000000100011000000001101111101110000010000000000
000000000000001000000010010011011011100000010001000000
000000000000001111000111001001101100101000000000000000
000000000000001000000011101101101000100000010000000000
000000000000000011000000001011111101010000010010000000
000000000000100000000111110011001111101000000000000000
000000000000010000000111111001111111100000010010000000
000000000000000111000111100000000000000000000000000000
000000000000000001000100000000000000000000000000000000

.logic_tile 5 1
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 1
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000001001111000000000000
000010100000000000000000000000001110001111000010000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001100000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 11 1
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000001010000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000001100000000000000000101011011011110100100000000
000000000000000000000000000000111101011110101000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000001010100101000000000000000000000000000000000000
010000000000010000100010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000001011101010111011110100000000
000000001000000000000000001011011010100011111000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000001000000000000010000011000000100000100000100
000000000000100000000011010000000000000000000000000000
001000000000001001100000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000001000000000000000000100000000
100000000001010000000000001111000000000010000000100000
110000000000001000000000010001100000000000000100000001
110000000000000101000010000000000000000001000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000011000000000000000100000000
000000000000000000000000000000000000000001000000000001
000000100000000000000110000000000000000000100100000010
000000000000000000000000000000001010000000000000000000
000000000000100000000111100000011100000100000100000100
000000000000000000000000000000010000000000000000000000
110100000000000000000000010000000000000000100100000000
000100000000000000000010000000001011000000000000000001

.logic_tile 16 1
000000000000001001100000010111000000001001000100000000
000000000000000001000010000111001000011111100000000100
001000000000000101000000001101111110101000000000000000
100001001000001101100000000111000000000000000000000000
110000000000000000000110000011101111110001010100000000
100000000000000000000000000000001101110001010000100100
000000000000000001100000011111000001111001110100000000
000100000000000000000011110001101011010000100000000000
000000001010000001000000000000000000100110010000000000
000000000000000000000000000111001000011001100000000001
000000000000000011100010101001001011110011000000000000
000000000000000000000010010011111011000000000000000000
000000000000000001000010000000001101110100010100000010
000000000000001001000000001111001000111000100000000000
000000000001001001000010100111100001100000010000000010
000000000000000001100100000001101101000000000000000100

.logic_tile 17 1
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000000000111100000000000001000000000
100000000000000000000000000000100000000000000000000000
010000000000000011100010010101001000000001011100000000
110000000000000000000110000011100000010100000000000000
000000000000000000000000010011001001110001110100000000
000000001000000000000011011011001110111000110000000000
000000000000001101100110001000011010100011110000000000
000000000000000101000000000011011100010011110011000000
000000000000000000000000000111100000000110000000000000
000000000000000001000000000000101101000110000000000000
000010000000000101100000000000001101000000100000000000
000000000000000000000000000101001110000000010000000000
110100001000101001100110100111011110010000000000000010
000100000010010101000000001101011101000000000000000000

.logic_tile 18 1
000000000000000000000000010001101011001110000000000000
000000000000000000000010100000011011001110000000000000
001000000000001101100110010001111010111101010100000000
100000000000001011000010100111101100111111010000000000
110000100000000001100000010001111100000001000000000000
110000000000000000000010100101011001000000000000000000
000000000000000001100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000001000000001001001000000000000
000000000000000000000000001101001000000110000000000000
000000000000001000000010011001001011000000000000000000
000000000000000001000110000001101101010000000000000000
000000000000001000000111010000011000001100110000000000
000000000000000001000010000101010000110011000000000000
110000000000000000000000000011111100111001010100000000
000000000000000000000000001111011110111111110000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000000000000000000000000000000000000
000011100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000001000000000000000011000000100000100000000
000000000000000001000000000000010000000000000000000000
001000000000000000000111000000011010011101000000000000
100000000000000000000100001011001111101110000001000000
010000000100001000000010000000000000000000000000000000
110010100000001111000100000000000000000000000000000000
000000000001010001100000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000010010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
001000000000000000000000010011101100010100110000000000
000000000000000000000010100000011000010100110000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
100000000000000001100000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
001000000000000000000000001000000000000000000100000000
100000000000001001000000001111000000000010000000000000
000000000000001000000000001101011100010111010000000000
000000000000010001000000000001011111010111100000000000
000000000000000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000010010000000000000000000000000000000
000000000000000000000011101111111000011111100000000000
000000000000000000010000001111101000011101000000000000
000000000000010000000110100000000000000000000000000000
000000100000001111000000000000000000000000000000000000
010000001100000000000011110011011010100000000010000000
010000000000000000000010100111101100110000010000000000

.logic_tile 22 1
100000000000001101000010110000001010011101000000000000
000000000000001011100110000001011001101110000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001000000000000000000000
000000000000001000000000001001001100001111110000000000
000000000000001011000010110011001110000110110000000000
000000000000001000000000000011001110101000000000000000
000000001110000001000010110000110000101000000000000000
000000000101000001100000000001000000000000000100000000
000010000000110000000010100000100000000001000000000000
000000000000001000000000001111011100010110000000000000
000000000000000011000000000101001001111111010000000000
000100000000000111000010100111100000100000010000000000
000000000010000000000100000000101111100000010000000000
110000000000000001100000001111100000011001100000000000
010000000000000000000010101101001010010110100000000000

.logic_tile 23 1
000000000000000000000110001101101011101000010000000000
000010000000000000000010111111011010000100000000000000
000000000000000001000000000000001101000011100000000000
000000000000001101100000000011001101000011010000000000
000100000101001000000010101101001101101001000000000000
000000000000100111000110110011101010010000000000000000
000000100000110011100111001111111010100001010000000000
000001000001111101000010111101101011100000000000000000
000001001010001011100000001001011110010110100000000000
000000000100000001000011110001110000000010100000000000
000000000000001001100010000000001011000110100000000000
000000000000000011000100001111011111001001010000000000
000001000000001001100000010011101110110010100000000000
000000000000000011000010000111001001110011110000000000
000000000000000000000111000011011011100000010000000000
000000000000000000000011100101111000100000100001000000

.logic_tile 24 1
000000000001100111100000001001011101101000000010000000
000010100001100000000010000001001010011000000000000000
000000000000000111100000001111011011101000010000000000
000000000000001001000011100011001010000000100001000000
000100000000000111000000001001111100100000000000000100
000000000000000000100000001001001111110100000000000000
000010000000000111100111101111101101111000000001000000
000001000000000111000100000001111101100000000000000000
000001000110100011100000011001111100100000000000000000
000010000000000000000011001101001001110100000000000100
000000000000000011100010001111111101101001000000100000
000000000000000000000110000011011000010000000000000000
000000000000001001000010001011101100101000000000000000
000000000000000111100100000101001010100000010000000010
000000000000000001000010000000000001111001110000000001
000000000000000000000111110111001111110110110000000000

.ipcon_tile 25 1
000000011010000111000110111101011010110000110000001000
000000010000010000100111110001000000110000110001000000
001000000001101111100111110011001010110000110000001000
100000000001011101000010110001100000110000110001000000
000000000000000111000111100011101100110000110010001000
000000000000000111100111110111100000110000110000000000
000000000000001111100111010011111010110000110000001000
000000000000001101100110111001000000110000110000000100
000000000000000111100111010011111000110000110000001000
000000000000000000000111111101010000110000110001000000
000000000000000011100011100101101110110000110000001100
000000000000001111100111111011110000110000110000000000
000000000000000111100111001101011010110000110000001000
000000000000000000000100001001110000110000110010000000
000000000000000000000000001011101000110000110000001000
000000000000000000000000000001110000110000110010000000

.ipcon_tile 0 2
000000000000001000000000001101001100110000110000001000
000000000000011111000011110101010000110000110001000000
001000000000001111100111101001011000110000110000001000
100000000000001111000000001001100000110000110001000000
000000000000001111100111101001111100110000110000001000
000000000000001111100111110011010000110000110010000000
000000000000000111100011101111111010110000110010001000
000000000000000000100100000011110000110000110000000000
000000000100001111000011000111111110110000110000001000
000000000000000011100100000011100000110000110010000000
000000000000000001000010010101001110110000110010001000
000000000000000001000011011111110000110000110000000000
000001000000000000000011100011001110110000110000001000
000000101010001001000110000001000000110000110001000000
000000000000000000000111000101011100110000110000001000
000000000000001001000111111101010000110000110000000001

.logic_tile 1 2
000001000000000000000110010111001000001100111100000000
000000000000000000000010000000000000110011000000010001
001000000000000001100000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000010000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000000001000001100111110000000
000000000000000000000000000000001001110011000000000000
000000000000000000010000000000001001001100111100000000
000000000000000000000000000000001100110011000010000000
000000000000001000000000010000001001001100111100000000
000000000000000001000010000000001000110011000010000000
000000000000001001100000000000001001001100111100000000
000000100000000001000000000000001101110011000000000000
110000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000100000

.logic_tile 2 2
000000000001010111100110010101111000110100000000000100
000000000000100000100110001011011100010100000000000000
000000000110000111000111110111011100010111100000000000
000000000110100000100010101001101010000111010000000000
000000000000100001100000010001001110000001010000000000
000000000000000001000010010101010000010110100000000000
000101000000001111100110011011001000100001010000000000
000010001100000001000011010001011101000010100000000001
000000000000000111100110010111001111010000110000000000
000000000000001001000110010000101011010000110000000000
000000000000001001000000000111111011101001000000000001
000000100000000011100000000011101100100000000000000000
000000000000100001000010011000011010011100000000000000
000000001100000111100111011001011100101100000010000000
000000000000000000000010000111011100010111100000000000
000000000000000000000000001101001010000111010000000000

.logic_tile 3 2
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001000110011000010010000
001011000000101000000000010101001000001100111100000000
100011001110010001000010000000000000110011000000000000
110001000001010001100000000000001000001100111100000000
000000000000100000000000000000001001110011000000100000
000000000110100000000110000111001000001100111100000000
000000000000010000000000000000100000110011000000000001
000000100000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000100001100000000000001001001100111100000000
000000100000010000000000000000001100110011000000000000
000000001100000000000110000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110001000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 4 2
000000000000000000000011101111101101010111100000000000
000000000000000000000100000101111100000111010000000000
001000000000001000000000010111000000010110100110000000
100000000000000101000011100000000000010110100000000000
110001000000001000000111101011000001010000100000000000
000000000000000001000000000001001001110000110000000000
000000000000001101100000010000000000000000000000000000
000000000010000001000010100000000000000000000000000000
000000000000010011100111100001001010011100000000000000
000000000000100001100000000000101011011100000000000000
000000000000001000000010001011101101101100000000000100
000000000000000011000100001101001110001100000000000000
000000000000100001100000011011111010100000110010000000
000000001110000000000010001111101100000000110000000000
110000000000001111100111111011011110101001000000000000
000000000000000111100110111011001111001001000000000100

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000001000000110000001111011000110100000000000
000000000000000111000000000001101101101001010000000000
001000001010000011100111100000000000000000000000000000
100000000001000000100000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000100000000000000000000001100000010110000000
000000000001010111000000001001001000010000100000000000
000000000000001101000000001111100000101001010100000100
000000000000000001000000000011100000000000000000000001
000001000000001000000000010000001100010111110000000101
000010000000000001000010000011000000101011110000000000
000000000000000000000000001000011000101000000110000010
000000000000000000000000001011010000010100000000000000
110000000000000000000000000000000000000000000000000000
000000101001000000000010010000000000000000000000000000

.logic_tile 8 2
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000001000000000000001000000011111100000000001
100000000000000101000000000000101010011111100001000100
010000000000000000000000011101001111010110100000000000
100000000000001101000011100001111101010010100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000010011100000000000000100000100
000000000000000000000011110000000000000001000000100000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000011011101010100000000000000000
000000000000000000000010000111111101111000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000011011100100000010000000000
000000000000000000100010000101111101010100000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000111000101101000111101010000000100
000000000000000000000100000111010000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000011000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000101011011100001010000000000
000000000000000000000000001111001110100000000001000000
000000000001010111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000010000111000000000000000000000000000000000000
000010000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000

.logic_tile 12 2
000000000100100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000001100100000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000100000000000000000011110000011110000000000
000000000001000000000000000000000000000011110000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000101000100000000000000000000000000000000

.logic_tile 13 2
000000000000001000000110110000000000000000000000000000
000000000000001111000010000000000000000000000000000000
001000000000001000000000011001101101101111010100000000
100000000000000111000010000101001111101111101000000000
010000000000000111100110100111111111111011110100000000
110000000000000000100100000011011011100011111000000000
000000000000001111100110001111101000111110110100000000
000000000000000001100000001111111110101101011000000000
000000000000000000000000001111101110110111110100000000
000000000000001001000000000111101000110110101000000000
000000000000000000000000001111011010111111100100000000
000000000000000000000010001111101110111001011000000000
000000000000001011100110000111101000111110110100000000
000000000000001011000000000101111110011110101000000000
110000000000000001100111100011111001111111010100000000
000000000000001001000110010111111111101111001000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
100010100000000000000000000000000000000000000000000000
110000000010000000000000000101001101111000100110000001
100000000000011111000000000000011010111000100000000000
000000000000000111000000000011111111110110100000000000
000010100000000000100000000111101110110100010000000000
000000000000100000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110011111111100110000000000000
000000000000000000000111010111101110100100010000000000
000100000010001000000010010101011100111000100100000000
000000000000000101000010000000011111111000100000000010
000000000000100011100000010101101111110011000000000000
000000000001010101100010001111011111000000000000000000

.logic_tile 15 2
000000000000000111100110011011111110101000000100000000
000000000000001101100111100011010000111101010000000000
001001000000001101000010110001011101110001010100000000
100010100000001001100110100000101101110001010000000000
110001000010101101000110101101001100100010000000000000
100000000000001111100010111111001110000100010000000000
000001000000100101100110111001001101000000000000000000
000000100001000111000010010111011000010000000000000000
000000000000001001000000011001011011100010000000000000
000000000000000001000010001001101101000100010000000000
000001000000000111000110101001101101101001000000000001
000010100000001111000011101001001100000000000000000000
000000000010000111100000000001011010100000000000000000
000000000000000000000000000101011011000000100000000000
000000000000101000000010011101111010100000000000000000
000000001011000001000010100001011011000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000001000000000
000000000001000101000000000000001000000000000000001000
000000000000000000000000000111011010001100111000100000
000000000000000000000000000000100000110011000000000001
000000000000001101100010100111101000001100111000000000
000000000000000101000000000000000000110011000000000001
000000000000000111000000000111101000001100111000000000
000000000110000000000010100000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000001100000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000011100101001000001100111000000000
000000000000010000000000000000000000110011000000000000
000000000000100101000000000101001000001100111000000000
000000000111001101000000000000000000110011000000000000

.logic_tile 17 2
000000000000000001000110010000000000000000001000000000
000000000000001101100010000000001111000000000000001000
001000000000000101000000010101001110110111101100000000
100000000000000000100010100001011101101101110000000000
110011000000000001100110000111101001001100111000000000
010000000100001001000000000000101100110011000000000000
000000001110001000000000000101001000011110110100000000
000000000000000101000000000001100000111011010000000000
000010100000000111100011110111101000000010000010000100
000000000000000000100010100101111111000000000000000001
000000000000001001000000000111111001100010000000000000
000000000000001011100000000011111010001000100000000000
000000000000000000000110100101011100000011110100000000
000000000000000000000000001001000000010111110000000000
110000000000000001000111111001011111111111000000000000
000000000000000001100110000111001000010110000000000000

.logic_tile 18 2
000000000110001000000000010000000000000000000000000000
000010100010000111000010000000000000000000000000000000
001000000000000101000000000001000000000000000000000000
100000000000000000000000000101000000010110100000000000
010000000000000001100110000101100000011111100001000000
010000000000000101000000000000101100011111100010000001
000000000000000000000000010101000001011111100100000000
000000000000000000000011100111101100001111000000000000
000000000000000000000000000000000000000000000000000000
000010000000001011000000000000000000000000000000000000
000000000110000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000101000000000000001100001000110000000000000
000000000000010011000000000101001111000000000010000000
110000000000000000000110000101000001011111100000000000
000000000000000000000100000000001011011111100000100000

.ramt_tile 19 2
000000000100000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 2
000000000100110000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000101000010000000000000000000000000000000000
000000000001000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000001000000000000000000000000001100000010100000000
000000000000000000000000001011001001010000100000100001
001000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000001100000100000110000001
000000000000000000000000000000010000000000000000000101
000001000000000000000110000011011101001101000000000000
000000000000000000000011100000111101001101000000000000
000000000000000000000110010011100000000000000000000000
000000001100000000000010001011100000010110100000000000
000001000000100011100000000000000000000000000100000000
000000100001000000000000000111000000000010000000000000
010000000000000000000000000001101100000001010100000000
000000000000000000000000000000110000000001010000000111

.logic_tile 22 2
000000000000000000000110100000000001000000100100000000
000000000000000000000011100000001000000000000000000000
001000000000001000000000000101111101100000010000000000
100000000000001111000000001001111110111000100000000000
010000000110000000000010100000001110000100000100000000
010000000000000000000100000000000000000000000000000000
000000000000000000000110101111101010111110100000000000
000000000000000000000000001111010000010110100000000000
000000001010001000000000010000000000000000000000000000
000000000001010111000011110000000000000000000000000000
000000000000100000000000010111011010010111100000000000
000000000001000000000010101111111001011011100000000000
000001000000000000000110110000000000000000100100000000
000010000000011111000010100000001101000000000000000000
110000000000001001100000010011000000000000000100000000
000000000000000101000010100000000000000001000000000000

.logic_tile 23 2
000000000000101001100111001111001011111000000000000000
000010000000000001000100001111111100100000000000000000
001000000000001101000110010001011010010110100000000000
100000000000001111100011111111010000000010100000000000
010001001010100111100111101000011011110100010100000000
110010000000000000000010111001011000111000100000000000
000000000000000011100010100000011000110001010100000000
000000000000000101100110100111011001110010100000000000
000001000100100000000000001000011111111000100100000000
000010000000010000000000001001011110110100010000000000
000000000000001000000000010101101111110110110000000000
000000000000000001000010000001001110100010110000000000
000000000000011101100000001000011000110100010100000000
000010100000110101000010001001011010111000100000000000
000001000001011001100111011011111011101011100000000000
000000000000100001000111000101101000101011010000000000

.logic_tile 24 2
000000000110000111100110111001011011101111110000000000
000000000000000000100011110101101101001001010000000000
000001000000001111100000000101111110000010100000000000
000010101110000101000011111011110000000011110000000000
000000000110100000000010010111001001100000010000000000
000000000000010111000110001001011011101000000000000000
000000000000001111000111101011011100101000000000000000
000000000000000001000000000001101001100000010010000000
000000000000000000000010100011001010000010100000000000
000000000000000000000110110111110000000011110000000000
000000000000001000000010110111001010110000010000000000
000000000000001011000110000001111010100000000001000000
000000000000000011100010000111111101000111000000000000
000001000000100001000000000000011001000111000000000000
000000000000001000000110000001101000100001010000000000
000000000000101011000000000111011001010000000000000000

.ipcon_tile 25 2
000000000000111000000000001011011000110000110000001000
000000000000001111000011110001110000110000110000000100
001000000000001111000011101001011110110000110010001000
100000001000000111000111011111000000110000110000000000
000000100001011111100000001111011100110000110010001000
000001000000101111100000001001110000110000110000000000
000000100000000000000011111011111010110000110010001000
000001000000000000000011010001110000110000110000000000
000000001010001111100011100011101110110000110000001000
000000000000000111100111011011000000110000110000100000
000000000000001111100111011011101000110000110000001000
000000000000001011100111011101010000110000110000000100
000000000000001000000011110011011110110000110000001000
000000000000000011000111111111000000110000110000100000
000000000000000011100000000011001010110000110000001100
000000000000000111000011110101000000110000110000000000

.ipcon_tile 0 3
000000000000001000000010001101101110110000110000001000
000000000000000111000100001001000000110000110000000100
000000000000001000000111101011001110110000110000001000
000000000000001111000111111101000000110000110010000000
000000000000001000000010000001101100110000110000001000
000000000000000111000111100001110000110000110000000001
000000000000001000000111000011011100110000110010001000
000000000000000111000111110101100000110000110000000000
000000000001000000000010011011101000110000110000001001
000000000000101111000111111001110000110000110000000000
000000000000000000000011101111111010110000110000001000
000000000000001111000100001101110000110000110010000000
000000000000001011100000000101001110110000110000001000
000000000000000011100011110001110000110000110000000100
000000000000000000000011100101011000110000110000001001
000000000000000000000100000101100000110000110000000000

.logic_tile 1 3
000000100001010000000000000101001000001100111100000000
000001001000000000000000000000000000110011000010010000
001000000000001000000110000101001000001100111100000000
100000000000000001000000000000000000110011000010000000
000000000000001001100110000000001000001100111100000000
000000000110000001000000000000001101110011000000100000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000010000000000000000000010000001001001100111110000000
000000000100000000000010000000001000110011000000000000
000000001100000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000001
000001000000000000000000000101101000001100111100000000
000010100000000000000000000000100000110011000000000001
110000000000000000000000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000

.logic_tile 2 3
000000000000100111100011101001001111000110100000000000
000000000010000000000000001111111011001111110000000000
000000000000001000000110100001111100100001010000000000
000000100001011011000011100111001101000010100000000001
000011100000001001100110100000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000001000000000000011100111111101011100000010000000
000000000000000000000000000000011001011100000000000000
000000000000001000000110100001000001001001000000000000
000000000000001011000000001101001110101001010000000000
000000000010001000000110011111101110110000100000000001
000000000000000001000010001011001110100000010000000000
000000001100000001100000011101011110000001010000000000
000010000000100111100011011001010000101001010000000000
000000000000000001000110100101001100010100000000000000
000000000000000000000010011001000000111100000000000000

.logic_tile 3 3
000000000000001000000000000000001000001100111100000000
000000100000000001000000000000001000110011000000010000
001000101000000000000000000111001000001100111100000000
100001000000000000000000000000000000110011000000000000
110001100001010000000000000000001000001100111100000000
000000000000100000000000000000001101110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000010000000000110010111101000001100111100000000
000000000010000000000010000000000000110011000010000000
000000000000000001100000010000001001001100111100000100
000000000000000000000010000000001100110011000000000000
000000000000000001100000000000001001001100111100000000
000000001000000000000000000000001101110011000000000010
110000001010001000000000000101101000001100111100000000
000000100000000001000000000000100000110011000000000000

.logic_tile 4 3
000000000000011101100000010101000001001001000000000000
000000000000100101000010000001001110101001010000000000
000000000000000111100010111001100001001001000000000000
000000000000000000000111100001101001101001010000000000
000000000010001000000110010011011010000001010000000000
000000001110001011000011111101110000010110100000000000
000000000000000000000110000111101110000110100000000000
000000000000000000000011100001011011001111110000000000
000000000001011000000011101011111000101001000000000000
000000000000000001000100001011011100000110000000000100
000000000000100111100111100111011011011100000000000000
000010100000010000000010000000011111011100000000000000
000000000000000011100011100001111101110000100000000001
000000000000000000000011111001111101100000010000000000
000000000000000011000110010111111111010111100000000000
000000000000000000000111011111011011000111010000000000

.logic_tile 5 3
000000100000100101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000001011101110100000000000000
000000000001010000000000000011001011010100000000000001
000000000000000101100011100000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000001000000000001011111001100000000000000000
000000000000000111000000000101001111101001010000000001
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 6 3
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000110001010000000000000000000000000000000
000101000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100001010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000001000000000000000000000000000000

.logic_tile 7 3
000010100000000000000010100101101001000010000000000000
000000000000000000000010000111111011000000000000000000
001000001110101101000000010000001110110000000100100000
100000000000010001100010000000001011110000000000000000
010000000010001000000010010000001110110000000100000000
010010000000001111000111110000011011110000000000000000
000010100001000000000111100101000000000000000000000000
000001000000100000000010101111100000010110100000000000
000000000000000000000000000101000000010000100000000000
000000000000000000000011110000101110010000100000000000
000000000000001001100000000000011100001100000000000000
000000000000000101000000000000001010001100000010000000
000010100000000001100000010000001000010100000000000000
000000000000000000000010001011010000101000000000000000
110000000110000000000000001001111001000010000000000000
000010100000000000000000000011101000000000000000000000

.logic_tile 8 3
000001000100000000000111001001001111010111100000000000
000000000000000000000111101011101011000111010000000000
001000000000001111000011110111111110010111100000000000
100000000000000101000111100101011110001011100000000000
110000001000001111000110100101101110111111110010000000
010000000000010111000000001111101110111001010000100000
000000000000000001100111100001101011010111100000000000
000000001011010000000011111111111001000111010000000000
000000000000000011100000010111101100101000000100000000
000000000000000000000011000000000000101000000000000000
000000000000000101100000000001001010000110100000000000
000000000000001011000011100000101111000110100000000000
000000000001000111000110011111011101111110110001000100
000000000000111001000011100101001100111101010000000000
110000001010001001000111000001111001010111100000000000
000000000000000001100100001111101000000111010000000000

.logic_tile 9 3
000000000000001001100000010101001101010111100000000000
000000000000000001000010001011111111001011100000000000
000000000000001000000011111111011011101000010000000000
000000000000000111000111111111101001000000100000000000
000000000000000000000000001101001100101000000000000000
000000000000010001000010010111001110010000100000000000
000000000000001001000000011001001001111110110000000000
000000000000000001000011100111011100111110100001000100
000000000010000011000011111011011011010111100000000000
000000000000000000100111101111111000001011100000000000
000010000110001011110000001111101110101001000000000000
000000000000000101100010001001011010100000000000000000
000000000000000101000111000001001111111001010000000001
000000000000001001000100000000001101111001010000100010
000000001000100001000111101011111001101111010001000100
000000000001000111100110000011011010111111010000000000

.logic_tile 10 3
000000100000001001000000000011011010011111000100000000
000001000000011111100011110000011010011111000001100000
001001000000000111000000011011111100000110100000000000
100000100000000000000010000011101110001111110000000000
010000000111010001100000010101011011111000000000000000
100000000000000000000011100011101010010000000000000000
000000000000001111000000001111100000111001110000000001
000000000000001011000010010111001111110000110010000000
000000000001001111100000000111101010101000010000000000
000000000000100011100000000111111000000000010000000000
000001000000000001100111000001100001101001010000000001
000010000001011001100010000001101110111001110000000001
000000000010000001000011010011111010100000000000000000
000010000000001111000110001001101111111000000000000000
110000000000101101100000001011001001101000010010000000
000010100000011011000011101111011000000000100000000000

.logic_tile 11 3
000000000000000000000110110000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000001000100000000011110000000000000000000000000000
100000000001000000000110000000000000000000000000000000
010000000000000000010000001101101000010111100000000000
100000000000000000000010110011111100000111010000000000
000000000000000000000111110011000001011111100100000000
000000000000000000000111011101101001101001010001000000
000000000110001000000011000000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000000001010000011100011001000001001010011110100000000
000000000000000001100000001001011101100011110001000000
000000000000000000000110001111101101101000000000000000
000000000000000000000000001101011111100000010000000000
110000000000100000000010001001101110101001010000000100
000000000000010001000000000011110000111101010000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000011000000010110100000000000
100000000000000000000000000000000000010110100000000000
010000000000000000000000000000000000001111000000000000
010000000000000000000010000000001110001111000010000000
000000001000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000011100000000000000110000000
000000000000001001000000000000000000000001000000000000
000000000000000001000000000000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000011100010000101000000010110100000000000
000000000000000000000100000000100000010110100000000000
110000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000001010000000010000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
001001001110000000000110001111011101110011000000000000
100010100000000000000000001111011001100001000000000000
110010100000001000000010000001000000010110100000000000
100001000000001111000000000000100000010110100000000000
000001000000000001000111000011011010110100010100000000
000000100000000000000100000000101010110100010010000000
000000000100000001100110000111100000010110100000000000
000000000000010000000011100000000000010110100000000000
000000000000100000000111010000011010100000100000000000
000000000001000000000111011011001100010000010000000000
000000000000000111000000000000011100000011110000000000
000010000000000000000011100000010000000011110000000000
000000100001000000000000000011111010101000000100000000
000000000000001111000010101111110000111101010000000010

.logic_tile 15 3
000000000100100101000010110101000000011001100000000000
000010000001010101000110010000101110011001100000000000
001000001100000101100110100001101011100010000000000000
100000000000001101000010100111001111000100010000000000
110010000101000101000010101001101001100010000000000000
100000000000111101000010110101111100000100010000000000
000000000001001111000010100001001100100010010000000000
000000000000001111100100000001001110001001100000000001
000011000000001000000000010000011101101100010100000000
000010100000001011000011011001001111011100100000000000
000000000000101011100000001111011010111111000000000000
000000000001011011100000000101111111000000000000000000
000001100000000011100011100000011001100000000000000100
000001000000010111100111101101001001010000000000000000
000000000000100000000111010011011010100010000000000000
000000000001000000000111011001101010000100010000000000

.logic_tile 16 3
000000000000000000000111100000001000001100111000000000
000000000000001001000100000000001000110011000000010100
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000001000000000000000011101000001100111000000000
000000000000100000000000000000000000110011000000000100
000000001110010000000111100000001000001100111000000000
000000000000100000000000000000001110110011000000000000
000000000010000000000000000000001001001100111000000000
000000000000001101000000000000001101110011000001000000
000001000000000011100000000000001000001100111000000100
000010100000000000100011110000001001110011000000000000
000000000000001000000000000000001000001100111000000000
000000000110010101000000000000001100110011000000000000
000000100000000000000000000101101000001100111000000100
000001000000001101000000000000100000110011000000000000

.logic_tile 17 3
000000000000000111000010010111011100101001010100000000
000000000000001001000110001101110000010101010010000000
001000000000001000000000011011001110110011000000000000
100000000000000101000010001101111001010010000000000000
110000000000000101000110111111101010110011000000000000
100000000000000000100011111101011110000000000000000000
000001000000010101100110100001101010000000000000000000
000010001010100000000010010001101100100000000000000000
000000000100000001100111111111100000110000110000000000
000000000000000000000010011111101001000000000000000000
000000000000000001100011101111000000111001110100000100
000000000000000000100000001011101001100000010000000100
000000000000000101000110010111011100100010000000000000
000000000000001111100111110001101011000100010000000000
000010000000010000000110000001111010100010000000000000
000001001110100111000110011011001110000100010000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000110100000000000000000000000000000
000000001110000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111101100000000000000000
000000000000000000000000001011011100000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000010001100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000010000000100000000000000001100000101001010000000000
000001000000010000000000000011100000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000001000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000100000000110010001011010101000000000000000
000000000000011001000010001011100000000000000000000000
001000000000000101000010110011001001010000000000000000
100000000000000000100110000000111010010000000000000000
000000000000000001100000001101000000111001110100000000
000000000000001101000010111001001010110000110001000001
000000000000000001100000000011000001111001110100000000
000000000001001101100000000101001100110000110000000001
000000000000100000000000010111001011010100000010000000
000000000001001001000010100001111010111000100001000000
000000000000000001100000000011000001000000000000000000
000000000000000000000000001001101010010000100000000000
000000000000001000000000000111011001111001010100000000
000000000001000001000011110000001001111001010011000001
000000000000000000000000001001011010001000000000000000
000000000000000000000000001001001111011110100011000000

.logic_tile 21 3
000000000000000101000110010011101010001001010000000000
000000001110010000100011101101011111001001000000000000
001000000000000111100000011000000000010110100000000000
100000001000000101100010000011000000101001010000000100
010000100000101000000010100001001010110000000000000000
010011100001000001000110111101001111111000000000000101
000000001010001000000000000001100001001001000000000000
000000000000000001000000001011001101000000000000000000
000000001000000001000111000000001100000100000100000000
000000000010000000100100000000000000000000000000000000
000010100000001011100111101011111001010000100010000000
000001000000000011000000001011001010111000100001000000
000000000010000000000110000001100000000000000100000000
000000000000000000000100000000000000000001000000000000
110000000000001000000000000011111001111101010010000000
000000000000000101000000001001011110110110110000000010

.logic_tile 22 3
000000000000000101100000000001000000000000000100000000
000000001010010101000000000000000000000001000000000000
001000001100110000000010100000000000000000000000000000
100000000001010000000000000000000000000000000000000000
110000000000001000000110000001111101110001010010000000
110000000110100111000000000000101011110001010000000100
000000000000000001100010100111100000000110000010000001
000000000000000000000100000111101101000000000010000110
000000001010101000000110000000001010000001010000000001
000000001110000001000100001101000000000010100000000011
000010100000000011100000000111100000000000000000000000
000001000000000000000000001011100000101001010000000000
000001001100101000000111000011100000100000010010000100
000000000000001001000100000001001100110110110000000000
000000000000000000000110000101100000000110000000000000
000000000000000000000100000000001110000110000000000011

.logic_tile 23 3
000000100000010000000000001111001100101000000000000000
000001000100100000000000000011111100100100000001000000
000000100000000000000110010111111011111000000000000000
000001000000000000000010000000011101111000000000000000
000001000000000000000110101000000001010000100000100001
000010000001000000000000000111001011100000010000000001
000000000000000000000111100101011010000010100000000001
000000000000000000000110100000110000000010100010100001
000010000110001111000011110111101100101000010010000000
000001000001000011100110001111101100001000000000000000
000010000000000000000010100001111111000110100000000000
000001000000001001000100000000111001000110100000000000
000001000110000000000010000011111011100000010000000000
000000000000000000000010001011111111010100000000000000
000000000000010111000111010101111110101000000000000000
000000000000100000100111110000100000101000000000000011

.logic_tile 24 3
000000000000010000000000001111111011010111100000000000
000000001000101001000000001011101011000010100000000000
001000000000001011100010000111111101010111010000000000
100000000000001111100100001111011110010111100000000000
010000000001011000000111000000011001001100000000000000
110000000000100001000100000000001011001100000000000000
000100000000001011100110110001111110100010110110100000
000000000000010001100011011111011101110010110000100100
000000000001010000000110010101101111101110010110000100
000000000110000000000011110111011000101001010000000000
000000000000000000000000001000000001001001000000000000
000000000000000000000011111111001000000110000000000000
000000000001000001100000010101111000101000010000000000
000000001110100000000010001011111000000000100000000100
000000100000000001100110001101111010010001110000000000
000001000000000001000010001111011010111001110000000000

.ipcon_tile 25 3
000000000000000000000000011011101100110000110000001000
000000000000000000000011101011010000110000110000000100
000000000100000000000111001001001100110000110000101000
000000000000000000000000001111110000110000110000000000
000010100001010000000000001011011110110000110000101000
000000000000100000000000000011000000110000110000000000
000000000000001000000111001011001110110000110000101000
000000000010001011000000001011000000110000110000000000
000000000001001011000011111001101110110000110000001000
000000000000100111100111101011100000110000110001000000
000000000000001111000111111101101110110000110000001100
000000000000001111100011111111110000110000110000000000
000010000011001011100011111101101110110000110000001000
000001000100100011000011110011010000110000110010000000
000000000000001011100011111111111110110000110000001000
000000000000100011000111111011010000110000110000000100

.ipcon_tile 0 4
000000000000000000000000000000011010110000110000001001
000000000000000000000011100000010000110000110000000000
000000000000000000000000010000011000110000110000001001
000000000000000000000011110000010000110000110000000000
000000100000000000000000000000011010110000110000001000
000000001010000000000011100000010000110000110010000000
000000000000000000000000010000011000110000110000101000
000000000000000000000011110000010000110000110000000000
000000010000000000000000000000001010110000110000001000
000000010000000000000000000000010000110000110010000000
000000010000000000000000000000001000110000110000001100
000000010000000000000000000000010000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000010

.logic_tile 1 4
000001000000001000000000000000001000001100111110000000
000000000000010001000000000000001000110011000000010000
001000000000000001100000000000001000001100111100000001
100000000110000000000000000000001100110011000000000000
000011100000000000000000010101001000001100111100000000
000010100000000000000010000000100000110011000001000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000100
000000011100000001100110000000001001001100111100000000
000000010000000000000000000000001100110011000000000000
000000010000001000000110000000001001001100111100000000
000000010000000001000000000000001000110011000000000100
000000010000010000000000000111101000001100111100000000
000000010000000000000000000000100000110011000010000000
110000010000000000000000010000001001001100111100000000
000000010000000000000010000000001101110011000001000000

.logic_tile 2 4
000000100010001001100110010001101111110100000000000000
000000000100001011000011110001111001010100000000000010
000010100000001000000110010111100000001001000000000000
000001000000000001000011111001001010010110100000000000
000000000000001111000000001101111011001011000000000000
000000000110000111100011101001011111000011000010000000
000000000001011000000010010101101101010111100000000000
000000000000000101000010001011111100000111010000000000
000010110000100001000111110111101100000110100000000000
000000010000000000000011100101101101001111110000000000
000000110000000101000000000001101000110000100000000000
000000010000000000100010110001111111100000010000000001
000000010001000000000000010111101010011100000000000000
000000010110100000000011010000011101011100000000000000
000010110000001101000011100001111100001001010000000000
000001010000100101000010100000011101001001010000000000

.logic_tile 3 4
000001000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000000000000
110000001100000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000100
000010000000000001100000000111001000001100111100000000
000001000000000000000000000000100000110011000000000001
000000010011000000000000000111101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000010000000000000000000101101000001100111100000000
000000010000000000000000000000000000110011000000000001
000001010010001001100110000111101000001100111100000000
000010110000000001000000000000100000110011000000000000
110010110000101000000110010111101000001100111100000000
000000010000010001000010000000100000110011000010000000

.logic_tile 4 4
000000000000001000000010010111001010010111100000000000
000000000000010101000110000011111111000111010000000000
000010000001010000000111101011111100110000100000000000
000000001000001111000100001011011001010000100000000100
000000000100001000000111101001101001110100000000000000
000000000100000001000011110001111011010100000000000000
000110000000000111100111000001001101111001010000000000
000101000000001111000100000000111110111001010000000100
000000010000110000000111000101000001001001000000000000
000000010000110111000011101101001111101001010000000000
000000010000001111100110010101101111010000110000000000
000000010000000001000011100000011111010000110000000000
000010010000110000000111010101111100010111100000000000
000000011110000000000010011101001000001011100000000000
000000011110101000000111110101000001000110000010000000
000000010001000011000010001011101010000000000011100011

.logic_tile 5 4
000000100000000000000000000000000000000000000000000000
000001000000000000000010010000000000000000000000000000
001000000000000111100110111101000000101001010110000000
100000000000000111100011010011000000000000000000000001
010000100000000001100110000011011011100000000000000000
010001000000000000000010110111011000010110100000000010
000000000000000101100000000101000001100000010100000000
000000001100000000000010110000101111100000010000100101
000000010000000101000000001101001110100000110000000000
000000010000000000100000000001101110000000110010000000
000000010000000011100111001001111011000010100000000010
000000010000000000100000000001101001010010100000000000
000000010000000001000000000011111110000001010000000000
000000011010001101000000001101110000000000000010000000
110000010000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000001010100000000000000000000000000000000
000000010000000000000000000000000000000000
000000011011010000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000101000010110111001000010100000000000000
000000000000000101100111110000110000010100000010000000
001000000000001101000010100011011011100000000000000001
100000001100001001100010110101101001000000000000000000
010000001001000000000010100101111000000010000000000000
010010100001111101000010101101001100000000000000000000
000000000000000011100110000011101110010100000000000000
000000000000001101000000000111011011001000000010000000
000000010000001000000111011101001001000010000000000000
000000010000000001000010001001111000000000000000000000
000000010000001000000000010101100000000000000000000000
000000010001000011000011001011100000101001010000000000
000000010000001000000011001001011110100000000010000000
000000010000000111000010001011001000000000000000000000
110000010000001000000000000101100000101001010100000010
000000010000000001000000001011100000000000000000000000

.logic_tile 8 4
000000000000000000000000010001101011111110110001000001
000000000000000000000010000101101001110110110001000000
001000100000000101100110011001111100010100000000000000
100000000000000101000011110011001100001000000000000010
010000000000000101100000000111101111010111100000000000
100000000010001001100011110011111101001011100000000000
000001000000000000000010101111001000101011110000000011
000000000000000000000011110111011010110111110000000000
000000010001000011100110100011000000000000000100000101
000000011110000001000000000000100000000001000000000100
000010110000000111000000000101111110111111110010000100
000000010000000011100011111101111010110110100000000000
000100010000000011000111010111000000000000000100000100
000010010000001111100111000000000000000001000010000000
110010010000001000000011011111011101010111100000000000
000000010000000101000010010001111011001011100000000000

.logic_tile 9 4
000000000000001000000010010111101101100000000000000000
000000000000000001000110000101001010110000100000000000
001000000000010001000010000101011001101111010100000000
100000000000001001100100001011101011111111010001000000
000001000000001001100011000111111111100000000000000000
000000100000000111000100000111011010110000100000000000
000000000000000111100111111001000000101001010000000001
000000000000000000000111000001001010111001110010000000
000010010000000111000011101001001100101000000000000000
000000010000101111000100000111101010100000010000000000
000000010000001011000010001001000001101001010010000001
000000010000000011000000001011101000111001110000000000
000000010000000101100000010111011001010111100000000000
000000010000000000000011010011111100000111010000000000
110010110000000001000000000101111111100001010000000000
000000010000001001100011001001101100010000000000000000

.logic_tile 10 4
000001000000000001100000000011111010111100010000000001
000000100110000000000010010000011111111100010000000000
001000000000001111000111110001100001110110110100000000
100010100000000001000111100000101001110110111000000000
000000000000100111110000010000011101111000110000000000
000001000001000000100011101001001000110100110010000011
000000000000000000010111010000011010101100010010000000
000000000000000000000110000001011011011100100000000000
000000010000000000000111010101011001101001000000000000
000000010000100011010111101011101100100000000000000000
000000010000000011100000000101001100101001000010000000
000000010000000111000000001011001110010000000000000000
000000010011000111100110100101001110100001010000000000
000001010000100111000000000101101100100000000000000000
110000010000000111000000000111011110110000010000000000
000000010001000000100000000111001101100000000001000000

.logic_tile 11 4
000000000110001111000000001000011011010011110100000000
000000000000000001100000000011001110100011110001000000
001000000000000111100010110011001011010111100000000000
100000000000000111000011000101011100001011100000000000
010011001000001001100011101111111000010111100000000000
100000000001000101000100001001011111001011100000000000
000000000000011000000000010101011100010110110100000000
000000001110000001000010000000001101010110110001000001
000000110000000001000011000011111111000110100000000000
000001110000000111000000000011111001001111110000000000
000000010000001011000011000001000000100000010010000000
000000010011011011100100000011001000111001110000000000
000000011100000000000110101111111001010111100000000000
000000010000000000000100001001001000001011100000000000
110000010000000011000011001111111100010111110100000000
000000010000001001000011111101100000101001010011000000

.logic_tile 12 4
000000000000001111100111100001001100111110100100000000
000000001010000001000100000000100000111110100001000000
001101000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
000000000000000000000000000101111100110100010000000000
000000000000000000000000000000101000110100010000000001
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
000100010000000101100110000000000000000000000000000000
000010010000000000100100000000000000000000000000000000
000001010000000001100000000111101110101000000000000000
000010110000001011110000000001010000111101010000000001
000011010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000011110000111000000000011100001101001010000000001
000000010000000000100000001011001011100110010000000000

.logic_tile 13 4
000000000000001101000010100101000000000000001000000000
000000000010001001000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000100000000010100000001010000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000010010000100000000000000000000000
000000001110001101000000010001000000000000001000000000
000000000000001001000010010000000000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000100000000000000000001010000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001000000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000011110000000000000000001100000000000001000000000
000000010000100000000000000000100000000000000000000000

.logic_tile 14 4
000010100000000000000000000101000000000000001000000000
000000000000100000000000000000100000000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000001000000000101000010100000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000101000010100000001010000000000000000000
000000010001000000000110000000000001000000001000000000
000000010000000000000100000000001110000000000000000000
000000010000000000000000010111000000000000001000000000
000000010100000000000010010000000000000000000000000000
000000010000000001100000000011000000000000001000000000
000000010000000000100000000000100000000000000000000000
000001110000100001100000000011100000000000001000000000
000010110001000000100000000000100000000000000000000000

.logic_tile 15 4
000000000000000001100111100001111010111001000100000000
000000000000000000100000000000111101111001000000000000
001000100000000000000011100001111110110011000000000000
100011100000000111000000001101011101000000000000000000
110000000000000000000000010001000000101001010100000000
100000000000000000000010001111101101011001100000000000
000000000000001000000000010011011111101100010100000000
000000001000101111000010010000001010101100010000000000
000000010000101000000110010001011110111101010100000000
000010010001010101000111001011000000101000000000000000
000000010000001000000111001111101101100010000000000000
000000010000000101000000001001001011001000100001000000
000001010000001000000110110111001110111001000100000000
000000010000011011000010100000011101111001000000000000
000000010000001011100111001011011100101000000100000000
000000010000001011100100001011100000111110100000000000

.logic_tile 16 4
000000000010000011100110110001001000001100111000000000
000000000000000000000010100000100000110011000000010000
000000000000000111100000000000001000001100111000000000
000000001010000000100000000000001000110011000000000010
000000000000000111000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110110001001000001100111000000000
000000000100000000000010100000100000110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001011110011000000000000
000000110000001000000000000000001001001100111010000000
000001010000000101000000000000001000110011000000000000
000000010110000000000000000000001000111100001000000000
000000010000000000000000000000000000111100000000000000
000000010000001000000000000101011101101100000000000000
000000010000001001000000000000001110101100000000000000

.logic_tile 17 4
000000000000000000000000011111011111100000010000000000
000000000000000000000010000011111011000000100000000000
001000000000001101100000011111001010100010000000000000
100000000000000111000011010101111010001000100000000000
110000000001000000000110110111101110010100000000000000
010000000000101001000010100000110000010100000000000000
000000000000001011100111111111111011101001000000000000
000000000000000101100110101011001110000000000000000000
000001010000001001100000000111000000000000000100000000
000000010000001001100011110000000000000001000000100000
000000010000101011100110000111011001100110000000000000
000000010001001011000010011101011000100100010000000000
000000010000101111100111110101101011010110000000000000
000000010001000011000010011001111001000000000000000000
010000010000000001100000001011011100100010000000000000
010000010000000001000011110011011100001000100000000000

.logic_tile 18 4
000000100000000000000010101001001100000000010010000001
000001000000011111000000000001101011010000100000100100
001000000000001000000111011111011000100001000000000000
100000000000000101000111111101111110000000000000000000
000000000010000000000111100101111000001000000000000000
000000000000000000000111110000011100001000000000000000
000001000000000000000000011000001100000011100000000000
000010100000001111000010101111011101000011010000000000
000000010000100001100111110000000000000000000000000000
000000010000000111000110000000000000000000000000000000
000000010000000000000111001000000000001001000000000000
000000010000000000000100000111001011000110000000100001
000000010000100000000110001011111110110000010100000100
000000010001011001000100001111111000100000000010000000
000001010000000000000010010000000000000000000000000000
000010110000000001000010000000000000000000000000000000

.ramt_tile 19 4
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000100000000000000000000000000000
000001001111010000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010010100000000000000000000000000000
000000010001010000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000011101011000000101001010000000000
000000000000010000000111110001000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
010001000000000000010000000000001110000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000001101000000000000001000000011000010000100
000000010000001111000000000000011100000011000000000001
000000010000000000000000000000011000010100000000000000
000000010000000000000011000011000000101000000000000000
000000010000001000000000000001000000010000100000000000
000000010000000111000000000000101100010000100000000000
110000010000010000000000000000011100000100000100000000
000000010000100000000000000000010000000000000000000000

.logic_tile 21 4
000000000000000001100000000011111001000011110000000000
000000000110000000000000001101111001000011010010000000
001000000000000000000110011111100000010110100000000000
100000001000000000000011110111000000000000000000000000
000000000000000101000110000011001100111110100100000000
000000000000000000100100000000010000111110101000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000011010000001000000000001000000000
000001010000000001000110000101101101101001000000000000
000000110000000000000000001111101111000000000010000000
000000010000000000000110111000011110000010100000000000
000000010000000000000011111101000000000001010000000000
000000010000000000000111100111000000111111110000000001
000000010110000000000010110101100000010110100001100010
010010110000000001000110101011111110100001010000000000
000001010000000101100000001101111100000000000000000000

.logic_tile 22 4
000000000000000000000000000011100001000000001000000000
000000000000000101000010110000001101000000000000001000
001000000001000101000111000111101000001100111000000000
100000000000000000000100000000101111110011000000000000
010011100000000011100010010011101001100111000000000000
110011101100000000100110000000101110001110010000000000
000000000001000000000010101111101001000000000000000000
000000000000100000000100001001011111000010000000000000
000000010000000101000110010111011100000110000000000000
000000010000000000110010100111111001001010000000000000
000000010000001101000110000011111011100000000000000000
000000010000000001000010101101011000000000000000000000
000000010000000001100000010011011100101001010000000000
000000010000000000000010100101111101101001000000000000
010000010000000101100010001001000000000110000110000001
000000010000000000000010101011001100000000000000000011

.logic_tile 23 4
000000000110100101100010111011011110110011010000000000
000000000001001001000110101101001101110001010000000000
001001000000000000000010110001011011101100000000000000
100010000000000000000111101101011011101101010000000000
110000001110000101000010100001111110101010110100000000
110000000000000000000010100011101010010101010000000000
000000000000001001110110111101101011000110100000000000
000000000000000001000010000111001001110111110000000100
000010010110001001100110010101001101100010110000000000
000001010000000001010110000000111011100010110000000000
000000011010000000000000000011111111101111110100000000
000000010000000111000011111111011111011111100000000000
000000010000000000000111001001001111101101010000000000
000000010000000001000110001001001101101000010000000000
010001010000000000000110011001001010101001110000000000
000010110100000111000011010101111001100010110000000000

.logic_tile 24 4
000010100000000111100110001011011100010100000000000000
000001000110010000000011110001100000111100000000000000
001000000000010000000000010000000000000000000000000000
100000001010000101000010000000000000000000000000000000
010000000000000111100010100111000001011001100110000000
010001000000000000100000000011101111101001010000100100
000000000000000001100111100001111110010100110110000001
000000000000000000000000000000111001010100110001000101
000000110000001000010110000000000000000000000000000000
000000011000000001000100000000000000000000000000000000
000000010000010111100000000111101010010110100000000000
000001010000000000010000001111001000010010100000000000
000001010000000000000011110011000001010000100000000000
000010010000000000000010001101101010110000110000000000
000000010001100111100110000101101110000011100000000000
000000010000000000100000000000111000000011100000000000

.ipcon_tile 25 4
000010000000000000000000000000011100110000110000001000
000000001010000000000000000000010000110000110010000000
000000000000000000000000000000011110110000110010001000
000000000000000000000000000000010000110000110000000000
000000000000000000000000000000011100110000110000101000
000000000000000000000000000000010000110000110000000000
000010100000000000000000000000011110110000110000101000
000000000110000000000000000000010000110000110000000000
000000010000000111000000000000001100110000110000001000
000000010000000000100000000000000000110000110000000100
000010110000000000000011100000001110110000110000001000
000001010000000000000100000000000000110000110000100000
000000010000000111000000000000000000110000110000001000
000000010000000000100000000000000000110000110010000000
000000010000000000000011100000000000110000110000001000
000000010000000000000100000000000000110000110010000000

.dsp0_tile 0 5
000010000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010100000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000110000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001000110011000000000000
000000100000011000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000100000
000000010001010000000110010111101000001100111110000000
000000010000000000000010000000000000110011000000000000
000000010000000000000110000111101000001100111100000000
000000010000000000000000000000000000110011000000000000
000000110000000000000000000111101000001100111100000000
000001010000100000000000000000100000110011000000000000
110000010000001001100000010000001001001100111100000000
000000010000000001000010000000001101110011000000000000

.logic_tile 2 5
000011100000000101100000011000011101011100000000000000
000010100000000000000010001111001110101100000000000000
001000000000001011000011101111101110010111100000000000
100000000000000011100000000001001000000111010000000000
110000000000001001100111001000000000001100110100000000
000000000000000101000000000011001001110011000000000010
000000000000010011000110111101001001110000100000000000
000000000000100000100011011011011001010000100000000100
000000010000001101000000001011011011010111100000000000
000000010110000111000000000101011110001011100000100000
000000010000000001100011101101011011000110100000000000
000000010000000001000000000111111000001111110000000000
000010010100001101100000000001101111100001010000000000
000000011010000001000000000011101000000001010010000000
110000010000001111000110100011111011010111100000000000
000000010000001011000000000101001101001011100000000010

.logic_tile 3 5
000000100000001000000110000000001000001100111110000000
000000000000000001000000000000001000110011000000010000
001000000000000000000000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
110101000000100001100000000000001000001100111100100000
000010000001010000000000000000001101110011000000000000
000010000001001000000110000000001000001100111100100000
000000000000100001000000000000001001110011000000000000
000000010000000000000000010101101000001100111100000000
000000010110000000000010000000000000110011000000000000
000000010000000001100000000000001001001100111100000000
000000010000000000000000000000001100110011000000000000
000000010000000000000000000111101000001100111100000000
000000010000000000000000000000100000110011000000000000
110000010000000000000000010101101000001100111100000000
000000010000000000000010000000100000110011000000000000

.logic_tile 4 5
000000000000000000000000010011101011000010100000000000
000000001010000111000011101111001111000010000000000000
000000000000101011100010111001011011000010000000000000
000000000001010101000011101111001011000011000000000000
000000000000001101100011111111001100000001010000000000
000000000000011111100010001011000000101001010000000000
000000100000001001000010101001101011110000100000000000
000001000000000001000010010101011110100000010000000001
000100010000000111000111100001101101010111100000000000
000000010000001111000100000101001001000111010000000000
000100010000001011000000010111101110000001010000000000
000000010100011011000010010011000000101001010010000000
000100010000000001100010000001111110101100000000000000
000000010000001001100100000011101001001100000000000000
000000010000000111000010000011111010001110000000000000
000000010000000101000110001101011101001001000000000010

.logic_tile 5 5
000001000000000101000000000000000000000000000000000000
000000000000011111000000000000000000000000000000000000
001000000001000000000000001001100000101001010000000000
100000001000100000000011111011100000000000000000000000
010010000000000000000011100000001100000100000110000000
110000000000000000000000000000010000000000001000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001010000000000000110100001011110000001010000000000
000000010000000000000100000000010000000001010010000000
000001010000000011000110000000000000000000000000000000
000000110000000000110000000000000000000000000000000000
000000110000000000000000000011100000000000000100000001
000001010000000000000000000000000000000001001010000000
110000011000100000000000000001000000000000000100000001
000000010111000000000010110000000000000001001000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000001110000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000010100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010000100000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000001000000000010111011010000010000000000000
000000000000001111000011110011011000000000000000000000
001000000000000000000010110101111011000010000000000000
100000000110000000000011111101101001000000000000000000
010000000000000000000000011101000000101001010100000010
010000000000000000000010001001100000000000000000000000
000000000000000011100110000111001100101000000100000000
000000000000000000000010110000110000101000000000000001
000000010000001000000000001000000001010000100000000001
000000010000000111000010001011001011100000010000000000
000000011000000000000000010000011000000001010000000000
000000010100000000000011001101010000000010100000000000
000000010000001000000110000111101110101000000100000000
000000010000001011000011110000110000101000000000000000
110010010000000000000000010011111010101000000100000100
000001010000000000000010000000110000101000000000000000

.logic_tile 8 5
000000000001000111000000001111011000111111010000000000
000000001100100111100000000011011111111111000001000010
000000000000000000000110011101101110010111100000000000
000000000000000000000110001101001100000111010000000000
000010100000000001100011100111011011111111010010000010
000001000000000000000111100001001111111111000000000000
000100000001010101110111000111011011010111100000000000
000100000000001111000111100001011100001011100000000000
000000010000001111000000001111101110101111010011000001
000000010100000101100000001011001010111111100000000000
000010010000010111100000010001101100111110110010000100
000000010000101001100010101111101110111110100000000000
000000010001010001000110010111111010000110100000000000
000010011010100001000011000111111011001111110000000000
000000010000001101000110000111101111010111100000000000
000000010000001011100010111101001011000111010000000000

.logic_tile 9 5
000000000001000000000011101101011110101000000000000000
000000000000000000000010010011111001011000000000000000
000000000000001011100000001001111000111110110000000010
000000000100000001100010100001101101111110100000000010
000000000000000000000000010111001010101000010000000000
000000000000001111000011110011001001001000000000000000
000000000000100000000000011001011110101000000000000000
000000000101010000000011111111101001010000100000000000
000000010000001000000111010111101010100000010000000000
000000010000001011000010001001101100101000000000000000
000010110000000001000010001011000001101001010000000101
000000010000001001000000000011101011111001110000000000
000000010001000000000010000011111110111000000000000000
000000010000101001000100001001111111100000000000000000
000000011000000011000000000111101000100000010000000000
000000011010000000100010001001011110100000100000000000

.logic_tile 10 5
000010100001000000000000000000000000000000100100000000
000000000000100111000000000000001011000000000001000001
001000001100000001100111001101100000101001010000000010
100000000000000000000111101101101110111001110001000000
010000000000000000000010001001100000101001010000000010
100000000000000000000000000101001000111001110000000001
000001000000001101000110000111000001111001110000000010
000000000000000001100011110111101010110000110000000001
000000010001000011100000000011111110101001000000000000
000010010100100111100000000011101110010000000000000000
000010110001000011110011101111101100101000000000000000
000000010000100111000100001111001100100100000000000000
000000010000000011100110101111111101100000010010000000
000000010000000001100000000111101001010000010000000000
110000010000001011100000001011101101100000000000000000
000000010000001011100011100011001001111000000000000000

.logic_tile 11 5
000100000000001000000111001101001000010111100000000000
000000000000000001000010011011111001001011100000000000
001010100000000000000111010001101111010110110100000001
100000000000000000000110000000111011010110110000000010
010000000000000000000110110000011110001011110100000000
100000000000001011000011100011001111000111110000000001
000000000000000000000000000000001111001111010100000000
000000000000000000000010111111011101001111101001000001
000000110000001001000111000101011101000110100000000000
000001010000001111100000000111001101001111110000000000
000000011000000101100110010001001110010110110100000000
000000010000000000000011010000011101010110110000100100
000000110100000001000111001111111000010111100000000000
000001010000001001000110011011111001001011100000000000
110000010000001000000000010011101010010111100000000000
000000010000000001000011000111111100000111010000000000

.logic_tile 12 5
000000000000000000000000001111011100111101010000000001
000000000000000000000000000011010000101000000000000000
000000001101000001000000000000000001001111000000000000
000000000000001001100000000000001000001111000010000000
000000000000000000000110010000011110000011110000000000
000000000000000000000010100000010000000011110010000000
000000100000100000000000000011111101100000010000000000
000000001111010000000011101011011011101000000000000000
000000010000000000000010000000001110000011110000000000
000000010000000000000100000000010000000011110010000000
000000111100001001000110001000001010111100010000000000
000001010000001011000111100011011011111100100010000001
000000010000000000000111110000000001001111000010000000
000000010000001001000011100000001000001111000000000000
000000010000100000000000000000001110000011110000000000
000000010111010000000010000000010000000011110010000000

.logic_tile 13 5
000000000000001000000000010000000000000000001000000000
000000000100001111000011110000001000000000000000010000
000001000000000000000000000001000000000000001000000000
000000100000000000000000000000100000000000000000000000
000000000000001101100000010101000000000000001000000000
000000000000000111000010100000000000000000000000000000
000000000000001000000110110000000000000000001000000000
000000000000000101000010100000001011000000000000000000
000000110000000000000000000101100000000000001000000000
000001010000000000000000000000100000000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010100000000000000000000001011000000000000000000
000001011110000000000000000000000001000000001000000000
000010110000000000000000000000001010000000000000000000

.logic_tile 14 5
000011100000010000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000111100011100000000001000000001000000000
000000000000000000000100000000001100000000000000000000
000001100100000000000000000000000000000000001000000000
000001000000000000000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000010110111000000000000001100000000000001000000000
000000010000000101000000000000100000000000000000000000
000000010000000101100000000000000000000000001000000000
000000010000001111000000000000001111000000000000000000
000000110001001000000000000111100000000000001000000000
000001010000000111000011110000100000000000000000000000
000000011100100000000000010000000000000000001000000000
000000010001010000000011100000001110000000000000000000

.logic_tile 15 5
000000000100000111100000000000000000010110100000000000
000010000000000000100000001011000000101001010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010101100000000000010001000000010110100010000000
000000010000100000000011010000000000010110100001000000
000010011100000000000000000000000000010110100000000000
000000010000000000000000000101000000101001010001000000
000010110001010000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000001001100000010111011110110011000000000000
000000000000000001000011111001011101000000000000000000
001000000000000000000011100111000001010000100000000000
100000000000000000000000000000101101010000100000000000
110000000000001000000011100001001101000000000000000000
100010000110001011000010000001001111010000000000000000
000000100000000000000010110101011111110001010100100000
000001001010000000000011010000101001110001010000000000
000000010000001001100110011001000001000000000000000000
000000010000000111100011111101001101010000100000000000
000000010000000000000110010000011111101000110100000000
000000010110000001000110000101001011010100110000000010
000000010000001000000011100011011110100110000000000000
000000010000001001000100001011111011100100010000000000
000000010000001101000110011011011100100010100000000000
000000010000001001000010010111001011010100010000000000

.logic_tile 17 5
000000000000001101000000011001111101000110100000000000
000010001010010001100011100001111111001111110000000000
001000000000000001100110011101101100010110110000000000
100000000110001101000010010001001101011111110000000000
010010100000000001100010101111001101000010100000000000
010000000000001001000111110011001001000001000000000000
000000000000001111100010101111111010010111100000000000
000000000100000111100100000011111011001011100000000010
000010110000001011100111010101111110100000000000000000
000000010000010111100010001011011111010110100000000000
000010111100001001000010000101001011111111110110000000
000000010000000111000000000001101110011111110000000000
000010010000100000000010010001000001000110000000000000
000000010000000001000111000000001100000110000000000000
000000010000001000000010010001011010111111100110000000
000000010000000001000011000101011111011111100000000000

.logic_tile 18 5
000010000001000111100010100001111001000110100000000000
000000100000001111000000000001101111001111110000000000
001000001010000111100011110000000001011111100100000001
100000000000001111000010100101001010101111010000000000
010000001010001101000011111000000001100000010000000000
110000000000000001100010000011001101010000100000000000
000010100000001000000111001111001101011111110000000000
000001000000000001000010100011101110001011110000000000
000010110010010001100110001011001001001000000000000000
000001010000100001000010011001011100010100000000000000
000001010000000001100110011101011000111111100100000000
000010111010001101000010001001001101011111100000000001
000000110101100000000011101011101011111111100100000000
000001010001110000000100001001111011111111110000100000
000010010001011011100010101111101100010111100000000000
000001010000100111000100001101011000001011100000000000

.ramb_tile 19 5
000000000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000011000000000000000000000000000000000
000000111100100000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000010011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000111000000000111101100000011010100000000
000000000000000101100010001011001111000011110000000000
001000001000000101000000000011001111001101000100000001
100000000000000000000010101111101011000100000000000000
000000000000000111100000001011111100000110000100000000
000000000000000101100010110011011010001011000010100010
000000000000000000000010011001001100000000100100000000
000000000000000000000110001101111101101000010000000010
000000010000000101100110011001111111000111010000000000
000000010000000000000011101011011001010111100000000000
000000010001100001000010000001011010101001000000000000
000000010000110001000010000000011011101001000000000000
000000010000000001100010101000000000010000100000000000
000000010000000000000011101011001010100000010000000000
110000010000000111100000010011111000010111100000000000
110000010000000101100010100001111010000111010000000000

.logic_tile 21 5
000010001100001000000010001000000001101111010110000000
000000000000000101000100001111001011011111100001100000
001000000000001101100000000001011100000000000010000001
100000000010000101000000001001001011000000010001000100
000000000000001001100111110111011011111100010100000000
000000000110000001000010100000011101111100010000000000
000010000000001001100110101111011110101001010100000000
000001000000000001000010110001100000111110100000000100
000000010010000000000000000101101111111100010100000000
000000010000000000000000000000011010111100010001100000
000000010000001001000000000101000001000110000000000000
000000010000000101000011100000001111000110000000000000
000000011011001011100110010111111101101111000100000001
000000010001101001000011110111001000001111000011000000
000000011100001001100110010101101010001001000000000000
000000010000001001100011110101011111000010000000000000

.logic_tile 22 5
000000000000001001100000011111111000001000000000000000
000000000100000001000010011001111110000110100000000000
001010000000000101000010110011001001010011100000000000
100001000000000000000011010000111001010011100000000000
110010001111010001000000011011101010010100100100000000
110000000000000000000010001011011010110100010000000000
000000000000000001100110001101111001001001100000000000
000000000000000000000010101111111100000110100000000000
000001010000000000000110110001111011000010100000000000
000010111010000000000010100001011010000010000000000000
000000010000000001100000010000011100100000000000000000
000000011010000000100010001011011000010000000000000000
000000010001000101100110101001101011001010110000000000
000000010000000000000100001111111110100011100000000000
010000010000000101100111111111111111001110010000000000
000000010000000000000010101001011111011011000000000000

.logic_tile 23 5
000010000000000011100000010011100000000000001000000000
000001000000000000000010100000001001000000000000001000
001000000000000000000000000101101001001100111000000000
100000000110000000000000000000101011110011000000000000
110000000000000000000110100101001001001100111000000000
010000000100000000000010100000101011110011000000000010
000010000000000101000011110101101001110110000000000000
000000000000100000000110000000001101000110110000000000
000000010010000001100000001001001101101000000000000000
000000011100000000000010111111001101100000010000000000
000000010000001001100110011101101000000010000000000000
000001010000000001000110001101011011000000000000000000
000000010000010000000000001000000000111001110100000000
000000010110000000000000000011001011110110110000000000
010000010000000000000110000001011011010100100000000000
000001010000000000000100001101101011101001010000000000

.logic_tile 24 5
000000000000000000000110000000011011100001010000000000
000010100110000000000010101011001100010010100000000100
000010100000000011100111000111111101100000000000000000
000000000000000000100100000101001111000000000000000000
000000000000000000000000000101000001000000000000000000
000000000000001111000010110011001010001001000000000000
000000000000001101100011100001011101100000010000000000
000000000000000001000000001101111000010000010000000000
000000010000001000000000011000011110000001010010000000
000000011100000011000010000111000000000010100000000000
000000110000000000000000000101101101000000100000000000
000001010000001111000011100000001001000000100000000000
000000010000001001100000000111000000001001000000000110
000000010000000001000000000000001110001001000000000100
000010010000001001100000000001011010000111000000000000
000000010000000111000011100000111001000111000000000000

.dsp0_tile 25 5
000010000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010000001000000000000000000000000110000110000001000
000000001110100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011100000000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000010010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000100000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000101000000000000000001000001100111100000000
000000000001000001000000000000001000110011000000010000
001000000000000000000000000000001000001100111100000000
100000000000000000000000000000001100110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001100110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000010
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000000000000000110010111101000001100111100000000
000000000000000000000010000000100000110011000000000010

.logic_tile 2 6
000001000010000011100010011101100001111001110010000000
000000000000000000000010001111101100110000110000000000
000000000000010111000000010011111001010111100000000000
000000000000001101100010101111111111001011100000100000
000000000000000111100110111111001010010111100000000000
000000000000100001000010101011111010000111010000000000
000000000000011000000000011011101111010111100000000000
000000001110100101000011000101111110001011100001000000
000000000000101111100110111001111100100000000000000000
000000000001000101000011010001001101101001010000000000
000000000000001111100000000000001000011100000000000000
000000001010000001000011111001011000101100000000000000
000000000000001000000011111011001100010111100000000001
000000000010001011000111001011011011001011100000000000
000000000001011000000111110011001100010111100000000000
000000001100100101000110100111101010001011100000000000

.logic_tile 3 6
000001000010000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
001000000000011000000000000101001000001100111100000000
100010000000000001000000000000000000110011000000000000
110010000000000001100110000000001000001100111110000000
000001000000000000000000000000001101110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000001000000001000000000010000001001001100111100000000
000000000000000001000010000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000010
000000000000010000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000110000000000110010111101000001100111100000000
000000000000000000000010000000100000110011000000000001

.logic_tile 4 6
000000000000100001100111101101101001000010100000000000
000000000000000000100111110101011110000010000000000000
001000000000001101000000000111111100101000000010000000
100000000000000111100010100000100000101000000001100100
010000101110110000000010000011111001000010100000000000
010001000000000000000110111111101111100001010000000100
000001000000000111000110001101011010010100000000000000
000010100000001111100010011101110000111100000000000000
000000100100000000000000001001001111000110100000000000
000001000000000000000000001001011000000000000000000000
000001000000001000000111110011111110101001000000000000
000010100000000101000011000111011011001001000000000000
000000000000001000000010000000000000000000000100000000
000000000000000111000110001101000000000010001000000010
110001000000000111100010010111011101010111100000000000
000000100000000000100010001111111111001011100000000000

.logic_tile 5 6
000100000010001111000110100011101100101000000000000000
000000000000001111100000000000110000101000000000000000
001000000000011101100000010001111110101100000000000000
100000001010000001000010001011111010001100000010000000
110010000010101111000000000111011000000010100000100000
110000000000000101000011100001001100000010000000000000
000000000000001000000000001111111101101001000000000000
000000000100000101000000000011111010001001000010000000
000000100000001000000011100011001010000010100000000000
000001000110001011000000000001110000000000000001100100
000000100000100011100110010001101010110000100000000000
000001000001000000100011000000001001110000100010000000
000000000000101000000111000001000000000000000100000100
000000000000000001000100000000000000000001001010000000
110000000000000000000010000011000000000000000101000000
000000000010000000000100000000000000000001001010000000

.ramt_tile 6 6
000000001000010000000000000000000000000000
000000101010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110100000000000000000000000000000
000010000001010000000000000000000000000000
000010000000000000000000000000000000000000
000000001110000000000000000000000000000000
000001000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000001000000010000000000001010000100000000000
000000000000001111000011001001001011100000010010000000
001000000000000000000010100000000000100000010100000000
100000000000000000000110100011001011010000100000000001
010011000000000000000111110001001011000001000000000000
110010000100000111000111111011101101001001000000100000
000000000000000000000110001001011010000010000000100000
000000000000000000000010101001011100000000000000000000
000000000000000001100000010101101110000001000000000000
000000000000001011000011110011111101000010100000000001
000000000000001000000000000001111100000001010000000000
000000000000000111000011110000100000000001010000000000
000000000000000000000000000101001100010100000000000000
000000000000100000000011110000100000010100000000000000
110010000000000000000000010000011011110000000100000010
000001000100000000000011100000011111110000000000000000

.logic_tile 8 6
000000000001000111100110011011101100000110100000000000
000000001110100001100111101011111100001111110000000000
001010000000001111100000010001011001101011110000000100
100001000000000001000010001001101111110111110001000000
110000000001001000000111101000000001011111100010000000
110000000100100001000000001001001110101111010000000000
000000100001010001000110000111111011111110110000000011
000001000000000000000000000101101100111001110000000000
000000000000000000000010100001111111010111100000000000
000000000010001111000000000001001101001011100000000000
000000000000001101100010011011101011000110100000000000
000000000000001011000111111111011110001111110000000000
000000000100011000000011101001001111010110100000000000
000000000000001111000100001101001101010110000000000000
110000000000000001100111010000011010101000000100000000
000000000000001111000111100111010000010100000000100000

.logic_tile 9 6
000000100110000001100000001101101100101001010000000000
000011100000000000000011101111100000111110100001000000
000000000000000101100010101011111011101000000000000000
000000000000000000100000001011001110011000000000000000
000000000001010001000010100001101010111001010010000000
000000001100001111000110010000111010111001010000000001
000011000000000001000000010101000000111001110000000001
000010101010000000100011110011101000110000110000000001
000000000001000001000000000001101010000110100000000100
000001000000100001000000000111001001001111110000000000
000000000000001000000011001011011100101000010000000000
000000000110001101000000001011001110001000000000000000
000010100000000111100000001111001110100000010010000000
000000000010010001100011100111101100100000100000000000
000000000000000011100110000101111111101000010000000000
000000000000000001000000001111001110001000000000000000

.logic_tile 10 6
000000100001010000000010011000001101111100010000000010
000001000110000111000110000101001000111100100000000001
001000000000001000000110001001011111100000010000000000
100000000000000001000000000011001010010100000000000000
010000000100111001010110000111001011000110100000000000
100000000000000001100010100101001101001111110000000000
000000000000000111000010101011101110010111100000000000
000000000000001111100100000111101011001011100000000000
000000000000010001100011101000001000011111000110000000
000000001110010000000100000011011001101111000000000000
000000000000000011100000010101011100010110110110000000
000000000000000001000011100000101111010110110000000000
000010000001000001000110101001100000010110100100000000
000000000000100001000010010011101111110110110000100001
110000000001010001000000000011111010010111100000000000
000000000000001001000000000111111101000111010000000000

.logic_tile 11 6
000001100001010000000000000111000000000000001000000000
000001000110101111000000000000101011000000000000000000
000000000000000111100000000011001001001100111000000000
000000000010000000100000000000001000110011000010000000
000000000001011000000010000000001000001100111000000000
000000000000000111000100000000001111110011000000000010
000000000000000000000000000111101000001100111000000000
000000001110000000000000000000100000110011000000000000
000000000000001000000000000000001001001100111000000100
000000000001000101000000000000001101110011000000000000
000010000001010000000111010001001000001100111000000000
000000000110100000000111000000000000110011000010000000
000000000000000000000111100101001000001100111000000000
000001000000000000000011010000000000110011000000000000
000000000000100000000010100000001001001100111000000100
000000000001000000000100000000001101110011000000000000

.logic_tile 12 6
000100000000000000000000000000000001001111000000000000
000000001010000111000010110000001000001111000000000000
001000000001000011100111000101101100010110100101000000
100001000110001111100110110101000000111110100000000010
010000000010000000000010100011100001001111000110000000
100000000110000111000100000001001001101111010000000100
000001000000000101000000000011101110101000110000000000
000010100000000000100000000000101111101000110000000001
000000000000000011100000010011111000001111010100000100
000000000000001101100011100000101001001111010001000000
000000000000000011100010101101001110101001010000000000
000000000010000000100111011001100000101010100000000001
000000000000000011100000010011011111111000100000000000
000000000000000000000010010000011110111000100000000001
110000000000000001100000000011000000010110100000000000
000000000000010000100010010000100000010110100010000000

.logic_tile 13 6
000010100000001000000000000011000000000000001000000000
000000000000000111000000000000100000000000000000010000
000000000000000000000110100000000001000000001000000000
000000001000001111000010010000001001000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000001111000000000000001000000000000000000000
000010000000000000000000000000000000000000001000000000
000000000000000000000011110000001010000000000000000000
000000000000000000010010000000000000000000001000000000
000000000000000000000110010000001101000000000000000000
000001000000000000000000000001100000000000001000000000
000000101010000000000000000000100000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001011000000000000000000

.logic_tile 14 6
000010100000110000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000100001010000000000000000000000000000001000000000
000001001010000000000000000000001100000000000000000000
000000000000000000000010000000000001000000001000000000
000000000000000000000100000000001110000000000000000000
000001100001001000000000000111000000000000001000000000
000001001000110101000000000000100000000000000000000000
000000000000000000000000010101100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000001010001000111010000000001000000001000000000
000000000000000000100111010000001101000000000000000000
000000001110001000000110110111100000000000001000000000
000000000000000101000011100000100000000000000000000000

.logic_tile 15 6
000010100100000000000000000000011000000011110000000000
000000000100100000000000000000000000000011110001000000
001000000000000011100000001000000000000000000100000000
100000000000001111100000000101000000000010000000000000
110010100011010111000000010000000000000000000000000000
010010000000000000100011010000000000000000000000000000
000000000001010000000000000000000000000000100100000000
000000000000000001000000000000001011000000000000000001
000010000001010101100000010011100000010110100010000000
000000000110000000100011000000100000010110100000000000
000000000000000000000010000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000001010000000000001000000000010110100010000000
000000000000010000000000000001000000101001010000000000
110000000000000000000000000000001010000011110010000000
000000000000000000000000000000000000000011110000000000

.logic_tile 16 6
000000000000001011100110001001011110111101010100100000
000000000000000001000010110111010000101000000000000000
001000000000000111000000011011011101100000000000000010
100000001100000000100011000011111010000000000000000000
110000100100001000000010100011000001100000010000000000
100011000000010111000010101001101011000110000000000000
000100000000000101000010010001001110100000000000000000
000100000000000101000010000111111010000000010000000000
000010100010100000000011111101001000101000000000000010
000000000001010000000010001111110000000000000000000000
000000000000000001100000011001011011110011000000000000
000000000000000000000011001111001000000000000000000000
000000000000001000000110100001111111100010000000000000
000000000000000111000100000001011010000100010000000000
000000000000000101100110000001101011100000100000000000
000000000000000000000011110000111011100000100000000000

.logic_tile 17 6
000000100000000000000011110011101101000110100000000000
000000000110000000000111110111111111001111110000000000
001000000000000101000111100011000000001001000000000000
100000000000000000100000000000101001001001000000000000
010010100000010111100010000001111000000100000000000000
110010001010001101100000000101101101001100000000000000
000000000000000111000000000000001001000110100000000000
000000000000000000100000000101011001001001010000000000
000000000000000101000111111000001100000001010000000000
000000000000000000100010100101000000000010100010000000
000000000000001000000110010000000001001111000110000001
000000000000000111000011010000001110001111000001100100
000010000000000111000000000111011111001101000000000000
000000000000000000100010100000101101001101000001000000
110000000000000000000011100101100000101001010000000000
010000000000001001000100000011000000000000000000000011

.logic_tile 18 6
000010100000111000000111110101101110111111100100000000
000010000001110101000011100001001011101111010000000010
001000000010000101000110000101011001010000100000000000
100000001100000111100011101111001000000000010000000000
110010100001001111000110010000001000000000110000000000
110001000000101111000010100000011110000000110000000000
000000000000001001100111101001111110000001000000000000
000000000000000101000110110001001111000110000000000000
000000000000000000000011100000001011001111110100000000
000001000000000000000100000000011010001111110010000001
000000000000000000000000011011111011000111110000000000
000000000000000001000010001111011110101111110000000000
000000000001001001000111111001101011011111110000000000
000000001000100001000110000011101001000111110000000000
000010000000001001000000011011101000110110100110000000
000001000000000001000011101101111101111111110000000010

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000101001100110000111011000000010000000000000
000000000101011001100011110101101011000000000000000000
001000000110101101000000000000000001010000100010100000
100000000000001001100000000001001000100000010001000000
010000000000010001000010101111111101010110000000000000
010000000000100111100100001111011010010110100000000000
000000000000000101000000010001101101000000000000000000
000000000000000000100010010111001011000010000000000000
000000000000000000000111000001001010100011110000000000
000000100000000001000011110000001011100011110000100000
000000000000000000000010000000001100000011110000000000
000000000000001001000000000000010000000011110001000000
000001000000001000000000001000000000000000000100000001
000000100000000001000010100111000000000010000000100000
110010100000001001100111000001000000001111000010000000
010001000000000101000000001001001101001001000010000001

.logic_tile 21 6
000000000000001000000110100101001111101000010100000000
000000000000000111000010100001101000111100110000000000
001000000000001101000000001111001000111111110000000000
100000001100000001000000000011111010111110110001000100
110010000000000000000010100000000000000000000000000000
010001000000000101000010100000000000000000000000000000
000000000000100000000000000000001010000000100000000000
000000001010000000000000001111011001000000010000000000
000000000000000000000000011000001010010100000000000000
000000000001000000000011101111010000101000000000000000
000000000000000111100000000001011110010110100000000000
000000000100000000000000001101010000000010100000000001
000000000000001000000110001001111100000000010000000000
000000000000000001000010001111001001000000110000000000
110000000010000111100010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.logic_tile 22 6
000001000000000000000000001011000000010110100000000100
000010100000000000000000000111100000000000000000000000
001000000100000011100111000000000000000000100100000000
100000000010001101000100000000001010000000000000000000
010000000000001000000111100001101101000011010000000000
110000000000000101000000000000111110000011010000000010
000000000000001001100000001001111010010100000000000000
000000000000000001100000000001000000101001010000000000
000000000000010111100110011001100000101001010000000001
000000000000000000000010000001000000111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000011010111110100000000000
000000000001010000000000000101000000111101010001000000
010001000000000011100000000011000000100000010000000000
000000000000010000100000000000101100100000010000000001

.logic_tile 23 6
000000000000000000000000011101011111001110000000000000
000000000000000000000011010101101110001111000000000000
001000000000001111100011101111001100111111010100100000
100000000000001001000010110001111110101001000000000000
010010100100000101000110001101111000101000000000000000
110001000000000000100010001011010000000000000000000000
000000000000001101000110100101111001100001010000100000
000000000000000011100000000000101001100001010000000000
000000000000000000000011110111111001100000010000000000
000000000000000000000010001001011101100000110000000000
000000000000001000000000011001001111110000000000000000
000000000000000001000010001001101110111000000000000000
000000000000001001100111100001101101101110000100000001
000000000000000001000100000101011111111110100000100000
000000000000000001100110000011111001010110100000000000
000000000000001101000000001101011110010010100000000000

.logic_tile 24 6
000000000000001111100110011101111100110000010000000000
000000000000000011100011011011011110100000000000000000
001000000000001011100010100111011101101000010000000000
100000000110001011000100001111011001000000010000000000
110000000000001001100011111001001111111110100100000000
110000000000000001000011000101011011101110000001000100
000001000000001001100010111001011101101000010000000000
000000000000000001000010000101011000000000010000000000
000010100000000000000000000101111011101111110100100001
000000000000000000000000001101011111001001010000000001
000000000000000000000010010000001011000011100000000000
000000000000000000000011001101001010000011010000000000
000000000000000001000011010001101000000011100000000000
000000000000000000000010000000011001000011100000000000
000000000010000000000110000000011000000110100000000000
000000000000000000000000000101001011001001010000000000

.dsp1_tile 25 6
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001000110011000000010010
001000000000000001100000000111001000001100111100000000
100000000000000000000000000000000000110011000000000010
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000100000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000010000001010000000110000000001001001100111100000000
000000000100000000000000000000001100110011000000000000
000000000000001000000000010000001001001100111100000000
000000000000000001000010000000001000110011000000000000
000011000000000001100000000000001001001100111110000000
000010100000000000000000000000001101110011000000000000
110000000000000000000110000111101000001100111100000001
000000000000000000000000000000100000110011000000000000

.logic_tile 2 7
000000000000000000000110101111001011100000000000000000
000000000000001001000000000101001000101001010001000000
001000000000001101100010111101101011000110100000000000
100000000000001011000011010101101110001111110000000010
000000000000000111000000001011001000010111100000100000
000000000000000001000000001101111010001011100000000000
000000000000001101000111010001101111111001010000000010
000000000000000101000111110000101111111001010000000000
000000001110001011100110100001111101010111100000000000
000000000000001001100000000101001011001011100000000000
000000000000000101100011101001011111110000010000000000
000000000000000000000100001011011011010000000000000100
000000000010000111000000000011011110001100110100000000
000000000100010111000000000000010000110011000000000100
110000000000001000000111011101101100000001010000000000
000000000000000101000110001001100000010110100000000000

.logic_tile 3 7
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000001011000000000000111001000001100111100100000
100000000000000001000000000000000000110011000000000000
110000000100000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000010
000100000001010001100110010000001000001100111100000000
000100000000100000000010000000001101110011000000000000
000000000110000000000110000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000001001100000000101101000001100111100000000
000010000000000001000000000000100000110011000000000000
110010100000000000000000000101101000001100111100000100
000000000000000000000000000000100000110011000000000000

.logic_tile 4 7
000000000000001000000110010011111111010111100000100000
000000000000000101000011000001011111001011100000000000
000000000000010000000000011011011011100001010000000000
000000000000100000000010100101111110000010100010000000
000000000000000111000000011111100001001001000000000000
000000000000000111000011111011101001010110100000000000
000000000000001011100110011101001111010111100000000000
000000001100001001100011000011011011001011100000000000
000000000100000000000010100011011110010111100000000000
000010000000000000000110001001111010000111010000000000
000000000000001011000000011000011110010000110000000000
000000000000100001110010001111001001100000110000000000
000001000001010000000111101011101010010111100000000000
000000000000000000000000000101011010000111010000000000
000100000001011101000011111000011100011100000000000000
000100000000001111100111010011001010101100000000000000

.logic_tile 5 7
000000000000100001000011111001011010100001010000000000
000000000000000000100011110001001010000001010010000000
001000000000000000000000001000000000000000000100100000
100000000000001111000000000011000000000010001001000000
010000000100000001000110010000011110110000000000000000
010000000000000000100010000000011011110000000000000000
000010000000001000000000000011000000000000000100000000
000000000000000001000000000000000000000001001010000000
000010100100000000000000000101001001000110000000000000
000000001010001011000000000011111111000010000000000000
000000000000000011110000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000001000001000000001001011110000111010000000000
000000000000110000000000000001101110010111110000100000
110000000000010000000011110000000001000000100110000000
000000000001110111000011000000001110000000001000000000

.ramb_tile 6 7
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000110000001100000100000010100100000
000000000101000000000010010000001100100000010000000000
001000000001011111100110001000000001010000100000000000
100000000000111111000100001111001101100000010000000000
010000001000000001100000010000001010110000000100000001
010000001111010101000010000000011110110000000000000000
000000100000000101000110001001101101101011010000000000
000001000000000000000000000001001001000111010000000000
000010000001001011100000010011011101001100000000000000
000001001000100001000011011111001010000100000000000100
000000000000000001100110000111101010000000000000000000
000000000000000000000000001001101010000010000000000000
000000000001000111100111000111001111000001000000000000
000000001010101111000111101011101011000010100010000000
110000000001110000000111001000000001100000010100000000
000000000000010000000111111011001111010000100000000000

.logic_tile 8 7
000011100001001001100000000111001101001111000000000000
000011000000100101000010010001011110001011000000000000
000000100000001111000000001011101010010111100000000000
000001001110000001000000000111111111001011100000000000
000000000000001101110010100001000000011111100000000001
000000000000000111000111110000001100011111100000000001
000010000100011001100110001101111111111111110000000001
000000000100000111000000000101111110110110100000000001
000010000000011000000011110101011110000110100000000000
000000000000000001000011101011101001001111110000000000
000000000000000011100000001011101110001111000000000000
000000000100000111100011110001011010001011000000000000
000001000000000000000011111000000001011111100001000000
000010000000001111000011100001001010101111010000000001
000100000000000111000011001101001100010111100000000000
000000000000001001100000000011011101001011100000000000

.logic_tile 9 7
000100000001000001000111100001000000000000000100000000
000001000001100101100100000000000000000001000001000000
001000000001010111100000010111100000000000000111000000
100000000100000000000010110000100000000001000000000000
010010100000000000000010100000000000000000000101000000
100000000110000000000011110001000000000010000000000001
000000000000001001000000011001100001001111000100000000
000000100000001111000010000001101011101111010000000000
000000000001000000000111011001001111100000000000000000
000000001100100000000011100101111110110000010001000000
000010100000000000000011101111000000101001010000000000
000000000000000000000000001011101110011001100010000000
000000000001000000000110000101011010000110100000000000
000000000000000001000010001101101101001111110000000000
110000000000000001000010000000000000000000000100000100
000000000000000000100000001011000000000010000000000000

.logic_tile 10 7
000000000000000001100000001001101010101000010000000000
000001000000000111000011100111001111000000100001000000
001000000000000111000000000001001111100000010000000000
100000000000000000100010100101011000101000000000000000
010000000110011000000000001101101010100001010000000000
100000000000011011000000000111101110010000000001000000
000000000000001001100111101001001000101001000000000000
000000000000000001000011111111011010100000000000000000
000000000001100111100110001011101101010111100000000000
000000000000100111000000001011001011000111010000000000
000010100000001111000000011011100000011111100110000100
000010000000000101100010000101001110101001010000000000
000011001100000111000011100001011111111001010010000000
000010100000001111000100000000001010111001010000000000
110000000000000111000000000001101100111000110000000000
000000000000001001000011110000101101111000110000100001

.logic_tile 11 7
000001000000000000000000000101101000001100111000000000
000000100110000000000010010000000000110011000000010000
000000000000001000000111110000001001001100111001000000
000000000000001111000110100000001001110011000000000000
000000100000110000000000000000001001001100111000000000
000001001100110000000000000000001111110011000000000000
000000000000000111100011100001001000001100111000000000
000000000000000001100000000000100000110011000000000100
000000100001000000000000000000001001001100111000000000
000001000000000000000000000000001001110011000000000000
000000001000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000010000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000100
000010001110000000000010100001101000001100111000000000
000000000000000000000100000000000000110011000000000000

.logic_tile 12 7
000011000010001111000000001001111100111101010000000000
000011000000001111100010110001100000101000000000000001
001000000000000111100110000001101000101000000000000000
100000000000000111000000001101010000111110100000000010
000000000001000111100000001101001100000110100000000000
000000000110101111000010100111001100001111110000000000
000001000000100000000000010001000000110110110100000001
000010101001010000000011000000001110110110110000000000
000000100000000111100000000000011110110000000010000000
000001000000000001000000000000001110110000000000100000
000001000000000011100000000011001011000110100000000000
000000100000001111110000000001001011001111110000000000
000010000000000111000000000001111110000110100000000000
000001100000001011100011110011011010001111110000000000
110000000000000001000000010011100000111111110110000000
000000000000000001000011011111000000010110100010000000

.logic_tile 13 7
000000000000000000000010100011000000000000001000000000
000000000000001001000100000000000000000000000000010000
000001000000000000000000000011000001000000001000000000
000000100000000000000000000000101111000000000000000000
000000000000010000000000000111000000000000001000000000
000000000100000000000010110000100000000000000000000000
000010000000000000000000000000000001000000001000000000
000000100000000000000000000000001110000000000000000000
000000000000000101000000010000000000000000001000000000
000000000000000000000011010000001000000000000000000000
000001000001010000000000000000000000000000001000000000
000010000000000000000000000000001001000000000000000000
000000000000010000000000000111000000000000001000000000
000000000000000001000010100000000000000000000000000000
000000100000000000000000000000000000000000001000000000
000001001000000101000010100000001011000000000000000000

.logic_tile 14 7
000000000000000101000000000001000000000000001000000000
000000000000000111100010110000000000000000000000010000
000000001100100000000000000001100000000000001000000000
000000000001000000000010110000100000000000000000000000
000011000100000000000000000000000000000000001000000000
000000000100000000000000000000001001000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000001101000000000000001010000000000000000000
000010100000000000000111000011000000000000001000000000
000000001010100000000100000000100000000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010100000000000000000001000000000
000000000000000000000110110000001000000000000000000000
000010000000010000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 15 7
000010100001000000000000000111100000000000001000000000
000010001010100000000000000000100000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000100010000000000000000111100000000000001000000000
000001001010010000000000000000000000000000000000000000
000000000001010000000000000011000000000000001000000000
000000000000100000000000000000100000000000000000000000
000000100000000000000000010111000000000000001000000000
000001000110010000000011000000000000000000000000000000
000000001101001000000000000111000000000000001000000000
000000000000100011000010000000000000000000000000000000
000010000100000011100000000000000001000000001000000000
000000000110100001100010110000001101000000000000000000
000000000000000000000000000011101000111100001000000000
000000000000001101000010110000000000111100000000000000

.logic_tile 16 7
000000000001010000000010101000011010101000000000100000
000010000000010000000100001011010000010100000001000000
001000100000000000000000000001100000010000100010000001
100001000110000101000000001111001001110000110000000111
000000000000100000000000001011111110100010000000000000
000000000001010000000000000011111110001000100001000000
000000000000000000000000000000000001000000100110100011
000000001100000000000010110000001011000000000001000111
000000000000000001100000000000011101000000110000000000
000000000000000000100000000000001110000000110000000100
000000000000001001100111000000000000000000000000000000
000000000000000101100110000000000000000000000000000000
000000000001010011100000010011000001010000100000000000
000000001010000000000010110000001110010000100000000001
000000000000000101000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 17 7
000000000000000011100010000101000000100000010000000000
000000001100001001100010011101101110000000000000000000
001000000001000111100110010011101010000001010000100000
100000000110100000000011001111011011010010100000000000
110000000000000000000011110011001101000110100000000000
010000000000000000000111100001101101000000000000000000
000000000000000000000111100001100001100000010000000000
000000000100001001000000001001101111000000000000000000
000000100000000001000110001000000000000000000100000000
000001000000010000000011111101000000000010000000000000
000010100000000000000000010001001001000000100000000000
000000000000000001000011100001011001000000000000000000
000000000000000111000011110000011000000100000100000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001101001110010111100000000000
000000000000000000000010000101111100000111010000000000

.logic_tile 18 7
000000100000001000000110000111111100000001010000000000
000001000000001111000010011111110000000011110000000001
001010100000000001100111111101100000011111100000000000
100001000100000000000111101101001011001111000000000000
010010000001000011100000010000000000110110110000000001
010001001100100111100011101011001111111001110000000000
000000000000000011100010000011111001011011110000000000
000000000000000000000011100101111001101011110000000000
000000000010000001100111010011100000000000000000000000
000000000000010000000111100001000000010110100000000010
000000000000000001100010100101100000000000000000000000
000000001110000000100111100011101101000110000000000000
000000000001000000000111101001011000001000000000000000
000000000000100000000000001111101010101000000000000000
110000000001000111000111101000000000000000000110000000
110000000000100000100110000011000000000010000000000000

.ramb_tile 19 7
000010000100000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000110000000000000000000000000000
000000000001110000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000

.logic_tile 20 7
000000000000000000000011101000001011110000010000000000
000000000001011101000011111111011010110000100000000000
001000000000001001100000010000000000000000000000000000
100000000000000111000011010000000000000000000000000000
000000000000001000000000000011100001110110110000000000
000000000000000001000011100011001000101001010000100010
000000000110000001100010101011001110100000010110000000
000000000000000001000100000101111010010100000001000010
000000001110000000000000001000000001001001000000000000
000000000000000001000010001101001001000110000001000010
000000000000000001000000001011101101101000010100000000
000000000000000001000000000101011000000000100000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010100010100000000011100000001000010100000000000000
000001000001000000000100001001010000101000000000000000

.logic_tile 21 7
000000000001010001100000010101000001101111010000100000
000000000000100000100010000111001010001111000000000010
001000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
000000000000101000000110011101011010111000000100000000
000000000000000111000011011001101001010000000000000000
000000000000001111000011100101001001100000000100000000
000000000000000011100100001101111010110000010000100010
000000000011100000000000001011100000101001010000000001
000000000000100000000000000011000000000000000000000010
000010000000000111100000000101111100101000000000000001
000000000000000001100000000000100000101000000000000010
000000001100100111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000100000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 22 7
000000000000001101000110001011111100111000100100000000
000000000000000001100010111101101011100000010000000000
001010100110000001100110000101111011100000000100000000
100001000000000000000000000001101101110110100000000000
110000000000000001100010110000000000010110100000000000
110000000000000000000110001011000000101001010000000000
000000000000000001000111101101101001110100010100000000
000000000000000000100110011011111011010100000000000000
000000000000000000000000000001101000111101110010000000
000000000000001001000010000101111000111111110010100011
000001000000001111100011100011000001001100110000000000
000000000000001011100100001101001001110011000000000000
000000000000000000000010000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
010000000010000000000000001011111011100001010100000000
000000000000000000000000000001011101100010100000000000

.logic_tile 23 7
000000000000001000000000011101001010101000000000000000
000000000000000001000011011011010000000000000000000000
001000000000001000000110000001011110101000000000000000
100000000000000101000000000101100000000000000000000000
110000001110001000000010010001111010010110100000000000
010000000000000011000011011101110000000010100000000000
000000000010001000000011110001101001010100100000000000
000000000000001001000011000000011101010100100000000000
000000000000000000000110010000001101000000110000000000
000000000000000000000011010000011110000000110000000000
000000000000001011100010010001011101110100010100000000
000000000000000001000010001111001100111001110000000010
000000000000000011100000010011001111101000100100000001
000000000000000000100011100111111101010100100000000000
000000000000000001100110101111111010101000000000000000
000000000000000000000000000101111011100100000000000000

.logic_tile 24 7
000010000000000011100111011001001100101001000000000000
000001000000000000100011100101101010010000000000000000
001000000100001001100000000001101101101011100100000000
100000000000000001000000000011001000010111100011000100
010000000000000111100000010011001100101000000000000000
010000000000000000100010100111011010100100000000000000
000001000000001111000111001101101010101000010000000000
000000000000001011000100001011001000000000010000000000
000010100000001001100010010101111100010110100000000000
000001000000000111000010001011010000000001010000000000
000000000001010000000110010000011010000111000000000000
000000000000100000000010001001011110001011000000000000
000000001110001011100110001001000000000110000000000000
000000000000000001000000001101001111001111000000000000
000000000000000000000000000011011101110110110110000100
000000000000000000000000001101011101100010110000100000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001010100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000100000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000001100000000000000000101001000001100111100100000
000000000000000000000000000000000000110011000000010000
001000000000000000000000000111001000001100111100000000
100000000000000000000000000000000000110011000010000000
000000000100001000000110000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000101001000001100111110000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000010000110000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000001
000001000000010001100000010111101000001100111110000000
000000000000000000000010000000100000110011000000000000
110000000000001000000110010111101000001100110100000000
000000000000000001000010000000100000110011000000000000

.logic_tile 2 8
000000000001011001100111110011011001100001010000000001
000000001010010011000010100001111010000001010000000000
000000000000001000000010110101011010010111100000000000
000000000000000101000011001001011100001011100000000000
000000000010001011100111011001001010000001010000000000
000000000110000111100110001111000000101001010000000000
000000000000001011100110100011111000010111100000000000
000000000000000001000000001001001010001011100000100000
000000000000110111000111010111101101010000110000000000
000000000000000000100110100000001110010000110000000000
000000000000001000000011100001001100010111100000000000
000000000000000101000000000101111001001011100000000000
000000000000000000000000000101001100110100000000000000
000010000100010000000000001101111000010100000000000000
000000000000000001100110101001011001001110000000000000
000000000000001001000000000101011101001001000010000000

.logic_tile 3 8
000000000001010001100000010111001000001100111100100000
000010100000000000000010000000000000110011000000010000
001000100000000001100000010000001000001100111100000000
100001000000000000000010000000001000110011000000000000
110000000000100000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000100000000000000000110000111001000001100111100000000
000100001100000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111100000000
000010000000000000000000000000001100110011000000000000
000000000001011000000000000000001001001100111100000000
000000001100100001000000000000001000110011000000000000
000001000000001000000110000000001001001100111100000000
000000000000000001000000000000001001110011000000000000
110000000000000000000000000101101000001100110100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 4 8
000000000000000101100000010000000000000000000000000000
000000000000000001000011010000000000000000000000000000
000000001100010111100000011111001101010111100000000000
000000000000000000000010100101111100000111010000000000
000000000001010001100011101111011000010111100000000000
000000001010100000000010001001101100000111010000000010
000000000000001000000000001001011101010010100000000000
000000000000001111000010001101011100110111110000000000
000010100000001000000000011001001110010111100000000000
000000000000000011000010101111011100001011100000100000
000000000000001001000000010111001010111110100000000101
000000000000001111100011100111110000101001010000000111
000010100000000001000010000111101010000001000000000000
000000000000000001100011010101011001000010100000000000
000000000001011000000111100011101110101000000000000000
000000000000000111000000000000000000101000000000000001

.logic_tile 5 8
000000001100000101000110101001111011010111100000000000
000000000000000000000000000011111110000111010000000000
001010100000000000000110010101111001010111100000000000
100000000000000000000011010011111100000111010010000000
010010001000101001000111000000000001000000100100000000
110000000000000001100100000000001111000000001000000001
000100000000001111000010110111001111100001010000000000
000100000000000001100011011001101010000001010010000000
000010100000010111000111100001011011010111100000000000
000000000100001001000100000101011110000111010000000000
000000000000001111000000001111111010010111010000000000
000000000000001111100000000111001111101011010010000000
000011000000000001000011010011001011010100000000000000
000010000000000000000110110011101010001000000010000000
110000000000010011100011000000000000000000100100000001
000000000000000011100100000000001101000000001000000000

.ramt_tile 6 8
000000000000100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100100000000000000000000000000000
000000000000010000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000111001111001101100000110000000000
000000000000000000000110011101111010000000110000100000
001000000000000111100000001001001100000010000000100000
100000000001010000100000001101101011000001010000000000
010000000000000000000011100000000000000000000100100010
100000000000000001000010101101000000000010000000000000
000100000100000001100111111111011100000110100000000001
000100001010000000000011011111001010001111110000000000
000000000000000111000111000001100000000000000100000001
000000000000001001100111110000000000000001000000000100
000000000110011001000000001011101110010111100000000000
000000001100100011000000000111011110001011100000000000
000001000000001111100011011011001100100000000000000000
000010000000001101000111101111101101010110100010000000
110000000000000000000110011111011100000110100000000000
000000001100001111000011000011001001001111110000000000

.logic_tile 8 8
000000000000101001100000000111000000000000001000000000
000000000101001001100000000000101110000000000000000000
000000100001011000000000000111101001001100111010000000
000001000000000101000000000000001101110011000000000000
000010100110100000000000010000001000001100111000000000
000000000001010000000010010000001100110011000000000001
000010000000000000000110000001101000001100111000000000
000001000000000000000100000000000000110011000000000000
000000000000001000000000000001001000001100111000000000
000000000000000101000000000000000000110011000000000001
000010100000010000000110100101101000001100111000000010
000001000000000000000000000000100000110011000000000000
000000000000000111100000010101001000001100111000000000
000000000000000000000010100000100000110011000000100000
000010000000000101100000000001001000001100111000000000
000001001010000000000000000000000000110011000000100000

.logic_tile 9 8
000100100000000001000000000111100000000000000101000000
000000000110000000100000000000100000000001000001000000
001000000000000011100000010000011000000100000100000010
100000000000000000100010010000010000000000000001000000
010000000001000000000010000000011000000100000111000010
100000000000000000000100000000000000000000000000000000
000010100000000000000000001011011100111110110000000010
000000000000000000000000000111111000111101010000000001
000010000000101111100000000111001101010111100000000000
000001000001011111100010110011101110001011100000000000
000010100000001000000000010011100000010110100000000000
000000000000001111010010100000000000010110100000000000
000000000000000000000000010000000001000000100111000000
000000000000000000000010100000001111000000000000000000
110010000001001111100110110000001010000100000110000000
000000000000100001000011000000010000000000000010000000

.logic_tile 10 8
000110000010001000000000010101111101111000000000000000
000000001010000001000010000011111011100000000000000000
001000000000000000000110001000001101010011110110100000
100000001000000000000000001111011100100011110000000000
010000000000010111000000010111101011011111000100000000
100000000000000000100010010000111110011111000000000000
000000000000000000000011111101000000010110100100000000
000000000000000000000111011111001110110110110000100000
000010000011000011100010000011101111110100010000000000
000000001010100111100011000000111011110100010010000000
000000000000001101100011101011111100010111100000000000
000000000000011111000111101001101101001011100000000000
000000100001001011100000010111111011101000000000000000
000001001010000101000010000111011011010000100000000000
110001000000000001100000000001001000111001010000000000
000010100000000111000010010000011100111001010000000001

.logic_tile 11 8
000100000000000000000000000000001001001100111000000000
000000001010000000000010000000001011110011000000010000
000000000000010000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000100000
000010100000001011100000010101101000001100111000000100
000001000000010011100011000000000000110011000000000000
000000000001011011100111000000001000001100111000000000
000000000100000011000000000000001011110011000000000010
000010000000001000000000000000001000001100111000000000
000000000000000111000000000000001010110011000000100000
000000000001010000000000000001001000001100111000000000
000000000100000000000000000000100000110011000000000000
000000000000010000000000000000001001001100111000000000
000000000010000000000000000000001010110011000000000010
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000100000

.logic_tile 12 8
000000000100000111000011100001001010111101010000000000
000010100100001111100010110111010000010100000000000010
001001000000001000000111001001011000111011110100000000
100000100000100001000111110111001111010111110000100000
000010000001011001000000010111000000001111000100100000
000000000000000111100011000101101001101111010000000000
000000000000000001000000001111100000101001010000000000
000000000000000000100000001011101000100110010000000001
000001000000100000000000011000001011001001010000000000
000000000000010000000011111001001110000110100000000000
000000001110000000000111000011101100101100010000000000
000000000000000000000011000000111000101100010000000001
000010100000000001100111100001001000111101010000000000
000000001010000000000110001111010000010100000000000000
110000000000001011100110001000011010111110100110000000
000000000000001111000000001001000000111101010000000000

.logic_tile 13 8
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000110000
001001000000000000000000000000001110000100000110000000
100010100000000000000000000000010000000000000000000010
110000000001000000000000000000000000001111000010000000
010000001010100000000000000000001100001111000000000000
000000000000000000000000000000000000001111000010000000
000000001010000000000000000000001110001111000000000000
000000000000011000000010100000000000000000000000000000
000000000000001111000011010000000000000000000000000000
000001000000000000000000000000000000001111000000000000
000000100000000001000000000000001101001111000010000010
000000000000001000000010001000000000000000000100000000
000001000000000011000000000011000000000010000000100001
110001100000010000000000000000000000000000000000000000
000011100110000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000001000000000000000001000111100001000000000
000000000000000111000000000000000000111100000000010000
000000100000000000000000000000011110000011110000000000
000001000000000000000000000000010000000011110000000000
000000000001000000000000000011000000010110100000000000
000000000100100000000011100000100000010110100000000000
000000000000110101000000000000011010000011110000100000
000000000001110000100010110000000000000011110000000010
000000000000000000000111000101000000010110100000000000
000000000000010000000100000000100000010110100000000000
000000000000000000000000000000000001001111000000000000
000000000000100000000000000000001011001111000000100000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001000001111000000000000
000010100000000000000110100000000000000000000000000000
000001001010000000000100000000000000000000000000000000

.logic_tile 15 8
000000000001001000000000000111101000000001010010000010
000000001010000011000011110111100000000000000001010101
001000000000010111000010101000001000010100000000000000
100000000110100000100100001011010000101000000000000000
110000000000000101000000000101100000000000000100000000
010000000000011101100000000000000000000001000000000000
000010100000000000000010101111011011000000000000000000
000001000000000001000000001111011000000000100000100000
000010000000000000000111010000000000000000000100000000
000000000000000000000010100001000000000010000000000000
000000000000000000000010010101001111100000000000000000
000000001010000000000010000000011000100000000000000000
000010000000000011000011100101011000000010100000000000
000000000000000000100000000000010000000010100000000001
110000000000000011100000000011111111000000000000000001
000000000000000000100010001011101111100000000010000000

.logic_tile 16 8
000000000100000000000000010101000001010000100000000000
000000000000000000000010000000101110010000100000000000
001000000000000000000000000111100001001001000000000000
100000000000000000000000000000001010001001000000000000
010010100001011011100010110000001111111111000010000000
010001000000100101000010100000001011111111000000000000
000000000000001001000010001000000001001001000010000000
000000000000000101000100001111001110000110000010000100
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000010110100000000000
000000001000000000000000000101100000000000000000000000
000000000000001000000000000000011111110000000010000000
000000000000000101000000000000001010110000000001000000
110000000000000101100000000101000000000000000100000000
000000000000001101000010110000000000000001000000000000

.logic_tile 17 8
000001000110000000000000000011000001100000010000000000
000000000000001111000000000000001100100000010000000000
001000000000001001100000010000000000000000000000000000
100000000010001011000010000000000000000000000000000000
000000101111000000000000010111011011011110100100000000
000001000000100000000010000000001001011110101000000000
000000000000001001000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000001101100000001111111100101000000000000000
000000000000000001100000000001100000000000000000100010
000010100000000011000011001011011001101001010110000100
000000000000001111100110010001011111101111110000000000
000000000000000000000000001011111100000010000000000000
000000000000000001000000001011101000000000000000000000
110000000000000000000000000000011010101011110000000001
000000000000000000000010111101000000010111110010100010

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000000000000001111000000000000000110000000
100000000000000000000000000111000000010110100000000111
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000100111010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000010001101000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000110100000000000000000000000000000
000000100110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
001000000001000000000110000000000000000000000000000000
100000000000100000000110100000000000000000000000000000
110010000000000000000000001101111001000000100000000000
010001000000000000000000001101111001000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001101000111110000000000000000000000000000
000011000000000000000110101001111011000010000000000000
000011000100000000000011111001111011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000000000000100000000
000010100000000000000000000111000000000010000000000000
010010100000000101100000001001111011000000000000000100
000001000000000000000000000101111001000000100000000000

.logic_tile 21 8
000010000000010000000010110000000000000000000000000000
000001000000000000000011010000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
010000000110000111100110000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000001010000000000000111001010111101110100000000
000000000000000000000000001001111011110110110000000000
000000000110000000000000000000000001010000100100000000
000000000000000000000000001111001100100000010000000000
000000000000001001100000001101001110111001110100000000
000000001000000001000000000011011001111011110000000000
000001000000000000000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000101000000010101000001000000001000000000
000000001110000101000011000000101011000000000000001000
001000000000101000000000000111101000001100111000000000
100000000000000101000000000000001000110011000000000000
010000000000000000000010100011101000001100111000000000
010000000000000000000010100000101011110011000000000000
000000000000000000000010100001001001001100110000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000010000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000010000000000000000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000001000011101101111010100000000000000000
000000000000000000100000000111011101110000010000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000011001011101000010000000000
000000000000000001000010000001111111001000000000000100
000000000000000000000000010001011110100001010000000000
000000000000000000000011111011111111010000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.dsp3_tile 25 8
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010100000000000000000000101100000010110100100000000
000000000000000000000000000000000000010110100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001101111001000110100000000000
000000000000000101000011100011001011001111110000000000
000101000000000001100000000011101011010011110000000000
000100000000000000000010110101111001110011110000000100
000000000000000011100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010100000000000000000010001011010010111100000000000
000000001100000000000011101101101100001011100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000100000100000011100000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000001010000000000011101011000000000000000000100
000000000000000000000010011111011110001001010000000000

.logic_tile 4 9
000000000000000011100111000000011110000100000110100000
000000000000000001000000000000010000000000001000000000
001000000000000111100000001011111100010111100000000000
100000000000000000100000000011011010000111010000000000
110000000100000001000000010000011010110000000000000000
110000000000001001000010000000011100110000000000000000
000001000000000000000011101111101010000010000000000000
000010000000000000000010000001101011000011000000000100
000110100001001111000000010111011011010111100000000000
000000000000010101010011100001011011000111010000000000
000001001001001101000110011111101101100001010001000000
000010000100001111100010101011011110000001010000000000
000000000000001001100010000011001001000001000000000000
000000000000000001000000000111011111000010100000100000
110000000000001111000010000001011111001111110000000000
000000000000000001000111000001011111001101010000000000

.logic_tile 5 9
000010000000000000000111000000000000000000100100000000
000000000000000000000000000000001101000000001000100001
001000000000001000000110000001111010101110000000000000
100000100000001011000010111111011011011110100000000000
110010000000000000000010111111111101101001000010000000
110010000000000000000111001111011101000110000000000000
000000000000000111100110011101101100010111100000000000
000010000000000000100011111001001001000111010000000001
000000100100101000000011011111011010100000000000000001
000001000000000011000010111001011011000000000000000000
000000000000000000000011111000000000000000000100000000
000000000000000000000010011111000000000010001001000010
000000000000000000000111000000000001000000100100000000
000010000000101111000110110000001110000000001010000000
110001000000000011000111100000000000000000100100000000
000010100000001011100111010000001101000000001000000010

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111010000000000000000000000000000
000000001110000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000100000000000000000000000000000000
000000100000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001100010000000000000000000000000000
000000000001000000000000000000000000000000
000000000110100000000000000000000000000000

.logic_tile 7 9
000000000000000001000000011011011010010111100000000100
000000000000000000100011110111011010000111010000000000
001001000110010000000111111101111100101011110000000010
100000001110100000000011101001001111111011110000000000
010010000000100111100111010001001010101000000110000010
010010100001000111100010000000010000101000000000000000
000000001011010101100110001011011110000110100000000000
000000000000001111100011110101111011101001010000000000
000000100000000111100110000111101011010111100000000000
000010100000000000100010011101101111000111010000000000
000010100000001000000000000101001111000110100000000000
000001000100000001000000000111001110001111110000100000
000001000001010111100110100000001101001111110000000100
000000000000101001100010000000011011001111110000100000
110000000000001011000111001001101110000110100000000000
000000001011001101100010001111111111001111110000000000

.logic_tile 8 9
000010000000000000000000000111001000001100111000000000
000000000000001111000000000000100000110011000000010000
000000000000000000000000000000001001001100111000100000
000000100110000000000000000000001101110011000000000000
000000000010000001100000000101101000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000010000000000010011101000001100111000000000
000000100110100000000010010000000000110011000000000000
000000000110001101100000000000001000001100111000000000
000000001110010101000000000000001010110011000000000010
000000101010001000000110100001001000001100111010000000
000001000000000101000000000000000000110011000000000000
000000101100010000000000010011001000001100111000000000
000000000000000000000010010000000000110011000000000000
000000000000000000000000000011001000001100111000000001
000001000000010000000000000000000000110011000000000000

.logic_tile 9 9
000000100001010000000000000111100000000000000110000000
000001000000100000000010110000100000000001000001000000
001010100000000011100000000000001000000100000100000000
100000100000000111000011110000010000000000000001000100
010010000000001000000000000011011111111001010010000000
100000000001010101000010000000101001111001010000000000
000000000000000000000000000111111101101000010000000000
000000000000000000000000000111101100000000100000000000
000000001111000001000110010000000000000000000110000001
000000001010100000100010001011000000000010000000000000
000010000001000011110000011001111100111110110010000101
000000001100001011100010100001011010111101010000000000
000000000110000000000000001011101101100001010010000000
000000000000001001000000000111001111010000000000000000
110000000000000001000011010000000000000000100100000001
000000000101000001000011010000001011000000000000000000

.logic_tile 10 9
000101000000000000000010011111101111010111100000000000
000010101000000000000110001101111101000111010000000000
001100000000000001000111000011011011111000000001000000
100000000000000000100100000011101001100000000000000000
010000100001000001000000010111111100111000110010000000
100001000100100000000011100000011111111000110000000001
000000000000000111000010000011011111101000010000000000
000000100000000001000100000111101001000000100000000000
000000001010101011100000010000000000000000100110000001
000000000011000001100011010000001001000000000000000000
000010000001010000000010001000001101001011110100000000
000000000000000000000010010101001000000111110001000000
000000000010000111100110001101001100101000010000000000
000000000100000111000010110101101010000000100000000000
110000000001000011100000010111011011010111100000000000
000000000000100001000011101001011111001011100000000000

.logic_tile 11 9
000000000101100000000011100101001000001100111000000100
000010000101110000000010000000000000110011000000010000
001000001011000111100000000101101000001100111000000100
100000000000100000100000000000000000110011000000000000
010100000000001000000010000001101000001100111000000100
100000000000000011000011100000000000110011000000000000
000000100000000111100110110000001000001100111000000100
000001000000000001000011010000001011110011000000000000
000010000000100000000000000001001000001100111000000000
000000000000010000000000000000100000110011000000000100
000000000001000000000000000000001001001100111000000000
000000000000100000000000000000001010110011000000000010
000010000000000000000000010111001000010111100100000000
000000100100000000000011001101101001011110100010000001
110000000000000000000000001001011010000011110110000000
000000000001010000000000001101110000010111110010000000

.logic_tile 12 9
000000000000000001000011110011100001101001010010000000
000000000000000111000111010111101101111001110000000100
001000000000000011100000000011011010101011110100000000
100000000000000000000000000001001001110111110000000010
000000000100000000000110100101101101000001000000000000
000010100000000001000111011101101110000001010000000000
000001000000001111100111101011100000100000010000000000
000010000000000111100011110001001010110110110000000000
000000000000001011100010011000011011111000100000000000
000010100000001111000111100011001101110100010000000000
000000000000001000010110001001001000101111010110000000
000000001010001011000010000111011011111111100000000010
000010000000100001000000001000011111111000100000000000
000001000000010000000000000011011011110100010000000000
110000000001110001000000011011011100101000000000000000
000001000000011011000011000101101101100100000000000000

.logic_tile 13 9
000010000000000000000000000001100001000000001000000000
000000000000000000000000000000101000000000000000000000
000001000001000000000111100000001001001100111000000000
000010000000000111000100000000001101110011000000000000
000000000000100111100000000101101000001100111000000000
000000000011000000100000000000100000110011000000000000
000000000001001000000000010111101000001100111000000000
000000000000100101000010100000000000110011000000000000
000000000000100000000000000000001000001100111000000000
000010100100001111000000000000001010110011000000000000
000010000000000000000111000000001001001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000100000000000000000000001100110011000000000000
000010000001000011100000010000001001001100111000000000
000000000001110000100010010000001010110011000000000000

.logic_tile 14 9
000000000001001000000110100101011111110001010100100001
000000000110100111000011100000101100110001010011100001
001000000000001101100000011101000001111001110110000001
100000000000000101000010100111001000100000010010000110
010010100001100111100111111111100000100000010110100000
010010100000100000000110101001001110110110110010100010
000000000000000111100000001001000001101001010110000001
000100000000000000100000001111001110100110010001000010
000010000000100000000000000001011110110001010111000001
000000001010000000000000000000101111110001010000100000
000000000000001000000111101000011111110100010100000000
000000000000001111000100000111011101111000100001000001
000001000001010011000111101111100000100000010100000000
000000000100000000000000000111001011110110110010100010
000000000000001011100111001101111000111101010100000000
000000000000001011000010110111000000101000000010100000

.logic_tile 15 9
000000000000011101000011100111100000000000000100100001
000000001110000001000100000000100000000001000000000011
001000000000001101000110101011011110000010000000000000
100000001110000101000000001101001001000000000000000000
110000000000001101100000000011011101000010000000000000
110010100110000101000000000001011101000000000000000000
000000000000000101000010111111011010001000000000000000
000000000000000000100010100111011000000000000000000000
000000000001010101000010001111011001001001010000000100
000000000000001101100000001111001010101001010000000000
000000000000000111000110000101011001000010000000000000
000000000000000000100010110101001001000000000000000000
000000100000001101000110100011011101001000000000000010
000001000000001001000100000111101111101000000000000000
000000101100010101000010101000000000000000000100000001
000001000000000101100011101111000000000010000000000010

.logic_tile 16 9
000000000000000101000011101001011101000000000000000000
000000000000000101100100000111011000100000000000000000
000010100000000001000110011011111011000100000010000000
000000000000001101100011110001001001000000000000000001
000001000000001101000000001001011100001000000000000000
000000000000000011000000000001011010000000000000000000
000000000000000101000010100111111000000000000000000000
000000000000000000000100000101101000100000000000000000
000010100000010000000000001001001001100000000000000000
000001000000100000000000001001011011000000000000000000
000000100000011000000110001001011000000000000000000000
000001000000101011000100001011001000010000000000000000
000000000001010000000000000001011101100000000000000000
000000000000000000000000000000011000100000000000000000
000000001110001001000110000001111111001000000000000000
000000001010000101000100000001011110000000000000000000

.logic_tile 17 9
000001000000100000000111110111111101100000000000000000
000010000000010000000111110111011001000000000000000000
001000000000000000000000010000011110110110100010000001
100000000000000000000011101101001111111001010001000000
010000000000000011100000001000011011110100000000000000
010010100000000000000011100101011111111000000000000000
000000000000000101000000010000001100000100000110000000
000000000000000000000010100000000000000000000000100101
000000000000001101000010000111001000101001000000000000
000000001110001111100100000000111010101001000000000000
000000000000000000000010101001101110100000000000000000
000000001010000001000100001011101101000000000000000000
000010100000000101000000000000011110000100000100000000
000001000100000000100011010000010000000000001000000010
110000100000000011100110001011111000100000000000000000
000001000000000001000110011011011100000000000000000000

.logic_tile 18 9
000000000000000000000010000000011001001111110000100000
000000000000000000000000000000011011001111110000000010
001010100000000000000111000000000000000000000000000000
100001000000001111000000000000000000000000000000000000
010000000100000101100010000000000000000000000000000000
110000001100100000000000000000000000000000000000000000
000000000000011000000110000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000010100001011000000111001001001101101001010000000000
000001000000100001000000000001111110101000010000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000101111010000000000
000000000000000000000000000101001100111111110001000000
110000000000000011100000000000001100000100000110000000
000000000000000000000000000000000000000000001000000000

.ramb_tile 19 9
000000000110110000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 20 9
000100000000000000000000000011100001100000010000000000
000000000000000000000010100111001000000000000000100100
001010100000000000000000000000000000000000000000000000
100001000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111001000101000000000000001
000000000010000000000010100011010000000000000000000100
000000000000000000000000001000000000010000100000000000
000000000000000000000000000111001110100000010000000000
000000000000100001100000000000000001000000100100000000
000000001000000000000000000000001011000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000001000001000101000000010000000
000000000000000001000000000111010000010100000000100000

.logic_tile 21 9
000010000000010000000000010000000000000000000000000000
000000100001100000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
010000000000100000000000001000011101100011110000000000
010000000000010000000000001001001011010011110000000000
000000000000000000000010000000000000000000000000000000
000000001100000000000100000000000000000000000000000000
000100000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000001001100010
000000100000000011100000000000000000000000000000000000
000001000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000010000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000010000000010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100001010000000000000000000000110000110000001000
000001000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000011001111010000010000000000000
000010000000000000000011111011001101000000000000000000
000000000000011111100000010000000000000000000000000000
000000000000100111000010000000000000000000000000000000
000001000000101000000000011111101111000010000000000000
000000000000000001000010001111101110000000000000000000
000000000000001000000110000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000100001111000111111101000000101001010000000000
000000000000000111000011101001000000000000000000000000
000000000000001000000111000101111100100000000010000001
000000000000000001000111111101101111000000000010000101
000000000000000011100000001011011110000010000000000000
000000000000000111100010100001101100000000000000000000
000000000000000111000111011111001000000010000000000000
000000000000001111000010101011011100000000000000000000

.logic_tile 2 10
000010001110000000000000001111111110110100010100000000
000000000000000000000000000101101110100000010000000001
001000000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
000000000000001000000000011101011011010111100000000000
000000000000010111000011111111001011001011100000000000
000000000000001101100011100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000011010000000000001111101011101110000100000100
000000000000000000000000000101111100101000000000000000
000000000000001000000000000000000000000000000000000000
000000001010000001000011100000000000000000000000000000
000000000100001111000000001111101111111000100100000100
000000000000000011000000000101101101101000000000000100
110000000000000000000111010000000000000000000000000000
000000000000001101000010100000000000000000000000000000

.logic_tile 3 10
000000100000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000011000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000001010000000100000000000000000000000000000000000
000000001110000000000000011001100000101001010000100000
000000000000001001000011101101000000000000000000000000
000000000001010000000000010000000000000000000000000000
000000000110010000000011100000000000000000000000000000
000001000000100111010000011011101101100000010110000000
000010100011010000100010000011111010100010110001000000
000001100000000000000000000111000000100000010000000111
000001000000010001000000000000001010100000010000000000
110000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 4 10
000010000000000001000011101000000000000000000100000000
000000000000010000100000000111000000000010001011000000
001001001110001011100000010000001111110000000000000100
100010101100000111100010000000001111110000000000000000
110001100011000000000000000000000001000000100100000001
110001000000100000000010000000001000000000001000000000
000100000000000001000111000111011010001111110000000000
000100000000000000100100001101001001001101010010000000
000000001110000000000000000011111001101001000000000000
000000000110000000000000000111101001001001000010000000
000000000000000001100011100011100000100000010000000000
000010100000000000000010010000101111100000010000000000
000000000000100001000010011001011101000010100000000000
000000001010000000000010001101001000000001000000000000
110000000000000111100000000000000000000000000100000000
000000000110000000000011101001000000000010001010000000

.logic_tile 5 10
000010100000001101000000001111111100010100000000000000
000000000000000101000010110111001110000100000000000001
001000000000001011100000000101011101100010110000000000
100000000000001111100010111111011011010110110000000000
010000000000000101000111000000000000000000100110000000
110000100000001101100000000000001110000000001000100000
000000000000001001000110110001011001101000000000000000
000000000000000011000011100001011101000100000000000000
000100000000010001100000000101111001110000100000000000
000000000000000000000011111111001100010000100010000000
000010100000000001100011101001111111010111100000000000
000001000000001001000010010001011111001011100000000000
000010100001010011000011101101001100000100000000000000
000000000000000000100010110101001001000000000000000000
110000000000001011100111111101101101010111100001000000
000000001110000111000111010001111111001011100000000000

.ramt_tile 6 10
000000001010000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000001000000000000000000000000000000000000
000000100100000000000000000000000000000000
000010100000100000000000000000000000000000
000000100000010000000000000000000000000000
000000000001010000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000001011111000111101101111111010111100000000000
000000000000100001000111000011001000000111010000000000
000000001110001011100011101011100000000000000000000000
000000000100000111100100000101101000010000100010000000
000110000001001000000000010111011000010111100000000000
000001000101011101000011111111101110001011100000000000
000000100000001001100111111001001100110100000000000000
000001000000001011000110011001111101101000000010000000
000010001010000000000111111001001111000001000000000000
000000001010000000000110000101101110000010100010000000
000000000000001000000011110111001111010111100000000000
000000000000001011000111100101011111001011100000000000
000000001100011111100011111011111011010111100000000000
000000100000100111100110111111101000001011100000000000
000010000000000011100111111001011010111110110000000000
000000000000000001100010111101011011110110110000000100

.logic_tile 8 10
000100000000000111000000000000001000001100111000000000
000000000000000000000000000000001110110011000000010010
000000000100000000000000000000001000001100111000100000
000001000000000000000000000000001010110011000000000000
000000001010001111100000000000001000001100111000100000
000010100000000111100000000000001010110011000000000000
000000000000011011100000000000001001001100111000000000
000000000000000111100000000000001010110011000000100000
000000100001011000000000000111101000001100111000000010
000001001010100101000000000000000000110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000100000
000010000001000101100000000000001001001100111000000001
000001000001100000000000000000001010110011000000000000
000000000111010000000000000000001000001100111000000000
000000000000000001000000000000001000110011000001000000

.logic_tile 9 10
000000000000100000000111100000000001000000100100000000
000000000000000000000010110000001110000000000000000100
001001000000000001100000000000000000000000000100000000
100000000000000000100000001011000000000010000000000101
010000000001010000000010100101111001111001010000000001
100000000000100000000100000000001101111001010000000000
000010000011001001000000010000001011111100010000100000
000000000100100001100011011001011111111100100010000000
000100000000000101100010001101111111100000010000000000
000000000000000001000011110011101010100000100000000000
000000001000010111100000011011101101100000000000000000
000000000000001001100011100111001011111000000001000000
000000100000000000000000000111101100101001010000000000
000001000000000000000000001001100000111110100001000000
110000000000000001000000011011000000010110100000000000
000000001010000001100011100011101001000110000000000000

.logic_tile 10 10
000001000001000000000110000000001100000100000100000000
000010000110100000000000000000010000000000000001000001
001010000000000101000111100011000000001111000110000000
100000000000000000000000000111001001101111010000000000
010010100001010000000000000011100000000000000101000000
100001000100000001000000000000000000000001001001000001
000001000000000001100000011011101100000110100000000000
000010100000000001000010101101011111001111110000000000
000010001101000001100011011001100001101001010000000000
000000000000100001000010101111001110011001100010000000
000000000000001011000000010011111100000110100000000000
000000000000001111000010100101011111001111110000000000
000010000000100000000000001111011010010110100100000100
000000001010000001000010000101000000111101010010000000
110000000100000011100011000111100001100000010000000000
000000000000000000000000000011001001110110110010000000

.logic_tile 11 10
000000101011100000000011100101000000000000001000000000
000010000000000000000011110000001111000000000000000000
000001000000000111100000000101001000001100111000000000
000010000010000000000000000000101001110011000000000001
000000000000010011100010010001101001001100111000000000
000000000000011111000111010000001101110011000000000000
000010101110000000000000000111101001001100111000000000
000000000000001001000000000000101111110011000000000000
000000000010000000000000010101001000001100111000000000
000000000000000000000010110000101101110011000000000010
000000000000000111000000000111001001001100111000000000
000000000000000000100011010000001100110011000000000000
000000101000000101000011000101101000001100111000000000
000001000000100000100110000000001001110011000000000000
000000100001000000000010000101001000001100111000000000
000001000000000000000111110000001111110011000000100000

.logic_tile 12 10
000100000000000001100110100000011101110100010000000000
000000000000010111000010010111011010111000100000000000
001100000000011000000111010001011000000110100000000000
100000000000000111000111001001001101001111110000000000
010110100001010011100000001101011000010111110110000000
100000000000100000000010111001110000010110100000000000
000000000000000001000000000111001110111000100000000000
000000001000000000100000000000011111111000100000000000
000000000001010011000111100000000000000000100100000100
000000000000000000100100000000001001000000000000000100
000000000111000000010110000111100001001100110000000000
000000000000000000000100000000001111110011000010000000
000000000001010011100111111011000000101001010000000000
000000000000000000000010001111001110100110010000000000
110000000000000011100011111000001010011111000100000000
000000000000000000100111101001001000101111000001000000

.logic_tile 13 10
000010100000001000000010000000001001001100111000000000
000000000000000101000100000000001011110011000000010000
000000000000000000000000010000001000001100111000000000
000000001000000000000010100000001001110011000000000000
000000000001000000000110100000001000001100111000000000
000000000110110000000000000000001000110011000000000000
000000000000100000000011100001101000001100111000000000
000000000001010000000000000000100000110011000000000000
000000100001010000000111000000001000001100111000000000
000001000000000000000100000000001011110011000000000000
000000000000000111100000000000001001001100111000000000
000000000100000000100000000000001100110011000000000000
000010100000000000000110000000001000001100111000000000
000001000000100000000100000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000100000000000000000000001101110011000000000000

.logic_tile 14 10
000000000000101101100011110000011100101100010100100000
000000000000001111000011010001001110011100100000000011
001000001010000011100110101000001110101000110110100000
100000000000000000100000000111001111010100110000000010
010000000000001000000000000001100000101001010110100000
010000000000000101000011110011101110011001100000000001
000000000000000000000000000111000000111001110110000001
000000000001000000000000000111001000010000100000000010
000000100100001001100000000011100000100000010101000000
000001001110001111100011110111101101111001110010000010
000000100000000101000110001111011100111101010100000100
000000000000001101100100000001000000010100000010000010
000000000000010011100000010011001010111001000110000000
000000000010001001000011100000011110111001000000000010
000000000000001000000000000111000000111001110110000000
000000000010001011000000001001001010010000100001100010

.logic_tile 15 10
000000000000000000000010111000000001001001000010000100
000000000000000000000011100011001010000110000010000000
001000000000000000000110101101001101000010000000000000
100000001110000000000011111001111010000000000000000000
110000000000000001000110110101001101000000100000000000
110000000000000000000010100011111111000000000000000000
000000100001011001000110000000001110000100000100000000
000000000110100101000000000000000000000000000000000001
000000000000100101100110010000000000000000000100000010
000000000001001101000110010101000000000010000000000000
000010100001000000000110100111101100000000000000000000
000001000000101001000010011101101101000010000000000000
000000000000000001000011101001001111000110100000000000
000000000000000000000110101101111001000000000000000100
000010000000000000000010100001011101100000000000000000
000001000000000000000100000011111101000000000000000000

.logic_tile 16 10
000010100000000101100000010111100000000000000110000000
000001000000000000000010100000000000000001000010100001
001000100000000101010000010001011110100000000010000010
100001000000000101000010011011111100000000000010000111
110000000001000000000110001001101011000110000010000000
110000000000100101000110111001011000000010000000000000
000000000001010011100110000101101010000110000010000000
000000001010000000100100001101111010000010000000000000
000000000000000001100010100001000001100000010010000110
000000000000001101100100000011001110000000000000000101
000000000001011000000000000011111011000000000000000100
000000000100101001000000000111001111010000000000000101
000000000000001011100111110000000000000000000110000100
000000001110011101100010010111000000000010000010000000
110010000001010001100011110111101100100000000000000100
000001000000000001100110010001001111000000000000000000

.logic_tile 17 10
000000000000001111000000010101001110000110100000000001
000000001110001111000011101111011011000000000000000000
001000000000010101000000010001011000000010000000000000
100000000000100000000010001111011011000011000010000000
010000000001110000000111100000011100000100000100100000
010000000000100101000110100000010000000000000000000000
000010000000000011100011110011100000000000000100100001
000000100000000000100111110000000000000001000000000000
000000000000100000000000010111011001000010100000000100
000000001011010000000010011011101011000001000000000000
000010100000011000000111001000000000000000000100000000
000001000000101011000110111101000000000010000000100010
000010000010100000000110001001000000101001010000000000
000001000001000000000110111011000000000000000000000000
110010000001010000000000000000011010000100000100000000
000001000110100000000000000000000000000000000000100010

.logic_tile 18 10
000000000001010000000010111111001010110000110000000110
000000000000100000000111010011001111110000100010000100
001010000000000001100010100101100000110000110000000000
100001000000000000000100001101001001000000000000000000
110000000001000111100010010000000001000000100100000010
010000001110100001100111110000001111000000000000000000
000000000001000001000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000110010101000000010001111000100000000000000000
000010100000100000100011100101011110000000000000000000
000000000000001000000000011001011100100000000000000000
000000000000000001000010010111111100000000100000000000
000000000000000001100010000000000000000000000000000000
000000000000010001000000000000000000000000000000000000
000000000000000000000010000000001010000100000100000010
000000000000010111000000000000010000000000000000000000

.ramt_tile 19 10
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000100000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000100000000000000000011100000001000000011110000000000
000000000110000111000100000000010000000011110000000000
001000100000000000000000000000000000000000100110000000
100001000110000000000000000000001010000000000010100000
110001000000000111100000000000011110000011110000000000
010010000000001011100000000000010000000011110000000000
000000000000100000000000000001000000010110100000000000
000000000000010000000000000000000000010110100000000101
000000000000000111000111100000000001001111000000000000
000000000000000000000011100000001110001111000000000000
000010100000000000000000000000000000000000100100000000
000001100000000000000000000000001101000000000011000000
000000000000000000000000000000000000001111000000000000
000010000000000000000000000000001010001111000000000000
110000000011010001100000000000000000010110100000000000
000010100000000000000011110011000000101001010000000000

.logic_tile 21 10
000000000000000001000000010000000000001111000000000000
000000000000000000100011110000001111001111000000000000
001000000000001101100000000111100000010110100000000000
100010000000001011000000000000100000010110100000000000
010000000000000101100111100000011100000011110000000000
110000000000010000000000000000010000000011110000000100
000000001110001011100000000101000000010110100000000000
000010001010001111100000000000000000010110100000000000
000000001010000000000111100001000000010110100000000000
000000000000000000000100000000000000010110100000000101
000000000000000000000110000000000001001111000000000100
000000000000000000000000000000001010001111000000000000
000000000000100000000110100011011001110011000000000000
000000000000000000000000001001101000000000000000000000
110001000000000000000110100000011010000100000100000000
000010000000000000000000000000000000000000000000100101

.logic_tile 22 10
000000000000001000000011100001101011100010000000000000
000000000000000001000110011011111000001000100000000000
001000100000000101000110100011001001100000100000000000
100000000000001001100010110000011011100000100000000000
110000000000001111000010101011011000100000000000000000
110010000000001111000110010101001000000000000000000000
000000000000000001000111010000000000000000000100000000
000000000000001101000110100101000000000010000001000101
001000000000001001100110110111001001001001010000000001
000000000000000111000011010101111110010110100000100000
000000000000000101110111010101111101100000000000000000
000000000000000000000110000111111100000000000000000000
000000000000001000000010011011011010100000000000000000
000000000000001011000110001001101011000000000000000000
110000000000000001100000001000000000000000000110000001
000000000000000000000000001011000000000010000000000100

.logic_tile 23 10
000000000000000001000110100011000000010110100000000000
000000000000000000100000000000000000010110100000000100
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000001
000000000000010000000000000000011100000011110000000000
000000000000001101000000000000000000000011110000000100
000000000000000000000110101101101110111111000000000000
000000001000000000000000000011101001000000000000000000
000000000000000101000000010001000000010110100000000000
000000000000000000000010100000000000010110100000000001
000000100000000101000000001111100000110000110000000000
000000001000000000000000000111101010000000000000000000
000000000000000101000000000111100000010110100000000001
000000000000000000000010100000000000010110100000000000
000000000000000000000011100000000000001111000000000100
000000000000000101000100000000001111001111000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000010000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000001000000010101000000000110000100000000
000000000000000000000010000000101010000110000010100000
000000100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000010000000000000000000000000000
000000000111010000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000011100000010110100000000100
000000000000000000000000000000100000010110100000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000100000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000100000000000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000010000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000110000000001000000000010000000001000000001000000000
000000000000011001000011110000001000000000000000001000
000000000000001000000000000111011001001100111000000000
000000000000001001000000000000101101110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000000111000000000000001111110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000001111000000000000101100110011000000000000
000010100000000101100011100011001000001100111000000000
000000001000000000000100000000101000110011000000000000
000000000000000000000010100001001000001100111000000000
000000000000000000010000000000101101110011000010000000
000000000000001000000011100101101000001100111000000000
000001000000000101000100000000001111110011000010000000
000000000000000000010000000111001000001100111010000000
000000000000000000000000000000101010110011000000000000

.logic_tile 2 11
000001000000000001100110101101011011101001000100100000
000000000000011101000010110101111110010101000000000000
001000000000000101100110111111111100111000100100000000
100000000000000101000010101101011001010100000000000000
000000000000010101100110110111111100100000000000000000
000000000000000101000010100001001001000000000000000000
000000000000001001000010111011111001000010000000000001
000000000000000101100110010001011001000000000000000000
000000000000001000000010111001001111000010000000000000
000000000000000101000111000001001011000000000000000000
000000000001010001100000000011011111000010000000000000
000000001110000111000011100101011111000000000000000000
000000000010001000000000001101101100110100010100000000
000000000100000001000000000111111101100000010000000000
110000000000001001100011110101001011000010000000000000
000000000000000001100110101101011010000000000000000000

.logic_tile 3 11
000000000000000011100110010011001011100100010100000000
000010000111010001000011001011111001101000010001000000
001000000000000001000000001111101001000001000000000001
100000000110000000100010100001111101000001010000000000
000100000100000000000000001000011010101000000000000000
000010000100001101000011110011010000010100000000000000
000010100000000011100000010001011101000110100000000000
000011000000000000100010100001001111001111110000000000
000000000010100111000111000001011101000001000000000000
000000000000000000100011100111111010001001000000000001
000000000000000000000010000011011001110000000100000000
000000000000001111000100001111111000110010100001000000
000100000000000111000000011111101100101000000100000000
000000000000000000100011101001001101011101000001000000
110000000001011001100110010111111100010111100000000000
000000000000100111000010000001001010000111010000000000

.logic_tile 4 11
000010000100001000000111010111011010100001010000000000
000000000110010101000110100111101011000001010010000000
001000000000000000000111010000000001000000100100000000
100000000000000000000111010000001111000000001000000000
110110100001100000000010010000000001000000100100000000
110100000000100001000110000000001101000000001010000000
000000000000001000000010110000000001010000100010000000
000000000100000001000110000011001110100000010000000010
000010000000100101000000000111101001000010100000000000
000010000000000000100000001001111111000001000000000000
000000000000000000000000000001011000100000110000000000
000000000000000000000011000101011111000000110010000000
000010000000000001100111111101001010000110100000000000
000000000000000000000111011101011011001111110000000000
110000000001001000000111011011111111000001000000000000
000000001010100101000111101101111001000110000000000010

.logic_tile 5 11
000010100000011101100000001001000000000000000000000001
000000000000100111000000001111000000010110100000000000
001000001101010000000000000111001100101000000100000000
100000000000100000000000000000000000101000000001000000
110001000000100111000000000101000001010000100010000000
010000100100010000000010110000101110010000100000000000
000001001100100000000000001111000000101001010100000001
000000100000110000000000001111100000000000000010000000
000000000000000011100000001000000000100000010100000100
000000000000001111000011000011001010010000100000000000
000001001010001000000000000111100000100000010100000000
000000000000000001000000000000001011100000010000000100
000000000000000001100110000111101100111111000000000000
000000000000000000000000001111101000101001000000000000
110000000000000001100110000111100000101001010110000000
000010101110000000000010000001100000000000000000000000

.ramb_tile 6 11
000000000110000000000000000000000000000000
000000100000000000000000000000000000000000
000000000100010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000110000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 11
000110100000000011100111001101000000101001010100000000
000000001110001111000010000111000000000000000001000100
001000000001000011100111100111111010000100000000000000
100000000000100000100111111001101100001100000001000000
010000000001011000000010001111001100010111100000000000
010000001110100001000011101111111111001011100010000000
000000000001000101000110001000011100010000000000000000
000000000001110000100010100001011000100000000001000000
000001000110010001000011101011111001010000100010000000
000010001101100000100100001001111011000000100000000000
000000000000000011000111100011101010000010000010000000
000000000000000000100111111001111010000000000000000000
000000001000100001000111100101011010111011110010000000
000000000000010000100111010111111000110011110000100000
110010100001001111100111001101011111010111100000000000
000011100000000111100100000011111110000111010000000000

.logic_tile 8 11
000000001010000000000011100000001001001100111000000100
000000000001000000000000000000001001110011000000010000
000000000000001101000000000101101000001100111000000100
000000000100001111100011100000000000110011000000000000
000001000000000000000000000001101000001100111000000100
000010000001000000000000000000000000110011000000000000
000000000000000011100000010000001001001100111000100000
000000000000000001000011100000001011110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000011100000001000110011000000100000
000000000000000000000000000000001000001100111000000010
000000000000000000000000000000001001110011000000000000
000010000000000000000010000000001000001100110000000000
000001001111010000000100000000001101110011000000100000
000000000000000101100000001111101110111110100010000010
000000001010000000000000000101010000010110100000000000

.logic_tile 9 11
000000001010001000000000001101111100010110100000000000
000000000000000011000011110001110000000010100000000000
001000001010011111100010110111111100101000010000000000
100000000000001011000011110111001100000100000000000000
000010100001011111000000001101101100100001010000000000
000000000000000001000000001111001010100000000000000000
000000000000001000000111010111111101110000010000000000
000000001010001111000111100011001010100000000000000000
000100000001011001000000000111001101101000010010000000
000010100001010101000000000101001111000000010000000000
000010000000000111100111101001101101000010100000000000
000000000000001001000100000111101000000010000000000000
000000000000000001100000000001101110111110110000000000
000001000000101001000010010001111110110110110001000000
110000000000001101100111000001011011010111110100000000
000000000101010111100100000101111100111011110000000010

.logic_tile 10 11
000111001110100111100000000111001111111000000000000000
000010100001010111000000000101101010100000000000000000
001000000000100001100000001111000001101001010000000001
100000000000000000100000001101101010110110110000100000
010101000001010111100111101000000000000000000110000000
100010000000000000000000001111000000000010000001100000
000001000110001001000000010011100000000000000100000000
000000001010000001100010000000100000000001000001000100
000101000000000111000000001000011100010011110110000000
000000000000001001100000000111001100100011110010000000
000100000000000001100000000111011101010111100000000000
000000000100000001000010010011001000000111010000000000
000011000000010001100010000001001111101000000000000000
000000000100000111000111010001011010010000100000000000
110000000000000111100110100000001010000100000100000000
000000000000000000100100000000010000000000000000000001

.logic_tile 11 11
000000000001000000000000000111101000001100111000000000
000000000000100000000010010000001111110011000000010000
000000000000000111100000000011001000001100111000000000
000000000100000000000000000000001110110011000000000010
000000001001110000000000010001101000001100111000100000
000000000000100000000011010000001101110011000000000000
000000100000000011100111100111001000001100111000000000
000000000000000001100000000000001011110011000000100000
000110100000000000000111100011001000001100111000000000
000000001100000001000110000000101001110011000000100000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000101010110011000000000010
000000000000010111000111000111101001001100111000000000
000000000000100001000111010000101010110011000000000000
000001000000001000000111100101101000001100111000000000
000000000000000011000110010000101111110011000000100000

.logic_tile 12 11
000000000000110000000111100000000000000000000000000000
000000000100100000000110000000000000000000000000000000
001000000000001111000010100000001111011111000100000001
100000000000001011100000001111011100101111000000000000
000000000000011111100010001001111010010111100000000000
000000000001101111100100000011011001000111010000000000
000000000000001000000011110000001110011111000100100000
000000000000000001000010101001011101101111000000000000
001100000000000111000111101011000001010110100000000000
000000000100000000000100001101001101000110000000000000
000101000000001111100000000001100001111001110000000000
000010100000000111100011110101001001010000100001000000
000001100000001000000011100000001111101100010000000000
000001000000000111000110001101001000011100100000000010
110001001110000000000000001101000001110110110100000000
000010100000000011000000000101001110111111110001000010

.logic_tile 13 11
000010000000001111000111000101001000001100111000000000
000000000100001011000000000000100000110011000010010000
000000000000100000000000010001001000001100111000000000
000000000001000000000011000000000000110011000000000000
000000001000010011100000010001001000001100111000000000
000000000010100000100011000000000000110011000000000010
000000001110000000000000000111001000001100111000000000
000010100001010000000000000000000000110011000000000010
000000000000000000000000000000001001001100111000000000
000000001100010000000000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000001000011100000000000001000001100111000000000
000000000000100000100000000000001010110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000011000000001111110011000000000000

.logic_tile 14 11
000010000000010111100000000101111111111001000100000100
000000000110000000100000000000101000111001000000000000
001000000000001000000011001001111000101001010110000000
100000000000001011000111010011100000101010100000000110
110000000000000101100000001000001101110100010110100000
110000000000000000000000000001011010111000100000000000
000000000000001111100110110001101100111101010110000101
000000000000001011100010100001010000010100000000000110
000010100000000101000110010000011001111001000110000000
000000000000000000100110010101011000110110000010000000
000000000000001001100000000011111000110001010101000000
000000000000001001100000000000001111110001010000000110
000000000000000111100010001011000001100000010100000000
000000000000000000000111110001001110111001110000000100
000010000001100001000000000111011011101100010100000000
000000000000101111000000000000011010101100010000100000

.logic_tile 15 11
000000000000000101100010011001001010000010000000000000
000000000000000000000010000101011011000000000000000000
001000000000001000000110010001101011100000000000000000
100000000110001001000010100101001001000000000000000000
110000000000001001100110111000001110110100010110100000
110000000000001111100010100111001101111000100000000000
000000000000011101100110011001011001000010000000100000
000000000110000101000111101011111010000000000000000000
000000000000000001100000010111111001100000000000000000
000000000000000001100010110101111000000000000000000000
000001000001010000000111010101011010100000000000000000
000000100000100000000010011001011111000000000000000000
000000000000000000000011101001011010100000000000000000
000000000000001111000011111101111010000000000000000000
000000000000000001000000000011101100000000000010000100
000001000000000000000010000011101001010000000000000001

.logic_tile 16 11
000000000000000101000000011001001100100000000000000000
000000000000010000000010011101011011000000000000000000
000010100001010000000110100101111010100000000000000000
000001000100100101000000001011011000000000000000000000
000000000000000001000010001001011000101000000010000001
000000000000000000000000000001010000000000000000000111
000000001111000001100010100101101000100000000000000000
000000000000100000100000000001111101000000000000000000
000010100000001000000111001001001100100000000000000000
000001000000000101000011011101011010000000000000000000
000000000000000000000000000101101100100000000000000000
000000000000000000000000000001111110000000000000000000
000000000000100000000000001001001100101000000010000000
000000000001010101000000001101010000000000000010100000
000000000000000000000000001011011000100000000000000000
000000000000000000000000001001001000000000000000000000

.logic_tile 17 11
000011100000001000000110010000000000000000000110000000
000000000000000111000011110001000000000010000001000100
001000000000101001000000010001111011100000000000000000
100000000000000111100010101001011111000000000000000000
010000000000000001000011000001101101100000000000000000
010000000001010000000100000111011111000000000000000000
000000000001010001000010011111011101110011000000000000
000000000000100000000111010011101011010010000000000000
000000001000000001100111001000001111100011110000000100
000000000000010000100100000101011001010011110000000000
000000000000000101000010110000001010000100000110000000
000001000110000101000010010000010000000000000010000000
000000000000000001100010000011111101101011010000000000
000001000000000000100011101111101101000111010010000000
110000100001000000000110000101011110100000000000000000
000001001010000000000110011011011100000000000000000000

.logic_tile 18 11
000000000000000111000010101001011110101110000000000000
000010100000000111100100000101011010011110100000000000
000000000000000001000010110001000000010110100000000001
000000000000000000100111100000000000010110100001000000
000010100000011001000000000000011001110011000000000000
000000000000000001100000000000001001110011000000000000
000010100000001101100010000011000000110000110000000000
000010000101000001000110111001001010000000000000000000
001000000100010111000111010001011111101010000000000000
000000000000101111000110000111001011000101010000000000
000000000001010000000000010011011101100000000000000000
000000000000001001000010000011111010000000000000000000
000010000000000001000111101001111010110011000000000000
000001000000000000000011110011111111010010000000000000
000000000000001001100010010111111110110000000000000000
000000000000001011000011001111101101000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000001101000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000100000010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000100001110000001100011100111000000000000001000000000
000000000000000101100010100000101001000000000000001000
000100000000000011100011100101000000000000001000000000
000010000000000101100010100000001010000000000000000000
000000000000011111000110010111100001000000001000000000
000000000000101001000111110000001000000000000000000000
000000000000000111000010100101000000000000001000000000
000000000000000000000000000000101011000000000000000000
000100001010100000000000000001000001000000001000000000
000000000000010000000000000000101011000000000000000000
000001001100100000000000000101100000000000001000000000
000010000000000000000000000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000010000000101000000000000000000000
000010000000000000000000000001100001000000001000000000
000000001000000001000000000000101000000000000000000000

.logic_tile 21 11
000010000001010101000010100001100000000000001000000000
000000001000000101000000000000101101000000000000001000
000000000000000111000111100001000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000001001111000011100111100000000000001000000000
000000000000101111100100000000001010000000000000000000
000001000000000000000011100101000000000000001000000000
000000000000000000000100000000101001000000000000000000
000100000000010000000000010001100001000000001000000000
000010100001010000000010010000001111000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000011110000101000000000000000000000
000000000111011111100000000111000000000000001000000000
000000000000101001000000000000001110000000000000000000
000000000000001000000110010011100001000000001000000000
000000000000011001000110010000101111000000000000000000

.logic_tile 22 11
000000000000011111100010100000000000010110100000000000
000000000000000111100011101101000000101001010000100000
001010001110000111100010111000000000010110100000000001
100000000000000000100111101001000000101001010000000000
010000000000000111000111110101001000101110000000000000
010000001010000000000111100001111101011110100000000000
000000000000101000000010000011001011110011000000000000
000000000001011111000011111011001001000000000000000000
000010100000001111000111101101111011110011000000000000
000001001100010111100011101111011110000000000000000000
000000000000000000000000000111001110100001000000000000
000000000000000000000011111111101000000000000000000000
000000000000000011100011111001101101100010000000000000
000000000000000000000010001001001101000100010000000000
110000000000000011100011100000011010000100000100000100
000000000000000000100100000000010000000000000000100001

.logic_tile 23 11
000100000000000000000000000111011101100010000000000000
000000000000000000000000000011011101000100010000000000
000000000000000000000000000000000001001111000000000000
000000000010100000000000000000001110001111000010000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001111000000101001010000000000
000000000000000000000110100111000000010110100000000000
000000000110001101000010100000000000010110100000000100
000001000001010000000010100000001100000011110000000001
000010000000100000000011110000010000000011110000000000
000000000000000000000000000000000001001111000000000000
000000000000000101000000000000001111001111000000000000
000000000000000000000110111000000000010110100000000100
000010100000000101000010101011000000101001010000000000

.logic_tile 24 11
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001001000000000000001000
001000000000001000000000001000001000000100101100000000
100000000000010001000000000111011100001000010011000000
000000000000000000000000000000001000000100101100000000
000000000000000000000000000111001101001000010001000000
000001000000100000000000001000001000000100101100000000
000000000000010000000000000111001101001000010001000000
000000000000000001100110011000001001000100101100000000
000000000000000000000010000011001000001000010001000000
000001000000000001100000011000001001000100101100000000
000010100000001001000010000111001100001000010001000000
000000000000000001000000001000001001000100101100000000
000000000000000000100000000011001101001000010011000000
110000000001100000000110001111101000010100001110000000
000000000001111001000000000111100000000001010010000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000001110100000000000000000000000110000110000000000
000000001100000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000111101000001100111000000000
000000000100000000000011100000001001110011000000010001
000000000000000111000000010111001001001100111000000000
000000000000000000100010010000101011110011000000000000
000000000000000000000111100111001000001100111000000000
000000001010000000000011100000001001110011000010000000
000000000000000000000000000001101001001100111000000000
000000000000000000000011100000101011110011000000000000
000000000000100000000000000101001000001100111010000000
000010001001010000000000000000101011110011000000000000
000000000000001000010000000111001000001100111000000000
000000001100000111000000000000001011110011000000000000
000000000000001101100110100001101000001100111010000000
000001000000000111000000000000001001110011000010000000
000010000000000000000000000011101000001100111000000000
000001000000000101000000000000001011110011000010000000

.logic_tile 2 12
000000000010001101100110110101001011000010000000000000
000001000000000111000010100101101001000000000000000000
001000000110000101100010111101001111111000100100000000
100000000000001101000011110111111000010100000000000100
000001000100001001100111011101101100000010000000000000
000000100000001111000011100001111000000000000000000000
000000000000000111000110100101101011100001010100000000
000000000000000000000010100001011110100010010000000000
000011101111010111100110000001001001000010000000000000
000000000010001101100010001001011110000000000000000000
000000000000001001100010001101101100000010000000000000
000000000000000001000000000001101100000000000000000000
000000100001000001100010001001111100100000000000000000
000001001010100000100000000011101101000000000000000000
110010000000000111100000001101001111100100010100000000
000001000000000001000000001011101110010100100000000000

.logic_tile 3 12
000000000100000000000110010000001110000100000110000000
000000000100010000000010000000000000000000001010000000
001000000000000001100111100011000000000000000100000000
100000000000000000000011100000000000000001001001000000
110001000011000001100110100011111000010111100000000000
010010000000100000000010011101011010001011100000000000
000000000000000111000111110011000000100000010000000000
000000000100000000000011110000001111100000010000000000
000011000000000001100000001101011011010000100000000000
000000000000001001100010010101111111000000010010000000
000000000000110011110000000000000001000000100100000101
000000000100010000100000000000001011000000001000000000
000100000000100000000000001111101000101001010000000000
000000000001000001000011111001111001101001000000000000
110000000000000011100110010101111111000110100000000000
000000001100000000100011000011101000001111110000000000

.logic_tile 4 12
000001000000000000000010100001101101100100010110000000
000010101010000000000110011111101010101000010001000000
001000000001010011100010001001101001101000000100000000
100000001110100111000111110001111100011101000001000000
000000000000000111100000000001101001000010000000000000
000000000100000000000010011011111101000011000000000000
000000000000001011100011110111011010110100000000000000
000000000000001011000011101111011110101000000000000100
000001000001010111100010000001101100111000100100000000
000010000000000000100110001111011010101000000001000000
000000000001010111100000001111011001110100010100000000
000000000110100000100011100001101110010000100001100000
000100000000001001000011110101101011110000000100000000
000110100000010001100110001111011010111001000001000000
110000000000001011000000001111011111110000000100000000
000000000000000111000000001101101000110110000001000000

.logic_tile 5 12
000000000100101101000010011001101110100000000000000001
000000000001000011000111010011101010010110100000000000
001010001110101101000110010101101100000100000000000000
100001000001000111000011010000001000000100000000000000
010010100001000101100111010000000000000000100100000000
110000001110100000000111100000001110000000001000000000
000010000000001101000010100101111111010000000000000000
000001000000000001100000001111101100000000000000000000
000000000000010001100000010000000001100000010000000000
000000000110000111000010001011001001010000100000000000
000000000000000111000000001001111100000010000000000000
000000000000000001000010000001011011000000000000000000
000001100000000011100110000000001100100000000000000001
000011000110001001100011000001001111010000000001000000
110000000000000001100000001111001000000110000000000000
000000001100000000000000000101011001000001000000000000

.ramt_tile 6 12
000010001000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000010000010000000000000000000000000000000
000001101000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000111010000000000000000000000000000
000000100000100000000000000000000000000000
000010100000100000000000000000000000000000
000001000001000000000000000000000000000000

.logic_tile 7 12
000010001000000001100000010111111110010111100000000000
000011100000000000000011110111101111000111010001000000
001010100000000111100000000111100000101001010100000000
100000000000000000000011110001000000000000000001000000
010000000000100011000000000001101101000110100000000100
010000000000010000000010110101001101001111110000000000
000000000001010111100000010011111010000110100000000000
000000001010000111000010000011001111001111110000000010
000000000000001111100000000101101110100001010000000000
000000100001001011000011110000101101100001010000000001
000010100000011000000011011101101100000110100000000000
000000000000001011000011110101001100001111110000000000
000001000000001111100011101101011100000001010000000000
000010000001000011000010001001110000101001010000000000
110000101010001001000000000111100000010000100000000000
000001000000000011000011100000001000010000100000100000

.logic_tile 8 12
000100000000001000000011101111101110000110100000000000
000000000000001011000100001011001101001111110000000000
001010000010000000000011100101111111000110100010000000
100000000001010000000000001111101010001111110000000000
010001001110011101000110010101100001001001000000000000
100010000000100001100010000101001100010110100000000000
000000000000101000000011101001000000010000100000000000
000000001101011111000000000101001010110000110000000000
000000000000001001000111010001100000110000110000000000
000000000000000011000011010111101011010000100010000000
000000100010000000000000000000000000000000100100000100
000001000001011111000011100000001100000000000000000000
000000000001000111100000010011011111000011110000000000
000000000000001111000011100011111110000011100000000001
110010000000001001000000010000011010100001010000000000
000000000000001111000010101101011001010010100000000010

.logic_tile 9 12
000000100001011000000000000001101101010110110000000000
000000001100101111000000000011011101100010110000000000
001000000000000001000000000000000000000000000100000000
100010000000000000100000001111000000000010000000000010
110000000000001001100000001111101100111000100010000000
110000001010000001000000001011101000111000010000100000
000000000001011000000010000000000001011111100000000000
000010000000100001000100000101001010101111010001000100
000000000000000001000111101111111101010111100000000000
000000000000001111100100001101111100001011100000000000
000010000000001000000110000000000000000000000000000000
000000000110000111000010010000000000000000000000000000
000001000000000000000011011000001110101000010000000000
000010100000001001000111100011001010010100100000000000
000000000001000000000000010000001011001100110000000000
000000000000100011000010100000001110110011000000000000

.logic_tile 10 12
000110100000000000000000010011011110000110100000000000
000000000000000000000010100011101001001111110000000000
001000000000000101000000001011011011000110100000000100
100000000000000000100000001111001110001111110000000000
010001000001011000000000000000000001001100110000000000
100010000110001001000000001001001111110011000000000000
000000000001010111000010001111000001010110100110000000
000000000000000000000000000011001101111001110000000000
000100001110001101100111111011011110010111100000000000
000001000000001111000010001101001100001011100000100000
000000000000001001100010000011011101000110100000000000
000000000110000111000010000101001000001111110000000000
000100000000001001000000000111000000010110100100000000
000000000100000001100000000111001101110110110010000000
110000000000001000000111110000011100000100000110000000
000000000000000111000110100000010000000000000000100000

.logic_tile 11 12
000001000000101001000111100011001001001100111000000000
000010001100011011100010000000001100110011000001010000
000000100000000000000000000101101000001100111000000000
000000000000010000000000000000101000110011000000000000
000000000000001000000000010011101000001100111000000000
000000000000001111000011000000101000110011000000100000
000000000001011011100111000111101001001100111000000000
000000000000000011000000000000001010110011000000000010
000000000000000111100000000101001000001100111000000000
000000000000000000000000000000101111110011000000000010
000000000000000000000010000101101001001100111000000000
000000000000100001000010100000001110110011000000100000
000100000000000000000010100001001000001100111000000000
000000000000010000000000000000101001110011000000000000
000000001100001001000000000011101000001100111000000001
000000000000001101000000000000101010110011000000000000

.logic_tile 12 12
000000000000000101000000010000000000000000000000000000
000000000110001101100011000000000000000000000000000000
001001000000000111100000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
000010100011011000000000010011111110111110110100000100
000011000100011011000011100111111111111110100000000001
000000000000100000000111100000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000011110111001000000000000
000000000000000000000100000101011011110110000000000000
000000000010000001000011100001100000101111010100000000
000000001010000000000110001001001000001111000000000010
110000000000100000000110000101100000001111000110000000
000000000000000000000010011111101000011111100000000000

.logic_tile 13 12
000000000000000111100000010000001000001100111000000000
000000000100000111100011010000001001110011000000010000
001000000000000001100010110111101000001100111000000000
100000000000001101000110000000100000110011000000000000
110000100001001000000110000111001000001100111000000000
010001000000101111000000000000100000110011000000000000
000000000000000101100000000000001001001100111000000000
000000000000000000000011100000001011110011000000000000
000000000010010000000000000000001000001100111000000000
000000000100100000000010010000001000110011000000000000
001000101000000000000000000101101000110100010100000000
000000000000000000000000000101001000010001110000000010
000000000010000111000000010101000000100000010100000000
000000000000000000000011011101001110110110110000000100
000010100000000000000111001001111001000010000010000001
000001000000000000000000001001011000000000000000000000

.logic_tile 14 12
000000000000000011100010110000000000000000100100000000
000000000100000101100111010000001001000000000000000000
001000100000000000000010100000000001001111000000100001
100001000000000000000010100000001101001111000000000000
010000000000000000000010000000001100000100000100000000
110000000100000000000010000000010000000000000000000000
000000000000001000000110000000000000010000100000000000
000000000000011111000100001111001011100000010000000000
000000000000000000000110100001011011110000000000000000
000000000000000000000100001111001011111001010000000000
000000000001000000000010101001011000000001000000000000
000000000000101101010100001001011001000000000000000000
000000000000000000000110010001101001000100000000000000
000000000000000000000010000001111001000000000000000000
110000000000000000000000000011100000010110100000000000
000000000000000000000000000000000000010110100000100010

.logic_tile 15 12
000010100000000111100000011011101100010110000000000000
000001000000000000100010011111011010010100000001000000
001000000000000101100111111001011111000010000000000000
100000000110000101100110011001111011000011000000000000
110000000000000101000000010111101011100000000000000000
100000000000000001000010011011001011000000000000000000
000000000000000101000010100111111011000010100000000000
000000000100000111000010101101101000000010000000000100
000000000000010000000010001011011011000011010000000000
000100000000000000000110001111101000000001010000000001
000000000000000001010010000000000001000000100100000100
000000000100000000000000000000001101000000000000000000
000000000001000000000000001000001011000111000000000000
000000000000000000000000000111011111001011000000000000
000010100000000111000010110001100001010000100000000000
000000000110000001000010000001101111110000110000000000

.logic_tile 16 12
000000000000000000000010100001111011010110000000000010
000000000000000101000010101101111011101000000000000000
001000000001010000000010100101101011000010100000000000
100000000010100101000010101101101100000010000000000000
110000000000000101000011101011101011000110000000000000
110000000000000000000010100001111011000001000000000000
000000000001001101000010100001011011000010100000000000
000000000000100001000110001101011010000010000000000001
000000000001010111000110100000000000000000100110000001
000000000000000000100000000000001110000000000000000000
000000000000000001000111100001100001001001000000000000
000000000000000000100000001011101110010110100000000000
000010100000001001000011101111001011000110000000000000
000001000000100111100100001101011010000001000000000000
110000000000001000000000000001011010000010000000000100
000000001010000101000000000011111001000011000000000000

.logic_tile 17 12
000010000110010000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000010
001000000000001000000010110011000000000000000110000000
100000000101010111000011110000100000000001000010000010
110000000000000111000111101011101111111111000000000000
110000000000000000100010101001101010000000000000000000
000001000000011101000010000101111110000010100000000000
000000100000100111000000001111110000000011110000000000
000000000000000101000000000000000001000000100100000000
000000000000000000000010010000001100000000001000000010
000010000000000000000010101001111110000010100000000000
000000000110100001000010001001011111000001000000000000
000000000000000101100111011011011010100010000000000000
000000000000000101000110011011001110001000100000000000
110011100001000000000010100101011110000010000000000000
000000000000100000000100001111111011000011000000000000

.logic_tile 18 12
000010000000101000000000000011000000000000001000000000
000000100001001011000010000000100000000000000000001000
001000001110000001100000000101001000000001011100000000
100000001010000000000000000101010000010100000001000000
000000000000001001100000000000001000001000011110000000
000000000000101011000000000001001101000100100000000010
000001000100000000000110010111001000000001011100000000
000010100110000000000010000101100000010100000000000001
000000000000000000000010010000001001001000011110000000
000001001000000000000010000001001100000100100000000000
000000000000001000000000000000001001001000011110000000
000000000001000001000000000101001000000100100000000000
000000000000010000000110000101101000000001011110000000
000000000000000000000000000001100000010100000000000000
110000001100000000000000000101101000000001011110000000
000000000000000000000000000101100000010100000000000000

.ramt_tile 19 12
000001000001010000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000010000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000011110000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000010000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000010100000100000000111110001100000000000001000000000
000001000000000000000111110000001101000000000000010000
000000001000001111000111000101100001000000001000000000
000000000000001111000100000000101010000000000000000000
000000000010000111100000000111100001000000001000000000
000000001110000001100000000000001100000000000000000000
000010000001001111100011110001000000000000001000000000
000000000000100111100011010000101010000000000000000000
000010100001010000000000010101100000000000001000000000
000001001100100000000011100000101010000000000000000000
000000000000000000000011100001100001000000001000000000
000000000000010001000010000000001001000000000000000000
000000000100000000000000000001000001000000001000000000
000000001110000000000000000000101010000000000000000000
000010000000100000000000000011100001000000001000000000
000000000000010001000000000000101101000000000000000000

.logic_tile 21 12
000000000000011111000011100101000001000000001000000000
000000000000101111100100000000001001000000000000010000
000000000000001000000111010001000000000000001000000000
000000000000001011000111100000001111000000000000000000
000000000000001001100111100001000001000000001000000000
000000000000001001100000000000001000000000000000000000
000000000000100111000011100111000000000000001000000000
000000000000010000100100000000001001000000000000000000
000000000000000111100000000001100001000000001000000000
000000000000000000100000000000101010000000000000000000
000001000001000000000000000101100001000000001000000000
000000000000100000000000000000101111000000000000000000
000010000000000001000000010011000000000000001000000000
000001000000001111000010100000001010000000000000000000
000000000000100000000000010101000000000000001000000000
000000000001000000000010100000101110000000000000000000

.logic_tile 22 12
000000000000000000000000010000001110000100000100100000
000000000000000001000011100000010000000000000001000000
001000000000001011100000000001000000010110100000000000
100000000000001111100000000000100000010110100000000000
110000000000100000000000000101000000010110100000000000
010000001000010001000000000000000000010110100001000000
000000001001000000000000000001100000010110100000000000
000000000000010000000011100000000000010110100000000000
000000000000000001010000010101011010110011000000000000
000100001010000000000011101001011000000000000000100000
000001001100000000000000000000011100000100000100100100
000000000000011111000000000000000000000000000000100000
000000000000000000000000000011000000010110100000000000
000000000000000000000011110000000000010110100001000000
111000000010000000000000000000000001000000100100000100
000000000000000000000000000000001000000000000001000000

.logic_tile 23 12
000010000001001000000010100011000001000000001000000000
000000000000001111000000000000101011000000000000001000
000000000000001000000111000101000000000000001000000000
000000000000001011000010100000101010000000000000000000
000010000000001000000010000101100001000000001000000000
000000000010001011000110100000101111000000000000000000
000000000000000001000111000001000000000000001000000000
000000000000000000000111100000001011000000000000000000
000100000000000000000010000001100001000000001000000000
000000000000000000000000000000101010000000000000000000
000001000000001000010111000001100001000000001000000000
000000000000000011000100000000001111000000000000000000
000000100000000000000000000001000001000000001000000000
000001000000000000000000000000101100000000000000000000
000000000000000000000111010001100001000000001000000000
000000000000000000000011000000101101000000000000000000

.logic_tile 24 12
000000000000000001000000000101001000010100001100000000
000000000000000000000010011001000000000001010010010000
001000001100000000000000000111001000010100001100000000
100000000000001001000000000011000000000001010011000000
000000000000001001000000000000001000000100101110000000
000000000000000001100000000101001101001000010001000000
000001000000100000000110000000001000000100101110100000
000010000000011001000000000011001101001000010001000000
000000000000000001000110011000001001000100101100000100
000000000000000000100010000001001100001000010001000000
000000000000001000000000000111101000010100001100000000
000000000000000001000000000001000000000001010001100100
000000000000000001100000000111101000010100001110000000
000000000000000000000000000101100000000001010001000000
110000000000000001100000011101101000010100001100000000
000000000000000000000010000101100000000001010001000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000010000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000001000000111000001101000001100111000000000
000000000000101111000111110000101011110011000000110000
000000000000000111100111000101101001001100111010000000
000000000000001111100100000000101110110011000000000000
000000000001001000000111000001001001001100111010000000
000010001000000111000100000000101000110011000000000000
000000000000000000000111000001001001001100111010000000
000000000000000000000000000000101000110011000000000000
000000000000000001000000000011001001001100111000000000
000000001010100000000000000000001011110011000001000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101010110011000010000000
000000000001100000000000000001001000001100111010000000
000000000000100000000011100000101000110011000010000000
000000000000000000000000000101001000001100111000000000
000000000000000111000000000000101111110011000010000000

.logic_tile 2 13
000000000001110001100110111001011010100000000000000000
000000000110000111000010101111011011000000000010000000
001000000000001101100110111101111101000000000000000000
100000000000000111000011001011011100000001000000000000
000010000000000101100010110101001110000000100000000000
000000001010000000000111110011111111000000110000000100
000000000000001011100010100101101101000110100000000000
000000000000000101000010100011111111001111110000000000
000001000010010011100000011111101110110100010100000000
000000100000010111000011011001001000100000010000000000
000000000000001101000010101001001010000010000000000000
000000000000000011100110110101101001000000000000000000
000000000011111111100110000001111001000010000000000000
000000000110101001100011000111101100000000000010000000
110000000000001001100110010001111110101000000000000000
000000000000001111000011010000000000101000000000000000

.logic_tile 3 13
000000000001100011100111101001001110100100010110000000
000000000000100111100111110001111010010100100001000000
001010100000001111000000000101001011101001110100000001
100000000100000111000000000111011000000000100000000010
000110100101011011100111101101011010010111100000000000
000000000000000011100110010111101001000111010000000000
000000000001011111100111100101011010111000100100000000
000000000000100101100000000001101101010100000000100000
000011100000100111100111111001011100110000000110000000
000000001010000000000010000011101010110110000001000000
000000000000001011100000010101011100110100010110000000
000000000000000111100011110001111100010000100000000010
000000000000000000000000010111101000100001010110000000
000000000000000001000011100001011010010001100000100000
110001000000001011100000011101101100101001010000000000
000000000000001111000010101111111010100001010010000000

.logic_tile 4 13
000000000100000001000000010001000000000000000101100000
000000001110000000000010000000000000000001001000000110
001000000000000000000000001000000000000000000100000000
100000000000000101000000001111000000000010001010000000
110000000101000001100010000011011011000110100000000000
010000000100000000000000000101101000001111110000000000
000010100000010000000111000101011110101000000000000000
000001000000101001000011100000110000101000000000000000
000000000000000000000111110111011011000111000001000000
000000000000000000000111010000011101000111000000000000
000000000000010000000010011001011011000001000000000000
000000000000000000000110011111111101000001010000000000
000010100100000001000000000011100000100000010000000000
000001000100000001100010000000101110100000010000000000
110010100000000000000110000000000000000000000100000000
000001000000000000000010001111000000000010001000000000

.logic_tile 5 13
000000000000000011100010110000000000000000000000000000
000001000000000000100111110000000000000000000000000000
001000000000000000000000001011100000010110100000000001
100000000000001111000000000111101001000110000000000000
000100100000000000000011101111001100001001000010000100
000001000110000000000100000001111011000101000001000000
000010100000000101000110100000001000101011110010000101
000001000000000000100011110001010000010111110000000011
000010100000100000000111001000000001001001000000000000
000001001011010000000111110101001011000110000000100010
000001001100000111100000010111111101111000100100000000
000010100000000001000011100001001100111001010000100000
000010100000000000000110100101101100001001000000000000
000001000000000000000010101111111011001010000001100000
110101000000000001100000000000001100000001010001000000
000100101100000001000000001001010000000010100000000010

.ramb_tile 6 13
000000000000001111000000010101001110001000
000000011110001111100011110000000000000000
001010000001011000000000010001011110001000
100001001010100111000011110000010000000000
010000000000011000000000000101101110000000
010000000000100011000011110000100000010000
000000000000000011100000001111111110000000
000000000110000000100011101111010000000000
000000001010001111000000000111101110000000
000010100000000111000010000011000000000000
000010000000000000000000000001111110000000
000000000110000000000000001101110000000000
000000001110000000000000001011001110000000
000000000000000001000000000101000000000000
010000000000011101100010000011011110000000
010001000100101101100011110001110000000000

.logic_tile 7 13
000010000000000000000111101111101000010111100000000000
000000000000000000000100001011011010001011100010000000
001000000000010000000111110111111101000000100000000000
100000000000001111000110101011101010101000010001100000
110000000000001111000010010111001000010111100000000000
010000000000001011000111111111011110000111010000000000
000000000000001001000011000101111000010011110100000000
000000000000000101100000000000001111010011110001100001
000000000110001101000011111011001101010000100010000000
000000100000000111000111010011101001010100000001000000
000000000001000000000110001111001011010000100001000000
000000000100100001000011011001011101000000010000000000
000010000000101111100111001101001010000000000000000000
000000000000011011100011111101100000101000000000000000
000000000001011000000010110011001011010111100000000000
000000001100111101000011011001001111000111010000000000

.logic_tile 8 13
000001100110100000000111001011111110101011110000000000
000001000000110000000000001001001111111011110001000100
001001000000001111000111010111111100010111100000000000
100010100100001111100111001001011010000111010000000000
010010001000000111100111110101111000000110100000000000
110000000000001111000110000000111110000110100000000000
000000000000000011000111011011100000010110100000000000
000000000000000111000110101011001111010000100000000000
000000000001010101100110010101001100111110110010000100
000000001110100000100010101111101101110110110000000000
000001001001000101000111101101011110111111010100000100
000010001011100011000011110001011101111111000000000100
000000000000010111100010101111011011000110100010000000
000000001100101001000010001101001010001111110000000000
110000000000000101000010001111111001101111010101000000
100000001100001111100111000001101111111111010000000100

.logic_tile 9 13
000100000000001001000000000011101110101000000000000010
000000000000001111000010000000110000101000000000000000
001000001000100000000011001001001010101111010100000000
100000000000010111000000000011011000111111100011000000
010000000011001101100111101111011110100001010000000000
010001001010101111100111100111001110100000000000000000
000001001000000000000000001011101010111111110100000010
000010100000010000000011100011001010110110100010000000
000100000000100111000111000101001101000011010000000000
000000000001010000100100000000111111000011010000000000
000011001001011001000010011001011101101011110110000000
000011100100100001100111010011011011110111110000000001
000000001100000011000000000001111101111111010100000100
000000000000000001100011000001101000111111000000000000
110000000000000001000010000001000001101111010100000000
100000000000010011000010100011001111001111000001000010

.logic_tile 10 13
000111100000010011100010101011101011001111110100000000
000010100010000000100000001011111000011111110000000010
001000001100100111100010100011011000010111100000000000
100000000000010011100110011011111111001011100000000001
000000000001110101000010001001100000011111100110000000
000000000111010000100110111011001111010110100000000010
000000000000000000000000000111011110101000000000000000
000000000000001111000000001001010000111110100000000010
000000000000000000000111010111011010101011110100000010
000000000000000000000111110000000000101011110010000000
000000100000000000000010011000011100111001010000000000
000001000000001101000111111001001001110110100000100010
000100000000001001000111111111100000110110110100000001
000000000000001011100010110111001011010110100000100000
110001000000000001000010100011101010111101010000000000
000000000000000101000100000001000000111100000010000010

.logic_tile 11 13
000100000000000000000000000111001001001100111000000000
000000000000001001000010110000101111110011000000110000
000000001110000101000000000101001001001100111000000100
010000000000100111100000000000101110110011000000000000
000001000100001000000111000111101001001100111000000100
000010000010001111000000000000101010110011000000000000
000000001110000111100010010001001000001100111000100000
000000000000010000000011010000101010110011000000000000
001000000000000000000010000101101001001100111000000010
000000000000000000000000000000101100110011000000000000
000000000001011000000000000001101001001100111000000000
000000000000101011000000000000001000110011000000100000
000000000000101000000000010111001001001100111000000000
000000000000000011000011100000001011110011000000000010
000001000000000000000110110001001000001100110000000000
000000100000000111000011010000001101110011000000000100

.logic_tile 12 13
000000101000010101100000000101101111000000010000000000
000000001010001101100000000101111010000001010000000000
001000000000000101000000011011011000010100000000000000
100000000000000000100011100101011000000100000000000000
010100001000100111000011100000001111101000110000100000
110100000000000000100000000001001100010100110000000000
000001000000100111000000001000000000000000000100000000
000010100001011111000010010001000000000010000010000000
000000000000010000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000001001010100000000000000000000000000000000000000000
000000100000010001000000000000000000000000000000000000
000100000000000000000000000000011000000100000100100000
000000001010000111000010100000000000000000000000000000
000001000010000000000000000000000001000000100101000000
000010000001010000000000000000001000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000010000000010100000000000000000000000000000
001000001110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010100000000000000111100000000000000000000000000000
110001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000010000000000000000011100110001010100000000
000000001010000000000000001001011011110010100000000000
000000001100000000000010000000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000100000000000001000011101111001000100000000
000000000001010000000000000101001101110110000000000000

.logic_tile 14 13
000000000000000111100011000011000001100000010000000000
000000001010000101100100000000101001100000010010000100
001000000000000001000000001101011010000100000000000000
100000000000000101100010100101011100001001000010000000
110000000001010001000000001011000000101001010010000010
110000000000000000100000000101100000000000000000100001
000000000000001101000110001000001100110100010100000000
000000000000001101000100000111001001111000100000100010
000111000001011101000010001001011101000000010000000000
000000000000001001000000000111001100000000000000000000
000000000001010001100000000001011110010100000000000000
000000000000100001000000000000010000010100000000000000
000010000000000000000010001001011001111111100000000000
000001000000000000000000000001001100111111110000000000
000000000000101011100010000000000000000000000000000000
000000000001011011100100000000000000000000000000000000

.logic_tile 15 13
000000000000001101000000010001011110010100100000000010
000000000000001111100010011011011001000000000000000000
001000000000101000000110011001111000111000100000000010
100000000001010101000011011111011011111101010000000000
010000000000011101000010001001111110001011100000000000
110000000000000101000110101101101111000110000000000000
000000000000001001000010000000000000000000000100000100
000000000000001011000011100101000000000010001000000000
000000000001010000000000001011111110001110000000000100
000000000000000001000010001011111110001100000000000000
000000000000000000000110111011001010000100000000000000
000000000000000001000010001111001000000110000000000000
000000000000001101100011101101111010100000000000000000
000000000000000011100000000101011000000000000000000000
110010100000000011100110100111111101001001000000000000
110000000000000001100010000111101111001101000000000000

.logic_tile 16 13
000000000000000001100111000011101111000100000000000010
000000001010000000100111100111111011001001000000000000
000000000000000101000110001111001110000000100000000010
000000000000001111010110100001101111000010100000000000
000000100000001101000111001111001010000001000000000000
000001001010001111000000001001101110000011000000000000
000001000000000001100010010101101110000001000000000010
000010100000000001100011111111001100000011000000000000
000000000000000001000000000001001001100000000000000000
000000000000000000000010011101011101000000000000000000
000000001110000011000010001111011000000000100000000100
000000000100000000000010001001001111000010100000000000
000000000000000101000010000101101110010100100000000100
000000000000000000100011000111111010000000000000000000
000000000001110000000000001011001001000000000000000000
000000000001110000000000000101111100010000000000000001

.logic_tile 17 13
000000000000011001000111110001001110110011000000000001
000000000110101011100011101001011110000000000000000000
000010100001011111000010100001011001100000000000000000
000000000110000011000110101011101011000000000000000000
000000000000000001100110001001101100000011010000000010
000000000000001101000010101101001010000001010000000000
000000000100001111100110110111011101110011000000000000
000000000000000111000011011001101111000000000000000000
000000000000001101100111001101001010100000000000000000
000000000000001011100100001011101100000000000000000010
000000000000000101100110011001101011100000000000000000
000000000000000101000010001011111001000000000000000010
000000000000010101000010100011111011100010000000000000
000000001010000101000010010001001010001000100000000000
000000000000001101000010000111111111100010000000000000
000001001110001001000110110111011110000100010000000000

.logic_tile 18 13
000000000000001000000000001000001000001000011100000000
000000001011010001000000000101001000000100100001010010
001000000000000011100110001101001000000001011100000000
100000001110000000100000000001000000010100000001000000
000000000000000001100110001111001000000001011110000000
000001000110010000000000000101100000010100000000000010
000000100001000011100000001101001000000001011100100000
000001000001000000100000000001100000010100000000000011
000000000000000000000000001111101000000001011110000000
000000000100000000000000000101000000010100000000000001
000000000000000001100000001000001001001000011110000000
000000000000000000000000000001001100000100100000000000
000001000000000000000000011111101000000001011100000000
000000000000000000000010000101100000010100000000100001
110000000001001000000000011000001001001000011100000000
000000000000100001000010000001001001000100100010000000

.ramb_tile 19 13
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000

.logic_tile 20 13
000000000000010111100000010111000000000000001000000000
000000000000100000100011110000001101000000000000010000
000000000110001000000011100011100001000000001000000000
000000001100001111000000000000001010000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000001111000000000000101101000000000000000000
000000001010001111000010010001000001000000001000000000
000000000000010111000011100000101101000000000000000000
000000000000010000000000000001000001000000001000000000
000000000000100000000011100000001000000000000000000000
000000000001010000000010000101100000000000001000000000
000000000000100001000110000000001010000000000000000000
000000000000000111100000000001100000000000001000000000
000000001100000001000000000000101110000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000001000000000000101110000000000000000000

.logic_tile 21 13
000000100000001111000111100011000001000000001000000000
000001000000001111100000000000101001000000000000010000
000000000001010000000011110001000000000000001000000000
000000000000000000000111100000001111000000000000000000
000010000000000111100011100001000000000000001000000000
000001000000000000000100000000001111000000000000000000
000000000100000111000111000101000001000000001000000000
000000000000000000100000000000101101000000000000000000
000000000000000101000111000111100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000001000000111000011100001000000001000000000
000000001010000101000100000000001001000000000000000000
000010000000000000000110110011000000000000001000000000
000001000000000000000010100000001010000000000000000000
000000001100100000000000010101100000000000001000000000
000000000001000000000010100000101001000000000000000000

.logic_tile 22 13
000010000000011000000000010000000000010110100000000000
000000000100100111000011111001000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000001110001000000000010000000001001111000000000000
000000000000001111000011110000001101001111000001000000
000001000000000000000000000111100000010110100000000000
000000000000000000000000000000100000010110100001000000
000000000000000000000000000000001110000011110010000000
000100000000000000000000000000000000000011110000000000
000000000100000000000000000001000000010110100000000000
000000000000000001000011100000000000010110100000000000
000000000001000011100000001000000000010110100000000000
000000000000000111100000000011000000101001010001000000
000000000000000000000010000001001110100010000000000000
000000000000000000000000000111001011001000100000000000

.logic_tile 23 13
000100000000000000000000000101000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000001111100010000011100000000000001000000000
000000000000000011100000000000001011000000000000000000
000000000000000000000010000111000000000000001000000000
000000000000000001000111100000001101000000000000000000
000000000000001001100010000111000000000000001000000000
000000000000001011100000000000101100000000000000000000
000000000000000001100000000111100001000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000001011100110000111000000000000001000000000
000000000000001001000110010000001111000000000000000000
000000000000000011100110000101100001000000001000000000
000000000000000000100100000000101011000000000000000000

.logic_tile 24 13
000100000000000000000000010101001000010100001100000000
000000000000000000000010000111000000000001010011010000
001000000100000000000000001101001000010100001100000000
100000000000010000000000000111000000000001010010000001
000000000000001001100000000000001000000100101100000001
000000000000000001000000000111001001001000010001000000
000001000000101000000000001000001000000100101100000000
000010000000010001000000000111001101001000010001100001
000000000000000000000110000101101000010100001100000000
000000000000000000000000000111000000000001010001000100
000000000000100000000000001111101000010100001100000000
000000000000000000000000000111000000000001010001000000
000000000000000001000000000111101000010100001100000000
000000000000000000000000000111100000000001010001100100
110000001100000001100110011111101000010100001110000000
000000000000000001000010000111100000000001010001000010

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000010011101001001100111000000001
000000000000000000000011100000001001110011000001010000
000000000000001000000000010011001000001100111000000000
000000000000001111000011110000001100110011000010000000
000000100000100000000000010101101001001100111000000000
000001000000000000000011110000001110110011000010000000
000000000000001000000000010001101001001100111000000000
000000000000000111000011100000001100110011000010000000
000000010000000111000111100101001000001100111001000000
000000010100001111000000000000101110110011000000000000
000000010000000111000000000111101001001100111000100000
000000010000000000000000000000001011110011000000000000
000000010000000111000000000011101000001100111001000000
000000010000000000000000000000001001110011000000000000
000000010000000111000000000000001001001100110000000100
000000010000000000000000001011001100110011000000000000

.logic_tile 2 14
000000000001101000000110100000000001000000100101100000
000000000001010001000011110000001010000000000001100100
001000000000001111000010100011100001001001000000000000
100000000100000101000111110000001001001001000000000011
010000000001000101100010111001111101110100000000000000
010010000000111101000110101011011001101000000000000000
000000000000000111100110010101011000000010000000000000
000000001110000000100011111001001011000000000000000000
000000110000101000000000000000011010101011110000000000
000001010000001101000000001101010000010111110000100000
000000010000000111000111010000000000100000010000000000
000000010100001101100110000101001110010000100000000000
000000010000000000000000000011111111000110000000000000
000000010000100001000000000011001110000001000000000000
110000010000000001100000000001011010000001010111000100
000000010000001001000000000000010000000001010010000110

.logic_tile 3 14
000000000000100000000000001111101110111000100100100000
000000000000000011000011111101001101101000000000000000
001011000000001001000011100001011011100001010100100000
100001001100001101100100001011011110010001100001000000
000000000011000000000000011101111111101001000110100000
000000000000000000000010100011001011101010000001000000
000010000000001000000111001111011011101001110100000000
000001001110000111000011010111011011000000010001000010
000011010000010111000010100001100000000000000000000000
000000010000101101100011110011000000101001010000000010
000001010000000000010000000101111001100100010100000000
000000110000001111000011110011101110010100100001100100
000011010000000101000110101001111111101000100100000000
000010010000001001000000001101101101101000010001000010
110000010000101000000000001001001110000100000001000000
000000010000001101000000000001111011001100000000000000

.logic_tile 4 14
000010000000000001100111001101011000111011110100000000
000000000000101111000100000011001110110011110000000001
001000000000001001000000000101100001001001000000000000
100000000000000011100000001001101101101001010000000000
110000000010001111000111101011001111000010000000000001
110000000000101111100100000111101010000000000000000000
000000000000101001000110011101011110000110100000000000
000000001010011011000011010101011100001111110000000000
000001010001001111000111011001000000101001010001000000
000000010001100111000111110001001011001001000000000000
000000010000000111100010010011111111000001000001000000
000000010000101111000010001001101011001001000000000000
000001010001011011100011100101111110010111100000000000
000010010000001111100100000011001000001011100000000000
110000010000000101100011001011001101010111100000000000
100000010000010001000100000101011100001011100000000000

.logic_tile 5 14
000000000000000111000111101001101111000001010010000100
000000000000000000100100001011101001000001100000000000
001001000101010001100110010101111001000000100000100100
100010100000000000000111110111111111101000010000000000
010010000000000000000010101011101111000001110000100000
110001000000000000000011101001101010000000010001000100
000010100000000001100011110111000000100000010100000100
000001000000000000100110000000101001100000010000000000
000000010000000000000000001001001111000001110010000000
000000011010000000000011111001001110000000010000100000
000000010110000001100010101000011110101000000100000000
000000010001000000100110110001010000010100000000000000
000010111101000111100110010101001110001001010000000000
000000010000100111000011010000111101001001010000000000
110000110000000101100110011000001111100000110001000000
000001010101000000000110100011001011010000110000000000

.ramt_tile 6 14
000010101010000000000111100111011100000000
000000000000000000000111010000100000000000
001000000000001000000111100001111010001000
100000000000000011000000000000000000000000
110000101010001111100000000101011100000000
110001000000001111000000000000000000000000
000010001010000001000000010111111010000000
000001000000000000000011101011100000000000
000001010000000000000010000011111100000100
000000110000000000000100000101100000000000
000001010000000111100010000111111010000000
000010110000001001100000001001000000000000
000010110010000011100011100101111100000000
000000010000010000000111100111100000000000
110000010010100001000011101001011010001000
010000011011000000100000001001100000000000

.logic_tile 7 14
000010100000011000000010100001000001000000001000000000
000001000001111111000000000000101010000000000000000000
000000001010000111100111100111101000001100111000000000
000000000100000000000110010000101100110011000000100000
000000001001000000000111010001101001001100111000000000
000000000110100000000011110000001001110011000001000000
000000000000000111000000000011001001001100111000000000
000010101011010000100000000000001100110011000010000000
000010010000101001000000010101001000001100111000000000
000000010000001011100011100000101011110011000000100000
000000010100100001000011000011101000001100111000000000
000000010111010001000000000000001110110011000000000000
000000010000000000000000000001101000001100111010000000
000000010110000111000000000000101101110011000000000000
000010011000000000000111000001001001001100111000000010
000000011100000000000000000000001101110011000000000000

.logic_tile 8 14
000000000001010000000110000000000000000000100100000000
000000000110100001000000000000001111000000000000000110
001001000000000000000011100000000001000000100100000000
100000100001011111000000000000001001000000000000000100
000010101000000111100010000000000000000000000100000100
000001000010000000100000001011000000000010000000000001
000001000000000011100000001011101101000010000000000000
000010100000001001000000000101101101000000000000000000
000000010000010000000000000111101000000010100000000000
000000010010101001000010000001110000010110100000000000
000010110000000000000111100101000000000000000100000000
000001010110000000000010010000100000000001000001000000
000010010000001000000110101000001110000100000000000000
000011010100000101000100000001001010001000000000000000
000000010000100000000000010101100000000000000100000100
000000010001010000000010000000000000000001000000000000

.logic_tile 9 14
000100000000000111000010001001100000010110100010000000
000000000000000000100011011101000000000000000010100000
001000000100100011000111100001011101011110100100100000
100000000001000000100111010000101001011110100000000000
000000000000000111100000000111100000001001000000000000
000010000000000000100010110000001010001001000000000010
000001000000110011000011000000001100000000110010100000
000000000000001101000100000000011110000000110000000010
000000010000000000000000010000011111000111010010000000
000000010010000000000010000101001011001011100010000010
000001010000001000000110001011011001101001000000000000
000110110001010111000000001011111010100000000000000000
000010010001001000000111101000001001010110110100000010
000000010000000001000100000101011100101001110000000000
110000010001000000000000000011101110001111110100000000
000010010001101111000000000001011011101111110000000000

.logic_tile 10 14
000000000010100101100000010011011011011001010100000000
000010100000011111100011100000111100011001010000100000
001001000000010000000000011111111000111000000000000000
100000100000001001000011100111101010100000000000000000
010000000000001111000000001011011100010111100000000000
100000000100000111100000001001011000001011100000000000
000001000000001000000110100011000001100000010000000000
000000000000010101000011100000001010100000010000000010
000010010000001111100110000011000000000000000110000100
000000010000100001000000000000100000000001000001000000
000100010010100000000010000111000000000000000110000100
000000010000010101000000000000000000000001000001000000
000100010001000101100000000000011110001110000000000000
000000011001000000100000001001011010001101000000000000
110001010000000000000011110101111001101000000000000000
000000110000001101000011100001101110011000000000000000

.logic_tile 11 14
000010100000000000000000011000000000000000000110000100
000000000000000000000011110111000000000010000000000000
001000000000000111000000000000001100000100000100000100
100000000000000000000000000000000000000000000000000110
010000000000100111100110000000000001000000100100000000
010000001010010000000000000000001110000000000000000000
000001000000000111000000010111101011010111100000000000
000010100000000000100011111011101011001011100000000000
000010111110010000000011100111011101000001010000000000
000001010000101001010100001101001010000010000000000000
000000010000000111000000000111100000000000000100000000
000000010000000000000000000000000000000001000000000001
000001010000101000000000000001100000000000000100000100
000010010001001011000000000000000000000001000000000010
000001010100000101100011000111100000000000000110000000
000010110000000000000000000000000000000001000000000100

.logic_tile 12 14
000000000000000000000000000101100001011111100100000000
000000000000001011000011110001001000101001010001000000
001000000000001000000111110000011100111111000100000100
100000000000000111000011110000001011111111000000000010
000000000000000000000010010101111001101001000000000100
000000000001000111000111111101011110001001000000000000
000000000000000011000000010001111101111110110100000100
000000000000001001100011100111111111111110100000000000
000100110000001000000000001101011010110100000000000001
000001010000001011000000000111001011101000000000000000
000001010000000000000010001001001100101010100000000000
000000110000000101000110101101100000010110100000000000
000110010000010000000000001101111100100000000000000000
000011010110001111000000000111011011101001010000100000
110000010110000101000010110111111011010011110110000000
000000010000000000000011010000101010010011110000000000

.logic_tile 13 14
000010000000000000000000000111111000100001010000000000
000000000000000000000011101111001001000001010000000000
000000001100101101000000001111011100110100000000100000
000000000001000111100000000001101011101000000000000000
000000000000000000000000000001111111110100000000000000
000000000000000000000011111111001000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000001000010110100000000000000000000000000000
000000010000000011000000000000000000000000000000000000
000000010001000000000111000001111101110000100000000000
000000010000100000000010001111011100010000100000100000
000000010000001000000000001111011100110100000000000000
000000010001000011000000000001101111101000000000000010

.logic_tile 14 14
000000000000010000000110010000000000000000000000000000
000000000000100000000010010000000000000000000000000000
001000000000010101000111100111011001111011110000000000
100000000000100111100110101001011101010010100010000000
110000000000000000000000001111111000000100000000000000
100000000000000000000000000101011110000110000000000000
000000000000000001000000001000000000000000000100000000
000000000000000001000000001111000000000010000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000011001111011000000000100000000000
000000010000000000000000001001001100000010100000000000
000001010010000101100000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000011110000000000000001001000001100110010000000110
000000010000000001000011110001101010010110100000000000

.logic_tile 15 14
000000000000001000000000010111111110010110100000000000
000000000000001011000010010101010000010100000000000000
001010101100101101000110000001001010001000000010000011
100000000001000001000010011011011100000000000010000001
110000000000100001100010001001111111110010100000000011
100000000001010000000011100001001011110000000001000100
000001000000000000000011100101000000001001000000000000
000010100100000000000000000000001011001001000000000000
000000010000001011100110100001100000010000100000000000
000000010000001101000100000000101010010000100000000000
000000010000000000000000001001001110100010110010000100
000000010000000000000000000111111110010000100000000100
000000010000001000000110001000000000000000000100000000
000000010000000111000000001001000000000010000000000000
000000010000001000000000010011000000000000000100000000
000000010000001101000010000000000000000001000000000000

.logic_tile 16 14
000000001101001011000000011011101011000110000000000000
000000000000101011000011100001001011000001000000000000
001010000000100011100010101101001011010100100000000000
100000000001000101100011110001011101000000000000000000
010000000000000101100111010000000000000000100110000000
010000000001010001000111010000001110000000000010100000
000000000000001000000010101101001011000001000000000000
000000000100101011000011101101101010000011000000000000
000000110000001001000000000111001010100000000000000000
000001010000001101000000000011111000000000000000000000
000001011111000101010010001001101011010110000000000000
000000110000100000000000000111111001010100000000000001
000000010000001111000000010001000000000000000100000000
000000010000000001000010000000000000000001000010000010
110000010000001000000000000101001010010100100000000000
000000010000000001000000000011011110000000000000000000

.logic_tile 17 14
000000001100000001100111111111011001110011110000000000
000000000000000000000011010011101101000000000000000000
001000000000000101000000001111111011100000000000000000
100000001010000111100000000011001101000000000000000000
010000000000000000000010010111100000000000000110000000
110000000100000111000111010000100000000001000000000001
000000000000001001000000001111111000000010110000000000
000000000000000001000000000101101011000000110000000001
000000010000000001000000011011111111100000000000000000
000000011010000101000010100111101010000000000000000000
000000010000100001000111011111011101110011110000000000
000000010001010101000010100111011000100001010000000010
000000010000000101000000010001001011000011010000000010
000000010000000000000010001001001111000010100000000000
110000010100100111000110000011001100100010000000000000
000000011111000001100110001001101100000100010000000000

.logic_tile 18 14
000000000001011001100000000000001000001000011110000000
000000000000000011000000000001001100000100100000010000
001000100001000001100000000000001000001000011110000000
100000000000000000000000000101001000000100100000000000
000000000000001000000110010101001000000001011110000000
000000000000000011000010000001100000010100000000000000
000000000000001000000000000101001000000001011100000000
000000000000000001000000000101100000010100000000000001
000000110000001000000000000101101000000001011100000000
000001010000000001000000000001000000010100000000000001
000000010000000000000000000000001001001000011110000000
000000010000000000000000000101001000000100100000000000
000000110000100000000000000111101000000001011100000100
000000011100000000000000000001100000010100000000000000
110000010000000000000110010111101000000001011100000001
000000010000000000000010000101100000010100000010000000

.ramt_tile 19 14
000001001000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000010000000000000000000000000000
000000010010000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000001000000000111000000000111100000000000001000000000
000010000000000000000010110000101011000000000000010000
000010000001000000000111010011100001000000001000000000
000000001000001101000111010000001011000000000000000000
000000000000011000000011100101000001000000001000000000
000000001100101111000000000000001001000000000000000000
000000000000001000000010100001000000000000001000000000
000000000000001111000110110000101110000000000000000000
000000010111010000000000000101100001000000001000000000
000000010000100000000000000000001000000000000000000000
000001010000000000000000000101100001000000001000000000
000000010110000001000010010000101001000000000000000000
000000010000000000000111100001000001000000001000000000
000000011000000001000000000000001101000000000000000000
000010111110000000000000000111000001000000001000000000
000000011110000001000010000000101110000000000000000000

.logic_tile 21 14
000000100000001111100011100101100001000000001000000000
000001001110001111000100000000101111000000000000010000
000000000000000000000000000001000001000000001000000000
000000000000000000000000000000001111000000000000000000
000010100110010111000111100011000000000000001000000000
000001000000100000100000000000001010000000000000000000
000000000100000111000011110011000000000000001000000000
000000000000000000100111100000101001000000000000000000
000000010000000101000000000111100001000000001000000000
000000010000000000000010110000001010000000000000000000
000000010000000000000010110101100001000000001000000000
000000010000000000000111010000101101000000000000000000
000010110001010000000000000001000001000000001000000000
000001010110000000000010100000001101000000000000000000
000000010000100000000010100101000000000000001000000000
000000010001011101000010110000101111000000000000000000

.logic_tile 22 14
000000000000000000000111000000011000000100000100000000
000000000000000000000100000000000000000000000001100101
001000000000000111000111100111000000010110100000000000
100000000000000000000010110000000000010110100001000000
110001000000000000000000011011001010100010000000000000
010000000000000000000011101011011110000100010000000010
000000000010001111110010111111101111110011000000100000
000000000000001111100011110101011011000000000000000000
000000010000000111000111100000000001001111000000000000
000000010010000000100011100000001010001111000000000000
000000010000000000000000000101111001110000000000000000
000000010000000000000010111001011111000000000000100000
000000010000000001000010101011000001100000010000000000
000000010000000000000100001101101111000110000000000000
000000010000000101000111011000000000010110100000000000
000000010000000000100010001001000000101001010000000000

.logic_tile 23 14
000010000000000111100000000011100001000000001000000000
000001001100001001000000000000001001000000000000010000
000000000000000000000110110111100000000000001000000000
000000000000000000000011100000101011000000000000000000
000000000000000111000011110101100000000000001000000000
000000000000000000000011010000001000000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000101000000000000101000000000000000000000
000000010000000101000000010111100000000000001000000000
000000010000000000000011110000001110000000000000000000
000000010000000001100000000101000000000000001000000000
000000010000000000110000000000001110000000000000000000
000000010000001001100010100011000000000000001000000000
000010110000001001100000000000001101000000000000000000
000000010000000000000010100101000001000000001000000000
000000010000001111000000000000101001000000000000000000

.logic_tile 24 14
000000000000000000000000000000001000000100101100000001
000000000000000000000000000101001100001000010010010000
001000000100000001100000011000001000000100101100000001
100001000000000000000010000101001100001000010011000000
000000000000000001000000000000001000000100101100000001
000000000000000000000000000101001101001000010001000000
000001000100100000000110001111001000010100001100000001
000010000000010001000000000101100000000001010001000000
000000010000001001100000010000001001000100101100000000
000100010000000001000010000101001100001000010001000100
000000010000001000000000001000001001000100101110000000
000000010100100001000000000101001000001000010001000000
000000010000000000000110000000001001000100101100000000
000000010000000000000000000101001001001000010001000100
110000010000100000000000000101101001000101000100000000
000000010000000000000000000000101010000101000001000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000010000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000111000000010000011011110000000000000000
100000000000000000000011000000011011110000000000000100
110000000000000000000010101101011010111111110000000000
010000000000001111000100001101010000010111110000000000
000000000000000000000110010011001010101000000000000000
000000000000000000000111010101011100000100000000000000
000000110000001001100000011101111111111100110100000100
000001010000000101000010001111101001110100110010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000010000000000000000000000000000
000000010100000000000011100000000000000000000000000000
110010110000001000000110101001000000010000100000000000
000001010000000001000000000001101111000000000000000000

.logic_tile 2 15
000000100000000000000111100011000000000000000100000000
000001001000000000000100000000000000000001001000000000
001000000000000111100111011111111000000000000000000000
100000000000000000100010001101110000101000000000000000
110000000000000000000111100001111100010000110000000000
010000000000000000000000000000011100010000110000000000
000000000000001000000110100001101010010100000000000000
000000000000001011000011100000110000010100000000000000
000000010000001001000010010111011010101001000000000000
000010010000010101100111100000101111101001000000000100
000000010000000000000010000111011110000001010000000001
000000010000000000000100000000000000000001010000000000
000010110000100001100010011001011000101000000000000110
000000010010000000000110001101110000101001010000000000
110000010000000001000111100000000000000000000100000100
000000010000000000100100001011000000000010001010100000

.logic_tile 3 15
000000000000000101100010001101111001010111100000000000
000001000000000111000000000101011001001011100000000000
001001000000000101100011111001011011101111010000000000
100000100000000000000111000111011100000111010000000001
110001000011000101100111001001000000101001010010100100
010010000000000000000000000111000000000000000000100010
000000000000000111100011110101000001110110110000000000
000000000000001001100011110111001011101001010000000010
000010010000000111000000000001100000010110100000000000
000000010000000000100010001111000000000000000010100010
000000010000000011100000000000000000000000100100000000
000000010110000000100000000000001100000000001000000101
000000010000100000000010100001000000010110100011000100
000000010000001111000100001111000000000000000000100100
110010111110001111000000001001001010101111010000000010
000000010000001111000000000111011001000111010000000000

.logic_tile 4 15
000000000001101011000011110011000000000000000100000000
000000000100001001100110000000100000000001000000000000
001000000000001001000000001101001001010000000000000100
100000000000001011100000000001111111101001000000000000
000100000000000001100010000000000001000000100100000000
000000000000000000100111100000001000000000000000000000
000000000000001000000000011011001100010000000000100000
000000000000000011000011010001101111101001000000000000
000000010000101000000110110101101001111111100000000000
000010010000000001000111100101111101101001000000000100
000000010000000000000000001001001110110110100000000010
000000011100000000000010000101011001111010100000000000
000000010100000000000011000000001010000100000100000000
000000010000000000000011100000010000000000000000000000
000001010100000000000000010000000000000000100100000000
000010110000000000000011110000001000000000000000000000

.logic_tile 5 15
000000000000001111000110001101111101010100000000000010
000000000110000101100100000001001011010000100000000000
001000001100001111000000000101011111000000010000000000
100000100000000111100000000101101000000010110000100000
110010100100001000000111110011101111000000010110100001
110000000000001001000010100000111101000000010001000011
000000000000000000000110111001111111001101000010000000
000000000000001111000010101101011010000100000000000000
000000010000000101100000010111011101000000010110000000
000000011000000000000010100000111101000000010001000100
000000010000010101100010000001011001001001000000000001
000010110000100000000110000011001010001010000000000000
000000110000000000000111101001001000000100000000000000
000001010000100000000011110111011011101000010000000010
000000010000010011100110100011011001001001000010000000
000000010101100000000000001101101010000101000000000000

.ramb_tile 6 15
000000000000000111000000000101111100001000
000000010000000111000011110000010000000000
001000100001010000000111100001001100000000
100001001100001001000000000000010000000000
010001000000000000000010010001111100000000
110000000001011011000111100000110000000000
000000000001001011000010000111001100000010
000000000110101111100100001101010000000000
000000011010000000000000001111011100000000
000000110000000000000011100011010000010000
000000010000010000000010001101101100000000
000000011010100001000100000111010000000000
000001010000001101100000000001011100000000
000000010000001101100000001001010000010000
010000010101010000000000000101101100000000
010000011010000111000000000101110000000000

.logic_tile 7 15
000000000000000000000011110001101001001100111000000000
000000001010000000000011100000001110110011000010010000
000000000000100011100111010101001001001100111000000000
000000000001010000000111110000101101110011000010000000
000010001010000111100111100111101001001100111000000000
000001000100010000100000000000101010110011000000000001
000010000001010111100000000011101000001100111000100000
000001000000000000000010000000101101110011000000000000
000000011010000000000011000101101000001100111000000000
000000010000000000000000000000101010110011000000100000
000000010100000000000110100001101000001100111000000000
000001011110000000000110000000101001110011000000000010
000000010000000000000011100111001000001100111000000000
000000011110000111000100000000001001110011000000000000
000010010000010001000000000111001001001100111000000000
000001010000100000100010010000101001110011000000100000

.logic_tile 8 15
000000000110000111000110000011001001111110110000000000
000001000001010000000100000011111110111001110001000000
001000001100010000000011100000000000000000000100000000
100000000000000000000111110111000000000010000000000001
000000100001111001100000000001000000000000000100000000
000001000000011111000010110000000000000001000001000000
000001000001000101000000010111001110000001010000000010
000000101000000101000010101111101011000001100000000000
000000010000000111100011100101001010010100000000000000
000000110001000001000000000111101010100000010000000001
000010010100010000000000011011111001010111100000000000
000100010000000000000011011101111111001011100001000000
000000011110100111100011110101111001100000000000000100
000000010000011001100110000000011111100000000000100001
000000010000000101100011100101101110000001010000000010
000000011010100000000111110011001011000010010000000000

.logic_tile 9 15
000000100000000000000010000111011011000011010000000000
000001000000000000000010100000011101000011010000000010
001000000001111111000111100001100001000110000000000000
100000100000000001100011001011001000101111010000000010
110000000000001111100000000101011000010111100000000000
010000000000001111100000000011011111001011100000000000
000010100000101111100111011101101110000110100000000000
000011001101010111100111111001111001001111110010000000
000100010000000000000011111000011001101100000100000010
000000010100001111000011010001011100011100000010000010
000000010000001000000000001101001001100000000000000000
000000010000011011000010010111011010111000000000000000
000010110001001000000111100111001111001110000000000100
000000010000100111000110010000101010001110000000000000
110000010010101000000000001001100000010110100000000000
000010010001010001000000001101101110100000010000100000

.logic_tile 10 15
000000100001010001100010000011111100011100000000000000
000001000000001101000000000000011011011100000000000000
001100001010100001100000011000001110000011010000000000
100010000001010000000011100011011111000011100000000000
110000000000000111100010011111000001101001010110000000
010000000000001001000110011011001110111001110001000100
000000000100000000000010001001011110111111110100000000
000000000000000000000000000001011100111001010001100000
000010010001000001000110111011001010110110110110000000
000001010000000000000011111101101110110110100000000100
000000010000000001000010001101001110000011110000000000
000000010000000000100110010011010000000010100000000000
000000010011011111100111100001001011111111110100000001
000000010110100001000010010001011101110110100001100000
110000011000100101100110110011111001111000100100000100
100000010001000000000011011001111111101000010001000000

.logic_tile 11 15
000000000000010111100000000000011000000100000110100000
000000000000100000000011100000000000000000000000000000
001000000000000001100000001011011011010111100000000000
100000000000000000100000000101001111000111010000000100
010000000000000000000000000001100000000000000100000000
010000001100000000000000000000000000000001000000100000
000000000000001011000010000101111101011110100000000000
000000000000000001100111100001101111011101000000000000
000000011111010000000000000000011010000100000100000010
000000010100001011000000000000010000000000000000000000
000000010000100000000000001000000000000000000100000000
000000010001000111000000000001000000000010000000000010
000000010000000000000000000001100000000000000110000000
000000010100000000000000000000000000000001000000100000
000000010110000000000000000000000001000000100100000000
000000010000000000000011000000001000000000000000100000

.logic_tile 12 15
000000000001000101000000001001011000110000100000000100
000000000000100000100000000111011110100000010000000000
001000000000000111000111100111011111100001010000000100
100000000000000000100000000001001110000001010000000000
000000100001000000000000001001001100110000100000000100
000001000100000000000000000111001110100000010000000000
000000001110001000000000001111001100010111110100100100
000000000000001011000011110101000000101001010000000000
000000010000000011100000000001011111101001000000000010
000010110100000101000000000111011110000110000000000000
000000011010000111000000001111011110100001010000000000
000000010000000101010000000011001000000001010000000010
000001110000000001000000001001011000110000100000000000
000001010000000000000000000111001110100000010000000010
110001010000000101100000001011101110010110100100000000
000010110000000001000010011101000000111101010000000010

.logic_tile 13 15
000000000000000111000000010000000000000000000000000000
000100000000000000000011110000000000000000000000000000
000000000000001000000011101101101111110000100000100000
000010100000001111000011100101101101111000100000000000
000010100000000101000000000101111000100000110000000000
000000000010000000100000000111011010010100110000000100
000001000000101000000011100101111110010000110000000000
000000100001011111000000001011101000000000110001000000
000010010000010101000010100001001101101001000000000000
000001011000100000100000001001001110001001000000000000
000100010000000000000010101001101110110110100000000000
000000010000000000000010101001001101110100010000000000
000000010000000101000000001001001101100000000000000000
000000010000000000000000000111001001101001010000000000
000000010000000001100000001011101111101000000000000000
000000010000000000000000001001101010101101010000000000

.logic_tile 14 15
000010000000000001100111000000000000000000000000000000
000000000000000000100110100000000000000000000000000000
001000000000000111000000000001001111001011100000000000
100000000000000111000000001101111000101011010000100000
010000000001010000000111110001000000000000000100000000
110000000000000000000110000000100000000001000000000000
000000000000000111000000001000011010000011010000000000
000000000000000001000000000111001000000011100000000000
000000010000100000000000000000000000000000000000000000
000000010011000000000000000000000000000000000000000000
000100010000000000000000000000011000000100000100000000
000000010000000000000000000000000000000000000000000000
001000010000000000000110000101100000000000000100000000
000000010110000000000000000000000000000001000000000000
010001010000001000000000000000000000000000000000000000
100010110000000101000000000000000000000000000000000000

.logic_tile 15 15
000000000000000101000111000000000000000000000100000000
000001000000000000000011100011000000000010000000000000
001000000000101011100110001001111010000001000000000000
100000000000011111000100000001001000000011000000000000
110000000100000101000000001101011010001111110000000010
100000000000000101000000000111011111000110100000000000
000000000000010001000111110101011010000001010000000000
000000000000100000000110100000010000000001010000000000
000010010000000101100000000000001100000100000100000000
000000010000000101000000000000000000000000000000000000
000000010000000000000000001111011111101011010000000100
000000010000000000000000000111111001000010000001000000
000000010000001000000110100001011000000100000000000000
000000010100000001000100001001101010001001000000000000
000001010000000001100110000000001010001100000000000000
000010110000001001100000000000001110001100000000000000

.logic_tile 16 15
000000000000000101000010111111101000100010110010000010
000000000000000000000011000011011101010000100010000000
001010100001010111100110000000000001000000100100000000
100000101110000000100000000000001101000000000000000000
010000000000000111000000000001100000010000100000000000
010001000000000000000011000000001110010000100000000000
000010100000100000000000010111001010000001010000000000
000001001111010000000011010000000000000001010000000000
000000010000000000000000000101100000000000000000000000
000000010000000000000010100111100000010110100000000000
000010010000010001000110100011111111101110000010000101
000000010000000001100100000001011001101000000010000000
000000010000000001100000000000011100000001010000000000
000000010000000000100000000111000000000010100000000000
000000010000001000000010100000001110001100000000000000
000000010001010001000000000000001011001100000000000000

.logic_tile 17 15
000000000000000000000011000101001111100000000000000000
000000000000000000000011110111101001000000000000000000
001000000000001000000000011101111100001011000000000000
100000000000000111000011000111111001000110000000000000
010010000000001000000111101101001110100000000000000000
010000000110001111000111101001101011000000000000000000
000000001010000000000011100000011110000100000110000001
000000000000000000000000000000000000000000000011000000
000000010000001101100000011101001100100010110000000000
000000010000000011000010100001001111010110110000100000
000001011110000000000000010000011100000100000110000000
000000110000001001000010000000000000000000000000000000
000000010000001111100110101101001010100000000000000000
000000010000000011000000001001011100000000000000000000
110000010000001011100000000011001111100010010000000001
000000011010001011000011110101111111000110010000000000

.logic_tile 18 15
000000100000000111000110000000001000001000011110000000
000000000000010000000000000101001100000100100000010000
001010000000000000000000011111001000000001011110000000
100001000010000000000010001011000000010100000000000000
000000000000010111000000001000001000001000011100000000
000000100000000000000000001111001101000100100000000001
000000000000001001100110001000001000001000011110000000
000000000000000001000000001011001001000100100000000000
000000010000001000000000010101101000000001011100000000
000000011010000001000010000101000000010100000000000001
000000010000010000000110100101101000000001011110000000
000000010000000000000100000001000000010100000000100000
000000010001010001100000000000001001001000011110000000
000001010000000000000000000101001001000100100010000000
110000011101010000000110100101101000010000010100000100
000010010000000000000100000000101000010000010010000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000110001010000000000000000000000000000
000000011010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000110001000000000000000000000000000000

.logic_tile 20 15
000000000000010000000000000000001000111100001010000000
000000000000100000000000000000000000111100000000010000
001000001000000000000000000111000000010110100000000000
100000000000000000000000000000100000010110100000100010
110000100000000101000000000000001110000011110000000000
100000001100000000100000000000010000000011110000000000
000001000000000000000000001011111110100010000000000000
000000100001010000000000001111001101001000100000000001
000000011010000000000110100000011100000011110000000000
000001010100000000000000000000010000000011110000000000
000001010110001000000111010000001010000100000100100000
000010010000000111000110100000000000000000000000000000
000000010000000101100111110000000001001111000000000000
000000010000000000000110100000001101001111000000000000
000001010000000101100000010111000000010110100000000000
000000010000000000000011100000000000010110100000000000

.logic_tile 21 15
000010100000010000000000000000001000111100001000000000
000000001110000000000000000000000000111100000000010010
001000000000100000000000000000000001000000100100000000
100000000001010000000000000000001100000000000010000110
010000000001010000000011100101100000000000000110000000
110000001010100000000000000000000000000001000000000000
000000000000001000000000000000000000000000100100000000
000000000000000011000010000000001110000000000010100000
000000110001011000000000001000000000000000000110000101
000001010000001011000000000011000000000010000000000000
000000010000100111000000000011000000000000000100000000
000000010001011111000000000000000000000001000011000000
000000010001011000000000000101100000000000000100000000
000001010000100111000000000000100000000001000011000000
110000010000000000000111100111100000000000000110000000
000000010000000000000000000000100000000001000010000000

.logic_tile 22 15
000000000000000111100000010001000000010110100000000000
000000000000100000100011010000000000010110100000000000
001001000000000111100000010101100000010110100000000000
100000000000000000100011100000100000010110100001000000
010000000000000000000110110000000000010110100010000000
010000000000000000000010101101000000101001010000000000
000000000000001000000110111000000000010110100000000000
000000000000000101000011111101000000101001010000000000
000000010001010000000000000000000000000000000100000100
000000010000001111000000001111000000000010000000000000
000000010001000000000000000011000000000000000100000000
000000010000100000000000000000000000000001000000000000
000010110000000000000011101001101011100010000000000000
000001011010000000000000001001011011000100010000000000
110000010000000000000000001000000000010110100010000000
000000010000000000000000000101000000101001010000000000

.logic_tile 23 15
000000000000001111000000000111100000000000001000000000
000000000000000101100000000000001000000000000000010000
000000000000000000000010100101000001000000001000000000
000000000000001101000100000000101111000000000000000000
000000000000000000000110100001000001000000001000000000
000000001110000000000000000000001100000000000000000000
000000000000000111100000000101100001000000001000000000
000000000000000000000000000000001100000000000000000000
000010110000000111000000010111000001000000001000000000
000001010000000000100011100000101000000000000000000000
000000010000001001000000000011000000000000001000000000
000000010000001111100011110000101100000000000000000000
000000010000000000000000000001100001000000001000000000
000000010000000000000011110000101101000000000000000000
000001010000001000000000010000001000111100001000000000
000010110000000111000011100000000000111100000000100000

.logic_tile 24 15
000000000000000000000010101011111011101010000000000000
000000000000000000000010100101001111001010100000000000
000001000000001000000000000001100000010110100000000000
000110100000000011000000000000000000010110100000000000
000000000000001000000000001000000000010110100000000000
000000000000000001000000000101000000101001010001000000
000000000010000101000000001000000000010110100000000000
000000000000000101000000001011000000101001010000000000
000000010000000000000010000000001000000011110010000000
000000011100000000000000000000010000000011110000000000
000000010000000011100010000111000000110000110010000000
000000010000000000100000001011001010000000000000000000
000000010000000001000000000000000000010110100000000000
000000010000000000000000001001000000101001010010000000
000000010000000000000111100000000000001111000000000000
000000010000000000000000000000001101001111000000000000

.dsp0_tile 25 15
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000100000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000011010000000000000000000000000110000110000000000
000000010000100000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000010000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000001000000010100101101110101000000000000000
000000000100001001000000000111110000000000000000000000
001000000000001000000000001011001010101000000000000000
100000000000000011000000001011010000111100000000000000
000011100000001000000011100000000001000110000000000000
000000000110000001000100000001001000001001000000000000
000000000000001001100000000011111010111101110110000000
000000000000000001000010010101101001111111110000000000
000000000010010001100000000000011010100000000000000000
000010000000001111000011101011011100010000000000000000
000000000000000000000111000000001011000000010000000000
000000000000000000000110101111011010000000100000000000
000000000000000001100000010000001100000011100000000000
000000000000000101000010000011001101000011010000000001
000000000000000000000000001000000000100000010000000000
000000000000000000000000001101001110010000100000000000

.logic_tile 2 16
000000000000001011100110011001011110000001000000000000
000001000000000001100010000111111001000110000000000000
001000000000000111000110000001011111010110110101000000
100000000000001111100000001011011000110110111000000001
010000000001000101000010001000011100100000110000000000
110000000110110000100000000001011010010000110000000000
000000000000000111000000001000001110001000000000000000
000000001100000000100010101101011000000100000000000000
000000000000001001100110100111111010101000000000000100
000000000010001011000100000000110000101000000011000000
000000000000100011100111000011001010000110100000000000
000000000000000000100000000111001100000000000000000000
000000000001111000000011100001101110111101010000000000
000000001000010011000000000011100000111111110001000000
110000000001000001100010000101011011111101110010000000
000000000000100000000111100000001100111101110000000000

.logic_tile 3 16
000000001010000001000010000101101100111111000000000000
000001000000000000000110100111001100010111000000000001
001001000000001011100000011000001000101111000100000010
100000100000000111100011101011011000011111000010000101
110010100000011001100110000011001010101111010000000010
110001000000001111100110000111011011000111010000000000
000010100000001000000000000111001010110011110000000010
000000000000000011000000001111001100100011010000000000
000010100000000111000110001011011000110111110000000100
000000000000000101100100001001001110100001010000000000
000000000000010000000111000000000000001001000001000000
000000000000000000000110011011001001000110000000000000
000000000000000001000111101011011111110111110000000010
000000000000000000100111100001001101100001010000000000
110000000000001000000011100000011110000000110001000000
000000000000000011000000000000011010000000110000000010

.logic_tile 4 16
000000000000000000000000001101001100010111100000100000
000000000000000111000000001111111010000111010000000000
001000000000000111000000000000001011001000000100000100
100000000000000000100000001111011111000100000001000000
110000100001011111000011001011111110000010100000000000
110001000010111011000011101101010000010110100000000010
000000000000000000000010011001001110111111100000000010
000000001100000000000110010001001010010110000000000000
000000100010000000000111110011111110000000000110000000
000000000000000111000111001101111101010000000000000100
000000000000001111000010011101001101000000000110000010
000000000000000111000011011011101111100000000000100010
000000100000010111000011110111100000000000000110000000
000000000000100000000011001101101100010000100000000000
000000000000000000000011001011111101111111100000000010
000000000000000011000110001101011110101001000000000000

.logic_tile 5 16
000000000001001101000011100000000000000000100100000000
000000001110101111000011110000001111000000000001000000
001010001100000000000110101111011011010000100000000000
100000000000001111000100001001011110010100000001000000
000001000000000000000000010111001011000000010000000100
000010100100000111000011101001001011000001110001100000
000000000000001111100110000011001001000000100010000100
000000000000000001000010001101011011101000010001000000
000010000010001000000000000001001010000001010010000000
000000100000000001000010001011111001000010010000100000
000000000000000011100000000001011111110111110000000000
000000001110000000110000000001001100100001010000000001
000000000000000111000010000011111011101011110000000100
000000000000000001000000000001001000000111010000000000
000010000000001111000000000101100000000000000100000000
000000000000000101100000000000000000000001000000000000

.ramt_tile 6 16
000000000000100111000000000001001010000000
000000001000010000000010000000010000010000
001000100001001000000011100011001000000001
100001000000001011000100000000110000000000
110000000000000111000011100101101010000001
110001000000000000100010010000110000000000
000000000000000111100000010001101000001000
000000000000000000000011111011010000000000
000000000000000000000010011111001010000000
000010000001000000000011010101010000000000
000000000000000000000011101111101000000000
000000001110000001000000001111010000100000
000000000001010000000011100011101010000100
000000000000001111000100000101110000000000
110010000000010001000000011101001000100000
010010101110100000000011101001110000000000

.logic_tile 7 16
000000001001001000000011100001001001001100111000000000
000000000010000011000000000000101110110011000001010000
000010000000010111100000010111001001001100111000000000
000001000010100000000011110000001000110011000000000000
000000001110001000000000000011101001001100111000000000
000000000000001111000000000000001010110011000001000000
000011100001010111000010000011001001001100111000000100
000011000010010000100011100000101101110011000000000000
000000000000000111100000010101101001001100111000000000
000000001000000000000011010000101011110011000000000000
000000000001000111100111000111001000001100111000000000
000000101010100000100100000000101010110011000000000010
000000001011000001000011100111101001001100111000000010
000000000000000000000100000000001001110011000000000000
000010000001000001000000000001001000001100111000000000
000000001000001111000000000000001100110011000000000100

.logic_tile 8 16
000001000000100111100011110001101100111101010001000001
000000000001000000100111010000110000111101010000000000
001001000000001011100111000011101100010100000000000010
100000000000000101100111101101111010010000100000000000
000000100000001101100000010000011010000100000101000000
000010100000001011000010000000010000000000000010000100
000010101010010011100000001001101110010111100000000000
000010101100000000100010100001011111000111010010000000
000000001110001000000111110111101010000000100000000010
000000000000001101000111101001111110010100100000000000
000000000000110000000000000001111100000001010000000100
000000000001110000000011110111111011000010010000000000
000000000000000111000111111001001100000110100000000010
000000000000000111000111000101111010001111110000000000
110010100001010101000000000011101100010000000000000010
110000001110100000000011110001101011010110000000000000

.logic_tile 9 16
000100000001010001100110000011001100101000010100100000
000000000110100111000011011001011100111000100010000001
001000101010100001100000001001011101010111100000000000
100001100001010000000011001011101010001011100000000000
010000000000000000000011000000001011110011110100100000
110000000000000000000010110000011001110011111001000001
000000000010001000000010001001001000010111100000000000
000000000000000001000100000001011100001011100000000000
000000001000001111000111100001001100110110100110000000
000010000000000001100000000000001111110110100000100101
000010100000000011100111100001100000111111110110000000
000001000100001001100000001001100000101001010001000100
000001000110000000000011101000000001000110000000100000
000110000010000000000100000111001011001001000000000000
110001001110010011000110000111101001101000010110000000
000000000010110000100000000011111100111000100000100001

.logic_tile 10 16
000100000001110000000111100000001100000001010010100000
000000000000100111000010001001000000000010100001000000
001000000000000000000000000001011010111111100100000000
100010000000000000000000001001101100101001010001000100
110000000010001000000010010000000000001100110000000000
110001001010000001000110011011001000110011000000000000
000001000010100001000110000101011010111011110110000000
000010000000000000100000001101111010110011110000100000
000000000011011001000010101011101111110110110100000000
000000000000010001100011110101011100110110100000000101
000000000000000101100010000101011110111110100100000010
000000000000100001000100000111110000101001010001000000
000000000010001111100011100011011100111011110100000010
000001001010000101000010011101111100110011110001000000
110010100000000001000010011111011110010110100000000000
100000000000010000100111011111000000101000000000000000

.logic_tile 11 16
000000000000001001000011111011000000000110000000000000
000000000000101111100010101001001000101001010000000000
001000000000001000000000010000000000000000000000000000
100000000000000001000010000000000000000000000000000000
000000000010001000000110111000001010101000000010100000
000000000000000011000111100101010000010100000000000011
000001000000100101100010001011101111010111100010000000
000010100000000000100110111101111100000111010000000000
000000000000001011100011000011001000010111100000000000
000000001010011011100011101001111110000111010000000000
000000000000100011000011010101111110000111010000000000
000000000001010000000011010011101000010111100000000000
000000001001000111100011100000011100110000010000000000
000000000000000000000100001011011100110000100000000000
110000000000100011000000001001101010011111110100000000
000000000001010000000011111111011010011111100000000001

.logic_tile 12 16
000010100000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000011101100000010000000000000
000000000000000000000000000111011111000000000000000010
000000000000000000000000010000000000000000000000000000
000000000110000000000010100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000010000001010000000000010000000000000000000000000000
000001000100000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010100000000000000000010101011011110100010000000000
000000000100001001000011110000111111110100010010000000
000001000000000000000110100000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000100000111000010101101001101111001000000000000
000000000000000000100100000101101001101001000000000000
001000000000000101000000000101001111011110100000000000
100000000000000000100011111001001111101110000000000000
000000000001000111100000000000000000000000000000000000
000010001010101101100010110000000000000000000000000000
000001000000000111100000001011011010100000010000000000
000010100000000000000011111101101100101001110001000000
000000000000000101100000001001101101111001000000000000
000010101000000000000010100101001001101001000000000000
000000000000000000000010100101111001100000110010000000
000000000000000000000010000011011101010100110000000000
000000000000110101000010100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
110000000000000000000000000011101110011111110100000100
000000000000000000000010000001111010010110100000000000

.logic_tile 14 16
000000000000110111100010010001111010101000000001000000
000000001110100000100110011001000000111100000000000000
000011100000001001000111110001100001101001010010000000
000011100000001011100111111001001100000110000000000000
000000000000000101000000001101011011001100000000000001
000000001100000000000011110011111101101100000000000000
000010100000100000000000011011001110001111110000000000
000000001111001101000011100111011000001001010000000000
000000000000101101000000001111011110011111010000000000
000000000000000111000000000111111110011111100000000000
000000000000001101000000001000001010110000010000000000
000000000000000001000010100001001100110000100000000001
000010000000100001000010101001111110001011100000000000
000000000000010000000110101001101111101011010000000000
000000000000000101100000001111101110001111110000000000
000000001100001111000011000111011111001001010000000000

.logic_tile 15 16
000000000000001101000010110000000000000000000100000000
000010100000000001000011001011000000000010000000000000
001000000000010111100011101001011100010101110000000000
100000000000101101100110101101001000010110110010000000
010000000000000001000011111001100001010110100000000000
110000000000000000000010001111001000100000010000000000
000000100000011000000010110101011101010100100000000000
000001000000000011000110011111011010000000000000000000
000000100000010000000010001000001011111000000000000001
000000000000100101000010001101011110110100000000000000
000000100000001000000010000011011000011101100000000100
000000100000000011000010001001011110011110100000000000
000001000000001000000000000001101100010100000000000000
000000100000001101000010000000110000010100000000000000
010000000000000011100110000000001001001100000000000000
100000000110000000000000000000011101001100000000000000

.logic_tile 16 16
000010000000001011100111010000011010000100000100000000
000000000000001111100111000000010000000000000000000000
001000000000001000000010000101111110101011010000000000
100000000110001111010111110011001011000001000001000110
010000100000001001100010101000011001101000010000000000
010000001000000111100010101011011011010100100000100000
000000001100000101000111100000000000001001000000000000
000000000000000000100011101001001010000110000000000000
000010000000000001000000000011001000000010000000000000
000000000000000000000011100001011010010110000000000000
000000000000100101100010011011111001000000100000000000
000000000101010001100010101011001100000001010000000000
000000000000000000000010000011001001010010100000000000
000000000000000000000000001111011001010000000000000000
000000000000010011000000000101001100101110000010000100
000000000000000000000000000011111000010100000000000000

.logic_tile 17 16
000010000001010000000111001011001011000010000000000000
000000000000000101000110110011011000101001010000000000
001000000000000111100000001001011001010010100000000010
100000000110001111000000001111001011100000010000000000
110000001110001000000000000000001010000100000100000000
110000000000011111000010100000000000000000000000000000
000000001100001111000000010111000000101111010000000000
000000000000000001000011001001001101001111000011000000
000000000000000011100111000011100000001001000000000000
000000000000000000000100000000001001001001000000000000
000000000000010001100000000000000001000000100100000000
000000000000000001100000000000001000000000000000000100
000000000000000001000111001111111010000011110000000000
000000000000000000100000000111000000000001010000000000
010010001100000111100000000000011010000100000100000000
100000000000001101100010000000000000000000000000000000

.logic_tile 18 16
000010100000001000000000000111000000000000000100000000
000000000000000111000000000000100000000001000001000000
001000000000000000000000001000000000000000000100000000
100000000100000000000000001101000000000010000001000000
110010000000000000000000000000011100000100000100000000
100001000000001111000000000000000000000000000001000000
000000000000001001000000011000000000000000000100000000
000000000000000111000011100101000000000010000000000001
000000000000000000000000000000000001000000100100000000
000000001000000000000000000000001010000000000001000000
000000000000000111000000000000000000000000100100000000
000000000000000000000000000000001110000000000001000000
000000100000010000000000010000000000000000000110000000
000000000000100011000010110001000000000010000000000000
000010100000000000000000000000000000000000100110000000
000000000000000000000000000000001010000000000000000000

.ramt_tile 19 16
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000001010000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000001000000000000000000001110000100000100000000
000000000000100000000000000000010000000000000001000000
001001000000000000000000000101000000000000000100000000
100010100000000000000000000000000000000001000000000000
010000000000000011100111000000000000000000100100000000
110000000000000000100000000000001100000000000001000000
000000000000101011100000000101100000000000000100000000
000000000001001011000000000000000000000001000001000000
000000000000000000000000000000011010000100000110000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010011101110110110100000000101
000000000000000000000011010000101110110110100001100000
000000000001011011100000000111100001101111010010000000
000000000000001111000010000111001101001111000000000101
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000000101000000010110100000100000
100000000000000000000000000000100000010110100000000000
110000000000000000000110000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000111000000001011000000000010000000100010
000010000000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000010000000000001000000100100000001
000000000000000000000000000000001010000000000011000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000100000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000111100101011001010011100000000000
110000001100001101000000000000001000010011100010000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000001110010000000000000000000000000000000000000000
110000000000000000000000000011100000000000000100000000
000000000000000000000010000000100000000001000000000000

.logic_tile 23 16
000000000000001000000010101000000000000000000100100000
000000000000000111000100001101000000000010000000000010
001000000000000101100110101001111100010110100000000000
100000000000001101000000001001000000010101010000000000
110000000000000001100010000111101100110000100000000000
110000000000000001000000001011111011010000000000000100
000000000001010000000011100001000000000000000100100001
000000000000000001000100000000000000000001000000000110
000000000110000000000110100101000000010110100000000000
000000000001000000000010010000000000010110100000000000
000000000000000000000000000011001010011101000000000000
000000000000000001000000000000101110011101000000000000
000000000000001000000011101001011000000010100000000000
000000000000000101000100000011100000010111110000000000
110000000000000000000000011000000000010110100000000000
000000000000000000000010000101000000101001010000000000

.logic_tile 24 16
000000000000100000000000000000000000000000000100000000
000000000000000000000011111111000000000010000000000000
001000000000000000000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010010100000000000000000010011000000000000000100000000
010000000000000000000010000000100000000001000000000000
000000000000000000000011101000000000000000000100000000
000000000000000000000100001001000000000010000000000000
000000000100000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100001010000100000000100
000000000000000000000000001101101110111001110000000000
000000000000010000000111000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000001000000000000000000001001101100010000000000000000
000000000000000000000000001101101111110000000000000000
001000000000010101000010101111111010100000010000000000
100000000000100000000100001001001111100001010000000000
110000000000000101000000000011111000000001010000000000
000000000110000101100000000000000000000001010000000000
000000000000000111000010101101101010000010000000000000
000000000000000000000000000001101010000000000000000000
000000000000010001100000000000011110000100000100000000
000000000000000000000000000000000000000000000000000010
000000000000000001100000000101000000010110100000000000
000000001100000000000000000101000000000000000000000000
000000000000000101000110110101000000000110000000000000
000000000000000000000010100000001110000110000000000000
110000000000000101100000000000011011000011000000000000
000000000000001001000000000000011000000011000000000000

.logic_tile 2 17
000101000000001101000010101111000001001001000000000000
000000101000000001100110101011001100000000000000000000
001000000000000101000110011001111011101001010110100011
100000000000000101100110000101011111011110100011000100
000000000000010000000010011001001111000001010000000000
000001000000000000000010100011111101000011100000000100
000000000000001000000010110111101000100001010000000000
000000000000000001000110100111111011000011100000000000
000000000010000000000111000101101101100000000000000000
000001000000100000000100001101111001010100000000000000
000000000001010000000000011111101001001111100000000000
000000000000100101000010011001111000001001010000000000
000000000000000000000000011000001110101000000000000000
000000000001000001000010010011010000010100000000000000
000000000000100000000110010001000000000110000000000000
000000000001010000000011000000001000000110000000000000

.logic_tile 3 17
000000000000000011100010000011011101101110100000000000
000000000000000000000011111101101111011110100000000100
000000000000000011100000011011101011101110000000000000
000000000000001111000011100011111101011111100000100000
000000000000000000000010011101111100110110100000000010
000000000000000000000111101001101011110101010000000000
000000000000000011000000011011101000100010110000000010
000000000000000000000011010011011001010111110000000000
000000100001010000000110111001011100111111000000000000
000001000010000000000010100111101101101011000010000000
000000000000011001000110111111001011110110100010000000
000000000000101101100011010001011100110110010000000000
000000000000000101100000000011101011101011110000000100
000001001000100000000000001101011010001011100000000000
000000000001010111000110100001101011110110100000000100
000000000000000000000100000001011100110110010000000000

.logic_tile 4 17
000000000000000000000111100101111110000000010000000000
000000001010001001000011100001001100000001110001100000
000000100001000000000000011001011010000000010000000100
000001000000100000000010111101001110000010110000000000
000000000000000111000111100111101000010000000010000000
000000001010001111000100001101011001010110000000000000
000000100001010001000011110001001101001000000010000000
000000100000001111000011100011011110001110000000000010
000000000000000111100111001011011101101111010000000000
000010001000000111000011100011101001001011100000000100
000000000011010101100111000011111111101011110000000001
000000000000001001100000001011011101001011100000000000
000000000110000000000000010011001111110011110000000100
000000001100010001000010100101111100100011010000000000
000000000001001000000111100101101001001001000010000001
000000000000100111000100000101111110001010000000000000

.logic_tile 5 17
000001000000000011100110100111111010010111100000000100
000000000000101111000100000001101011000111010000000000
000000001010000111000110101111011110010000100000000100
000000000000001001100100000001101111101000000001000000
000000000000000101000111100001101100000100000000000100
000000000100100000100100000101011111010100100001000000
000000000000001011100000010111011001001101000000000100
000000000000000111100011011001101000000100000001000000
000000101001001001000010101011011110110110100000000000
000000000001110011000000001011001100111010100000000001
000000000000001000000000001101101110000000100010000010
000000001000001011000010000001011110101000010000000000
000000000000000111000111010001111000000100000010000000
000000000000000101100110100111011111010100100000100000
000000000101011001000000010011011101101110100000000010
000000000000101011000011110001001011101101010000000000

.ramb_tile 6 17
000000000100100000000000010111001100010000
000000010001010000000011000000000000000000
001000000000000000000110110101001110000000
100000000000000000000111110000000000000000
110001000000001001000110100111101100000000
110010000000010111100110000000000000000000
000000100000000011000000011011101110100000
000001000000000000100011101001000000000000
000000001000000101000000000011101100000000
000000000000000000000000001101000000010000
000000100000000011100000000101101110000000
000001000000000001000000000101000000000000
000000000000000101000011101101001100000000
000000000000001001000100001001100000010000
110001000000011111000000001001001110000000
110000100000001101100000001101100000000000

.logic_tile 7 17
000010000000000001000111100111101000001100111000000100
000000000010000000100100000000101010110011000000010000
000000001110011111100000010001101000001100111000000000
000000000000101111000011110000101001110011000000000100
000000100011000001000000010111001000001100111000000000
000000000010000000000011010000101111110011000001000000
000000000000000111000010000101101000001100111000000100
000000000000000000100000000000001000110011000000000000
000000000000000000000011100011101001001100111000000000
000001000000000000000010000000001000110011000000000010
000001000000000011100111000101101000001100111000000000
000000100000000000000000000000101011110011000001000000
000010100000000000000111000011001000001100111000000000
000010000000000000000010000000101101110011000000000100
000000000000000000000000001000001001001100110000000010
000000000000000000000011110001001101110011000000000000

.logic_tile 8 17
000010100001010001100000000111000000000000000101000000
000001000000000000010010110000000000000001000000000000
001000000000000001000110000000011010000100000100000000
100000001110000000100010110000010000000000000000000001
000000100001001000000000000000011100000100000100000000
000001000010000001000010100000000000000000000001000000
000000000000000011100010001011111000010000100001100000
000000100001000000000000000001011100010100000000000000
000000000000001111000000000000011001000000100000000000
000010100000000101100011111001011010000000010001000011
000000000001011101100000000111101100000100000000000100
000100000000100001100000000101011011010100100000000000
000000000000001000000000001001001011001001000000000010
000000000000001101000000001111011110001010000000000000
000000000000000111000010000000001100000100000101000000
000000000000000000100100000000000000000000000000000000

.logic_tile 9 17
000000000000011101000010101011100000010000100000000000
000000000100001001100110111101001111010110100010000010
001000000000100000000011101001001110101111010110000000
100000000000011101010111110101001000111111010000000001
110000001011011111000111101101011100010111100000000000
010000000000011001100110100111111011001011100000000000
000001000100001101000110100001011001111111110110000000
000010000110001111100010111111011010111001010000000100
000000000000100111100000011011011010110000000110000000
000000000000000000000011111111001010110110100000000001
000001000000001101000111110001011001111111110000000000
000100000000000011000111001001101011111110110000000000
000000000110000111000011111101011011101111010100000100
000000001110000000100111010011001101111111010001000000
110000000000100001000011101001011011101011110110000001
100000000001000000100100000101001001111011110000000000

.logic_tile 10 17
000000000001000000000000011011101010110111110000000000
000010000000100000000010001001001011111111110000100000
001010000000000101000000010011000000000000000100000000
100010000000000000100010000000100000000001000000000000
000010100000000000000110000000000001000000100110000000
000000101010001101000011000000001100000000000000000000
000000000000000000000110000111111101100100010000000000
000000000000000000000000001101011000100111010000000000
000000000000011001100000011011000000000110000010000000
000000000000010101000010101101001001000000000000000000
000001000000101001100110001011101100110011000000000000
000000000000010101000110101011011110000000000000000000
000001100000001000000000000111100000111111110000000000
000001000110001001000000000011000000000000000000000000
000000001100101001100000000000001100000100000100000000
000000000000001001100000000000000000000000000000000000

.logic_tile 11 17
000010100000000101100111100101101010111101010010000000
000000001010011101000111110001111100110101010000000000
001000001000100111100011100000001111001110000000000000
100000000000000000100000001001001110001101000000000000
010010100000000101000000000111011101000011010001000000
010001001100000000100010110101001011000011110000000010
000001000000100111000010100011111011101110000100000100
000010100000000000100110110000001001101110000000000000
000000100000001111100000000101101101111101010000100000
000001000100000101000010101011101110011101000000000010
000000001110001001100000001000000000000110000000000000
000000000001011011000000001101001000001001000000000000
000000000001100101000000001001100000101001010100000000
000000000000100101000000001111000000111111110000100000
000000001000100101000110100000011111111100110110000000
000000000001010101000010100000011111111100110000000010

.logic_tile 12 17
000000000000000000000010110101111110000100000000000000
000000001000000001000111100001011010101001010000000000
001000000000000000000010101101100000101001010100100000
100000000001000111000100001001100000111111110010000000
010000100100001101000000001101100001101111010100000001
010001000110001111100010010111101101001001000001000000
000001000000100000000110000001111110110010100100000000
000010100001011101000011110000001010110010100000100000
000001000000000000000000000000001001111100110100000100
000000000100000000000000000000011011111100110000100000
000000000000000000000000000101100000101001010100000000
000000000000000000000011101101100000111111110001100000
000000001111010000000000001101011110101011110100000000
000000000000000000000000000111000000000001010010000100
000001000000000011100000000000011110110000000000000000
000010100000000001100011110000001010110000000000000000

.logic_tile 13 17
000000000000000000000000000101111000101001110000000000
000000000000100000000000001111111110101011110000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001000010000000110001011011001010010100000000000
000000001110001111000000001001111011110011110000000000
000000000000000111100010011000000000100000010000000000
000000000000000000000111100011001111010000100000000000
000100000000010000000110000000000000000000000000000000
000010001010100000010000000000000000000000000000000000
000000000000000011100000000101011011010110000000000000
000000000000000000000000000101101001111111000000000000
000010100001010111100011100000000000000000000000000000
000000000000100000000110000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 14 17
000010000000001111000111000001000000010000100000000000
000001001000000001100100000000001010010000100000000000
000000000000000001100000010101101101011101100000000000
000000000000000000000010000101101100011110100000000000
000010000000011001000110110101001100010110110000000000
000001000000101011000011111101101101100010110000000000
000010100000000001000011100101111001001111110000000000
000001000000000111110100000001011111000110100000000000
000010100000001101000000001000011000001110000000000000
000000000000000101000010101111001000001101000000000000
000001000000000001000111000111101111011111000000000000
000000100000000000000100001001001111111111010000000000
000010000000000001100111101011111010101000000000000000
000001000110000000000000000111101111001001000000000000
000000000000010011000111011101001110010110000000000000
000000000000000000000111100101111011111111000000000000

.logic_tile 15 17
000010000000000001100010101001100000000000000000000000
000000000000010111100011110111100000010110100000000000
000001000001011001100111100000011101001011000000000000
000000100000000111100010101011001101000111000000000000
000000000001011101000110000000011011111100010010000000
000000001010100111100110110011001010111100100001000000
000001000001111011100000010001111010001101010000000010
000010100001011001100010011001101110001111110001000000
000000000000000000000111000101001010011111010000000000
000001000000010001000110110101101001101111010000000000
000010000000000001000110110011111011111000110010000000
000001000100001111000010100000101011111000110000000100
000000000000000000000000000001011111110100010000000000
000000000000001001000000000001011000110110100000000000
000001001110000011000000001011001011011101100000000100
000010100000000000000010100001111100011110100000000000

.logic_tile 16 17
000000100001001000000000000000000000000000100100000000
000001000100000111000000000000001100000000000000000000
001001000000001111000111100001111101001010000000000000
100000100000000111000000000101011000001001000000000000
010000000000001000000111100011100000000000000100000000
110000001100101001000100000000100000000001000000100000
000000000000000111100010100001000001010000100000000000
000000000000000000100000000000001111010000100000000000
000000000001000000000011011111011001001011110000000000
000000000000101111000010100101111110101111110000000000
000000000000000000000011010000000000000000100100000000
000000000000000000010011000000001101000000000000000000
000000000000000000000000010111000000000000000100000000
000000000100001001000011010000000000000001000000000000
010000000000100001000000010101101100000001010000000000
100000000001000000000011000000110000000001010000000000

.logic_tile 17 17
000000000000000111000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001001000000000000000011100000000000000000000000000000
100000100000000000000000000000000000000000000000000000
010000000001010011100010001011001110010111110010000000
110000000000001001100011110111101101010011110001100000
000000000000000001000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000100
000000000001000000000111000000011000000100000100000000
000000001010000000000111110000010000000000000000000000
000000101100000000000000000000000000000000100100000000
000001000000000000000000000000001010000000000000000000
000001000001011000000000000101000000000000000100000000
000010000000000111000000000000100000000001000000000000
000000000000000001000000000101101010110000010010000101
000000000110000000100000000000001000110000010000100100

.logic_tile 18 17
000000000000100000000000000000001010000100000100000000
000000000000000000000000000000000000000000000001000000
001001000000001000000000001000000000000000000100000000
100010100001010111000000001101000000000010000000000100
110000000000001000000000000011000000000000000100000000
100000000000001111000000000000000000000001000001000000
000000000000000000000000010000011000000100000100000000
000000000000000000000010100000000000000000000010000000
000000000000010111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000101000000000000000000000000000000100000000
000000000000001011000011100101000000000010000000100000
001000000010000000000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000011100000000001100000000000000100000000
010000000000000000000000000000100000000001000001000000
000000000000100011100000000000000000000000000000000000
000000000001010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000001

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000010100000110111100000000001000000000000000100000000
000000000000100111100000000000000000000001000000000000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
110000000000000000000011100000000000000000000100000000
010000000000000000000000001101000000000010000000000000
000000000000001001100011100001100000000000000100000000
000000000000000001100000000000000000000001000000000000
000000000000000000000111110111001101010000100000000000
000000000010000000000011010001111011010000010000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000011100000001111111011111000100000000000
000000000000000000000000000101001101111110100000000000

.logic_tile 23 17
000000000000001000000110100111100000000000000100000000
000000000000000001000000000000000000000001000000000000
001000000000000101000000000011011110010101010000000000
100000000010000000100000001111110000010110100000000001
110000000000000001000111100000001010001011100000000000
110000000000000000000010110101011000000111010000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010101011000000000010000000000000
000000000000000000000110000111101011101000010000000000
000000000000000000000010001001101111000000010000000000
000000000000010111100011110011111001001101000000000000
000000000001100000000110000101101111001000000000000000
110000000000000000000010000111000000000000000100000000
000000000000000001000010100000000000000001000000000000

.logic_tile 24 17
000000000000010000000110000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
001000000000000111000011101101000000010110100000000000
100000000000000000000100001101101001001001000000000000
110000000000000000000011101000000000000000000100000000
110000000000000000000000001011000000000010000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010101001000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000010000000000000000001000000000100
000000000000000000000011100000011000000100000100000000
000000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000110000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000100000000001100110000001001001101001010000000000
000001000000010101000010010101011011000110100000000000
000000000000000101000010110001101110000001010000000000
000000000000000000100010010000110000000001010000000000
000000000000000001100010100011111000101100000000000000
000000000000000000100000000111001011111100000000000000
000000000000000101000010101011101101001001000000000000
000000000000000000000010101101111100010110000000000000
000001000001011101100010001001100001100000010000000100
000000001000000101000010010111101010000000000000000101
000000000000000101100000011000000000000110000000000000
000000000000000000000011010011001100001001000000000000
000000000000001101100110110111000000010000100000000000
000000000000001111000010000011101000110000110000000000
000000000000000001100000000101001000000000000000000000
000000000000000000000000001011011110000000010000100000

.logic_tile 2 18
000010100001000000000010101011001110101111110000000000
000000000000000000000111001011111010111111110000000000
001000000000000001100010101001011101000000000000000000
100000001100000000000010101111101101000001000000000000
000000100000000011100000010001011010101000000000000000
000001000000000111100010000000100000101000000000000000
000000000000101111000000001001000001101001010000100000
000000000001000011000000001011101111100000010000000000
000000000001010000000111110001111000101111010000000000
000000000000000000000110011111011101001111100000000000
000000000000001000000011111101111001101000000000000000
000000000000000101000011001011011111100000000000000000
000000000000000000000111100101001010101000000100000000
000000001010000000000010100000010000101000000000000000
110010100000000000000110010000011110000000100000000000
000000000000000000000111101011011111000000010000000000

.logic_tile 3 18
000000000000000000000000010011011000000010100000000000
000000000000000000000011011001001100000011100000000010
000000000001010101000000000111111110000010000010100000
000000000000000111100000000011011111000000000010000110
000000000000000011100000000000000000000000000000000000
000000000000101001000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000101110001111000000000000000000000000000000000000
000001000001001001100000000111100001100000010000000000
000000000000001111100000000101101010000000000000000000
000001000001010101100000001111001010100110110000000000
000010000100100000000000000011001010101001110010000000
000000000000000001000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000100000000011100011100001101111101110000000000000
000001000000000000100011110101001010011111100000100000

.logic_tile 4 18
000000000000000111000010111011100000101001010000000000
000000000000000000000111110001100000000000000000100000
001000001000001111100110001000000001100000010000100000
100000000000000001000010111011001001010000100000000000
010000000100000111000111100001001110111111000000000010
110000000000000000100100001011001100101011000000000000
000000000001010000000011100001011011111110110110000000
000000000001010000000111111001111110111001110001000000
000000000000101011100000000001101101000010000000000000
000000001110000101000010001111001111000000000000000000
000000000000001000000010001001101011000000100000000000
000000000000000101000011101111101011101000010001000000
000000000100001000000011101001001111111111000000000000
000000000010000011000100001011001100101011000000000001
110000000000001000000011000111011111000000000000000000
100000000001000011000110010011111000000001000000000000

.logic_tile 5 18
000000000010000101000010100101111111000001010000000000
000001000001010000100100000111111000000010010000100000
001000000000001001100110000000000000000000000100000000
100000000000000111100111111101000000000010000000000100
000001000001010001100000011101111001001101000000100000
000010100000101101100011001001001101000100000000000000
000000000000001011100000010101111111101011110000000000
000001000000000111100011100011001110000111010000000100
000010100000000011100000010111101001010000000000000000
000000000110000000000010000101111000010110000000100000
000000000000001000000000001011111000010000000000000001
000000000000000101000011101111001010100001010000000010
000000001010000101100000001001011001001101000010000000
000010000000000000000010000001011101001000000001100100
000000000000101001100000000011011010111111100000000000
000000000000011101000011100011101111010110000001000000

.ramt_tile 6 18
000000000010010000000000000111101100000000
000000001110000000000011110000000000000000
001010100110000011100111010011101110000000
100001000000000000100111100000100000000000
110000000001011000000000000001101100001000
010000000010001111000010010000100000000000
000011000000010111000010000001101110000000
000011001110100000000100001011100000000000
000010000000000101100010000001101100000000
000000001000100000000111111001000000000000
000000000000000000000000010101101110000001
000000001100000000000011010101100000000000
000000000000001101100000001111001100000100
000001000000000011000000001111000000000000
110000000000001001000111000101101110000000
110000001110101111100000001101000000010000

.logic_tile 7 18
000000000000000011100111011000000000000000000100000000
000000000000000000110110010001000000000010000001000000
001000000000001111000000000000000000001111000010100000
100000100000000011100000000000001100001111000010000000
000000000001010001000000000001111110010100000000000010
000000000000110000000000001011001110010000100000000000
000000000001010001000000000000011010000100000100000000
000010100001010000100000000000000000000000000001000100
000000000001010001000000000001000000000000000110000000
000000000000100000100010010000000000000001000000000000
000000001001010011100000000000000001000000100100000100
000000000000100000000000000000001100000000000000000000
000000000000000011100000000001011000000001010000000010
000000000000000000000000001001101101000001100000000000
000001000000001000000000000000001010000100000110000000
000000001010100011000000000000000000000000000000000001

.logic_tile 8 18
000000000001010000000000000000001100000100000100000000
000000000000100000000000000000010000000000000011000000
001000001010000000000000000000001010000100000100000000
100000000000010000000000000000010000000000000010000000
000000100000000000000010000000011100000100000100000000
000001001110100000000000000000010000000000000010000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000101100010000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000010101010000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000001010000000000000000001100000100000100000000
000000001110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000

.logic_tile 9 18
000001000000001001000011110000000000000000000110000000
000010001010001011100111000001000000000010000000100100
001010100000001111000000001001100000000110000000000000
100000000000000111000000000001001000101001010000000000
000000000000000000000000001011111110110011000000000000
000000000000000000000010110011011110000000000000000000
000000000000000001000000000111100000011001100000000000
000000000000010000000000000000101011011001100000000000
000100100000000001000000010011101100010101010000000000
000101000000000000000010100000100000010101010000000000
000100100000000001000010111000011001001110000000000000
000100000000000101000010100111001000001101000000000000
000000001010000001000000000000001110010101010000000000
000000001100000101000000001001000000101010100000000000
010000000000000000000010000011011100010110000000000100
110000000000000011000010100000111001010110000001000000

.logic_tile 10 18
000000000000000001100111110001111011011001100000000000
000000000000000011100111111011011010100111000000000000
001000000000011111100000010001011100000010100000000000
100000101010011111100011010000010000000010100000000000
010000000110000111100000010111111110000010100000000000
010001000100000000000011100000010000000010100000000000
000000000010000011100000010011011100110010100100000001
000010000000010000100010000000011011110010100000000000
000000100000000101000011110000001101110000010000000000
000001001000001001000110000111011000110000100000100000
000000000000001000000000000011101010101000010000000000
000010000000000101000010100011001000101000000000000000
000000000000000001000010000001001100000111000000000000
000000000000010000100000000000001111000111000000000000
000001001010000000000011110111111000000011110000000000
000000100000001111000110101001110000000001010000000010

.logic_tile 11 18
000010000001001000000000001011101101100001010000000000
000000000000001111000000000011101110100000010000000000
001001000000000000000011010011111110110000000000000000
100010100000001111000010000011001101110000010000000000
010010100001010000000010001111011111101001110000000000
110000000100000000000000001111111001100110110000000000
000000000000000111000000001101100001110110110100000100
000000000000000000100010111101001100010000100000000010
000000000001000101000010111111011010000000000000000000
000000000110100000000011101001111000010100100000000000
000000001100000011100010111000011000001011100100000110
000000000000000101100011001101001110000111010000000000
000010100010000000000111100000011001001000000010000100
000000000110000001000010101011011101000100000011100101
000001000000001101000110010001101111001001000000000000
000010000000000101000110101111111110000001000000000000

.logic_tile 12 18
000100000000000000000110001111101100000000110000000000
000000000000000000000010111111001101010000110000000000
000100001101000111000010001111101110010110000000000000
000000000000001101000100000001111111000000000000000000
000010100000000000000000001001101111000001010000000000
000001000100000000000000000101101000000000010000000000
000001000000001101000111000011100001000110000000000000
000000100000001011100100000000101111000110000000000000
000010000000000101100110111000011010000001010000000000
000000000000100000000011000011000000000010100000000000
000001001110001101000000000001000000001111000000000000
000000100000001011000010111001101101001001000000000000
000010000000000000000010101000000001000110000000000000
000000000100000101000010011011001011001001000000000000
000000000000100000000010001011100000010110100000000000
000000000000000101000110100011100000000000000001000000

.logic_tile 13 18
000010000000010000000010101111011100000010110000000000
000001000000000000000100000001101010000000100000000000
000000000000001111000000000111000001000110000000000000
000000001010001111000000001001001000010110100000000000
000000000000000001100011100000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000001000000001101000000000111011110001000000000000000
000000101110001011100000000000111010001000000000000000
000000000110001000000000000111000001100110010000000000
000000000000010111000000000101101000010110100000000000
000001001000000011100010101101101100101010100000000000
000010100001000000000000000101000000101001010000100000
000000000001000001000010010111111100111101010010000100
000000000000000000100111101101010000101000000000000100
000001000000001000000011101000000001100000010000000000
000000100000000001000000000011001101010000100000000000

.logic_tile 14 18
000000000000000001100010010000011101101000010000000000
000010101100000001000110010011001010010100100000000010
001001000000001000000000000101101100010011100000000000
100010100001011011000000000000111010010011100000000000
110000000001010000000000010011000000000000000100000000
110000000100101001000011000000000000000001000000000000
000000000000100001000010010001001001000001010000000000
000000100001010001000011001001011011000110000000000000
000010001010001011100000001001000001100000010000100000
000000000000000101000011010001001100111001110011000000
000000001100000001100000001000011110000111010000000000
000000000000000101000000000101011011001011100000000000
000000100010000000000010000101101010010110100000000000
000000000000000000000100001001100000101010100000000000
010001001000000000000110000000000001000000100100000000
100010100000000011000000000000001110000000000000000000

.logic_tile 15 18
000000000000000001100110000011111000000010100000000000
000000000000001101100100000101100000010110100000000000
000000000000001111100010100001011000111000110000100000
000000000000000011000100000000001000111000110001000000
000001000000010101000011101101101001011101100000000000
000000000000000000100100001111011000011110100000000000
000000000000001000000111011011101011011111110000000000
000000000100001111000011110111011111101001110000100000
000000000000000000000000001001111000000011110000000000
000000000000000101000000001011010000000010100000100000
000000000000100001000110011111011001000011010000000000
000000100001000101000010001101101100000010000000000000
000000100000000000000010001111111110001011110000000000
000001000000000000000011110111101100011111110000000000
000001000000000101100110110000011010001100000000000000
000000101010000111000111010000011111001100000000000000

.logic_tile 16 18
000000000001001000000000000101100000000000000100000000
000000000000101011000011110000100000000001000000000000
001100000000001000000000000000011000000100000100000000
100000001010001011000000000000000000000000000000000100
010000100000001000000011100101001100010010100000000000
010001000000001011000110010000001110010010100000000000
000000000000011101100000010000001100000100000100100000
000000000000000011000011010000010000000000000000000000
000000000000000011100000000000000000000000100100000000
000000000000000000000010000000001011000000000000000000
000000000000110000000110100111011010000010100000000000
000000000001010000000100000000100000000010100000000100
000000000000000101100010101011101010001001110000000000
000000000000000000000000000111111000001111110000000010
000001000000000101100000001000000000000000000100000000
000000101010000000000000000101000000000010000000000100

.logic_tile 17 18
000000000010001000000000010101100000000000000100100000
000000000000000101000011010000000000000001000000000000
001000000000000000000000000000000001000000100100000000
100000000000010101000000000000001111000000000000000000
110000000000000000000000000000000000000000000100000000
100000000010000001000000001001000000000010000000000000
000000000001011101000111100101100000000000000100000000
000000000000100101000100000000000000000001000000000000
000100000001010000000000000000000000000000000100000000
000000000110000000000000000001000000000010000000000000
000001100000001000000000000011100000010000100000000000
000011100000000001000000000000001010010000100000000000
000000000000000000000000001000000000000000000100000000
000000000000100000000000000001000000000010000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000010000000010000000000000001000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
001010100000010000000000000111000000000000000100000000
100001000010100000000000000000000000000001000010000000
110010100000000000000000000000001100000011110000000000
100000000000000000000000000000010000000011110000000001
000001001101000000000000000000000000000000000000000000
000000100000100000000000000000000000000000000000000000
000000000000000000000111100000011100000011110000000100
000001000000000000000000000000010000000011110000000000
000000000000000000000011100000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001000000000000000000000000000000
000001000000100000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000101000001000000001000000000
000000000000000000000000000000001100000000000000000000
001000000000000000000000010101001000001100111100000000
100000000000010000000010000000000000110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000001101000000000000100000110011000000000000
000000000000001000000000000000001000001100111100000000
000010100000000001000000000000001101110011000000000000
000000000000000000000110000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000001110001000000000000111101000001100110100000000
000000000000000111000000000000000000110011000000000000
000000000000000000000000010111001101100000000000000000
000000000000000000000010000101111100000000000000000000
000000000010100001100000001111111000101000000010100101
000000000001000000000000000101010000000000000011100010

.logic_tile 21 18
000000000000000111100000001000000000000000000100000000
000000000000001101100010111111000000000010000000000000
001000000000001001100010100001111101010000000000000000
100000000000000001000100000001001001100001010010000000
110000000100001101000000001000001010001011100000000000
110000000000000001100011100011001001000111010000000000
000000000000000000000011110001011101000000100000000000
000000000000001111000110001101001011101000010010000000
000000000011010000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000001001000000000000100000000001000000000000
000010000000000000000010000000000001000000100100000000
000010000000000000000000000000001110000000000000000000
110000000000000001000010000101011101010110000000000000
000000000000000000000100000001001000000001000000000000

.logic_tile 22 18
000000000000000000000000010111111000000011010000000000
000000000000000000000010100111111001000001000000000000
001000000000000111000111000101100000000000000100000000
100000000000000000000111110000000000000001000000000000
110000000000101000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000111000010101000000000000000000100000000
000000000000000000100000001011000000000010000000000000
000000100010000000000000010000000000000000000000000000
000001000000000000000011010000000000000000000000000000
000000000000000000000011101000000000000000000100000000
000000000000000001000000000001000000000010000010000000
000000000000001111000110000000011111101000110000000000
000000000100000111100000001111001001010100110000000000
110000000000001000000000010101111100000001000000000000
000000000000001011000010000111101010101011010000000000

.logic_tile 23 18
000000000000000001100010011101101110100001010000000000
000000000000001001100011110011101010100000000000000000
001000000000000101000000000011011011110010100000000000
100000000000000000000000000101111111110000000000000000
010000000000001101100110000000001100000100000100000000
010000000000000001000010110000000000000000000000000000
000000000000000011100010001101111010110010100000000000
000000000000000000100110000001011000110000000000000000
000100000000000111100000000000001000110001010000000000
000000000000000000000011110111011011110010100000000000
000000000000001000000010000000000001000000100100000000
000000000000000101000100000000001101000000000000000000
000000000000000001100010000111001011101000000000000000
000000000000001001000000000001011111010000100000000000
110000000000000000000110000000001110000100000100000000
000000000000000000000010000000010000000000000000000000

.logic_tile 24 18
000000000000001001100000001001000001001001000000000000
000000000000001011000000001111001001101111010000000000
001000001100000000000000000011001100010111000000000000
100000000000001101000010100000101111010111000000000000
110010100000001000000011100000000000000000100100000000
110010000000000001000111100000001000000000000000000000
000000001110000000000000010111101010110010100000000000
000000000000000000000010101011011010110000000000000000
000010100000000000000111110011100000000000000100000000
000000000000000111000111100000000000000001000000000000
000000000100100111000011100101011001101011010000000000
000000000001000000100010011101101011000010000000000000
000010000000000000000010011000000000000000000100000000
000000000100000000000010001011000000000010000000000000
110000000000000101000111000000000001000000100110000000
000000000000000000100000000000001101000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001000000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000001010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000010000000010011100000010000000000000000000000000000
000000000000000001100010000000000000000000000000000000
001000000000000000000000001111001000000000000000000000
100000000000000101000000001111010000000001010000100000
000000000000000000000000011011101011101101010100000010
000000000000000101000010000011111000011111100001000100
000000000000000000000010100000000000000000000000000000
000000000000001101000110100000000000000000000000000000
000000000000000001000000001011011110010000000000000000
000000001010000000100010000001011111000000000000000000
000000000000000000000110011001111100111110100110000000
000000000000000001000010101101011111111101110000000011
000000000000000101000111111101011111111101010100000101
000010000100000000000010101101001111111101000011100010
000000000000001000000010010001001101101000000000000000
000000000000000001000010000001011010100000000000000000

.logic_tile 2 19
000010000000001000000000000000000000000000000100000000
000000000110000001000010101011000000000010000000000000
001000000001000000000110001001111100010001110000000000
100000000000101101000010101001101111101001110000000000
000010100000100000000011101101000000000000000000000000
000001000001010000000010110001100000101001010000000000
000000000000000000000000010001101010101000000000100000
000000000000000101000010101111110000111100000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000100000001000000000010001000000010000100010000101
000000000000001101000011110000001111010000100010000111
000010000000000011100000011101111010100000000000000000
000000100000000000100010101011011110101000000000000000
110000000000000111000000000001011110010000100000000000
000000000100000000100000001111101101010100100000000000

.logic_tile 3 19
000010000000010000000011100000000000000000000000000000
000000000000110000000100000000000000000000000000000000
001000000000001000000000000011100001100000010000000000
100000000110101111000000001001001110000000000000000000
000000000000000111100011110101011100101001010100100000
000000000000000000000110100101101110111111010000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000001101011001001000000000000000
000000000000001101100000001111101100011100000000000000
000000000000000001100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000001010111000010010000000000000000000000000000

.logic_tile 4 19
000000000001000000000000000011100000000000000100000000
000000001100100000000010000000000000000001000000100000
001000000000000000000000010000001100000100000100000000
100000000000000000000011100000000000000000000000100000
000000100000100000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
000000000000100000000000001000001001010010100000000000
000000000000010000000000000111011111100001010000000000
000011000010000000000011101000001101111000000010100000
000001000000000001000010001001011100110100000001100000
000000000001011001000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001000000000000111000000000000000100000000
000000001010000111000000000000000000000001000000000000
000000000000001000000000000000001100000100000100000000
000000000000000001000010010000010000000000000000000100

.logic_tile 5 19
000000000100001111000000000000001010000100000100000000
000001000000100101100000000000000000000000000000000000
001000100000001111100000001000000000000000000100000000
100001000000000011100000000001000000000010000000000000
000000000000000001000110000101011101000010100000000000
000000001010000001000011100101101011000010000000000000
000100000000001000000111101000000000000000000100000000
000100000000000111000000001111000000000010000000000000
000010100000101001100000001101101101001000000000000100
000000000000010001000000001111001000001110000000000000
000010000000000111100000011011011001000001010000000100
000001000000000000000010100111001010000010010000000000
000000000000000101100000000001011011000000100000000001
000000100000000000000000000001001101010100100000000000
000000000001010000000110100101001111000100000000000001
000000000000000101000011110001101010101000010000000000

.ramb_tile 6 19
000000001010000000000111010111101110000000
000000110000000011000111110000010000000000
001000100001010000000110100011101010000000
100000001110000000000111000000000000000000
110001000000001001100000000111001110000000
010010000000001101100011010000010000000000
000000100001010001000000001111101010000000
000001000110100011100000001001000000010000
000000000000001000000000001101001110000000
000010100001010111000010011001110000000000
000010000010101000000000001001001010000000
000001000000000111000000000101100000000000
000000000000001000000000000001001110000000
000000000000001101000011100001110000000000
010010000001010001000000000011001010000000
110001001110100001000000000101000000000000

.logic_tile 7 19
000000000000001001100111101111011100000001010000000000
000000000000000101100000000001001010000001100000000000
001000000101000101000000011111111111111110110110100000
100000000000100101000010111011101111111110100010000000
010000000000000001000111101011011101110000000110000100
110000000000010101000100000101011001111001010000000000
000000000000001001000000010111001011001001000000000000
000010100000000101100011100101101100000101000000000100
000000000001000111000000000001011011000011010000000000
000000000000001001000000000000111100000011010000000000
000010000001010011100111101001001011010000000000000100
000010000000101111100000000011001000100001010000000000
000000001010000111000111100001011010000100000000000000
000000000000001101100000000111001010101000010000000001
110011000111011001000110101111101101101111010110000000
100010001110000001000010001011001110111111010000000010

.logic_tile 8 19
000010100000000000000000000000000000000000000000000000
000101000000000000000011100000000000000000000000000000
001000000100110001000111110001101101000011010000000100
100000000000010000100111110000101110000011010000000000
110000100000001111000010001101011010010000000000000000
110010100001001111000000000011011010101001000000000000
000010101000000000000111100000000000000000000000000000
000000001010000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000001111000000000000000000000000000000000000
000010000000101001000000000000011011101000110110000101
000000000110000111000000000111011100010100110000000100
000010100000000000000010000001100000111001110100000100
000000000000000011000100001001101011010000100010000001
000000001000001000000000000001101101000011010000000000
000000000000000011000000000000101000000011010000000000

.logic_tile 9 19
000000000000000000000000001000000000000000000101000000
000001000110000000000000001111000000000010000000000000
001001000000100000000110001000000000000000000100000001
100010100000010000000000000111000000000010000000000000
000000000000000000000000011000011000011101000001000000
000000000001010000000011101011011101101110000000000010
000000000110001000000000001111000001001111000000100000
000000000000001111000000000101101100001001000000000000
000000000100011000000000000000011110000100000100000000
000000001010100101000010100000010000000000000001000000
000000000010000111100000001111000000000110000000000000
000100000000000000100011110011101011101001010000100000
000010100000000000000111110000000000000000100100000000
000000000000000000000010000000001100000000000000000001
000000000000001000000110110000000000000000000100000000
000000000000000101000010101111000000000010000001000000

.logic_tile 10 19
000001000001000101000011100101111001111001010001000010
000000001100100000000110011011111001111001100000000000
001000000000000111000010110101101011101011110100000000
100000000000100000100110011011011100101001110000000100
010010000000001101100111100111101000000010100000000000
010001000000000101000011110000110000000010100000000000
000010100010001001100000010001100000000110000000000000
000000000000000101000010100000101010000110000000000000
000010000000100000000010100011101111111001010000100000
000001000000000101000010100101111001110110010000100000
000000000000000101100010100000011100101000000000000000
000000000000000000000010101101010000010100000000000000
000010000000000000000110011001011010111101010000100100
000010000000000111000010001001001100111000100000000000
000000000000000101000000011111011110010110000000100000
000000000000000000000010100001101110010110100000000010

.logic_tile 11 19
000010000000001000000000001101011010010110100100000000
000000000001010111000011111111011100111011110000100000
001000000000000001100000001011101110011111100000000000
100000000000001101000010110011001101101111000000000000
010010100010000101000000011000000000101111010100000000
010000000000011111100011100001001010011111100000100000
000001000100001000000111110011100001101111010101000000
000010100000000111000110001101101010000110000000000010
000000001111000000000010100001111010001011000110000000
000001000100100101000000000011011000001111000000000000
000000101100001101100000011000000001001001000000000000
000010000000000101000010000111001111000110000000000000
000000000000000101100110101111100000010110100010000001
000000000000000000000010101101000000111111110000100011
000000000000101000000110001111011000000011000000000000
000000000001010111000010101111111111000010000000000000

.logic_tile 12 19
000000000001010001000000010111101010000001000000000000
000000001000001111100011110000111101000001000000000000
001000001000000000000010001011111100000000010000000000
100000000000000000000100001011011101000000000000000101
010010100000001000000010101101101111000000000000000000
010000000000101111000111110011101101010000000000000000
000000001100010000000000011101000000000000000000000000
000000000000100000000010100111100000101001010000000000
000010000100010001000111111001101011101001000000000000
000001000000000000000110000011101101101000000000000000
000000000000000000010110100000000000010000100000000010
000000000000000101000010100101001000100000010000000000
000010100001010000000000000101111110010111110100000000
000001000000100101000000000001100000000001010001100000
000001001110101000000000010101000000000000000000000100
000000100001000101000010010011100000101001010000000000

.logic_tile 13 19
000000100001000111100000000111111010101011000010000010
000001000100000101100000001101001101111111000001000001
000000001100001000000010110000011110111001000000000010
000000000000000001000010011111001000110110000000000000
000010100000011111100110001001000001100000010000000000
000001000001100001100100001001001100110110110001000001
000000000000000001000000000001111110111100000000000000
000000001000000001100000000101010000010100000000000000
000000100001011000000110111101101111111110110010000101
000010001100001011010011000101001110101000010000000000
000001000000001101000000011000001010101000110000000000
000000100000000101000010100011001101010100110000000000
000010000010001101100000011001000000100000010000000000
000000000000000101000010101011001110110110110000000000
000000001100101101100010001001001101101011110010000011
000000000000010101000100000101001001010001110001000100

.logic_tile 14 19
000011000001010111000000011101001110001000000000000000
000001001010100000000010010011001010000110100000000000
000000000000100111100000000011101101010010100000000000
000000000001010000000000001011001000010000000000000000
000000100000000001100111100111001010001011100000000000
000001001010001111100100000000001010001011100000000000
000001000000100000000010000111101010000010100000000000
000000100001000000000000000111110000010111110000000000
000000000000000111000011101011101111010010100000000000
000000000010000101000100000011001011100000000000000000
000000000000000111000011101001011100000010010000000000
000000000000000101000100001011101110000001010000000000
000000100000000000000000000001011110010011100000000000
000000100000000101000000000000001100010011100000000000
000000001110000101100010000111101100010111000000000000
000000000000100111100000000000001100010111000000000000

.logic_tile 15 19
000000000000000000000010110101000000000000000100000000
000000000000000000000111110000100000000001000000000000
001000000000010000000111001111001010011110100000000000
100000000000001101000100001011011101111110110000000000
010010100000000000000111101001101011000010000000000000
010000001100001101000011100001101101101001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000001000000000000001111000000000000000010
000000000000000001000111010101011101001110000000000000
000000000000000000000011011111001000001000000000000000
000000000001000001100010100000000000000000100100000000
000000000000100000100010000000001100000000000000100000
000000000000000011100010001101101011010000100000000000
000000000000000111100100001111001000010000010000000000
010000001101010000000111000011000000001001000000000000
100000000000100000000110101001101110001111000000000000

.logic_tile 16 19
000000000000100000000000001000001010101101010010000001
000000000001000000000011100011011001011110100000000010
001001001100100111100000011001111111000010100000000000
100000100001000000000011000111101011100000010000000000
000000000000000000000000000001101010101001010000000000
000000000000000000000010100011011001000100000000000000
000001001110000111100000010000011100000010100010000001
000010100000001101100010010011010000000001010000000000
000000000000000001100110100111011010000010100000000000
000000000000001101000000000000100000000010100000000100
000000000000011001100000000111000000010110100010000000
000000000110000101100010100111100000000000000000100000
000000100000001000000010101000011110001100110100000000
000000000000000101000010010101010000110011000000000001
000000000000000001000111111111101100000110100000000000
000000000000000001000110000011101101001010100000000000

.logic_tile 17 19
000100000000000101000010101001011001000010000000000000
000000000000000000100010100011111110101001000000000000
001001001110001111100111110001100000000000000100000001
100000001010001011100011010000000000000001000000000000
110000100000000001000000000000000001000000100100000000
100001000000000001000000000000001001000000000000000000
000000000000000000000000000011100001100000010000000000
000000000000001101000000000000001010100000010000000000
000000000000110000000110101001000000101001010010000000
000000000000000000000100000011000000000000000000000000
000010000000100000000000000101000001100000010000000001
000000000001010001000000000000001000100000010000000101
000000000001010000000000000000001010000100000100000000
000010000000100000000000000000000000000000000000000000
000001000000010011000000000001011101000010010000000000
000010100000100000000000001011101001000001010000000000

.logic_tile 18 19
000000000000000000000000010011100000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000001000001100000000011100000000000001000000000
100000000000000000000000000000000000000000000000000000
000010100001010000000110000000001000001100111100000000
000000001010000000000000000000001001110011000000000000
000010101110000000000000000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000001000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000100001111000000010000001001001100111100000000
000000000000000011000010000000001000110011000000000000
000010000000000000000000000000001001001100111100000000
000001000000000000000000000000001101110011000000000000
000000000000001000000110000111101000001100110100000000
000000000000000001000000000000100000110011000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000001100000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000001000000000010110100010000000
000000000000000000000000001101000000101001010010000000
001010000000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000001110000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000011110000100000100000000
000000000000000000000000000000010000000000000001000000

.logic_tile 21 19
000010000000000111100000000000000000000000000100000000
000000000100000000100000000111000000000010000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000001011000000000010000000000000
010011100000000001000111100000000000000000000100000000
110001000110000000100100001011000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000111000000000011111110000001010010000000
000000000110010000000010011111011010000010010000000000
000000000000000001100111000000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000010000000100001000010100000000000000000000000000000
000001000000010000000100000000000000000000000000000000
110000000000000000000000010000000000000000000100000000
000000000000000000000011010011000000000010000000000000

.logic_tile 22 19
000010100000010111000000000000000000000000000000000000
000001000000001001000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001000000000011100000000000000000100100000001
110000000000100000000000000000001101000000000000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000011100001000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000011110000000000000000000000000000
000000000000000000000000010001000000000000000100000001
000000000000000000000011110000000000000001000000000000
000000000000000000000000000000011010000100000100000000
000000001010000000000000000000010000000000000000000000
110000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000001

.logic_tile 23 19
000010000000000000000000001101111100001110100000000000
000001000000000000000000000001001100101110100000000000
001000000000000001000000011000011001000110110000000000
100000000000000101100010001101011000001001110000000000
110000000000000101000110100000000001000000100100000000
010000000000000111100010000000001101000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000001001000010100000001010000000000000000000
000000000100001001100011100011101110101110000000000000
000000000000000101000111110111101010010101000000000100
000000000000000001000110000111001011101000010000000000
000000000000000000000110011111111000000100000000000000
000000000000001001000110000011000000000000000100000000
000000000000000001000010000000100000000001000000000000
110000000000000000000010000111100000001001000000000000
000000000000000000000100000011101011011111100000000000

.logic_tile 24 19
000000000000000000000010110001011001111001010000000000
000000000000000000000011110011101001111111100000000000
001000000000100101000011110000000000000000000000000000
100000000001000000000111010000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000001110000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000010001000000000001101011100010000000000000000
000000000000000011000000000101101111010010100000000000
000000000000000011100000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000010100000011000000100000100000000
000000000000000000000100000000010000000000000000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000001010000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000001000101000111100111101101001001010000000000
000000000000100000100011100101111010001001000000000100
001000000000000000000010100001000001100000010000000000
100000000000000000000100000000101001100000010000000000
010010000000001001100010100000000000000000000000000000
110000000000000011100100000000000000000000000000000000
000000000000000101000000010001001110001000000000000000
000000000000000000000011110001111010000000000000000000
000000000000001001100010001111101101111001010100000000
000000000000000011000000001111011010110000010000100010
000000000000000000000111111011001001101001010000000000
000000000000000000000111001101011101000100000000000000
000000000000000000000111111111001101000010000000000000
000000000000010000000011001011101110000011000000000000
110000000000001001100110110111000000010000100000000000
000000001100000001000010001001101000000000000000100000

.logic_tile 2 20
000000001011101101100110110001001010101101010100000001
000000000000000001000010000101101001101001010000000010
001000000000000111000000001011100001010000100000000000
100000000000000111000000000001101010000000000000000100
000000000000001111000000011000000001001001000000000000
000001000000010001000010110001001111000110000000000000
000010000000101000000000000000000000000000000000000000
000001000101010001000000000000000000000000000000000000
000000000010010000000000000000011110000011000000000001
000001000000000000000000000000011000000011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000100000000000000000001011110000100000100000100
000000000100000000000000000101011001101001010010000111
000000001100000000000110110000000001010000100000000000
000000000000000000000010001101001000100000010000000000

.logic_tile 3 20
000000100000001001000011100001001110110101010000000000
000001000000000111000011110001001101111000000000000000
001000100000001101100000001001111110111101010000000000
100001000000000111100011101011110000111100000010000000
010000000000001000000111000011111111000111010000000000
010000000000100001000100001101001101010111100000000001
000000000000000000000111100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000100100111000011111101001001101000010000000000
000000000000000000000111010011011011101110010000000000
000000000000000011100111001011101110110110100000000100
000000000000001001000110000011111100110100010000000000
000001000000000000000110100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000000001011000000010101000000000000110000100000101
010000000001110001000100000001001101001001000001000000

.logic_tile 4 20
000000000000010001100000010000011000000100000110100100
000010000100000000000011110000000000000000000000000010
001000000000001101000000000111011111111001010000000000
100000000000000001100000001101011111100010100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000001111000000001111101001110110110000000000
000000000000001111000000001011111100110100010000000000
000000000000000001000000001001011111111101010000000000
000000000000000000100000001111001100100000010000000000
000000000000001001100010000000001111001011100000000000
000000000000000011000100001101011010000111010000000000
000000000000000011100011001011001111010010100000000000
000000000001000000000010000001011010110011110000000001
000110000000000000000011110000000000000000000000000000
000000000000000111000111010000000000000000000000000000

.logic_tile 5 20
000000001000010001000111101001011010110100010110000000
000000000000000000000110100001111011010100100000000001
001000000000001000000000011011111111010000000010000010
100000000000001011000011100011011010010110000000000000
110000000000000000000110111011011011000000100000000010
110000000000000000000111010011001101101000010000100000
000000000000001000000000000111100000010000100000100000
000000101100001111000010000000001001010000100000000000
000000000000000001100110100001000000001111000110000010
000000000000000000100000000111001001011111100000000000
000000100000011101100110110000000000000000000000000000
000000000000101011000010100000000000000000000000000000
000001000000000001000010001011111111001000000000000000
000000100000100000000100001001111100001101000000000001
110010001001010101000110010001111100000001110010000010
100000000000100000100110011101101101000000100000000000

.ramt_tile 6 20
000000000110000011100000010001111100000000
000000000100000000100011000000010000000000
001010100000000001000000010001101100000000
100000000000000000100011010000100000000000
110000000000000000000111100011111100000001
010000000001000001000110000000010000000000
000000000000000111100010000101101100000000
000010101100000000000000001011000000000000
000000100000000000000010000111111100000000
000001000000001001000011111101110000000000
000000000000000011100111000101101100000000
000010100110000000100000000101100000000000
000000000000000111000000000001011100000000
000000000000000000000000001001010000000000
110011000000010001000000010111001100000000
110011000100100000000011011101000000000000

.logic_tile 7 20
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000010001101101000001010000000000
100001000000000111000011010001101010000010010000000000
110000000000000000000000000101101110001101000000000000
010000000000000101000010100111111100001000000000000001
000000000000000000000000001111111110001101000000000000
000010100000000001000010010101101110001000000000000100
000010100000001000000000010000000000000000000000000000
000001000000000011000011000000000000000000000000000000
000000100000000000000000000001100000111001110110000100
000001000000000000000000000101001011010000100010000000
000000000000001001000000010000000000000000000000000000
000000000000000011100010010000000000000000000000000000
000010000001000001100010000000000000000000000000000000
000001000100000000100000000000000000000000000000000000

.logic_tile 8 20
000010000000000000000111000011000000101001010110000000
000001000000000001000010000011101110011001100001000001
001000000001010000000011100011101110101001010100000010
100000000000110000000100000011100000101010100010000001
010000000000000000000010001101000000101001010110000010
010000000000000000000010100011101110100110010010000000
000000000000000000000000001001001110101001010110000011
000010000000100000000000000111000000101010100000000000
000000001010001001000010000000001001110100010110000001
000000000000001101000011000111011110111000100010000000
000001000000000101100110010000000001000110000010000000
000010101000001111100110111111001001001001000010000000
000000000000000111000000010000011100111001000100000001
000000000000000000100011001101001110110110000010000100
000000000000001011000000001011001110101001010100000000
000010000000001111000000001011100000101010100010100001

.logic_tile 9 20
000000001000000000000000000111011000101011110100000000
000000001100001001000000001101000000111111110000000010
001000100000000001100110001011001110101000010000000000
100011000000100000000000001001111011010110000000000000
000000000110010000000110000000000000000000000000000000
000000000000001001000011100000000000000000000000000000
000001000010000000000110100000011010000100100000000000
000010000000010000000000000101011111001000010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000011100000001001011010101011010000000000
000000000000010000100000000011011111001011010000000000
000000000000000001100010000000000001110110110100000000
000000000000000001000110010111001110111001110000100000
000000001000000111000000001001001100101011010000000000
000000000001000000000000000011011011001011010000000000

.logic_tile 10 20
000100100000010000000011100000000000000000000000000000
000001000000100000000100000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000101111000000000000000000000000000000000000
000010000010011000000111100101011000000011100000000000
000000000000101111000100000011001011000011000000000000
000000000101000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000100000000100000000000000000000000000000000000000000
000000000100010101000000000000000000000000000000000000
000000001000000000000000000001100001000110000000000000
000000100000100000000000000000001011000110000000000000
000000000001010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000001000110000000000000001000000000000110000000000000
000000000000010000000000001101001001001001000000100000

.logic_tile 11 20
000100000000100000000000001111011000010100000000000000
000000000000000000000000001011101111010000000000000000
000000000000001011100111101001111011001011100000000000
000000000000000111100010101111011011010111100000000000
000000100000000000000010001111011100010100000000000000
000001000000000000000000001011111111010000000000000000
000000100000000000000110010011011000010100000000000000
000000000010101111000110000111110000000000000000000000
000000100001000000000000011111101110010110100000000000
000000000000000000000010101001001101010100100000000000
000000101111000000000010000101011100000001000000000000
000000001010001001000010100000111111000001000000000000
000000001110011000000010100000011001110000000000000000
000000000000000101000010100000011100110000000000000000
000000000000001000000000010111011101000000100000000000
000001000000001011000010101111111010100000010000000000

.logic_tile 12 20
000101000001000001100000001011101011101000000000000000
000000100000100101000000000011011011011100000000000000
001100000000000101000000010011101111010000000000000000
100000000010001111000011000000101110010000000010000000
110100100000001001100110010000001111010000000000000000
010000001110001111100111001101001001100000000000000000
000000100000000000000010100001100000000000000010000000
000000000000001101000110000101000000010110100001000111
000010000010101000000000010101100001010110100100100000
000010101010000101000011000101101101011001100000100000
000000000000001011100000011001011111000001000000000001
000000000010001011100010011111001010000001010000000000
000000000000000111100010100001101111000010000000000000
000001000000101111000000001111001111000110000000000000
000000100000001001000111000000001100110000000110100000
000000001100000101100110010000001000110000000001000100

.logic_tile 13 20
000000000001000101000011100001001100000000000000000000
000000001100100101000110100111011001010000000000000000
001001000001010000000011100111000000101001010000000000
100000101110100000000110101011000000000000000000000000
110000000011001001100000000000011010010100000000000011
010000000000000111100010010001000000101000000000000000
000000000000100000000111101000011101101100010000000010
000000000001000101000000000111011111011100100001000000
000010100000001001100111011001101001000010000000000000
000000000000001011000111100111111111000000000000000000
000001000001000000000000010101101000000000010100000000
000010001100001001000010100001111100000000000001000000
000000000000000101000000011111001010010100000010000011
000000001110100000000010100011111010101110000011000011
000010101000001101000010110001101100100011010000000000
000011000000000101000011010000101010100011010000000100

.logic_tile 14 20
000000000001011001000111010001011111000100000000000000
000000001010100001100011010011001101011100000000000000
000001001110101000000000011011111000000001000010000010
000000100001011001000010010101011011010111100001000001
000000001001001000000000010111101110001000000000000000
000000000000100011000010010111001001001001010000000000
000000100000100000000111001011000000100000010000000000
000001000001001101000010111111101011110110110001000100
000010000000011011100010000111101001000110000000000000
000000001011100101000011100011011011010100000000000000
000000000000001001000000000011011111001011000000000000
000000000000001011100011001011001110000010000000000000
000010100000001011100000000101001100010011100000000000
000000000000000101100000000000001100010011100000000000
000010000000001001000000011001011001010000100000000001
000001000000000101000010100011001011100010110010000001

.logic_tile 15 20
000000000000001001000111110101011110111101010010100011
000000000000000111100110010001001010110110100011000101
001010001110001000000110001111101000101011010000000000
100001001010000001000100001001111110000010000000000001
110001000000100001000000001001101110000001000010000000
100000100000010111000000000001101001101011010000000000
000000000000100011100000011011111111010000000000000000
000000000001000000000011000011001111010110000000000000
000000000000001000000000001000011010000100000010000100
000000000010010001000010001111011111001000000000100001
000000000000011101100000000000001100000100000100000000
000000000000000011100000000000010000000000000000000000
000001000000001000000111110001001110010011100000000000
000010100000000101000111000000011100010011100000000000
000000000000000001100010010101111101000010010000000000
000000000000100001000110111001001111000010100000000000

.logic_tile 16 20
000010100000001000000111010000001010000000110000000000
000001000000001001000110010000001111000000110000000000
001000000000000000000000000001011010010011100000000000
100000001000000000000000001011001010000011000000000000
110000100001101101000000000000000001000000100100000001
010011100101110101000011100000001100000000000000000010
000000001111000111000110000101111110000110000000000000
000000000000000000000100000101111110001011100000000000
000100000000001001000110100011001000000010000000000000
000000000000001101000011111001011100010110000000000000
000000000000000000000000011011101010000110100000000000
000000000000000001000010101111101010001001100000000000
000000000000100000000111000101000000000000000100000000
000000000000010001000000000000100000000001000000000000
110001000000100000000110100101111110111101010000000000
000010100001000000000010000000110000111101010001100000

.logic_tile 17 20
000000100000010000000000000011100000000000000100000000
000011100000001101000000000000100000000001000000000001
001000000000000000000000010001100000000000000100000000
100000001110001111000010100000000000000001000000000000
010000000000001001000111001000000000010110100000000000
110000000000001111000100001001000000101001010000000000
000000000000000101000010100000011010110000000000000000
000000000000000000100110100000001100110000000000000000
000011100000000001000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000001000000000011000111101011000010110000000000
000000001000000000000000000101101011000000100000000000
000000000000000000000011000011000000100000010000000000
000000000000000000000100000000001000100000010000000000
010000000110000000000110100000011010101000000000000000
100000000000000000000100000011010000010100000000000000

.logic_tile 18 20
000000000000000000000111100001000000000000001000000000
000000000000000000000110100000101101000000000000001000
000000000000100000000010100101000000000000001000000000
000000000001010101000110100000001010000000000000000000
000000000000000111000010110011100000000000001000000000
000000001100000111000010100000001001000000000000000000
000000000000000101000010100101000001000000001000000000
000000001010101101000010110000101001000000000000000000
000000000000010000000000010101000001000000001000000000
000000000000100000000011100000101000000000000000000000
000001000000000001000010000101100001000000001000000000
000000000000000000000100000000001011000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101001000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000

.ramt_tile 19 20
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000011100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
001000000000000000000000000000001010000011110000000000
100000000000000000000000000000000000000011110010000000
110010000001010101000000000000001000000100000100000000
110001000000000000100000000000010000000000000010000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000111000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000010000000111100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000111100000000000000100000000
010000000000000000000000000000100000000001000000000000
000000001111000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000010000000000000000011010000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000100000000000010000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010111011101101001110000000010
000000000000000000000011011011111000111101110000000000

.logic_tile 22 20
000000000000000000000000010101111010000001010000000000
000010000000000000000010101011011001000110000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000
010000000000000000000111100111111101000110110000000000
110000000000000000000100000000001001000110110000000000
000000000000001000000000000111100000000000000100000000
000000000000001011000010110000000000000001000000000000
000000100000000000000000010000000000000000000000000000
000001100000000000000011010000000000000000000000000000
000001000000000001100000000000000001000000100100000000
000010100000000001000000000000001111000000000000000000
000000000010000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000000100001000000000011100000000000000100000000
000000000001001111000010000000000000000001000000000100

.logic_tile 23 20
000000000000001000000000011011011000111000100000000000
000000000000000101000010001111111000111110100000000000
001000000000000000000010100111001100100001010000000000
100000000000000000000000000101001100100000000000000000
010000000000001000000111101000000000000000000100000000
110000000000000001000100000101000000000010000000000000
000000000000000111100111100000000001000000100100000000
000000000000000000000100000000001101000000000000000000
000000000000100101100010000000000000000000000000000000
000000000001000001000010010000000000000000000000000000
000000000000000101000010100101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001000000000000011100000100000100000000
000000000000000001000000000000000000000000000000000000
110000000000000000000110010001001101000010000000000000
000000000000000000000011010111111111000011100000000000

.logic_tile 24 20
000010100001010000000000001101111110010110100000000000
000100000000001101000000001001110000010101010000000000
001000000000000111100000000001011100011000100000000000
100000000000000000100010100101001111011110100000000000
110000100000001000000000000000000000000000000000000000
110001000100000001000000000000000000000000000000000000
000001000000000101000000010000000000000000000000000000
000000100000000000100010100000000000000000000000000000
000010000001010000000000000001111101000110110000000000
000000000110000000000000000000001110000110110000000000
000000000000001001100000000000011010000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000010000000010010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
110000000000000011000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000011100000001000000000000101011000010111110000000000
000000000000000001000000000101011111000111110000000000
001000000000000011100111000111111010000001010000000000
100000000000000000000000001111110000000000000000000000
000000000100000001100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000110001000000001111001110000000000
000000000000000000000000000111001001110110110000000000
000100000000011000000111000000000000000000000000000000
000100000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110001100000000110000111000001
000000000000000000000010101011001000010110100010000011
000000000000001000000010000011000000010000100000000000
000000000110000101000100000000001101010000100000000000

.logic_tile 2 21
000000000100100111000011110101111110001000000000100000
000000000001000000100011110000001110001000000000100000
001000000000011000000000011000011000111101010010000000
100000000000001011000010001011010000111110100000000000
010000000000000011100011100000011110000000110000000000
010000000000000000100000000000001111000000110000000000
000000000000000000000000000111000001010000100000000000
000000000000000111000010110001001010000000000000000000
000000000000000000000000000000001001111111000010100000
000000000000000000000000000000011000111111000000000100
000000000000000000000110000000011000000100000100000000
000000000000000000000000000000010000000000000010100001
000000100000000111000110001101111110000001000000000000
000001000000000000000000000111111011000000000000000000
110000000000001001000000010101011000101011110000000100
000000000110000011000011000000000000101011110000000000

.logic_tile 3 21
000101000100000101000010000001011100101000010000000000
000100000000000111100011101111001101010101110000000000
000000000000000000000111010001011000001011100000000010
000000000000000111000110000101101111101011010000000000
000000000100001000000110001101011000001011100000000000
000000000000000001000010001101111000101011010000000100
000000000000001000000110000111111000101000100000000000
000000000000000001000000000001111100111100100000000000
000100100010001001000110110011111101101000110000000000
000101000000010111000111110111101110100100110000000000
000010000000010111000010000101011000001011100000000000
000001001010000101000100001011101111010111100000000001
000001000000000001000110101001011101111001010000000000
000000001110000101100010110111101100100010100000000000
000000000000000011100111001011011110101000010000000000
000000001100000000000100000101011110010101110000000000

.logic_tile 4 21
000000000100000000000000001011111010110101010000000000
000000101100000000000000001001001010110100000000000000
000000000000001111100000011011001011001011100000000000
000001000000000111000011010001011110101011010000000000
000000000000101111100111001111011101101001110000000000
000000001001000001100000001111001101010100010000000000
000000100000001011100000001011011011111000110000000000
000001000000000111100000000011101010100100010000000000
000000000000000011100111100011101010101000100000000000
000000000000000001100010011011001111111100100000000000
000000001110000001000000011000000000110110110000000001
000000000000000000100011101111001101111001110000000000
000000100000000011100111011111011000000111010000000000
000001000100000111000010000111101011010111100000000000
000000000000001101100110001111011000111100010000000000
000000000000000001100010000011001100101000100000000000

.logic_tile 5 21
000010000000001000000000000011000000000000001000000000
000000001000101111000010010000001000000000000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000011000000101101110011000001000000
000001000001010000000000000111001001001100111000000000
000010100100000101000000000000001110110011000010000000
000011100000001000000011100111001001001100111000000000
000011100000000111000000000000101100110011000000000001
000000000110000111100010000011001001001100111000000100
000000000000000000000000000000101111110011000000000000
000010100000100111100011100111001000001100111000000000
000000000101000000000100000000001111110011000000100000
000000000000000001000010010101001001001100111000000000
000000000000000001100011000000001011110011000000100000
000000000001010011100111000001001001001100111010000000
000000001110000000000000000000101010110011000000000000

.ramb_tile 6 21
000010100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000011000000000000000000000000000000
000000100000000000000000000000000000000000
000100000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000010100100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000

.logic_tile 7 21
000010000000001000000111100111001001111000100100000000
000000000100001111000111010000111110111000100011000001
001000000000001000000111101000001010111000100110000000
100000000000001101000111100111001110110100010010000001
010000000010000101000011101111100001000000000000100000
110010100000100000000000000011101000001001000000000011
000000000000000000000000000011100000101001010100000001
000000000000000000000000000011101111100110010010000100
000000001000000111100000010111000000100000010110000110
000000000000100000000011001011101000110110110000000001
000000000000000000000000010001001110111001000100000010
000000000000000001000011000000111111111001000011000001
000000000001100000000011101001111110101001010100000010
000000000010111001000111101001100000101010100010100100
000000000000001011100000000000000000000000000000000000
000000000110001011100010100000000000000000000000000000

.logic_tile 8 21
000000100000000000000000011001101010101001000100000001
000001000000001111000010100001001001101110000000100000
001000000000001111000000000000000000000000000000000000
100000000100001111100000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010010000010000111000000000000000000000000000000000000
000010000111001000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000010101000000000000011100000000000000000000000000000
000001000000000000000111110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001001001101001110100000000
100000000000000000000000001011011010000000110000100000

.logic_tile 9 21
000010100000010000000000001000000001110110110100000001
000000100000000000000000001001001110111001110000000000
001000000110000001100000010000000000000000000000000000
100000001011000000000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000010000001000000000000010011001100101111000000000000
000000000000000000000011101111101101010110100000000000
000100001000011011100011110011011100101000010000000000
000000000111000011100111101101101101010110000000000000
000000000000001001000000000011001110110010110000000000
000000000000000001000000000011011111100001110000000000
000000100000000011100110000001111100101000010000000000
000000000000000000100110001111001110101001000000000000
000000000000000111000000000011100001110110110100000000
000010000000000000000000000000001011110110110000100000

.logic_tile 10 21
000000000001010000000000001101011000000011110100000100
000000000110000000000010000001110000010111110010000000
001001100000000111100110010111011111010111100000000000
100000001000001111000011101101011000001011100000000000
010000000111000001100000011001101010010111100110000000
010000000000100000000011110101111110010110100000000000
000000000000000111100000001000001010001011110111000100
000010100000001111100000000001001011000111110010000001
000000100000010000000000000101001110011111000101000000
000001000100000000000000000111101010001111000010000000
000000000000000000000111100000000001000000100101100000
000100000000000000000010010000001110000000000010000000
000010000000010011100000011111001010101001010111000000
000000000000001001000011001011111110010101100010000000
000000000000000000000111101111011001000110100000000000
000000000001011001000100000101011101001111110000000000

.logic_tile 11 21
000000100000000000000110000001000001101001010000000000
000100001000000000000100000111101101100000010000000000
001000000110000001100111001000000001111001110110000100
100000000000001101000110101011001110110110110001100011
110000100001001101100010101011000000110000110101100100
010011100000101111100010110001101111110110110001100100
000000000001000001000000010111111010101010100100000000
000000001001000000000011011111100000101001010000000010
000000000000000011100111001111001100010111110100000000
000000000000010000000011100101000000000010100001100000
000000000000100000000110001001101011010111100000000000
000000001101010000000010100111101001000111010000000000
000000000000010101100110101001111010111111110110000000
000000000100100001000010000111011011010111100000000000
000001000001001101100010000101101010000000000000000000
000010000000001111000100000101001011010000000000000000

.logic_tile 12 21
000010100000110001100010100101111001010111000100000100
000000001001111101000011110000101010010111000010000000
001000100000001011100000010111000001001001000000000000
100000100001011001000010011111101010000000000000000100
010000000000000101000010111001001011000010100000000000
010000001100001001100010011001001000000010110000000000
000000000000011101100000001000000001010000100000000001
000000000000001111100010000011001111100000010000000000
000000000010000101000110100101101110110001000000000000
000001000000000000000000001101111000110010100000000000
000010000000000101000000000101001010000000010000000000
000001000000010000000000000011101101000001010000000000
000010100001000111100010100001001011010110100000000000
000000000000100000000010100111111111010110000000000000
000011000001000000000010110000000001001001000000000001
000011100101100000000010101011001010000110000000000000

.logic_tile 13 21
000001001000000000000010100000011000000100000100000000
000010000100010000000111100000000000000000000000000000
001000100000100111100000000101000000000000000100100000
100001000001001001100000000000100000000001000000000000
010000000111010111000010000000000000000000100100000000
010000000110000000000010110000001010000000000000000010
000010000000100101000000001000000001010000100000000000
000001000001000101100010101101001010100000010000000100
000000001010000000000010000000001100000100000100000000
000000001010000000000000000000010000000000000000100000
000000000000001000000000000101100000100000010010000000
000000000000000011000000001001001011000000000010100000
000000000000000101000000001001001010000000000010000000
000000100000000000000000000001110000000001010010000000
000000000000010000000000000011101110000010100000000000
000000001100000000000000000000000000000010100000000000

.logic_tile 14 21
000000000001001000000000001101011111010000110000000000
000000000000101001000000001101011000000000010000000000
001000000000001000000010010101000000101001010000000000
100000000100001001000111110011000000000000000000000000
110000001010001001100000000101001010010110100000000000
110000000110001001100010010111100000010101010000000000
000001000001010101000111101001011000011100000000000000
000010000110010101000010111001001011001000000000000000
000000100000001101100000001000000000000000000100000000
000001000001010001000000001001000000000010000000000000
000000000000001000000000001011101101000001000000000101
000000000000000101000010101101101010101011010001000100
000001000000000011100110101000000000000000000100000000
000010001100000101100100001111000000000010000000000000
000011000000000000000010011101111100010000100011000010
000010101010000000000011011101001110100010110010000001

.logic_tile 15 21
000010100000000001000010110101100001111001110000000001
000000000100000101100011001101001010010000100000000000
001100001110001011100010100101101010111101010011000000
100000000000101011100000000001010000101000000000000000
010010001010000111000110000000011110000100000100000000
010001000100011111000100000000010000000000000000000010
000000000000100001100111000000011000000100000100000000
000000000001010101100000000000000000000000000000000001
000000000000010000000000000111011011011100000000000000
000000000000000000000000000001101011000100000000000000
000001000000000000000000000101001110101000000000000000
000010100000000000000000000000010000101000000000100000
000000100001010000000011000001101001010111100000000000
000001000000000000000010000001011110000010000000000000
010001100110000001100000010000000001111001110010000000
100010100000000000000011000101001001110110110000100010

.logic_tile 16 21
000000000000000000000000000000011100000100000100000001
000000000100000000000000000000010000000000000010000001
001000000000000001100010001101101110000110100000000000
100000000000000000100100000101001110000110010000000000
110000000000101101000111100011000000000000000110000000
010000000000001111000000000000000000000001000010000001
000000000000000111000000001101000001101001010000000001
000000000100000101100000000011001110011001100000000000
000000000001011111100000000011111000110001010000000000
000000001100001001100011110000011010110001010000000101
000000000000001001100010000011001011000010100000000000
000000001010010101000000001111011000001011100000000000
000010000001111101100000010111011000111101010000000000
000000000100001001000010100000100000111101010000000010
000000000000101000000110000111111100000110100000000000
000010000001011001000100000101101110001001100000000000

.logic_tile 17 21
000011100000000000000010110111100000000000000100000000
000011001100000000000111010000100000000001000000000000
001000000000000000000000000000001110110000000000000000
100001001010000000000000000000001010110000000000100000
010010100000010000000011100101000000100000010000000000
110010100110001101000010110000101110100000010000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000010
000000000000100000000111000000001000110000000010000000
000000000111000011000100000000011110110000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000011000001010001000000010000001100001110000000000000
000000000000000000100011011001011110001101000000000000
010000000000000000000010000000000000000000000100000000
100000000110010000000111101111000000000010000000000000

.logic_tile 18 21
000000000001011000000000010000001000111100001000000000
000010100000001111000011010000000000111100000000010100
001001000001110111100111000000000000000000100100000000
100000100011110000100100000000001010000000000001000011
110001001010100000000000001001111110000011010000000000
110000100100001111000000001011111001000001000000000000
000000000000000000000011100101100000000000000110000000
000000000000000000000000000000100000000001000000000101
000000100001000000000000000000011000000011110000000000
000001000000100000000000000000000000000011110000000000
000000000000000000000000000000000000000000000110000000
000000001000000000000010001111000000000010000010000010
000000000000000000000011110000000000010110100000000000
000000000000000001000111000001000000101001010000000000
000000000000000000000000000000000000001111000000000000
000001000000000000000010000000001110001111000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110010000000000000000000000000000
000000000000010000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000110010000000000000011000000101001010000000000
000100000000100000000010001011100000000000000011000000
001000000000000000000000000000011100000100000100000000
100000000000000000000000000000000000000000000000000100
110000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000001000001000000000111100000000000000000100100000000
000010001000000000000100000000001110000000000000100100
000000000000000000000011110000000000000000100100000000
000000000000000000000111000000001001000000000001000010
000000000000001000000000000111100000100000010010000000
000000000000001111000000000000001101100000010001000001
000000001010000000000010000000000001000000100100000100
000000000000001001000000000000001011000000000000100000
110000000000010111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 21 21
000011000000000000000011100001000000000000000100000000
000001000000000000000100000000100000000001000000000000
001000000000000000000011100000000000000000000000000000
100000000000000000000110110000000000000000000000000000
110000100000000000000000000000000000000000000000000000
010001000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000100000001010000000011011001000000000010000000000000
000000000001000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000100000000
000000000000000000100000000111000000000010000000000100
110000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000

.logic_tile 22 21
000000000000011000000000011001101111001000000000000000
000100001010100101000011110001111010001001010000000000
001000000000001000000011101000000000000000000100000000
100000000000000101000000001101000000000010000000000000
110010000000000001100000010000000000000000000100000000
110000001100000000000010001001000000000010000000000000
000000000001000001100110110000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000001110101000110000000000
000010000000000000000000000101011000010100110000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000100001111000000000010000000000000
000000000000000000000111000011100000000000000100000000
000000001100000000000011110000100000000001000000000000
110000100000000000000000000000011010110100010010000000
000000000000000000000010111111011011111000100000000000

.logic_tile 23 21
000000000000001000000111000001011011000110110000000000
000000000000000101000000000000111010000110110000000000
001010000000001101000011100000000001000000100100000000
100000000000000101000000000000001110000000000000000000
010000000000001000000111101011111110010110100000000000
110000000000000001000100001101011000010100100000000000
000000000000000001000110011101101110010111110000000000
000000000000001101000010001001000000000001010000000000
000000001000010101000110111101011100101001110000000000
000000000000100000000010010111011101010100010000000000
000000000000000001000010000111111001010001100000000000
000000000000000000100100000011101111110001110000000000
000000000000000001100000000011000000000000000100000000
000000000000100000000000000000100000000001000000000000
110000000000001001100010001111111011101001110000000000
000000000000000111000010010001101010111101110000000000

.logic_tile 24 21
000010100000000000000010001101011111101100010000000000
000000000000000000000000001001011011101100100000000000
001000000000100000000000000000000000000000000100100000
100000000001000000000011111001000000000010000010000110
010001000001000001000011110000000000000000000000000000
110010000100101101100111110000000000000000000000000000
000000000000100000000011100000000000000000100110000000
000000000000010000000000000000001011000000000001000100
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000111100000001000000000000000000100000000
000000000000000000100000000011000000000010000001000100
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000011100000000000000001000001100100

.ipcon_tile 25 21
000000000001010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000001001000000010111000000001100000010000100000
000000000000001011000011111001001100010000100010000001
001000000000001111100110000111011001111101110010000000
100000000000000001000110101001111110111111110000000000
010000000000000011100110010101111110001000000000000000
010000000000000000000010010000111010001000000000000000
000000000000001001100000001001011111001110000110100000
000000000000001001000011111011011001000110001000000000
000000000000000000000000000101101110000100000000000000
000000000000001111000010010000011100000100000000000000
000000000000001111000110011101011100011001100000000000
000000000000001011100011000001111011011001010000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
010000000000001000000010011011011010101100010000000000
010000000000000001000011100011101011001100010000000000

.logic_tile 2 22
000001000100100011100000001011011010101000000000000000
000000100001010000000011111001101010001000000000000000
001000000000000101000010110000001100000100000110000001
100000000000000000000011000000010000000000000000000010
010000000000100001000000011000000001010000100011000000
010000000000000000000011010101001101100000010000000011
000000100000000111000000000000000000000000000000000000
000011000000001111100000000000000000000000000000000000
000001000000100000000010100000011000111100110000000000
000010100000000000000010100000011101111100110000100000
000000000000000000000000010000000000010000100010000101
000000000000000000000010011101001000100000010011000000
000000000000000000000011100111111000000011110000000000
000000000000000000000000001111100000000010100000000000
110000000000000000000000000000000000000000000000000000
000000001010000000000010000000000000000000000000000000

.logic_tile 3 22
000010000100000101000010110001000001110000110000000000
000000000000000001100110100011101010010000100000000000
001001000000011000000000001001001101001111110110000111
100000100000100111000010111101011100011111110000000011
110001000010000011100111110001011010011111110000000000
110000000000001101100111000111101011101001010000000000
000000000001011101000000010101011000001111010000000000
000000000101010111100011111001101000011111100000000000
000001000000000101100000010111011110001111110000000000
000000000000001111100010000101011001001001010000000000
000000000000010001000000001001101010010110110000000000
000000001000100000000000000101111001110110110000000000
000000000000001001100111001011001010001011100000000000
000000000010000011000000000111011001101011010000000000
000000000000000011000000000001101010010110110000000000
000000000110000000100011000101011001111001110000000000

.logic_tile 4 22
000010000000100101000000001001011110011110100110000010
000000001010011011000000001011011010111111110010100100
001000000000000000000111101001011010010110000000000000
100010000000000000000100000111001111111111000000000000
110000000000001001000000000000000000000000000000000000
010000000110000001100000000000000000000000000000000000
000000000001011011100000001111001110011111110000000000
000000000000100001000010100101101110101001010000000000
000000100000000001100110011011011010011111110101000100
000001000000000000000011100011111010010111110011100001
000000000000000001100000010101011111010111110100000101
000000000010000101000010000011011001111011110000100000
000000000101000111000010101101001110010110110000000000
000000000000001111100110010111001111110110110000000000
000000000000000111000110011111011110011111110000000000
000000000000001011100010100011101110101001010000000000

.logic_tile 5 22
000000001010001111000111000011101001001100111000000000
000000000000000101000000000000101000110011000001010000
000000000000000101100011110011001001001100111000000000
000000000000001111000011100000101000110011000001000000
000000000000100000000010000001101001001100111000000000
000010101011000000000000000000101001110011000000000100
000010100000000000000011000101001001001100111010000000
000000001010000000000000000000101111110011000000000000
000000000000110111000000000011001001001100111000000100
000000000000000000100010000000001101110011000000000000
000000000000000000000111010111101000001100111010000000
000000100100000000000110110000101000110011000000000000
000010000000000000000000010001001000001100111000000000
000001000110100000000011110000101000110011000000000000
000000000000000000000010000101101000001100111000000000
000001000000000000000011110000101111110011000001000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000010100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100100000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000010100000010000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 22
000010100001010000000111110011111111111000100110000000
000000000000000000000111000000101111111000100010000001
001000000000000000000111010001111010111101010100000000
100000001010000000000011010011110000101000000011000001
010001001000001000000111010011100000111001110110000001
010000000111001001000011111101101111010000100000000001
000000000000000000000110001011100001100000010100000001
000000000000000000000100001011101001111001110010000100
000010001110000011100111000001001100110001010100000001
000000000000000001000100000000101100110001010010000001
000000000000000001000111011011100001101001010110000101
000000000000001001000011000011001101011001100010000100
000000000000000011100010000101011101110001010100000100
000000000001010000000000000000011110110001010000100100
000000000000001111000011100111000000100000010100000100
000000100000001101100000001101001101110110110010000000

.logic_tile 8 22
000010000000010111100011100000000000000000000000000000
000001100010100000100100000000000000000000000000000000
001000000000000000000110010000000000000000000000000000
100000001010000000000011110000000000000000000000000000
000000001110000000000111100011011010111110100100000100
000000000000000000000000000000110000111110100000000000
000001100001001000000000010111101111110000110000000000
000000000000000011000011100111011001110000000000000000
000000001100000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001000010000000000001011001100000000000
000010000000100000000000000001001010100110010000000000
000000001010001000000111100011101000000010000000000000
000000000000001001000000000000111011000010000010100000
000010000000000111000000001111111000111110000000000000
000000000000000000000000000011011110011110000000000000

.logic_tile 9 22
000000000001010000000011011011011011101111000000000000
000000000000100000000010000011111010101001010000000000
001000000000000101100000001111001101111011110100000100
100000000110000000010011101111101000101011110000000000
000000000000100011100110000011001001100011110000000000
000000100001000000000000000101111001101001010000000000
000000000100000011100000000101001001111100000000000000
000000000110000000000011101001011111110000000000000000
000101001110001000000111100011111100010101010000000000
000010000000000001000000000000100000010101010000000000
000000100000000111000011100000000000000000000000000000
000010100010001111100100000000000000000000000000000000
000000000000000011100111000000000000000000000000000000
000000001000000000000100000000000000000000000000000000
000010000000110000000000010101001110111110100100000001
000000001000010000000011110000100000111110100000000000

.logic_tile 10 22
000010000000000000000111100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000010000000000000000001011111011111000100000100
100100000001010000000000000000011110011111000010000001
110010100001000000000000000111111011010110100110000000
110000000000000000000000000001001100010110110010000000
000000000000001000000000001001011111111000000110100100
000001000000001011000000000011001010111110000000000000
000000000000000001000000001011011010010111100000000000
000000000110000000100000001111001000001011100000000000
000000000011100111100000000000000000000000000000000000
000010000000011111000000000000000000000000000000000000
000000000000010000000010000001000000000000000101100110
000000000001010000000100000000100000000001000000000000
000000000000001011100111100000000000000000000000000000
000001000010000001100100000000000000000000000000000000

.logic_tile 11 22
000000000010000000000000010000011110000011000010100000
000000001100100000000011010000001101000011000001100010
001000000000000111000111100101111101111100010100000000
100000000010001111100100000000101010111100010001100110
010000100001000000000110001111000001000000000000000000
010000001100100000000010000001101011010000100000000000
000000000000001000000011100011001111000010000000000000
000000000000000001000100000000011001000010000000000000
000000000000000000000010101111000000000000000000000000
000001000000000001000010100001101011010000100000000000
000000000000000000000000001000000000110110110000000000
000001000010000111000000000001001011111001110000100000
000000000001010000000010000001100000010000100000000000
000000000000000000000111100011101111000000000000000000
110001000001000000000000000000001010100000000000000000
000000000000000101000000001011011111010000000000000000

.logic_tile 12 22
000100000000000101000110000011111100101000000000000000
000010000000000000100100001111011101100100000000000000
000000100111000101000110110101011111010110000000000000
000000000000100000100011011111111111010110100000000000
000000000000000000000110011001101111000010100000000000
000000000100100000000011001001101110000010000000000000
000001100001000000000110000111101110000001010000000000
000010100000000000000100000001000000000011110000000000
000000000000001101000110110101011001000001000010000000
000000001110000011000010100011101011001001000000000000
000000000000010011100011110000011001010000000000000000
000000000000010000000111001001011111100000000000000001
000000000000000101100010100011011100000001010000000000
000001000100000101000010000000110000000001010000000010
000000000000100101100011100000011100010000000000000000
000000000001000000100010101111011100100000000000000000

.logic_tile 13 22
000001000001110011100110000111100000100110010100100000
000010000000110000000110011011001110101001010001100000
001000101010000001100000000011111100111010100000000000
100000001010000000000000001011011001111001010001000110
000000000000000111100011111000001010100010110010000000
000000000000000101100111111011001010010001110000000001
000000000000010000000000010011101010111110100010000100
000001001110000000000011001101110000101000000000100001
000000000100000101000110110101101101110010100100000100
000000001110000000000010100000101110110010100010100010
000000000001001101100000011001000001101111010010000000
000000000000100101000010101111101100001001000001000011
000011000000000101000110011001001100101010100100000000
000010000000100000000010000111000000010110100011100000
000000000000000101000000011111011110000000000000000000
000000000010001111000010100001101111000000010000000000

.logic_tile 14 22
000001000001000000000000001011011011000000000011000101
000010001011000000000010010011101111000001000000000001
001000000000000101100011110001100001101001010000000010
100000000000000000000010011101101001100110010001000000
010000001000001000000111100101011000110110000000000000
010000000100000101000110100000001100110110000000000000
000000100000001000000110010000000001000000100100000000
000001000000000111000110010000001101000000000000000000
000110000001010000000011100111011010010100000000000000
000000000110000001000100000000010000010100000000000000
000001000000001000000010000000000001000000100100000000
000000100000001111000000000000001111000000000000000000
000000001010000000000000000001100000010110100000000000
000000001010000001000000001101100000000000000000100010
000000000010000000000010100101100000000000000100000000
000000000000000000000010000000100000000001000000000000

.logic_tile 15 22
000010101001000001100000000000000000000000100100000000
000000001010100111100000000000001110000000000000000000
001000000001000000000000000001011001000010100000000000
100000000000100000000010010011011101010000100000000000
010000000000010001000011000000000000000000000110000000
110000000000000111000000000101000000000010000000000000
000000000010100000000110010101100000101001010000000000
000000000000010000000110010001101010100110010000000000
000010000000100001000000001011111100000010100000000100
000000000001001001000000001111100000000000000000000000
000001000100010011000110101000000000000000000100000000
000010100000000000000100001101000000000010000001000000
000011000000100011100000000111000000000000000100000000
000000000000010000000010000000100000000001000000000000
000001000000000000000010001001001100000010000000000000
000010100000000000000000000011001100010010100000000000

.logic_tile 16 22
000010000000000111000010100000000001000000100110000100
000001000000000000000100000000001111000000000000000000
001000000001000000000010111101101010101000000000000000
100000000110000101000011111001100000111110100010000010
010001100000000101000111100000011100000100000100000100
110011100000000000000100000000010000000000000010000000
000001000101110111100011111000011101000010110000000000
000000100010010000100010011101001100000001110000000100
000010000000100001100000001001001110001001000000000000
000000001111000000000000000101011111000001010000000000
000000000000001101100111101101111101101000000000000000
000000000110000101100000000011001011101000010000000000
000000000000000000000110111111001111000010000000000000
000000000000001111000111110111101001000000000000000000
110000000000000111000111000000011000100000000000000000
000001000000100000000100001001001100010000000001000000

.logic_tile 17 22
000000000100011111000010100001000000000000000100000000
000000100000100111100110000000000000000001000000000000
001000001111010111100010011001001111010000000000000000
100000000000000000100111100011001011000000000000000000
010000001100000000000011110000001000000100000100000000
110010000000000000000010010000010000000000000000000000
000000000000000001100000011000000000000000000100000000
000010000100001101000010100101000000000010000000000000
000000000000000000000000000001100001100000010000000000
000000000001000000000000000000001010100000010000000000
000000000000000011100000000000000000000000100100000000
000010100000000000000000000000001110000000000000000000
000000000011000111100000001001101011010111100000000000
000000000000100001000000001001111110000010000000000000
010000000011010101100000000001000000000000000100000000
100001000000000000000000000000100000000001000000000000

.logic_tile 18 22
000001000000001000000010000001011000101111000010000000
000010100000000011000011110000101000101111000000000110
001010000001010011100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010010000000000000000010101101000000101001010000100001
010000000000000000000010100101100000111111110000000000
000000000000010001100110100000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000100000001
000000000110000000000000001101000000000010000000000000
000000000000001000000010000011111010101000000000000000
000000000010000011000100000000010000101000000000000000
000000001000000000000000000011100000000000000100000001
000000001110000000000000000000100000000001000000000000
110000100000000000000000000000000001001111000000000000
000000000000001111000000000000001110001111000000000010

.ramt_tile 19 22
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000011100000000000001000000000
000100000000000000000000000000000000000000000000001000
001000000000000001100000000001100000000000001000000000
100000000000001001000000000000000000000000000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000011100110010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000110010000001001001100111100000000
000000000000000000000010000000001101110011000000000000
000000000000011000000000000000001001001100110100000000
000000000000100001000000000000001101110011000000000000

.logic_tile 21 22
000010001010000000000000001000000000000000000110000010
000001000000000000000000001111000000000010000010000100
001000000000000000000000000000011010000100000110100000
100000000000000000000000000000000000000000000000000010
110000100000000000000000000000000001000000100110100000
010001000000000000000000000000001100000000000000000010
000000000000000111000000000000000001000000100110000000
000000001000000000000000000000001100000000000010000000
000000100000000111000000000000000000000000000000000000
000000000001010000100011100000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000010100000000000000000000000001100000100000110000001
000001001010000000000000000000000000000000000010000010
000000100000000000000111101000000000000000000100000001
000000000000001001000100000111000000000010000010100000

.logic_tile 22 22
000001000001000000000000001000000000000000000100000000
000000000000100000000000000101000000000010000000000000
001000000000100000000010100000000000000000100100000000
100000000001010000000100000000001110000000000000000000
110000000000000001100110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000001000111000110010000011100000100000100000000
000000000000000000000011000000010000000000000000000000
000000000000000000000000001001111111100100010000000000
000000000000000000000000001111111011111000110000000000
000000000000000000000011110101000000000000000100000000
000000000000001111000011000000100000000001000000000000
000000000000000000000010100000000000000000000000000000
000000001010000001000100000000000000000000000000000000
110000000000000000000011111011101011101000000000000000
000000000000000000000010101011001011111001110000000000

.logic_tile 23 22
000000000000000000000000000101000000010000100000000000
000000000000001001000010101011101011110110110000000000
001000000000000000000000000011100000000000000100000000
100000000000000101000011100000100000000001000000000000
110000001000000000000010100101011010100111010000000000
110000000000001001000010110011001000000111000000000000
000000000000001111100000001001011000110000000000000000
000000000000000101000000000011101010111001010000000100
000000000100001000000000001000000000000000000100000000
000000000000000001000010000011000000000010000000000000
000000000000001101100000000000011010000100000100000100
000000000000000111000011110000000000000000000000000000
000000000000000000000010100000000001000000100100000000
000000000000000000000100000000001001000000000000000000
110000000000000000000000010000000001000000100100000000
000000000000000000000011100000001111000000000000100000

.logic_tile 24 22
000000000000000101000011111000000000000000000100000000
000000001010000000100111110101000000000010000000000000
001000000000000000000000000000001010000100000100000000
100000000000000000000000000000010000000000000000000000
010000000000000111100010100000000000000000000000000000
010010000000000000100000000000000000000000000000000000
000000001110000101000110000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000111011010100000000000000000
000000000000000000000000000001111001101001000000000000
000010000000000000000111000000000000000000000000000000
000001000100000000000100000000000000000000000000000000
110000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000100000000000000000000000000000000110000110000001000
000100000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000100100000001000000110000000000000000000000000000000
000100000000101001000010110000000000000000000000000000
001000000000000101000010101001101010000010000000000000
100000000000000000100110111001101010000000000000000000
000010100000100101000000011101000000011111100110100000
000000000000001101100010000111101000101001010001100001
000000000000000000000011101101101000001001010000000000
000000000000000000000000001011111101010110100000000000
000000000000001101100110100011001011010110100000000000
000000000000000101000000000011101011001001010000000000
000000000000000000000110111111011010000111000000000000
000000000000000000000010000001111100001111000000000000
000000000000000000000110100000011111010011110100000000
000000001000000000000000000001001101100011110011000111
000100000000001001100110000001011110010110100100000000
000100000000000001000000001001010000111101010000100000

.logic_tile 2 23
000000001000000101100111100001011100101000010000000000
000000000000000000000111101011111010000000000000000000
001010000000001111100000010011011101101000010000000000
100001000000000001100010001001111110000000000000000000
010010100010100101000111011000011110100000000000100000
110000000001000000100011000101011111010000000000000000
000000000000011001100010001101100000101001010000000001
000000001110001011000110101101100000000000000000000000
000000000000000000000111110011011011000000000100000000
000000000000000000000110101001101110000001000000000000
000010100000010000000010100001100001001001000000000000
000001000000100000000110111111101000000000000000000000
000000000000000101000111000001011111000000000000000000
000000100000000000100011100101001000000001000000000000
110000000000000011100000000111001100010111100000000000
000000000000001101000011101001011011101111010000000000

.logic_tile 3 23
000010100000001111000010110111011001010111110100000101
000000000000001011000011101111011111111011110010000011
001000000000001011000010101001101100011111110110000100
100000000100001011000010100011001001011111100000000011
110000000101000000000000000001100000101001010000000000
010000000000100101000011110001000000000000000000000000
000010000000000101000111000001011101110110100000000000
000000000000000101000000000001011000110100010000000001
000001000000000111000000001101001111011111110111100000
000000100000000101100011100111101001101111010010000011
000001000000000111100111010101101100111111110111000000
000010000000000000000110010101101111010110110001100101
000000100000100000000010011101111100011110100110000000
000001000001000101000011010101011100111111110000000101
000010100000000101100111110011001001011111100100000100
000001000000000000000010100011011111111111010010000010

.logic_tile 4 23
000001000000000000000110101101001111010000000000000000
000010000000000000000000001011011100000000000001000100
001001100000101000000011100111011000101000010100100000
100010000000010101000011000111111100000000010000100000
110000000110101111000110100000000000111001110000000000
010010000001001111100010110011001111110110110000000000
000000000000001000000110110101011111011111110000000000
000000000000001011000011011101101011101001010000000000
000001000000001001100000011111111010000010000000000000
000000101010000011000010001111101010000000000010000000
000000000000011111000110010001111111011111110000000000
000000000000100001100011011001001011010110100000000000
000000000111011000000010011101111100010110110000000000
000000000110001111000011001101101011111001110000000000
110000000001000111000010001001101111111000000100000000
000000000000100000100111111001111101010000000000000010

.logic_tile 5 23
000000000001010000000000000111101000001100111000000000
000000000100001001000000000000101000110011000000010001
000000000010000111000000000011101001001100111000000000
000000000000000000000011100000101000110011000001000000
000101001001010001000011100101101000001100111010000000
000110001100000000000100000000101101110011000000000000
000000000001000000000111110101001000001100111010000000
000000000000000111000011000000001110110011000000000000
000000000110000000000000010111101001001100111000000000
000000000110000000000011110000001011110011000000000000
000000001011010001000000010101001001001100111010000000
000010100110010011100011100000101010110011000000000000
000000000000000000000000000111001001001100111000000001
000000000110001111000010000000101100110011000000000000
000000001010001000000000010001101001001100111000000100
000000000000001001000011110000101100110011000000000000

.ramb_tile 6 23
000000001000000000000000000000000000000000
000010100000000000000000000000000000000000
000000100001000000000000000000000000000000
000010100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000001000000000000000000000000000000000
000010000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000111010000000000000000000000000000

.logic_tile 7 23
000000001100000011100111011111101100110011000000000000
000100000000000000100111011001001101000000000000000000
001000000000001001100011101000011000101000110100000000
100001000010001011100010100101001001010100110010000001
110000000000001000000010000101001110101000000100000000
110000000000001011000011101001110000111110100010000001
000001000000001000000010010101101100111101010110000000
000010000101001101000011101101100000101000000010000001
000000000110001001000011010011011011101100010110000100
000000000000000111000011000000111000101100010010000001
000000000000000000000000010000001010111001000100000100
000000000000000001000011100001011011110110000001000001
000001001110001000000011101001101111000100000000000000
000010000001000001000010000011001101010000000000000000
000010100000001000000000001001100000111001110110000100
000000001010000011000000001001001010010000100000000101

.logic_tile 8 23
000000000000100101100000001101111100111111100100000000
000000100001010001000010010011111100111110100000000010
001000101011101000000000010011000000011001100000000000
100001001010100101000011110000101011011001100000000000
000000001000000000000000011011101110110111110100000000
000010100000000001000011111111001001110110110000000010
000000100000001000000000010000011110010101010000000000
000000000000001111000010000011000000101010100000000000
000000000000100111100010010001000000011001100000000000
000000100000011111100010010000001000011001100000000000
000000000000011001100010001011111000100011110000000000
000000000000000001000110011111101010101001010000000000
000000001100100001000000001001001100101111000000000000
000000000001001111000010001011011000010110100000000000
000000000001000001100010110001101111000111000000100000
000000001000000000100111011111101010000110000000000000

.logic_tile 9 23
000000100001011101100111100111111000101011010000000000
000001000000000011000100000001101010001011010000000000
001000000000100111100011100101100000011001100000000000
100001001010010101100100000000101001011001100000000000
000000000000000001000110101011011101101111010100100000
000000000000000000100000001111001101011111110000000000
000000000000000000000111111001001101101011010000000000
000000000000000111000111011111011001000111100000000000
000000100111000001100110000011011010111111100100000000
000000001100100000000011101101101111111110100000000010
000000000001000111100000010001101111110111110100000000
000000001000010000000010000111011011111001110000000010
000010100001011000000010000111101001101011010000000000
000001000000000001000100000001111011001011010000000000
000000001011000000000010010101011000000010000000000000
000000000001010000000011010001101100000000000000000000

.logic_tile 10 23
000010100000000000000000000000000000000000000100000100
000001001100000000000000001111000000000010000010000000
001000000000001000000000000011011100000110100000000000
100000000001010001000000001111001100001111110000000000
110000000000010001100000000111011101010110100110100100
010000000000100000000000000101011100101101010000000000
000001001011000000000000000011101010010011110110000000
000000000010100000000000000000001111010011110000100000
000010100000010111100111101111101110010111100000000000
000001001100101111100110000011001110000111010000000000
000000000000000000000111100001111100010110100101000001
000000000000001111000000000111001101010110110000000010
000000000000000001000111101111100001001111000101100000
000000000000001111100010010011001000101111010000000101
000000001000001000000000000000001110000100000101000000
000000001110000111000000000000000000000000000010100001

.logic_tile 11 23
000001100000000000000000000101111111010110100111000000
000010001000101101000011110111011110011110100001000000
001000000000000000000111100111011110010110100110000100
100010000000000000000000000011101111010110110000000000
010000000000000000000011100011001100010110100110000101
010001000000000000000100000001010000111101010000000000
000000000000000000000000011111101111000110100000000000
000000001001011101000011001011001110001111110000000000
000000000000000111100011100011011011010110100111000000
000000000000000000100000000001011110101101010010000001
000000000000001000000111100111101011000000010000000000
000000000000101011000000000000111001000000010000000000
000000100000000111100110000011101100010111110110100000
000001000110000000100010001111100000101001010010000000
000000100000001111100010011011101110010111110101100000
000001001000000011000011100101000000101001010010000010

.logic_tile 12 23
000000000000001000000110011101101101111001010100000001
000001000110001111000010011111111010111111110001000000
001000000000010001100010101001001010000000000000100001
100001000110100000100010100001110000010100000000000000
110001001110000101000110001000011001111100010100100000
110000100000000000100110100101011101111100100001000000
000000000000000101100010100000000001000110000000000000
000000001001011111000110011111001110001001000000000000
000100000000000000000110010111101000100000000100000000
000001000100100000000110010000111000100000000000000000
000000000000001000000010010001101000000001010000000000
000000000000000101000110010000110000000001010000000001
000000000000000000000111000111111010101001010110000100
000001000000000000000110000101101101110110100000000010
000000000000000000000110111011111010111111010110100101
000000000110100001000010011011011011111111110000000000

.logic_tile 13 23
000000000000100101000000001111101111000000000000000000
000010100000010000000000000111101111100000000000100000
001000000000010101000010110111011100111100000000000000
100000000001010000000110001011100000010100000000000000
000001101010000001000010101011100001100110010000000000
000011000001010000100010100101101011101001010000000000
000010100000000001100111010101001100100000000000100000
000001000100000000000111010111011000000000000000000000
000000000000100000000010011011111011100001010000000000
000000000000000000000010101111011110000000000000100000
000000000000001101000110100111011110101110000101000100
000000000000000101000000000000001111101110000000100000
000000000100000101100110010001101010010000000000000010
000001000000000011000010000000011011010000000010000111
000000000000000101100010110111111001100000000000000000
000000000000000000000010000000111001100000000001000000

.logic_tile 14 23
000010101000000101100110000111000001000110000000000000
000000000000000000000100000000101110000110000001000110
001000000000100000000010100000011100101000000000000000
100001000000001111000010100001000000010100000000000000
110000000001010000000000001000001101100011010010000100
110000000011110000000011000001001001010011100001000000
000110000000000000000110010000001111000011000000000000
000000000000000000000111110000001100000011000000000000
000001001000100101100110011111001100000000000010000000
000110000100010000000110100111110000000010100000000000
000000000000010011100000001001100000001001000010000101
000000000000001001000000001001101001011111100011000001
000010000000000011100010010101000000000000000101000000
000000000110000000000010010000100000000001000000100000
110000001110000001100000001011011010101000000010000000
000000001100000000100000001101110000111101010000000000

.logic_tile 15 23
000000000000001000000011111001111001000001000000000000
000100000000000111000111101011011000101011010000100010
001000000000101001100010110001000000000000000100000000
100000001011011001000010000000000000000001000000000000
010001000000001101000000000101101010000110110000000000
010010000000001011000010110000101111000110110000000000
000010000000000011100000011101011001010100000010000001
000010000001010101000010111111011110101110000000000000
000000000000000000000110100101001101010000110000000000
000001000100000000000100001111111010000000100000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010010101000000000010000000000000
000001001110100000000011000011000000000000000100000000
000010100000010000000000000000100000000001000000000000
000010100000001000000111110111011111000000000000000000
000010100100000001000110011001111010000000010000000000

.logic_tile 16 23
000000000000001000000011111111000000101111010000000000
000000000000000101000111101111101101001001000000000000
001010100000001001100000000001001010000000000000100000
100000000000000001000000001111010000101000000000000010
110000000000001000000110100001100000101001010000000000
110010000000001011000000000111001001011001100000000000
000000000000001101000000010001111011010000100000000000
000000000000000011000010011001001011100010110000100000
000000000000000000000000001011100000000000000000000000
000000000000000000000010111111100000101001010000000000
000000100001000000000111100011011110010110100000000000
000000000010000000000110010101110000101010100000000000
000011100100000001100011111101111011101110000010000000
000000000100000000100110000001011010101000000000000000
010001001110000000000111000000011100000100000100000000
100000100000000000000000000000010000000000000000000010

.logic_tile 17 23
000010001010000101000000001011111110000000000000000000
000001000001000001000000000001111100100000000000000000
001000000000001000000000001000011110100000000000100000
100001000000001111000000001101001000010000000000000000
110000000000001011100000000000001100000001010000000010
010000000110000001000000000101000000000010100000000000
000000000001010000000000010000000001000000100100000000
000000000000000000000010000000001110000000000000000000
000001000110010011100000000111000000000000000100000000
000010000111101101000010100000100000000001000000000000
000000000000000111100010100000000000000000000100000000
000010100010000000100110010111000000000010000000100000
000000000000001000000000010101000001001001000000000000
000000000000000011000011110001001101000000000000000000
110000000000100101000000001000000000000000000110000000
000000000001001001100010110011000000000010000000000000

.logic_tile 18 23
000000101010000000000110101000000000010110100000000000
000001000100000000000000001101000000101001010010000000
001000000000000101100011100000000000001111000000000000
100000000000000011000100000000001001001111000010000000
110000000001000000000000000000000001001111000000000000
010000000000100000000000000000001000001111000010000000
000001000000001000000110100000000001001111000010000000
000000001110100101000000000000001010001111000000000000
000010001000000000000000010000000000000000000000000000
000001001100000000000011000000000000000000000000000000
000000100000010000000000000000000001000000100110000001
000000000000000000000000000000001001000000000010000000
000010000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000010
000000000001000000000000001000000000010110100000000000
000000000000000000000000000001000000101001010010000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001110000000000000000000000000000
000000000001110000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000

.logic_tile 20 23
000000000001000000000010100101000001000000001000000000
000100001000100000000010100000001100000000000000001000
000000000000000000000010100111000000000000001000000000
000000000000101101000010100000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000111000010110000101001000000000000000000
000000100000000101000000000011000000000000001000000000
000001000000000101000010110000001001000000000000000000
000000000001010000000000000101100001000000001000000000
000100000000101111000000000000001101000000000000000000
000000000000000000000000010101100000000000001000000000
000000001110001111000011110000001111000000000000000000
000000000000000001000000000111100001000000001000000000
000000000000000000000011110000101001000000000000000000
000000000000000000000000010001100001000000001000000000
000000000000000000000011100000001001000000000000000000

.logic_tile 21 23
000010000001011000000010000000000000000000000100000000
000000001110100001000010110111000000000010000000000000
001000000000000011100000000011000000010110100000000000
100000001000000000000000001111101001100110010000000100
110000000000100000000010000011100000000000000100000000
110010000001001001000110110000100000000001000000000000
000000000000001011100010100101101100011110100010000001
000000000000000011000100001101001010010110100001100111
000000001001010000000000010001101010010110100000000001
000100000000101001000010100011001001110110100011000110
000000000000000011100010001101101100011110100010000100
000001000000000000100000000001101010101001010010100011
000001000000010001000110011101001010010111100000000000
000010000000000000000010000101101100101001010010100011
110000000010000000000000001001001011010000100000000100
000000000000000000000000000101011100010000010000000000

.logic_tile 22 23
000001001011011000000010110000000000000000100100000000
000000101100001111000011100000001001000000000000000000
001000000000001000000111000111001100000100000000000000
100000000000001011000100000101111110101100000000000000
010011000000000000000111000001100000000000000100000000
110011100000000101000100000000100000000001000000000000
000000100000001000000000000001001101010110100000100001
000000000000000001000000000011001101010110110000100110
000000000001001001000110000000000001000000100100000000
000000000000100011100111100000001000000000000000000000
000000000000000000000010101011001110001000000000000000
000000001110000000000100000101111001001001010000000001
000000000010001000000111000000001100000100000100000000
000000000000000001000000000000010000000000000000000000
110000000000000000000000010000000001000000100100000000
000000000000000000000011110000001111000000000000000000

.logic_tile 23 23
000000001010000101000000000000000000000000000100000000
000100000000000000000010000111000000000010000000000000
001000000000000000000000010000011010000100000100000000
100000000000000000000010100000010000000000000000000000
110000000000010111000010100000000000000000000100000000
010000000000100000100110100101000000000010000000000000
000000000000000000000111111101001001101100010000000000
000000000000000000000110001011111111011100010000000000
000000000000000000000011101111011111111011100000000000
000000000000000101000111101111011110100011010000000000
000000000000001001100110101001101111110110000000000000
000000000000000001100000000011111111111010000000000000
000000000001011001000110000001001101111000110000000000
000000000000100001100000001001011111111101110000000000
110000000000000001100010001011101100110010100000000000
000000000000000000000110001101001011110010110000000000

.logic_tile 24 23
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000001101010111000000000000
100000000000000000000000001001011100101011000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
110000000000000000000000000000001110000100000100000000
000000000000100000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000001110000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000010100000000000000000000000000000110000110000001000
000001000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000010000000000000000000000110000110000001000
000000000000100000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000001100000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000010101011001111000000000100000000
000000000000000000000100001011001100000001000000000000
001000000000000000000000000011111100000000000100000000
100000000000000000000000001111011110000100000000000000
110001000000100000000000000111101111000000000100000000
010010100000000000000000000111001101000000100000000000
000000000000000000000011100000011010001100000100100000
000000000000001101000100000000011001001100000000000000
000000000000000111100000000111011010101000000100000100
000000000000000000000010010000100000101000000000000000
000000000000001111000000011000000000100000010100000000
000000000000000111000011110101001100010000100000000000
000000000001000111100000000011101110101000000100000000
000000000000000001000011100000010000101000000000000000
000000000000001011100000000011111111010000000100000000
000000000100000111100000000111101110000000000000000000

.logic_tile 2 24
000000000001100011100110000011101011011111110000000000
000000001001110111100100001101001110010110100000000000
001000001000000000000011111001001101000100000100000000
100000000000000000000110001001001111000000000001000000
110000000000001000000110001101011100010011110000000000
010010000000001011000100000111011011110011110000000000
000010000001010000000011110111011110010110110000000000
000000000110100000000111110101101001110110110000000000
000001000000101111000010011101001110010011110000000000
000010101001000111000011010111011011110011110000000000
000000000000000101000110100000011000000011000000000000
000000000000000000000000000000011101000011000011100001
000001000000000000000010100011011011111100010100000000
000000100000000000000010100001011011111101010000000000
000000000000000011100010100111100000101001010000000000
000000000001000000000010000001101001001001000000000000

.logic_tile 3 24
000001000000010000000010111001001011001011110000000000
000010100000000000000010101101101100101011110000000000
001000000000001000000000000111011011001111010000000000
100000000000001111000000001001111010011111100000000000
010000000000000000000111001101101001011110100000000000
110000000000001101000000000011111011111110100000000000
000011100000100001000111100101111100001111010000000000
000001001101001101100010111001101100011111100000000000
000001001000110101000000000000001001100001010000000000
000010000100010101000000000011011000010010100000000000
000000100000001011000010100111111011011111110000000000
000001000000000111000000001001011110010110100000000000
000010101100101000000111101001011101001011110000000000
000000000000000101000100000011111011101011110000000000
000000000000001101000000001101101000011111110111000000
000010100000000111000000000011011110101011110001100101

.logic_tile 4 24
000000000000101000000010100000001111000011000000100000
000000001000000001000010110000011011000011000000000010
001010101110000000000011101011001111011111000000000000
100000000000000000000100001001011010111111000000000000
010010100001100000000111100001011101010111110110000000
110000000001110000000100000001111101110111110010000101
000110000000000000000111101001001110011110100000000000
000101000110001101000100001001111110111110100000000000
000000000100101000000010101001101110010110110000000000
000000000001010111000010100011101111111001110000000000
000000000000000000000111100011001111011110100000000000
000000000001010101000110011011011001111101010000000000
000000001110101000000110010111011000010110110000000000
000000001101000111000110011011011111111001110000000000
000010000000000000000000001011001111011110100000000000
000000000000100000000010101111011001111101010000000000

.logic_tile 5 24
000010101010000011000010010001001001001100111000000000
000000000000001111100010100000001100110011000000010000
000000000000000000000000010111101001001100111000000000
000000000000000000000011010000001010110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000011101000010110000001101110011000000000000
000010000000011000000000000001001000001100111000000000
000000000000000011000000000000101100110011000000000100
000001000000001001000111100101001000001100111000000000
000010000000000111000010000000101000110011000000000000
000000001000000000000000000001101000001100111000000000
000000000000001101000000000000101111110011000000000000
000001000000001000000000000111001000001100111010000000
000010100000001101000010110000001100110011000000000000
000100001100100101000000000000001000001100110000000000
000000000000010000100000001011001001110011000010000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000111010000000000000000000000000000
000000001000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000001000000000000000000000000000000000000
000001000100100000000000000000000000000000
000010000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000001001000000000000000000000000000000

.logic_tile 7 24
000001000000000000000111101000000001011001100000000000
000010001110001001000100001001001000100110010000000000
001000101001001111100000000000000000000000000000000000
100001000000001011100011100000000000000000000000000000
000001001100100111100111000011001100110111110110000000
000010000001000000000000000011101000110110110000000000
000000000000000101000000000001111001100011110000000000
000000000000000101000010101001011100010110100000000000
000000000000101011100110000000000001011001100000000000
000000001101010001100000000101001010100110010000000000
000000000000001111000110011011111101010000000000000000
000000000000000001000010001011011011000000000000000000
000000000000000000000000000001101111100010000000000000
000000100000000001000000001101001110001000100000000000
000000000000000111000111101111100000000000000000000000
000000001100000000100000000101100000111111110000000000

.logic_tile 8 24
000001000000100000000010011111101011100010000000000000
000010100000010000000011011111111001001000100000000000
001001000110000001100000010001000001011001100000000000
100010000100001111000011000000101101011001100000000000
000001001000001000000011101111011000111011110100000000
000010100000000101000010000101001111101011110000000010
000010000001001001000110010000001010010101010000000000
000000000100100101100110001111010000101010100000000000
000000001110001000000000001101000000000000000000000000
000010100001000001000000001101001100010000100000000000
000010000000001001100110000011101010110010110000000000
000000000110100111100111111111011001100001110000000000
000000000000000111000110011111111101101011010000000000
000000001100001101000010011011001000000111100000000000
000010000000000000000011101101101111111110100100000000
000000000010001001000010001101001010111101110000000010

.logic_tile 9 24
000100001000000101100011100001011001000010000000000000
000100001010001001000010011111011100000000000000000000
001001000000000000000010101111011001101111010100000100
100000000000000000000110011011111111011111110000000000
000010100000000000000111101001011011111111100100000001
000000000011010000000100001101011001111101010000000000
000000000001000000000110000000001100001100110000000000
000000000000100000000011110000011001001100110000000000
000001000001110111000010011011101100111110100100000010
000000001001010000000111111001001110111110110000000000
000000000110001001100010101001011110110010110000000000
000100000001011001000111100111111101010010110000000000
000011100001000001100110000111101000110010110000000000
000010000000100000100000001011011000100001110000000000
000000000000000000000010011011101010110010110000000000
000001000000000111000010000111111101010010110000000000

.logic_tile 10 24
000100000000100000000000000111100000101111010100000000
000000000001000000000000000000001111101111010000100000
001000001000001000000000000011011000110110100000000000
100000000000000111000000000101001111110000110000000000
000000000000101001100000010101011110101000010000000000
000000000000011111000010000101011100010110000000000000
000000000000011011000000001111111011101000010000000000
000000100000000001100000000101101111010010100000000000
000000000000001000000000001111011101101011010000000000
000000000000001111000000000001111010001011010000000000
000000000000010000000011100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000010000110000000000110010000000000000000000000000000
000001000110000000000011000000000000000000000000000000
000000000000001000000011110000011100111110100100000000
000000000001001011000111001101000000111101010000100000

.logic_tile 11 24
000010000000101000000000000011001100010111100000000000
000001000001011111000000000011011000000111010000000000
001010100101010001100111100000000000000000000000000000
100000000110000000000100000000000000000000000000000000
000000001100000000000000000000000000001111000100000000
000000000000000000000000000000001101001111000001000000
000010000001010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000001111100111010111011000010111100000000000
000000000000000111000110000001111110001011100000000000
000000000000000000000000000011000001001100110110000000
000000001010100000000000000000101000110011000000000000
000000000000000111100000010000000000000000000000000000
000000000001010000000011110000000000000000000000000000
000010000101000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000111100010100111011001010111100000000000
000001000000000000100011101011001101001011100000000000
001000000000000101000000001101011111000000010000000000
100000000010100000000000001011101011000000000000000000
010001000001001011100010000000000000000000000000000000
010000101100001111100000000000000000000000000000000000
000000000001000101000111110101101100011100000000000000
000001001010000000000010010011001010111100000000000000
000000000000001001000000010000000000000000000000000000
000001000000000001000011000000000000000000000000000000
000010100000001111000010001011111011101101010101000000
000001001000001111100110101111011100010100100000000011
000000000001000000000000001001011100110000010100000000
000010100000001111000000000011001010110001110000000001
000001000111000101100111011111111110101001010000000000
000000101010000101000111000111101001000110100000000000

.logic_tile 13 24
000000000000001101000110000001011111100000000000000000
000000000001001011000100000000001111100000000000000000
000001000001010001100110000001011001101001000000000000
000000000000000000100011101011011101001001000001000000
000000000000000000000010101011100000010110100000000000
000000000000000000000000001101000000000000000000000100
000010000100001000000111101000000001100000010000000000
000000000000101001000110101101001000010000100000000000
000000000000000000000110001001111010101000000000000101
000000000000000000000000000111001011001000000000000000
000010101110010001100010000111101010101000000000000100
000000000000000000100000000000010000101000000000000001
000000000000000000000110000001100000101001010000000000
000000000000000000000100001111100000000000000010000000
000010100000001101100110100000000001001001000000000000
000000000111001101100000001001001000000110000000000000

.logic_tile 14 24
000101000000011000000110010000001001101010110000000000
000000100000001001000111100001011010010101110000000000
001000001100000101000011101111001011001001010000000000
100010000000000101000000001111111000010110100000000000
010000000000010000000010100000000000000000100110000001
010000001000010001000000000000001101000000000000000000
000011100000000011100111010001001100101100000010000000
000010100000000000100010101001001010001100000000000010
000000101100000001100110000000001000000011000010000100
000000000000000001000110000000011000000011000011100001
000000000000010000000000001000011000010000000000000000
000000000010100000000000001001001101100000000000000101
000000000000000001100110101011011010100001010000000000
000000000100000000100000001101011110010001110000000000
000000000000100000000000010001000000000000000010000101
000000000001010000000010011001000000010110100000100000

.logic_tile 15 24
000000000000001000000010101011111000101000000000000000
000000000000000011000110000001101101111000000000000000
001000000001001111100000000111111011000110100000000000
100000000000100001000000000111001111001111110000000000
000000101110001101000000000011001011100010110101000001
000001000000001001100010110000001100100010110000000000
000000100000000101100000000001001000101110000000000000
000000000110001111000000000000011111101110000000000000
000000100000000001100000011000011110010000000000000000
000000000000000000100011000111001111100000000000000000
000010100000001001100110000001011110000111010000000000
000000000000001011000000000000001011000111010000000000
000000000010001001100110000101101000000010100000000000
000000000000001001100110110101011110000001000000000000
000000000000001001100000010111011111011110100000000000
000000000000101011100011010000101100011110100000000000

.logic_tile 16 24
000000000000000011100110000000000001000000100100100000
000010000000000000000011100000001011000000000000000000
001100000001000011100000001000011100010000000000000000
100100000110100000100000000111001001100000000000000000
010010100000000001100000000001000000000000000100000000
010000000101010000000000000000000000000001000000000110
000000000000000000000010000000000000000000100100100000
000001000000000000000000000000001101000000000000000000
000000000000000000000110000111000000000000000100000000
000000000000000001000100000000000000000001000000100000
000000101100001000000011100101011101000000000000000000
000000000000000001000110001111011000000000010000000000
000000000000001000000000000000011100000100000110000000
000000000000001001000010110000010000000000000000000000
000000000101001000000000000011000000000000000100000000
000000000000001111000000000000000000000001000000000100

.logic_tile 17 24
000000000000001000000000000011111011110110000000000000
000000000000000101000010100000101010110110000000000000
001010000000000111100000010101000000000000000100000000
100000000000000000000010100000100000000001000010000000
110000000000001101100010011111101101010000000000000000
110000000000000011000010101001111100000000000001000000
000000000000001001000110101101001100000000000000000000
000000000000000011000000001011001110000001000000000000
000000100000000000000110001001101010000000000000000000
000001000000000101000000001101011000001000000000000000
000010100000001000000010110001011100101000000000000010
000001000000000001000011000000110000101000000000100000
000010101010011000000111100101000000000000000100000000
000000000000001111000000000000000000000001000010000000
110010100000001000000000001000000000000000000100000000
000000000100000011000010000111000000000010000000000001

.logic_tile 18 24
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111101011011110111110100010000000
110000000000000000000100000101000000101001010001000000
000000000000010111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000001
000000000000000000000000000000001101000000000010000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000010001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.ramt_tile 19 24
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000001001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000001101010000000000000000000000000000
000000000001010000000000000000000000000000
000000000111010000000000000000000000000000

.logic_tile 20 24
000000000000000000000111100000001000111100001001000000
000000000000000000000111100000000000111100000000010000
001000000000000000000000011001101000111001110000000000
100000000000100000000011110101111010111010110010000000
010000000110010000000110010000000001001111000000000000
110000000000101001000111110000001101001111000000000000
000000000000000000000110000001011110010100000000000000
000000000000001111000000000101111011100000010000000001
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000000000010110100000000000
000010000001010101100111010001011010010000110000000000
000001000010100000000110101001111010000000010000000000
000000000000001000000000000111000000010110100000000000
000000000000000101000000000000000000010110100000000000
110000000000000000000111101000000000000000000100000000
000000000000000000000000001011000000000010000000000000

.logic_tile 21 24
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001100000000000001000000
001000000001001111100111001111101101001111000000100001
100010000000101011000000000111101001101111000011000111
010010100000100101000111000111000000101001010000000000
110001001110000000100000000111100000000000000000000000
000010000000001101100000001101011011101110010000000000
000001000000001111000000001111001010101101010000000000
000000001100000000000011101001011000101000010000000000
000000000000000101000010110001101101000000100010000000
000001000000011000000000000000000000000000100100000000
000000000000001011000000000000001101000000000000100000
000000000000000001000000000000001110000100000100000000
000000000000000001000010100000000000000000000001000000
110000000000000000000110010000001110010100000000000000
000000000110000101000010111111000000101000000000000000

.logic_tile 22 24
000000000000010101000110010000011000000100000100000000
000000001010000000000011110000010000000000000000000000
001000000000000000000011100001011000010111110000000011
100000000000001111000100000000100000010111110011000101
110000000000000000000000001000001000101000000000000000
010000001110001101000000000011010000010100000000000000
000000100000000000000110111011001111111111110000000000
000000001100001101000010000111001011111001010000000000
000010100010101000000000000001011101110100000000000000
000000000000000111000011100111011111010000000000000000
000000000000001000000010000000000001000000100100000000
000000000000000001000000000000001111000000000000000000
000000000000100111100000000111000000000000000100000000
000000000001010111000000000000000000000001000000000000
110000000000001000000110111101101000100011110010000101
000000000000000101000011010101111010000011110010000000

.logic_tile 23 24
000000000110000101000000000000011000000100000100000000
000000000000000000000011100000000000000000000000000000
001000000000000111100010110001101101000011000000000000
100000000000001001100011011111101010000010000000000000
110000000000001111100010011001101110101111010000000000
010000000000000001000110000111111010011111110000000000
000000000001010011100000010000011000000100000100000000
000010000000100001100011110000000000000000000000000000
000000000000001001100010000011001110101111010000000000
000100000001010111000011110111101001000010100000000000
000000000000000000000000000000000001000000100100000000
000000001110000000000000000000001011000000000000000000
000000000000001101000110101101001100010001100000000000
000000000000001011000010100101101111100001010000000000
110000000000000111000000000111001010101001110000000000
000000000000000000100000000001011010010101110000000000

.logic_tile 24 24
000000000000010000000110011101101011010110000100100000
000000000000000000000010000011101011000110001010100100
001000000000000011100000001001001010001100110000000000
100000100000001101100000000001110000110011000000000000
110000000000001000000110011101011010000011000110100000
010000000000000001000010000011111110000011111000100000
000000000000001111100110010011111101000110000110000001
000000000000000001100010001001101010000110101000000001
000010000000000001100000001011011111011100000000000000
000011100000000000000011110001011100001100000000000000
000010000000101000000000010000000000000000000000000000
000001000001011011000010000000000000000000000000000000
000000000001010011100000001000000000000000000110000110
000000000000000000000000000101000000000010000000000000
110001000000000000000000001001111101010000110000000000
000010101000001101000011010111001111000000110000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000100000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000000000000000000000001010000100100100000
000000000100000011000010101111001110100000010010000011
001000000000000111100011000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110000001110000111100000000000000000000000000000000000
010000000000000011000010110000000000000000000000000000
000000000000000101000011010101011011001110000000000000
000000000000000000000010000101011011001111000000000000
000000000001010000000000000001100000010000100000000001
000000000000001111000010000011101000000000000000000000
000000000000000000000110100111100001100000010100000000
000000000000000000000000000000001011100000010000000001
000000000000001000000110000001101110101000000000000000
000000000000001011000000000000000000101000000000000000
000000000000000011000000000101101001000010000000000000
000000000000000000100000001101011101000000000000000000

.logic_tile 2 25
000000000000000111100011111011011001111001100000000000
000000000000000000100111111011011011110000010000000000
001000000000000000000110010001100001100000010100000010
100000000000000000000110100000101111100000010000000000
110010100000000000000110001101101011101000000000000000
110000000000100001000010001011101011011100000001000000
000000000001000111000010110011111110111001110000000000
000000000000101111100111110111101101010100000000000000
000000001100000111100110111001001011000000010000000000
000001000000000001100010111011111011000110100000000000
000010100000001111100000000011001010001111110000000000
000000000000000001000011100001111010000110100000000000
000000000100001000000111010111011111110011110000000000
000000000000000001000010110011101100010010100010000000
110000000001011101100000011001011011000001000100000000
000000000000100111000011000011101010000000000000000000

.logic_tile 3 25
000000000000100101000000000101101010011111110100000100
000000001011000101000010100101101000101111010001000111
001001000000001101100000001000011011010010100000000000
100010000000001111000010111011011110100001010000000000
110000000000001101000111101101101010010110110100000000
110000000000001001100010110011001011111111110011100100
000000100100000111000011110001111000011111100110000001
000001001101011101000011000101101101111111100000000001
000001000000001001100110010001001011011111110100000110
000000000000001001000111100111001110011111100011000000
000000000000001000000011100101101100011111110111000001
000000000000001001000010011101001010101011110010000001
000100100001010111000011100101011000010111110101000101
000100000000100000000000001001001101111011110010100111
000000000000001011100110000111111100111111110111000100
000000000000001101000100000011111010101101010000000001

.logic_tile 4 25
000000000000001101000010101101011110111110100100000100
000000000000101001000011100011001101111101110011000001
001000100001000101000011110111101110011111110110000001
100001000000101001100111010111111010010111110000000001
010000000000100001100111011001001011010110110100000100
010000000001010101100010100111101010111111110010100001
000010100001010001100010100101000000001100110010000000
000001000000100000100111110000101011110011000000000000
000000100000101000000000000001001011011111110111000100
000000000000011011000010000001001000011111100000000010
000000100001101001100000011101101010011110100110000010
000000000100100111100010010011101010111111110010100101
000000000000000001000110001101111000000000100000000000
000000000000001001000100001001111100000000000001100010
000000000000001101000111001011101110011110100100000000
000000001010001001100000000001101010111111110001000110

.logic_tile 5 25
000000000000110001100111000111001011001111110100100101
000000000000111001000110101001011100011111110010100000
001000000000000000000000000101100001001111000000000000
100001001100000101000011101001101100000110000000000000
110000000000000011100010101111011110001111110110000001
010000000000001101000110110001011111011111110010000100
000010100000000001000111011111101100011111110110000001
000000000100000000000011001011001000011111100011000000
000000000000001000000010110111101111010110110110000011
000000000000001001000111110001001010111111110010100001
000010101000000001000010000101001010011111110100000101
000001001010001101100110111011011110101011110010000100
000001000000101000000010001101001111011111110100000100
000000100000011001000110111001001111011111100010100011
000000000011001001100110011011011100001111110100000101
000000001010001001100110011101011111011111110010000110

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000100000000000000000000000000000000000000
000101000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010000110000000000000000000000000000000
000000001011000000000000000000000000000000
000000000011000000000000000000000000000000
000000001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000110000000000000000000000000000
000000000000110000000000000000000000000000
000001100001010000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 25
000010000001010000000111000101011001100001010000000000
000011101111110000000000001011111010100000000000000000
000000000001000000000111000000000001001111000000000010
000000000000100000000100000000001010001111000000000000
000000001000100011100000000000011110000011110000000000
000010001111010001100011110000000000000011110000000001
000000100000000001000111000101100000010110100000000000
000000001000000001100000000000100000010110100000000100
000001001000011000000000000101000000010110100000000100
000000100001111101000010100000000000010110100000000000
000000000000000000000000000000000000001111000000000100
000000001000100000000000000000001001001111000000000000
000001001010000000000000000000000000010110100000000100
000000100000010000000000000011000000101001010000000000
000000100000001000000000000000001010000011110000000100
000011100000001101000000000000000000000011110000000000

.logic_tile 8 25
000001001010001101000010101001111100110011000000000000
000010000000001001100011100011001100000000000000000000
000000000001000111100010110101101000001000000000000000
000001001001100000100111101011011010000010000000000000
000001001010101001100010101111011010100000000000000001
000010000001010111000100000111001111000000000001000000
000010000000000111100111110111001101110011000000000000
000000000010100101000011110011011110000000000000000000
000011100110010011000110000000001000000000010000000000
000011000000101001000011110001011010000000100001000000
000000101011000011000111000001111011101000000000000000
000011100000100111000111110001111111100100000000100000
000011100000001111100110101001111101101001000000000001
000011100000001111100000001101111101010000000000000000
000000100000000001100111001111101011101000010000000000
000000001000000001100011111101111111000100000000000000

.logic_tile 9 25
000010001100001001100000010001001100111111100100000100
000001000001010101000010001001011111111101010000000000
001100000001001011100011100101111000010101010000000000
100101000000000111000011110000110000010101010000000000
000000001010000000000011111011111000100011110000000000
000000001100000001000011101001111110101001010000000000
000000000000000001100011111101111111000000000000000000
000000000010001001000010001101011110000000010000000000
000010000001010011100010001011011001110011000000000000
000011100001110000000100000001001100000000000000000000
000000001000000000000010000001001010001000000000000000
000000000000100111000000000111011000000001000000000000
000010101010010011100010000000011011001100110000000000
000000000001101001100000000000001110001100110000000000
000000100001011111100011000000000000011001100000000000
000000000000000001000000001101001010100110010000000000

.logic_tile 10 25
000000000000011011000011101111000000000000000000000000
000000000000000001100000001011000000111111110001000000
001010000000000000000010000111111010111111110100000100
100000000000000000000111101011100000111101010000000000
000000001100000000000000011111011001101111000000000000
000000000000000000000010001001011101010110100000000000
000000100000000001100111001101111100101011010000000000
000001001011000000000100001001101000001011010000000000
000011100000000000000110000000011100000011110000000000
000010001100000000000000000000000000000011110000000000
000000000000001111100111100011100000000000000000000000
000000000001001111000111110001001001001111000000000000
000000000000010000000010100000011100000011110000000000
000000001111001001000100000000010000000011110000000000
000000000110000000000111000001001110111111100100000010
000000000000000000000000001101011001111101010000000000

.logic_tile 11 25
000010000000000000000011100000000000001111000000000000
000001100000100000000100000000001101001111000000000000
001000001000000000000000000000000000001111000000000000
100000000110001001000000000000001111001111000000000000
010000000000000111000111100000000000001111000000000000
110010100000001001000000000000001111001111000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000110100000000111110101001111101101010111000000
000001000000010000000011100101001000010100100000000000
000000000000000000000000010000000000001111000000000000
000000000110000000000011100000001101001111000000000000
000001100000001000000111100000000000000000000000000000
000010001000001011000111110000000000000000000000000000
000000000000010000000000000000000000001111000000000000
000000000000000000000000000000001001001111000000000000

.logic_tile 12 25
000000000000000011100010001111001011111000100110000000
000000000110000000100010000011001111111100000000000011
001000000000100000000000000011111011111000100100100100
100001000110010000000000000111001100111100000000100001
010000000000101000000111100000000000000000000000000000
110001001101000011000100000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000001000000000000001111011011101101010111000000
000100001000100000000000001011001100010100100010000001
000000100000001001000000000111000000100110010000000000
000000001000000011000011111001001000010110100000000000
000000000000001101100010011001001110111110100000000000
000000000000000011000011100111010000101000000000000000
000000001010011101000010001001001110001001000000000000
000001000011000101000000000111111111001110000000000000

.logic_tile 13 25
000000000001000000000110000001100000010110100000000000
000100000000000000000110101001101100100000010000000000
001010000000001000000110000111001100111101010100000000
100000001000001001000100001111110000010110100001000100
000001000000001000000000010101001111000111000000000000
000010000000001111000011011011001010001111000000000000
000010000000000101100110000000011010010000110000000000
000000001000000000000100001011011110100000110000000000
000000000001000000000110100000001011110000000000000001
000000000000100001000110100000011000110000000000000000
000000000100001000000000000011100000001001000000000000
000000000000101011000000000000001001001001000001000000
000000100000001001000110010001100000100000010010000000
000001000000000001100110000000101100100000010000000000
000000000000000000000000000000001111110000000000000000
000000000000000000000000000000001001110000000010000000

.logic_tile 14 25
000000001100000011100110000101111110101011000000000000
000000100000001101100110110000101011101011000000000000
001010000001010001100010101011000000000000000000000000
100000000000000101000010100101000000010110100000000000
000000001000000000000010100001011111100010110110000100
000000000000000101000110110001111001010010100001000100
000000100001001111000110111101101110000000000000000000
000001000111110101000011010011101011000000100000000000
000000000000001001000000000001101101111000110110100100
000100000000001101000010011001001101110110110010000000
000000000000001111000000011101111110001110000000000000
000000001011001001100010101001001110001111000000000000
000000001110111001100000000000000001100000010000000000
000000000001111001100000000001001100010000100000000000
000000000101010101100000000011011000011101000000000100
000000000000001111000010100001101010101001000000000000

.logic_tile 15 25
000000000000000000000010000000011000011101010110100000
000000001110000101000100001011001010101110100000000001
001000000000100101000111100000001100100000000000000000
100000000111010101100110101101011001010000000000000000
000001000000000101000110111101100001010110100111000000
000000100111000000100011001001101010101111010000000110
000000000000001101000110000001001101101000000000000000
000000000000000111000010110011001111101100000000000000
000010100000000011100000000101011011000000010000000000
000001000110001101100010111011101100000000000000000000
000001000000001000000000000101111001000011000000000000
000010100000001001000000001111101001000001000000000000
000000000001000001000000010111101011000111000000000000
000000000000100001000010101101011011001001000000000000
000000000000101111100000000111011110101011110000000000
000100000001011001000010000111000000000001010000000000

.logic_tile 16 25
000010000001010001100000011111100001101111010000000000
000101000110101101000010001101101110001001000000000000
001000000000001111000000000001001111010110100000000000
100000000001010001000000001011101100010100010000000000
110000000000001111100000000011011010010100000000000000
010000000000001001000000000000110000010100000000000000
000000000100001000000111010111011101000000110010000000
000000000000000101000011100001111101010000110000000000
000000000000000001100111100101011100001100000000000000
000000000000000000100010000111011000101100000000000000
000000001110000101100010110101000000000000000110000000
000000000000000000000111000000000000000001000000000000
000001101111001111000011100001111011000010110000000000
000001000110000001100000000000001000000010110010000000
000000000000110111000000000001001110010000110000000000
000000001010110000100010000111001100010000100000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000100000100
000000000000000000000000000111000000000010000010000000
001000000000000001000111100000000000000000000100000000
100000000000000000100100001011000000000010000000000010
010010100000000001000010100011100000000000000100000100
110001000000100000000100000000100000000001000000000000
000000000000000000000010000000000000000000000100000000
000001000000000000000000001111000000000010000000000001
000000000001011000000010000000011000000100000100000010
000000000100000011000100000000000000000000000000000001
000010100000000000000111001101100000101111010000000000
000001000000000000000000001001101110001001000000000000
000010100001001111100000000000000000000000100100000000
000001000000100101100010000000001100000000000000100001
110000000000000000000000000000001010000100000100000110
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000001111111010010010100110100000
000000000000000000000000000101101011010001110001000010
001000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000010000000011100001101110001100110100100000
000000000000000000000000000000010000110011000000000000
000000000000001101100111000000000000000000000000000000
000000000000001011000100000000000000000000000000000000
000010100000001011100000000011000001100000010000000000
000001000000001001100000000000001011100000010000100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001011010000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000010000000001000000000011011000001011111100110000001
000000000000000111000011110101001110001111000000100000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000010000000000000000000000000000
000000100000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000001000000000001100000000001100000000000000100000000
000010000000001001000000000000000000000001000000000001
001010100000010011100000010000001100001011100000000000
100000000110101101000011101101001110000111010000000000
110000000000000000000000011111111110101101010000000000
110000000000000000000011110001011000101110010000000000
000000000000000000000000000001100000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000001001000000000001011101001101010000000000
000000000010000101000011100000001101001101010000000000
000000000000000001000000010000000000000000100100000000
000000000110000000000010000000001100000000000000000000
000000000000001000000011100000000000000000100100000000
000000000000001011000000000000001101000000000000000000
110000000000101000000000001000000000000000000100000000
000000000000000001000010000101000000000010000000000000

.logic_tile 21 25
000000000000001111000110111000000000000000000100000000
000000001000001111100011011011000000000010000000000000
001000000000000101100000000101000000001001000000000000
100000001100000000000011111111101001101111010000000000
110000000000000000000110000001101100010100110000000000
110000000000000000000000000000011001010100110000000000
000000100000000001100111100101111011010111000000000000
000001000000000000100000000000011111010111000000000000
000001000000001111100111000001011110101000010000000100
000000000000000011000110111011001000001000000000000000
000000000000000000000000000000001100110000000000000000
000000001010000000000010010000001110110000000000000010
000000100000000000000111100000001100000100000100000000
000001000000000001000110000000000000000000000000000000
110000000000000000000000010000011000000100000100000000
000000000000001001000010000000010000000000000000000000

.logic_tile 22 25
000000000000000111000110000001000000000000000100100000
000000000000000000000010100000000000000001000000000000
001000000100001101000110111001001111010100110000000000
100000000000000111100011101101101111000000110000000000
010000100000000000000111010000000001000000100100000000
110000001110000101000110100000001111000000000000000000
000000000000000111100000011011001101110001010000000000
000000000000000000000010001001011100110001100000000000
000000001110000001100000000000011110000100000100000000
000000000000001101000011110000000000000000000000100010
000001100000000001100000010011101100100001010000000000
000000000000000000000011000111111010110101010000000000
000000000000000111100000001101001001000100000000000000
000000001000000001000000000101111000001110000000000000
000000000000000000000010001001101110111011100000000000
000000001100000001000011100001101100010001000000000000

.logic_tile 23 25
000000000001001000000110010101000000000000001000000000
000100000000001001000111110000100000000000000000001000
001000000000000000000110100111100000000000001000000000
100000001110000000000010100000001001000000000000000000
010000000000000000000000010111001001001100111000000000
010000000000000000000010010000101110110011000010000000
000000000000000001000000000011101001001100111010000000
000000000000000000100000000000101100110011000000000000
000001000000000000000000001000001000001100110000000000
000000100000000000000000000111001000110011000000000000
000000001000000111100000010101100000000000000100000000
000000000000000000000010100000000000000001000000000000
000000000000000000000000011001100001101001010000000100
000000000000000000000010101001101101100110010000000000
110000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000010000000000111100010110000000001100000010000000000
000101000000000000100010000111001100010000100000000100
001000000000000000000000000011001100001000010110100100
100000000001000000000011100000101100001000010011100111
010000000000000000000111100101101111010110000110100001
110000000000000101000110100111111110000110001001000000
000000000000101000000000000001011100000010000000000000
000000000000001011000010101101111010000000000000000000
000000000000001001100111110000001000000000110000000000
000000000000000001000011000000011111000000110000000000
000000000000001000000000011111011100000001000000000000
000000000000000001000010000101001000010110100000000000
000000000000000011100110011000000001001001000100000000
000000000000000000000010001001001111000110000000000000
110001000000000001100110010111011101101110000000000000
000000000000000000000010001011001111101111010000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000010100000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000010000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000111100010000001011110000000010100000000
000000000000000000100110011001011010000000000000000000
001000000000000101000000000101101001000000000100000000
100000000000000101000000001001011111001000000000000000
010000000000000001000010100001011110000000000100000000
110000000000000000100100001001011010000001000000000000
000000000000001001100010101101111101000010000000000000
000000000000000111000100001011111000000000000000000000
000000010000000000000000000111111100000100000000000000
000000010000000000000000001001101010000000000000000000
000000010000000001000110011000000001100000010000000000
000000010000000000000010000011001010010000100000000000
000000010000000000000000001000000001100000010100000000
000000010000000000000000000101001000010000100000000000
110000010000001001000000000000011111110000000110000101
000000010000000001000010010000001110110000000010000011

.logic_tile 2 26
000001000000001101100000011101011110101000000100000000
000000100110000101000011011111000000000000000000000000
001000000000001000000010101001000000010110100010000000
100000000000000001000000000011000000000000000011000110
010001000000111101000110110111111010000010000000000000
010000100000001111000010000001111100000000000000000000
000000000000000000000000010000000001000110000010000000
000000000000000000000010000001001001001001000011100001
000000010000101000000000000001011100000010000000000000
000000011011000001000010111011001010000000000000000000
000000110000000101000110000101011001100000000000000100
000001010000001101100100001101101101000000000000000000
000100010001010000000000001101000001100000010100000000
000100010000000000000010110011001111000000000000000000
000000010000001001100011100101011111000010000010000001
000000010000001001100110111111001011000000000000000011

.logic_tile 3 26
000010100000000001100111010111101111010110000000000000
000000000001010000100111010111101010111111000000100000
000000000000001000000010110011111011010010100000000000
000000000000000011000111010101101100110011110000000000
000000000000100101000010101111111001000111010000000000
000000100001011101100100001001111010010111100000000000
000010000000001011100110100101001100101001110000000100
000000000000001011000010001111001001101000100000000000
000000010000001000000000011111111101010110110000000000
000000010000001011000010110101111000010001110000000000
000000010000000101100110011001001101011110100000000000
000001010000000000100011010111111111101110000000000000
000001010000101111100000000101111111000111010000000000
000000110001011101000010011101011010101011010000000000
000000010000010000000000010011011011000000010000000000
000000010000000111000011010001011011000010110000000000

.logic_tile 4 26
000000000000101000000000011011011011001011100000000001
000000000001011001000011000111011100010111100000000000
000010100100000001100110000111011010001011100000000000
000000001110000000100111100011001010101011010000100000
000000000000000101000000000101101101010110110000000000
000001000000001101100000000101101001100010110000000000
000000101001010101100010111001011110011111110000000000
000000001100000000100111110001111101101001010000000000
000001010000000001000011110011101100001111010000000000
000000110000000000000110111001011000011111100000000000
000000010110011111000000001101111010001011100000000000
000001010000001011100000000111101100010111100000000000
000000011110000011100000000011011001001011110000000000
000000010001011001100000001001111111010111110000000000
000000010000001011000111000011011010001011100000000000
000000010000001101000000000011101110101011010000000000

.logic_tile 5 26
000000000000100011100111001001011101000111010000000000
000000000001011001100011111111001001010111100000000000
001000100000000001100000010111001100101001010110000010
100001000100000000000010110011010000101010100001000000
010000000000000000000000000001011011010010100000000000
010010100000001111000000000011011110110011110000000000
000000000001010000000010010001111100010110110000000000
000000000000010000000010110001111101100010110000000000
000101010000101111000010000101000001100000010010000000
000100110001011011100010010000001001100000010000100000
000000010001000111000010000111000001000110000000000000
000000010100100000000010110111101101000000000000000000
000000010110000001000011000000011001000100000010000001
000000010011000001000000000001001011001000000000100001
000001010000000011000010000011000001111001110110000001
000000110000001001100000001001101110010000100001000001

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010100000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000010011010100000000000000000000000000000
000001110001010000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000
000001011100000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011010000000000000000000000000000000

.logic_tile 7 26
000001000000010000000000000000011000000011110000000000
000010000001110000000000000000010000000011110000000000
000000000100000000000011100000001100000011110000000000
000000000000001101000010110000000000000011110000000000
000000100000100000000000000000001010000011110000000000
000001001101000001000000000000000000000011110000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001101001111000000000000
000010111101001101100000000000001100000011110000000000
000001110000000011100000000000000000000011110000000000
000000010000000011100010011011111001101000000000000000
000000010000000000100011110011101110010000100000000010
000110111000100000000000001111111101101000000000000000
000101010001000000000000001001101101011000000010000000
000000010000001000000111010000011110000011110000000000
000000010010000101000110100000010000000011110000000000

.logic_tile 8 26
000000000110101000000111100101000001000000001000000000
000000000001010011000100000000101010000000000000000000
000000100000000001000111000011101001001100111000000000
000001001010100000100100000000101011110011000000000000
000000000000000000000000010011101000001100111000000000
000000000000000000000011100000001000110011000000000000
000001101000010111100000010011001000001100111000000000
000010001010000000000011010000101001110011000000000000
000001011010100000000111110011001000001100111000000000
000010111101010011000111100000101111110011000000000000
000010010000010011100000010011001000001100111000000000
000000011010000000100011000000001110110011000000000000
000001010110001001000011100001101001001100111000000000
000010010000000111100100000000101110110011000000000000
000000110000000111100000000111001001001100111000000000
000001010110100000100000000000001000110011000000000000

.logic_tile 9 26
000000000001000000000111101101011110101011110100000100
000000000000100000000000001001011111101111110000000000
001010100000000001100111000011100000111111110100000100
100010100100000111000110101111000000101001010000000000
000010000001011000000000010101111100101000010000000000
000001000000100111000011111011001111100001010000000000
000000000000101101100010110101111111100000000000000000
000000000100010001000011011101001001111000000000000000
000100010000000000000000001011111100101011010000000000
000100010000010000000010000001101101001011010000000000
000000010000011111000111100011111001110110100000000000
000000010110000011000010011001101101110000110000000000
000000010000100001000111110011111011101111000000000000
000000010000010000000110000111111111101001010000000000
000010010000001001000111011111011011110110110100000010
000000011000000111100110000001111110111101110000000001

.logic_tile 10 26
000010100000011001100010000101100000000000001000000000
000001000000101011100010010000001101000000000000001000
000000000000000000000110000001100001000000001000000000
000000001010000000000110100000101011000000000000000000
000000000000001000000110010111100000000000001000000000
000000000000001001000110010000101011000000000000000000
000000000000000001100000010111000000000000001000000000
000000001100000101100010110000101000000000000000000000
000010010110000000000000010001100000000000001000000000
000001010111010000000011100000101000000000000000000000
000000010000000000000000000001000000000000001000000000
000001010010000000000000000000101011000000000000000000
000001010111010000000111100101000001000000001000000000
000010110000100000000100000000001110000000000000000000
000000010000000011100000000101100000000000001000000000
000001010000000000100011110000001001000000000000000000

.logic_tile 11 26
000000000000000111000000000011100001000000001000000000
000000100000100101000000000000101100000000000000001000
000000000000000001000111100011100001000000001000000000
000000000100100000100100000000101000000000000000000000
000000001110000101000010100001000000000000001000000000
000001001110000000000010100000001011000000000000000000
000010100000001101000010100101000001000000001000000000
000000100000101111000000000000001001000000000000000000
000000010000000000000111000101100001000000001000000000
000000010000000000000000000000001011000000000000000000
000000010000001000000111110111100000000000001000000000
000000011000001001000110010000001011000000000000000000
000000010000000000000000000111100000000000001000000000
000000010000000000000000000000101000000000000000000000
000000010000000011100000000101100000000000001000000000
000000011010100000000010000000001101000000000000000000

.logic_tile 12 26
000000000000001001100011101000001101100011010000000000
000000000000001011000000001001001010010011100000000000
001000000000001001100011101111101100010110110100000000
100000100000101011000010010001101110000000110000100000
000001000000001000000010000111111000000111010000000000
000000100001011001000100000001111011010111100000000000
000000100010010111100000001101111000111110100000000000
000001000000000000100000000111000000101000000000000000
000010010000000101100110001011001111010110000110000000
000001010000000001000010100001101111101110000000000010
000000110000000000000000000101101100111110100000000000
000000010000100000000000000001000000101000000000000000
000001010000001000000000000001000000010110100010000000
000010111000000101000000000000100000010110100000000000
000000010001001000000110010000001100110000000000000000
000000010000000001000011000000011010110000000000000000

.logic_tile 13 26
000001000000010000000010100111000001101001010000000000
000010100000001111000010110101101001100000010000000000
001000000000101011100111001001011000101111010100000100
100000000000011011000110101011101010011110100001000000
000001000000001011100000000001101110000000000000000000
000000100000000101000000001011000000010100000000000000
000000000100000000000000000001111111101001000000000000
000000000000000101000010111111101111000110000000000000
000000010000001000000111111101100000010110100000000000
000000010000000101000011001111100000000000000000000000
000000010000000000000110011111001000001011100110000000
000000010000000000000011001111111001001001010000000000
000000010010000001000110011101111000010000000000000000
000000010000000001100010101011011000101001010000000000
000000010000000001000110010011001110101001000000000000
000000010000000000000110011011001010000001000000000000

.logic_tile 14 26
000010000000001001100000011000011101010000000000000000
000001000000001111000010001111001011100000000011000011
001000000000000001100110000001111011101011010101000100
100000000000000000000010100101101111111111110001000000
000000001010000111100000001011100000000000000000000000
000000001010001101000000001111000000101001010001000100
000000000001001101000010011001011101101001010110100000
000000001010100101100011010111101010111111100001000000
000000010000000101000000001011101100111111000110000000
000000010000000001100000001011101000111101000010000110
000010110000010001100010110001111011101011010100100000
000001010000000101100010100111101001111111110000000110
000000010111010000000000000001000000100110010000000000
000000010100001101000000000101001100010110100000000000
000010110001011000000111011011000001101111010000000000
000000010000100101000010001101001000000110000000000000

.logic_tile 15 26
000010000000000000000000010011000000000000000100000100
000000000000001001000010100000100000000001000000000000
001000000001010000000110011001001111000010110000000000
100000001000000000000111001101001001000010100000000000
110000000001001111000011110000011110101000000000000000
010001001110001001000011000101010000010100000000000000
000000000000000000000010100101000001101001010000000000
000000000000000111000110111101101010010000100000000000
000000010110000001000011101111001110010110000000000000
000000010001010000000011111101011111010110100000000000
000000010000100000000000000001001110101011110000000000
000000010000001101000000000101111111001000000000000000
000001010000001001100110010000001110000001010000000000
000000010100001001100110001111010000000010100010000000
010000010001000000000000000001111100010110110000000000
100000010000110000000010110000101100010110110000000000

.logic_tile 16 26
000010001010000000000011100001000000101001010000000000
000001000000000000000010101001100000000000000000000000
001000000001000011100010100000011110000010100000000100
100000000100001101100100001101000000000001010000000000
000010000000000111000000001001101100010110100000000000
000000000000000000100010110001111110000010000000000000
000000000001000011100111000101100000010110100000000000
000000000100100000000000001101001100110110110000000010
000000010000010001000110001000001111100010110000000000
000000010000100000000011110101001011010001110001000000
000000010001000101000000000011000000010110100110000001
000000011010001111100000000000100000010110100000000000
000000010000001101000000011000001110001011100000000000
000000010000000111000011100011011010000111010000000101
000000010000000101000000001111011001100000000000000000
000000010000000000000000000011001000000000000010000000

.logic_tile 17 26
000000000000000000000000011001111010101000000000000000
000000000000000000000010000001011100101000010000000000
001000000000101101000000001001101110010100010000000000
100000000000000111100010111011001110010110100000000000
110000100000010000000000000011101111001001000000000000
110001000000000001000000000111101000001111010000000000
000000000000000001000000010001111010111110100000000000
000001000000000000000010100101100000101001010000000000
000010110000001000000000001101100000010000100010000000
000000010000000111000000000001101100010110100000100000
000000010000001000000111101000001000000001010000000000
000000010000000001000100000001010000000010100000000000
000000010000001111100110001000011000010100000000000000
000000011100000111100000000011000000101000000000000000
110010010000000000000000000000000001000000100100000000
000000010000001001000000000000001110000000000000000010

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000010001100000000000000000000000000000000000000000000
001000000000010000000000000000000000010110100000000000
100000000000100000000000001111000000101001010010000000
010000000010000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000010110001010000000000000000000000000000000000000000
000001010000100000000000000000000000000000000000000000
000000010001010000000000000000001110000011110000000000
000000010000000000000000000000000000000011110000000001
000000010000010001100000010000000000000000000000000000
000000010000000000100010010000000000000000000000000000
110000010000000000000111000000011110000100000100000000
000010010000000000000100000000010000000000000010000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010110000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000101000111001000000000000000000110000000
000000000000001111100111101111000000000010000000000000
001000000000000000000010100000000000000000100100000000
100000000000000000000000000000001110000000000000000000
010000000000000111000010100111111100100010010000000000
010000000000000001100100001101111110100001010000000000
000000000000000000000110000000000000000000100100000001
000000000000000001000000000000001001000000000000000000
000000010000000101100000001101001100010010100000000000
000000010000000000000000001101001000000010000000000000
000000010000000000000010001000000000000000000100000000
000000010000000000000000000101000000000010000000000000
000000010000000001000000010001011000001001110000000000
000000010000001111000011000000011010001001110000000000
110000010000000000000010110000000000000000000100000000
000000010000000000000010001111000000000010000000000000

.logic_tile 21 26
000000100000000101100010100000011000000100000100000000
000000000000000000000100000000010000000000000000000000
001000000000000000000010110000000000000000100100000000
100000001110000000000111000000001101000000000000000000
010001000000000000000010010000000001000000100100000000
110000100000001101000011110000001110000000000000000000
000000000000000000000011100001100000000000000100000000
000000000100001101000100000000100000000001000000000000
000001010000000000000011110000011010000100000100000000
000010010000000000000110000000000000000000000010000000
000001010000000000000000000000000000000000000100000000
000010011100000000000000001001000000000010000000000000
000001010000000000000000001001001010010110000000000000
000000110000000000000000001101011101000001000000000000
110000010000000111100000000000000000000000000100000000
000000010100000000000000000101000000000010000000000000

.logic_tile 22 26
000010000000000000000011110011011001100000010000000000
000000000000000000000011000101011110010000010000000000
001000000000011001000111010111111111000001000000000000
100000000000100111100010100000101011000001000000000000
010000000000000101000000000101001001101010000000000000
010000001100011101100010111011011001101001000000000000
000000000000001101100000000000000000000000000100000000
000000000000001111000010000111000000000010000000000100
000000010000001101100000010101100000000000000100000000
000000010010000001000010100000000000000001000000000000
000010010000000000000011100000011001101000110000000000
000000010000000000000100001101001111010100110000000000
000000010000000001100110110111011000000101010000000000
000000010000001101000010000111101100001001010000000000
110000010000000001000110011111011011101101010000000000
000000010100000000000010001001101101111110110000000000

.logic_tile 23 26
000000000000001001100010000000000000000000100100000000
000000000000001111100100000000001011000000000000000000
001000000001000101000111001000001010101100010000000000
100000000000100000000100000001001000011100100000000000
110000000000011101000011101001001001000000100000000000
110000000000100001100000001011011110100000110000000000
000000000000000001000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000010000001000000000000000000000000000000100000000
000000010000000111000000000001000000000010000000100000
000000010000000000000000000000011010000100000100000000
000000010000000000000011110000000000000000000000000000
000010010000000000000010000001100000000000000100000000
000001011100000001000000000000100000000001000000000010
110000010000000101100000000011011110111100010000000000
000000010000000000000000000001001010111101110000000000

.logic_tile 24 26
000000000000000101000000000000000000000000001000000000
000000001010000000100000000000001010000000000000001000
001000000110001000000110000011101011001100111000000000
100010000110000001000000000000001100110011000000000000
110000100000000101000011101111101001010010001000000000
010010000000000101000100001011001011001000010000000000
000000000000000001100010100111001000101001000100000000
000000000000000111000100000001101010000000100000000000
000000010000000001100110010011100000000110000000000000
000000010000000000000011010000001010000110000000000000
000000010100000001100000011101000001000110000110000001
000000010000000111000010001001101010001111001011100101
000000010001000000000110001000001101000001000000000000
000000010000100000000000000001011011000010000000000000
110000010000000000000000000011111010000010100000000000
000000010000000111000000000101101100000111010000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000100000000000000000001000000000000110000000000000
000000000000001001000000001001001110001001000011100001
001000000000000101000000011001011010100000000100000000
100000000000000000000010000111001110000000000000000000
010000000000000000000110000101111000101000000100000000
110000000000000000000000000000000000101000000000000000
000000000000001101000011101101100000111111110000000000
000000000000000001000010011101100000010110100001100010
000000010000000011000010001111101100000000000000000000
000000011000000000100100000011010000101000000000100000
000000010000000000000000001001011101000000000100000000
000000010000000001000000000111001000010000000000000000
000000010000000001100000001111101100100000000100000000
000000010000000001000000000011001000000000000000000000
110000010000000000000000001011111010000100000100000000
000000010000000001000000000111001101000000000000000000

.logic_tile 2 27
000000000000101101100000000011011000000001000100000000
000000000001001101000000000001001111000000000000000000
001000000000000111000000010011011000000010000000000000
100000000000001101000011010001011101000000000000000000
010010000000001011100110110011011010101000000100000000
110001000000001101000011100000000000101000000010000000
000000000000001111000010101001101110000000000000000000
000000000000000101000000000111001011001000000000000100
000000010000001001000010100101011101010000000100000000
000000010000000001000000001111001010000000000000000000
000000010001000001100000000101111111100001010000000000
000000011110100000100000000111101111110101010000000000
000001010000001001100111000011000000101001010100000000
000000110000000111000100000101000000000000000000000001
110000010000000101000000001001001111000000000100000000
000000011110000101100011110011011000010000000000000000

.logic_tile 3 27
000000000000101001000010001001111000101001110000000000
000000000001001011100100000101011101010100010000000000
000000000000001001000111011111101111111001010000000000
000000000000000001100110001011001001100110000000000000
000000001010000000000111100001011101101100010000000000
000000000000000000000110000001011011011100010000000000
000000000000000101100111001101111000101000100000000000
000000000000000111000100000101101001111100100000000000
000000010000000011000000001011011111111000110000000000
000000010001000000000010001101011111100100010000000000
000000010000000000000110001101111000101000100000000010
000000010000001111000100001111111011111100100000000000
000000010000000001000000010001101001111001100000000000
000000010000000000000010001101111111110000100000000000
000000010000000001000110001011111110100100010000000000
000000010000000000000111101001001111111000110000000000

.logic_tile 4 27
000001000000000001000010100111111010111001000000000000
000010100000000000100110111101101110111010000000000000
000000000000000000000111110111011010101000100000000000
000000000000000000000011000101001111111100100000000000
000001001110101011100111000001111010101001000000000000
000010101011000011100010000101111110111001100000000000
000000000000001001100010001101101000000111010000000001
000000000000000001000010000011111000101011010000000000
000001011110000001000010011101111000101100010000000000
000010110000000000000010000111111110011100010000000000
000011110000000001000110100111011001111000110000000000
000000010000010000100100001011011001011000100000000000
000001011100100001000000011001011100101101010000000000
000010110001010000000011011001111110100100010000000000
000000010000000011100000010011001110101001110000000000
000000010000000000000011000011101011101000100000000000

.logic_tile 5 27
000000000000000111000110000001100000010110100000000000
000000000000001101000010110000100000010110100010000000
000000000000000000000010110011101000001111110000000001
000000000110000000000011101011111110001001010000000000
000001000000001011100111001000001101010011100000000000
000010000000001011100110000101001100100011010001000000
000000100010000001000000000101001010110110010000000000
000001000000000001000000001111011000101001000000000000
000000010000100101100111000101011101010011100000000001
000000010001010000100000000000101100010011100000000000
000000010110001101100000000001001110010010100000000000
000000010000001111100010000111011010110011110000000010
000001010000000000000111001001001001101000000000000000
000000110000000111000011110111011001010000000000000010
000000010000000011100010000111111101010111000000000001
000000010000000000100100000000101010010111000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000011110000000000000000000000000000000

.logic_tile 7 27
000000000000000101000000010111100000000000001000000000
000010100000001001000011110000001000000000000000001000
000000000000000000000010100111001001001100111000000000
000000000000001001000000000000101010110011000000000100
000001000000000000000010100101001000001100111000000000
000010100000000101000010100000101110110011000000000010
000000100000000000000000000001101000001100111000000000
000001000000000101000000000000001110110011000000000010
000000010110010000000000000001101001001100111000000000
000000010000100000000000000000101111110011000000000000
000000010000000111100000010001001000001100111010000000
000000010000000000000011100000101000110011000000000000
000000011110000111100111100011101000001100111000000000
000000010000001111000100000000001011110011000000000000
000010110000001000000111000011101000001100111000000000
000000010000000011000000000000101010110011000000000010

.logic_tile 8 27
000001001010100011100000000001101001001100111000000000
000010000000010000000011110000001001110011000000010000
000010000000001111000111110101001001001100111000000000
000000000000001011100111100000001110110011000000000000
000000001000001111000111000101001001001100111000000000
000010101011011011000111100000101110110011000000000000
000000000000000000000010010001101001001100111000000000
000000000000001111000011010000001010110011000000000000
000000011110100000000000000101001000001100111000000000
000000010001000111000000000000001001110011000000000000
000000010000000000000000000101101001001100111000000000
000000011000000000000000000000101011110011000000000000
000000011000000000000000000001101000001100111000000000
000010010000010000000000000000101100110011000000000000
000000010000000111100000000101001000001100111000000000
000000010000000001100000000000101000110011000000000000

.logic_tile 9 27
000000000000011001000010010001011111101001000000000000
000000000000100101000110101101011111100000000000000010
000000000000001000000111010011111001101000010000000000
000000000000000101000110100001011101000100000000100000
000010000000000101100110101001011011101001000000100000
000001000000000000000000000001001111100000000000000000
000000100110001101100110110001011111100001010000000000
000001000000001111000011110001011001010000000000000010
000000111100000000000000000111001001101000000000000000
000000010000000000000000000101111111100100000000000010
000000010001000000000111101111101000110000010000000000
000000010000000001000010000111111001010000000000000010
000010110000000000000000001001011011101001000000000000
000001010000000000000010000101011111100000000000100000
000000010000000000000111100101111101101001000000000000
000000010000000001000010000001111101010000000000000010

.logic_tile 10 27
000000000000001000000000010011000000000000001000000000
000000000000001111000011100000001110000000000000010000
000000000000000000000000010111100001000000001000000000
000000000110000000000011100000101011000000000000000000
000000000000001000000000000101000001000000001000000000
000000100000000111000011110000101101000000000000000000
000000001000001000000000000011100001000000001000000000
000000000000001111000011110000001010000000000000000000
000000010000000111000000000111000000000000001000000000
000000010000000000000000000000001001000000000000000000
000000010001000000000011100111100000000000001000000000
000000011010101001000110010000001010000000000000000000
000000010000001001000000000111100000000000001000000000
000000010000000111000000000000001000000000000000000000
000000010100001001000010000001100001000000001000000000
000000010000000011000000000000101101000000000000000000

.logic_tile 11 27
000000000000000111000000000001000001000000001000000000
000000000000100000000000000000001001000000000000010000
000000000000000000000011110111100001000000001000000000
000001000000000000000010010000101001000000000000000000
000000000000000000000000010011100001000000001000000000
000000000000000000000011010000101110000000000000000000
000000000000000111000000000011100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000110000000000000110110011100000000000001000000000
000000011100000000000011110000001110000000000000000000
000000010000001111100011110101100000000000001000000000
000000010000000101100010100000001110000000000000000000
000000010000001101100000000101000001000000001000000000
000000010000000101000010000000101100000000000000000000
000010010000000101100110100011000000000000001000000000
000000010000000000000000000000101101000000000000000000

.logic_tile 12 27
000000000110000000000000000000001110000011110000000000
000000000000000000000000000000010000000011110001000000
001000000000000000000111000000011000000011110000000000
100000000000001111000100000000000000000011110001000000
110000000111000111000000000011101011001011110100000000
110000000000000000100010100000111011001011110001100000
000010000000000000000010000000000001001111000000000000
000001000000000000000000000000001001001111000001000000
000010110000000000000011100000000000010110100000000000
000001010000000111000100000011000000101001010001000000
000000010001000000000010100000000000001111000010000000
000000010000000000000000000000001101001111000000000000
000000010000000000000111010000000000010110100000000000
000000010000000001000111110101000000101001010001000000
000000010000000000000000000000000000010110100010000000
000000010000000000000000000111000000101001010000000000

.logic_tile 13 27
000001100000000000000010000011001010001000000000000000
000010100000001101000010100011111000000000000000000000
000000000000011101000010110001001100010000000000000000
000000000000000011100111011001011010110000000000000000
000001000000101001000000011101000000101001010000000000
000010100001001001000010010001100000000000000000000000
000000000000000000000011101101001001000010100000000000
000000000000000111000010000101011000000011010000000000
000000010000100000000010001101100001100000010000000000
000000010001000001000010001001101100000000000000000000
000000010000001000000000001011011001010000000000000000
000000010000001101000011111101111110110000000000000000
000000010000100111000000010011011001101000010000000000
000000010001000000100010110011111101010100000000000000
000000010000001000000000000111011010110010100000000000
000000010000001101000000000000011111110010100000000000

.logic_tile 14 27
000000000000000001100000010001001011111000000000000000
000000000000100101000010100111011001101000000000000000
001000000001001000000110111001101010101000000000000000
100100000000100001000011010101000000000000000000000000
000000000000100001000110000101001111101001010100100000
000000000001011101000010101101111111111111100001100001
000000101010000000000110101011101000000010100000000000
000001000000000001000000001001110000101001010000000000
000000010000001000000010110000011100101000000010000000
000000010010000101000111001011000000010100000000000000
000000010000000011100000000001001001110000000000000000
000000010000000000000010001011011110010000000000000000
000000111100101101000000010011101110011110100000000000
000001010001010011100010100000001101011110100000000000
000010110000000000000110011101101100010000000000000000
000001010000001101000010011111101010100000010000000000

.logic_tile 15 27
000000000000001011100000010101001010000110100000000000
000000000000001001100010011011101000000010100000000000
001000000000100000000111110011100000000000000000000000
100000000001011001000111111101001111100000010000000000
010000000000001011100010100101000001101001010000000000
010000000000001111000010101101001010001001000000000000
000000000000001101000010011001101111110011110000000000
000000000000000101100010101101101001010011100000000000
000000010000011011100000001001001010110100000000000000
000000010100001001000010110101001010101000000000000000
000011110000000000000000000000011110010100000100000100
000000010000000001000000000011010000101000000000000000
000000010000000001000000011101100001010110100000000000
000000010000000000100010010111001011001001000000000000
010000010000000111000111000001001100101000000000000000
010000010000000000100000000000000000101000000000000000

.logic_tile 16 27
000000000000000000000000011101011011000011110000000000
000000000000000000000010000001011010000010110000000000
001000000000001000000000000011011100101111000000000000
100000000000001011000010110000111111101111000000000010
010000000000000000000010000000001110000000110000100000
110000000000001101000000000000001111000000110000000000
000000100000000001100000010000011100110000000000000000
000001100000000000000010000000011111110000000000000100
000000010000001000000110010011000001001001000000000000
000000010000001011000011010000101111001001000000000000
000000010000000000000000000001000000000000000110000000
000000010000000111000010100000100000000001000001100010
000000010000001000000010010000000001001001000000000000
000000010000000001000011000011001001000110000000000000
110000010000000000000111000011111110000000100000000000
010000010000000000000000000000111111000000100000000000

.logic_tile 17 27
000000000000000000000010101101001100000001010110000000
000000000000000101000100000101001110000010110000000010
001000000000000000000000000000000000100000010000000000
100000000000000000000000000111001011010000100000000000
110001001010101101000110010000000000000000000000000000
110010000001000001000010100000000000000000000000000000
000000000000000101000110001111001010001001000100000100
000000000000000111000010101101011100001110000011000010
000000011010000011100000000011011111010000100100000010
000000010000000000100000000111001011010100100000100010
000000010000000000000000000000000001100000010000000000
000000010000000000000000001001001010010000100000000000
000000010000000001100011100011011110010000000100000001
000000010001010001100000000001011110010110100000100000
000000010000001001100000010101011110010100000000000000
000000010000000001000010000000000000010100000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000001100000000000000100000001
100000000000000011000000000000000000000001000000000000
110000000000001000000000000111000000000000000100000000
010000000000001111000010010000000000000001000010000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000100000010110100000000001
000001010000000000000000000000001010000100000100000000
000010110000000000000010000000010000000000000010000000
000010010000100000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000011100000000000000000000001010000100000100000000
000000010000000001000000000000000000000000000010000000
110000010000000000000110000000000000000000000000000000
000000010000000000000100000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000010110111011000111001110000000000
000000000000000000000111101001101101111101010000000000
001000000000000101000110000111101000010111000000000000
100000000000001101000000000000011001010111000000000000
010000000000001000000010001011011011011000000000000000
110000000000001111000111100001011100010100000000000000
000001000000000111000010011001011101111000000000000000
000000000000000000000111101111101110010000000000000000
000000010000000001000000010101000000000000000100000000
000000010000000000000011100000100000000001000000100000
000000010000000000000000000000011010000100000100000000
000000010000001001000000000000010000000000000000000000
000000010001011000000000000101111001000000100000000000
000000010000100111000010010000111010000000100010000000
110000010000000001100000000011101000000001000000000000
000000010000001111000010000101011110101001000000000000

.logic_tile 21 27
000010101000000111000011110001000000000000000110000000
000001000000000000100110100000100000000001000011000100
001000000000000111100010111011111000000001000000000000
100000000000000000000011100101011000101001000000000000
110000000001011111000111110000000001000000100100000001
110000100010100101000011100000001011000000000000000011
000000000000001011100011100101000000000000000110000001
000000000000001001000100000000000000000001000010000000
000000010110000001100000000101000000000000000110000000
000000010000000000000000000000100000000001000010000100
000010110000001000000000001000011001001110100000000000
000001010000001011000000001001011000001101010000000000
000000010110000000000111100101001100010000100000000000
000000010000100000000100001001001011100001010000000000
000000010000000000000000000101100000000000000100000000
000000010000000000000000000000000000000001000000000110

.logic_tile 22 27
000000000000000111100110100011111111000011010000000000
000000000000000000100000000000111111000011010000000000
001000000000001000000000000000000000000000000100000000
100000000000000101000011111001000000000010000000000000
010000000000000000000111001111101100010000100000000000
110000000000000000000100001101001101100010110000000000
000000000000000001100111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000010000000011100110011000000000000000000100000000
000001010000000000000110100001000000000010000000000000
000000010001011000000110000001111010010000000000000000
000000010000100101000010001011101000010110000000000000
000000010000000000000000001001001111000111000000000000
000000010000000000000010110011011111000001000000000000
110000010000001000000111010011100000000000000100000000
000000010000000111000110000000100000000001000000000000

.logic_tile 23 27
000000000001010000000000001011101111000000000000000000
000000000000100000000011100011101101000000010010000010
001010000000001001100010111000000000000000000100000000
100001000000000101100010001111000000000010000000000000
010000000000000000000000001001101101010000100000000000
010000000000000000000000000101111111100001010000000000
000000000000000001100010011101101101000001000000000000
000000100000000000000111100001111100010110000000000000
000010110001001000000110000000011110000100000100000000
000001010000000111000010000000000000000000000000000000
000000010000001101000010001001111111010000000000000000
000000010000000101000110110001011011110100000000000000
000000010000001000000000000000000000000000100100000000
000000010000000101000010000000001100000000000000000000
110000010000000000000110100011011000000010100000000000
000000010000000001000011111111110000101011110010000000

.logic_tile 24 27
000000000000001000000010100001001100101000010100000000
000000000000000101000100000111101000111100110000000000
001001000001000000000000010111100001001001000000100000
100000000100100000000010000101001011101001010000000000
010000000001011011100011100000000000000000000000000000
110000000000101011100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000010100000000000000000000000000000
000000010000000101000000000111101000010100100100000000
000000010000000000100000000000011110010100100000000000
000000010000000000000000001111100000100000010010000100
000000010000000000000000001101001010000000000000000000
000000010000000001100000000101001011010100100000000000
000000010000000000000000000101101111000000010000000000
110010010100001111000110000001100000111001110110000000
000000010010000001000000000000101001111001111011100110

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000010000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000110000000000000000000000000000110000110000001000
000001010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000001000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000000000000001000000001000000000
000000000000000000000011100000001111000000000000001000
001000000000000011100000000011000001000000001000000000
100000000000000000100000000000101000000000000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101000000000001001000001100111000000000
000000000000001101100000000000101111110011000000000000
000000000000000000000010000000001000111100001000000000
000000000000000000000110100000000000111100000000000000
000000000000000000000000010101100001001001000010000000
000000000000000000000010101011001010010110100010000010
000000000000100000000000011000011010000001010000000001
000000000001000001000010100101000000000010100010100000
110000000000000000000010101000011100001011000100000000
000000000000000000000011111111011110000111000000100010

.logic_tile 2 28
000000000000000000000000000011111111111101110100000000
000000001000000101000010100000101011111101110000000000
001000000000001000000000010001011101111101110100000000
100000000000000011000011000000011010111101110000000000
000000000000001000000110101011101010000010100100000000
000000000000001111000000000001000000010111110000000000
000000000000000101100010100000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000001100000101000010000000011010000011000000000000
000000000000100000100000000000011001000011000000000000
000000000000000001100110110101011010010111000000000000
000000000000000000000010100000101100010111000000000000
000000100000000000000000001011111011000010000000000000
000000000000000000000000001101101101000000000000000100
000010000000001011000000000111111000110000010000000000
000001000000000101000000000000011101110000010010000000

.logic_tile 3 28
000000001110010111100011110000000000000000000000000000
000000000001100000000111100000000000000000000000000000
001000000000001101000011101101011010101001000000000000
100000000000100111100000001001101111010000000000000000
110000000000101111100111001111011001111000000000000000
110000000001001111100000001101101101111110100000100000
000000000000000011100110110001011000100000000100000000
000000000000001001000011010001101010000000000000000000
000000000001010001100000001001001000000000000100000000
000000000000100000000000000001011010010000000000000000
000001000000000000000000000101100001100000010000000000
000010000000000000000011110011101011110000110000100000
000000000000100000000111110001011011010000000100000000
000000000001000000000011100101001000000000000000000000
110000000000000000000000001001101010000000010100000000
000000000000000000000000000101001000000000000000000000

.logic_tile 4 28
000000000000100000000010001011101000110000010000000000
000000000001000000000100001011111110110110110000000001
000000000000001000000000010001111110100001010000000000
000000000000000111000011001101011010110101010000000000
000000001100100001000010011011001011101101010000000000
000000000001010001000011010101011111011000100000000000
000000000000010001100110001101001111111000110000000000
000000000000001101000000001011111111100100010000000000
000001000000100001000010001011001111100100010000000010
000010101111001001000000001111101011111000110000000000
000000000000000111100111111101001101101001000000000000
000000000000000000000111101111001101110110010000000000
000000001100101001100011100101101111101000010000000000
000000000001011011000010000101011111101110010000100000
000000000000000000000111111001111111111001010000000000
000000000000000000000111001111111100100010100000000000

.logic_tile 5 28
000000000110000101000000001011101110101101010000000000
000000000000000000100000001101001010011000100000000000
000000000000000111100000000111111011010111000000000000
000010000000000000000000000000101101010111000010000000
000001000000001111000111100111011010110000010000000000
000000101110000011100000001101111111110110110000000000
000000000000100011100110010101001111110101010000000000
000000000000010001100011110101001111110100000000000000
000000001100000000000010001001011010101000010000000000
000000000000000001000000000111001010101110010000100000
000001000000001001000111000000000001001111000000000000
000000000000001101100000000000001000001111000010000000
000000000000001111000110001000001101000111010000000000
000000000001011011100011110101011100001011100001000000
000000000000001111000110110111001101100000010000000000
000000001000001011100111011111001110111101010000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000011100111000101101000001100111000000000
000000000000000000100010000000101011110011000001010000
000000000000000000000111000111001000001100111010000000
000000000000000000000000000000101000110011000000000000
000000000000000000000111000111001001001100111010000000
000000000001000001000100000000101111110011000000000000
000000000000000011100000010111101000001100111010000000
000010000000000000000011010000001110110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000010000000001010110011000000000001
000000000000000111100000000001001000001100111000000000
000000000000000000100000000000101001110011000000000001
000000000000001111100011110101001000001100111000000000
000000000000001111100111100000001110110011000010000000
000000000100000011000011100011001001001100111000000000
000000100110100000000100000000101001110011000010000000

.logic_tile 8 28
000000000110000011100011110101001001001100111000000000
000000000001000111100011110000101111110011000000010000
000000000000000011100000000001001000001100111000000000
000010000000000000000000000000101010110011000000000000
000000000000001000000000000001001000001100111000000000
000000000000001011000011110000101000110011000000000000
000000000000000111000000000111001001001100111000000000
000000000000000000000011110000001011110011000000000000
000000000010001000000111000001101000001100111000000000
000000100000001011000000000000001100110011000000000000
000000000000000000000000010011101000001100111000000000
000000000000000000000010110000101101110011000000000000
000000000000001011100000000001001001001100111000000000
000010000000010111000000000000001110110011000000000000
000000000000000001000111000101101000001100111000000000
000000000000100000000000000000001110110011000000000000

.logic_tile 9 28
000000000001010000000110111001111011101001000000100000
000000000000100000000011110011011111010000000000000000
000000000000001101100011110011100000010110100000000000
000000000000000101000010100000100000010110100000100000
000000000000101101100000011011101111101000000000100000
000000000001000101000010100011111001010000100000000000
000000000000001000000000010001011101101000000000100000
000000000000001111000011111001101101100100000000000000
000000000000000000000000000001111101100000010000000000
000000000000000000000000000101111100100000100000100000
000000000000000000000111111011111001100000010000000000
000000000000000001000111011011001010101000000000100000
000000000000000000000000001101001111100000000000000000
000000000000000001000010001111001100110000010000100000
000000000000000000000111101011111110101000010000000000
000000000000000001000100000111011011000000010000000010

.logic_tile 10 28
000000000000000000000000000001100001000000001000000000
000000001100001001000000000000001001000000000000010000
000000000000001001000000010011000000000000001000000000
000000000001010111100011110000101011000000000000000000
000010000000000000000000000011000001000000001000000000
000001000000001111000011110000101000000000000000000000
000000000110001011100010010001000000000000001000000000
000000000111001111000011100000001111000000000000000000
000000000000000000000010010111000001000000001000000000
000000001101000000000011110000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101010000000000000000000
000010000000011011100000010101100000000000001000000000
000001000000100111000011100000101110000000000000000000
000000000000000111000000000111100001000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 11 28
000000000000000000000010000011100001000000001000000000
000000000000000000000000000000001111000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000001000000010010111100000000000001000000000
000000000000000011000011000000001101000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000100001000000000000101100000000000000000000
000000000000001101100110110101100000000000001000000000
000000000000000101000010100000001100000000000000000000
000000000010001011100000010011100000000000001000000000
000000000000000101000010100000001010000000000000000000
000000000000000000000111000011000000000000001000000000
000000000000000000000100000000101011000000000000000000
000011100000000101100110100011100000000000001000000000
000010000000000001000000000000101001000000000000000000

.logic_tile 12 28
000000000000000000000011100000000000010110100000000000
000000000000000000000000001011000000101001010010000000
000000000000000000000000000000001010000011110000000000
000000001000000000000000000000010000000011110010000000
000000000000100011100111000000001000000011110000000000
000000000000010000000100000000010000000011110001000000
000000000000010111000000000111000000010110100000000000
000000000100000000100000000000000000010110100001000000
000000000000000000000000010000000001001111000010000000
000000000000000000000011000000001101001111000000000000
000000000000000000000000010000001010000011110010000000
000000000001010000000011000000000000000011110000000000
000000000000001001000000000111000000010110100000000000
000000000000000111000000000000000000010110100001000000
000000001010000000000000000101100000010110100000000000
000000000100000000000000000000000000010110100001000000

.logic_tile 13 28
000000000000001000000000000111111010000010100000000000
000000001000000001000010101111000000000011110000000000
000000000000000101000000001000000001000110000000000000
000000000000001101000000001011001100001001000000000000
000000000000001000000000010101100000010000100000000000
000000000000001011000011000000001100010000100000000000
000000000000001000000000000001101110000010000000000000
000000000000001001000000000000001111000010000000000000
000000000000000000000000011101011000001111000000000000
000000000000000001000010001111101101001101000000000000
000000000000001001100110000001000001010000100000000000
000000000000000001000010000000001111010000100000000100
000000001110000001000110111000000000100000010000000000
000000000000000000000110100011001001010000100000000000
000000000000001000000111001000011100000000010000000000
000000000010001101000110000101011010000000100000000000

.logic_tile 14 28
000000000000000000000111000001101011000110100000000000
000000000000000111000110110111101010001111110000000000
000000000100001001100110101011111110001011100000000000
000000000000001011000000000101011001101011010000000000
000000000000001000000010100101100000001001000000100000
000000000000001011000110000000101000001001000000000000
000000000000100001100111010101100001100000010000000000
000000000000000101000111011101101000000000000001000000
000000000000000011100110010011011100000110100000000000
000000000000000000100110111101001111000110000000000000
000000000000001011100000010001001101001000000000000000
000010000000000001000010100000011011001000000000000000
000000000000000101100010001111111010000110110000000000
000000001010000000100100001011011000101001110000000000
000000000000001000000111011001011000101100000000000000
000000000000001001000111101111101101111100000000000000

.logic_tile 15 28
000000000000000101000010111001011010000000000000100000
000000000000000000000111000101101100010000000010000000
001000000000001001000010101011100000111001110000000000
100000000000000001100010101001101000101001010000000000
000000000000110011100010101000011100101111000000000000
000000000001010000100010000001001010011111000000000000
000000000000001101000010011011001110110111110110000000
000000000000000011000110101011101100010111110000100010
000000000000000011100010111001111111001111000000000000
000000000000001001000110001101011100001110000000000000
000010000000000001100110010001100000001001000000000000
000010000000001101000010001011101111101001010000000000
000000000000001001100110010101001110101011000000000000
000000000000001101000011000000101111101011000000000000
000000000000000000000000010101001001100000000000000000
000000000000000000000010001111111011110110100000000000

.logic_tile 16 28
000000000000000000000000000000011001110000000000000000
000000000000000000000010010000011011110000000000100000
001000000000000001100110000011111011000100000000000000
100000000000000000000011100101011000010100000000000000
000000000000001000000110000011001111100000010000000100
000000000000001111000000000111111001110000100001000000
000010000000001000000011101000000000000000000100000000
000000000000000001000000001001000000000010000000000000
000000000000000000000010100000000000000000000100000000
000000000000000000000010001011000000000010000000000000
000000000000000001100000010000001000000011000000000000
000000000000000101100011010000011111000011000000000000
000000000000000001100010110011100001000000000000000001
000000000000000000000111001111001101100000010000000000
110000000000000000000000000101011101101100010000000000
000000000000000000000000000000111010101100010000000000

.logic_tile 17 28
000000000000000101000011101101111000101000010000000000
000000000000000000000000000101101101101001010000000000
001000000000001101100000010101111000111111110000000000
100000000000000001000011010101101000000011010000000000
110000000000000000000000000101111001000000000000000000
110000000000001101000000001011101010100000000000000000
000000000000000001000010111000011110101000000000000001
000000000000001101000110000101000000010100000000000000
000001000000000000000000010111000000000000000000000000
000010100000001111000010010011100000101001010000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001001001111000000000000
000000001000000000000010010101000001001001000000000000
000000000000000000000110110000001011001001000000000000
000000000000000111000000000000011000000100000110000001
000000000000000000100000000000010000000000000010000010

.logic_tile 18 28
000000000000000000000000010000000000000000000110000000
000000000000000000000011111011000000000010000000000000
001000000000000000000000001000000000010110100000000000
100000000000000000000000000101000000101001010000000000
010000000000001000000111110000000000000000100100000000
010000000000001011000111000000001011000000000000000001
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000001010000011110000000000
000000000000000000000010000000010000000011110000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000001000000111000000000000000000000000000000
100000000000001011000100000000000000000000000000000000
110000000000001000000000000000001010000100000100000000
010000100000001001000000000000000000000000000000000000
000000000000000000000110000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000011111001010111000000000000
000000000000000001000010000000111011010111000000000000
000000000000000000000110100000001100000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000011100000011110000100000100000000
000000000000000000000111110000000000000000000000000000
001000000000001001100111100000000001000000100110000000
100000000000001011100110100000001010000000000000000000
110000000000001000000010100011000000000000000100000000
110000001110000001000111110000000000000001000000000000
000010000000000101000111111111101000100000000000000000
000000000000000101000010001001111010110100000000000000
000000000000001111100110000011011001101011010000000000
000000000000000101000000001101101011010110100000000010
000000000010001000000000001001111001101010000000000000
000000000000000011000000001101101111101001000000000010
000000000001010000000010001101001000010000000000000000
000000000000100000000000000101111100010010100000000000
110000000001001000000010000011100000000000000100000000
000000000000001101000010000000000000000001000000000000

.logic_tile 22 28
000000000000000000000110010001111011000111010000000000
000000000000000000000010000000111001000111010000000000
001000000000001000000011110111111001110000110100000000
100000000000000011000011110101101100110001111000000000
110000000000001000000000000111001011001101000100000000
010000000000001001000000000000101000001101001000000000
000000000000000000000110010001101110010100000100000000
000000001110000000000011010101010000010110101010000000
000000000000000000000000001000000000010110100010000000
000000000000000000000011001101000000101001010000000000
000000000000000111000110011001111100101101010100000000
000000000000001001000010100011011010010110101000000000
000000000000000000000110110001011101000010000000000000
000000000000000000000010101001111100000000000000000000
110000000000000101100110101001111110101101010100000000
000000000000000000000000000011001010010110101000000000

.logic_tile 23 28
000000000000001000000110110000000001000000001000000000
000000000000001001000010100000001000000000000000001000
000000100000001000000011100001011001001100111000000000
000001000000001001000011100000001011110011000000000000
000010100000000101100000000001101000001100111000000000
000001000000000000000000000000101001110011000000000000
000000000000000101100110100001101000001100111000000000
000000000000000000000011100000101001110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001001110011000000000001
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000000001000000000000101001001001100111000000000
000000000000001011000000000000001011110011000000000000

.logic_tile 24 28
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000001000000000010110100000000000
100000000000000000000000001111000000101001010001000000
110000000000000000000000000101000000010110100000000001
110000000000000101000000000000000000010110100000000000
000000000001000000000000000000000001000110000000000000
000000000000000101000000001111001110001001000000000100
000000000000000000000000000000001000000100000100000000
000000001100000000000000000000010000000000000000100000
000000000000000000000000000011100000000000000100000000
000000000000001001000000000000000000000001000000000000
000010100000000000000010010000011010000011110000000000
000001000001010000000111010000000000000011110000000000
110000000000001000000011100111100000000000000100000000
000000000100001101000011110000100000000001000001000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000100000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000001000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000001010000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000100000000111100010010000000001000000001000000000
000000000000000000100110010000001100000000000000001000
001000000000000101000110000001011100001100111000000000
100000001110000101000000000000101000110011000000000000
000101000000100000000110001001101000001101100000000000
000100100001010000000010100001001011100100110000000000
000000000000000101000010000011011010010011100100000000
000000000000000000100100000000111001010011100000000000
000000000000000000000000010001100001000110000100000000
000000001000000000000010001111101111011111100000000000
000000000000001001100110100001001011000010000000000000
000000000000000001000000001111111101000000000000000000
000000000000000000000010010000000000001111000000000000
000000000000000000000010100000001001001111000000000000
000000000000000000000111100011111011110101010000000000
000000000000000000000000001101001100101001010000000000

.logic_tile 2 29
000000000000000101000110010111011000000100000000000101
000000000000000101000110000101001101101100000000000000
001000000000000001100011100001011111000010100000000000
100000000001010101000000001001001001000001100000000000
010001000000000101000110010111111010111110100100000000
110010100000001111000011110011010000010100000000000000
000000000000001000000000010000001101110011110000000000
000000000000000111000010000000001100110011110000000000
000000000000101000000000010001000001010000100000000000
000000000001011011000011010001001000000000000000000000
000000000000001001100110001111011100000001000000000000
000000000000000001100000000101001001101011010000000000
000000000000000001100000000101011100001100110000000000
000000000000000001000000001001110000110011000000000000
000000000000000001000000001000001100010111000100000000
000000000000000111000000001011001010101011000000000000

.logic_tile 3 29
000000000000001000000110011101111011101011010000000000
000000000000000001000011011001101100000111100000000000
001000000000001111100000011001111100010010100000000000
100000000000000011100011011111001011101000010000000000
000000001100001000000010011000011010001100110000000000
000000000000000101000011000011000000110011000000000000
000000000000001000000000011111011100000000000010100001
000000000000000011000011101101111011010000000010000000
000000000000001000000000010101011000011111100100000001
000000000000000101000010000001001110111111010000000000
000000000000000111000111001101001000111100010000000000
000000000000000001100110001011111110101000100000000000
000000001100001001100011100001011100100001010000000000
000000000000001101000100001011101100100000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 4 29
000100000000100111000000000001000000001100110000000000
000100000001000000100000000101001111110011000000000000
000000000000000011100111100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000111100000001101011001110000010000000000
000000000000000111100000001111001110111001100000000010
000000001010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000001111011001101100010000000000
000010100000000111000000000011111111011100010000000000
000000000000000000000000001111101101111001100000000000
000000000000000001000000001101101001110000100000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000011010000011110010000000
000000000000000000000000000000010000000011110000000000
000000000100000000000111100111011111100001010000000000
000000000000000000000100001111111001111010100000000000
000000001100100000000111111111001111101100010000000000
000000000001010000000110000101011111101100100000000000
000000000000000001000000010000000001001111000010000000
000000000000000000000011100000001100001111000000000000
000000000000100000000111000011001011111001000000000000
000000000000010000000000001101111111110101000000100000
000000001010000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111010000000000000000000000000000
000000000000001101000011100000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 29
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001010000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000010100000100111100111100001001001001100111010000000
000001000001011111100000000000001111110011000000010000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101010110011000001000000
000001000000001001000000000011101000001100111010000000
000010100000000111000000000000101100110011000000000000
000000000000000111100011110001001000001100111000000000
000000000000000000000011100000001101110011000000000001
000010000000001011100111000111101000001100111000000000
000001100000001111100000000000001111110011000000000001
000000000000000000000111100101101000001100111000000000
000000000000000000000000000000001100110011000000000001
000000000000000111000011100101101000001100111000000000
000000000000000000100100000000101110110011000010000000
000000000001000000000011100101001000001100111010000000
000000000000101111000100000000001001110011000000000000

.logic_tile 8 29
000000001100000011100000010111101001001100111000000000
000000000000000000100011010000101011110011000000010000
000000101010000000000111100001001001001100111000000000
000001001010000000000000000000101110110011000000000000
000000001110000111000011110101001001001100111000000000
000000000000000000000011000000101110110011000000000000
000001000001000000000011100101001001001100111000000000
000000000000100000000000000000101101110011000000000000
000000000000101001000000000011001000001100111000000000
000000000001010011000000000000001110110011000000000000
000000000000100001000111000101001000001100111000000000
000000000000010000000000000000001000110011000000000000
000100000000011101100000000001101000001100111000000000
000100000000101111100000000000101100110011000000000000
000000000100000111100000001000001000001100110000000000
000000000000000001000011100011001110110011000000000000

.logic_tile 9 29
000000000000000001000111100000011010000011110000000000
000000000001010000000011110000000000000011110001000000
001001000010001000000011101001101011100000110000000000
100000000000000111000000000111011111110000100000000000
000000000000001001100111000011101001100000010000000000
000000000000000101000100001001111101010000010000000000
000000000000001000000111000011100000010110100000000000
000000100000001011000100000000000000010110100001000000
000000000000001000000000000000000000001111000010000000
000000000000001011000000000000001111001111000000000000
000000000100000000000110000101000000111111110100000010
000000000000000001000111111111000000010110100000000010
000001000000100000000011111001011000110110100000000000
000000101100010000000110000001011100111100000000000000
000000000000100000000000010011111010101001000000000000
000000000010010001000010000101111001100000000000100000

.logic_tile 10 29
000000000000001000000000010011100001000000001000000000
000000001110000111000011110000101011000000000000010000
000000100000000111100000000111000000000000001000000000
000000100000001111100000000000001100000000000000000000
000000000000010001000000000111000000000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000001101100010100001000000000000001000000000
000000000000000111100100000000001111000000000000000000
000000000001010101000010000101100001000000001000000000
000000001110100000000000000000001010000000000000000000
000000000000000101000111000001100000000000001000000000
000001000000000000000000000000001101000000000000000000
000010000000001111000000000011100000000000001000000000
000001000001000111000010000000001010000000000000000000
000000000000000000000000000000001001111100001000000000
000000000000000000000000000000001000111100000000000000

.logic_tile 11 29
000000000000000011100111000011100001000000001000000000
000000000000000000000100000000101110000000000000010000
000000000001000000000000010101000001000000001000000000
000000000000100000000010110000001110000000000000000000
000000000000000101000000000011100000000000001000000000
000000000000000000100011100000001101000000000000000000
000000000000000101000000000011000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000001000000000000111000001000000001000000000
000000000000000101000010000000101001000000000000000000
000000000000000101100010110011100000000000001000000000
000000000000000000000110100000101001000000000000000000
000000000000000011100000010001000001000000001000000000
000000000000000000100010100000001010000000000000000000
000000000000000001000000000111000001000000001000000000
000000001011010111000010100000001111000000000000000000

.logic_tile 12 29
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000000000010110100001000000
001010000000000000000011000000000001000000100110000000
100000000000000000000100000000001001000000000010000000
000000000000000001000000001000000000010110100000000000
000000000000100000000000000011000000101001010001000000
000000100000000000000111010111000000010110100000000000
000001001001000000000011010000000000010110100001000000
000000001110000000000000000000000000001111000010000000
000000000000000001000000000000001010001111000000000000
000000000000001000000000000011000000010110100000000000
000000000000001111000000000000000000010110100001000000
000000000000001111000000001000000000010110100010000000
000000000000001011000000001101000000101001010000000000
110000100000000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000010000000

.logic_tile 13 29
000000000000000000000110000111111000101110000000000000
000000000000000101000010000001011011011110100000000000
001000000000000001100110000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000001001000000111010101011111100011010000000000
000000000000000011000010010000011011100011010000000000
000000000000000000000111101011111001101011010100100001
000000000000000001000100000001111001011111100000000000
000100000000001000000110100011000000010000100000000000
000100000000001101000100000000101100010000100000000000
000000000000000101100000010111001110101100000000000000
000000000001010000100010000000011110101100000000000000
000000000000001001000010000101101010101001010000000000
000000000000000001000000001001010000010100000000000000
000000000000001000000000011101100000101111010000000000
000000000000000001000010100011101001000110000000000000

.logic_tile 14 29
000000000000100101000000011011001111100000010000000000
000000000000010111000010101111111100000000100000000000
001000000000000111000111001111100001101111010000000000
100000000000000111000011101111001101001001000000000000
000000000000001011100111001011001100100000110000000000
000000000000000001000100000001011011010000100000000000
000000000000001000000010101000000001100000010000000000
000000000000000011000000001001001000010000100000000000
000000000000000001100110000101100000100000010000000000
000000000000000000000100000001001111110000110000000000
000010100000001000000110011001101110111110100001000010
000000000000001001000010010111100000010110100000100000
000000000000000011100010010001001010000111000100100000
000000000000000000100111000101001001011111100000100000
000000000000000101100011100101111100101011010100000001
000000000000000011100110000000111100101011010000100100

.logic_tile 15 29
000000000000000001100000000011011010101000000000100000
000000000000000000000011100000010000101000000010100110
001000000000001000000110000000000001000000100100000000
100000000000000111000000000000001001000000001000000000
000000000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000010011101111111110110000000000
000000000000000000000011101011001001111111110001000010
000010100000000101100010000000000000000010000010000110
000000001000000000000000000000000000000000000011100010
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000011000000000011000001111111110000000000
000000000000000000100000000111101100011111100010000000
010000000000000000000000000001000000100000010000000000
010000000000000000000000000000101000100000010000000000

.logic_tile 16 29
000000001010000001100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000111000110000101111010010100000010100001
100000000000001111000010100000010000010100000000000000
110000000000100000000110000011000000010110100000000000
010000000010010000000100000000000000010110100010100010
000000000000000111000011101101011100101111010100100101
000000000000000000100100001001101000111111010000000010
000000000000000001100110101111100001110000110000000000
000000000000000000000010001011101100010000100000100010
000000000000001000000000000000000001001001000000000000
000000000000000101000010001011001000000110000000000000
000000001100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000100000000000000011001111100010110110000000000
010000000000000000000011011111111001010100100000000000

.logic_tile 17 29
000010000000000000000000000101111001111101010100000000
000001000000000101000010100001001111111111100000000000
001000000000000101100111100000011110010111110000000000
100000000000000000000100000101000000101011110001000000
110000000000001000000010110001100001010000100000000000
010000000000001111000010000011101011000000000000000000
000000000000001011100110000101101100101000000000000000
000000000000000101000000000000100000101000000000000000
000000000000001000000110010000000001000110000000000000
000000000000000001000011100011001011001001000000000000
000000000000000000000000010111011110011111110000000000
000000000000000000000010111011101110001011110000100000
000000000000000000000011100000000001001111000000000000
000000000000000011000100000000001101001111000000000000
010000000000000001000111100101001001111101110100000000
110000000000000000000000001101111000111111110000000000

.logic_tile 18 29
000000000000000101000000000101100001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000101000000010101000001000000001000000000
000000000000000101000010100000101101000000000000000000
000000000000000000000010100111000001000000001000000000
000000000000000000000100000000101011000000000000000000
000000000000000000000111000111000001000000001000000000
000010000000001101000110000000101011000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000101000010000001100001000000001000000000
000000000000001101100000000000001100000000000000000000
000000000000000000000010100111100001000000001000000000
000000000000000000000110110000101001000000000000000000
000000000000000001100010100111100000000000001000000000
000000000000000000100110110000101000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000001100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000001000000010100000000000000000100100000000
000000000000000011000110100000001000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000010000000000000000000100100000000
110000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000100000000000000000000011000110001010000000000
000000000000000000000000001001001110110010100000000000
000000000000001000000000010000000000000000000000000000
000010100000000001000010000000000000000000000000000000
110000000000000000000000000001011000001110100000000000
000000000000000000000000000000101111001110100000000000

.logic_tile 21 29
000000000000000000000000001101111001101000000000000000
000000000000000000000010110001111010100000010000000010
001000000000001000000010100000000000000000000000000000
100000000000001011000110110000000000000000000000000000
110000000000000000000000000011000000000000000100000000
110000000000000000000011110000100000000001000000000000
000000000000001101100110111001111001000100000000000000
000000000000001011000011111101101110011100000000000000
000001000000000000000110100111001010111001000000000000
000010100000000000000110000000111101111001000000000000
000000000000000000000000001001011011010000000000000000
000000000000000000000000000101111011110000100000000010
000000000000000000000010010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000000000001000000000000011100001000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000111000000000101100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000001111100000000000000001000000001000000000
000000000000000101100000000000001111000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000101000000010011000000000000001000000000
000000000000000000000010100000100000000000000000000000

.logic_tile 23 29
000000000000000000000111100101001001001100111000000000
000010100000000000000010000000001011110011000000010000
001000000100000000000000000000001001001100110000000000
100000000000000000000000001001001010110011000000000000
010000000000000000000000000000000000010110100000000000
010000000000001111000000000111000000101001010000000000
000000000000000000000010100000000001000000100100000000
000000000000001101000100000000001111000000000000000010
000000000000000000000000010000000000010110100000000000
000000000000000000000010011011000000101001010000000000
000000000000000001100000000000011100000100000110000000
000000000000000001100000000000000000000000000000000000
000000000000010001100000000000000001001111000000000000
000000001111100000100000000000001110001111000000000000
110000000000000001100000001101101111000010000000000000
000000000000000000100011110101101100000000000000000010

.logic_tile 24 29
000000000000000000000000010000000001000000001000000000
000000000000000000000010100000001001000000000000001000
000000000000000111100000000101100000000000001000000000
000000000000000000000010100000001011000000000000000000
000000000000000101000000000101100000000000001000000000
000000000000000000000010100000000000000000000000000000
000000000000001111100000010101000001000000001000000000
000000000000000101000010100000001000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000111000000000000000000000000000000000000
000000000000000101000000000011000000000000001000000000
000000000000000000100000000000000000000000000000000000
000010000000000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000010000000000000000100000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000010000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000010100000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110000000000001000000001000000000
000000000000000101000010100000001011000000000000000000
000000000000000101100000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000010
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000001101100000010000000001001111000000000000
000000000000001011000010000000001010001111000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000010000000

.ramt_tile 6 30
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000100000000111100000010111101000001100111000000000
000000100000001001100011100000101000110011000001010000
000000000000001000000000010011101001001100111000000000
000000000000000111000011100000001011110011000010000000
000000000000000000000000000111001001001100111000000000
000000000000000001000000000000101000110011000000000000
000000000000000000000000010011001000001100111000000000
000000000001000000000011110000101110110011000000000001
000000000000000000000000010001001001001100111000000000
000000000000000000000011010000001001110011000000000000
000000000000000001000000000001001001001100111010000000
000000000000001001100011100000101100110011000000000000
000000000000001000000111010111101001001100111000000000
000000000000000101000110100000001101110011000000000000
000000000000001000000000010111001000110011000000000000
000000000000000101000011100101100000001100110000000000

.logic_tile 8 30
000000001010000000000010110000000000010110100000000000
000010100000001111000010100101000000101001010000000000
000000000000000111100010111001101010100000010010000000
000000000000000101000010101101111010100000100000000000
000000001100000011100111000000001110000011110000000000
000000000000001111100110100000000000000011110000000000
000000000000011011100110101001011011101001000000000000
000000000000100101100010101001011000100000000000000000
000000000000100000000000001000000000010110100000000000
000000000000010000000000000101000000101001010000000000
000000000000000000000111000101001000101000000000000000
000000000000000000000100000101111011010000100000000010
000000000000100000000000000011101000101000010000000000
000000000001000111000000000001111011000100000000100000
000000000100000000000000001101011000110000010000000000
000000000000000000000000000101101010010000000010000000

.logic_tile 9 30
000000000001111111100110111011101100100000010000000000
000000000001110011100010001001001101101000000000000000
001000000000000111000111010000000000001111000000000000
100000000000000000000011110000001000001111000001000000
000000001110000011100000010011111010010101010000000100
000000000000000000100011100000100000010101010000000000
000010001010001000000010001000000000010110100000000000
000001000000000011000010001001000000101001010001000000
000000000000000001100000001101011101101000000000000000
000000000000000000100011110111101001100100000000000000
000000000000000001000011110001011101101011110100000000
000000000000000000100010001001111011011111110000000010
000000001010000000000000000001111101110010110000000000
000000000000000000000000000001011011100001110000000000
000000000000000001100000000000001010000011110000000000
000000000000000000100000000000000000000011110001000000

.logic_tile 10 30
000001001110000111100000000111101001001100111000000000
000010100000000000100000000000001000110011000000010000
001000000000001000000010110000001000111100001000000000
100000000000001111000011000000000000111100000000000000
000000000000001000000000001000001010111110100100000100
000000000000000101000000001011000000111101010000000000
000000000000001000000111100001111111101100000000000000
000000000001000101000000000111101101111000000000000000
000000000000001001100110001001101100010010000000000000
000000000000000001000000001101101100001000010001000000
000000000000000001000010010111011111100011110000000000
000000000000000000000110100001011100010110100000000000
000000000000001111000011100011011010111110100100000010
000000000000000111100000000000100000111110100000000000
000000000000000001100010000111000000010110100000000000
000000000000000001000100000000100000010110100000000000

.logic_tile 11 30
000000000000100000000000000000001000111100001010000000
000000000001000000000000000000000000111100000000010000
001000000000001011100000000111000000010110100000000000
100000000000000001100000000000000000010110100000000000
000000000000000000000110001011111010111111110100000100
000000000000000000000000000001110000111101010000000000
000000000000001111100000000011101111100011110000000000
000000000000000111000011110011001000101001010000000000
000001000000000011100000000101111001101111000000000000
000010000000000000100010011011001101101001010000000000
000000000000000001000110000000011110000011110000000000
000000000000001111100010010000000000000011110000000000
000000000000000001000000000111101101101000010000000000
000000000000000000100000001101001010010010100000000000
000000000000000011100000000101101101000100100000000000
000000000000001001000000000000011100000100100000000000

.logic_tile 12 30
000000000000000001000000010001000000000000000100000100
000000000000000000100011110000000000000001000010000000
001000000000000000000000000000000000001111000000000000
100000000000000000000000000000001100001111000000100000
010000000000000000000111001000000000000000000110000100
010000000000000000000100000111000000000010000000000010
000000000000000000000111100111000000010110100000000000
000000000001000000000000000000100000010110100001000000
000000000000000101100000001000000000000000000100000010
000000000000000000000000001101000000000010000000000000
000000000000000000000110100000001010000100000111000010
000000000000000000000000000000010000000000000000000000
000000000000000011100110100000000000001111000000000000
000000000000000000000000000000001110001111000001000000
000000000000000011100000000000000001001111000000000000
000000000000000000000000000000001101001111000000000100

.logic_tile 13 30
000000000000000000000000001000000000010110100010000000
000000000000000000000000001011000000101001010000000000
001000000000001000000000000000000000000000100100000000
100000000000000101000000000000001011000000000001000000
110000000000000000000000010000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000101100000000001100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000010100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000000101100000000000000100000001
000000000000000000000000000000000000000001000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000011100101100000000000000100000010
000000000000001111000000000000100000000001000000000000
110000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000001

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000100000000000000000000000000000000000000000
000001001101010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000010100000000000000000000000000001000000001000000000
000001000000000000000000000000001100000000000000001000
001000000000001000000000000111000000000000001000000000
100000000000000001000000000000100000000000000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100110000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000101000000000000101101000001100111100000000
000000000000010101000000000000000000110011000000000000
000000000000000000000110100111101000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010101101000001100110100000000
000000000000000000000010000000100000110011000000000000

.logic_tile 18 30
000000000000000000000000000000001000111100001010000000
000000000000000000000000000000000000111100000000010000
001000000000001000000000000000000000001111000000000000
100000000000000001000000000000001011001111000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000001101010001100110100000000
000000000000000000000000000000010000110011000000000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000110000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000001000000100000100000000
110000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000111000111000000000000000100000000
000000000000001101000000000000000000000001000000000000
110000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000

.logic_tile 22 30
000000000000000000000000010000000000000000001000000000
000000000000000001000011010000001111000000000000010000
001000000000000000000000000001001001001001000100000000
100000000000000000000000000101001010000010100001000000
010000000000000000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000010000000000000000000000000000
000000000000000101000011000000000000000000000000000000
001000000000000011100110000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000101000000000001100000010110100000000000
010000000000000000000000000000100000010110100000000000
000000000000001000000010011000000000010110100000000000
000000000000000001000010000101000000101001010000000000
000000000000000000000000000001111111110000110100000000
000100000000000000000000000101001011110010111000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000001101000000101001010000000000
000000000000000001000000001001111110101001110100000000
000000000000000000000000001101001110010110101000100000
110000000000000000000000001001011011111100000100000000
000000000000000001000000000111011000111101001000000000

.logic_tile 24 30
000000000000000000000110100101000000000000001000000000
000000000000000000000000000000100000000000000000010000
001000000000000000000000000000000000000000001000000000
100000000000000000000000000000001001000000000000000000
110000000000000000000000010000001000111100001000000000
010000000000000000000010100000000000111100000001000000
000000000000001000000111010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
000000000000000000000000011000001110000001010010000000
000000000000001001000011010111000000000010100000100000
000000000000000000000000001101101101000100000100000010
000000000000000000000000000101101011010100000000100000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000100
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000000000000000010
000100000000000000
000010000000000000
000010110000000001
000000000000000110
000000000000111100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000010000000000010
000111110000000000
000001010000000000
000000001000000001
000000000000000010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000001010000000100
000000001000000001
000010000000000010
000001110000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000111001100000
000000000000000000
000000000000001100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000001100100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000111110
000000000000011100
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000001110000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 CLK$SB_IO_IN_$glb_clk
.sym 5 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 6 CLK$SB_IO_IN_$glb_clk
.sym 7 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 8 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 9 resetn_SB_LUT4_I3_O_$glb_sr
.sym 10 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_$glb_ce
.sym 11 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 12 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 14 iomem_wdata[7]
.sym 16 iomem_wdata[12]
.sym 17 iomem_wdata[0]
.sym 18 iomem_wdata[3]
.sym 24 iomem_wdata[15]
.sym 25 iomem_wdata[0]
.sym 26 iomem_wdata[3]
.sym 27 iomem_wdata[10]
.sym 28 iomem_wdata[11]
.sym 29 iomem_wdata[13]
.sym 30 iomem_wdata[4]
.sym 31 iomem_wdata[9]
.sym 32 iomem_wdata[14]
.sym 33 iomem_wdata[6]
.sym 34 iomem_wdata[2]
.sym 35 iomem_wdata[5]
.sym 36 iomem_wdata[1]
.sym 37 iomem_wdata[6]
.sym 38 iomem_wdata[4]
.sym 40 iomem_wdata[7]
.sym 41 iomem_wdata[8]
.sym 42 iomem_wdata[2]
.sym 43 iomem_wdata[5]
.sym 44 iomem_wdata[1]
.sym 45 iomem_wdata[0]
.sym 46 iomem_wdata[8]
.sym 47 iomem_wdata[0]
.sym 48 iomem_wdata[1]
.sym 49 iomem_wdata[9]
.sym 50 iomem_wdata[1]
.sym 51 iomem_wdata[2]
.sym 52 iomem_wdata[10]
.sym 53 iomem_wdata[2]
.sym 54 iomem_wdata[3]
.sym 55 iomem_wdata[11]
.sym 56 iomem_wdata[3]
.sym 57 iomem_wdata[4]
.sym 58 iomem_wdata[12]
.sym 59 iomem_wdata[4]
.sym 60 iomem_wdata[5]
.sym 61 iomem_wdata[13]
.sym 62 iomem_wdata[5]
.sym 63 iomem_wdata[6]
.sym 64 iomem_wdata[14]
.sym 65 iomem_wdata[6]
.sym 66 iomem_wdata[7]
.sym 67 iomem_wdata[15]
.sym 68 iomem_wdata[7]
.sym 103 soc.cpu.count_cycle[2]
.sym 104 soc.cpu.count_cycle[3]
.sym 105 soc.cpu.count_cycle[4]
.sym 106 soc.cpu.count_cycle[5]
.sym 107 soc.cpu.count_cycle[6]
.sym 108 soc.cpu.count_cycle[7]
.sym 116 soc.cpu.count_cycle[8]
.sym 117 soc.cpu.count_cycle[9]
.sym 118 soc.cpu.count_cycle[10]
.sym 119 soc.cpu.count_cycle[11]
.sym 120 soc.cpu.count_cycle[12]
.sym 121 soc.cpu.count_cycle[13]
.sym 122 soc.cpu.count_cycle[14]
.sym 123 soc.cpu.count_cycle[15]
.sym 131 soc.memory.rdata_0[0]
.sym 132 soc.memory.rdata_0[1]
.sym 133 soc.memory.rdata_0[2]
.sym 134 soc.memory.rdata_0[3]
.sym 135 soc.memory.rdata_0[4]
.sym 136 soc.memory.rdata_0[5]
.sym 137 soc.memory.rdata_0[6]
.sym 138 soc.memory.rdata_0[7]
.sym 141 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 158 iomem_wdata[15]
.sym 168 iomem_wdata[7]
.sym 172 iomem_wdata[1]
.sym 176 iomem_wdata[3]
.sym 178 iomem_wdata[8]
.sym 179 iomem_wdata[2]
.sym 203 soc.memory.rdata_0[0]
.sym 204 soc.memory.rdata_1[0]
.sym 205 soc.memory.rdata_0[5]
.sym 207 soc.memory.rdata_0[6]
.sym 208 iomem_addr[16]
.sym 209 soc.memory.rdata_0[7]
.sym 213 soc.memory.rdata_0[1]
.sym 219 iomem_addr[16]
.sym 220 soc.cpu.count_cycle[1]
.sym 222 iomem_wdata[9]
.sym 223 iomem_wdata[14]
.sym 224 iomem_wdata[6]
.sym 226 iomem_wdata[15]
.sym 229 iomem_wdata[6]
.sym 230 soc.cpu.count_cycle[0]
.sym 232 soc.cpu.count_cycle[7]
.sym 237 soc.memory.rdata_1[6]
.sym 246 soc.cpu.count_instr[4]
.sym 247 soc.memory.rdata_0[3]
.sym 249 soc.memory.rdata_0[4]
.sym 268 iomem_addr[13]
.sym 269 iomem_addr[12]
.sym 270 iomem_wdata[10]
.sym 271 soc.cpu.count_cycle[15]
.sym 272 iomem_wdata[0]
.sym 275 iomem_wdata[10]
.sym 276 iomem_addr[15]
.sym 277 iomem_wdata[12]
.sym 283 iomem_wdata[5]
.sym 286 soc.cpu.count_cycle[4]
.sym 288 soc.cpu.count_cycle[5]
.sym 290 soc.cpu.count_cycle[18]
.sym 292 iomem_wdata[5]
.sym 308 iomem_wdata[7]
.sym 312 soc.memory.rdata_0[2]
.sym 313 iomem_wdata[3]
.sym 315 iomem_wdata[11]
.sym 325 iomem_wdata[13]
.sym 330 iomem_addr[14]
.sym 331 soc.cpu.instr_rdinstr
.sym 332 iomem_addr[9]
.sym 335 iomem_wdata[4]
.sym 336 soc.memory.cs_0
.sym 337 soc.memory.rdata_1[11]
.sym 348 iomem_addr[4]
.sym 349 iomem_wdata[15]
.sym 350 iomem_addr[5]
.sym 352 soc.memory.rdata_1[6]
.sym 353 $PACKER_VCC_NET
.sym 355 iomem_addr[5]
.sym 356 soc.memory.rdata_1[0]
.sym 359 CLK$SB_IO_IN_$glb_clk
.sym 364 iomem_addr[2]
.sym 366 iomem_addr[3]
.sym 368 iomem_wdata[9]
.sym 369 iomem_addr[4]
.sym 371 iomem_addr[11]
.sym 372 iomem_addr[2]
.sym 373 iomem_addr[9]
.sym 374 iomem_addr[3]
.sym 375 iomem_addr[7]
.sym 377 iomem_addr[10]
.sym 379 iomem_wdata[11]
.sym 380 iomem_addr[14]
.sym 381 iomem_addr[8]
.sym 383 iomem_wdata[8]
.sym 384 iomem_addr[12]
.sym 385 iomem_addr[13]
.sym 386 iomem_wdata[15]
.sym 387 iomem_wdata[10]
.sym 388 iomem_wdata[14]
.sym 390 iomem_addr[15]
.sym 391 iomem_wdata[13]
.sym 392 iomem_wdata[12]
.sym 394 iomem_addr[6]
.sym 395 iomem_addr[5]
.sym 396 iomem_addr[10]
.sym 397 iomem_addr[2]
.sym 398 iomem_wdata[8]
.sym 399 iomem_addr[11]
.sym 400 iomem_addr[3]
.sym 401 iomem_wdata[9]
.sym 402 iomem_addr[12]
.sym 403 iomem_addr[4]
.sym 404 iomem_wdata[10]
.sym 405 iomem_addr[13]
.sym 406 iomem_addr[5]
.sym 407 iomem_wdata[11]
.sym 408 iomem_addr[14]
.sym 409 iomem_addr[6]
.sym 410 iomem_wdata[12]
.sym 411 iomem_addr[15]
.sym 412 iomem_addr[7]
.sym 413 iomem_wdata[13]
.sym 414 iomem_addr[2]
.sym 415 iomem_addr[8]
.sym 416 iomem_wdata[14]
.sym 417 iomem_addr[3]
.sym 418 iomem_addr[9]
.sym 419 iomem_wdata[15]
.sym 451 soc.cpu.count_cycle[16]
.sym 452 soc.cpu.count_cycle[17]
.sym 453 soc.cpu.count_cycle[18]
.sym 454 soc.cpu.count_cycle[19]
.sym 455 soc.cpu.count_cycle[20]
.sym 456 soc.cpu.count_cycle[21]
.sym 457 soc.cpu.count_cycle[22]
.sym 458 soc.cpu.count_cycle[23]
.sym 466 soc.memory.rdata_0[8]
.sym 467 soc.memory.rdata_0[9]
.sym 468 soc.memory.rdata_0[10]
.sym 469 soc.memory.rdata_0[11]
.sym 470 soc.memory.rdata_0[12]
.sym 471 soc.memory.rdata_0[13]
.sym 472 soc.memory.rdata_0[14]
.sym 473 soc.memory.rdata_0[15]
.sym 517 soc.cpu.count_cycle[11]
.sym 519 iomem_addr[4]
.sym 521 iomem_addr[11]
.sym 522 iomem_addr[2]
.sym 523 iomem_addr[9]
.sym 525 iomem_addr[7]
.sym 526 iomem_addr[3]
.sym 527 iomem_wdata[9]
.sym 528 iomem_addr[10]
.sym 529 soc.memory.rdata_0[11]
.sym 532 iomem_addr[8]
.sym 533 soc.memory.rdata_0[13]
.sym 534 iomem_wdata[13]
.sym 538 iomem_addr[6]
.sym 540 soc.memory.rdata_0[8]
.sym 542 soc.memory.rdata_0[9]
.sym 548 soc.memory.rdata_0[10]
.sym 553 soc.memory.rdata_0[14]
.sym 559 iomem_wdata[11]
.sym 560 soc.memory.rdata_0[12]
.sym 561 soc.memory.rdata_0[2]
.sym 562 soc.memory.rdata_1[4]
.sym 563 soc.memory.rdata_1[14]
.sym 564 iomem_addr[16]
.sym 565 soc.memory.rdata_1[15]
.sym 566 iomem_wdata[14]
.sym 567 soc.memory.rdata_1[8]
.sym 568 soc.memory.rdata_1[7]
.sym 569 soc.memory.rdata_1[9]
.sym 570 iomem_wdata[12]
.sym 571 iomem_addr[8]
.sym 572 iomem_addr[6]
.sym 573 soc.memory.rdata_0[15]
.sym 580 iomem_wdata[11]
.sym 582 iomem_addr[3]
.sym 591 soc.memory.wen[1]
.sym 594 iomem_addr[8]
.sym 595 iomem_addr[11]
.sym 597 soc.memory.wen[0]
.sym 598 iomem_addr[14]
.sym 599 soc.memory.wen[1]
.sym 601 soc.memory.cs_0
.sym 602 iomem_addr[16]
.sym 603 iomem_addr[12]
.sym 605 soc.memory.wen[0]
.sym 606 iomem_addr[9]
.sym 607 iomem_addr[13]
.sym 609 iomem_addr[15]
.sym 610 iomem_addr[6]
.sym 611 iomem_addr[7]
.sym 614 soc.memory.ram00_WREN
.sym 615 iomem_addr[4]
.sym 616 iomem_addr[5]
.sym 617 iomem_addr[10]
.sym 622 soc.memory.ram00_WREN
.sym 623 soc.memory.wen[0]
.sym 624 iomem_addr[12]
.sym 625 iomem_addr[4]
.sym 626 soc.memory.wen[0]
.sym 627 iomem_addr[13]
.sym 628 iomem_addr[5]
.sym 629 soc.memory.wen[1]
.sym 630 iomem_addr[14]
.sym 631 iomem_addr[6]
.sym 632 soc.memory.wen[1]
.sym 633 iomem_addr[15]
.sym 634 iomem_addr[7]
.sym 635 soc.memory.wen[0]
.sym 636 soc.memory.ram00_WREN
.sym 637 iomem_addr[8]
.sym 638 soc.memory.wen[0]
.sym 639 soc.memory.ram00_WREN
.sym 640 iomem_addr[9]
.sym 641 soc.memory.wen[1]
.sym 642 soc.memory.cs_0
.sym 643 iomem_addr[10]
.sym 644 soc.memory.wen[1]
.sym 645 iomem_addr[16]
.sym 646 iomem_addr[11]
.sym 678 soc.cpu.count_cycle[24]
.sym 679 soc.cpu.count_cycle[25]
.sym 680 soc.cpu.count_cycle[26]
.sym 681 soc.cpu.count_cycle[27]
.sym 682 soc.cpu.count_cycle[28]
.sym 683 soc.cpu.count_cycle[29]
.sym 684 soc.cpu.count_cycle[30]
.sym 685 soc.cpu.count_cycle[31]
.sym 693 soc.memory.rdata_1[0]
.sym 694 soc.memory.rdata_1[1]
.sym 695 soc.memory.rdata_1[2]
.sym 696 soc.memory.rdata_1[3]
.sym 697 soc.memory.rdata_1[4]
.sym 698 soc.memory.rdata_1[5]
.sym 699 soc.memory.rdata_1[6]
.sym 700 soc.memory.rdata_1[7]
.sym 743 soc.memory.rdata_1[5]
.sym 745 iomem_addr[12]
.sym 746 soc.cpu.count_cycle[20]
.sym 753 soc.memory.rdata_1[1]
.sym 754 iomem_addr[11]
.sym 756 soc.memory.rdata_1[3]
.sym 757 iomem_addr[14]
.sym 758 iomem_addr[13]
.sym 760 iomem_addr[10]
.sym 762 iomem_addr[7]
.sym 766 soc.memory.ram00_WREN
.sym 778 iomem_addr[15]
.sym 785 soc.memory.wen[0]
.sym 787 soc.memory.wen[1]
.sym 790 soc.memory.rdata_1[2]
.sym 792 soc.cpu.count_cycle[29]
.sym 799 soc.cpu.count_cycle[35]
.sym 805 iomem_wdata[13]
.sym 807 soc.memory.rdata_1[13]
.sym 820 $PACKER_VCC_NET
.sym 824 $PACKER_GND_NET
.sym 828 $PACKER_VCC_NET
.sym 832 $PACKER_GND_NET
.sym 852 $PACKER_GND_NET
.sym 855 $PACKER_GND_NET
.sym 858 $PACKER_GND_NET
.sym 861 $PACKER_GND_NET
.sym 864 $PACKER_VCC_NET
.sym 867 $PACKER_VCC_NET
.sym 905 soc.cpu.count_cycle[32]
.sym 906 soc.cpu.count_cycle[33]
.sym 907 soc.cpu.count_cycle[34]
.sym 908 soc.cpu.count_cycle[35]
.sym 909 soc.cpu.count_cycle[36]
.sym 910 soc.cpu.count_cycle[37]
.sym 911 soc.cpu.count_cycle[38]
.sym 912 soc.cpu.count_cycle[39]
.sym 920 soc.memory.rdata_1[8]
.sym 921 soc.memory.rdata_1[9]
.sym 922 soc.memory.rdata_1[10]
.sym 923 soc.memory.rdata_1[11]
.sym 924 soc.memory.rdata_1[12]
.sym 925 soc.memory.rdata_1[13]
.sym 926 soc.memory.rdata_1[14]
.sym 927 soc.memory.rdata_1[15]
.sym 930 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 969 soc.cpu.count_cycle[30]
.sym 970 soc.cpu.instr_rdinstr
.sym 971 soc.cpu.instr_rdcycleh
.sym 983 $PACKER_GND_NET
.sym 986 soc.cpu.count_cycle[26]
.sym 997 soc.cpu.count_cycle[31]
.sym 1002 soc.memory.rdata_1[10]
.sym 1011 soc.cpu.count_cycle[24]
.sym 1014 soc.memory.rdata_1[12]
.sym 1018 soc.cpu.count_cycle[27]
.sym 1022 iomem_addr[15]
.sym 1023 iomem_wdata[10]
.sym 1024 iomem_addr[13]
.sym 1025 iomem_wdata[0]
.sym 1028 iomem_wdata[4]
.sym 1130 soc.cpu.count_cycle[40]
.sym 1131 soc.cpu.count_cycle[41]
.sym 1132 soc.cpu.count_cycle[42]
.sym 1133 soc.cpu.count_cycle[43]
.sym 1134 soc.cpu.count_cycle[44]
.sym 1135 soc.cpu.count_cycle[45]
.sym 1136 soc.cpu.count_cycle[46]
.sym 1137 soc.cpu.count_cycle[47]
.sym 1149 soc.cpu.instr_rdcycleh
.sym 1183 soc.cpu.count_cycle[36]
.sym 1190 iomem_addr[5]
.sym 1224 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 1226 soc.cpu.count_cycle[4]
.sym 1227 soc.cpu.count_cycle[56]
.sym 1232 iomem_wdata[5]
.sym 1234 soc.cpu.count_cycle[50]
.sym 1236 iomem_wdata[5]
.sym 1239 iomem_addr[4]
.sym 1244 $PACKER_VCC_NET
.sym 1245 iomem_addr[5]
.sym 1336 soc.cpu.count_cycle[48]
.sym 1337 soc.cpu.count_cycle[49]
.sym 1338 soc.cpu.count_cycle[50]
.sym 1339 soc.cpu.count_cycle[51]
.sym 1340 soc.cpu.count_cycle[52]
.sym 1341 soc.cpu.count_cycle[53]
.sym 1342 soc.cpu.count_cycle[54]
.sym 1343 soc.cpu.count_cycle[55]
.sym 1371 iomem_wdata[7]
.sym 1389 soc.cpu.count_instr[21]
.sym 1390 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 1400 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 1407 soc.cpu.instr_rdcycleh
.sym 1428 soc.cpu.instr_rdinstrh
.sym 1431 soc.cpu.instr_rdcycleh
.sym 1433 iomem_addr[8]
.sym 1436 iomem_wdata[14]
.sym 1439 iomem_wdata[12]
.sym 1450 iomem_wdata[11]
.sym 1451 iomem_addr[3]
.sym 1544 soc.cpu.count_cycle[56]
.sym 1545 soc.cpu.count_cycle[57]
.sym 1546 soc.cpu.count_cycle[58]
.sym 1547 soc.cpu.count_cycle[59]
.sym 1548 soc.cpu.count_cycle[60]
.sym 1549 soc.cpu.count_cycle[61]
.sym 1550 soc.cpu.count_cycle[62]
.sym 1551 soc.cpu.count_cycle[63]
.sym 1601 soc.cpu.count_cycle[54]
.sym 1637 soc.memory.rdata_1[13]
.sym 1638 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 1655 iomem_wdata[13]
.sym 1757 soc.cpu.count_cycle[0]
.sym 1788 iomem_wdata[1]
.sym 1802 soc.cpu.instr_rdinstr
.sym 1804 soc.cpu.count_cycle[59]
.sym 1810 soc.cpu.count_cycle[62]
.sym 1850 iomem_wdata[0]
.sym 1855 iomem_addr[15]
.sym 1856 iomem_wdata[10]
.sym 1857 iomem_addr[13]
.sym 1872 iomem_wdata[4]
.sym 1965 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 1967 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 1969 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 1970 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 1971 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 1972 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 2008 iomem_wdata[14]
.sym 2051 soc.cpu.reg_pc[14]
.sym 2072 iomem_addr[5]
.sym 2073 iomem_addr[4]
.sym 2076 soc.cpu.cpu_state[3]
.sym 2079 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 2081 soc.cpu.cpu_state[3]
.sym 2082 soc.cpu.timer[23]
.sym 2084 soc.cpu.timer[17]
.sym 2086 iomem_wdata[5]
.sym 2098 $PACKER_VCC_NET
.sym 2191 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 2192 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 2193 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 2194 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 2195 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 2196 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 2197 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 2200 iomem_wdata[3]
.sym 2225 iomem_wdata[4]
.sym 2238 soc.cpu.timer[24]
.sym 2239 soc.cpu.timer[29]
.sym 2245 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 2247 soc.cpu.timer[28]
.sym 2249 soc.cpu.timer[25]
.sym 2252 soc.cpu.timer[30]
.sym 2253 soc.cpu.timer[31]
.sym 2254 soc.cpu.timer[26]
.sym 2282 iomem_addr[3]
.sym 2283 soc.cpu.timer[16]
.sym 2285 soc.cpu.timer[27]
.sym 2289 soc.cpu.timer[19]
.sym 2290 soc.cpu.timer[22]
.sym 2291 soc.cpu.timer[18]
.sym 2292 $PACKER_VCC_NET
.sym 2295 soc.cpu.timer[21]
.sym 2296 $PACKER_VCC_NET
.sym 2297 iomem_wdata[12]
.sym 2306 soc.cpu.timer[27]
.sym 2308 iomem_wdata[11]
.sym 2396 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 2397 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 2398 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 2399 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 2400 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 2401 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 2402 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 2403 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 2407 iomem_wdata[2]
.sym 2425 iomem_wdata[13]
.sym 2430 iomem_wdata[11]
.sym 2431 iomem_wdata[8]
.sym 2445 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 2450 $PACKER_VCC_NET
.sym 2455 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 2456 iomem_wdata[13]
.sym 2489 soc.cpu.timer[5]
.sym 2491 soc.cpu.timer[6]
.sym 2494 soc.cpu.cpu_state[3]
.sym 2495 soc.cpu.timer[16]
.sym 2496 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 2498 soc.cpu.cpuregs_rs1[0]
.sym 2604 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 2605 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 2606 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 2607 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 2608 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 2609 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 2610 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 2611 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 2653 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 2657 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 2661 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 2666 soc.cpu.timer[10]
.sym 2670 soc.cpu.timer[15]
.sym 2675 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 2701 iomem_wdata[0]
.sym 2707 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 2708 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 2711 iomem_wdata[10]
.sym 2813 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 2814 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 2815 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 2816 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 2817 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 2818 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 2819 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 2820 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 2823 soc.cpu.irq_mask[6]
.sym 2862 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 2864 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 2870 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 2874 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 2883 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 2884 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 2904 soc.cpu.timer[22]
.sym 2906 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 2907 $PACKER_VCC_NET
.sym 2908 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 2909 soc.cpu.cpu_state[3]
.sym 2911 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 2914 soc.cpu.irq_active
.sym 2915 soc.cpu.timer[23]
.sym 2917 soc.cpu.timer[17]
.sym 2918 soc.cpu.irq_active
.sym 2923 $PACKER_VCC_NET
.sym 3026 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 3027 soc.cpu.irq_pending_SB_DFFESR_Q_29_E
.sym 3028 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 3029 soc.cpu.irq_pending[1]
.sym 3032 soc.cpu.irq_delay_SB_LUT4_I3_O
.sym 3051 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 3059 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 3062 soc.cpu.irq_state[1]
.sym 3067 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 3068 soc.cpu.irq_state[0]
.sym 3069 soc.cpu.alu_out_q[8]
.sym 3070 soc.cpu.cpuregs_wrdata[16]
.sym 3089 soc.cpu.timer[26]
.sym 3091 soc.cpu.timer[24]
.sym 3093 soc.cpu.timer[25]
.sym 3099 soc.cpu.cpu_state[2]
.sym 3102 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 3103 soc.cpu.timer[31]
.sym 3111 soc.cpu.timer[29]
.sym 3131 soc.cpu.instr_retirq
.sym 3132 soc.cpu.irq_state[1]
.sym 3133 soc.cpu.timer[28]
.sym 3134 soc.cpu.irq_state[0]
.sym 3135 soc.cpu.timer[27]
.sym 3141 $PACKER_VCC_NET
.sym 3145 $PACKER_VCC_NET
.sym 3146 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 3147 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 3250 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 3251 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 3252 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 3253 soc.cpu.irq_pending[2]
.sym 3254 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 3255 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 3256 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 3257 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 3278 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 3283 soc.cpu.cpuregs_wrdata[26]
.sym 3300 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 3303 soc.cpu.pcpi_rs1[12]
.sym 3314 soc.cpu.decoder_trigger
.sym 3345 soc.cpu.instr_lui
.sym 3347 soc.cpu.cpu_state[3]
.sym 3350 soc.cpu.irq_pending[1]
.sym 3352 soc.cpu.cpuregs_rs1[0]
.sym 3355 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 3456 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 3457 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 3458 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 3459 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 3460 soc.cpu.irq_delay
.sym 3461 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 3462 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 3463 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 3467 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 3483 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 3486 soc.cpu.latched_store
.sym 3507 soc.cpu.irq_pending[2]
.sym 3509 soc.cpu.pcpi_rs1[0]
.sym 3512 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 3517 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 3530 soc.cpu.irq_state[0]
.sym 3548 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 3553 iomem_wdata[0]
.sym 3554 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 3555 soc.cpu.pcpi_rs1[1]
.sym 3558 soc.cpu.mem_wordsize[2]
.sym 3560 soc.cpu.irq_mask[1]
.sym 3563 iomem_wdata[10]
.sym 3664 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 3665 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 3666 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 3667 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 3668 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 3669 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 3670 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 3671 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 3694 soc.cpu.reg_pc[13]
.sym 3697 soc.cpu.cpuregs_wrdata[10]
.sym 3714 soc.cpu.cpu_state[2]
.sym 3735 $PACKER_VCC_NET
.sym 3741 soc.cpu.cpu_state[3]
.sym 3757 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 3760 soc.cpu.cpu_state[3]
.sym 3761 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 3762 soc.cpu.mem_wordsize[0]
.sym 3763 soc.cpu.pcpi_rs1[11]
.sym 3766 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 3769 soc.cpu.irq_active
.sym 3874 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 3875 soc.cpu.cpu_state[0]
.sym 3877 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 3878 soc.cpu.cpu_state[1]
.sym 3879 soc.cpu.cpu_state[3]
.sym 3880 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 3883 iomem_wdata[7]
.sym 3903 resetn
.sym 3922 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 3924 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 3927 soc.cpu.mem_do_rdata
.sym 3932 soc.cpu.instr_jal
.sym 3943 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 3964 soc.cpu.instr_retirq
.sym 3970 soc.cpu.mem_wordsize[1]
.sym 3971 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 3972 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 3973 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 3975 soc.cpu.cpu_state[2]
.sym 3978 $PACKER_VCC_NET
.sym 4085 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 4086 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 4088 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 4089 soc.cpu.irq_active
.sym 4090 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 4091 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 4092 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 4110 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 4122 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 4130 soc.cpu.cpuregs_wrdata[11]
.sym 4132 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 4147 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 4149 soc.cpu.cpu_state[3]
.sym 4155 soc.cpu.cpu_state[1]
.sym 4160 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 4163 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 4166 soc.cpu.cpu_state[0]
.sym 4175 soc.cpu.cpu_state[3]
.sym 4191 soc.cpu.instr_jal
.sym 4192 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 4196 soc.cpu.cpu_state[0]
.sym 4197 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 4199 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 4203 soc.cpu.mem_do_rinst
.sym 4204 soc.cpu.cpu_state[3]
.sym 4205 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 4312 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_1_O
.sym 4313 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1
.sym 4315 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 4318 soc.cpu.cpu_state[4]
.sym 4319 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 4337 iomem_wdata[1]
.sym 4378 soc.cpu.mem_do_prefetch
.sym 4390 soc.cpu.is_sb_sh_sw
.sym 4397 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 4403 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 4424 iomem_wdata[0]
.sym 4425 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 4426 soc.cpu.pcpi_rs1[1]
.sym 4428 soc.cpu.mem_wordsize[2]
.sym 4434 iomem_wdata[10]
.sym 4539 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 4540 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 4541 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 4542 soc.cpu.mem_do_rinst
.sym 4543 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 4544 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 4546 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 4568 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 4581 soc.cpu.cpu_state[4]
.sym 4583 soc.cpu.decoded_imm[1]
.sym 4602 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 4603 soc.cpu.cpu_state[4]
.sym 4611 soc.cpu.cpu_state[4]
.sym 4647 soc.cpu.pcpi_rs1[7]
.sym 4652 soc.cpu.mem_wordsize[0]
.sym 4657 soc.cpu.is_sll_srl_sra
.sym 4658 soc.cpu.mem_wordsize[2]
.sym 4660 soc.cpu.pcpi_rs1[11]
.sym 4661 resetn
.sym 4767 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 4768 soc.cpu.mem_wordsize[2]
.sym 4769 soc.cpu.instr_sw_SB_LUT4_I3_O
.sym 4770 soc.cpu.instr_sb_SB_LUT4_I3_O
.sym 4771 soc.cpu.instr_sh_SB_LUT4_I3_O
.sym 4772 soc.cpu.mem_wordsize[1]
.sym 4773 soc.cpu.mem_wordsize[0]
.sym 4791 iomem_wdata[4]
.sym 4809 soc.cpu.decoded_imm[15]
.sym 4813 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 4829 soc.cpu.mem_do_prefetch
.sym 4832 soc.cpu.mem_do_rinst
.sym 4834 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 4837 soc.cpu.is_sb_sh_sw
.sym 4839 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 4841 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 4849 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 4874 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 4877 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 4878 soc.cpu.is_slli_srli_srai
.sym 4882 soc.cpu.mem_wordsize[1]
.sym 4886 $PACKER_VCC_NET
.sym 4888 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 4991 soc.cpu.instr_sb
.sym 4992 soc.cpu.instr_lw
.sym 4993 soc.cpu.instr_sw
.sym 4994 soc.cpu.is_sll_srl_sra
.sym 4995 soc.cpu.instr_lh
.sym 4996 soc.cpu.instr_sh
.sym 4997 soc.cpu.instr_lhu
.sym 4998 soc.cpu.instr_lbu
.sym 5001 iomem_wdata[8]
.sym 5002 iomem_wdata[11]
.sym 5004 soc.cpu.pcpi_rs1[21]
.sym 5021 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 5039 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 5040 soc.cpu.mem_wordsize[1]
.sym 5050 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 5051 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 5057 soc.cpu.mem_wordsize[2]
.sym 5066 soc.cpu.mem_wordsize[1]
.sym 5084 soc.cpu.pcpi_rs1[1]
.sym 5086 soc.cpu.mem_wordsize[2]
.sym 5197 soc.cpu.is_slli_srli_srai
.sym 5200 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 5201 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 5202 soc.cpu.instr_srai
.sym 5203 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 5204 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 5208 soc.cpu.pcpi_rs1[11]
.sym 5227 soc.cpu.decoded_imm[24]
.sym 5246 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 5247 soc.cpu.instr_lb
.sym 5248 soc.cpu.pcpi_rs1[11]
.sym 5251 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 5253 soc.cpu.pcpi_rs1[30]
.sym 5255 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 5258 soc.cpu.is_sb_sh_sw
.sym 5263 soc.cpu.mem_rdata_q[14]
.sym 5274 soc.cpu.mem_rdata_q[13]
.sym 5289 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 5291 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 5294 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 5297 soc.cpu.instr_lh
.sym 5299 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 5302 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 5305 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 5405 soc.cpu.instr_ori
.sym 5406 soc.cpu.instr_xor
.sym 5407 soc.cpu.instr_addi
.sym 5408 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 5409 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 5410 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 5411 soc.cpu.instr_sll
.sym 5412 soc.cpu.instr_sub
.sym 5416 soc.cpu.pcpi_rs1[31]
.sym 5419 soc.cpu.mem_rdata_q[13]
.sym 5436 soc.cpu.mem_rdata_q[12]
.sym 5454 soc.cpu.pcpi_rs1[0]
.sym 5457 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 5458 soc.cpu.mem_rdata_q[14]
.sym 5461 soc.cpu.mem_rdata_q[14]
.sym 5462 soc.cpu.pcpi_rs1[13]
.sym 5496 soc.cpu.pcpi_rs1[30]
.sym 5499 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 5505 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 5511 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 5512 resetn
.sym 5614 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 5615 soc.cpu.instr_and
.sym 5616 soc.cpu.instr_srl
.sym 5617 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 5618 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 5619 soc.cpu.instr_or
.sym 5620 soc.cpu.instr_andi
.sym 5621 soc.cpu.instr_add
.sym 5663 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 5664 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 5668 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 5673 soc.cpu.instr_sub
.sym 5685 soc.cpu.instr_sub
.sym 5696 soc.cpu.is_alu_reg_imm
.sym 5706 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 5707 soc.cpu.is_alu_reg_imm
.sym 5710 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 5711 $PACKER_VCC_NET
.sym 5712 soc.cpu.is_compare
.sym 5716 $PACKER_VCC_NET
.sym 5720 soc.cpu.instr_sub
.sym 5828 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 5829 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 5830 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 5831 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 5832 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 5833 soc.cpu.is_compare
.sym 5903 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 5909 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 5933 soc.cpu.pcpi_rs1[6]
.sym 5935 soc.cpu.pcpi_rs1[8]
.sym 6054 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 6055 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 6056 soc.cpu.reg_sh[4]
.sym 6057 soc.cpu.reg_sh[2]
.sym 6058 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 6059 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 6060 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 6117 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 6123 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 6127 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 6285 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6286 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 6287 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 6362 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 6377 $PACKER_VCC_NET
.sym 6618 $PACKER_VCC_NET
.sym 6673 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 6674 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 6675 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 6676 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 6677 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 6678 soc.memory.ram00_WREN
.sym 6679 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 6680 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 6694 iomem_wdata[12]
.sym 6718 soc.cpu.count_cycle[3]
.sym 6719 soc.cpu.count_cycle[4]
.sym 6728 soc.cpu.count_cycle[5]
.sym 6730 soc.cpu.count_cycle[7]
.sym 6735 soc.cpu.count_cycle[0]
.sym 6737 soc.cpu.count_cycle[6]
.sym 6741 soc.cpu.count_cycle[2]
.sym 6744 soc.cpu.count_cycle[1]
.sym 6747 $nextpnr_ICESTORM_LC_5$O
.sym 6750 soc.cpu.count_cycle[0]
.sym 6753 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 6755 soc.cpu.count_cycle[1]
.sym 6759 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 6761 soc.cpu.count_cycle[2]
.sym 6763 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 6765 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 6768 soc.cpu.count_cycle[3]
.sym 6769 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 6771 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 6774 soc.cpu.count_cycle[4]
.sym 6775 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 6777 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 6779 soc.cpu.count_cycle[5]
.sym 6781 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 6783 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 6786 soc.cpu.count_cycle[6]
.sym 6787 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 6789 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 6791 soc.cpu.count_cycle[7]
.sym 6793 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 6795 CLK$SB_IO_IN_$glb_clk
.sym 6796 resetn_SB_LUT4_I3_O_$glb_sr
.sym 6825 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 6826 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6827 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6828 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 6829 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 6830 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 6831 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6832 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6837 soc.memory.rdata_1[7]
.sym 6839 soc.memory.rdata_0[15]
.sym 6840 soc.memory.rdata_1[9]
.sym 6842 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 6843 soc.memory.rdata_1[8]
.sym 6844 soc.memory.rdata_1[14]
.sym 6845 soc.memory.rdata_1[4]
.sym 6846 soc.memory.rdata_1[15]
.sym 6848 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 6856 soc.memory.rdata_0[8]
.sym 6857 soc.cpu.count_cycle[10]
.sym 6860 soc.memory.rdata_1[11]
.sym 6865 soc.memory.rdata_0[9]
.sym 6867 soc.memory.wen[0]
.sym 6868 soc.memory.ram00_WREN
.sym 6869 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 6877 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 6878 soc.memory.wen[1]
.sym 6879 soc.cpu.instr_rdinstr
.sym 6880 soc.memory.cs_0
.sym 6885 soc.cpu.instr_rdinstrh
.sym 6887 soc.cpu.instr_rdinstr
.sym 6888 soc.cpu.count_cycle[8]
.sym 6889 soc.cpu.count_cycle[6]
.sym 6890 soc.cpu.instr_rdinstrh
.sym 6891 soc.cpu.instr_rdcycleh
.sym 6897 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 6904 soc.cpu.count_cycle[10]
.sym 6905 soc.cpu.count_cycle[11]
.sym 6907 soc.cpu.count_cycle[13]
.sym 6922 soc.cpu.count_cycle[12]
.sym 6924 soc.cpu.count_cycle[14]
.sym 6926 soc.cpu.count_cycle[8]
.sym 6927 soc.cpu.count_cycle[9]
.sym 6933 soc.cpu.count_cycle[15]
.sym 6934 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 6936 soc.cpu.count_cycle[8]
.sym 6938 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 6940 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 6942 soc.cpu.count_cycle[9]
.sym 6944 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 6946 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 6949 soc.cpu.count_cycle[10]
.sym 6950 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 6952 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 6955 soc.cpu.count_cycle[11]
.sym 6956 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 6958 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 6961 soc.cpu.count_cycle[12]
.sym 6962 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 6964 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 6967 soc.cpu.count_cycle[13]
.sym 6968 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 6970 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 6973 soc.cpu.count_cycle[14]
.sym 6974 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 6976 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 6978 soc.cpu.count_cycle[15]
.sym 6980 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 6982 CLK$SB_IO_IN_$glb_clk
.sym 6983 resetn_SB_LUT4_I3_O_$glb_sr
.sym 7008 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7009 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 7011 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7012 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 7013 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7014 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7015 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7020 soc.memory.rdata_1[2]
.sym 7021 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7022 soc.cpu.count_cycle[13]
.sym 7024 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 7026 soc.cpu.count_cycle[35]
.sym 7030 soc.cpu.count_cycle[12]
.sym 7031 soc.memory.rdata_0[14]
.sym 7033 soc.cpu.count_cycle[1]
.sym 7034 soc.cpu.count_instr[7]
.sym 7036 soc.cpu.count_cycle[34]
.sym 7037 soc.cpu.count_cycle[7]
.sym 7038 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7039 soc.cpu.count_cycle[25]
.sym 7040 soc.cpu.count_cycle[0]
.sym 7041 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7043 soc.cpu.count_cycle[55]
.sym 7044 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 7053 soc.cpu.count_cycle[20]
.sym 7056 soc.cpu.count_cycle[23]
.sym 7057 soc.cpu.count_cycle[16]
.sym 7058 soc.cpu.count_cycle[17]
.sym 7060 soc.cpu.count_cycle[19]
.sym 7063 soc.cpu.count_cycle[22]
.sym 7067 soc.cpu.count_cycle[18]
.sym 7070 soc.cpu.count_cycle[21]
.sym 7081 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 7083 soc.cpu.count_cycle[16]
.sym 7085 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 7087 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 7089 soc.cpu.count_cycle[17]
.sym 7091 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 7093 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 7096 soc.cpu.count_cycle[18]
.sym 7097 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 7099 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 7101 soc.cpu.count_cycle[19]
.sym 7103 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 7105 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 7108 soc.cpu.count_cycle[20]
.sym 7109 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 7111 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 7114 soc.cpu.count_cycle[21]
.sym 7115 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 7117 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 7119 soc.cpu.count_cycle[22]
.sym 7121 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 7123 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 7126 soc.cpu.count_cycle[23]
.sym 7127 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 7129 CLK$SB_IO_IN_$glb_clk
.sym 7130 resetn_SB_LUT4_I3_O_$glb_sr
.sym 7155 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7156 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7157 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7158 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7159 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7160 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7161 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7162 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7167 soc.cpu.count_cycle[16]
.sym 7168 iomem_addr[12]
.sym 7170 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7171 soc.cpu.count_cycle[17]
.sym 7178 soc.cpu.count_cycle[15]
.sym 7179 soc.cpu.count_cycle[10]
.sym 7181 soc.cpu.count_cycle[41]
.sym 7182 soc.memory.rdata_0[13]
.sym 7183 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 7184 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7186 soc.cpu.count_cycle[21]
.sym 7188 soc.cpu.count_cycle[22]
.sym 7189 soc.cpu.count_cycle[45]
.sym 7190 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 7191 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 7196 soc.cpu.count_cycle[24]
.sym 7201 soc.cpu.count_cycle[29]
.sym 7206 soc.cpu.count_cycle[26]
.sym 7213 soc.cpu.count_cycle[25]
.sym 7215 soc.cpu.count_cycle[27]
.sym 7216 soc.cpu.count_cycle[28]
.sym 7219 soc.cpu.count_cycle[31]
.sym 7226 soc.cpu.count_cycle[30]
.sym 7228 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 7231 soc.cpu.count_cycle[24]
.sym 7232 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 7234 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 7237 soc.cpu.count_cycle[25]
.sym 7238 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 7240 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 7242 soc.cpu.count_cycle[26]
.sym 7244 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 7246 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 7249 soc.cpu.count_cycle[27]
.sym 7250 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 7252 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 7255 soc.cpu.count_cycle[28]
.sym 7256 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 7258 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 7261 soc.cpu.count_cycle[29]
.sym 7262 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 7264 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 7266 soc.cpu.count_cycle[30]
.sym 7268 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 7270 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 7273 soc.cpu.count_cycle[31]
.sym 7274 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 7276 CLK$SB_IO_IN_$glb_clk
.sym 7277 resetn_SB_LUT4_I3_O_$glb_sr
.sym 7302 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 7303 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7304 soc.cpu.count_instr[1]
.sym 7305 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7306 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7307 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7308 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 7309 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7314 soc.cpu.count_cycle[56]
.sym 7317 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 7318 soc.cpu.count_cycle[50]
.sym 7319 soc.cpu.count_cycle[18]
.sym 7323 soc.cpu.count_cycle[5]
.sym 7326 soc.cpu.count_cycle[48]
.sym 7328 soc.cpu.count_cycle[49]
.sym 7329 soc.cpu.count_cycle[47]
.sym 7331 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7332 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7337 soc.cpu.instr_maskirq
.sym 7338 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 7344 soc.cpu.count_cycle[33]
.sym 7351 soc.cpu.count_cycle[32]
.sym 7361 soc.cpu.count_cycle[34]
.sym 7362 soc.cpu.count_cycle[35]
.sym 7366 soc.cpu.count_cycle[39]
.sym 7371 soc.cpu.count_cycle[36]
.sym 7372 soc.cpu.count_cycle[37]
.sym 7373 soc.cpu.count_cycle[38]
.sym 7375 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 7377 soc.cpu.count_cycle[32]
.sym 7379 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 7381 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 7384 soc.cpu.count_cycle[33]
.sym 7385 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 7387 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 7390 soc.cpu.count_cycle[34]
.sym 7391 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 7393 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 7396 soc.cpu.count_cycle[35]
.sym 7397 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 7399 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 7401 soc.cpu.count_cycle[36]
.sym 7403 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 7405 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 7407 soc.cpu.count_cycle[37]
.sym 7409 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 7411 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 7413 soc.cpu.count_cycle[38]
.sym 7415 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 7417 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 7420 soc.cpu.count_cycle[39]
.sym 7421 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 7423 CLK$SB_IO_IN_$glb_clk
.sym 7424 resetn_SB_LUT4_I3_O_$glb_sr
.sym 7449 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 7450 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7451 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7452 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7453 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 7454 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 7455 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7456 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7462 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 7463 iomem_addr[16]
.sym 7464 iomem_addr[6]
.sym 7469 soc.cpu.instr_maskirq
.sym 7473 soc.cpu.instr_rdinstr
.sym 7474 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 7475 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7476 soc.cpu.instr_rdcycleh
.sym 7477 soc.cpu.count_cycle[8]
.sym 7478 soc.cpu.instr_rdinstrh
.sym 7480 soc.cpu.count_cycle[26]
.sym 7481 soc.cpu.count_instr[31]
.sym 7482 soc.cpu.instr_rdinstrh
.sym 7483 soc.cpu.count_cycle[31]
.sym 7484 soc.cpu.instr_rdinstr
.sym 7485 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 7490 soc.cpu.count_cycle[40]
.sym 7503 soc.cpu.count_cycle[45]
.sym 7507 soc.cpu.count_cycle[41]
.sym 7508 soc.cpu.count_cycle[42]
.sym 7510 soc.cpu.count_cycle[44]
.sym 7517 soc.cpu.count_cycle[43]
.sym 7520 soc.cpu.count_cycle[46]
.sym 7521 soc.cpu.count_cycle[47]
.sym 7522 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 7525 soc.cpu.count_cycle[40]
.sym 7526 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 7528 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 7531 soc.cpu.count_cycle[41]
.sym 7532 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 7534 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 7537 soc.cpu.count_cycle[42]
.sym 7538 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 7540 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 7542 soc.cpu.count_cycle[43]
.sym 7544 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 7546 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 7549 soc.cpu.count_cycle[44]
.sym 7550 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 7552 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 7554 soc.cpu.count_cycle[45]
.sym 7556 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 7558 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 7560 soc.cpu.count_cycle[46]
.sym 7562 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 7564 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 7566 soc.cpu.count_cycle[47]
.sym 7568 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 7570 CLK$SB_IO_IN_$glb_clk
.sym 7571 resetn_SB_LUT4_I3_O_$glb_sr
.sym 7596 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 7597 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7598 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7599 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7600 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7601 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 7602 soc.cpu.count_cycle[1]
.sym 7603 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7612 soc.cpu.count_cycle[29]
.sym 7615 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 7618 soc.cpu.cpuregs_rs1[18]
.sym 7623 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 7624 soc.cpu.count_instr[32]
.sym 7625 soc.cpu.count_cycle[1]
.sym 7626 soc.cpu.count_cycle[55]
.sym 7628 soc.cpu.count_cycle[0]
.sym 7630 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7631 soc.cpu.cpu_state[2]
.sym 7632 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 7637 soc.cpu.count_cycle[48]
.sym 7639 soc.cpu.count_cycle[50]
.sym 7642 soc.cpu.count_cycle[53]
.sym 7656 soc.cpu.count_cycle[51]
.sym 7657 soc.cpu.count_cycle[52]
.sym 7659 soc.cpu.count_cycle[54]
.sym 7662 soc.cpu.count_cycle[49]
.sym 7668 soc.cpu.count_cycle[55]
.sym 7669 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 7672 soc.cpu.count_cycle[48]
.sym 7673 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 7675 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 7677 soc.cpu.count_cycle[49]
.sym 7679 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 7681 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 7684 soc.cpu.count_cycle[50]
.sym 7685 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 7687 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 7690 soc.cpu.count_cycle[51]
.sym 7691 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 7693 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 7696 soc.cpu.count_cycle[52]
.sym 7697 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 7699 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 7702 soc.cpu.count_cycle[53]
.sym 7703 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 7705 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 7708 soc.cpu.count_cycle[54]
.sym 7709 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 7711 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 7713 soc.cpu.count_cycle[55]
.sym 7715 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 7717 CLK$SB_IO_IN_$glb_clk
.sym 7718 resetn_SB_LUT4_I3_O_$glb_sr
.sym 7743 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7744 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7745 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7746 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7747 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7748 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 7749 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 7750 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7758 soc.ram_ready
.sym 7766 soc.cpu.count_cycle[27]
.sym 7768 soc.cpu.irq_state[0]
.sym 7770 soc.memory.rdata_0[13]
.sym 7771 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 7772 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 7773 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 7776 soc.cpu.irq_state[0]
.sym 7777 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 7778 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 7779 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 7792 soc.cpu.count_cycle[56]
.sym 7795 soc.cpu.count_cycle[59]
.sym 7805 soc.cpu.count_cycle[61]
.sym 7809 soc.cpu.count_cycle[57]
.sym 7810 soc.cpu.count_cycle[58]
.sym 7812 soc.cpu.count_cycle[60]
.sym 7814 soc.cpu.count_cycle[62]
.sym 7815 soc.cpu.count_cycle[63]
.sym 7816 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 7818 soc.cpu.count_cycle[56]
.sym 7820 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 7822 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 7824 soc.cpu.count_cycle[57]
.sym 7826 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 7828 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 7830 soc.cpu.count_cycle[58]
.sym 7832 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 7834 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 7836 soc.cpu.count_cycle[59]
.sym 7838 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 7840 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 7842 soc.cpu.count_cycle[60]
.sym 7844 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 7846 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 7849 soc.cpu.count_cycle[61]
.sym 7850 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 7852 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 7854 soc.cpu.count_cycle[62]
.sym 7856 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 7860 soc.cpu.count_cycle[63]
.sym 7862 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 7864 CLK$SB_IO_IN_$glb_clk
.sym 7865 resetn_SB_LUT4_I3_O_$glb_sr
.sym 7891 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 7892 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 7903 soc.cpu.count_cycle[4]
.sym 7906 soc.cpu.count_cycle[57]
.sym 7907 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 7908 soc.cpu.cpu_state[3]
.sym 7910 soc.cpu.cpu_state[3]
.sym 7913 soc.cpu.timer[17]
.sym 7915 soc.cpu.timer[2]
.sym 7918 soc.cpu.irq_state[0]
.sym 7921 soc.cpu.count_cycle[61]
.sym 7925 soc.cpu.instr_maskirq
.sym 7943 soc.cpu.count_cycle[0]
.sym 7989 soc.cpu.count_cycle[0]
.sym 8011 CLK$SB_IO_IN_$glb_clk
.sym 8012 resetn_SB_LUT4_I3_O_$glb_sr
.sym 8037 soc.cpu.timer[4]
.sym 8039 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8041 soc.cpu.timer[0]
.sym 8043 soc.cpu.timer[20]
.sym 8047 iomem_wdata[5]
.sym 8049 iomem_addr[8]
.sym 8054 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 8056 iomem_wdata[14]
.sym 8060 soc.cpu.instr_maskirq
.sym 8061 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 8062 soc.cpu.cpuregs_rs1[20]
.sym 8063 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 8066 soc.cpu.timer[20]
.sym 8067 soc.cpu.instr_timer
.sym 8068 soc.cpu.instr_rdcycleh
.sym 8069 soc.cpu.irq_state[1]
.sym 8070 soc.cpu.instr_rdinstrh
.sym 8071 soc.cpu.irq_state[0]
.sym 8072 soc.cpu.instr_rdinstr
.sym 8080 soc.cpu.timer[16]
.sym 8082 soc.cpu.timer[29]
.sym 8083 soc.cpu.timer[24]
.sym 8084 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8086 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8088 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8090 soc.cpu.timer[27]
.sym 8093 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8094 soc.cpu.timer[30]
.sym 8095 soc.cpu.timer[18]
.sym 8096 soc.cpu.timer[26]
.sym 8097 soc.cpu.timer[31]
.sym 8098 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8100 soc.cpu.timer[25]
.sym 8101 soc.cpu.timer[19]
.sym 8102 soc.cpu.timer[22]
.sym 8103 soc.cpu.timer[17]
.sym 8104 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8106 soc.cpu.timer[28]
.sym 8107 soc.cpu.timer[21]
.sym 8108 soc.cpu.timer[20]
.sym 8109 soc.cpu.timer[23]
.sym 8111 soc.cpu.timer[25]
.sym 8112 soc.cpu.timer[24]
.sym 8113 soc.cpu.timer[26]
.sym 8114 soc.cpu.timer[27]
.sym 8123 soc.cpu.timer[23]
.sym 8124 soc.cpu.timer[20]
.sym 8125 soc.cpu.timer[21]
.sym 8126 soc.cpu.timer[22]
.sym 8135 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8136 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8141 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8142 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 8143 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8144 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 8147 soc.cpu.timer[29]
.sym 8148 soc.cpu.timer[31]
.sym 8149 soc.cpu.timer[30]
.sym 8150 soc.cpu.timer[28]
.sym 8153 soc.cpu.timer[19]
.sym 8154 soc.cpu.timer[17]
.sym 8155 soc.cpu.timer[18]
.sym 8156 soc.cpu.timer[16]
.sym 8184 soc.cpu.timer[2]
.sym 8185 soc.cpu.timer[3]
.sym 8186 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 8187 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8188 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8189 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8190 soc.cpu.timer[11]
.sym 8191 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8196 soc.cpu.cpuregs_rs1[0]
.sym 8198 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 8200 soc.cpu.timer[16]
.sym 8201 soc.cpu.cpu_state[3]
.sym 8203 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 8205 soc.cpu.cpuregs_rs1[0]
.sym 8208 soc.cpu.cpu_state[3]
.sym 8210 soc.cpu.cpuregs_rs1[31]
.sym 8211 soc.cpu.cpuregs_rs1[11]
.sym 8212 soc.cpu.timer[0]
.sym 8213 soc.cpu.cpuregs_rs1[4]
.sym 8215 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 8216 soc.cpu.timer[20]
.sym 8217 soc.cpu.cpuregs_rs1[9]
.sym 8218 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 8219 soc.cpu.cpu_state[2]
.sym 8225 soc.cpu.timer[4]
.sym 8227 soc.cpu.timer[5]
.sym 8229 soc.cpu.timer[0]
.sym 8233 soc.cpu.timer[7]
.sym 8237 soc.cpu.timer[6]
.sym 8242 soc.cpu.timer[3]
.sym 8244 $PACKER_VCC_NET
.sym 8248 soc.cpu.timer[1]
.sym 8249 soc.cpu.timer[2]
.sym 8252 $PACKER_VCC_NET
.sym 8257 $nextpnr_ICESTORM_LC_12$O
.sym 8260 soc.cpu.timer[0]
.sym 8263 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8265 $PACKER_VCC_NET
.sym 8266 soc.cpu.timer[1]
.sym 8267 soc.cpu.timer[0]
.sym 8269 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 8271 soc.cpu.timer[2]
.sym 8272 $PACKER_VCC_NET
.sym 8273 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 8275 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 8277 $PACKER_VCC_NET
.sym 8278 soc.cpu.timer[3]
.sym 8279 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 8281 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 8283 $PACKER_VCC_NET
.sym 8284 soc.cpu.timer[4]
.sym 8285 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 8287 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 8289 soc.cpu.timer[5]
.sym 8290 $PACKER_VCC_NET
.sym 8291 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 8293 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 8295 soc.cpu.timer[6]
.sym 8296 $PACKER_VCC_NET
.sym 8297 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 8299 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 8301 $PACKER_VCC_NET
.sym 8302 soc.cpu.timer[7]
.sym 8303 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 8331 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8332 soc.cpu.timer[13]
.sym 8333 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8334 soc.cpu.timer[9]
.sym 8335 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8336 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8337 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 8338 soc.cpu.timer[1]
.sym 8342 iomem_wdata[12]
.sym 8344 soc.cpu.cpuregs_rs1[6]
.sym 8345 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 8347 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 8348 soc.cpu.cpuregs_rs1[11]
.sym 8349 soc.cpu.instr_timer
.sym 8350 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8351 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 8352 iomem_addr[15]
.sym 8353 soc.cpu.timer[7]
.sym 8354 iomem_addr[13]
.sym 8355 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 8356 soc.cpu.irq_state[0]
.sym 8358 soc.cpu.timer[26]
.sym 8359 soc.cpu.cpuregs_rs1[8]
.sym 8361 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 8362 soc.cpu.cpu_state[4]
.sym 8363 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 8364 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 8365 soc.cpu.cpuregs_rs1[3]
.sym 8366 soc.cpu.timer[13]
.sym 8367 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 8374 $PACKER_VCC_NET
.sym 8377 soc.cpu.timer[14]
.sym 8378 soc.cpu.timer[11]
.sym 8382 $PACKER_VCC_NET
.sym 8383 soc.cpu.timer[12]
.sym 8386 $PACKER_VCC_NET
.sym 8392 soc.cpu.timer[15]
.sym 8396 soc.cpu.timer[10]
.sym 8397 soc.cpu.timer[13]
.sym 8399 soc.cpu.timer[9]
.sym 8400 soc.cpu.timer[8]
.sym 8404 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 8406 soc.cpu.timer[8]
.sym 8407 $PACKER_VCC_NET
.sym 8408 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 8410 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 8412 soc.cpu.timer[9]
.sym 8413 $PACKER_VCC_NET
.sym 8414 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 8416 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 8418 soc.cpu.timer[10]
.sym 8419 $PACKER_VCC_NET
.sym 8420 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 8422 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 8424 soc.cpu.timer[11]
.sym 8425 $PACKER_VCC_NET
.sym 8426 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 8428 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 8430 $PACKER_VCC_NET
.sym 8431 soc.cpu.timer[12]
.sym 8432 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 8434 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 8436 soc.cpu.timer[13]
.sym 8437 $PACKER_VCC_NET
.sym 8438 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 8440 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 8442 soc.cpu.timer[14]
.sym 8443 $PACKER_VCC_NET
.sym 8444 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 8446 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 8448 soc.cpu.timer[15]
.sym 8449 $PACKER_VCC_NET
.sym 8450 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 8478 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 8479 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 8480 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8481 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8482 soc.cpu.timer[8]
.sym 8483 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8484 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8485 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8491 soc.cpu.cpuregs_rs1[23]
.sym 8492 soc.cpu.irq_mask[9]
.sym 8493 soc.cpu.timer[12]
.sym 8494 soc.cpu.instr_retirq
.sym 8496 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 8497 soc.cpu.timer[14]
.sym 8498 soc.cpu.cpu_state[3]
.sym 8499 soc.cpu.timer[23]
.sym 8500 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 8501 soc.cpu.timer[17]
.sym 8502 soc.cpu.instr_timer
.sym 8503 soc.cpu.cpu_state[6]
.sym 8506 soc.cpu.irq_state[0]
.sym 8507 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 8508 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 8510 soc.cpu.cpu_state[4]
.sym 8511 soc.cpu.timer[2]
.sym 8513 soc.cpu.instr_maskirq
.sym 8514 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 8519 soc.cpu.timer[22]
.sym 8521 soc.cpu.timer[19]
.sym 8522 $PACKER_VCC_NET
.sym 8523 soc.cpu.timer[18]
.sym 8524 $PACKER_VCC_NET
.sym 8526 soc.cpu.timer[16]
.sym 8527 soc.cpu.timer[21]
.sym 8530 $PACKER_VCC_NET
.sym 8534 $PACKER_VCC_NET
.sym 8536 soc.cpu.timer[20]
.sym 8545 soc.cpu.timer[23]
.sym 8547 soc.cpu.timer[17]
.sym 8551 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 8553 soc.cpu.timer[16]
.sym 8554 $PACKER_VCC_NET
.sym 8555 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 8557 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 8559 $PACKER_VCC_NET
.sym 8560 soc.cpu.timer[17]
.sym 8561 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 8563 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 8565 $PACKER_VCC_NET
.sym 8566 soc.cpu.timer[18]
.sym 8567 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 8569 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 8571 soc.cpu.timer[19]
.sym 8572 $PACKER_VCC_NET
.sym 8573 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 8575 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 8577 soc.cpu.timer[20]
.sym 8578 $PACKER_VCC_NET
.sym 8579 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 8581 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 8583 $PACKER_VCC_NET
.sym 8584 soc.cpu.timer[21]
.sym 8585 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 8587 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 8589 $PACKER_VCC_NET
.sym 8590 soc.cpu.timer[22]
.sym 8591 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 8593 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 8595 $PACKER_VCC_NET
.sym 8596 soc.cpu.timer[23]
.sym 8597 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 8625 soc.cpu.irq_state[0]
.sym 8626 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 8627 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8628 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 8629 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 8630 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8631 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 8632 soc.cpu.irq_state[1]
.sym 8637 soc.cpu.timer[22]
.sym 8638 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 8639 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 8640 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 8641 soc.cpu.timer[19]
.sym 8642 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 8643 soc.cpu.timer[18]
.sym 8645 soc.cpu.instr_maskirq
.sym 8646 soc.cpu.cpuregs_rs1[1]
.sym 8647 soc.cpu.timer[21]
.sym 8648 soc.cpu.cpuregs_rs1[19]
.sym 8649 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8650 soc.cpu.instr_rdinstrh
.sym 8651 soc.cpu.irq_mask[1]
.sym 8653 soc.cpu.instr_retirq
.sym 8654 soc.cpu.cpu_state[4]
.sym 8655 soc.cpu.instr_rdinstr
.sym 8656 soc.cpu.irq_state[1]
.sym 8657 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8658 soc.cpu.irq_state[0]
.sym 8659 soc.cpu.instr_waitirq
.sym 8660 soc.cpu.instr_rdcycleh
.sym 8661 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 8668 soc.cpu.timer[30]
.sym 8670 soc.cpu.timer[27]
.sym 8672 soc.cpu.timer[24]
.sym 8676 soc.cpu.timer[28]
.sym 8678 soc.cpu.timer[26]
.sym 8680 soc.cpu.timer[29]
.sym 8682 soc.cpu.timer[25]
.sym 8683 $PACKER_VCC_NET
.sym 8685 soc.cpu.timer[31]
.sym 8687 $PACKER_VCC_NET
.sym 8691 $PACKER_VCC_NET
.sym 8695 $PACKER_VCC_NET
.sym 8698 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 8700 $PACKER_VCC_NET
.sym 8701 soc.cpu.timer[24]
.sym 8702 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 8704 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 8706 soc.cpu.timer[25]
.sym 8707 $PACKER_VCC_NET
.sym 8708 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 8710 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 8712 soc.cpu.timer[26]
.sym 8713 $PACKER_VCC_NET
.sym 8714 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 8716 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 8718 soc.cpu.timer[27]
.sym 8719 $PACKER_VCC_NET
.sym 8720 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 8722 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 8724 soc.cpu.timer[28]
.sym 8725 $PACKER_VCC_NET
.sym 8726 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 8728 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 8730 $PACKER_VCC_NET
.sym 8731 soc.cpu.timer[29]
.sym 8732 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 8734 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 8736 $PACKER_VCC_NET
.sym 8737 soc.cpu.timer[30]
.sym 8738 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 8741 soc.cpu.timer[31]
.sym 8743 $PACKER_VCC_NET
.sym 8744 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 8772 soc.cpu.irq_mask[2]
.sym 8773 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 8774 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 8775 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 8776 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 8777 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 8778 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 8779 soc.cpu.irq_mask[1]
.sym 8780 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 8784 soc.cpu.pcpi_rs1[6]
.sym 8785 soc.cpu.cpuregs_rs1[28]
.sym 8786 soc.cpu.timer[30]
.sym 8787 resetn
.sym 8788 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 8789 soc.cpu.irq_state[1]
.sym 8790 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 8791 soc.cpu.irq_pending[1]
.sym 8792 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 8793 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 8794 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 8796 soc.cpu.cpuregs_rs1[4]
.sym 8797 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 8798 soc.cpu.cpuregs_rs1[31]
.sym 8799 soc.cpu.cpu_state[2]
.sym 8800 soc.cpu.cpu_state[3]
.sym 8803 soc.cpu.cpuregs_rs1[11]
.sym 8804 soc.cpu.irq_delay
.sym 8805 soc.cpu.cpuregs_rs1[9]
.sym 8806 soc.cpu.irq_state[1]
.sym 8815 soc.cpu.irq_delay
.sym 8818 soc.cpu.irq_active
.sym 8819 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 8821 resetn
.sym 8824 soc.cpu.irq_pending[2]
.sym 8827 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 8828 soc.cpu.irq_state[1]
.sym 8829 soc.cpu.irq_mask[2]
.sym 8830 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 8831 soc.cpu.irq_pending_SB_DFFESR_Q_29_E
.sym 8839 soc.cpu.decoder_trigger
.sym 8841 soc.cpu.irq_pending[1]
.sym 8844 soc.cpu.irq_mask[1]
.sym 8854 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 8855 soc.cpu.irq_state[1]
.sym 8858 soc.cpu.irq_state[1]
.sym 8859 resetn
.sym 8861 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 8864 resetn
.sym 8865 soc.cpu.irq_mask[2]
.sym 8866 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 8867 soc.cpu.irq_pending[2]
.sym 8870 soc.cpu.irq_mask[1]
.sym 8871 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 8872 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 8873 soc.cpu.irq_pending[1]
.sym 8888 soc.cpu.irq_active
.sym 8889 soc.cpu.irq_delay
.sym 8890 soc.cpu.decoder_trigger
.sym 8892 soc.cpu.irq_pending_SB_DFFESR_Q_29_E
.sym 8893 CLK$SB_IO_IN_$glb_clk
.sym 8894 resetn_SB_LUT4_I3_O_$glb_sr
.sym 8919 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 8920 soc.cpu.latched_store
.sym 8921 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 8922 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 8923 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 8924 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 8925 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 8926 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 8927 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 8928 soc.cpu.mem_rdata_q[7]
.sym 8931 resetn
.sym 8932 soc.cpu.cpuregs_rs1[8]
.sym 8934 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 8936 soc.cpu.irq_mask[1]
.sym 8937 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 8939 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 8941 soc.cpu.irq_pending[1]
.sym 8943 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 8944 soc.cpu.cpu_state[6]
.sym 8945 soc.cpu.cpu_state[4]
.sym 8946 soc.cpu.cpuregs_rs1[8]
.sym 8948 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 8949 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 8950 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8951 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 8952 soc.cpu.cpu_state[4]
.sym 8953 soc.cpu.irq_mask[1]
.sym 8954 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 8960 soc.cpu.irq_mask[2]
.sym 8963 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 8964 soc.cpu.irq_active
.sym 8968 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 8971 soc.cpu.mem_wordsize[0]
.sym 8972 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8973 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 8974 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8976 soc.cpu.pcpi_rs1[0]
.sym 8977 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8978 soc.cpu.mem_wordsize[2]
.sym 8982 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 8983 soc.cpu.pcpi_rs1[1]
.sym 8984 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 8985 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8986 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 8993 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 8994 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 8996 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 8999 soc.cpu.pcpi_rs1[1]
.sym 9000 soc.cpu.pcpi_rs1[0]
.sym 9002 soc.cpu.mem_wordsize[0]
.sym 9005 soc.cpu.irq_mask[2]
.sym 9007 soc.cpu.irq_active
.sym 9011 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 9012 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 9013 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 9014 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 9017 soc.cpu.mem_wordsize[2]
.sym 9019 soc.cpu.pcpi_rs1[0]
.sym 9020 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9023 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 9025 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 9026 soc.cpu.mem_wordsize[0]
.sym 9029 soc.cpu.pcpi_rs1[0]
.sym 9031 soc.cpu.mem_wordsize[2]
.sym 9032 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 9035 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9037 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 9040 CLK$SB_IO_IN_$glb_clk
.sym 9066 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 9067 soc.cpu.cpu_state[2]
.sym 9068 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 9069 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 9070 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 9071 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 9072 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 9073 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 9079 soc.cpu.is_lui_auipc_jal
.sym 9083 soc.cpu.mem_wordsize[0]
.sym 9086 soc.cpu.cpu_state[3]
.sym 9087 soc.cpu.pcpi_rs1[11]
.sym 9090 soc.cpu.cpu_state[4]
.sym 9091 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 9092 soc.cpu.cpu_state[3]
.sym 9094 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 9097 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 9098 soc.cpu.cpu_state[6]
.sym 9099 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 9100 soc.cpu.cpu_state[1]
.sym 9101 soc.cpu.cpu_state[2]
.sym 9112 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 9114 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 9115 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 9116 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9120 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9122 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 9124 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 9128 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 9132 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 9133 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 9134 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 9135 soc.cpu.irq_active
.sym 9136 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 9140 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 9141 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 9142 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 9143 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 9146 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 9147 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 9148 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 9149 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9153 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 9155 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 9158 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 9159 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 9160 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 9161 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9167 soc.cpu.irq_active
.sym 9170 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 9171 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9177 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 9178 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 9184 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 9185 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 9186 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_$glb_ce
.sym 9187 CLK$SB_IO_IN_$glb_clk
.sym 9188 resetn_SB_LUT4_I3_O_$glb_sr
.sym 9213 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9214 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 9215 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 9216 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9217 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9218 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 9219 soc.cpu.do_waitirq
.sym 9220 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 9222 soc.cpu.cpuregs_rs1[5]
.sym 9224 soc.cpu.cpu_state[0]
.sym 9225 soc.cpu.mem_wordsize[1]
.sym 9226 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 9227 soc.cpu.cpuregs_rs1[27]
.sym 9229 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 9234 soc.cpu.cpu_state[2]
.sym 9237 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 9238 soc.cpu.cpu_state[3]
.sym 9239 soc.cpu.instr_waitirq
.sym 9240 soc.cpu.instr_retirq
.sym 9242 soc.cpu.instr_rdcycle
.sym 9244 soc.cpu.instr_waitirq
.sym 9245 soc.cpu.irq_active
.sym 9246 soc.cpu.cpu_state[4]
.sym 9247 soc.cpu.irq_state[0]
.sym 9248 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 9254 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 9255 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9256 soc.cpu.irq_active
.sym 9257 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 9259 soc.cpu.cpu_state[1]
.sym 9260 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 9261 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9263 soc.cpu.cpu_state[2]
.sym 9265 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 9267 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 9268 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 9269 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9270 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9271 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 9272 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 9273 soc.cpu.irq_mask[1]
.sym 9275 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 9276 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 9278 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 9279 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 9280 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 9281 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9283 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 9287 soc.cpu.cpu_state[2]
.sym 9288 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9289 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9290 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 9294 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 9296 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9299 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 9300 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 9301 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 9302 soc.cpu.cpu_state[1]
.sym 9305 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 9306 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 9307 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 9308 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 9311 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 9312 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9313 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 9317 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 9319 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 9323 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 9324 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 9325 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 9329 soc.cpu.irq_mask[1]
.sym 9330 soc.cpu.cpu_state[2]
.sym 9331 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 9332 soc.cpu.irq_active
.sym 9360 soc.cpu.decoder_pseudo_trigger
.sym 9361 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 9362 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 9363 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 9365 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 9366 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 9367 soc.cpu.do_waitirq_SB_LUT4_I3_I1
.sym 9375 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 9376 soc.cpu.cpu_state[3]
.sym 9377 soc.cpu.decoded_imm[14]
.sym 9380 soc.cpu.mem_do_rinst
.sym 9381 soc.cpu.cpuregs_rs1[0]
.sym 9385 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 9387 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 9388 soc.cpu.cpu_state[3]
.sym 9389 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9392 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 9393 soc.cpu.cpu_state[2]
.sym 9395 soc.cpu.mem_do_wdata
.sym 9401 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 9402 soc.cpu.irq_mask[1]
.sym 9403 soc.cpu.cpu_state[0]
.sym 9405 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9409 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 9411 soc.cpu.cpu_state[0]
.sym 9413 soc.cpu.irq_active
.sym 9415 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 9416 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 9418 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 9419 soc.cpu.cpu_state[2]
.sym 9421 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 9423 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 9424 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 9426 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9427 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 9428 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 9429 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 9431 soc.cpu.cpu_state[3]
.sym 9432 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 9440 soc.cpu.cpu_state[3]
.sym 9441 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9443 soc.cpu.cpu_state[0]
.sym 9446 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 9447 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 9448 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9449 soc.cpu.cpu_state[0]
.sym 9458 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9459 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 9460 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 9461 soc.cpu.cpu_state[3]
.sym 9464 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 9465 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9466 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 9467 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 9470 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 9471 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 9472 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 9473 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 9476 soc.cpu.irq_mask[1]
.sym 9477 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 9478 soc.cpu.irq_active
.sym 9479 soc.cpu.cpu_state[2]
.sym 9481 CLK$SB_IO_IN_$glb_clk
.sym 9507 soc.cpu.cpu_state[5]
.sym 9508 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9509 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 9511 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 9513 soc.cpu.cpu_state[6]
.sym 9514 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 9526 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 9530 soc.cpu.mem_wordsize[2]
.sym 9531 resetn
.sym 9532 soc.cpu.cpu_state[4]
.sym 9535 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 9536 soc.cpu.cpu_state[6]
.sym 9537 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 9538 soc.cpu.cpu_state[1]
.sym 9539 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 9540 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 9542 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9549 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1
.sym 9550 soc.cpu.cpu_state[2]
.sym 9551 soc.cpu.is_sll_srl_sra
.sym 9555 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 9556 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9557 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 9559 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 9561 soc.cpu.cpu_state[1]
.sym 9562 soc.cpu.mem_do_prefetch
.sym 9564 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9565 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 9567 soc.cpu.irq_state[0]
.sym 9570 soc.cpu.mem_do_rinst
.sym 9571 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 9574 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 9575 soc.cpu.is_sb_sh_sw
.sym 9576 soc.cpu.irq_active
.sym 9577 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 9578 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 9579 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 9581 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 9582 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 9583 soc.cpu.cpu_state[1]
.sym 9584 soc.cpu.irq_state[0]
.sym 9588 soc.cpu.cpu_state[2]
.sym 9589 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 9599 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1
.sym 9600 soc.cpu.cpu_state[2]
.sym 9601 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9602 soc.cpu.is_sb_sh_sw
.sym 9605 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 9606 soc.cpu.irq_active
.sym 9607 soc.cpu.cpu_state[1]
.sym 9608 soc.cpu.irq_state[0]
.sym 9611 soc.cpu.mem_do_prefetch
.sym 9612 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9613 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 9614 soc.cpu.cpu_state[2]
.sym 9617 soc.cpu.mem_do_rinst
.sym 9618 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 9619 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 9620 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 9623 soc.cpu.is_sll_srl_sra
.sym 9624 soc.cpu.is_sb_sh_sw
.sym 9625 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1
.sym 9627 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 9628 CLK$SB_IO_IN_$glb_clk
.sym 9629 resetn_SB_LUT4_I3_O_$glb_sr
.sym 9654 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 9655 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 9656 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0
.sym 9657 soc.cpu.instr_rdcycle_SB_LUT4_I2_O
.sym 9658 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 9659 soc.cpu.mem_do_wdata
.sym 9660 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 9661 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 9663 soc.cpu.instr_retirq
.sym 9667 soc.cpu.cpu_state[6]
.sym 9668 resetn
.sym 9669 soc.cpu.is_sll_srl_sra
.sym 9671 soc.cpu.instr_jalr
.sym 9679 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 9680 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 9681 soc.cpu.cpu_state[1]
.sym 9682 soc.cpu.cpu_state[4]
.sym 9683 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_I1
.sym 9685 soc.cpu.cpu_state[0]
.sym 9686 soc.cpu.cpu_state[6]
.sym 9689 soc.cpu.cpu_state[2]
.sym 9695 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_1_O
.sym 9700 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9702 soc.cpu.cpu_state[2]
.sym 9703 soc.cpu.is_slli_srli_srai
.sym 9704 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1
.sym 9710 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 9711 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 9713 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 9714 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9721 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0
.sym 9722 soc.cpu.is_sll_srl_sra
.sym 9723 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 9726 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 9728 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1
.sym 9729 soc.cpu.is_slli_srli_srai
.sym 9730 soc.cpu.is_sll_srl_sra
.sym 9731 soc.cpu.cpu_state[2]
.sym 9734 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0
.sym 9735 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 9737 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 9746 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 9748 soc.cpu.cpu_state[2]
.sym 9764 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 9765 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 9766 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_1_O
.sym 9771 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 9772 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 9775 CLK$SB_IO_IN_$glb_clk
.sym 9801 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 9802 soc.cpu.mem_do_rdata
.sym 9803 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 9805 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 9806 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 9807 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 9810 iomem_wdata[5]
.sym 9813 soc.cpu.is_slli_srli_srai
.sym 9818 soc.cpu.pcpi_rs1[24]
.sym 9819 soc.cpu.mem_wordsize[1]
.sym 9822 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 9823 soc.cpu.pcpi_rs1[22]
.sym 9825 soc.cpu.mem_rdata_q[14]
.sym 9826 soc.cpu.mem_wordsize[1]
.sym 9827 soc.cpu.instr_waitirq
.sym 9828 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 9830 soc.cpu.instr_rdcycle
.sym 9831 soc.cpu.mem_rdata_q[13]
.sym 9833 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9834 soc.cpu.cpu_state[4]
.sym 9835 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 9836 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 9842 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 9844 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 9845 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 9846 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 9847 soc.cpu.mem_do_prefetch
.sym 9848 soc.cpu.cpu_state[4]
.sym 9849 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 9851 soc.cpu.cpu_state[0]
.sym 9852 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0
.sym 9853 soc.cpu.mem_do_rinst
.sym 9854 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 9855 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 9856 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 9858 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 9860 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 9862 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9863 soc.cpu.is_sb_sh_sw
.sym 9864 soc.cpu.is_sll_srl_sra
.sym 9865 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 9868 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 9869 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 9870 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 9872 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9873 soc.cpu.cpu_state[2]
.sym 9875 soc.cpu.cpu_state[4]
.sym 9877 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 9881 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 9882 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 9883 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 9884 soc.cpu.cpu_state[4]
.sym 9888 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 9889 soc.cpu.cpu_state[0]
.sym 9890 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 9893 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 9894 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 9895 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 9896 soc.cpu.cpu_state[2]
.sym 9900 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 9901 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 9902 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 9905 soc.cpu.mem_do_prefetch
.sym 9906 soc.cpu.mem_do_rinst
.sym 9907 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0
.sym 9908 soc.cpu.is_sll_srl_sra
.sym 9917 soc.cpu.is_sb_sh_sw
.sym 9918 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 9919 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0
.sym 9920 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 9921 soc.cpu.mem_do_rinst_SB_DFFESS_Q_E
.sym 9922 CLK$SB_IO_IN_$glb_clk
.sym 9923 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 9948 soc.cpu.instr_lbu_SB_LUT4_I2_O
.sym 9949 soc.cpu.instr_lhu_SB_LUT4_I2_O
.sym 9950 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_I1
.sym 9951 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 9952 soc.cpu.instr_beq
.sym 9953 soc.cpu.instr_beq_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 9954 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 9955 soc.cpu.instr_lw_SB_LUT4_I2_O
.sym 9960 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 9967 soc.cpu.pcpi_rs1[20]
.sym 9968 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 9969 soc.cpu.mem_do_rdata
.sym 9971 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 9972 soc.cpu.is_slli_srli_srai
.sym 9974 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 9975 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 9976 soc.cpu.mem_rdata_q[12]
.sym 9978 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 9979 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 9983 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 9989 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 9991 soc.cpu.instr_sw
.sym 9992 soc.cpu.instr_sw_SB_LUT4_I3_O
.sym 9994 soc.cpu.instr_sh
.sym 9995 soc.cpu.instr_lhu
.sym 9996 soc.cpu.instr_lbu
.sym 9997 soc.cpu.instr_sb
.sym 9998 soc.cpu.instr_lw
.sym 9999 soc.cpu.mem_wordsize[2]
.sym 10004 resetn
.sym 10005 soc.cpu.instr_lbu_SB_LUT4_I2_O
.sym 10006 soc.cpu.instr_lhu_SB_LUT4_I2_O
.sym 10008 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 10011 soc.cpu.mem_wordsize[1]
.sym 10012 soc.cpu.instr_lw_SB_LUT4_I2_O
.sym 10016 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 10017 soc.cpu.instr_sb_SB_LUT4_I3_O
.sym 10018 soc.cpu.instr_sh_SB_LUT4_I3_O
.sym 10020 soc.cpu.mem_wordsize[0]
.sym 10028 soc.cpu.instr_lbu
.sym 10029 soc.cpu.instr_lhu
.sym 10030 soc.cpu.instr_sb
.sym 10031 soc.cpu.instr_lw
.sym 10034 soc.cpu.instr_sh_SB_LUT4_I3_O
.sym 10035 soc.cpu.mem_wordsize[2]
.sym 10036 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 10040 soc.cpu.instr_lw_SB_LUT4_I2_O
.sym 10041 resetn
.sym 10042 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 10043 soc.cpu.instr_sw
.sym 10046 soc.cpu.instr_lbu_SB_LUT4_I2_O
.sym 10047 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 10048 resetn
.sym 10049 soc.cpu.instr_sb
.sym 10052 soc.cpu.instr_sh
.sym 10053 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 10054 soc.cpu.instr_lhu_SB_LUT4_I2_O
.sym 10055 resetn
.sym 10058 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 10060 soc.cpu.mem_wordsize[1]
.sym 10061 soc.cpu.instr_sb_SB_LUT4_I3_O
.sym 10064 soc.cpu.instr_sw_SB_LUT4_I3_O
.sym 10065 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 10067 soc.cpu.mem_wordsize[0]
.sym 10069 CLK$SB_IO_IN_$glb_clk
.sym 10095 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 10096 soc.cpu.instr_lb
.sym 10097 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 10098 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 10099 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 10100 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 10101 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 10102 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 10103 iomem_wdata[12]
.sym 10104 soc.cpu.is_alu_reg_imm
.sym 10105 soc.cpu.is_alu_reg_imm
.sym 10107 soc.cpu.pcpi_rs1[21]
.sym 10108 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 10109 iomem_wdata[10]
.sym 10111 soc.cpu.pcpi_rs1[1]
.sym 10113 soc.cpu.pcpi_rs1[13]
.sym 10114 soc.cpu.instr_lh
.sym 10115 resetn
.sym 10116 iomem_wdata[0]
.sym 10117 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 10119 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10120 soc.cpu.mem_wordsize[2]
.sym 10121 soc.cpu.cpu_state[4]
.sym 10123 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10125 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 10128 soc.cpu.mem_wordsize[1]
.sym 10129 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 10130 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 10139 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10148 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10151 soc.cpu.is_alu_reg_reg
.sym 10153 soc.cpu.is_sb_sh_sw
.sym 10154 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 10156 soc.cpu.mem_rdata_q[14]
.sym 10157 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10158 soc.cpu.mem_rdata_q[13]
.sym 10160 soc.cpu.mem_rdata_q[12]
.sym 10161 soc.cpu.is_sb_sh_sw
.sym 10162 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 10164 soc.cpu.mem_rdata_q[14]
.sym 10165 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 10169 soc.cpu.mem_rdata_q[13]
.sym 10170 soc.cpu.is_sb_sh_sw
.sym 10171 soc.cpu.mem_rdata_q[14]
.sym 10172 soc.cpu.mem_rdata_q[12]
.sym 10175 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 10176 soc.cpu.mem_rdata_q[14]
.sym 10177 soc.cpu.mem_rdata_q[12]
.sym 10178 soc.cpu.mem_rdata_q[13]
.sym 10181 soc.cpu.is_sb_sh_sw
.sym 10182 soc.cpu.mem_rdata_q[14]
.sym 10183 soc.cpu.mem_rdata_q[13]
.sym 10184 soc.cpu.mem_rdata_q[12]
.sym 10189 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10190 soc.cpu.is_alu_reg_reg
.sym 10194 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 10196 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10199 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10201 soc.cpu.is_sb_sh_sw
.sym 10206 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10208 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 10211 soc.cpu.mem_rdata_q[12]
.sym 10212 soc.cpu.mem_rdata_q[13]
.sym 10213 soc.cpu.mem_rdata_q[14]
.sym 10214 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 10215 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 10216 CLK$SB_IO_IN_$glb_clk
.sym 10242 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10243 soc.cpu.instr_sra
.sym 10244 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10245 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10246 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 10247 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 10248 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0
.sym 10249 soc.cpu.instr_xori
.sym 10256 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 10257 soc.cpu.instr_jalr
.sym 10259 soc.cpu.mem_wordsize[2]
.sym 10261 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 10262 soc.cpu.pcpi_rs1[11]
.sym 10263 soc.cpu.is_alu_reg_reg
.sym 10266 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10267 soc.cpu.is_alu_reg_reg
.sym 10268 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10269 soc.cpu.instr_sub
.sym 10270 soc.cpu.cpu_state[4]
.sym 10271 soc.cpu.is_alu_reg_imm
.sym 10272 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10273 soc.cpu.is_alu_reg_reg
.sym 10274 soc.cpu.is_slli_srli_srai
.sym 10275 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10276 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 10283 soc.cpu.mem_rdata_q[12]
.sym 10285 soc.cpu.instr_sw
.sym 10288 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10290 soc.cpu.mem_rdata_q[13]
.sym 10291 soc.cpu.mem_rdata_q[12]
.sym 10292 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 10293 soc.cpu.instr_addi
.sym 10296 soc.cpu.instr_sh
.sym 10297 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10298 soc.cpu.mem_rdata_q[13]
.sym 10299 soc.cpu.mem_rdata_q[14]
.sym 10301 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 10306 soc.cpu.instr_xori
.sym 10307 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10310 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10312 soc.cpu.is_alu_reg_imm
.sym 10316 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10318 soc.cpu.is_alu_reg_imm
.sym 10334 soc.cpu.mem_rdata_q[12]
.sym 10335 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 10336 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10337 soc.cpu.mem_rdata_q[13]
.sym 10340 soc.cpu.mem_rdata_q[14]
.sym 10341 soc.cpu.mem_rdata_q[13]
.sym 10342 soc.cpu.mem_rdata_q[12]
.sym 10347 soc.cpu.is_alu_reg_imm
.sym 10348 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10353 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10355 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10358 soc.cpu.instr_addi
.sym 10359 soc.cpu.instr_sh
.sym 10360 soc.cpu.instr_xori
.sym 10361 soc.cpu.instr_sw
.sym 10362 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 10363 CLK$SB_IO_IN_$glb_clk
.sym 10389 soc.cpu.instr_slli
.sym 10390 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 10391 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 10392 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 10393 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 10394 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10395 soc.cpu.instr_srli
.sym 10396 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 10397 soc.cpu.pcpi_rs1[12]
.sym 10401 soc.cpu.is_slli_srli_srai
.sym 10402 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0
.sym 10403 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 10404 soc.cpu.pcpi_rs1[6]
.sym 10405 soc.cpu.pcpi_rs1[8]
.sym 10407 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 10409 soc.cpu.pcpi_rs1[31]
.sym 10410 soc.cpu.is_alu_reg_imm
.sym 10411 soc.cpu.pcpi_rs1[7]
.sym 10412 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 10413 soc.cpu.mem_rdata_q[13]
.sym 10415 soc.cpu.instr_waitirq
.sym 10417 soc.cpu.mem_rdata_q[13]
.sym 10418 soc.cpu.cpu_state[4]
.sym 10419 soc.cpu.instr_sub
.sym 10420 soc.cpu.instr_srai
.sym 10421 soc.cpu.mem_rdata_q[14]
.sym 10422 soc.cpu.mem_rdata_q[13]
.sym 10423 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 10424 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 10431 soc.cpu.is_alu_reg_imm
.sym 10432 soc.cpu.mem_rdata_q[14]
.sym 10433 soc.cpu.mem_rdata_q[13]
.sym 10434 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10435 soc.cpu.instr_srai
.sym 10439 soc.cpu.mem_rdata_q[13]
.sym 10441 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10442 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 10443 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10445 soc.cpu.instr_add
.sym 10451 soc.cpu.is_alu_reg_reg
.sym 10452 soc.cpu.instr_sll
.sym 10453 soc.cpu.instr_sub
.sym 10458 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 10459 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10460 soc.cpu.mem_rdata_q[12]
.sym 10463 soc.cpu.mem_rdata_q[14]
.sym 10464 soc.cpu.is_alu_reg_imm
.sym 10465 soc.cpu.mem_rdata_q[13]
.sym 10466 soc.cpu.mem_rdata_q[12]
.sym 10469 soc.cpu.mem_rdata_q[13]
.sym 10470 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10471 soc.cpu.mem_rdata_q[12]
.sym 10472 soc.cpu.mem_rdata_q[14]
.sym 10475 soc.cpu.mem_rdata_q[14]
.sym 10476 soc.cpu.is_alu_reg_imm
.sym 10477 soc.cpu.mem_rdata_q[13]
.sym 10478 soc.cpu.mem_rdata_q[12]
.sym 10481 soc.cpu.instr_sub
.sym 10482 soc.cpu.instr_add
.sym 10483 soc.cpu.instr_srai
.sym 10484 soc.cpu.instr_sll
.sym 10487 soc.cpu.mem_rdata_q[14]
.sym 10488 soc.cpu.mem_rdata_q[12]
.sym 10489 soc.cpu.mem_rdata_q[13]
.sym 10490 soc.cpu.is_alu_reg_reg
.sym 10493 soc.cpu.is_alu_reg_reg
.sym 10495 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 10499 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10501 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10507 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 10508 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 10509 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10510 CLK$SB_IO_IN_$glb_clk
.sym 10511 resetn_SB_LUT4_I3_O_$glb_sr
.sym 10536 soc.cpu.instr_blt
.sym 10537 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 10538 soc.cpu.instr_bge
.sym 10539 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 10540 soc.cpu.instr_slt
.sym 10541 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 10542 soc.cpu.instr_bne
.sym 10543 soc.cpu.instr_sltu
.sym 10551 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 10555 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 10557 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 10559 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 10563 soc.cpu.is_compare
.sym 10564 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 10566 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 10567 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 10568 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 10570 soc.cpu.mem_rdata_q[12]
.sym 10571 soc.cpu.instr_sub
.sym 10577 soc.cpu.mem_rdata_q[12]
.sym 10582 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10583 soc.cpu.instr_andi
.sym 10588 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10589 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10590 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10591 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 10592 resetn
.sym 10594 soc.cpu.is_alu_reg_imm
.sym 10596 soc.cpu.mem_rdata_q[12]
.sym 10597 soc.cpu.mem_rdata_q[13]
.sym 10601 soc.cpu.mem_rdata_q[13]
.sym 10602 soc.cpu.instr_and
.sym 10605 soc.cpu.mem_rdata_q[14]
.sym 10610 soc.cpu.instr_andi
.sym 10612 soc.cpu.instr_and
.sym 10616 soc.cpu.mem_rdata_q[14]
.sym 10617 soc.cpu.mem_rdata_q[12]
.sym 10618 soc.cpu.mem_rdata_q[13]
.sym 10619 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10623 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10625 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10628 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 10629 resetn
.sym 10634 soc.cpu.mem_rdata_q[13]
.sym 10635 soc.cpu.mem_rdata_q[14]
.sym 10637 soc.cpu.mem_rdata_q[12]
.sym 10640 soc.cpu.mem_rdata_q[14]
.sym 10641 soc.cpu.mem_rdata_q[12]
.sym 10642 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10643 soc.cpu.mem_rdata_q[13]
.sym 10646 soc.cpu.mem_rdata_q[13]
.sym 10647 soc.cpu.mem_rdata_q[14]
.sym 10648 soc.cpu.mem_rdata_q[12]
.sym 10649 soc.cpu.is_alu_reg_imm
.sym 10652 soc.cpu.mem_rdata_q[14]
.sym 10653 soc.cpu.mem_rdata_q[13]
.sym 10654 soc.cpu.mem_rdata_q[12]
.sym 10655 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 10656 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10657 CLK$SB_IO_IN_$glb_clk
.sym 10658 resetn_SB_LUT4_I3_O_$glb_sr
.sym 10683 soc.cpu.is_sltiu_bltu_sltu
.sym 10684 soc.cpu.is_slti_blt_slt
.sym 10685 soc.cpu.reg_sh[3]
.sym 10687 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 10688 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 10689 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 10690 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 10695 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 10701 soc.cpu.pcpi_rs1[4]
.sym 10704 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 10709 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 10711 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 10712 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 10714 soc.cpu.cpu_state[4]
.sym 10717 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10718 soc.cpu.instr_bne_SB_LUT4_I1_I0
.sym 10726 $PACKER_VCC_NET
.sym 10729 $PACKER_VCC_NET
.sym 10736 soc.cpu.reg_sh[2]
.sym 10737 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10742 soc.cpu.reg_sh[1]
.sym 10743 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10746 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 10748 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 10750 soc.cpu.reg_sh[3]
.sym 10754 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 10755 soc.cpu.reg_sh[0]
.sym 10756 $nextpnr_ICESTORM_LC_9$O
.sym 10759 soc.cpu.reg_sh[0]
.sym 10762 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 10764 soc.cpu.reg_sh[1]
.sym 10765 $PACKER_VCC_NET
.sym 10768 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 10770 soc.cpu.reg_sh[2]
.sym 10771 $PACKER_VCC_NET
.sym 10772 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 10774 $nextpnr_ICESTORM_LC_10$I3
.sym 10776 $PACKER_VCC_NET
.sym 10777 soc.cpu.reg_sh[3]
.sym 10778 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 10784 $nextpnr_ICESTORM_LC_10$I3
.sym 10787 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10788 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10789 soc.cpu.reg_sh[2]
.sym 10793 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10796 soc.cpu.reg_sh[2]
.sym 10799 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 10801 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 10802 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 10804 CLK$SB_IO_IN_$glb_clk
.sym 10805 resetn_SB_LUT4_I3_O_$glb_sr
.sym 10830 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 10831 soc.cpu.instr_bne_SB_LUT4_I1_O
.sym 10832 soc.cpu.reg_sh[1]
.sym 10833 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 10834 soc.cpu.is_slti_blt_slt_SB_LUT4_I2_O
.sym 10835 soc.cpu.instr_bgeu_SB_LUT4_I2_O
.sym 10836 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 10837 soc.cpu.reg_sh[0]
.sym 10842 soc.cpu.pcpi_rs1[10]
.sym 10844 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 10845 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 10847 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 10849 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 10850 soc.cpu.pcpi_rs1[25]
.sym 10860 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 10863 soc.cpu.cpu_state[4]
.sym 10865 soc.cpu.instr_bge
.sym 10872 $PACKER_VCC_NET
.sym 10873 soc.cpu.reg_sh[3]
.sym 10874 soc.cpu.cpu_state[4]
.sym 10875 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 10876 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 10878 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 10881 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10882 soc.cpu.reg_sh[4]
.sym 10884 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10886 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 10889 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 10891 soc.cpu.reg_sh[2]
.sym 10892 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10894 soc.cpu.reg_sh[0]
.sym 10897 soc.cpu.reg_sh[1]
.sym 10898 soc.cpu.cpu_state[4]
.sym 10902 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 10903 $nextpnr_ICESTORM_LC_11$O
.sym 10906 soc.cpu.reg_sh[2]
.sym 10909 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 10911 soc.cpu.reg_sh[3]
.sym 10912 $PACKER_VCC_NET
.sym 10913 soc.cpu.reg_sh[2]
.sym 10916 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 10917 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 10918 soc.cpu.reg_sh[4]
.sym 10919 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 10923 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 10924 soc.cpu.cpu_state[4]
.sym 10925 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 10928 soc.cpu.cpu_state[4]
.sym 10929 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 10930 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 10934 soc.cpu.reg_sh[1]
.sym 10935 soc.cpu.reg_sh[3]
.sym 10936 soc.cpu.reg_sh[0]
.sym 10937 soc.cpu.reg_sh[4]
.sym 10942 soc.cpu.reg_sh[3]
.sym 10946 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 10947 soc.cpu.reg_sh[2]
.sym 10948 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 10949 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 10951 CLK$SB_IO_IN_$glb_clk
.sym 10978 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 10982 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 10985 soc.cpu.cpu_state[0]
.sym 10990 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 10994 soc.cpu.is_compare
.sym 10996 soc.cpu.instr_sub
.sym 10998 $PACKER_VCC_NET
.sym 11009 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 11021 soc.cpu.reg_sh[4]
.sym 11030 soc.cpu.reg_sh[2]
.sym 11032 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11033 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 11035 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11046 $PACKER_VCC_NET
.sym 11047 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 11048 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11050 $nextpnr_ICESTORM_LC_29$O
.sym 11053 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 11056 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[2]
.sym 11059 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 11062 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[3]
.sym 11064 $PACKER_VCC_NET
.sym 11065 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 11068 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[4]
.sym 11071 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 11074 $nextpnr_ICESTORM_LC_30$I3
.sym 11076 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 11084 $nextpnr_ICESTORM_LC_30$I3
.sym 11090 soc.cpu.reg_sh[4]
.sym 11095 soc.cpu.reg_sh[2]
.sym 11231 soc.cpu.count_instr[2]
.sym 11232 soc.cpu.count_instr[3]
.sym 11233 soc.cpu.count_instr[4]
.sym 11234 soc.cpu.count_instr[5]
.sym 11235 soc.cpu.count_instr[6]
.sym 11236 soc.cpu.count_instr[7]
.sym 11245 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 11254 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11272 soc.memory.rdata_1[8]
.sym 11274 soc.memory.rdata_1[11]
.sym 11276 soc.memory.rdata_1[3]
.sym 11278 soc.memory.rdata_0[9]
.sym 11279 iomem_addr[16]
.sym 11282 soc.ram_ready
.sym 11284 soc.memory.rdata_1[7]
.sym 11285 soc.memory.rdata_1[9]
.sym 11286 soc.memory.rdata_0[8]
.sym 11287 soc.memory.rdata_0[0]
.sym 11288 soc.memory.rdata_1[0]
.sym 11289 iomem_addr[16]
.sym 11290 soc.memory.wen[1]
.sym 11291 soc.memory.rdata_0[6]
.sym 11292 iomem_addr[16]
.sym 11293 soc.memory.rdata_0[7]
.sym 11294 iomem_addr[16]
.sym 11295 soc.memory.rdata_0[11]
.sym 11296 soc.memory.wen[0]
.sym 11299 soc.memory.rdata_1[6]
.sym 11300 iomem_addr[16]
.sym 11301 soc.memory.rdata_0[3]
.sym 11304 soc.memory.rdata_0[6]
.sym 11305 soc.memory.rdata_1[6]
.sym 11306 soc.ram_ready
.sym 11307 iomem_addr[16]
.sym 11310 iomem_addr[16]
.sym 11311 soc.ram_ready
.sym 11312 soc.memory.rdata_1[0]
.sym 11313 soc.memory.rdata_0[0]
.sym 11316 iomem_addr[16]
.sym 11317 soc.memory.rdata_0[3]
.sym 11318 soc.ram_ready
.sym 11319 soc.memory.rdata_1[3]
.sym 11322 iomem_addr[16]
.sym 11323 soc.memory.rdata_0[7]
.sym 11325 soc.memory.rdata_1[7]
.sym 11328 soc.ram_ready
.sym 11329 soc.memory.rdata_1[11]
.sym 11330 iomem_addr[16]
.sym 11331 soc.memory.rdata_0[11]
.sym 11334 soc.memory.wen[1]
.sym 11335 soc.memory.wen[0]
.sym 11340 soc.ram_ready
.sym 11341 soc.memory.rdata_1[8]
.sym 11342 soc.memory.rdata_0[8]
.sym 11343 iomem_addr[16]
.sym 11346 soc.memory.rdata_0[9]
.sym 11347 iomem_addr[16]
.sym 11348 soc.memory.rdata_1[9]
.sym 11349 soc.ram_ready
.sym 11357 soc.cpu.count_instr[8]
.sym 11358 soc.cpu.count_instr[9]
.sym 11359 soc.cpu.count_instr[10]
.sym 11360 soc.cpu.count_instr[11]
.sym 11361 soc.cpu.count_instr[12]
.sym 11362 soc.cpu.count_instr[13]
.sym 11363 soc.cpu.count_instr[14]
.sym 11364 soc.cpu.count_instr[15]
.sym 11369 iomem_wdata[6]
.sym 11372 iomem_wdata[9]
.sym 11374 soc.cpu.count_instr[7]
.sym 11378 iomem_wdata[14]
.sym 11379 iomem_wdata[6]
.sym 11381 iomem_addr[16]
.sym 11383 iomem_addr[16]
.sym 11386 soc.cpu.instr_rdinstr
.sym 11389 soc.memory.rdata_0[11]
.sym 11392 iomem_addr[9]
.sym 11394 iomem_wdata[9]
.sym 11397 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11401 soc.ram_ready
.sym 11403 soc.memory.rdata_1[3]
.sym 11406 iomem_addr[14]
.sym 11408 soc.cpu.count_instr[10]
.sym 11409 soc.ram_ready
.sym 11411 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11413 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 11417 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 11418 soc.cpu.count_instr[5]
.sym 11420 soc.cpu.count_instr[6]
.sym 11421 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11435 soc.cpu.count_cycle[35]
.sym 11436 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11437 soc.cpu.count_instr[3]
.sym 11439 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11440 soc.cpu.count_cycle[14]
.sym 11441 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11442 soc.cpu.instr_rdinstr
.sym 11443 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11444 soc.cpu.count_instr[2]
.sym 11446 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11447 soc.memory.rdata_1[2]
.sym 11448 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11449 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11450 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11451 soc.memory.rdata_0[2]
.sym 11452 soc.cpu.count_cycle[2]
.sym 11453 soc.cpu.count_cycle[3]
.sym 11454 soc.cpu.instr_rdinstrh
.sym 11455 iomem_addr[16]
.sym 11458 soc.cpu.count_cycle[34]
.sym 11459 soc.cpu.count_instr[34]
.sym 11460 soc.cpu.instr_rdcycleh
.sym 11461 soc.cpu.count_instr[35]
.sym 11465 soc.ram_ready
.sym 11467 soc.cpu.count_cycle[2]
.sym 11468 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11469 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11470 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11473 soc.cpu.count_instr[3]
.sym 11474 soc.cpu.count_instr[35]
.sym 11475 soc.cpu.instr_rdinstr
.sym 11476 soc.cpu.instr_rdinstrh
.sym 11479 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11480 soc.cpu.count_cycle[35]
.sym 11482 soc.cpu.instr_rdcycleh
.sym 11485 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11486 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11487 soc.cpu.count_cycle[3]
.sym 11488 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11492 soc.cpu.instr_rdcycleh
.sym 11493 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11494 soc.cpu.count_cycle[34]
.sym 11497 soc.memory.rdata_0[2]
.sym 11498 soc.ram_ready
.sym 11499 iomem_addr[16]
.sym 11500 soc.memory.rdata_1[2]
.sym 11503 soc.cpu.count_cycle[14]
.sym 11505 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11506 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11509 soc.cpu.count_instr[2]
.sym 11510 soc.cpu.count_instr[34]
.sym 11511 soc.cpu.instr_rdinstr
.sym 11512 soc.cpu.instr_rdinstrh
.sym 11516 soc.cpu.count_instr[16]
.sym 11517 soc.cpu.count_instr[17]
.sym 11518 soc.cpu.count_instr[18]
.sym 11519 soc.cpu.count_instr[19]
.sym 11520 soc.cpu.count_instr[20]
.sym 11521 soc.cpu.count_instr[21]
.sym 11522 soc.cpu.count_instr[22]
.sym 11523 soc.cpu.count_instr[23]
.sym 11527 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11528 iomem_wdata[13]
.sym 11530 iomem_addr[8]
.sym 11531 soc.cpu.count_cycle[45]
.sym 11534 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11535 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11536 iomem_addr[6]
.sym 11541 iomem_addr[16]
.sym 11542 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 11543 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11544 soc.cpu.count_instr[1]
.sym 11545 soc.cpu.count_instr[34]
.sym 11546 iomem_addr[16]
.sym 11547 soc.cpu.count_instr[35]
.sym 11550 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 11558 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11560 soc.cpu.instr_rdinstr
.sym 11561 soc.cpu.instr_rdinstr
.sym 11563 soc.cpu.instr_rdinstrh
.sym 11564 soc.cpu.count_cycle[23]
.sym 11565 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11566 soc.cpu.count_instr[9]
.sym 11568 soc.cpu.count_cycle[19]
.sym 11572 soc.cpu.instr_rdcycleh
.sym 11573 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11576 soc.cpu.count_instr[19]
.sym 11577 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11579 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11580 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11581 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11582 soc.cpu.count_cycle[9]
.sym 11583 soc.cpu.count_cycle[55]
.sym 11586 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11587 soc.cpu.count_instr[55]
.sym 11588 soc.cpu.count_instr[23]
.sym 11590 soc.cpu.count_instr[23]
.sym 11591 soc.cpu.instr_rdinstr
.sym 11592 soc.cpu.instr_rdcycleh
.sym 11593 soc.cpu.count_cycle[55]
.sym 11596 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11597 soc.cpu.instr_rdinstr
.sym 11598 soc.cpu.count_instr[19]
.sym 11599 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11609 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11610 soc.cpu.count_cycle[23]
.sym 11611 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11614 soc.cpu.count_cycle[19]
.sym 11615 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11616 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11620 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 11621 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11622 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11623 soc.cpu.count_cycle[9]
.sym 11626 soc.cpu.instr_rdinstrh
.sym 11627 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11629 soc.cpu.count_instr[55]
.sym 11632 soc.cpu.instr_rdinstr
.sym 11633 soc.cpu.count_instr[9]
.sym 11635 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11639 soc.cpu.count_instr[24]
.sym 11640 soc.cpu.count_instr[25]
.sym 11641 soc.cpu.count_instr[26]
.sym 11642 soc.cpu.count_instr[27]
.sym 11643 soc.cpu.count_instr[28]
.sym 11644 soc.cpu.count_instr[29]
.sym 11645 soc.cpu.count_instr[30]
.sym 11646 soc.cpu.count_instr[31]
.sym 11651 iomem_addr[13]
.sym 11653 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 11654 soc.memory.wen[1]
.sym 11655 soc.cpu.count_cycle[47]
.sym 11656 soc.cpu.count_cycle[49]
.sym 11657 iomem_addr[7]
.sym 11659 iomem_addr[10]
.sym 11661 soc.memory.wen[0]
.sym 11662 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11663 soc.cpu.count_instr[0]
.sym 11664 soc.cpu.count_instr[8]
.sym 11665 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11666 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11669 soc.cpu.count_instr[21]
.sym 11673 soc.cpu.count_instr[55]
.sym 11680 soc.cpu.count_cycle[6]
.sym 11681 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11682 soc.cpu.count_cycle[5]
.sym 11683 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11684 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11686 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11687 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11688 soc.cpu.instr_rdinstrh
.sym 11689 soc.cpu.instr_rdinstrh
.sym 11690 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11692 soc.cpu.count_cycle[28]
.sym 11694 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11695 soc.cpu.count_instr[5]
.sym 11697 soc.cpu.count_instr[6]
.sym 11698 soc.cpu.instr_rdinstr
.sym 11699 soc.cpu.instr_rdcycleh
.sym 11701 soc.cpu.count_cycle[37]
.sym 11702 soc.cpu.count_cycle[38]
.sym 11706 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11708 soc.cpu.count_instr[28]
.sym 11709 soc.cpu.count_instr[37]
.sym 11710 soc.cpu.count_instr[38]
.sym 11711 soc.cpu.instr_maskirq
.sym 11713 soc.cpu.count_cycle[6]
.sym 11714 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11715 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11716 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11719 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11720 soc.cpu.count_instr[37]
.sym 11721 soc.cpu.instr_rdinstrh
.sym 11725 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11726 soc.cpu.count_cycle[28]
.sym 11727 soc.cpu.instr_maskirq
.sym 11728 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11731 soc.cpu.instr_rdcycleh
.sym 11732 soc.cpu.count_instr[5]
.sym 11733 soc.cpu.count_cycle[37]
.sym 11734 soc.cpu.instr_rdinstr
.sym 11737 soc.cpu.instr_rdinstrh
.sym 11738 soc.cpu.count_instr[38]
.sym 11739 soc.cpu.instr_rdinstr
.sym 11740 soc.cpu.count_instr[6]
.sym 11743 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11744 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11745 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11746 soc.cpu.count_cycle[5]
.sym 11750 soc.cpu.count_instr[28]
.sym 11751 soc.cpu.instr_rdinstr
.sym 11752 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11756 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11757 soc.cpu.instr_rdcycleh
.sym 11758 soc.cpu.count_cycle[38]
.sym 11762 soc.cpu.count_instr[32]
.sym 11763 soc.cpu.count_instr[33]
.sym 11764 soc.cpu.count_instr[34]
.sym 11765 soc.cpu.count_instr[35]
.sym 11766 soc.cpu.count_instr[36]
.sym 11767 soc.cpu.count_instr[37]
.sym 11768 soc.cpu.count_instr[38]
.sym 11769 soc.cpu.count_instr[39]
.sym 11775 soc.cpu.instr_rdinstrh
.sym 11779 soc.cpu.count_instr[31]
.sym 11780 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 11782 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11783 soc.memory.cs_0
.sym 11784 soc.cpu.instr_rdinstrh
.sym 11786 soc.cpu.count_instr[26]
.sym 11787 soc.cpu.count_instr[10]
.sym 11788 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11789 soc.cpu.count_instr[49]
.sym 11793 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11804 soc.cpu.count_cycle[33]
.sym 11805 soc.cpu.count_instr[1]
.sym 11807 soc.cpu.count_cycle[7]
.sym 11808 soc.cpu.instr_rdcycleh
.sym 11810 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11811 soc.cpu.count_cycle[32]
.sym 11812 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11814 soc.cpu.count_instr[7]
.sym 11816 soc.cpu.instr_rdcycleh
.sym 11817 soc.cpu.count_cycle[41]
.sym 11818 soc.cpu.count_cycle[39]
.sym 11819 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11820 soc.cpu.count_instr[41]
.sym 11823 soc.cpu.count_instr[0]
.sym 11824 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11826 soc.cpu.instr_rdinstr
.sym 11827 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11828 soc.cpu.count_instr[33]
.sym 11831 soc.cpu.instr_rdinstr
.sym 11832 soc.cpu.instr_rdinstrh
.sym 11834 soc.cpu.count_instr[39]
.sym 11836 soc.cpu.count_instr[39]
.sym 11838 soc.cpu.instr_rdinstrh
.sym 11839 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11842 soc.cpu.instr_rdcycleh
.sym 11843 soc.cpu.instr_rdinstrh
.sym 11844 soc.cpu.count_cycle[33]
.sym 11845 soc.cpu.count_instr[33]
.sym 11848 soc.cpu.count_instr[0]
.sym 11850 soc.cpu.count_instr[1]
.sym 11854 soc.cpu.instr_rdinstr
.sym 11855 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11856 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11857 soc.cpu.count_instr[1]
.sym 11860 soc.cpu.instr_rdcycleh
.sym 11861 soc.cpu.count_instr[41]
.sym 11862 soc.cpu.instr_rdinstrh
.sym 11863 soc.cpu.count_cycle[41]
.sym 11866 soc.cpu.instr_rdinstr
.sym 11867 soc.cpu.count_instr[7]
.sym 11868 soc.cpu.instr_rdcycleh
.sym 11869 soc.cpu.count_cycle[39]
.sym 11872 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11873 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11874 soc.cpu.count_cycle[7]
.sym 11875 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11878 soc.cpu.count_cycle[32]
.sym 11879 soc.cpu.count_instr[0]
.sym 11880 soc.cpu.instr_rdinstr
.sym 11881 soc.cpu.instr_rdcycleh
.sym 11882 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_$glb_ce
.sym 11883 CLK$SB_IO_IN_$glb_clk
.sym 11884 resetn_SB_LUT4_I3_O_$glb_sr
.sym 11885 soc.cpu.count_instr[40]
.sym 11886 soc.cpu.count_instr[41]
.sym 11887 soc.cpu.count_instr[42]
.sym 11888 soc.cpu.count_instr[43]
.sym 11889 soc.cpu.count_instr[44]
.sym 11890 soc.cpu.count_instr[45]
.sym 11891 soc.cpu.count_instr[46]
.sym 11892 soc.cpu.count_instr[47]
.sym 11896 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 11897 soc.cpu.count_cycle[25]
.sym 11899 soc.cpu.cpu_state[2]
.sym 11904 soc.cpu.count_instr[32]
.sym 11910 soc.cpu.count_instr[56]
.sym 11911 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11912 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 11913 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11917 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 11927 soc.cpu.count_cycle[10]
.sym 11928 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11929 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11930 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11931 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11932 soc.cpu.count_cycle[46]
.sym 11934 soc.cpu.count_instr[8]
.sym 11935 soc.cpu.count_instr[42]
.sym 11936 soc.cpu.count_cycle[42]
.sym 11937 soc.cpu.count_cycle[43]
.sym 11938 soc.cpu.count_cycle[44]
.sym 11940 soc.cpu.count_cycle[21]
.sym 11942 soc.cpu.count_instr[40]
.sym 11943 soc.cpu.instr_rdcycleh
.sym 11944 soc.cpu.instr_rdinstr
.sym 11945 soc.cpu.count_instr[43]
.sym 11946 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11947 soc.cpu.count_instr[21]
.sym 11948 soc.cpu.instr_rdinstrh
.sym 11950 soc.cpu.instr_rdinstrh
.sym 11952 soc.cpu.instr_rdcycleh
.sym 11953 soc.cpu.instr_rdcycleh
.sym 11954 soc.cpu.count_instr[44]
.sym 11956 soc.cpu.count_instr[46]
.sym 11957 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 11959 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 11960 soc.cpu.count_cycle[21]
.sym 11961 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 11965 soc.cpu.instr_rdcycleh
.sym 11966 soc.cpu.instr_rdinstrh
.sym 11967 soc.cpu.count_instr[46]
.sym 11968 soc.cpu.count_cycle[46]
.sym 11971 soc.cpu.instr_rdinstrh
.sym 11972 soc.cpu.instr_rdcycleh
.sym 11973 soc.cpu.count_instr[42]
.sym 11974 soc.cpu.count_cycle[42]
.sym 11977 soc.cpu.count_cycle[44]
.sym 11978 soc.cpu.instr_rdinstrh
.sym 11979 soc.cpu.count_instr[44]
.sym 11980 soc.cpu.instr_rdcycleh
.sym 11983 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11984 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 11985 soc.cpu.instr_rdinstr
.sym 11986 soc.cpu.count_instr[21]
.sym 11989 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 11991 soc.cpu.count_cycle[10]
.sym 11992 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 11995 soc.cpu.instr_rdinstrh
.sym 11996 soc.cpu.instr_rdcycleh
.sym 11997 soc.cpu.count_cycle[43]
.sym 11998 soc.cpu.count_instr[43]
.sym 12001 soc.cpu.instr_rdinstrh
.sym 12002 soc.cpu.instr_rdinstr
.sym 12003 soc.cpu.count_instr[8]
.sym 12004 soc.cpu.count_instr[40]
.sym 12008 soc.cpu.count_instr[48]
.sym 12009 soc.cpu.count_instr[49]
.sym 12010 soc.cpu.count_instr[50]
.sym 12011 soc.cpu.count_instr[51]
.sym 12012 soc.cpu.count_instr[52]
.sym 12013 soc.cpu.count_instr[53]
.sym 12014 soc.cpu.count_instr[54]
.sym 12015 soc.cpu.count_instr[55]
.sym 12017 soc.cpu.irq_mask[22]
.sym 12018 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12020 soc.cpu.irq_state[0]
.sym 12021 soc.cpu.irq_state[0]
.sym 12022 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 12027 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 12030 soc.cpu.count_cycle[22]
.sym 12031 soc.cpu.count_instr[42]
.sym 12034 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12036 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12037 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12042 iomem_addr[16]
.sym 12049 iomem_addr[16]
.sym 12052 soc.cpu.count_cycle[51]
.sym 12053 soc.cpu.instr_rdinstr
.sym 12054 soc.cpu.count_cycle[53]
.sym 12055 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12056 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12057 soc.cpu.count_instr[10]
.sym 12058 soc.cpu.instr_rdinstrh
.sym 12061 soc.cpu.count_cycle[52]
.sym 12062 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12063 soc.ram_ready
.sym 12064 soc.cpu.instr_rdcycleh
.sym 12065 soc.cpu.count_cycle[40]
.sym 12066 soc.cpu.count_cycle[0]
.sym 12068 soc.cpu.count_instr[51]
.sym 12070 soc.cpu.count_instr[53]
.sym 12072 soc.memory.rdata_1[13]
.sym 12073 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 12074 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 12077 soc.cpu.count_instr[52]
.sym 12079 soc.cpu.count_cycle[1]
.sym 12080 soc.memory.rdata_0[13]
.sym 12082 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12083 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 12084 soc.cpu.instr_rdinstr
.sym 12085 soc.cpu.count_instr[10]
.sym 12088 soc.cpu.count_cycle[52]
.sym 12089 soc.cpu.instr_rdcycleh
.sym 12090 soc.cpu.count_instr[52]
.sym 12091 soc.cpu.instr_rdinstrh
.sym 12094 soc.cpu.instr_rdcycleh
.sym 12095 soc.cpu.count_instr[51]
.sym 12096 soc.cpu.instr_rdinstrh
.sym 12097 soc.cpu.count_cycle[51]
.sym 12101 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12102 soc.cpu.count_cycle[1]
.sym 12103 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 12106 soc.cpu.instr_rdinstrh
.sym 12107 soc.cpu.count_cycle[53]
.sym 12108 soc.cpu.instr_rdcycleh
.sym 12109 soc.cpu.count_instr[53]
.sym 12112 soc.memory.rdata_1[13]
.sym 12113 iomem_addr[16]
.sym 12114 soc.ram_ready
.sym 12115 soc.memory.rdata_0[13]
.sym 12119 soc.cpu.count_cycle[0]
.sym 12121 soc.cpu.count_cycle[1]
.sym 12124 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12125 soc.cpu.instr_rdcycleh
.sym 12127 soc.cpu.count_cycle[40]
.sym 12129 CLK$SB_IO_IN_$glb_clk
.sym 12130 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12131 soc.cpu.count_instr[56]
.sym 12132 soc.cpu.count_instr[57]
.sym 12133 soc.cpu.count_instr[58]
.sym 12134 soc.cpu.count_instr[59]
.sym 12135 soc.cpu.count_instr[60]
.sym 12136 soc.cpu.count_instr[61]
.sym 12137 soc.cpu.count_instr[62]
.sym 12138 soc.cpu.count_instr[63]
.sym 12145 soc.cpu.irq_state[0]
.sym 12146 soc.cpu.count_cycle[61]
.sym 12152 soc.cpu.count_cycle[48]
.sym 12156 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 12158 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12160 soc.cpu.timer[18]
.sym 12161 soc.cpu.timer[31]
.sym 12162 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12163 soc.cpu.cpu_state[2]
.sym 12164 soc.cpu.timer[25]
.sym 12165 soc.cpu.count_instr[55]
.sym 12172 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 12173 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12174 soc.cpu.count_cycle[58]
.sym 12175 soc.cpu.instr_rdcycleh
.sym 12176 soc.cpu.count_cycle[60]
.sym 12178 soc.cpu.count_cycle[26]
.sym 12179 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12180 soc.cpu.instr_rdinstrh
.sym 12181 soc.cpu.count_instr[31]
.sym 12182 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12183 soc.cpu.count_cycle[31]
.sym 12184 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12185 soc.cpu.count_cycle[8]
.sym 12187 soc.cpu.count_cycle[63]
.sym 12189 soc.cpu.instr_rdinstr
.sym 12190 soc.cpu.count_instr[58]
.sym 12191 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 12192 soc.cpu.count_instr[60]
.sym 12195 soc.cpu.instr_maskirq
.sym 12200 soc.cpu.count_instr[26]
.sym 12201 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12203 soc.cpu.count_instr[63]
.sym 12205 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 12206 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 12207 soc.cpu.count_cycle[8]
.sym 12208 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 12211 soc.cpu.instr_rdcycleh
.sym 12212 soc.cpu.count_instr[31]
.sym 12213 soc.cpu.instr_rdinstr
.sym 12214 soc.cpu.count_cycle[63]
.sym 12217 soc.cpu.count_instr[63]
.sym 12218 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12220 soc.cpu.instr_rdinstrh
.sym 12223 soc.cpu.instr_rdcycleh
.sym 12224 soc.cpu.count_instr[60]
.sym 12225 soc.cpu.instr_rdinstrh
.sym 12226 soc.cpu.count_cycle[60]
.sym 12230 soc.cpu.count_instr[26]
.sym 12231 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12232 soc.cpu.instr_rdinstr
.sym 12235 soc.cpu.instr_rdinstrh
.sym 12236 soc.cpu.count_cycle[58]
.sym 12237 soc.cpu.instr_rdcycleh
.sym 12238 soc.cpu.count_instr[58]
.sym 12241 soc.cpu.count_cycle[31]
.sym 12242 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12243 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 12244 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 12247 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12248 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 12249 soc.cpu.instr_maskirq
.sym 12250 soc.cpu.count_cycle[26]
.sym 12255 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12261 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12269 soc.cpu.instr_rdcycleh
.sym 12270 soc.cpu.irq_state[1]
.sym 12272 soc.cpu.irq_state[0]
.sym 12274 soc.cpu.cpuregs_rs1[20]
.sym 12276 soc.cpu.instr_rdinstrh
.sym 12277 soc.cpu.timer[20]
.sym 12278 soc.cpu.instr_maskirq
.sym 12281 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12282 soc.cpu.reg_pc[8]
.sym 12283 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 12286 soc.cpu.count_instr[26]
.sym 12289 $PACKER_VCC_NET
.sym 12299 soc.cpu.count_cycle[0]
.sym 12301 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 12304 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12305 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12308 soc.cpu.count_instr[32]
.sym 12309 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 12316 soc.cpu.instr_rdinstrh
.sym 12318 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12334 soc.cpu.instr_rdinstrh
.sym 12335 soc.cpu.count_instr[32]
.sym 12336 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 12337 soc.cpu.count_cycle[0]
.sym 12340 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 12341 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 12342 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 12343 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12380 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12382 soc.cpu.timer[16]
.sym 12383 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12385 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12388 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 12390 soc.cpu.cpu_state[3]
.sym 12391 soc.cpu.cpu_state[2]
.sym 12394 soc.cpu.cpuregs_rs1[31]
.sym 12398 soc.cpu.irq_mask[31]
.sym 12399 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 12401 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 12402 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12405 soc.cpu.timer[28]
.sym 12406 soc.cpu.reg_pc[9]
.sym 12407 soc.cpu.reg_pc[11]
.sym 12408 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 12409 soc.cpu.timer[4]
.sym 12410 soc.cpu.reg_pc[2]
.sym 12411 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12412 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12426 soc.cpu.irq_mask[0]
.sym 12428 soc.cpu.cpuregs_rs1[0]
.sym 12430 soc.cpu.timer[0]
.sym 12431 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12433 soc.cpu.instr_maskirq
.sym 12438 soc.cpu.timer[0]
.sym 12440 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 12442 soc.cpu.cpuregs_rs1[20]
.sym 12443 soc.cpu.cpuregs_rs1[4]
.sym 12446 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 12448 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12449 soc.cpu.instr_timer
.sym 12451 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12452 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12453 soc.cpu.cpuregs_rs1[4]
.sym 12454 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 12463 soc.cpu.instr_timer
.sym 12464 soc.cpu.irq_mask[0]
.sym 12465 soc.cpu.instr_maskirq
.sym 12466 soc.cpu.timer[0]
.sym 12475 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12476 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12477 soc.cpu.timer[0]
.sym 12478 soc.cpu.cpuregs_rs1[0]
.sym 12487 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12488 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12489 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 12490 soc.cpu.cpuregs_rs1[20]
.sym 12498 CLK$SB_IO_IN_$glb_clk
.sym 12499 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12500 soc.cpu.timer[7]
.sym 12501 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12502 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12503 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12504 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12505 soc.cpu.timer[5]
.sym 12506 soc.cpu.timer[6]
.sym 12507 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12509 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 12513 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12514 soc.cpu.timer[13]
.sym 12517 soc.cpu.instr_timer
.sym 12519 soc.cpu.irq_state[0]
.sym 12520 soc.cpu.cpu_state[4]
.sym 12521 soc.cpu.timer[26]
.sym 12522 soc.cpu.irq_mask[0]
.sym 12524 soc.cpu.reg_pc[15]
.sym 12525 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12526 soc.cpu.cpuregs_rs1[7]
.sym 12527 soc.cpu.cpuregs_rs1[1]
.sym 12528 soc.cpu.cpuregs_rs1[2]
.sym 12529 soc.cpu.reg_pc[16]
.sym 12530 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 12531 soc.cpu.cpuregs_rs1[13]
.sym 12532 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12533 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12534 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12535 soc.cpu.pcpi_rs1[19]
.sym 12541 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12542 soc.cpu.timer[3]
.sym 12543 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12544 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 12545 soc.cpu.timer[0]
.sym 12546 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 12547 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 12548 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 12549 soc.cpu.timer[4]
.sym 12550 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 12551 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 12552 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 12553 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 12554 soc.cpu.cpuregs_rs1[2]
.sym 12555 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12556 soc.cpu.timer[1]
.sym 12557 soc.cpu.timer[7]
.sym 12559 soc.cpu.cpuregs_rs1[11]
.sym 12560 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 12561 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 12562 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12563 soc.cpu.cpuregs_rs1[3]
.sym 12565 soc.cpu.timer[2]
.sym 12569 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12570 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12571 soc.cpu.timer[6]
.sym 12572 soc.cpu.timer[5]
.sym 12574 soc.cpu.cpuregs_rs1[2]
.sym 12575 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 12576 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12577 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12580 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12581 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12582 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 12583 soc.cpu.cpuregs_rs1[3]
.sym 12586 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12587 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12588 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12589 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12592 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 12593 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 12594 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 12595 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 12598 soc.cpu.timer[0]
.sym 12599 soc.cpu.timer[3]
.sym 12600 soc.cpu.timer[1]
.sym 12601 soc.cpu.timer[2]
.sym 12604 soc.cpu.timer[4]
.sym 12605 soc.cpu.timer[7]
.sym 12606 soc.cpu.timer[6]
.sym 12607 soc.cpu.timer[5]
.sym 12610 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12611 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12612 soc.cpu.cpuregs_rs1[11]
.sym 12613 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 12616 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 12617 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 12618 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 12619 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 12621 CLK$SB_IO_IN_$glb_clk
.sym 12622 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12623 soc.cpu.irq_mask[5]
.sym 12624 soc.cpu.irq_mask[9]
.sym 12625 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12626 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12627 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 12628 soc.cpu.irq_mask[3]
.sym 12629 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12630 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12635 soc.cpu.cpu_state[6]
.sym 12636 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 12637 soc.cpu.irq_state[0]
.sym 12639 soc.cpu.cpu_state[4]
.sym 12647 soc.cpu.timer[18]
.sym 12648 soc.cpu.timer[25]
.sym 12649 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 12650 soc.cpu.timer[30]
.sym 12651 soc.cpu.cpuregs_rs1[18]
.sym 12652 soc.cpu.timer[26]
.sym 12653 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12654 soc.cpu.cpu_state[2]
.sym 12655 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 12656 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 12657 soc.cpu.timer[31]
.sym 12658 soc.cpu.timer[28]
.sym 12664 soc.cpu.timer[10]
.sym 12665 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 12666 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 12667 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 12668 soc.cpu.timer[8]
.sym 12669 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 12670 soc.cpu.timer[12]
.sym 12671 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12672 soc.cpu.timer[14]
.sym 12673 soc.cpu.timer[13]
.sym 12674 soc.cpu.timer[15]
.sym 12675 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12677 soc.cpu.cpuregs_rs1[9]
.sym 12678 soc.cpu.timer[11]
.sym 12679 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 12680 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 12681 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 12682 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12683 soc.cpu.timer[9]
.sym 12684 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12685 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12687 soc.cpu.cpuregs_rs1[1]
.sym 12689 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 12691 soc.cpu.cpuregs_rs1[13]
.sym 12692 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12693 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 12697 soc.cpu.timer[13]
.sym 12698 soc.cpu.timer[15]
.sym 12699 soc.cpu.timer[12]
.sym 12700 soc.cpu.timer[14]
.sym 12703 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12704 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12705 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 12706 soc.cpu.cpuregs_rs1[13]
.sym 12709 soc.cpu.timer[8]
.sym 12710 soc.cpu.timer[11]
.sym 12711 soc.cpu.timer[10]
.sym 12712 soc.cpu.timer[9]
.sym 12715 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 12716 soc.cpu.cpuregs_rs1[9]
.sym 12717 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12718 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12721 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 12722 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 12723 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 12724 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 12727 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 12728 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 12729 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 12730 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 12733 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12734 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12735 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12736 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12739 soc.cpu.cpuregs_rs1[1]
.sym 12740 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12741 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12742 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 12744 CLK$SB_IO_IN_$glb_clk
.sym 12745 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12746 soc.cpu.timer[21]
.sym 12747 soc.cpu.timer[24]
.sym 12748 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12749 soc.cpu.timer[31]
.sym 12750 soc.cpu.timer[22]
.sym 12751 soc.cpu.timer[19]
.sym 12752 soc.cpu.timer[18]
.sym 12753 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12758 soc.cpu.cpuregs_rs1[20]
.sym 12759 soc.cpu.irq_state[0]
.sym 12760 soc.cpu.timer[15]
.sym 12761 soc.cpu.cpuregs_rs1[3]
.sym 12762 soc.cpu.instr_timer
.sym 12763 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12764 soc.cpu.cpu_state[4]
.sym 12765 soc.cpu.irq_mask[5]
.sym 12766 soc.cpu.irq_state[1]
.sym 12767 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 12768 soc.cpu.timer[10]
.sym 12769 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12770 soc.cpu.reg_pc[8]
.sym 12771 soc.cpu.instr_maskirq
.sym 12772 soc.cpu.reg_pc[21]
.sym 12773 soc.cpu.irq_state[1]
.sym 12774 soc.cpu.instr_maskirq
.sym 12775 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 12776 soc.cpu.irq_mask[3]
.sym 12777 soc.cpu.pcpi_rs1[1]
.sym 12779 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 12780 soc.cpu.reg_pc[29]
.sym 12781 soc.cpu.pcpi_rs1[7]
.sym 12787 soc.cpu.cpuregs_rs1[8]
.sym 12788 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12789 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 12790 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 12791 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12792 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 12793 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12794 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 12796 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 12797 soc.cpu.cpuregs_rs1[1]
.sym 12798 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12799 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 12800 soc.cpu.timer[0]
.sym 12801 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12802 soc.cpu.timer[1]
.sym 12803 soc.cpu.instr_retirq
.sym 12804 soc.cpu.instr_timer
.sym 12805 soc.cpu.instr_maskirq
.sym 12807 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 12808 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 12809 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 12810 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 12811 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 12812 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 12813 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12814 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12815 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12816 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12817 soc.cpu.irq_mask[1]
.sym 12818 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12820 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 12821 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12822 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12823 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 12826 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 12827 soc.cpu.timer[0]
.sym 12828 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 12829 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 12832 soc.cpu.instr_retirq
.sym 12833 soc.cpu.cpuregs_rs1[1]
.sym 12834 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 12835 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 12838 soc.cpu.instr_timer
.sym 12839 soc.cpu.timer[1]
.sym 12840 soc.cpu.irq_mask[1]
.sym 12841 soc.cpu.instr_maskirq
.sym 12844 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12845 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 12846 soc.cpu.cpuregs_rs1[8]
.sym 12847 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 12850 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 12851 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 12852 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 12853 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 12856 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 12857 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 12858 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 12859 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 12863 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12865 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 12867 CLK$SB_IO_IN_$glb_clk
.sym 12868 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12869 soc.cpu.timer[25]
.sym 12870 soc.cpu.timer[30]
.sym 12871 soc.cpu.timer[26]
.sym 12872 soc.cpu.timer[29]
.sym 12873 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 12874 soc.cpu.timer[28]
.sym 12875 soc.cpu.timer[27]
.sym 12876 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 12877 soc.cpu.decoded_imm_j[23]
.sym 12878 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 12881 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 12882 soc.cpu.cpuregs_rs1[21]
.sym 12883 soc.cpu.cpu_state[3]
.sym 12884 soc.cpu.irq_state[1]
.sym 12885 soc.cpu.cpu_state[2]
.sym 12886 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12888 soc.cpu.timer[21]
.sym 12889 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 12890 soc.cpu.cpu_state[2]
.sym 12891 soc.cpu.cpuregs_rs1[31]
.sym 12892 soc.cpu.cpuregs_rs1[28]
.sym 12893 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 12894 soc.cpu.cpuregs_rs1[22]
.sym 12895 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 12896 soc.cpu.timer[28]
.sym 12897 soc.cpu.is_lui_auipc_jal
.sym 12898 soc.cpu.reg_pc[9]
.sym 12899 soc.cpu.reg_pc[11]
.sym 12900 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 12901 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 12902 soc.cpu.reg_pc[2]
.sym 12903 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 12904 soc.cpu.reg_pc[18]
.sym 12910 soc.cpu.irq_state[0]
.sym 12912 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 12913 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 12914 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 12915 soc.cpu.timer[2]
.sym 12916 soc.cpu.instr_timer
.sym 12917 soc.cpu.irq_mask[1]
.sym 12918 soc.cpu.irq_mask[2]
.sym 12919 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 12920 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 12921 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 12923 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 12924 resetn
.sym 12925 soc.cpu.irq_state[1]
.sym 12926 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12930 soc.cpu.irq_pending[1]
.sym 12931 soc.cpu.instr_retirq
.sym 12932 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12933 soc.cpu.cpu_state[2]
.sym 12934 soc.cpu.instr_maskirq
.sym 12938 soc.cpu.cpuregs_rs1[2]
.sym 12939 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12945 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 12950 soc.cpu.irq_pending[1]
.sym 12951 soc.cpu.irq_mask[1]
.sym 12955 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12956 soc.cpu.timer[2]
.sym 12957 soc.cpu.instr_timer
.sym 12958 soc.cpu.cpu_state[2]
.sym 12961 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 12962 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 12963 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 12964 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 12967 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 12970 resetn
.sym 12973 soc.cpu.irq_mask[2]
.sym 12975 soc.cpu.instr_maskirq
.sym 12979 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 12980 soc.cpu.instr_retirq
.sym 12981 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12982 soc.cpu.cpuregs_rs1[2]
.sym 12986 soc.cpu.irq_state[0]
.sym 12988 soc.cpu.irq_state[1]
.sym 12989 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 12990 CLK$SB_IO_IN_$glb_clk
.sym 12991 resetn_SB_LUT4_I3_O_$glb_sr
.sym 12992 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 12993 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 12994 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 12995 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 12996 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 12997 soc.cpu.irq_mask[8]
.sym 12998 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 12999 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13001 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 13002 soc.cpu.cpu_state[2]
.sym 13005 soc.cpu.cpuregs_rs1[26]
.sym 13006 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13007 soc.cpu.cpuregs_rs1[3]
.sym 13008 soc.cpu.irq_state_SB_DFFESR_Q_E
.sym 13009 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 13010 soc.cpu.decoded_imm_j[21]
.sym 13011 soc.cpu.cpu_state[6]
.sym 13012 soc.cpu.instr_timer
.sym 13014 soc.cpu.cpu_state[4]
.sym 13015 soc.cpu.timer[26]
.sym 13016 soc.cpu.reg_pc[15]
.sym 13017 soc.cpu.reg_pc[16]
.sym 13018 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 13019 soc.cpu.irq_mask[8]
.sym 13020 soc.cpu.reg_pc[12]
.sym 13021 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 13022 soc.cpu.cpuregs_rs1[7]
.sym 13023 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 13024 soc.cpu.cpuregs_rs1[2]
.sym 13025 soc.cpu.cpu_state[6]
.sym 13026 soc.cpu.cpuregs_rs1[1]
.sym 13027 soc.cpu.cpuregs_rs1[13]
.sym 13036 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 13038 soc.cpu.irq_pending[1]
.sym 13039 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13040 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 13044 soc.cpu.cpu_state[1]
.sym 13045 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13047 soc.cpu.instr_waitirq
.sym 13048 soc.cpu.irq_delay_SB_LUT4_I3_O
.sym 13049 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13050 soc.cpu.cpuregs_rs1[2]
.sym 13051 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13052 soc.cpu.cpuregs_rs1[1]
.sym 13056 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 13058 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 13059 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13060 soc.cpu.cpu_state[2]
.sym 13062 soc.cpu.instr_jal
.sym 13064 soc.cpu.decoder_trigger
.sym 13067 soc.cpu.cpuregs_rs1[2]
.sym 13072 soc.cpu.instr_waitirq
.sym 13073 soc.cpu.decoder_trigger
.sym 13075 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13079 soc.cpu.irq_pending[1]
.sym 13080 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13081 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 13085 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13087 soc.cpu.cpu_state[1]
.sym 13091 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13092 soc.cpu.cpu_state[2]
.sym 13093 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13097 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 13099 soc.cpu.instr_jal
.sym 13102 soc.cpu.irq_delay_SB_LUT4_I3_O
.sym 13103 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 13105 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 13108 soc.cpu.cpuregs_rs1[1]
.sym 13112 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 13113 CLK$SB_IO_IN_$glb_clk
.sym 13114 resetn_SB_LUT4_I3_O_$glb_sr
.sym 13115 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13116 soc.cpu.latched_branch
.sym 13117 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13118 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13119 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13120 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 13121 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13122 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13124 soc.cpu.mem_rdata_q[22]
.sym 13128 soc.cpu.instr_timer
.sym 13129 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 13130 soc.cpu.cpu_state[1]
.sym 13134 soc.cpu.instr_maskirq
.sym 13135 soc.cpu.cpu_state[4]
.sym 13137 soc.cpu.cpu_state[3]
.sym 13138 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 13139 soc.cpu.reg_pc[0]
.sym 13140 soc.cpu.cpuregs_rs1[18]
.sym 13141 soc.cpu.reg_pc[31]
.sym 13142 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 13143 resetn
.sym 13144 soc.cpu.reg_pc[19]
.sym 13145 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13146 soc.cpu.cpu_state[2]
.sym 13147 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 13148 soc.cpu.instr_jal
.sym 13149 soc.cpu.latched_store
.sym 13150 soc.cpu.latched_branch
.sym 13156 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 13157 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13158 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 13159 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 13160 soc.cpu.instr_rdcycle
.sym 13161 soc.cpu.cpu_state[3]
.sym 13163 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 13165 soc.cpu.cpu_state[2]
.sym 13167 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 13169 soc.cpu.cpu_state[3]
.sym 13170 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13172 soc.cpu.cpu_state[4]
.sym 13173 soc.cpu.latched_store
.sym 13175 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 13177 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 13179 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 13180 soc.cpu.cpu_state[6]
.sym 13183 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 13185 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 13186 soc.cpu.cpu_state[1]
.sym 13187 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 13189 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 13190 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 13191 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 13192 soc.cpu.cpu_state[1]
.sym 13195 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 13196 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 13197 soc.cpu.cpu_state[3]
.sym 13198 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 13201 soc.cpu.instr_rdcycle
.sym 13203 soc.cpu.cpu_state[2]
.sym 13204 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 13207 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13209 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13210 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 13214 soc.cpu.cpu_state[1]
.sym 13216 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13219 soc.cpu.cpu_state[6]
.sym 13220 soc.cpu.cpu_state[4]
.sym 13221 soc.cpu.latched_store
.sym 13222 soc.cpu.cpu_state[2]
.sym 13225 soc.cpu.cpu_state[4]
.sym 13226 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 13228 soc.cpu.cpu_state[6]
.sym 13232 soc.cpu.cpu_state[2]
.sym 13233 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 13234 soc.cpu.cpu_state[3]
.sym 13235 soc.cpu.latched_store_SB_DFFESS_Q_E
.sym 13236 CLK$SB_IO_IN_$glb_clk
.sym 13237 resetn_SB_LUT4_I3_O_$glb_sr
.sym 13238 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13239 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13240 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13241 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13242 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13243 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13244 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13245 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13246 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 13247 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 13250 soc.cpu.instr_rdinstrh
.sym 13251 soc.cpu.cpuregs_rs1[19]
.sym 13252 soc.cpu.instr_rdcycleh
.sym 13253 soc.cpu.irq_state[0]
.sym 13254 soc.cpu.instr_rdinstr
.sym 13255 soc.cpu.cpuregs_rs1[16]
.sym 13256 soc.cpu.instr_rdcycle
.sym 13257 soc.cpu.cpu_state[3]
.sym 13260 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 13261 soc.cpu.cpuregs_waddr[1]
.sym 13263 soc.cpu.pcpi_rs1[12]
.sym 13264 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13265 soc.cpu.cpu_state[1]
.sym 13266 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13267 soc.cpu.decoder_trigger
.sym 13268 soc.cpu.reg_pc[29]
.sym 13269 soc.cpu.pcpi_rs1[1]
.sym 13270 soc.cpu.reg_pc[8]
.sym 13271 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13272 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 13273 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 13279 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 13280 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 13281 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 13282 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13283 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 13284 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 13285 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 13286 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13289 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 13290 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 13291 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 13293 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 13294 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 13298 soc.cpu.cpu_state[1]
.sym 13299 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13301 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13303 resetn
.sym 13305 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 13309 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 13310 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 13312 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13313 resetn
.sym 13314 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13318 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 13319 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 13320 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 13321 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 13324 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13325 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13326 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13327 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 13330 resetn
.sym 13331 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 13332 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 13333 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 13336 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 13337 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 13338 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 13339 soc.cpu.cpu_state[1]
.sym 13342 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 13343 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 13344 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 13345 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 13348 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13351 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 13355 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 13356 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 13359 CLK$SB_IO_IN_$glb_clk
.sym 13361 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 13362 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 13365 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13366 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13368 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13369 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 13372 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 13373 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 13374 soc.cpu.cpuregs_rs1[4]
.sym 13376 soc.cpu.cpu_state[3]
.sym 13377 soc.cpu.cpu_state[2]
.sym 13378 soc.cpu.cpuregs_rs1[31]
.sym 13381 soc.cpu.cpuregs_rs1[11]
.sym 13382 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 13383 soc.cpu.cpuregs_rs1[9]
.sym 13384 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 13385 soc.cpu.cpu_state[5]
.sym 13386 soc.cpu.pcpi_rs1[0]
.sym 13387 soc.cpu.reg_pc[11]
.sym 13389 soc.cpu.is_lui_auipc_jal
.sym 13393 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13394 soc.cpu.reg_pc[2]
.sym 13395 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13396 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 13404 resetn
.sym 13405 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 13407 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 13408 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 13409 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 13410 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 13411 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13412 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 13414 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13415 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13420 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 13421 soc.cpu.instr_jal
.sym 13422 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13424 soc.cpu.instr_waitirq
.sym 13425 soc.cpu.mem_do_wdata
.sym 13428 soc.cpu.decoder_trigger
.sym 13429 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 13432 soc.cpu.mem_do_rdata
.sym 13433 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13435 soc.cpu.instr_waitirq
.sym 13436 soc.cpu.instr_jal
.sym 13437 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13438 soc.cpu.decoder_trigger
.sym 13441 soc.cpu.mem_do_rdata
.sym 13442 resetn
.sym 13443 soc.cpu.mem_do_wdata
.sym 13444 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13448 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 13450 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13453 soc.cpu.mem_do_wdata
.sym 13454 resetn
.sym 13455 soc.cpu.mem_do_rdata
.sym 13459 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 13460 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 13461 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 13462 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 13465 soc.cpu.mem_do_wdata
.sym 13466 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13467 soc.cpu.mem_do_rdata
.sym 13468 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 13472 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 13474 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 13477 soc.cpu.instr_jal
.sym 13479 soc.cpu.decoder_trigger
.sym 13480 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 13482 CLK$SB_IO_IN_$glb_clk
.sym 13483 resetn_SB_LUT4_I3_O_$glb_sr
.sym 13485 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 13486 soc.cpu.decoder_trigger
.sym 13489 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13497 resetn
.sym 13499 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13501 soc.cpu.mem_rdata_q[27]
.sym 13505 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 13507 soc.cpu.cpuregs_rs1[8]
.sym 13509 soc.cpu.cpu_state[6]
.sym 13510 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 13513 soc.cpu.cpu_state[5]
.sym 13515 soc.cpu.pcpi_rs1[11]
.sym 13517 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13518 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 13519 soc.cpu.cpu_state[4]
.sym 13525 soc.cpu.decoder_pseudo_trigger
.sym 13527 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 13529 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13531 soc.cpu.do_waitirq
.sym 13532 soc.cpu.do_waitirq_SB_LUT4_I3_I1
.sym 13535 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 13536 soc.cpu.instr_waitirq
.sym 13537 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13539 soc.cpu.cpu_state[3]
.sym 13543 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 13544 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 13545 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13547 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 13550 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13551 soc.cpu.decoder_trigger
.sym 13554 soc.cpu.instr_jal
.sym 13558 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 13564 soc.cpu.do_waitirq_SB_LUT4_I3_I1
.sym 13565 soc.cpu.do_waitirq
.sym 13566 soc.cpu.decoder_trigger
.sym 13567 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13570 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13571 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 13576 soc.cpu.decoder_trigger
.sym 13577 soc.cpu.do_waitirq
.sym 13579 soc.cpu.instr_waitirq
.sym 13589 soc.cpu.decoder_pseudo_trigger
.sym 13590 soc.cpu.decoder_trigger
.sym 13594 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 13595 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13596 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13597 soc.cpu.cpu_state[3]
.sym 13600 soc.cpu.decoder_trigger
.sym 13601 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 13602 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 13603 soc.cpu.instr_jal
.sym 13605 CLK$SB_IO_IN_$glb_clk
.sym 13606 resetn_SB_LUT4_I3_O_$glb_sr
.sym 13607 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13608 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 13609 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 13611 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13612 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0
.sym 13614 soc.cpu.mem_do_prefetch
.sym 13615 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 13619 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 13621 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 13626 soc.cpu.cpu_state[1]
.sym 13628 soc.cpu.cpuregs_wrdata[5]
.sym 13629 soc.cpu.cpuregs_wrdata[0]
.sym 13630 soc.cpu.cpu_state[3]
.sym 13631 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13632 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 13633 soc.cpu.mem_do_rdata
.sym 13634 soc.cpu.cpu_state[2]
.sym 13635 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 13636 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 13637 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13638 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 13639 soc.cpu.cpu_state[2]
.sym 13640 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 13642 soc.cpu.pcpi_rs1[14]
.sym 13648 soc.cpu.cpu_state[5]
.sym 13649 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 13650 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 13651 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 13652 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13653 soc.cpu.cpu_state[2]
.sym 13656 soc.cpu.cpu_state[5]
.sym 13657 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 13658 soc.cpu.instr_retirq
.sym 13660 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13670 soc.cpu.cpu_state[4]
.sym 13678 soc.cpu.cpu_state[6]
.sym 13679 soc.cpu.mem_do_prefetch
.sym 13681 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 13682 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 13683 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 13684 soc.cpu.cpu_state[5]
.sym 13687 soc.cpu.cpu_state[2]
.sym 13688 soc.cpu.cpu_state[4]
.sym 13689 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13693 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13695 soc.cpu.mem_do_prefetch
.sym 13707 soc.cpu.cpu_state[5]
.sym 13708 soc.cpu.cpu_state[6]
.sym 13717 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 13718 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 13719 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 13720 soc.cpu.cpu_state[6]
.sym 13723 soc.cpu.instr_retirq
.sym 13725 soc.cpu.cpu_state[2]
.sym 13728 CLK$SB_IO_IN_$glb_clk
.sym 13730 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13731 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 13732 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 13733 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13734 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13735 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 13736 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 13737 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 13743 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 13744 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 13746 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13747 soc.cpu.instr_waitirq
.sym 13749 soc.cpu.mem_wordsize[1]
.sym 13750 soc.cpu.instr_waitirq
.sym 13751 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13753 soc.cpu.instr_retirq
.sym 13754 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13755 soc.cpu.pcpi_rs1[12]
.sym 13756 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13757 soc.cpu.cpu_state[1]
.sym 13758 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13759 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13760 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0
.sym 13761 soc.cpu.mem_do_rdata
.sym 13762 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 13763 soc.cpu.cpu_state[6]
.sym 13764 soc.cpu.mem_do_prefetch
.sym 13765 soc.cpu.pcpi_rs1[1]
.sym 13772 soc.cpu.is_slli_srli_srai
.sym 13773 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 13774 soc.cpu.cpu_state[1]
.sym 13775 resetn
.sym 13777 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 13780 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13782 soc.cpu.cpu_state[1]
.sym 13783 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 13785 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 13794 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 13796 soc.cpu.instr_rdcycle
.sym 13798 soc.cpu.instr_rdcycle_SB_LUT4_I2_O
.sym 13799 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_I1
.sym 13800 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 13801 soc.cpu.cpu_state[0]
.sym 13805 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 13806 soc.cpu.instr_rdcycle
.sym 13807 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_I1
.sym 13810 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 13813 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 13818 soc.cpu.instr_rdcycle_SB_LUT4_I2_O
.sym 13819 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_I1
.sym 13822 soc.cpu.is_slli_srli_srai
.sym 13823 soc.cpu.instr_rdcycle
.sym 13824 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 13830 resetn
.sym 13831 soc.cpu.cpu_state[1]
.sym 13837 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 13840 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 13841 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 13842 soc.cpu.cpu_state[1]
.sym 13843 soc.cpu.cpu_state[0]
.sym 13847 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13849 resetn
.sym 13850 soc.cpu.mem_do_wdata_SB_DFFESR_Q_E
.sym 13851 CLK$SB_IO_IN_$glb_clk
.sym 13852 resetn_SB_LUT4_I3_O_$glb_sr
.sym 13853 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 13854 soc.cpu.pcpi_rs1[15]
.sym 13855 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 13856 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 13857 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 13858 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 13859 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 13860 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 13865 soc.cpu.decoded_imm[3]
.sym 13866 soc.cpu.is_slli_srli_srai
.sym 13867 soc.cpu.mem_do_wdata
.sym 13868 soc.cpu.instr_jal
.sym 13869 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 13874 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 13877 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 13878 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 13879 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 13880 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13882 soc.cpu.cpu_state[5]
.sym 13883 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 13884 soc.cpu.mem_do_wdata
.sym 13885 soc.cpu.pcpi_rs1[0]
.sym 13886 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13887 soc.cpu.is_lui_auipc_jal
.sym 13888 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 13895 resetn
.sym 13896 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 13899 soc.cpu.mem_do_wdata
.sym 13900 soc.cpu.cpu_state[1]
.sym 13901 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 13903 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13904 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13906 resetn
.sym 13907 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13912 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 13913 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13916 soc.cpu.cpu_state[4]
.sym 13921 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13924 soc.cpu.mem_do_prefetch
.sym 13927 soc.cpu.cpu_state[1]
.sym 13928 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13929 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 13930 resetn
.sym 13936 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 13939 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13941 soc.cpu.cpu_state[4]
.sym 13953 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 13954 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 13957 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 13959 resetn
.sym 13963 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 13964 soc.cpu.mem_do_prefetch
.sym 13966 soc.cpu.mem_do_wdata
.sym 13973 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 13974 CLK$SB_IO_IN_$glb_clk
.sym 13975 resetn_SB_LUT4_I3_O_$glb_sr
.sym 13976 soc.cpu.pcpi_rs1[19]
.sym 13977 soc.cpu.pcpi_rs1[18]
.sym 13978 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 13979 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 13980 soc.cpu.pcpi_rs1[21]
.sym 13981 soc.cpu.pcpi_rs1[1]
.sym 13982 soc.cpu.pcpi_rs1[13]
.sym 13983 soc.cpu.pcpi_rs1[17]
.sym 13986 soc.cpu.instr_sra
.sym 13988 soc.cpu.cpu_state[4]
.sym 13989 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13990 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 13991 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 13992 soc.cpu.mem_do_rdata_SB_DFFESR_Q_E
.sym 13994 resetn
.sym 13995 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 13996 soc.cpu.cpu_state[4]
.sym 13997 soc.cpu.pcpi_rs1[15]
.sym 13998 soc.cpu.mem_wordsize[1]
.sym 14000 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14001 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 14002 soc.cpu.pcpi_rs1[11]
.sym 14003 soc.cpu.pcpi_rs1[1]
.sym 14005 soc.cpu.pcpi_rs1[13]
.sym 14006 soc.cpu.cpu_state[5]
.sym 14007 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 14008 soc.cpu.pcpi_rs1[0]
.sym 14009 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14010 soc.cpu.mem_rdata_q[14]
.sym 14011 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 14018 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 14019 soc.cpu.mem_rdata_q[13]
.sym 14020 resetn
.sym 14021 soc.cpu.instr_beq
.sym 14022 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 14023 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 14026 soc.cpu.instr_lb
.sym 14027 soc.cpu.cpu_state[1]
.sym 14028 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14029 soc.cpu.mem_rdata_q[14]
.sym 14030 soc.cpu.instr_beq_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 14031 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 14032 soc.cpu.cpu_state[5]
.sym 14035 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 14036 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 14039 soc.cpu.instr_lhu
.sym 14040 soc.cpu.instr_lbu
.sym 14042 soc.cpu.instr_lw
.sym 14043 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 14044 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 14045 soc.cpu.instr_lh
.sym 14046 soc.cpu.mem_rdata_q[12]
.sym 14047 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 14050 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 14051 resetn
.sym 14052 soc.cpu.instr_lb
.sym 14053 soc.cpu.instr_lbu
.sym 14056 resetn
.sym 14057 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 14058 soc.cpu.instr_lh
.sym 14059 soc.cpu.instr_lhu
.sym 14062 soc.cpu.instr_beq_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 14064 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 14065 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 14068 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 14069 soc.cpu.cpu_state[5]
.sym 14074 soc.cpu.mem_rdata_q[13]
.sym 14075 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 14076 soc.cpu.mem_rdata_q[12]
.sym 14077 soc.cpu.mem_rdata_q[14]
.sym 14080 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 14081 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 14082 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 14086 soc.cpu.instr_lb
.sym 14087 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 14088 soc.cpu.instr_beq
.sym 14089 soc.cpu.instr_lh
.sym 14092 resetn
.sym 14093 soc.cpu.instr_lw
.sym 14094 soc.cpu.cpu_state[1]
.sym 14095 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 14096 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14097 CLK$SB_IO_IN_$glb_clk
.sym 14098 resetn_SB_LUT4_I3_O_$glb_sr
.sym 14099 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 14100 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 14101 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 14102 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 14103 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 14104 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 14105 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 14106 soc.cpu.pcpi_rs1[11]
.sym 14108 soc.cpu.pcpi_rs1[1]
.sym 14111 soc.cpu.is_alu_reg_reg
.sym 14112 soc.cpu.mem_wordsize[2]
.sym 14113 soc.cpu.is_alu_reg_imm
.sym 14114 soc.cpu.decoded_imm[16]
.sym 14116 soc.cpu.pcpi_rs1[17]
.sym 14117 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 14118 soc.cpu.cpu_state[4]
.sym 14119 soc.cpu.mem_rdata_q[26]
.sym 14120 soc.cpu.pcpi_rs1[18]
.sym 14121 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 14122 soc.cpu.mem_wordsize[1]
.sym 14123 soc.cpu.pcpi_rs1[12]
.sym 14124 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 14125 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 14126 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 14127 soc.cpu.cpu_state[2]
.sym 14128 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14129 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 14130 soc.cpu.pcpi_rs1[11]
.sym 14131 soc.cpu.pcpi_rs1[0]
.sym 14132 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 14133 soc.cpu.pcpi_rs1[17]
.sym 14134 soc.cpu.cpu_state[2]
.sym 14140 soc.cpu.mem_rdata_q[12]
.sym 14141 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14143 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14146 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 14147 soc.cpu.mem_rdata_q[13]
.sym 14148 soc.cpu.cpu_state[4]
.sym 14151 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14154 soc.cpu.instr_jalr
.sym 14155 soc.cpu.mem_rdata_q[13]
.sym 14156 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14157 soc.cpu.is_alu_reg_imm
.sym 14158 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 14159 soc.cpu.is_lui_auipc_jal
.sym 14161 soc.cpu.pcpi_rs1[8]
.sym 14163 soc.cpu.pcpi_rs1[11]
.sym 14166 soc.cpu.pcpi_rs1[0]
.sym 14167 soc.cpu.pcpi_rs1[16]
.sym 14169 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14170 soc.cpu.mem_rdata_q[14]
.sym 14171 soc.cpu.pcpi_rs1[31]
.sym 14173 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14174 soc.cpu.pcpi_rs1[8]
.sym 14175 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14176 soc.cpu.cpu_state[4]
.sym 14179 soc.cpu.mem_rdata_q[13]
.sym 14180 soc.cpu.mem_rdata_q[12]
.sym 14181 soc.cpu.mem_rdata_q[14]
.sym 14182 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 14185 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14186 soc.cpu.cpu_state[4]
.sym 14187 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14188 soc.cpu.pcpi_rs1[11]
.sym 14191 soc.cpu.cpu_state[4]
.sym 14192 soc.cpu.pcpi_rs1[16]
.sym 14193 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14194 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14197 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14198 soc.cpu.cpu_state[4]
.sym 14199 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14200 soc.cpu.pcpi_rs1[0]
.sym 14205 soc.cpu.is_lui_auipc_jal
.sym 14206 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 14209 soc.cpu.mem_rdata_q[12]
.sym 14210 soc.cpu.is_alu_reg_imm
.sym 14211 soc.cpu.mem_rdata_q[13]
.sym 14212 soc.cpu.instr_jalr
.sym 14215 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14216 soc.cpu.pcpi_rs1[31]
.sym 14217 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14219 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 14220 CLK$SB_IO_IN_$glb_clk
.sym 14222 soc.cpu.pcpi_rs1[7]
.sym 14223 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 14224 soc.cpu.pcpi_rs1[0]
.sym 14225 soc.cpu.pcpi_rs1[16]
.sym 14226 soc.cpu.pcpi_rs1[30]
.sym 14227 soc.cpu.pcpi_rs1[8]
.sym 14228 soc.cpu.pcpi_rs1[12]
.sym 14229 soc.cpu.pcpi_rs1[31]
.sym 14235 soc.cpu.mem_rdata_q[14]
.sym 14236 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 14237 soc.cpu.mem_rdata_q[13]
.sym 14238 soc.cpu.cpu_state[4]
.sym 14239 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 14242 soc.cpu.mem_wordsize[1]
.sym 14243 soc.cpu.mem_rdata_q[13]
.sym 14244 soc.cpu.cpu_state[4]
.sym 14245 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 14246 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14248 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14249 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14250 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 14251 soc.cpu.pcpi_rs1[12]
.sym 14253 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 14254 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 14255 soc.cpu.pcpi_rs1[7]
.sym 14264 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14265 soc.cpu.is_alu_reg_imm
.sym 14266 soc.cpu.pcpi_rs1[3]
.sym 14269 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14270 soc.cpu.pcpi_rs1[11]
.sym 14271 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 14273 soc.cpu.pcpi_rs1[1]
.sym 14274 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14275 soc.cpu.mem_rdata_q[13]
.sym 14276 soc.cpu.mem_rdata_q[12]
.sym 14277 soc.cpu.pcpi_rs1[6]
.sym 14278 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14279 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14280 soc.cpu.pcpi_rs1[13]
.sym 14281 soc.cpu.cpu_state[2]
.sym 14282 soc.cpu.pcpi_rs1[16]
.sym 14283 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14284 soc.cpu.mem_rdata_q[14]
.sym 14285 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14287 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14289 soc.cpu.cpu_state[2]
.sym 14290 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14291 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14292 soc.cpu.pcpi_rs1[8]
.sym 14293 soc.cpu.is_alu_reg_reg
.sym 14296 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14297 soc.cpu.pcpi_rs1[13]
.sym 14298 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14299 soc.cpu.pcpi_rs1[11]
.sym 14303 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14304 soc.cpu.is_alu_reg_reg
.sym 14308 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14309 soc.cpu.pcpi_rs1[6]
.sym 14310 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14311 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 14314 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14315 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14316 soc.cpu.pcpi_rs1[16]
.sym 14317 soc.cpu.pcpi_rs1[8]
.sym 14320 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14321 soc.cpu.pcpi_rs1[3]
.sym 14322 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14323 soc.cpu.pcpi_rs1[1]
.sym 14326 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14327 soc.cpu.cpu_state[2]
.sym 14328 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 14329 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14332 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14333 soc.cpu.cpu_state[2]
.sym 14334 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14335 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14338 soc.cpu.mem_rdata_q[14]
.sym 14339 soc.cpu.is_alu_reg_imm
.sym 14340 soc.cpu.mem_rdata_q[13]
.sym 14341 soc.cpu.mem_rdata_q[12]
.sym 14342 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14343 CLK$SB_IO_IN_$glb_clk
.sym 14344 resetn_SB_LUT4_I3_O_$glb_sr
.sym 14345 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 14346 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 14347 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 14348 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14349 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0
.sym 14350 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 14351 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 14352 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14354 soc.cpu.pcpi_rs1[8]
.sym 14357 soc.cpu.pcpi_rs1[24]
.sym 14358 soc.cpu.pcpi_rs1[12]
.sym 14359 soc.cpu.instr_sub
.sym 14360 soc.cpu.pcpi_rs1[16]
.sym 14361 soc.cpu.pcpi_rs1[25]
.sym 14362 soc.cpu.pcpi_rs1[3]
.sym 14363 soc.cpu.mem_rdata_q[13]
.sym 14364 soc.cpu.mem_rdata_q[12]
.sym 14365 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 14366 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 14367 soc.cpu.pcpi_rs1[2]
.sym 14368 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 14369 soc.cpu.pcpi_rs1[0]
.sym 14371 soc.cpu.pcpi_rs1[27]
.sym 14372 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14373 soc.cpu.pcpi_rs1[30]
.sym 14374 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 14375 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14376 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 14377 soc.cpu.pcpi_rs1[12]
.sym 14378 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14379 soc.cpu.pcpi_rs1[31]
.sym 14380 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14386 soc.cpu.instr_ori
.sym 14387 soc.cpu.instr_xor
.sym 14388 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 14390 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 14393 soc.cpu.instr_xori
.sym 14394 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 14395 soc.cpu.instr_sra
.sym 14396 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 14397 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 14400 soc.cpu.instr_srli
.sym 14402 soc.cpu.instr_slli
.sym 14404 soc.cpu.instr_srl
.sym 14406 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14407 soc.cpu.instr_or
.sym 14409 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 14412 soc.cpu.instr_srl
.sym 14414 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14415 soc.cpu.instr_srai
.sym 14416 soc.cpu.instr_andi
.sym 14417 soc.cpu.is_alu_reg_imm
.sym 14419 soc.cpu.is_alu_reg_imm
.sym 14420 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 14422 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14425 soc.cpu.instr_or
.sym 14426 soc.cpu.instr_ori
.sym 14431 soc.cpu.instr_ori
.sym 14432 soc.cpu.instr_andi
.sym 14433 soc.cpu.instr_slli
.sym 14434 soc.cpu.instr_srli
.sym 14437 soc.cpu.instr_xor
.sym 14439 soc.cpu.instr_xori
.sym 14443 soc.cpu.instr_srl
.sym 14444 soc.cpu.instr_xor
.sym 14445 soc.cpu.instr_sra
.sym 14446 soc.cpu.instr_or
.sym 14449 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 14450 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 14451 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 14452 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 14455 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14456 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 14457 soc.cpu.is_alu_reg_imm
.sym 14461 soc.cpu.instr_srl
.sym 14462 soc.cpu.instr_sra
.sym 14463 soc.cpu.instr_srli
.sym 14464 soc.cpu.instr_srai
.sym 14465 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 14466 CLK$SB_IO_IN_$glb_clk
.sym 14468 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14469 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14470 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14471 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14472 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14473 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14474 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 14475 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14477 soc.cpu.cpu_state[2]
.sym 14480 soc.cpu.mem_wordsize[2]
.sym 14483 soc.cpu.mem_la_wdata[3]
.sym 14484 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 14485 soc.cpu.cpu_state[4]
.sym 14487 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 14488 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 14490 soc.cpu.mem_wordsize[1]
.sym 14494 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 14495 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 14497 soc.cpu.pcpi_rs1[0]
.sym 14499 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 14500 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14503 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14509 soc.cpu.mem_rdata_q[14]
.sym 14510 soc.cpu.instr_and
.sym 14513 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 14514 soc.cpu.mem_rdata_q[13]
.sym 14515 soc.cpu.instr_waitirq
.sym 14517 soc.cpu.mem_rdata_q[14]
.sym 14518 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14519 soc.cpu.instr_jalr
.sym 14520 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14521 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14522 soc.cpu.mem_rdata_q[13]
.sym 14524 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14525 soc.cpu.instr_blt
.sym 14526 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 14528 soc.cpu.instr_bgeu
.sym 14530 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 14533 soc.cpu.pcpi_rs1[8]
.sym 14534 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 14536 soc.cpu.mem_rdata_q[12]
.sym 14537 soc.cpu.instr_bltu
.sym 14538 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14539 soc.cpu.pcpi_rs1[6]
.sym 14542 soc.cpu.mem_rdata_q[14]
.sym 14543 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 14544 soc.cpu.mem_rdata_q[12]
.sym 14545 soc.cpu.mem_rdata_q[13]
.sym 14548 soc.cpu.instr_and
.sym 14549 soc.cpu.instr_blt
.sym 14550 soc.cpu.instr_bgeu
.sym 14551 soc.cpu.instr_waitirq
.sym 14555 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 14557 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14560 soc.cpu.instr_bltu
.sym 14561 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 14562 soc.cpu.instr_jalr
.sym 14563 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 14566 soc.cpu.mem_rdata_q[12]
.sym 14567 soc.cpu.mem_rdata_q[14]
.sym 14568 soc.cpu.mem_rdata_q[13]
.sym 14569 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 14572 soc.cpu.pcpi_rs1[8]
.sym 14573 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 14574 soc.cpu.pcpi_rs1[6]
.sym 14575 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14578 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14579 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 14584 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 14585 soc.cpu.mem_rdata_q[14]
.sym 14586 soc.cpu.mem_rdata_q[13]
.sym 14587 soc.cpu.mem_rdata_q[12]
.sym 14588 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 14589 CLK$SB_IO_IN_$glb_clk
.sym 14590 resetn_SB_LUT4_I3_O_$glb_sr
.sym 14592 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 14593 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 14594 soc.cpu.instr_bgeu
.sym 14595 soc.cpu.instr_bltu
.sym 14596 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 14597 soc.cpu.instr_slti
.sym 14598 soc.cpu.instr_sltiu
.sym 14599 soc.cpu.mem_rdata_q[14]
.sym 14604 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 14605 soc.cpu.instr_jalr
.sym 14607 soc.cpu.instr_sub
.sym 14609 soc.cpu.instr_bge
.sym 14611 soc.cpu.pcpi_rs1[22]
.sym 14614 soc.cpu.is_slli_srli_srai
.sym 14617 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 14619 soc.cpu.instr_bge_SB_LUT4_I3_I1
.sym 14620 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 14622 soc.cpu.instr_sub
.sym 14624 soc.cpu.instr_bne
.sym 14625 soc.cpu.pcpi_rs1[17]
.sym 14632 soc.cpu.instr_blt
.sym 14634 soc.cpu.instr_bge
.sym 14636 soc.cpu.cpu_state[4]
.sym 14638 soc.cpu.instr_srai
.sym 14640 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 14643 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14644 soc.cpu.instr_slt
.sym 14645 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14646 soc.cpu.instr_bne
.sym 14647 soc.cpu.instr_sltu
.sym 14649 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14651 soc.cpu.pcpi_rs1[31]
.sym 14653 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 14654 soc.cpu.instr_slti
.sym 14655 soc.cpu.instr_sltiu
.sym 14660 soc.cpu.instr_bltu
.sym 14661 soc.cpu.instr_sra
.sym 14666 soc.cpu.instr_sltiu
.sym 14667 soc.cpu.instr_sltu
.sym 14668 soc.cpu.instr_bltu
.sym 14672 soc.cpu.instr_blt
.sym 14673 soc.cpu.instr_slt
.sym 14674 soc.cpu.instr_slti
.sym 14677 soc.cpu.cpu_state[4]
.sym 14678 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 14680 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 14691 soc.cpu.instr_bge
.sym 14692 soc.cpu.instr_bne
.sym 14696 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 14697 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 14698 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14701 soc.cpu.instr_sltu
.sym 14702 soc.cpu.instr_sltiu
.sym 14703 soc.cpu.instr_slti
.sym 14704 soc.cpu.instr_slt
.sym 14708 soc.cpu.instr_sra
.sym 14709 soc.cpu.pcpi_rs1[31]
.sym 14710 soc.cpu.instr_srai
.sym 14712 CLK$SB_IO_IN_$glb_clk
.sym 14714 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 14715 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 14716 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 14717 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 14718 soc.cpu.alu_out_q[0]
.sym 14719 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 14720 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 14727 soc.cpu.mem_rdata_q[13]
.sym 14732 soc.cpu.mem_rdata_q[14]
.sym 14733 soc.cpu.mem_rdata_q[14]
.sym 14735 soc.cpu.instr_sub
.sym 14736 soc.cpu.mem_rdata_q[13]
.sym 14737 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 14755 soc.cpu.is_sltiu_bltu_sltu
.sym 14756 soc.cpu.is_slti_blt_slt
.sym 14757 soc.cpu.reg_sh[1]
.sym 14758 soc.cpu.instr_bgeu
.sym 14759 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 14760 soc.cpu.instr_bgeu_SB_LUT4_I2_O
.sym 14762 soc.cpu.instr_bne_SB_LUT4_I1_I0
.sym 14763 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 14764 soc.cpu.is_slti_blt_slt
.sym 14765 $PACKER_VCC_NET
.sym 14766 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 14767 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 14769 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14771 soc.cpu.cpu_state[4]
.sym 14773 soc.cpu.instr_bge
.sym 14775 soc.cpu.is_slti_blt_slt_SB_LUT4_I2_O
.sym 14776 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14778 soc.cpu.reg_sh[0]
.sym 14779 soc.cpu.instr_bge_SB_LUT4_I3_I1
.sym 14780 soc.cpu.instr_bne_SB_LUT4_I1_O
.sym 14783 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 14784 soc.cpu.instr_bne
.sym 14788 soc.cpu.is_slti_blt_slt
.sym 14789 soc.cpu.instr_bge_SB_LUT4_I3_I1
.sym 14790 soc.cpu.instr_bge
.sym 14791 soc.cpu.instr_bgeu_SB_LUT4_I2_O
.sym 14794 soc.cpu.instr_bgeu
.sym 14795 soc.cpu.is_sltiu_bltu_sltu
.sym 14796 soc.cpu.instr_bne_SB_LUT4_I1_I0
.sym 14797 soc.cpu.instr_bne
.sym 14800 soc.cpu.cpu_state[4]
.sym 14801 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 14803 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 14808 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14809 soc.cpu.cpu_state[4]
.sym 14812 soc.cpu.is_sltiu_bltu_sltu
.sym 14813 soc.cpu.is_slti_blt_slt
.sym 14814 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 14818 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 14819 soc.cpu.instr_bne_SB_LUT4_I1_O
.sym 14820 soc.cpu.instr_bgeu
.sym 14821 soc.cpu.is_slti_blt_slt_SB_LUT4_I2_O
.sym 14824 soc.cpu.reg_sh[1]
.sym 14825 $PACKER_VCC_NET
.sym 14827 soc.cpu.reg_sh[0]
.sym 14830 soc.cpu.reg_sh[0]
.sym 14832 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 14833 soc.cpu.cpu_state[4]
.sym 14834 soc.cpu.reg_sh_SB_DFFE_Q_E
.sym 14835 CLK$SB_IO_IN_$glb_clk
.sym 14849 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 14852 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 14854 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 14857 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 14859 soc.cpu.is_compare
.sym 14864 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 14880 soc.cpu.reg_sh[1]
.sym 14893 soc.cpu.reg_sh[0]
.sym 14920 soc.cpu.reg_sh[1]
.sym 14944 soc.cpu.reg_sh[0]
.sym 14975 soc.cpu.instr_bne_SB_LUT4_I1_I0
.sym 15060 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15061 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15062 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 15063 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15064 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 15065 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 15066 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15077 iomem_wdata[9]
.sym 15107 soc.cpu.count_instr[1]
.sym 15114 soc.cpu.count_instr[4]
.sym 15116 soc.cpu.count_instr[6]
.sym 15120 soc.cpu.count_instr[2]
.sym 15121 soc.cpu.count_instr[3]
.sym 15123 soc.cpu.count_instr[5]
.sym 15125 soc.cpu.count_instr[7]
.sym 15127 soc.cpu.count_instr[0]
.sym 15134 $nextpnr_ICESTORM_LC_6$O
.sym 15137 soc.cpu.count_instr[0]
.sym 15140 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15143 soc.cpu.count_instr[1]
.sym 15146 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15149 soc.cpu.count_instr[2]
.sym 15150 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 15152 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 15155 soc.cpu.count_instr[3]
.sym 15156 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 15158 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 15160 soc.cpu.count_instr[4]
.sym 15162 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 15164 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 15167 soc.cpu.count_instr[5]
.sym 15168 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 15170 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 15172 soc.cpu.count_instr[6]
.sym 15174 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 15176 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 15179 soc.cpu.count_instr[7]
.sym 15180 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 15181 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_$glb_ce
.sym 15182 CLK$SB_IO_IN_$glb_clk
.sym 15183 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15188 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15189 soc.cpu.count_instr[0]
.sym 15190 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15192 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15193 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15194 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15195 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15201 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 15205 soc.memory.rdata_0[1]
.sym 15207 soc.cpu.count_instr[1]
.sym 15209 iomem_addr[16]
.sym 15226 soc.memory.rdata_0[12]
.sym 15228 soc.memory.rdata_0[10]
.sym 15231 soc.memory.rdata_1[1]
.sym 15233 soc.memory.rdata_1[5]
.sym 15238 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15243 soc.cpu.count_instr[22]
.sym 15246 soc.memory.rdata_0[5]
.sym 15248 soc.cpu.instr_rdinstr
.sym 15250 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15251 soc.cpu.instr_rdinstr
.sym 15252 soc.memory.rdata_1[12]
.sym 15253 soc.cpu.instr_rdcycleh
.sym 15254 soc.memory.rdata_1[10]
.sym 15260 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 15265 soc.cpu.count_instr[8]
.sym 15267 soc.cpu.count_instr[10]
.sym 15269 soc.cpu.count_instr[12]
.sym 15271 soc.cpu.count_instr[14]
.sym 15274 soc.cpu.count_instr[9]
.sym 15280 soc.cpu.count_instr[15]
.sym 15286 soc.cpu.count_instr[13]
.sym 15292 soc.cpu.count_instr[11]
.sym 15297 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 15300 soc.cpu.count_instr[8]
.sym 15301 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 15303 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 15305 soc.cpu.count_instr[9]
.sym 15307 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 15309 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 15312 soc.cpu.count_instr[10]
.sym 15313 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 15315 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 15317 soc.cpu.count_instr[11]
.sym 15319 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 15321 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 15324 soc.cpu.count_instr[12]
.sym 15325 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 15327 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 15330 soc.cpu.count_instr[13]
.sym 15331 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 15333 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 15336 soc.cpu.count_instr[14]
.sym 15337 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 15339 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 15341 soc.cpu.count_instr[15]
.sym 15343 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 15344 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_$glb_ce
.sym 15345 CLK$SB_IO_IN_$glb_clk
.sym 15346 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15347 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15348 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15349 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15350 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15351 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15352 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15353 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15354 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15359 soc.cpu.count_instr[8]
.sym 15360 iomem_addr[9]
.sym 15361 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15362 iomem_addr[11]
.sym 15363 iomem_addr[2]
.sym 15364 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15366 iomem_addr[10]
.sym 15367 iomem_addr[7]
.sym 15368 soc.cpu.count_instr[0]
.sym 15370 iomem_addr[4]
.sym 15371 soc.cpu.count_instr[47]
.sym 15372 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15373 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 15374 soc.cpu.count_instr[11]
.sym 15375 soc.cpu.count_instr[4]
.sym 15377 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15383 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 15388 soc.cpu.count_instr[16]
.sym 15403 soc.cpu.count_instr[23]
.sym 15406 soc.cpu.count_instr[18]
.sym 15407 soc.cpu.count_instr[19]
.sym 15409 soc.cpu.count_instr[21]
.sym 15410 soc.cpu.count_instr[22]
.sym 15413 soc.cpu.count_instr[17]
.sym 15416 soc.cpu.count_instr[20]
.sym 15420 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 15423 soc.cpu.count_instr[16]
.sym 15424 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 15426 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 15428 soc.cpu.count_instr[17]
.sym 15430 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 15432 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 15435 soc.cpu.count_instr[18]
.sym 15436 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 15438 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 15441 soc.cpu.count_instr[19]
.sym 15442 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 15444 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 15446 soc.cpu.count_instr[20]
.sym 15448 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 15450 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 15453 soc.cpu.count_instr[21]
.sym 15454 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 15456 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 15459 soc.cpu.count_instr[22]
.sym 15460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 15462 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 15464 soc.cpu.count_instr[23]
.sym 15466 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 15467 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_$glb_ce
.sym 15468 CLK$SB_IO_IN_$glb_clk
.sym 15469 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15470 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15471 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15472 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15473 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15474 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15475 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15476 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15477 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 15482 soc.cpu.count_cycle[20]
.sym 15483 iomem_addr[12]
.sym 15484 soc.ram_ready
.sym 15486 iomem_addr[14]
.sym 15487 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15491 soc.cpu.count_instr[49]
.sym 15492 soc.cpu.count_instr[20]
.sym 15493 iomem_addr[11]
.sym 15496 soc.cpu.instr_rdinstrh
.sym 15498 soc.cpu.instr_retirq
.sym 15499 soc.cpu.count_cycle[11]
.sym 15501 soc.cpu.instr_rdinstrh
.sym 15504 soc.cpu.count_instr[45]
.sym 15505 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15506 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 15521 soc.cpu.count_instr[26]
.sym 15524 soc.cpu.count_instr[29]
.sym 15535 soc.cpu.count_instr[24]
.sym 15536 soc.cpu.count_instr[25]
.sym 15538 soc.cpu.count_instr[27]
.sym 15539 soc.cpu.count_instr[28]
.sym 15541 soc.cpu.count_instr[30]
.sym 15542 soc.cpu.count_instr[31]
.sym 15543 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 15545 soc.cpu.count_instr[24]
.sym 15547 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 15549 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 15551 soc.cpu.count_instr[25]
.sym 15553 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 15555 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 15557 soc.cpu.count_instr[26]
.sym 15559 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 15561 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 15563 soc.cpu.count_instr[27]
.sym 15565 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 15567 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 15569 soc.cpu.count_instr[28]
.sym 15571 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 15573 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 15575 soc.cpu.count_instr[29]
.sym 15577 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 15579 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 15581 soc.cpu.count_instr[30]
.sym 15583 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 15585 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 15587 soc.cpu.count_instr[31]
.sym 15589 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 15590 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_$glb_ce
.sym 15591 CLK$SB_IO_IN_$glb_clk
.sym 15592 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15593 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15594 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15595 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15596 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15597 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15598 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15599 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15600 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15604 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 15605 soc.cpu.count_instr[56]
.sym 15607 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15610 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 15611 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 15614 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 15615 $PACKER_GND_NET
.sym 15616 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 15618 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15619 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15620 soc.cpu.count_instr[27]
.sym 15621 soc.cpu.count_instr[50]
.sym 15623 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 15624 soc.cpu.count_instr[29]
.sym 15627 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 15629 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 15634 soc.cpu.count_instr[32]
.sym 15637 soc.cpu.count_instr[35]
.sym 15643 soc.cpu.count_instr[33]
.sym 15646 soc.cpu.count_instr[36]
.sym 15649 soc.cpu.count_instr[39]
.sym 15652 soc.cpu.count_instr[34]
.sym 15655 soc.cpu.count_instr[37]
.sym 15664 soc.cpu.count_instr[38]
.sym 15666 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 15669 soc.cpu.count_instr[32]
.sym 15670 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 15672 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 15674 soc.cpu.count_instr[33]
.sym 15676 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 15678 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 15681 soc.cpu.count_instr[34]
.sym 15682 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 15684 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 15687 soc.cpu.count_instr[35]
.sym 15688 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 15690 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 15692 soc.cpu.count_instr[36]
.sym 15694 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 15696 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 15699 soc.cpu.count_instr[37]
.sym 15700 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 15702 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 15704 soc.cpu.count_instr[38]
.sym 15706 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 15708 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 15710 soc.cpu.count_instr[39]
.sym 15712 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 15713 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_$glb_ce
.sym 15714 CLK$SB_IO_IN_$glb_clk
.sym 15715 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15716 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15717 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 15718 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15719 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 15720 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15721 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15722 soc.cpu.irq_mask[23]
.sym 15723 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15724 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 15727 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 15733 soc.cpu.count_cycle[36]
.sym 15735 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15737 iomem_addr[16]
.sym 15740 soc.cpu.count_cycle[30]
.sym 15741 soc.cpu.count_instr[22]
.sym 15742 soc.cpu.cpuregs_wrdata[24]
.sym 15743 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15744 soc.cpu.count_cycle[59]
.sym 15745 soc.cpu.instr_rdinstr
.sym 15747 soc.cpu.timer[23]
.sym 15748 soc.cpu.instr_rdinstr
.sym 15749 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15750 soc.cpu.instr_rdcycleh
.sym 15751 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 15752 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 15761 soc.cpu.count_instr[44]
.sym 15766 soc.cpu.count_instr[41]
.sym 15768 soc.cpu.count_instr[43]
.sym 15773 soc.cpu.count_instr[40]
.sym 15775 soc.cpu.count_instr[42]
.sym 15778 soc.cpu.count_instr[45]
.sym 15787 soc.cpu.count_instr[46]
.sym 15788 soc.cpu.count_instr[47]
.sym 15789 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 15792 soc.cpu.count_instr[40]
.sym 15793 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 15795 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 15797 soc.cpu.count_instr[41]
.sym 15799 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 15801 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 15804 soc.cpu.count_instr[42]
.sym 15805 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 15807 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 15809 soc.cpu.count_instr[43]
.sym 15811 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 15813 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 15816 soc.cpu.count_instr[44]
.sym 15817 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 15819 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 15822 soc.cpu.count_instr[45]
.sym 15823 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 15825 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 15827 soc.cpu.count_instr[46]
.sym 15829 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 15831 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 15833 soc.cpu.count_instr[47]
.sym 15835 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 15836 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_$glb_ce
.sym 15837 CLK$SB_IO_IN_$glb_clk
.sym 15838 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15839 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15840 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15841 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15842 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15843 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15844 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15845 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15846 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 15851 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 15852 soc.cpu.timer[25]
.sym 15859 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15860 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 15863 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 15864 soc.cpu.irq_mask[29]
.sym 15865 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15869 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 15870 soc.cpu.cpu_state[2]
.sym 15872 iomem_addr[5]
.sym 15874 soc.cpu.count_instr[47]
.sym 15875 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 15884 soc.cpu.count_instr[52]
.sym 15890 soc.cpu.count_instr[50]
.sym 15893 soc.cpu.count_instr[53]
.sym 15894 soc.cpu.count_instr[54]
.sym 15895 soc.cpu.count_instr[55]
.sym 15899 soc.cpu.count_instr[51]
.sym 15904 soc.cpu.count_instr[48]
.sym 15905 soc.cpu.count_instr[49]
.sym 15912 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 15914 soc.cpu.count_instr[48]
.sym 15916 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 15918 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 15920 soc.cpu.count_instr[49]
.sym 15922 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 15924 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 15926 soc.cpu.count_instr[50]
.sym 15928 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 15930 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 15933 soc.cpu.count_instr[51]
.sym 15934 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 15936 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 15939 soc.cpu.count_instr[52]
.sym 15940 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 15942 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 15944 soc.cpu.count_instr[53]
.sym 15946 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 15948 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 15950 soc.cpu.count_instr[54]
.sym 15952 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 15954 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 15956 soc.cpu.count_instr[55]
.sym 15958 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 15959 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_$glb_ce
.sym 15960 CLK$SB_IO_IN_$glb_clk
.sym 15961 resetn_SB_LUT4_I3_O_$glb_sr
.sym 15963 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 15964 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15965 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 15966 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15967 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 15968 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15969 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 15970 soc.cpu.reg_pc[7]
.sym 15973 soc.cpu.reg_pc[7]
.sym 15976 soc.cpu.irq_mask[26]
.sym 15977 soc.cpu.reg_pc[8]
.sym 15978 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 15980 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 15982 soc.cpu.irq_mask[28]
.sym 15983 soc.cpu.count_cycle[54]
.sym 15985 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 15986 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 15987 soc.cpu.instr_rdinstrh
.sym 15988 soc.cpu.instr_rdinstrh
.sym 15989 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 15990 soc.cpu.instr_retirq
.sym 15992 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 15994 soc.cpu.instr_rdcycleh
.sym 15997 soc.cpu.timer[29]
.sym 15998 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 16004 soc.cpu.count_instr[57]
.sym 16005 soc.cpu.count_instr[58]
.sym 16008 soc.cpu.count_instr[61]
.sym 16009 soc.cpu.count_instr[62]
.sym 16018 soc.cpu.count_instr[63]
.sym 16023 soc.cpu.count_instr[60]
.sym 16027 soc.cpu.count_instr[56]
.sym 16030 soc.cpu.count_instr[59]
.sym 16035 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 16037 soc.cpu.count_instr[56]
.sym 16039 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 16041 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 16044 soc.cpu.count_instr[57]
.sym 16045 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 16047 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 16050 soc.cpu.count_instr[58]
.sym 16051 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 16053 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 16055 soc.cpu.count_instr[59]
.sym 16057 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 16059 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 16062 soc.cpu.count_instr[60]
.sym 16063 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 16065 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 16068 soc.cpu.count_instr[61]
.sym 16069 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 16071 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 16074 soc.cpu.count_instr[62]
.sym 16075 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 16079 soc.cpu.count_instr[63]
.sym 16081 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 16082 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_$glb_ce
.sym 16083 CLK$SB_IO_IN_$glb_clk
.sym 16084 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16085 soc.cpu.irq_mask[29]
.sym 16086 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16087 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16088 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16089 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16090 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 16091 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16092 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16093 soc.cpu.reg_pc[1]
.sym 16096 soc.cpu.reg_pc[1]
.sym 16097 soc.cpu.count_cycle[62]
.sym 16101 soc.cpu.reg_pc[2]
.sym 16103 soc.cpu.reg_pc[9]
.sym 16104 soc.cpu.timer[28]
.sym 16105 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 16106 soc.cpu.reg_pc[11]
.sym 16108 soc.cpu.timer[4]
.sym 16109 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 16110 soc.cpu.timer[27]
.sym 16111 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 16112 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16113 soc.cpu.instr_timer
.sym 16114 soc.cpu.reg_pc[24]
.sym 16115 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16116 soc.cpu.cpuregs_rs1[30]
.sym 16117 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16118 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16119 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16128 soc.cpu.irq_mask[31]
.sym 16132 soc.cpu.cpuregs_rs1[31]
.sym 16135 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16136 soc.cpu.timer[31]
.sym 16139 soc.cpu.instr_timer
.sym 16143 soc.cpu.instr_maskirq
.sym 16150 soc.cpu.instr_retirq
.sym 16156 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16165 soc.cpu.timer[31]
.sym 16166 soc.cpu.irq_mask[31]
.sym 16167 soc.cpu.instr_maskirq
.sym 16168 soc.cpu.instr_timer
.sym 16201 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 16202 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 16203 soc.cpu.instr_retirq
.sym 16204 soc.cpu.cpuregs_rs1[31]
.sym 16208 soc.cpu.irq_mask[0]
.sym 16209 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16210 soc.cpu.irq_mask[27]
.sym 16211 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 16212 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16213 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16214 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16215 soc.cpu.irq_mask[30]
.sym 16217 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 16218 iomem_wdata[9]
.sym 16219 $PACKER_VCC_NET
.sym 16220 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 16221 soc.cpu.reg_pc[15]
.sym 16222 soc.cpu.pcpi_rs1[19]
.sym 16223 iomem_addr[16]
.sym 16226 soc.cpu.reg_pc[16]
.sym 16227 soc.cpu.irq_mask[29]
.sym 16229 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 16230 soc.cpu.cpuregs_rs1[7]
.sym 16232 soc.cpu.instr_rdinstr
.sym 16234 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16235 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16236 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16237 soc.cpu.cpuregs_rs1[16]
.sym 16239 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16241 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 16242 soc.cpu.cpuregs_wrdata[24]
.sym 16243 soc.cpu.timer[23]
.sym 16253 soc.cpu.timer[18]
.sym 16258 soc.cpu.cpu_state[2]
.sym 16261 soc.cpu.cpuregs_rs1[16]
.sym 16263 soc.cpu.instr_timer
.sym 16267 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16270 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 16271 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16273 soc.cpu.instr_timer
.sym 16300 soc.cpu.instr_timer
.sym 16301 soc.cpu.timer[18]
.sym 16312 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 16313 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16314 soc.cpu.cpuregs_rs1[16]
.sym 16315 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16319 soc.cpu.instr_timer
.sym 16320 soc.cpu.cpu_state[2]
.sym 16329 CLK$SB_IO_IN_$glb_clk
.sym 16330 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16331 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16332 soc.cpu.irq_mask[11]
.sym 16333 soc.cpu.irq_mask[12]
.sym 16334 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 16335 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16336 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16337 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16338 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16341 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16342 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16344 soc.cpu.cpuregs_rs1[27]
.sym 16346 soc.cpu.cpu_state[2]
.sym 16347 soc.cpu.timer[30]
.sym 16348 soc.cpu.irq_mask[30]
.sym 16353 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 16354 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 16355 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 16356 soc.cpu.irq_mask[6]
.sym 16357 soc.cpu.timer[24]
.sym 16359 soc.cpu.cpuregs_rs1[5]
.sym 16360 soc.cpu.cpu_state[4]
.sym 16361 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16363 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 16364 soc.cpu.reg_pc[14]
.sym 16365 soc.cpu.timer[19]
.sym 16366 soc.cpu.cpu_state[2]
.sym 16372 soc.cpu.irq_mask[6]
.sym 16373 soc.cpu.instr_maskirq
.sym 16374 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16375 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16377 soc.cpu.cpuregs_rs1[5]
.sym 16378 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16380 soc.cpu.irq_mask[5]
.sym 16382 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 16385 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16386 soc.cpu.timer[11]
.sym 16389 soc.cpu.cpuregs_rs1[6]
.sym 16390 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16391 soc.cpu.cpuregs_rs1[7]
.sym 16392 soc.cpu.instr_timer
.sym 16395 soc.cpu.instr_retirq
.sym 16397 soc.cpu.cpuregs_rs1[6]
.sym 16398 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 16400 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 16401 soc.cpu.timer[5]
.sym 16402 soc.cpu.timer[6]
.sym 16403 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16405 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16406 soc.cpu.cpuregs_rs1[7]
.sym 16407 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16408 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 16411 soc.cpu.cpuregs_rs1[5]
.sym 16412 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16413 soc.cpu.instr_retirq
.sym 16414 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16417 soc.cpu.instr_timer
.sym 16420 soc.cpu.timer[11]
.sym 16423 soc.cpu.instr_maskirq
.sym 16424 soc.cpu.irq_mask[6]
.sym 16425 soc.cpu.timer[6]
.sym 16426 soc.cpu.instr_timer
.sym 16429 soc.cpu.cpuregs_rs1[6]
.sym 16430 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16431 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16432 soc.cpu.instr_retirq
.sym 16435 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 16436 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16437 soc.cpu.cpuregs_rs1[5]
.sym 16438 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16441 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16442 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 16443 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16444 soc.cpu.cpuregs_rs1[6]
.sym 16447 soc.cpu.instr_maskirq
.sym 16448 soc.cpu.timer[5]
.sym 16449 soc.cpu.irq_mask[5]
.sym 16450 soc.cpu.instr_timer
.sym 16452 CLK$SB_IO_IN_$glb_clk
.sym 16453 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16454 soc.cpu.timer[10]
.sym 16455 soc.cpu.timer[15]
.sym 16456 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16457 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16458 soc.cpu.timer[14]
.sym 16459 soc.cpu.timer[23]
.sym 16460 soc.cpu.timer[17]
.sym 16461 soc.cpu.timer[12]
.sym 16462 soc.cpu.pcpi_rs1[19]
.sym 16463 soc.cpu.pcpi_rs1[15]
.sym 16464 soc.cpu.pcpi_rs1[15]
.sym 16465 soc.cpu.pcpi_rs1[19]
.sym 16466 soc.cpu.irq_mask[3]
.sym 16468 soc.cpu.irq_pending[3]
.sym 16469 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 16470 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 16471 soc.cpu.pcpi_rs1[7]
.sym 16472 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 16473 soc.cpu.reg_pc[29]
.sym 16474 soc.cpu.irq_pending[11]
.sym 16475 soc.cpu.irq_state[1]
.sym 16476 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16477 soc.cpu.reg_pc[21]
.sym 16478 soc.cpu.reg_pc[4]
.sym 16479 soc.cpu.instr_rdinstrh
.sym 16480 soc.cpu.irq_mask[3]
.sym 16481 soc.cpu.instr_retirq
.sym 16482 soc.cpu.cpuregs_rs1[24]
.sym 16483 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16484 soc.cpu.timer[29]
.sym 16485 soc.cpu.timer[24]
.sym 16486 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 16487 soc.cpu.cpuregs_rs1[9]
.sym 16488 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 16489 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16497 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16498 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16500 soc.cpu.irq_mask[3]
.sym 16501 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16502 soc.cpu.instr_timer
.sym 16504 soc.cpu.irq_mask[9]
.sym 16505 soc.cpu.instr_retirq
.sym 16506 soc.cpu.timer[9]
.sym 16508 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16509 soc.cpu.cpuregs_rs1[3]
.sym 16510 soc.cpu.instr_timer
.sym 16511 soc.cpu.cpuregs_rs1[9]
.sym 16512 soc.cpu.timer[3]
.sym 16513 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16516 soc.cpu.instr_maskirq
.sym 16519 soc.cpu.cpuregs_rs1[5]
.sym 16521 soc.cpu.instr_retirq
.sym 16524 soc.cpu.instr_maskirq
.sym 16525 soc.cpu.cpu_state[2]
.sym 16526 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16531 soc.cpu.cpuregs_rs1[5]
.sym 16535 soc.cpu.cpuregs_rs1[9]
.sym 16540 soc.cpu.timer[9]
.sym 16541 soc.cpu.instr_maskirq
.sym 16542 soc.cpu.irq_mask[9]
.sym 16543 soc.cpu.instr_timer
.sym 16547 soc.cpu.cpuregs_rs1[9]
.sym 16548 soc.cpu.instr_retirq
.sym 16552 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 16553 soc.cpu.instr_retirq
.sym 16554 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16555 soc.cpu.cpuregs_rs1[3]
.sym 16560 soc.cpu.cpuregs_rs1[3]
.sym 16564 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16565 soc.cpu.cpu_state[2]
.sym 16566 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16567 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16570 soc.cpu.timer[3]
.sym 16571 soc.cpu.instr_timer
.sym 16572 soc.cpu.irq_mask[3]
.sym 16573 soc.cpu.instr_maskirq
.sym 16574 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16575 CLK$SB_IO_IN_$glb_clk
.sym 16576 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16577 soc.cpu.irq_mask[6]
.sym 16578 soc.cpu.irq_mask[14]
.sym 16579 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 16580 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16581 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0
.sym 16582 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16583 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16584 soc.cpu.irq_mask[10]
.sym 16586 soc.cpu.pcpi_rs1[18]
.sym 16587 soc.cpu.pcpi_rs1[18]
.sym 16589 soc.cpu.irq_mask[5]
.sym 16590 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 16591 soc.cpu.reg_pc[18]
.sym 16592 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16593 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 16594 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 16595 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 16596 soc.cpu.timer[10]
.sym 16597 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 16599 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16601 soc.cpu.cpu_state[3]
.sym 16602 soc.cpu.timer[27]
.sym 16603 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16604 soc.cpu.instr_timer
.sym 16605 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 16606 soc.cpu.reg_pc[24]
.sym 16607 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 16608 soc.cpu.cpuregs_rs1[30]
.sym 16609 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16610 soc.cpu.irq_mask[6]
.sym 16611 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16612 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16618 soc.cpu.cpuregs_rs1[18]
.sym 16619 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16620 soc.cpu.irq_mask[8]
.sym 16621 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16622 soc.cpu.cpuregs_rs1[21]
.sym 16623 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 16626 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16627 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16628 soc.cpu.instr_timer
.sym 16629 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16630 soc.cpu.timer[8]
.sym 16631 soc.cpu.cpuregs_rs1[31]
.sym 16633 soc.cpu.cpu_state[2]
.sym 16635 soc.cpu.cpuregs_rs1[19]
.sym 16636 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16637 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 16638 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 16639 soc.cpu.cpuregs_rs1[22]
.sym 16640 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 16642 soc.cpu.cpuregs_rs1[24]
.sym 16644 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 16646 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 16647 soc.cpu.instr_maskirq
.sym 16648 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16651 soc.cpu.cpuregs_rs1[21]
.sym 16652 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16653 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16654 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 16657 soc.cpu.cpuregs_rs1[24]
.sym 16658 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16659 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 16660 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16663 soc.cpu.instr_maskirq
.sym 16664 soc.cpu.instr_timer
.sym 16665 soc.cpu.irq_mask[8]
.sym 16666 soc.cpu.timer[8]
.sym 16669 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16670 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16671 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 16672 soc.cpu.cpuregs_rs1[31]
.sym 16675 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 16676 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16677 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16678 soc.cpu.cpuregs_rs1[22]
.sym 16681 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16682 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16683 soc.cpu.cpuregs_rs1[19]
.sym 16684 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 16687 soc.cpu.cpuregs_rs1[18]
.sym 16688 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 16689 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16690 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16693 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16694 soc.cpu.cpu_state[2]
.sym 16695 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 16696 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16698 CLK$SB_IO_IN_$glb_clk
.sym 16699 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16700 soc.cpu.decoded_imm[21]
.sym 16701 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16702 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16703 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16704 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1
.sym 16705 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1
.sym 16706 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16707 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16708 soc.cpu.pcpi_rs1[7]
.sym 16710 soc.cpu.latched_branch
.sym 16711 soc.cpu.pcpi_rs1[7]
.sym 16715 soc.cpu.reg_pc[12]
.sym 16716 soc.cpu.irq_mask[8]
.sym 16718 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 16720 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 16722 soc.cpu.cpu_state[6]
.sym 16724 soc.cpu.cpuregs_wrdata[29]
.sym 16725 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 16726 soc.cpu.is_lui_auipc_jal
.sym 16727 soc.cpu.reg_pc[30]
.sym 16728 soc.cpu.irq_pending[2]
.sym 16729 soc.cpu.cpuregs_rs1[16]
.sym 16730 soc.cpu.cpuregs_wrdata[24]
.sym 16731 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16732 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16733 soc.cpu.reg_pc[25]
.sym 16734 soc.cpu.irq_pending[2]
.sym 16735 soc.cpu.instr_rdinstr
.sym 16741 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 16743 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 16745 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 16746 soc.cpu.irq_pending[2]
.sym 16748 soc.cpu.cpuregs_rs1[27]
.sym 16751 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16753 soc.cpu.cpuregs_rs1[26]
.sym 16755 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 16756 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16757 soc.cpu.irq_mask[2]
.sym 16758 soc.cpu.cpuregs_rs1[28]
.sym 16759 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 16760 soc.cpu.cpuregs_rs1[30]
.sym 16761 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 16763 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 16765 soc.cpu.cpuregs_rs1[25]
.sym 16766 soc.cpu.cpuregs_rs1[29]
.sym 16768 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16769 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16774 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16775 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16776 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 16777 soc.cpu.cpuregs_rs1[25]
.sym 16780 soc.cpu.cpuregs_rs1[30]
.sym 16781 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 16782 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16783 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16786 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 16787 soc.cpu.cpuregs_rs1[26]
.sym 16788 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16789 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16792 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16793 soc.cpu.cpuregs_rs1[29]
.sym 16794 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 16795 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16798 soc.cpu.irq_mask[2]
.sym 16799 soc.cpu.irq_pending[2]
.sym 16804 soc.cpu.cpuregs_rs1[28]
.sym 16805 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16806 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16807 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 16810 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 16811 soc.cpu.cpuregs_rs1[27]
.sym 16812 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 16813 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 16816 soc.cpu.irq_pending[2]
.sym 16817 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 16818 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 16819 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 16821 CLK$SB_IO_IN_$glb_clk
.sym 16822 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16823 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 16824 soc.cpu.cpuregs_rs1[29]
.sym 16825 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 16826 soc.cpu.cpuregs_rs1[30]
.sym 16827 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16828 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16829 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 16830 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 16832 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1
.sym 16834 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16835 soc.cpu.cpuregs_rs1[18]
.sym 16836 soc.cpu.reg_pc[0]
.sym 16837 soc.cpu.reg_pc[19]
.sym 16839 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 16840 soc.cpu.reg_pc[31]
.sym 16841 soc.cpu.latched_store
.sym 16842 soc.cpu.instr_jal
.sym 16843 soc.cpu.cpu_state[2]
.sym 16844 soc.cpu.cpuregs_rs1[27]
.sym 16845 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 16846 soc.cpu.cpu_state[2]
.sym 16847 soc.cpu.pcpi_rs1[25]
.sym 16848 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16849 soc.cpu.cpuregs_rs1[21]
.sym 16850 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 16851 soc.cpu.cpuregs_rs1[25]
.sym 16852 soc.cpu.cpu_state[4]
.sym 16853 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16855 soc.cpu.decoded_imm[0]
.sym 16856 soc.cpu.reg_pc[14]
.sym 16857 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16858 soc.cpu.cpu_state[2]
.sym 16864 soc.cpu.is_lui_auipc_jal
.sym 16865 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 16867 soc.cpu.cpuregs_rs1[21]
.sym 16869 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 16870 soc.cpu.pcpi_rs1[1]
.sym 16871 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16873 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 16875 soc.cpu.reg_pc[21]
.sym 16876 soc.cpu.cpu_state[4]
.sym 16877 soc.cpu.cpu_state[3]
.sym 16878 soc.cpu.cpu_state[1]
.sym 16879 soc.cpu.reg_pc[18]
.sym 16881 soc.cpu.cpuregs_rs1[8]
.sym 16882 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16885 soc.cpu.cpuregs_rs1[18]
.sym 16888 resetn
.sym 16891 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 16892 soc.cpu.instr_lui
.sym 16893 soc.cpu.instr_jal
.sym 16897 soc.cpu.cpu_state[3]
.sym 16898 soc.cpu.cpu_state[4]
.sym 16899 soc.cpu.pcpi_rs1[1]
.sym 16900 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16903 soc.cpu.instr_lui
.sym 16904 soc.cpu.is_lui_auipc_jal
.sym 16905 soc.cpu.cpuregs_rs1[18]
.sym 16906 soc.cpu.reg_pc[18]
.sym 16909 soc.cpu.instr_jal
.sym 16910 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 16915 resetn
.sym 16916 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 16917 soc.cpu.cpu_state[1]
.sym 16921 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 16922 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 16929 soc.cpu.cpuregs_rs1[8]
.sym 16933 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 16934 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 16939 soc.cpu.instr_lui
.sym 16940 soc.cpu.is_lui_auipc_jal
.sym 16941 soc.cpu.cpuregs_rs1[21]
.sym 16942 soc.cpu.reg_pc[21]
.sym 16943 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 16944 CLK$SB_IO_IN_$glb_clk
.sym 16945 resetn_SB_LUT4_I3_O_$glb_sr
.sym 16946 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 16947 soc.cpu.instr_rdcycleh
.sym 16948 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 16949 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16950 soc.cpu.instr_rdinstrh
.sym 16951 soc.cpu.instr_rdinstr
.sym 16952 soc.cpu.instr_rdcycle
.sym 16953 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16956 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16957 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 16958 soc.cpu.instr_maskirq
.sym 16961 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 16962 soc.cpu.mem_rdata_q[26]
.sym 16963 soc.cpu.pcpi_rs1[12]
.sym 16964 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 16966 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 16967 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 16968 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 16970 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 16971 soc.cpu.instr_rdinstrh
.sym 16972 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 16973 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 16974 soc.cpu.cpuregs_rs1[9]
.sym 16975 soc.cpu.reg_pc[4]
.sym 16976 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 16977 soc.cpu.irq_mask[8]
.sym 16978 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 16979 soc.cpu.irq_state[0]
.sym 16980 soc.cpu.latched_branch
.sym 16981 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 16988 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 16989 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 16990 soc.cpu.irq_state[0]
.sym 16991 soc.cpu.cpuregs_rs1[19]
.sym 16992 soc.cpu.reg_pc[16]
.sym 16993 soc.cpu.cpuregs_rs1[16]
.sym 16995 soc.cpu.cpu_state[3]
.sym 16996 soc.cpu.cpuregs_rs1[29]
.sym 16997 soc.cpu.reg_pc[30]
.sym 16998 soc.cpu.cpuregs_rs1[30]
.sym 16999 soc.cpu.reg_pc[9]
.sym 17003 soc.cpu.cpuregs_rs1[9]
.sym 17004 soc.cpu.is_lui_auipc_jal
.sym 17006 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 17009 soc.cpu.instr_lui
.sym 17010 soc.cpu.cpu_state[1]
.sym 17012 soc.cpu.instr_lui
.sym 17013 soc.cpu.reg_pc[29]
.sym 17014 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 17015 soc.cpu.reg_pc[19]
.sym 17018 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 17020 soc.cpu.instr_lui
.sym 17021 soc.cpu.reg_pc[9]
.sym 17022 soc.cpu.cpuregs_rs1[9]
.sym 17023 soc.cpu.is_lui_auipc_jal
.sym 17026 soc.cpu.cpu_state[1]
.sym 17028 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 17029 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 17032 soc.cpu.instr_lui
.sym 17033 soc.cpu.is_lui_auipc_jal
.sym 17034 soc.cpu.cpuregs_rs1[30]
.sym 17035 soc.cpu.reg_pc[30]
.sym 17038 soc.cpu.reg_pc[29]
.sym 17039 soc.cpu.instr_lui
.sym 17040 soc.cpu.is_lui_auipc_jal
.sym 17041 soc.cpu.cpuregs_rs1[29]
.sym 17044 soc.cpu.cpuregs_rs1[16]
.sym 17045 soc.cpu.is_lui_auipc_jal
.sym 17046 soc.cpu.instr_lui
.sym 17047 soc.cpu.reg_pc[16]
.sym 17050 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 17052 soc.cpu.irq_state[0]
.sym 17056 soc.cpu.cpuregs_rs1[19]
.sym 17057 soc.cpu.is_lui_auipc_jal
.sym 17058 soc.cpu.instr_lui
.sym 17059 soc.cpu.reg_pc[19]
.sym 17064 soc.cpu.cpu_state[3]
.sym 17065 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 17066 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 17067 CLK$SB_IO_IN_$glb_clk
.sym 17068 resetn_SB_LUT4_I3_O_$glb_sr
.sym 17069 soc.cpu.cpuregs_rs1[9]
.sym 17070 soc.cpu.cpuregs_rs1[12]
.sym 17071 soc.cpu.cpuregs_rs1[2]
.sym 17072 soc.cpu.cpuregs_rs1[1]
.sym 17073 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17074 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17075 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17076 soc.cpu.cpuregs_rs1[11]
.sym 17079 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17081 soc.cpu.cpuregs_rs1[22]
.sym 17082 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 17083 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 17084 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 17085 soc.cpu.latched_branch
.sym 17086 soc.cpu.cpuregs_waddr[2]
.sym 17088 soc.cpu.reg_pc[23]
.sym 17089 soc.cpu.cpuregs_waddr[4]
.sym 17091 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 17093 soc.cpu.cpu_state[3]
.sym 17094 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17095 soc.cpu.instr_lui
.sym 17096 soc.cpu.pcpi_rs1[8]
.sym 17097 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 17098 soc.cpu.instr_lui
.sym 17099 soc.cpu.reg_pc[27]
.sym 17100 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 17102 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 17104 soc.cpu.alu_out_q[0]
.sym 17111 soc.cpu.reg_pc[15]
.sym 17112 soc.cpu.cpuregs_rs1[7]
.sym 17113 soc.cpu.instr_lui
.sym 17114 soc.cpu.cpuregs_rs1[15]
.sym 17115 soc.cpu.reg_pc[12]
.sym 17116 soc.cpu.cpuregs_rs1[31]
.sym 17120 soc.cpu.cpuregs_rs1[13]
.sym 17121 soc.cpu.instr_lui
.sym 17123 soc.cpu.reg_pc[13]
.sym 17124 soc.cpu.reg_pc[31]
.sym 17128 soc.cpu.cpuregs_rs1[2]
.sym 17129 soc.cpu.cpuregs_rs1[1]
.sym 17130 soc.cpu.reg_pc[7]
.sym 17131 soc.cpu.is_lui_auipc_jal
.sym 17132 soc.cpu.reg_pc[11]
.sym 17133 soc.cpu.cpuregs_rs1[11]
.sym 17135 soc.cpu.cpuregs_rs1[12]
.sym 17139 soc.cpu.reg_pc[2]
.sym 17141 soc.cpu.reg_pc[1]
.sym 17143 soc.cpu.instr_lui
.sym 17144 soc.cpu.cpuregs_rs1[1]
.sym 17145 soc.cpu.reg_pc[1]
.sym 17146 soc.cpu.is_lui_auipc_jal
.sym 17149 soc.cpu.is_lui_auipc_jal
.sym 17150 soc.cpu.reg_pc[11]
.sym 17151 soc.cpu.cpuregs_rs1[11]
.sym 17152 soc.cpu.instr_lui
.sym 17155 soc.cpu.cpuregs_rs1[31]
.sym 17156 soc.cpu.reg_pc[31]
.sym 17157 soc.cpu.instr_lui
.sym 17158 soc.cpu.is_lui_auipc_jal
.sym 17161 soc.cpu.is_lui_auipc_jal
.sym 17162 soc.cpu.reg_pc[7]
.sym 17163 soc.cpu.instr_lui
.sym 17164 soc.cpu.cpuregs_rs1[7]
.sym 17167 soc.cpu.reg_pc[2]
.sym 17168 soc.cpu.instr_lui
.sym 17169 soc.cpu.cpuregs_rs1[2]
.sym 17170 soc.cpu.is_lui_auipc_jal
.sym 17173 soc.cpu.reg_pc[12]
.sym 17174 soc.cpu.cpuregs_rs1[12]
.sym 17175 soc.cpu.is_lui_auipc_jal
.sym 17176 soc.cpu.instr_lui
.sym 17179 soc.cpu.instr_lui
.sym 17180 soc.cpu.is_lui_auipc_jal
.sym 17181 soc.cpu.reg_pc[13]
.sym 17182 soc.cpu.cpuregs_rs1[13]
.sym 17185 soc.cpu.reg_pc[15]
.sym 17186 soc.cpu.cpuregs_rs1[15]
.sym 17187 soc.cpu.is_lui_auipc_jal
.sym 17188 soc.cpu.instr_lui
.sym 17192 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 17193 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 17194 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17195 soc.cpu.decoded_imm[14]
.sym 17196 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17197 soc.cpu.cpuregs_rs1[0]
.sym 17198 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17199 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 17200 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17202 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17203 soc.cpu.pcpi_rs1[30]
.sym 17205 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 17206 soc.cpu.cpuregs_rs1[13]
.sym 17207 soc.cpu.cpuregs_rs1[1]
.sym 17208 soc.cpu.cpuregs_rs1[7]
.sym 17209 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 17210 soc.cpu.cpuregs_rs1[15]
.sym 17212 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 17214 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17215 soc.cpu.cpuregs_rs1[2]
.sym 17216 soc.cpu.mem_rdata_q[25]
.sym 17217 soc.cpu.is_lui_auipc_jal
.sym 17219 soc.cpu.pcpi_rs1[17]
.sym 17220 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 17221 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 17222 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 17224 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17235 soc.cpu.latched_branch
.sym 17237 soc.cpu.reg_pc[8]
.sym 17238 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 17241 soc.cpu.is_lui_auipc_jal
.sym 17242 soc.cpu.reg_pc[0]
.sym 17245 soc.cpu.cpuregs_rs1[8]
.sym 17246 resetn
.sym 17249 soc.cpu.instr_retirq
.sym 17250 soc.cpu.cpu_state[2]
.sym 17254 soc.cpu.cpuregs_rs1[0]
.sym 17258 soc.cpu.instr_lui
.sym 17259 soc.cpu.cpu_state[3]
.sym 17262 soc.cpu.cpu_state[6]
.sym 17263 soc.cpu.mem_do_rinst
.sym 17264 soc.cpu.cpu_state[4]
.sym 17266 soc.cpu.latched_branch
.sym 17267 soc.cpu.cpu_state[2]
.sym 17268 soc.cpu.instr_retirq
.sym 17269 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 17272 soc.cpu.cpu_state[2]
.sym 17273 soc.cpu.cpu_state[6]
.sym 17274 soc.cpu.cpu_state[3]
.sym 17275 soc.cpu.cpu_state[4]
.sym 17290 soc.cpu.reg_pc[0]
.sym 17291 soc.cpu.mem_do_rinst
.sym 17292 resetn
.sym 17296 soc.cpu.cpuregs_rs1[0]
.sym 17297 soc.cpu.instr_lui
.sym 17298 soc.cpu.is_lui_auipc_jal
.sym 17299 soc.cpu.reg_pc[0]
.sym 17308 soc.cpu.is_lui_auipc_jal
.sym 17309 soc.cpu.reg_pc[8]
.sym 17310 soc.cpu.cpuregs_rs1[8]
.sym 17311 soc.cpu.instr_lui
.sym 17315 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 17316 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 17318 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 17319 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 17321 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 17322 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 17325 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 17327 soc.cpu.mem_rdata_q[26]
.sym 17329 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17330 soc.cpu.decoded_imm[14]
.sym 17331 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 17332 soc.cpu.instr_jal
.sym 17333 soc.cpu.cpuregs_rs1[8]
.sym 17334 resetn
.sym 17335 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 17336 soc.cpu.instr_jal
.sym 17338 soc.cpu.cpuregs_wrdata[7]
.sym 17339 soc.cpu.cpu_state[4]
.sym 17340 soc.cpu.decoded_imm[0]
.sym 17341 soc.cpu.cpu_state[2]
.sym 17342 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17343 soc.cpu.decoded_imm[0]
.sym 17344 soc.cpu.is_sb_sh_sw
.sym 17346 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 17347 soc.cpu.pcpi_rs1[23]
.sym 17348 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17349 soc.cpu.reg_pc[14]
.sym 17350 soc.cpu.pcpi_rs1[25]
.sym 17359 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 17360 soc.cpu.cpu_state[3]
.sym 17365 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 17366 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 17367 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 17376 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17377 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 17381 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 17384 soc.cpu.cpu_state[3]
.sym 17386 soc.cpu.instr_jalr
.sym 17395 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 17396 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 17397 soc.cpu.cpu_state[3]
.sym 17401 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 17402 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 17403 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 17404 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 17419 soc.cpu.instr_jalr
.sym 17420 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 17421 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 17422 soc.cpu.cpu_state[3]
.sym 17436 CLK$SB_IO_IN_$glb_clk
.sym 17438 soc.cpu.is_lui_auipc_jal
.sym 17439 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17441 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17442 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17443 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17444 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 17446 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17448 soc.cpu.pcpi_rs1[15]
.sym 17451 soc.cpu.cpuregs_wrdata[14]
.sym 17452 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 17454 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 17455 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 17458 soc.cpu.cpuregs_wrdata[14]
.sym 17461 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 17462 soc.cpu.pcpi_rs1[16]
.sym 17463 soc.cpu.pcpi_rs1[12]
.sym 17464 soc.cpu.pcpi_rs1[15]
.sym 17466 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17467 soc.cpu.pcpi_rs1[13]
.sym 17468 soc.cpu.mem_do_prefetch
.sym 17469 soc.cpu.mem_rdata_q[31]
.sym 17471 soc.cpu.pcpi_rs1[20]
.sym 17472 soc.cpu.instr_jalr
.sym 17473 soc.cpu.pcpi_rs1[9]
.sym 17479 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17480 soc.cpu.pcpi_rs1[16]
.sym 17481 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 17482 soc.cpu.pcpi_rs1[11]
.sym 17483 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 17484 soc.cpu.instr_retirq
.sym 17485 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 17487 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17490 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17494 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17496 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17497 soc.cpu.pcpi_rs1[14]
.sym 17498 soc.cpu.instr_jalr
.sym 17499 soc.cpu.pcpi_rs1[19]
.sym 17500 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 17501 soc.cpu.cpu_state[2]
.sym 17502 soc.cpu.cpu_state[1]
.sym 17503 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 17506 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17507 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17510 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 17512 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17513 soc.cpu.pcpi_rs1[16]
.sym 17514 soc.cpu.pcpi_rs1[14]
.sym 17515 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 17518 soc.cpu.cpu_state[1]
.sym 17519 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 17521 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 17524 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17525 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 17526 soc.cpu.cpu_state[2]
.sym 17527 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17536 soc.cpu.pcpi_rs1[19]
.sym 17537 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17538 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17539 soc.cpu.pcpi_rs1[11]
.sym 17542 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 17543 soc.cpu.cpu_state[2]
.sym 17544 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17545 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17554 soc.cpu.instr_retirq
.sym 17556 soc.cpu.instr_jalr
.sym 17558 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 17559 CLK$SB_IO_IN_$glb_clk
.sym 17560 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 17561 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17562 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 17563 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17564 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17565 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17566 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 17567 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 17568 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17571 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17573 soc.cpu.decoded_imm[30]
.sym 17577 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E
.sym 17578 soc.cpu.is_sb_sh_sw
.sym 17580 soc.cpu.is_lui_auipc_jal
.sym 17581 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 17582 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 17583 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17584 soc.cpu.pcpi_rs1[0]
.sym 17585 soc.cpu.pcpi_rs1[19]
.sym 17586 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 17587 soc.cpu.pcpi_rs1[18]
.sym 17588 soc.cpu.latched_is_lh
.sym 17589 soc.cpu.pcpi_rs1[14]
.sym 17591 soc.cpu.alu_out_q[0]
.sym 17592 soc.cpu.pcpi_rs1[15]
.sym 17593 soc.cpu.pcpi_rs1[21]
.sym 17594 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17595 soc.cpu.pcpi_rs1[8]
.sym 17596 soc.cpu.pcpi_rs1[25]
.sym 17602 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 17603 soc.cpu.pcpi_rs1[15]
.sym 17604 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17605 soc.cpu.pcpi_rs1[18]
.sym 17606 soc.cpu.cpu_state[2]
.sym 17608 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17609 soc.cpu.cpu_state[2]
.sym 17610 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17612 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17613 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17614 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17617 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17618 soc.cpu.pcpi_rs1[22]
.sym 17619 soc.cpu.pcpi_rs1[23]
.sym 17620 soc.cpu.pcpi_rs1[7]
.sym 17621 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17622 soc.cpu.pcpi_rs1[20]
.sym 17623 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17625 soc.cpu.pcpi_rs1[17]
.sym 17626 soc.cpu.pcpi_rs1[14]
.sym 17627 soc.cpu.pcpi_rs1[19]
.sym 17628 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 17629 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17631 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 17633 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17635 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17636 soc.cpu.pcpi_rs1[15]
.sym 17637 soc.cpu.pcpi_rs1[7]
.sym 17638 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17641 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17642 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17643 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 17644 soc.cpu.cpu_state[2]
.sym 17647 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17648 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17649 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 17650 soc.cpu.cpu_state[2]
.sym 17653 soc.cpu.pcpi_rs1[15]
.sym 17654 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17655 soc.cpu.pcpi_rs1[23]
.sym 17656 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17659 soc.cpu.pcpi_rs1[19]
.sym 17660 soc.cpu.pcpi_rs1[17]
.sym 17661 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 17662 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17665 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17666 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17667 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 17668 soc.cpu.cpu_state[2]
.sym 17671 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 17672 soc.cpu.pcpi_rs1[18]
.sym 17673 soc.cpu.pcpi_rs1[20]
.sym 17674 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17677 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 17678 soc.cpu.pcpi_rs1[22]
.sym 17679 soc.cpu.pcpi_rs1[14]
.sym 17680 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17684 soc.cpu.pcpi_rs1[14]
.sym 17685 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 17687 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 17688 soc.cpu.pcpi_rs1[20]
.sym 17689 soc.cpu.pcpi_rs1[9]
.sym 17690 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 17691 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 17692 $PACKER_VCC_NET
.sym 17693 iomem_wdata[9]
.sym 17696 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 17697 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 17698 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 17702 soc.cpu.pcpi_rs1[13]
.sym 17704 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 17705 soc.cpu.pcpi_rs1[1]
.sym 17706 soc.cpu.pcpi_rs1[11]
.sym 17707 soc.cpu.pcpi_rs1[0]
.sym 17708 soc.cpu.mem_rdata_q[25]
.sym 17709 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17710 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17711 soc.cpu.pcpi_rs1[17]
.sym 17712 soc.cpu.pcpi_rs1[16]
.sym 17713 soc.cpu.pcpi_rs1[19]
.sym 17714 soc.cpu.latched_is_lh
.sym 17715 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 17716 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 17717 soc.cpu.pcpi_rs1[14]
.sym 17718 soc.cpu.pcpi_rs1[15]
.sym 17719 soc.cpu.instr_lb
.sym 17725 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17726 soc.cpu.pcpi_rs1[18]
.sym 17727 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 17728 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17729 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17731 soc.cpu.pcpi_rs1[13]
.sym 17733 soc.cpu.pcpi_rs1[19]
.sym 17734 soc.cpu.cpu_state[2]
.sym 17735 soc.cpu.cpu_state[2]
.sym 17736 soc.cpu.cpu_state[4]
.sym 17737 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17738 soc.cpu.pcpi_rs1[1]
.sym 17739 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 17741 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17742 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17743 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 17746 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 17749 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17750 soc.cpu.pcpi_rs1[15]
.sym 17752 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 17754 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17755 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17758 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17759 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17760 soc.cpu.pcpi_rs1[1]
.sym 17764 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 17765 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17766 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 17767 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 17770 soc.cpu.pcpi_rs1[15]
.sym 17771 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17772 soc.cpu.cpu_state[4]
.sym 17773 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17776 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17777 soc.cpu.cpu_state[4]
.sym 17778 soc.cpu.pcpi_rs1[18]
.sym 17779 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17782 soc.cpu.cpu_state[2]
.sym 17783 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17784 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 17785 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17788 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17789 soc.cpu.pcpi_rs1[13]
.sym 17790 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17791 soc.cpu.cpu_state[4]
.sym 17794 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 17795 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 17796 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 17797 soc.cpu.cpu_state[2]
.sym 17800 soc.cpu.pcpi_rs1[19]
.sym 17801 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17802 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17803 soc.cpu.cpu_state[4]
.sym 17804 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 17805 CLK$SB_IO_IN_$glb_clk
.sym 17807 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 17808 soc.cpu.latched_is_lh
.sym 17809 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 17810 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 17811 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 17812 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 17813 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 17814 soc.cpu.latched_is_lb
.sym 17820 soc.cpu.pcpi_rs1[12]
.sym 17821 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 17823 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 17824 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 17825 soc.cpu.pcpi_rs1[17]
.sym 17826 soc.cpu.pcpi_rs1[14]
.sym 17827 soc.cpu.pcpi_rs1[11]
.sym 17829 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 17830 soc.cpu.is_sb_sh_sw
.sym 17831 soc.cpu.pcpi_rs1[7]
.sym 17832 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 17833 soc.cpu.decoded_imm[0]
.sym 17834 soc.cpu.mem_rdata_q[30]
.sym 17835 soc.cpu.pcpi_rs1[20]
.sym 17837 soc.cpu.pcpi_rs1[9]
.sym 17838 soc.cpu.pcpi_rs1[23]
.sym 17839 soc.cpu.pcpi_rs1[19]
.sym 17840 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 17841 soc.cpu.pcpi_rs1[18]
.sym 17842 soc.cpu.pcpi_rs1[25]
.sym 17848 soc.cpu.cpu_state[6]
.sym 17849 soc.cpu.cpu_state[5]
.sym 17850 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 17851 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 17852 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 17853 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17854 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 17855 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 17856 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 17858 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 17860 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 17861 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 17863 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0
.sym 17864 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17865 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 17866 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 17869 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 17870 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 17871 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 17872 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17874 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 17875 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 17877 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 17878 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 17879 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 17881 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 17882 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17883 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 17884 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 17887 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 17888 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 17889 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 17890 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17893 soc.cpu.cpu_state[6]
.sym 17894 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17899 soc.cpu.cpu_state[5]
.sym 17900 soc.cpu.cpu_state[6]
.sym 17901 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 17902 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 17905 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 17906 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 17907 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 17908 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17911 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 17912 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0
.sym 17913 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 17914 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17917 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 17918 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 17919 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17920 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 17923 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 17924 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17925 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 17926 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 17927 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 17928 CLK$SB_IO_IN_$glb_clk
.sym 17930 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17931 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 17932 soc.cpu.pcpi_rs1[27]
.sym 17933 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 17934 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 17935 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 17936 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 17937 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 17938 soc.cpu.pcpi_rs1[21]
.sym 17942 soc.cpu.pcpi_rs1[19]
.sym 17944 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 17945 soc.cpu.mem_do_prefetch
.sym 17946 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 17947 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 17948 soc.cpu.pcpi_rs1[12]
.sym 17949 soc.cpu.mem_rdata_q[29]
.sym 17950 soc.cpu.mem_do_rdata
.sym 17952 soc.cpu.pcpi_rs1[21]
.sym 17954 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 17955 soc.cpu.pcpi_rs1[12]
.sym 17956 soc.cpu.mem_rdata_q[31]
.sym 17957 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17958 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 17959 soc.cpu.pcpi_rs1[21]
.sym 17960 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 17961 soc.cpu.pcpi_rs1[1]
.sym 17962 soc.cpu.pcpi_rs1[29]
.sym 17963 soc.cpu.pcpi_rs1[13]
.sym 17965 soc.cpu.pcpi_rs1[16]
.sym 17973 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 17974 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 17975 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 17979 soc.cpu.pcpi_rs1[7]
.sym 17982 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 17983 soc.cpu.pcpi_rs1[30]
.sym 17984 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 17985 soc.cpu.pcpi_rs1[12]
.sym 17986 soc.cpu.cpu_state[4]
.sym 17987 soc.cpu.pcpi_rs1[2]
.sym 17988 soc.cpu.pcpi_rs1[4]
.sym 17991 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17992 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 17994 soc.cpu.pcpi_rs1[6]
.sym 17995 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17998 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 17999 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18000 soc.cpu.pcpi_rs1[25]
.sym 18004 soc.cpu.cpu_state[4]
.sym 18005 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18006 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18007 soc.cpu.pcpi_rs1[7]
.sym 18010 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18011 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18012 soc.cpu.pcpi_rs1[30]
.sym 18013 soc.cpu.cpu_state[4]
.sym 18016 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18017 soc.cpu.pcpi_rs1[12]
.sym 18018 soc.cpu.cpu_state[4]
.sym 18019 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18022 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18023 soc.cpu.cpu_state[4]
.sym 18024 soc.cpu.pcpi_rs1[4]
.sym 18025 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18028 soc.cpu.pcpi_rs1[2]
.sym 18030 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 18031 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18034 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18035 soc.cpu.pcpi_rs1[25]
.sym 18036 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18037 soc.cpu.cpu_state[4]
.sym 18040 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18041 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18042 soc.cpu.cpu_state[4]
.sym 18043 soc.cpu.pcpi_rs1[6]
.sym 18046 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 18047 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 18048 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18049 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 18050 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 18051 CLK$SB_IO_IN_$glb_clk
.sym 18053 soc.cpu.pcpi_rs1[2]
.sym 18054 soc.cpu.pcpi_rs1[4]
.sym 18055 soc.cpu.pcpi_rs1[29]
.sym 18056 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 18057 soc.cpu.pcpi_rs1[24]
.sym 18058 soc.cpu.pcpi_rs1[25]
.sym 18059 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 18060 soc.cpu.pcpi_rs1[6]
.sym 18065 soc.cpu.mem_do_wdata
.sym 18066 soc.cpu.is_sb_sh_sw
.sym 18067 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 18068 soc.cpu.pcpi_rs1[31]
.sym 18071 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 18073 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 18074 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 18075 soc.cpu.pcpi_rs1[30]
.sym 18076 soc.cpu.pcpi_rs1[27]
.sym 18077 soc.cpu.pcpi_rs1[27]
.sym 18078 soc.cpu.pcpi_rs1[1]
.sym 18079 soc.cpu.pcpi_rs1[8]
.sym 18080 soc.cpu.pcpi_rs1[25]
.sym 18081 soc.cpu.pcpi_rs1[12]
.sym 18082 soc.cpu.alu_out_q[0]
.sym 18083 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 18084 soc.cpu.pcpi_rs1[6]
.sym 18085 soc.cpu.pcpi_rs1[7]
.sym 18086 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 18087 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18088 soc.cpu.pcpi_rs1[11]
.sym 18094 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 18095 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 18096 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 18098 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 18099 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 18100 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 18102 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18103 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 18104 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 18105 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 18106 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0
.sym 18107 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 18108 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 18109 soc.cpu.cpu_state[2]
.sym 18110 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 18111 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 18112 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 18113 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 18114 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 18116 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 18117 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18119 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 18121 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 18122 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18123 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 18125 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 18127 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 18128 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 18129 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 18130 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18133 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18135 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18136 soc.cpu.cpu_state[2]
.sym 18139 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 18140 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0
.sym 18141 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 18142 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18145 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18146 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 18147 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 18148 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 18151 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 18152 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 18153 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 18154 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18157 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 18158 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 18159 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18160 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 18163 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 18164 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18165 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 18166 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 18169 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 18170 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 18171 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18172 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 18173 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 18174 CLK$SB_IO_IN_$glb_clk
.sym 18176 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 18177 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 18178 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 18179 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 18180 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 18181 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 18182 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 18183 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 18185 soc.cpu.latched_branch
.sym 18188 soc.cpu.pcpi_rs1[22]
.sym 18190 soc.cpu.pcpi_rs1[8]
.sym 18191 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 18192 soc.cpu.pcpi_rs1[1]
.sym 18194 soc.cpu.pcpi_rs1[0]
.sym 18196 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18197 soc.cpu.pcpi_rs1[4]
.sym 18198 soc.cpu.pcpi_rs1[30]
.sym 18199 soc.cpu.mem_rdata_q[14]
.sym 18201 soc.cpu.pcpi_rs1[19]
.sym 18202 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 18203 soc.cpu.pcpi_rs1[16]
.sym 18204 soc.cpu.pcpi_rs1[24]
.sym 18205 soc.cpu.pcpi_rs1[14]
.sym 18206 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 18207 soc.cpu.pcpi_rs1[8]
.sym 18208 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18209 soc.cpu.pcpi_rs1[12]
.sym 18210 soc.cpu.pcpi_rs1[11]
.sym 18211 soc.cpu.pcpi_rs1[31]
.sym 18218 soc.cpu.pcpi_rs1[4]
.sym 18219 soc.cpu.cpu_state[2]
.sym 18220 soc.cpu.pcpi_rs1[17]
.sym 18221 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18223 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18224 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18225 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18226 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18228 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18229 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18230 soc.cpu.cpu_state[2]
.sym 18231 soc.cpu.pcpi_rs1[1]
.sym 18232 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18233 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18235 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18238 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18239 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 18240 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18241 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18242 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18243 soc.cpu.pcpi_rs1[9]
.sym 18245 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18247 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 18250 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18251 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 18252 soc.cpu.cpu_state[2]
.sym 18253 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18256 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18257 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 18258 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18259 soc.cpu.cpu_state[2]
.sym 18262 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18263 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 18264 soc.cpu.cpu_state[2]
.sym 18265 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18268 soc.cpu.pcpi_rs1[9]
.sym 18269 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18270 soc.cpu.pcpi_rs1[17]
.sym 18271 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18274 soc.cpu.cpu_state[2]
.sym 18275 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 18276 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18277 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18280 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18281 soc.cpu.cpu_state[2]
.sym 18282 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 18283 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18286 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18287 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18288 soc.cpu.cpu_state[2]
.sym 18289 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 18292 soc.cpu.pcpi_rs1[4]
.sym 18293 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18294 soc.cpu.pcpi_rs1[1]
.sym 18295 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18299 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18300 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 18301 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18302 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 18303 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 18304 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 18305 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18306 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18311 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 18312 soc.cpu.decoded_imm[0]
.sym 18313 soc.cpu.mem_la_wdata[0]
.sym 18314 soc.cpu.cpu_state[2]
.sym 18315 soc.cpu.instr_sub
.sym 18316 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 18317 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 18318 soc.cpu.pcpi_rs1[17]
.sym 18319 soc.cpu.mem_la_wdata[3]
.sym 18322 soc.cpu.pcpi_rs1[0]
.sym 18323 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18324 soc.cpu.pcpi_rs1[19]
.sym 18325 soc.cpu.pcpi_rs1[28]
.sym 18326 soc.cpu.pcpi_rs1[18]
.sym 18327 soc.cpu.pcpi_rs1[3]
.sym 18329 soc.cpu.pcpi_rs1[9]
.sym 18330 soc.cpu.pcpi_rs1[0]
.sym 18332 soc.cpu.pcpi_rs1[20]
.sym 18334 soc.cpu.pcpi_rs1[9]
.sym 18340 soc.cpu.pcpi_rs1[7]
.sym 18341 soc.cpu.pcpi_rs1[9]
.sym 18343 soc.cpu.pcpi_rs1[20]
.sym 18344 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18345 soc.cpu.pcpi_rs1[3]
.sym 18346 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18347 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18350 soc.cpu.pcpi_rs1[25]
.sym 18351 soc.cpu.pcpi_rs1[22]
.sym 18352 soc.cpu.pcpi_rs1[12]
.sym 18353 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18355 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18357 soc.cpu.pcpi_rs1[15]
.sym 18358 soc.cpu.pcpi_rs1[11]
.sym 18360 soc.cpu.pcpi_rs1[4]
.sym 18363 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18365 soc.cpu.pcpi_rs1[14]
.sym 18366 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18369 soc.cpu.pcpi_rs1[12]
.sym 18370 soc.cpu.pcpi_rs1[17]
.sym 18371 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18373 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18374 soc.cpu.pcpi_rs1[3]
.sym 18375 soc.cpu.pcpi_rs1[11]
.sym 18376 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18379 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18380 soc.cpu.pcpi_rs1[12]
.sym 18381 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18382 soc.cpu.pcpi_rs1[14]
.sym 18385 soc.cpu.pcpi_rs1[7]
.sym 18386 soc.cpu.pcpi_rs1[9]
.sym 18387 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18388 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18391 soc.cpu.pcpi_rs1[12]
.sym 18392 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18393 soc.cpu.pcpi_rs1[20]
.sym 18394 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18397 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18398 soc.cpu.pcpi_rs1[15]
.sym 18399 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18400 soc.cpu.pcpi_rs1[17]
.sym 18403 soc.cpu.pcpi_rs1[17]
.sym 18404 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18405 soc.cpu.pcpi_rs1[25]
.sym 18406 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18409 soc.cpu.pcpi_rs1[22]
.sym 18410 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18411 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18412 soc.cpu.pcpi_rs1[20]
.sym 18415 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18416 soc.cpu.pcpi_rs1[4]
.sym 18417 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18418 soc.cpu.pcpi_rs1[12]
.sym 18422 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18423 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18424 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18425 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18426 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18427 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18428 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18429 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18438 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18440 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 18444 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 18446 soc.cpu.mem_la_wdata[0]
.sym 18447 soc.cpu.pcpi_rs1[21]
.sym 18448 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 18450 soc.cpu.pcpi_rs1[29]
.sym 18451 soc.cpu.is_alu_reg_imm
.sym 18453 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18455 soc.cpu.pcpi_rs1[13]
.sym 18457 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18464 soc.cpu.mem_rdata_q[12]
.sym 18465 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 18466 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 18467 soc.cpu.mem_rdata_q[13]
.sym 18468 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18470 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18471 soc.cpu.mem_rdata_q[14]
.sym 18472 soc.cpu.mem_rdata_q[14]
.sym 18474 soc.cpu.pcpi_rs1[27]
.sym 18475 soc.cpu.is_alu_reg_imm
.sym 18476 soc.cpu.pcpi_rs1[30]
.sym 18477 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 18478 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 18480 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18485 soc.cpu.pcpi_rs1[25]
.sym 18489 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18490 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18502 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18503 soc.cpu.pcpi_rs1[27]
.sym 18504 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18505 soc.cpu.pcpi_rs1[30]
.sym 18508 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 18509 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18510 soc.cpu.pcpi_rs1[25]
.sym 18511 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18514 soc.cpu.mem_rdata_q[12]
.sym 18515 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 18516 soc.cpu.mem_rdata_q[14]
.sym 18517 soc.cpu.mem_rdata_q[13]
.sym 18520 soc.cpu.mem_rdata_q[13]
.sym 18521 soc.cpu.mem_rdata_q[12]
.sym 18522 soc.cpu.mem_rdata_q[14]
.sym 18523 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 18526 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 18527 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 18528 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 18532 soc.cpu.mem_rdata_q[14]
.sym 18533 soc.cpu.mem_rdata_q[12]
.sym 18534 soc.cpu.mem_rdata_q[13]
.sym 18535 soc.cpu.is_alu_reg_imm
.sym 18538 soc.cpu.is_alu_reg_imm
.sym 18539 soc.cpu.mem_rdata_q[13]
.sym 18540 soc.cpu.mem_rdata_q[12]
.sym 18541 soc.cpu.mem_rdata_q[14]
.sym 18542 soc.cpu.instr_or_SB_DFFESR_Q_E
.sym 18543 CLK$SB_IO_IN_$glb_clk
.sym 18544 resetn_SB_LUT4_I3_O_$glb_sr
.sym 18545 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18547 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18549 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18550 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 18558 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18559 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 18560 soc.cpu.pcpi_rs1[31]
.sym 18561 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18562 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 18564 soc.cpu.pcpi_rs1[30]
.sym 18568 soc.cpu.mem_rdata_q[12]
.sym 18569 soc.cpu.alu_out_q[0]
.sym 18576 soc.cpu.pcpi_rs1[11]
.sym 18586 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 18588 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18589 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18590 soc.cpu.pcpi_rs1[0]
.sym 18591 soc.cpu.is_compare
.sym 18592 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 18594 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 18596 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 18597 soc.cpu.pcpi_rs1[28]
.sym 18598 soc.cpu.pcpi_rs1[0]
.sym 18600 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 18602 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18604 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18606 soc.cpu.mem_la_wdata[0]
.sym 18607 soc.cpu.instr_sub
.sym 18608 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 18609 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18610 soc.cpu.pcpi_rs1[30]
.sym 18611 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 18613 soc.cpu.is_compare
.sym 18616 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 18619 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 18620 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 18621 soc.cpu.mem_la_wdata[0]
.sym 18622 soc.cpu.pcpi_rs1[0]
.sym 18625 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 18626 soc.cpu.pcpi_rs1[0]
.sym 18627 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 18628 soc.cpu.mem_la_wdata[0]
.sym 18631 soc.cpu.mem_la_wdata[0]
.sym 18634 soc.cpu.pcpi_rs1[0]
.sym 18637 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 18638 soc.cpu.is_compare
.sym 18639 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 18640 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 18643 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 18644 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 18645 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 18646 soc.cpu.is_compare
.sym 18649 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 18650 soc.cpu.pcpi_rs1[28]
.sym 18651 soc.cpu.pcpi_rs1[30]
.sym 18652 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18655 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 18656 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18657 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 18658 soc.cpu.instr_sub
.sym 18666 CLK$SB_IO_IN_$glb_clk
.sym 18682 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 18686 soc.cpu.pcpi_rs1[0]
.sym 18688 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 18696 soc.cpu.pcpi_rs1[24]
.sym 18799 soc.cpu.instr_sub
.sym 18806 soc.cpu.instr_bge_SB_LUT4_I3_I1
.sym 18908 soc.cpu.instr_rdinstr
.sym 18912 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 18913 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 18914 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 18922 soc.cpu.instr_rdcycleh
.sym 18925 P2_1$SB_IO_OUT
.sym 18935 iomem_addr[16]
.sym 18939 soc.memory.rdata_0[1]
.sym 18943 iomem_addr[16]
.sym 18944 soc.memory.rdata_0[4]
.sym 18945 soc.memory.rdata_0[5]
.sym 18946 soc.memory.rdata_0[12]
.sym 18948 soc.memory.rdata_0[10]
.sym 18949 soc.memory.rdata_1[14]
.sym 18951 soc.memory.rdata_1[1]
.sym 18952 soc.ram_ready
.sym 18953 soc.memory.rdata_1[5]
.sym 18956 soc.memory.rdata_1[10]
.sym 18959 soc.memory.rdata_1[15]
.sym 18960 soc.memory.rdata_1[4]
.sym 18961 soc.memory.rdata_0[14]
.sym 18962 soc.memory.rdata_1[12]
.sym 18964 soc.memory.rdata_0[15]
.sym 18966 soc.memory.rdata_1[12]
.sym 18967 iomem_addr[16]
.sym 18968 soc.memory.rdata_0[12]
.sym 18969 soc.ram_ready
.sym 18972 soc.ram_ready
.sym 18973 soc.memory.rdata_1[14]
.sym 18974 soc.memory.rdata_0[14]
.sym 18975 iomem_addr[16]
.sym 18978 soc.memory.rdata_0[4]
.sym 18979 iomem_addr[16]
.sym 18980 soc.memory.rdata_1[4]
.sym 18981 soc.ram_ready
.sym 18984 iomem_addr[16]
.sym 18985 soc.memory.rdata_0[1]
.sym 18986 soc.ram_ready
.sym 18987 soc.memory.rdata_1[1]
.sym 18990 iomem_addr[16]
.sym 18991 soc.ram_ready
.sym 18992 soc.memory.rdata_1[5]
.sym 18993 soc.memory.rdata_0[5]
.sym 18996 soc.memory.rdata_1[10]
.sym 18997 soc.memory.rdata_0[10]
.sym 18998 soc.ram_ready
.sym 18999 iomem_addr[16]
.sym 19002 iomem_addr[16]
.sym 19003 soc.ram_ready
.sym 19004 soc.memory.rdata_0[15]
.sym 19005 soc.memory.rdata_1[15]
.sym 19027 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 19031 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19033 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 19034 soc.memory.rdata_0[4]
.sym 19035 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 19056 soc.memory.rdata_0[14]
.sym 19057 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19060 P2_5$SB_IO_OUT
.sym 19072 soc.ram_ready
.sym 19074 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 19075 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19085 soc.cpu.instr_rdinstr
.sym 19099 soc.cpu.instr_rdinstrh
.sym 19100 soc.cpu.count_instr[12]
.sym 19102 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19104 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19107 soc.cpu.count_instr[45]
.sym 19108 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19109 soc.cpu.count_instr[13]
.sym 19110 soc.cpu.count_instr[14]
.sym 19112 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19113 soc.cpu.instr_rdinstr
.sym 19115 soc.cpu.count_cycle[45]
.sym 19116 soc.cpu.instr_rdinstr
.sym 19119 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19121 soc.cpu.count_instr[0]
.sym 19122 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19124 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19125 soc.cpu.count_cycle[12]
.sym 19126 soc.cpu.instr_rdcycleh
.sym 19127 soc.cpu.count_cycle[13]
.sym 19129 soc.cpu.count_instr[13]
.sym 19130 soc.cpu.instr_rdcycleh
.sym 19131 soc.cpu.instr_rdinstr
.sym 19132 soc.cpu.count_cycle[45]
.sym 19136 soc.cpu.count_instr[0]
.sym 19141 soc.cpu.count_instr[12]
.sym 19142 soc.cpu.instr_rdinstr
.sym 19143 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19154 soc.cpu.instr_rdinstrh
.sym 19155 soc.cpu.count_instr[45]
.sym 19156 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19159 soc.cpu.count_instr[14]
.sym 19160 soc.cpu.instr_rdinstr
.sym 19161 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19162 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19165 soc.cpu.count_cycle[13]
.sym 19166 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19167 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19168 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19171 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19172 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19173 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19174 soc.cpu.count_cycle[12]
.sym 19175 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_$glb_ce
.sym 19176 CLK$SB_IO_IN_$glb_clk
.sym 19177 resetn_SB_LUT4_I3_O_$glb_sr
.sym 19180 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19182 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19193 soc.cpu.count_instr[45]
.sym 19195 soc.cpu.instr_rdinstrh
.sym 19204 soc.cpu.instr_maskirq
.sym 19205 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19206 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19210 soc.cpu.instr_maskirq
.sym 19212 soc.cpu.irq_pending[27]
.sym 19219 soc.cpu.count_instr[16]
.sym 19220 soc.cpu.count_instr[17]
.sym 19221 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19224 soc.cpu.count_cycle[20]
.sym 19225 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19226 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19227 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19229 soc.cpu.count_instr[49]
.sym 19230 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19233 soc.cpu.instr_rdcycleh
.sym 19234 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19235 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19238 soc.cpu.count_cycle[49]
.sym 19240 soc.cpu.count_cycle[16]
.sym 19241 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19242 soc.cpu.count_cycle[17]
.sym 19244 soc.cpu.count_instr[47]
.sym 19245 soc.cpu.count_cycle[47]
.sym 19246 soc.cpu.instr_rdinstrh
.sym 19248 soc.cpu.instr_rdinstr
.sym 19249 soc.cpu.instr_rdinstrh
.sym 19250 soc.cpu.count_instr[15]
.sym 19252 soc.cpu.count_instr[16]
.sym 19253 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19254 soc.cpu.instr_rdinstr
.sym 19258 soc.cpu.count_cycle[20]
.sym 19259 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19260 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19264 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19265 soc.cpu.count_cycle[49]
.sym 19267 soc.cpu.instr_rdcycleh
.sym 19270 soc.cpu.count_instr[17]
.sym 19271 soc.cpu.instr_rdinstr
.sym 19272 soc.cpu.count_instr[49]
.sym 19273 soc.cpu.instr_rdinstrh
.sym 19276 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19277 soc.cpu.count_cycle[16]
.sym 19278 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19279 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19283 soc.cpu.count_instr[47]
.sym 19284 soc.cpu.instr_rdinstrh
.sym 19285 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19288 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19289 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19290 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19291 soc.cpu.count_cycle[17]
.sym 19294 soc.cpu.count_cycle[47]
.sym 19295 soc.cpu.instr_rdinstr
.sym 19296 soc.cpu.instr_rdcycleh
.sym 19297 soc.cpu.count_instr[15]
.sym 19302 soc.cpu.irq_pending[23]
.sym 19303 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19304 soc.cpu.irq_pending[27]
.sym 19305 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19306 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19307 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 19315 soc.memory.wen[0]
.sym 19319 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 19320 soc.memory.wen[1]
.sym 19327 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19328 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19330 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19331 soc.cpu.irq_state[1]
.sym 19332 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19334 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19335 soc.cpu.cpuregs_rs1[17]
.sym 19336 soc.cpu.irq_pending[24]
.sym 19342 soc.cpu.count_instr[24]
.sym 19344 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19345 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19346 soc.cpu.instr_rdinstr
.sym 19349 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19350 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19352 soc.cpu.instr_rdinstr
.sym 19353 soc.cpu.instr_rdcycleh
.sym 19354 soc.cpu.instr_rdinstr
.sym 19355 soc.cpu.count_instr[56]
.sym 19357 soc.cpu.count_instr[11]
.sym 19358 soc.cpu.count_instr[50]
.sym 19360 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 19361 soc.cpu.instr_rdinstrh
.sym 19362 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19363 soc.cpu.count_cycle[56]
.sym 19364 soc.cpu.count_cycle[18]
.sym 19365 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19368 soc.cpu.count_instr[18]
.sym 19369 soc.cpu.instr_rdinstrh
.sym 19370 soc.cpu.count_cycle[11]
.sym 19372 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19373 soc.cpu.count_cycle[50]
.sym 19375 soc.cpu.count_instr[50]
.sym 19376 soc.cpu.count_instr[18]
.sym 19377 soc.cpu.instr_rdinstrh
.sym 19378 soc.cpu.instr_rdinstr
.sym 19381 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19382 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19383 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19384 soc.cpu.count_cycle[18]
.sym 19387 soc.cpu.instr_rdinstr
.sym 19388 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19389 soc.cpu.count_instr[11]
.sym 19390 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19394 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19395 soc.cpu.count_cycle[11]
.sym 19396 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 19399 soc.cpu.instr_rdcycleh
.sym 19400 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19401 soc.cpu.count_cycle[50]
.sym 19406 soc.cpu.count_instr[56]
.sym 19407 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19408 soc.cpu.instr_rdinstrh
.sym 19411 soc.cpu.instr_rdcycleh
.sym 19412 soc.cpu.instr_rdinstr
.sym 19413 soc.cpu.count_instr[24]
.sym 19414 soc.cpu.count_cycle[56]
.sym 19417 soc.cpu.instr_rdinstrh
.sym 19418 soc.cpu.instr_rdcycleh
.sym 19419 soc.cpu.instr_rdinstr
.sym 19425 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19426 soc.cpu.irq_mask[19]
.sym 19428 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 19430 soc.cpu.irq_mask[17]
.sym 19431 soc.cpu.irq_mask[25]
.sym 19432 soc.cpu.cpuregs_wrdata[30]
.sym 19434 soc.cpu.cpuregs_rs1[29]
.sym 19435 soc.cpu.cpuregs_wrdata[30]
.sym 19437 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 19439 soc.cpu.instr_rdcycleh
.sym 19440 soc.cpu.instr_rdinstr
.sym 19441 soc.cpu.cpuregs_wrdata[24]
.sym 19442 soc.cpu.instr_rdinstr
.sym 19445 soc.cpu.irq_pending[23]
.sym 19446 soc.cpu.count_cycle[24]
.sym 19449 soc.cpu.irq_mask[23]
.sym 19450 soc.cpu.irq_pending[27]
.sym 19451 soc.cpu.irq_mask[26]
.sym 19453 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19454 soc.cpu.instr_timer
.sym 19455 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19458 soc.cpu.irq_mask[27]
.sym 19459 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19465 soc.cpu.instr_retirq
.sym 19467 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19469 soc.cpu.count_instr[36]
.sym 19470 soc.cpu.count_instr[4]
.sym 19471 soc.cpu.count_cycle[36]
.sym 19472 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19473 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19474 soc.cpu.instr_rdcycleh
.sym 19475 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19476 soc.cpu.instr_rdinstrh
.sym 19477 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19478 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19479 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19480 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19481 soc.cpu.count_cycle[25]
.sym 19482 soc.cpu.instr_rdinstr
.sym 19484 soc.cpu.instr_maskirq
.sym 19485 soc.cpu.count_cycle[30]
.sym 19486 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19487 soc.cpu.count_instr[30]
.sym 19489 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19490 soc.cpu.count_instr[25]
.sym 19492 soc.cpu.instr_retirq
.sym 19493 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19494 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19495 soc.cpu.cpuregs_rs1[17]
.sym 19496 soc.cpu.cpuregs_rs1[19]
.sym 19498 soc.cpu.instr_retirq
.sym 19499 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19500 soc.cpu.cpuregs_rs1[19]
.sym 19501 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19504 soc.cpu.cpuregs_rs1[17]
.sym 19505 soc.cpu.instr_retirq
.sym 19506 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19507 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19510 soc.cpu.count_instr[30]
.sym 19511 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19513 soc.cpu.instr_rdinstr
.sym 19516 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19517 soc.cpu.count_instr[36]
.sym 19518 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19519 soc.cpu.instr_rdinstrh
.sym 19522 soc.cpu.instr_rdcycleh
.sym 19523 soc.cpu.count_instr[4]
.sym 19524 soc.cpu.count_cycle[36]
.sym 19525 soc.cpu.instr_rdinstr
.sym 19528 soc.cpu.instr_rdinstr
.sym 19529 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19531 soc.cpu.count_instr[25]
.sym 19534 soc.cpu.count_cycle[25]
.sym 19535 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19536 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19537 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19540 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19541 soc.cpu.count_cycle[30]
.sym 19542 soc.cpu.instr_maskirq
.sym 19543 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19547 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19548 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19549 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19550 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19551 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19552 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 19553 soc.cpu.irq_mask[18]
.sym 19554 soc.cpu.irq_mask[22]
.sym 19556 soc.cpu.instr_rdcycleh
.sym 19557 soc.cpu.instr_rdcycleh
.sym 19560 soc.cpu.irq_mask[17]
.sym 19561 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19566 soc.cpu.irq_mask[29]
.sym 19570 soc.cpu.irq_mask[19]
.sym 19571 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19572 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19573 soc.cpu.cpuregs_rs1[23]
.sym 19574 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19575 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19576 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 19577 soc.cpu.instr_rdinstr
.sym 19578 soc.cpu.instr_retirq
.sym 19579 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 19580 soc.cpu.cpuregs_rs1[22]
.sym 19581 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19582 soc.cpu.cpuregs_rs1[19]
.sym 19589 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19590 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19591 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19592 soc.cpu.timer[25]
.sym 19593 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19594 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19598 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19599 soc.cpu.cpuregs_rs1[23]
.sym 19600 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19601 soc.cpu.instr_retirq
.sym 19602 soc.cpu.instr_retirq
.sym 19603 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19608 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19610 soc.cpu.timer[23]
.sym 19611 soc.cpu.count_cycle[29]
.sym 19612 soc.cpu.count_cycle[22]
.sym 19614 soc.cpu.instr_timer
.sym 19615 soc.cpu.instr_maskirq
.sym 19617 soc.cpu.cpuregs_rs1[18]
.sym 19618 soc.cpu.irq_mask[23]
.sym 19619 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19621 soc.cpu.instr_retirq
.sym 19622 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19623 soc.cpu.cpuregs_rs1[18]
.sym 19624 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19628 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19630 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19633 soc.cpu.instr_maskirq
.sym 19634 soc.cpu.count_cycle[29]
.sym 19635 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19636 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19639 soc.cpu.instr_retirq
.sym 19640 soc.cpu.cpuregs_rs1[23]
.sym 19642 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19645 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19646 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19647 soc.cpu.timer[25]
.sym 19648 soc.cpu.instr_timer
.sym 19651 soc.cpu.count_cycle[22]
.sym 19652 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19653 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19654 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19657 soc.cpu.cpuregs_rs1[23]
.sym 19663 soc.cpu.instr_timer
.sym 19664 soc.cpu.instr_maskirq
.sym 19665 soc.cpu.irq_mask[23]
.sym 19666 soc.cpu.timer[23]
.sym 19667 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19668 CLK$SB_IO_IN_$glb_clk
.sym 19669 resetn_SB_LUT4_I3_O_$glb_sr
.sym 19670 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19671 soc.cpu.irq_mask[26]
.sym 19672 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19673 soc.cpu.irq_mask[21]
.sym 19674 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19676 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19677 soc.cpu.irq_mask[28]
.sym 19680 soc.cpu.cpuregs_rs1[12]
.sym 19683 soc.cpu.irq_mask[18]
.sym 19686 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19687 soc.cpu.irq_mask[22]
.sym 19688 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19689 soc.cpu.instr_retirq
.sym 19691 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 19694 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19695 soc.cpu.cpuregs_rs1[25]
.sym 19696 soc.cpu.instr_maskirq
.sym 19697 soc.cpu.irq_pending[27]
.sym 19698 resetn
.sym 19701 soc.cpu.instr_maskirq
.sym 19702 soc.cpu.irq_mask[18]
.sym 19704 iomem_addr[6]
.sym 19705 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19711 soc.cpu.count_instr[48]
.sym 19713 soc.cpu.count_instr[27]
.sym 19714 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19717 soc.cpu.count_instr[54]
.sym 19719 soc.cpu.count_cycle[59]
.sym 19720 soc.cpu.instr_rdinstr
.sym 19721 soc.cpu.count_cycle[54]
.sym 19723 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19724 soc.cpu.count_instr[22]
.sym 19725 soc.cpu.count_instr[29]
.sym 19726 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19729 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19730 soc.cpu.count_instr[59]
.sym 19731 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19732 soc.cpu.instr_rdcycleh
.sym 19733 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19738 soc.cpu.count_cycle[61]
.sym 19739 soc.cpu.count_cycle[27]
.sym 19740 soc.cpu.count_instr[61]
.sym 19741 soc.cpu.instr_rdinstrh
.sym 19742 soc.cpu.count_cycle[48]
.sym 19744 soc.cpu.count_instr[48]
.sym 19745 soc.cpu.instr_rdcycleh
.sym 19746 soc.cpu.count_cycle[48]
.sym 19747 soc.cpu.instr_rdinstrh
.sym 19750 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 19751 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 19752 soc.cpu.count_cycle[27]
.sym 19753 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19756 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19757 soc.cpu.instr_rdinstrh
.sym 19758 soc.cpu.count_instr[54]
.sym 19762 soc.cpu.instr_rdcycleh
.sym 19763 soc.cpu.instr_rdinstr
.sym 19764 soc.cpu.count_instr[29]
.sym 19765 soc.cpu.count_cycle[61]
.sym 19768 soc.cpu.count_instr[27]
.sym 19769 soc.cpu.count_instr[59]
.sym 19770 soc.cpu.instr_rdinstr
.sym 19771 soc.cpu.instr_rdinstrh
.sym 19774 soc.cpu.instr_rdinstrh
.sym 19776 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19777 soc.cpu.count_instr[61]
.sym 19780 soc.cpu.count_instr[22]
.sym 19781 soc.cpu.instr_rdcycleh
.sym 19782 soc.cpu.instr_rdinstr
.sym 19783 soc.cpu.count_cycle[54]
.sym 19786 soc.cpu.instr_rdcycleh
.sym 19788 soc.cpu.count_cycle[59]
.sym 19789 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19793 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19794 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19795 soc.cpu.irq_mask[4]
.sym 19796 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 19797 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19798 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19799 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 19800 soc.cpu.irq_mask[20]
.sym 19802 soc.cpu.reg_pc[5]
.sym 19803 soc.cpu.reg_pc[5]
.sym 19809 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19811 soc.cpu.reg_pc[24]
.sym 19813 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 19814 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19816 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 19817 soc.cpu.irq_pending[24]
.sym 19818 soc.cpu.cpuregs_rs1[26]
.sym 19819 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19820 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19821 soc.cpu.irq_mask[7]
.sym 19822 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19824 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19825 soc.cpu.cpuregs_rs1[28]
.sym 19826 soc.cpu.cpuregs_rs1[18]
.sym 19827 soc.cpu.irq_state[1]
.sym 19828 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19834 soc.cpu.cpuregs_rs1[26]
.sym 19835 soc.cpu.count_instr[57]
.sym 19836 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 19839 soc.cpu.count_cycle[62]
.sym 19840 soc.cpu.count_instr[62]
.sym 19843 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19844 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19845 soc.cpu.cpu_state[2]
.sym 19846 soc.cpu.timer[4]
.sym 19848 soc.cpu.instr_retirq
.sym 19850 soc.cpu.instr_rdinstrh
.sym 19852 soc.cpu.irq_mask[4]
.sym 19854 soc.cpu.timer[17]
.sym 19855 soc.cpu.instr_timer
.sym 19856 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19858 resetn
.sym 19859 soc.cpu.instr_timer
.sym 19860 soc.cpu.instr_rdcycleh
.sym 19861 soc.cpu.instr_maskirq
.sym 19862 soc.cpu.count_cycle[4]
.sym 19865 soc.cpu.count_cycle[57]
.sym 19873 soc.cpu.timer[4]
.sym 19874 soc.cpu.instr_maskirq
.sym 19875 soc.cpu.instr_timer
.sym 19876 soc.cpu.irq_mask[4]
.sym 19879 soc.cpu.count_instr[62]
.sym 19880 soc.cpu.instr_rdcycleh
.sym 19881 soc.cpu.instr_rdinstrh
.sym 19882 soc.cpu.count_cycle[62]
.sym 19885 soc.cpu.instr_retirq
.sym 19886 soc.cpu.cpuregs_rs1[26]
.sym 19887 soc.cpu.instr_timer
.sym 19888 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19891 soc.cpu.count_cycle[57]
.sym 19892 soc.cpu.count_instr[57]
.sym 19893 soc.cpu.instr_rdinstrh
.sym 19894 soc.cpu.instr_rdcycleh
.sym 19897 resetn
.sym 19898 soc.cpu.instr_maskirq
.sym 19900 soc.cpu.cpu_state[2]
.sym 19903 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19904 soc.cpu.count_cycle[4]
.sym 19905 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 19906 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19910 soc.cpu.timer[17]
.sym 19912 soc.cpu.instr_timer
.sym 19916 soc.cpu.irq_mask[7]
.sym 19917 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19918 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19919 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19920 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 19921 soc.cpu.irq_mask[31]
.sym 19922 soc.cpu.irq_mask[16]
.sym 19923 soc.cpu.irq_mask[24]
.sym 19926 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 19927 soc.cpu.is_lui_auipc_jal
.sym 19929 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 19941 soc.cpu.instr_timer
.sym 19942 soc.cpu.irq_pending[27]
.sym 19943 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 19945 soc.cpu.instr_timer
.sym 19946 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 19947 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19948 soc.cpu.irq_mask[13]
.sym 19949 soc.cpu.irq_mask[27]
.sym 19950 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19951 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19957 soc.cpu.instr_timer
.sym 19958 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 19960 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 19962 soc.cpu.cpuregs_rs1[7]
.sym 19965 soc.cpu.instr_timer
.sym 19966 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 19967 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 19971 soc.cpu.instr_maskirq
.sym 19972 soc.cpu.timer[29]
.sym 19973 soc.cpu.irq_mask[7]
.sym 19974 soc.cpu.cpuregs_rs1[16]
.sym 19975 soc.cpu.cpu_state[2]
.sym 19977 soc.cpu.instr_maskirq
.sym 19978 soc.cpu.timer[16]
.sym 19979 soc.cpu.irq_mask[16]
.sym 19980 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 19981 soc.cpu.irq_mask[29]
.sym 19982 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 19984 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 19985 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 19986 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 19987 soc.cpu.cpuregs_rs1[29]
.sym 19988 soc.cpu.instr_retirq
.sym 19993 soc.cpu.cpuregs_rs1[29]
.sym 19996 soc.cpu.timer[16]
.sym 19997 soc.cpu.instr_maskirq
.sym 19998 soc.cpu.instr_timer
.sym 19999 soc.cpu.irq_mask[16]
.sym 20004 soc.cpu.irq_mask[7]
.sym 20005 soc.cpu.instr_maskirq
.sym 20008 soc.cpu.cpuregs_rs1[7]
.sym 20009 soc.cpu.instr_retirq
.sym 20010 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20011 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20014 soc.cpu.instr_timer
.sym 20015 soc.cpu.irq_mask[29]
.sym 20016 soc.cpu.timer[29]
.sym 20017 soc.cpu.instr_maskirq
.sym 20020 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20021 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20022 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20023 soc.cpu.cpu_state[2]
.sym 20026 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20027 soc.cpu.cpuregs_rs1[16]
.sym 20028 soc.cpu.instr_retirq
.sym 20029 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20032 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20033 soc.cpu.instr_timer
.sym 20034 soc.cpu.cpuregs_rs1[29]
.sym 20035 soc.cpu.instr_retirq
.sym 20036 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20037 CLK$SB_IO_IN_$glb_clk
.sym 20038 resetn_SB_LUT4_I3_O_$glb_sr
.sym 20039 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20040 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 20041 soc.cpu.irq_mask[13]
.sym 20042 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 20043 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20044 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20045 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 20046 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20049 soc.cpu.instr_rdinstr
.sym 20051 soc.cpu.reg_pc[14]
.sym 20052 soc.cpu.irq_mask[16]
.sym 20054 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 20056 iomem_addr[5]
.sym 20057 soc.cpu.cpu_state[4]
.sym 20060 iomem_addr[4]
.sym 20061 soc.cpu.timer[24]
.sym 20062 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20064 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 20065 soc.cpu.cpuregs_rs1[23]
.sym 20066 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20067 soc.cpu.instr_retirq
.sym 20068 soc.cpu.irq_mask[9]
.sym 20069 soc.cpu.instr_rdinstr
.sym 20071 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 20072 soc.cpu.cpuregs_rs1[22]
.sym 20073 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20074 soc.cpu.instr_retirq
.sym 20081 soc.cpu.instr_retirq
.sym 20083 soc.cpu.cpuregs_rs1[30]
.sym 20084 soc.cpu.cpuregs_rs1[27]
.sym 20085 soc.cpu.timer[27]
.sym 20086 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20090 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20093 soc.cpu.instr_retirq
.sym 20095 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20101 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20102 soc.cpu.instr_maskirq
.sym 20103 soc.cpu.cpu_state[2]
.sym 20105 soc.cpu.instr_timer
.sym 20106 soc.cpu.irq_mask[27]
.sym 20107 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20109 soc.cpu.cpuregs_rs1[0]
.sym 20110 soc.cpu.timer[19]
.sym 20113 soc.cpu.cpuregs_rs1[0]
.sym 20121 soc.cpu.timer[19]
.sym 20122 soc.cpu.instr_timer
.sym 20127 soc.cpu.cpuregs_rs1[27]
.sym 20131 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20132 soc.cpu.instr_timer
.sym 20133 soc.cpu.cpuregs_rs1[30]
.sym 20134 soc.cpu.instr_retirq
.sym 20137 soc.cpu.instr_timer
.sym 20138 soc.cpu.cpu_state[2]
.sym 20139 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20140 soc.cpu.timer[27]
.sym 20144 soc.cpu.instr_maskirq
.sym 20145 soc.cpu.irq_mask[27]
.sym 20149 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20150 soc.cpu.instr_retirq
.sym 20151 soc.cpu.cpuregs_rs1[27]
.sym 20152 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20155 soc.cpu.cpuregs_rs1[30]
.sym 20159 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20160 CLK$SB_IO_IN_$glb_clk
.sym 20161 resetn_SB_LUT4_I3_O_$glb_sr
.sym 20162 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 20163 soc.cpu.irq_pending[3]
.sym 20164 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 20165 soc.cpu.irq_pending[5]
.sym 20166 soc.cpu.irq_pending[9]
.sym 20167 soc.cpu.irq_pending[15]
.sym 20168 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20169 soc.cpu.irq_pending[11]
.sym 20170 soc.cpu.reg_pc[20]
.sym 20173 soc.cpu.reg_pc[20]
.sym 20174 soc.cpu.irq_mask[0]
.sym 20175 soc.cpu.reg_pc[4]
.sym 20176 iomem_addr[3]
.sym 20177 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 20178 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 20179 soc.cpu.irq_mask[3]
.sym 20180 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 20182 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 20183 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20184 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20185 soc.cpu.irq_mask[13]
.sym 20186 soc.cpu.irq_mask[6]
.sym 20187 soc.cpu.cpuregs_rs1[25]
.sym 20188 soc.cpu.instr_maskirq
.sym 20189 soc.cpu.irq_pending[15]
.sym 20191 soc.cpu.pcpi_rs1[24]
.sym 20192 soc.cpu.pcpi_rs1[20]
.sym 20193 soc.cpu.timer[22]
.sym 20194 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 20195 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 20197 soc.cpu.irq_pending[0]
.sym 20203 soc.cpu.timer[7]
.sym 20205 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20206 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20209 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20210 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20211 soc.cpu.instr_timer
.sym 20213 soc.cpu.irq_mask[12]
.sym 20214 soc.cpu.instr_maskirq
.sym 20215 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20217 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20218 soc.cpu.timer[12]
.sym 20220 soc.cpu.irq_mask[9]
.sym 20225 soc.cpu.cpuregs_rs1[12]
.sym 20228 soc.cpu.irq_mask[11]
.sym 20229 soc.cpu.cpu_state[2]
.sym 20230 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20231 soc.cpu.irq_pending[9]
.sym 20233 soc.cpu.cpuregs_rs1[11]
.sym 20234 soc.cpu.instr_retirq
.sym 20236 soc.cpu.irq_mask[11]
.sym 20237 soc.cpu.cpu_state[2]
.sym 20238 soc.cpu.instr_maskirq
.sym 20239 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20244 soc.cpu.cpuregs_rs1[11]
.sym 20250 soc.cpu.cpuregs_rs1[12]
.sym 20254 soc.cpu.irq_mask[9]
.sym 20256 soc.cpu.irq_pending[9]
.sym 20260 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20261 soc.cpu.cpuregs_rs1[11]
.sym 20262 soc.cpu.instr_retirq
.sym 20263 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20266 soc.cpu.instr_timer
.sym 20267 soc.cpu.timer[7]
.sym 20268 soc.cpu.cpu_state[2]
.sym 20269 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20272 soc.cpu.timer[12]
.sym 20273 soc.cpu.instr_timer
.sym 20274 soc.cpu.instr_maskirq
.sym 20275 soc.cpu.irq_mask[12]
.sym 20278 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20279 soc.cpu.cpuregs_rs1[12]
.sym 20280 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20281 soc.cpu.instr_retirq
.sym 20282 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20283 CLK$SB_IO_IN_$glb_clk
.sym 20284 resetn_SB_LUT4_I3_O_$glb_sr
.sym 20285 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20286 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 20287 soc.cpu.irq_mask[15]
.sym 20288 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 20289 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20290 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20291 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 20292 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20293 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 20295 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20297 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20298 soc.cpu.cpu_state[3]
.sym 20299 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20301 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20302 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1_SB_LUT4_O_I0
.sym 20303 soc.cpu.irq_mask[12]
.sym 20304 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 20305 soc.cpu.cpu_state[3]
.sym 20307 soc.cpu.irq_mask[6]
.sym 20308 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 20309 soc.cpu.cpuregs_rs1[28]
.sym 20311 soc.cpu.irq_state[1]
.sym 20312 soc.cpu.cpuregs_rs1[17]
.sym 20313 soc.cpu.irq_pending[9]
.sym 20314 soc.cpu.cpuregs_rs1[26]
.sym 20315 soc.cpu.cpuregs_rs1[10]
.sym 20316 soc.cpu.cpuregs_wrdata[4]
.sym 20317 soc.cpu.cpuregs_rs1[15]
.sym 20318 soc.cpu.cpuregs_rs1[18]
.sym 20319 soc.cpu.cpuregs_rs1[14]
.sym 20320 soc.cpu.reg_pc[6]
.sym 20328 soc.cpu.cpuregs_rs1[15]
.sym 20329 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20330 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 20331 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 20332 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 20333 soc.cpu.cpuregs_rs1[10]
.sym 20335 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 20336 soc.cpu.cpuregs_rs1[17]
.sym 20338 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 20339 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 20340 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 20341 soc.cpu.cpu_state[2]
.sym 20343 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 20344 soc.cpu.instr_retirq
.sym 20345 soc.cpu.cpuregs_rs1[14]
.sym 20347 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 20348 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20350 soc.cpu.timer[10]
.sym 20351 soc.cpu.instr_timer
.sym 20352 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20353 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 20354 soc.cpu.cpuregs_rs1[23]
.sym 20355 soc.cpu.cpuregs_rs1[12]
.sym 20359 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 20360 soc.cpu.cpuregs_rs1[10]
.sym 20361 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 20362 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 20365 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 20366 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 20367 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 20368 soc.cpu.cpuregs_rs1[15]
.sym 20371 soc.cpu.instr_retirq
.sym 20372 soc.cpu.cpuregs_rs1[10]
.sym 20373 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20374 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20377 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20378 soc.cpu.instr_timer
.sym 20379 soc.cpu.timer[10]
.sym 20380 soc.cpu.cpu_state[2]
.sym 20383 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 20384 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 20385 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 20386 soc.cpu.cpuregs_rs1[14]
.sym 20389 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 20390 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 20391 soc.cpu.cpuregs_rs1[23]
.sym 20392 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 20395 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 20396 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 20397 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 20398 soc.cpu.cpuregs_rs1[17]
.sym 20401 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 20402 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 20403 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 20404 soc.cpu.cpuregs_rs1[12]
.sym 20406 CLK$SB_IO_IN_$glb_clk
.sym 20407 resetn_SB_LUT4_I3_O_$glb_sr
.sym 20409 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0
.sym 20410 soc.cpu.cpuregs_rs1[21]
.sym 20411 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 20412 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 20413 soc.cpu.irq_pending[0]
.sym 20414 soc.cpu.cpuregs_rs1[28]
.sym 20415 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 20417 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20420 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20421 soc.cpu.irq_pending[13]
.sym 20423 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20424 soc.cpu.reg_pc[25]
.sym 20427 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20428 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 20429 soc.cpu.cpuregs_wrdata[29]
.sym 20430 soc.cpu.reg_pc[30]
.sym 20431 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 20432 soc.cpu.cpuregs_rs1[6]
.sym 20434 soc.cpu.cpuregs_rs1[11]
.sym 20435 soc.cpu.irq_pending[6]
.sym 20436 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20437 soc.cpu.instr_timer
.sym 20438 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20440 soc.cpu.pcpi_rs1[10]
.sym 20441 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20442 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 20443 soc.cpu.cpuregs_wrdata[2]
.sym 20450 soc.cpu.cpuregs_rs1[6]
.sym 20451 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20453 soc.cpu.timer[14]
.sym 20458 soc.cpu.irq_mask[14]
.sym 20460 soc.cpu.instr_maskirq
.sym 20461 soc.cpu.instr_timer
.sym 20463 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 20464 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20467 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20468 soc.cpu.instr_maskirq
.sym 20471 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20472 soc.cpu.instr_retirq
.sym 20473 soc.cpu.irq_pending[9]
.sym 20474 soc.cpu.cpuregs_rs1[8]
.sym 20475 soc.cpu.cpuregs_rs1[10]
.sym 20479 soc.cpu.cpuregs_rs1[14]
.sym 20480 soc.cpu.irq_mask[10]
.sym 20483 soc.cpu.cpuregs_rs1[6]
.sym 20488 soc.cpu.cpuregs_rs1[14]
.sym 20494 soc.cpu.irq_mask[14]
.sym 20495 soc.cpu.instr_maskirq
.sym 20496 soc.cpu.timer[14]
.sym 20497 soc.cpu.instr_timer
.sym 20501 soc.cpu.instr_maskirq
.sym 20503 soc.cpu.irq_mask[10]
.sym 20507 soc.cpu.irq_pending[9]
.sym 20508 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20509 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 20512 soc.cpu.cpuregs_rs1[14]
.sym 20513 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 20514 soc.cpu.instr_retirq
.sym 20515 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 20519 soc.cpu.instr_retirq
.sym 20520 soc.cpu.cpuregs_rs1[8]
.sym 20524 soc.cpu.cpuregs_rs1[10]
.sym 20528 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 20529 CLK$SB_IO_IN_$glb_clk
.sym 20530 resetn_SB_LUT4_I3_O_$glb_sr
.sym 20531 soc.cpu.cpuregs_rs1[24]
.sym 20532 soc.cpu.cpuregs_rs1[17]
.sym 20533 soc.cpu.cpuregs_rs1[26]
.sym 20534 soc.cpu.irq_pending[8]
.sym 20535 soc.cpu.cpuregs_rs1[18]
.sym 20536 soc.cpu.irq_pending[10]
.sym 20537 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20538 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 20539 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0
.sym 20542 soc.cpu.pcpi_rs1[2]
.sym 20543 soc.cpu.cpuregs_rs1[5]
.sym 20544 soc.cpu.pcpi_rs1[25]
.sym 20545 soc.cpu.cpu_state[2]
.sym 20546 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 20547 soc.cpu.irq_mask[14]
.sym 20548 soc.cpu.decoded_imm[0]
.sym 20549 soc.cpu.cpu_state[4]
.sym 20550 soc.cpu.cpuregs_rs1[25]
.sym 20551 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 20552 resetn
.sym 20553 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 20554 soc.cpu.cpuregs_rs1[21]
.sym 20555 soc.cpu.pcpi_rs1[11]
.sym 20556 soc.cpu.cpuregs_wrdata[9]
.sym 20557 soc.cpu.reg_pc[17]
.sym 20558 soc.cpu.instr_retirq
.sym 20559 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 20560 soc.cpu.cpuregs_rs1[8]
.sym 20561 soc.cpu.cpuregs_rs1[23]
.sym 20562 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 20563 soc.cpu.decoded_imm[21]
.sym 20564 soc.cpu.cpuregs_rs1[22]
.sym 20565 soc.cpu.instr_rdinstr
.sym 20566 soc.cpu.irq_pending[14]
.sym 20572 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20573 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20575 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 20576 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20577 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 20580 soc.cpu.instr_jal
.sym 20581 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20583 soc.cpu.cpu_state[2]
.sym 20584 soc.cpu.cpu_state[3]
.sym 20585 soc.cpu.irq_pending[9]
.sym 20586 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20587 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20588 soc.cpu.cpu_state[4]
.sym 20589 soc.cpu.cpu_state[4]
.sym 20590 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20591 soc.cpu.irq_pending[2]
.sym 20592 soc.cpu.decoded_imm_j[21]
.sym 20593 soc.cpu.pcpi_rs1[6]
.sym 20594 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20595 soc.cpu.irq_pending[6]
.sym 20596 soc.cpu.irq_pending[1]
.sym 20597 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20599 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 20600 soc.cpu.pcpi_rs1[10]
.sym 20601 soc.cpu.irq_pending[10]
.sym 20603 soc.cpu.pcpi_rs1[2]
.sym 20605 soc.cpu.decoded_imm_j[21]
.sym 20606 soc.cpu.instr_jal
.sym 20607 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20608 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 20611 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 20612 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20613 soc.cpu.irq_pending[6]
.sym 20617 soc.cpu.irq_pending[10]
.sym 20618 soc.cpu.irq_pending[2]
.sym 20619 soc.cpu.irq_pending[9]
.sym 20620 soc.cpu.irq_pending[1]
.sym 20623 soc.cpu.cpu_state[3]
.sym 20624 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20625 soc.cpu.cpu_state[4]
.sym 20626 soc.cpu.pcpi_rs1[2]
.sym 20629 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20630 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20631 soc.cpu.cpu_state[2]
.sym 20635 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 20636 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20637 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 20638 soc.cpu.irq_pending[10]
.sym 20641 soc.cpu.cpu_state[4]
.sym 20642 soc.cpu.cpu_state[3]
.sym 20643 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20644 soc.cpu.pcpi_rs1[10]
.sym 20647 soc.cpu.cpu_state[3]
.sym 20648 soc.cpu.cpu_state[4]
.sym 20649 soc.cpu.pcpi_rs1[6]
.sym 20650 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 20651 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 20652 CLK$SB_IO_IN_$glb_clk
.sym 20653 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 20654 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 20655 soc.cpu.cpuregs_rs1[23]
.sym 20656 soc.cpu.instr_timer
.sym 20657 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 20658 soc.cpu.instr_maskirq
.sym 20659 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 20660 soc.cpu.cpuregs_rs1[20]
.sym 20661 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 20662 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1
.sym 20666 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20667 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20669 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 20670 soc.cpu.instr_retirq
.sym 20671 soc.cpu.cpuregs.wen
.sym 20672 soc.cpu.latched_branch
.sym 20673 soc.cpu.cpuregs_rs1[24]
.sym 20674 soc.cpu.irq_mask[8]
.sym 20676 soc.cpu.irq_state[0]
.sym 20677 soc.cpu.irq_state[1]
.sym 20678 soc.cpu.cpuregs_rs1[26]
.sym 20679 soc.cpu.instr_maskirq
.sym 20680 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 20681 soc.cpu.mem_rdata_q[20]
.sym 20682 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 20683 soc.cpu.pcpi_rs1[20]
.sym 20684 soc.cpu.cpuregs_rs1[1]
.sym 20685 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 20686 soc.cpu.cpuregs_rs1[19]
.sym 20687 soc.cpu.pcpi_rs1[24]
.sym 20688 soc.cpu.mem_rdata_q[21]
.sym 20689 soc.cpu.cpuregs_rs1[27]
.sym 20695 soc.cpu.cpuregs_rs1[24]
.sym 20696 soc.cpu.cpuregs_wrdata[26]
.sym 20697 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 20698 soc.cpu.instr_lui
.sym 20699 soc.cpu.cpuregs_wrdata[29]
.sym 20700 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 20704 soc.cpu.cpuregs_rs1[17]
.sym 20705 soc.cpu.cpuregs_wrdata[24]
.sym 20706 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 20707 soc.cpu.reg_pc[24]
.sym 20709 soc.cpu.is_lui_auipc_jal
.sym 20711 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 20713 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 20714 soc.cpu.cpuregs_wrdata[30]
.sym 20717 soc.cpu.reg_pc[17]
.sym 20721 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 20722 soc.cpu.is_lui_auipc_jal
.sym 20725 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 20729 soc.cpu.cpuregs_wrdata[30]
.sym 20734 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 20735 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 20736 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 20737 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 20742 soc.cpu.cpuregs_wrdata[29]
.sym 20746 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 20747 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 20748 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 20749 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 20752 soc.cpu.cpuregs_rs1[17]
.sym 20753 soc.cpu.is_lui_auipc_jal
.sym 20754 soc.cpu.reg_pc[17]
.sym 20755 soc.cpu.instr_lui
.sym 20758 soc.cpu.reg_pc[24]
.sym 20759 soc.cpu.cpuregs_rs1[24]
.sym 20760 soc.cpu.instr_lui
.sym 20761 soc.cpu.is_lui_auipc_jal
.sym 20767 soc.cpu.cpuregs_wrdata[24]
.sym 20772 soc.cpu.cpuregs_wrdata[26]
.sym 20775 CLK$SB_IO_IN_$glb_clk
.sym 20777 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 20778 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 20779 soc.cpu.cpuregs_rs1[19]
.sym 20780 soc.cpu.cpuregs_rs1[16]
.sym 20781 soc.cpu.cpuregs_rs1[22]
.sym 20782 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20783 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20784 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 20785 soc.cpu.pcpi_rs1[29]
.sym 20787 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20788 soc.cpu.pcpi_rs1[29]
.sym 20789 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 20790 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 20791 soc.cpu.alu_out_q[0]
.sym 20792 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 20793 soc.cpu.pcpi_rs1[8]
.sym 20794 soc.cpu.instr_lui
.sym 20795 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 20797 soc.cpu.cpu_state[3]
.sym 20798 soc.cpu.reg_pc[27]
.sym 20799 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20800 soc.cpu.instr_timer
.sym 20801 soc.cpu.cpuregs_rs1[15]
.sym 20802 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 20803 soc.cpu.reg_pc[26]
.sym 20804 soc.cpu.cpuregs_wrdata[4]
.sym 20805 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 20806 soc.cpu.cpuregs_rs1[10]
.sym 20807 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 20808 soc.cpu.pcpi_rs1[6]
.sym 20809 soc.cpu.cpuregs_wrdata[4]
.sym 20810 soc.cpu.cpuregs_rs1[14]
.sym 20812 soc.cpu.reg_pc[6]
.sym 20818 soc.cpu.cpuregs_rs1[25]
.sym 20823 soc.cpu.is_lui_auipc_jal
.sym 20826 soc.cpu.reg_pc[25]
.sym 20827 soc.cpu.cpu_state[4]
.sym 20828 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20829 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 20832 soc.cpu.cpuregs_rs1[20]
.sym 20833 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 20834 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 20836 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 20837 soc.cpu.cpu_state[3]
.sym 20838 soc.cpu.is_lui_auipc_jal
.sym 20839 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20840 soc.cpu.instr_lui
.sym 20841 soc.cpu.mem_rdata_q[20]
.sym 20843 soc.cpu.instr_lui
.sym 20844 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 20845 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 20846 soc.cpu.reg_pc[20]
.sym 20848 soc.cpu.mem_rdata_q[21]
.sym 20849 soc.cpu.pcpi_rs1[29]
.sym 20851 soc.cpu.pcpi_rs1[29]
.sym 20852 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20853 soc.cpu.cpu_state[4]
.sym 20854 soc.cpu.cpu_state[3]
.sym 20857 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 20859 soc.cpu.mem_rdata_q[21]
.sym 20860 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 20863 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 20864 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 20866 soc.cpu.mem_rdata_q[21]
.sym 20869 soc.cpu.is_lui_auipc_jal
.sym 20870 soc.cpu.cpuregs_rs1[25]
.sym 20871 soc.cpu.reg_pc[25]
.sym 20872 soc.cpu.instr_lui
.sym 20875 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 20876 soc.cpu.mem_rdata_q[20]
.sym 20877 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 20878 soc.cpu.mem_rdata_q[21]
.sym 20881 soc.cpu.mem_rdata_q[20]
.sym 20882 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 20883 soc.cpu.mem_rdata_q[21]
.sym 20884 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 20887 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 20888 soc.cpu.mem_rdata_q[21]
.sym 20889 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 20893 soc.cpu.cpuregs_rs1[20]
.sym 20894 soc.cpu.is_lui_auipc_jal
.sym 20895 soc.cpu.reg_pc[20]
.sym 20896 soc.cpu.instr_lui
.sym 20897 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 20898 CLK$SB_IO_IN_$glb_clk
.sym 20900 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 20901 soc.cpu.cpuregs_rs1[13]
.sym 20902 soc.cpu.cpuregs_rs1[4]
.sym 20903 soc.cpu.cpuregs_rs1[31]
.sym 20904 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20905 soc.cpu.cpuregs_rs1[7]
.sym 20906 soc.cpu.cpuregs_rs1[15]
.sym 20907 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20908 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 20911 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20912 soc.cpu.cpuregs_wrdata[19]
.sym 20913 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 20915 soc.cpu.cpuregs_rs1[16]
.sym 20917 soc.cpu.cpuregs.wen
.sym 20918 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 20919 soc.cpu.is_lui_auipc_jal
.sym 20921 soc.cpu.pcpi_rs1[17]
.sym 20922 soc.cpu.decoded_imm[18]
.sym 20924 soc.cpu.cpuregs_rs1[8]
.sym 20925 soc.cpu.instr_lui
.sym 20926 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20927 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 20928 soc.cpu.cpuregs_rs1[6]
.sym 20929 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 20930 soc.cpu.cpuregs_rs1[11]
.sym 20931 soc.cpu.pcpi_rs1[10]
.sym 20932 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 20933 soc.cpu.cpuregs_wrdata[1]
.sym 20934 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 20935 soc.cpu.cpuregs_wrdata[2]
.sym 20941 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 20943 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 20944 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 20947 soc.cpu.cpuregs_rs1[5]
.sym 20949 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 20950 soc.cpu.reg_pc[4]
.sym 20952 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 20953 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 20954 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 20955 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 20956 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 20957 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 20958 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 20959 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 20960 soc.cpu.instr_lui
.sym 20961 soc.cpu.is_lui_auipc_jal
.sym 20962 soc.cpu.reg_pc[5]
.sym 20964 soc.cpu.reg_pc[27]
.sym 20965 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 20967 soc.cpu.cpuregs_rs1[4]
.sym 20969 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 20972 soc.cpu.cpuregs_rs1[27]
.sym 20974 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 20975 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 20976 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 20977 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 20980 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 20981 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 20982 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 20983 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 20986 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 20987 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 20988 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 20989 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 20992 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 20993 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 20994 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 20995 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 20998 soc.cpu.is_lui_auipc_jal
.sym 20999 soc.cpu.instr_lui
.sym 21000 soc.cpu.cpuregs_rs1[5]
.sym 21001 soc.cpu.reg_pc[5]
.sym 21004 soc.cpu.instr_lui
.sym 21005 soc.cpu.is_lui_auipc_jal
.sym 21006 soc.cpu.reg_pc[27]
.sym 21007 soc.cpu.cpuregs_rs1[27]
.sym 21010 soc.cpu.reg_pc[4]
.sym 21011 soc.cpu.instr_lui
.sym 21012 soc.cpu.is_lui_auipc_jal
.sym 21013 soc.cpu.cpuregs_rs1[4]
.sym 21016 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 21017 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 21018 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 21019 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 21023 soc.cpu.cpuregs_rs1[6]
.sym 21024 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 21025 soc.cpu.cpuregs_rs1[10]
.sym 21026 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 21027 soc.cpu.cpuregs_rs1[14]
.sym 21028 soc.cpu.cpuregs_rs1[3]
.sym 21029 soc.cpu.cpuregs_rs1[8]
.sym 21030 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21031 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 21034 soc.cpu.mem_rdata_q[24]
.sym 21035 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 21036 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21037 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 21038 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 21040 $PACKER_VCC_NET
.sym 21041 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 21042 $PACKER_VCC_NET
.sym 21043 soc.cpu.cpu_state[4]
.sym 21044 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21047 soc.cpu.is_lui_auipc_jal
.sym 21048 soc.cpu.cpuregs_wrdata[9]
.sym 21050 soc.cpu.latched_is_lb
.sym 21052 soc.cpu.cpuregs_rs1[8]
.sym 21053 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 21054 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 21055 soc.cpu.decoded_imm[21]
.sym 21057 soc.cpu.instr_retirq
.sym 21058 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 21065 soc.cpu.instr_lui
.sym 21066 soc.cpu.instr_jal
.sym 21067 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 21068 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21069 soc.cpu.mem_rdata_q[26]
.sym 21070 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 21071 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21073 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 21075 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 21078 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 21079 soc.cpu.decoded_imm_j[14]
.sym 21080 soc.cpu.cpuregs_rs1[6]
.sym 21081 soc.cpu.mem_rdata_q[25]
.sym 21082 soc.cpu.reg_pc[6]
.sym 21084 soc.cpu.cpuregs_rs1[14]
.sym 21086 soc.cpu.reg_pc[14]
.sym 21087 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21088 soc.cpu.is_lui_auipc_jal
.sym 21091 soc.cpu.mem_rdata_q[27]
.sym 21092 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 21094 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 21095 soc.cpu.mem_rdata_q[24]
.sym 21097 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21098 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21103 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 21105 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 21109 soc.cpu.reg_pc[6]
.sym 21110 soc.cpu.instr_lui
.sym 21111 soc.cpu.cpuregs_rs1[6]
.sym 21112 soc.cpu.is_lui_auipc_jal
.sym 21115 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 21116 soc.cpu.instr_jal
.sym 21117 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 21118 soc.cpu.decoded_imm_j[14]
.sym 21121 soc.cpu.mem_rdata_q[27]
.sym 21122 soc.cpu.mem_rdata_q[26]
.sym 21123 soc.cpu.mem_rdata_q[24]
.sym 21124 soc.cpu.mem_rdata_q[25]
.sym 21127 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 21128 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 21129 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 21130 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 21133 soc.cpu.reg_pc[14]
.sym 21134 soc.cpu.instr_lui
.sym 21135 soc.cpu.cpuregs_rs1[14]
.sym 21136 soc.cpu.is_lui_auipc_jal
.sym 21139 soc.cpu.mem_rdata_q[25]
.sym 21140 soc.cpu.mem_rdata_q[27]
.sym 21141 soc.cpu.mem_rdata_q[26]
.sym 21142 soc.cpu.mem_rdata_q[24]
.sym 21143 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 21144 CLK$SB_IO_IN_$glb_clk
.sym 21145 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 21146 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 21147 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 21148 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 21149 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 21150 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 21151 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 21152 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 21153 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 21154 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 21156 soc.cpu.pcpi_rs1[25]
.sym 21157 soc.cpu.pcpi_rs1[14]
.sym 21159 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 21160 soc.cpu.pcpi_rs1[9]
.sym 21161 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 21162 soc.cpu.cpuregs.wen
.sym 21163 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 21164 soc.cpu.pcpi_rs1[13]
.sym 21165 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 21166 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 21167 soc.cpu.decoded_imm_j[14]
.sym 21168 soc.cpu.pcpi_rs1[20]
.sym 21169 soc.cpu.instr_retirq
.sym 21170 soc.cpu.instr_jal
.sym 21171 soc.cpu.pcpi_rs1[26]
.sym 21172 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 21173 soc.cpu.mem_rdata_q[14]
.sym 21174 soc.cpu.pcpi_rs1[24]
.sym 21175 soc.cpu.pcpi_rs1[20]
.sym 21176 soc.cpu.cpu_state[2]
.sym 21178 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 21179 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21180 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 21181 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 21189 soc.cpu.mem_rdata_q[14]
.sym 21193 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 21203 soc.cpu.cpuregs_wrdata[1]
.sym 21205 soc.cpu.cpuregs_wrdata[2]
.sym 21206 soc.cpu.mem_rdata_q[31]
.sym 21207 soc.cpu.is_sb_sh_sw
.sym 21208 soc.cpu.cpuregs_wrdata[9]
.sym 21211 soc.cpu.cpuregs_wrdata[0]
.sym 21215 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21217 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 21221 soc.cpu.cpuregs_wrdata[9]
.sym 21229 soc.cpu.cpuregs_wrdata[1]
.sym 21238 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 21240 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 21241 soc.cpu.mem_rdata_q[14]
.sym 21244 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 21246 soc.cpu.is_sb_sh_sw
.sym 21247 soc.cpu.mem_rdata_q[31]
.sym 21257 soc.cpu.cpuregs_wrdata[0]
.sym 21265 soc.cpu.cpuregs_wrdata[2]
.sym 21267 CLK$SB_IO_IN_$glb_clk
.sym 21269 soc.cpu.decoded_imm[6]
.sym 21270 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 21271 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 21272 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 21273 soc.cpu.decoded_imm[30]
.sym 21275 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 21276 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 21278 soc.cpu.decoded_imm_j[7]
.sym 21282 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 21283 soc.cpu.instr_lui
.sym 21285 soc.cpu.instr_jal
.sym 21286 soc.cpu.pcpi_rs1[25]
.sym 21287 soc.cpu.instr_lui
.sym 21288 soc.cpu.pcpi_rs1[14]
.sym 21289 soc.cpu.pcpi_rs1[15]
.sym 21290 soc.cpu.latched_is_lh
.sym 21291 soc.cpu.cpuregs_wrdata[8]
.sym 21293 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 21295 soc.cpu.decoded_imm[14]
.sym 21297 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 21298 soc.cpu.pcpi_rs1[23]
.sym 21299 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 21301 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 21302 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 21303 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 21304 soc.cpu.pcpi_rs1[6]
.sym 21311 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21312 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21314 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21315 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 21320 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21322 soc.cpu.pcpi_rs1[0]
.sym 21323 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21327 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 21330 soc.cpu.pcpi_rs1[13]
.sym 21331 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21333 soc.cpu.pcpi_rs1[5]
.sym 21335 soc.cpu.pcpi_rs1[16]
.sym 21336 soc.cpu.cpu_state[2]
.sym 21337 soc.cpu.pcpi_rs1[2]
.sym 21338 soc.cpu.pcpi_rs1[21]
.sym 21340 soc.cpu.pcpi_rs1[18]
.sym 21341 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21346 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 21349 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21350 soc.cpu.pcpi_rs1[16]
.sym 21351 soc.cpu.pcpi_rs1[18]
.sym 21352 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21361 soc.cpu.pcpi_rs1[5]
.sym 21362 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21363 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21364 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21367 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21368 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21369 soc.cpu.pcpi_rs1[13]
.sym 21370 soc.cpu.pcpi_rs1[21]
.sym 21373 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21375 soc.cpu.pcpi_rs1[0]
.sym 21376 soc.cpu.pcpi_rs1[2]
.sym 21379 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21380 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 21381 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21382 soc.cpu.cpu_state[2]
.sym 21390 CLK$SB_IO_IN_$glb_clk
.sym 21393 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 21394 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 21395 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 21396 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 21397 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 21398 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 21399 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 21400 soc.cpu.decoded_imm_j[6]
.sym 21402 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21403 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21404 soc.cpu.latched_is_lh
.sym 21407 soc.cpu.mem_do_prefetch
.sym 21408 soc.cpu.cpuregs.wen
.sym 21409 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 21411 soc.cpu.decoded_imm[6]
.sym 21412 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 21413 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 21415 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 21416 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 21417 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21418 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 21419 soc.cpu.pcpi_rs1[5]
.sym 21420 soc.cpu.pcpi_rs1[2]
.sym 21421 soc.cpu.pcpi_rs1[13]
.sym 21422 soc.cpu.pcpi_rs1[4]
.sym 21423 soc.cpu.decoded_imm[18]
.sym 21425 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 21426 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21427 soc.cpu.pcpi_rs1[10]
.sym 21437 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21438 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 21439 soc.cpu.pcpi_rs1[15]
.sym 21441 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21442 soc.cpu.pcpi_rs1[13]
.sym 21444 soc.cpu.cpu_state[2]
.sym 21445 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21446 soc.cpu.pcpi_rs1[12]
.sym 21449 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21450 soc.cpu.pcpi_rs1[21]
.sym 21451 soc.cpu.pcpi_rs1[10]
.sym 21452 soc.cpu.instr_jal
.sym 21454 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21455 soc.cpu.pcpi_rs1[24]
.sym 21457 soc.cpu.pcpi_rs1[16]
.sym 21458 soc.cpu.pcpi_rs1[19]
.sym 21459 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21460 soc.cpu.pcpi_rs1[18]
.sym 21461 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21462 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21463 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 21464 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21466 soc.cpu.pcpi_rs1[15]
.sym 21467 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21468 soc.cpu.pcpi_rs1[13]
.sym 21469 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21472 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 21473 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21474 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21475 soc.cpu.cpu_state[2]
.sym 21478 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21479 soc.cpu.pcpi_rs1[16]
.sym 21480 soc.cpu.pcpi_rs1[24]
.sym 21481 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21484 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21485 soc.cpu.pcpi_rs1[10]
.sym 21486 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21487 soc.cpu.pcpi_rs1[12]
.sym 21490 soc.cpu.pcpi_rs1[10]
.sym 21491 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21492 soc.cpu.pcpi_rs1[18]
.sym 21493 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 21496 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 21498 soc.cpu.instr_jal
.sym 21502 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21503 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21504 soc.cpu.cpu_state[2]
.sym 21505 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 21508 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21509 soc.cpu.pcpi_rs1[19]
.sym 21510 soc.cpu.pcpi_rs1[21]
.sym 21511 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 21515 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 21516 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 21517 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 21518 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 21519 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 21520 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 21521 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 21522 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 21527 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 21528 soc.cpu.pcpi_rs1[7]
.sym 21533 soc.cpu.is_sb_sh_sw
.sym 21534 soc.cpu.decoded_imm[0]
.sym 21536 soc.cpu.mem_la_wdata[1]
.sym 21539 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21540 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21541 soc.cpu.pcpi_rs1[9]
.sym 21542 soc.cpu.latched_is_lb
.sym 21543 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 21544 soc.cpu.decoded_imm[25]
.sym 21546 soc.cpu.cpu_state[6]
.sym 21547 soc.cpu.decoded_imm[21]
.sym 21548 soc.cpu.decoded_imm[17]
.sym 21549 soc.cpu.decoded_imm[23]
.sym 21556 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 21557 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 21563 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 21564 soc.cpu.pcpi_rs1[14]
.sym 21565 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21568 soc.cpu.pcpi_rs1[20]
.sym 21569 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21570 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 21573 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 21574 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21575 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 21576 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 21577 soc.cpu.pcpi_rs1[9]
.sym 21578 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 21580 soc.cpu.cpu_state[4]
.sym 21581 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21582 soc.cpu.cpu_state[2]
.sym 21583 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21584 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21585 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21586 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 21587 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 21589 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 21590 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 21591 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21592 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 21595 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 21596 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 21597 soc.cpu.cpu_state[2]
.sym 21598 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21607 soc.cpu.pcpi_rs1[20]
.sym 21608 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21609 soc.cpu.cpu_state[4]
.sym 21610 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21613 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 21614 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 21615 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21616 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 21619 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 21620 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21621 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 21622 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 21625 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21626 soc.cpu.pcpi_rs1[14]
.sym 21627 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21628 soc.cpu.cpu_state[4]
.sym 21631 soc.cpu.pcpi_rs1[9]
.sym 21632 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21633 soc.cpu.cpu_state[4]
.sym 21634 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21635 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21636 CLK$SB_IO_IN_$glb_clk
.sym 21638 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 21639 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 21640 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 21641 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 21642 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 21643 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 21644 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 21645 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 21646 soc.cpu.pcpi_rs1[20]
.sym 21650 soc.cpu.pcpi_rs1[14]
.sym 21652 soc.cpu.pcpi_rs1[16]
.sym 21653 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 21654 soc.cpu.mem_do_rinst
.sym 21655 soc.cpu.decoded_imm[10]
.sym 21658 soc.cpu.instr_jalr
.sym 21660 soc.cpu.pcpi_rs1[20]
.sym 21662 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 21663 soc.cpu.pcpi_rs1[26]
.sym 21664 soc.cpu.decoded_imm[29]
.sym 21665 soc.cpu.pcpi_rs1[8]
.sym 21666 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 21667 soc.cpu.pcpi_rs1[20]
.sym 21668 soc.cpu.cpu_state[2]
.sym 21669 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 21670 soc.cpu.pcpi_rs1[24]
.sym 21671 soc.cpu.pcpi_rs1[22]
.sym 21672 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 21673 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 21682 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21683 soc.cpu.pcpi_rs1[21]
.sym 21685 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21686 soc.cpu.instr_lb
.sym 21687 soc.cpu.mem_rdata_q[29]
.sym 21688 soc.cpu.mem_rdata_q[28]
.sym 21689 soc.cpu.pcpi_rs1[27]
.sym 21690 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21691 soc.cpu.mem_rdata_q[25]
.sym 21693 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21694 soc.cpu.pcpi_rs1[17]
.sym 21695 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 21696 soc.cpu.latched_is_lh
.sym 21697 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 21699 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21700 soc.cpu.cpu_state[4]
.sym 21701 soc.cpu.mem_rdata_q[31]
.sym 21702 soc.cpu.latched_is_lb
.sym 21703 soc.cpu.instr_lh
.sym 21705 soc.cpu.mem_rdata_q[30]
.sym 21706 soc.cpu.cpu_state[6]
.sym 21708 soc.cpu.cpu_state[4]
.sym 21709 soc.cpu.mem_rdata_q[26]
.sym 21710 soc.cpu.mem_rdata_q[27]
.sym 21712 soc.cpu.mem_rdata_q[31]
.sym 21713 soc.cpu.mem_rdata_q[29]
.sym 21714 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21715 soc.cpu.mem_rdata_q[30]
.sym 21718 soc.cpu.instr_lh
.sym 21719 soc.cpu.cpu_state[6]
.sym 21720 soc.cpu.latched_is_lh
.sym 21721 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21724 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 21726 soc.cpu.cpu_state[6]
.sym 21730 soc.cpu.pcpi_rs1[27]
.sym 21731 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21732 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21733 soc.cpu.cpu_state[4]
.sym 21736 soc.cpu.mem_rdata_q[27]
.sym 21737 soc.cpu.mem_rdata_q[26]
.sym 21738 soc.cpu.mem_rdata_q[28]
.sym 21739 soc.cpu.mem_rdata_q[25]
.sym 21742 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21743 soc.cpu.pcpi_rs1[21]
.sym 21744 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21745 soc.cpu.cpu_state[4]
.sym 21748 soc.cpu.pcpi_rs1[17]
.sym 21749 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21750 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21751 soc.cpu.cpu_state[4]
.sym 21754 soc.cpu.instr_lb
.sym 21755 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 21756 soc.cpu.latched_is_lb
.sym 21757 soc.cpu.cpu_state[6]
.sym 21758 soc.cpu.latched_is_lb_SB_DFFESR_Q_E
.sym 21759 CLK$SB_IO_IN_$glb_clk
.sym 21760 resetn_SB_LUT4_I3_O_$glb_sr
.sym 21761 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 21762 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 21763 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 21764 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 21765 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 21766 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 21767 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 21768 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 21773 soc.cpu.mem_wordsize[2]
.sym 21774 soc.cpu.mem_rdata_q[28]
.sym 21775 soc.cpu.pcpi_rs1[1]
.sym 21776 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 21777 soc.cpu.decoded_imm[20]
.sym 21778 soc.cpu.pcpi_rs1[11]
.sym 21779 soc.cpu.mem_wordsize[1]
.sym 21780 soc.cpu.pcpi_rs1[14]
.sym 21781 soc.cpu.pcpi_rs1[15]
.sym 21782 soc.cpu.pcpi_rs2[27]
.sym 21783 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21784 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 21785 soc.cpu.pcpi_rs1[23]
.sym 21786 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 21787 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 21788 soc.cpu.pcpi_rs1[6]
.sym 21789 soc.cpu.pcpi_rs1[26]
.sym 21790 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 21791 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 21792 soc.cpu.pcpi_rs1[4]
.sym 21793 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 21794 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 21795 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 21796 soc.cpu.mem_rdata_q[27]
.sym 21802 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21804 soc.cpu.pcpi_rs1[29]
.sym 21805 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 21809 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21813 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21814 soc.cpu.pcpi_rs1[24]
.sym 21817 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21818 soc.cpu.cpu_state[4]
.sym 21820 soc.cpu.pcpi_rs1[28]
.sym 21821 soc.cpu.pcpi_rs1[3]
.sym 21822 soc.cpu.pcpi_rs1[22]
.sym 21824 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 21825 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 21826 soc.cpu.cpu_state[4]
.sym 21828 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 21829 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21832 soc.cpu.pcpi_rs1[23]
.sym 21837 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21838 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 21841 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21842 soc.cpu.cpu_state[4]
.sym 21843 soc.cpu.pcpi_rs1[24]
.sym 21844 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21847 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21848 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 21849 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 21850 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 21853 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21854 soc.cpu.pcpi_rs1[29]
.sym 21855 soc.cpu.cpu_state[4]
.sym 21856 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21859 soc.cpu.pcpi_rs1[22]
.sym 21860 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21861 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21862 soc.cpu.cpu_state[4]
.sym 21865 soc.cpu.pcpi_rs1[3]
.sym 21866 soc.cpu.cpu_state[4]
.sym 21867 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21868 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21871 soc.cpu.pcpi_rs1[28]
.sym 21872 soc.cpu.cpu_state[4]
.sym 21873 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21874 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21877 soc.cpu.pcpi_rs1[23]
.sym 21878 soc.cpu.cpu_state[4]
.sym 21879 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21880 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 21881 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21882 CLK$SB_IO_IN_$glb_clk
.sym 21884 soc.cpu.pcpi_rs1[26]
.sym 21885 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0
.sym 21886 soc.cpu.pcpi_rs1[28]
.sym 21887 soc.cpu.pcpi_rs1[3]
.sym 21888 soc.cpu.pcpi_rs1[22]
.sym 21889 soc.cpu.pcpi_rs1[10]
.sym 21890 soc.cpu.pcpi_rs1[23]
.sym 21891 soc.cpu.pcpi_rs1[5]
.sym 21892 LED_B$SB_IO_OUT
.sym 21895 LED_B$SB_IO_OUT
.sym 21896 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 21897 soc.cpu.mem_rdata_q[25]
.sym 21898 soc.cpu.pcpi_rs1[19]
.sym 21899 soc.cpu.pcpi_rs1[15]
.sym 21900 soc.cpu.pcpi_rs1[16]
.sym 21901 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 21902 soc.cpu.pcpi_rs1[27]
.sym 21903 soc.cpu.pcpi_rs1[15]
.sym 21905 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 21906 soc.cpu.pcpi_rs1[17]
.sym 21908 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 21909 soc.cpu.pcpi_rs1[27]
.sym 21910 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 21911 soc.cpu.pcpi_rs1[10]
.sym 21912 soc.cpu.pcpi_rs1[21]
.sym 21913 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 21914 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21915 soc.cpu.pcpi_rs1[5]
.sym 21916 soc.cpu.pcpi_rs1[2]
.sym 21917 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 21918 soc.cpu.pcpi_rs1[4]
.sym 21925 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 21926 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 21927 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 21928 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 21929 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 21930 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 21931 soc.cpu.mem_rdata_q[31]
.sym 21932 soc.cpu.mem_rdata_q[30]
.sym 21933 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21934 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 21935 soc.cpu.pcpi_rs1[0]
.sym 21936 soc.cpu.decoded_imm[0]
.sym 21938 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 21939 soc.cpu.mem_rdata_q[29]
.sym 21940 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 21941 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21943 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 21945 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0
.sym 21946 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 21947 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 21949 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 21950 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 21952 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 21953 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 21954 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 21956 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 21958 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0
.sym 21959 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21960 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 21961 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 21964 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 21965 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 21966 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21967 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 21970 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 21971 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 21972 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 21973 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21977 soc.cpu.decoded_imm[0]
.sym 21978 soc.cpu.pcpi_rs1[0]
.sym 21982 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 21983 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 21984 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 21985 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21988 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 21989 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 21990 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 21991 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 21994 soc.cpu.mem_rdata_q[31]
.sym 21995 soc.cpu.mem_rdata_q[29]
.sym 21996 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 21997 soc.cpu.mem_rdata_q[30]
.sym 22000 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 22001 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 22002 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 22003 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 22004 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 22005 CLK$SB_IO_IN_$glb_clk
.sym 22007 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 22008 soc.cpu.mem_la_wdata[0]
.sym 22009 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 22010 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 22011 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 22012 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 22013 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 22014 soc.cpu.mem_la_wdata[3]
.sym 22015 soc.cpu.pcpi_rs1[24]
.sym 22019 soc.cpu.pcpi_rs1[2]
.sym 22020 soc.cpu.pcpi_rs1[23]
.sym 22021 soc.cpu.pcpi_rs1[25]
.sym 22022 soc.cpu.pcpi_rs1[3]
.sym 22023 soc.cpu.mem_rdata_q[30]
.sym 22024 soc.cpu.pcpi_rs1[5]
.sym 22025 soc.cpu.pcpi_rs1[29]
.sym 22026 soc.cpu.pcpi_rs1[18]
.sym 22027 soc.cpu.mem_rdata_q[29]
.sym 22028 soc.cpu.mem_rdata_q[30]
.sym 22029 soc.cpu.pcpi_rs1[30]
.sym 22030 soc.cpu.pcpi_rs1[28]
.sym 22031 soc.cpu.pcpi_rs1[28]
.sym 22032 soc.cpu.pcpi_rs1[29]
.sym 22033 soc.cpu.pcpi_rs1[9]
.sym 22035 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 22036 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22037 soc.cpu.pcpi_rs1[10]
.sym 22038 soc.cpu.pcpi_rs1[25]
.sym 22039 soc.cpu.pcpi_rs1[23]
.sym 22040 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22041 soc.cpu.pcpi_rs1[5]
.sym 22042 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 22048 soc.cpu.pcpi_rs1[26]
.sym 22050 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22053 soc.cpu.pcpi_rs1[10]
.sym 22054 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22055 soc.cpu.pcpi_rs1[5]
.sym 22056 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22057 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22061 soc.cpu.cpu_state[2]
.sym 22062 soc.cpu.cpu_state[2]
.sym 22063 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22065 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 22066 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22067 soc.cpu.cpu_state[4]
.sym 22068 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22069 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22072 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22073 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22076 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22077 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22079 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22081 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22082 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 22083 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22084 soc.cpu.cpu_state[2]
.sym 22087 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 22088 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22089 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22090 soc.cpu.cpu_state[2]
.sym 22093 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22094 soc.cpu.cpu_state[2]
.sym 22095 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 22096 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 22099 soc.cpu.pcpi_rs1[10]
.sym 22100 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22101 soc.cpu.cpu_state[4]
.sym 22102 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22105 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22106 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22107 soc.cpu.pcpi_rs1[26]
.sym 22108 soc.cpu.cpu_state[4]
.sym 22111 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22112 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22113 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 22114 soc.cpu.cpu_state[2]
.sym 22117 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22118 soc.cpu.cpu_state[4]
.sym 22119 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 22120 soc.cpu.pcpi_rs1[5]
.sym 22123 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 22124 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22125 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22126 soc.cpu.cpu_state[2]
.sym 22130 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22131 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 22132 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 22133 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22134 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 22135 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 22136 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22137 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 22144 soc.cpu.pcpi_rs1[21]
.sym 22145 soc.cpu.instr_sub
.sym 22146 soc.cpu.pcpi_rs1[13]
.sym 22147 soc.cpu.mem_rdata_q[31]
.sym 22148 soc.cpu.is_alu_reg_imm
.sym 22150 soc.cpu.pcpi_rs1[1]
.sym 22151 soc.cpu.mem_la_wdata[0]
.sym 22154 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 22155 soc.cpu.is_slli_srli_srai
.sym 22156 soc.cpu.cpu_state[2]
.sym 22158 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22159 soc.cpu.pcpi_rs1[20]
.sym 22160 soc.cpu.pcpi_rs1[20]
.sym 22161 soc.cpu.pcpi_rs1[26]
.sym 22163 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22164 soc.cpu.pcpi_rs1[31]
.sym 22165 soc.cpu.cpu_state[2]
.sym 22172 soc.cpu.cpu_state[2]
.sym 22173 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22174 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22177 soc.cpu.pcpi_rs1[6]
.sym 22178 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 22179 soc.cpu.pcpi_rs1[1]
.sym 22180 soc.cpu.pcpi_rs1[7]
.sym 22181 soc.cpu.pcpi_rs1[10]
.sym 22182 soc.cpu.pcpi_rs1[8]
.sym 22183 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22184 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22185 soc.cpu.pcpi_rs1[5]
.sym 22186 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22188 soc.cpu.pcpi_rs1[2]
.sym 22189 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22190 soc.cpu.pcpi_rs1[4]
.sym 22192 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 22194 soc.cpu.pcpi_rs1[14]
.sym 22196 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22197 soc.cpu.pcpi_rs1[9]
.sym 22200 soc.cpu.pcpi_rs1[3]
.sym 22201 soc.cpu.pcpi_rs1[0]
.sym 22204 soc.cpu.pcpi_rs1[8]
.sym 22205 soc.cpu.pcpi_rs1[0]
.sym 22206 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22207 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22210 soc.cpu.pcpi_rs1[1]
.sym 22211 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22212 soc.cpu.pcpi_rs1[9]
.sym 22213 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 22216 soc.cpu.pcpi_rs1[7]
.sym 22217 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 22218 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22219 soc.cpu.pcpi_rs1[5]
.sym 22222 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 22223 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 22224 soc.cpu.cpu_state[2]
.sym 22225 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22228 soc.cpu.pcpi_rs1[3]
.sym 22229 soc.cpu.pcpi_rs1[5]
.sym 22230 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22231 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 22234 soc.cpu.pcpi_rs1[4]
.sym 22235 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22236 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 22237 soc.cpu.pcpi_rs1[6]
.sym 22240 soc.cpu.pcpi_rs1[6]
.sym 22241 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22242 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22243 soc.cpu.pcpi_rs1[14]
.sym 22246 soc.cpu.pcpi_rs1[2]
.sym 22247 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22248 soc.cpu.pcpi_rs1[10]
.sym 22249 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22253 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22254 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 22255 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22256 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 22257 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22258 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22259 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 22260 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22265 soc.cpu.pcpi_rs1[6]
.sym 22267 soc.cpu.pcpi_rs1[11]
.sym 22268 soc.cpu.pcpi_rs1[12]
.sym 22270 soc.cpu.pcpi_rs1[7]
.sym 22271 soc.cpu.pcpi_rs1[11]
.sym 22272 soc.cpu.pcpi_rs1[12]
.sym 22273 soc.cpu.pcpi_rs1[1]
.sym 22274 soc.cpu.pcpi_rs1[27]
.sym 22276 soc.cpu.pcpi_rs1[8]
.sym 22277 soc.cpu.pcpi_rs1[23]
.sym 22278 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 22281 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 22283 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 22285 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22286 soc.cpu.pcpi_rs1[26]
.sym 22297 soc.cpu.pcpi_rs1[26]
.sym 22298 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 22300 soc.cpu.pcpi_rs1[8]
.sym 22302 soc.cpu.pcpi_rs1[29]
.sym 22303 soc.cpu.pcpi_rs1[28]
.sym 22304 soc.cpu.pcpi_rs1[31]
.sym 22305 soc.cpu.pcpi_rs1[9]
.sym 22306 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22307 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22309 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22310 soc.cpu.pcpi_rs1[26]
.sym 22311 soc.cpu.pcpi_rs1[23]
.sym 22313 soc.cpu.pcpi_rs1[5]
.sym 22315 soc.cpu.pcpi_rs1[10]
.sym 22316 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 22317 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22318 soc.cpu.pcpi_rs1[13]
.sym 22319 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 22320 soc.cpu.pcpi_rs1[20]
.sym 22321 soc.cpu.pcpi_rs1[11]
.sym 22324 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 22325 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22327 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 22328 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22329 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 22330 soc.cpu.pcpi_rs1[26]
.sym 22333 soc.cpu.pcpi_rs1[31]
.sym 22334 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 22335 soc.cpu.pcpi_rs1[29]
.sym 22336 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22339 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22340 soc.cpu.pcpi_rs1[23]
.sym 22341 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22342 soc.cpu.pcpi_rs1[31]
.sym 22345 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22346 soc.cpu.pcpi_rs1[9]
.sym 22347 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 22348 soc.cpu.pcpi_rs1[11]
.sym 22351 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22352 soc.cpu.pcpi_rs1[5]
.sym 22353 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22354 soc.cpu.pcpi_rs1[13]
.sym 22357 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 22358 soc.cpu.pcpi_rs1[28]
.sym 22359 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22360 soc.cpu.pcpi_rs1[26]
.sym 22363 soc.cpu.pcpi_rs1[28]
.sym 22364 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22365 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22366 soc.cpu.pcpi_rs1[20]
.sym 22369 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 22370 soc.cpu.pcpi_rs1[8]
.sym 22371 soc.cpu.pcpi_rs1[10]
.sym 22372 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22376 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22377 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22378 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22379 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22380 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 22388 soc.cpu.pcpi_rs2[10]
.sym 22390 soc.cpu.pcpi_rs1[31]
.sym 22391 soc.cpu.pcpi_rs1[24]
.sym 22392 soc.cpu.pcpi_rs1[16]
.sym 22394 soc.cpu.pcpi_rs1[14]
.sym 22395 soc.cpu.pcpi_rs1[11]
.sym 22396 soc.cpu.pcpi_rs1[19]
.sym 22398 soc.cpu.pcpi_rs1[12]
.sym 22400 soc.cpu.pcpi_rs1[21]
.sym 22402 soc.cpu.pcpi_rs1[27]
.sym 22418 $PACKER_VCC_NET
.sym 22422 soc.cpu.pcpi_rs1[21]
.sym 22424 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 22425 soc.cpu.pcpi_rs1[29]
.sym 22426 soc.cpu.pcpi_rs1[0]
.sym 22431 soc.cpu.pcpi_rs1[26]
.sym 22433 soc.cpu.pcpi_rs1[24]
.sym 22437 soc.cpu.pcpi_rs1[23]
.sym 22443 soc.cpu.pcpi_rs1[25]
.sym 22444 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22446 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22448 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22450 soc.cpu.pcpi_rs1[0]
.sym 22451 $PACKER_VCC_NET
.sym 22452 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22462 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22463 soc.cpu.pcpi_rs1[29]
.sym 22464 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 22465 soc.cpu.pcpi_rs1[21]
.sym 22474 soc.cpu.pcpi_rs1[23]
.sym 22475 soc.cpu.pcpi_rs1[25]
.sym 22476 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22477 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 22480 soc.cpu.pcpi_rs1[26]
.sym 22481 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22482 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 22483 soc.cpu.pcpi_rs1[24]
.sym 22506 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22507 soc.cpu.mem_rdata_q[24]
.sym 22512 $PACKER_VCC_NET
.sym 22513 soc.cpu.pcpi_rs1[25]
.sym 22514 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22515 soc.cpu.pcpi_rs1[18]
.sym 22516 soc.cpu.pcpi_rs2[18]
.sym 22518 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22519 soc.cpu.pcpi_rs1[19]
.sym 22521 $PACKER_VCC_NET
.sym 22534 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 22632 soc.cpu.pcpi_rs2[24]
.sym 22635 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 22636 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 22637 soc.cpu.pcpi_rs1[29]
.sym 22667 LED_B$SB_IO_OUT
.sym 22687 LED_B$SB_IO_OUT
.sym 22697 P2_5$SB_IO_OUT
.sym 22706 P2_5$SB_IO_OUT
.sym 22733 soc.cpu.cpuregs_rs1[19]
.sym 22739 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 22740 soc.cpu.cpuregs_rs1[7]
.sym 22756 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 22862 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 22865 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 22876 P2_6$SB_IO_OUT
.sym 22880 soc.cpu.cpuregs_wrdata[29]
.sym 22909 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23020 soc.cpu.cpuregs_rs1[24]
.sym 23027 soc.cpu.irq_pending[24]
.sym 23030 soc.cpu.irq_state[1]
.sym 23038 soc.cpu.cpu_state[2]
.sym 23051 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23055 soc.cpu.count_cycle[15]
.sym 23063 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23065 soc.cpu.instr_rdinstr
.sym 23066 soc.cpu.count_instr[20]
.sym 23071 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 23081 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 23095 soc.cpu.count_instr[20]
.sym 23096 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23097 soc.cpu.instr_rdinstr
.sym 23098 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 23107 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23108 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 23109 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 23110 soc.cpu.count_cycle[15]
.sym 23142 soc.cpu.cpuregs_rs1[17]
.sym 23143 soc.cpu.cpuregs_rs1[21]
.sym 23146 iomem_addr[12]
.sym 23147 soc.ram_ready
.sym 23148 soc.cpu.irq_mask[26]
.sym 23151 soc.cpu.count_cycle[15]
.sym 23153 P2_5$SB_IO_OUT
.sym 23156 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 23157 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23158 soc.cpu.cpuregs_wrdata[29]
.sym 23159 soc.cpu.irq_mask[24]
.sym 23161 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23164 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 23166 soc.cpu.irq_pending[23]
.sym 23175 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 23177 soc.cpu.instr_maskirq
.sym 23178 soc.cpu.count_cycle[24]
.sym 23179 soc.cpu.instr_maskirq
.sym 23180 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 23182 soc.cpu.irq_pending[23]
.sym 23183 soc.cpu.irq_mask[19]
.sym 23184 soc.cpu.irq_pending[27]
.sym 23186 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23187 soc.cpu.irq_mask[17]
.sym 23190 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23194 soc.cpu.irq_mask[23]
.sym 23196 soc.cpu.irq_state[1]
.sym 23197 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23198 soc.cpu.cpu_state[2]
.sym 23203 soc.cpu.irq_mask[27]
.sym 23212 soc.cpu.irq_mask[23]
.sym 23213 soc.cpu.irq_pending[23]
.sym 23218 soc.cpu.cpu_state[2]
.sym 23219 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23220 soc.cpu.instr_maskirq
.sym 23221 soc.cpu.irq_mask[17]
.sym 23225 soc.cpu.irq_pending[27]
.sym 23226 soc.cpu.irq_mask[27]
.sym 23230 soc.cpu.instr_maskirq
.sym 23231 soc.cpu.irq_mask[19]
.sym 23232 soc.cpu.cpu_state[2]
.sym 23233 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23236 soc.cpu.count_cycle[24]
.sym 23237 soc.cpu.instr_maskirq
.sym 23238 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 23239 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23242 soc.cpu.irq_pending[27]
.sym 23243 soc.cpu.irq_state[1]
.sym 23245 soc.cpu.irq_mask[27]
.sym 23252 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 23253 CLK$SB_IO_IN_$glb_clk
.sym 23254 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23265 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 23273 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 23277 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23281 soc.cpu.cpuregs_wrdata[17]
.sym 23282 soc.cpu.irq_pending[27]
.sym 23283 soc.cpu.irq_mask[17]
.sym 23285 soc.cpu.irq_mask[25]
.sym 23290 soc.cpu.irq_state[0]
.sym 23296 soc.cpu.cpuregs_rs1[25]
.sym 23297 soc.cpu.irq_pending[23]
.sym 23302 soc.cpu.instr_maskirq
.sym 23307 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23315 soc.cpu.cpuregs_rs1[19]
.sym 23317 soc.cpu.cpuregs_rs1[17]
.sym 23319 soc.cpu.irq_mask[25]
.sym 23326 soc.cpu.irq_mask[23]
.sym 23335 soc.cpu.irq_mask[25]
.sym 23336 soc.cpu.instr_maskirq
.sym 23344 soc.cpu.cpuregs_rs1[19]
.sym 23354 soc.cpu.irq_pending[23]
.sym 23356 soc.cpu.irq_mask[23]
.sym 23366 soc.cpu.cpuregs_rs1[17]
.sym 23372 soc.cpu.cpuregs_rs1[25]
.sym 23375 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23376 CLK$SB_IO_IN_$glb_clk
.sym 23377 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23388 soc.cpu.irq_pending[8]
.sym 23389 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 23390 soc.cpu.cpuregs_rs1[25]
.sym 23392 iomem_addr[16]
.sym 23394 soc.cpu.irq_mask[18]
.sym 23397 resetn
.sym 23398 soc.cpu.instr_maskirq
.sym 23400 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 23405 soc.cpu.cpuregs_wrdata[30]
.sym 23407 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23408 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 23409 soc.cpu.irq_state[1]
.sym 23411 soc.cpu.cpuregs_wrdata[25]
.sym 23419 soc.cpu.instr_retirq
.sym 23420 soc.cpu.cpuregs_rs1[18]
.sym 23422 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23423 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 23424 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23425 soc.cpu.irq_mask[18]
.sym 23427 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23428 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23429 soc.cpu.instr_timer
.sym 23431 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23435 soc.cpu.cpuregs_rs1[22]
.sym 23438 soc.cpu.instr_maskirq
.sym 23440 soc.cpu.cpuregs_rs1[25]
.sym 23441 soc.cpu.instr_retirq
.sym 23442 soc.cpu.irq_mask[22]
.sym 23443 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23446 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23450 soc.cpu.cpu_state[2]
.sym 23453 soc.cpu.irq_mask[22]
.sym 23455 soc.cpu.instr_maskirq
.sym 23458 soc.cpu.instr_maskirq
.sym 23459 soc.cpu.irq_mask[18]
.sym 23460 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23461 soc.cpu.cpu_state[2]
.sym 23464 soc.cpu.instr_retirq
.sym 23465 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23466 soc.cpu.cpuregs_rs1[22]
.sym 23467 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23470 soc.cpu.cpuregs_rs1[25]
.sym 23471 soc.cpu.cpu_state[2]
.sym 23472 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23473 soc.cpu.instr_retirq
.sym 23476 soc.cpu.instr_retirq
.sym 23477 soc.cpu.instr_maskirq
.sym 23479 soc.cpu.instr_timer
.sym 23483 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 23484 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 23485 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23489 soc.cpu.cpuregs_rs1[18]
.sym 23495 soc.cpu.cpuregs_rs1[22]
.sym 23498 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23499 CLK$SB_IO_IN_$glb_clk
.sym 23500 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23511 soc.cpu.cpuregs_rs1[13]
.sym 23512 soc.cpu.cpuregs_rs1[19]
.sym 23514 soc.cpu.cpuregs_rs1[18]
.sym 23515 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 23516 soc.cpu.irq_state[1]
.sym 23517 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23518 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 23519 soc.cpu.irq_state[1]
.sym 23520 soc.cpu.irq_mask[7]
.sym 23521 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23525 soc.cpu.timer[21]
.sym 23526 soc.cpu.cpuregs_wrdata[31]
.sym 23527 soc.cpu.cpuregs_wrdata[16]
.sym 23528 soc.cpu.cpuregs_wrdata[20]
.sym 23529 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 23530 soc.cpu.cpu_state[2]
.sym 23531 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 23534 soc.cpu.cpuregs_wrdata[23]
.sym 23535 soc.cpu.irq_mask[31]
.sym 23536 soc.cpu.cpu_state[2]
.sym 23543 soc.cpu.cpu_state[2]
.sym 23544 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23545 soc.cpu.instr_retirq
.sym 23546 soc.cpu.instr_timer
.sym 23551 soc.cpu.timer[21]
.sym 23552 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23553 soc.cpu.irq_mask[21]
.sym 23554 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23558 soc.cpu.cpuregs_rs1[21]
.sym 23563 soc.cpu.cpuregs_rs1[26]
.sym 23567 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23570 soc.cpu.cpuregs_rs1[28]
.sym 23572 soc.cpu.instr_maskirq
.sym 23573 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23575 soc.cpu.instr_timer
.sym 23576 soc.cpu.cpu_state[2]
.sym 23577 soc.cpu.timer[21]
.sym 23578 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23581 soc.cpu.cpuregs_rs1[26]
.sym 23589 soc.cpu.irq_mask[21]
.sym 23590 soc.cpu.instr_maskirq
.sym 23594 soc.cpu.cpuregs_rs1[21]
.sym 23599 soc.cpu.cpuregs_rs1[21]
.sym 23600 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23601 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23602 soc.cpu.instr_retirq
.sym 23611 soc.cpu.instr_timer
.sym 23612 soc.cpu.instr_retirq
.sym 23613 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23614 soc.cpu.cpuregs_rs1[28]
.sym 23619 soc.cpu.cpuregs_rs1[28]
.sym 23621 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23622 CLK$SB_IO_IN_$glb_clk
.sym 23623 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23634 soc.cpu.cpuregs_rs1[16]
.sym 23635 soc.cpu.cpuregs_rs1[4]
.sym 23636 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23639 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23640 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 23641 soc.ram_ready
.sym 23642 soc.cpu.instr_timer
.sym 23644 soc.cpu.irq_mask[21]
.sym 23645 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 23647 soc.cpu.irq_mask[13]
.sym 23648 soc.cpu.timer[26]
.sym 23649 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 23650 soc.cpu.cpuregs_wrdata[29]
.sym 23651 soc.cpu.irq_mask[24]
.sym 23652 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 23653 soc.cpu.cpuregs_wrdata[22]
.sym 23654 soc.cpu.irq_mask[20]
.sym 23655 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 23657 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23659 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 23666 soc.cpu.irq_mask[26]
.sym 23668 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 23671 soc.cpu.instr_maskirq
.sym 23672 soc.cpu.irq_mask[20]
.sym 23673 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23674 soc.cpu.timer[26]
.sym 23676 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23677 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23678 soc.cpu.instr_retirq
.sym 23679 soc.cpu.instr_maskirq
.sym 23680 soc.cpu.irq_mask[28]
.sym 23681 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23682 soc.cpu.instr_timer
.sym 23684 soc.cpu.cpuregs_rs1[20]
.sym 23685 soc.cpu.timer[20]
.sym 23686 soc.cpu.timer[28]
.sym 23690 soc.cpu.cpu_state[2]
.sym 23691 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23692 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 23693 soc.cpu.cpuregs_rs1[24]
.sym 23694 soc.cpu.instr_timer
.sym 23696 soc.cpu.cpuregs_rs1[4]
.sym 23698 soc.cpu.timer[20]
.sym 23699 soc.cpu.irq_mask[20]
.sym 23700 soc.cpu.instr_timer
.sym 23701 soc.cpu.instr_maskirq
.sym 23704 soc.cpu.instr_timer
.sym 23705 soc.cpu.irq_mask[28]
.sym 23706 soc.cpu.timer[28]
.sym 23707 soc.cpu.instr_maskirq
.sym 23712 soc.cpu.cpuregs_rs1[4]
.sym 23716 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 23717 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 23718 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23719 soc.cpu.cpu_state[2]
.sym 23722 soc.cpu.timer[26]
.sym 23723 soc.cpu.irq_mask[26]
.sym 23724 soc.cpu.instr_timer
.sym 23725 soc.cpu.instr_maskirq
.sym 23728 soc.cpu.cpuregs_rs1[24]
.sym 23729 soc.cpu.instr_timer
.sym 23730 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 23731 soc.cpu.instr_retirq
.sym 23734 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23735 soc.cpu.cpuregs_rs1[20]
.sym 23736 soc.cpu.instr_retirq
.sym 23737 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23742 soc.cpu.cpuregs_rs1[20]
.sym 23744 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23745 CLK$SB_IO_IN_$glb_clk
.sym 23746 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23755 soc.cpu.reg_pc[3]
.sym 23757 soc.cpu.cpuregs_rs1[31]
.sym 23758 soc.cpu.reg_pc[3]
.sym 23760 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 23761 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 23763 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23765 soc.cpu.cpu_state[3]
.sym 23766 soc.cpu.instr_retirq
.sym 23767 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 23770 soc.cpu.cpu_state[3]
.sym 23771 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 23772 soc.cpu.irq_mask[4]
.sym 23779 soc.cpu.irq_mask[7]
.sym 23781 soc.cpu.cpuregs_wrdata[17]
.sym 23791 soc.cpu.instr_maskirq
.sym 23792 soc.cpu.irq_pending[24]
.sym 23794 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 23795 soc.cpu.irq_mask[24]
.sym 23798 soc.cpu.irq_pending[27]
.sym 23799 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 23801 soc.cpu.timer[24]
.sym 23802 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 23803 soc.cpu.irq_mask[24]
.sym 23804 soc.cpu.instr_timer
.sym 23806 soc.cpu.cpuregs_rs1[7]
.sym 23807 soc.cpu.cpuregs_rs1[24]
.sym 23810 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23811 soc.cpu.instr_retirq
.sym 23812 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 23814 soc.cpu.irq_mask[27]
.sym 23815 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23816 soc.cpu.cpuregs_rs1[4]
.sym 23817 soc.cpu.cpuregs_rs1[16]
.sym 23818 soc.cpu.cpuregs_rs1[31]
.sym 23819 soc.cpu.cpu_state[2]
.sym 23823 soc.cpu.cpuregs_rs1[7]
.sym 23827 soc.cpu.irq_mask[27]
.sym 23828 soc.cpu.irq_pending[24]
.sym 23829 soc.cpu.irq_pending[27]
.sym 23830 soc.cpu.irq_mask[24]
.sym 23833 soc.cpu.cpu_state[2]
.sym 23834 soc.cpu.cpuregs_rs1[4]
.sym 23835 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23836 soc.cpu.instr_retirq
.sym 23839 soc.cpu.irq_mask[24]
.sym 23840 soc.cpu.timer[24]
.sym 23841 soc.cpu.instr_maskirq
.sym 23842 soc.cpu.instr_timer
.sym 23845 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 23846 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 23847 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 23848 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 23851 soc.cpu.cpuregs_rs1[31]
.sym 23859 soc.cpu.cpuregs_rs1[16]
.sym 23865 soc.cpu.cpuregs_rs1[24]
.sym 23867 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23868 CLK$SB_IO_IN_$glb_clk
.sym 23869 resetn_SB_LUT4_I3_O_$glb_sr
.sym 23879 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I1
.sym 23882 iomem_addr[8]
.sym 23885 iomem_addr[6]
.sym 23887 soc.cpu.irq_pending[0]
.sym 23891 soc.cpu.pcpi_rs1[20]
.sym 23892 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 23893 soc.cpu.pcpi_rs1[24]
.sym 23895 soc.cpu.cpuregs_rs1[20]
.sym 23897 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 23898 soc.cpu.cpuregs_wrdata[30]
.sym 23899 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 23900 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 23901 soc.cpu.irq_state[1]
.sym 23902 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 23903 soc.cpu.cpuregs_wrdata[25]
.sym 23904 soc.cpu.irq_mask[5]
.sym 23905 soc.cpu.irq_pending[5]
.sym 23911 soc.cpu.irq_mask[0]
.sym 23912 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23913 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 23915 soc.cpu.irq_mask[13]
.sym 23916 soc.cpu.instr_timer
.sym 23917 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 23919 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 23920 soc.cpu.irq_pending[3]
.sym 23922 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23923 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23924 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 23925 soc.cpu.irq_mask[3]
.sym 23926 soc.cpu.irq_mask[30]
.sym 23928 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 23929 soc.cpu.timer[30]
.sym 23931 soc.cpu.cpu_state[2]
.sym 23932 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23933 soc.cpu.irq_pending[12]
.sym 23934 soc.cpu.irq_pending[0]
.sym 23936 soc.cpu.cpuregs_rs1[13]
.sym 23937 soc.cpu.irq_mask[12]
.sym 23938 soc.cpu.timer[22]
.sym 23939 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23940 soc.cpu.instr_retirq
.sym 23941 soc.cpu.instr_maskirq
.sym 23942 soc.cpu.timer[13]
.sym 23944 soc.cpu.instr_retirq
.sym 23945 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 23946 soc.cpu.cpuregs_rs1[13]
.sym 23947 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 23950 soc.cpu.irq_mask[12]
.sym 23951 soc.cpu.irq_pending[3]
.sym 23952 soc.cpu.irq_mask[3]
.sym 23953 soc.cpu.irq_pending[12]
.sym 23958 soc.cpu.cpuregs_rs1[13]
.sym 23962 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 23963 soc.cpu.irq_mask[0]
.sym 23964 soc.cpu.irq_pending[0]
.sym 23965 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 23968 soc.cpu.timer[22]
.sym 23969 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 23970 soc.cpu.cpu_state[2]
.sym 23971 soc.cpu.instr_timer
.sym 23974 soc.cpu.instr_timer
.sym 23975 soc.cpu.irq_mask[13]
.sym 23976 soc.cpu.instr_maskirq
.sym 23977 soc.cpu.timer[13]
.sym 23980 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 23981 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 23982 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 23983 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 23986 soc.cpu.instr_timer
.sym 23987 soc.cpu.irq_mask[30]
.sym 23988 soc.cpu.instr_maskirq
.sym 23989 soc.cpu.timer[30]
.sym 23990 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 23991 CLK$SB_IO_IN_$glb_clk
.sym 23992 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24003 soc.cpu.cpuregs_rs1[7]
.sym 24005 soc.cpu.cpuregs_wrdata[4]
.sym 24008 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 24010 soc.cpu.cpu_state[3]
.sym 24011 soc.cpu.reg_pc[6]
.sym 24014 soc.cpu.reg_next_pc[2]
.sym 24015 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24017 soc.cpu.cpu_state[2]
.sym 24018 soc.cpu.cpuregs_wrdata[31]
.sym 24019 soc.cpu.irq_pending[12]
.sym 24021 soc.cpu.timer[21]
.sym 24022 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24023 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24024 soc.cpu.cpuregs_wrdata[16]
.sym 24025 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 24026 soc.cpu.cpuregs_wrdata[23]
.sym 24027 soc.cpu.cpuregs_wrdata[23]
.sym 24028 soc.cpu.cpuregs_wrdata[20]
.sym 24034 soc.cpu.irq_pending[6]
.sym 24035 soc.cpu.irq_mask[11]
.sym 24043 soc.cpu.irq_mask[9]
.sym 24044 soc.cpu.irq_mask[15]
.sym 24050 soc.cpu.irq_mask[3]
.sym 24051 soc.cpu.irq_mask[6]
.sym 24052 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24054 soc.cpu.irq_pending[9]
.sym 24059 soc.cpu.irq_pending[3]
.sym 24061 soc.cpu.irq_pending[5]
.sym 24063 soc.cpu.irq_pending[15]
.sym 24064 soc.cpu.irq_mask[5]
.sym 24065 soc.cpu.irq_pending[11]
.sym 24067 soc.cpu.irq_pending[11]
.sym 24068 soc.cpu.irq_mask[11]
.sym 24074 soc.cpu.irq_pending[3]
.sym 24076 soc.cpu.irq_mask[3]
.sym 24080 soc.cpu.irq_mask[15]
.sym 24081 soc.cpu.irq_pending[15]
.sym 24085 soc.cpu.irq_mask[5]
.sym 24086 soc.cpu.irq_pending[5]
.sym 24091 soc.cpu.irq_pending[9]
.sym 24093 soc.cpu.irq_mask[9]
.sym 24098 soc.cpu.irq_pending[15]
.sym 24099 soc.cpu.irq_mask[15]
.sym 24103 soc.cpu.irq_pending[5]
.sym 24104 soc.cpu.irq_mask[5]
.sym 24105 soc.cpu.irq_pending[6]
.sym 24106 soc.cpu.irq_mask[6]
.sym 24109 soc.cpu.irq_mask[11]
.sym 24110 soc.cpu.irq_pending[11]
.sym 24113 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24114 CLK$SB_IO_IN_$glb_clk
.sym 24115 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24127 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 24128 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 24129 iomem_addr[13]
.sym 24130 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 24131 iomem_addr[15]
.sym 24132 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24133 soc.cpu.irq_pending[27]
.sym 24134 soc.cpu.cpuregs_wrdata[2]
.sym 24135 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 24136 soc.cpu.irq_pending[5]
.sym 24138 soc.cpu.irq_pending[6]
.sym 24140 soc.cpu.irq_mask[0]
.sym 24141 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 24142 soc.cpu.instr_timer
.sym 24143 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 24144 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 24145 soc.cpu.cpuregs_wrdata[22]
.sym 24146 soc.cpu.cpuregs_wrdata[22]
.sym 24147 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0
.sym 24148 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 24149 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24150 soc.cpu.cpuregs_wrdata[29]
.sym 24151 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24157 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24158 soc.cpu.irq_pending[3]
.sym 24159 soc.cpu.instr_retirq
.sym 24160 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24161 soc.cpu.irq_pending[13]
.sym 24162 soc.cpu.irq_pending[15]
.sym 24163 soc.cpu.instr_maskirq
.sym 24164 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24166 soc.cpu.timer[15]
.sym 24167 soc.cpu.irq_pending[14]
.sym 24168 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 24169 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24170 soc.cpu.irq_pending[0]
.sym 24172 soc.cpu.irq_pending[11]
.sym 24173 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24174 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24175 soc.cpu.irq_mask[15]
.sym 24177 soc.cpu.cpu_state[2]
.sym 24178 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24179 soc.cpu.irq_pending[12]
.sym 24181 soc.cpu.instr_timer
.sym 24182 soc.cpu.cpuregs_rs1[15]
.sym 24183 soc.cpu.irq_pending[8]
.sym 24184 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24186 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24190 soc.cpu.cpu_state[2]
.sym 24191 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24192 soc.cpu.timer[15]
.sym 24193 soc.cpu.instr_timer
.sym 24197 soc.cpu.irq_pending[0]
.sym 24198 soc.cpu.irq_pending[3]
.sym 24199 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 24204 soc.cpu.cpuregs_rs1[15]
.sym 24208 soc.cpu.irq_pending[8]
.sym 24209 soc.cpu.irq_pending[11]
.sym 24210 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24211 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24214 soc.cpu.irq_mask[15]
.sym 24216 soc.cpu.instr_maskirq
.sym 24220 soc.cpu.irq_pending[15]
.sym 24221 soc.cpu.irq_pending[13]
.sym 24222 soc.cpu.irq_pending[14]
.sym 24223 soc.cpu.irq_pending[12]
.sym 24226 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24228 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 24229 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 24232 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24233 soc.cpu.cpuregs_rs1[15]
.sym 24234 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 24235 soc.cpu.instr_retirq
.sym 24236 soc.cpu.irq_mask_SB_DFFESS_Q_E
.sym 24237 CLK$SB_IO_IN_$glb_clk
.sym 24238 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24239 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 24240 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 24241 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 24242 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 24243 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 24244 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 24245 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 24246 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 24249 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24250 soc.cpu.decoded_imm[30]
.sym 24251 soc.cpu.cpuregs_wrdata[9]
.sym 24252 soc.cpu.pcpi_rs1[11]
.sym 24253 soc.cpu.irq_pending[14]
.sym 24255 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24256 soc.cpu.reg_pc[17]
.sym 24261 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 24262 soc.cpu.cpu_state[3]
.sym 24265 soc.cpu.cpuregs_wrdata[9]
.sym 24266 soc.cpu.cpuregs_wrdata[11]
.sym 24267 soc.cpu.instr_timer
.sym 24268 soc.cpu.reg_pc[10]
.sym 24269 soc.cpu.cpuregs_wrdata[17]
.sym 24270 soc.cpu.cpuregs_wrdata[5]
.sym 24271 soc.cpu.cpuregs_wrdata[3]
.sym 24272 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 24274 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 24281 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 24282 resetn
.sym 24283 soc.cpu.irq_pending[8]
.sym 24284 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 24291 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24293 soc.cpu.irq_pending[10]
.sym 24294 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 24295 soc.cpu.irq_mask[10]
.sym 24298 soc.cpu.irq_mask[8]
.sym 24299 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24300 soc.cpu.irq_mask[0]
.sym 24301 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 24302 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24306 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 24307 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 24308 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 24309 soc.cpu.irq_pending[0]
.sym 24319 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 24320 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24321 soc.cpu.irq_pending[8]
.sym 24325 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 24326 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 24327 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24328 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24331 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 24334 resetn
.sym 24337 soc.cpu.irq_pending[10]
.sym 24339 soc.cpu.irq_mask[10]
.sym 24343 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 24344 soc.cpu.irq_pending[0]
.sym 24345 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 24346 soc.cpu.irq_mask[0]
.sym 24349 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 24350 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 24351 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24352 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24355 soc.cpu.irq_pending[8]
.sym 24358 soc.cpu.irq_mask[8]
.sym 24360 CLK$SB_IO_IN_$glb_clk
.sym 24361 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24362 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 24363 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 24364 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 24365 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 24366 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 24367 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 24368 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 24369 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 24370 soc.cpu.pcpi_rs1[26]
.sym 24371 soc.cpu.decoded_imm[12]
.sym 24372 soc.cpu.decoded_imm[12]
.sym 24373 soc.cpu.pcpi_rs1[26]
.sym 24374 soc.cpu.cpuregs_rs1[25]
.sym 24375 $PACKER_VCC_NET
.sym 24376 soc.cpu.cpuregs_rs1[27]
.sym 24377 soc.cpu.cpuregs_wrdata[26]
.sym 24378 soc.cpu.mem_rdata_q[20]
.sym 24379 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24380 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 24381 soc.cpu.cpuregs_wrdata[30]
.sym 24382 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 24383 $PACKER_VCC_NET
.sym 24384 soc.cpu.irq_pending[15]
.sym 24385 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 24386 soc.cpu.cpuregs_waddr[1]
.sym 24387 soc.cpu.cpuregs_rs1[20]
.sym 24388 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 24389 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24390 soc.cpu.cpuregs_wrdata[30]
.sym 24391 soc.cpu.cpuregs_wrdata[25]
.sym 24393 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 24394 soc.cpu.cpuregs_wrdata[1]
.sym 24395 soc.cpu.instr_timer
.sym 24396 soc.cpu.cpuregs_rs1[3]
.sym 24397 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 24404 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 24406 soc.cpu.irq_mask[8]
.sym 24408 soc.cpu.irq_pending[10]
.sym 24409 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24410 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 24413 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24414 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24416 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 24417 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24418 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 24421 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 24424 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24425 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 24426 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 24427 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24428 soc.cpu.cpu_state[2]
.sym 24429 soc.cpu.irq_pending[14]
.sym 24430 soc.cpu.irq_pending[8]
.sym 24432 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 24433 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 24434 soc.cpu.irq_mask[10]
.sym 24436 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 24437 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 24438 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24439 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24442 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24443 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 24444 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 24445 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24448 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24449 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 24450 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 24451 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24455 soc.cpu.irq_pending[8]
.sym 24456 soc.cpu.irq_mask[8]
.sym 24460 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24461 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 24462 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 24463 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24466 soc.cpu.irq_pending[10]
.sym 24469 soc.cpu.irq_mask[10]
.sym 24473 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24474 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 24475 soc.cpu.irq_pending[14]
.sym 24478 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24480 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24481 soc.cpu.cpu_state[2]
.sym 24482 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 24483 CLK$SB_IO_IN_$glb_clk
.sym 24484 resetn_SB_LUT4_I3_O_$glb_sr
.sym 24485 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 24486 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 24487 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 24488 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 24489 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 24490 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 24491 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 24492 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 24495 soc.cpu.mem_rdata_q[21]
.sym 24498 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 24499 soc.cpu.reg_pc[6]
.sym 24500 resetn
.sym 24501 soc.cpu.cpuregs_waddr[0]
.sym 24502 soc.cpu.cpuregs_wrdata[17]
.sym 24503 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 24504 soc.cpu.cpuregs_wrdata[21]
.sym 24505 soc.cpu.cpuregs_waddr[2]
.sym 24506 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 24507 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 24508 soc.cpu.reg_pc[26]
.sym 24509 soc.cpu.cpuregs_wrdata[20]
.sym 24510 soc.cpu.cpuregs_wrdata[6]
.sym 24511 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 24512 soc.cpu.cpuregs_wrdata[8]
.sym 24513 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 24514 soc.cpu.cpuregs_wrdata[23]
.sym 24515 soc.cpu.cpuregs_wrdata[23]
.sym 24516 soc.cpu.cpuregs_wrdata[16]
.sym 24517 soc.cpu.cpuregs_rs1[28]
.sym 24518 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 24519 soc.cpu.decoded_imm[4]
.sym 24520 soc.cpu.cpuregs_wrdata[20]
.sym 24526 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 24527 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 24529 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 24530 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 24531 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 24534 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 24536 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 24537 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24538 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 24540 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 24541 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 24543 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 24544 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 24547 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 24548 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 24549 soc.cpu.mem_rdata_q[27]
.sym 24552 soc.cpu.mem_rdata_q[26]
.sym 24553 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 24555 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24557 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 24559 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 24560 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 24561 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 24562 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 24565 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 24566 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24567 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 24568 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24572 soc.cpu.mem_rdata_q[27]
.sym 24573 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 24574 soc.cpu.mem_rdata_q[26]
.sym 24577 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 24578 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 24579 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 24580 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 24584 soc.cpu.mem_rdata_q[26]
.sym 24585 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 24586 soc.cpu.mem_rdata_q[27]
.sym 24589 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 24590 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 24591 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 24592 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 24595 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24596 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 24597 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24598 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 24601 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 24602 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 24603 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 24604 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 24605 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 24606 CLK$SB_IO_IN_$glb_clk
.sym 24608 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 24609 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 24610 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 24611 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 24612 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 24613 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 24614 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 24615 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 24618 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 24620 resetn
.sym 24621 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 24622 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 24623 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24624 soc.cpu.cpuregs_wrdata[29]
.sym 24625 soc.cpu.reg_pc[15]
.sym 24626 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 24627 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 24629 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 24630 soc.cpu.cpuregs_wrdata[1]
.sym 24631 soc.cpu.cpuregs_wrdata[31]
.sym 24632 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 24633 soc.cpu.instr_timer
.sym 24634 soc.cpu.reg_pc[28]
.sym 24635 soc.cpu.mem_rdata_q[27]
.sym 24636 soc.cpu.decoded_imm[6]
.sym 24637 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 24638 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 24639 soc.cpu.pcpi_rs1[3]
.sym 24640 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 24641 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 24642 soc.cpu.cpuregs_rs1[3]
.sym 24643 soc.cpu.cpuregs_wrdata[22]
.sym 24649 soc.cpu.is_lui_auipc_jal
.sym 24650 soc.cpu.cpuregs_rs1[23]
.sym 24651 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24652 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 24653 soc.cpu.reg_pc[22]
.sym 24656 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 24657 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24659 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24661 soc.cpu.cpuregs_rs1[22]
.sym 24662 soc.cpu.cpuregs_wrdata[19]
.sym 24663 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 24664 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 24665 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 24667 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 24670 soc.cpu.instr_lui
.sym 24673 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 24674 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 24676 soc.cpu.cpuregs_wrdata[16]
.sym 24677 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 24678 soc.cpu.reg_pc[23]
.sym 24684 soc.cpu.cpuregs_wrdata[16]
.sym 24688 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 24689 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 24690 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 24691 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 24694 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24695 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 24696 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 24697 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24700 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24701 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 24702 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 24703 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24706 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 24707 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 24708 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24709 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24712 soc.cpu.cpuregs_rs1[23]
.sym 24713 soc.cpu.is_lui_auipc_jal
.sym 24714 soc.cpu.instr_lui
.sym 24715 soc.cpu.reg_pc[23]
.sym 24718 soc.cpu.is_lui_auipc_jal
.sym 24719 soc.cpu.instr_lui
.sym 24720 soc.cpu.reg_pc[22]
.sym 24721 soc.cpu.cpuregs_rs1[22]
.sym 24725 soc.cpu.cpuregs_wrdata[19]
.sym 24729 CLK$SB_IO_IN_$glb_clk
.sym 24731 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 24732 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 24733 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 24734 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 24735 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 24736 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 24737 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 24738 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 24743 soc.cpu.cpuregs_waddr[3]
.sym 24744 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 24745 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24746 soc.cpu.cpuregs_wrdata[21]
.sym 24747 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24748 soc.cpu.decoded_imm[21]
.sym 24749 soc.cpu.reg_pc[22]
.sym 24750 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 24751 soc.cpu.cpu_state[3]
.sym 24752 soc.cpu.latched_is_lb
.sym 24753 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24754 soc.cpu.decoded_imm[23]
.sym 24755 soc.cpu.decoded_imm_j[30]
.sym 24756 soc.cpu.cpuregs_wrdata[3]
.sym 24757 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 24758 soc.cpu.cpuregs_wrdata[5]
.sym 24759 soc.cpu.cpuregs_wrdata[11]
.sym 24760 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 24761 soc.cpu.reg_pc[10]
.sym 24762 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24763 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 24764 soc.cpu.cpuregs_wrdata[0]
.sym 24765 soc.cpu.cpuregs_wrdata[9]
.sym 24766 soc.cpu.cpuregs_wrdata[17]
.sym 24772 soc.cpu.pcpi_rs1[26]
.sym 24773 soc.cpu.cpuregs_rs1[26]
.sym 24775 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 24776 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 24777 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24779 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 24781 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 24783 soc.cpu.cpu_state[4]
.sym 24784 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24785 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 24786 soc.cpu.reg_pc[26]
.sym 24788 soc.cpu.instr_lui
.sym 24789 soc.cpu.cpuregs_rs1[28]
.sym 24791 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 24792 soc.cpu.is_lui_auipc_jal
.sym 24794 soc.cpu.reg_pc[28]
.sym 24796 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 24797 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 24798 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 24799 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24800 soc.cpu.is_lui_auipc_jal
.sym 24801 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 24802 soc.cpu.cpu_state[3]
.sym 24805 soc.cpu.pcpi_rs1[26]
.sym 24806 soc.cpu.cpu_state[3]
.sym 24807 soc.cpu.cpu_state[4]
.sym 24808 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 24811 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24812 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24813 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 24814 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 24817 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 24818 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24819 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24820 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 24823 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 24824 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24825 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24826 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 24829 soc.cpu.reg_pc[28]
.sym 24830 soc.cpu.cpuregs_rs1[28]
.sym 24831 soc.cpu.instr_lui
.sym 24832 soc.cpu.is_lui_auipc_jal
.sym 24835 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24836 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 24837 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 24838 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24841 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 24842 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24843 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24844 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 24847 soc.cpu.cpuregs_rs1[26]
.sym 24848 soc.cpu.instr_lui
.sym 24849 soc.cpu.reg_pc[26]
.sym 24850 soc.cpu.is_lui_auipc_jal
.sym 24854 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 24855 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 24856 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 24857 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 24858 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 24859 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 24860 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 24861 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 24862 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 24863 soc.cpu.cpuregs_raddr1[0]
.sym 24864 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 24865 soc.cpu.pcpi_rs1[22]
.sym 24866 soc.cpu.pcpi_rs1[26]
.sym 24867 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 24869 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 24870 soc.cpu.mem_rdata_q[20]
.sym 24871 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 24872 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 24873 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24874 soc.cpu.decoded_imm[24]
.sym 24875 soc.cpu.cpu_state[2]
.sym 24876 soc.cpu.mem_wordsize[1]
.sym 24878 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 24879 soc.cpu.cpuregs_wrdata[1]
.sym 24880 soc.cpu.cpuregs_rs1[3]
.sym 24881 soc.cpu.cpuregs_waddr[1]
.sym 24883 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 24884 soc.cpu.cpuregs_waddr[1]
.sym 24885 soc.cpu.mem_rdata_q[26]
.sym 24886 soc.cpu.cpuregs_wrdata[1]
.sym 24888 soc.cpu.decoded_imm[22]
.sym 24889 soc.cpu.decoded_imm[26]
.sym 24896 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 24898 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 24899 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24900 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 24901 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 24902 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 24903 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 24904 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 24905 soc.cpu.cpuregs_wrdata[4]
.sym 24907 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24908 soc.cpu.instr_lui
.sym 24909 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 24912 soc.cpu.is_lui_auipc_jal
.sym 24913 soc.cpu.cpuregs_rs1[10]
.sym 24915 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 24917 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24920 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 24921 soc.cpu.reg_pc[10]
.sym 24923 soc.cpu.reg_pc[3]
.sym 24924 soc.cpu.cpuregs_rs1[3]
.sym 24925 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24928 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 24929 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 24930 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24931 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24934 soc.cpu.cpuregs_wrdata[4]
.sym 24940 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 24941 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24942 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24943 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 24946 soc.cpu.is_lui_auipc_jal
.sym 24947 soc.cpu.instr_lui
.sym 24948 soc.cpu.reg_pc[3]
.sym 24949 soc.cpu.cpuregs_rs1[3]
.sym 24952 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 24953 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24954 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24955 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 24958 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24959 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 24960 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 24961 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24964 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 24965 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 24966 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 24967 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 24970 soc.cpu.is_lui_auipc_jal
.sym 24971 soc.cpu.cpuregs_rs1[10]
.sym 24972 soc.cpu.reg_pc[10]
.sym 24973 soc.cpu.instr_lui
.sym 24975 CLK$SB_IO_IN_$glb_clk
.sym 24977 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 24978 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 24979 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 24980 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 24981 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 24982 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 24983 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 24984 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 24988 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 24989 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 24990 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 24991 soc.cpu.cpu_state[3]
.sym 24993 soc.cpu.mem_do_rinst
.sym 24994 soc.cpu.cpuregs_wrdata[4]
.sym 24996 soc.cpu.cpuregs_waddr[2]
.sym 24997 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 24999 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 25000 soc.cpu.pcpi_rs1[23]
.sym 25001 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 25002 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25003 soc.cpu.cpuregs_wrdata[6]
.sym 25005 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 25006 soc.cpu.mem_rdata_q[30]
.sym 25007 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 25008 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 25009 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 25011 soc.cpu.decoded_imm[4]
.sym 25018 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 25019 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25022 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25023 soc.cpu.cpuregs_wrdata[8]
.sym 25026 soc.cpu.cpuregs_wrdata[3]
.sym 25027 soc.cpu.decoded_imm_j[30]
.sym 25028 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25029 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 25030 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 25033 soc.cpu.instr_jal
.sym 25034 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 25035 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 25039 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25040 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 25043 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 25046 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 25048 soc.cpu.cpuregs_wrdata[14]
.sym 25049 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 25054 soc.cpu.cpuregs_wrdata[3]
.sym 25057 soc.cpu.cpuregs_wrdata[8]
.sym 25063 soc.cpu.decoded_imm_j[30]
.sym 25064 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 25065 soc.cpu.instr_jal
.sym 25066 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25069 soc.cpu.cpuregs_wrdata[14]
.sym 25075 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 25076 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 25077 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25078 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 25081 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 25082 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 25083 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 25084 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25087 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 25088 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25089 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 25090 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 25093 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25094 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 25095 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 25096 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 25098 CLK$SB_IO_IN_$glb_clk
.sym 25100 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 25101 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 25102 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 25103 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 25104 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 25105 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 25106 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 25107 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 25108 soc.cpu.cpuregs_raddr2[3]
.sym 25111 soc.cpu.cpuregs_raddr2[3]
.sym 25112 soc.cpu.instr_lui
.sym 25113 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25115 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 25116 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 25118 soc.cpu.mem_rdata_q[18]
.sym 25120 soc.cpu.decoded_imm[18]
.sym 25121 soc.cpu.cpuregs_wrdata[10]
.sym 25122 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 25123 soc.cpu.mem_wordsize[2]
.sym 25124 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 25125 soc.cpu.decoded_imm[31]
.sym 25126 soc.cpu.decoded_imm[11]
.sym 25127 soc.cpu.mem_rdata_q[27]
.sym 25128 soc.cpu.decoded_imm[2]
.sym 25129 resetn
.sym 25130 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 25131 soc.cpu.pcpi_rs1[3]
.sym 25132 soc.cpu.decoded_imm[6]
.sym 25133 soc.cpu.mem_wordsize[1]
.sym 25134 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25135 soc.cpu.decoded_imm[9]
.sym 25142 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 25143 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 25144 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 25145 soc.cpu.instr_jal
.sym 25147 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 25151 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 25152 soc.cpu.decoded_imm_j[6]
.sym 25153 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 25155 soc.cpu.mem_rdata_q[26]
.sym 25158 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 25160 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 25161 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25162 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 25163 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 25164 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 25166 soc.cpu.mem_rdata_q[30]
.sym 25168 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 25170 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 25171 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 25172 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 25174 soc.cpu.instr_jal
.sym 25175 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 25176 soc.cpu.decoded_imm_j[6]
.sym 25177 soc.cpu.mem_rdata_q[26]
.sym 25180 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 25181 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25182 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 25183 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 25186 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25187 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 25188 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 25189 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 25193 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 25194 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 25198 soc.cpu.mem_rdata_q[30]
.sym 25199 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 25200 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 25210 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 25211 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 25212 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25213 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 25216 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 25217 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 25218 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 25219 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25220 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 25221 CLK$SB_IO_IN_$glb_clk
.sym 25222 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 25235 soc.cpu.cpuregs_wrdata[4]
.sym 25236 soc.cpu.cpu_state[6]
.sym 25237 resetn
.sym 25238 soc.cpu.instr_retirq
.sym 25239 soc.cpu.mem_la_wdata[7]
.sym 25240 soc.cpu.instr_jalr
.sym 25241 soc.cpu.decoded_imm[25]
.sym 25242 soc.cpu.decoded_imm[23]
.sym 25243 soc.cpu.cpuregs_waddr[3]
.sym 25245 soc.cpu.decoded_imm[17]
.sym 25246 soc.cpu.decoded_imm[21]
.sym 25247 soc.cpu.decoded_imm[19]
.sym 25248 soc.cpu.cpuregs_wrdata[5]
.sym 25249 soc.cpu.cpuregs_wrdata[3]
.sym 25250 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25251 soc.cpu.cpuregs_raddr2[4]
.sym 25252 soc.cpu.cpuregs_wrdata[0]
.sym 25254 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 25255 soc.cpu.decoded_imm[7]
.sym 25256 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 25257 soc.cpu.cpuregs_raddr2[2]
.sym 25258 soc.cpu.decoded_imm[13]
.sym 25264 soc.cpu.decoded_imm[0]
.sym 25266 soc.cpu.decoded_imm[7]
.sym 25270 soc.cpu.decoded_imm[1]
.sym 25272 soc.cpu.decoded_imm[6]
.sym 25276 soc.cpu.pcpi_rs1[7]
.sym 25279 soc.cpu.pcpi_rs1[6]
.sym 25281 soc.cpu.pcpi_rs1[0]
.sym 25283 soc.cpu.decoded_imm[4]
.sym 25285 soc.cpu.decoded_imm[3]
.sym 25287 soc.cpu.pcpi_rs1[1]
.sym 25288 soc.cpu.decoded_imm[2]
.sym 25289 soc.cpu.decoded_imm[5]
.sym 25290 soc.cpu.pcpi_rs1[5]
.sym 25291 soc.cpu.pcpi_rs1[3]
.sym 25293 soc.cpu.pcpi_rs1[2]
.sym 25295 soc.cpu.pcpi_rs1[4]
.sym 25296 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 25298 soc.cpu.pcpi_rs1[0]
.sym 25299 soc.cpu.decoded_imm[0]
.sym 25302 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 25304 soc.cpu.decoded_imm[1]
.sym 25305 soc.cpu.pcpi_rs1[1]
.sym 25306 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 25308 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 25310 soc.cpu.decoded_imm[2]
.sym 25311 soc.cpu.pcpi_rs1[2]
.sym 25312 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 25314 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 25316 soc.cpu.pcpi_rs1[3]
.sym 25317 soc.cpu.decoded_imm[3]
.sym 25318 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 25320 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 25322 soc.cpu.decoded_imm[4]
.sym 25323 soc.cpu.pcpi_rs1[4]
.sym 25324 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 25326 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 25328 soc.cpu.decoded_imm[5]
.sym 25329 soc.cpu.pcpi_rs1[5]
.sym 25330 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 25332 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 25334 soc.cpu.decoded_imm[6]
.sym 25335 soc.cpu.pcpi_rs1[6]
.sym 25336 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 25338 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 25340 soc.cpu.decoded_imm[7]
.sym 25341 soc.cpu.pcpi_rs1[7]
.sym 25342 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 25354 soc.cpu.is_sb_sh_sw
.sym 25358 soc.cpu.pcpi_rs2[9]
.sym 25359 soc.cpu.instr_jal
.sym 25362 soc.cpu.mem_rdata_q[14]
.sym 25363 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 25364 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 25367 soc.cpu.mem_wordsize[1]
.sym 25368 soc.cpu.pcpi_rs2[30]
.sym 25369 soc.cpu.decoded_imm[29]
.sym 25370 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25371 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25372 soc.cpu.mem_rdata_q[26]
.sym 25373 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 25375 soc.cpu.decoded_imm[5]
.sym 25376 soc.cpu.decoded_imm[22]
.sym 25378 soc.cpu.decoded_imm[27]
.sym 25380 soc.cpu.cpuregs_raddr2[1]
.sym 25381 soc.cpu.decoded_imm[26]
.sym 25382 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 25387 soc.cpu.pcpi_rs1[14]
.sym 25388 soc.cpu.pcpi_rs1[13]
.sym 25390 soc.cpu.decoded_imm[14]
.sym 25391 soc.cpu.decoded_imm[8]
.sym 25392 soc.cpu.pcpi_rs1[9]
.sym 25393 soc.cpu.decoded_imm[10]
.sym 25394 soc.cpu.pcpi_rs1[10]
.sym 25398 soc.cpu.decoded_imm[11]
.sym 25402 soc.cpu.decoded_imm[15]
.sym 25404 soc.cpu.pcpi_rs1[12]
.sym 25405 soc.cpu.decoded_imm[9]
.sym 25409 soc.cpu.decoded_imm[12]
.sym 25410 soc.cpu.pcpi_rs1[8]
.sym 25413 soc.cpu.pcpi_rs1[15]
.sym 25417 soc.cpu.pcpi_rs1[11]
.sym 25418 soc.cpu.decoded_imm[13]
.sym 25419 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 25421 soc.cpu.pcpi_rs1[8]
.sym 25422 soc.cpu.decoded_imm[8]
.sym 25423 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 25425 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 25427 soc.cpu.decoded_imm[9]
.sym 25428 soc.cpu.pcpi_rs1[9]
.sym 25429 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 25431 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 25433 soc.cpu.pcpi_rs1[10]
.sym 25434 soc.cpu.decoded_imm[10]
.sym 25435 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 25437 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 25439 soc.cpu.decoded_imm[11]
.sym 25440 soc.cpu.pcpi_rs1[11]
.sym 25441 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 25443 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 25445 soc.cpu.pcpi_rs1[12]
.sym 25446 soc.cpu.decoded_imm[12]
.sym 25447 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 25449 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 25451 soc.cpu.decoded_imm[13]
.sym 25452 soc.cpu.pcpi_rs1[13]
.sym 25453 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 25455 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 25457 soc.cpu.decoded_imm[14]
.sym 25458 soc.cpu.pcpi_rs1[14]
.sym 25459 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 25461 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 25463 soc.cpu.decoded_imm[15]
.sym 25464 soc.cpu.pcpi_rs1[15]
.sym 25465 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 25482 soc.cpu.pcpi_rs1[20]
.sym 25483 soc.cpu.pcpi_rs2[10]
.sym 25484 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 25485 soc.cpu.pcpi_rs2[13]
.sym 25486 soc.cpu.mem_do_rdata
.sym 25487 soc.cpu.decoded_imm[8]
.sym 25488 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 25489 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 25491 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25495 soc.cpu.mem_do_wdata
.sym 25497 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 25498 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25500 soc.cpu.decoded_imm[3]
.sym 25501 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 25503 soc.cpu.pcpi_rs1[16]
.sym 25505 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 25510 soc.cpu.pcpi_rs1[16]
.sym 25515 soc.cpu.decoded_imm[17]
.sym 25516 soc.cpu.decoded_imm[23]
.sym 25519 soc.cpu.decoded_imm[19]
.sym 25521 soc.cpu.pcpi_rs1[21]
.sym 25522 soc.cpu.decoded_imm[21]
.sym 25524 soc.cpu.decoded_imm[18]
.sym 25525 soc.cpu.decoded_imm[20]
.sym 25528 soc.cpu.pcpi_rs1[18]
.sym 25530 soc.cpu.pcpi_rs1[22]
.sym 25531 soc.cpu.pcpi_rs1[23]
.sym 25532 soc.cpu.pcpi_rs1[17]
.sym 25534 soc.cpu.pcpi_rs1[19]
.sym 25536 soc.cpu.decoded_imm[22]
.sym 25538 soc.cpu.pcpi_rs1[20]
.sym 25540 soc.cpu.decoded_imm[16]
.sym 25542 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 25544 soc.cpu.decoded_imm[16]
.sym 25545 soc.cpu.pcpi_rs1[16]
.sym 25546 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 25548 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 25550 soc.cpu.pcpi_rs1[17]
.sym 25551 soc.cpu.decoded_imm[17]
.sym 25552 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 25554 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 25556 soc.cpu.decoded_imm[18]
.sym 25557 soc.cpu.pcpi_rs1[18]
.sym 25558 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 25560 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 25562 soc.cpu.decoded_imm[19]
.sym 25563 soc.cpu.pcpi_rs1[19]
.sym 25564 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 25566 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 25568 soc.cpu.pcpi_rs1[20]
.sym 25569 soc.cpu.decoded_imm[20]
.sym 25570 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 25572 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 25574 soc.cpu.pcpi_rs1[21]
.sym 25575 soc.cpu.decoded_imm[21]
.sym 25576 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 25578 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 25580 soc.cpu.decoded_imm[22]
.sym 25581 soc.cpu.pcpi_rs1[22]
.sym 25582 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 25584 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 25586 soc.cpu.decoded_imm[23]
.sym 25587 soc.cpu.pcpi_rs1[23]
.sym 25588 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 25600 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 25602 soc.cpu.mem_la_wdata[0]
.sym 25604 soc.cpu.pcpi_rs2[16]
.sym 25606 resetn
.sym 25607 iomem_wdata[0]
.sym 25608 iomem_wdata[10]
.sym 25609 soc.cpu.pcpi_rs1[21]
.sym 25610 soc.cpu.pcpi_rs1[13]
.sym 25612 soc.cpu.pcpi_rs2[19]
.sym 25613 soc.cpu.pcpi_rs1[13]
.sym 25614 soc.cpu.decoded_imm[24]
.sym 25617 soc.cpu.pcpi_rs1[23]
.sym 25618 soc.cpu.decoded_imm[31]
.sym 25619 soc.cpu.pcpi_rs1[5]
.sym 25621 soc.cpu.pcpi_rs1[26]
.sym 25622 soc.cpu.cpuregs_raddr2[0]
.sym 25623 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25624 soc.cpu.mem_la_wdata[4]
.sym 25625 soc.cpu.pcpi_rs1[28]
.sym 25626 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25627 soc.cpu.pcpi_rs1[3]
.sym 25628 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 25633 soc.cpu.decoded_imm[28]
.sym 25634 soc.cpu.decoded_imm[24]
.sym 25635 soc.cpu.pcpi_rs1[27]
.sym 25636 soc.cpu.decoded_imm[31]
.sym 25639 soc.cpu.decoded_imm[29]
.sym 25641 soc.cpu.pcpi_rs1[26]
.sym 25643 soc.cpu.pcpi_rs1[28]
.sym 25645 soc.cpu.decoded_imm[25]
.sym 25649 soc.cpu.pcpi_rs1[30]
.sym 25650 soc.cpu.decoded_imm[27]
.sym 25651 soc.cpu.decoded_imm[26]
.sym 25652 soc.cpu.pcpi_rs1[31]
.sym 25653 soc.cpu.pcpi_rs1[24]
.sym 25657 soc.cpu.decoded_imm[30]
.sym 25659 soc.cpu.pcpi_rs1[29]
.sym 25662 soc.cpu.pcpi_rs1[25]
.sym 25665 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 25667 soc.cpu.decoded_imm[24]
.sym 25668 soc.cpu.pcpi_rs1[24]
.sym 25669 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 25671 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 25673 soc.cpu.pcpi_rs1[25]
.sym 25674 soc.cpu.decoded_imm[25]
.sym 25675 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 25677 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 25679 soc.cpu.pcpi_rs1[26]
.sym 25680 soc.cpu.decoded_imm[26]
.sym 25681 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 25683 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 25685 soc.cpu.pcpi_rs1[27]
.sym 25686 soc.cpu.decoded_imm[27]
.sym 25687 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 25689 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 25691 soc.cpu.pcpi_rs1[28]
.sym 25692 soc.cpu.decoded_imm[28]
.sym 25693 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 25695 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 25697 soc.cpu.decoded_imm[29]
.sym 25698 soc.cpu.pcpi_rs1[29]
.sym 25699 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 25701 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 25703 soc.cpu.decoded_imm[30]
.sym 25704 soc.cpu.pcpi_rs1[30]
.sym 25705 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 25708 soc.cpu.pcpi_rs1[31]
.sym 25710 soc.cpu.decoded_imm[31]
.sym 25711 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 25725 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25727 soc.cpu.decoded_imm[28]
.sym 25728 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 25734 soc.cpu.pcpi_rs1[29]
.sym 25735 soc.cpu.mem_wordsize[2]
.sym 25736 soc.cpu.is_alu_reg_reg
.sym 25737 soc.cpu.instr_jalr
.sym 25738 soc.cpu.pcpi_rs1[9]
.sym 25739 soc.cpu.pcpi_rs1[22]
.sym 25740 soc.cpu.pcpi_rs1[18]
.sym 25741 soc.cpu.pcpi_rs1[10]
.sym 25742 soc.cpu.cpuregs_raddr2[2]
.sym 25743 soc.cpu.cpuregs_raddr2[4]
.sym 25744 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 25745 soc.cpu.pcpi_rs1[5]
.sym 25749 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 25750 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25756 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 25757 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0
.sym 25758 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 25759 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25760 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 25762 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 25764 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 25765 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 25766 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 25767 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 25769 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 25770 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 25771 soc.cpu.cpu_state[2]
.sym 25772 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25774 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 25775 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 25776 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 25777 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25778 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 25779 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 25780 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25782 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 25783 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 25784 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 25785 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 25786 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 25787 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 25789 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 25790 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25791 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 25792 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 25795 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 25796 soc.cpu.cpu_state[2]
.sym 25797 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25801 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 25802 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25803 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 25804 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 25807 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 25808 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 25809 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0
.sym 25810 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25813 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 25814 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 25815 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 25816 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25819 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 25820 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 25821 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25822 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 25825 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 25826 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 25827 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 25828 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25831 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 25832 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 25833 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 25834 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 25835 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 25836 CLK$SB_IO_IN_$glb_clk
.sym 25850 soc.cpu.pcpi_rs1[26]
.sym 25851 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 25852 soc.cpu.pcpi_rs1[10]
.sym 25853 soc.cpu.pcpi_rs1[7]
.sym 25854 soc.cpu.pcpi_rs1[6]
.sym 25856 soc.cpu.pcpi_rs1[28]
.sym 25857 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_I3_O
.sym 25858 soc.cpu.pcpi_rs1[3]
.sym 25859 soc.cpu.is_alu_reg_imm
.sym 25860 soc.cpu.pcpi_rs1[22]
.sym 25861 soc.cpu.pcpi_rs1[24]
.sym 25863 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25864 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25865 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 25866 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25867 soc.cpu.pcpi_rs1[22]
.sym 25868 soc.cpu.mem_la_wdata[3]
.sym 25869 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 25871 soc.cpu.pcpi_rs1[23]
.sym 25872 soc.cpu.cpuregs_raddr2[1]
.sym 25873 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 25879 soc.cpu.cpuregs_raddr2[1]
.sym 25880 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 25881 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25882 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 25884 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 25885 soc.cpu.cpu_state[2]
.sym 25887 resetn
.sym 25893 soc.cpu.cpu_state[2]
.sym 25894 soc.cpu.cpuregs_raddr2[0]
.sym 25895 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25896 soc.cpu.decoded_imm[0]
.sym 25897 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 25898 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25900 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25901 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25902 soc.cpu.cpuregs_raddr2[2]
.sym 25903 soc.cpu.cpuregs_raddr2[4]
.sym 25904 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 25906 soc.cpu.cpuregs_raddr2[3]
.sym 25907 soc.cpu.decoded_imm[3]
.sym 25908 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25910 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25912 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25913 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 25914 soc.cpu.cpu_state[2]
.sym 25915 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25918 soc.cpu.decoded_imm[0]
.sym 25919 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 25921 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 25924 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25925 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 25926 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25927 soc.cpu.cpu_state[2]
.sym 25930 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 25931 soc.cpu.cpu_state[2]
.sym 25932 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 25933 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 25937 resetn
.sym 25938 soc.cpu.cpu_state[2]
.sym 25942 soc.cpu.cpuregs_raddr2[4]
.sym 25943 soc.cpu.cpuregs_raddr2[3]
.sym 25944 soc.cpu.cpuregs_raddr2[2]
.sym 25948 soc.cpu.cpuregs_raddr2[1]
.sym 25950 soc.cpu.cpuregs_raddr2[0]
.sym 25951 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 25954 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 25955 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 25956 soc.cpu.decoded_imm[3]
.sym 25958 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25959 CLK$SB_IO_IN_$glb_clk
.sym 25970 soc.cpu.mem_rdata_q[21]
.sym 25973 resetn
.sym 25975 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25976 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 25977 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 25978 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 25980 soc.cpu.mem_rdata_q[27]
.sym 25981 soc.cpu.pcpi_rs1[4]
.sym 25983 soc.cpu.pcpi_rs1[6]
.sym 25985 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 25986 soc.cpu.pcpi_rs1[24]
.sym 25989 soc.cpu.pcpi_rs1[24]
.sym 25990 soc.cpu.pcpi_rs1[16]
.sym 25991 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 25993 soc.cpu.decoded_imm[3]
.sym 25994 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 25995 soc.cpu.mem_do_wdata
.sym 25996 soc.cpu.mem_la_wdata[3]
.sym 26002 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26003 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26004 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26005 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26008 soc.cpu.pcpi_rs1[7]
.sym 26009 soc.cpu.mem_la_wdata[3]
.sym 26010 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 26011 soc.cpu.pcpi_rs1[2]
.sym 26012 soc.cpu.cpuregs_raddr2[2]
.sym 26013 soc.cpu.pcpi_rs1[4]
.sym 26014 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 26015 soc.cpu.cpuregs_raddr2[4]
.sym 26019 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 26021 soc.cpu.cpu_state[2]
.sym 26022 soc.cpu.is_slli_srli_srai
.sym 26023 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 26024 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 26026 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 26028 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 26029 soc.cpu.cpu_state[2]
.sym 26031 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 26033 soc.cpu.cpuregs_raddr2[0]
.sym 26036 soc.cpu.mem_la_wdata[3]
.sym 26041 soc.cpu.cpu_state[2]
.sym 26042 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 26043 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 26044 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26047 soc.cpu.cpuregs_raddr2[4]
.sym 26049 soc.cpu.is_slli_srli_srai
.sym 26050 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 26053 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 26054 soc.cpu.pcpi_rs1[2]
.sym 26055 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26056 soc.cpu.pcpi_rs1[4]
.sym 26060 soc.cpu.cpuregs_raddr2[2]
.sym 26061 soc.cpu.is_slli_srli_srai
.sym 26062 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 26065 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 26066 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 26067 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 26068 soc.cpu.cpu_state[2]
.sym 26071 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 26072 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26073 soc.cpu.pcpi_rs1[7]
.sym 26074 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 26078 soc.cpu.cpuregs_raddr2[0]
.sym 26079 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 26080 soc.cpu.is_slli_srli_srai
.sym 26096 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26100 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 26101 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 26102 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 26106 soc.cpu.pcpi_rs1[10]
.sym 26107 soc.cpu.pcpi_rs1[2]
.sym 26113 soc.cpu.pcpi_rs1[28]
.sym 26114 soc.cpu.pcpi_rs1[26]
.sym 26119 soc.cpu.cpuregs_raddr2[0]
.sym 26126 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 26130 soc.cpu.pcpi_rs2[10]
.sym 26133 soc.cpu.pcpi_rs1[29]
.sym 26134 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26136 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 26137 soc.cpu.pcpi_rs1[22]
.sym 26138 soc.cpu.is_slli_srli_srai
.sym 26139 soc.cpu.pcpi_rs1[24]
.sym 26140 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 26141 soc.cpu.pcpi_rs1[23]
.sym 26144 soc.cpu.cpuregs_raddr2[1]
.sym 26145 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 26146 soc.cpu.pcpi_rs1[18]
.sym 26148 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 26149 soc.cpu.pcpi_rs1[26]
.sym 26150 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 26151 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26152 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 26153 soc.cpu.pcpi_rs1[21]
.sym 26154 soc.cpu.pcpi_rs1[30]
.sym 26155 soc.cpu.pcpi_rs1[27]
.sym 26156 soc.cpu.cpuregs_raddr2[3]
.sym 26158 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 26159 soc.cpu.pcpi_rs1[18]
.sym 26160 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26161 soc.cpu.pcpi_rs1[26]
.sym 26165 soc.cpu.cpuregs_raddr2[3]
.sym 26166 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 26167 soc.cpu.is_slli_srli_srai
.sym 26170 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 26171 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26172 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 26173 soc.cpu.pcpi_rs1[24]
.sym 26176 soc.cpu.pcpi_rs1[29]
.sym 26177 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26178 soc.cpu.pcpi_rs1[27]
.sym 26179 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 26182 soc.cpu.pcpi_rs1[30]
.sym 26183 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 26184 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26185 soc.cpu.pcpi_rs1[22]
.sym 26190 soc.cpu.pcpi_rs2[10]
.sym 26194 soc.cpu.is_slli_srli_srai
.sym 26196 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 26197 soc.cpu.cpuregs_raddr2[1]
.sym 26200 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26201 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 26202 soc.cpu.pcpi_rs1[21]
.sym 26203 soc.cpu.pcpi_rs1[23]
.sym 26220 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26221 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26222 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 26223 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 26224 soc.cpu.pcpi_rs1[9]
.sym 26228 soc.cpu.pcpi_rs1[10]
.sym 26229 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 26232 soc.cpu.pcpi_rs1[18]
.sym 26242 LED_G$SB_IO_OUT
.sym 26255 soc.cpu.pcpi_rs1[25]
.sym 26258 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 26259 soc.cpu.pcpi_rs1[19]
.sym 26261 soc.cpu.pcpi_rs1[24]
.sym 26262 soc.cpu.pcpi_rs2[18]
.sym 26267 soc.cpu.pcpi_rs1[27]
.sym 26269 soc.cpu.mem_la_wdata[0]
.sym 26272 soc.cpu.pcpi_rs1[22]
.sym 26274 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 26275 soc.cpu.pcpi_rs1[27]
.sym 26279 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26284 soc.cpu.pcpi_rs2[18]
.sym 26287 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 26288 soc.cpu.pcpi_rs1[27]
.sym 26289 soc.cpu.pcpi_rs1[25]
.sym 26290 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26293 soc.cpu.pcpi_rs1[24]
.sym 26294 soc.cpu.pcpi_rs1[22]
.sym 26295 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26296 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 26301 soc.cpu.mem_la_wdata[0]
.sym 26305 soc.cpu.pcpi_rs1[19]
.sym 26306 soc.cpu.pcpi_rs1[27]
.sym 26307 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 26308 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 26342 soc.cpu.pcpi_rs1[26]
.sym 26343 soc.cpu.pcpi_rs1[22]
.sym 26344 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 26345 $PACKER_VCC_NET
.sym 26347 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26348 soc.cpu.pcpi_rs1[20]
.sym 26349 soc.cpu.pcpi_rs1[31]
.sym 26350 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 26351 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 26352 soc.cpu.instr_sub
.sym 26378 soc.cpu.pcpi_rs2[24]
.sym 26448 soc.cpu.pcpi_rs2[24]
.sym 26465 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 26467 LED_R$SB_IO_OUT
.sym 26471 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 26490 LED_R$SB_IO_OUT
.sym 26498 LED_R$SB_IO_OUT
.sym 26516 LED_R$SB_IO_OUT
.sym 26527 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 26531 P2_6$SB_IO_OUT
.sym 26547 P2_6$SB_IO_OUT
.sym 26551 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O
.sym 26629 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2
.sym 26632 soc.cpu.irq_pending[26]
.sym 26633 soc.cpu.irq_pending[29]
.sym 26634 soc.cpu.cpuregs_wrdata[24]
.sym 26635 soc.cpu.irq_pending[24]
.sym 26671 iomem_wdata[6]
.sym 26673 P2_6$SB_IO_OUT
.sym 26676 iomem_wdata[9]
.sym 26677 iomem_wdata[14]
.sym 26700 soc.cpu.irq_mask[26]
.sym 26702 soc.cpu.irq_pending[25]
.sym 26710 soc.cpu.irq_state[1]
.sym 26718 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 26767 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 26768 soc.cpu.irq_pending[25]
.sym 26769 soc.cpu.irq_pending[19]
.sym 26770 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 26771 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 26772 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 26773 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 26774 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 26811 soc.cpu.cpuregs_wrdata[29]
.sym 26812 soc.cpu.irq_pending[26]
.sym 26813 soc.cpu.irq_mask[24]
.sym 26814 iomem_addr[6]
.sym 26815 iomem_wdata[13]
.sym 26817 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 26818 iomem_addr[8]
.sym 26825 soc.cpu.irq_pending[29]
.sym 26827 soc.cpu.cpuregs_wrdata[24]
.sym 26869 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 26870 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 26871 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 26872 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 26873 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 26874 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 26875 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26876 soc.cpu.irq_pending[30]
.sym 26907 soc.cpu.cpuregs_wrdata[27]
.sym 26908 soc.cpu.cpuregs_wrdata[28]
.sym 26909 soc.cpu.cpuregs_wrdata[28]
.sym 26910 soc.cpu.cpuregs_wrdata[27]
.sym 26911 soc.memory.wen[0]
.sym 26912 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 26913 soc.cpu.irq_state[0]
.sym 26914 soc.memory.wen[1]
.sym 26915 soc.cpu.irq_pending[27]
.sym 26916 soc.cpu.cpuregs_wrdata[17]
.sym 26918 soc.cpu.irq_mask[17]
.sym 26919 iomem_addr[10]
.sym 26920 soc.cpu.irq_mask[25]
.sym 26921 iomem_addr[7]
.sym 26922 iomem_addr[13]
.sym 26925 soc.cpu.irq_mask[30]
.sym 26928 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 26930 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 26933 iomem_addr[10]
.sym 26934 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26971 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 26972 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 26973 soc.cpu.irq_pending[31]
.sym 26974 soc.cpu.irq_pending[16]
.sym 26975 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 26976 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 26977 soc.cpu.irq_pending[18]
.sym 26978 soc.cpu.irq_pending[28]
.sym 27013 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 27016 soc.memory.cs_0
.sym 27017 soc.cpu.cpuregs_wrdata[25]
.sym 27020 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27021 soc.cpu.irq_state[1]
.sym 27022 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 27023 soc.cpu.cpuregs_wrdata[30]
.sym 27025 soc.cpu.irq_state[1]
.sym 27026 soc.cpu.irq_pending[4]
.sym 27027 soc.cpu.cpuregs_wrdata[19]
.sym 27029 soc.cpu.irq_pending[25]
.sym 27030 soc.cpu.irq_mask[26]
.sym 27031 iomem_addr[12]
.sym 27032 soc.cpu.irq_mask[28]
.sym 27033 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 27034 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 27035 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27036 soc.cpu.irq_state[1]
.sym 27073 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 27074 soc.cpu.irq_pending[20]
.sym 27075 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 27076 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 27077 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 27078 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 27079 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 27080 soc.cpu.irq_pending[22]
.sym 27115 soc.cpu.cpuregs_wrdata[31]
.sym 27116 soc.cpu.reg_next_pc[31]
.sym 27118 soc.cpu.irq_mask[31]
.sym 27119 soc.cpu.cpuregs_wrdata[20]
.sym 27120 soc.cpu.cpuregs_wrdata[16]
.sym 27122 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 27124 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 27125 soc.cpu.cpuregs_wrdata[23]
.sym 27127 soc.cpu.reg_pc[23]
.sym 27130 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 27132 soc.cpu.reg_pc[9]
.sym 27137 soc.cpu.irq_pending[28]
.sym 27175 soc.cpu.irq_pending[4]
.sym 27176 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 27177 soc.cpu.irq_pending[13]
.sym 27178 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 27179 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27180 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27181 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 27182 soc.cpu.irq_pending[21]
.sym 27217 soc.cpu.irq_state[0]
.sym 27218 soc.cpu.irq_state[0]
.sym 27219 soc.cpu.cpuregs_wrdata[22]
.sym 27222 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 27223 soc.cpu.irq_state[0]
.sym 27224 soc.cpu.irq_pending[23]
.sym 27225 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 27226 soc.cpu.irq_mask[20]
.sym 27229 soc.cpu.irq_pending[29]
.sym 27230 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 27231 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 27233 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 27235 soc.cpu.cpuregs_wrdata[24]
.sym 27236 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 27237 soc.cpu.cpuregs_wrdata[18]
.sym 27239 soc.cpu.irq_mask[29]
.sym 27240 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27277 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 27278 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 27279 soc.cpu.reg_pc[9]
.sym 27280 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27281 soc.cpu.reg_pc[4]
.sym 27282 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 27283 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 27284 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 27315 soc.cpu.cpuregs_wrdata[13]
.sym 27316 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.sym 27318 soc.cpu.cpuregs_wrdata[13]
.sym 27319 soc.cpu.irq_mask[4]
.sym 27320 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 27321 soc.cpu.irq_state[0]
.sym 27326 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3_SB_LUT4_O_I0
.sym 27327 soc.cpu.reg_next_pc[4]
.sym 27330 soc.cpu.irq_mask[7]
.sym 27331 soc.cpu.cpuregs_wrdata[12]
.sym 27332 soc.cpu.reg_pc[4]
.sym 27333 soc.cpu.irq_mask[30]
.sym 27334 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 27335 soc.cpu.reg_next_pc[14]
.sym 27336 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 27337 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 27338 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27339 soc.cpu.cpuregs_wrdata[7]
.sym 27341 soc.cpu.cpu_state[2]
.sym 27342 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 27379 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27380 soc.cpu.cpuregs_wrdata[14]
.sym 27381 soc.cpu.irq_pending[12]
.sym 27382 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 27383 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0
.sym 27384 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27385 soc.cpu.cpuregs_wrdata[12]
.sym 27386 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2
.sym 27421 soc.cpu.irq_state[0]
.sym 27422 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 27425 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27427 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 27428 soc.cpu.irq_state[1]
.sym 27431 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 27432 soc.cpu.latched_compr
.sym 27433 soc.cpu.irq_state[1]
.sym 27434 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27435 soc.cpu.irq_pending[4]
.sym 27436 soc.cpu.reg_pc[8]
.sym 27437 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 27438 soc.cpu.irq_pending[3]
.sym 27439 soc.cpu.irq_state[1]
.sym 27442 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 27443 soc.cpu.cpuregs_wrdata[19]
.sym 27481 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 27482 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 27483 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 27484 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 27485 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 27486 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27487 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 27488 soc.cpu.cpuregs_wrdata[15]
.sym 27526 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 27527 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 27528 soc.cpu.reg_next_pc[12]
.sym 27529 soc.cpu.cpu_state[3]
.sym 27532 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 27534 soc.cpu.irq_pending[12]
.sym 27535 soc.cpu.cpuregs_wrdata[2]
.sym 27536 soc.cpu.irq_mask[5]
.sym 27540 soc.cpu.reg_pc[23]
.sym 27541 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 27542 soc.cpu.cpuregs_wrdata[15]
.sym 27543 soc.cpu.cpuregs_wrdata[12]
.sym 27544 soc.cpu.reg_pc[3]
.sym 27546 soc.cpu.reg_pc[13]
.sym 27583 soc.cpu.irq_pending[6]
.sym 27584 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 27585 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.sym 27586 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1_SB_LUT4_O_I0
.sym 27587 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 27588 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27589 soc.cpu.cpuregs_wrdata[2]
.sym 27590 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27626 soc.cpu.irq_state[0]
.sym 27627 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 27630 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 27633 soc.cpu.cpu_state[4]
.sym 27634 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 27635 soc.cpu.irq_state[0]
.sym 27636 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 27637 soc.cpu.reg_next_pc[15]
.sym 27638 soc.cpu.pcpi_rs1[22]
.sym 27639 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 27640 soc.cpu.cpuregs_wrdata[9]
.sym 27641 soc.cpu.cpuregs_wrdata[18]
.sym 27643 soc.cpu.cpuregs_wrdata[24]
.sym 27644 soc.cpu.reg_pc[12]
.sym 27645 soc.cpu.pcpi_rs1[4]
.sym 27646 soc.cpu.irq_pending[6]
.sym 27648 soc.cpu.cpuregs_wrdata[24]
.sym 27685 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 27686 soc.cpu.irq_pending[14]
.sym 27687 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27688 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27689 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 27690 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27691 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27692 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 27727 soc.cpu.cpu_state[6]
.sym 27728 soc.cpu.irq_state[0]
.sym 27729 soc.cpu.cpu_state[4]
.sym 27731 soc.cpu.cpuregs_wrdata[11]
.sym 27732 soc.cpu.cpuregs_wrdata[9]
.sym 27733 soc.cpu.reg_pc[10]
.sym 27735 soc.cpu.cpuregs_wrdata[5]
.sym 27738 soc.cpu.cpuregs_wrdata[3]
.sym 27739 soc.cpu.cpuregs_wrdata[12]
.sym 27740 soc.cpu.cpu_state[2]
.sym 27741 soc.cpu.reg_pc[4]
.sym 27742 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 27743 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27744 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 27745 soc.cpu.cpuregs_rs1[27]
.sym 27746 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27747 soc.cpu.cpuregs_wrdata[7]
.sym 27748 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27749 soc.cpu.decoded_imm[0]
.sym 27750 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27787 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 27788 soc.cpu.cpuregs_rs1[27]
.sym 27789 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 27790 soc.cpu.decoded_imm[0]
.sym 27791 soc.cpu.cpuregs_rs1[25]
.sym 27792 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 27793 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 27794 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 27829 soc.cpu.cpu_state[4]
.sym 27830 soc.cpu.irq_state[0]
.sym 27831 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 27834 soc.cpu.cpuregs_wrdata[1]
.sym 27835 soc.cpu.irq_pending[5]
.sym 27837 soc.cpu.irq_state[1]
.sym 27838 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 27840 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27841 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27843 soc.cpu.pcpi_rs1[12]
.sym 27844 soc.cpu.cpuregs_wrdata[19]
.sym 27845 soc.cpu.reg_pc[8]
.sym 27846 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27847 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27848 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27849 soc.cpu.reg_pc[28]
.sym 27850 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27851 soc.cpu.irq_pending[11]
.sym 27852 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 27857 soc.cpu.cpuregs_wrdata[30]
.sym 27858 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 27859 $PACKER_VCC_NET
.sym 27861 $PACKER_VCC_NET
.sym 27863 soc.cpu.cpuregs_wrdata[26]
.sym 27865 soc.cpu.cpuregs_wrdata[31]
.sym 27867 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 27870 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 27871 soc.cpu.cpuregs_wrdata[29]
.sym 27873 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 27874 soc.cpu.cpuregs_wrdata[25]
.sym 27875 soc.cpu.cpuregs_wrdata[24]
.sym 27881 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27885 soc.cpu.cpuregs_wrdata[27]
.sym 27886 soc.cpu.cpuregs_wrdata[28]
.sym 27887 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27888 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27890 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27891 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27892 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27893 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27894 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27895 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27896 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27897 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27898 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27899 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27900 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27901 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27902 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27903 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27904 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27905 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 27906 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 27908 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 27909 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 27910 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 27916 CLK$SB_IO_IN_$glb_clk
.sym 27917 $PACKER_VCC_NET
.sym 27918 $PACKER_VCC_NET
.sym 27919 soc.cpu.cpuregs_wrdata[26]
.sym 27920 soc.cpu.cpuregs_wrdata[27]
.sym 27921 soc.cpu.cpuregs_wrdata[28]
.sym 27922 soc.cpu.cpuregs_wrdata[29]
.sym 27923 soc.cpu.cpuregs_wrdata[30]
.sym 27924 soc.cpu.cpuregs_wrdata[31]
.sym 27925 soc.cpu.cpuregs_wrdata[24]
.sym 27926 soc.cpu.cpuregs_wrdata[25]
.sym 27928 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 27931 soc.cpu.cpuregs_wrdata[6]
.sym 27932 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 27933 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 27934 soc.cpu.decoded_imm[4]
.sym 27935 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 27937 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 27939 soc.cpu.cpu_state[3]
.sym 27940 soc.cpu.irq_state[1]
.sym 27941 soc.cpu.cpuregs_wrdata[8]
.sym 27942 soc.cpu.reg_next_pc[6]
.sym 27943 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 27944 soc.cpu.reg_pc[23]
.sym 27945 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27946 soc.cpu.decoded_imm[15]
.sym 27947 soc.cpu.cpuregs_wrdata[12]
.sym 27948 soc.cpu.cpuregs_wrdata[2]
.sym 27949 soc.cpu.decoded_imm[1]
.sym 27950 soc.cpu.reg_pc[13]
.sym 27951 soc.cpu.cpuregs_wrdata[15]
.sym 27952 soc.cpu.reg_pc[3]
.sym 27953 soc.cpu.cpuregs_waddr[4]
.sym 27954 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 27961 soc.cpu.cpuregs_wrdata[16]
.sym 27962 soc.cpu.cpuregs_waddr[2]
.sym 27963 soc.cpu.cpuregs_wrdata[22]
.sym 27966 soc.cpu.cpuregs_waddr[0]
.sym 27967 soc.cpu.cpuregs_wrdata[21]
.sym 27968 soc.cpu.cpuregs_waddr[3]
.sym 27972 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27973 soc.cpu.cpuregs_wrdata[17]
.sym 27978 soc.cpu.cpuregs_waddr[4]
.sym 27979 $PACKER_VCC_NET
.sym 27980 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 27982 soc.cpu.cpuregs_wrdata[19]
.sym 27984 soc.cpu.cpuregs_waddr[1]
.sym 27985 soc.cpu.cpuregs_wrdata[23]
.sym 27986 soc.cpu.cpuregs.wen
.sym 27988 soc.cpu.cpuregs_wrdata[18]
.sym 27990 soc.cpu.cpuregs_wrdata[20]
.sym 27991 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27992 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27993 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27994 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27995 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27996 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27997 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 27998 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 27999 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28000 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28001 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28002 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28003 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28004 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28005 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28006 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28007 soc.cpu.cpuregs_waddr[0]
.sym 28008 soc.cpu.cpuregs_waddr[1]
.sym 28010 soc.cpu.cpuregs_waddr[2]
.sym 28011 soc.cpu.cpuregs_waddr[3]
.sym 28012 soc.cpu.cpuregs_waddr[4]
.sym 28018 CLK$SB_IO_IN_$glb_clk
.sym 28019 soc.cpu.cpuregs.wen
.sym 28020 soc.cpu.cpuregs_wrdata[16]
.sym 28021 soc.cpu.cpuregs_wrdata[17]
.sym 28022 soc.cpu.cpuregs_wrdata[18]
.sym 28023 soc.cpu.cpuregs_wrdata[19]
.sym 28024 soc.cpu.cpuregs_wrdata[20]
.sym 28025 soc.cpu.cpuregs_wrdata[21]
.sym 28026 soc.cpu.cpuregs_wrdata[22]
.sym 28027 soc.cpu.cpuregs_wrdata[23]
.sym 28028 $PACKER_VCC_NET
.sym 28033 soc.cpu.decoded_imm[2]
.sym 28034 soc.cpu.cpu_state[6]
.sym 28035 soc.cpu.decoded_imm[6]
.sym 28036 soc.cpu.pcpi_rs1[3]
.sym 28038 soc.cpu.reg_pc[28]
.sym 28039 soc.cpu.cpu_state[4]
.sym 28040 soc.cpu.reg_pc[7]
.sym 28041 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0
.sym 28042 soc.cpu.decoded_imm[4]
.sym 28043 soc.cpu.decoded_imm_j[21]
.sym 28044 soc.cpu.cpuregs_waddr[3]
.sym 28045 $PACKER_VCC_NET
.sym 28046 soc.cpu.pcpi_rs1[22]
.sym 28047 $PACKER_VCC_NET
.sym 28048 soc.cpu.cpuregs_wrdata[9]
.sym 28049 soc.cpu.decoded_imm[5]
.sym 28050 $PACKER_VCC_NET
.sym 28051 soc.cpu.cpuregs_wrdata[24]
.sym 28052 soc.cpu.decoded_imm[16]
.sym 28053 soc.cpu.pcpi_rs1[4]
.sym 28054 soc.cpu.cpuregs_wrdata[18]
.sym 28055 soc.cpu.reg_pc[20]
.sym 28056 soc.cpu.decoded_imm[29]
.sym 28061 soc.cpu.cpuregs_wrdata[30]
.sym 28062 soc.cpu.cpuregs_wrdata[25]
.sym 28063 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28065 $PACKER_VCC_NET
.sym 28068 soc.cpu.cpuregs_wrdata[29]
.sym 28069 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28071 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28072 $PACKER_VCC_NET
.sym 28073 soc.cpu.cpuregs_wrdata[31]
.sym 28074 soc.cpu.cpuregs_wrdata[26]
.sym 28076 soc.cpu.cpuregs_wrdata[24]
.sym 28079 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28081 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 28084 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28085 soc.cpu.cpuregs_wrdata[27]
.sym 28086 soc.cpu.cpuregs_wrdata[28]
.sym 28089 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28093 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28094 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28095 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28096 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28097 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28098 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28099 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28100 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28101 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28102 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28103 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28104 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28105 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28106 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28107 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28108 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28109 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28110 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28112 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28113 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 28114 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28120 CLK$SB_IO_IN_$glb_clk
.sym 28121 $PACKER_VCC_NET
.sym 28122 $PACKER_VCC_NET
.sym 28123 soc.cpu.cpuregs_wrdata[26]
.sym 28124 soc.cpu.cpuregs_wrdata[27]
.sym 28125 soc.cpu.cpuregs_wrdata[28]
.sym 28126 soc.cpu.cpuregs_wrdata[29]
.sym 28127 soc.cpu.cpuregs_wrdata[30]
.sym 28128 soc.cpu.cpuregs_wrdata[31]
.sym 28129 soc.cpu.cpuregs_wrdata[24]
.sym 28130 soc.cpu.cpuregs_wrdata[25]
.sym 28135 soc.cpu.reg_pc[10]
.sym 28136 soc.cpu.decoded_imm_j[30]
.sym 28137 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28138 soc.cpu.decoded_imm[13]
.sym 28139 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28140 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 28141 soc.cpu.reg_pc[12]
.sym 28142 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 28143 soc.cpu.cpu_state[4]
.sym 28144 soc.cpu.cpu_state[1]
.sym 28145 soc.cpu.cpuregs_wrdata[0]
.sym 28146 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 28147 soc.cpu.cpuregs_wrdata[12]
.sym 28150 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28151 soc.cpu.decoded_imm[14]
.sym 28152 soc.cpu.cpuregs_wrdata[12]
.sym 28153 soc.cpu.decoded_imm[0]
.sym 28154 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28155 soc.cpu.cpuregs_wrdata[7]
.sym 28156 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 28157 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 28158 soc.cpu.reg_pc[19]
.sym 28164 soc.cpu.cpuregs_wrdata[23]
.sym 28165 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28167 soc.cpu.cpuregs_wrdata[20]
.sym 28170 soc.cpu.cpuregs_waddr[0]
.sym 28172 soc.cpu.cpuregs_waddr[1]
.sym 28173 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28174 soc.cpu.cpuregs_wrdata[16]
.sym 28176 soc.cpu.cpuregs_waddr[3]
.sym 28177 soc.cpu.cpuregs_wrdata[21]
.sym 28181 soc.cpu.cpuregs_wrdata[22]
.sym 28182 soc.cpu.cpuregs_waddr[4]
.sym 28183 $PACKER_VCC_NET
.sym 28186 soc.cpu.cpuregs_wrdata[17]
.sym 28187 soc.cpu.cpuregs_wrdata[19]
.sym 28190 soc.cpu.cpuregs.wen
.sym 28192 soc.cpu.cpuregs_wrdata[18]
.sym 28193 soc.cpu.cpuregs_waddr[2]
.sym 28195 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28196 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28197 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28198 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 28199 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28200 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28201 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28202 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28203 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28204 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28205 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28206 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28207 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28208 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28209 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28210 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28211 soc.cpu.cpuregs_waddr[0]
.sym 28212 soc.cpu.cpuregs_waddr[1]
.sym 28214 soc.cpu.cpuregs_waddr[2]
.sym 28215 soc.cpu.cpuregs_waddr[3]
.sym 28216 soc.cpu.cpuregs_waddr[4]
.sym 28222 CLK$SB_IO_IN_$glb_clk
.sym 28223 soc.cpu.cpuregs.wen
.sym 28224 soc.cpu.cpuregs_wrdata[16]
.sym 28225 soc.cpu.cpuregs_wrdata[17]
.sym 28226 soc.cpu.cpuregs_wrdata[18]
.sym 28227 soc.cpu.cpuregs_wrdata[19]
.sym 28228 soc.cpu.cpuregs_wrdata[20]
.sym 28229 soc.cpu.cpuregs_wrdata[21]
.sym 28230 soc.cpu.cpuregs_wrdata[22]
.sym 28231 soc.cpu.cpuregs_wrdata[23]
.sym 28232 $PACKER_VCC_NET
.sym 28237 soc.cpu.reg_pc[17]
.sym 28238 soc.cpu.cpuregs_waddr[1]
.sym 28239 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 28240 soc.cpu.decoded_imm[22]
.sym 28241 soc.cpu.irq_state[0]
.sym 28242 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 28243 soc.cpu.decoded_imm[26]
.sym 28244 soc.cpu.reg_pc[21]
.sym 28245 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 28246 soc.cpu.cpuregs_waddr[0]
.sym 28247 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 28249 soc.cpu.cpuregs_wrdata[14]
.sym 28250 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 28251 soc.cpu.decoded_imm[26]
.sym 28252 soc.cpu.decoded_imm[19]
.sym 28253 soc.cpu.reg_pc[28]
.sym 28254 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28255 soc.cpu.decoded_imm[31]
.sym 28256 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 28257 soc.cpu.decoded_imm[27]
.sym 28258 soc.cpu.mem_rdata_q[26]
.sym 28259 soc.cpu.decoded_imm[9]
.sym 28260 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 28267 soc.cpu.cpuregs_wrdata[8]
.sym 28271 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 28272 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28273 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28274 soc.cpu.cpuregs_wrdata[14]
.sym 28275 soc.cpu.cpuregs_wrdata[9]
.sym 28276 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 28278 soc.cpu.cpuregs_wrdata[10]
.sym 28279 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 28282 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28285 soc.cpu.cpuregs_wrdata[12]
.sym 28286 soc.cpu.cpuregs_wrdata[11]
.sym 28289 soc.cpu.cpuregs_wrdata[15]
.sym 28290 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28292 $PACKER_VCC_NET
.sym 28293 soc.cpu.cpuregs_wrdata[13]
.sym 28294 $PACKER_VCC_NET
.sym 28297 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 28298 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28299 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 28300 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 28301 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 28302 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 28303 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 28304 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 28305 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28306 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28307 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28308 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28309 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28310 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28311 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28312 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28313 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 28314 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 28316 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28317 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 28318 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28324 CLK$SB_IO_IN_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 soc.cpu.cpuregs_wrdata[10]
.sym 28328 soc.cpu.cpuregs_wrdata[11]
.sym 28329 soc.cpu.cpuregs_wrdata[12]
.sym 28330 soc.cpu.cpuregs_wrdata[13]
.sym 28331 soc.cpu.cpuregs_wrdata[14]
.sym 28332 soc.cpu.cpuregs_wrdata[15]
.sym 28333 soc.cpu.cpuregs_wrdata[8]
.sym 28334 soc.cpu.cpuregs_wrdata[9]
.sym 28339 soc.cpu.reg_pc[31]
.sym 28340 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 28341 soc.cpu.decoded_rd[1]
.sym 28342 soc.cpu.decoded_imm[25]
.sym 28343 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 28344 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 28346 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 28347 soc.cpu.reg_pc[25]
.sym 28348 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 28349 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 28350 soc.cpu.decoded_imm[28]
.sym 28351 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 28352 soc.cpu.cpuregs_waddr[2]
.sym 28353 soc.cpu.decoded_imm[15]
.sym 28354 soc.cpu.cpuregs_waddr[0]
.sym 28355 soc.cpu.cpuregs_wrdata[15]
.sym 28356 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 28357 soc.cpu.cpuregs_wrdata[2]
.sym 28358 soc.cpu.decoded_imm[30]
.sym 28359 soc.cpu.cpuregs_wrdata[15]
.sym 28360 soc.cpu.cpuregs_wrdata[12]
.sym 28361 soc.cpu.cpuregs_waddr[4]
.sym 28362 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 28369 soc.cpu.cpuregs_waddr[3]
.sym 28372 soc.cpu.cpuregs_wrdata[3]
.sym 28373 soc.cpu.cpuregs_wrdata[4]
.sym 28374 soc.cpu.cpuregs_wrdata[5]
.sym 28375 soc.cpu.cpuregs_waddr[2]
.sym 28377 soc.cpu.cpuregs_waddr[0]
.sym 28380 soc.cpu.cpuregs_wrdata[0]
.sym 28382 soc.cpu.cpuregs_wrdata[2]
.sym 28384 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28385 soc.cpu.cpuregs.wen
.sym 28386 soc.cpu.cpuregs_waddr[4]
.sym 28389 soc.cpu.cpuregs_wrdata[6]
.sym 28391 soc.cpu.cpuregs_wrdata[1]
.sym 28392 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28395 soc.cpu.cpuregs_wrdata[7]
.sym 28396 $PACKER_VCC_NET
.sym 28398 soc.cpu.cpuregs_waddr[1]
.sym 28399 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 28400 soc.cpu.decoded_imm[19]
.sym 28401 soc.cpu.decoded_imm[7]
.sym 28402 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 28403 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 28404 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 28405 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 28406 soc.cpu.decoded_imm[18]
.sym 28407 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28408 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28409 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28410 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28411 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28412 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28413 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28414 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28415 soc.cpu.cpuregs_waddr[0]
.sym 28416 soc.cpu.cpuregs_waddr[1]
.sym 28418 soc.cpu.cpuregs_waddr[2]
.sym 28419 soc.cpu.cpuregs_waddr[3]
.sym 28420 soc.cpu.cpuregs_waddr[4]
.sym 28426 CLK$SB_IO_IN_$glb_clk
.sym 28427 soc.cpu.cpuregs.wen
.sym 28428 soc.cpu.cpuregs_wrdata[0]
.sym 28429 soc.cpu.cpuregs_wrdata[1]
.sym 28430 soc.cpu.cpuregs_wrdata[2]
.sym 28431 soc.cpu.cpuregs_wrdata[3]
.sym 28432 soc.cpu.cpuregs_wrdata[4]
.sym 28433 soc.cpu.cpuregs_wrdata[5]
.sym 28434 soc.cpu.cpuregs_wrdata[6]
.sym 28435 soc.cpu.cpuregs_wrdata[7]
.sym 28436 $PACKER_VCC_NET
.sym 28437 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 28441 soc.cpu.mem_rdata_q[27]
.sym 28442 soc.cpu.mem_wordsize[1]
.sym 28443 resetn
.sym 28444 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 28445 soc.cpu.cpuregs_waddr[3]
.sym 28446 soc.cpu.decoded_imm[11]
.sym 28447 soc.cpu.decoded_imm[9]
.sym 28448 soc.cpu.decoded_imm[2]
.sym 28449 soc.cpu.decoded_imm[31]
.sym 28450 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28451 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 28452 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28453 soc.cpu.pcpi_rs1[4]
.sym 28454 soc.cpu.pcpi_rs1[22]
.sym 28455 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 28456 soc.cpu.decoded_imm[22]
.sym 28457 $PACKER_VCC_NET
.sym 28458 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 28459 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 28460 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 28462 $PACKER_VCC_NET
.sym 28463 soc.cpu.pcpi_rs1[30]
.sym 28464 $PACKER_VCC_NET
.sym 28469 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28471 soc.cpu.cpuregs_wrdata[10]
.sym 28472 soc.cpu.cpuregs_wrdata[9]
.sym 28475 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 28476 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28477 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28478 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28479 soc.cpu.cpuregs_wrdata[11]
.sym 28481 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28482 $PACKER_VCC_NET
.sym 28485 soc.cpu.cpuregs_wrdata[8]
.sym 28487 $PACKER_VCC_NET
.sym 28489 soc.cpu.cpuregs_wrdata[14]
.sym 28493 soc.cpu.cpuregs_wrdata[13]
.sym 28495 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28497 soc.cpu.cpuregs_wrdata[15]
.sym 28498 soc.cpu.cpuregs_wrdata[12]
.sym 28502 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 28503 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I3_O
.sym 28504 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 28506 soc.cpu.mem_la_wdata[7]
.sym 28509 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28510 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28511 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28512 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28513 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28514 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28515 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28516 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28517 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28518 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28520 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 28521 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 28522 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 28528 CLK$SB_IO_IN_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28531 soc.cpu.cpuregs_wrdata[10]
.sym 28532 soc.cpu.cpuregs_wrdata[11]
.sym 28533 soc.cpu.cpuregs_wrdata[12]
.sym 28534 soc.cpu.cpuregs_wrdata[13]
.sym 28535 soc.cpu.cpuregs_wrdata[14]
.sym 28536 soc.cpu.cpuregs_wrdata[15]
.sym 28537 soc.cpu.cpuregs_wrdata[8]
.sym 28538 soc.cpu.cpuregs_wrdata[9]
.sym 28539 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 28543 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28544 soc.cpu.cpu_state[1]
.sym 28546 soc.cpu.cpuregs_raddr2[4]
.sym 28547 soc.cpu.pcpi_rs2[23]
.sym 28548 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28549 soc.cpu.decoded_imm[13]
.sym 28550 soc.cpu.cpuregs_raddr2[2]
.sym 28551 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 28552 soc.cpu.decoded_imm[19]
.sym 28553 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 28554 soc.cpu.decoded_imm[7]
.sym 28555 soc.cpu.pcpi_rs2[14]
.sym 28556 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 28557 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 28558 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 28559 soc.cpu.cpuregs_wrdata[7]
.sym 28560 soc.cpu.mem_rdata_q[27]
.sym 28561 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 28562 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 28564 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28565 soc.cpu.decoded_imm[14]
.sym 28566 soc.cpu.decoded_imm[0]
.sym 28572 soc.cpu.cpuregs_wrdata[1]
.sym 28573 soc.cpu.cpuregs_waddr[1]
.sym 28576 soc.cpu.cpuregs_wrdata[7]
.sym 28577 soc.cpu.cpuregs_wrdata[6]
.sym 28579 soc.cpu.cpuregs_waddr[2]
.sym 28581 soc.cpu.cpuregs_waddr[0]
.sym 28582 soc.cpu.cpuregs_waddr[3]
.sym 28584 soc.cpu.cpuregs_wrdata[4]
.sym 28586 soc.cpu.cpuregs_wrdata[2]
.sym 28587 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28589 soc.cpu.cpuregs.wen
.sym 28590 soc.cpu.cpuregs_waddr[4]
.sym 28592 soc.cpu.cpuregs_wrdata[5]
.sym 28594 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28596 soc.cpu.cpuregs_wrdata[0]
.sym 28600 $PACKER_VCC_NET
.sym 28601 soc.cpu.cpuregs_wrdata[3]
.sym 28603 soc.cpu.pcpi_rs2[30]
.sym 28604 soc.cpu.mem_la_wdata[6]
.sym 28605 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 28606 soc.cpu.pcpi_rs2[29]
.sym 28607 soc.cpu.pcpi_rs2[9]
.sym 28608 soc.cpu.mem_la_wdata[1]
.sym 28609 soc.cpu.pcpi_rs2[14]
.sym 28611 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28612 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28613 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28614 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28615 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28616 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28617 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28618 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 28619 soc.cpu.cpuregs_waddr[0]
.sym 28620 soc.cpu.cpuregs_waddr[1]
.sym 28622 soc.cpu.cpuregs_waddr[2]
.sym 28623 soc.cpu.cpuregs_waddr[3]
.sym 28624 soc.cpu.cpuregs_waddr[4]
.sym 28630 CLK$SB_IO_IN_$glb_clk
.sym 28631 soc.cpu.cpuregs.wen
.sym 28632 soc.cpu.cpuregs_wrdata[0]
.sym 28633 soc.cpu.cpuregs_wrdata[1]
.sym 28634 soc.cpu.cpuregs_wrdata[2]
.sym 28635 soc.cpu.cpuregs_wrdata[3]
.sym 28636 soc.cpu.cpuregs_wrdata[4]
.sym 28637 soc.cpu.cpuregs_wrdata[5]
.sym 28638 soc.cpu.cpuregs_wrdata[6]
.sym 28639 soc.cpu.cpuregs_wrdata[7]
.sym 28640 $PACKER_VCC_NET
.sym 28645 soc.cpu.pcpi_rs2[20]
.sym 28646 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 28647 soc.cpu.instr_waitirq
.sym 28648 soc.cpu.cpuregs_raddr2[1]
.sym 28649 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 28651 soc.cpu.decoded_imm[5]
.sym 28652 soc.cpu.mem_wordsize[1]
.sym 28653 soc.cpu.instr_retirq
.sym 28654 soc.cpu.instr_waitirq
.sym 28655 soc.cpu.pcpi_rs2[25]
.sym 28656 soc.cpu.decoded_imm[27]
.sym 28657 soc.cpu.pcpi_rs2[8]
.sym 28658 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 28659 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 28660 soc.cpu.decoded_imm[9]
.sym 28662 soc.cpu.pcpi_rs2[14]
.sym 28663 soc.cpu.mem_la_wdata[7]
.sym 28664 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 28665 soc.cpu.decoded_imm[27]
.sym 28666 soc.cpu.decoded_imm[19]
.sym 28667 soc.cpu.decoded_imm[26]
.sym 28668 soc.cpu.decoded_imm[2]
.sym 28705 soc.cpu.pcpi_rs2[22]
.sym 28706 soc.cpu.pcpi_rs2[10]
.sym 28707 soc.cpu.pcpi_rs2[12]
.sym 28708 soc.cpu.pcpi_rs2[15]
.sym 28709 soc.cpu.pcpi_rs2[11]
.sym 28710 soc.cpu.pcpi_rs2[13]
.sym 28711 soc.cpu.pcpi_rs2[8]
.sym 28712 soc.cpu.mem_la_wdata[4]
.sym 28746 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 28747 soc.cpu.decoded_imm[3]
.sym 28748 soc.cpu.pcpi_rs2[14]
.sym 28749 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 28750 soc.cpu.mem_rdata_q[30]
.sym 28751 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 28752 soc.cpu.instr_jal
.sym 28754 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 28755 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 28756 soc.cpu.mem_la_wdata[6]
.sym 28759 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 28760 soc.cpu.decoded_imm[30]
.sym 28761 soc.cpu.pcpi_rs2[29]
.sym 28762 soc.cpu.pcpi_rs2[13]
.sym 28763 soc.cpu.pcpi_rs2[9]
.sym 28764 soc.cpu.pcpi_rs2[8]
.sym 28765 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 28766 soc.cpu.decoded_imm[15]
.sym 28767 soc.cpu.mem_la_wdata[5]
.sym 28769 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 28770 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 28807 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_I3_I0
.sym 28808 soc.cpu.pcpi_rs2[26]
.sym 28809 soc.cpu.mem_la_wdata[2]
.sym 28810 soc.cpu.pcpi_rs2[24]
.sym 28811 soc.cpu.pcpi_rs2[16]
.sym 28812 soc.cpu.pcpi_rs2[27]
.sym 28813 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_I3_O
.sym 28814 soc.cpu.pcpi_rs2[19]
.sym 28850 soc.cpu.cpuregs_raddr2[0]
.sym 28852 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 28853 soc.cpu.mem_rdata_q[27]
.sym 28854 soc.cpu.mem_la_wdata[4]
.sym 28856 soc.cpu.pcpi_rs2[22]
.sym 28857 soc.cpu.decoded_imm[11]
.sym 28858 soc.cpu.decoded_imm[4]
.sym 28859 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 28860 soc.cpu.pcpi_rs2[12]
.sym 28861 soc.cpu.pcpi_rs1[4]
.sym 28862 soc.cpu.pcpi_rs1[22]
.sym 28863 soc.cpu.pcpi_rs2[15]
.sym 28864 soc.cpu.pcpi_rs1[30]
.sym 28866 soc.cpu.pcpi_rs1[8]
.sym 28867 soc.cpu.pcpi_rs2[13]
.sym 28868 soc.cpu.pcpi_rs2[19]
.sym 28869 soc.cpu.pcpi_rs2[8]
.sym 28870 soc.cpu.pcpi_rs1[30]
.sym 28871 soc.cpu.mem_la_wdata[4]
.sym 28872 soc.cpu.decoded_imm[22]
.sym 28909 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 28911 soc.cpu.alu_out_q[4]
.sym 28912 soc.cpu.alu_out_SB_LUT4_O_27_I0
.sym 28913 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 28914 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 28915 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I2_I1
.sym 28916 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 28951 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 28952 soc.cpu.mem_wordsize[2]
.sym 28953 soc.cpu.mem_rdata_q[26]
.sym 28954 soc.cpu.pcpi_rs2[24]
.sym 28955 soc.cpu.is_alu_reg_imm
.sym 28956 soc.cpu.decoded_imm[16]
.sym 28957 soc.cpu.is_alu_reg_reg
.sym 28958 soc.cpu.mem_wordsize[1]
.sym 28959 soc.cpu.pcpi_rs1[22]
.sym 28960 soc.cpu.pcpi_rs1[18]
.sym 28961 soc.cpu.pcpi_rs1[10]
.sym 28963 soc.cpu.decoded_imm[0]
.sym 28965 soc.cpu.alu_out_SB_LUT4_O_1_I3
.sym 28966 soc.cpu.instr_sub
.sym 28967 soc.cpu.pcpi_rs2[16]
.sym 28968 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 28969 soc.cpu.pcpi_rs2[27]
.sym 28970 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 28971 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 28972 soc.cpu.mem_rdata_q[27]
.sym 28973 soc.cpu.pcpi_rs2[19]
.sym 29011 soc.cpu.alu_out_SB_LUT4_O_29_I1
.sym 29012 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29013 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29014 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29015 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29016 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29017 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29018 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29054 soc.cpu.mem_rdata_q[14]
.sym 29056 soc.cpu.mem_rdata_q[13]
.sym 29057 soc.cpu.mem_wordsize[1]
.sym 29058 soc.cpu.mem_rdata_q[26]
.sym 29061 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 29062 soc.cpu.mem_la_wdata[3]
.sym 29063 soc.cpu.pcpi_rs1[23]
.sym 29064 soc.cpu.alu_out_q[4]
.sym 29065 soc.cpu.pcpi_rs1[21]
.sym 29066 soc.cpu.pcpi_rs1[19]
.sym 29070 soc.cpu.pcpi_rs2[14]
.sym 29073 soc.cpu.pcpi_rs2[8]
.sym 29074 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 29076 soc.cpu.mem_la_wdata[7]
.sym 29113 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29114 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29115 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29116 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29117 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29118 soc.cpu.alu_out_SB_LUT4_O_27_I1
.sym 29119 soc.cpu.alu_out_SB_LUT4_O_25_I1
.sym 29120 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29151 soc.cpu.mem_rdata_q[13]
.sym 29155 soc.cpu.pcpi_rs1[24]
.sym 29157 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 29158 soc.cpu.pcpi_rs1[2]
.sym 29159 soc.cpu.pcpi_rs1[25]
.sym 29160 soc.cpu.mem_la_wdata[3]
.sym 29161 soc.cpu.pcpi_rs1[12]
.sym 29162 soc.cpu.mem_rdata_q[12]
.sym 29163 soc.cpu.instr_sub
.sym 29164 soc.cpu.pcpi_rs1[16]
.sym 29165 soc.cpu.mem_rdata_q[13]
.sym 29168 soc.cpu.mem_la_wdata[5]
.sym 29169 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29170 soc.cpu.pcpi_rs1[27]
.sym 29171 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29173 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29175 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29177 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29178 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 29216 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 29217 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I2
.sym 29218 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.sym 29219 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 29220 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 29221 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2
.sym 29222 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 29257 soc.cpu.mem_wordsize[2]
.sym 29258 soc.cpu.alu_out_SB_LUT4_O_25_I1
.sym 29259 soc.cpu.pcpi_rs1[3]
.sym 29261 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 29262 soc.cpu.mem_la_wdata[4]
.sym 29263 soc.cpu.mem_wordsize[1]
.sym 29264 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 29265 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 29266 soc.cpu.mem_la_wdata[3]
.sym 29267 soc.cpu.pcpi_rs1[5]
.sym 29268 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 29270 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 29271 soc.cpu.pcpi_rs1[8]
.sym 29272 soc.cpu.mem_la_wdata[4]
.sym 29274 soc.cpu.pcpi_rs1[0]
.sym 29275 soc.cpu.pcpi_rs1[4]
.sym 29276 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 29277 soc.cpu.pcpi_rs2[19]
.sym 29278 soc.cpu.pcpi_rs1[30]
.sym 29280 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 29317 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 29318 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 29319 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I2
.sym 29320 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.sym 29321 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 29322 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2
.sym 29323 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2
.sym 29324 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.sym 29361 soc.cpu.instr_jalr
.sym 29363 soc.cpu.instr_sub
.sym 29364 soc.cpu.pcpi_rs1[10]
.sym 29365 LED_G$SB_IO_OUT
.sym 29368 soc.cpu.pcpi_rs1[5]
.sym 29372 soc.cpu.alu_out_SB_LUT4_O_1_I3
.sym 29382 soc.cpu.pcpi_rs1[17]
.sym 29419 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 29420 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 29421 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 29422 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 29423 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 29424 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 29425 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 29426 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 29462 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2
.sym 29463 soc.cpu.instr_sub
.sym 29464 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.sym 29465 soc.cpu.mem_rdata_q[14]
.sym 29466 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.sym 29467 soc.cpu.mem_rdata_q[14]
.sym 29468 soc.cpu.mem_rdata_q[13]
.sym 29470 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 29471 soc.cpu.pcpi_rs1[23]
.sym 29472 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I2
.sym 29475 soc.cpu.pcpi_rs1[19]
.sym 29481 soc.cpu.pcpi_rs1[21]
.sym 29521 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 29522 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 29523 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 29524 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 29525 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 29526 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 29527 soc.cpu.alu_out_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 29528 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 29563 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29564 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 29566 soc.cpu.mem_do_wdata
.sym 29567 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 29568 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29569 soc.cpu.pcpi_rs1[16]
.sym 29570 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 29571 soc.cpu.pcpi_rs1[24]
.sym 29572 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 29574 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 29585 soc.cpu.pcpi_rs1[31]
.sym 29586 soc.cpu.pcpi_rs1[27]
.sym 29662 soc.cpu.pcpi_rs1[26]
.sym 29664 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29666 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 29667 soc.cpu.pcpi_rs1[28]
.sym 29668 soc.cpu.instr_bne_SB_LUT4_I1_I0
.sym 29683 soc.cpu.pcpi_rs1[30]
.sym 29697 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 29698 LED_G$SB_IO_OUT
.sym 29709 LED_G$SB_IO_OUT
.sym 29719 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 29731 P2_1$SB_IO_OUT
.sym 29751 P2_1$SB_IO_OUT
.sym 29768 soc.cpu.irq_pending[24]
.sym 29769 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 29774 soc.cpu.pcpi_rs1[21]
.sym 29775 soc.cpu.irq_pending[30]
.sym 29882 soc.cpu.cpuregs_wrdata[29]
.sym 29883 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 29887 soc.cpu.reg_pc[24]
.sym 29891 soc.cpu.irq_pending[22]
.sym 29894 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 29899 iomem_addr[16]
.sym 29923 soc.cpu.reg_pc[24]
.sym 29934 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 29937 soc.cpu.cpuregs_wrdata[24]
.sym 29941 soc.cpu.reg_next_pc[27]
.sym 29942 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 29944 soc.cpu.cpuregs_wrdata[19]
.sym 29945 soc.cpu.reg_next_pc[25]
.sym 29947 soc.cpu.cpuregs_wrdata[29]
.sym 29958 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 29961 soc.cpu.irq_pending[26]
.sym 29963 soc.cpu.irq_mask[26]
.sym 29965 soc.cpu.irq_mask[24]
.sym 29969 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 29970 soc.cpu.irq_state[1]
.sym 29974 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2
.sym 29975 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3
.sym 29978 soc.cpu.irq_pending[29]
.sym 29980 soc.cpu.irq_pending[24]
.sym 29988 soc.cpu.irq_mask[29]
.sym 29991 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 29992 soc.cpu.irq_mask[24]
.sym 29993 soc.cpu.irq_pending[24]
.sym 29994 soc.cpu.irq_state[1]
.sym 30009 soc.cpu.irq_pending[26]
.sym 30011 soc.cpu.irq_mask[26]
.sym 30015 soc.cpu.irq_pending[29]
.sym 30016 soc.cpu.irq_mask[29]
.sym 30021 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3
.sym 30024 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2
.sym 30027 soc.cpu.irq_pending[24]
.sym 30030 soc.cpu.irq_mask[24]
.sym 30037 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30038 CLK$SB_IO_IN_$glb_clk
.sym 30039 resetn_SB_LUT4_I3_O_$glb_sr
.sym 30040 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2
.sym 30041 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3
.sym 30042 soc.cpu.cpuregs_wrdata[19]
.sym 30043 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0
.sym 30044 soc.cpu.irq_pending[17]
.sym 30045 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0
.sym 30046 soc.cpu.cpuregs_wrdata[27]
.sym 30047 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0
.sym 30051 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30055 iomem_addr[11]
.sym 30056 iomem_addr[2]
.sym 30057 iomem_addr[7]
.sym 30059 iomem_addr[9]
.sym 30062 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 30063 iomem_addr[4]
.sym 30064 soc.cpu.irq_mask[17]
.sym 30066 soc.cpu.irq_mask[19]
.sym 30067 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30069 soc.cpu.irq_pending[29]
.sym 30070 soc.cpu.irq_mask[16]
.sym 30071 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 30072 soc.cpu.reg_pc[24]
.sym 30074 soc.cpu.irq_mask[29]
.sym 30075 soc.cpu.irq_mask[16]
.sym 30083 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30084 soc.cpu.irq_pending[26]
.sym 30085 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 30086 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 30087 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 30089 soc.cpu.irq_mask[17]
.sym 30091 soc.cpu.irq_mask[25]
.sym 30092 soc.cpu.irq_mask[19]
.sym 30095 soc.cpu.irq_pending[24]
.sym 30096 soc.cpu.irq_pending[27]
.sym 30099 soc.cpu.irq_mask[26]
.sym 30101 soc.cpu.irq_pending[17]
.sym 30102 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 30106 soc.cpu.irq_pending[25]
.sym 30107 soc.cpu.irq_pending[19]
.sym 30114 soc.cpu.irq_pending[25]
.sym 30115 soc.cpu.irq_pending[24]
.sym 30116 soc.cpu.irq_pending[27]
.sym 30117 soc.cpu.irq_pending[26]
.sym 30122 soc.cpu.irq_mask[25]
.sym 30123 soc.cpu.irq_pending[25]
.sym 30128 soc.cpu.irq_mask[19]
.sym 30129 soc.cpu.irq_pending[19]
.sym 30132 soc.cpu.irq_pending[19]
.sym 30133 soc.cpu.irq_mask[19]
.sym 30139 soc.cpu.irq_mask[25]
.sym 30140 soc.cpu.irq_pending[25]
.sym 30146 soc.cpu.irq_mask[17]
.sym 30147 soc.cpu.irq_pending[17]
.sym 30150 soc.cpu.irq_mask[26]
.sym 30153 soc.cpu.irq_pending[26]
.sym 30156 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 30157 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 30158 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 30159 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 30160 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30161 CLK$SB_IO_IN_$glb_clk
.sym 30162 resetn_SB_LUT4_I3_O_$glb_sr
.sym 30163 soc.cpu.cpuregs_wrdata[30]
.sym 30164 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 30165 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 30166 soc.cpu.cpuregs_wrdata[26]
.sym 30167 soc.cpu.reg_pc[26]
.sym 30168 soc.cpu.cpuregs_wrdata[25]
.sym 30169 soc.cpu.reg_pc[23]
.sym 30170 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0
.sym 30174 soc.cpu.irq_pending[31]
.sym 30176 iomem_addr[11]
.sym 30177 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 30178 iomem_addr[14]
.sym 30179 soc.cpu.reg_next_pc[29]
.sym 30180 soc.cpu.irq_state[1]
.sym 30181 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 30184 soc.ram_ready
.sym 30186 soc.cpu.cpuregs_wrdata[19]
.sym 30187 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30188 soc.cpu.reg_pc[26]
.sym 30190 soc.cpu.irq_state[0]
.sym 30191 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 30192 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 30193 soc.cpu.reg_next_pc[18]
.sym 30194 soc.cpu.alu_out_q[30]
.sym 30195 soc.cpu.cpuregs_wrdata[27]
.sym 30197 soc.cpu.irq_state[0]
.sym 30204 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30205 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30206 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30207 soc.cpu.irq_pending[16]
.sym 30208 soc.cpu.irq_pending[17]
.sym 30209 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30210 soc.cpu.irq_pending[18]
.sym 30211 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 30212 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30214 soc.cpu.irq_pending[19]
.sym 30215 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 30216 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 30217 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 30219 soc.cpu.irq_pending[30]
.sym 30220 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 30222 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30223 soc.cpu.irq_mask[30]
.sym 30224 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30226 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30228 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30230 soc.cpu.irq_mask[16]
.sym 30231 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30232 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30238 soc.cpu.irq_mask[16]
.sym 30240 soc.cpu.irq_pending[16]
.sym 30243 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 30244 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30245 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 30246 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 30249 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 30250 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 30251 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 30252 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 30255 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30256 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30257 soc.cpu.irq_pending[19]
.sym 30258 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30261 soc.cpu.irq_pending[18]
.sym 30262 soc.cpu.irq_pending[19]
.sym 30263 soc.cpu.irq_pending[17]
.sym 30264 soc.cpu.irq_pending[16]
.sym 30267 soc.cpu.irq_mask[30]
.sym 30268 soc.cpu.irq_pending[30]
.sym 30273 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 30274 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 30275 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 30276 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 30279 soc.cpu.irq_mask[30]
.sym 30280 soc.cpu.irq_pending[30]
.sym 30283 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30284 CLK$SB_IO_IN_$glb_clk
.sym 30285 resetn_SB_LUT4_I3_O_$glb_sr
.sym 30286 soc.cpu.cpuregs_wrdata[23]
.sym 30287 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 30288 soc.cpu.cpuregs_wrdata[18]
.sym 30289 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 30290 soc.cpu.cpuregs_wrdata[31]
.sym 30291 soc.cpu.cpuregs_wrdata[20]
.sym 30292 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 30293 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 30298 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 30299 soc.cpu.reg_pc[23]
.sym 30300 soc.cpu.reg_out[26]
.sym 30301 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 30302 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 30303 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30304 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 30305 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 30306 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 30308 $PACKER_GND_NET
.sym 30310 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 30311 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 30312 soc.cpu.irq_pending[7]
.sym 30313 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 30314 soc.cpu.reg_pc[26]
.sym 30315 soc.cpu.reg_pc[24]
.sym 30316 soc.cpu.cpuregs_wrdata[25]
.sym 30317 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 30318 soc.cpu.reg_pc[23]
.sym 30319 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 30327 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 30329 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30333 soc.cpu.irq_mask[31]
.sym 30334 soc.cpu.irq_pending[30]
.sym 30337 soc.cpu.irq_pending[31]
.sym 30340 soc.cpu.irq_pending[29]
.sym 30341 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 30342 soc.cpu.irq_pending[28]
.sym 30343 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 30345 soc.cpu.irq_mask[16]
.sym 30349 soc.cpu.irq_mask[28]
.sym 30351 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 30353 soc.cpu.irq_mask[18]
.sym 30354 soc.cpu.irq_pending[16]
.sym 30357 soc.cpu.irq_pending[18]
.sym 30360 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 30361 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 30362 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 30363 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 30366 soc.cpu.irq_pending[31]
.sym 30367 soc.cpu.irq_pending[28]
.sym 30368 soc.cpu.irq_pending[30]
.sym 30369 soc.cpu.irq_pending[29]
.sym 30372 soc.cpu.irq_mask[31]
.sym 30373 soc.cpu.irq_pending[31]
.sym 30379 soc.cpu.irq_pending[16]
.sym 30381 soc.cpu.irq_mask[16]
.sym 30384 soc.cpu.irq_mask[28]
.sym 30386 soc.cpu.irq_pending[28]
.sym 30390 soc.cpu.irq_pending[31]
.sym 30393 soc.cpu.irq_mask[31]
.sym 30397 soc.cpu.irq_pending[18]
.sym 30399 soc.cpu.irq_mask[18]
.sym 30403 soc.cpu.irq_mask[28]
.sym 30405 soc.cpu.irq_pending[28]
.sym 30406 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30407 CLK$SB_IO_IN_$glb_clk
.sym 30408 resetn_SB_LUT4_I3_O_$glb_sr
.sym 30409 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0
.sym 30410 soc.cpu.cpuregs_wrdata[22]
.sym 30411 soc.cpu.cpuregs_wrdata[7]
.sym 30412 soc.cpu.cpuregs_wrdata[10]
.sym 30413 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 30414 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2
.sym 30415 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 30416 soc.cpu.irq_pending[7]
.sym 30420 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30430 iomem_addr[16]
.sym 30432 soc.cpu.cpuregs_wrdata[18]
.sym 30433 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 30434 soc.cpu.irq_pending[23]
.sym 30435 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30436 soc.cpu.irq_pending[16]
.sym 30438 soc.cpu.alu_out_q[30]
.sym 30439 soc.cpu.cpuregs_wrdata[20]
.sym 30440 soc.cpu.cpuregs_wrdata[29]
.sym 30441 soc.cpu.cpuregs_wrdata[19]
.sym 30442 soc.cpu.irq_pending[13]
.sym 30443 soc.cpu.irq_pending[20]
.sym 30450 soc.cpu.irq_pending[23]
.sym 30452 soc.cpu.irq_mask[22]
.sym 30453 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30456 soc.cpu.irq_pending[18]
.sym 30457 soc.cpu.irq_pending[21]
.sym 30458 soc.cpu.irq_pending[25]
.sym 30460 soc.cpu.irq_mask[20]
.sym 30461 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30464 soc.cpu.irq_pending[18]
.sym 30465 soc.cpu.irq_pending[22]
.sym 30466 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30467 soc.cpu.irq_pending[20]
.sym 30468 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30470 soc.cpu.irq_mask[18]
.sym 30472 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30476 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30480 soc.cpu.irq_mask[22]
.sym 30483 soc.cpu.irq_mask[22]
.sym 30485 soc.cpu.irq_pending[22]
.sym 30489 soc.cpu.irq_pending[20]
.sym 30491 soc.cpu.irq_mask[20]
.sym 30495 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30496 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30497 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30498 soc.cpu.irq_pending[25]
.sym 30501 soc.cpu.irq_pending[21]
.sym 30502 soc.cpu.irq_pending[23]
.sym 30503 soc.cpu.irq_pending[20]
.sym 30504 soc.cpu.irq_pending[22]
.sym 30507 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30508 soc.cpu.irq_pending[18]
.sym 30509 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30510 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30514 soc.cpu.irq_pending[18]
.sym 30516 soc.cpu.irq_mask[18]
.sym 30520 soc.cpu.irq_mask[20]
.sym 30522 soc.cpu.irq_pending[20]
.sym 30527 soc.cpu.irq_mask[22]
.sym 30528 soc.cpu.irq_pending[22]
.sym 30529 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30530 CLK$SB_IO_IN_$glb_clk
.sym 30531 resetn_SB_LUT4_I3_O_$glb_sr
.sym 30532 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 30533 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2
.sym 30534 soc.cpu.cpuregs_wrdata[4]
.sym 30535 soc.cpu.cpuregs_wrdata[21]
.sym 30536 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2
.sym 30537 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 30538 soc.cpu.cpuregs_wrdata[13]
.sym 30539 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 30541 soc.cpu.reg_next_pc[9]
.sym 30542 soc.cpu.cpuregs_wrdata[14]
.sym 30543 soc.cpu.reg_pc[9]
.sym 30544 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 30547 iomem_addr[10]
.sym 30549 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 30550 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I0
.sym 30554 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 30555 soc.cpu.cpuregs_wrdata[7]
.sym 30556 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 30557 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30558 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 30559 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 30560 soc.cpu.reg_pc[24]
.sym 30561 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 30562 soc.cpu.irq_mask[16]
.sym 30563 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 30564 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30565 soc.cpu.reg_pc[29]
.sym 30566 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30567 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30575 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30576 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 30577 soc.cpu.irq_mask[7]
.sym 30578 soc.cpu.irq_mask[4]
.sym 30580 soc.cpu.irq_pending[7]
.sym 30581 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 30582 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 30583 soc.cpu.irq_pending[13]
.sym 30586 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 30588 soc.cpu.irq_pending[21]
.sym 30589 soc.cpu.irq_pending[4]
.sym 30590 soc.cpu.irq_pending[29]
.sym 30591 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30594 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30596 soc.cpu.irq_pending[21]
.sym 30597 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30598 soc.cpu.irq_mask[13]
.sym 30599 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30600 soc.cpu.irq_mask[29]
.sym 30603 soc.cpu.irq_mask[21]
.sym 30604 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 30607 soc.cpu.irq_mask[4]
.sym 30608 soc.cpu.irq_pending[4]
.sym 30612 soc.cpu.irq_mask[21]
.sym 30614 soc.cpu.irq_pending[21]
.sym 30620 soc.cpu.irq_mask[13]
.sym 30621 soc.cpu.irq_pending[13]
.sym 30624 soc.cpu.irq_mask[4]
.sym 30625 soc.cpu.irq_mask[7]
.sym 30626 soc.cpu.irq_pending[7]
.sym 30627 soc.cpu.irq_pending[4]
.sym 30630 soc.cpu.irq_mask[29]
.sym 30631 soc.cpu.irq_pending[29]
.sym 30632 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 30633 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 30636 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 30637 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 30638 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 30639 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 30642 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30643 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30644 soc.cpu.irq_pending[21]
.sym 30645 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30648 soc.cpu.irq_pending[21]
.sym 30650 soc.cpu.irq_mask[21]
.sym 30652 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30653 CLK$SB_IO_IN_$glb_clk
.sym 30654 resetn_SB_LUT4_I3_O_$glb_sr
.sym 30656 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 30657 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 30658 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I0
.sym 30659 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2
.sym 30660 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 30661 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 30662 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 30665 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30666 soc.cpu.irq_pending[12]
.sym 30668 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 30669 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 30671 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 30673 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 30674 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 30676 iomem_addr[12]
.sym 30677 soc.cpu.reg_pc[8]
.sym 30679 soc.cpu.reg_pc[4]
.sym 30680 soc.cpu.reg_next_pc[21]
.sym 30681 soc.cpu.reg_pc[26]
.sym 30682 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 30683 soc.cpu.cpuregs_wrdata[27]
.sym 30684 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 30685 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 30686 soc.cpu.irq_state[1]
.sym 30687 soc.cpu.irq_mask[13]
.sym 30688 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 30689 soc.cpu.irq_state[0]
.sym 30690 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 30698 soc.cpu.irq_mask[13]
.sym 30699 soc.cpu.irq_pending[28]
.sym 30701 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 30704 soc.cpu.irq_pending[23]
.sym 30706 soc.cpu.irq_pending[13]
.sym 30707 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 30709 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30710 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 30711 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30712 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 30713 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30714 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30715 soc.cpu.cpu_state[2]
.sym 30716 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30717 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30720 soc.cpu.irq_pending[24]
.sym 30721 soc.cpu.cpu_state[3]
.sym 30722 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30723 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30724 soc.cpu.cpu_state[3]
.sym 30726 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30727 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30729 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30730 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30731 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30732 soc.cpu.cpu_state[2]
.sym 30735 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 30736 soc.cpu.irq_mask[13]
.sym 30737 soc.cpu.irq_pending[13]
.sym 30738 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 30741 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 30747 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30748 soc.cpu.cpu_state[3]
.sym 30749 soc.cpu.irq_pending[23]
.sym 30750 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30754 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 30759 soc.cpu.cpu_state[3]
.sym 30760 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30761 soc.cpu.irq_pending[24]
.sym 30762 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30765 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30766 soc.cpu.cpu_state[2]
.sym 30767 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30768 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30771 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30772 soc.cpu.cpu_state[3]
.sym 30773 soc.cpu.irq_pending[28]
.sym 30774 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30775 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 30776 CLK$SB_IO_IN_$glb_clk
.sym 30777 resetn_SB_LUT4_I3_O_$glb_sr
.sym 30778 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I3
.sym 30779 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 30780 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 30781 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I0
.sym 30782 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I0
.sym 30783 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 30784 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 30785 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 30786 soc.cpu.reg_pc[11]
.sym 30788 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 30789 soc.cpu.reg_pc[11]
.sym 30792 soc.cpu.reg_pc[13]
.sym 30796 soc.cpu.reg_pc[11]
.sym 30798 soc.cpu.reg_pc[2]
.sym 30799 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 30800 soc.cpu.reg_pc[3]
.sym 30801 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 30802 soc.cpu.reg_pc[5]
.sym 30803 soc.cpu.reg_pc[23]
.sym 30804 soc.cpu.irq_pending[7]
.sym 30806 soc.cpu.reg_pc[26]
.sym 30807 soc.cpu.reg_pc[24]
.sym 30808 soc.cpu.cpuregs_wrdata[25]
.sym 30809 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 30810 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 30811 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 30812 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 30813 soc.cpu.irq_mask[12]
.sym 30820 soc.cpu.irq_mask[12]
.sym 30821 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30825 soc.cpu.reg_next_pc[12]
.sym 30826 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 30827 soc.cpu.reg_next_pc[14]
.sym 30828 soc.cpu.cpu_state[3]
.sym 30829 soc.cpu.irq_pending[12]
.sym 30830 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 30831 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.sym 30832 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I1
.sym 30833 soc.cpu.pcpi_rs1[19]
.sym 30834 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2
.sym 30836 soc.cpu.cpu_state[4]
.sym 30837 soc.cpu.irq_mask[12]
.sym 30838 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 30839 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0
.sym 30843 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30844 soc.cpu.cpu_state[4]
.sym 30845 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 30846 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I0
.sym 30847 soc.cpu.pcpi_rs1[21]
.sym 30848 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30849 soc.cpu.irq_state[0]
.sym 30850 soc.cpu.irq_state[1]
.sym 30852 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30853 soc.cpu.cpu_state[4]
.sym 30854 soc.cpu.cpu_state[3]
.sym 30855 soc.cpu.pcpi_rs1[19]
.sym 30858 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 30859 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I1
.sym 30860 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 30861 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0
.sym 30865 soc.cpu.irq_mask[12]
.sym 30867 soc.cpu.irq_pending[12]
.sym 30870 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.sym 30871 soc.cpu.irq_mask[12]
.sym 30872 soc.cpu.irq_pending[12]
.sym 30873 soc.cpu.irq_state[1]
.sym 30876 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 30877 soc.cpu.irq_state[0]
.sym 30878 soc.cpu.irq_state[1]
.sym 30879 soc.cpu.reg_next_pc[14]
.sym 30882 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30883 soc.cpu.cpu_state[3]
.sym 30884 soc.cpu.pcpi_rs1[21]
.sym 30885 soc.cpu.cpu_state[4]
.sym 30890 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2
.sym 30891 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 30894 soc.cpu.irq_state[0]
.sym 30895 soc.cpu.reg_next_pc[12]
.sym 30896 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 30897 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I0
.sym 30898 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 30899 CLK$SB_IO_IN_$glb_clk
.sym 30900 resetn_SB_LUT4_I3_O_$glb_sr
.sym 30901 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 30902 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 30903 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 30904 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 30905 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 30906 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 30907 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 30908 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 30911 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30912 soc.cpu.decoded_imm[7]
.sym 30913 soc.cpu.reg_pc[12]
.sym 30914 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 30915 soc.cpu.reg_pc[15]
.sym 30916 iomem_addr[16]
.sym 30917 soc.cpu.cpuregs_wrdata[9]
.sym 30918 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 30919 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.sym 30920 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 30921 soc.cpu.pcpi_rs1[19]
.sym 30922 soc.cpu.reg_next_pc[15]
.sym 30923 soc.cpu.reg_pc[16]
.sym 30924 soc.cpu.pcpi_rs1[4]
.sym 30925 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 30926 soc.cpu.cpuregs_wrdata[19]
.sym 30927 soc.cpu.reg_pc[2]
.sym 30928 soc.cpu.cpuregs_wrdata[29]
.sym 30929 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30931 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30932 soc.cpu.reg_pc[30]
.sym 30933 soc.cpu.reg_pc[1]
.sym 30934 soc.cpu.irq_pending[13]
.sym 30935 soc.cpu.reg_pc[25]
.sym 30936 soc.cpu.cpuregs_wrdata[20]
.sym 30942 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 30943 soc.cpu.irq_pending[3]
.sym 30944 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30945 soc.cpu.cpu_state[4]
.sym 30946 soc.cpu.irq_state[0]
.sym 30947 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30949 soc.cpu.cpu_state[2]
.sym 30950 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30952 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 30954 soc.cpu.irq_state[1]
.sym 30955 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 30956 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 30957 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 30960 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30961 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30962 soc.cpu.reg_next_pc[15]
.sym 30964 soc.cpu.irq_mask[3]
.sym 30965 soc.cpu.reg_next_pc[2]
.sym 30966 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 30967 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30968 soc.cpu.irq_pending[30]
.sym 30969 soc.cpu.cpu_state[3]
.sym 30970 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 30971 soc.cpu.pcpi_rs1[22]
.sym 30972 soc.cpu.irq_pending[22]
.sym 30973 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 30975 soc.cpu.reg_next_pc[15]
.sym 30976 soc.cpu.irq_state[1]
.sym 30977 soc.cpu.irq_state[0]
.sym 30978 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 30981 soc.cpu.irq_state[1]
.sym 30982 soc.cpu.irq_mask[3]
.sym 30983 soc.cpu.irq_pending[3]
.sym 30987 soc.cpu.cpu_state[3]
.sym 30988 soc.cpu.irq_pending[30]
.sym 30989 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 30990 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30993 soc.cpu.cpu_state[2]
.sym 30994 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 30995 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 30996 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 30999 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31000 soc.cpu.cpu_state[4]
.sym 31001 soc.cpu.pcpi_rs1[22]
.sym 31002 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31005 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31006 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31007 soc.cpu.irq_pending[22]
.sym 31008 soc.cpu.cpu_state[3]
.sym 31011 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 31012 soc.cpu.reg_next_pc[2]
.sym 31013 soc.cpu.irq_state[0]
.sym 31014 soc.cpu.irq_state[1]
.sym 31017 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 31018 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 31019 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 31020 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 31024 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 31025 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 31026 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 31027 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 31028 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 31029 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 31030 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 31031 soc.cpu.cpuregs_wrdata[5]
.sym 31032 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31035 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31036 soc.cpu.reg_next_pc[14]
.sym 31037 soc.cpu.reg_pc[20]
.sym 31038 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31040 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 31042 soc.cpu.reg_pc[19]
.sym 31043 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 31044 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 31045 soc.cpu.cpu_state[2]
.sym 31046 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 31047 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 31048 soc.cpu.reg_pc[24]
.sym 31049 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31050 soc.cpu.pcpi_rs1[5]
.sym 31051 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 31052 soc.cpu.reg_pc[16]
.sym 31053 soc.cpu.reg_pc[29]
.sym 31054 soc.cpu.pcpi_rs1[25]
.sym 31055 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 31056 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31057 soc.cpu.irq_mask[14]
.sym 31058 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 31059 soc.cpu.cpu_state[2]
.sym 31065 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 31066 soc.cpu.irq_state[1]
.sym 31067 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 31068 soc.cpu.irq_pending[4]
.sym 31070 soc.cpu.irq_mask[5]
.sym 31071 soc.cpu.pcpi_rs1[7]
.sym 31072 soc.cpu.cpu_state[4]
.sym 31073 soc.cpu.irq_pending[6]
.sym 31075 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 31076 soc.cpu.irq_pending[7]
.sym 31078 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31079 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 31080 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31082 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31084 soc.cpu.irq_pending[27]
.sym 31086 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31087 soc.cpu.irq_pending[5]
.sym 31088 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31090 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 31091 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31092 soc.cpu.cpu_state[3]
.sym 31093 soc.cpu.cpu_state[3]
.sym 31094 soc.cpu.irq_mask[6]
.sym 31096 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31098 soc.cpu.irq_mask[6]
.sym 31099 soc.cpu.irq_pending[6]
.sym 31104 soc.cpu.irq_pending[4]
.sym 31105 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31106 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31107 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31110 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31111 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31112 soc.cpu.cpu_state[3]
.sym 31113 soc.cpu.irq_pending[27]
.sym 31116 soc.cpu.irq_mask[5]
.sym 31118 soc.cpu.irq_state[1]
.sym 31119 soc.cpu.irq_pending[5]
.sym 31122 soc.cpu.pcpi_rs1[7]
.sym 31123 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31124 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31125 soc.cpu.cpu_state[4]
.sym 31128 soc.cpu.irq_pending[4]
.sym 31129 soc.cpu.irq_pending[5]
.sym 31130 soc.cpu.irq_pending[6]
.sym 31131 soc.cpu.irq_pending[7]
.sym 31134 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 31135 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 31136 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 31137 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 31140 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31141 soc.cpu.irq_pending[7]
.sym 31142 soc.cpu.cpu_state[3]
.sym 31143 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31144 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 31145 CLK$SB_IO_IN_$glb_clk
.sym 31146 resetn_SB_LUT4_I3_O_$glb_sr
.sym 31147 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31148 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1
.sym 31149 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31150 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31151 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 31152 soc.cpu.reg_pc[27]
.sym 31153 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 31154 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 31158 soc.cpu.pcpi_rs1[21]
.sym 31159 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 31160 soc.cpu.reg_pc[21]
.sym 31161 soc.cpu.irq_pending[3]
.sym 31162 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31164 soc.cpu.reg_pc[28]
.sym 31165 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.sym 31167 soc.cpu.pcpi_rs1[7]
.sym 31168 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 31169 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31170 soc.cpu.reg_pc[29]
.sym 31171 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 31172 soc.cpu.irq_mask[0]
.sym 31173 soc.cpu.irq_state[1]
.sym 31174 soc.cpu.irq_state[0]
.sym 31175 soc.cpu.cpuregs_wrdata[27]
.sym 31176 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 31177 soc.cpu.reg_pc[31]
.sym 31179 soc.cpu.irq_state[1]
.sym 31180 soc.cpu.irq_state[0]
.sym 31181 soc.cpu.reg_pc[26]
.sym 31182 soc.cpu.pcpi_rs1[13]
.sym 31189 soc.cpu.irq_pending[14]
.sym 31190 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 31193 soc.cpu.cpu_state[4]
.sym 31194 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31197 soc.cpu.pcpi_rs1[18]
.sym 31198 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31200 soc.cpu.pcpi_rs1[4]
.sym 31201 soc.cpu.cpu_state[4]
.sym 31202 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31204 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31205 soc.cpu.cpu_state[3]
.sym 31206 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31208 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31210 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31211 soc.cpu.irq_pending[12]
.sym 31212 soc.cpu.cpu_state[2]
.sym 31213 soc.cpu.cpu_state[3]
.sym 31214 soc.cpu.pcpi_rs1[25]
.sym 31215 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31216 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31217 soc.cpu.irq_mask[14]
.sym 31218 soc.cpu.irq_pending[11]
.sym 31221 soc.cpu.cpu_state[3]
.sym 31222 soc.cpu.irq_pending[11]
.sym 31223 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31224 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31227 soc.cpu.irq_pending[14]
.sym 31228 soc.cpu.irq_mask[14]
.sym 31233 soc.cpu.pcpi_rs1[18]
.sym 31234 soc.cpu.cpu_state[4]
.sym 31235 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31236 soc.cpu.cpu_state[3]
.sym 31239 soc.cpu.cpu_state[3]
.sym 31240 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31241 soc.cpu.pcpi_rs1[25]
.sym 31242 soc.cpu.cpu_state[4]
.sym 31246 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31247 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31248 soc.cpu.cpu_state[2]
.sym 31251 soc.cpu.pcpi_rs1[4]
.sym 31252 soc.cpu.cpu_state[4]
.sym 31253 soc.cpu.cpu_state[3]
.sym 31254 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31257 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31258 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31260 soc.cpu.irq_pending[12]
.sym 31264 soc.cpu.irq_mask[14]
.sym 31265 soc.cpu.irq_pending[14]
.sym 31267 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 31268 CLK$SB_IO_IN_$glb_clk
.sym 31269 resetn_SB_LUT4_I3_O_$glb_sr
.sym 31270 soc.cpu.cpuregs_wrdata[8]
.sym 31271 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31272 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0
.sym 31273 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 31274 soc.cpu.cpuregs_wrdata[6]
.sym 31275 soc.cpu.decoded_imm[20]
.sym 31276 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 31277 soc.cpu.decoded_imm[12]
.sym 31280 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31281 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 31282 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 31283 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 31284 soc.cpu.compressed_instr
.sym 31285 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 31286 soc.cpu.reg_pc[18]
.sym 31289 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 31290 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31291 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1
.sym 31292 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31293 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31294 soc.cpu.reg_pc[5]
.sym 31295 soc.cpu.decoded_imm[3]
.sym 31296 soc.cpu.pcpi_rs1[15]
.sym 31297 soc.cpu.decoded_imm[20]
.sym 31298 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31299 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 31300 soc.cpu.reg_pc[27]
.sym 31301 soc.cpu.decoded_imm[12]
.sym 31303 soc.cpu.cpuregs_wrdata[8]
.sym 31304 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31305 soc.cpu.cpuregs_wrdata[25]
.sym 31314 soc.cpu.cpu_state[3]
.sym 31315 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31317 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 31318 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31319 soc.cpu.irq_pending[6]
.sym 31320 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31321 soc.cpu.irq_state[1]
.sym 31322 soc.cpu.pcpi_rs1[15]
.sym 31323 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 31324 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31326 soc.cpu.irq_mask[6]
.sym 31327 soc.cpu.irq_pending[15]
.sym 31328 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 31329 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31330 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 31331 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 31333 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31334 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31335 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31336 soc.cpu.cpu_state[4]
.sym 31337 soc.cpu.mem_rdata_q[20]
.sym 31338 soc.cpu.pcpi_rs1[12]
.sym 31339 soc.cpu.irq_pending[31]
.sym 31341 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31342 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 31344 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31345 soc.cpu.irq_pending[31]
.sym 31346 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31347 soc.cpu.cpu_state[3]
.sym 31350 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 31351 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 31352 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 31353 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 31356 soc.cpu.pcpi_rs1[12]
.sym 31357 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31358 soc.cpu.cpu_state[4]
.sym 31359 soc.cpu.cpu_state[3]
.sym 31363 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31364 soc.cpu.mem_rdata_q[20]
.sym 31365 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31368 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 31369 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 31370 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 31371 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 31374 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 31375 soc.cpu.cpu_state[4]
.sym 31376 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31377 soc.cpu.pcpi_rs1[15]
.sym 31380 soc.cpu.irq_mask[6]
.sym 31381 soc.cpu.irq_state[1]
.sym 31383 soc.cpu.irq_pending[6]
.sym 31386 soc.cpu.cpu_state[3]
.sym 31387 soc.cpu.irq_pending[15]
.sym 31388 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31389 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31390 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31391 CLK$SB_IO_IN_$glb_clk
.sym 31393 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 31394 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 31395 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 31396 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 31397 soc.cpu.cpuregs.wen_SB_LUT4_O_I3
.sym 31398 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 31399 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 31400 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 31404 soc.cpu.pcpi_rs2[9]
.sym 31405 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 31406 soc.cpu.decoded_imm_j[4]
.sym 31407 soc.cpu.decoded_imm[29]
.sym 31408 soc.cpu.cpu_state[6]
.sym 31409 soc.cpu.decoded_imm[22]
.sym 31411 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 31412 soc.cpu.reg_pc[20]
.sym 31413 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31414 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 31416 soc.cpu.decoded_imm_j[12]
.sym 31417 soc.cpu.cpuregs.wen
.sym 31418 soc.cpu.cpuregs_wrdata[19]
.sym 31419 soc.cpu.decoded_imm[11]
.sym 31420 soc.cpu.decoded_imm[0]
.sym 31421 soc.cpu.cpuregs_wrdata[6]
.sym 31422 soc.cpu.cpuregs_wrdata[20]
.sym 31423 soc.cpu.decoded_imm[20]
.sym 31424 soc.cpu.reg_pc[2]
.sym 31425 soc.cpu.reg_pc[1]
.sym 31426 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 31427 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31428 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 31434 soc.cpu.reg_pc[7]
.sym 31437 soc.cpu.decoded_imm[0]
.sym 31439 soc.cpu.decoded_imm[2]
.sym 31440 soc.cpu.reg_pc[2]
.sym 31441 soc.cpu.decoded_imm[6]
.sym 31444 soc.cpu.decoded_imm[4]
.sym 31445 soc.cpu.reg_pc[4]
.sym 31447 soc.cpu.reg_pc[0]
.sym 31450 soc.cpu.reg_pc[3]
.sym 31451 soc.cpu.reg_pc[1]
.sym 31452 soc.cpu.reg_pc[6]
.sym 31454 soc.cpu.reg_pc[5]
.sym 31455 soc.cpu.decoded_imm[3]
.sym 31457 soc.cpu.decoded_imm[7]
.sym 31458 soc.cpu.decoded_imm[5]
.sym 31465 soc.cpu.decoded_imm[1]
.sym 31466 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 31468 soc.cpu.decoded_imm[0]
.sym 31469 soc.cpu.reg_pc[0]
.sym 31472 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 31474 soc.cpu.decoded_imm[1]
.sym 31475 soc.cpu.reg_pc[1]
.sym 31476 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 31478 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 31480 soc.cpu.decoded_imm[2]
.sym 31481 soc.cpu.reg_pc[2]
.sym 31482 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 31484 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 31486 soc.cpu.reg_pc[3]
.sym 31487 soc.cpu.decoded_imm[3]
.sym 31488 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 31490 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 31492 soc.cpu.decoded_imm[4]
.sym 31493 soc.cpu.reg_pc[4]
.sym 31494 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 31496 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 31498 soc.cpu.reg_pc[5]
.sym 31499 soc.cpu.decoded_imm[5]
.sym 31500 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 31502 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 31504 soc.cpu.decoded_imm[6]
.sym 31505 soc.cpu.reg_pc[6]
.sym 31506 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 31508 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 31510 soc.cpu.reg_pc[7]
.sym 31511 soc.cpu.decoded_imm[7]
.sym 31512 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 31516 soc.cpu.cpuregs_wrdata[0]
.sym 31517 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 31518 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 31519 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 31520 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 31521 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 31522 soc.cpu.cpuregs.wen
.sym 31523 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I2_O
.sym 31526 soc.cpu.mem_la_wdata[1]
.sym 31528 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 31530 soc.cpu.reg_pc[19]
.sym 31532 soc.cpu.cpu_state[2]
.sym 31533 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31534 soc.cpu.latched_store
.sym 31535 soc.cpu.reg_pc[0]
.sym 31536 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31537 soc.cpu.reg_pc[31]
.sym 31538 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 31539 soc.cpu.instr_jal
.sym 31540 soc.cpu.reg_pc[24]
.sym 31541 soc.cpu.cpu_state[4]
.sym 31542 soc.cpu.pcpi_rs1[5]
.sym 31543 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 31544 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 31545 soc.cpu.decoded_imm[17]
.sym 31546 soc.cpu.reg_pc[29]
.sym 31547 soc.cpu.cpuregs_rs1[5]
.sym 31548 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31549 soc.cpu.reg_pc[16]
.sym 31550 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 31551 soc.cpu.reg_pc[30]
.sym 31552 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 31559 soc.cpu.reg_pc[14]
.sym 31560 soc.cpu.reg_pc[13]
.sym 31562 soc.cpu.reg_pc[8]
.sym 31563 soc.cpu.decoded_imm[13]
.sym 31564 soc.cpu.decoded_imm[15]
.sym 31566 soc.cpu.reg_pc[12]
.sym 31568 soc.cpu.decoded_imm[9]
.sym 31570 soc.cpu.reg_pc[10]
.sym 31571 soc.cpu.decoded_imm[12]
.sym 31576 soc.cpu.reg_pc[11]
.sym 31579 soc.cpu.decoded_imm[11]
.sym 31580 soc.cpu.reg_pc[9]
.sym 31581 soc.cpu.decoded_imm[14]
.sym 31584 soc.cpu.reg_pc[15]
.sym 31586 soc.cpu.decoded_imm[8]
.sym 31587 soc.cpu.decoded_imm[10]
.sym 31589 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 31591 soc.cpu.reg_pc[8]
.sym 31592 soc.cpu.decoded_imm[8]
.sym 31593 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 31595 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 31597 soc.cpu.decoded_imm[9]
.sym 31598 soc.cpu.reg_pc[9]
.sym 31599 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 31601 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 31603 soc.cpu.decoded_imm[10]
.sym 31604 soc.cpu.reg_pc[10]
.sym 31605 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 31607 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 31609 soc.cpu.decoded_imm[11]
.sym 31610 soc.cpu.reg_pc[11]
.sym 31611 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 31613 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 31615 soc.cpu.decoded_imm[12]
.sym 31616 soc.cpu.reg_pc[12]
.sym 31617 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 31619 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 31621 soc.cpu.decoded_imm[13]
.sym 31622 soc.cpu.reg_pc[13]
.sym 31623 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 31625 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 31627 soc.cpu.decoded_imm[14]
.sym 31628 soc.cpu.reg_pc[14]
.sym 31629 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 31631 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 31633 soc.cpu.reg_pc[15]
.sym 31634 soc.cpu.decoded_imm[15]
.sym 31635 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 31639 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 31640 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I3_O
.sym 31641 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 31642 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 31643 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 31644 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 31645 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 31646 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 31650 soc.cpu.pcpi_rs2[14]
.sym 31651 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31652 soc.cpu.decoded_imm[31]
.sym 31653 soc.cpu.reg_pc[14]
.sym 31654 soc.cpu.decoded_imm[9]
.sym 31655 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 31656 soc.cpu.decoded_imm[26]
.sym 31657 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31658 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 31660 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 31661 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 31662 soc.cpu.decoded_imm[27]
.sym 31663 soc.cpu.cpuregs_wrdata[10]
.sym 31664 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 31665 soc.cpu.pcpi_rs1[14]
.sym 31666 soc.cpu.pcpi_rs1[20]
.sym 31667 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 31668 soc.cpu.pcpi_rs1[9]
.sym 31669 soc.cpu.reg_pc[26]
.sym 31670 soc.cpu.reg_pc[0]
.sym 31671 soc.cpu.cpuregs.wen
.sym 31672 soc.cpu.decoded_imm[8]
.sym 31673 soc.cpu.decoded_imm[10]
.sym 31674 soc.cpu.pcpi_rs1[13]
.sym 31675 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 31680 soc.cpu.reg_pc[23]
.sym 31683 soc.cpu.decoded_imm[16]
.sym 31685 soc.cpu.reg_pc[17]
.sym 31686 soc.cpu.decoded_imm[22]
.sym 31688 soc.cpu.reg_pc[21]
.sym 31693 soc.cpu.reg_pc[18]
.sym 31694 soc.cpu.reg_pc[20]
.sym 31695 soc.cpu.decoded_imm[20]
.sym 31697 soc.cpu.decoded_imm[23]
.sym 31698 soc.cpu.reg_pc[19]
.sym 31701 soc.cpu.decoded_imm[18]
.sym 31703 soc.cpu.decoded_imm[19]
.sym 31705 soc.cpu.decoded_imm[17]
.sym 31707 soc.cpu.decoded_imm[21]
.sym 31708 soc.cpu.reg_pc[22]
.sym 31709 soc.cpu.reg_pc[16]
.sym 31712 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 31714 soc.cpu.decoded_imm[16]
.sym 31715 soc.cpu.reg_pc[16]
.sym 31716 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 31718 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 31720 soc.cpu.decoded_imm[17]
.sym 31721 soc.cpu.reg_pc[17]
.sym 31722 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 31724 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 31726 soc.cpu.decoded_imm[18]
.sym 31727 soc.cpu.reg_pc[18]
.sym 31728 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 31730 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 31732 soc.cpu.reg_pc[19]
.sym 31733 soc.cpu.decoded_imm[19]
.sym 31734 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 31736 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 31738 soc.cpu.reg_pc[20]
.sym 31739 soc.cpu.decoded_imm[20]
.sym 31740 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 31742 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 31744 soc.cpu.decoded_imm[21]
.sym 31745 soc.cpu.reg_pc[21]
.sym 31746 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 31748 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 31750 soc.cpu.reg_pc[22]
.sym 31751 soc.cpu.decoded_imm[22]
.sym 31752 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 31754 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 31756 soc.cpu.reg_pc[23]
.sym 31757 soc.cpu.decoded_imm[23]
.sym 31758 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 31762 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 31763 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 31764 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 31765 soc.cpu.cpuregs_rs1[5]
.sym 31766 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 31767 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 31768 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 31769 soc.cpu.cpuregs_raddr1[0]
.sym 31773 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 31774 soc.cpu.cpuregs_waddr[2]
.sym 31775 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 31776 soc.cpu.latched_branch
.sym 31777 soc.cpu.decoded_rd[3]
.sym 31778 soc.cpu.cpuregs_waddr[0]
.sym 31779 soc.cpu.decoded_rd[2]
.sym 31780 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 31781 soc.cpu.reg_pc[18]
.sym 31782 soc.cpu.cpuregs_waddr[4]
.sym 31783 soc.cpu.decoded_imm[1]
.sym 31784 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 31785 soc.cpu.decoded_imm[15]
.sym 31786 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 31787 soc.cpu.pcpi_rs1[15]
.sym 31788 soc.cpu.instr_lui
.sym 31789 soc.cpu.decoded_imm[20]
.sym 31790 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 31791 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 31792 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 31793 soc.cpu.decoded_imm[12]
.sym 31794 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 31795 soc.cpu.cpuregs_wrdata[8]
.sym 31796 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 31797 soc.cpu.reg_pc[27]
.sym 31798 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 31804 soc.cpu.reg_pc[27]
.sym 31806 soc.cpu.reg_pc[25]
.sym 31807 soc.cpu.decoded_imm[28]
.sym 31808 soc.cpu.reg_pc[31]
.sym 31809 soc.cpu.decoded_imm[25]
.sym 31812 soc.cpu.reg_pc[24]
.sym 31813 soc.cpu.decoded_imm[29]
.sym 31816 soc.cpu.decoded_imm[27]
.sym 31818 soc.cpu.reg_pc[29]
.sym 31821 soc.cpu.reg_pc[30]
.sym 31822 soc.cpu.decoded_imm[30]
.sym 31824 soc.cpu.reg_pc[28]
.sym 31826 soc.cpu.decoded_imm[31]
.sym 31829 soc.cpu.reg_pc[26]
.sym 31830 soc.cpu.decoded_imm[26]
.sym 31833 soc.cpu.decoded_imm[24]
.sym 31835 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 31837 soc.cpu.decoded_imm[24]
.sym 31838 soc.cpu.reg_pc[24]
.sym 31839 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 31841 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 31843 soc.cpu.decoded_imm[25]
.sym 31844 soc.cpu.reg_pc[25]
.sym 31845 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 31847 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 31849 soc.cpu.reg_pc[26]
.sym 31850 soc.cpu.decoded_imm[26]
.sym 31851 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 31853 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 31855 soc.cpu.decoded_imm[27]
.sym 31856 soc.cpu.reg_pc[27]
.sym 31857 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 31859 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 31861 soc.cpu.reg_pc[28]
.sym 31862 soc.cpu.decoded_imm[28]
.sym 31863 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 31865 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 31867 soc.cpu.reg_pc[29]
.sym 31868 soc.cpu.decoded_imm[29]
.sym 31869 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 31871 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 31873 soc.cpu.decoded_imm[30]
.sym 31874 soc.cpu.reg_pc[30]
.sym 31875 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 31878 soc.cpu.reg_pc[31]
.sym 31880 soc.cpu.decoded_imm[31]
.sym 31881 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 31885 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 31886 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 31887 soc.cpu.cpuregs_raddr1[1]
.sym 31891 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 31897 soc.cpu.decoded_imm[5]
.sym 31898 soc.cpu.decoded_imm_j[13]
.sym 31899 $PACKER_VCC_NET
.sym 31900 $PACKER_VCC_NET
.sym 31901 soc.cpu.decoded_imm[22]
.sym 31902 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 31903 soc.cpu.pcpi_rs1[30]
.sym 31904 soc.cpu.decoded_imm[27]
.sym 31905 soc.cpu.decoded_imm[16]
.sym 31906 soc.cpu.mem_rdata_q[25]
.sym 31907 $PACKER_VCC_NET
.sym 31908 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 31910 soc.cpu.latched_is_lh
.sym 31911 soc.cpu.decoded_imm[20]
.sym 31912 soc.cpu.decoded_imm[18]
.sym 31913 soc.cpu.cpuregs_wrdata[6]
.sym 31914 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 31915 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 31917 soc.cpu.cpuregs.wen
.sym 31918 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 31919 soc.cpu.decoded_imm_j[19]
.sym 31920 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 31927 soc.cpu.cpuregs_wrdata[7]
.sym 31928 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 31929 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 31930 soc.cpu.cpuregs_wrdata[12]
.sym 31931 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 31935 soc.cpu.cpuregs_wrdata[10]
.sym 31939 soc.cpu.cpuregs_wrdata[6]
.sym 31943 soc.cpu.cpuregs.wen
.sym 31944 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 31947 soc.cpu.cpuregs_wrdata[15]
.sym 31951 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 31954 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 31959 soc.cpu.cpuregs_wrdata[12]
.sym 31967 soc.cpu.cpuregs.wen
.sym 31971 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 31972 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 31973 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 31974 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 31980 soc.cpu.cpuregs_wrdata[6]
.sym 31984 soc.cpu.cpuregs_wrdata[7]
.sym 31991 soc.cpu.cpuregs_wrdata[15]
.sym 31995 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 31996 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 31997 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 31998 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32004 soc.cpu.cpuregs_wrdata[10]
.sym 32006 CLK$SB_IO_IN_$glb_clk
.sym 32009 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 32010 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 32013 soc.cpu.pcpi_rs2[23]
.sym 32014 soc.cpu.pcpi_rs2[31]
.sym 32015 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 32020 soc.cpu.mem_rdata_q[26]
.sym 32024 soc.cpu.cpuregs.wen_SB_LUT4_I3_O
.sym 32027 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32029 soc.cpu.instr_jal
.sym 32031 resetn
.sym 32032 soc.cpu.decoded_imm[13]
.sym 32033 soc.cpu.pcpi_rs1[5]
.sym 32034 soc.cpu.pcpi_rs2[18]
.sym 32035 soc.cpu.pcpi_rs2[23]
.sym 32036 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 32037 soc.cpu.mem_rdata_q[12]
.sym 32039 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 32041 soc.cpu.decoded_imm_j[18]
.sym 32043 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 32049 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 32050 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 32052 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 32053 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 32054 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 32055 soc.cpu.decoded_imm_j[7]
.sym 32057 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 32058 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32060 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 32061 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 32062 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 32063 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32065 soc.cpu.decoded_imm_j[18]
.sym 32066 soc.cpu.mem_rdata_q[27]
.sym 32069 soc.cpu.mem_rdata_q[18]
.sym 32070 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32072 soc.cpu.instr_jal
.sym 32073 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 32074 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32076 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 32077 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 32078 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 32079 soc.cpu.decoded_imm_j[19]
.sym 32080 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 32082 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 32083 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 32084 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32085 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32088 soc.cpu.instr_jal
.sym 32089 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 32090 soc.cpu.decoded_imm_j[19]
.sym 32091 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 32094 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 32095 soc.cpu.mem_rdata_q[27]
.sym 32096 soc.cpu.decoded_imm_j[7]
.sym 32097 soc.cpu.instr_jal
.sym 32100 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 32101 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 32102 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32103 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32107 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 32108 soc.cpu.mem_rdata_q[18]
.sym 32109 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 32112 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32113 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 32114 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 32115 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32118 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32119 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 32120 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32121 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 32124 soc.cpu.instr_jal
.sym 32125 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 32126 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 32127 soc.cpu.decoded_imm_j[18]
.sym 32128 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 32129 CLK$SB_IO_IN_$glb_clk
.sym 32130 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 32131 soc.cpu.pcpi_rs2[25]
.sym 32132 soc.cpu.pcpi_rs2[28]
.sym 32133 soc.cpu.mem_la_wdata[5]
.sym 32134 soc.cpu.pcpi_rs2[21]
.sym 32135 soc.cpu.pcpi_rs2[20]
.sym 32136 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 32137 soc.cpu.pcpi_rs2[17]
.sym 32138 soc.cpu.pcpi_rs2[18]
.sym 32144 soc.cpu.pcpi_rs2[31]
.sym 32145 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32146 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 32147 soc.cpu.decoded_imm[19]
.sym 32148 soc.cpu.mem_rdata_q[26]
.sym 32149 soc.cpu.decoded_imm[2]
.sym 32150 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 32151 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 32152 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32155 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32156 soc.cpu.pcpi_rs1[14]
.sym 32157 soc.cpu.decoded_imm[10]
.sym 32158 soc.cpu.mem_do_rinst
.sym 32159 soc.cpu.decoded_imm[8]
.sym 32160 soc.cpu.pcpi_rs2[17]
.sym 32161 soc.cpu.pcpi_rs2[23]
.sym 32162 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 32163 soc.cpu.pcpi_rs2[31]
.sym 32164 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 32166 soc.cpu.pcpi_rs2[29]
.sym 32173 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 32176 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32178 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 32180 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 32182 soc.cpu.decoded_imm[7]
.sym 32184 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32186 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 32188 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32190 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32196 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32197 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32198 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 32201 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 32203 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 32211 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 32212 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 32213 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32214 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32217 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32218 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 32219 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32220 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 32223 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32224 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 32225 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 32226 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 32235 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 32236 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32237 soc.cpu.decoded_imm[7]
.sym 32251 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32252 CLK$SB_IO_IN_$glb_clk
.sym 32254 soc.cpu.decoded_imm[8]
.sym 32261 soc.cpu.decoded_imm[10]
.sym 32267 soc.cpu.pcpi_rs2[17]
.sym 32268 soc.cpu.mem_la_wdata[7]
.sym 32269 soc.cpu.pcpi_rs2[21]
.sym 32271 soc.cpu.pcpi_rs2[18]
.sym 32273 soc.cpu.pcpi_rs2[25]
.sym 32275 soc.cpu.is_sb_sh_sw
.sym 32277 soc.cpu.mem_la_wdata[5]
.sym 32278 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 32279 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I3_O
.sym 32280 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 32281 soc.cpu.decoded_imm[20]
.sym 32283 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 32284 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 32285 soc.cpu.decoded_imm[12]
.sym 32286 soc.cpu.pcpi_rs2[30]
.sym 32287 soc.cpu.pcpi_rs2[12]
.sym 32288 soc.cpu.mem_la_wdata[6]
.sym 32289 soc.cpu.pcpi_rs2[15]
.sym 32295 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 32297 soc.cpu.decoded_imm[1]
.sym 32298 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 32299 soc.cpu.is_sb_sh_sw
.sym 32301 soc.cpu.decoded_imm[14]
.sym 32302 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 32304 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 32306 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32312 soc.cpu.decoded_imm[29]
.sym 32313 soc.cpu.decoded_imm[9]
.sym 32315 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32317 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 32319 soc.cpu.decoded_imm[6]
.sym 32321 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32322 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 32323 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32324 soc.cpu.decoded_imm[30]
.sym 32325 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 32329 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32330 soc.cpu.decoded_imm[30]
.sym 32331 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 32334 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32336 soc.cpu.decoded_imm[6]
.sym 32337 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 32340 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32341 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 32342 soc.cpu.is_sb_sh_sw
.sym 32346 soc.cpu.decoded_imm[29]
.sym 32347 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 32348 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32352 soc.cpu.decoded_imm[9]
.sym 32353 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32354 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 32359 soc.cpu.decoded_imm[1]
.sym 32360 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32361 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 32364 soc.cpu.decoded_imm[14]
.sym 32365 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 32367 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32374 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32375 CLK$SB_IO_IN_$glb_clk
.sym 32379 soc.cpu.alu_out_q[30]
.sym 32380 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 32382 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 32383 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 32384 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 32389 soc.cpu.pcpi_rs2[30]
.sym 32390 soc.cpu.mem_rdata_q[30]
.sym 32391 soc.cpu.mem_la_wdata[1]
.sym 32392 soc.cpu.pcpi_rs1[11]
.sym 32393 soc.cpu.mem_la_wdata[6]
.sym 32394 soc.cpu.pcpi_rs1[1]
.sym 32395 soc.cpu.mem_la_wdata[4]
.sym 32396 $PACKER_VCC_NET
.sym 32397 soc.cpu.pcpi_rs2[29]
.sym 32398 soc.cpu.pcpi_rs1[1]
.sym 32399 $PACKER_VCC_NET
.sym 32400 soc.cpu.mem_rdata_q[28]
.sym 32401 soc.cpu.pcpi_rs2[11]
.sym 32402 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 32403 soc.cpu.pcpi_rs2[13]
.sym 32404 soc.cpu.pcpi_rs2[20]
.sym 32405 soc.cpu.decoded_imm[6]
.sym 32406 soc.cpu.pcpi_rs2[9]
.sym 32407 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 32408 soc.cpu.mem_la_wdata[1]
.sym 32409 soc.cpu.pcpi_rs2[22]
.sym 32411 soc.cpu.pcpi_rs2[10]
.sym 32412 soc.cpu.pcpi_rs1[19]
.sym 32420 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32421 soc.cpu.decoded_imm[11]
.sym 32424 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 32425 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 32426 soc.cpu.decoded_imm[8]
.sym 32428 soc.cpu.decoded_imm[4]
.sym 32429 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 32433 soc.cpu.decoded_imm[10]
.sym 32434 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 32435 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32437 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 32438 soc.cpu.decoded_imm[13]
.sym 32439 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I3_O
.sym 32440 soc.cpu.decoded_imm[15]
.sym 32441 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32443 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32445 soc.cpu.decoded_imm[12]
.sym 32446 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 32447 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 32449 soc.cpu.decoded_imm[22]
.sym 32452 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32453 soc.cpu.decoded_imm[22]
.sym 32454 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 32457 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32458 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 32460 soc.cpu.decoded_imm[10]
.sym 32463 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 32464 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32465 soc.cpu.decoded_imm[12]
.sym 32469 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32470 soc.cpu.decoded_imm[15]
.sym 32471 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 32476 soc.cpu.decoded_imm[11]
.sym 32477 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 32478 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32481 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I3_O
.sym 32482 soc.cpu.decoded_imm[13]
.sym 32483 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32488 soc.cpu.decoded_imm[8]
.sym 32489 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 32490 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32493 soc.cpu.decoded_imm[4]
.sym 32494 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32495 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 32497 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32498 CLK$SB_IO_IN_$glb_clk
.sym 32500 soc.cpu.alu_out_q[26]
.sym 32501 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 32502 soc.cpu.alu_out_q[16]
.sym 32503 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 32504 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 32505 soc.cpu.alu_out_SB_LUT4_O_15_I0
.sym 32506 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 32507 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 32510 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32512 soc.cpu.pcpi_rs2[22]
.sym 32513 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 32514 soc.cpu.pcpi_rs2[13]
.sym 32515 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 32516 soc.cpu.pcpi_rs2[10]
.sym 32517 soc.cpu.alu_out_SB_LUT4_O_1_I3
.sym 32518 soc.cpu.pcpi_rs1[17]
.sym 32519 soc.cpu.pcpi_rs1[14]
.sym 32520 soc.cpu.pcpi_rs2[15]
.sym 32521 soc.cpu.pcpi_rs2[14]
.sym 32522 soc.cpu.pcpi_rs2[11]
.sym 32523 soc.cpu.is_sb_sh_sw
.sym 32524 soc.cpu.decoded_imm[13]
.sym 32525 soc.cpu.pcpi_rs2[12]
.sym 32526 soc.cpu.pcpi_rs2[18]
.sym 32528 soc.cpu.pcpi_rs2[23]
.sym 32529 soc.cpu.pcpi_rs2[11]
.sym 32531 soc.cpu.pcpi_rs1[2]
.sym 32532 soc.cpu.pcpi_rs1[5]
.sym 32533 soc.cpu.pcpi_rs1[30]
.sym 32534 soc.cpu.pcpi_rs2[26]
.sym 32535 soc.cpu.alu_out_SB_LUT4_O_30_I3
.sym 32542 soc.cpu.decoded_imm[27]
.sym 32543 soc.cpu.decoded_imm[2]
.sym 32544 soc.cpu.decoded_imm[26]
.sym 32545 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32546 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 32547 soc.cpu.pcpi_rs2[8]
.sym 32548 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 32549 soc.cpu.decoded_imm[19]
.sym 32551 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32552 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 32553 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 32555 soc.cpu.decoded_imm[16]
.sym 32556 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 32557 soc.cpu.decoded_imm[24]
.sym 32558 soc.cpu.pcpi_rs2[30]
.sym 32559 soc.cpu.pcpi_rs1[30]
.sym 32560 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 32561 soc.cpu.pcpi_rs2[11]
.sym 32563 soc.cpu.pcpi_rs1[11]
.sym 32565 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_I3_I0
.sym 32567 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 32568 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32569 soc.cpu.pcpi_rs1[8]
.sym 32574 soc.cpu.pcpi_rs2[8]
.sym 32575 soc.cpu.pcpi_rs1[8]
.sym 32576 soc.cpu.pcpi_rs1[30]
.sym 32577 soc.cpu.pcpi_rs2[30]
.sym 32580 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 32582 soc.cpu.decoded_imm[26]
.sym 32583 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32586 soc.cpu.decoded_imm[2]
.sym 32587 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32589 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 32592 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32593 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 32595 soc.cpu.decoded_imm[24]
.sym 32599 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 32600 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32601 soc.cpu.decoded_imm[16]
.sym 32604 soc.cpu.decoded_imm[27]
.sym 32606 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32607 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 32610 soc.cpu.pcpi_rs2[11]
.sym 32611 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 32612 soc.cpu.pcpi_rs1[11]
.sym 32613 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_I3_I0
.sym 32616 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 32617 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 32618 soc.cpu.decoded_imm[19]
.sym 32620 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 32621 CLK$SB_IO_IN_$glb_clk
.sym 32623 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_I2
.sym 32624 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 32625 soc.cpu.alu_out_q[2]
.sym 32626 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 32627 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O
.sym 32628 soc.cpu.alu_out_SB_LUT4_O_29_I0
.sym 32629 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 32630 soc.cpu.alu_out_q[27]
.sym 32631 iomem_wdata[27]
.sym 32632 iomem_wdata[0]
.sym 32635 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32636 soc.cpu.pcpi_rs2[8]
.sym 32637 soc.cpu.pcpi_rs2[14]
.sym 32638 soc.cpu.mem_do_prefetch
.sym 32639 soc.cpu.pcpi_rs2[26]
.sym 32641 soc.cpu.mem_la_wdata[2]
.sym 32642 soc.cpu.mem_rdata_q[29]
.sym 32643 soc.cpu.pcpi_rs2[24]
.sym 32644 soc.cpu.pcpi_rs1[12]
.sym 32645 soc.cpu.pcpi_rs2[16]
.sym 32646 soc.cpu.mem_do_rdata
.sym 32647 soc.cpu.pcpi_rs2[29]
.sym 32648 soc.cpu.mem_la_wdata[2]
.sym 32649 soc.cpu.pcpi_rs1[16]
.sym 32650 soc.cpu.pcpi_rs2[24]
.sym 32651 soc.cpu.pcpi_rs1[14]
.sym 32652 soc.cpu.pcpi_rs2[16]
.sym 32653 soc.cpu.mem_la_wdata[0]
.sym 32654 soc.cpu.pcpi_rs2[27]
.sym 32655 soc.cpu.pcpi_rs2[31]
.sym 32656 soc.cpu.pcpi_rs1[20]
.sym 32657 soc.cpu.alu_out_SB_LUT4_O_27_I1
.sym 32658 soc.cpu.pcpi_rs2[19]
.sym 32664 soc.cpu.alu_out_SB_LUT4_O_27_I1
.sym 32667 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 32668 soc.cpu.pcpi_rs1[4]
.sym 32669 soc.cpu.pcpi_rs1[23]
.sym 32670 soc.cpu.mem_la_wdata[4]
.sym 32673 soc.cpu.pcpi_rs1[27]
.sym 32675 soc.cpu.pcpi_rs2[29]
.sym 32676 soc.cpu.pcpi_rs2[16]
.sym 32677 soc.cpu.pcpi_rs2[27]
.sym 32678 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_I3_O
.sym 32680 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 32681 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 32683 soc.cpu.alu_out_SB_LUT4_O_27_I0
.sym 32684 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 32685 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 32686 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I2_I1
.sym 32687 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 32688 soc.cpu.pcpi_rs2[23]
.sym 32693 soc.cpu.pcpi_rs1[29]
.sym 32695 soc.cpu.pcpi_rs1[16]
.sym 32697 soc.cpu.mem_la_wdata[4]
.sym 32699 soc.cpu.pcpi_rs1[4]
.sym 32709 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 32710 soc.cpu.alu_out_SB_LUT4_O_27_I0
.sym 32711 soc.cpu.alu_out_SB_LUT4_O_27_I1
.sym 32712 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 32715 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 32716 soc.cpu.pcpi_rs1[4]
.sym 32717 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 32718 soc.cpu.mem_la_wdata[4]
.sym 32721 soc.cpu.pcpi_rs1[27]
.sym 32723 soc.cpu.pcpi_rs2[27]
.sym 32727 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 32728 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 32729 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_I3_O
.sym 32730 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I2_I1
.sym 32733 soc.cpu.pcpi_rs2[29]
.sym 32734 soc.cpu.pcpi_rs1[23]
.sym 32735 soc.cpu.pcpi_rs1[29]
.sym 32736 soc.cpu.pcpi_rs2[23]
.sym 32739 soc.cpu.pcpi_rs2[16]
.sym 32740 soc.cpu.pcpi_rs1[16]
.sym 32744 CLK$SB_IO_IN_$glb_clk
.sym 32746 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_I3_I0
.sym 32747 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_O
.sym 32748 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 32749 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_I0
.sym 32750 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_I3_O
.sym 32751 soc.cpu.alu_out_SB_LUT4_O_30_I3
.sym 32752 soc.cpu.alu_out_SB_LUT4_O_24_I3
.sym 32753 soc.cpu.alu_out_SB_LUT4_O_28_I1
.sym 32758 soc.cpu.pcpi_rs1[27]
.sym 32759 soc.cpu.is_sb_sh_sw
.sym 32760 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 32763 soc.cpu.mem_do_wdata
.sym 32764 soc.cpu.pcpi_rs2[8]
.sym 32765 soc.cpu.pcpi_rs2[9]
.sym 32768 soc.cpu.pcpi_rs2[13]
.sym 32769 soc.cpu.pcpi_rs1[27]
.sym 32770 soc.cpu.pcpi_rs2[15]
.sym 32771 soc.cpu.pcpi_rs2[30]
.sym 32772 soc.cpu.pcpi_rs1[1]
.sym 32773 soc.cpu.mem_la_wdata[6]
.sym 32774 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I2
.sym 32775 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 32776 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.sym 32779 soc.cpu.pcpi_rs2[12]
.sym 32780 soc.cpu.pcpi_rs1[15]
.sym 32781 soc.cpu.pcpi_rs1[1]
.sym 32790 soc.cpu.pcpi_rs2[15]
.sym 32794 soc.cpu.instr_sub
.sym 32795 soc.cpu.pcpi_rs2[12]
.sym 32796 soc.cpu.pcpi_rs2[8]
.sym 32797 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 32799 soc.cpu.pcpi_rs2[11]
.sym 32800 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I2
.sym 32802 soc.cpu.pcpi_rs2[13]
.sym 32803 soc.cpu.pcpi_rs2[9]
.sym 32805 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I3
.sym 32815 soc.cpu.pcpi_rs2[14]
.sym 32820 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I3
.sym 32821 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 32822 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I2
.sym 32823 soc.cpu.instr_sub
.sym 32828 soc.cpu.pcpi_rs2[11]
.sym 32835 soc.cpu.pcpi_rs2[14]
.sym 32839 soc.cpu.pcpi_rs2[13]
.sym 32845 soc.cpu.pcpi_rs2[12]
.sym 32852 soc.cpu.pcpi_rs2[15]
.sym 32856 soc.cpu.pcpi_rs2[9]
.sym 32865 soc.cpu.pcpi_rs2[8]
.sym 32870 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 32871 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I3
.sym 32872 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I3
.sym 32873 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I3
.sym 32874 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I3
.sym 32875 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I3
.sym 32876 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 32881 soc.cpu.pcpi_rs1[0]
.sym 32882 soc.cpu.mem_rdata_q[14]
.sym 32883 soc.cpu.pcpi_rs1[1]
.sym 32884 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 32885 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 32886 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 32887 soc.cpu.pcpi_rs1[0]
.sym 32888 soc.cpu.mem_la_wdata[4]
.sym 32889 soc.cpu.pcpi_rs2[19]
.sym 32890 soc.cpu.pcpi_rs1[4]
.sym 32891 soc.cpu.pcpi_rs1[22]
.sym 32892 soc.cpu.pcpi_rs2[8]
.sym 32893 soc.cpu.pcpi_rs2[11]
.sym 32894 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 32895 soc.cpu.pcpi_rs2[13]
.sym 32896 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 32897 soc.cpu.pcpi_rs2[20]
.sym 32898 soc.cpu.pcpi_rs2[9]
.sym 32899 soc.cpu.pcpi_rs2[10]
.sym 32900 soc.cpu.mem_la_wdata[1]
.sym 32901 soc.cpu.pcpi_rs2[22]
.sym 32902 soc.cpu.pcpi_rs1[17]
.sym 32904 soc.cpu.pcpi_rs1[15]
.sym 32914 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 32916 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2
.sym 32917 soc.cpu.mem_la_wdata[7]
.sym 32918 soc.cpu.mem_la_wdata[2]
.sym 32926 soc.cpu.mem_la_wdata[5]
.sym 32927 soc.cpu.mem_la_wdata[1]
.sym 32931 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 32932 soc.cpu.instr_sub
.sym 32933 soc.cpu.mem_la_wdata[6]
.sym 32938 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I3
.sym 32940 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I3
.sym 32941 soc.cpu.mem_la_wdata[4]
.sym 32946 soc.cpu.mem_la_wdata[7]
.sym 32952 soc.cpu.mem_la_wdata[5]
.sym 32958 soc.cpu.mem_la_wdata[2]
.sym 32963 soc.cpu.mem_la_wdata[6]
.sym 32970 soc.cpu.mem_la_wdata[1]
.sym 32973 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 32974 soc.cpu.instr_sub
.sym 32975 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I3
.sym 32976 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 32979 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2
.sym 32980 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I3
.sym 32981 soc.cpu.instr_sub
.sym 32982 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 32988 soc.cpu.mem_la_wdata[4]
.sym 32992 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 32993 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 32994 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I3
.sym 32995 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I3
.sym 32996 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I3
.sym 32997 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I3
.sym 32998 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I3
.sym 32999 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I3
.sym 33001 soc.cpu.mem_la_wdata[1]
.sym 33004 soc.cpu.pcpi_rs1[0]
.sym 33006 soc.cpu.mem_la_wdata[0]
.sym 33007 soc.cpu.pcpi_rs2[19]
.sym 33008 soc.cpu.mem_la_wdata[3]
.sym 33009 soc.cpu.mem_rdata_q[27]
.sym 33011 soc.cpu.pcpi_rs2[16]
.sym 33012 soc.cpu.mem_la_wdata[3]
.sym 33013 soc.cpu.pcpi_rs2[27]
.sym 33016 soc.cpu.pcpi_rs1[23]
.sym 33017 soc.cpu.pcpi_rs1[2]
.sym 33018 soc.cpu.pcpi_rs2[18]
.sym 33019 soc.cpu.pcpi_rs2[26]
.sym 33020 soc.cpu.pcpi_rs1[18]
.sym 33021 soc.cpu.pcpi_rs1[3]
.sym 33023 soc.cpu.pcpi_rs2[18]
.sym 33024 soc.cpu.pcpi_rs1[29]
.sym 33025 soc.cpu.pcpi_rs2[23]
.sym 33026 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33027 soc.cpu.pcpi_rs1[25]
.sym 33033 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33034 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33035 soc.cpu.pcpi_rs1[5]
.sym 33037 soc.cpu.pcpi_rs1[3]
.sym 33040 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33041 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33043 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33044 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33045 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33054 soc.cpu.pcpi_rs1[6]
.sym 33055 soc.cpu.pcpi_rs1[7]
.sym 33057 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33058 soc.cpu.pcpi_rs1[2]
.sym 33060 soc.cpu.pcpi_rs1[1]
.sym 33061 soc.cpu.pcpi_rs1[0]
.sym 33064 soc.cpu.pcpi_rs1[4]
.sym 33065 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 33067 soc.cpu.pcpi_rs1[0]
.sym 33068 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33071 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 33073 soc.cpu.pcpi_rs1[1]
.sym 33074 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33075 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 33077 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 33079 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33080 soc.cpu.pcpi_rs1[2]
.sym 33081 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 33083 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 33085 soc.cpu.pcpi_rs1[3]
.sym 33086 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33087 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 33089 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 33091 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33092 soc.cpu.pcpi_rs1[4]
.sym 33093 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 33095 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 33097 soc.cpu.pcpi_rs1[5]
.sym 33098 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33099 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 33101 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 33103 soc.cpu.pcpi_rs1[6]
.sym 33104 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33105 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 33107 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 33109 soc.cpu.pcpi_rs1[7]
.sym 33110 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33111 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 33115 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 33116 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 33117 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 33118 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I3
.sym 33119 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 33120 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 33121 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 33122 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 33127 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 33129 soc.cpu.pcpi_rs2[14]
.sym 33132 soc.cpu.pcpi_rs2[8]
.sym 33136 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 33139 soc.cpu.pcpi_rs2[19]
.sym 33140 soc.cpu.pcpi_rs2[31]
.sym 33141 soc.cpu.pcpi_rs1[21]
.sym 33142 soc.cpu.pcpi_rs1[13]
.sym 33143 soc.cpu.pcpi_rs1[14]
.sym 33144 soc.cpu.pcpi_rs2[29]
.sym 33145 soc.cpu.pcpi_rs2[16]
.sym 33146 soc.cpu.pcpi_rs2[27]
.sym 33147 soc.cpu.pcpi_rs2[27]
.sym 33148 soc.cpu.pcpi_rs1[20]
.sym 33149 soc.cpu.instr_sub
.sym 33150 soc.cpu.pcpi_rs2[24]
.sym 33151 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 33157 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33158 soc.cpu.pcpi_rs1[13]
.sym 33159 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33163 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33164 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33167 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33169 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33170 soc.cpu.pcpi_rs1[8]
.sym 33174 soc.cpu.pcpi_rs1[15]
.sym 33177 soc.cpu.pcpi_rs1[12]
.sym 33180 soc.cpu.pcpi_rs1[11]
.sym 33181 soc.cpu.pcpi_rs1[14]
.sym 33182 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33183 soc.cpu.pcpi_rs1[9]
.sym 33185 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33187 soc.cpu.pcpi_rs1[10]
.sym 33188 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 33190 soc.cpu.pcpi_rs1[8]
.sym 33191 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33192 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 33194 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 33196 soc.cpu.pcpi_rs1[9]
.sym 33197 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33198 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 33200 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 33202 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33203 soc.cpu.pcpi_rs1[10]
.sym 33204 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 33206 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 33208 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33209 soc.cpu.pcpi_rs1[11]
.sym 33210 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 33212 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 33214 soc.cpu.pcpi_rs1[12]
.sym 33215 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33216 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 33218 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 33220 soc.cpu.pcpi_rs1[13]
.sym 33221 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33222 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 33224 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 33226 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33227 soc.cpu.pcpi_rs1[14]
.sym 33228 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 33230 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 33232 soc.cpu.pcpi_rs1[15]
.sym 33233 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33234 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 33238 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 33239 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 33240 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 33241 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 33242 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 33243 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 33244 soc.cpu.alu_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 33245 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 33257 soc.cpu.pcpi_rs1[30]
.sym 33259 soc.cpu.pcpi_rs2[17]
.sym 33261 soc.cpu.mem_rdata_q[12]
.sym 33262 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 33263 soc.cpu.pcpi_rs2[30]
.sym 33267 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 33268 soc.cpu.pcpi_rs1[27]
.sym 33269 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2
.sym 33274 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 33279 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33280 soc.cpu.pcpi_rs1[16]
.sym 33282 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33287 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33288 soc.cpu.pcpi_rs1[23]
.sym 33292 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33293 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33294 soc.cpu.pcpi_rs1[17]
.sym 33295 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33296 soc.cpu.pcpi_rs1[21]
.sym 33298 soc.cpu.pcpi_rs1[19]
.sym 33302 soc.cpu.pcpi_rs1[18]
.sym 33304 soc.cpu.pcpi_rs1[22]
.sym 33306 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33307 soc.cpu.pcpi_rs1[20]
.sym 33310 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33311 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 33313 soc.cpu.pcpi_rs1[16]
.sym 33314 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33315 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 33317 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 33319 soc.cpu.pcpi_rs1[17]
.sym 33320 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33321 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 33323 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 33325 soc.cpu.pcpi_rs1[18]
.sym 33326 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33327 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 33329 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 33331 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33332 soc.cpu.pcpi_rs1[19]
.sym 33333 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 33335 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 33337 soc.cpu.pcpi_rs1[20]
.sym 33338 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33339 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 33341 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 33343 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33344 soc.cpu.pcpi_rs1[21]
.sym 33345 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 33347 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 33349 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33350 soc.cpu.pcpi_rs1[22]
.sym 33351 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 33353 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 33355 soc.cpu.pcpi_rs1[23]
.sym 33356 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33357 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 33361 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33362 soc.cpu.alu_out_SB_LUT4_O_1_I3
.sym 33363 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33364 soc.cpu.alu_out_SB_LUT4_O_I1
.sym 33365 soc.cpu.alu_out_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33366 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 33367 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 33368 soc.cpu.alu_out_SB_LUT4_O_3_I3
.sym 33373 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33376 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33377 soc.cpu.pcpi_rs1[30]
.sym 33378 soc.cpu.pcpi_rs2[19]
.sym 33381 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 33383 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33388 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 33390 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 33392 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 33395 soc.cpu.pcpi_rs1[24]
.sym 33397 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 33402 soc.cpu.pcpi_rs1[24]
.sym 33403 soc.cpu.pcpi_rs1[28]
.sym 33404 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33406 soc.cpu.pcpi_rs1[26]
.sym 33408 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33410 soc.cpu.pcpi_rs2[31]
.sym 33416 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33420 soc.cpu.pcpi_rs1[27]
.sym 33422 soc.cpu.pcpi_rs1[25]
.sym 33423 soc.cpu.pcpi_rs1[29]
.sym 33424 soc.cpu.pcpi_rs1[30]
.sym 33426 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33428 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33429 soc.cpu.pcpi_rs1[31]
.sym 33430 soc.cpu.alu_out_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33432 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33434 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 33436 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33437 soc.cpu.pcpi_rs1[24]
.sym 33438 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 33440 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 33442 soc.cpu.pcpi_rs1[25]
.sym 33443 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33444 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 33446 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 33448 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33449 soc.cpu.pcpi_rs1[26]
.sym 33450 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 33452 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 33454 soc.cpu.pcpi_rs1[27]
.sym 33455 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33456 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 33458 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 33460 soc.cpu.pcpi_rs1[28]
.sym 33461 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33462 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 33464 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 33466 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33467 soc.cpu.pcpi_rs1[29]
.sym 33468 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 33470 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 33472 soc.cpu.alu_out_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33473 soc.cpu.pcpi_rs1[30]
.sym 33474 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 33477 soc.cpu.pcpi_rs2[31]
.sym 33478 soc.cpu.pcpi_rs1[31]
.sym 33480 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 33492 soc.cpu.instr_sub
.sym 33494 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 33496 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 33497 soc.cpu.alu_out_SB_LUT4_O_3_I3
.sym 33499 soc.cpu.instr_bge_SB_LUT4_I3_I1
.sym 33501 soc.cpu.alu_out_SB_LUT4_O_1_I3
.sym 33504 soc.cpu.pcpi_rs1[25]
.sym 33505 soc.cpu.pcpi_rs1[29]
.sym 33507 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 33508 soc.cpu.pcpi_rs2[26]
.sym 33597 soc.cpu.cpuregs_wrdata[22]
.sym 33603 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 33605 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 33607 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 33608 soc.cpu.alu_out_q[30]
.sym 33618 P2_1$SB_IO_OUT
.sym 33708 UART_RX$SB_IO_IN
.sym 33712 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 33714 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 33717 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 33722 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 33723 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 33724 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 33731 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 33732 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 33735 soc.cpu.irq_pending[29]
.sym 33760 soc.cpu.cpuregs_wrdata[29]
.sym 33766 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 33768 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 33769 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 33774 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 33776 soc.cpu.reg_next_pc[26]
.sym 33778 soc.cpu.alu_out_q[24]
.sym 33791 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 33793 soc.cpu.irq_pending[29]
.sym 33797 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2
.sym 33799 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.sym 33810 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 33811 soc.cpu.irq_mask[29]
.sym 33815 soc.cpu.irq_state[1]
.sym 33829 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 33830 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2
.sym 33834 soc.cpu.irq_pending[29]
.sym 33835 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.sym 33836 soc.cpu.irq_mask[29]
.sym 33837 soc.cpu.irq_state[1]
.sym 33859 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 33868 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 33869 CLK$SB_IO_IN_$glb_clk
.sym 33870 resetn_SB_LUT4_I3_O_$glb_sr
.sym 33871 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 33872 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 33873 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 33874 soc.cpu.cpuregs_wrdata[17]
.sym 33875 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 33876 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I1
.sym 33877 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 33878 soc.cpu.cpuregs_wrdata[28]
.sym 33882 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 33885 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.sym 33891 soc.cpu.alu_out_q[30]
.sym 33895 soc.cpu.cpuregs_wrdata[23]
.sym 33898 soc.cpu.reg_out[24]
.sym 33900 soc.cpu.cpuregs_wrdata[30]
.sym 33901 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 33905 soc.cpu.alu_out_q[27]
.sym 33906 soc.cpu.cpuregs_wrdata[26]
.sym 33914 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 33915 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 33916 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 33917 soc.cpu.reg_next_pc[25]
.sym 33918 soc.cpu.irq_state[1]
.sym 33919 soc.cpu.reg_next_pc[19]
.sym 33920 soc.cpu.reg_next_pc[24]
.sym 33921 soc.cpu.reg_next_pc[27]
.sym 33923 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 33925 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0
.sym 33926 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I1
.sym 33927 soc.cpu.reg_next_pc[29]
.sym 33929 soc.cpu.irq_mask[17]
.sym 33930 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 33932 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 33933 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I1
.sym 33934 soc.cpu.irq_state[0]
.sym 33936 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 33937 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 33938 soc.cpu.irq_state[0]
.sym 33939 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0
.sym 33940 soc.cpu.irq_pending[17]
.sym 33941 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 33943 soc.cpu.irq_state[0]
.sym 33945 soc.cpu.irq_state[0]
.sym 33946 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 33947 soc.cpu.reg_next_pc[29]
.sym 33948 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 33951 soc.cpu.reg_next_pc[24]
.sym 33952 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 33953 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 33954 soc.cpu.irq_state[0]
.sym 33957 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0
.sym 33958 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I1
.sym 33959 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 33960 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 33963 soc.cpu.irq_state[0]
.sym 33964 soc.cpu.irq_state[1]
.sym 33965 soc.cpu.reg_next_pc[19]
.sym 33966 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 33970 soc.cpu.irq_pending[17]
.sym 33972 soc.cpu.irq_mask[17]
.sym 33976 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 33977 soc.cpu.irq_state[0]
.sym 33978 soc.cpu.reg_next_pc[27]
.sym 33981 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0
.sym 33982 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 33983 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 33984 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I1
.sym 33987 soc.cpu.irq_state[0]
.sym 33988 soc.cpu.irq_state[1]
.sym 33989 soc.cpu.reg_next_pc[25]
.sym 33990 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 33991 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 33992 CLK$SB_IO_IN_$glb_clk
.sym 33993 resetn_SB_LUT4_I3_O_$glb_sr
.sym 33994 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 33995 soc.cpu.reg_out[26]
.sym 33996 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 33997 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 33998 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 33999 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 34000 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 34001 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 34004 soc.cpu.cpuregs_wrdata[26]
.sym 34005 soc.cpu.cpuregs_wrdata[18]
.sym 34006 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 34007 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 34009 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 34010 soc.memory.wen[0]
.sym 34011 soc.cpu.reg_next_pc[28]
.sym 34012 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 34013 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 34014 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I1
.sym 34015 soc.cpu.reg_next_pc[19]
.sym 34016 soc.cpu.reg_next_pc[24]
.sym 34017 soc.memory.wen[1]
.sym 34018 soc.cpu.reg_pc[26]
.sym 34019 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34020 soc.cpu.cpuregs_wrdata[17]
.sym 34022 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34023 soc.cpu.irq_state[1]
.sym 34025 soc.cpu.reg_out[22]
.sym 34026 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 34027 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 34028 soc.cpu.cpuregs_wrdata[28]
.sym 34029 soc.cpu.reg_next_pc[16]
.sym 34037 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 34039 soc.cpu.irq_pending[17]
.sym 34040 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 34041 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 34042 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0
.sym 34043 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34044 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 34045 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 34049 soc.cpu.reg_next_pc[30]
.sym 34050 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0
.sym 34051 soc.cpu.reg_next_pc[26]
.sym 34052 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 34054 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 34055 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34056 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34057 soc.cpu.irq_state[1]
.sym 34059 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 34060 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 34061 soc.cpu.irq_state[0]
.sym 34062 soc.cpu.irq_state[0]
.sym 34063 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 34065 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 34066 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 34068 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 34069 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0
.sym 34070 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 34071 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34074 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34075 soc.cpu.irq_pending[17]
.sym 34076 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 34077 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34080 soc.cpu.reg_next_pc[26]
.sym 34081 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 34082 soc.cpu.irq_state[1]
.sym 34083 soc.cpu.irq_state[0]
.sym 34086 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 34087 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 34088 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34089 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 34093 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 34098 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 34099 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0
.sym 34100 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34101 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 34105 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 34110 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 34111 soc.cpu.irq_state[0]
.sym 34112 soc.cpu.reg_next_pc[30]
.sym 34113 soc.cpu.irq_state[1]
.sym 34114 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 34115 CLK$SB_IO_IN_$glb_clk
.sym 34116 resetn_SB_LUT4_I3_O_$glb_sr
.sym 34117 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 34118 soc.cpu.cpuregs_wrdata[16]
.sym 34119 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 34120 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 34121 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 34122 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 34123 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 34124 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 34126 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 34127 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 34128 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 34129 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 34131 soc.cpu.reg_out[23]
.sym 34132 soc.cpu.reg_next_pc[27]
.sym 34133 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 34134 soc.cpu.reg_next_pc[25]
.sym 34136 soc.cpu.reg_out[30]
.sym 34137 soc.cpu.reg_next_pc[30]
.sym 34140 soc.cpu.alu_out_q[30]
.sym 34141 soc.cpu.cpuregs_wrdata[31]
.sym 34142 soc.cpu.reg_out[28]
.sym 34143 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 34144 soc.cpu.reg_out[27]
.sym 34146 soc.cpu.alu_out_q[26]
.sym 34147 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 34148 soc.cpu.cpuregs_wrdata[29]
.sym 34150 soc.cpu.alu_out_q[16]
.sym 34151 soc.ram_ready
.sym 34152 soc.cpu.cpuregs_wrdata[10]
.sym 34158 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 34159 soc.cpu.reg_next_pc[23]
.sym 34164 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 34165 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 34167 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 34168 soc.cpu.reg_next_pc[18]
.sym 34169 soc.cpu.reg_next_pc[20]
.sym 34170 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 34171 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34172 soc.cpu.irq_state[0]
.sym 34173 soc.cpu.irq_state[0]
.sym 34174 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 34175 soc.cpu.reg_next_pc[31]
.sym 34178 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 34179 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 34180 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 34182 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34183 soc.cpu.irq_state[1]
.sym 34184 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 34185 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 34186 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 34187 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 34188 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 34189 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 34191 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 34192 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34193 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 34194 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 34197 soc.cpu.irq_state[0]
.sym 34198 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34199 soc.cpu.reg_next_pc[31]
.sym 34200 soc.cpu.irq_state[1]
.sym 34203 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 34204 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34205 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 34206 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 34209 soc.cpu.reg_next_pc[23]
.sym 34210 soc.cpu.irq_state[1]
.sym 34211 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 34212 soc.cpu.irq_state[0]
.sym 34215 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 34216 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 34217 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 34218 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34221 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 34222 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 34223 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34224 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 34227 soc.cpu.irq_state[1]
.sym 34228 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 34229 soc.cpu.reg_next_pc[20]
.sym 34230 soc.cpu.irq_state[0]
.sym 34233 soc.cpu.reg_next_pc[18]
.sym 34234 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 34235 soc.cpu.irq_state[0]
.sym 34236 soc.cpu.irq_state[1]
.sym 34240 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 34241 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 34242 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 34243 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 34244 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0
.sym 34245 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I1
.sym 34246 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I0
.sym 34247 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 34248 soc.cpu.cpuregs_wrdata[31]
.sym 34250 soc.cpu.cpuregs_wrdata[10]
.sym 34251 soc.cpu.cpuregs_wrdata[31]
.sym 34253 soc.cpu.reg_next_pc[23]
.sym 34254 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 34255 soc.cpu.reg_next_pc[16]
.sym 34257 soc.cpu.reg_next_pc[20]
.sym 34258 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 34259 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 34261 soc.cpu.reg_out[20]
.sym 34262 soc.cpu.reg_pc[29]
.sym 34263 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 34264 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 34265 soc.cpu.reg_next_pc[22]
.sym 34267 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 34268 soc.cpu.reg_out[7]
.sym 34270 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 34271 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 34272 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 34273 soc.cpu.cpuregs_wrdata[4]
.sym 34275 soc.cpu.cpuregs_wrdata[21]
.sym 34281 soc.cpu.reg_next_pc[22]
.sym 34282 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I0
.sym 34283 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 34284 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 34285 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 34286 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 34287 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 34289 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0
.sym 34292 soc.cpu.reg_next_pc[7]
.sym 34294 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34296 soc.cpu.irq_pending[7]
.sym 34297 soc.cpu.irq_state[0]
.sym 34300 soc.cpu.reg_next_pc[10]
.sym 34301 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 34302 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I1
.sym 34303 soc.cpu.irq_state[1]
.sym 34304 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 34305 soc.cpu.irq_mask[7]
.sym 34308 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 34309 soc.cpu.irq_state[0]
.sym 34310 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2
.sym 34311 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34312 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 34314 soc.cpu.irq_state[1]
.sym 34315 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 34316 soc.cpu.irq_state[0]
.sym 34317 soc.cpu.reg_next_pc[10]
.sym 34320 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 34321 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 34322 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34323 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 34326 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 34328 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2
.sym 34332 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0
.sym 34333 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 34334 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I1
.sym 34335 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34338 soc.cpu.reg_next_pc[22]
.sym 34339 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 34340 soc.cpu.irq_state[1]
.sym 34341 soc.cpu.irq_state[0]
.sym 34344 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34345 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 34346 soc.cpu.irq_state[0]
.sym 34347 soc.cpu.reg_next_pc[7]
.sym 34350 soc.cpu.irq_pending[7]
.sym 34351 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I0
.sym 34352 soc.cpu.irq_state[1]
.sym 34353 soc.cpu.irq_mask[7]
.sym 34356 soc.cpu.irq_mask[7]
.sym 34359 soc.cpu.irq_pending[7]
.sym 34360 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 34361 CLK$SB_IO_IN_$glb_clk
.sym 34362 resetn_SB_LUT4_I3_O_$glb_sr
.sym 34363 soc.cpu.reg_pc[8]
.sym 34364 soc.cpu.reg_pc[5]
.sym 34365 soc.cpu.reg_pc[7]
.sym 34366 soc.cpu.reg_next_pc[10]
.sym 34367 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3_SB_LUT4_O_I0
.sym 34368 soc.cpu.next_pc[10]
.sym 34369 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 34370 soc.cpu.reg_pc[6]
.sym 34373 soc.cpu.cpuregs_wrdata[5]
.sym 34375 soc.cpu.reg_next_pc[21]
.sym 34377 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 34378 soc.cpu.reg_next_pc[7]
.sym 34379 soc.cpu.reg_next_pc[18]
.sym 34380 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34386 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 34387 soc.cpu.cpuregs_wrdata[23]
.sym 34388 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34389 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 34390 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 34391 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0
.sym 34392 soc.cpu.cpuregs_wrdata[30]
.sym 34393 soc.cpu.alu_out_q[7]
.sym 34394 soc.cpu.cpuregs_wrdata[26]
.sym 34395 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I0
.sym 34396 soc.cpu.alu_out_q[27]
.sym 34397 resetn
.sym 34398 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 34404 soc.cpu.irq_pending[4]
.sym 34405 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2
.sym 34406 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I0
.sym 34408 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2
.sym 34409 soc.cpu.irq_pending[13]
.sym 34412 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3_SB_LUT4_O_I0
.sym 34413 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 34414 soc.cpu.reg_next_pc[13]
.sym 34415 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I0
.sym 34416 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 34417 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 34419 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 34420 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 34422 soc.cpu.irq_state[0]
.sym 34423 soc.cpu.irq_state[1]
.sym 34424 soc.cpu.irq_mask[13]
.sym 34425 soc.cpu.reg_next_pc[21]
.sym 34426 soc.cpu.reg_next_pc[4]
.sym 34428 soc.cpu.irq_mask[4]
.sym 34430 soc.cpu.irq_state[0]
.sym 34431 soc.cpu.irq_state[1]
.sym 34432 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34433 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3_SB_LUT4_O_I0
.sym 34435 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 34437 soc.cpu.irq_pending[4]
.sym 34438 soc.cpu.irq_mask[4]
.sym 34439 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3_SB_LUT4_O_I0
.sym 34440 soc.cpu.irq_state[1]
.sym 34443 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34444 soc.cpu.reg_next_pc[4]
.sym 34445 soc.cpu.irq_state[0]
.sym 34446 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I0
.sym 34450 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2
.sym 34451 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 34455 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 34456 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 34457 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34458 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 34461 soc.cpu.irq_state[0]
.sym 34462 soc.cpu.reg_next_pc[13]
.sym 34463 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I0
.sym 34464 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34467 soc.cpu.irq_pending[13]
.sym 34468 soc.cpu.irq_mask[13]
.sym 34469 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3_SB_LUT4_O_I0
.sym 34470 soc.cpu.irq_state[1]
.sym 34473 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2
.sym 34475 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 34479 soc.cpu.reg_next_pc[21]
.sym 34480 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 34481 soc.cpu.irq_state[1]
.sym 34482 soc.cpu.irq_state[0]
.sym 34486 soc.cpu.reg_pc[3]
.sym 34487 soc.cpu.reg_pc[13]
.sym 34488 soc.cpu.reg_pc[1]
.sym 34489 soc.cpu.cpuregs_wrdata[11]
.sym 34490 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 34491 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 34492 soc.cpu.reg_pc[11]
.sym 34493 soc.cpu.reg_pc[2]
.sym 34496 soc.cpu.cpuregs_wrdata[22]
.sym 34497 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34498 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 34502 soc.cpu.reg_next_pc[13]
.sym 34503 soc.cpu.reg_out[13]
.sym 34504 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 34505 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34506 soc.cpu.reg_out[4]
.sym 34507 soc.cpu.reg_pc[5]
.sym 34508 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3_SB_LUT4_O_I0
.sym 34509 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 34510 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 34511 soc.cpu.cpuregs_wrdata[4]
.sym 34512 soc.cpu.cpuregs_wrdata[17]
.sym 34513 soc.cpu.cpuregs_wrdata[21]
.sym 34514 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 34515 soc.cpu.reg_pc[26]
.sym 34516 soc.cpu.cpuregs_wrdata[28]
.sym 34517 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 34518 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34519 soc.cpu.cpuregs_wrdata[13]
.sym 34520 soc.cpu.reg_pc[6]
.sym 34521 soc.cpu.reg_out[10]
.sym 34527 soc.cpu.reg_pc[8]
.sym 34528 soc.cpu.reg_pc[5]
.sym 34531 soc.cpu.reg_pc[4]
.sym 34537 soc.cpu.reg_pc[7]
.sym 34542 soc.cpu.reg_pc[6]
.sym 34543 soc.cpu.reg_pc[3]
.sym 34550 soc.cpu.reg_pc[2]
.sym 34552 soc.cpu.latched_compr
.sym 34553 soc.cpu.reg_pc[1]
.sym 34556 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 34559 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 34561 soc.cpu.reg_pc[1]
.sym 34562 soc.cpu.latched_compr
.sym 34565 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 34567 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 34568 soc.cpu.reg_pc[2]
.sym 34569 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 34571 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 34574 soc.cpu.reg_pc[3]
.sym 34575 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 34577 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 34579 soc.cpu.reg_pc[4]
.sym 34581 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 34583 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 34585 soc.cpu.reg_pc[5]
.sym 34587 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 34589 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 34591 soc.cpu.reg_pc[6]
.sym 34593 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 34595 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 34597 soc.cpu.reg_pc[7]
.sym 34599 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 34601 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 34603 soc.cpu.reg_pc[8]
.sym 34605 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 34609 soc.cpu.reg_pc[16]
.sym 34610 soc.cpu.reg_pc[15]
.sym 34611 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 34612 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 34613 soc.cpu.reg_pc[12]
.sym 34614 soc.cpu.cpuregs_wrdata[9]
.sym 34615 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.sym 34616 soc.cpu.reg_pc[10]
.sym 34619 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 34620 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 34621 soc.cpu.reg_pc[30]
.sym 34625 soc.cpu.irq_pending[16]
.sym 34626 soc.cpu.reg_pc[2]
.sym 34627 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 34628 soc.cpu.irq_pending[20]
.sym 34630 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 34632 soc.cpu.reg_pc[1]
.sym 34633 soc.cpu.cpuregs_wrdata[31]
.sym 34634 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 34635 soc.cpu.alu_out_q[15]
.sym 34636 soc.cpu.cpuregs_wrdata[29]
.sym 34637 soc.cpu.alu_out_q[16]
.sym 34638 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2
.sym 34639 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 34640 soc.cpu.cpuregs_wrdata[10]
.sym 34641 soc.cpu.reg_pc[21]
.sym 34642 soc.cpu.alu_out_q[26]
.sym 34643 soc.cpu.reg_out[27]
.sym 34644 soc.cpu.reg_pc[15]
.sym 34645 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 34650 soc.cpu.reg_pc[14]
.sym 34659 soc.cpu.reg_pc[13]
.sym 34664 soc.cpu.reg_pc[11]
.sym 34666 soc.cpu.reg_pc[16]
.sym 34667 soc.cpu.reg_pc[15]
.sym 34670 soc.cpu.reg_pc[12]
.sym 34673 soc.cpu.reg_pc[10]
.sym 34676 soc.cpu.reg_pc[9]
.sym 34682 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 34684 soc.cpu.reg_pc[9]
.sym 34686 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 34688 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 34691 soc.cpu.reg_pc[10]
.sym 34692 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 34694 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 34696 soc.cpu.reg_pc[11]
.sym 34698 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 34700 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 34702 soc.cpu.reg_pc[12]
.sym 34704 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 34706 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 34709 soc.cpu.reg_pc[13]
.sym 34710 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 34712 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 34714 soc.cpu.reg_pc[14]
.sym 34716 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 34718 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 34720 soc.cpu.reg_pc[15]
.sym 34722 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 34724 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 34726 soc.cpu.reg_pc[16]
.sym 34728 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 34732 soc.cpu.reg_pc[22]
.sym 34733 soc.cpu.reg_pc[17]
.sym 34734 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 34735 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 34736 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 34737 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 34738 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 34739 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0
.sym 34744 soc.cpu.reg_pc[14]
.sym 34746 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 34747 iomem_addr[4]
.sym 34749 iomem_addr[5]
.sym 34750 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 34751 soc.cpu.reg_pc[16]
.sym 34753 soc.cpu.cpu_state[4]
.sym 34754 soc.cpu.pcpi_rs1[5]
.sym 34755 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 34756 soc.cpu.pcpi_rs1[11]
.sym 34757 soc.cpu.reg_out[12]
.sym 34758 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 34759 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 34760 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 34761 soc.cpu.alu_out_q[2]
.sym 34762 soc.cpu.cpuregs_wrdata[9]
.sym 34763 soc.cpu.cpuregs_wrdata[21]
.sym 34764 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 34765 soc.cpu.reg_pc[22]
.sym 34766 soc.cpu.cpuregs_wrdata[4]
.sym 34767 soc.cpu.reg_pc[17]
.sym 34768 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 34774 soc.cpu.reg_pc[24]
.sym 34781 soc.cpu.reg_pc[18]
.sym 34782 soc.cpu.reg_pc[19]
.sym 34785 soc.cpu.reg_pc[20]
.sym 34786 soc.cpu.reg_pc[23]
.sym 34789 soc.cpu.reg_pc[22]
.sym 34798 soc.cpu.reg_pc[17]
.sym 34801 soc.cpu.reg_pc[21]
.sym 34805 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 34808 soc.cpu.reg_pc[17]
.sym 34809 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 34811 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 34814 soc.cpu.reg_pc[18]
.sym 34815 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 34817 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 34820 soc.cpu.reg_pc[19]
.sym 34821 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 34823 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 34826 soc.cpu.reg_pc[20]
.sym 34827 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 34829 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 34831 soc.cpu.reg_pc[21]
.sym 34833 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 34835 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 34837 soc.cpu.reg_pc[22]
.sym 34839 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 34841 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 34844 soc.cpu.reg_pc[23]
.sym 34845 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 34847 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 34850 soc.cpu.reg_pc[24]
.sym 34851 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 34855 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0
.sym 34856 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I1
.sym 34857 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 34858 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 34859 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 34860 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 34861 soc.cpu.cpuregs_wrdata[3]
.sym 34862 soc.cpu.reg_out[11]
.sym 34865 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I2_O
.sym 34866 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 34870 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 34872 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 34873 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 34876 iomem_addr[3]
.sym 34877 soc.cpu.reg_pc[18]
.sym 34880 soc.cpu.cpuregs_wrdata[30]
.sym 34881 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 34882 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 34883 soc.cpu.alu_out_q[27]
.sym 34884 soc.cpu.alu_out_q[7]
.sym 34885 soc.cpu.cpuregs_wrdata[23]
.sym 34886 soc.cpu.cpuregs_wrdata[26]
.sym 34887 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34888 soc.cpu.irq_pending[0]
.sym 34890 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 34891 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 34899 soc.cpu.reg_pc[30]
.sym 34900 soc.cpu.reg_pc[29]
.sym 34901 soc.cpu.reg_pc[27]
.sym 34902 soc.cpu.reg_pc[25]
.sym 34908 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2
.sym 34909 soc.cpu.reg_pc[26]
.sym 34910 soc.cpu.reg_pc[28]
.sym 34914 soc.cpu.reg_pc[31]
.sym 34923 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34925 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 34928 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 34931 soc.cpu.reg_pc[25]
.sym 34932 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 34934 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 34936 soc.cpu.reg_pc[26]
.sym 34938 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 34940 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 34942 soc.cpu.reg_pc[27]
.sym 34944 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 34946 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 34949 soc.cpu.reg_pc[28]
.sym 34950 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 34952 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 34955 soc.cpu.reg_pc[29]
.sym 34956 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 34958 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 34961 soc.cpu.reg_pc[30]
.sym 34962 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 34967 soc.cpu.reg_pc[31]
.sym 34968 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 34971 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2
.sym 34972 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 34974 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 34978 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2
.sym 34979 soc.cpu.latched_compr
.sym 34980 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 34981 soc.cpu.cpuregs_wrdata[1]
.sym 34982 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3
.sym 34984 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 34985 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3_SB_LUT4_O_I0
.sym 34986 iomem_wdata[8]
.sym 34988 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 34989 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 34990 soc.cpu.reg_next_pc[5]
.sym 34991 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 34992 soc.cpu.decoded_imm_j[13]
.sym 34993 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1_SB_LUT4_O_I0
.sym 34994 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 34995 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 34997 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 34998 soc.cpu.decoded_imm_j[12]
.sym 35001 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 35002 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 35004 soc.cpu.cpuregs_wrdata[17]
.sym 35005 soc.cpu.reg_out[2]
.sym 35006 soc.cpu.cpuregs_wrdata[21]
.sym 35007 soc.cpu.reg_pc[26]
.sym 35008 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 35009 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35010 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 35011 soc.cpu.cpuregs_wrdata[13]
.sym 35012 soc.cpu.decoded_imm_j[22]
.sym 35013 soc.cpu.cpuregs_wrdata[28]
.sym 35019 soc.cpu.irq_pending[13]
.sym 35022 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35026 soc.cpu.cpu_state[2]
.sym 35027 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35028 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35029 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35030 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35031 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 35034 soc.cpu.cpu_state[2]
.sym 35035 soc.cpu.irq_mask[0]
.sym 35036 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 35037 soc.cpu.pcpi_rs1[13]
.sym 35038 soc.cpu.irq_state[1]
.sym 35039 soc.cpu.irq_pending[5]
.sym 35041 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35043 soc.cpu.cpu_state[4]
.sym 35044 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35045 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35047 soc.cpu.cpu_state[3]
.sym 35048 soc.cpu.irq_pending[0]
.sym 35049 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 35052 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35053 soc.cpu.cpu_state[3]
.sym 35054 soc.cpu.pcpi_rs1[13]
.sym 35055 soc.cpu.cpu_state[4]
.sym 35058 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 35059 soc.cpu.cpu_state[2]
.sym 35060 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 35061 soc.cpu.irq_pending[0]
.sym 35064 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35065 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 35066 soc.cpu.irq_pending[5]
.sym 35070 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 35071 soc.cpu.irq_pending[13]
.sym 35072 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35076 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35077 soc.cpu.cpu_state[2]
.sym 35078 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35084 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 35088 soc.cpu.irq_mask[0]
.sym 35089 soc.cpu.irq_state[1]
.sym 35090 soc.cpu.irq_pending[0]
.sym 35091 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 35094 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 35096 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35097 soc.cpu.cpu_state[2]
.sym 35098 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 35099 CLK$SB_IO_IN_$glb_clk
.sym 35100 resetn_SB_LUT4_I3_O_$glb_sr
.sym 35101 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 35102 soc.cpu.decoded_imm[29]
.sym 35103 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 35104 soc.cpu.decoded_imm[24]
.sym 35105 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 35106 soc.cpu.decoded_imm[22]
.sym 35107 soc.cpu.decoded_imm[23]
.sym 35108 soc.cpu.decoded_imm[4]
.sym 35112 soc.cpu.alu_out_q[30]
.sym 35113 soc.cpu.reg_pc[30]
.sym 35116 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35118 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35119 soc.cpu.cpuregs_wrdata[20]
.sym 35120 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 35121 soc.cpu.reg_pc[25]
.sym 35123 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 35124 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 35126 soc.cpu.alu_out_q[26]
.sym 35127 soc.cpu.cpuregs_wrdata[1]
.sym 35128 soc.cpu.cpuregs_wrdata[29]
.sym 35129 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 35130 soc.cpu.cpuregs_wrdata[31]
.sym 35131 soc.cpu.alu_out_q[15]
.sym 35132 soc.cpu.cpuregs_wrdata[10]
.sym 35133 soc.cpu.alu_out_q[16]
.sym 35134 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 35135 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35136 soc.cpu.reg_pc[15]
.sym 35145 soc.cpu.pcpi_rs1[5]
.sym 35146 soc.cpu.decoded_imm_j[12]
.sym 35147 soc.cpu.instr_jal
.sym 35148 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 35149 soc.cpu.irq_state[0]
.sym 35150 soc.cpu.cpu_state[4]
.sym 35151 soc.cpu.decoded_imm_j[20]
.sym 35152 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0
.sym 35153 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35154 soc.cpu.irq_state[1]
.sym 35155 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 35156 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 35157 soc.cpu.irq_state[0]
.sym 35159 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 35160 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 35161 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 35162 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35163 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 35164 soc.cpu.cpu_state[3]
.sym 35165 soc.cpu.mem_rdata_q[20]
.sym 35166 soc.cpu.reg_next_pc[8]
.sym 35167 soc.cpu.reg_next_pc[6]
.sym 35168 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 35169 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35170 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 35171 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35172 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 35173 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35175 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 35176 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 35177 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35178 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 35181 soc.cpu.pcpi_rs1[5]
.sym 35182 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35183 soc.cpu.cpu_state[4]
.sym 35184 soc.cpu.cpu_state[3]
.sym 35188 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 35189 soc.cpu.reg_next_pc[6]
.sym 35190 soc.cpu.irq_state[0]
.sym 35193 soc.cpu.mem_rdata_q[20]
.sym 35194 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35195 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 35199 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35200 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0
.sym 35201 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 35202 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 35205 soc.cpu.instr_jal
.sym 35206 soc.cpu.decoded_imm_j[20]
.sym 35207 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 35208 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35211 soc.cpu.irq_state[0]
.sym 35212 soc.cpu.reg_next_pc[8]
.sym 35213 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 35214 soc.cpu.irq_state[1]
.sym 35217 soc.cpu.instr_jal
.sym 35218 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35219 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 35220 soc.cpu.decoded_imm_j[12]
.sym 35221 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 35222 CLK$SB_IO_IN_$glb_clk
.sym 35223 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 35224 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 35225 soc.cpu.reg_out[2]
.sym 35226 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 35227 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35228 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 35229 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 35230 soc.cpu.reg_out[10]
.sym 35231 soc.cpu.reg_out[8]
.sym 35234 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I3_O
.sym 35236 soc.cpu.cpu_state[4]
.sym 35237 soc.cpu.cpu_state[2]
.sym 35238 soc.cpu.reg_pc[30]
.sym 35239 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 35240 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 35241 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35242 soc.cpu.cpu_state[4]
.sym 35243 soc.cpu.instr_jal
.sym 35244 soc.cpu.decoded_imm_j[29]
.sym 35245 resetn
.sym 35246 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 35247 soc.cpu.decoded_imm_j[20]
.sym 35248 soc.cpu.alu_out_q[2]
.sym 35249 soc.cpu.cpuregs_waddr[3]
.sym 35250 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 35251 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35252 soc.cpu.reg_next_pc[8]
.sym 35253 soc.cpu.cpuregs_waddr[1]
.sym 35254 soc.cpu.cpuregs_wrdata[4]
.sym 35255 soc.cpu.cpuregs_wrdata[21]
.sym 35256 soc.cpu.decoded_imm[23]
.sym 35257 soc.cpu.cpuregs_waddr[2]
.sym 35258 soc.cpu.reg_pc[22]
.sym 35259 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35265 soc.cpu.cpuregs_waddr[3]
.sym 35268 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35269 soc.cpu.latched_branch
.sym 35272 soc.cpu.cpuregs_wrdata[25]
.sym 35274 soc.cpu.latched_store
.sym 35276 soc.cpu.cpuregs_wrdata[17]
.sym 35277 soc.cpu.cpuregs_waddr[1]
.sym 35278 soc.cpu.cpuregs_wrdata[27]
.sym 35281 soc.cpu.cpuregs_waddr[2]
.sym 35283 soc.cpu.cpuregs_wrdata[28]
.sym 35287 soc.cpu.cpuregs_waddr[4]
.sym 35288 soc.cpu.cpuregs_waddr[0]
.sym 35289 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 35292 soc.cpu.cpuregs_wrdata[18]
.sym 35295 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 35300 soc.cpu.cpuregs_wrdata[18]
.sym 35306 soc.cpu.cpuregs_wrdata[25]
.sym 35310 soc.cpu.cpuregs_wrdata[28]
.sym 35316 soc.cpu.cpuregs_waddr[1]
.sym 35317 soc.cpu.cpuregs_waddr[4]
.sym 35318 soc.cpu.cpuregs_waddr[0]
.sym 35319 soc.cpu.cpuregs_waddr[2]
.sym 35322 soc.cpu.cpuregs_waddr[3]
.sym 35323 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 35325 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 35329 soc.cpu.cpuregs_wrdata[17]
.sym 35334 soc.cpu.latched_branch
.sym 35336 soc.cpu.latched_store
.sym 35337 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 35341 soc.cpu.cpuregs_wrdata[27]
.sym 35345 CLK$SB_IO_IN_$glb_clk
.sym 35347 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 35348 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 35349 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 35350 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35351 soc.cpu.latched_stalu
.sym 35352 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 35353 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 35354 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 35357 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 35359 soc.cpu.reg_pc[0]
.sym 35361 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 35362 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35363 soc.cpu.reg_pc[31]
.sym 35365 soc.cpu.latched_branch
.sym 35366 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 35367 soc.cpu.instr_retirq
.sym 35370 soc.cpu.pcpi_rs1[9]
.sym 35371 soc.cpu.alu_out_q[7]
.sym 35372 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 35373 soc.cpu.cpuregs_waddr[4]
.sym 35374 soc.cpu.alu_out_q[27]
.sym 35375 soc.cpu.decoded_rd[0]
.sym 35376 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 35377 soc.cpu.cpuregs_wrdata[23]
.sym 35378 soc.cpu.decoded_imm[24]
.sym 35379 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35380 soc.cpu.decoded_imm[29]
.sym 35381 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 35382 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 35389 soc.cpu.cpuregs_wrdata[20]
.sym 35391 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35394 soc.cpu.cpu_state[3]
.sym 35395 resetn
.sym 35396 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 35397 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 35398 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35400 soc.cpu.cpuregs.wen_SB_LUT4_O_I3
.sym 35401 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 35402 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35404 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 35405 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 35407 soc.cpu.reg_pc[0]
.sym 35410 soc.cpu.pcpi_rs1[14]
.sym 35412 soc.cpu.cpuregs_wrdata[21]
.sym 35413 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35414 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 35415 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 35417 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 35418 soc.cpu.cpu_state[4]
.sym 35419 soc.cpu.cpu_state[1]
.sym 35421 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 35422 soc.cpu.reg_pc[0]
.sym 35423 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 35424 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 35427 soc.cpu.cpuregs_wrdata[21]
.sym 35434 soc.cpu.cpuregs_wrdata[20]
.sym 35439 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 35440 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 35441 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35442 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35445 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35446 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35447 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 35448 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 35451 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35452 soc.cpu.pcpi_rs1[14]
.sym 35453 soc.cpu.cpu_state[4]
.sym 35454 soc.cpu.cpu_state[3]
.sym 35458 soc.cpu.cpuregs.wen_SB_LUT4_O_I3
.sym 35459 soc.cpu.cpu_state[1]
.sym 35460 resetn
.sym 35463 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 35464 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 35465 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35466 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35468 CLK$SB_IO_IN_$glb_clk
.sym 35470 soc.cpu.cpuregs_waddr[3]
.sym 35471 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 35472 soc.cpu.cpuregs_waddr[1]
.sym 35473 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 35474 soc.cpu.cpuregs_waddr[2]
.sym 35475 soc.cpu.cpuregs_waddr[0]
.sym 35476 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 35477 soc.cpu.cpuregs_waddr[4]
.sym 35482 soc.cpu.decoded_imm[3]
.sym 35483 soc.cpu.alu_out_q[0]
.sym 35484 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 35485 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35486 soc.cpu.cpu_state[3]
.sym 35488 soc.cpu.reg_out[0]
.sym 35489 soc.cpu.pcpi_rs1[8]
.sym 35490 soc.cpu.cpu_state[3]
.sym 35491 resetn
.sym 35492 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35493 soc.cpu.mem_rdata_q[10]
.sym 35494 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 35495 soc.cpu.cpuregs_waddr[2]
.sym 35496 soc.cpu.cpuregs_wrdata[11]
.sym 35497 soc.cpu.cpuregs_waddr[0]
.sym 35498 soc.cpu.cpuregs_wrdata[21]
.sym 35499 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 35501 soc.cpu.alu_out_q[1]
.sym 35502 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 35503 soc.cpu.cpuregs.wen
.sym 35504 soc.cpu.cpuregs_wrdata[13]
.sym 35505 soc.cpu.cpu_state[3]
.sym 35512 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 35513 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 35514 soc.cpu.pcpi_rs1[17]
.sym 35515 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35516 soc.cpu.cpu_state[4]
.sym 35517 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 35518 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 35519 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 35520 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35521 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35524 soc.cpu.cpu_state[4]
.sym 35525 soc.cpu.cpuregs.wen
.sym 35527 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 35529 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 35530 soc.cpu.cpu_state[3]
.sym 35533 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35535 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 35536 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 35537 soc.cpu.pcpi_rs1[20]
.sym 35538 soc.cpu.cpu_state[3]
.sym 35540 soc.cpu.cpuregs.wen_SB_DFFSR_D_R
.sym 35541 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35545 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 35547 soc.cpu.cpu_state[3]
.sym 35550 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35551 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35552 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 35553 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 35559 soc.cpu.cpuregs.wen
.sym 35562 soc.cpu.cpu_state[4]
.sym 35563 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 35564 soc.cpu.pcpi_rs1[20]
.sym 35565 soc.cpu.cpu_state[3]
.sym 35568 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 35569 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35570 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 35571 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35574 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 35575 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 35576 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35577 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35580 soc.cpu.cpu_state[4]
.sym 35581 soc.cpu.pcpi_rs1[17]
.sym 35582 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 35583 soc.cpu.cpu_state[3]
.sym 35586 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 35587 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35588 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35589 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 35591 CLK$SB_IO_IN_$glb_clk
.sym 35592 soc.cpu.cpuregs.wen_SB_DFFSR_D_R
.sym 35593 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 35594 soc.cpu.decoded_imm[13]
.sym 35595 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 35596 soc.cpu.decoded_imm[17]
.sym 35597 soc.cpu.decoded_imm[5]
.sym 35598 soc.cpu.cpuregs.wen_SB_DFFSR_D_R
.sym 35599 soc.cpu.decoded_imm[28]
.sym 35600 soc.cpu.decoded_imm[16]
.sym 35605 soc.cpu.latched_is_lh
.sym 35607 soc.cpu.decoded_imm[11]
.sym 35609 soc.cpu.decoded_imm[0]
.sym 35610 soc.cpu.pcpi_rs1[17]
.sym 35611 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35612 soc.cpu.decoded_imm_j[19]
.sym 35613 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 35614 soc.cpu.cpuregs.wen
.sym 35615 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 35616 soc.cpu.mem_rdata_q[25]
.sym 35617 soc.cpu.alu_out_q[16]
.sym 35618 soc.cpu.decoded_rd[4]
.sym 35619 soc.cpu.decoded_imm[31]
.sym 35620 soc.cpu.cpuregs_wrdata[10]
.sym 35621 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 35622 soc.cpu.decoded_imm_j[28]
.sym 35623 soc.cpu.alu_out_q[15]
.sym 35624 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 35625 soc.cpu.alu_out_q[26]
.sym 35626 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35627 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 35628 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 35635 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 35636 soc.cpu.cpuregs_raddr1[1]
.sym 35639 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 35640 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 35641 soc.cpu.cpuregs_raddr1[0]
.sym 35642 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 35644 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35647 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 35649 soc.cpu.cpuregs_wrdata[23]
.sym 35650 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 35651 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 35652 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 35654 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35655 soc.cpu.cpuregs_wrdata[22]
.sym 35658 soc.cpu.cpuregs_wrdata[31]
.sym 35663 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35665 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 35668 soc.cpu.cpuregs_wrdata[31]
.sym 35676 soc.cpu.cpuregs_wrdata[23]
.sym 35682 soc.cpu.cpuregs_wrdata[22]
.sym 35685 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 35686 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35687 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 35688 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 35691 soc.cpu.cpuregs_raddr1[1]
.sym 35693 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 35694 soc.cpu.cpuregs_raddr1[0]
.sym 35697 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 35698 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35699 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35700 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 35703 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 35704 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 35705 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35706 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35712 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 35714 CLK$SB_IO_IN_$glb_clk
.sym 35716 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 35717 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 35718 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 35719 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 35720 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 35721 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 35722 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 35723 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 35726 soc.cpu.pcpi_rs2[28]
.sym 35728 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 35731 soc.cpu.decoded_imm[17]
.sym 35732 soc.cpu.decoded_imm_j[18]
.sym 35733 $PACKER_VCC_NET
.sym 35735 $PACKER_VCC_NET
.sym 35736 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 35737 soc.cpu.decoded_imm[13]
.sym 35739 soc.cpu.instr_jal
.sym 35740 soc.cpu.cpu_state[6]
.sym 35741 soc.cpu.decoded_imm[23]
.sym 35742 soc.cpu.decoded_imm[17]
.sym 35744 soc.cpu.alu_out_q[2]
.sym 35745 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 35746 soc.cpu.cpuregs_wrdata[4]
.sym 35747 soc.cpu.cpuregs_waddr[3]
.sym 35748 soc.cpu.decoded_imm[28]
.sym 35749 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 35750 soc.cpu.decoded_imm[25]
.sym 35751 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 35768 soc.cpu.cpuregs_wrdata[11]
.sym 35774 soc.cpu.cpuregs_wrdata[5]
.sym 35776 soc.cpu.cpuregs_wrdata[13]
.sym 35780 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 35793 soc.cpu.cpuregs_wrdata[13]
.sym 35799 soc.cpu.cpuregs_wrdata[11]
.sym 35805 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 35829 soc.cpu.cpuregs_wrdata[5]
.sym 35837 CLK$SB_IO_IN_$glb_clk
.sym 35839 soc.cpu.cpuregs_raddr2[3]
.sym 35840 soc.cpu.cpuregs_raddr2[1]
.sym 35841 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 35842 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 35843 soc.cpu.cpuregs_raddr2[2]
.sym 35844 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 35845 soc.cpu.cpuregs_raddr2[0]
.sym 35846 soc.cpu.cpuregs_raddr2[4]
.sym 35850 soc.cpu.mem_la_wdata[5]
.sym 35851 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 35852 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 35854 soc.cpu.decoded_imm_j[14]
.sym 35855 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 35856 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 35857 soc.cpu.cpuregs_raddr1[1]
.sym 35858 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 35859 soc.cpu.instr_retirq
.sym 35860 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 35862 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 35863 soc.cpu.alu_out_q[7]
.sym 35864 soc.cpu.pcpi_rs1[28]
.sym 35865 soc.cpu.pcpi_rs2[23]
.sym 35866 soc.cpu.alu_out_q[27]
.sym 35867 soc.cpu.mem_rdata_q[19]
.sym 35868 soc.cpu.decoded_imm[29]
.sym 35869 soc.cpu.pcpi_rs1[7]
.sym 35871 soc.cpu.decoded_rd[0]
.sym 35872 soc.cpu.pcpi_rs1[6]
.sym 35873 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 35874 soc.cpu.pcpi_rs2[21]
.sym 35882 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 35885 soc.cpu.mem_rdata_q[19]
.sym 35886 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 35887 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 35888 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 35889 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35891 soc.cpu.decoded_imm[31]
.sym 35894 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 35895 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 35896 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35900 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35901 soc.cpu.decoded_imm[23]
.sym 35904 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 35907 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 35908 soc.cpu.mem_rdata_q[12]
.sym 35920 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 35921 soc.cpu.mem_rdata_q[12]
.sym 35922 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35925 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 35926 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 35927 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 35928 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 35943 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 35945 soc.cpu.decoded_imm[23]
.sym 35946 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 35949 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 35950 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 35951 soc.cpu.decoded_imm[31]
.sym 35956 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 35957 soc.cpu.mem_rdata_q[19]
.sym 35958 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 35959 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 35960 CLK$SB_IO_IN_$glb_clk
.sym 35962 soc.cpu.alu_out_q[18]
.sym 35963 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 35965 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 35967 soc.cpu.alu_out_SB_LUT4_O_13_I1
.sym 35968 soc.cpu.alu_out_q[7]
.sym 35969 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 35972 soc.cpu.pcpi_rs2[21]
.sym 35975 soc.cpu.mem_rdata_latched[1]
.sym 35976 soc.cpu.instr_lui
.sym 35977 soc.cpu.instr_jal
.sym 35979 soc.cpu.latched_is_lh
.sym 35980 soc.cpu.instr_lui
.sym 35981 soc.cpu.pcpi_rs1[14]
.sym 35982 soc.cpu.pcpi_rs1[25]
.sym 35985 soc.cpu.mem_rdata_q[28]
.sym 35986 soc.cpu.pcpi_rs2[20]
.sym 35987 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 35988 soc.cpu.alu_out_q[1]
.sym 35989 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 35990 soc.cpu.pcpi_rs2[17]
.sym 35991 soc.cpu.decoded_imm[8]
.sym 35993 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 35994 soc.cpu.pcpi_rs2[25]
.sym 35995 soc.cpu.pcpi_rs2[31]
.sym 35996 soc.cpu.pcpi_rs2[28]
.sym 35997 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 36003 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 36005 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 36006 soc.cpu.decoded_imm[20]
.sym 36010 soc.cpu.mem_do_prefetch
.sym 36013 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 36014 soc.cpu.decoded_imm[17]
.sym 36019 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 36020 soc.cpu.decoded_imm[28]
.sym 36021 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I3_O
.sym 36022 soc.cpu.decoded_imm[25]
.sym 36023 soc.cpu.decoded_imm[5]
.sym 36024 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I2_O
.sym 36025 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 36026 soc.cpu.decoded_imm[18]
.sym 36028 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36029 soc.cpu.mem_do_rinst
.sym 36031 soc.cpu.decoded_imm[21]
.sym 36032 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 36036 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 36037 soc.cpu.decoded_imm[25]
.sym 36038 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36042 soc.cpu.decoded_imm[28]
.sym 36043 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 36045 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36048 soc.cpu.decoded_imm[5]
.sym 36049 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 36050 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36054 soc.cpu.decoded_imm[21]
.sym 36055 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 36057 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36060 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36062 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 36063 soc.cpu.decoded_imm[20]
.sym 36066 soc.cpu.mem_do_rinst
.sym 36068 soc.cpu.mem_do_prefetch
.sym 36072 soc.cpu.decoded_imm[17]
.sym 36074 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36075 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I2_O
.sym 36078 soc.cpu.decoded_imm[18]
.sym 36079 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I3_O
.sym 36081 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 36082 soc.cpu.reg_op2_SB_DFFE_Q_E
.sym 36083 CLK$SB_IO_IN_$glb_clk
.sym 36085 soc.cpu.alu_out_q[21]
.sym 36088 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I0
.sym 36089 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 36090 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 36091 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 36092 soc.cpu.alu_out_q[1]
.sym 36099 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 36101 soc.cpu.pcpi_rs2[28]
.sym 36103 soc.cpu.mem_la_wdata[5]
.sym 36106 soc.cpu.mem_do_prefetch
.sym 36107 soc.cpu.pcpi_rs2[20]
.sym 36109 soc.cpu.alu_out_q[26]
.sym 36110 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 36111 soc.cpu.decoded_imm[24]
.sym 36112 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 36113 soc.cpu.alu_out_q[16]
.sym 36114 soc.cpu.alu_out_q[15]
.sym 36115 soc.cpu.pcpi_rs1[13]
.sym 36116 soc.cpu.instr_lui
.sym 36117 soc.cpu.pcpi_rs1[21]
.sym 36118 soc.cpu.alu_out_SB_LUT4_O_24_I3
.sym 36119 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 36120 soc.cpu.pcpi_rs2[18]
.sym 36126 soc.cpu.decoded_imm_j[10]
.sym 36128 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 36130 soc.cpu.mem_rdata_q[28]
.sym 36131 soc.cpu.decoded_imm_j[8]
.sym 36134 soc.cpu.instr_jal
.sym 36138 soc.cpu.mem_rdata_q[30]
.sym 36144 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 36145 soc.cpu.instr_jal
.sym 36159 soc.cpu.mem_rdata_q[28]
.sym 36160 soc.cpu.decoded_imm_j[8]
.sym 36161 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 36162 soc.cpu.instr_jal
.sym 36201 soc.cpu.instr_jal
.sym 36202 soc.cpu.decoded_imm_j[10]
.sym 36203 soc.cpu.mem_rdata_q[30]
.sym 36204 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 36205 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 36206 CLK$SB_IO_IN_$glb_clk
.sym 36207 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 36208 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 36209 soc.cpu.alu_out_q[17]
.sym 36210 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 36211 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 36212 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 36215 soc.cpu.alu_out_q[20]
.sym 36216 iomem_wdata[23]
.sym 36220 soc.cpu.decoded_imm_j[10]
.sym 36221 soc.cpu.is_sb_sh_sw
.sym 36223 soc.cpu.mem_rdata_q[12]
.sym 36224 soc.cpu.mem_rdata_latched[2]
.sym 36225 soc.cpu.alu_out_SB_LUT4_O_30_I3
.sym 36226 iomem_wdata[23]
.sym 36227 soc.cpu.decoded_imm_j[8]
.sym 36229 soc.cpu.mem_la_wdata[1]
.sym 36230 soc.cpu.instr_jal
.sym 36231 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 36232 soc.cpu.alu_out_SB_LUT4_O_11_I3
.sym 36233 soc.cpu.decoded_imm[28]
.sym 36234 soc.cpu.alu_out_SB_LUT4_O_17_I1
.sym 36235 soc.cpu.mem_la_wdata[7]
.sym 36236 soc.cpu.alu_out_q[2]
.sym 36237 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 36238 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 36240 soc.cpu.alu_out_SB_LUT4_O_18_I1
.sym 36241 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 36242 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 36250 soc.cpu.pcpi_rs1[17]
.sym 36252 soc.cpu.instr_jalr
.sym 36255 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 36256 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 36260 soc.cpu.is_alu_reg_imm
.sym 36261 soc.cpu.pcpi_rs2[17]
.sym 36263 soc.cpu.alu_out_SB_LUT4_O_1_I3
.sym 36268 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 36270 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 36272 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 36273 soc.cpu.pcpi_rs2[30]
.sym 36276 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 36278 soc.cpu.pcpi_rs1[30]
.sym 36295 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 36297 soc.cpu.alu_out_SB_LUT4_O_1_I3
.sym 36300 soc.cpu.pcpi_rs2[30]
.sym 36301 soc.cpu.pcpi_rs1[30]
.sym 36302 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 36303 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 36312 soc.cpu.pcpi_rs1[17]
.sym 36314 soc.cpu.pcpi_rs2[17]
.sym 36319 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 36320 soc.cpu.is_alu_reg_imm
.sym 36321 soc.cpu.instr_jalr
.sym 36324 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 36325 soc.cpu.pcpi_rs1[30]
.sym 36326 soc.cpu.pcpi_rs2[30]
.sym 36327 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 36329 CLK$SB_IO_IN_$glb_clk
.sym 36331 soc.cpu.alu_out_SB_LUT4_O_17_I0
.sym 36332 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 36333 soc.cpu.alu_out_q[15]
.sym 36334 soc.cpu.alu_out_SB_LUT4_O_18_I0
.sym 36335 soc.cpu.alu_out_q[13]
.sym 36336 soc.cpu.alu_out_q[14]
.sym 36337 soc.cpu.alu_out_SB_LUT4_O_16_I0
.sym 36338 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_I0_O
.sym 36339 iomem_wdata[4]
.sym 36343 soc.cpu.pcpi_rs1[14]
.sym 36344 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 36345 soc.cpu.mem_do_rinst
.sym 36346 soc.cpu.is_alu_reg_imm
.sym 36348 soc.cpu.instr_jalr
.sym 36349 soc.cpu.pcpi_rs2[29]
.sym 36352 soc.cpu.pcpi_rs2[23]
.sym 36353 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 36355 soc.cpu.pcpi_rs2[21]
.sym 36356 soc.cpu.pcpi_rs1[26]
.sym 36357 soc.cpu.pcpi_rs2[23]
.sym 36358 soc.cpu.alu_out_q[27]
.sym 36359 soc.cpu.pcpi_rs2[9]
.sym 36360 soc.cpu.pcpi_rs1[28]
.sym 36362 soc.cpu.pcpi_rs1[3]
.sym 36363 soc.cpu.alu_out_SB_LUT4_O_15_I1
.sym 36364 soc.cpu.pcpi_rs1[6]
.sym 36365 soc.cpu.pcpi_rs1[7]
.sym 36372 soc.cpu.pcpi_rs1[26]
.sym 36373 soc.cpu.pcpi_rs2[26]
.sym 36374 soc.cpu.alu_out_SB_LUT4_O_15_I1
.sym 36376 soc.cpu.pcpi_rs2[16]
.sym 36378 soc.cpu.mem_do_prefetch
.sym 36380 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 36382 soc.cpu.pcpi_rs1[12]
.sym 36384 soc.cpu.mem_do_rdata
.sym 36386 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 36388 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 36389 soc.cpu.pcpi_rs1[13]
.sym 36390 soc.cpu.pcpi_rs2[12]
.sym 36391 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 36392 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 36393 soc.cpu.alu_out_SB_LUT4_O_15_I0
.sym 36394 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 36395 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 36396 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 36397 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 36398 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 36401 soc.cpu.pcpi_rs2[13]
.sym 36402 soc.cpu.pcpi_rs1[16]
.sym 36403 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 36405 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 36406 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 36407 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 36408 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 36412 soc.cpu.pcpi_rs2[12]
.sym 36413 soc.cpu.pcpi_rs1[12]
.sym 36417 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 36418 soc.cpu.alu_out_SB_LUT4_O_15_I0
.sym 36419 soc.cpu.alu_out_SB_LUT4_O_15_I1
.sym 36420 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 36423 soc.cpu.pcpi_rs1[13]
.sym 36426 soc.cpu.pcpi_rs2[13]
.sym 36430 soc.cpu.pcpi_rs2[26]
.sym 36431 soc.cpu.pcpi_rs1[26]
.sym 36435 soc.cpu.pcpi_rs1[16]
.sym 36436 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 36437 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 36438 soc.cpu.pcpi_rs2[16]
.sym 36441 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 36442 soc.cpu.pcpi_rs2[26]
.sym 36443 soc.cpu.pcpi_rs1[26]
.sym 36444 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 36447 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 36448 soc.cpu.mem_do_prefetch
.sym 36449 soc.cpu.mem_do_rdata
.sym 36450 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 36452 CLK$SB_IO_IN_$glb_clk
.sym 36454 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I0_O
.sym 36455 soc.cpu.alu_out_q[3]
.sym 36456 soc.cpu.alu_out_q[19]
.sym 36457 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 36458 soc.cpu.alu_out_q[12]
.sym 36459 soc.cpu.alu_out_SB_LUT4_O_19_I0
.sym 36460 soc.cpu.alu_out_SB_LUT4_O_28_I0
.sym 36461 soc.cpu.alu_out_SB_LUT4_O_12_I0
.sym 36462 iomem_wdata[8]
.sym 36463 iomem_wdata[11]
.sym 36466 soc.cpu.mem_wordsize[2]
.sym 36468 soc.cpu.pcpi_rs2[15]
.sym 36469 soc.cpu.mem_la_wdata[6]
.sym 36470 soc.cpu.pcpi_rs2[12]
.sym 36471 soc.cpu.pcpi_rs2[27]
.sym 36472 soc.cpu.mem_wordsize[1]
.sym 36473 soc.cpu.mem_rdata_q[28]
.sym 36474 soc.cpu.pcpi_rs1[15]
.sym 36476 soc.cpu.pcpi_rs1[14]
.sym 36478 soc.cpu.pcpi_rs2[17]
.sym 36480 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 36481 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 36482 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 36483 soc.cpu.pcpi_rs2[31]
.sym 36484 soc.cpu.pcpi_rs2[13]
.sym 36485 soc.cpu.pcpi_rs1[20]
.sym 36486 soc.cpu.pcpi_rs2[25]
.sym 36487 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 36488 soc.cpu.pcpi_rs2[28]
.sym 36489 soc.cpu.pcpi_rs2[10]
.sym 36497 soc.cpu.pcpi_rs1[19]
.sym 36498 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 36499 soc.cpu.pcpi_rs1[27]
.sym 36500 soc.cpu.alu_out_SB_LUT4_O_29_I0
.sym 36501 soc.cpu.mem_la_wdata[1]
.sym 36503 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 36505 soc.cpu.mem_la_wdata[7]
.sym 36506 soc.cpu.pcpi_rs1[2]
.sym 36507 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 36508 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 36509 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 36510 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_I0_O
.sym 36511 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_I2
.sym 36515 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 36516 soc.cpu.pcpi_rs2[27]
.sym 36517 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 36518 soc.cpu.pcpi_rs2[19]
.sym 36519 soc.cpu.alu_out_SB_LUT4_O_29_I1
.sym 36520 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 36521 soc.cpu.mem_la_wdata[2]
.sym 36522 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 36523 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 36525 soc.cpu.pcpi_rs1[7]
.sym 36526 soc.cpu.pcpi_rs1[1]
.sym 36528 soc.cpu.pcpi_rs1[1]
.sym 36529 soc.cpu.pcpi_rs1[7]
.sym 36530 soc.cpu.mem_la_wdata[1]
.sym 36531 soc.cpu.mem_la_wdata[7]
.sym 36535 soc.cpu.pcpi_rs1[19]
.sym 36536 soc.cpu.pcpi_rs2[19]
.sym 36540 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 36541 soc.cpu.alu_out_SB_LUT4_O_29_I1
.sym 36542 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 36543 soc.cpu.alu_out_SB_LUT4_O_29_I0
.sym 36546 soc.cpu.mem_la_wdata[2]
.sym 36549 soc.cpu.pcpi_rs1[2]
.sym 36552 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_I0_O
.sym 36553 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 36554 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_I2
.sym 36558 soc.cpu.mem_la_wdata[2]
.sym 36559 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 36560 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 36561 soc.cpu.pcpi_rs1[2]
.sym 36564 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 36565 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 36566 soc.cpu.pcpi_rs1[27]
.sym 36567 soc.cpu.pcpi_rs2[27]
.sym 36570 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 36571 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 36572 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 36573 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 36575 CLK$SB_IO_IN_$glb_clk
.sym 36577 soc.cpu.alu_out_q[10]
.sym 36578 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 36579 soc.cpu.alu_out_SB_LUT4_O_21_I0
.sym 36580 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36581 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 36582 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_I3_O
.sym 36583 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 36584 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 36589 soc.cpu.mem_la_wdata[1]
.sym 36590 pwm_b.counter[0]
.sym 36591 soc.cpu.mem_rdata_q[25]
.sym 36593 soc.cpu.pcpi_rs1[15]
.sym 36594 soc.cpu.pcpi_rs2[22]
.sym 36595 soc.cpu.pcpi_rs1[27]
.sym 36597 soc.cpu.pcpi_rs1[19]
.sym 36598 soc.cpu.pcpi_rs2[11]
.sym 36599 soc.cpu.pcpi_rs1[17]
.sym 36600 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 36601 soc.cpu.pcpi_rs2[18]
.sym 36602 soc.cpu.pcpi_rs2[16]
.sym 36603 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 36604 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 36605 soc.cpu.alu_out_SB_LUT4_O_24_I3
.sym 36606 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 36607 soc.cpu.pcpi_rs1[13]
.sym 36608 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 36609 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 36610 soc.cpu.pcpi_rs1[21]
.sym 36611 soc.cpu.pcpi_rs2[19]
.sym 36618 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I0_O
.sym 36619 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 36620 soc.cpu.mem_la_wdata[0]
.sym 36621 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 36623 soc.cpu.pcpi_rs1[22]
.sym 36624 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 36625 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 36626 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 36627 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_O
.sym 36629 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I3
.sym 36630 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O
.sym 36631 soc.cpu.pcpi_rs1[0]
.sym 36632 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 36633 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 36634 soc.cpu.pcpi_rs1[21]
.sym 36635 soc.cpu.pcpi_rs2[28]
.sym 36636 soc.cpu.pcpi_rs1[25]
.sym 36637 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_I0
.sym 36638 soc.cpu.pcpi_rs2[22]
.sym 36639 soc.cpu.pcpi_rs2[21]
.sym 36640 soc.cpu.instr_sub
.sym 36641 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 36642 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_I3_O
.sym 36643 soc.cpu.pcpi_rs1[28]
.sym 36645 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36646 soc.cpu.pcpi_rs2[25]
.sym 36647 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 36648 soc.cpu.instr_sub
.sym 36649 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.sym 36651 soc.cpu.pcpi_rs2[22]
.sym 36652 soc.cpu.pcpi_rs1[22]
.sym 36653 soc.cpu.pcpi_rs1[21]
.sym 36654 soc.cpu.pcpi_rs2[21]
.sym 36657 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_I0
.sym 36658 soc.cpu.pcpi_rs1[0]
.sym 36659 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 36660 soc.cpu.mem_la_wdata[0]
.sym 36663 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 36664 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_I3_O
.sym 36665 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 36666 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O
.sym 36669 soc.cpu.pcpi_rs2[28]
.sym 36670 soc.cpu.pcpi_rs1[28]
.sym 36671 soc.cpu.pcpi_rs2[25]
.sym 36672 soc.cpu.pcpi_rs1[25]
.sym 36675 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I0_O
.sym 36677 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_O
.sym 36678 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 36681 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 36682 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 36683 soc.cpu.instr_sub
.sym 36684 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 36687 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 36688 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 36689 soc.cpu.instr_sub
.sym 36690 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 36693 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 36694 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.sym 36695 soc.cpu.instr_sub
.sym 36696 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I3
.sym 36700 soc.cpu.alu_out_q[24]
.sym 36701 soc.cpu.alu_out_q[22]
.sym 36702 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 36703 soc.cpu.alu_out_SB_LUT4_O_26_I1
.sym 36704 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 36705 soc.cpu.alu_out_SB_LUT4_O_25_I0
.sym 36706 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 36707 soc.cpu.alu_out_q[6]
.sym 36712 soc.cpu.pcpi_rs1[28]
.sym 36713 soc.cpu.pcpi_rs1[18]
.sym 36714 soc.cpu.mem_rdata_q[29]
.sym 36715 soc.cpu.mem_rdata_q[30]
.sym 36716 soc.cpu.mem_rdata_q[30]
.sym 36717 soc.cpu.pcpi_rs1[2]
.sym 36718 soc.cpu.pcpi_rs1[30]
.sym 36719 soc.cpu.pcpi_rs2[26]
.sym 36720 soc.cpu.pcpi_rs1[5]
.sym 36721 soc.cpu.pcpi_rs1[29]
.sym 36722 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 36723 soc.cpu.pcpi_rs2[18]
.sym 36724 soc.cpu.alu_out_SB_LUT4_O_18_I1
.sym 36725 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 36727 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 36728 soc.cpu.mem_la_wdata[7]
.sym 36729 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 36730 soc.cpu.alu_out_SB_LUT4_O_17_I1
.sym 36731 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 36732 soc.cpu.pcpi_rs1[9]
.sym 36733 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 36735 soc.cpu.alu_out_SB_LUT4_O_11_I3
.sym 36741 soc.cpu.mem_la_wdata[2]
.sym 36744 soc.cpu.mem_la_wdata[3]
.sym 36746 soc.cpu.mem_la_wdata[7]
.sym 36748 soc.cpu.mem_la_wdata[6]
.sym 36751 soc.cpu.mem_la_wdata[0]
.sym 36754 soc.cpu.pcpi_rs1[0]
.sym 36755 soc.cpu.pcpi_rs1[1]
.sym 36757 soc.cpu.mem_la_wdata[5]
.sym 36759 soc.cpu.pcpi_rs1[3]
.sym 36760 soc.cpu.pcpi_rs1[4]
.sym 36762 soc.cpu.pcpi_rs1[2]
.sym 36763 soc.cpu.mem_la_wdata[1]
.sym 36765 soc.cpu.pcpi_rs1[5]
.sym 36766 soc.cpu.pcpi_rs1[7]
.sym 36768 soc.cpu.mem_la_wdata[4]
.sym 36770 soc.cpu.pcpi_rs1[6]
.sym 36773 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 36775 soc.cpu.mem_la_wdata[0]
.sym 36776 soc.cpu.pcpi_rs1[0]
.sym 36779 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 36781 soc.cpu.mem_la_wdata[1]
.sym 36782 soc.cpu.pcpi_rs1[1]
.sym 36783 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 36785 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 36787 soc.cpu.pcpi_rs1[2]
.sym 36788 soc.cpu.mem_la_wdata[2]
.sym 36789 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 36791 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 36793 soc.cpu.pcpi_rs1[3]
.sym 36794 soc.cpu.mem_la_wdata[3]
.sym 36795 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 36797 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 36799 soc.cpu.pcpi_rs1[4]
.sym 36800 soc.cpu.mem_la_wdata[4]
.sym 36801 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 36803 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 36805 soc.cpu.mem_la_wdata[5]
.sym 36806 soc.cpu.pcpi_rs1[5]
.sym 36807 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 36809 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 36811 soc.cpu.mem_la_wdata[6]
.sym 36812 soc.cpu.pcpi_rs1[6]
.sym 36813 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 36815 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 36817 soc.cpu.pcpi_rs1[7]
.sym 36818 soc.cpu.mem_la_wdata[7]
.sym 36819 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 36823 soc.cpu.alu_out_SB_LUT4_O_20_I3
.sym 36824 soc.cpu.alu_out_SB_LUT4_O_17_I1
.sym 36825 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 36826 soc.cpu.alu_out_SB_LUT4_O_23_I3
.sym 36827 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 36828 soc.cpu.alu_out_SB_LUT4_O_21_I1
.sym 36829 soc.cpu.alu_out_SB_LUT4_O_18_I1
.sym 36830 soc.cpu.alu_out_SB_LUT4_O_16_I1
.sym 36835 soc.cpu.mem_rdata_q[31]
.sym 36836 soc.cpu.pcpi_rs1[21]
.sym 36837 soc.cpu.mem_la_wdata[0]
.sym 36839 soc.cpu.pcpi_rs1[20]
.sym 36841 soc.cpu.is_alu_reg_imm
.sym 36843 soc.cpu.mem_la_wdata[2]
.sym 36844 soc.cpu.instr_sub
.sym 36845 soc.cpu.pcpi_rs2[24]
.sym 36846 soc.cpu.pcpi_rs1[1]
.sym 36847 soc.cpu.alu_out_SB_LUT4_O_15_I1
.sym 36848 soc.cpu.pcpi_rs1[26]
.sym 36850 soc.cpu.pcpi_rs1[24]
.sym 36852 soc.cpu.pcpi_rs1[7]
.sym 36853 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36855 soc.cpu.pcpi_rs1[28]
.sym 36856 soc.cpu.pcpi_rs1[22]
.sym 36857 soc.cpu.pcpi_rs2[23]
.sym 36858 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 36859 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 36865 soc.cpu.pcpi_rs2[15]
.sym 36866 soc.cpu.pcpi_rs1[12]
.sym 36868 soc.cpu.pcpi_rs2[11]
.sym 36869 soc.cpu.pcpi_rs1[8]
.sym 36870 soc.cpu.pcpi_rs2[8]
.sym 36871 soc.cpu.pcpi_rs2[14]
.sym 36872 soc.cpu.pcpi_rs2[12]
.sym 36873 soc.cpu.pcpi_rs2[9]
.sym 36874 soc.cpu.pcpi_rs2[10]
.sym 36875 soc.cpu.pcpi_rs1[15]
.sym 36876 soc.cpu.pcpi_rs1[11]
.sym 36878 soc.cpu.pcpi_rs2[13]
.sym 36879 soc.cpu.pcpi_rs1[13]
.sym 36880 soc.cpu.pcpi_rs1[14]
.sym 36892 soc.cpu.pcpi_rs1[9]
.sym 36893 soc.cpu.pcpi_rs1[10]
.sym 36896 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 36898 soc.cpu.pcpi_rs1[8]
.sym 36899 soc.cpu.pcpi_rs2[8]
.sym 36900 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 36902 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 36904 soc.cpu.pcpi_rs2[9]
.sym 36905 soc.cpu.pcpi_rs1[9]
.sym 36906 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 36908 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 36910 soc.cpu.pcpi_rs2[10]
.sym 36911 soc.cpu.pcpi_rs1[10]
.sym 36912 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 36914 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 36916 soc.cpu.pcpi_rs2[11]
.sym 36917 soc.cpu.pcpi_rs1[11]
.sym 36918 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 36920 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 36922 soc.cpu.pcpi_rs2[12]
.sym 36923 soc.cpu.pcpi_rs1[12]
.sym 36924 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 36926 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 36928 soc.cpu.pcpi_rs1[13]
.sym 36929 soc.cpu.pcpi_rs2[13]
.sym 36930 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 36932 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 36934 soc.cpu.pcpi_rs2[14]
.sym 36935 soc.cpu.pcpi_rs1[14]
.sym 36936 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 36938 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 36940 soc.cpu.pcpi_rs1[15]
.sym 36941 soc.cpu.pcpi_rs2[15]
.sym 36942 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 36946 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 36947 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 36948 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 36949 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 36950 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 36951 soc.cpu.alu_out_SB_LUT4_O_11_I3
.sym 36952 soc.cpu.alu_out_SB_LUT4_O_15_I1
.sym 36953 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 36958 soc.cpu.pcpi_rs1[8]
.sym 36959 soc.cpu.pcpi_rs1[12]
.sym 36960 soc.cpu.pcpi_rs1[11]
.sym 36961 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2
.sym 36962 soc.cpu.pcpi_rs1[12]
.sym 36963 soc.cpu.pcpi_rs1[27]
.sym 36964 soc.cpu.pcpi_rs1[11]
.sym 36965 soc.cpu.pcpi_rs1[8]
.sym 36967 soc.cpu.pcpi_rs2[15]
.sym 36968 soc.cpu.pcpi_rs2[12]
.sym 36969 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 36970 soc.cpu.pcpi_rs2[17]
.sym 36971 soc.cpu.pcpi_rs2[31]
.sym 36972 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 36973 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 36975 soc.cpu.pcpi_rs2[31]
.sym 36976 soc.cpu.pcpi_rs2[28]
.sym 36978 soc.cpu.pcpi_rs2[25]
.sym 36979 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 36980 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 36981 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 36982 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 36987 soc.cpu.pcpi_rs1[18]
.sym 36988 soc.cpu.pcpi_rs2[22]
.sym 36989 soc.cpu.pcpi_rs2[17]
.sym 36990 soc.cpu.pcpi_rs2[18]
.sym 36992 soc.cpu.pcpi_rs2[20]
.sym 36995 soc.cpu.pcpi_rs1[17]
.sym 36997 soc.cpu.pcpi_rs1[16]
.sym 37000 soc.cpu.pcpi_rs2[23]
.sym 37001 soc.cpu.pcpi_rs1[19]
.sym 37003 soc.cpu.pcpi_rs1[20]
.sym 37006 soc.cpu.pcpi_rs1[21]
.sym 37009 soc.cpu.pcpi_rs2[21]
.sym 37011 soc.cpu.pcpi_rs1[23]
.sym 37012 soc.cpu.pcpi_rs2[19]
.sym 37016 soc.cpu.pcpi_rs1[22]
.sym 37018 soc.cpu.pcpi_rs2[16]
.sym 37019 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 37021 soc.cpu.pcpi_rs1[16]
.sym 37022 soc.cpu.pcpi_rs2[16]
.sym 37023 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 37025 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 37027 soc.cpu.pcpi_rs2[17]
.sym 37028 soc.cpu.pcpi_rs1[17]
.sym 37029 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 37031 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 37033 soc.cpu.pcpi_rs2[18]
.sym 37034 soc.cpu.pcpi_rs1[18]
.sym 37035 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 37037 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 37039 soc.cpu.pcpi_rs2[19]
.sym 37040 soc.cpu.pcpi_rs1[19]
.sym 37041 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 37043 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 37045 soc.cpu.pcpi_rs2[20]
.sym 37046 soc.cpu.pcpi_rs1[20]
.sym 37047 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 37049 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 37051 soc.cpu.pcpi_rs2[21]
.sym 37052 soc.cpu.pcpi_rs1[21]
.sym 37053 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 37055 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 37057 soc.cpu.pcpi_rs2[22]
.sym 37058 soc.cpu.pcpi_rs1[22]
.sym 37059 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 37061 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 37063 soc.cpu.pcpi_rs2[23]
.sym 37064 soc.cpu.pcpi_rs1[23]
.sym 37065 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 37069 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37070 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 37071 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 37072 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37073 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37074 soc.cpu.alu_out_q[23]
.sym 37075 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 37076 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 37082 soc.cpu.pcpi_rs1[31]
.sym 37083 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 37084 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 37085 soc.cpu.pcpi_rs1[16]
.sym 37089 soc.cpu.pcpi_rs1[19]
.sym 37090 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 37091 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 37092 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 37095 soc.cpu.pcpi_rs2[16]
.sym 37102 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 37105 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 37111 soc.cpu.pcpi_rs1[29]
.sym 37112 soc.cpu.pcpi_rs1[25]
.sym 37117 soc.cpu.pcpi_rs1[30]
.sym 37119 soc.cpu.pcpi_rs2[29]
.sym 37120 soc.cpu.pcpi_rs2[26]
.sym 37121 soc.cpu.pcpi_rs2[27]
.sym 37125 soc.cpu.pcpi_rs2[24]
.sym 37126 soc.cpu.pcpi_rs2[30]
.sym 37127 soc.cpu.pcpi_rs1[28]
.sym 37131 soc.cpu.pcpi_rs2[31]
.sym 37133 soc.cpu.pcpi_rs1[27]
.sym 37134 soc.cpu.pcpi_rs1[31]
.sym 37135 soc.cpu.pcpi_rs2[28]
.sym 37138 soc.cpu.pcpi_rs2[25]
.sym 37139 soc.cpu.pcpi_rs1[26]
.sym 37140 soc.cpu.pcpi_rs1[24]
.sym 37142 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 37144 soc.cpu.pcpi_rs1[24]
.sym 37145 soc.cpu.pcpi_rs2[24]
.sym 37146 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 37148 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 37150 soc.cpu.pcpi_rs1[25]
.sym 37151 soc.cpu.pcpi_rs2[25]
.sym 37152 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 37154 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 37156 soc.cpu.pcpi_rs2[26]
.sym 37157 soc.cpu.pcpi_rs1[26]
.sym 37158 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 37160 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 37162 soc.cpu.pcpi_rs2[27]
.sym 37163 soc.cpu.pcpi_rs1[27]
.sym 37164 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 37166 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 37168 soc.cpu.pcpi_rs1[28]
.sym 37169 soc.cpu.pcpi_rs2[28]
.sym 37170 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 37172 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 37174 soc.cpu.pcpi_rs2[29]
.sym 37175 soc.cpu.pcpi_rs1[29]
.sym 37176 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 37178 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 37180 soc.cpu.pcpi_rs1[30]
.sym 37181 soc.cpu.pcpi_rs2[30]
.sym 37182 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 37185 soc.cpu.pcpi_rs2[31]
.sym 37187 soc.cpu.pcpi_rs1[31]
.sym 37188 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 37192 soc.cpu.alu_out_SB_LUT4_O_6_I3
.sym 37193 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37194 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 37195 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37196 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 37197 soc.cpu.alu_out_q[31]
.sym 37198 soc.cpu.alu_out_SB_LUT4_O_I0
.sym 37199 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 37201 soc.cpu.pcpi_rs2[28]
.sym 37205 soc.cpu.pcpi_rs1[23]
.sym 37210 soc.cpu.pcpi_rs1[25]
.sym 37211 $PACKER_VCC_NET
.sym 37214 soc.cpu.pcpi_rs2[26]
.sym 37233 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37235 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 37236 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 37237 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 37238 soc.cpu.instr_sub
.sym 37239 soc.cpu.alu_out_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 37240 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37241 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37242 soc.cpu.pcpi_rs2[27]
.sym 37243 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 37244 soc.cpu.instr_sub
.sym 37245 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 37246 soc.cpu.pcpi_rs2[30]
.sym 37247 soc.cpu.alu_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 37248 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37256 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 37257 soc.cpu.pcpi_rs2[26]
.sym 37266 soc.cpu.pcpi_rs2[27]
.sym 37272 soc.cpu.alu_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 37273 soc.cpu.alu_out_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 37274 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37275 soc.cpu.instr_sub
.sym 37281 soc.cpu.pcpi_rs2[26]
.sym 37284 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 37285 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37286 soc.cpu.instr_sub
.sym 37287 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 37290 soc.cpu.pcpi_rs2[30]
.sym 37296 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37297 soc.cpu.instr_sub
.sym 37298 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 37299 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 37302 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37303 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 37304 soc.cpu.instr_sub
.sym 37305 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 37308 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 37309 soc.cpu.instr_sub
.sym 37310 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37311 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 37323 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 37324 soc.cpu.pcpi_rs1[29]
.sym 37326 soc.cpu.instr_sub
.sym 37329 soc.cpu.pcpi_rs2[29]
.sym 37330 P2_7$SB_IO_OUT
.sym 37333 soc.cpu.pcpi_rs1[29]
.sym 37346 soc.cpu.pcpi_rs1[31]
.sym 37351 P2_7$SB_IO_OUT
.sym 37360 P2_7$SB_IO_OUT
.sym 37363 P2_3$SB_IO_OUT
.sym 37369 P2_7$SB_IO_OUT
.sym 37372 P2_3$SB_IO_OUT
.sym 37386 P2_2$SB_IO_OUT
.sym 37388 P2_3$SB_IO_OUT
.sym 37416 P2_6$SB_IO_OUT
.sym 37427 soc.cpu.latched_stalu
.sym 37430 soc.cpu.reg_out[10]
.sym 37433 soc.cpu.alu_out_q[23]
.sym 37437 soc.cpu.alu_out_q[17]
.sym 37447 UART_RX$SB_IO_IN
.sym 37544 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.sym 37553 soc.cpu.alu_out_q[3]
.sym 37554 soc.cpu.alu_out_q[10]
.sym 37559 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 37565 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 37574 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 37575 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 37582 iomem_wdata[13]
.sym 37584 soc.cpu.latched_stalu
.sym 37589 soc.cpu.latched_stalu
.sym 37593 soc.cpu.latched_stalu
.sym 37597 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 37598 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 37599 soc.cpu.reg_next_pc[27]
.sym 37602 soc.cpu.reg_next_pc[24]
.sym 37606 gpio_led_pmod[5]
.sym 37607 soc.cpu.reg_out[19]
.sym 37608 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 37622 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 37629 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 37630 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 37633 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 37638 soc.cpu.alu_out_q[24]
.sym 37639 soc.cpu.latched_stalu
.sym 37643 soc.cpu.reg_out[24]
.sym 37644 soc.cpu.reg_next_pc[24]
.sym 37649 soc.cpu.latched_stalu
.sym 37653 soc.cpu.latched_stalu
.sym 37654 soc.cpu.reg_out[24]
.sym 37655 soc.cpu.alu_out_q[24]
.sym 37656 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 37665 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 37666 soc.cpu.latched_stalu
.sym 37667 soc.cpu.alu_out_q[24]
.sym 37668 soc.cpu.reg_out[24]
.sym 37683 soc.cpu.reg_next_pc[24]
.sym 37684 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 37686 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 37702 soc.cpu.reg_next_pc[24]
.sym 37703 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 37704 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 37705 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 37706 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 37707 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 37708 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 37709 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I1
.sym 37712 soc.cpu.cpuregs_wrdata[16]
.sym 37713 soc.cpu.alu_out_q[24]
.sym 37727 soc.cpu.alu_out_q[19]
.sym 37728 soc.cpu.cpuregs_wrdata[16]
.sym 37729 soc.cpu.reg_next_pc[17]
.sym 37730 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 37731 iomem_wdata[14]
.sym 37732 soc.cpu.reg_out[29]
.sym 37733 iomem_wdata[6]
.sym 37734 iomem_wdata[9]
.sym 37735 soc.cpu.alu_out_q[23]
.sym 37737 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 37743 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 37744 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 37745 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 37747 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 37749 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 37750 soc.cpu.reg_out[27]
.sym 37751 soc.cpu.latched_stalu
.sym 37753 soc.cpu.reg_next_pc[17]
.sym 37755 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 37756 soc.cpu.latched_stalu
.sym 37757 soc.cpu.reg_next_pc[28]
.sym 37760 soc.cpu.alu_out_q[17]
.sym 37761 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 37762 soc.cpu.irq_state[1]
.sym 37763 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 37764 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 37765 soc.cpu.reg_next_pc[27]
.sym 37767 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 37768 soc.cpu.reg_out[17]
.sym 37770 soc.cpu.alu_out_q[27]
.sym 37771 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 37772 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 37773 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 37774 soc.cpu.irq_state[0]
.sym 37776 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 37777 soc.cpu.reg_next_pc[17]
.sym 37778 soc.cpu.irq_state[0]
.sym 37779 soc.cpu.irq_state[1]
.sym 37782 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 37783 soc.cpu.alu_out_q[27]
.sym 37784 soc.cpu.reg_out[27]
.sym 37785 soc.cpu.latched_stalu
.sym 37788 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 37789 soc.cpu.latched_stalu
.sym 37790 soc.cpu.reg_out[17]
.sym 37791 soc.cpu.alu_out_q[17]
.sym 37794 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 37795 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 37796 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 37797 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 37800 soc.cpu.irq_state[0]
.sym 37801 soc.cpu.irq_state[1]
.sym 37802 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 37803 soc.cpu.reg_next_pc[28]
.sym 37806 soc.cpu.reg_out[27]
.sym 37807 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 37808 soc.cpu.latched_stalu
.sym 37809 soc.cpu.alu_out_q[27]
.sym 37813 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 37814 soc.cpu.reg_next_pc[27]
.sym 37815 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 37818 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 37819 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 37820 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 37821 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 37825 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 37826 soc.cpu.reg_out[17]
.sym 37827 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 37828 soc.cpu.next_pc[17]
.sym 37829 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 37830 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 37831 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 37832 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 37835 soc.cpu.alu_out_q[22]
.sym 37839 iomem_addr[12]
.sym 37843 P2_5$SB_IO_OUT
.sym 37844 soc.cpu.reg_out[28]
.sym 37846 soc.cpu.reg_out[27]
.sym 37849 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 37850 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 37851 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 37852 soc.cpu.alu_out_q[31]
.sym 37853 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 37854 soc.cpu.irq_pending[26]
.sym 37855 soc.cpu.irq_state[0]
.sym 37857 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 37858 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 37859 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 37860 iomem_wdata[4]
.sym 37866 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 37868 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 37869 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 37870 soc.cpu.irq_pending[26]
.sym 37871 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 37873 soc.cpu.irq_state[0]
.sym 37874 soc.cpu.reg_next_pc[26]
.sym 37875 soc.cpu.reg_out[26]
.sym 37877 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 37879 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 37880 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 37881 soc.cpu.reg_out[23]
.sym 37882 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 37883 soc.cpu.alu_out_q[26]
.sym 37885 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 37886 soc.cpu.irq_state[1]
.sym 37887 soc.cpu.alu_out_q[23]
.sym 37889 soc.cpu.reg_next_pc[17]
.sym 37891 soc.cpu.reg_out[17]
.sym 37892 soc.cpu.reg_next_pc[16]
.sym 37894 soc.cpu.latched_stalu
.sym 37895 soc.cpu.latched_stalu
.sym 37896 soc.cpu.alu_out_q[17]
.sym 37899 soc.cpu.reg_out[26]
.sym 37900 soc.cpu.latched_stalu
.sym 37901 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 37902 soc.cpu.alu_out_q[26]
.sym 37905 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 37906 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 37907 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 37908 soc.cpu.irq_pending[26]
.sym 37911 soc.cpu.reg_out[17]
.sym 37912 soc.cpu.latched_stalu
.sym 37913 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 37914 soc.cpu.alu_out_q[17]
.sym 37917 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 37918 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 37919 soc.cpu.reg_next_pc[26]
.sym 37923 soc.cpu.latched_stalu
.sym 37924 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 37925 soc.cpu.reg_out[26]
.sym 37926 soc.cpu.alu_out_q[26]
.sym 37929 soc.cpu.reg_next_pc[17]
.sym 37930 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 37931 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 37935 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 37936 soc.cpu.reg_next_pc[16]
.sym 37937 soc.cpu.irq_state[1]
.sym 37938 soc.cpu.irq_state[0]
.sym 37941 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 37942 soc.cpu.reg_out[23]
.sym 37943 soc.cpu.alu_out_q[23]
.sym 37944 soc.cpu.latched_stalu
.sym 37946 CLK$SB_IO_IN_$glb_clk
.sym 37947 resetn_SB_LUT4_I3_O_$glb_sr
.sym 37948 soc.cpu.reg_pc[29]
.sym 37949 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 37950 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 37951 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 37952 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 37953 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 37954 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 37955 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 37959 soc.cpu.alu_out_q[12]
.sym 37962 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 37963 soc.cpu.next_pc[17]
.sym 37964 soc.cpu.next_pc[26]
.sym 37965 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 37966 soc.cpu.reg_out[25]
.sym 37968 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 37970 soc.cpu.reg_next_pc[26]
.sym 37972 soc.cpu.reg_next_pc[4]
.sym 37973 soc.memory.wen[0]
.sym 37974 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 37976 soc.cpu.latched_stalu
.sym 37977 iomem_wdata[6]
.sym 37980 soc.cpu.latched_stalu
.sym 37981 soc.cpu.latched_stalu
.sym 37983 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 37991 soc.cpu.latched_stalu
.sym 37992 soc.cpu.reg_out[22]
.sym 37993 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 37994 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 37995 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 37997 soc.cpu.reg_out[16]
.sym 37999 soc.cpu.reg_out[20]
.sym 38003 soc.cpu.reg_next_pc[16]
.sym 38005 soc.cpu.alu_out_q[16]
.sym 38007 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 38008 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 38009 soc.cpu.alu_out_q[20]
.sym 38010 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38012 soc.cpu.alu_out_q[31]
.sym 38013 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38016 soc.cpu.reg_out[31]
.sym 38018 soc.cpu.alu_out_q[22]
.sym 38019 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38022 soc.cpu.alu_out_q[20]
.sym 38023 soc.cpu.reg_out[20]
.sym 38024 soc.cpu.latched_stalu
.sym 38025 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38028 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38029 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 38030 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 38031 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 38034 soc.cpu.alu_out_q[16]
.sym 38035 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38036 soc.cpu.latched_stalu
.sym 38037 soc.cpu.reg_out[16]
.sym 38040 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38041 soc.cpu.latched_stalu
.sym 38042 soc.cpu.reg_out[22]
.sym 38043 soc.cpu.alu_out_q[22]
.sym 38046 soc.cpu.latched_stalu
.sym 38047 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38048 soc.cpu.alu_out_q[16]
.sym 38049 soc.cpu.reg_out[16]
.sym 38052 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38053 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 38054 soc.cpu.reg_next_pc[16]
.sym 38058 soc.cpu.latched_stalu
.sym 38059 soc.cpu.alu_out_q[31]
.sym 38060 soc.cpu.reg_out[31]
.sym 38061 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38064 soc.cpu.reg_out[22]
.sym 38065 soc.cpu.alu_out_q[22]
.sym 38066 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38067 soc.cpu.latched_stalu
.sym 38071 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 38072 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 38073 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 38074 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 38075 soc.cpu.reg_next_pc[21]
.sym 38076 soc.cpu.reg_next_pc[18]
.sym 38077 soc.cpu.reg_next_pc[4]
.sym 38078 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 38081 soc.cpu.reg_pc[13]
.sym 38083 soc.cpu.reg_out[16]
.sym 38085 iomem_addr[16]
.sym 38094 soc.cpu.reg_out[24]
.sym 38095 soc.cpu.alu_out_q[20]
.sym 38096 soc.cpu.alu_out_q[18]
.sym 38097 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 38098 soc.cpu.reg_next_pc[22]
.sym 38099 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38101 soc.cpu.alu_out_q[4]
.sym 38102 soc.cpu.reg_out[31]
.sym 38103 soc.cpu.reg_out[31]
.sym 38104 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38105 soc.cpu.reg_out[18]
.sym 38106 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 38113 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 38114 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 38117 soc.cpu.reg_next_pc[9]
.sym 38119 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 38120 soc.cpu.irq_state[1]
.sym 38121 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38122 soc.cpu.reg_next_pc[22]
.sym 38123 soc.cpu.reg_next_pc[10]
.sym 38125 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38126 soc.cpu.reg_next_pc[7]
.sym 38128 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38129 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38132 soc.cpu.reg_out[10]
.sym 38135 soc.cpu.alu_out_q[10]
.sym 38136 soc.cpu.latched_stalu
.sym 38137 soc.cpu.irq_state[0]
.sym 38138 soc.cpu.alu_out_q[7]
.sym 38140 soc.cpu.latched_stalu
.sym 38141 soc.cpu.reg_out[7]
.sym 38143 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 38145 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 38146 soc.cpu.reg_next_pc[7]
.sym 38148 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38151 soc.cpu.alu_out_q[10]
.sym 38152 soc.cpu.reg_out[10]
.sym 38153 soc.cpu.latched_stalu
.sym 38154 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38158 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 38159 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38160 soc.cpu.reg_next_pc[22]
.sym 38163 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38164 soc.cpu.reg_next_pc[10]
.sym 38165 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 38169 soc.cpu.irq_state[0]
.sym 38170 soc.cpu.reg_next_pc[9]
.sym 38171 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 38172 soc.cpu.irq_state[1]
.sym 38175 soc.cpu.alu_out_q[10]
.sym 38176 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38177 soc.cpu.latched_stalu
.sym 38178 soc.cpu.reg_out[10]
.sym 38181 soc.cpu.reg_out[7]
.sym 38182 soc.cpu.alu_out_q[7]
.sym 38183 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38184 soc.cpu.latched_stalu
.sym 38187 soc.cpu.alu_out_q[7]
.sym 38188 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38189 soc.cpu.latched_stalu
.sym 38190 soc.cpu.reg_out[7]
.sym 38194 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3_SB_LUT4_O_I0
.sym 38195 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 38196 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 38197 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 38198 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 38199 soc.cpu.reg_next_pc[13]
.sym 38200 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 38201 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 38204 resetn
.sym 38205 soc.cpu.reg_pc[1]
.sym 38206 soc.cpu.irq_state[1]
.sym 38207 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 38209 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 38213 soc.cpu.reg_next_pc[16]
.sym 38214 soc.cpu.reg_out[22]
.sym 38218 soc.cpu.reg_next_pc[31]
.sym 38219 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 38220 soc.cpu.alu_out_q[11]
.sym 38221 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 38222 soc.cpu.alu_out_q[23]
.sym 38223 soc.cpu.alu_out_q[19]
.sym 38224 soc.cpu.reg_out[29]
.sym 38225 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 38227 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 38228 soc.cpu.reg_next_pc[17]
.sym 38229 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 38235 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 38236 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 38238 soc.cpu.reg_out[4]
.sym 38240 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38241 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.sym 38245 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 38246 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 38247 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 38248 soc.cpu.latched_stalu
.sym 38249 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 38253 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38254 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 38258 soc.cpu.reg_out[10]
.sym 38259 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38261 soc.cpu.alu_out_q[4]
.sym 38262 soc.cpu.reg_next_pc[10]
.sym 38264 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38266 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 38269 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 38275 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 38280 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 38286 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38287 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.sym 38288 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 38292 soc.cpu.latched_stalu
.sym 38293 soc.cpu.reg_out[4]
.sym 38294 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38295 soc.cpu.alu_out_q[4]
.sym 38298 soc.cpu.reg_out[10]
.sym 38299 soc.cpu.reg_next_pc[10]
.sym 38300 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38304 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 38305 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 38306 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38307 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 38310 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 38314 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 38315 CLK$SB_IO_IN_$glb_clk
.sym 38316 resetn_SB_LUT4_I3_O_$glb_sr
.sym 38317 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 38318 soc.cpu.reg_next_pc[22]
.sym 38319 soc.cpu.reg_next_pc[11]
.sym 38320 soc.cpu.reg_next_pc[17]
.sym 38321 soc.cpu.next_pc[11]
.sym 38322 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 38323 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 38324 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 38327 soc.cpu.cpuregs_wrdata[11]
.sym 38328 soc.cpu.latched_stalu
.sym 38329 soc.cpu.reg_out[28]
.sym 38331 soc.cpu.next_pc[10]
.sym 38333 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 38334 soc.ram_ready
.sym 38337 soc.ram_ready
.sym 38341 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38342 soc.cpu.reg_pc[7]
.sym 38343 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 38344 soc.cpu.reg_out[14]
.sym 38345 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38346 soc.cpu.alu_out_q[21]
.sym 38347 soc.cpu.reg_next_pc[13]
.sym 38348 soc.cpu.alu_out_q[31]
.sym 38349 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38350 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38351 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 38352 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38359 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38363 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 38364 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 38369 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 38374 soc.cpu.irq_state[1]
.sym 38375 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 38376 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 38378 soc.cpu.latched_compr
.sym 38380 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 38384 soc.cpu.reg_next_pc[11]
.sym 38386 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 38387 soc.cpu.irq_state[0]
.sym 38388 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 38389 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 38392 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 38400 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 38406 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 38409 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 38410 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 38411 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38412 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 38415 soc.cpu.irq_state[1]
.sym 38416 soc.cpu.reg_next_pc[11]
.sym 38417 soc.cpu.irq_state[0]
.sym 38418 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 38422 soc.cpu.latched_compr
.sym 38429 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 38436 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 38437 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 38438 CLK$SB_IO_IN_$glb_clk
.sym 38439 resetn_SB_LUT4_I3_O_$glb_sr
.sym 38440 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 38441 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I1
.sym 38442 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 38443 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 38444 soc.cpu.reg_pc[14]
.sym 38445 soc.cpu.reg_next_pc[15]
.sym 38446 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 38447 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 38451 soc.cpu.reg_out[10]
.sym 38452 soc.cpu.reg_out[7]
.sym 38460 soc.cpu.reg_out[7]
.sym 38461 soc.cpu.reg_next_pc[22]
.sym 38462 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 38463 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I1
.sym 38464 soc.cpu.reg_pc[12]
.sym 38465 soc.cpu.alu_out_q[13]
.sym 38466 soc.cpu.cpuregs_wrdata[9]
.sym 38467 soc.cpu.cpuregs_wrdata[11]
.sym 38468 soc.cpu.latched_stalu
.sym 38470 soc.cpu.reg_pc[10]
.sym 38471 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 38472 soc.cpu.latched_stalu
.sym 38473 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 38474 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 38475 soc.cpu.alu_out_q[14]
.sym 38483 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 38485 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38486 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0
.sym 38487 soc.cpu.reg_next_pc[12]
.sym 38489 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I3
.sym 38491 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 38498 soc.cpu.latched_stalu
.sym 38499 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 38500 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 38501 soc.cpu.latched_stalu
.sym 38502 soc.cpu.reg_out[12]
.sym 38503 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 38505 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38509 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38510 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38511 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 38512 soc.cpu.alu_out_q[12]
.sym 38515 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 38523 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 38527 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 38528 soc.cpu.reg_next_pc[12]
.sym 38529 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38532 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38533 soc.cpu.alu_out_q[12]
.sym 38534 soc.cpu.reg_out[12]
.sym 38535 soc.cpu.latched_stalu
.sym 38538 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 38544 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0
.sym 38545 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38546 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I3
.sym 38547 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 38550 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38551 soc.cpu.reg_out[12]
.sym 38552 soc.cpu.alu_out_q[12]
.sym 38553 soc.cpu.latched_stalu
.sym 38558 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 38560 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 38561 CLK$SB_IO_IN_$glb_clk
.sym 38562 resetn_SB_LUT4_I3_O_$glb_sr
.sym 38563 soc.cpu.reg_pc[18]
.sym 38564 soc.cpu.reg_next_pc[2]
.sym 38565 soc.cpu.reg_pc[20]
.sym 38566 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 38567 soc.cpu.next_pc[15]
.sym 38568 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 38569 soc.cpu.reg_next_pc[6]
.sym 38570 soc.cpu.next_pc[2]
.sym 38573 soc.cpu.alu_out_q[6]
.sym 38574 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 38575 iomem_addr[8]
.sym 38577 soc.cpu.pcpi_rs1[20]
.sym 38578 iomem_addr[6]
.sym 38582 soc.cpu.pcpi_rs1[24]
.sym 38583 soc.cpu.reg_next_pc[12]
.sym 38584 soc.cpu.cpuregs_wrdata[23]
.sym 38586 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 38587 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 38588 soc.cpu.alu_out_q[18]
.sym 38589 soc.cpu.latched_compr
.sym 38590 soc.cpu.reg_out[11]
.sym 38591 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38592 soc.cpu.alu_out_q[4]
.sym 38593 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 38594 soc.cpu.reg_out[31]
.sym 38595 soc.cpu.reg_pc[21]
.sym 38596 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 38597 soc.cpu.reg_pc[17]
.sym 38598 soc.cpu.alu_out_q[20]
.sym 38606 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 38607 soc.cpu.reg_next_pc[3]
.sym 38609 soc.cpu.reg_next_pc[15]
.sym 38615 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 38616 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 38617 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38618 soc.cpu.alu_out_q[15]
.sym 38620 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38621 soc.cpu.reg_next_pc[2]
.sym 38622 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 38623 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 38624 soc.cpu.reg_out[15]
.sym 38625 soc.cpu.irq_state[0]
.sym 38626 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38632 soc.cpu.latched_stalu
.sym 38633 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 38634 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38639 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 38643 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 38650 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 38651 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38652 soc.cpu.reg_next_pc[15]
.sym 38655 soc.cpu.reg_next_pc[3]
.sym 38657 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38658 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 38661 soc.cpu.reg_out[15]
.sym 38662 soc.cpu.alu_out_q[15]
.sym 38663 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38664 soc.cpu.latched_stalu
.sym 38667 soc.cpu.latched_stalu
.sym 38668 soc.cpu.reg_out[15]
.sym 38669 soc.cpu.alu_out_q[15]
.sym 38670 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38673 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 38674 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38676 soc.cpu.reg_next_pc[2]
.sym 38679 soc.cpu.irq_state[0]
.sym 38680 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 38681 soc.cpu.reg_next_pc[3]
.sym 38683 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 38684 CLK$SB_IO_IN_$glb_clk
.sym 38685 resetn_SB_LUT4_I3_O_$glb_sr
.sym 38686 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1_SB_LUT4_O_I1
.sym 38687 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 38688 soc.cpu.reg_pc[21]
.sym 38689 soc.cpu.reg_pc[28]
.sym 38690 soc.cpu.reg_next_pc[5]
.sym 38691 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 38692 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 38693 soc.cpu.reg_pc[19]
.sym 38696 soc.cpu.alu_out_q[23]
.sym 38699 soc.cpu.reg_next_pc[6]
.sym 38701 soc.cpu.reg_next_pc[3]
.sym 38702 soc.cpu.reg_out[2]
.sym 38703 soc.cpu.next_pc[2]
.sym 38705 soc.cpu.decoded_imm_j[5]
.sym 38706 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 38707 soc.cpu.reg_next_pc[2]
.sym 38710 soc.cpu.reg_out[15]
.sym 38711 soc.cpu.alu_out_q[11]
.sym 38712 soc.cpu.reg_pc[25]
.sym 38713 soc.cpu.alu_out_q[23]
.sym 38714 soc.cpu.alu_out_q[9]
.sym 38715 soc.cpu.alu_out_q[19]
.sym 38717 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 38718 soc.cpu.reg_next_pc[6]
.sym 38719 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 38720 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 38721 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 38727 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 38729 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 38731 soc.cpu.pcpi_rs1[11]
.sym 38732 soc.cpu.reg_next_pc[5]
.sym 38733 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1_SB_LUT4_O_I0
.sym 38734 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0
.sym 38735 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0
.sym 38736 soc.cpu.alu_out_q[2]
.sym 38739 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38741 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38742 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 38743 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1_SB_LUT4_O_I1
.sym 38744 soc.cpu.latched_stalu
.sym 38747 soc.cpu.reg_out[3]
.sym 38748 soc.cpu.cpu_state[6]
.sym 38750 soc.cpu.cpu_state[4]
.sym 38751 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38752 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I1
.sym 38753 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38755 soc.cpu.irq_state[0]
.sym 38756 soc.cpu.alu_out_q[3]
.sym 38758 soc.cpu.reg_out[2]
.sym 38760 soc.cpu.pcpi_rs1[11]
.sym 38761 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 38763 soc.cpu.cpu_state[4]
.sym 38766 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38767 soc.cpu.alu_out_q[3]
.sym 38768 soc.cpu.latched_stalu
.sym 38769 soc.cpu.reg_out[3]
.sym 38772 soc.cpu.reg_out[2]
.sym 38773 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38774 soc.cpu.alu_out_q[2]
.sym 38775 soc.cpu.latched_stalu
.sym 38778 soc.cpu.latched_stalu
.sym 38779 soc.cpu.alu_out_q[3]
.sym 38780 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38781 soc.cpu.reg_out[3]
.sym 38784 soc.cpu.alu_out_q[2]
.sym 38785 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38786 soc.cpu.reg_out[2]
.sym 38787 soc.cpu.latched_stalu
.sym 38790 soc.cpu.irq_state[0]
.sym 38791 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1_SB_LUT4_O_I0
.sym 38792 soc.cpu.reg_next_pc[5]
.sym 38793 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1_SB_LUT4_O_I1
.sym 38796 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 38797 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0
.sym 38798 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I1
.sym 38799 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38802 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0
.sym 38803 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 38804 soc.cpu.cpu_state[6]
.sym 38805 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 38807 CLK$SB_IO_IN_$glb_clk
.sym 38808 resetn_SB_LUT4_I3_O_$glb_sr
.sym 38809 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 38810 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 38811 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.sym 38812 soc.cpu.reg_next_pc[8]
.sym 38813 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 38814 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 38815 soc.cpu.reg_next_pc[1]
.sym 38816 soc.cpu.reg_pc[25]
.sym 38819 soc.cpu.alu_out_q[17]
.sym 38822 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 38824 soc.cpu.reg_out[27]
.sym 38825 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 38826 iomem_addr[15]
.sym 38827 soc.cpu.pcpi_rs1[12]
.sym 38828 iomem_addr[13]
.sym 38829 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 38830 soc.cpu.next_pc[3]
.sym 38831 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 38832 soc.cpu.reg_pc[21]
.sym 38833 soc.cpu.reg_out[3]
.sym 38834 soc.cpu.reg_pc[7]
.sym 38835 soc.cpu.reg_pc[28]
.sym 38836 soc.cpu.decoded_imm[4]
.sym 38837 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38838 soc.cpu.alu_out_q[21]
.sym 38839 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38840 soc.cpu.alu_out_q[31]
.sym 38841 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38842 soc.cpu.reg_out[6]
.sym 38843 soc.cpu.reg_out[14]
.sym 38844 soc.cpu.mem_rdata_q[24]
.sym 38850 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38855 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38858 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2
.sym 38859 soc.cpu.latched_compr
.sym 38862 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3
.sym 38865 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38866 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 38867 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38869 soc.cpu.irq_state[1]
.sym 38870 soc.cpu.irq_state[0]
.sym 38872 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 38873 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3_SB_LUT4_O_I0
.sym 38874 soc.cpu.reg_next_pc[0]
.sym 38876 soc.cpu.compressed_instr
.sym 38877 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 38878 soc.cpu.reg_pc[1]
.sym 38880 soc.cpu.reg_next_pc[1]
.sym 38883 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 38884 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38885 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 38886 soc.cpu.irq_state[1]
.sym 38889 soc.cpu.compressed_instr
.sym 38895 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 38896 soc.cpu.reg_next_pc[1]
.sym 38897 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 38898 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 38901 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2
.sym 38903 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3
.sym 38907 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 38908 soc.cpu.reg_next_pc[1]
.sym 38909 soc.cpu.irq_state[0]
.sym 38910 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3_SB_LUT4_O_I0
.sym 38919 soc.cpu.irq_state[0]
.sym 38921 soc.cpu.latched_compr
.sym 38922 soc.cpu.reg_next_pc[0]
.sym 38927 soc.cpu.reg_pc[1]
.sym 38928 soc.cpu.latched_compr
.sym 38929 soc.cpu.latched_compr_SB_DFFE_Q_E
.sym 38930 CLK$SB_IO_IN_$glb_clk
.sym 38932 soc.cpu.reg_out[9]
.sym 38933 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 38934 soc.cpu.reg_out[5]
.sym 38935 soc.cpu.next_pc[8]
.sym 38936 soc.cpu.reg_out[15]
.sym 38937 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 38938 soc.cpu.reg_out[3]
.sym 38939 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 38942 soc.cpu.decoded_imm[24]
.sym 38943 soc.cpu.mem_rdata_q[16]
.sym 38945 soc.cpu.reg_next_pc[1]
.sym 38947 soc.cpu.reg_next_pc[8]
.sym 38953 soc.cpu.reg_out[12]
.sym 38954 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38955 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 38956 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 38957 soc.cpu.alu_out_q[13]
.sym 38958 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 38959 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 38960 soc.cpu.reg_next_pc[0]
.sym 38961 soc.cpu.reg_pc[12]
.sym 38962 soc.cpu.reg_pc[10]
.sym 38963 soc.cpu.cpu_state[4]
.sym 38964 soc.cpu.latched_stalu
.sym 38965 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 38966 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 38967 soc.cpu.alu_out_q[14]
.sym 38973 soc.cpu.instr_jal
.sym 38974 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 38975 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 38977 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 38980 soc.cpu.decoded_imm_j[23]
.sym 38981 soc.cpu.instr_jal
.sym 38982 soc.cpu.decoded_imm_j[24]
.sym 38983 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 38984 soc.cpu.decoded_imm_j[29]
.sym 38987 soc.cpu.decoded_imm_j[22]
.sym 38990 soc.cpu.decoded_imm_j[4]
.sym 38992 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 38993 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 38994 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 38995 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 38996 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 38997 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 38998 soc.cpu.alu_out_q[6]
.sym 38999 resetn
.sym 39001 soc.cpu.latched_stalu
.sym 39002 soc.cpu.reg_out[6]
.sym 39003 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 39004 soc.cpu.mem_rdata_q[24]
.sym 39007 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 39009 resetn
.sym 39012 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39013 soc.cpu.instr_jal
.sym 39014 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 39015 soc.cpu.decoded_imm_j[29]
.sym 39018 soc.cpu.reg_out[6]
.sym 39019 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 39020 soc.cpu.alu_out_q[6]
.sym 39021 soc.cpu.latched_stalu
.sym 39024 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39025 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 39026 soc.cpu.instr_jal
.sym 39027 soc.cpu.decoded_imm_j[24]
.sym 39031 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39032 soc.cpu.mem_rdata_q[24]
.sym 39033 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39036 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39037 soc.cpu.instr_jal
.sym 39038 soc.cpu.decoded_imm_j[22]
.sym 39039 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 39042 soc.cpu.instr_jal
.sym 39043 soc.cpu.decoded_imm_j[23]
.sym 39044 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 39045 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39048 soc.cpu.decoded_imm_j[4]
.sym 39049 soc.cpu.instr_jal
.sym 39050 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 39052 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39053 CLK$SB_IO_IN_$glb_clk
.sym 39054 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 39055 soc.cpu.reg_next_pc[0]
.sym 39056 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 39057 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1
.sym 39058 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 39059 soc.cpu.reg_pc[0]
.sym 39060 soc.cpu.reg_pc[31]
.sym 39061 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 39062 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 39064 soc.cpu.decoded_imm_j[24]
.sym 39065 soc.cpu.alu_out_q[3]
.sym 39066 soc.cpu.alu_out_q[10]
.sym 39068 $PACKER_VCC_NET
.sym 39069 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 39070 soc.cpu.mem_rdata_q[20]
.sym 39071 soc.cpu.decoded_imm[29]
.sym 39072 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 39073 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 39075 soc.cpu.decoded_imm[24]
.sym 39076 $PACKER_VCC_NET
.sym 39077 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 39078 soc.cpu.reg_out[5]
.sym 39079 soc.cpu.decoded_imm[27]
.sym 39080 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39081 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 39082 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 39083 soc.cpu.reg_pc[21]
.sym 39084 soc.cpu.alu_out_q[18]
.sym 39085 soc.cpu.reg_pc[17]
.sym 39086 soc.cpu.decoded_imm[22]
.sym 39087 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 39088 soc.cpu.alu_out_q[4]
.sym 39089 soc.cpu.decoded_imm[26]
.sym 39090 soc.cpu.alu_out_q[20]
.sym 39097 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 39098 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 39099 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 39101 soc.cpu.irq_state[1]
.sym 39102 soc.cpu.alu_out_q[8]
.sym 39103 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 39105 soc.cpu.latched_branch
.sym 39106 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 39108 soc.cpu.latched_stalu
.sym 39109 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1
.sym 39111 soc.cpu.irq_state[0]
.sym 39114 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 39116 soc.cpu.cpu_state[6]
.sym 39119 soc.cpu.reg_out[8]
.sym 39120 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 39123 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0
.sym 39124 soc.cpu.latched_store
.sym 39129 soc.cpu.irq_state[0]
.sym 39130 soc.cpu.irq_state[1]
.sym 39136 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 39137 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 39138 soc.cpu.cpu_state[6]
.sym 39142 soc.cpu.latched_store
.sym 39143 soc.cpu.latched_branch
.sym 39149 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 39150 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 39153 soc.cpu.latched_branch
.sym 39155 soc.cpu.irq_state[0]
.sym 39156 soc.cpu.latched_store
.sym 39159 soc.cpu.reg_out[8]
.sym 39160 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 39161 soc.cpu.latched_stalu
.sym 39162 soc.cpu.alu_out_q[8]
.sym 39165 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1
.sym 39167 soc.cpu.cpu_state[6]
.sym 39168 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 39171 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 39172 soc.cpu.cpu_state[6]
.sym 39173 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 39174 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0
.sym 39176 CLK$SB_IO_IN_$glb_clk
.sym 39177 resetn_SB_LUT4_I3_O_$glb_sr
.sym 39178 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 39179 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 39180 soc.cpu.decoded_imm[31]
.sym 39181 soc.cpu.decoded_imm[26]
.sym 39182 soc.cpu.decoded_imm[3]
.sym 39183 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 39184 soc.cpu.decoded_imm[27]
.sym 39185 soc.cpu.decoded_imm[9]
.sym 39188 soc.cpu.mem_rdata_q[22]
.sym 39189 soc.cpu.alu_out_q[24]
.sym 39190 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 39191 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 39193 resetn
.sym 39194 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39195 soc.cpu.cpu_state[3]
.sym 39198 soc.cpu.decoded_imm_j[22]
.sym 39200 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 39202 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 39203 soc.cpu.decoded_imm[3]
.sym 39204 soc.cpu.pcpi_rs1[16]
.sym 39205 soc.cpu.alu_out_q[23]
.sym 39206 soc.cpu.reg_pc[0]
.sym 39207 soc.cpu.alu_out_q[11]
.sym 39208 soc.cpu.reg_pc[31]
.sym 39209 soc.cpu.reg_pc[25]
.sym 39210 soc.cpu.alu_out_q[9]
.sym 39211 soc.cpu.alu_out_q[19]
.sym 39212 soc.cpu.decoded_imm[25]
.sym 39213 soc.cpu.alu_out_q[6]
.sym 39221 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 39222 soc.cpu.pcpi_rs1[16]
.sym 39223 soc.cpu.latched_stalu
.sym 39224 soc.cpu.reg_out[1]
.sym 39225 soc.cpu.mem_rdata_q[22]
.sym 39226 soc.cpu.cpu_state[3]
.sym 39227 soc.cpu.pcpi_rs1[8]
.sym 39228 soc.cpu.reg_out[0]
.sym 39231 soc.cpu.alu_out_q[0]
.sym 39232 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39233 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39234 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39235 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39237 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 39238 soc.cpu.alu_out_q[1]
.sym 39239 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 39241 soc.cpu.mem_rdata_q[29]
.sym 39243 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39245 soc.cpu.mem_rdata_q[23]
.sym 39246 soc.cpu.cpu_state[4]
.sym 39247 soc.cpu.latched_stalu
.sym 39253 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39254 soc.cpu.mem_rdata_q[29]
.sym 39255 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39258 soc.cpu.alu_out_q[1]
.sym 39259 soc.cpu.latched_stalu
.sym 39260 soc.cpu.reg_out[1]
.sym 39264 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 39265 soc.cpu.pcpi_rs1[8]
.sym 39266 soc.cpu.cpu_state[4]
.sym 39267 soc.cpu.cpu_state[3]
.sym 39270 soc.cpu.cpu_state[3]
.sym 39271 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39272 soc.cpu.pcpi_rs1[16]
.sym 39273 soc.cpu.cpu_state[4]
.sym 39276 soc.cpu.latched_stalu
.sym 39278 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 39279 soc.cpu.cpu_state[3]
.sym 39282 soc.cpu.latched_stalu
.sym 39283 soc.cpu.reg_out[0]
.sym 39284 soc.cpu.alu_out_q[0]
.sym 39285 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 39289 soc.cpu.mem_rdata_q[23]
.sym 39290 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39291 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39294 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39295 soc.cpu.mem_rdata_q[22]
.sym 39296 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39298 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 39299 CLK$SB_IO_IN_$glb_clk
.sym 39300 resetn_SB_LUT4_I3_O_$glb_sr
.sym 39301 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39302 soc.cpu.decoded_imm[11]
.sym 39303 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 39304 soc.cpu.decoded_imm[25]
.sym 39305 soc.cpu.decoded_imm[2]
.sym 39306 soc.cpu.decoded_imm[1]
.sym 39307 soc.cpu.decoded_imm[15]
.sym 39308 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 39311 soc.cpu.alu_out_q[22]
.sym 39313 resetn
.sym 39318 soc.cpu.decoded_imm_j[9]
.sym 39319 soc.cpu.decoded_imm_j[28]
.sym 39320 soc.cpu.reg_out[1]
.sym 39321 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39323 soc.cpu.latched_stalu
.sym 39324 soc.cpu.decoded_imm[31]
.sym 39325 soc.cpu.decoded_imm[31]
.sym 39326 soc.cpu.decoded_imm[2]
.sym 39327 soc.cpu.mem_rdata_q[29]
.sym 39328 soc.cpu.decoded_imm[4]
.sym 39329 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39330 soc.cpu.alu_out_q[21]
.sym 39331 soc.cpu.mem_rdata_q[23]
.sym 39332 soc.cpu.alu_out_q[31]
.sym 39333 soc.cpu.cpuregs_waddr[3]
.sym 39334 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39335 soc.cpu.decoded_imm[9]
.sym 39336 soc.cpu.decoded_imm[11]
.sym 39342 soc.cpu.decoded_rd[0]
.sym 39343 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 39344 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 39345 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 39347 soc.cpu.cpuregs_waddr[0]
.sym 39348 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 39352 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 39353 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 39354 soc.cpu.cpuregs_waddr[2]
.sym 39357 soc.cpu.mem_rdata_q[23]
.sym 39358 soc.cpu.cpuregs_waddr[3]
.sym 39359 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 39361 soc.cpu.decoded_rd[3]
.sym 39362 soc.cpu.cpu_state[1]
.sym 39363 soc.cpu.decoded_rd[4]
.sym 39365 soc.cpu.irq_state[0]
.sym 39369 soc.cpu.decoded_rd[2]
.sym 39371 soc.cpu.mem_rdata_q[22]
.sym 39373 soc.cpu.cpuregs_waddr[4]
.sym 39375 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 39376 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 39377 soc.cpu.cpuregs_waddr[3]
.sym 39378 soc.cpu.decoded_rd[3]
.sym 39381 soc.cpu.irq_state[0]
.sym 39382 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 39383 soc.cpu.cpuregs_waddr[2]
.sym 39384 soc.cpu.cpu_state[1]
.sym 39389 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 39390 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 39393 soc.cpu.cpuregs_waddr[0]
.sym 39394 soc.cpu.decoded_rd[0]
.sym 39395 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 39396 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 39400 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 39401 soc.cpu.decoded_rd[2]
.sym 39402 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 39405 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 39406 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 39411 soc.cpu.mem_rdata_q[22]
.sym 39413 soc.cpu.mem_rdata_q[23]
.sym 39417 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 39418 soc.cpu.cpuregs_waddr[4]
.sym 39419 soc.cpu.decoded_rd[4]
.sym 39420 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 39421 soc.cpu.latched_rd_SB_DFFESS_Q_E
.sym 39422 CLK$SB_IO_IN_$glb_clk
.sym 39423 resetn_SB_LUT4_I3_O_$glb_sr
.sym 39424 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39425 soc.cpu.cpuregs_raddr1[3]
.sym 39426 soc.cpu.cpuregs_raddr1[4]
.sym 39427 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 39428 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 39429 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 39430 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 39431 soc.cpu.cpuregs_raddr1[2]
.sym 39433 soc.cpu.latched_store
.sym 39435 soc.cpu.alu_out_q[12]
.sym 39436 soc.cpu.cpuregs_waddr[3]
.sym 39438 soc.cpu.latched_is_lb
.sym 39439 soc.cpu.decoded_imm[25]
.sym 39441 soc.cpu.mem_rdata_q[7]
.sym 39443 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39444 soc.cpu.cpu_state[6]
.sym 39445 soc.cpu.latched_is_lb
.sym 39447 soc.cpu.cpu_state[3]
.sym 39448 soc.cpu.cpu_state[1]
.sym 39449 soc.cpu.cpuregs_waddr[1]
.sym 39450 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39451 soc.cpu.alu_out_q[14]
.sym 39452 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39453 soc.cpu.cpuregs_waddr[2]
.sym 39454 soc.cpu.decoded_imm[16]
.sym 39455 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39456 soc.cpu.alu_out_q[13]
.sym 39457 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39458 soc.cpu.decoded_imm[13]
.sym 39459 soc.cpu.cpuregs_waddr[4]
.sym 39465 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39466 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 39467 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 39468 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39469 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39471 soc.cpu.decoded_imm_j[17]
.sym 39472 soc.cpu.decoded_imm_j[16]
.sym 39473 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39474 soc.cpu.decoded_imm_j[5]
.sym 39475 soc.cpu.cpuregs_waddr[1]
.sym 39476 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 39477 soc.cpu.instr_jal
.sym 39478 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 39479 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39480 soc.cpu.cpuregs_raddr1[0]
.sym 39482 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39483 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39485 soc.cpu.decoded_imm_j[28]
.sym 39486 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 39487 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 39488 soc.cpu.decoded_rd[1]
.sym 39490 soc.cpu.decoded_imm_j[13]
.sym 39491 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 39492 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 39494 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 39496 soc.cpu.mem_rdata_q[25]
.sym 39498 soc.cpu.cpuregs_raddr1[0]
.sym 39499 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 39500 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 39504 soc.cpu.instr_jal
.sym 39505 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39506 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 39507 soc.cpu.decoded_imm_j[13]
.sym 39510 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 39511 soc.cpu.cpuregs_waddr[1]
.sym 39512 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 39513 soc.cpu.decoded_rd[1]
.sym 39516 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 39517 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39518 soc.cpu.instr_jal
.sym 39519 soc.cpu.decoded_imm_j[17]
.sym 39522 soc.cpu.mem_rdata_q[25]
.sym 39523 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 39524 soc.cpu.decoded_imm_j[5]
.sym 39525 soc.cpu.instr_jal
.sym 39528 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39529 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 39530 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39531 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39534 soc.cpu.decoded_imm_j[28]
.sym 39535 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39536 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 39537 soc.cpu.instr_jal
.sym 39540 soc.cpu.instr_jal
.sym 39541 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39542 soc.cpu.decoded_imm_j[16]
.sym 39543 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 39544 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 39545 CLK$SB_IO_IN_$glb_clk
.sym 39546 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 39547 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 39548 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39549 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 39550 soc.cpu.decoded_imm_j[1]
.sym 39551 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 39552 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 39553 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 39554 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 39559 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 39560 soc.cpu.decoded_imm_j[5]
.sym 39561 soc.cpu.cpu_state[2]
.sym 39562 soc.cpu.mem_rdata_q[20]
.sym 39565 soc.cpu.mem_wordsize[1]
.sym 39566 soc.cpu.pcpi_rs1[28]
.sym 39567 soc.cpu.decoded_imm_j[17]
.sym 39568 soc.cpu.decoded_imm_j[16]
.sym 39569 soc.cpu.pcpi_rs1[6]
.sym 39570 soc.cpu.cpuregs_raddr1[4]
.sym 39571 soc.cpu.alu_out_q[18]
.sym 39572 soc.cpu.alu_out_q[4]
.sym 39573 iomem_wdata[0]
.sym 39574 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 39575 soc.cpu.mem_wordsize[1]
.sym 39576 soc.cpu.decoded_imm[5]
.sym 39577 soc.cpu.alu_out_q[20]
.sym 39578 soc.cpu.cpuregs_raddr2[1]
.sym 39579 soc.cpu.decoded_imm[27]
.sym 39580 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 39581 iomem_wdata[0]
.sym 39582 soc.cpu.mem_rdata_q[13]
.sym 39588 soc.cpu.cpuregs.wen
.sym 39589 soc.cpu.mem_rdata_q[13]
.sym 39590 soc.cpu.cpuregs_waddr[0]
.sym 39591 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 39592 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39593 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39598 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39601 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39605 soc.cpu.cpuregs_waddr[3]
.sym 39606 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 39608 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39609 soc.cpu.cpuregs_waddr[1]
.sym 39610 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 39611 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39612 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39613 soc.cpu.cpuregs_waddr[2]
.sym 39616 soc.cpu.mem_rdata_q[16]
.sym 39618 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39619 soc.cpu.cpuregs_waddr[4]
.sym 39621 soc.cpu.cpuregs.wen
.sym 39627 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39628 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39629 soc.cpu.mem_rdata_q[13]
.sym 39633 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39634 soc.cpu.cpuregs_waddr[1]
.sym 39635 soc.cpu.cpuregs_waddr[2]
.sym 39636 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39640 soc.cpu.cpuregs_waddr[4]
.sym 39641 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39646 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39648 soc.cpu.cpuregs_waddr[3]
.sym 39651 soc.cpu.mem_rdata_q[16]
.sym 39653 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39654 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39657 soc.cpu.cpuregs_waddr[0]
.sym 39660 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39664 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 39665 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 39666 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 39668 CLK$SB_IO_IN_$glb_clk
.sym 39669 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 39670 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39671 soc.cpu.decoded_rd[1]
.sym 39672 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39673 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I0
.sym 39674 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39675 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 39676 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39677 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39679 resetn
.sym 39682 soc.cpu.pcpi_rs1[23]
.sym 39684 soc.cpu.mem_do_rinst
.sym 39685 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 39687 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 39688 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 39690 soc.cpu.mem_rdata_q[15]
.sym 39691 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 39692 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 39693 soc.cpu.mem_rdata_q[11]
.sym 39694 soc.cpu.alu_out_q[11]
.sym 39695 soc.cpu.decoded_imm[3]
.sym 39696 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 39697 soc.cpu.alu_out_q[6]
.sym 39698 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 39700 soc.cpu.pcpi_rs1[16]
.sym 39701 soc.cpu.alu_out_q[9]
.sym 39702 iomem_wdata[4]
.sym 39703 soc.cpu.alu_out_q[19]
.sym 39704 soc.cpu.alu_out_q[23]
.sym 39705 soc.cpu.decoded_rd[1]
.sym 39718 soc.cpu.cpuregs_raddr2[4]
.sym 39721 soc.cpu.mem_rdata_q[17]
.sym 39723 soc.cpu.mem_rdata_q[28]
.sym 39727 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39729 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39732 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39733 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 39737 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39738 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39739 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39741 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39742 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39744 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 39750 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39756 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 39758 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39759 soc.cpu.cpuregs_raddr2[4]
.sym 39762 soc.cpu.mem_rdata_q[28]
.sym 39763 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39764 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39771 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39774 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 39775 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 39776 soc.cpu.mem_rdata_q[17]
.sym 39782 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 39786 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 39791 CLK$SB_IO_IN_$glb_clk
.sym 39795 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39798 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 39800 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 39805 soc.cpu.decoded_rd[4]
.sym 39806 soc.cpu.mem_rdata_q[18]
.sym 39807 soc.cpu.mem_rdata_q[17]
.sym 39808 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 39811 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 39812 soc.cpu.mem_wordsize[2]
.sym 39813 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 39814 soc.cpu.pcpi_rs1[13]
.sym 39816 soc.cpu.decoded_imm_j[9]
.sym 39817 soc.cpu.decoded_imm[11]
.sym 39818 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 39819 soc.cpu.alu_out_q[31]
.sym 39820 soc.cpu.decoded_imm[4]
.sym 39821 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 39822 soc.cpu.alu_out_q[21]
.sym 39823 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 39824 iomem_wdata[22]
.sym 39825 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39826 soc.cpu.cpuregs_raddr2[0]
.sym 39827 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 39834 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 39839 soc.cpu.alu_out_SB_LUT4_O_13_I1
.sym 39841 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 39842 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 39844 soc.cpu.pcpi_rs1[7]
.sym 39845 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 39849 soc.cpu.pcpi_rs2[18]
.sym 39852 soc.cpu.mem_la_wdata[7]
.sym 39855 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 39858 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 39859 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 39860 soc.cpu.pcpi_rs1[18]
.sym 39861 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 39863 soc.cpu.alu_out_SB_LUT4_O_24_I3
.sym 39867 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 39868 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 39870 soc.cpu.alu_out_SB_LUT4_O_13_I1
.sym 39873 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 39874 soc.cpu.mem_la_wdata[7]
.sym 39875 soc.cpu.pcpi_rs1[7]
.sym 39876 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 39885 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 39887 soc.cpu.pcpi_rs1[18]
.sym 39888 soc.cpu.pcpi_rs2[18]
.sym 39897 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 39898 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 39899 soc.cpu.pcpi_rs1[18]
.sym 39900 soc.cpu.pcpi_rs2[18]
.sym 39903 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 39905 soc.cpu.alu_out_SB_LUT4_O_24_I3
.sym 39909 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 39910 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 39911 soc.cpu.pcpi_rs1[7]
.sym 39912 soc.cpu.mem_la_wdata[7]
.sym 39914 CLK$SB_IO_IN_$glb_clk
.sym 39916 iomem_wdata[14]
.sym 39917 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 39918 iomem_wdata[30]
.sym 39919 iomem_wdata[9]
.sym 39920 iomem_wdata[25]
.sym 39921 iomem_wdata[5]
.sym 39922 iomem_wdata[23]
.sym 39923 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 39927 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 39928 soc.cpu.instr_jalr
.sym 39929 soc.cpu.cpu_state[6]
.sym 39930 resetn
.sym 39931 soc.cpu.instr_retirq
.sym 39933 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 39934 soc.cpu.cpu_state[6]
.sym 39935 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 39936 soc.cpu.mem_rdata_latched[6]
.sym 39939 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 39940 soc.cpu.mem_wordsize[2]
.sym 39941 soc.cpu.pcpi_rs1[22]
.sym 39942 soc.cpu.decoded_imm[16]
.sym 39943 soc.cpu.pcpi_rs2[23]
.sym 39944 soc.cpu.mem_wordsize[1]
.sym 39945 iomem_wdata[26]
.sym 39946 soc.cpu.pcpi_rs1[18]
.sym 39947 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 39948 soc.cpu.alu_out_q[13]
.sym 39949 soc.cpu.pcpi_rs1[10]
.sym 39950 soc.cpu.alu_out_q[14]
.sym 39962 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 39963 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 39968 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I0
.sym 39971 soc.cpu.alu_out_SB_LUT4_O_30_I3
.sym 39973 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 39974 soc.cpu.pcpi_rs1[21]
.sym 39975 soc.cpu.mem_la_wdata[1]
.sym 39976 soc.cpu.pcpi_rs1[1]
.sym 39977 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 39978 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 39982 soc.cpu.pcpi_rs1[21]
.sym 39983 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 39984 soc.cpu.pcpi_rs2[21]
.sym 39986 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 39990 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 39992 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 40008 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40009 soc.cpu.mem_la_wdata[1]
.sym 40010 soc.cpu.pcpi_rs1[1]
.sym 40011 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40014 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I0
.sym 40015 soc.cpu.pcpi_rs1[1]
.sym 40016 soc.cpu.mem_la_wdata[1]
.sym 40017 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40020 soc.cpu.pcpi_rs1[21]
.sym 40021 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40022 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40023 soc.cpu.pcpi_rs2[21]
.sym 40026 soc.cpu.pcpi_rs2[21]
.sym 40027 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 40028 soc.cpu.pcpi_rs1[21]
.sym 40029 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40033 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 40034 soc.cpu.alu_out_SB_LUT4_O_30_I3
.sym 40037 CLK$SB_IO_IN_$glb_clk
.sym 40040 iomem_wdata[13]
.sym 40041 iomem_wdata[29]
.sym 40042 iomem_wdata[22]
.sym 40043 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 40045 iomem_wdata[4]
.sym 40048 iomem_wdata[5]
.sym 40049 soc.cpu.alu_out_q[6]
.sym 40051 soc.cpu.pcpi_rs2[9]
.sym 40052 iomem_wdata[23]
.sym 40053 soc.cpu.instr_jal
.sym 40054 iomem_wdata[9]
.sym 40055 soc.cpu.mem_rdata_q[14]
.sym 40056 soc.cpu.mem_wordsize[1]
.sym 40057 soc.cpu.decoded_rd[0]
.sym 40058 soc.cpu.mem_rdata_q[19]
.sym 40060 soc.cpu.mem_wordsize[1]
.sym 40061 soc.cpu.pcpi_rs2[30]
.sym 40062 iomem_wdata[30]
.sym 40065 iomem_wdata[0]
.sym 40066 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 40067 soc.cpu.pcpi_rs2[20]
.sym 40069 soc.cpu.alu_out_q[20]
.sym 40071 soc.cpu.alu_out_q[4]
.sym 40072 soc.cpu.pcpi_rs2[25]
.sym 40073 iomem_wdata[10]
.sym 40074 soc.cpu.alu_out_SB_LUT4_O_16_I1
.sym 40082 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 40083 soc.cpu.pcpi_rs1[20]
.sym 40085 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 40086 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40089 soc.cpu.pcpi_rs2[20]
.sym 40091 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 40093 soc.cpu.pcpi_rs2[17]
.sym 40094 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40096 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 40099 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40100 soc.cpu.pcpi_rs1[17]
.sym 40101 soc.cpu.pcpi_rs1[14]
.sym 40103 soc.cpu.pcpi_rs2[14]
.sym 40105 soc.cpu.alu_out_SB_LUT4_O_11_I3
.sym 40107 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 40110 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40113 soc.cpu.pcpi_rs1[17]
.sym 40114 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40115 soc.cpu.pcpi_rs2[17]
.sym 40116 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40119 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40120 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 40121 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 40122 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 40125 soc.cpu.pcpi_rs2[20]
.sym 40126 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40127 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40128 soc.cpu.pcpi_rs1[20]
.sym 40131 soc.cpu.pcpi_rs1[20]
.sym 40132 soc.cpu.pcpi_rs2[20]
.sym 40133 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40134 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 40138 soc.cpu.pcpi_rs2[14]
.sym 40140 soc.cpu.pcpi_rs1[14]
.sym 40156 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 40158 soc.cpu.alu_out_SB_LUT4_O_11_I3
.sym 40160 CLK$SB_IO_IN_$glb_clk
.sym 40162 iomem_wdata[6]
.sym 40163 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 40164 iomem_wdata[26]
.sym 40165 iomem_wdata[10]
.sym 40166 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 40167 iomem_wdata[24]
.sym 40168 iomem_wdata[8]
.sym 40169 iomem_wdata[0]
.sym 40172 soc.cpu.alu_out_q[23]
.sym 40175 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 40176 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 40177 iomem_wdata[22]
.sym 40179 soc.cpu.mem_do_rdata
.sym 40181 soc.cpu.pcpi_rs2[17]
.sym 40182 soc.cpu.mem_do_rdata
.sym 40183 soc.cpu.pcpi_rs2[20]
.sym 40184 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 40185 iomem_wdata[29]
.sym 40186 soc.cpu.pcpi_rs2[14]
.sym 40187 soc.cpu.mem_la_wdata[6]
.sym 40188 soc.cpu.alu_out_q[9]
.sym 40189 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 40190 soc.cpu.alu_out_q[11]
.sym 40191 iomem_wdata[8]
.sym 40192 soc.cpu.pcpi_rs1[16]
.sym 40193 soc.cpu.alu_out_q[6]
.sym 40194 iomem_wdata[4]
.sym 40195 soc.cpu.alu_out_q[19]
.sym 40196 soc.cpu.alu_out_q[23]
.sym 40197 soc.cpu.pcpi_rs1[12]
.sym 40203 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40204 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 40206 soc.cpu.pcpi_rs1[15]
.sym 40207 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 40208 soc.cpu.pcpi_rs1[14]
.sym 40210 soc.cpu.pcpi_rs1[13]
.sym 40212 soc.cpu.pcpi_rs2[14]
.sym 40214 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 40215 soc.cpu.alu_out_SB_LUT4_O_18_I1
.sym 40217 soc.cpu.alu_out_SB_LUT4_O_17_I1
.sym 40218 soc.cpu.pcpi_rs2[15]
.sym 40220 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 40221 soc.cpu.pcpi_rs2[13]
.sym 40222 soc.cpu.alu_out_SB_LUT4_O_18_I0
.sym 40224 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40225 soc.cpu.alu_out_SB_LUT4_O_16_I0
.sym 40227 soc.cpu.alu_out_SB_LUT4_O_17_I0
.sym 40230 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40233 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40234 soc.cpu.alu_out_SB_LUT4_O_16_I1
.sym 40236 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40237 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40238 soc.cpu.pcpi_rs2[14]
.sym 40239 soc.cpu.pcpi_rs1[14]
.sym 40243 soc.cpu.pcpi_rs2[15]
.sym 40244 soc.cpu.pcpi_rs1[15]
.sym 40248 soc.cpu.alu_out_SB_LUT4_O_16_I1
.sym 40249 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 40250 soc.cpu.alu_out_SB_LUT4_O_16_I0
.sym 40251 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40254 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40255 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40256 soc.cpu.pcpi_rs1[13]
.sym 40257 soc.cpu.pcpi_rs2[13]
.sym 40260 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 40261 soc.cpu.alu_out_SB_LUT4_O_18_I0
.sym 40262 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40263 soc.cpu.alu_out_SB_LUT4_O_18_I1
.sym 40266 soc.cpu.alu_out_SB_LUT4_O_17_I0
.sym 40267 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 40268 soc.cpu.alu_out_SB_LUT4_O_17_I1
.sym 40269 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40272 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40273 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40274 soc.cpu.pcpi_rs2[15]
.sym 40275 soc.cpu.pcpi_rs1[15]
.sym 40278 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 40279 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 40280 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 40281 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 40283 CLK$SB_IO_IN_$glb_clk
.sym 40285 soc.cpu.alu_out_q[11]
.sym 40286 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0
.sym 40287 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 40288 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 40289 soc.cpu.alu_out_SB_LUT4_O_20_I2_SB_LUT4_O_I0
.sym 40292 soc.cpu.alu_out_q[9]
.sym 40294 iomem_wdata[24]
.sym 40297 iomem_wdata[31]
.sym 40298 soc.cpu.instr_lui
.sym 40300 iomem_wdata[10]
.sym 40301 resetn
.sym 40302 iomem_wdata[0]
.sym 40303 iomem_wdata[12]
.sym 40306 soc.cpu.pcpi_rs1[13]
.sym 40307 iomem_wdata[27]
.sym 40308 iomem_wdata[26]
.sym 40310 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40311 soc.cpu.mem_la_wdata[4]
.sym 40312 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40315 soc.cpu.alu_out_q[31]
.sym 40316 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40317 soc.cpu.pcpi_rs2[12]
.sym 40318 soc.cpu.mem_la_wdata[4]
.sym 40319 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40320 soc.cpu.pcpi_rs2[22]
.sym 40326 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40327 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 40328 soc.cpu.pcpi_rs2[12]
.sym 40329 soc.cpu.pcpi_rs1[3]
.sym 40332 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40333 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 40337 soc.cpu.pcpi_rs1[19]
.sym 40340 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 40341 soc.cpu.alu_out_SB_LUT4_O_12_I0
.sym 40343 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 40344 soc.cpu.mem_la_wdata[3]
.sym 40345 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40346 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 40347 soc.cpu.alu_out_SB_LUT4_O_19_I0
.sym 40348 soc.cpu.pcpi_rs2[19]
.sym 40349 soc.cpu.alu_out_SB_LUT4_O_28_I1
.sym 40351 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 40353 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 40354 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40356 soc.cpu.alu_out_SB_LUT4_O_28_I0
.sym 40357 soc.cpu.pcpi_rs1[12]
.sym 40359 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 40360 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 40361 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 40362 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 40365 soc.cpu.alu_out_SB_LUT4_O_28_I1
.sym 40366 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 40367 soc.cpu.alu_out_SB_LUT4_O_28_I0
.sym 40368 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40371 soc.cpu.alu_out_SB_LUT4_O_12_I0
.sym 40372 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 40373 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40374 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 40379 soc.cpu.pcpi_rs1[3]
.sym 40380 soc.cpu.mem_la_wdata[3]
.sym 40383 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40384 soc.cpu.alu_out_SB_LUT4_O_19_I0
.sym 40385 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 40386 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 40389 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40390 soc.cpu.pcpi_rs2[12]
.sym 40391 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40392 soc.cpu.pcpi_rs1[12]
.sym 40395 soc.cpu.mem_la_wdata[3]
.sym 40396 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40397 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40398 soc.cpu.pcpi_rs1[3]
.sym 40401 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40402 soc.cpu.pcpi_rs2[19]
.sym 40403 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40404 soc.cpu.pcpi_rs1[19]
.sym 40406 CLK$SB_IO_IN_$glb_clk
.sym 40408 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 40409 soc.cpu.alu_out_q[8]
.sym 40410 soc.cpu.alu_out_SB_LUT4_O_26_I0
.sym 40411 soc.cpu.alu_out_SB_LUT4_O_23_I1
.sym 40412 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 40413 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 40414 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 40415 soc.cpu.alu_out_q[5]
.sym 40416 soc.cpu.mem_rdata_q[16]
.sym 40420 soc.cpu.instr_jalr
.sym 40421 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40423 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 40424 pwm_b.counter[1]
.sym 40426 soc.cpu.is_alu_reg_reg
.sym 40427 soc.cpu.pcpi_rs1[9]
.sym 40428 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 40429 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 40430 soc.cpu.mem_la_wdata[7]
.sym 40431 soc.cpu.mem_wordsize[2]
.sym 40432 soc.cpu.alu_out_SB_LUT4_O_20_I3
.sym 40436 soc.cpu.pcpi_rs2[23]
.sym 40437 soc.cpu.pcpi_rs2[24]
.sym 40438 soc.cpu.alu_out_SB_LUT4_O_23_I3
.sym 40440 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 40442 soc.cpu.alu_out_SB_LUT4_O_21_I1
.sym 40443 soc.cpu.instr_jalr
.sym 40449 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_I3_I0
.sym 40450 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 40451 soc.cpu.alu_out_SB_LUT4_O_21_I0
.sym 40453 soc.cpu.pcpi_rs1[18]
.sym 40454 soc.cpu.pcpi_rs2[9]
.sym 40455 soc.cpu.pcpi_rs1[10]
.sym 40456 soc.cpu.pcpi_rs2[10]
.sym 40457 soc.cpu.mem_la_wdata[6]
.sym 40459 soc.cpu.pcpi_rs1[6]
.sym 40460 soc.cpu.pcpi_rs1[20]
.sym 40461 soc.cpu.pcpi_rs2[24]
.sym 40462 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_I3_O
.sym 40463 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 40464 soc.cpu.pcpi_rs2[10]
.sym 40466 soc.cpu.pcpi_rs2[18]
.sym 40468 soc.cpu.alu_out_SB_LUT4_O_21_I1
.sym 40469 soc.cpu.pcpi_rs1[9]
.sym 40472 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40473 soc.cpu.pcpi_rs2[20]
.sym 40474 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40476 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40477 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 40478 soc.cpu.pcpi_rs1[24]
.sym 40480 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 40482 soc.cpu.alu_out_SB_LUT4_O_21_I0
.sym 40483 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 40484 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40485 soc.cpu.alu_out_SB_LUT4_O_21_I1
.sym 40489 soc.cpu.pcpi_rs2[10]
.sym 40491 soc.cpu.pcpi_rs1[10]
.sym 40494 soc.cpu.pcpi_rs1[10]
.sym 40495 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40496 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40497 soc.cpu.pcpi_rs2[10]
.sym 40500 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 40501 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_I3_O
.sym 40502 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 40503 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 40506 soc.cpu.pcpi_rs1[18]
.sym 40507 soc.cpu.pcpi_rs2[18]
.sym 40508 soc.cpu.pcpi_rs1[9]
.sym 40509 soc.cpu.pcpi_rs2[9]
.sym 40512 soc.cpu.pcpi_rs2[20]
.sym 40513 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_I3_I0
.sym 40514 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 40515 soc.cpu.pcpi_rs1[20]
.sym 40520 soc.cpu.pcpi_rs1[24]
.sym 40521 soc.cpu.pcpi_rs2[24]
.sym 40524 soc.cpu.pcpi_rs1[6]
.sym 40526 soc.cpu.mem_la_wdata[6]
.sym 40529 CLK$SB_IO_IN_$glb_clk
.sym 40539 soc.cpu.mem_rdata_q[12]
.sym 40543 iomem_wdata[16]
.sym 40544 soc.cpu.pcpi_rs2[21]
.sym 40545 soc.cpu.pcpi_rs1[6]
.sym 40546 soc.cpu.pcpi_rs1[7]
.sym 40547 soc.cpu.pcpi_rs1[3]
.sym 40549 soc.cpu.pcpi_rs1[22]
.sym 40551 soc.cpu.pcpi_rs1[10]
.sym 40552 soc.cpu.is_alu_reg_imm
.sym 40553 soc.cpu.pcpi_rs1[26]
.sym 40555 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2
.sym 40557 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.sym 40558 soc.cpu.alu_out_SB_LUT4_O_16_I1
.sym 40559 soc.cpu.pcpi_rs2[20]
.sym 40561 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 40563 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I2
.sym 40564 soc.cpu.pcpi_rs2[25]
.sym 40565 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.sym 40575 soc.cpu.pcpi_rs1[6]
.sym 40576 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40577 soc.cpu.alu_out_SB_LUT4_O_25_I0
.sym 40578 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 40579 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 40580 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 40582 soc.cpu.instr_sub
.sym 40584 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 40585 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I3
.sym 40586 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40587 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 40590 soc.cpu.pcpi_rs2[22]
.sym 40592 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 40593 soc.cpu.pcpi_rs1[22]
.sym 40594 soc.cpu.mem_la_wdata[6]
.sym 40595 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40597 soc.cpu.pcpi_rs2[24]
.sym 40598 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 40599 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40600 soc.cpu.alu_out_SB_LUT4_O_25_I1
.sym 40601 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40602 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 40603 soc.cpu.pcpi_rs1[24]
.sym 40605 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 40606 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 40607 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40608 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 40611 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 40612 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 40617 soc.cpu.pcpi_rs2[22]
.sym 40618 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 40619 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40620 soc.cpu.pcpi_rs1[22]
.sym 40623 soc.cpu.instr_sub
.sym 40624 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I3
.sym 40625 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 40626 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40629 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40630 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40631 soc.cpu.pcpi_rs2[22]
.sym 40632 soc.cpu.pcpi_rs1[22]
.sym 40635 soc.cpu.pcpi_rs1[6]
.sym 40636 soc.cpu.mem_la_wdata[6]
.sym 40637 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40638 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40641 soc.cpu.pcpi_rs2[24]
.sym 40642 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40643 soc.cpu.pcpi_rs1[24]
.sym 40644 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40647 soc.cpu.alu_out_SB_LUT4_O_25_I0
.sym 40648 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40649 soc.cpu.alu_out_SB_LUT4_O_25_I1
.sym 40650 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 40652 CLK$SB_IO_IN_$glb_clk
.sym 40663 soc.cpu.mem_rdata_q[22]
.sym 40669 soc.cpu.pcpi_rs1[6]
.sym 40670 soc.cpu.mem_rdata_q[27]
.sym 40672 resetn
.sym 40676 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 40678 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40679 soc.cpu.mem_la_wdata[6]
.sym 40680 soc.cpu.mem_la_wdata[6]
.sym 40681 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 40682 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 40683 soc.cpu.pcpi_rs2[14]
.sym 40684 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 40686 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 40687 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40688 soc.cpu.alu_out_q[23]
.sym 40689 soc.cpu.alu_out_q[6]
.sym 40695 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 40696 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40697 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I3
.sym 40698 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40699 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I3
.sym 40701 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I3
.sym 40702 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 40704 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 40706 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I3
.sym 40707 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 40708 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I3
.sym 40709 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2
.sym 40710 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I3
.sym 40715 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2
.sym 40717 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.sym 40718 soc.cpu.instr_sub
.sym 40721 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 40723 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I2
.sym 40725 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.sym 40726 soc.cpu.instr_sub
.sym 40728 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I3
.sym 40729 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40730 soc.cpu.instr_sub
.sym 40731 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.sym 40734 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40735 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2
.sym 40736 soc.cpu.instr_sub
.sym 40737 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I3
.sym 40740 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I3
.sym 40741 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40742 soc.cpu.instr_sub
.sym 40743 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 40746 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40747 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 40748 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 40749 soc.cpu.instr_sub
.sym 40752 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 40753 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 40754 soc.cpu.instr_sub
.sym 40755 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40758 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I2
.sym 40759 soc.cpu.instr_sub
.sym 40760 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40761 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I3
.sym 40764 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I3
.sym 40765 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40766 soc.cpu.instr_sub
.sym 40767 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2
.sym 40770 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40771 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I3
.sym 40772 soc.cpu.instr_sub
.sym 40773 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.sym 40790 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 40794 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 40796 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 40798 soc.cpu.pcpi_rs1[13]
.sym 40800 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 40801 soc.cpu.pcpi_rs2[22]
.sym 40806 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 40807 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40808 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40809 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40811 soc.cpu.alu_out_q[31]
.sym 40820 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 40821 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I3
.sym 40822 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 40823 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 40824 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 40825 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 40826 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 40827 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 40828 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 40830 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 40832 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 40838 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40840 soc.cpu.pcpi_rs2[16]
.sym 40841 soc.cpu.instr_sub
.sym 40842 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 40844 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 40846 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 40849 soc.cpu.instr_sub
.sym 40851 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40852 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 40853 soc.cpu.instr_sub
.sym 40854 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 40858 soc.cpu.pcpi_rs2[16]
.sym 40863 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40864 soc.cpu.instr_sub
.sym 40865 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 40866 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 40869 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I3
.sym 40870 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 40871 soc.cpu.instr_sub
.sym 40872 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40875 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 40876 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 40877 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40878 soc.cpu.instr_sub
.sym 40881 soc.cpu.instr_sub
.sym 40882 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40883 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 40884 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 40887 soc.cpu.instr_sub
.sym 40888 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 40889 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40890 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 40893 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 40894 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40895 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 40896 soc.cpu.instr_sub
.sym 40907 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 40913 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 40915 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 40917 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 40919 soc.cpu.mem_la_wdata[7]
.sym 40923 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 40924 soc.cpu.pcpi_rs2[23]
.sym 40930 soc.cpu.pcpi_rs2[24]
.sym 40933 soc.cpu.pcpi_rs2[23]
.sym 40942 soc.cpu.pcpi_rs2[23]
.sym 40943 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 40944 soc.cpu.instr_sub
.sym 40945 soc.cpu.pcpi_rs1[23]
.sym 40948 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 40949 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 40950 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 40952 soc.cpu.pcpi_rs2[23]
.sym 40953 soc.cpu.pcpi_rs2[17]
.sym 40956 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 40957 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 40961 soc.cpu.pcpi_rs2[22]
.sym 40963 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40964 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 40967 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 40968 soc.cpu.pcpi_rs2[19]
.sym 40969 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40971 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 40977 soc.cpu.pcpi_rs2[17]
.sym 40980 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 40981 soc.cpu.pcpi_rs1[23]
.sym 40982 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 40983 soc.cpu.pcpi_rs2[23]
.sym 40986 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 40987 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 40988 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 40989 soc.cpu.instr_sub
.sym 40993 soc.cpu.pcpi_rs2[22]
.sym 41000 soc.cpu.pcpi_rs2[19]
.sym 41004 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 41005 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 41010 soc.cpu.pcpi_rs1[23]
.sym 41011 soc.cpu.pcpi_rs2[23]
.sym 41012 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 41013 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41016 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 41017 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 41018 soc.cpu.instr_sub
.sym 41019 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 41021 CLK$SB_IO_IN_$glb_clk
.sym 41023 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 41024 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 41025 soc.cpu.alu_out_q[25]
.sym 41026 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 41027 soc.cpu.instr_bge_SB_LUT4_I3_I1
.sym 41028 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 41029 soc.cpu.alu_out_q[29]
.sym 41030 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 41036 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 41038 soc.cpu.instr_sub
.sym 41039 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 41040 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 41044 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 41045 $PACKER_VCC_NET
.sym 41046 soc.cpu.pcpi_rs1[28]
.sym 41052 soc.cpu.pcpi_rs2[25]
.sym 41064 soc.cpu.pcpi_rs2[31]
.sym 41065 soc.cpu.pcpi_rs2[29]
.sym 41066 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 41067 soc.cpu.alu_out_SB_LUT4_O_I1
.sym 41069 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 41070 soc.cpu.instr_sub
.sym 41071 soc.cpu.pcpi_rs2[28]
.sym 41073 soc.cpu.pcpi_rs2[25]
.sym 41074 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 41076 soc.cpu.pcpi_rs2[31]
.sym 41078 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 41079 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41081 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 41082 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 41085 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 41086 soc.cpu.alu_out_SB_LUT4_O_I0
.sym 41087 soc.cpu.pcpi_rs1[31]
.sym 41093 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 41097 soc.cpu.instr_sub
.sym 41098 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 41099 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 41100 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 41105 soc.cpu.pcpi_rs2[29]
.sym 41110 soc.cpu.pcpi_rs1[31]
.sym 41112 soc.cpu.pcpi_rs2[31]
.sym 41115 soc.cpu.pcpi_rs2[28]
.sym 41121 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 41122 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 41123 soc.cpu.instr_sub
.sym 41124 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 41127 soc.cpu.alu_out_SB_LUT4_O_I1
.sym 41128 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 41129 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 41130 soc.cpu.alu_out_SB_LUT4_O_I0
.sym 41133 soc.cpu.pcpi_rs2[31]
.sym 41134 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 41135 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41136 soc.cpu.pcpi_rs1[31]
.sym 41142 soc.cpu.pcpi_rs2[25]
.sym 41144 CLK$SB_IO_IN_$glb_clk
.sym 41156 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 41158 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 41159 P2_4$SB_IO_OUT
.sym 41160 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 41164 LED_R$SB_IO_OUT
.sym 41165 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 41167 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 41173 soc.cpu.pcpi_rs1[24]
.sym 41180 P2_4$SB_IO_OUT
.sym 41191 P2_2$SB_IO_OUT
.sym 41194 P2_4$SB_IO_OUT
.sym 41213 P2_2$SB_IO_OUT
.sym 41214 P2_4$SB_IO_OUT
.sym 41261 soc.cpu.alu_out_q[25]
.sym 41262 iomem_wdata[14]
.sym 41267 iomem_wdata[6]
.sym 41268 iomem_wdata[13]
.sym 41269 iomem_wdata[9]
.sym 41270 soc.cpu.alu_out_q[29]
.sym 41316 gpio_led_pmod[5]
.sym 41329 gpio_led_pmod[5]
.sym 41382 iomem_wdata[26]
.sym 41384 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 41385 iomem_wdata[26]
.sym 41390 P2_6$SB_IO_OUT
.sym 41430 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 41433 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 41434 soc.cpu.alu_out_q[28]
.sym 41436 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 41440 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 41460 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 41464 soc.cpu.latched_stalu
.sym 41477 soc.cpu.reg_out[29]
.sym 41479 soc.cpu.alu_out_q[29]
.sym 41490 soc.cpu.reg_out[29]
.sym 41491 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 41492 soc.cpu.alu_out_q[29]
.sym 41493 soc.cpu.latched_stalu
.sym 41535 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 41536 soc.cpu.reg_next_pc[28]
.sym 41538 soc.cpu.reg_next_pc[19]
.sym 41539 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 41540 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 41543 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 41544 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 41545 iomem_addr[6]
.sym 41546 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 41547 iomem_wdata[4]
.sym 41548 iomem_addr[8]
.sym 41550 UART_TX_SB_DFFESS_Q_E
.sym 41559 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 41562 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 41564 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 41565 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41568 soc.cpu.reg_next_pc[29]
.sym 41574 soc.cpu.reg_out[28]
.sym 41575 soc.cpu.reg_next_pc[29]
.sym 41576 soc.cpu.latched_stalu
.sym 41579 soc.cpu.reg_out[19]
.sym 41580 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 41583 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 41584 soc.cpu.latched_stalu
.sym 41586 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 41587 soc.cpu.reg_out[19]
.sym 41588 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 41590 soc.cpu.alu_out_q[19]
.sym 41591 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 41594 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41595 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 41596 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 41597 soc.cpu.reg_out[29]
.sym 41598 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 41599 soc.cpu.alu_out_q[28]
.sym 41600 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 41601 soc.cpu.alu_out_q[29]
.sym 41602 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41603 soc.cpu.reg_next_pc[19]
.sym 41604 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 41608 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 41609 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 41610 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 41613 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 41614 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 41615 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 41616 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41619 soc.cpu.alu_out_q[19]
.sym 41620 soc.cpu.latched_stalu
.sym 41621 soc.cpu.reg_out[19]
.sym 41622 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 41625 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41626 soc.cpu.reg_next_pc[19]
.sym 41627 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 41631 soc.cpu.alu_out_q[28]
.sym 41632 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 41633 soc.cpu.reg_out[28]
.sym 41634 soc.cpu.latched_stalu
.sym 41637 soc.cpu.reg_next_pc[29]
.sym 41638 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 41639 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41643 soc.cpu.latched_stalu
.sym 41644 soc.cpu.reg_out[29]
.sym 41645 soc.cpu.alu_out_q[29]
.sym 41646 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 41649 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 41650 soc.cpu.alu_out_q[19]
.sym 41651 soc.cpu.reg_out[19]
.sym 41652 soc.cpu.latched_stalu
.sym 41653 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 41654 CLK$SB_IO_IN_$glb_clk
.sym 41655 resetn_SB_LUT4_I3_O_$glb_sr
.sym 41656 soc.cpu.reg_next_pc[26]
.sym 41657 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 41658 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 41659 soc.cpu.reg_next_pc[25]
.sym 41660 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 41661 soc.cpu.next_pc[26]
.sym 41662 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 41663 soc.cpu.reg_next_pc[27]
.sym 41667 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 41668 iomem_addr[7]
.sym 41669 iomem_addr[13]
.sym 41670 soc.cpu.latched_stalu
.sym 41672 soc.cpu.latched_stalu
.sym 41673 iomem_addr[10]
.sym 41674 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 41676 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 41678 soc.memory.wen[1]
.sym 41679 iomem_wdata[6]
.sym 41680 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41681 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41683 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 41684 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41687 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 41688 soc.cpu.reg_next_pc[23]
.sym 41690 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 41698 soc.cpu.reg_out[17]
.sym 41699 soc.cpu.reg_next_pc[23]
.sym 41701 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 41702 soc.cpu.alu_out_q[23]
.sym 41703 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 41704 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 41706 soc.cpu.reg_out[25]
.sym 41707 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 41711 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 41712 soc.cpu.reg_next_pc[17]
.sym 41713 soc.cpu.alu_out_q[25]
.sym 41715 soc.cpu.reg_out[23]
.sym 41716 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 41717 soc.cpu.latched_stalu
.sym 41718 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41721 soc.cpu.latched_stalu
.sym 41722 soc.cpu.alu_out_q[30]
.sym 41724 soc.cpu.reg_next_pc[25]
.sym 41726 soc.cpu.reg_out[30]
.sym 41731 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41732 soc.cpu.reg_next_pc[25]
.sym 41733 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 41737 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 41738 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 41742 soc.cpu.reg_next_pc[23]
.sym 41744 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 41745 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41748 soc.cpu.reg_out[17]
.sym 41750 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 41751 soc.cpu.reg_next_pc[17]
.sym 41754 soc.cpu.reg_out[23]
.sym 41755 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 41756 soc.cpu.latched_stalu
.sym 41757 soc.cpu.alu_out_q[23]
.sym 41760 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 41761 soc.cpu.reg_out[25]
.sym 41762 soc.cpu.latched_stalu
.sym 41763 soc.cpu.alu_out_q[25]
.sym 41766 soc.cpu.reg_out[25]
.sym 41767 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 41768 soc.cpu.alu_out_q[25]
.sym 41769 soc.cpu.latched_stalu
.sym 41772 soc.cpu.latched_stalu
.sym 41773 soc.cpu.alu_out_q[30]
.sym 41774 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 41775 soc.cpu.reg_out[30]
.sym 41777 CLK$SB_IO_IN_$glb_clk
.sym 41778 resetn_SB_LUT4_I3_O_$glb_sr
.sym 41779 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 41780 soc.cpu.reg_next_pc[7]
.sym 41781 soc.cpu.reg_next_pc[30]
.sym 41782 soc.cpu.reg_next_pc[20]
.sym 41783 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 41784 soc.cpu.reg_next_pc[29]
.sym 41785 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 41786 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 41789 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 41790 iomem_wdata[4]
.sym 41791 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 41793 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 41794 soc.memory.cs_0
.sym 41796 soc.cpu.reg_next_pc[27]
.sym 41797 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 41798 soc.cpu.reg_next_pc[24]
.sym 41801 soc.cpu.reg_out[19]
.sym 41802 gpio_led_pmod[5]
.sym 41803 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 41804 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 41805 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 41806 soc.cpu.reg_next_pc[29]
.sym 41807 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 41808 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 41810 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41811 soc.cpu.reg_pc[29]
.sym 41812 soc.cpu.reg_out[21]
.sym 41813 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 41820 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41825 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 41826 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 41827 soc.cpu.alu_out_q[31]
.sym 41831 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 41832 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 41833 soc.cpu.reg_next_pc[18]
.sym 41834 soc.cpu.reg_next_pc[31]
.sym 41835 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 41836 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 41837 soc.cpu.latched_stalu
.sym 41840 soc.cpu.reg_out[31]
.sym 41841 soc.cpu.latched_stalu
.sym 41843 soc.cpu.reg_out[20]
.sym 41844 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41845 soc.cpu.latched_stalu
.sym 41847 soc.cpu.reg_next_pc[20]
.sym 41848 soc.cpu.alu_out_q[20]
.sym 41849 soc.cpu.alu_out_q[18]
.sym 41850 soc.cpu.reg_out[18]
.sym 41855 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 41859 soc.cpu.reg_next_pc[31]
.sym 41860 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 41861 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41865 soc.cpu.reg_next_pc[18]
.sym 41866 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 41867 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41871 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41872 soc.cpu.reg_next_pc[20]
.sym 41873 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 41877 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 41878 soc.cpu.reg_out[20]
.sym 41879 soc.cpu.latched_stalu
.sym 41880 soc.cpu.alu_out_q[20]
.sym 41883 soc.cpu.reg_out[18]
.sym 41884 soc.cpu.alu_out_q[18]
.sym 41885 soc.cpu.latched_stalu
.sym 41886 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 41889 soc.cpu.alu_out_q[18]
.sym 41890 soc.cpu.reg_out[18]
.sym 41891 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 41892 soc.cpu.latched_stalu
.sym 41895 soc.cpu.latched_stalu
.sym 41896 soc.cpu.reg_out[31]
.sym 41897 soc.cpu.alu_out_q[31]
.sym 41898 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 41899 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 41900 CLK$SB_IO_IN_$glb_clk
.sym 41901 resetn_SB_LUT4_I3_O_$glb_sr
.sym 41903 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 41904 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.sym 41905 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.sym 41906 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 41907 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 41908 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2
.sym 41909 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 41913 soc.cpu.reg_out[15]
.sym 41916 iomem_addr[15]
.sym 41917 iomem_addr[14]
.sym 41920 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 41922 soc.cpu.reg_next_pc[31]
.sym 41926 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41927 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 41928 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 41929 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 41930 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 41931 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 41932 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 41933 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 41934 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 41935 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 41936 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41937 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 41943 soc.cpu.latched_stalu
.sym 41945 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 41946 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 41947 soc.cpu.reg_next_pc[21]
.sym 41950 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 41951 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 41952 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41953 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 41954 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 41955 soc.cpu.alu_out_q[21]
.sym 41956 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41958 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 41960 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 41962 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41963 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 41964 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 41965 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 41967 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 41968 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 41969 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.sym 41970 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.sym 41971 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41972 soc.cpu.reg_out[21]
.sym 41976 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 41978 soc.cpu.reg_next_pc[21]
.sym 41979 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 41982 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 41983 soc.cpu.latched_stalu
.sym 41984 soc.cpu.alu_out_q[21]
.sym 41985 soc.cpu.reg_out[21]
.sym 41988 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41989 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 41990 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 41991 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 41994 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 41995 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 41996 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 41997 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42000 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42002 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 42003 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 42007 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 42008 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.sym 42009 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42012 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42013 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 42014 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.sym 42018 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42019 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42020 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42021 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 42022 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 42023 CLK$SB_IO_IN_$glb_clk
.sym 42024 resetn_SB_LUT4_I3_O_$glb_sr
.sym 42025 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2
.sym 42026 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.sym 42027 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.sym 42028 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 42029 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 42030 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 42031 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.sym 42032 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 42039 iomem_addr[17]
.sym 42043 soc.cpu.alu_out_q[21]
.sym 42044 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42047 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 42049 soc.cpu.reg_out[9]
.sym 42050 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 42051 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 42052 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 42053 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 42054 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.sym 42055 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.sym 42056 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42057 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42058 soc.cpu.reg_next_pc[4]
.sym 42059 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 42060 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42066 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42067 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 42068 soc.cpu.alu_out_q[4]
.sym 42071 soc.cpu.alu_out_q[13]
.sym 42072 soc.cpu.reg_next_pc[4]
.sym 42074 soc.cpu.latched_stalu
.sym 42078 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 42079 soc.cpu.reg_next_pc[13]
.sym 42080 soc.cpu.reg_out[21]
.sym 42081 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42082 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42083 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42085 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 42086 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 42087 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42088 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 42090 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42091 soc.cpu.alu_out_q[21]
.sym 42093 soc.cpu.reg_out[13]
.sym 42094 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42095 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42096 soc.cpu.reg_out[4]
.sym 42099 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42100 soc.cpu.alu_out_q[13]
.sym 42101 soc.cpu.reg_out[13]
.sym 42102 soc.cpu.latched_stalu
.sym 42105 soc.cpu.latched_stalu
.sym 42106 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42107 soc.cpu.alu_out_q[13]
.sym 42108 soc.cpu.reg_out[13]
.sym 42111 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42112 soc.cpu.reg_out[21]
.sym 42113 soc.cpu.alu_out_q[21]
.sym 42114 soc.cpu.latched_stalu
.sym 42117 soc.cpu.reg_out[4]
.sym 42118 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42119 soc.cpu.latched_stalu
.sym 42120 soc.cpu.alu_out_q[4]
.sym 42123 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 42124 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42125 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42126 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42129 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 42130 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 42131 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42136 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 42137 soc.cpu.reg_next_pc[13]
.sym 42138 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42142 soc.cpu.reg_next_pc[4]
.sym 42143 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 42144 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42145 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 42146 CLK$SB_IO_IN_$glb_clk
.sym 42147 resetn_SB_LUT4_I3_O_$glb_sr
.sym 42148 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.sym 42149 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.sym 42150 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2
.sym 42151 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 42152 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 42153 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.sym 42154 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.sym 42155 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 42160 soc.memory.wen[0]
.sym 42161 iomem_wstrb[0]
.sym 42162 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 42164 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 42166 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 42167 soc.cpu.alu_out_q[13]
.sym 42168 soc.cpu.reg_out[21]
.sym 42170 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 42171 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 42172 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 42173 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 42174 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 42175 soc.cpu.reg_next_pc[14]
.sym 42176 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42177 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 42178 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 42179 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 42180 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42181 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 42182 iomem_addr[10]
.sym 42183 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 42189 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 42191 soc.cpu.reg_next_pc[11]
.sym 42196 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 42198 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 42199 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.sym 42203 soc.cpu.alu_out_q[11]
.sym 42204 soc.cpu.reg_out[11]
.sym 42205 soc.cpu.latched_stalu
.sym 42206 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42207 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 42208 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42209 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42210 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.sym 42211 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42212 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42213 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.sym 42214 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42215 soc.cpu.reg_next_pc[11]
.sym 42217 soc.cpu.latched_stalu
.sym 42218 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 42219 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42222 soc.cpu.latched_stalu
.sym 42223 soc.cpu.alu_out_q[11]
.sym 42224 soc.cpu.reg_out[11]
.sym 42225 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42228 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42230 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.sym 42231 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 42235 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42236 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 42237 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.sym 42240 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42241 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 42242 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.sym 42247 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42248 soc.cpu.reg_out[11]
.sym 42249 soc.cpu.reg_next_pc[11]
.sym 42252 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 42253 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42254 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42255 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42258 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42259 soc.cpu.latched_stalu
.sym 42260 soc.cpu.reg_out[11]
.sym 42261 soc.cpu.alu_out_q[11]
.sym 42265 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 42266 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42267 soc.cpu.reg_next_pc[11]
.sym 42268 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 42269 CLK$SB_IO_IN_$glb_clk
.sym 42270 resetn_SB_LUT4_I3_O_$glb_sr
.sym 42271 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 42272 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 42273 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 42274 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 42275 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 42276 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 42277 soc.cpu.reg_next_pc[31]
.sym 42278 soc.cpu.reg_next_pc[12]
.sym 42281 soc.cpu.alu_out_q[5]
.sym 42282 soc.cpu.alu_out_q[25]
.sym 42284 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 42290 iomem_addr[31]
.sym 42291 soc.cpu.reg_out[18]
.sym 42292 soc.cpu.reg_out[11]
.sym 42293 soc.cpu.next_pc[11]
.sym 42295 soc.cpu.reg_pc[14]
.sym 42296 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 42297 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42298 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 42299 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42300 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42301 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42302 soc.cpu.decoded_imm_j[1]
.sym 42303 soc.cpu.reg_pc[29]
.sym 42304 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42305 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42306 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 42314 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 42315 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42317 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42319 soc.cpu.reg_out[14]
.sym 42321 soc.cpu.reg_out[9]
.sym 42322 soc.cpu.alu_out_q[9]
.sym 42324 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.sym 42325 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42327 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42328 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 42329 soc.cpu.latched_stalu
.sym 42330 soc.cpu.alu_out_q[14]
.sym 42334 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42335 soc.cpu.reg_next_pc[14]
.sym 42336 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42337 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 42338 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 42339 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 42340 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42341 soc.cpu.latched_stalu
.sym 42342 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42345 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42346 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42347 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42348 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 42351 soc.cpu.latched_stalu
.sym 42352 soc.cpu.alu_out_q[14]
.sym 42353 soc.cpu.reg_out[14]
.sym 42354 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42358 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42359 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 42360 soc.cpu.reg_next_pc[14]
.sym 42363 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42364 soc.cpu.alu_out_q[14]
.sym 42365 soc.cpu.reg_out[14]
.sym 42366 soc.cpu.latched_stalu
.sym 42371 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 42375 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.sym 42377 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42378 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 42381 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42382 soc.cpu.alu_out_q[9]
.sym 42383 soc.cpu.reg_out[9]
.sym 42384 soc.cpu.latched_stalu
.sym 42387 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42388 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 42389 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42390 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42391 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 42392 CLK$SB_IO_IN_$glb_clk
.sym 42393 resetn_SB_LUT4_I3_O_$glb_sr
.sym 42395 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42396 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42397 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42398 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42399 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42400 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42401 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42404 soc.cpu.decoded_imm[1]
.sym 42405 iomem_wdata[14]
.sym 42406 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 42407 soc.cpu.reg_next_pc[31]
.sym 42408 soc.cpu.alu_out_q[9]
.sym 42410 soc.cpu.reg_out[29]
.sym 42411 soc.cpu.reg_next_pc[12]
.sym 42415 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 42416 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 42418 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42419 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 42420 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42421 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 42422 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 42423 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 42424 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 42425 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 42426 soc.cpu.reg_pc[18]
.sym 42427 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 42428 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42429 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42438 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 42440 soc.cpu.reg_next_pc[15]
.sym 42442 soc.cpu.reg_out[2]
.sym 42443 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 42447 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 42448 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 42449 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 42451 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 42452 soc.cpu.reg_next_pc[2]
.sym 42453 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42454 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 42455 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42456 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 42457 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42459 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42461 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42464 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42466 soc.cpu.reg_out[15]
.sym 42471 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 42474 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42475 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 42476 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 42481 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 42486 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 42487 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42488 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42489 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42492 soc.cpu.reg_out[15]
.sym 42493 soc.cpu.reg_next_pc[15]
.sym 42494 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42498 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 42499 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42500 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42501 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42504 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 42505 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42507 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 42510 soc.cpu.reg_next_pc[2]
.sym 42511 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42512 soc.cpu.reg_out[2]
.sym 42514 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 42515 CLK$SB_IO_IN_$glb_clk
.sym 42516 resetn_SB_LUT4_I3_O_$glb_sr
.sym 42517 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42518 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42519 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42520 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42521 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42522 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42523 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42524 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42528 soc.cpu.decoded_imm[15]
.sym 42529 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 42530 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42532 soc.cpu.reg_out[14]
.sym 42536 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42538 soc.cpu.reg_next_pc[13]
.sym 42539 soc.cpu.next_pc[15]
.sym 42541 soc.cpu.reg_out[9]
.sym 42542 soc.cpu.reg_pc[20]
.sym 42543 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 42544 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 42545 soc.cpu.reg_out[5]
.sym 42546 soc.cpu.decoded_imm_j[8]
.sym 42547 soc.cpu.next_pc[8]
.sym 42548 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42549 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42550 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 42551 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 42552 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42558 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42559 soc.cpu.latched_stalu
.sym 42563 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42567 soc.cpu.latched_stalu
.sym 42569 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 42570 soc.cpu.reg_next_pc[5]
.sym 42571 soc.cpu.reg_out[5]
.sym 42572 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 42574 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 42575 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42578 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42579 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 42580 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 42582 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42583 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 42584 soc.cpu.alu_out_q[5]
.sym 42585 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42587 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42589 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 42591 soc.cpu.latched_stalu
.sym 42592 soc.cpu.alu_out_q[5]
.sym 42593 soc.cpu.reg_out[5]
.sym 42594 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 42597 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 42598 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42599 soc.cpu.reg_next_pc[5]
.sym 42603 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 42610 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 42615 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42617 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 42618 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 42621 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42622 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 42623 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42624 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42627 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42628 soc.cpu.latched_stalu
.sym 42629 soc.cpu.reg_out[5]
.sym 42630 soc.cpu.alu_out_q[5]
.sym 42636 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 42637 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 42638 CLK$SB_IO_IN_$glb_clk
.sym 42639 resetn_SB_LUT4_I3_O_$glb_sr
.sym 42640 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42641 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42642 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42643 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42644 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42645 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42646 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42647 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42648 iomem_wdata[6]
.sym 42650 iomem_wdata[13]
.sym 42651 iomem_wdata[6]
.sym 42652 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 42653 soc.cpu.reg_pc[10]
.sym 42655 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 42656 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 42657 soc.cpu.cpu_state[6]
.sym 42660 soc.cpu.cpu_state[4]
.sym 42662 soc.cpu.reg_next_pc[5]
.sym 42663 soc.cpu.latched_stalu
.sym 42664 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 42665 soc.cpu.pcpi_rs1[17]
.sym 42666 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 42667 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 42668 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42669 soc.cpu.decoded_imm_j[11]
.sym 42670 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 42671 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42672 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 42673 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 42674 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 42675 soc.cpu.reg_pc[19]
.sym 42683 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 42686 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 42689 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42694 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 42696 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 42697 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42698 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42699 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.sym 42700 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42701 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42702 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 42703 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 42704 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 42705 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 42706 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42709 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42711 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42712 soc.cpu.compressed_instr
.sym 42714 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42715 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42716 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 42717 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42720 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42721 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42722 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42723 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 42726 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 42728 soc.cpu.compressed_instr
.sym 42732 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 42733 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42734 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 42738 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 42739 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42740 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42741 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42744 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42745 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42746 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 42747 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42750 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42751 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 42752 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.sym 42759 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 42760 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 42761 CLK$SB_IO_IN_$glb_clk
.sym 42762 resetn_SB_LUT4_I3_O_$glb_sr
.sym 42763 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42764 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42765 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42766 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42767 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42768 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42769 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42770 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42772 iomem_wdata[9]
.sym 42773 iomem_wdata[9]
.sym 42774 soc.cpu.alu_out_q[29]
.sym 42780 soc.cpu.cpu_state[4]
.sym 42782 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 42783 soc.cpu.reg_out[31]
.sym 42784 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 42787 soc.cpu.reg_pc[14]
.sym 42788 soc.cpu.decoded_imm_j[30]
.sym 42789 soc.cpu.irq_pending[3]
.sym 42790 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42791 soc.cpu.reg_out[3]
.sym 42792 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 42793 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 42794 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42795 soc.cpu.instr_jal
.sym 42796 soc.cpu.mem_rdata_latched[12]
.sym 42797 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 42798 soc.cpu.decoded_imm_j[1]
.sym 42805 soc.cpu.reg_next_pc[6]
.sym 42807 soc.cpu.reg_next_pc[8]
.sym 42808 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0
.sym 42809 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 42810 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42811 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 42813 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 42814 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1
.sym 42815 soc.cpu.irq_pending[3]
.sym 42816 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 42822 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42823 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42824 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42826 soc.cpu.cpu_state[6]
.sym 42827 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 42828 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 42829 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42830 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 42831 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 42832 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.sym 42833 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 42835 soc.cpu.reg_out[8]
.sym 42837 soc.cpu.cpu_state[6]
.sym 42838 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 42839 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0
.sym 42840 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1
.sym 42843 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42844 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 42845 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 42846 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 42849 soc.cpu.cpu_state[6]
.sym 42850 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 42851 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 42855 soc.cpu.reg_next_pc[8]
.sym 42856 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42858 soc.cpu.reg_out[8]
.sym 42862 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 42864 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 42867 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 42869 soc.cpu.reg_next_pc[8]
.sym 42870 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42873 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 42874 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.sym 42875 soc.cpu.irq_pending[3]
.sym 42879 soc.cpu.reg_next_pc[6]
.sym 42880 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42882 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 42884 CLK$SB_IO_IN_$glb_clk
.sym 42885 resetn_SB_LUT4_I3_O_$glb_sr
.sym 42886 soc.cpu.decoded_imm_j[21]
.sym 42887 soc.cpu.compressed_instr
.sym 42888 soc.cpu.decoded_imm_j[27]
.sym 42889 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 42890 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.sym 42891 soc.cpu.decoded_imm_j[29]
.sym 42892 soc.cpu.decoded_imm_j[12]
.sym 42893 soc.cpu.decoded_imm_j[22]
.sym 42895 iomem_wdata[22]
.sym 42896 iomem_wdata[22]
.sym 42897 iomem_wdata[26]
.sym 42898 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 42901 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 42904 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 42905 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 42908 soc.cpu.reg_out[15]
.sym 42909 soc.cpu.pcpi_rs1[7]
.sym 42910 soc.cpu.decoded_imm_j[28]
.sym 42911 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1
.sym 42912 soc.cpu.decoded_imm_j[26]
.sym 42913 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 42914 soc.cpu.reg_pc[18]
.sym 42915 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42916 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 42917 soc.cpu.decoded_imm_j[22]
.sym 42918 soc.cpu.decoded_imm_j[25]
.sym 42919 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42920 $PACKER_GND_NET
.sym 42921 soc.cpu.compressed_instr
.sym 42927 soc.cpu.cpu_state[4]
.sym 42928 soc.cpu.alu_out_q[8]
.sym 42929 soc.cpu.mem_rdata_q[24]
.sym 42931 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42933 soc.cpu.cpu_state[3]
.sym 42935 soc.cpu.reg_out[6]
.sym 42936 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42939 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42941 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42942 soc.cpu.reg_out[8]
.sym 42943 soc.cpu.reg_next_pc[0]
.sym 42944 soc.cpu.pcpi_rs1[9]
.sym 42946 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 42947 soc.cpu.decoded_imm_j[0]
.sym 42950 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42952 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 42955 soc.cpu.latched_stalu
.sym 42957 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 42958 soc.cpu.alu_out_q[6]
.sym 42961 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 42962 soc.cpu.decoded_imm_j[0]
.sym 42963 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 42966 soc.cpu.latched_stalu
.sym 42967 soc.cpu.alu_out_q[6]
.sym 42968 soc.cpu.reg_out[6]
.sym 42969 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 42972 soc.cpu.cpu_state[3]
.sym 42973 soc.cpu.pcpi_rs1[9]
.sym 42974 soc.cpu.cpu_state[4]
.sym 42975 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 42979 soc.cpu.reg_next_pc[0]
.sym 42980 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 42985 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 42991 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 42996 soc.cpu.mem_rdata_q[24]
.sym 42998 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 42999 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43002 soc.cpu.alu_out_q[8]
.sym 43003 soc.cpu.reg_out[8]
.sym 43004 soc.cpu.latched_stalu
.sym 43005 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43006 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 43007 CLK$SB_IO_IN_$glb_clk
.sym 43008 resetn_SB_LUT4_I3_O_$glb_sr
.sym 43009 soc.cpu.decoded_imm_j[30]
.sym 43010 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 43011 soc.cpu.decoded_imm_j[25]
.sym 43012 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I0
.sym 43013 soc.cpu.decoded_imm_j[0]
.sym 43014 soc.cpu.decoded_imm_j[31]
.sym 43015 soc.cpu.decoded_imm_j[28]
.sym 43016 soc.cpu.decoded_imm_j[26]
.sym 43018 soc.cpu.alu_out_q[8]
.sym 43019 soc.cpu.alu_out_q[8]
.sym 43021 soc.cpu.cpu_state[4]
.sym 43022 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43023 soc.cpu.mem_rdata_q[24]
.sym 43024 soc.cpu.pcpi_rs1[3]
.sym 43025 soc.cpu.pcpi_rs1[3]
.sym 43028 soc.cpu.decoded_imm_j[21]
.sym 43029 soc.cpu.reg_out[14]
.sym 43030 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43031 soc.cpu.reg_out[6]
.sym 43033 soc.cpu.mem_rdata_q[9]
.sym 43034 soc.cpu.is_sb_sh_sw
.sym 43035 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 43036 soc.cpu.decoded_imm[22]
.sym 43037 soc.cpu.decoded_imm[27]
.sym 43038 soc.cpu.pcpi_rs1[30]
.sym 43039 soc.cpu.decoded_imm_j[4]
.sym 43040 soc.cpu.pcpi_rs1[0]
.sym 43041 soc.cpu.decoded_imm_j[12]
.sym 43042 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43043 soc.cpu.decoded_imm_j[8]
.sym 43044 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 43050 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43051 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 43053 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 43055 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 43056 soc.cpu.decoded_imm_j[9]
.sym 43058 soc.cpu.is_sb_sh_sw
.sym 43059 soc.cpu.mem_rdata_q[26]
.sym 43060 soc.cpu.decoded_imm_j[27]
.sym 43061 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 43065 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 43067 soc.cpu.instr_jal
.sym 43068 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 43069 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I0
.sym 43071 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43072 soc.cpu.instr_jal
.sym 43073 soc.cpu.mem_rdata_q[31]
.sym 43074 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 43075 soc.cpu.mem_rdata_q[10]
.sym 43076 soc.cpu.mem_rdata_q[27]
.sym 43077 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43079 soc.cpu.decoded_imm_j[31]
.sym 43080 soc.cpu.mem_rdata_q[29]
.sym 43081 soc.cpu.decoded_imm_j[26]
.sym 43084 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43085 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 43086 soc.cpu.mem_rdata_q[31]
.sym 43089 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43091 soc.cpu.mem_rdata_q[27]
.sym 43092 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43095 soc.cpu.instr_jal
.sym 43096 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 43097 soc.cpu.decoded_imm_j[31]
.sym 43101 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 43102 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43103 soc.cpu.instr_jal
.sym 43104 soc.cpu.decoded_imm_j[26]
.sym 43107 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 43108 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I0
.sym 43109 soc.cpu.mem_rdata_q[10]
.sym 43110 soc.cpu.is_sb_sh_sw
.sym 43113 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43114 soc.cpu.mem_rdata_q[26]
.sym 43116 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43119 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43120 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 43121 soc.cpu.instr_jal
.sym 43122 soc.cpu.decoded_imm_j[27]
.sym 43125 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 43126 soc.cpu.instr_jal
.sym 43127 soc.cpu.mem_rdata_q[29]
.sym 43128 soc.cpu.decoded_imm_j[9]
.sym 43129 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 43130 CLK$SB_IO_IN_$glb_clk
.sym 43131 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 43132 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1
.sym 43134 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43135 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 43136 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 43137 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 43138 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 43139 soc.cpu.reg_out[0]
.sym 43143 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43146 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43149 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 43151 soc.cpu.decoded_imm_j[30]
.sym 43155 soc.cpu.mem_rdata_q[26]
.sym 43156 soc.cpu.decoded_imm_j[11]
.sym 43157 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43158 soc.cpu.instr_jal
.sym 43159 soc.cpu.mem_rdata_q[31]
.sym 43160 soc.cpu.is_sb_sh_sw
.sym 43161 soc.cpu.pcpi_rs1[17]
.sym 43162 soc.cpu.mem_rdata_q[27]
.sym 43164 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43165 soc.cpu.mem_rdata_q[8]
.sym 43167 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43173 soc.cpu.reg_pc[0]
.sym 43175 soc.cpu.mem_rdata_q[31]
.sym 43176 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 43181 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43183 soc.cpu.decoded_imm_j[25]
.sym 43184 soc.cpu.instr_jal
.sym 43186 soc.cpu.is_sb_sh_sw
.sym 43188 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 43189 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43190 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43191 soc.cpu.decoded_imm[0]
.sym 43192 soc.cpu.decoded_imm_j[15]
.sym 43193 soc.cpu.mem_rdata_q[9]
.sym 43194 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 43196 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 43197 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1
.sym 43198 soc.cpu.mem_rdata_q[25]
.sym 43199 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 43200 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 43202 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43203 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43204 soc.cpu.decoded_imm_j[1]
.sym 43206 soc.cpu.mem_rdata_q[31]
.sym 43209 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43212 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 43213 soc.cpu.mem_rdata_q[31]
.sym 43214 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43215 soc.cpu.is_sb_sh_sw
.sym 43218 soc.cpu.decoded_imm[0]
.sym 43220 soc.cpu.reg_pc[0]
.sym 43224 soc.cpu.decoded_imm_j[25]
.sym 43225 soc.cpu.instr_jal
.sym 43226 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43227 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 43230 soc.cpu.is_sb_sh_sw
.sym 43231 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 43232 soc.cpu.mem_rdata_q[9]
.sym 43233 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 43236 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1
.sym 43237 soc.cpu.instr_jal
.sym 43239 soc.cpu.decoded_imm_j[1]
.sym 43242 soc.cpu.instr_jal
.sym 43243 soc.cpu.decoded_imm_j[15]
.sym 43244 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43245 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 43248 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43249 soc.cpu.mem_rdata_q[25]
.sym 43251 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43252 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 43253 CLK$SB_IO_IN_$glb_clk
.sym 43254 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D_SB_LUT4_I3_O_$glb_sr
.sym 43255 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 43256 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43257 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 43258 soc.cpu.decoded_imm_j[15]
.sym 43259 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43260 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 43261 soc.cpu.decoded_imm_j[11]
.sym 43262 soc.cpu.decoded_imm_j[17]
.sym 43263 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 43266 iomem_wdata[4]
.sym 43267 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 43269 soc.cpu.mem_wordsize[1]
.sym 43270 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 43271 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 43272 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 43273 iomem_wdata[0]
.sym 43274 soc.cpu.mem_rdata_q[21]
.sym 43276 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 43277 iomem_wdata[0]
.sym 43278 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 43279 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43280 soc.cpu.mem_rdata_latched[12]
.sym 43281 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 43282 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 43284 soc.cpu.decoded_imm[2]
.sym 43285 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 43286 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43288 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43290 soc.cpu.decoded_imm_j[1]
.sym 43298 soc.cpu.cpuregs_raddr1[4]
.sym 43301 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 43302 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 43304 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 43306 soc.cpu.cpuregs_raddr1[0]
.sym 43307 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 43311 soc.cpu.cpuregs_raddr1[2]
.sym 43312 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 43313 soc.cpu.cpuregs_raddr1[3]
.sym 43314 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 43316 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43317 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 43318 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43319 soc.cpu.cpuregs_waddr[4]
.sym 43320 soc.cpu.cpuregs_waddr[3]
.sym 43324 soc.cpu.cpuregs_waddr[2]
.sym 43325 soc.cpu.cpuregs_waddr[0]
.sym 43329 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 43330 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 43331 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 43332 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 43336 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 43343 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43347 soc.cpu.cpuregs_raddr1[0]
.sym 43348 soc.cpu.cpuregs_waddr[0]
.sym 43349 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 43350 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43353 soc.cpu.cpuregs_raddr1[2]
.sym 43354 soc.cpu.cpuregs_raddr1[3]
.sym 43355 soc.cpu.cpuregs_raddr1[4]
.sym 43359 soc.cpu.cpuregs_waddr[4]
.sym 43360 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43361 soc.cpu.cpuregs_waddr[3]
.sym 43362 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 43365 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 43366 soc.cpu.cpuregs_waddr[2]
.sym 43374 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 43376 CLK$SB_IO_IN_$glb_clk
.sym 43378 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 43379 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 43380 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43381 soc.cpu.decoded_imm_j[2]
.sym 43382 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43383 soc.cpu.decoded_imm_j[4]
.sym 43384 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43385 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 43390 soc.cpu.pcpi_rs1[16]
.sym 43395 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 43397 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 43398 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43400 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 43401 iomem_wdata[4]
.sym 43402 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 43404 soc.cpu.pcpi_rs1[27]
.sym 43405 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 43406 soc.cpu.decoded_rd[3]
.sym 43407 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43409 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 43410 soc.cpu.decoded_rd[2]
.sym 43411 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 43412 iomem_wdata[13]
.sym 43419 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 43420 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43421 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43422 soc.cpu.mem_rdata_q[15]
.sym 43423 soc.cpu.mem_rdata_q[11]
.sym 43424 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 43425 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43428 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43429 soc.cpu.mem_rdata_latched[3]
.sym 43432 soc.cpu.cpuregs_waddr[1]
.sym 43433 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 43435 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 43436 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43437 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 43438 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 43439 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43441 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 43444 soc.cpu.is_sb_sh_sw
.sym 43446 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43447 soc.cpu.cpuregs_raddr1[1]
.sym 43449 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43450 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43452 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 43453 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 43454 soc.cpu.cpuregs_waddr[1]
.sym 43455 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 43459 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 43461 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 43465 soc.cpu.cpuregs_raddr1[1]
.sym 43467 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43471 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 43472 soc.cpu.mem_rdata_latched[3]
.sym 43473 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 43476 soc.cpu.is_sb_sh_sw
.sym 43478 soc.cpu.mem_rdata_q[11]
.sym 43479 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 43482 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43483 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43484 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43485 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43489 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 43490 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43491 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43494 soc.cpu.mem_rdata_q[15]
.sym 43495 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43497 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 43498 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43499 CLK$SB_IO_IN_$glb_clk
.sym 43501 soc.cpu.decoded_rd[3]
.sym 43502 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 43503 soc.cpu.decoded_rd[2]
.sym 43504 soc.cpu.decoded_imm_j[7]
.sym 43505 soc.cpu.decoded_rd[4]
.sym 43506 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43507 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 43508 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 43513 soc.cpu.mem_rdata_q[27]
.sym 43514 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43515 soc.cpu.mem_rdata_latched[3]
.sym 43516 iomem_wdata[22]
.sym 43517 resetn
.sym 43518 soc.cpu.mem_rdata_q[29]
.sym 43519 soc.cpu.mem_wordsize[1]
.sym 43520 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43522 soc.cpu.mem_rdata_q[23]
.sym 43524 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43525 soc.cpu.mem_rdata_q[25]
.sym 43526 soc.cpu.mem_rdata_latched[4]
.sym 43527 soc.cpu.pcpi_rs1[0]
.sym 43529 $PACKER_VCC_NET
.sym 43530 soc.cpu.is_sb_sh_sw
.sym 43531 soc.cpu.decoded_imm_j[4]
.sym 43533 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43534 soc.cpu.decoded_imm_j[8]
.sym 43535 soc.cpu.pcpi_rs1[11]
.sym 43536 soc.cpu.mem_rdata_q[9]
.sym 43543 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43544 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43545 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 43547 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 43548 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43549 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 43550 soc.cpu.cpuregs_raddr2[3]
.sym 43551 soc.cpu.cpuregs_raddr2[1]
.sym 43552 soc.cpu.mem_rdata_latched[3]
.sym 43553 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43554 soc.cpu.cpuregs_raddr2[2]
.sym 43555 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 43556 soc.cpu.cpuregs_raddr2[0]
.sym 43558 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 43560 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 43561 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 43563 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43564 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43565 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 43566 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 43568 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43569 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I0
.sym 43571 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 43572 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 43575 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 43576 soc.cpu.cpuregs_raddr2[0]
.sym 43577 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43578 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 43581 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 43582 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 43583 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43584 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43588 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 43590 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 43594 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43595 soc.cpu.cpuregs_raddr2[3]
.sym 43599 soc.cpu.cpuregs_raddr2[1]
.sym 43600 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 43601 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43602 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43605 soc.cpu.mem_rdata_latched[3]
.sym 43608 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43611 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43612 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43613 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 43614 soc.cpu.cpuregs_raddr2[2]
.sym 43617 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 43618 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I0
.sym 43619 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 43620 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 43621 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43622 CLK$SB_IO_IN_$glb_clk
.sym 43624 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 43625 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 43626 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 43627 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 43628 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 43629 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 43630 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43631 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 43636 soc.cpu.pcpi_rs1[22]
.sym 43637 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 43638 soc.cpu.mem_rdata_latched[0]
.sym 43639 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 43640 soc.cpu.mem_rdata_latched[3]
.sym 43641 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 43643 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 43646 soc.cpu.pcpi_rs1[10]
.sym 43647 iomem_wdata[26]
.sym 43648 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43649 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43650 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43651 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43652 soc.cpu.mem_rdata_q[8]
.sym 43653 soc.cpu.pcpi_rs1[17]
.sym 43654 soc.cpu.instr_jal
.sym 43655 soc.cpu.mem_rdata_q[26]
.sym 43656 soc.cpu.is_sb_sh_sw
.sym 43658 soc.cpu.mem_rdata_q[27]
.sym 43659 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 43668 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 43669 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 43670 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43673 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43676 soc.cpu.mem_rdata_latched[6]
.sym 43679 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 43681 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 43710 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 43711 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43712 soc.cpu.mem_rdata_latched[6]
.sym 43713 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 43729 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 43730 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 43740 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 43742 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 43747 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 43748 soc.cpu.instr_jal
.sym 43749 soc.cpu.is_sb_sh_sw
.sym 43750 soc.cpu.decoded_imm_j[3]
.sym 43751 soc.cpu.decoded_imm_j[8]
.sym 43752 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 43753 soc.cpu.decoded_rd[0]
.sym 43754 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 43757 soc.cpu.alu_out_q[5]
.sym 43758 soc.cpu.alu_out_q[25]
.sym 43759 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 43760 soc.cpu.mem_rdata_latched[4]
.sym 43763 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 43764 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 43765 iomem_wdata[10]
.sym 43766 soc.cpu.mem_rdata_q[13]
.sym 43767 soc.cpu.instr_retirq
.sym 43768 soc.cpu.instr_waitirq
.sym 43769 soc.cpu.mem_wordsize[1]
.sym 43770 soc.cpu.mem_rdata_latched[3]
.sym 43771 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 43772 soc.cpu.mem_rdata_latched[12]
.sym 43773 soc.cpu.mem_rdata_latched[6]
.sym 43774 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 43775 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43777 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 43778 soc.cpu.pcpi_rs2[31]
.sym 43779 soc.cpu.mem_rdata_q[26]
.sym 43781 iomem_wdata[24]
.sym 43782 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 43790 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 43792 soc.cpu.pcpi_rs2[14]
.sym 43793 soc.cpu.pcpi_rs2[9]
.sym 43794 soc.cpu.mem_wordsize[1]
.sym 43795 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 43797 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 43798 soc.cpu.mem_wordsize[1]
.sym 43800 soc.cpu.pcpi_rs2[14]
.sym 43801 soc.cpu.pcpi_rs2[30]
.sym 43810 soc.cpu.mem_la_wdata[7]
.sym 43811 soc.cpu.mem_la_wdata[6]
.sym 43812 soc.cpu.pcpi_rs2[25]
.sym 43813 soc.cpu.mem_wordsize[2]
.sym 43814 soc.cpu.pcpi_rs2[23]
.sym 43816 soc.cpu.mem_la_wdata[5]
.sym 43819 soc.cpu.mem_la_wdata[1]
.sym 43821 soc.cpu.pcpi_rs2[14]
.sym 43822 soc.cpu.mem_wordsize[1]
.sym 43824 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 43827 soc.cpu.mem_wordsize[1]
.sym 43828 soc.cpu.mem_wordsize[2]
.sym 43829 soc.cpu.pcpi_rs2[9]
.sym 43830 soc.cpu.mem_la_wdata[1]
.sym 43833 soc.cpu.pcpi_rs2[30]
.sym 43834 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 43835 soc.cpu.mem_wordsize[2]
.sym 43836 soc.cpu.mem_wordsize[1]
.sym 43839 soc.cpu.pcpi_rs2[9]
.sym 43841 soc.cpu.mem_wordsize[1]
.sym 43842 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 43845 soc.cpu.mem_wordsize[2]
.sym 43846 soc.cpu.mem_wordsize[1]
.sym 43847 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 43848 soc.cpu.pcpi_rs2[25]
.sym 43853 soc.cpu.mem_la_wdata[5]
.sym 43857 soc.cpu.mem_la_wdata[7]
.sym 43858 soc.cpu.pcpi_rs2[23]
.sym 43859 soc.cpu.mem_wordsize[2]
.sym 43860 soc.cpu.mem_wordsize[1]
.sym 43863 soc.cpu.pcpi_rs2[14]
.sym 43864 soc.cpu.mem_wordsize[2]
.sym 43865 soc.cpu.mem_la_wdata[6]
.sym 43866 soc.cpu.mem_wordsize[1]
.sym 43867 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 43868 CLK$SB_IO_IN_$glb_clk
.sym 43870 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 43871 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 43872 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43873 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 43874 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 43875 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 43876 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 43877 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 43878 iomem_wdata[25]
.sym 43879 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 43882 iomem_wdata[14]
.sym 43884 iomem_wdata[5]
.sym 43887 soc.cpu.mem_rdata_q[30]
.sym 43888 soc.cpu.pcpi_rs2[14]
.sym 43889 soc.cpu.mem_rdata_latched[3]
.sym 43890 iomem_wdata[9]
.sym 43891 soc.cpu.instr_jal
.sym 43892 iomem_wdata[25]
.sym 43893 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 43894 soc.cpu.is_sb_sh_sw
.sym 43895 soc.cpu.pcpi_rs1[27]
.sym 43896 soc.cpu.mem_la_wdata[7]
.sym 43897 iomem_wdata[9]
.sym 43898 soc.cpu.pcpi_rs2[25]
.sym 43899 soc.cpu.pcpi_rs2[21]
.sym 43900 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 43901 soc.cpu.pcpi_rs2[17]
.sym 43902 soc.cpu.mem_la_wdata[5]
.sym 43903 soc.cpu.pcpi_rs2[18]
.sym 43904 iomem_wdata[13]
.sym 43905 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 43911 soc.cpu.mem_wordsize[1]
.sym 43914 soc.cpu.mem_la_wdata[4]
.sym 43923 soc.cpu.mem_wordsize[2]
.sym 43928 soc.cpu.mem_la_wdata[5]
.sym 43931 soc.cpu.pcpi_rs2[29]
.sym 43932 soc.cpu.pcpi_rs2[22]
.sym 43938 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 43939 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 43940 soc.cpu.mem_la_wdata[6]
.sym 43942 soc.cpu.pcpi_rs2[13]
.sym 43951 soc.cpu.mem_wordsize[1]
.sym 43952 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 43953 soc.cpu.pcpi_rs2[13]
.sym 43956 soc.cpu.mem_wordsize[1]
.sym 43957 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 43958 soc.cpu.pcpi_rs2[29]
.sym 43959 soc.cpu.mem_wordsize[2]
.sym 43962 soc.cpu.pcpi_rs2[22]
.sym 43963 soc.cpu.mem_wordsize[1]
.sym 43964 soc.cpu.mem_wordsize[2]
.sym 43965 soc.cpu.mem_la_wdata[6]
.sym 43968 soc.cpu.pcpi_rs2[13]
.sym 43969 soc.cpu.mem_la_wdata[5]
.sym 43970 soc.cpu.mem_wordsize[1]
.sym 43971 soc.cpu.mem_wordsize[2]
.sym 43981 soc.cpu.mem_la_wdata[4]
.sym 43990 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 43991 CLK$SB_IO_IN_$glb_clk
.sym 43993 iomem_wdata[27]
.sym 43994 iomem_wdata[28]
.sym 43995 iomem_wdata[15]
.sym 43996 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 43997 iomem_wdata[31]
.sym 43998 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 43999 iomem_wdata[12]
.sym 44000 iomem_wdata[11]
.sym 44001 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 44005 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 44007 soc.cpu.mem_rdata_latched[3]
.sym 44008 soc.cpu.mem_la_wdata[4]
.sym 44009 iomem_wdata[13]
.sym 44011 iomem_wdata[29]
.sym 44012 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 44013 soc.cpu.mem_rdata_q[27]
.sym 44014 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 44016 soc.cpu.mem_rdata_q[18]
.sym 44018 soc.cpu.pcpi_rs1[0]
.sym 44019 iomem_wdata[24]
.sym 44020 $PACKER_VCC_NET
.sym 44021 soc.cpu.pcpi_rs2[30]
.sym 44022 soc.cpu.mem_la_wdata[4]
.sym 44023 soc.cpu.mem_rdata_latched[4]
.sym 44024 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 44025 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 44027 soc.cpu.pcpi_rs2[29]
.sym 44028 soc.cpu.mem_rdata_q[9]
.sym 44038 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 44043 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 44050 soc.cpu.mem_wordsize[2]
.sym 44051 soc.cpu.mem_la_wdata[2]
.sym 44052 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 44053 soc.cpu.pcpi_rs2[24]
.sym 44054 soc.cpu.mem_wordsize[1]
.sym 44057 soc.cpu.pcpi_rs2[26]
.sym 44058 soc.cpu.mem_wordsize[2]
.sym 44059 soc.cpu.mem_la_wdata[0]
.sym 44060 soc.cpu.pcpi_rs2[10]
.sym 44061 soc.cpu.mem_la_wdata[6]
.sym 44062 soc.cpu.pcpi_rs2[8]
.sym 44067 soc.cpu.mem_la_wdata[6]
.sym 44073 soc.cpu.pcpi_rs2[10]
.sym 44074 soc.cpu.mem_wordsize[2]
.sym 44075 soc.cpu.mem_la_wdata[2]
.sym 44076 soc.cpu.mem_wordsize[1]
.sym 44079 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 44080 soc.cpu.mem_wordsize[2]
.sym 44081 soc.cpu.mem_wordsize[1]
.sym 44082 soc.cpu.pcpi_rs2[26]
.sym 44086 soc.cpu.mem_wordsize[1]
.sym 44087 soc.cpu.pcpi_rs2[10]
.sym 44088 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 44091 soc.cpu.mem_wordsize[1]
.sym 44092 soc.cpu.pcpi_rs2[8]
.sym 44093 soc.cpu.mem_la_wdata[0]
.sym 44094 soc.cpu.mem_wordsize[2]
.sym 44097 soc.cpu.mem_wordsize[2]
.sym 44098 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 44099 soc.cpu.pcpi_rs2[24]
.sym 44100 soc.cpu.mem_wordsize[1]
.sym 44103 soc.cpu.mem_wordsize[1]
.sym 44104 soc.cpu.pcpi_rs2[8]
.sym 44105 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 44112 soc.cpu.mem_la_wdata[0]
.sym 44113 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 44114 CLK$SB_IO_IN_$glb_clk
.sym 44116 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 44118 pwm_b.counter[0]
.sym 44120 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 44121 pwm_b.counter[1]
.sym 44128 iomem_wdata[6]
.sym 44129 iomem_wdata[12]
.sym 44130 soc.cpu.mem_rdata_q[26]
.sym 44131 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 44132 soc.cpu.mem_rdata_latched[4]
.sym 44133 iomem_wdata[11]
.sym 44134 soc.cpu.instr_jalr
.sym 44135 iomem_wdata[27]
.sym 44136 soc.cpu.is_alu_reg_imm
.sym 44137 iomem_wdata[28]
.sym 44138 soc.cpu.is_alu_reg_reg
.sym 44139 iomem_wdata[15]
.sym 44140 soc.cpu.pcpi_rs2[11]
.sym 44142 soc.cpu.mem_rdata_q[27]
.sym 44143 soc.cpu.mem_rdata_q[8]
.sym 44145 soc.cpu.mem_la_wdata[0]
.sym 44146 soc.cpu.pcpi_rs2[10]
.sym 44147 soc.cpu.pcpi_rs2[15]
.sym 44149 iomem_wdata[8]
.sym 44150 soc.cpu.pcpi_rs2[15]
.sym 44151 iomem_wdata[0]
.sym 44161 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 44165 soc.cpu.pcpi_rs1[9]
.sym 44166 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0
.sym 44167 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 44169 soc.cpu.alu_out_SB_LUT4_O_20_I2_SB_LUT4_O_I0
.sym 44170 soc.cpu.pcpi_rs1[11]
.sym 44173 soc.cpu.pcpi_rs2[9]
.sym 44177 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 44180 soc.cpu.pcpi_rs2[11]
.sym 44183 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 44184 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 44185 soc.cpu.alu_out_SB_LUT4_O_20_I3
.sym 44187 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 44188 soc.cpu.pcpi_rs2[11]
.sym 44191 soc.cpu.alu_out_SB_LUT4_O_20_I3
.sym 44192 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 44196 soc.cpu.pcpi_rs1[9]
.sym 44197 soc.cpu.pcpi_rs2[9]
.sym 44198 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 44199 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 44202 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0
.sym 44203 soc.cpu.pcpi_rs1[9]
.sym 44204 soc.cpu.pcpi_rs2[9]
.sym 44205 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 44208 soc.cpu.alu_out_SB_LUT4_O_20_I2_SB_LUT4_O_I0
.sym 44209 soc.cpu.pcpi_rs2[11]
.sym 44210 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 44211 soc.cpu.pcpi_rs1[11]
.sym 44214 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 44215 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 44216 soc.cpu.pcpi_rs1[11]
.sym 44217 soc.cpu.pcpi_rs2[11]
.sym 44232 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 44235 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 44237 CLK$SB_IO_IN_$glb_clk
.sym 44239 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 44240 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 44241 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 44242 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 44243 iomem_wdata[16]
.sym 44244 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 44246 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 44250 soc.cpu.alu_out_q[29]
.sym 44251 soc.cpu.mem_rdata_latched[4]
.sym 44252 soc.cpu.mem_rdata_q[14]
.sym 44253 soc.cpu.mem_la_wdata[3]
.sym 44254 soc.cpu.mem_rdata_q[13]
.sym 44255 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 44256 soc.cpu.mem_rdata_q[26]
.sym 44258 soc.cpu.mem_wordsize[1]
.sym 44266 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 44268 soc.cpu.mem_la_wdata[2]
.sym 44269 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 44270 soc.cpu.mem_rdata_q[26]
.sym 44271 soc.cpu.pcpi_rs2[31]
.sym 44272 soc.cpu.pcpi_rs2[16]
.sym 44274 soc.cpu.pcpi_rs2[14]
.sym 44280 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 44281 soc.cpu.pcpi_rs1[8]
.sym 44283 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 44286 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 44287 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 44290 soc.cpu.alu_out_SB_LUT4_O_26_I0
.sym 44293 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 44295 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 44299 soc.cpu.alu_out_SB_LUT4_O_23_I1
.sym 44300 soc.cpu.pcpi_rs2[8]
.sym 44301 soc.cpu.pcpi_rs1[0]
.sym 44302 soc.cpu.pcpi_rs1[5]
.sym 44303 soc.cpu.pcpi_rs1[1]
.sym 44304 soc.cpu.mem_la_wdata[5]
.sym 44307 soc.cpu.alu_out_SB_LUT4_O_26_I1
.sym 44311 soc.cpu.alu_out_SB_LUT4_O_23_I3
.sym 44313 soc.cpu.pcpi_rs1[5]
.sym 44314 soc.cpu.mem_la_wdata[5]
.sym 44319 soc.cpu.alu_out_SB_LUT4_O_23_I1
.sym 44320 soc.cpu.alu_out_SB_LUT4_O_23_I3
.sym 44322 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 44325 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 44326 soc.cpu.mem_la_wdata[5]
.sym 44327 soc.cpu.pcpi_rs1[5]
.sym 44328 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 44331 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 44332 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 44333 soc.cpu.pcpi_rs1[8]
.sym 44334 soc.cpu.pcpi_rs2[8]
.sym 44340 soc.cpu.pcpi_rs1[0]
.sym 44343 soc.cpu.pcpi_rs1[8]
.sym 44344 soc.cpu.pcpi_rs2[8]
.sym 44345 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 44352 soc.cpu.pcpi_rs1[1]
.sym 44355 soc.cpu.alu_out_SB_LUT4_O_26_I0
.sym 44356 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 44357 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 44358 soc.cpu.alu_out_SB_LUT4_O_26_I1
.sym 44360 CLK$SB_IO_IN_$glb_clk
.sym 44374 iomem_wdata[19]
.sym 44376 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 44377 soc.cpu.pcpi_rs1[2]
.sym 44380 iomem_wdata[8]
.sym 44381 soc.cpu.mem_rdata_q[12]
.sym 44382 soc.cpu.mem_la_wdata[3]
.sym 44383 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 44384 soc.cpu.mem_rdata_q[13]
.sym 44386 soc.cpu.pcpi_rs2[25]
.sym 44387 soc.cpu.pcpi_rs2[21]
.sym 44388 soc.cpu.mem_la_wdata[7]
.sym 44389 soc.cpu.pcpi_rs2[17]
.sym 44390 soc.cpu.mem_la_wdata[5]
.sym 44391 soc.cpu.pcpi_rs2[8]
.sym 44392 soc.cpu.pcpi_rs2[21]
.sym 44394 soc.cpu.mem_la_wdata[5]
.sym 44395 soc.cpu.pcpi_rs2[13]
.sym 44396 soc.cpu.pcpi_rs2[18]
.sym 44397 soc.cpu.pcpi_rs2[9]
.sym 44403 soc.cpu.mem_la_wdata[4]
.sym 44404 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 44405 soc.cpu.mem_la_wdata[5]
.sym 44406 soc.cpu.mem_la_wdata[7]
.sym 44409 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 44410 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 44411 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 44413 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 44414 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 44415 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 44416 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 44417 soc.cpu.mem_la_wdata[1]
.sym 44421 soc.cpu.mem_la_wdata[0]
.sym 44430 soc.cpu.mem_la_wdata[3]
.sym 44432 soc.cpu.mem_la_wdata[6]
.sym 44433 soc.cpu.mem_la_wdata[2]
.sym 44435 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[1]
.sym 44437 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 44438 soc.cpu.mem_la_wdata[0]
.sym 44441 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 44443 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 44444 soc.cpu.mem_la_wdata[1]
.sym 44447 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 44449 soc.cpu.mem_la_wdata[2]
.sym 44450 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 44453 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 44455 soc.cpu.mem_la_wdata[3]
.sym 44456 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 44459 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 44461 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 44462 soc.cpu.mem_la_wdata[4]
.sym 44465 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 44467 soc.cpu.mem_la_wdata[5]
.sym 44468 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 44471 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 44473 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 44474 soc.cpu.mem_la_wdata[6]
.sym 44477 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 44479 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 44480 soc.cpu.mem_la_wdata[7]
.sym 44497 soc.cpu.mem_rdata_q[11]
.sym 44499 soc.cpu.mem_la_wdata[3]
.sym 44503 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 44506 soc.cpu.mem_wordsize[1]
.sym 44507 soc.cpu.mem_wordsize[2]
.sym 44508 soc.cpu.mem_la_wdata[4]
.sym 44509 soc.cpu.pcpi_rs2[30]
.sym 44515 soc.cpu.pcpi_rs2[29]
.sym 44519 soc.cpu.pcpi_rs2[29]
.sym 44521 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 44526 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 44528 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 44532 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 44534 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 44536 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 44538 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 44540 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 44543 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 44546 soc.cpu.pcpi_rs2[11]
.sym 44548 soc.cpu.pcpi_rs2[10]
.sym 44549 soc.cpu.pcpi_rs2[15]
.sym 44550 soc.cpu.pcpi_rs2[12]
.sym 44551 soc.cpu.pcpi_rs2[8]
.sym 44554 soc.cpu.pcpi_rs2[14]
.sym 44555 soc.cpu.pcpi_rs2[13]
.sym 44557 soc.cpu.pcpi_rs2[9]
.sym 44558 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 44560 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 44561 soc.cpu.pcpi_rs2[8]
.sym 44564 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[10]
.sym 44566 soc.cpu.pcpi_rs2[9]
.sym 44567 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 44570 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[11]
.sym 44572 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 44573 soc.cpu.pcpi_rs2[10]
.sym 44576 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[12]
.sym 44578 soc.cpu.pcpi_rs2[11]
.sym 44579 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 44582 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[13]
.sym 44584 soc.cpu.pcpi_rs2[12]
.sym 44585 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 44588 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[14]
.sym 44590 soc.cpu.pcpi_rs2[13]
.sym 44591 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 44594 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[15]
.sym 44596 soc.cpu.pcpi_rs2[14]
.sym 44597 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 44600 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 44602 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 44603 soc.cpu.pcpi_rs2[15]
.sym 44622 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 44624 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 44625 soc.cpu.pcpi_rs1[10]
.sym 44626 LED_G$SB_IO_OUT
.sym 44628 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 44630 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 44632 soc.cpu.pcpi_rs2[11]
.sym 44634 soc.cpu.pcpi_rs2[10]
.sym 44635 soc.cpu.mem_la_wdata[3]
.sym 44636 soc.cpu.pcpi_rs2[16]
.sym 44638 soc.cpu.pcpi_rs2[27]
.sym 44642 soc.cpu.pcpi_rs2[19]
.sym 44643 soc.cpu.pcpi_rs2[10]
.sym 44644 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 44649 soc.cpu.pcpi_rs2[19]
.sym 44653 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 44654 soc.cpu.pcpi_rs2[16]
.sym 44655 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 44657 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 44659 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 44661 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 44662 soc.cpu.pcpi_rs2[20]
.sym 44663 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 44664 soc.cpu.pcpi_rs2[21]
.sym 44667 soc.cpu.pcpi_rs2[17]
.sym 44668 soc.cpu.pcpi_rs2[18]
.sym 44673 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 44674 soc.cpu.pcpi_rs2[22]
.sym 44675 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 44678 soc.cpu.pcpi_rs2[23]
.sym 44681 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[17]
.sym 44683 soc.cpu.pcpi_rs2[16]
.sym 44684 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 44687 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[18]
.sym 44689 soc.cpu.pcpi_rs2[17]
.sym 44690 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 44693 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[19]
.sym 44695 soc.cpu.pcpi_rs2[18]
.sym 44696 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 44699 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[20]
.sym 44701 soc.cpu.pcpi_rs2[19]
.sym 44702 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 44705 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[21]
.sym 44707 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 44708 soc.cpu.pcpi_rs2[20]
.sym 44711 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[22]
.sym 44713 soc.cpu.pcpi_rs2[21]
.sym 44714 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 44717 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[23]
.sym 44719 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 44720 soc.cpu.pcpi_rs2[22]
.sym 44723 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 44725 soc.cpu.pcpi_rs2[23]
.sym 44726 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 44743 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 44744 soc.cpu.mem_rdata_q[14]
.sym 44747 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 44750 soc.cpu.mem_rdata_q[13]
.sym 44751 soc.cpu.mem_rdata_q[14]
.sym 44753 soc.cpu.pcpi_rs1[23]
.sym 44756 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 44763 soc.cpu.pcpi_rs2[31]
.sym 44767 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 44772 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 44774 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 44776 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 44777 $PACKER_VCC_NET
.sym 44781 soc.cpu.pcpi_rs2[30]
.sym 44784 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 44785 soc.cpu.pcpi_rs2[28]
.sym 44787 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 44789 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 44791 soc.cpu.pcpi_rs2[29]
.sym 44793 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 44795 soc.cpu.pcpi_rs2[24]
.sym 44796 soc.cpu.pcpi_rs2[26]
.sym 44797 soc.cpu.pcpi_rs2[25]
.sym 44798 soc.cpu.pcpi_rs2[27]
.sym 44804 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[25]
.sym 44806 soc.cpu.pcpi_rs2[24]
.sym 44807 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 44810 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[26]
.sym 44812 soc.cpu.pcpi_rs2[25]
.sym 44813 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 44816 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[27]
.sym 44818 soc.cpu.pcpi_rs2[26]
.sym 44819 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 44822 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[28]
.sym 44824 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 44825 soc.cpu.pcpi_rs2[27]
.sym 44828 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[29]
.sym 44830 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 44831 soc.cpu.pcpi_rs2[28]
.sym 44834 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1_SB_CARRY_I1_CO[30]
.sym 44836 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 44837 soc.cpu.pcpi_rs2[29]
.sym 44840 $nextpnr_ICESTORM_LC_7$I3
.sym 44842 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 44843 soc.cpu.pcpi_rs2[30]
.sym 44846 $nextpnr_ICESTORM_LC_7$COUT
.sym 44849 $PACKER_VCC_NET
.sym 44850 $nextpnr_ICESTORM_LC_7$I3
.sym 44854 soc.cpu.instr_bne_SB_LUT4_I1_I0
.sym 44855 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 44856 soc.cpu.alu_out_q[28]
.sym 44857 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 44858 soc.cpu.alu_out_SB_LUT4_O_3_I1
.sym 44859 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 44860 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 44861 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 44866 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 44869 soc.cpu.mem_do_wdata
.sym 44872 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 44876 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 44882 soc.cpu.pcpi_rs1[30]
.sym 44886 soc.cpu.pcpi_rs2[25]
.sym 44890 $nextpnr_ICESTORM_LC_7$COUT
.sym 44896 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 44899 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 44901 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 44902 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 44903 soc.cpu.alu_out_SB_LUT4_O_6_I3
.sym 44907 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 44910 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 44911 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 44912 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 44914 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 44916 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 44917 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 44918 soc.cpu.pcpi_rs2[29]
.sym 44919 soc.cpu.pcpi_rs1[29]
.sym 44920 soc.cpu.pcpi_rs1[29]
.sym 44922 soc.cpu.pcpi_rs1[24]
.sym 44923 soc.cpu.pcpi_rs2[31]
.sym 44924 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 44926 soc.cpu.pcpi_rs2[29]
.sym 44927 $nextpnr_ICESTORM_LC_8$I3
.sym 44929 soc.cpu.pcpi_rs2[31]
.sym 44930 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 44931 $nextpnr_ICESTORM_LC_7$COUT
.sym 44937 $nextpnr_ICESTORM_LC_8$I3
.sym 44940 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 44943 soc.cpu.alu_out_SB_LUT4_O_6_I3
.sym 44946 soc.cpu.pcpi_rs1[29]
.sym 44947 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 44948 soc.cpu.pcpi_rs2[29]
.sym 44949 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 44952 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 44953 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 44954 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 44955 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 44958 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 44959 soc.cpu.pcpi_rs1[29]
.sym 44960 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 44961 soc.cpu.pcpi_rs2[29]
.sym 44965 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 44967 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 44971 soc.cpu.pcpi_rs1[24]
.sym 44975 CLK$SB_IO_IN_$glb_clk
.sym 44985 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 44986 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 44989 iomem_wdata[2]
.sym 44992 soc.cpu.instr_bne_SB_LUT4_I1_I0
.sym 45000 soc.cpu.pcpi_rs2[29]
.sym 45008 soc.cpu.pcpi_rs2[29]
.sym 45092 soc.cpu.alu_out_q[28]
.sym 45093 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 45095 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 45096 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2
.sym 45098 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 45099 soc.cpu.decoded_imm_j[4]
.sym 45100 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 45107 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45208 soc.simpleuart.send_pattern[9]
.sym 45209 P2_1$SB_IO_OUT
.sym 45216 iomem_wdata[15]
.sym 45218 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 45221 UART_TX_SB_DFFESS_Q_E
.sym 45223 iomem_addr[16]
.sym 45238 iomem_wdata[7]
.sym 45243 iomem_wdata[3]
.sym 45244 iomem_wdata[2]
.sym 45257 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 45259 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45260 P2_1$SB_IO_OUT
.sym 45268 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 45271 soc.cpu.reg_out[28]
.sym 45374 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45375 soc.cpu.decoded_imm_j[21]
.sym 45376 iomem_addr[7]
.sym 45379 iomem_addr[2]
.sym 45381 iomem_addr[11]
.sym 45383 iomem_addr[9]
.sym 45384 iomem_addr[4]
.sym 45390 soc.cpu.reg_next_pc[7]
.sym 45391 soc.cpu.irq_pending[29]
.sym 45398 iomem_wdata[20]
.sym 45407 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 45408 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 45411 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 45412 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45415 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 45419 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 45420 soc.cpu.latched_stalu
.sym 45421 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45423 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 45424 soc.cpu.alu_out_q[28]
.sym 45425 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45426 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 45428 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2
.sym 45432 soc.cpu.reg_next_pc[28]
.sym 45433 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 45436 soc.cpu.reg_out[28]
.sym 45450 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45451 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 45452 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45453 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 45456 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 45457 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 45458 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45468 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45470 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2
.sym 45471 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 45474 soc.cpu.latched_stalu
.sym 45475 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 45476 soc.cpu.reg_out[28]
.sym 45477 soc.cpu.alu_out_q[28]
.sym 45480 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 45481 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 45483 soc.cpu.reg_next_pc[28]
.sym 45484 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 45485 CLK$SB_IO_IN_$glb_clk
.sym 45486 resetn_SB_LUT4_I3_O_$glb_sr
.sym 45487 soc.cpu.reg_out[19]
.sym 45489 soc.cpu.next_pc[19]
.sym 45492 soc.cpu.next_pc[24]
.sym 45494 soc.cpu.next_pc[28]
.sym 45497 soc.cpu.compressed_instr
.sym 45498 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45499 gpio_led_pmod[0]
.sym 45500 iomem_addr[11]
.sym 45502 soc.ram_ready
.sym 45508 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45509 iomem_addr[14]
.sym 45511 iomem_wdata[1]
.sym 45515 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.sym 45516 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45518 soc.cpu.reg_next_pc[7]
.sym 45521 soc.cpu.alu_out_q[30]
.sym 45528 soc.cpu.reg_next_pc[26]
.sym 45529 soc.cpu.reg_out[26]
.sym 45532 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45533 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 45534 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 45535 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 45536 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 45537 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 45539 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 45540 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 45542 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 45544 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45545 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 45547 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 45548 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45549 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45551 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45555 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45556 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45557 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 45558 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 45559 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 45561 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45563 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 45564 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 45567 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 45568 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45569 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45570 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 45573 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 45574 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45575 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45576 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 45580 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 45581 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 45582 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45585 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45586 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45587 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 45588 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 45591 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 45592 soc.cpu.reg_next_pc[26]
.sym 45593 soc.cpu.reg_out[26]
.sym 45597 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 45598 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45599 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45600 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 45603 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 45604 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 45606 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45607 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 45608 CLK$SB_IO_IN_$glb_clk
.sym 45609 resetn_SB_LUT4_I3_O_$glb_sr
.sym 45610 soc.cpu.next_pc[27]
.sym 45611 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 45612 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 45613 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 45614 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 45615 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 45616 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 45617 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 45622 $PACKER_GND_NET
.sym 45623 soc.cpu.reg_out[26]
.sym 45624 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 45627 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 45628 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 45629 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 45630 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 45635 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45637 soc.cpu.reg_next_pc[25]
.sym 45638 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45639 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 45641 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45642 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45643 soc.memory.wen[0]
.sym 45651 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 45653 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45654 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 45657 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 45658 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 45659 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45661 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45662 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 45665 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2
.sym 45667 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 45668 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45670 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 45672 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 45673 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 45674 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 45675 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45676 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45677 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 45678 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45679 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 45681 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45684 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 45685 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45686 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45687 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 45691 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 45692 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2
.sym 45693 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45696 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 45698 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45699 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 45702 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 45704 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 45705 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45708 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45709 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45710 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 45711 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 45715 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 45716 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 45717 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 45720 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 45721 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45722 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45723 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 45726 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45727 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 45728 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 45729 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 45730 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 45731 CLK$SB_IO_IN_$glb_clk
.sym 45732 resetn_SB_LUT4_I3_O_$glb_sr
.sym 45733 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45734 soc.cpu.reg_next_pc[9]
.sym 45735 soc.cpu.reg_next_pc[23]
.sym 45736 soc.cpu.next_pc[30]
.sym 45737 soc.cpu.reg_next_pc[16]
.sym 45738 soc.cpu.next_pc[25]
.sym 45739 soc.cpu.next_pc[29]
.sym 45740 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 45744 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45747 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45750 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 45754 iomem_addr[16]
.sym 45757 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 45758 soc.cpu.reg_next_pc[30]
.sym 45759 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 45760 soc.cpu.reg_next_pc[20]
.sym 45761 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45762 soc.cpu.reg_out[23]
.sym 45763 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 45765 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 45767 soc.cpu.reg_out[30]
.sym 45768 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 45774 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 45779 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 45782 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 45785 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 45790 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45796 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 45797 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 45800 soc.cpu.compressed_instr
.sym 45801 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 45805 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 45806 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 45808 soc.cpu.compressed_instr
.sym 45809 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 45812 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 45814 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 45815 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 45816 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 45818 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 45821 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 45822 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 45824 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 45826 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 45828 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 45830 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 45833 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 45834 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 45836 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 45838 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 45840 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 45842 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 45844 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 45846 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 45848 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 45851 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 45852 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 45856 soc.cpu.next_pc[21]
.sym 45857 soc.cpu.next_pc[23]
.sym 45858 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 45859 soc.cpu.reg_out[25]
.sym 45860 soc.memory.wen[0]
.sym 45861 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 45862 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 45863 soc.cpu.reg_out[21]
.sym 45868 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 45870 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 45872 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 45873 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 45878 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 45879 soc.cpu.reg_next_pc[23]
.sym 45880 soc.cpu.reg_next_pc[23]
.sym 45881 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.sym 45882 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 45883 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 45884 soc.cpu.reg_next_pc[16]
.sym 45885 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 45886 soc.cpu.reg_out[20]
.sym 45887 soc.cpu.reg_next_pc[7]
.sym 45888 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 45890 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 45891 soc.cpu.irq_pending[29]
.sym 45892 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 45899 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 45901 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 45903 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 45904 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 45909 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 45910 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 45912 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 45928 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 45929 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 45931 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 45933 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 45935 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 45938 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 45939 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 45941 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 45944 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 45945 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 45947 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 45949 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 45951 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 45953 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 45956 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 45957 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 45959 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 45961 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 45963 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 45965 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 45968 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 45969 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 45971 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 45973 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 45975 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 45979 soc.cpu.next_pc[20]
.sym 45980 soc.cpu.reg_out[20]
.sym 45981 soc.cpu.reg_out[23]
.sym 45982 soc.cpu.next_pc[18]
.sym 45983 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 45984 soc.cpu.next_pc[22]
.sym 45985 soc.cpu.next_pc[7]
.sym 45986 soc.cpu.reg_out[18]
.sym 45990 soc.cpu.decoded_imm_j[0]
.sym 45991 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 45996 soc.cpu.reg_out[21]
.sym 45998 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 46000 iomem_addr[12]
.sym 46003 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.sym 46004 soc.cpu.reg_next_pc[21]
.sym 46005 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46006 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 46007 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 46009 soc.cpu.reg_next_pc[18]
.sym 46010 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 46011 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46012 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46013 soc.cpu.compressed_instr
.sym 46014 iomem_wdata[1]
.sym 46015 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 46022 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 46028 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 46029 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 46030 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 46032 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 46033 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 46035 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 46036 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 46052 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 46055 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 46056 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 46058 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 46061 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 46062 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 46064 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 46066 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 46068 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 46070 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 46073 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 46074 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 46076 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 46079 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 46080 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 46082 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 46084 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 46086 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 46088 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 46091 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 46092 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 46094 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 46096 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 46098 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 46102 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 46103 soc.cpu.reg_out[24]
.sym 46104 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 46105 soc.cpu.next_pc[16]
.sym 46106 soc.cpu.next_pc[9]
.sym 46107 soc.cpu.reg_out[29]
.sym 46108 soc.cpu.next_pc[4]
.sym 46109 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 46112 soc.cpu.decoded_imm_j[15]
.sym 46113 soc.cpu.alu_out_q[28]
.sym 46121 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 46126 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46128 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46129 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46130 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 46131 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 46132 soc.cpu.decoded_imm_j[7]
.sym 46133 soc.cpu.reg_out[4]
.sym 46134 soc.cpu.reg_out[13]
.sym 46135 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 46136 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46137 soc.cpu.decoded_imm_j[10]
.sym 46138 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 46145 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46146 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 46148 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 46151 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 46153 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 46154 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 46155 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 46156 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 46157 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 46158 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 46169 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 46175 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 46177 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 46179 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 46181 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 46183 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 46185 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 46187 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 46189 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 46191 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 46193 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 46196 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 46197 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 46199 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 46201 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 46203 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 46205 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 46208 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 46209 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 46212 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 46213 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 46214 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46215 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 46218 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 46219 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 46221 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 46222 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 46223 CLK$SB_IO_IN_$glb_clk
.sym 46224 resetn_SB_LUT4_I3_O_$glb_sr
.sym 46225 soc.cpu.next_pc[12]
.sym 46226 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 46227 soc.cpu.reg_next_pc[14]
.sym 46228 soc.cpu.next_pc[14]
.sym 46229 soc.cpu.reg_pc[30]
.sym 46230 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 46231 soc.cpu.next_pc[13]
.sym 46232 soc.cpu.reg_next_pc[3]
.sym 46233 soc.cpu.cpu_state[4]
.sym 46235 soc.cpu.decoded_imm_j[2]
.sym 46236 soc.cpu.cpu_state[4]
.sym 46237 soc.cpu.next_pc[8]
.sym 46238 soc.cpu.reg_out[9]
.sym 46239 soc.cpu.pcpi_rs1[21]
.sym 46241 soc.cpu.reg_next_pc[4]
.sym 46242 iomem_addr[16]
.sym 46244 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 46246 iomem_addr[21]
.sym 46247 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 46248 soc.cpu.pcpi_rs1[4]
.sym 46249 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46250 soc.cpu.reg_pc[30]
.sym 46251 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 46252 soc.cpu.irq_pending[16]
.sym 46253 soc.cpu.decoded_imm_j[9]
.sym 46254 soc.cpu.decoded_imm_j[6]
.sym 46255 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46256 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46257 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46258 soc.cpu.reg_next_pc[31]
.sym 46259 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46260 soc.cpu.pcpi_rs1[27]
.sym 46268 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 46269 soc.cpu.decoded_imm_j[1]
.sym 46271 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 46274 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 46275 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 46276 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 46277 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 46278 soc.cpu.decoded_imm_j[6]
.sym 46284 soc.cpu.decoded_imm_j[4]
.sym 46287 soc.cpu.decoded_imm_j[5]
.sym 46288 soc.cpu.decoded_imm_j[2]
.sym 46291 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 46292 soc.cpu.decoded_imm_j[7]
.sym 46293 soc.cpu.decoded_imm_j[0]
.sym 46296 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 46297 soc.cpu.decoded_imm_j[3]
.sym 46298 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[1]
.sym 46300 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 46301 soc.cpu.decoded_imm_j[0]
.sym 46304 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[2]
.sym 46306 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 46307 soc.cpu.decoded_imm_j[1]
.sym 46308 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[1]
.sym 46310 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[3]
.sym 46312 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 46313 soc.cpu.decoded_imm_j[2]
.sym 46314 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[2]
.sym 46316 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[4]
.sym 46318 soc.cpu.decoded_imm_j[3]
.sym 46319 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 46320 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[3]
.sym 46322 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[5]
.sym 46324 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 46325 soc.cpu.decoded_imm_j[4]
.sym 46326 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[4]
.sym 46328 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[6]
.sym 46330 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 46331 soc.cpu.decoded_imm_j[5]
.sym 46332 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[5]
.sym 46334 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[7]
.sym 46336 soc.cpu.decoded_imm_j[6]
.sym 46337 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 46338 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[6]
.sym 46340 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[8]
.sym 46342 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 46343 soc.cpu.decoded_imm_j[7]
.sym 46344 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[7]
.sym 46349 soc.cpu.reg_out[7]
.sym 46350 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 46351 soc.cpu.reg_out[4]
.sym 46352 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 46353 soc.cpu.next_pc[3]
.sym 46354 soc.cpu.next_pc[5]
.sym 46355 soc.cpu.reg_out[27]
.sym 46358 soc.cpu.instr_jal
.sym 46360 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 46361 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 46362 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 46363 iomem_addr[10]
.sym 46364 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 46367 soc.cpu.pcpi_rs1[17]
.sym 46369 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 46371 soc.cpu.reg_next_pc[14]
.sym 46372 soc.cpu.decoded_imm_j[16]
.sym 46373 soc.cpu.mem_la_firstword_xfer
.sym 46375 soc.cpu.decoded_imm_j[18]
.sym 46376 soc.cpu.reg_pc[30]
.sym 46377 soc.cpu.next_pc[6]
.sym 46378 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 46380 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 46381 soc.cpu.decoded_imm_j[19]
.sym 46382 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 46383 soc.cpu.decoded_imm_j[3]
.sym 46384 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[8]
.sym 46391 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 46394 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 46399 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 46401 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 46402 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 46404 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 46405 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 46407 soc.cpu.decoded_imm_j[10]
.sym 46408 soc.cpu.decoded_imm_j[12]
.sym 46413 soc.cpu.decoded_imm_j[9]
.sym 46414 soc.cpu.decoded_imm_j[11]
.sym 46415 soc.cpu.decoded_imm_j[15]
.sym 46416 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 46417 soc.cpu.decoded_imm_j[8]
.sym 46419 soc.cpu.decoded_imm_j[14]
.sym 46420 soc.cpu.decoded_imm_j[13]
.sym 46421 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[9]
.sym 46423 soc.cpu.decoded_imm_j[8]
.sym 46424 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 46425 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[8]
.sym 46427 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[10]
.sym 46429 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 46430 soc.cpu.decoded_imm_j[9]
.sym 46431 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[9]
.sym 46433 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[11]
.sym 46435 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 46436 soc.cpu.decoded_imm_j[10]
.sym 46437 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[10]
.sym 46439 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[12]
.sym 46441 soc.cpu.decoded_imm_j[11]
.sym 46442 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 46443 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[11]
.sym 46445 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[13]
.sym 46447 soc.cpu.decoded_imm_j[12]
.sym 46448 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 46449 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[12]
.sym 46451 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[14]
.sym 46453 soc.cpu.decoded_imm_j[13]
.sym 46454 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 46455 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[13]
.sym 46457 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[15]
.sym 46459 soc.cpu.decoded_imm_j[14]
.sym 46460 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 46461 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[14]
.sym 46463 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[16]
.sym 46465 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 46466 soc.cpu.decoded_imm_j[15]
.sym 46467 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[15]
.sym 46473 soc.cpu.reg_out[28]
.sym 46476 soc.cpu.next_pc[31]
.sym 46477 soc.cpu.reg_out[16]
.sym 46478 soc.cpu.reg_out[31]
.sym 46481 soc.cpu.decoded_imm_j[4]
.sym 46482 soc.cpu.is_sb_sh_sw
.sym 46489 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.sym 46490 soc.cpu.reg_out[3]
.sym 46491 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 46494 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 46496 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46497 soc.cpu.compressed_instr
.sym 46498 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 46500 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 46501 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46502 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 46503 soc.cpu.pcpi_rs1[9]
.sym 46504 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46505 soc.cpu.decoded_imm_j[14]
.sym 46506 soc.cpu.decoded_imm_j[17]
.sym 46507 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[16]
.sym 46512 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 46513 soc.cpu.decoded_imm_j[17]
.sym 46514 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 46515 soc.cpu.decoded_imm_j[22]
.sym 46520 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 46522 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 46524 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 46525 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 46527 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 46529 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 46532 soc.cpu.decoded_imm_j[16]
.sym 46534 soc.cpu.decoded_imm_j[23]
.sym 46535 soc.cpu.decoded_imm_j[18]
.sym 46539 soc.cpu.decoded_imm_j[20]
.sym 46540 soc.cpu.decoded_imm_j[21]
.sym 46541 soc.cpu.decoded_imm_j[19]
.sym 46544 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[17]
.sym 46546 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 46547 soc.cpu.decoded_imm_j[16]
.sym 46548 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[16]
.sym 46550 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[18]
.sym 46552 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 46553 soc.cpu.decoded_imm_j[17]
.sym 46554 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[17]
.sym 46556 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[19]
.sym 46558 soc.cpu.decoded_imm_j[18]
.sym 46559 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 46560 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[18]
.sym 46562 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[20]
.sym 46564 soc.cpu.decoded_imm_j[19]
.sym 46565 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 46566 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[19]
.sym 46568 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[21]
.sym 46570 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 46571 soc.cpu.decoded_imm_j[20]
.sym 46572 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[20]
.sym 46574 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[22]
.sym 46576 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 46577 soc.cpu.decoded_imm_j[21]
.sym 46578 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[21]
.sym 46580 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[23]
.sym 46582 soc.cpu.decoded_imm_j[22]
.sym 46583 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 46584 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[22]
.sym 46586 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[24]
.sym 46588 soc.cpu.decoded_imm_j[23]
.sym 46589 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 46590 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[23]
.sym 46594 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.sym 46595 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 46596 soc.cpu.next_pc[6]
.sym 46597 soc.cpu.decoded_imm_j[20]
.sym 46600 soc.cpu.decoded_imm_j[23]
.sym 46601 soc.cpu.decoded_imm_j[24]
.sym 46603 iomem_wdata[28]
.sym 46604 iomem_wdata[28]
.sym 46606 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 46609 soc.cpu.decoded_imm_j[22]
.sym 46610 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 46614 iomem_ready_SB_LUT4_I3_I0
.sym 46618 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46619 soc.cpu.decoded_imm_j[12]
.sym 46620 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46621 soc.cpu.pcpi_rs1[14]
.sym 46622 soc.mem_rdata[17]
.sym 46623 soc.cpu.decoded_imm_j[13]
.sym 46624 soc.cpu.decoded_imm_j[7]
.sym 46625 soc.cpu.reg_out[13]
.sym 46626 soc.cpu.pcpi_rs1[25]
.sym 46628 soc.cpu.decoded_imm_j[31]
.sym 46630 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[24]
.sym 46635 soc.cpu.decoded_imm_j[31]
.sym 46637 soc.cpu.decoded_imm_j[27]
.sym 46639 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 46640 soc.cpu.decoded_imm_j[29]
.sym 46643 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 46646 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 46648 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 46649 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 46650 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 46654 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 46655 soc.cpu.decoded_imm_j[28]
.sym 46659 soc.cpu.decoded_imm_j[30]
.sym 46661 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 46663 soc.cpu.decoded_imm_j[25]
.sym 46665 soc.cpu.decoded_imm_j[26]
.sym 46666 soc.cpu.decoded_imm_j[24]
.sym 46667 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[25]
.sym 46669 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 46670 soc.cpu.decoded_imm_j[24]
.sym 46671 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[24]
.sym 46673 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[26]
.sym 46675 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 46676 soc.cpu.decoded_imm_j[25]
.sym 46677 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[25]
.sym 46679 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[27]
.sym 46681 soc.cpu.decoded_imm_j[26]
.sym 46682 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 46683 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[26]
.sym 46685 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[28]
.sym 46687 soc.cpu.decoded_imm_j[27]
.sym 46688 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 46689 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[27]
.sym 46691 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[29]
.sym 46693 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 46694 soc.cpu.decoded_imm_j[28]
.sym 46695 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[28]
.sym 46697 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[30]
.sym 46699 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 46700 soc.cpu.decoded_imm_j[29]
.sym 46701 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[29]
.sym 46703 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[31]
.sym 46705 soc.cpu.decoded_imm_j[30]
.sym 46706 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 46707 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[30]
.sym 46711 soc.cpu.decoded_imm_j[31]
.sym 46712 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 46713 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[31]
.sym 46717 soc.cpu.reg_out[6]
.sym 46718 soc.cpu.reg_out[22]
.sym 46719 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 46720 soc.cpu.reg_out[30]
.sym 46721 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 46722 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46723 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46724 soc.cpu.reg_out[14]
.sym 46728 iomem_wdata[15]
.sym 46732 soc.cpu.decoded_imm_j[8]
.sym 46733 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46734 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46735 soc.cpu.pcpi_rs1[30]
.sym 46741 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 46742 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 46745 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 46746 soc.cpu.decoded_imm_j[6]
.sym 46747 soc.cpu.pcpi_rs1[27]
.sym 46748 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 46749 soc.cpu.decoded_imm_j[9]
.sym 46750 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 46751 soc.cpu.pcpi_rs1[31]
.sym 46752 iomem_wdata[7]
.sym 46760 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 46763 soc.cpu.mem_rdata_latched[12]
.sym 46767 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46769 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46771 soc.cpu.cpu_state[2]
.sym 46772 soc.cpu.pcpi_rs1[3]
.sym 46774 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 46777 soc.cpu.cpu_state[3]
.sym 46779 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46782 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46787 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46789 soc.cpu.cpu_state[4]
.sym 46791 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46800 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 46805 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46809 soc.cpu.cpu_state[3]
.sym 46810 soc.cpu.cpu_state[4]
.sym 46811 soc.cpu.pcpi_rs1[3]
.sym 46812 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46815 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 46816 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 46817 soc.cpu.cpu_state[2]
.sym 46818 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 46822 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46828 soc.cpu.mem_rdata_latched[12]
.sym 46834 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46837 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 46838 CLK$SB_IO_IN_$glb_clk
.sym 46840 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 46841 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 46842 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 46843 soc.cpu.reg_out[13]
.sym 46844 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 46845 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 46846 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I1
.sym 46847 soc.cpu.reg_out[12]
.sym 46853 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 46855 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 46856 soc.mem_rdata[26]
.sym 46857 soc.cpu.mem_rdata_latched[12]
.sym 46859 soc.cpu.cpu_state[2]
.sym 46861 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 46863 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 46864 soc.mem_rdata[27]
.sym 46866 soc.cpu.pcpi_rs1[30]
.sym 46867 soc.cpu.decoded_imm_j[18]
.sym 46868 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 46869 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 46870 soc.cpu.decoded_imm_j[3]
.sym 46871 soc.cpu.decoded_imm_j[29]
.sym 46872 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 46873 soc.cpu.decoded_imm_j[19]
.sym 46874 soc.cpu.instr_jal
.sym 46875 soc.cpu.decoded_imm_j[16]
.sym 46882 soc.cpu.mem_rdata_q[23]
.sym 46883 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 46886 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46893 soc.cpu.decoded_imm_j[0]
.sym 46894 soc.cpu.mem_rdata_q[7]
.sym 46895 $PACKER_GND_NET
.sym 46896 soc.cpu.decoded_imm_j[3]
.sym 46897 soc.cpu.is_sb_sh_sw
.sym 46901 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 46911 soc.cpu.instr_jal
.sym 46917 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46920 soc.cpu.decoded_imm_j[0]
.sym 46921 soc.cpu.is_sb_sh_sw
.sym 46922 soc.cpu.instr_jal
.sym 46923 soc.cpu.mem_rdata_q[7]
.sym 46927 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46932 soc.cpu.mem_rdata_q[23]
.sym 46933 soc.cpu.decoded_imm_j[3]
.sym 46934 soc.cpu.instr_jal
.sym 46935 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 46941 $PACKER_GND_NET
.sym 46944 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46951 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46958 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 46960 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 46961 CLK$SB_IO_IN_$glb_clk
.sym 46964 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 46969 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 46972 soc.spimem_rdata[21]
.sym 46979 soc.mem_rdata[25]
.sym 46984 soc.cpu.reg_pc[14]
.sym 46986 soc.cpu.mem_rdata_q[23]
.sym 46989 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 46990 soc.cpu.decoded_imm_j[17]
.sym 46992 iomem_wdata[31]
.sym 46993 soc.cpu.decoded_imm_j[2]
.sym 46994 soc.cpu.instr_retirq
.sym 46995 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46996 soc.mem_rdata[28]
.sym 46997 soc.cpu.decoded_imm_j[14]
.sym 46998 soc.cpu.mem_rdata_q[22]
.sym 47004 soc.cpu.mem_rdata_q[21]
.sym 47005 soc.cpu.mem_rdata_q[22]
.sym 47006 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47007 soc.cpu.pcpi_rs1[0]
.sym 47008 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 47010 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47012 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1
.sym 47014 soc.cpu.latched_branch
.sym 47015 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 47017 soc.cpu.latched_store
.sym 47018 soc.cpu.decoded_imm_j[11]
.sym 47019 soc.cpu.decoded_imm_j[2]
.sym 47020 soc.cpu.mem_rdata_q[8]
.sym 47021 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47022 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 47023 soc.cpu.cpu_state[4]
.sym 47025 soc.cpu.instr_jal
.sym 47026 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 47027 soc.cpu.is_sb_sh_sw
.sym 47029 soc.cpu.cpu_state[3]
.sym 47031 soc.cpu.mem_rdata_q[7]
.sym 47033 soc.cpu.instr_jal
.sym 47034 soc.cpu.cpu_state[6]
.sym 47037 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47038 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47039 soc.cpu.mem_rdata_q[21]
.sym 47049 soc.cpu.latched_store
.sym 47052 soc.cpu.latched_branch
.sym 47055 soc.cpu.decoded_imm_j[11]
.sym 47056 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 47057 soc.cpu.instr_jal
.sym 47058 soc.cpu.mem_rdata_q[7]
.sym 47061 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47062 soc.cpu.cpu_state[4]
.sym 47063 soc.cpu.cpu_state[3]
.sym 47064 soc.cpu.pcpi_rs1[0]
.sym 47067 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47068 soc.cpu.decoded_imm_j[2]
.sym 47069 soc.cpu.mem_rdata_q[22]
.sym 47070 soc.cpu.instr_jal
.sym 47073 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 47075 soc.cpu.mem_rdata_q[8]
.sym 47076 soc.cpu.is_sb_sh_sw
.sym 47079 soc.cpu.cpu_state[6]
.sym 47080 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 47081 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1
.sym 47082 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 47084 CLK$SB_IO_IN_$glb_clk
.sym 47085 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47086 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 47087 soc.cpu.decoded_imm_j[18]
.sym 47088 soc.cpu.decoded_imm_j[5]
.sym 47089 soc.cpu.decoded_imm_j[14]
.sym 47090 soc.cpu.decoded_imm_j[19]
.sym 47091 soc.cpu.decoded_imm_j[16]
.sym 47092 soc.cpu.decoded_imm_j[13]
.sym 47093 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 47099 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 47100 soc.cpu.latched_branch
.sym 47102 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 47104 iomem_wdata[13]
.sym 47106 $PACKER_GND_NET
.sym 47108 soc.cpu.pcpi_rs1[27]
.sym 47110 soc.cpu.mem_rdata_latched[1]
.sym 47111 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 47112 soc.cpu.mem_rdata_q[10]
.sym 47113 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 47114 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47115 soc.cpu.decoded_imm_j[13]
.sym 47116 soc.cpu.decoded_imm_j[7]
.sym 47117 soc.cpu.pcpi_rs1[25]
.sym 47118 soc.cpu.latched_is_lh
.sym 47119 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47120 soc.cpu.pcpi_rs1[14]
.sym 47121 soc.cpu.reg_out[0]
.sym 47127 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 47128 soc.cpu.cpuregs_raddr1[3]
.sym 47129 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47130 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47132 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 47134 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47136 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 47137 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47140 soc.cpu.mem_rdata_latched[12]
.sym 47141 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47142 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47143 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 47144 soc.cpu.cpuregs_raddr1[4]
.sym 47145 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 47147 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47148 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 47151 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 47152 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47155 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47156 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47157 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 47158 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 47160 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 47161 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47162 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 47163 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47166 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47168 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47169 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47172 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 47173 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 47174 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47175 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 47179 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47180 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47181 soc.cpu.mem_rdata_latched[12]
.sym 47184 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 47185 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47186 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47187 soc.cpu.cpuregs_raddr1[4]
.sym 47190 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47192 soc.cpu.cpuregs_raddr1[3]
.sym 47196 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 47197 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 47204 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 47205 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 47206 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47207 CLK$SB_IO_IN_$glb_clk
.sym 47209 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 47210 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47211 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 47212 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 47213 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47214 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47215 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 47216 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 47221 $PACKER_VCC_NET
.sym 47222 soc.cpu.decoded_imm_j[13]
.sym 47223 $PACKER_VCC_NET
.sym 47224 soc.cpu.pcpi_rs1[11]
.sym 47225 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47226 soc.cpu.pcpi_rs1[0]
.sym 47228 soc.cpu.mem_rdata_latched[12]
.sym 47232 soc.cpu.pcpi_rs1[1]
.sym 47233 soc.cpu.decoded_imm_j[9]
.sym 47234 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47235 soc.cpu.mem_rdata_latched[5]
.sym 47236 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47237 soc.cpu.decoded_imm_j[19]
.sym 47238 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 47239 soc.cpu.pcpi_rs1[27]
.sym 47240 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47241 soc.cpu.mem_rdata_q[25]
.sym 47242 soc.cpu.decoded_imm_j[6]
.sym 47243 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 47244 iomem_wdata[7]
.sym 47250 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47254 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 47256 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47257 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 47261 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47263 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 47264 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47267 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47268 soc.cpu.mem_do_rinst
.sym 47269 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47270 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47271 soc.cpu.mem_rdata_latched[4]
.sym 47272 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 47273 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47274 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47276 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 47277 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 47278 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47279 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47280 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 47281 soc.cpu.cpuregs_raddr1[2]
.sym 47283 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47284 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47285 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47286 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47289 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47290 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47291 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47292 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47295 soc.cpu.cpuregs_raddr1[2]
.sym 47296 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 47297 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47298 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 47301 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47302 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 47303 soc.cpu.mem_rdata_latched[4]
.sym 47307 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47308 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 47309 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47310 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47313 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47315 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47316 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 47319 soc.cpu.mem_do_rinst
.sym 47321 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 47322 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 47325 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 47326 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47327 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 47328 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 47329 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47330 CLK$SB_IO_IN_$glb_clk
.sym 47332 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47333 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47334 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 47335 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47336 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47337 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47338 soc.cpu.decoded_imm_j[9]
.sym 47339 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47346 soc.cpu.mem_rdata_q[8]
.sym 47350 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 47351 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 47352 resetn
.sym 47354 soc.cpu.mem_xfer
.sym 47355 soc.cpu.mem_rdata_q[31]
.sym 47356 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 47357 soc.cpu.pcpi_rs1[30]
.sym 47358 soc.cpu.instr_jal
.sym 47359 soc.cpu.mem_rdata_latched[2]
.sym 47360 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47361 iomem_wdata[23]
.sym 47362 soc.cpu.decoded_imm_j[3]
.sym 47363 soc.cpu.mem_rdata_latched[2]
.sym 47364 $PACKER_VCC_NET
.sym 47365 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47366 $PACKER_VCC_NET
.sym 47367 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47373 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47375 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47377 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 47378 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47379 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47381 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47382 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 47383 soc.cpu.mem_rdata_latched[6]
.sym 47385 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 47387 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47388 soc.cpu.mem_rdata_latched[0]
.sym 47389 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47392 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47393 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47394 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47395 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47398 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47399 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47400 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47401 soc.cpu.mem_rdata_latched[1]
.sym 47403 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47404 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 47406 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 47407 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47408 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47409 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47412 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 47413 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47414 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47415 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47418 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 47420 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 47424 soc.cpu.mem_rdata_latched[6]
.sym 47425 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47426 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 47430 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47431 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47432 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47433 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47436 soc.cpu.mem_rdata_latched[1]
.sym 47438 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47442 soc.cpu.mem_rdata_latched[0]
.sym 47443 soc.cpu.mem_rdata_latched[1]
.sym 47448 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47449 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47450 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47451 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47452 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47453 CLK$SB_IO_IN_$glb_clk
.sym 47455 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47456 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47457 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47458 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47459 soc.cpu.decoded_imm_j[6]
.sym 47460 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 47461 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47462 soc.cpu.instr_retirq
.sym 47467 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47469 soc.cpu.mem_rdata_latched[6]
.sym 47471 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47473 iomem_wdata[24]
.sym 47474 soc.cpu.mem_rdata_latched[12]
.sym 47475 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 47476 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47477 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47479 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 47481 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 47482 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47483 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 47484 iomem_wdata[31]
.sym 47485 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 47486 soc.cpu.instr_retirq
.sym 47487 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47488 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47489 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47490 soc.cpu.mem_rdata_q[22]
.sym 47500 soc.cpu.mem_rdata_latched[4]
.sym 47501 soc.cpu.mem_rdata_latched[4]
.sym 47502 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47503 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47507 soc.cpu.mem_rdata_latched[5]
.sym 47508 soc.cpu.mem_rdata_latched[3]
.sym 47510 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47511 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47514 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47516 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47518 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 47519 soc.cpu.mem_rdata_latched[2]
.sym 47520 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47522 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47523 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 47524 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 47526 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47529 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 47530 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47531 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 47532 soc.cpu.mem_rdata_latched[4]
.sym 47535 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47536 soc.cpu.mem_rdata_latched[4]
.sym 47537 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47538 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47541 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 47542 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47543 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 47544 soc.cpu.mem_rdata_latched[2]
.sym 47547 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47548 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47550 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47553 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47554 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 47555 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47556 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 47560 soc.cpu.mem_rdata_latched[5]
.sym 47561 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47562 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 47567 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47568 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47571 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47572 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 47573 soc.cpu.mem_rdata_latched[3]
.sym 47574 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 47578 soc.cpu.decoded_imm_j[10]
.sym 47579 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 47580 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 47581 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 47582 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 47583 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 47584 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 47585 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47589 soc.cpu.alu_out_q[28]
.sym 47591 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 47592 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47593 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47594 iomem_wdata[9]
.sym 47595 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 47596 soc.cpu.mem_rdata_latched[3]
.sym 47597 soc.cpu.mem_rdata_latched[1]
.sym 47602 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47603 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 47604 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47605 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47606 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47607 soc.cpu.instr_lui
.sym 47608 soc.cpu.mem_rdata_q[10]
.sym 47609 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 47610 soc.cpu.mem_rdata_q[28]
.sym 47611 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47612 soc.cpu.instr_jal
.sym 47613 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 47622 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47623 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 47624 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 47625 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47626 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47627 soc.cpu.mem_rdata_latched[3]
.sym 47628 soc.cpu.mem_rdata_latched[2]
.sym 47629 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47630 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 47632 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47633 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47636 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 47637 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47638 soc.cpu.mem_rdata_latched[6]
.sym 47641 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 47642 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 47643 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 47644 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 47645 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 47646 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 47647 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47648 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 47650 soc.cpu.mem_rdata_latched[5]
.sym 47652 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 47653 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47654 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 47658 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 47660 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47664 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 47665 soc.cpu.mem_rdata_latched[6]
.sym 47666 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 47670 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 47671 soc.cpu.mem_rdata_latched[5]
.sym 47673 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47676 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47677 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 47679 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 47682 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47683 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 47684 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47685 soc.cpu.mem_rdata_latched[2]
.sym 47688 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 47689 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 47690 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 47691 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47694 soc.cpu.mem_rdata_latched[3]
.sym 47695 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47696 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47697 soc.cpu.mem_rdata_latched[2]
.sym 47698 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47699 CLK$SB_IO_IN_$glb_clk
.sym 47701 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 47702 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 47703 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 47704 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 47705 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 47706 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 47707 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 47708 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 47710 soc.cpu.mem_rdata_latched[2]
.sym 47714 soc.cpu.mem_rdata_q[25]
.sym 47715 soc.cpu.mem_rdata_q[30]
.sym 47717 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47718 soc.cpu.pcpi_rs1[1]
.sym 47719 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 47720 $PACKER_VCC_NET
.sym 47721 soc.cpu.mem_rdata_q[28]
.sym 47722 soc.cpu.mem_rdata_latched[4]
.sym 47723 iomem_wdata[24]
.sym 47724 soc.cpu.mem_rdata_latched[12]
.sym 47725 soc.cpu.pcpi_rs2[20]
.sym 47726 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47727 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 47728 iomem_wdata[11]
.sym 47729 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 47730 soc.cpu.pcpi_rs1[27]
.sym 47731 soc.cpu.pcpi_rs2[28]
.sym 47732 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47733 soc.cpu.mem_la_wdata[5]
.sym 47734 iomem_wdata[15]
.sym 47735 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47736 soc.cpu.mem_rdata_latched[5]
.sym 47744 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 47746 soc.cpu.mem_rdata_latched[5]
.sym 47747 resetn
.sym 47749 soc.cpu.mem_rdata_latched[3]
.sym 47752 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47753 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 47754 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 47757 soc.cpu.mem_rdata_latched[6]
.sym 47758 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47760 soc.cpu.instr_lui
.sym 47761 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 47762 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47768 soc.cpu.mem_rdata_latched[4]
.sym 47769 soc.cpu.mem_rdata_latched[2]
.sym 47770 soc.cpu.instr_auipc
.sym 47777 soc.cpu.instr_lui
.sym 47778 soc.cpu.instr_auipc
.sym 47782 soc.cpu.mem_rdata_latched[6]
.sym 47783 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 47784 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 47787 soc.cpu.mem_rdata_latched[5]
.sym 47788 soc.cpu.mem_rdata_latched[4]
.sym 47789 soc.cpu.mem_rdata_latched[6]
.sym 47794 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47795 soc.cpu.mem_rdata_latched[3]
.sym 47796 soc.cpu.mem_rdata_latched[2]
.sym 47799 soc.cpu.mem_rdata_latched[5]
.sym 47800 soc.cpu.mem_rdata_latched[4]
.sym 47801 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 47805 resetn
.sym 47807 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47811 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47812 soc.cpu.mem_rdata_latched[3]
.sym 47813 soc.cpu.mem_rdata_latched[2]
.sym 47817 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 47819 soc.cpu.mem_rdata_latched[4]
.sym 47820 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 47821 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu_SB_DFFESR_Q_E
.sym 47822 CLK$SB_IO_IN_$glb_clk
.sym 47823 resetn_SB_LUT4_I3_O_$glb_sr
.sym 47824 soc.cpu.is_alu_reg_reg
.sym 47825 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 47826 soc.cpu.instr_lui
.sym 47827 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 47828 soc.cpu.instr_auipc
.sym 47829 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47830 soc.cpu.instr_jalr
.sym 47831 soc.cpu.is_alu_reg_imm
.sym 47837 iomem_wdata[8]
.sym 47838 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47840 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47842 soc.cpu.mem_rdata_latched[5]
.sym 47843 resetn
.sym 47844 soc.cpu.mem_rdata_q[26]
.sym 47845 soc.cpu.mem_rdata_latched[6]
.sym 47846 soc.cpu.mem_rdata_q[15]
.sym 47847 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 47848 $PACKER_VCC_NET
.sym 47849 soc.cpu.mem_la_wdata[1]
.sym 47850 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 47851 iomem_wdata[20]
.sym 47852 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47853 soc.cpu.pcpi_rs1[30]
.sym 47854 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 47855 soc.cpu.mem_rdata_latched[2]
.sym 47856 soc.cpu.mem_xfer
.sym 47857 $PACKER_VCC_NET
.sym 47858 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 47859 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 47865 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 47867 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 47872 soc.cpu.mem_rdata_latched[4]
.sym 47876 soc.cpu.mem_rdata_latched[6]
.sym 47877 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 47879 soc.cpu.pcpi_rs2[31]
.sym 47882 soc.cpu.mem_wordsize[1]
.sym 47884 soc.cpu.pcpi_rs2[15]
.sym 47885 soc.cpu.pcpi_rs2[11]
.sym 47888 soc.cpu.pcpi_rs2[12]
.sym 47890 soc.cpu.mem_wordsize[1]
.sym 47891 soc.cpu.pcpi_rs2[28]
.sym 47892 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 47893 soc.cpu.mem_la_wdata[4]
.sym 47894 soc.cpu.mem_wordsize[2]
.sym 47895 soc.cpu.pcpi_rs2[27]
.sym 47896 soc.cpu.mem_rdata_latched[5]
.sym 47898 soc.cpu.mem_wordsize[1]
.sym 47899 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 47900 soc.cpu.mem_wordsize[2]
.sym 47901 soc.cpu.pcpi_rs2[27]
.sym 47904 soc.cpu.mem_wordsize[1]
.sym 47905 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 47906 soc.cpu.pcpi_rs2[28]
.sym 47907 soc.cpu.mem_wordsize[2]
.sym 47910 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 47911 soc.cpu.mem_wordsize[1]
.sym 47913 soc.cpu.pcpi_rs2[15]
.sym 47916 soc.cpu.pcpi_rs2[12]
.sym 47917 soc.cpu.mem_wordsize[2]
.sym 47918 soc.cpu.mem_la_wdata[4]
.sym 47919 soc.cpu.mem_wordsize[1]
.sym 47922 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 47923 soc.cpu.mem_wordsize[1]
.sym 47924 soc.cpu.mem_wordsize[2]
.sym 47925 soc.cpu.pcpi_rs2[31]
.sym 47929 soc.cpu.mem_rdata_latched[5]
.sym 47930 soc.cpu.mem_rdata_latched[4]
.sym 47931 soc.cpu.mem_rdata_latched[6]
.sym 47934 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 47935 soc.cpu.pcpi_rs2[12]
.sym 47937 soc.cpu.mem_wordsize[1]
.sym 47940 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 47941 soc.cpu.pcpi_rs2[11]
.sym 47943 soc.cpu.mem_wordsize[1]
.sym 47944 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 47945 CLK$SB_IO_IN_$glb_clk
.sym 47947 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 47948 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 47950 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 47952 iomem_wdata[18]
.sym 47953 iomem_wdata[21]
.sym 47954 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 47955 iomem_wdata[31]
.sym 47959 soc.cpu.mem_do_rdata
.sym 47960 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 47963 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 47964 soc.cpu.mem_rdata_latched[6]
.sym 47966 soc.cpu.mem_rdata_latched[4]
.sym 47968 soc.cpu.mem_rdata_latched[12]
.sym 47969 iomem_wdata[31]
.sym 47970 soc.cpu.mem_rdata_q[29]
.sym 47972 soc.cpu.pcpi_rs2[23]
.sym 47973 soc.cpu.mem_do_rinst
.sym 47974 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 47975 soc.cpu.pcpi_rs1[14]
.sym 47976 iomem_wdata[31]
.sym 47977 iomem_wdata[20]
.sym 47978 soc.cpu.mem_la_wdata[2]
.sym 47979 soc.cpu.instr_jalr
.sym 47980 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 47981 soc.cpu.is_alu_reg_imm
.sym 47982 soc.cpu.mem_rdata_q[22]
.sym 47988 soc.cpu.mem_wordsize[1]
.sym 47993 pwm_b.counter[1]
.sym 47995 soc.cpu.mem_la_wdata[3]
.sym 48004 soc.cpu.mem_la_wdata[7]
.sym 48005 soc.cpu.mem_wordsize[2]
.sym 48006 pwm_b.counter[0]
.sym 48007 soc.cpu.pcpi_rs2[15]
.sym 48013 soc.cpu.mem_wordsize[2]
.sym 48014 soc.cpu.pcpi_rs2[11]
.sym 48021 soc.cpu.mem_la_wdata[7]
.sym 48022 soc.cpu.mem_wordsize[2]
.sym 48023 soc.cpu.mem_wordsize[1]
.sym 48024 soc.cpu.pcpi_rs2[15]
.sym 48035 pwm_b.counter[0]
.sym 48045 soc.cpu.mem_wordsize[1]
.sym 48046 soc.cpu.pcpi_rs2[11]
.sym 48047 soc.cpu.mem_wordsize[2]
.sym 48048 soc.cpu.mem_la_wdata[3]
.sym 48052 pwm_b.counter[0]
.sym 48053 pwm_b.counter[1]
.sym 48068 CLK$SB_IO_IN_$glb_clk
.sym 48070 iomem_wdata[17]
.sym 48071 iomem_wdata[20]
.sym 48074 iomem_wdata[19]
.sym 48075 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 48076 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 48077 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48079 iomem_wdata[18]
.sym 48084 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 48085 soc.cpu.mem_do_wdata
.sym 48086 soc.cpu.pcpi_rs2[18]
.sym 48088 soc.cpu.pcpi_rs2[21]
.sym 48089 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 48094 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 48095 soc.cpu.mem_wordsize[2]
.sym 48097 soc.cpu.mem_rdata_latched[12]
.sym 48098 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 48099 soc.cpu.mem_wordsize[1]
.sym 48100 soc.cpu.mem_rdata_q[10]
.sym 48101 soc.cpu.pcpi_rs1[8]
.sym 48104 soc.cpu.mem_la_wdata[6]
.sym 48105 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48114 soc.cpu.pcpi_rs1[4]
.sym 48115 soc.cpu.mem_wordsize[1]
.sym 48119 soc.cpu.mem_wordsize[2]
.sym 48120 soc.cpu.mem_la_wdata[0]
.sym 48122 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 48129 soc.cpu.pcpi_rs1[6]
.sym 48130 soc.cpu.pcpi_rs1[7]
.sym 48133 soc.cpu.pcpi_rs1[2]
.sym 48135 soc.cpu.pcpi_rs2[16]
.sym 48137 soc.cpu.pcpi_rs1[3]
.sym 48138 soc.cpu.pcpi_rs1[5]
.sym 48146 soc.cpu.pcpi_rs1[6]
.sym 48152 soc.cpu.pcpi_rs1[3]
.sym 48158 soc.cpu.pcpi_rs1[5]
.sym 48165 soc.cpu.pcpi_rs1[2]
.sym 48168 soc.cpu.mem_la_wdata[0]
.sym 48169 soc.cpu.mem_wordsize[2]
.sym 48170 soc.cpu.mem_wordsize[1]
.sym 48171 soc.cpu.pcpi_rs2[16]
.sym 48176 soc.cpu.pcpi_rs1[7]
.sym 48188 soc.cpu.pcpi_rs1[4]
.sym 48190 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 48191 CLK$SB_IO_IN_$glb_clk
.sym 48193 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1
.sym 48194 soc.cpu.mem_rdata_q[10]
.sym 48195 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 48196 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I0
.sym 48197 soc.cpu.mem_rdata_q[11]
.sym 48198 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I0
.sym 48199 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 48200 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1
.sym 48201 iomem_wdata[16]
.sym 48205 soc.cpu.pcpi_rs1[0]
.sym 48206 soc.cpu.mem_rdata_q[14]
.sym 48207 soc.cpu.mem_rdata_q[9]
.sym 48208 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 48209 $PACKER_VCC_NET
.sym 48210 soc.cpu.pcpi_rs1[4]
.sym 48211 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 48212 iomem_wdata[17]
.sym 48213 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 48214 soc.cpu.pcpi_rs1[0]
.sym 48215 soc.cpu.mem_la_wdata[4]
.sym 48216 soc.cpu.pcpi_rs2[19]
.sym 48217 soc.cpu.pcpi_rs1[17]
.sym 48219 soc.cpu.pcpi_rs2[22]
.sym 48220 soc.cpu.pcpi_rs1[15]
.sym 48221 soc.cpu.mem_la_wdata[1]
.sym 48222 soc.cpu.pcpi_rs2[20]
.sym 48223 soc.cpu.pcpi_rs2[11]
.sym 48224 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 48225 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 48227 soc.cpu.pcpi_rs1[19]
.sym 48228 soc.cpu.pcpi_rs2[28]
.sym 48234 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 48235 soc.cpu.mem_la_wdata[2]
.sym 48239 soc.cpu.mem_la_wdata[1]
.sym 48241 soc.cpu.mem_la_wdata[3]
.sym 48243 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 48244 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 48245 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 48246 soc.cpu.mem_la_wdata[4]
.sym 48247 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 48249 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 48253 soc.cpu.mem_la_wdata[7]
.sym 48254 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 48256 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 48257 soc.cpu.mem_la_wdata[0]
.sym 48263 soc.cpu.mem_la_wdata[5]
.sym 48264 soc.cpu.mem_la_wdata[6]
.sym 48266 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[1]
.sym 48268 soc.cpu.mem_la_wdata[0]
.sym 48269 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 48272 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[2]
.sym 48274 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 48275 soc.cpu.mem_la_wdata[1]
.sym 48278 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[3]
.sym 48280 soc.cpu.mem_la_wdata[2]
.sym 48281 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 48284 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[4]
.sym 48286 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 48287 soc.cpu.mem_la_wdata[3]
.sym 48290 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[5]
.sym 48292 soc.cpu.mem_la_wdata[4]
.sym 48293 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 48296 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[6]
.sym 48298 soc.cpu.mem_la_wdata[5]
.sym 48299 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 48302 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[7]
.sym 48304 soc.cpu.mem_la_wdata[6]
.sym 48305 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 48308 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 48310 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 48311 soc.cpu.mem_la_wdata[7]
.sym 48316 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 48317 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 48318 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 48319 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 48320 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 48321 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 48322 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 48323 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 48328 soc.cpu.pcpi_rs1[0]
.sym 48329 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 48330 soc.cpu.mem_rdata_q[7]
.sym 48331 soc.cpu.mem_rdata_latched[12]
.sym 48332 soc.cpu.mem_rdata_q[8]
.sym 48333 soc.cpu.mem_rdata_q[27]
.sym 48334 iomem_wdata[0]
.sym 48338 soc.cpu.mem_xfer
.sym 48340 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 48341 soc.cpu.pcpi_rs1[28]
.sym 48344 $PACKER_VCC_NET
.sym 48346 soc.cpu.pcpi_rs1[29]
.sym 48347 soc.cpu.pcpi_rs1[18]
.sym 48348 soc.cpu.pcpi_rs2[18]
.sym 48350 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 48351 soc.cpu.pcpi_rs2[26]
.sym 48352 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[8]
.sym 48358 soc.cpu.pcpi_rs2[8]
.sym 48363 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 48364 soc.cpu.pcpi_rs2[9]
.sym 48367 soc.cpu.pcpi_rs2[14]
.sym 48370 soc.cpu.pcpi_rs2[13]
.sym 48375 soc.cpu.pcpi_rs2[15]
.sym 48376 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 48377 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 48378 soc.cpu.pcpi_rs2[12]
.sym 48379 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 48380 soc.cpu.pcpi_rs2[10]
.sym 48381 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 48382 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 48383 soc.cpu.pcpi_rs2[11]
.sym 48386 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 48388 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 48389 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[9]
.sym 48391 soc.cpu.pcpi_rs2[8]
.sym 48392 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 48395 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[10]
.sym 48397 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 48398 soc.cpu.pcpi_rs2[9]
.sym 48401 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[11]
.sym 48403 soc.cpu.pcpi_rs2[10]
.sym 48404 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 48407 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[12]
.sym 48409 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 48410 soc.cpu.pcpi_rs2[11]
.sym 48413 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[13]
.sym 48415 soc.cpu.pcpi_rs2[12]
.sym 48416 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 48419 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[14]
.sym 48421 soc.cpu.pcpi_rs2[13]
.sym 48422 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 48425 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[15]
.sym 48427 soc.cpu.pcpi_rs2[14]
.sym 48428 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 48431 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 48433 soc.cpu.pcpi_rs2[15]
.sym 48434 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 48439 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 48440 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 48441 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 48442 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 48443 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 48444 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 48445 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 48446 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 48452 soc.cpu.mem_rdata_q[26]
.sym 48455 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 48459 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 48465 soc.cpu.pcpi_rs2[23]
.sym 48466 soc.cpu.pcpi_rs1[20]
.sym 48467 soc.cpu.pcpi_rs1[14]
.sym 48470 soc.cpu.pcpi_rs1[21]
.sym 48472 soc.cpu.pcpi_rs2[24]
.sym 48473 soc.cpu.mem_la_wdata[2]
.sym 48475 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[16]
.sym 48483 soc.cpu.pcpi_rs2[23]
.sym 48488 soc.cpu.pcpi_rs2[21]
.sym 48490 soc.cpu.pcpi_rs2[17]
.sym 48491 soc.cpu.pcpi_rs2[22]
.sym 48492 soc.cpu.pcpi_rs2[20]
.sym 48496 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 48497 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 48498 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 48499 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 48500 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 48501 soc.cpu.pcpi_rs2[16]
.sym 48502 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 48507 soc.cpu.pcpi_rs2[19]
.sym 48508 soc.cpu.pcpi_rs2[18]
.sym 48509 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 48511 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 48512 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[17]
.sym 48514 soc.cpu.pcpi_rs2[16]
.sym 48515 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 48518 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[18]
.sym 48520 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 48521 soc.cpu.pcpi_rs2[17]
.sym 48524 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[19]
.sym 48526 soc.cpu.pcpi_rs2[18]
.sym 48527 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 48530 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[20]
.sym 48532 soc.cpu.pcpi_rs2[19]
.sym 48533 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 48536 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[21]
.sym 48538 soc.cpu.pcpi_rs2[20]
.sym 48539 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 48542 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[22]
.sym 48544 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 48545 soc.cpu.pcpi_rs2[21]
.sym 48548 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[23]
.sym 48550 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 48551 soc.cpu.pcpi_rs2[22]
.sym 48554 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 48556 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 48557 soc.cpu.pcpi_rs2[23]
.sym 48562 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 48563 soc.cpu.trap
.sym 48564 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 48565 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48566 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48567 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 48568 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 48569 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48579 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 48582 soc.cpu.mem_rdata_q[12]
.sym 48588 resetn_SB_LUT4_I3_O
.sym 48592 P2_2$SB_IO_OUT
.sym 48595 soc.cpu.pcpi_rs1[27]
.sym 48598 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[24]
.sym 48604 soc.cpu.pcpi_rs2[30]
.sym 48606 soc.cpu.pcpi_rs2[29]
.sym 48609 soc.cpu.pcpi_rs2[28]
.sym 48612 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 48613 soc.cpu.pcpi_rs2[27]
.sym 48616 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 48619 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 48621 soc.cpu.pcpi_rs2[26]
.sym 48624 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 48625 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 48626 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 48628 soc.cpu.pcpi_rs2[31]
.sym 48629 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 48631 soc.cpu.pcpi_rs2[25]
.sym 48632 soc.cpu.pcpi_rs2[24]
.sym 48633 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 48635 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[25]
.sym 48637 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 48638 soc.cpu.pcpi_rs2[24]
.sym 48641 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[26]
.sym 48643 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 48644 soc.cpu.pcpi_rs2[25]
.sym 48647 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[27]
.sym 48649 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 48650 soc.cpu.pcpi_rs2[26]
.sym 48653 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[28]
.sym 48655 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 48656 soc.cpu.pcpi_rs2[27]
.sym 48659 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[29]
.sym 48661 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 48662 soc.cpu.pcpi_rs2[28]
.sym 48665 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[30]
.sym 48667 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 48668 soc.cpu.pcpi_rs2[29]
.sym 48671 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO[31]
.sym 48673 soc.cpu.pcpi_rs2[30]
.sym 48674 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 48677 $nextpnr_ICESTORM_LC_28$I3
.sym 48679 soc.cpu.pcpi_rs2[31]
.sym 48680 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 48685 iomem_wdata[7]
.sym 48686 P2_2$SB_IO_OUT
.sym 48687 iomem_wdata[1]
.sym 48688 P2_4$SB_IO_OUT
.sym 48689 iomem_wdata[3]
.sym 48690 iomem_wdata[2]
.sym 48691 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 48692 P2_3$SB_IO_OUT
.sym 48702 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 48706 soc.cpu.trap
.sym 48709 soc.cpu.pcpi_rs1[31]
.sym 48713 soc.cpu.mem_la_wdata[1]
.sym 48714 soc.cpu.pcpi_rs2[20]
.sym 48716 P2_3$SB_IO_OUT
.sym 48720 soc.cpu.pcpi_rs2[28]
.sym 48721 $nextpnr_ICESTORM_LC_28$I3
.sym 48730 soc.cpu.alu_out_SB_LUT4_O_3_I1
.sym 48731 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 48737 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 48738 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 48739 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 48740 soc.cpu.alu_out_SB_LUT4_O_3_I3
.sym 48743 soc.cpu.pcpi_rs2[25]
.sym 48744 soc.cpu.pcpi_rs2[28]
.sym 48746 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 48747 soc.cpu.pcpi_rs1[28]
.sym 48748 soc.cpu.pcpi_rs1[28]
.sym 48749 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 48751 soc.cpu.pcpi_rs1[25]
.sym 48754 soc.cpu.pcpi_rs1[25]
.sym 48755 soc.cpu.pcpi_rs1[30]
.sym 48762 $nextpnr_ICESTORM_LC_28$I3
.sym 48766 soc.cpu.pcpi_rs1[25]
.sym 48771 soc.cpu.alu_out_SB_LUT4_O_3_I1
.sym 48772 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 48774 soc.cpu.alu_out_SB_LUT4_O_3_I3
.sym 48777 soc.cpu.pcpi_rs2[25]
.sym 48778 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 48779 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 48780 soc.cpu.pcpi_rs1[25]
.sym 48783 soc.cpu.pcpi_rs2[28]
.sym 48784 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 48785 soc.cpu.pcpi_rs1[28]
.sym 48786 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 48792 soc.cpu.pcpi_rs1[30]
.sym 48795 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 48796 soc.cpu.pcpi_rs1[25]
.sym 48797 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 48798 soc.cpu.pcpi_rs2[25]
.sym 48802 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 48803 soc.cpu.pcpi_rs1[28]
.sym 48804 soc.cpu.pcpi_rs2[28]
.sym 48806 CLK$SB_IO_IN_$glb_clk
.sym 48810 CLK$SB_IO_IN
.sym 48813 iomem_wdata[2]
.sym 48818 gpio_led_pmod[1]
.sym 48820 soc.cpu.mem_la_wdata[3]
.sym 48824 soc.cpu.alu_out_SB_LUT4_O_3_I3
.sym 48825 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 48827 iomem_wdata[1]
.sym 48829 soc.cpu.pcpi_rs1[28]
.sym 48830 soc.cpu.pcpi_rs1[28]
.sym 48833 soc.cpu.pcpi_rs1[25]
.sym 48836 soc.cpu.pcpi_rs1[25]
.sym 48882 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 48902 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 48908 UART_TX$SB_IO_OUT
.sym 48914 soc.simpleuart.send_pattern[1]
.sym 48919 iomem_wdata[7]
.sym 48927 iomem_wdata[3]
.sym 48930 iomem_wdata[2]
.sym 48936 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 49037 soc.simpleuart.send_pattern[2]
.sym 49038 soc.simpleuart.send_pattern[6]
.sym 49039 soc.simpleuart.send_pattern[5]
.sym 49040 soc.simpleuart.send_pattern[3]
.sym 49041 soc.simpleuart.send_pattern[4]
.sym 49042 soc.simpleuart.send_pattern[8]
.sym 49043 soc.simpleuart.send_pattern[7]
.sym 49047 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 49048 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 49049 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 49051 iomem_wdata[20]
.sym 49056 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 49061 UART_RX$SB_IO_IN
.sym 49062 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 49090 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49100 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49140 UART_TX_SB_DFFESS_Q_E
.sym 49141 gpio_led_pmod[0]
.sym 49144 $PACKER_VCC_NET
.sym 49167 $PACKER_VCC_NET
.sym 49173 gpio_led_pmod[0]
.sym 49192 UART_TX_SB_DFFESS_Q_E
.sym 49193 CLK$SB_IO_IN_$glb_clk
.sym 49196 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 49197 P2_5$SB_IO_OUT
.sym 49198 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 49199 gpio_led_pmod[0]
.sym 49200 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 49201 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 49203 UART_TX_SB_DFFESS_Q_E
.sym 49205 iomem_wdata[20]
.sym 49206 soc.cpu.reg_out[28]
.sym 49208 iomem_wdata[1]
.sym 49210 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 49211 iomem_wdata[3]
.sym 49213 iomem_wdata[7]
.sym 49214 iomem_wdata[2]
.sym 49216 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 49217 iomem_wdata[3]
.sym 49219 gpio_led_pmod[4]
.sym 49226 soc.cpu.reg_out[24]
.sym 49230 $PACKER_VCC_NET
.sym 49328 soc.cpu.reg_out[22]
.sym 49329 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 49336 iomem_addr[1]
.sym 49338 soc.memory.wen[1]
.sym 49343 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 49344 soc.cpu.reg_next_pc[9]
.sym 49347 soc.cpu.next_pc[27]
.sym 49348 soc.cpu.next_pc[28]
.sym 49352 iomem_addr[11]
.sym 49359 soc.cpu.reg_out[19]
.sym 49360 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49362 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 49373 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49376 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 49378 soc.cpu.reg_next_pc[28]
.sym 49379 soc.cpu.reg_out[28]
.sym 49380 soc.cpu.reg_next_pc[19]
.sym 49386 soc.cpu.reg_out[24]
.sym 49388 soc.cpu.reg_next_pc[24]
.sym 49393 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 49395 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 49405 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49406 soc.cpu.reg_out[19]
.sym 49407 soc.cpu.reg_next_pc[19]
.sym 49422 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49423 soc.cpu.reg_next_pc[24]
.sym 49425 soc.cpu.reg_out[24]
.sym 49434 soc.cpu.reg_next_pc[28]
.sym 49435 soc.cpu.reg_out[28]
.sym 49436 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49439 CLK$SB_IO_IN_$glb_clk
.sym 49440 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49451 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 49452 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 49461 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49462 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 49464 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49466 soc.cpu.next_pc[19]
.sym 49467 soc.cpu.next_pc[23]
.sym 49469 iomem_addr[13]
.sym 49470 iomem_addr[12]
.sym 49472 soc.cpu.next_pc[24]
.sym 49474 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 49475 soc.cpu.latched_stalu
.sym 49486 iomem_addr[12]
.sym 49487 iomem_addr[13]
.sym 49492 soc.cpu.reg_next_pc[30]
.sym 49493 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 49496 soc.cpu.alu_out_q[30]
.sym 49501 soc.cpu.latched_stalu
.sym 49502 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49503 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 49504 soc.cpu.reg_out[30]
.sym 49505 soc.cpu.reg_next_pc[27]
.sym 49506 soc.cpu.reg_out[27]
.sym 49508 iomem_addr[15]
.sym 49509 iomem_addr[14]
.sym 49512 iomem_addr[11]
.sym 49515 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49516 soc.cpu.reg_out[27]
.sym 49518 soc.cpu.reg_next_pc[27]
.sym 49523 iomem_addr[13]
.sym 49530 iomem_addr[11]
.sym 49533 soc.cpu.latched_stalu
.sym 49534 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49535 soc.cpu.alu_out_q[30]
.sym 49536 soc.cpu.reg_out[30]
.sym 49542 iomem_addr[15]
.sym 49545 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 49547 soc.cpu.reg_next_pc[30]
.sym 49548 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 49553 iomem_addr[12]
.sym 49560 iomem_addr[14]
.sym 49574 soc.cpu.reg_out[30]
.sym 49575 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 49578 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 49580 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 49582 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 49583 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 49585 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 49586 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 49588 soc.cpu.next_pc[20]
.sym 49591 soc.cpu.next_pc[26]
.sym 49592 soc.cpu.reg_out[27]
.sym 49593 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 49595 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 49596 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 49597 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 49598 soc.cpu.next_pc[17]
.sym 49599 soc.cpu.reg_out[25]
.sym 49605 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49607 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 49609 soc.cpu.compressed_instr
.sym 49610 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49611 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 49612 soc.cpu.reg_next_pc[25]
.sym 49613 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49616 soc.cpu.reg_out[25]
.sym 49618 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 49621 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2
.sym 49622 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49623 iomem_addr[17]
.sym 49626 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.sym 49627 soc.cpu.reg_out[30]
.sym 49628 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 49630 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49631 soc.cpu.reg_next_pc[30]
.sym 49634 soc.cpu.reg_next_pc[29]
.sym 49635 soc.cpu.reg_out[29]
.sym 49640 soc.cpu.compressed_instr
.sym 49644 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49645 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 49647 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2
.sym 49650 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49651 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.sym 49652 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 49657 soc.cpu.reg_out[30]
.sym 49658 soc.cpu.reg_next_pc[30]
.sym 49659 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49663 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 49664 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 49665 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 49668 soc.cpu.reg_next_pc[25]
.sym 49669 soc.cpu.reg_out[25]
.sym 49671 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49675 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49676 soc.cpu.reg_next_pc[29]
.sym 49677 soc.cpu.reg_out[29]
.sym 49681 iomem_addr[17]
.sym 49684 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 49685 CLK$SB_IO_IN_$glb_clk
.sym 49686 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49697 soc.cpu.reg_out[13]
.sym 49698 iomem_wdata[7]
.sym 49705 soc.cpu.compressed_instr
.sym 49711 gpio_led_pmod[4]
.sym 49712 soc.cpu.reg_out[16]
.sym 49713 soc.cpu.reg_out[24]
.sym 49714 soc.cpu.next_pc[30]
.sym 49715 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 49716 iomem_addr[16]
.sym 49717 soc.cpu.cpu_state[2]
.sym 49718 soc.cpu.next_pc[25]
.sym 49719 soc.cpu.next_pc[21]
.sym 49720 soc.cpu.next_pc[29]
.sym 49721 soc.cpu.reg_out[29]
.sym 49722 $PACKER_VCC_NET
.sym 49728 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 49729 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 49730 soc.cpu.reg_out[23]
.sym 49732 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49733 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 49735 soc.cpu.reg_out[21]
.sym 49736 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 49737 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 49738 soc.cpu.reg_next_pc[23]
.sym 49742 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 49744 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 49745 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 49748 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 49749 soc.cpu.reg_next_pc[21]
.sym 49752 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 49753 iomem_wstrb[0]
.sym 49754 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 49756 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 49757 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 49758 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 49761 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49762 soc.cpu.reg_out[21]
.sym 49764 soc.cpu.reg_next_pc[21]
.sym 49767 soc.cpu.reg_next_pc[23]
.sym 49768 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49770 soc.cpu.reg_out[23]
.sym 49773 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 49774 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 49775 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 49776 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 49780 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 49781 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 49787 iomem_wstrb[0]
.sym 49788 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 49791 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 49792 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 49793 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 49794 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 49797 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 49798 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 49799 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 49800 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 49803 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 49804 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 49808 CLK$SB_IO_IN_$glb_clk
.sym 49809 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49810 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 49811 gpio_led_pmod[5]
.sym 49812 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 49813 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 49815 soc.memory.cs_0
.sym 49816 gpio_led_pmod[4]
.sym 49821 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 49822 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 49823 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 49833 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 49834 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 49835 iomem_addr[29]
.sym 49836 soc.cpu.reg_next_pc[9]
.sym 49838 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 49839 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 49840 soc.cpu.next_pc[27]
.sym 49841 soc.cpu.reg_out[22]
.sym 49842 soc.cpu.next_pc[2]
.sym 49843 soc.cpu.pcpi_rs1[23]
.sym 49844 iomem_addr[11]
.sym 49845 soc.cpu.next_pc[28]
.sym 49851 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 49852 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49853 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 49854 soc.cpu.reg_next_pc[7]
.sym 49855 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 49857 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49858 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 49859 soc.cpu.irq_pending[20]
.sym 49860 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 49861 soc.cpu.reg_next_pc[20]
.sym 49864 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 49869 soc.cpu.reg_next_pc[22]
.sym 49873 soc.cpu.reg_out[22]
.sym 49874 soc.cpu.reg_next_pc[18]
.sym 49876 soc.cpu.reg_out[20]
.sym 49877 soc.cpu.cpu_state[2]
.sym 49878 soc.cpu.reg_out[7]
.sym 49879 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I1
.sym 49880 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 49882 soc.cpu.reg_out[18]
.sym 49884 soc.cpu.reg_out[20]
.sym 49885 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49887 soc.cpu.reg_next_pc[20]
.sym 49890 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I1
.sym 49891 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 49892 soc.cpu.cpu_state[2]
.sym 49893 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 49896 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 49897 soc.cpu.cpu_state[2]
.sym 49898 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 49902 soc.cpu.reg_next_pc[18]
.sym 49903 soc.cpu.reg_out[18]
.sym 49904 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49908 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49910 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 49911 soc.cpu.irq_pending[20]
.sym 49915 soc.cpu.reg_out[22]
.sym 49916 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49917 soc.cpu.reg_next_pc[22]
.sym 49920 soc.cpu.reg_out[7]
.sym 49921 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49923 soc.cpu.reg_next_pc[7]
.sym 49926 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 49929 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 49931 CLK$SB_IO_IN_$glb_clk
.sym 49932 resetn_SB_LUT4_I3_O_$glb_sr
.sym 49934 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 49935 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 49936 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 49937 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 49938 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 49939 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 49940 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 49944 iomem_wdata[1]
.sym 49945 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 49946 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49948 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 49953 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 49954 gpio_led_pmod[5]
.sym 49955 soc.cpu.irq_pending[20]
.sym 49956 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 49957 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 49958 soc.cpu.reg_out[28]
.sym 49959 soc.cpu.next_pc[23]
.sym 49960 soc.cpu.next_pc[18]
.sym 49961 iomem_addr[13]
.sym 49962 iomem_addr[12]
.sym 49963 soc.cpu.next_pc[3]
.sym 49964 soc.cpu.next_pc[22]
.sym 49965 soc.cpu.next_pc[24]
.sym 49966 soc.cpu.next_pc[19]
.sym 49967 soc.cpu.latched_stalu
.sym 49968 soc.cpu.next_pc[10]
.sym 49974 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 49975 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 49976 soc.cpu.irq_pending[29]
.sym 49977 soc.cpu.cpu_state[4]
.sym 49979 soc.cpu.reg_next_pc[16]
.sym 49982 soc.cpu.reg_out[16]
.sym 49984 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 49985 soc.cpu.cpu_state[4]
.sym 49986 soc.cpu.reg_out[9]
.sym 49987 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 49988 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 49989 soc.cpu.reg_next_pc[4]
.sym 49990 soc.cpu.pcpi_rs1[24]
.sym 49991 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 49992 soc.cpu.alu_out_q[9]
.sym 49993 soc.cpu.latched_stalu
.sym 49994 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 49996 soc.cpu.reg_next_pc[9]
.sym 49997 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 49999 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50002 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 50003 soc.cpu.pcpi_rs1[23]
.sym 50004 soc.cpu.reg_out[4]
.sym 50007 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50008 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 50009 soc.cpu.reg_next_pc[9]
.sym 50013 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 50014 soc.cpu.pcpi_rs1[24]
.sym 50015 soc.cpu.cpu_state[4]
.sym 50016 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 50019 soc.cpu.cpu_state[4]
.sym 50020 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50021 soc.cpu.pcpi_rs1[23]
.sym 50022 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50025 soc.cpu.reg_next_pc[16]
.sym 50026 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50027 soc.cpu.reg_out[16]
.sym 50031 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50033 soc.cpu.reg_next_pc[9]
.sym 50034 soc.cpu.reg_out[9]
.sym 50037 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 50038 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 50039 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 50040 soc.cpu.irq_pending[29]
.sym 50043 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50045 soc.cpu.reg_next_pc[4]
.sym 50046 soc.cpu.reg_out[4]
.sym 50049 soc.cpu.reg_out[9]
.sym 50050 soc.cpu.alu_out_q[9]
.sym 50051 soc.cpu.latched_stalu
.sym 50052 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50054 CLK$SB_IO_IN_$glb_clk
.sym 50055 resetn_SB_LUT4_I3_O_$glb_sr
.sym 50056 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 50057 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 50058 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 50059 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 50060 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 50061 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 50062 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 50063 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 50067 soc.cpu.decoded_imm_j[10]
.sym 50068 iomem_addr[5]
.sym 50070 soc.cpu.mem_la_firstword_xfer
.sym 50071 soc.cpu.pcpi_rs1[5]
.sym 50073 soc.cpu.cpu_state[4]
.sym 50074 soc.cpu.next_pc[6]
.sym 50076 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50078 iomem_addr[4]
.sym 50080 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 50081 soc.cpu.next_pc[5]
.sym 50082 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I1
.sym 50083 soc.cpu.reg_out[27]
.sym 50084 soc.cpu.reg_out[12]
.sym 50085 soc.cpu.next_pc[20]
.sym 50086 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 50087 soc.cpu.reg_out[7]
.sym 50088 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 50089 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50090 soc.cpu.next_pc[17]
.sym 50091 soc.cpu.next_pc[26]
.sym 50097 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 50098 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 50099 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 50100 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50101 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 50103 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 50104 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50106 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.sym 50107 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 50110 soc.cpu.reg_out[12]
.sym 50114 soc.cpu.reg_out[13]
.sym 50116 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 50120 soc.cpu.reg_next_pc[12]
.sym 50122 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50123 soc.cpu.reg_next_pc[14]
.sym 50124 soc.cpu.reg_out[14]
.sym 50126 soc.cpu.mem_la_firstword_xfer
.sym 50127 soc.cpu.next_pc[2]
.sym 50128 soc.cpu.reg_next_pc[13]
.sym 50130 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50132 soc.cpu.reg_out[12]
.sym 50133 soc.cpu.reg_next_pc[12]
.sym 50136 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50137 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 50138 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 50139 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 50142 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 50143 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 50145 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50149 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50150 soc.cpu.reg_next_pc[14]
.sym 50151 soc.cpu.reg_out[14]
.sym 50156 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 50161 soc.cpu.mem_la_firstword_xfer
.sym 50162 soc.cpu.next_pc[2]
.sym 50166 soc.cpu.reg_next_pc[13]
.sym 50167 soc.cpu.reg_out[13]
.sym 50168 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50172 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50174 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 50175 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.sym 50176 soc.cpu.reg_pc_SB_DFFESS_Q_E_$glb_ce
.sym 50177 CLK$SB_IO_IN_$glb_clk
.sym 50178 resetn_SB_LUT4_I3_O_$glb_sr
.sym 50179 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 50180 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 50181 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 50182 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 50183 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 50184 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 50185 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 50186 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 50187 iomem_wdata[3]
.sym 50190 iomem_wdata[3]
.sym 50193 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 50195 soc.cpu.pcpi_rs1[9]
.sym 50197 iomem_addr[3]
.sym 50199 iomem_addr[10]
.sym 50204 soc.cpu.reg_out[16]
.sym 50205 soc.cpu.reg_out[5]
.sym 50206 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 50207 soc.cpu.next_pc[30]
.sym 50208 soc.cpu.pcpi_rs1[28]
.sym 50209 soc.cpu.cpu_state[2]
.sym 50210 soc.cpu.next_pc[25]
.sym 50211 soc.cpu.next_pc[21]
.sym 50212 soc.cpu.pcpi_rs1[6]
.sym 50213 soc.cpu.next_pc[29]
.sym 50214 $PACKER_VCC_NET
.sym 50222 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 50223 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 50224 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50225 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 50227 soc.cpu.reg_next_pc[3]
.sym 50228 soc.cpu.reg_out[3]
.sym 50229 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.sym 50231 soc.cpu.reg_out[5]
.sym 50232 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 50234 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50235 soc.cpu.pcpi_rs1[27]
.sym 50237 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 50239 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 50240 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 50241 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 50242 soc.cpu.cpu_state[4]
.sym 50244 soc.cpu.reg_next_pc[5]
.sym 50246 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 50247 soc.cpu.cpu_state[6]
.sym 50248 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 50259 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 50261 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 50262 soc.cpu.cpu_state[6]
.sym 50265 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 50266 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 50267 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 50268 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50271 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 50273 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 50274 soc.cpu.cpu_state[6]
.sym 50277 soc.cpu.pcpi_rs1[27]
.sym 50278 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 50279 soc.cpu.cpu_state[4]
.sym 50283 soc.cpu.reg_out[3]
.sym 50284 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50285 soc.cpu.reg_next_pc[3]
.sym 50289 soc.cpu.reg_out[5]
.sym 50291 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50292 soc.cpu.reg_next_pc[5]
.sym 50295 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 50296 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.sym 50297 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 50300 CLK$SB_IO_IN_$glb_clk
.sym 50301 resetn_SB_LUT4_I3_O_$glb_sr
.sym 50302 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 50303 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 50304 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 50305 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 50306 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 50307 iomem_addr[31]
.sym 50308 iomem_addr[29]
.sym 50309 iomem_ready_SB_LUT4_I3_I0
.sym 50312 iomem_wdata[2]
.sym 50314 iomem_addr[19]
.sym 50318 soc.cpu.pcpi_rs1[14]
.sym 50320 soc.cpu.pcpi_rs1[24]
.sym 50321 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 50325 soc.cpu.pcpi_rs1[25]
.sym 50326 soc.cpu.reg_next_pc[6]
.sym 50327 soc.cpu.pcpi_rs1[23]
.sym 50328 soc.cpu.reg_out[22]
.sym 50329 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 50331 iomem_addr[29]
.sym 50332 soc.cpu.next_pc[27]
.sym 50335 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 50336 soc.cpu.decoded_imm_j[5]
.sym 50337 soc.cpu.next_pc[28]
.sym 50343 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.sym 50344 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 50345 soc.cpu.irq_pending[16]
.sym 50348 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 50351 soc.cpu.reg_next_pc[31]
.sym 50353 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50358 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 50366 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 50368 soc.cpu.pcpi_rs1[28]
.sym 50369 soc.cpu.cpu_state[2]
.sym 50370 soc.cpu.cpu_state[4]
.sym 50373 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 50374 soc.cpu.reg_out[31]
.sym 50388 soc.cpu.pcpi_rs1[28]
.sym 50389 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 50390 soc.cpu.cpu_state[4]
.sym 50391 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 50406 soc.cpu.reg_next_pc[31]
.sym 50408 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50409 soc.cpu.reg_out[31]
.sym 50412 soc.cpu.irq_pending[16]
.sym 50413 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 50414 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.sym 50418 soc.cpu.cpu_state[2]
.sym 50419 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 50420 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 50423 CLK$SB_IO_IN_$glb_clk
.sym 50424 resetn_SB_LUT4_I3_O_$glb_sr
.sym 50429 iomem_addr[28]
.sym 50432 iomem_addr[30]
.sym 50435 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 50439 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50442 iomem_wdata[7]
.sym 50443 soc.cpu.pcpi_rs1[31]
.sym 50444 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 50447 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 50449 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 50450 soc.cpu.reg_out[28]
.sym 50451 soc.cpu.pcpi_rs1[13]
.sym 50452 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 50454 soc.cpu.pcpi_rs1[29]
.sym 50455 soc.mem_rdata[31]
.sym 50456 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50458 soc.cpu.latched_stalu
.sym 50459 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 50460 soc.cpu.pcpi_rs1[12]
.sym 50466 soc.cpu.reg_out[6]
.sym 50467 soc.cpu.pcpi_rs1[31]
.sym 50471 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 50472 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50475 soc.cpu.cpu_state[2]
.sym 50477 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 50478 soc.cpu.cpu_state[4]
.sym 50479 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50480 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50482 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50486 soc.cpu.reg_next_pc[6]
.sym 50490 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50492 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50499 soc.cpu.cpu_state[2]
.sym 50500 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50501 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50502 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50505 soc.cpu.cpu_state[4]
.sym 50506 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50507 soc.cpu.pcpi_rs1[31]
.sym 50508 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 50511 soc.cpu.reg_out[6]
.sym 50513 soc.cpu.reg_next_pc[6]
.sym 50514 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50517 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 50538 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 50543 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 50545 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 50546 CLK$SB_IO_IN_$glb_clk
.sym 50548 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50549 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 50550 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50554 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 50555 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 50556 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 50557 soc.cpu.pcpi_rs1[31]
.sym 50558 soc.cpu.pcpi_rs1[31]
.sym 50561 soc.cpu.cpu_state[2]
.sym 50563 resetn
.sym 50565 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 50566 soc.cpu.cpu_state[4]
.sym 50567 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 50568 soc.cpu.decoded_imm_j[20]
.sym 50569 soc.cpu.mem_la_firstword_xfer
.sym 50572 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 50573 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I1
.sym 50574 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50575 soc.cpu.reg_out[12]
.sym 50576 iomem_wdata[18]
.sym 50577 soc.cpu.cpu_state[6]
.sym 50578 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 50579 soc.cpu.reg_next_pc[1]
.sym 50580 soc.mem_rdata[19]
.sym 50582 soc.mem_rdata[30]
.sym 50583 soc.cpu.latched_is_lb
.sym 50589 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1
.sym 50591 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50593 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 50595 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 50596 soc.mem_rdata[26]
.sym 50597 soc.mem_rdata[17]
.sym 50599 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 50600 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50601 soc.cpu.cpu_state[6]
.sym 50602 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 50603 soc.cpu.mem_rdata_latched[12]
.sym 50605 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 50609 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 50611 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 50612 soc.mem_rdata[23]
.sym 50613 soc.cpu.cpu_state[4]
.sym 50618 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50619 soc.cpu.pcpi_rs1[30]
.sym 50620 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 50622 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1
.sym 50623 soc.cpu.cpu_state[6]
.sym 50624 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 50630 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 50631 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 50634 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50635 soc.cpu.cpu_state[6]
.sym 50636 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50637 soc.mem_rdata[26]
.sym 50640 soc.cpu.cpu_state[4]
.sym 50641 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 50642 soc.cpu.pcpi_rs1[30]
.sym 50643 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 50646 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50647 soc.mem_rdata[17]
.sym 50648 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50649 soc.cpu.cpu_state[6]
.sym 50652 soc.cpu.mem_rdata_latched[12]
.sym 50653 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50655 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 50658 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50659 soc.cpu.cpu_state[6]
.sym 50660 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50661 soc.mem_rdata[23]
.sym 50665 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 50666 soc.cpu.cpu_state[6]
.sym 50667 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 50669 CLK$SB_IO_IN_$glb_clk
.sym 50670 resetn_SB_LUT4_I3_O_$glb_sr
.sym 50672 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 50673 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 50674 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 50675 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 50676 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50677 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 50678 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 50680 iomem_wdata[20]
.sym 50681 iomem_wdata[20]
.sym 50684 soc.mem_rdata[16]
.sym 50687 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 50690 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 50691 soc.spimemio.buffer[6]
.sym 50692 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 50694 iomem_wdata[31]
.sym 50698 soc.mem_rdata[23]
.sym 50699 soc.cpu.mem_rdata_q[20]
.sym 50700 soc.cpu.cpu_state[2]
.sym 50701 $PACKER_VCC_NET
.sym 50703 iomem_wdata[17]
.sym 50704 soc.cpu.pcpi_rs1[6]
.sym 50705 soc.cpu.pcpi_rs1[28]
.sym 50713 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50717 soc.mem_rdata[20]
.sym 50719 soc.mem_rdata[25]
.sym 50724 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 50726 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 50728 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 50729 soc.mem_rdata[27]
.sym 50732 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 50733 soc.mem_rdata[28]
.sym 50737 soc.cpu.cpu_state[6]
.sym 50740 soc.mem_rdata[19]
.sym 50741 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50742 soc.mem_rdata[29]
.sym 50745 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50746 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50747 soc.cpu.cpu_state[6]
.sym 50748 soc.mem_rdata[25]
.sym 50751 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50752 soc.cpu.cpu_state[6]
.sym 50753 soc.mem_rdata[19]
.sym 50754 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50757 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50758 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50759 soc.cpu.cpu_state[6]
.sym 50760 soc.mem_rdata[27]
.sym 50763 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 50764 soc.cpu.cpu_state[6]
.sym 50766 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 50769 soc.cpu.cpu_state[6]
.sym 50770 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50771 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50772 soc.mem_rdata[29]
.sym 50775 soc.mem_rdata[28]
.sym 50776 soc.cpu.cpu_state[6]
.sym 50777 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50778 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50781 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 50782 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50783 soc.cpu.cpu_state[6]
.sym 50784 soc.mem_rdata[20]
.sym 50787 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 50788 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 50790 soc.cpu.cpu_state[6]
.sym 50792 CLK$SB_IO_IN_$glb_clk
.sym 50793 resetn_SB_LUT4_I3_O_$glb_sr
.sym 50794 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 50795 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50797 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 50798 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 50799 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 50801 soc.cpu.reg_out[1]
.sym 50802 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 50806 soc.mem_rdata[17]
.sym 50809 resetn
.sym 50813 soc.mem_rdata[20]
.sym 50814 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 50815 soc.mem_rdata[22]
.sym 50817 soc.cpu.latched_is_lh
.sym 50818 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 50819 soc.cpu.pcpi_rs1[23]
.sym 50821 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 50826 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50827 soc.cpu.decoded_imm_j[5]
.sym 50828 soc.mem_rdata[29]
.sym 50829 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 50845 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50849 soc.cpu.reg_next_pc[1]
.sym 50853 soc.cpu.mem_wordsize[1]
.sym 50855 soc.cpu.latched_is_lh
.sym 50859 soc.cpu.mem_wordsize[2]
.sym 50861 soc.cpu.latched_is_lb
.sym 50866 soc.cpu.reg_out[1]
.sym 50874 soc.cpu.mem_wordsize[2]
.sym 50875 soc.cpu.latched_is_lh
.sym 50876 soc.cpu.latched_is_lb
.sym 50877 soc.cpu.mem_wordsize[1]
.sym 50905 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 50906 soc.cpu.reg_out[1]
.sym 50907 soc.cpu.reg_next_pc[1]
.sym 50917 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 50919 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50920 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 50922 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 50929 soc.cpu.latched_is_lh
.sym 50935 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 50939 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 50941 soc.cpu.mem_rdata_q[18]
.sym 50942 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 50943 soc.cpu.decoded_imm_j[9]
.sym 50944 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 50945 soc.cpu.mem_wordsize[2]
.sym 50947 soc.cpu.pcpi_rs1[13]
.sym 50948 soc.cpu.mem_la_secondword
.sym 50949 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 50950 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 50951 soc.cpu.reg_out[1]
.sym 50958 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 50960 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 50961 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 50962 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50965 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 50966 soc.cpu.mem_rdata_latched[12]
.sym 50967 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50968 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 50970 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 50972 soc.cpu.mem_rdata_latched[2]
.sym 50973 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 50980 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 50986 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 50987 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 50988 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50991 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 50992 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 50993 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 50994 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 50997 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 50998 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 51003 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51004 soc.cpu.mem_rdata_latched[2]
.sym 51005 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 51010 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51011 soc.cpu.mem_rdata_latched[12]
.sym 51012 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51017 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 51018 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 51021 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 51022 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 51027 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51028 soc.cpu.mem_rdata_latched[12]
.sym 51030 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51035 soc.cpu.mem_rdata_latched[12]
.sym 51036 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51037 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51038 CLK$SB_IO_IN_$glb_clk
.sym 51040 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 51041 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51043 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 51044 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51045 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 51046 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 51047 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51052 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51053 soc.mem_rdata[27]
.sym 51054 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51055 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51056 soc.cpu.decoded_imm_j[18]
.sym 51057 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 51058 iomem_wdata[23]
.sym 51060 soc.cpu.mem_rdata_latched[2]
.sym 51064 soc.cpu.cpu_state[6]
.sym 51067 iomem_wdata[18]
.sym 51068 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 51069 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 51070 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51071 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51072 soc.cpu.mem_rdata_q[7]
.sym 51074 soc.mem_rdata[30]
.sym 51075 soc.cpu.cpu_state[6]
.sym 51083 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 51084 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 51085 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51086 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51088 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51093 soc.cpu.mem_rdata_latched[1]
.sym 51094 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51096 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 51098 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51099 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51100 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 51101 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 51102 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 51103 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51105 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51107 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51108 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51109 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51111 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 51112 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51114 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51115 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51116 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51117 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51120 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51121 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51122 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51123 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51126 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51127 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51128 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51129 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51133 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51134 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 51138 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 51141 soc.cpu.mem_rdata_latched[1]
.sym 51144 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 51145 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 51146 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 51150 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51152 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 51156 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 51157 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51163 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51164 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 51165 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 51166 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51167 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51168 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 51169 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 51170 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51174 iomem_wdata[7]
.sym 51185 soc.mem_rdata[28]
.sym 51186 soc.cpu.mem_xfer
.sym 51187 iomem_wdata[17]
.sym 51190 soc.cpu.mem_16bit_buffer[11]
.sym 51191 soc.cpu.mem_rdata_q[20]
.sym 51192 $PACKER_VCC_NET
.sym 51193 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51194 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51195 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 51196 soc.cpu.mem_16bit_buffer[8]
.sym 51197 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51198 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51204 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 51205 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51206 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51211 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51212 soc.cpu.mem_rdata_latched[12]
.sym 51214 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 51215 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51218 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51221 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 51222 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 51223 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51224 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 51226 soc.cpu.mem_rdata_latched[3]
.sym 51227 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51228 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51232 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51234 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51238 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51239 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 51240 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 51243 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51244 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 51245 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51246 soc.cpu.mem_rdata_latched[3]
.sym 51249 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 51250 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51251 soc.cpu.mem_rdata_latched[3]
.sym 51252 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51255 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51256 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51261 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 51262 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51263 soc.cpu.mem_rdata_latched[3]
.sym 51264 soc.cpu.mem_rdata_latched[12]
.sym 51267 soc.cpu.mem_rdata_latched[12]
.sym 51269 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51273 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 51274 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51276 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51279 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 51280 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51283 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51284 CLK$SB_IO_IN_$glb_clk
.sym 51286 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51287 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51288 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51289 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 51290 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 51291 soc.cpu.instr_waitirq
.sym 51292 soc.cpu.mem_rdata_latched[3]
.sym 51293 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 51298 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 51299 soc.cpu.mem_rdata_latched[1]
.sym 51302 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 51303 soc.cpu.mem_rdata_q[3]
.sym 51304 soc.cpu.mem_la_secondword
.sym 51305 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51307 soc.cpu.mem_rdata_q[10]
.sym 51310 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 51311 soc.cpu.mem_rdata_q[15]
.sym 51312 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 51313 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 51314 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51315 soc.mem_rdata[26]
.sym 51316 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51317 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 51318 soc.cpu.mem_rdata_q[11]
.sym 51319 soc.cpu.mem_rdata_q[19]
.sym 51320 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51321 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 51327 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51328 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51331 soc.cpu.mem_rdata_latched[0]
.sym 51332 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51333 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51335 soc.cpu.mem_rdata_latched[1]
.sym 51336 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 51337 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51338 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51339 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51341 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51342 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51343 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51345 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51347 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51348 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 51349 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51351 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51352 soc.cpu.mem_rdata_latched[3]
.sym 51354 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51355 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 51356 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51357 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51358 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51360 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51361 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 51362 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51363 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51367 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51368 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 51369 soc.cpu.mem_rdata_latched[3]
.sym 51372 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51374 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51375 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51378 soc.cpu.mem_rdata_latched[1]
.sym 51379 soc.cpu.mem_rdata_latched[0]
.sym 51384 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 51385 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51386 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51390 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51391 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51392 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 51393 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51396 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51397 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51398 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51399 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51404 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51405 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51406 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51407 CLK$SB_IO_IN_$glb_clk
.sym 51409 soc.cpu.mem_16bit_buffer[14]
.sym 51410 soc.cpu.mem_16bit_buffer[11]
.sym 51411 soc.cpu.mem_16bit_buffer[10]
.sym 51412 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51413 soc.cpu.mem_16bit_buffer[8]
.sym 51414 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51415 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 51416 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51417 iomem_wdata[1]
.sym 51420 iomem_wdata[1]
.sym 51421 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51422 soc.cpu.mem_rdata_latched[3]
.sym 51423 soc.cpu.mem_rdata_latched[5]
.sym 51424 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 51425 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51427 soc.cpu.mem_rdata_latched[0]
.sym 51429 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 51430 iomem_wdata[11]
.sym 51431 iomem_wdata[15]
.sym 51432 soc.cpu.mem_rdata_q[25]
.sym 51433 soc.cpu.mem_rdata_q[18]
.sym 51434 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 51435 soc.cpu.mem_la_secondword
.sym 51436 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51437 soc.cpu.mem_rdata_q[15]
.sym 51438 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51439 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51440 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51441 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 51442 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51443 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51444 soc.cpu.mem_rdata_q[17]
.sym 51450 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51451 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 51452 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51453 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51454 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 51455 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51456 soc.cpu.mem_rdata_latched[3]
.sym 51458 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 51459 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51460 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51461 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51462 soc.cpu.mem_rdata_latched[12]
.sym 51463 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 51464 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51467 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51469 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51471 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51475 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51476 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51477 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51480 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 51481 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51484 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51485 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 51486 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51489 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51490 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51491 soc.cpu.mem_rdata_latched[12]
.sym 51495 soc.cpu.mem_rdata_latched[3]
.sym 51496 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 51497 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 51498 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 51501 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51503 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 51507 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51508 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51509 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 51510 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51513 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51514 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51515 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51516 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51519 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51520 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51521 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51522 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51525 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51527 soc.cpu.mem_rdata_latched[12]
.sym 51529 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51530 CLK$SB_IO_IN_$glb_clk
.sym 51532 soc.cpu.mem_rdata_q[15]
.sym 51533 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51534 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51535 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51536 soc.cpu.mem_rdata_q[19]
.sym 51537 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51538 soc.cpu.mem_rdata_q[18]
.sym 51539 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 51544 soc.cpu.decoded_imm_j[10]
.sym 51545 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 51547 soc.cpu.mem_rdata_q[12]
.sym 51548 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51552 soc.cpu.mem_rdata_latched[2]
.sym 51553 iomem_wdata[20]
.sym 51554 soc.mem_rdata[30]
.sym 51555 soc.cpu.mem_xfer
.sym 51556 soc.cpu.mem_rdata_latched[5]
.sym 51557 soc.cpu.instr_jalr
.sym 51558 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51559 soc.cpu.mem_xfer
.sym 51560 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51561 soc.cpu.is_alu_reg_reg
.sym 51562 soc.cpu.mem_rdata_latched[5]
.sym 51563 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51564 soc.cpu.mem_rdata_latched[6]
.sym 51565 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51566 iomem_wdata[18]
.sym 51567 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51574 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51576 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51578 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51579 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51580 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51583 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51584 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51588 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51589 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51590 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51591 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51592 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51594 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51595 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51596 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51597 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51598 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51599 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51600 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51602 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51603 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51604 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51606 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51607 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51608 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51609 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51612 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51613 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51614 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51615 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51618 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51619 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51620 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51621 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51624 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51625 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51627 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51630 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51631 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51632 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 51633 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51636 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51638 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51639 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51643 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51645 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51648 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51650 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51651 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51655 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51656 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51657 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 51658 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 51659 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51660 soc.cpu.mem_rdata_q[17]
.sym 51661 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51662 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 51666 iomem_wdata[3]
.sym 51667 iomem_wdata[20]
.sym 51668 soc.cpu.mem_rdata_q[18]
.sym 51669 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 51670 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51672 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51673 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 51674 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 51676 soc.cpu.mem_16bit_buffer[13]
.sym 51678 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51679 iomem_wdata[17]
.sym 51680 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 51681 soc.cpu.mem_rdata_latched[2]
.sym 51682 soc.cpu.mem_rdata_q[14]
.sym 51683 soc.cpu.mem_rdata_q[19]
.sym 51684 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51685 soc.cpu.is_alu_reg_imm
.sym 51686 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 51687 soc.cpu.mem_rdata_q[20]
.sym 51688 $PACKER_VCC_NET
.sym 51689 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51690 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51696 soc.cpu.mem_rdata_latched[4]
.sym 51698 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51699 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51701 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51702 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 51703 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 51705 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 51706 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 51707 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51708 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 51709 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51710 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 51711 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 51714 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51715 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51716 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51718 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51719 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51722 soc.cpu.mem_rdata_latched[5]
.sym 51723 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51724 soc.cpu.mem_rdata_latched[6]
.sym 51726 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51727 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 51729 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 51730 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 51731 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51732 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51735 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51736 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51738 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51741 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51743 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51744 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 51747 soc.cpu.mem_rdata_latched[5]
.sym 51749 soc.cpu.mem_rdata_latched[6]
.sym 51754 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51755 soc.cpu.mem_rdata_latched[4]
.sym 51756 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51760 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 51762 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51765 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 51766 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51767 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51768 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 51771 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51772 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51773 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 51774 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 51775 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 51776 CLK$SB_IO_IN_$glb_clk
.sym 51778 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51779 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51780 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 51781 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51782 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51783 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51784 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51785 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 51786 gpio_led_b[0]
.sym 51787 soc.cpu.mem_rdata_q[17]
.sym 51788 iomem_wdata[2]
.sym 51790 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 51791 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51792 soc.cpu.mem_la_read
.sym 51794 soc.cpu.mem_rdata_latched[12]
.sym 51795 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51796 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 51798 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 51800 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51801 soc.cpu.mem_rdata_q[28]
.sym 51802 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 51803 soc.cpu.pcpi_rs2[20]
.sym 51804 soc.cpu.mem_do_rdata
.sym 51805 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51806 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51807 resetn
.sym 51808 soc.cpu.mem_rdata_q[17]
.sym 51809 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51810 soc.cpu.mem_rdata_q[11]
.sym 51811 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 51813 soc.cpu.pcpi_rs2[17]
.sym 51820 soc.cpu.pcpi_rs2[21]
.sym 51821 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 51822 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51824 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51827 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51828 soc.cpu.mem_la_wdata[5]
.sym 51830 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51832 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51833 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51834 soc.cpu.pcpi_rs2[18]
.sym 51835 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51836 soc.cpu.mem_rdata_latched[6]
.sym 51837 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51839 soc.cpu.mem_wordsize[2]
.sym 51840 soc.cpu.mem_wordsize[1]
.sym 51841 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51842 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51843 soc.cpu.mem_rdata_latched[4]
.sym 51847 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51848 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51849 soc.cpu.mem_la_wdata[2]
.sym 51850 soc.cpu.mem_rdata_latched[12]
.sym 51852 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 51853 soc.cpu.mem_rdata_latched[4]
.sym 51854 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51855 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51858 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51859 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 51860 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 51861 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51870 soc.cpu.mem_rdata_latched[6]
.sym 51871 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51872 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51873 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 51882 soc.cpu.mem_la_wdata[2]
.sym 51883 soc.cpu.mem_wordsize[2]
.sym 51884 soc.cpu.mem_wordsize[1]
.sym 51885 soc.cpu.pcpi_rs2[18]
.sym 51888 soc.cpu.mem_wordsize[2]
.sym 51889 soc.cpu.pcpi_rs2[21]
.sym 51890 soc.cpu.mem_la_wdata[5]
.sym 51891 soc.cpu.mem_wordsize[1]
.sym 51894 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51895 soc.cpu.mem_rdata_latched[12]
.sym 51896 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 51897 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51898 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 51899 CLK$SB_IO_IN_$glb_clk
.sym 51901 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 51902 soc.cpu.mem_rdata_q[9]
.sym 51903 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 51904 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 51905 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51906 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 51907 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 51908 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51913 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 51914 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51915 soc.cpu.mem_rdata_latched[0]
.sym 51918 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 51921 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51922 soc.cpu.mem_rdata_q[25]
.sym 51924 pwm_b.counter[0]
.sym 51925 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 51926 soc.cpu.mem_la_secondword
.sym 51927 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 51928 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51929 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 51930 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 51931 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 51932 iomem_wdata[18]
.sym 51933 iomem_wdata[17]
.sym 51934 iomem_wdata[21]
.sym 51935 iomem_wdata[20]
.sym 51936 soc.cpu.mem_rdata_q[9]
.sym 51943 soc.cpu.mem_xfer
.sym 51944 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 51945 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 51950 soc.cpu.mem_la_wdata[1]
.sym 51953 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 51954 soc.cpu.pcpi_rs2[19]
.sym 51955 soc.cpu.mem_la_wdata[4]
.sym 51962 soc.cpu.mem_wordsize[1]
.sym 51963 soc.cpu.pcpi_rs2[20]
.sym 51964 soc.cpu.mem_la_wdata[3]
.sym 51966 soc.cpu.mem_wordsize[2]
.sym 51967 soc.cpu.mem_rdata_q[9]
.sym 51968 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 51969 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 51970 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 51971 soc.cpu.mem_rdata_q[8]
.sym 51973 soc.cpu.pcpi_rs2[17]
.sym 51975 soc.cpu.mem_wordsize[1]
.sym 51976 soc.cpu.mem_wordsize[2]
.sym 51977 soc.cpu.pcpi_rs2[17]
.sym 51978 soc.cpu.mem_la_wdata[1]
.sym 51981 soc.cpu.mem_wordsize[2]
.sym 51982 soc.cpu.mem_wordsize[1]
.sym 51983 soc.cpu.pcpi_rs2[20]
.sym 51984 soc.cpu.mem_la_wdata[4]
.sym 51999 soc.cpu.mem_la_wdata[3]
.sym 52000 soc.cpu.mem_wordsize[2]
.sym 52001 soc.cpu.mem_wordsize[1]
.sym 52002 soc.cpu.pcpi_rs2[19]
.sym 52005 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 52006 soc.cpu.mem_rdata_q[9]
.sym 52007 soc.cpu.mem_xfer
.sym 52011 soc.cpu.mem_rdata_q[8]
.sym 52012 soc.cpu.mem_xfer
.sym 52014 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52017 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 52018 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 52019 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 52020 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 52021 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 52022 CLK$SB_IO_IN_$glb_clk
.sym 52024 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2
.sym 52025 soc.cpu.mem_rdata_q[7]
.sym 52026 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 52027 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 52028 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 52029 soc.cpu.mem_rdata_q[8]
.sym 52030 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 52031 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0
.sym 52032 iomem_wdata[19]
.sym 52036 soc.cpu.mem_rdata_q[13]
.sym 52039 soc.cpu.mem_rdata_q[30]
.sym 52040 soc.cpu.mem_rdata_q[29]
.sym 52041 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52042 soc.cpu.mem_xfer
.sym 52043 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 52045 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 52046 iomem_wdata[19]
.sym 52048 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 52050 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 52051 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52052 soc.cpu.pcpi_rs1[9]
.sym 52053 iomem_wdata[19]
.sym 52055 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52056 soc.cpu.mem_rdata_latched[5]
.sym 52057 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 52059 soc.cpu.mem_xfer
.sym 52065 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 52066 soc.cpu.mem_rdata_q[10]
.sym 52068 soc.cpu.pcpi_rs1[8]
.sym 52069 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52070 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I0
.sym 52071 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52072 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52073 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52076 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 52078 soc.cpu.mem_xfer
.sym 52081 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52082 soc.cpu.mem_rdata_q[7]
.sym 52083 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 52084 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I0
.sym 52089 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2
.sym 52093 soc.cpu.mem_rdata_q[11]
.sym 52095 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52096 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1
.sym 52098 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52100 soc.cpu.mem_xfer
.sym 52101 soc.cpu.mem_rdata_q[7]
.sym 52104 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I0
.sym 52105 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1
.sym 52106 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2
.sym 52107 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52110 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 52111 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 52112 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 52113 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 52116 soc.cpu.mem_rdata_q[11]
.sym 52117 soc.cpu.mem_xfer
.sym 52119 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52122 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52123 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I0
.sym 52124 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1
.sym 52125 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2
.sym 52128 soc.cpu.mem_rdata_q[10]
.sym 52129 soc.cpu.mem_xfer
.sym 52131 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 52135 soc.cpu.pcpi_rs1[8]
.sym 52142 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52143 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 52145 CLK$SB_IO_IN_$glb_clk
.sym 52147 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 52148 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 52149 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 52150 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 52151 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 52152 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52153 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52154 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 52159 soc.cpu.mem_rdata_q[31]
.sym 52161 soc.cpu.mem_rdata_q[22]
.sym 52164 soc.cpu.mem_do_rinst
.sym 52166 soc.cpu.pcpi_rs1[1]
.sym 52169 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 52170 soc.cpu.mem_do_rinst
.sym 52171 soc.cpu.pcpi_rs2[21]
.sym 52172 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 52173 soc.cpu.mem_rdata_latched[2]
.sym 52175 $PACKER_VCC_NET
.sym 52176 soc.cpu.pcpi_rs1[22]
.sym 52178 soc.cpu.mem_rdata_q[20]
.sym 52180 soc.cpu.pcpi_rs1[26]
.sym 52192 soc.cpu.pcpi_rs1[12]
.sym 52195 soc.cpu.pcpi_rs1[15]
.sym 52197 soc.cpu.pcpi_rs1[11]
.sym 52198 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 52203 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52204 soc.cpu.pcpi_rs1[14]
.sym 52207 soc.cpu.pcpi_rs1[10]
.sym 52211 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52212 soc.cpu.pcpi_rs1[9]
.sym 52214 soc.cpu.pcpi_rs1[13]
.sym 52215 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 52224 soc.cpu.pcpi_rs1[13]
.sym 52230 soc.cpu.pcpi_rs1[12]
.sym 52234 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52235 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52236 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 52241 soc.cpu.pcpi_rs1[15]
.sym 52245 soc.cpu.pcpi_rs1[14]
.sym 52253 soc.cpu.pcpi_rs1[10]
.sym 52257 soc.cpu.pcpi_rs1[11]
.sym 52263 soc.cpu.pcpi_rs1[9]
.sym 52267 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 52268 CLK$SB_IO_IN_$glb_clk
.sym 52270 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 52271 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 52272 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 52273 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 52274 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 52275 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52276 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 52277 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52282 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 52283 soc.cpu.pcpi_rs1[11]
.sym 52287 resetn_SB_LUT4_I3_O
.sym 52288 soc.cpu.pcpi_rs1[12]
.sym 52297 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 52298 iomem_wdata[1]
.sym 52314 soc.cpu.pcpi_rs1[18]
.sym 52320 soc.cpu.pcpi_rs1[17]
.sym 52322 soc.cpu.pcpi_rs1[19]
.sym 52324 soc.cpu.pcpi_rs1[16]
.sym 52329 soc.cpu.pcpi_rs1[20]
.sym 52333 soc.cpu.pcpi_rs1[21]
.sym 52335 soc.cpu.pcpi_rs1[23]
.sym 52336 soc.cpu.pcpi_rs1[22]
.sym 52344 soc.cpu.pcpi_rs1[20]
.sym 52353 soc.cpu.pcpi_rs1[19]
.sym 52359 soc.cpu.pcpi_rs1[18]
.sym 52363 soc.cpu.pcpi_rs1[22]
.sym 52370 soc.cpu.pcpi_rs1[21]
.sym 52377 soc.cpu.pcpi_rs1[17]
.sym 52381 soc.cpu.pcpi_rs1[23]
.sym 52387 soc.cpu.pcpi_rs1[16]
.sym 52393 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 52395 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1
.sym 52396 soc.cpu.mem_rdata_q[20]
.sym 52397 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 52398 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I0
.sym 52399 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 52400 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 52405 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 52409 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 52412 soc.cpu.pcpi_rs1[16]
.sym 52420 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 52441 soc.cpu.cpu_state[0]
.sym 52443 soc.cpu.pcpi_rs2[21]
.sym 52448 soc.cpu.pcpi_rs2[23]
.sym 52449 soc.cpu.pcpi_rs1[29]
.sym 52450 soc.cpu.pcpi_rs1[26]
.sym 52454 soc.cpu.pcpi_rs1[28]
.sym 52458 soc.cpu.pcpi_rs1[27]
.sym 52459 soc.cpu.pcpi_rs2[20]
.sym 52468 soc.cpu.pcpi_rs1[27]
.sym 52475 soc.cpu.cpu_state[0]
.sym 52479 soc.cpu.pcpi_rs1[28]
.sym 52486 soc.cpu.pcpi_rs2[20]
.sym 52493 soc.cpu.pcpi_rs2[21]
.sym 52498 soc.cpu.pcpi_rs1[26]
.sym 52503 soc.cpu.pcpi_rs1[29]
.sym 52511 soc.cpu.pcpi_rs2[23]
.sym 52514 CLK$SB_IO_IN_$glb_clk
.sym 52515 resetn_SB_LUT4_I3_O_$glb_sr
.sym 52516 P2_7$SB_IO_OUT
.sym 52517 gpio_led_pmod[1]
.sym 52519 gpio_led_pmod[3]
.sym 52523 gpio_led_pmod[2]
.sym 52530 soc.cpu.mem_xfer
.sym 52532 soc.cpu.trap
.sym 52533 soc.cpu.clear_prefetched_high_word
.sym 52535 $PACKER_VCC_NET
.sym 52537 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 52551 soc.cpu.mem_la_wdata[7]
.sym 52558 soc.cpu.mem_la_wdata[7]
.sym 52559 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 52568 soc.cpu.mem_la_wdata[2]
.sym 52572 soc.cpu.mem_la_wdata[3]
.sym 52574 gpio_led_pmod[1]
.sym 52580 gpio_led_pmod[2]
.sym 52582 soc.cpu.pcpi_rs1[31]
.sym 52584 gpio_led_pmod[3]
.sym 52586 soc.cpu.mem_la_wdata[1]
.sym 52591 soc.cpu.mem_la_wdata[7]
.sym 52598 gpio_led_pmod[1]
.sym 52602 soc.cpu.mem_la_wdata[1]
.sym 52609 gpio_led_pmod[3]
.sym 52614 soc.cpu.mem_la_wdata[3]
.sym 52623 soc.cpu.mem_la_wdata[2]
.sym 52628 soc.cpu.pcpi_rs1[31]
.sym 52634 gpio_led_pmod[2]
.sym 52636 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 52637 CLK$SB_IO_IN_$glb_clk
.sym 52647 iomem_wdata[7]
.sym 52654 P2_7$SB_IO_OUT
.sym 52683 resetn_SB_LUT4_I3_O
.sym 52696 resetn_SB_LUT4_I3_O
.sym 52711 CLK$SB_IO_IN
.sym 52713 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 52717 UART_TX$SB_IO_OUT
.sym 52731 UART_TX$SB_IO_OUT
.sym 52733 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 52739 soc.simpleuart.recv_pattern[6]
.sym 52744 soc.simpleuart.recv_pattern[7]
.sym 52771 UART_RX$SB_IO_IN
.sym 52790 soc.simpleuart.send_pattern[2]
.sym 52791 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 52795 soc.simpleuart.send_pattern[1]
.sym 52799 UART_TX_SB_DFFESS_Q_E
.sym 52802 iomem_wdata[0]
.sym 52803 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52815 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 52816 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52817 soc.simpleuart.send_pattern[1]
.sym 52850 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52851 iomem_wdata[0]
.sym 52852 soc.simpleuart.send_pattern[2]
.sym 52853 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 52860 UART_TX_SB_DFFESS_Q_E
.sym 52861 CLK$SB_IO_IN_$glb_clk
.sym 52862 resetn_SB_LUT4_I3_O_$glb_sr
.sym 52869 soc.spimemio.rd_addr[17]
.sym 52870 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 52872 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 52873 soc.spimemio.rd_addr[15]
.sym 52874 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 52880 UART_RX$SB_IO_IN
.sym 52881 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 52882 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 52885 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 52886 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 52893 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 52903 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 52910 iomem_addr[7]
.sym 52911 iomem_wdata[6]
.sym 52922 iomem_wdata[0]
.sym 52923 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52924 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 52928 soc.simpleuart.recv_pattern[7]
.sym 52931 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52944 iomem_wdata[2]
.sym 52946 soc.simpleuart.send_pattern[6]
.sym 52947 soc.simpleuart.send_pattern[9]
.sym 52948 iomem_wdata[1]
.sym 52950 soc.simpleuart.send_pattern[8]
.sym 52953 iomem_wdata[7]
.sym 52955 UART_TX_SB_DFFESS_Q_E
.sym 52956 soc.simpleuart.send_pattern[3]
.sym 52957 iomem_wdata[3]
.sym 52959 soc.simpleuart.send_pattern[7]
.sym 52960 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52966 iomem_wdata[6]
.sym 52968 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52969 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52971 soc.simpleuart.send_pattern[5]
.sym 52972 iomem_wdata[5]
.sym 52973 soc.simpleuart.send_pattern[4]
.sym 52974 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 52975 iomem_wdata[4]
.sym 52983 soc.simpleuart.send_pattern[3]
.sym 52984 iomem_wdata[1]
.sym 52985 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 52986 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52989 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52990 iomem_wdata[5]
.sym 52991 soc.simpleuart.send_pattern[7]
.sym 52992 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 52995 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 52996 iomem_wdata[4]
.sym 52997 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52998 soc.simpleuart.send_pattern[6]
.sym 53001 soc.simpleuart.send_pattern[4]
.sym 53002 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 53003 iomem_wdata[2]
.sym 53004 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53007 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 53008 soc.simpleuart.send_pattern[5]
.sym 53009 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53010 iomem_wdata[3]
.sym 53013 iomem_wdata[7]
.sym 53014 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 53015 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53016 soc.simpleuart.send_pattern[9]
.sym 53019 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53020 iomem_wdata[6]
.sym 53021 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 53022 soc.simpleuart.send_pattern[8]
.sym 53023 UART_TX_SB_DFFESS_Q_E
.sym 53024 CLK$SB_IO_IN_$glb_clk
.sym 53025 resetn_SB_LUT4_I3_O_$glb_sr
.sym 53026 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 53027 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 53028 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 53029 soc.spimemio.rd_addr[14]
.sym 53030 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 53031 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 53032 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 53033 soc.spimemio.rd_addr[23]
.sym 53044 soc.spimemio.rd_inc
.sym 53049 soc.spimemio.rd_addr[17]
.sym 53051 iomem_addr[8]
.sym 53052 iomem_addr[4]
.sym 53053 gpio_led_pmod_SB_DFFESR_Q_E
.sym 53058 iomem_wdata[5]
.sym 53059 iomem_addr[5]
.sym 53060 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 53069 gpio_led_pmod_SB_DFFESR_Q_E
.sym 53070 iomem_addr[4]
.sym 53077 iomem_addr[7]
.sym 53083 iomem_addr[5]
.sym 53088 iomem_wdata[0]
.sym 53092 gpio_led_pmod[4]
.sym 53094 iomem_addr[6]
.sym 53107 iomem_addr[5]
.sym 53114 gpio_led_pmod[4]
.sym 53119 iomem_addr[6]
.sym 53125 iomem_wdata[0]
.sym 53132 iomem_addr[4]
.sym 53137 iomem_addr[7]
.sym 53146 gpio_led_pmod_SB_DFFESR_Q_E
.sym 53147 CLK$SB_IO_IN_$glb_clk
.sym 53148 resetn_SB_LUT4_I3_O_$glb_sr
.sym 53160 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 53166 soc.spimemio.rd_addr[13]
.sym 53167 P2_5$SB_IO_OUT
.sym 53168 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 53174 iomem_addr[17]
.sym 53175 iomem_addr[23]
.sym 53176 iomem_addr[2]
.sym 53177 iomem_addr[8]
.sym 53178 iomem_addr[20]
.sym 53179 soc.spimemio.rd_inc
.sym 53180 iomem_addr[6]
.sym 53182 iomem_addr[4]
.sym 53183 iomem_addr[6]
.sym 53190 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 53191 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 53193 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 53196 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 53200 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 53202 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 53203 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 53204 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 53222 $nextpnr_ICESTORM_LC_31$O
.sym 53224 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 53228 soc.memory.cs_0_SB_CARRY_I1_1_CO[2]
.sym 53231 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 53234 soc.memory.cs_0_SB_CARRY_I1_1_CO[3]
.sym 53236 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 53240 soc.memory.cs_0_SB_CARRY_I1_1_CO[4]
.sym 53242 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 53246 soc.memory.cs_0_SB_CARRY_I1_1_CO[5]
.sym 53249 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 53252 soc.memory.cs_0_SB_CARRY_I1_1_CO[6]
.sym 53255 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 53258 soc.memory.cs_0_SB_CARRY_I1_1_CO[7]
.sym 53260 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 53264 soc.memory.cs_0_SB_CARRY_I1_1_CO[8]
.sym 53266 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 53294 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53298 iomem_addr[10]
.sym 53301 iomem_addr[13]
.sym 53302 iomem_addr[13]
.sym 53303 iomem_addr[7]
.sym 53304 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 53305 soc.memory.wen[1]
.sym 53306 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 53308 soc.memory.cs_0_SB_CARRY_I1_1_CO[8]
.sym 53313 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 53315 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 53321 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 53322 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 53323 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 53325 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 53327 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 53328 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 53345 soc.memory.cs_0_SB_CARRY_I1_1_CO[9]
.sym 53348 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 53351 soc.memory.cs_0_SB_CARRY_I1_1_CO[10]
.sym 53353 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 53357 soc.memory.cs_0_SB_CARRY_I1_1_CO[11]
.sym 53359 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 53363 soc.memory.cs_0_SB_CARRY_I1_1_CO[12]
.sym 53366 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 53369 soc.memory.cs_0_SB_CARRY_I1_1_CO[13]
.sym 53371 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 53375 soc.memory.cs_0_SB_CARRY_I1_1_CO[14]
.sym 53377 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 53381 soc.memory.cs_0_SB_CARRY_I1_1_CO[15]
.sym 53384 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 53387 soc.memory.cs_0_SB_CARRY_I1_1_CO[16]
.sym 53390 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 53405 gpio_led_pmod_SB_DFFESR_Q_E
.sym 53407 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 53416 iomem_addr[20]
.sym 53417 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 53421 gpio_led_pmod[5]
.sym 53423 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 53424 iomem_wdata[0]
.sym 53425 soc.simpleuart.recv_pattern[7]
.sym 53426 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 53427 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 53429 soc.memory.cs_0
.sym 53430 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 53431 soc.memory.cs_0_SB_CARRY_I1_1_CO[16]
.sym 53436 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 53440 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 53442 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 53443 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 53444 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 53450 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 53454 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 53455 soc.memory.cs_0
.sym 53468 soc.memory.cs_0_SB_CARRY_I1_1_CO[17]
.sym 53470 soc.memory.cs_0
.sym 53474 soc.memory.cs_0_SB_CARRY_I1_1_CO[18]
.sym 53477 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 53480 soc.memory.cs_0_SB_CARRY_I1_1_CO[19]
.sym 53483 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 53486 soc.memory.cs_0_SB_CARRY_I1_1_CO[20]
.sym 53489 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 53492 soc.memory.cs_0_SB_CARRY_I1_1_CO[21]
.sym 53495 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 53498 soc.memory.cs_0_SB_CARRY_I1_1_CO[22]
.sym 53500 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 53504 soc.memory.cs_0_SB_CARRY_I1_1_CO[23]
.sym 53507 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 53510 soc.memory.cs_0_SB_CARRY_I1_1_CO[24]
.sym 53513 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 53530 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 53536 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 53538 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 53540 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 53542 iomem_wdata[4]
.sym 53543 iomem_addr[4]
.sym 53544 iomem_addr[22]
.sym 53545 gpio_led_pmod_SB_DFFESR_Q_E
.sym 53546 iomem_addr[14]
.sym 53547 iomem_addr[8]
.sym 53548 iomem_addr[27]
.sym 53549 iomem_wdata[5]
.sym 53551 iomem_addr[5]
.sym 53552 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 53553 iomem_addr[15]
.sym 53554 soc.memory.cs_0_SB_CARRY_I1_1_CO[24]
.sym 53559 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 53562 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 53569 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 53576 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 53577 $PACKER_VCC_NET
.sym 53583 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 53585 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 53587 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 53589 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 53591 soc.memory.cs_0_SB_CARRY_I1_1_CO[25]
.sym 53593 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 53597 soc.memory.cs_0_SB_CARRY_I1_1_CO[26]
.sym 53599 $PACKER_VCC_NET
.sym 53600 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 53603 soc.memory.cs_0_SB_CARRY_I1_1_CO[27]
.sym 53605 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 53609 soc.memory.cs_0_SB_CARRY_I1_1_CO[28]
.sym 53612 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 53615 soc.memory.cs_0_SB_CARRY_I1_1_CO[29]
.sym 53618 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 53621 soc.memory.cs_0_SB_CARRY_I1_1_CO[30]
.sym 53624 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 53627 soc.memory.cs_0_SB_CARRY_I1_1_CO[31]
.sym 53629 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 53633 $nextpnr_ICESTORM_LC_32$I3
.sym 53636 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 53641 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 53642 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 53643 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 53644 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 53645 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 53646 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 53647 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 53654 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 53658 soc.ram_ready
.sym 53665 iomem_addr[20]
.sym 53666 iomem_addr[23]
.sym 53667 iomem_addr[6]
.sym 53668 iomem_addr[2]
.sym 53669 iomem_addr[4]
.sym 53670 iomem_addr[17]
.sym 53671 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53672 iomem_addr[12]
.sym 53673 iomem_addr[8]
.sym 53675 iomem_addr[26]
.sym 53676 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53677 $nextpnr_ICESTORM_LC_32$I3
.sym 53698 iomem_addr[31]
.sym 53700 gpio_led_pmod_SB_DFFESR_Q_E
.sym 53701 iomem_addr[16]
.sym 53702 iomem_wdata[4]
.sym 53706 iomem_addr[29]
.sym 53709 iomem_wdata[5]
.sym 53718 $nextpnr_ICESTORM_LC_32$I3
.sym 53724 iomem_wdata[5]
.sym 53729 iomem_addr[31]
.sym 53735 iomem_addr[29]
.sym 53747 iomem_addr[16]
.sym 53751 iomem_wdata[4]
.sym 53761 gpio_led_pmod_SB_DFFESR_Q_E
.sym 53762 CLK$SB_IO_IN_$glb_clk
.sym 53763 resetn_SB_LUT4_I3_O_$glb_sr
.sym 53764 iomem_addr[4]
.sym 53765 iomem_addr[7]
.sym 53766 iomem_addr[8]
.sym 53767 iomem_addr[16]
.sym 53768 iomem_addr[5]
.sym 53769 iomem_addr[21]
.sym 53770 iomem_addr[20]
.sym 53771 iomem_addr[6]
.sym 53778 soc.memory.cs_0
.sym 53786 iomem_ready_SB_LUT4_I1_O
.sym 53787 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 53788 iomem_wstrb[0]
.sym 53789 soc.cpu.pcpi_rs1[22]
.sym 53790 iomem_addr[10]
.sym 53791 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 53792 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 53793 iomem_addr[13]
.sym 53794 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 53795 soc.cpu.pcpi_rs1[10]
.sym 53796 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 53797 gpio_led_pmod[4]
.sym 53798 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 53799 iomem_addr[7]
.sym 53809 soc.cpu.next_pc[2]
.sym 53812 soc.cpu.mem_la_firstword_xfer
.sym 53814 soc.cpu.next_pc[6]
.sym 53817 soc.cpu.next_pc[9]
.sym 53819 soc.cpu.next_pc[4]
.sym 53821 soc.cpu.next_pc[8]
.sym 53828 soc.cpu.next_pc[3]
.sym 53834 soc.cpu.next_pc[5]
.sym 53835 soc.cpu.next_pc[7]
.sym 53837 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 53839 soc.cpu.mem_la_firstword_xfer
.sym 53840 soc.cpu.next_pc[2]
.sym 53843 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 53846 soc.cpu.next_pc[3]
.sym 53847 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 53849 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 53851 soc.cpu.next_pc[4]
.sym 53853 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 53855 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 53857 soc.cpu.next_pc[5]
.sym 53859 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 53861 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 53864 soc.cpu.next_pc[6]
.sym 53865 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 53867 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 53870 soc.cpu.next_pc[7]
.sym 53871 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 53873 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 53876 soc.cpu.next_pc[8]
.sym 53877 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 53879 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 53882 soc.cpu.next_pc[9]
.sym 53883 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 53887 iomem_addr[23]
.sym 53888 iomem_addr[2]
.sym 53889 iomem_addr[17]
.sym 53890 iomem_addr[11]
.sym 53891 iomem_addr[9]
.sym 53892 iomem_addr[22]
.sym 53893 iomem_addr[3]
.sym 53894 iomem_addr[10]
.sym 53900 iomem_addr[20]
.sym 53902 iomem_addr[16]
.sym 53904 iomem_addr[6]
.sym 53906 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 53907 soc.cpu.pcpi_rs1[20]
.sym 53908 iomem_addr[7]
.sym 53909 soc.cpu.pcpi_rs1[6]
.sym 53910 iomem_addr[8]
.sym 53911 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 53912 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 53913 iomem_addr[25]
.sym 53914 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 53915 iomem_ready_SB_LUT4_I1_O
.sym 53916 iomem_wdata[0]
.sym 53919 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 53920 soc.cpu.next_pc[11]
.sym 53921 iomem_addr[31]
.sym 53922 soc.simpleuart.recv_pattern[7]
.sym 53923 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 53928 soc.cpu.next_pc[12]
.sym 53931 soc.cpu.next_pc[11]
.sym 53934 soc.cpu.next_pc[13]
.sym 53939 soc.cpu.next_pc[14]
.sym 53943 soc.cpu.next_pc[10]
.sym 53947 soc.cpu.next_pc[17]
.sym 53949 soc.cpu.next_pc[15]
.sym 53955 soc.cpu.next_pc[16]
.sym 53960 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 53963 soc.cpu.next_pc[10]
.sym 53964 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 53966 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 53969 soc.cpu.next_pc[11]
.sym 53970 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 53972 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 53975 soc.cpu.next_pc[12]
.sym 53976 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 53978 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 53980 soc.cpu.next_pc[13]
.sym 53982 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 53984 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 53987 soc.cpu.next_pc[14]
.sym 53988 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 53990 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 53993 soc.cpu.next_pc[15]
.sym 53994 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 53996 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 53999 soc.cpu.next_pc[16]
.sym 54000 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 54002 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 54005 soc.cpu.next_pc[17]
.sym 54006 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 54010 iomem_addr[24]
.sym 54011 iomem_addr[15]
.sym 54012 iomem_addr[13]
.sym 54013 iomem_addr[12]
.sym 54014 iomem_addr[19]
.sym 54015 iomem_addr[14]
.sym 54016 iomem_addr[27]
.sym 54017 iomem_addr[25]
.sym 54025 iomem_addr[11]
.sym 54027 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 54029 soc.cpu.pcpi_rs1[23]
.sym 54031 iomem_addr[2]
.sym 54033 iomem_addr[17]
.sym 54034 soc.cpu.pcpi_rs1[2]
.sym 54036 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 54037 iomem_addr[14]
.sym 54038 iomem_wdata[4]
.sym 54039 iomem_addr[27]
.sym 54040 iomem_addr[22]
.sym 54041 iomem_wdata[5]
.sym 54042 soc.cpu.pcpi_rs1[7]
.sym 54043 soc.cpu.pcpi_rs1[16]
.sym 54044 gpio_led_pmod_SB_DFFESR_Q_E
.sym 54045 iomem_addr[15]
.sym 54046 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 54051 soc.cpu.next_pc[19]
.sym 54052 soc.cpu.next_pc[20]
.sym 54054 soc.cpu.next_pc[23]
.sym 54057 soc.cpu.next_pc[22]
.sym 54060 soc.cpu.next_pc[24]
.sym 54061 soc.cpu.next_pc[18]
.sym 54076 soc.cpu.next_pc[21]
.sym 54081 soc.cpu.next_pc[25]
.sym 54083 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 54085 soc.cpu.next_pc[18]
.sym 54087 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 54089 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 54091 soc.cpu.next_pc[19]
.sym 54093 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 54095 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 54097 soc.cpu.next_pc[20]
.sym 54099 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 54101 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 54103 soc.cpu.next_pc[21]
.sym 54105 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 54107 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 54110 soc.cpu.next_pc[22]
.sym 54111 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 54113 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 54116 soc.cpu.next_pc[23]
.sym 54117 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 54119 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 54122 soc.cpu.next_pc[24]
.sym 54123 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 54125 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 54128 soc.cpu.next_pc[25]
.sym 54129 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 54133 soc.simpleuart.recv_buf_data[7]
.sym 54134 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 54135 soc.simpleuart.recv_buf_data[6]
.sym 54136 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54137 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54138 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 54139 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 54140 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 54142 iomem_addr[14]
.sym 54145 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 54148 iomem_addr[12]
.sym 54149 flash_io3_oe
.sym 54151 soc.cpu.pcpi_rs1[12]
.sym 54153 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54154 iomem_addr[15]
.sym 54155 soc.cpu.pcpi_rs1[13]
.sym 54156 iomem_addr[13]
.sym 54159 iomem_addr[12]
.sym 54160 soc.cpu.pcpi_rs1[3]
.sym 54163 iomem_ready_SB_LUT4_I3_I0
.sym 54164 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54165 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54167 iomem_addr[26]
.sym 54168 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54169 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 54174 soc.cpu.next_pc[30]
.sym 54175 soc.cpu.pcpi_rs1[31]
.sym 54176 soc.cpu.next_pc[26]
.sym 54178 iomem_addr[28]
.sym 54179 iomem_addr[31]
.sym 54180 iomem_addr[29]
.sym 54181 iomem_addr[30]
.sym 54182 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54185 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 54187 soc.cpu.next_pc[31]
.sym 54188 soc.cpu.next_pc[29]
.sym 54192 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54199 soc.cpu.pcpi_rs1[29]
.sym 54200 soc.cpu.next_pc[28]
.sym 54205 soc.cpu.next_pc[27]
.sym 54206 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 54209 soc.cpu.next_pc[26]
.sym 54210 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 54212 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 54214 soc.cpu.next_pc[27]
.sym 54216 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 54218 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 54220 soc.cpu.next_pc[28]
.sym 54222 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 54224 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 54227 soc.cpu.next_pc[29]
.sym 54228 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 54230 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 54233 soc.cpu.next_pc[30]
.sym 54234 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 54237 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54238 soc.cpu.next_pc[31]
.sym 54239 soc.cpu.pcpi_rs1[31]
.sym 54240 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 54243 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 54244 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54245 soc.cpu.pcpi_rs1[29]
.sym 54249 iomem_addr[30]
.sym 54250 iomem_addr[28]
.sym 54251 iomem_addr[31]
.sym 54252 iomem_addr[29]
.sym 54253 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54254 CLK$SB_IO_IN_$glb_clk
.sym 54256 iomem_ready_SB_DFFESS_Q_D
.sym 54257 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 54258 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54259 iomem_addr[26]
.sym 54260 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54261 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54262 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54265 soc.simpleuart_reg_div_do[11]
.sym 54270 iomem_wdata[18]
.sym 54272 soc.simpleuart_reg_div_do[10]
.sym 54273 soc.mem_rdata[19]
.sym 54277 soc.cpu.reg_out[12]
.sym 54278 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54279 soc.simpleuart_reg_div_do[6]
.sym 54281 soc.cpu.pcpi_rs1[22]
.sym 54283 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 54284 iomem_wstrb[0]
.sym 54286 soc.mem_rdata[21]
.sym 54288 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 54289 iomem_ready_SB_DFFESS_Q_D
.sym 54290 gpio_led_pmod[4]
.sym 54291 soc.cpu.pcpi_rs1[10]
.sym 54299 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 54308 soc.cpu.pcpi_rs1[28]
.sym 54309 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 54317 soc.cpu.pcpi_rs1[30]
.sym 54320 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54324 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54354 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 54356 soc.cpu.pcpi_rs1[28]
.sym 54357 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54372 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 54374 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54375 soc.cpu.pcpi_rs1[30]
.sym 54376 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54377 CLK$SB_IO_IN_$glb_clk
.sym 54380 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54381 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54382 soc.spimem_rdata[6]
.sym 54384 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54386 soc.mem_rdata[24]
.sym 54389 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54390 soc.cpu.pcpi_rs1[12]
.sym 54394 soc.cpu.pcpi_rs1[28]
.sym 54395 iomem_wdata[17]
.sym 54397 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 54402 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 54403 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54404 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 54406 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 54408 iomem_wdata[0]
.sym 54409 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 54411 gpio_led_b[0]
.sym 54412 iomem_ready_SB_LUT4_I1_O
.sym 54422 soc.mem_rdata[31]
.sym 54424 soc.mem_rdata[16]
.sym 54425 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54430 soc.mem_rdata[18]
.sym 54440 soc.cpu.cpu_state[6]
.sym 54443 soc.mem_rdata[24]
.sym 54446 soc.mem_rdata[21]
.sym 54447 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54448 soc.cpu.cpu_state[6]
.sym 54453 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54454 soc.cpu.cpu_state[6]
.sym 54455 soc.mem_rdata[31]
.sym 54456 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54459 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54460 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54461 soc.mem_rdata[18]
.sym 54462 soc.cpu.cpu_state[6]
.sym 54465 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54466 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54467 soc.mem_rdata[16]
.sym 54468 soc.cpu.cpu_state[6]
.sym 54489 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54490 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54491 soc.cpu.cpu_state[6]
.sym 54492 soc.mem_rdata[24]
.sym 54495 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54496 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54497 soc.mem_rdata[21]
.sym 54498 soc.cpu.cpu_state[6]
.sym 54503 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 54504 iomem_rdata[4]
.sym 54505 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 54507 iomem_rdata[24]
.sym 54508 iomem_rdata[0]
.sym 54512 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 54513 soc.cpu.mem_rdata_latched[3]
.sym 54516 soc.ram_ready
.sym 54517 resetn
.sym 54518 soc.mem_rdata[18]
.sym 54524 iomem_rdata[18]
.sym 54526 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54527 soc.cpu.pcpi_rs1[16]
.sym 54528 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 54530 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54533 iomem_wdata[5]
.sym 54534 iomem_wdata[4]
.sym 54535 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 54536 soc.mem_rdata[24]
.sym 54537 soc.cpu.pcpi_rs1[2]
.sym 54544 soc.cpu.cpu_state[6]
.sym 54545 soc.mem_rdata[22]
.sym 54547 soc.cpu.latched_is_lh
.sym 54549 soc.mem_rdata[30]
.sym 54550 soc.cpu.latched_is_lb
.sym 54552 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54555 soc.cpu.latched_is_lh
.sym 54558 soc.cpu.latched_is_lb
.sym 54560 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54562 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54565 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54566 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54568 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54572 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54582 soc.cpu.latched_is_lh
.sym 54583 soc.cpu.latched_is_lb
.sym 54584 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54585 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54588 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54589 soc.cpu.latched_is_lh
.sym 54590 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54591 soc.cpu.latched_is_lb
.sym 54594 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54595 soc.cpu.latched_is_lb
.sym 54596 soc.cpu.cpu_state[6]
.sym 54597 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54600 soc.mem_rdata[22]
.sym 54601 soc.cpu.cpu_state[6]
.sym 54602 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54603 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54606 soc.cpu.latched_is_lb
.sym 54607 soc.cpu.latched_is_lh
.sym 54608 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54609 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54612 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54613 soc.cpu.cpu_state[6]
.sym 54614 soc.mem_rdata[30]
.sym 54615 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54618 soc.cpu.latched_is_lb
.sym 54619 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54620 soc.cpu.latched_is_lh
.sym 54621 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54625 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 54626 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54627 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54628 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54629 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 54630 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 54631 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54632 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54635 soc.cpu.mem_rdata_q[7]
.sym 54636 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54640 soc.cpu.pcpi_rs1[29]
.sym 54643 resetn
.sym 54645 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 54646 soc.mem_rdata[31]
.sym 54649 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 54652 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54653 iomem_wdata[22]
.sym 54654 soc.cpu.mem_rdata_q[24]
.sym 54655 soc.cpu.pcpi_rs1[1]
.sym 54656 soc.cpu.mem_rdata_q[27]
.sym 54657 soc.mem_rdata[25]
.sym 54667 soc.cpu.cpu_state[6]
.sym 54669 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54671 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54672 soc.cpu.latched_is_lb
.sym 54674 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 54675 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54676 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54679 soc.cpu.latched_is_lh
.sym 54680 soc.cpu.latched_is_lb
.sym 54683 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54684 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54688 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 54689 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54691 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54693 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 54696 soc.mem_rdata[24]
.sym 54699 soc.cpu.latched_is_lh
.sym 54700 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54701 soc.cpu.latched_is_lb
.sym 54702 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54705 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54706 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54707 soc.mem_rdata[24]
.sym 54708 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54717 soc.cpu.latched_is_lb
.sym 54718 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54719 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54720 soc.cpu.latched_is_lh
.sym 54723 soc.cpu.latched_is_lh
.sym 54724 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54725 soc.cpu.latched_is_lb
.sym 54726 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54729 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54730 soc.cpu.latched_is_lh
.sym 54731 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54732 soc.cpu.latched_is_lb
.sym 54741 soc.cpu.cpu_state[6]
.sym 54742 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 54743 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 54744 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 54746 CLK$SB_IO_IN_$glb_clk
.sym 54747 resetn_SB_LUT4_I3_O_$glb_sr
.sym 54748 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54749 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54750 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54751 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 54752 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 54753 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 54754 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 54755 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 54758 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54761 soc.cpu.cpu_state[6]
.sym 54762 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54763 soc.mem_rdata[30]
.sym 54765 soc.cpu.cpu_state[6]
.sym 54766 soc.mem_rdata[31]
.sym 54768 soc.cpu.latched_is_lb
.sym 54769 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 54772 soc.cpu.mem_la_secondword
.sym 54773 soc.cpu.pcpi_rs1[22]
.sym 54774 soc.cpu.mem_rdata_q[26]
.sym 54775 soc.cpu.pcpi_rs1[10]
.sym 54777 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 54778 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54780 iomem_wstrb[0]
.sym 54795 soc.mem_rdata[29]
.sym 54796 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54797 soc.mem_rdata[28]
.sym 54800 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54802 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54803 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 54804 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54808 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54810 soc.cpu.mem_wordsize[2]
.sym 54814 soc.cpu.pcpi_rs1[1]
.sym 54815 soc.cpu.pcpi_rs1[1]
.sym 54816 soc.cpu.pcpi_rs1[0]
.sym 54822 soc.cpu.pcpi_rs1[0]
.sym 54823 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 54824 soc.cpu.pcpi_rs1[1]
.sym 54825 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54834 soc.mem_rdata[29]
.sym 54835 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54836 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54837 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54840 soc.cpu.mem_wordsize[2]
.sym 54842 soc.cpu.pcpi_rs1[1]
.sym 54852 soc.mem_rdata[28]
.sym 54853 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54854 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54855 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 54871 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 54872 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_I2_I3
.sym 54873 iomem_rdata[2]
.sym 54874 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 54875 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 54876 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 54877 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 54878 iomem_rdata[6]
.sym 54881 gpio_led_pmod_SB_DFFESR_Q_E
.sym 54882 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 54883 soc.mem_rdata[28]
.sym 54887 soc.mem_rdata[23]
.sym 54889 soc.cpu.mem_wordsize[1]
.sym 54891 iomem_wdata[17]
.sym 54892 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 54895 gpio_led_pmod[2]
.sym 54896 soc.mem_rdata[20]
.sym 54897 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 54898 soc.cpu.mem_wordsize[1]
.sym 54899 soc.cpu.mem_rdata_q[21]
.sym 54900 soc.mem_rdata[19]
.sym 54901 soc.cpu.mem_rdata_q[4]
.sym 54902 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 54903 gpio_led_b[0]
.sym 54904 soc.cpu.mem_wordsize[1]
.sym 54906 soc.mem_rdata[19]
.sym 54915 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54916 soc.cpu.mem_xfer
.sym 54917 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 54920 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54921 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54923 soc.cpu.mem_la_secondword
.sym 54924 soc.cpu.mem_rdata_q[18]
.sym 54925 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 54928 soc.cpu.mem_xfer
.sym 54933 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 54935 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54937 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54938 soc.cpu.mem_rdata_q[8]
.sym 54939 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54940 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54943 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 54945 soc.cpu.mem_xfer
.sym 54946 soc.cpu.mem_rdata_q[8]
.sym 54947 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54948 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 54951 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 54952 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54953 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 54964 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54965 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 54966 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 54969 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 54970 soc.cpu.mem_rdata_q[8]
.sym 54971 soc.cpu.mem_xfer
.sym 54975 soc.cpu.mem_rdata_q[18]
.sym 54976 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 54978 soc.cpu.mem_xfer
.sym 54981 soc.cpu.mem_la_secondword
.sym 54982 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 54984 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54987 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 54989 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 54994 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 54995 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 54996 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 54997 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_I3
.sym 54998 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 54999 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55000 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_I3
.sym 55001 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55005 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55008 soc.mem_rdata[26]
.sym 55010 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55014 soc.mem_rdata[29]
.sym 55015 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 55016 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 55018 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55019 soc.cpu.mem_rdata_latched[3]
.sym 55020 soc.mem_rdata[27]
.sym 55021 soc.cpu.pcpi_rs1[2]
.sym 55022 soc.cpu.mem_16bit_buffer[10]
.sym 55023 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55024 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 55025 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55026 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55027 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55028 soc.mem_rdata[24]
.sym 55029 iomem_wdata[5]
.sym 55035 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 55036 soc.cpu.mem_la_secondword
.sym 55039 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55041 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 55042 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55043 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55044 soc.cpu.mem_la_secondword
.sym 55046 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 55047 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55048 soc.cpu.mem_16bit_buffer[10]
.sym 55051 soc.cpu.mem_16bit_buffer[8]
.sym 55053 soc.cpu.mem_16bit_buffer[11]
.sym 55054 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_I3
.sym 55055 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55056 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 55057 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_I3
.sym 55059 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 55060 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 55061 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 55063 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55064 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55066 soc.cpu.mem_rdata_latched[12]
.sym 55068 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 55069 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55070 soc.cpu.mem_16bit_buffer[11]
.sym 55071 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55074 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 55076 soc.cpu.mem_la_secondword
.sym 55077 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55080 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 55081 soc.cpu.mem_la_secondword
.sym 55082 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55086 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55087 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55089 soc.cpu.mem_rdata_latched[12]
.sym 55092 soc.cpu.mem_16bit_buffer[10]
.sym 55093 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55094 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55095 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 55098 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 55100 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_I3
.sym 55101 soc.cpu.mem_la_secondword
.sym 55104 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_I3
.sym 55105 soc.cpu.mem_la_secondword
.sym 55106 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 55110 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55111 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 55112 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55113 soc.cpu.mem_16bit_buffer[8]
.sym 55117 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3
.sym 55118 soc.cpu.mem_rdata_latched[5]
.sym 55119 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 55120 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 55121 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 55122 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 55123 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_I2_I3
.sym 55124 soc.cpu.mem_rdata_latched[6]
.sym 55127 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 55129 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 55130 soc.cpu.mem_la_secondword
.sym 55131 soc.cpu.mem_rdata_q[15]
.sym 55136 soc.cpu.mem_wordsize[2]
.sym 55137 soc.cpu.mem_rdata_q[18]
.sym 55139 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55140 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 55141 soc.cpu.mem_rdata_q[20]
.sym 55142 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55143 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55144 soc.cpu.mem_16bit_buffer[3]
.sym 55145 soc.cpu.mem_rdata_latched[3]
.sym 55146 soc.cpu.mem_rdata_q[24]
.sym 55147 soc.cpu.mem_rdata_q[23]
.sym 55148 soc.cpu.mem_rdata_q[27]
.sym 55149 soc.cpu.mem_rdata_q[19]
.sym 55150 soc.cpu.mem_rdata_q[11]
.sym 55151 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55152 soc.cpu.mem_rdata_latched[12]
.sym 55158 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55159 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55160 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55161 soc.cpu.mem_rdata_latched[6]
.sym 55164 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 55165 soc.cpu.mem_rdata_latched[5]
.sym 55166 soc.cpu.mem_xfer
.sym 55167 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 55168 soc.cpu.mem_16bit_buffer[3]
.sym 55170 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55173 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 55174 soc.cpu.mem_rdata_q[19]
.sym 55175 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 55176 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 55177 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55178 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55180 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_I2_I3
.sym 55183 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55184 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 55186 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 55187 soc.cpu.mem_rdata_latched[4]
.sym 55188 soc.cpu.mem_la_secondword
.sym 55189 soc.cpu.mem_rdata_latched[2]
.sym 55191 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55192 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55193 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55194 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55197 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55198 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55203 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55206 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55209 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 55211 soc.cpu.mem_la_secondword
.sym 55212 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_I2_I3
.sym 55215 soc.cpu.mem_rdata_latched[4]
.sym 55216 soc.cpu.mem_rdata_latched[5]
.sym 55217 soc.cpu.mem_rdata_latched[2]
.sym 55218 soc.cpu.mem_rdata_latched[6]
.sym 55221 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55222 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 55223 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 55224 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55227 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55228 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 55229 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 55230 soc.cpu.mem_16bit_buffer[3]
.sym 55234 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 55235 soc.cpu.mem_xfer
.sym 55236 soc.cpu.mem_rdata_q[19]
.sym 55237 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 55238 CLK$SB_IO_IN_$glb_clk
.sym 55240 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 55241 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 55242 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55243 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 55244 soc.cpu.mem_16bit_buffer[5]
.sym 55245 soc.cpu.mem_rdata_latched[4]
.sym 55246 soc.cpu.mem_16bit_buffer[6]
.sym 55247 soc.cpu.mem_rdata_latched[2]
.sym 55252 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 55254 resetn
.sym 55255 soc.mem_rdata[30]
.sym 55257 soc.cpu.mem_rdata_latched[6]
.sym 55258 iomem_wdata[18]
.sym 55261 soc.cpu.mem_rdata_latched[5]
.sym 55262 soc.cpu.mem_xfer
.sym 55264 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55265 soc.cpu.mem_rdata_q[26]
.sym 55266 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 55267 soc.cpu.mem_rdata_latched[4]
.sym 55268 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 55269 soc.cpu.mem_rdata_latched[0]
.sym 55270 soc.cpu.mem_la_secondword
.sym 55272 soc.cpu.mem_rdata_q[23]
.sym 55273 soc.cpu.mem_rdata_latched[3]
.sym 55274 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 55275 soc.cpu.mem_la_secondword
.sym 55283 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55284 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55285 soc.cpu.mem_rdata_latched[0]
.sym 55286 soc.mem_rdata[30]
.sym 55290 soc.mem_rdata[26]
.sym 55291 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55292 soc.mem_rdata[27]
.sym 55293 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 55294 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55295 soc.cpu.mem_rdata_latched[3]
.sym 55300 soc.mem_rdata[24]
.sym 55301 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55306 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 55317 soc.mem_rdata[30]
.sym 55321 soc.mem_rdata[27]
.sym 55328 soc.mem_rdata[26]
.sym 55332 soc.cpu.mem_rdata_latched[3]
.sym 55334 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 55341 soc.mem_rdata[24]
.sym 55344 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55345 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55346 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55350 soc.cpu.mem_rdata_latched[0]
.sym 55351 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55353 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55357 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55359 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 55360 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55361 CLK$SB_IO_IN_$glb_clk
.sym 55363 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55364 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 55365 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 55366 soc.cpu.mem_16bit_buffer[7]
.sym 55367 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55368 soc.cpu.mem_16bit_buffer[15]
.sym 55369 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55370 soc.cpu.mem_16bit_buffer[12]
.sym 55375 iomem_wdata[30]
.sym 55376 iomem_wdata[23]
.sym 55377 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55378 soc.mem_rdata[21]
.sym 55379 soc.cpu.mem_rdata_q[20]
.sym 55380 soc.cpu.mem_rdata_latched[2]
.sym 55381 iomem_wdata[23]
.sym 55383 soc.mem_rdata[28]
.sym 55384 iomem_wdata[9]
.sym 55386 iomem_wdata[30]
.sym 55387 gpio_led_b[0]
.sym 55388 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55389 soc.mem_rdata[20]
.sym 55390 soc.cpu.mem_rdata_q[21]
.sym 55391 soc.cpu.mem_rdata_q[13]
.sym 55392 soc.cpu.mem_rdata_q[4]
.sym 55393 soc.cpu.mem_rdata_latched[4]
.sym 55394 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 55395 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 55396 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55398 gpio_led_pmod[2]
.sym 55405 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 55406 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 55407 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 55409 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55412 soc.cpu.mem_16bit_buffer[14]
.sym 55413 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55414 soc.cpu.mem_16bit_buffer[13]
.sym 55415 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55418 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 55421 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 55422 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 55423 soc.cpu.mem_16bit_buffer[7]
.sym 55424 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55425 soc.cpu.mem_16bit_buffer[15]
.sym 55426 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55429 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 55430 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55431 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55432 soc.cpu.mem_rdata_latched[5]
.sym 55433 soc.cpu.mem_rdata_latched[12]
.sym 55434 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55437 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 55438 soc.cpu.mem_rdata_latched[5]
.sym 55439 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 55443 soc.cpu.mem_16bit_buffer[7]
.sym 55444 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55445 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 55446 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55449 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55451 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55452 soc.cpu.mem_16bit_buffer[14]
.sym 55455 soc.cpu.mem_16bit_buffer[13]
.sym 55456 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55458 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55462 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 55463 soc.cpu.mem_rdata_latched[12]
.sym 55464 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 55467 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 55468 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 55469 soc.cpu.mem_16bit_buffer[15]
.sym 55473 soc.cpu.mem_rdata_latched[12]
.sym 55474 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 55476 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 55479 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55480 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55481 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55482 soc.cpu.mem_rdata_latched[12]
.sym 55484 CLK$SB_IO_IN_$glb_clk
.sym 55486 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55487 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 55488 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55489 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 55490 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 55491 soc.cpu.mem_rdata_latched[12]
.sym 55492 gpio_led_b[0]
.sym 55493 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 55498 iomem_wdata[29]
.sym 55499 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 55500 resetn
.sym 55501 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55502 iomem_wdata[22]
.sym 55503 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55505 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55506 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55507 soc.cpu.mem_rdata_q[17]
.sym 55508 soc.cpu.mem_rdata_q[19]
.sym 55509 soc.cpu.mem_do_rdata
.sym 55510 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55511 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55512 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55513 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55514 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55515 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55517 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55518 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55519 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55520 soc.cpu.pcpi_rs1[2]
.sym 55521 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 55528 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55532 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55533 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55534 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55536 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55537 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55538 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55540 soc.cpu.mem_rdata_q[17]
.sym 55541 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55542 soc.cpu.mem_xfer
.sym 55545 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55546 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 55547 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 55548 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55550 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 55551 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55552 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 55553 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 55554 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55556 soc.cpu.mem_rdata_latched[12]
.sym 55557 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55558 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55560 soc.cpu.mem_rdata_latched[12]
.sym 55561 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55562 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55563 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55566 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 55567 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55569 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 55572 soc.cpu.mem_rdata_q[17]
.sym 55573 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 55574 soc.cpu.mem_xfer
.sym 55578 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55579 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55580 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55581 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55584 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55585 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55586 soc.cpu.mem_rdata_latched[12]
.sym 55587 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 55591 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 55592 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 55593 soc.cpu.mem_rdata_latched[12]
.sym 55597 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55598 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55599 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55603 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55604 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55605 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55607 CLK$SB_IO_IN_$glb_clk
.sym 55609 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55610 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55611 soc.cpu.mem_rdata_q[2]
.sym 55612 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 55613 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55614 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55615 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1
.sym 55616 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55621 iomem_wdata[12]
.sym 55623 soc.cpu.mem_rdata_q[9]
.sym 55624 soc.cpu.mem_la_secondword
.sym 55625 iomem_wdata[10]
.sym 55626 iomem_wdata[31]
.sym 55627 iomem_wdata[27]
.sym 55628 iomem_wdata[26]
.sym 55629 resetn
.sym 55631 iomem_wdata[21]
.sym 55632 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 55633 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55634 soc.cpu.mem_rdata_q[11]
.sym 55635 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 55636 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55638 soc.cpu.mem_rdata_q[24]
.sym 55639 soc.cpu.mem_rdata_latched[12]
.sym 55640 soc.cpu.mem_rdata_q[27]
.sym 55642 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55643 soc.cpu.mem_rdata_q[23]
.sym 55644 soc.cpu.mem_rdata_q[20]
.sym 55650 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55651 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55653 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 55655 soc.cpu.mem_rdata_latched[12]
.sym 55656 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55657 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55661 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55662 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 55664 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55665 soc.cpu.mem_rdata_latched[0]
.sym 55669 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55671 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55673 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55677 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 55678 soc.cpu.mem_rdata_latched[3]
.sym 55679 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 55681 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55684 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55685 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55686 soc.cpu.mem_rdata_latched[3]
.sym 55689 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55690 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55691 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55692 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55695 soc.cpu.mem_rdata_latched[0]
.sym 55696 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55701 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55703 soc.cpu.mem_rdata_latched[12]
.sym 55707 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 55708 soc.cpu.mem_rdata_latched[12]
.sym 55709 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55710 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 55714 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 55716 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55719 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 55720 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 55725 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 55727 soc.cpu.mem_rdata_latched[12]
.sym 55732 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 55733 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55734 soc.cpu.mem_rdata_q[14]
.sym 55735 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 55736 soc.cpu.mem_rdata_q[13]
.sym 55737 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 55738 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 55739 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55747 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 55748 pwm_b.counter[1]
.sym 55755 soc.cpu.mem_rdata_q[2]
.sym 55756 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55757 iomem_wdata[6]
.sym 55758 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 55759 soc.cpu.mem_la_secondword
.sym 55760 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55761 soc.cpu.mem_rdata_q[26]
.sym 55762 soc.cpu.mem_la_secondword
.sym 55763 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 55764 soc.cpu.mem_rdata_q[23]
.sym 55765 soc.cpu.mem_rdata_latched[3]
.sym 55766 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55767 soc.cpu.mem_rdata_latched[12]
.sym 55775 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 55776 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 55777 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55780 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55781 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55783 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55786 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55788 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55789 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55791 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 55792 soc.cpu.mem_rdata_latched[3]
.sym 55793 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55797 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55798 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55799 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 55800 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 55806 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 55807 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55808 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55812 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 55813 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 55815 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 55818 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 55819 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 55820 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55821 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55824 soc.cpu.mem_rdata_latched[3]
.sym 55826 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 55827 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55832 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55833 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55837 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 55838 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 55843 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55844 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55850 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55851 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55853 CLK$SB_IO_IN_$glb_clk
.sym 55855 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 55856 soc.cpu.mem_rdata_q[22]
.sym 55857 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 55858 soc.cpu.mem_rdata_q[27]
.sym 55859 soc.cpu.mem_rdata_q[31]
.sym 55860 soc.cpu.mem_rdata_q[21]
.sym 55861 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 55862 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 55872 iomem_wdata[16]
.sym 55878 soc.cpu.mem_rdata_q[14]
.sym 55879 soc.cpu.mem_rdata_q[14]
.sym 55880 soc.cpu.mem_rdata_q[31]
.sym 55881 soc.cpu.mem_rdata_latched[4]
.sym 55882 soc.cpu.mem_rdata_q[21]
.sym 55883 soc.cpu.mem_rdata_q[13]
.sym 55884 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 55885 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 55887 soc.cpu.mem_rdata_q[26]
.sym 55888 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55889 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55890 gpio_led_pmod[2]
.sym 55896 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55898 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 55899 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 55900 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 55901 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55902 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55903 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55904 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1
.sym 55905 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 55908 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55910 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55912 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 55914 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55915 soc.cpu.mem_rdata_latched[12]
.sym 55918 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55919 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0
.sym 55920 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55921 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55922 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 55923 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 55925 soc.cpu.mem_rdata_latched[3]
.sym 55926 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 55927 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55929 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 55930 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 55931 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55935 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0
.sym 55936 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 55937 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1
.sym 55938 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 55941 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 55942 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55944 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 55947 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 55948 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55949 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 55950 soc.cpu.mem_rdata_latched[3]
.sym 55953 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 55954 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 55959 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 55960 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 55961 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 55962 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 55965 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 55966 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 55967 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55968 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55971 soc.cpu.mem_rdata_latched[12]
.sym 55972 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 55973 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1
.sym 55974 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55976 CLK$SB_IO_IN_$glb_clk
.sym 55978 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0
.sym 55979 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 55980 soc.cpu.mem_rdata_q[26]
.sym 55981 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 55982 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 55983 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 55984 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 55985 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 55990 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 55992 iomem_wdata[1]
.sym 55993 soc.cpu.mem_rdata_q[27]
.sym 55994 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 55995 soc.cpu.mem_do_rdata
.sym 55997 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 56002 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 56003 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56004 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56005 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56006 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56007 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56008 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56012 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56013 gpio_led_pmod_SB_DFFESR_Q_E
.sym 56019 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56021 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 56022 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56023 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 56024 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56025 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56026 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56027 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 56028 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56029 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 56031 soc.cpu.mem_rdata_latched[5]
.sym 56033 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56034 soc.cpu.mem_xfer
.sym 56035 soc.cpu.mem_rdata_latched[3]
.sym 56037 soc.cpu.mem_rdata_latched[12]
.sym 56038 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56039 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 56041 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56044 soc.cpu.mem_rdata_q[26]
.sym 56045 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 56047 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 56052 soc.cpu.mem_rdata_latched[3]
.sym 56053 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56054 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56055 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 56058 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56059 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56060 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 56061 soc.cpu.mem_rdata_latched[12]
.sym 56064 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 56065 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 56070 soc.cpu.mem_rdata_latched[5]
.sym 56071 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56072 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56073 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 56076 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56077 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56078 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 56082 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56083 soc.cpu.mem_rdata_latched[12]
.sym 56084 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 56085 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56088 soc.cpu.mem_rdata_latched[3]
.sym 56089 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56090 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56091 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56095 soc.cpu.mem_rdata_q[26]
.sym 56096 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 56097 soc.cpu.mem_xfer
.sym 56101 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56102 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 56103 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56104 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56105 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56106 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 56107 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56108 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 56113 iomem_wdata[18]
.sym 56116 iomem_wdata[20]
.sym 56118 iomem_wdata[17]
.sym 56120 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56122 soc.cpu.mem_la_secondword
.sym 56123 iomem_wdata[21]
.sym 56125 soc.cpu.mem_rdata_q[24]
.sym 56127 soc.cpu.mem_rdata_q[23]
.sym 56129 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56130 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56132 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 56133 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56134 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 56135 resetn
.sym 56136 soc.cpu.mem_rdata_q[20]
.sym 56142 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56144 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 56146 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 56147 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56150 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 56152 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56154 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56158 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56160 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56162 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56163 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56164 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56165 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56167 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56168 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56169 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 56170 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56172 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56173 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 56175 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 56176 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56178 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56181 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56183 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 56188 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56189 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56194 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 56195 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56196 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56199 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 56200 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56201 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56202 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 56206 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56207 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56211 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56213 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 56217 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56219 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 56220 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 56224 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 56225 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 56226 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 56227 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 56228 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 56229 gpio_led_pmod_SB_DFFESR_Q_E
.sym 56230 soc.cpu.mem_rdata_q[24]
.sym 56231 soc.cpu.mem_rdata_q[23]
.sym 56237 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 56238 iomem_wdata[19]
.sym 56250 iomem_wdata[6]
.sym 56251 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56255 soc.cpu.mem_rdata_q[23]
.sym 56256 iomem_wstrb[0]
.sym 56265 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56267 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56268 soc.cpu.mem_rdata_q[20]
.sym 56270 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I0
.sym 56271 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 56272 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 56273 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 56275 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56276 soc.cpu.mem_rdata_latched[2]
.sym 56277 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56280 soc.cpu.mem_xfer
.sym 56281 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 56284 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56286 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 56287 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 56289 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56290 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56292 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 56293 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 56295 soc.cpu.mem_rdata_q[24]
.sym 56298 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56299 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 56300 soc.cpu.mem_rdata_latched[2]
.sym 56301 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 56311 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 56312 soc.cpu.mem_xfer
.sym 56313 soc.cpu.mem_rdata_q[24]
.sym 56316 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I0
.sym 56317 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 56318 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 56319 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 56323 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56324 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 56329 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 56330 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 56331 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 56334 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56335 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 56337 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 56340 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 56341 soc.cpu.mem_xfer
.sym 56342 soc.cpu.mem_rdata_q[20]
.sym 56345 CLK$SB_IO_IN_$glb_clk
.sym 56352 P2_8$SB_IO_OUT
.sym 56353 gpio_led_pmod[6]
.sym 56354 gpio_led_pmod[7]
.sym 56356 gpio_led_pmod_SB_DFFESR_Q_E
.sym 56359 $PACKER_VCC_NET
.sym 56377 gpio_led_pmod[2]
.sym 56392 iomem_wdata[3]
.sym 56398 iomem_wdata[1]
.sym 56401 iomem_wdata[2]
.sym 56410 gpio_led_pmod[6]
.sym 56415 gpio_led_pmod_SB_DFFESR_Q_E
.sym 56421 gpio_led_pmod[6]
.sym 56429 iomem_wdata[1]
.sym 56440 iomem_wdata[3]
.sym 56464 iomem_wdata[2]
.sym 56467 gpio_led_pmod_SB_DFFESR_Q_E
.sym 56468 CLK$SB_IO_IN_$glb_clk
.sym 56469 resetn_SB_LUT4_I3_O_$glb_sr
.sym 56486 gpio_led_pmod[3]
.sym 56488 LED_R$SB_IO_OUT
.sym 56497 gpio_led_pmod_SB_DFFESR_Q_E
.sym 56514 CLK$SB_IO_IN
.sym 56515 P2_8$SB_IO_OUT
.sym 56537 P2_8$SB_IO_OUT
.sym 56538 CLK$SB_IO_IN
.sym 56570 soc.simpleuart.recv_pattern[1]
.sym 56571 soc.simpleuart.recv_pattern[4]
.sym 56573 soc.simpleuart.recv_pattern[0]
.sym 56574 soc.simpleuart.recv_pattern[5]
.sym 56575 soc.simpleuart.recv_pattern[2]
.sym 56576 soc.simpleuart.recv_pattern[3]
.sym 56577 soc.simpleuart.recv_pattern[6]
.sym 56590 iomem_addr[24]
.sym 56613 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 56615 UART_RX$SB_IO_IN
.sym 56616 soc.simpleuart.recv_pattern[7]
.sym 56647 soc.simpleuart.recv_pattern[7]
.sym 56677 UART_RX$SB_IO_IN
.sym 56690 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 56691 CLK$SB_IO_IN_$glb_clk
.sym 56692 resetn_SB_LUT4_I3_O_$glb_sr
.sym 56697 soc.spimemio.rd_addr[8]
.sym 56698 soc.spimemio.rd_addr[9]
.sym 56699 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 56700 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 56701 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 56702 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 56703 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 56704 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 56707 soc.cpu.pcpi_rs1[8]
.sym 56708 soc.simpleuart.recv_pattern[6]
.sym 56716 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 56731 soc.simpleuart.recv_pattern[1]
.sym 56738 soc.spimemio.rd_addr[15]
.sym 56741 iomem_addr[3]
.sym 56743 iomem_addr[14]
.sym 56745 iomem_addr[15]
.sym 56747 soc.spimemio.rd_addr[17]
.sym 56748 iomem_addr[15]
.sym 56754 soc.spimemio.rd_addr[23]
.sym 56760 soc.simpleuart.recv_pattern[2]
.sym 56782 soc.spimemio.rd_inc
.sym 56787 iomem_addr[17]
.sym 56793 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 56796 iomem_addr[4]
.sym 56797 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 56798 soc.spimemio.rd_addr[8]
.sym 56800 soc.spimemio.rd_addr[17]
.sym 56801 iomem_addr[15]
.sym 56802 soc.spimemio.rd_addr[4]
.sym 56803 iomem_addr[8]
.sym 56804 soc.spimemio.rd_addr[15]
.sym 56820 soc.spimemio.rd_inc
.sym 56821 iomem_addr[17]
.sym 56822 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 56825 soc.spimemio.rd_addr[8]
.sym 56826 iomem_addr[4]
.sym 56827 soc.spimemio.rd_addr[4]
.sym 56828 iomem_addr[8]
.sym 56837 soc.spimemio.rd_addr[8]
.sym 56838 iomem_addr[4]
.sym 56839 soc.spimemio.rd_addr[4]
.sym 56840 iomem_addr[8]
.sym 56844 soc.spimemio.rd_inc
.sym 56845 iomem_addr[15]
.sym 56846 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 56849 soc.spimemio.rd_addr[17]
.sym 56850 iomem_addr[17]
.sym 56851 soc.spimemio.rd_addr[15]
.sym 56852 iomem_addr[15]
.sym 56853 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 56854 CLK$SB_IO_IN_$glb_clk
.sym 56856 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 56857 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56858 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 56859 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 56860 soc.spimemio.rd_addr[4]
.sym 56861 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 56862 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 56863 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I1_I0
.sym 56865 iomem_addr[12]
.sym 56866 iomem_addr[12]
.sym 56868 soc.spimemio.rd_inc
.sym 56870 iomem_addr[8]
.sym 56874 iomem_addr[6]
.sym 56875 iomem_addr[17]
.sym 56877 UART_TX_SB_DFFESS_Q_E
.sym 56878 iomem_addr[4]
.sym 56882 iomem_addr[0]
.sym 56887 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 56888 iomem_addr[21]
.sym 56889 iomem_addr[8]
.sym 56890 iomem_addr[7]
.sym 56891 iomem_addr[16]
.sym 56900 iomem_addr[0]
.sym 56904 soc.spimemio.rd_addr[23]
.sym 56905 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 56908 iomem_addr[3]
.sym 56910 iomem_addr[14]
.sym 56912 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56914 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 56915 soc.spimemio.rd_inc
.sym 56916 soc.spimemio.rd_addr[14]
.sym 56919 iomem_addr[23]
.sym 56920 iomem_addr[2]
.sym 56922 iomem_addr[20]
.sym 56923 soc.spimemio.rd_inc
.sym 56925 iomem_addr[1]
.sym 56927 soc.spimemio.rd_addr[20]
.sym 56932 iomem_addr[3]
.sym 56936 soc.spimemio.rd_addr[20]
.sym 56937 iomem_addr[20]
.sym 56938 soc.spimemio.rd_addr[23]
.sym 56939 iomem_addr[23]
.sym 56943 iomem_addr[0]
.sym 56949 soc.spimemio.rd_inc
.sym 56950 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 56951 iomem_addr[14]
.sym 56955 iomem_addr[1]
.sym 56960 soc.spimemio.rd_addr[14]
.sym 56962 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 56963 iomem_addr[14]
.sym 56969 iomem_addr[2]
.sym 56972 soc.spimemio.rd_inc
.sym 56973 iomem_addr[23]
.sym 56975 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 56976 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 56977 CLK$SB_IO_IN_$glb_clk
.sym 56979 soc.spimemio.rd_addr[16]
.sym 56980 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_I0
.sym 56981 soc.spimemio.rd_addr[21]
.sym 56982 soc.spimemio.rd_addr[18]
.sym 56983 soc.spimemio.rd_addr[11]
.sym 56984 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 56985 soc.spimemio.rd_addr[20]
.sym 56986 soc.spimemio.rd_addr[22]
.sym 56999 soc.spimemio.rd_addr[14]
.sym 57000 iomem_addr[13]
.sym 57001 iomem_addr[10]
.sym 57002 iomem_addr[13]
.sym 57003 iomem_addr[23]
.sym 57004 iomem_addr[4]
.sym 57005 iomem_addr[11]
.sym 57006 soc.spimemio.rd_inc
.sym 57007 iomem_addr[9]
.sym 57009 iomem_addr[22]
.sym 57010 iomem_addr[7]
.sym 57011 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 57012 iomem_addr[20]
.sym 57013 iomem_addr[2]
.sym 57014 soc.simpleuart.recv_pattern[1]
.sym 57028 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 57030 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 57032 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 57034 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 57039 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 57042 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 57045 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 57049 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 57052 $nextpnr_ICESTORM_LC_26$O
.sym 57054 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 57058 soc.memory.cs_0_SB_CARRY_I1_CO[2]
.sym 57061 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 57064 soc.memory.cs_0_SB_CARRY_I1_CO[3]
.sym 57066 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 57070 soc.memory.cs_0_SB_CARRY_I1_CO[4]
.sym 57073 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 57076 soc.memory.cs_0_SB_CARRY_I1_CO[5]
.sym 57079 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 57082 soc.memory.cs_0_SB_CARRY_I1_CO[6]
.sym 57084 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 57088 soc.memory.cs_0_SB_CARRY_I1_CO[7]
.sym 57090 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 57094 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 57096 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 57102 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 57106 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 57107 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 57118 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 57119 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57125 soc.spimemio.rd_inc
.sym 57126 iomem_addr[11]
.sym 57127 iomem_addr[18]
.sym 57128 iomem_addr[3]
.sym 57129 iomem_addr[14]
.sym 57130 gpio_led_pmod[0]
.sym 57131 iomem_addr[5]
.sym 57132 iomem_addr[14]
.sym 57133 iomem_addr[15]
.sym 57134 iomem_addr[4]
.sym 57136 soc.ram_ready
.sym 57137 iomem_addr[10]
.sym 57138 soc.memory.cs_0_SB_CARRY_I1_CO[8]
.sym 57148 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 57150 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 57159 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 57163 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 57164 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 57167 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 57169 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 57173 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 57175 soc.memory.cs_0_SB_CARRY_I1_CO[9]
.sym 57177 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 57181 soc.memory.cs_0_SB_CARRY_I1_CO[10]
.sym 57184 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 57187 soc.memory.cs_0_SB_CARRY_I1_CO[11]
.sym 57190 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 57193 soc.memory.cs_0_SB_CARRY_I1_CO[12]
.sym 57195 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 57199 soc.memory.cs_0_SB_CARRY_I1_CO[13]
.sym 57201 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 57205 soc.memory.cs_0_SB_CARRY_I1_CO[14]
.sym 57208 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 57211 soc.memory.cs_0_SB_CARRY_I1_CO[15]
.sym 57213 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 57217 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 57220 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 57225 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 57226 soc.simpleuart.recv_buf_data[4]
.sym 57228 soc.simpleuart.recv_buf_data[1]
.sym 57229 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 57230 soc.simpleuart.recv_buf_data[5]
.sym 57231 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 57232 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 57237 iomem_addr[4]
.sym 57238 soc.spimemio.state[0]
.sym 57242 iomem_addr[22]
.sym 57243 iomem_addr[8]
.sym 57245 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 57246 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 57247 iomem_addr[5]
.sym 57249 iomem_addr[12]
.sym 57250 soc.simpleuart.recv_pattern[2]
.sym 57252 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 57253 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 57254 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 57255 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 57256 iomem_addr[21]
.sym 57257 iomem_addr[23]
.sym 57261 soc.memory.cs_0_SB_CARRY_I1_CO[16]
.sym 57281 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 57282 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 57288 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 57291 $PACKER_VCC_NET
.sym 57292 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 57293 soc.memory.cs_0
.sym 57294 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 57296 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 57297 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 57298 soc.memory.cs_0_SB_CARRY_I1_CO[17]
.sym 57301 soc.memory.cs_0
.sym 57304 soc.memory.cs_0_SB_CARRY_I1_CO[18]
.sym 57306 $PACKER_VCC_NET
.sym 57307 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 57310 soc.memory.cs_0_SB_CARRY_I1_CO[19]
.sym 57313 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 57316 soc.memory.cs_0_SB_CARRY_I1_CO[20]
.sym 57319 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 57322 soc.memory.cs_0_SB_CARRY_I1_CO[21]
.sym 57324 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 57328 soc.memory.cs_0_SB_CARRY_I1_CO[22]
.sym 57330 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 57334 soc.memory.cs_0_SB_CARRY_I1_CO[23]
.sym 57337 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 57340 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 57342 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 57355 iomem_ready_SB_LUT4_I3_I2
.sym 57361 soc.spimemio.jump
.sym 57364 iomem_addr[2]
.sym 57368 iomem_addr[12]
.sym 57369 soc.spimemio.rd_inc
.sym 57370 iomem_addr[6]
.sym 57371 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 57372 iomem_addr[21]
.sym 57373 iomem_addr[0]
.sym 57374 iomem_addr[7]
.sym 57375 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 57376 iomem_addr[8]
.sym 57377 $PACKER_VCC_NET
.sym 57378 iomem_addr[16]
.sym 57379 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57380 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 57381 iomem_addr[17]
.sym 57382 iomem_ready_SB_LUT4_I3_O
.sym 57384 soc.memory.cs_0_SB_CARRY_I1_CO[24]
.sym 57389 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 57390 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 57391 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 57395 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 57401 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 57408 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 57415 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 57416 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 57421 soc.memory.cs_0_SB_CARRY_I1_CO[25]
.sym 57423 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 57427 soc.memory.cs_0_SB_CARRY_I1_CO[26]
.sym 57429 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 57433 soc.memory.cs_0_SB_CARRY_I1_CO[27]
.sym 57436 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 57439 soc.memory.cs_0_SB_CARRY_I1_CO[28]
.sym 57442 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 57445 soc.memory.cs_0_SB_CARRY_I1_CO[29]
.sym 57447 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 57451 soc.memory.cs_0_SB_CARRY_I1_CO[30]
.sym 57453 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 57457 soc.memory.cs_0_SB_CARRY_I1_CO[31]
.sym 57460 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 57463 $nextpnr_ICESTORM_LC_27$I3
.sym 57466 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 57471 iomem_ready_SB_LUT4_I1_O
.sym 57472 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 57473 soc.simpleuart.recv_buf_data[0]
.sym 57474 iomem_ready_SB_LUT4_I3_O
.sym 57475 soc.simpleuart.recv_buf_data[2]
.sym 57476 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 57477 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 57478 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 57488 iomem_addr[10]
.sym 57489 iomem_addr[13]
.sym 57493 soc.memory.wen[1]
.sym 57495 iomem_addr[23]
.sym 57496 iomem_addr[20]
.sym 57497 iomem_addr[2]
.sym 57499 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 57500 iomem_addr[4]
.sym 57501 iomem_addr[11]
.sym 57502 iomem_addr[7]
.sym 57503 iomem_addr[9]
.sym 57504 iomem_ready_SB_LUT4_I1_O
.sym 57505 iomem_addr[22]
.sym 57506 iomem_addr[16]
.sym 57507 $nextpnr_ICESTORM_LC_27$I3
.sym 57512 iomem_addr[25]
.sym 57522 iomem_addr[27]
.sym 57525 iomem_addr[21]
.sym 57526 iomem_addr[20]
.sym 57531 iomem_addr[26]
.sym 57543 iomem_addr[24]
.sym 57548 $nextpnr_ICESTORM_LC_27$I3
.sym 57554 iomem_addr[24]
.sym 57558 iomem_addr[26]
.sym 57566 iomem_addr[21]
.sym 57570 iomem_addr[27]
.sym 57577 iomem_addr[20]
.sym 57583 iomem_addr[25]
.sym 57594 iomem_addr[0]
.sym 57595 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 57596 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 57597 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 57598 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57599 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 57600 soc.spimemio.valid_SB_LUT4_O_I2
.sym 57601 iomem_addr[1]
.sym 57611 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 57612 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 57613 iomem_ready_SB_LUT4_I1_O
.sym 57616 iomem_addr[25]
.sym 57618 iomem_addr[5]
.sym 57619 iomem_addr[3]
.sym 57620 iomem_addr[15]
.sym 57621 iomem_addr[10]
.sym 57622 soc.ram_ready
.sym 57623 iomem_addr[18]
.sym 57624 iomem_addr[12]
.sym 57625 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 57626 iomem_addr[4]
.sym 57627 gpio_led_pmod[0]
.sym 57628 iomem_addr[14]
.sym 57629 iomem_addr[11]
.sym 57635 soc.cpu.pcpi_rs1[16]
.sym 57637 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57638 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 57639 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 57640 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 57641 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 57644 soc.cpu.pcpi_rs1[7]
.sym 57645 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 57646 soc.cpu.pcpi_rs1[20]
.sym 57648 soc.cpu.pcpi_rs1[6]
.sym 57655 soc.cpu.pcpi_rs1[4]
.sym 57658 soc.cpu.pcpi_rs1[21]
.sym 57660 soc.cpu.pcpi_rs1[8]
.sym 57662 soc.cpu.pcpi_rs1[5]
.sym 57663 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57664 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 57665 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 57666 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 57669 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 57670 soc.cpu.pcpi_rs1[4]
.sym 57671 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57674 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57675 soc.cpu.pcpi_rs1[7]
.sym 57676 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 57680 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 57681 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57682 soc.cpu.pcpi_rs1[8]
.sym 57686 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 57687 soc.cpu.pcpi_rs1[16]
.sym 57688 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57693 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 57694 soc.cpu.pcpi_rs1[5]
.sym 57695 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57698 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57700 soc.cpu.pcpi_rs1[21]
.sym 57701 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 57704 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 57705 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57706 soc.cpu.pcpi_rs1[20]
.sym 57710 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57711 soc.cpu.pcpi_rs1[6]
.sym 57713 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 57714 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57715 CLK$SB_IO_IN_$glb_clk
.sym 57717 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57718 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 57719 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_I0
.sym 57720 soc.spimemio.buffer[18]
.sym 57721 soc.spimemio.buffer[16]
.sym 57722 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 57723 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57724 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57725 iomem_addr[5]
.sym 57727 soc.mem_rdata[24]
.sym 57728 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 57729 iomem_addr[4]
.sym 57733 iomem_addr[7]
.sym 57734 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57735 iomem_addr[8]
.sym 57736 iomem_wdata[4]
.sym 57739 soc.cpu.pcpi_rs1[16]
.sym 57740 soc.cpu.pcpi_rs1[7]
.sym 57741 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 57742 iomem_ready_SB_LUT4_I3_I0
.sym 57743 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 57744 soc.simpleuart.recv_buf_valid
.sym 57745 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57746 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 57747 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 57748 iomem_addr[21]
.sym 57749 iomem_addr[23]
.sym 57750 soc.cpu.pcpi_rs1[27]
.sym 57751 $PACKER_GND_NET
.sym 57752 iomem_addr[12]
.sym 57758 soc.cpu.pcpi_rs1[23]
.sym 57759 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 57760 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57761 soc.cpu.pcpi_rs1[10]
.sym 57763 soc.cpu.pcpi_rs1[22]
.sym 57765 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 57766 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 57768 soc.cpu.pcpi_rs1[3]
.sym 57774 soc.cpu.pcpi_rs1[17]
.sym 57775 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 57776 soc.cpu.pcpi_rs1[9]
.sym 57778 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 57779 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 57781 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 57782 soc.cpu.pcpi_rs1[11]
.sym 57783 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57784 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 57786 soc.cpu.pcpi_rs1[2]
.sym 57791 soc.cpu.pcpi_rs1[23]
.sym 57793 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57794 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 57797 soc.cpu.pcpi_rs1[2]
.sym 57799 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 57800 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57803 soc.cpu.pcpi_rs1[17]
.sym 57804 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 57805 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57809 soc.cpu.pcpi_rs1[11]
.sym 57810 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57811 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 57815 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57816 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 57817 soc.cpu.pcpi_rs1[9]
.sym 57821 soc.cpu.pcpi_rs1[22]
.sym 57822 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57824 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 57828 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 57829 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57830 soc.cpu.pcpi_rs1[3]
.sym 57833 soc.cpu.pcpi_rs1[10]
.sym 57834 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57835 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 57837 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57838 CLK$SB_IO_IN_$glb_clk
.sym 57840 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 57841 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57842 iomem_addr[18]
.sym 57843 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 57844 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57845 flash_io3_oe_SB_LUT4_I1_O
.sym 57846 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 57847 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57848 iomem_addr[9]
.sym 57850 gpio_led_pmod_SB_DFFESR_Q_E
.sym 57851 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 57852 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 57854 iomem_addr[22]
.sym 57855 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 57856 soc.cpu.pcpi_rs1[3]
.sym 57858 soc.simpleuart_reg_div_do[7]
.sym 57859 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57861 iomem_ready_SB_LUT4_I3_I0
.sym 57862 iomem_addr[9]
.sym 57864 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 57865 iomem_addr[17]
.sym 57867 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 57868 soc.cpu.pcpi_rs1[11]
.sym 57870 iomem_addr[26]
.sym 57871 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 57872 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 57873 $PACKER_VCC_NET
.sym 57874 iomem_ready_SB_LUT4_I3_O
.sym 57875 soc.cpu.pcpi_rs1[21]
.sym 57882 soc.cpu.pcpi_rs1[12]
.sym 57885 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57887 soc.cpu.pcpi_rs1[15]
.sym 57888 soc.cpu.pcpi_rs1[19]
.sym 57890 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 57893 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57894 soc.cpu.pcpi_rs1[13]
.sym 57895 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 57896 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 57898 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 57899 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 57900 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 57901 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 57902 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 57906 soc.cpu.pcpi_rs1[25]
.sym 57907 soc.cpu.pcpi_rs1[14]
.sym 57908 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57909 soc.cpu.pcpi_rs1[24]
.sym 57910 soc.cpu.pcpi_rs1[27]
.sym 57915 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 57916 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57917 soc.cpu.pcpi_rs1[24]
.sym 57920 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 57921 soc.cpu.pcpi_rs1[15]
.sym 57923 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57926 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57928 soc.cpu.pcpi_rs1[13]
.sym 57929 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 57932 soc.cpu.pcpi_rs1[12]
.sym 57933 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57935 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 57938 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 57940 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57941 soc.cpu.pcpi_rs1[19]
.sym 57945 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 57946 soc.cpu.pcpi_rs1[14]
.sym 57947 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57950 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57951 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 57952 soc.cpu.pcpi_rs1[27]
.sym 57957 soc.cpu.pcpi_rs1[25]
.sym 57958 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 57959 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 57960 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57961 CLK$SB_IO_IN_$glb_clk
.sym 57963 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57964 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I2
.sym 57965 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57966 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 57967 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 57968 soc.spimem_rdata[18]
.sym 57969 flash_io0_oe_SB_LUT4_I3_I1
.sym 57970 flash_io0_oe_SB_LUT4_I3_O
.sym 57973 soc.cpu.pcpi_rs1[1]
.sym 57974 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 57980 soc.spimemio_cfgreg_do[16]
.sym 57981 flash_io3_di_SB_LUT4_I2_I3
.sym 57982 soc.simpleuart_reg_div_do[14]
.sym 57985 iomem_addr[19]
.sym 57986 iomem_addr[18]
.sym 57987 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 57989 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 57991 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 57992 iomem_ready_SB_LUT4_I1_O
.sym 57994 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 57995 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 57996 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 57997 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58004 iomem_addr[24]
.sym 58005 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 58006 soc.simpleuart.recv_pattern[7]
.sym 58007 iomem_addr[26]
.sym 58010 iomem_addr[27]
.sym 58011 iomem_addr[25]
.sym 58014 soc.simpleuart.recv_buf_valid
.sym 58015 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 58016 soc.simpleuart_reg_div_do[6]
.sym 58019 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58023 soc.simpleuart.recv_pattern[6]
.sym 58024 iomem_addr[28]
.sym 58027 iomem_addr[30]
.sym 58030 soc.simpleuart.recv_buf_data[6]
.sym 58031 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58039 soc.simpleuart.recv_pattern[7]
.sym 58045 iomem_addr[30]
.sym 58052 soc.simpleuart.recv_pattern[6]
.sym 58055 soc.simpleuart.recv_buf_data[6]
.sym 58057 soc.simpleuart.recv_buf_valid
.sym 58061 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58062 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 58063 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58064 soc.simpleuart_reg_div_do[6]
.sym 58067 iomem_addr[25]
.sym 58068 iomem_addr[24]
.sym 58069 iomem_addr[26]
.sym 58070 iomem_addr[27]
.sym 58073 iomem_addr[24]
.sym 58074 iomem_addr[25]
.sym 58075 iomem_addr[27]
.sym 58076 iomem_addr[26]
.sym 58080 iomem_addr[28]
.sym 58083 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 58084 CLK$SB_IO_IN_$glb_clk
.sym 58085 resetn_SB_LUT4_I3_O_$glb_sr
.sym 58086 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 58087 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58088 soc.cpu.mem_rdata_SB_LUT4_O_5_I2
.sym 58089 iomem_ready
.sym 58090 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 58091 soc.cpu.mem_rdata_SB_LUT4_O_10_I2
.sym 58092 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58093 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 58097 gpio_led_pmod[6]
.sym 58098 soc.simpleuart_reg_div_do[21]
.sym 58099 soc.simpleuart_reg_div_do[17]
.sym 58100 soc.simpleuart_reg_div_do[16]
.sym 58103 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 58104 flash_io0_oe
.sym 58108 soc.simpleuart_reg_div_do[18]
.sym 58110 soc.ram_ready
.sym 58111 soc.simpleuart_reg_div_do[24]
.sym 58112 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 58114 soc.ram_ready
.sym 58115 gpio_led_pmod[0]
.sym 58116 soc.spimem_rdata[18]
.sym 58117 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 58118 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 58119 soc.simpleuart_reg_div_do[8]
.sym 58121 iomem_rdata[16]
.sym 58127 soc.simpleuart.recv_buf_data[7]
.sym 58128 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 58130 soc.cpu.pcpi_rs1[26]
.sym 58131 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58132 soc.ram_ready
.sym 58133 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 58136 soc.ram_ready
.sym 58139 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 58140 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 58142 flash_io0_oe_SB_LUT4_I3_O
.sym 58143 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 58144 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58146 iomem_ready_SB_LUT4_I3_O
.sym 58147 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 58148 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58154 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58155 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 58156 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 58158 soc.simpleuart.recv_buf_valid
.sym 58161 iomem_ready_SB_LUT4_I3_O
.sym 58162 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 58166 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 58167 soc.ram_ready
.sym 58168 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58169 flash_io0_oe_SB_LUT4_I3_O
.sym 58172 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 58173 iomem_ready_SB_LUT4_I3_O
.sym 58178 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 58180 soc.cpu.pcpi_rs1[26]
.sym 58181 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 58184 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 58185 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 58186 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 58187 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58191 soc.simpleuart.recv_buf_data[7]
.sym 58193 soc.simpleuart.recv_buf_valid
.sym 58196 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58197 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 58198 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 58199 soc.ram_ready
.sym 58206 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 58207 CLK$SB_IO_IN_$glb_clk
.sym 58209 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 58210 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58211 soc.mem_rdata[16]
.sym 58212 soc.cpu.mem_rdata_SB_LUT4_O_11_I3
.sym 58213 soc.cpu.mem_rdata_SB_LUT4_O_10_I3
.sym 58214 soc.mem_rdata[18]
.sym 58215 soc.spimem_rdata[0]
.sym 58216 soc.spimem_rdata[16]
.sym 58219 soc.cpu.pcpi_rs1[8]
.sym 58220 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 58221 iomem_ready_SB_DFFESS_Q_D
.sym 58225 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 58228 soc.simpleuart_reg_div_do[28]
.sym 58229 iomem_wdata[5]
.sym 58233 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 58234 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 58236 soc.mem_rdata[18]
.sym 58237 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 58238 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58239 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 58240 soc.spimem_rdata[24]
.sym 58241 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 58242 soc.cpu.pcpi_rs1[27]
.sym 58244 soc.simpleuart.recv_buf_valid
.sym 58252 soc.cpu.mem_rdata_SB_LUT4_O_5_I2
.sym 58253 soc.spimem_rdata[6]
.sym 58254 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 58255 iomem_rdata[24]
.sym 58256 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58257 soc.ram_ready
.sym 58262 iomem_ready_SB_LUT4_I1_O
.sym 58263 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 58267 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 58273 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58275 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58278 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 58280 soc.spimemio.buffer[6]
.sym 58289 soc.spimem_rdata[6]
.sym 58290 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58291 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58292 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58295 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 58296 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 58297 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58298 soc.ram_ready
.sym 58301 soc.spimemio.buffer[6]
.sym 58313 soc.ram_ready
.sym 58314 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58315 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 58316 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 58325 iomem_rdata[24]
.sym 58326 soc.cpu.mem_rdata_SB_LUT4_O_5_I2
.sym 58327 iomem_ready_SB_LUT4_I1_O
.sym 58329 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 58330 CLK$SB_IO_IN_$glb_clk
.sym 58332 soc.spimem_rdata[22]
.sym 58333 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58334 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 58335 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 58336 soc.spimem_rdata[4]
.sym 58337 soc.mem_rdata[22]
.sym 58338 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 58339 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 58346 iomem_wdata[22]
.sym 58348 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58353 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58355 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 58356 soc.mem_rdata[16]
.sym 58357 $PACKER_VCC_NET
.sym 58360 soc.cpu.pcpi_rs1[11]
.sym 58361 soc.cpu.pcpi_rs1[0]
.sym 58362 soc.mem_rdata[18]
.sym 58363 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 58364 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 58365 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58374 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58375 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58376 gpio_led_pmod[4]
.sym 58377 gpio_led_b[0]
.sym 58378 iomem_ready_SB_LUT4_I1_O
.sym 58383 iomem_rdata[4]
.sym 58384 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 58385 gpio_led_pmod[0]
.sym 58386 iomem_ready_SB_LUT4_I1_O
.sym 58400 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 58401 soc.spimem_rdata[4]
.sym 58412 iomem_rdata[4]
.sym 58413 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58414 iomem_ready_SB_LUT4_I1_O
.sym 58415 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 58419 gpio_led_pmod[4]
.sym 58424 soc.spimem_rdata[4]
.sym 58426 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58427 iomem_ready_SB_LUT4_I1_O
.sym 58439 gpio_led_b[0]
.sym 58443 gpio_led_pmod[0]
.sym 58452 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 58453 CLK$SB_IO_IN_$glb_clk
.sym 58454 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 58455 iomem_rdata[5]
.sym 58456 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 58457 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58458 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58459 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 58460 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58461 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58462 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58465 soc.cpu.mem_rdata_q[22]
.sym 58466 soc.cpu.mem_rdata_q[14]
.sym 58469 soc.spimem_rdata[11]
.sym 58471 soc.mem_rdata[21]
.sym 58472 soc.simpleuart_reg_div_do[16]
.sym 58477 iomem_ready_SB_DFFESS_Q_D
.sym 58478 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 58479 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 58480 iomem_ready_SB_LUT4_I1_O
.sym 58482 soc.mem_rdata[26]
.sym 58483 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58484 iomem_ready_SB_LUT4_I1_O
.sym 58485 soc.mem_rdata[22]
.sym 58487 soc.cpu.mem_rdata_latched[12]
.sym 58488 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58497 soc.mem_rdata[31]
.sym 58498 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 58499 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58500 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58501 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58502 soc.mem_rdata[30]
.sym 58503 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58505 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 58506 soc.cpu.mem_wordsize[1]
.sym 58508 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58510 soc.cpu.cpu_state[6]
.sym 58512 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58513 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58516 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58517 soc.mem_rdata[23]
.sym 58518 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58521 soc.cpu.pcpi_rs1[0]
.sym 58522 soc.mem_rdata[27]
.sym 58523 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58524 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58525 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58526 soc.cpu.pcpi_rs1[1]
.sym 58529 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 58530 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58532 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58535 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58536 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58537 soc.mem_rdata[23]
.sym 58541 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58542 soc.cpu.mem_wordsize[1]
.sym 58543 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58544 soc.cpu.cpu_state[6]
.sym 58547 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58548 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58549 soc.mem_rdata[31]
.sym 58550 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58553 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58554 soc.mem_rdata[27]
.sym 58555 soc.cpu.pcpi_rs1[0]
.sym 58556 soc.cpu.pcpi_rs1[1]
.sym 58559 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58561 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58562 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 58565 soc.mem_rdata[30]
.sym 58566 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58567 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58568 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58571 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58572 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58573 soc.mem_rdata[27]
.sym 58574 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58578 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 58579 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58580 soc.mem_rdata[27]
.sym 58581 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 58582 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58583 soc.mem_rdata[23]
.sym 58584 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 58585 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 58588 soc.cpu.mem_rdata_latched[2]
.sym 58592 soc.mem_rdata[19]
.sym 58593 iomem_wdata[0]
.sym 58594 soc.cpu.mem_wordsize[1]
.sym 58595 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 58598 soc.mem_rdata[20]
.sym 58600 soc.cpu.mem_wordsize[1]
.sym 58604 soc.cpu.mem_rdata_q[23]
.sym 58605 soc.mem_rdata[23]
.sym 58606 soc.mem_rdata[17]
.sym 58607 iomem_wdata[24]
.sym 58608 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58609 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 58612 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58613 iomem_rdata[16]
.sym 58619 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58620 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58622 soc.mem_rdata[24]
.sym 58624 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58625 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58627 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 58628 soc.mem_rdata[16]
.sym 58629 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58630 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58631 soc.mem_rdata[25]
.sym 58632 soc.mem_rdata[17]
.sym 58634 iomem_rdata[8]
.sym 58635 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 58636 soc.mem_rdata[26]
.sym 58637 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58640 iomem_ready_SB_LUT4_I1_O
.sym 58642 soc.cpu.mem_wordsize[1]
.sym 58644 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58646 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58648 soc.cpu.pcpi_rs1[1]
.sym 58649 soc.cpu.pcpi_rs1[0]
.sym 58650 soc.cpu.mem_wordsize[1]
.sym 58653 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58654 soc.mem_rdata[16]
.sym 58658 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 58659 iomem_rdata[8]
.sym 58660 iomem_ready_SB_LUT4_I1_O
.sym 58661 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 58664 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58665 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58666 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58667 soc.mem_rdata[26]
.sym 58670 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58671 soc.mem_rdata[17]
.sym 58672 soc.cpu.pcpi_rs1[0]
.sym 58673 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 58676 soc.cpu.mem_wordsize[1]
.sym 58678 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58679 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58682 soc.mem_rdata[24]
.sym 58683 soc.cpu.pcpi_rs1[1]
.sym 58684 soc.cpu.pcpi_rs1[0]
.sym 58685 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58688 soc.cpu.pcpi_rs1[1]
.sym 58689 soc.cpu.mem_wordsize[1]
.sym 58690 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58691 soc.mem_rdata[25]
.sym 58694 soc.mem_rdata[25]
.sym 58695 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58696 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58697 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58701 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58702 soc.mem_rdata[26]
.sym 58703 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58704 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58705 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 58706 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 58707 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 58708 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 58711 soc.cpu.mem_rdata_latched[5]
.sym 58713 gpio_led_r[3]
.sym 58714 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58717 soc.spimem_rdata[8]
.sym 58722 iomem_rdata[8]
.sym 58724 soc.mem_rdata[27]
.sym 58726 soc.cpu.mem_xfer
.sym 58727 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 58728 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 58729 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 58731 gpio_led_b[2]
.sym 58732 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 58734 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58735 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 58736 soc.mem_rdata[18]
.sym 58742 soc.cpu.mem_xfer
.sym 58743 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_I2_I3
.sym 58744 soc.mem_rdata[27]
.sym 58745 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58746 soc.cpu.mem_la_secondword
.sym 58750 soc.cpu.mem_xfer
.sym 58752 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58754 iomem_ready_SB_LUT4_I1_O
.sym 58755 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58756 soc.cpu.mem_rdata_q[27]
.sym 58757 soc.mem_rdata[22]
.sym 58758 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58759 gpio_led_pmod[2]
.sym 58760 soc.cpu.mem_rdata_q[22]
.sym 58762 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 58763 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 58769 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 58770 gpio_led_pmod[6]
.sym 58773 iomem_rdata[6]
.sym 58775 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 58777 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58778 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 58782 soc.mem_rdata[22]
.sym 58783 soc.cpu.mem_xfer
.sym 58784 soc.cpu.mem_rdata_q[22]
.sym 58788 gpio_led_pmod[2]
.sym 58793 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58794 soc.cpu.mem_xfer
.sym 58795 soc.cpu.mem_rdata_q[27]
.sym 58796 soc.mem_rdata[27]
.sym 58799 soc.cpu.mem_la_secondword
.sym 58800 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_I2_I3
.sym 58801 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 58805 iomem_ready_SB_LUT4_I1_O
.sym 58807 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 58808 iomem_rdata[6]
.sym 58811 soc.mem_rdata[27]
.sym 58812 soc.cpu.mem_rdata_q[27]
.sym 58814 soc.cpu.mem_xfer
.sym 58819 gpio_led_pmod[6]
.sym 58821 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 58822 CLK$SB_IO_IN_$glb_clk
.sym 58823 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 58824 iomem_rdata[26]
.sym 58825 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58826 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 58827 iomem_rdata[20]
.sym 58828 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 58829 iomem_rdata[16]
.sym 58830 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 58831 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 58836 soc.cpu.mem_wordsize[1]
.sym 58838 soc.cpu.mem_rdata_latched[3]
.sym 58839 soc.spimem_rdata[15]
.sym 58841 soc.cpu.mem_rdata_q[29]
.sym 58842 soc.mem_rdata[25]
.sym 58844 resetn
.sym 58845 iomem_wdata[22]
.sym 58846 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 58847 iomem_rdata[10]
.sym 58848 soc.cpu.pcpi_rs1[0]
.sym 58849 $PACKER_VCC_NET
.sym 58850 soc.cpu.pcpi_rs1[1]
.sym 58851 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 58852 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 58853 $PACKER_VCC_NET
.sym 58854 soc.mem_rdata[18]
.sym 58855 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 58856 soc.cpu.pcpi_rs1[0]
.sym 58857 soc.cpu.mem_rdata_q[2]
.sym 58858 soc.cpu.mem_rdata_latched[12]
.sym 58859 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 58866 soc.mem_rdata[19]
.sym 58867 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58870 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 58873 soc.cpu.mem_rdata_q[26]
.sym 58874 soc.mem_rdata[26]
.sym 58876 soc.cpu.mem_rdata_q[18]
.sym 58880 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58881 soc.cpu.mem_xfer
.sym 58882 soc.cpu.mem_rdata_q[24]
.sym 58884 soc.cpu.mem_rdata_q[3]
.sym 58885 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58886 soc.cpu.mem_rdata_q[11]
.sym 58888 soc.cpu.mem_rdata_q[10]
.sym 58889 soc.cpu.mem_xfer
.sym 58893 soc.cpu.mem_rdata_q[19]
.sym 58894 soc.mem_rdata[24]
.sym 58896 soc.mem_rdata[18]
.sym 58898 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58899 soc.cpu.mem_rdata_q[26]
.sym 58900 soc.mem_rdata[26]
.sym 58901 soc.cpu.mem_xfer
.sym 58904 soc.cpu.mem_rdata_q[3]
.sym 58905 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58906 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 58907 soc.cpu.mem_xfer
.sym 58911 soc.cpu.mem_xfer
.sym 58912 soc.mem_rdata[26]
.sym 58913 soc.cpu.mem_rdata_q[26]
.sym 58916 soc.cpu.mem_xfer
.sym 58917 soc.mem_rdata[18]
.sym 58919 soc.cpu.mem_rdata_q[18]
.sym 58922 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58923 soc.cpu.mem_rdata_q[11]
.sym 58924 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58925 soc.cpu.mem_xfer
.sym 58928 soc.cpu.mem_rdata_q[10]
.sym 58929 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 58930 soc.cpu.mem_xfer
.sym 58931 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58935 soc.mem_rdata[19]
.sym 58936 soc.cpu.mem_xfer
.sym 58937 soc.cpu.mem_rdata_q[19]
.sym 58941 soc.mem_rdata[24]
.sym 58942 soc.cpu.mem_rdata_q[24]
.sym 58943 soc.cpu.mem_xfer
.sym 58947 soc.cpu.mem_xfer
.sym 58948 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 58949 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 58950 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 58951 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 58952 soc.spimem_rdata[7]
.sym 58953 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_I3
.sym 58954 soc.cpu.mem_rdata_SB_LUT4_O_3_I3
.sym 58957 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 58959 soc.cpu.mem_rdata_q[26]
.sym 58963 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 58965 iomem_wstrb[0]
.sym 58968 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 58970 iomem_wdata[26]
.sym 58971 gpio_led_pmod[1]
.sym 58972 soc.cpu.mem_rdata_q[7]
.sym 58973 soc.mem_rdata[28]
.sym 58974 soc.cpu.mem_rdata_q[21]
.sym 58975 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 58976 iomem_ready_SB_LUT4_I1_O
.sym 58977 soc.cpu.mem_rdata_latched[6]
.sym 58978 soc.cpu.mem_rdata_latched[12]
.sym 58979 soc.cpu.mem_rdata_q[31]
.sym 58980 soc.cpu.mem_xfer
.sym 58981 soc.cpu.mem_rdata_latched[5]
.sym 58982 soc.mem_rdata[22]
.sym 58988 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3
.sym 58989 soc.mem_rdata[22]
.sym 58990 soc.mem_rdata[19]
.sym 58991 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 58992 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 58994 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 58996 soc.mem_rdata[20]
.sym 58998 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 59000 soc.cpu.mem_16bit_buffer[5]
.sym 59002 soc.cpu.mem_16bit_buffer[6]
.sym 59003 soc.cpu.mem_rdata_q[4]
.sym 59004 soc.cpu.mem_xfer
.sym 59005 soc.cpu.mem_rdata_q[20]
.sym 59006 soc.cpu.mem_la_secondword
.sym 59007 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 59008 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59009 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59010 soc.cpu.mem_rdata_q[22]
.sym 59012 soc.cpu.mem_xfer
.sym 59013 soc.cpu.mem_rdata_q[19]
.sym 59016 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59017 soc.cpu.mem_rdata_q[2]
.sym 59018 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_I3
.sym 59021 soc.cpu.mem_xfer
.sym 59022 soc.mem_rdata[22]
.sym 59023 soc.cpu.mem_rdata_q[22]
.sym 59024 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59027 soc.cpu.mem_16bit_buffer[5]
.sym 59028 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59029 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 59030 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 59033 soc.cpu.mem_rdata_q[19]
.sym 59034 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59035 soc.mem_rdata[19]
.sym 59036 soc.cpu.mem_xfer
.sym 59039 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_I3
.sym 59040 soc.cpu.mem_la_secondword
.sym 59041 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 59045 soc.cpu.mem_xfer
.sym 59046 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59047 soc.cpu.mem_rdata_q[4]
.sym 59048 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 59051 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 59052 soc.cpu.mem_xfer
.sym 59053 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59054 soc.cpu.mem_rdata_q[2]
.sym 59058 soc.mem_rdata[20]
.sym 59059 soc.cpu.mem_xfer
.sym 59060 soc.cpu.mem_rdata_q[20]
.sym 59063 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59064 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3
.sym 59065 soc.cpu.mem_16bit_buffer[6]
.sym 59066 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 59070 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 59071 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 59072 iomem_rdata[27]
.sym 59073 iomem_rdata[1]
.sym 59074 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 59075 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59076 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59077 soc.mem_rdata[28]
.sym 59086 gpio_led_g_SB_DFFESR_Q_E
.sym 59088 iomem_wdata[10]
.sym 59089 soc.cpu.mem_xfer
.sym 59090 soc.spimem_rdata[28]
.sym 59092 soc.cpu.mem_wordsize[1]
.sym 59093 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 59094 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59095 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59096 soc.cpu.mem_rdata_latched[4]
.sym 59097 soc.mem_rdata[23]
.sym 59098 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59099 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 59100 soc.cpu.mem_rdata_q[23]
.sym 59101 gpio_led_b[3]
.sym 59103 soc.mem_rdata[17]
.sym 59104 soc.mem_rdata[31]
.sym 59105 soc.cpu.mem_rdata_latched[6]
.sym 59111 soc.cpu.mem_xfer
.sym 59115 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59117 soc.mem_rdata[21]
.sym 59118 soc.cpu.mem_rdata_q[23]
.sym 59119 soc.cpu.mem_xfer
.sym 59120 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59121 soc.mem_rdata[23]
.sym 59123 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 59124 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 59125 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59126 soc.cpu.mem_rdata_q[20]
.sym 59127 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 59128 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 59131 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 59133 soc.cpu.mem_16bit_buffer[4]
.sym 59135 soc.cpu.mem_16bit_buffer[2]
.sym 59136 soc.cpu.mem_rdata_q[23]
.sym 59138 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 59141 soc.mem_rdata[20]
.sym 59142 soc.mem_rdata[22]
.sym 59144 soc.cpu.mem_rdata_q[20]
.sym 59145 soc.cpu.mem_xfer
.sym 59146 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59147 soc.mem_rdata[20]
.sym 59150 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 59151 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59156 soc.cpu.mem_rdata_q[23]
.sym 59157 soc.mem_rdata[23]
.sym 59159 soc.cpu.mem_xfer
.sym 59162 soc.cpu.mem_rdata_q[23]
.sym 59163 soc.cpu.mem_xfer
.sym 59164 soc.mem_rdata[23]
.sym 59165 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59168 soc.mem_rdata[21]
.sym 59174 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59175 soc.cpu.mem_16bit_buffer[4]
.sym 59176 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 59177 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 59180 soc.mem_rdata[22]
.sym 59186 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59187 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 59188 soc.cpu.mem_16bit_buffer[2]
.sym 59189 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 59190 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 59191 CLK$SB_IO_IN_$glb_clk
.sym 59193 soc.cpu.mem_16bit_buffer[2]
.sym 59194 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 59195 soc.cpu.mem_16bit_buffer[3]
.sym 59196 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 59197 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 59198 soc.cpu.mem_16bit_buffer[13]
.sym 59199 soc.cpu.mem_16bit_buffer[4]
.sym 59200 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 59205 soc.cpu.mem_rdata_q[30]
.sym 59209 led_rgb_data_SB_DFFE_Q_9_E
.sym 59211 iomem_wdata[25]
.sym 59214 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 59215 iomem_wdata[14]
.sym 59216 iomem_wdata[9]
.sym 59217 soc.mem_rdata[18]
.sym 59218 soc.cpu.mem_xfer
.sym 59219 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 59221 soc.cpu.mem_rdata_latched[1]
.sym 59223 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 59224 gpio_led_b_SB_DFFESR_Q_E
.sym 59225 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 59226 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59227 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59228 soc.cpu.mem_rdata_latched[2]
.sym 59236 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 59239 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59240 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59241 soc.cpu.mem_la_secondword
.sym 59242 soc.cpu.mem_rdata_q[15]
.sym 59244 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59245 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59246 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 59248 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59249 soc.mem_rdata[28]
.sym 59250 soc.cpu.mem_xfer
.sym 59253 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59254 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 59257 soc.mem_rdata[23]
.sym 59258 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59264 soc.mem_rdata[31]
.sym 59265 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 59267 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 59268 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59269 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 59270 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 59273 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59274 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59275 soc.cpu.mem_la_secondword
.sym 59280 soc.cpu.mem_rdata_q[15]
.sym 59281 soc.cpu.mem_xfer
.sym 59282 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59287 soc.mem_rdata[23]
.sym 59292 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59294 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59299 soc.mem_rdata[31]
.sym 59303 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59304 soc.cpu.mem_la_secondword
.sym 59310 soc.mem_rdata[28]
.sym 59313 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 59314 CLK$SB_IO_IN_$glb_clk
.sym 59316 soc.cpu.mem_rdata_latched[1]
.sym 59317 soc.cpu.mem_16bit_buffer[9]
.sym 59318 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_I3
.sym 59319 soc.cpu.mem_rdata_latched[0]
.sym 59320 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 59321 soc.cpu.mem_16bit_buffer[1]
.sym 59322 soc.cpu.mem_16bit_buffer[0]
.sym 59323 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 59326 gpio_led_pmod_SB_DFFESR_Q_E
.sym 59328 soc.cpu.mem_rdata_q[18]
.sym 59330 iomem_wdata[13]
.sym 59332 iomem_wdata[13]
.sym 59334 iomem_wdata[29]
.sym 59339 soc.cpu.mem_16bit_buffer[3]
.sym 59340 soc.cpu.pcpi_rs1[0]
.sym 59341 soc.cpu.mem_rdata_q[28]
.sym 59342 soc.cpu.mem_rdata_latched[12]
.sym 59343 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 59344 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 59345 $PACKER_VCC_NET
.sym 59346 soc.cpu.mem_rdata_q[25]
.sym 59347 soc.cpu.pcpi_rs1[0]
.sym 59348 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 59349 soc.cpu.mem_rdata_q[2]
.sym 59350 $PACKER_VCC_NET
.sym 59358 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59360 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 59361 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 59363 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59364 soc.cpu.mem_16bit_buffer[12]
.sym 59367 iomem_wdata[24]
.sym 59371 soc.cpu.mem_la_secondword
.sym 59372 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 59374 soc.cpu.mem_16bit_buffer[9]
.sym 59375 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_I3
.sym 59376 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59377 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 59378 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59382 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59383 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59384 gpio_led_b_SB_DFFESR_Q_E
.sym 59386 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59391 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59392 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59396 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59399 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 59402 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 59404 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59405 soc.cpu.mem_16bit_buffer[9]
.sym 59410 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59411 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59414 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59415 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59417 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59420 soc.cpu.mem_16bit_buffer[12]
.sym 59421 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59422 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 59427 iomem_wdata[24]
.sym 59432 soc.cpu.mem_la_secondword
.sym 59433 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_I3
.sym 59435 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 59436 gpio_led_b_SB_DFFESR_Q_E
.sym 59437 CLK$SB_IO_IN_$glb_clk
.sym 59438 resetn_SB_LUT4_I3_O_$glb_sr
.sym 59439 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59440 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59441 soc.cpu.mem_rdata_q[16]
.sym 59442 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 59443 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59444 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 59445 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1
.sym 59446 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 59450 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 59452 iomem_wdata[12]
.sym 59453 soc.cpu.mem_rdata_latched[12]
.sym 59454 soc.cpu.mem_rdata_latched[0]
.sym 59456 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 59457 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 59458 iomem_wdata[15]
.sym 59459 iomem_wdata[11]
.sym 59460 iomem_wdata[28]
.sym 59461 iomem_wdata[27]
.sym 59463 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 59464 soc.cpu.mem_rdata_q[26]
.sym 59465 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 59466 soc.cpu.mem_rdata_latched[5]
.sym 59467 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59468 soc.cpu.mem_rdata_q[7]
.sym 59469 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59470 soc.cpu.mem_rdata_latched[12]
.sym 59471 soc.cpu.mem_rdata_q[31]
.sym 59472 soc.cpu.mem_xfer
.sym 59473 soc.cpu.mem_rdata_q[21]
.sym 59474 gpio_led_pmod[1]
.sym 59480 soc.cpu.mem_rdata_latched[1]
.sym 59482 soc.cpu.mem_xfer
.sym 59483 soc.cpu.mem_rdata_latched[0]
.sym 59484 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 59485 soc.cpu.mem_rdata_latched[12]
.sym 59487 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 59488 soc.cpu.mem_xfer
.sym 59491 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 59493 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59494 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59495 soc.cpu.mem_rdata_latched[4]
.sym 59496 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59497 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59498 soc.cpu.mem_rdata_latched[2]
.sym 59499 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59505 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59507 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 59510 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 59513 soc.cpu.mem_rdata_latched[1]
.sym 59515 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59516 soc.cpu.mem_rdata_latched[0]
.sym 59519 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 59520 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 59521 soc.cpu.mem_rdata_latched[12]
.sym 59522 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 59527 soc.cpu.mem_rdata_latched[2]
.sym 59531 soc.cpu.mem_rdata_latched[0]
.sym 59532 soc.cpu.mem_rdata_latched[1]
.sym 59533 soc.cpu.mem_xfer
.sym 59534 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59539 soc.cpu.mem_rdata_latched[1]
.sym 59540 soc.cpu.mem_rdata_latched[0]
.sym 59543 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 59545 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59546 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 59549 soc.cpu.mem_rdata_latched[4]
.sym 59550 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59551 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59552 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59555 soc.cpu.mem_rdata_latched[0]
.sym 59556 soc.cpu.mem_rdata_latched[1]
.sym 59559 soc.cpu.mem_xfer
.sym 59560 CLK$SB_IO_IN_$glb_clk
.sym 59562 soc.cpu.mem_rdata_q[28]
.sym 59563 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59564 soc.cpu.mem_rdata_q[12]
.sym 59565 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59566 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59567 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59568 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0
.sym 59569 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 59573 gpio_led_pmod[6]
.sym 59574 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 59575 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 59576 soc.cpu.mem_xfer
.sym 59580 soc.cpu.mem_rdata_q[4]
.sym 59581 soc.cpu.mem_rdata_q[31]
.sym 59583 soc.cpu.mem_rdata_latched[4]
.sym 59584 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59586 soc.cpu.mem_rdata_latched[6]
.sym 59588 soc.cpu.mem_rdata_latched[4]
.sym 59591 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59592 soc.cpu.mem_rdata_q[23]
.sym 59593 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59594 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59595 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 59597 soc.cpu.mem_rdata_latched[6]
.sym 59603 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 59604 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59605 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 59606 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 59607 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59608 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 59609 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1
.sym 59610 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59611 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59613 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 59614 soc.cpu.mem_rdata_q[27]
.sym 59615 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59616 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 59617 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 59618 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 59619 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 59620 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 59621 soc.cpu.mem_rdata_latched[6]
.sym 59623 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59624 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 59625 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0
.sym 59627 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59628 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 59631 soc.cpu.mem_xfer
.sym 59632 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59633 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 59637 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 59638 soc.cpu.mem_rdata_q[27]
.sym 59639 soc.cpu.mem_xfer
.sym 59642 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 59643 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 59648 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 59649 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 59650 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1
.sym 59651 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 59654 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 59655 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 59656 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 59657 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 59660 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 59661 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 59662 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0
.sym 59663 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 59666 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59667 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 59668 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59669 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59672 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 59674 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59678 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59679 soc.cpu.mem_rdata_latched[6]
.sym 59680 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59681 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59683 CLK$SB_IO_IN_$glb_clk
.sym 59685 iomem_rdata[7]
.sym 59686 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 59687 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 59688 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59689 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 59690 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 59691 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 59692 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59697 iomem_wdata[19]
.sym 59698 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59699 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59700 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59701 led_write
.sym 59703 iomem_wdata[8]
.sym 59704 soc.cpu.mem_rdata_q[28]
.sym 59707 soc.cpu.mem_rdata_q[13]
.sym 59708 soc.cpu.mem_rdata_q[12]
.sym 59709 soc.cpu.mem_rdata_q[12]
.sym 59710 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 59711 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 59712 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59713 $PACKER_VCC_NET
.sym 59714 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 59716 soc.cpu.mem_rdata_latched[2]
.sym 59717 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 59719 soc.cpu.mem_do_wdata
.sym 59726 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 59727 soc.cpu.mem_rdata_q[22]
.sym 59728 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 59731 soc.cpu.mem_rdata_q[21]
.sym 59732 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 59733 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 59734 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0
.sym 59735 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 59738 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 59739 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 59740 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 59741 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59742 soc.cpu.mem_xfer
.sym 59743 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 59746 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 59747 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 59748 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 59749 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 59750 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 59754 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 59756 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 59757 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 59759 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 59761 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59762 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 59765 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0
.sym 59766 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 59767 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 59768 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 59771 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 59772 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 59777 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 59778 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 59779 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 59780 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 59783 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 59784 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 59785 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 59786 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 59789 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 59790 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 59791 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 59792 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 59795 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 59796 soc.cpu.mem_rdata_q[22]
.sym 59797 soc.cpu.mem_xfer
.sym 59801 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 59802 soc.cpu.mem_xfer
.sym 59803 soc.cpu.mem_rdata_q[21]
.sym 59806 CLK$SB_IO_IN_$glb_clk
.sym 59808 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59809 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 59810 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 59811 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59812 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 59813 soc.cpu.prefetched_high_word
.sym 59814 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59815 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 59820 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 59821 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 59822 soc.cpu.mem_wordsize[1]
.sym 59824 pwm_g.counter[0]
.sym 59826 soc.cpu.mem_wordsize[2]
.sym 59827 resetn
.sym 59830 soc.cpu.mem_rdata_q[31]
.sym 59831 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 59832 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 59833 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 59836 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 59838 soc.cpu.trap_SB_LUT4_I3_O
.sym 59839 gpio_led_pmod[7]
.sym 59841 $PACKER_VCC_NET
.sym 59842 soc.cpu.mem_rdata_q[25]
.sym 59849 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 59850 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59851 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 59853 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59855 soc.cpu.mem_rdata_latched[4]
.sym 59856 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59857 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59858 soc.cpu.mem_rdata_latched[6]
.sym 59859 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 59860 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 59861 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59864 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59865 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59867 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59868 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59870 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59871 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 59873 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59874 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 59875 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 59877 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59879 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59880 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 59882 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 59883 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59884 soc.cpu.mem_rdata_latched[4]
.sym 59885 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 59888 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59889 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59891 soc.cpu.mem_rdata_latched[6]
.sym 59894 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 59895 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 59896 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 59897 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 59900 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59901 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 59903 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 59906 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59909 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59912 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 59913 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 59914 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59915 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 59919 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59920 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59921 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59924 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 59925 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59926 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 59927 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59929 CLK$SB_IO_IN_$glb_clk
.sym 59931 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 59932 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 59933 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 59934 soc.cpu.mem_rdata_q[25]
.sym 59935 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59936 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 59937 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59938 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 59945 soc.cpu.mem_rdata_latched[12]
.sym 59946 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59947 soc.cpu.mem_la_secondword
.sym 59948 iomem_wstrb[0]
.sym 59950 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59953 LED_G$SB_IO_OUT
.sym 59955 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 59956 soc.cpu.mem_rdata_q[26]
.sym 59958 soc.cpu.mem_rdata_latched[12]
.sym 59959 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 59961 soc.cpu.prefetched_high_word
.sym 59963 iomem_wdata[1]
.sym 59965 soc.cpu.mem_xfer
.sym 59966 gpio_led_pmod[1]
.sym 59972 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59974 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 59975 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59976 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 59977 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 59979 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 59980 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 59982 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59983 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 59984 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59985 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 59986 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59987 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 59989 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 59990 soc.cpu.mem_rdata_latched[5]
.sym 59991 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 59992 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 59993 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 59994 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 59997 soc.cpu.mem_rdata_latched[2]
.sym 59999 soc.cpu.mem_rdata_latched[6]
.sym 60000 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60002 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60003 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60005 soc.cpu.mem_rdata_latched[2]
.sym 60006 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 60007 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 60008 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 60011 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60012 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60013 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 60014 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60018 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60019 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60023 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 60024 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60025 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 60029 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60030 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60031 soc.cpu.mem_rdata_latched[6]
.sym 60032 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60036 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60037 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60038 soc.cpu.mem_rdata_latched[5]
.sym 60041 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 60042 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60043 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60044 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 60047 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60048 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 60049 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 60050 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 60054 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 60055 soc.cpu.clear_prefetched_high_word_q
.sym 60057 soc.cpu.clear_prefetched_high_word
.sym 60058 $PACKER_VCC_NET
.sym 60060 soc.cpu.clear_prefetched_high_word_q_SB_DFFSS_Q_S
.sym 60061 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 60069 soc.cpu.mem_rdata_q[25]
.sym 60084 soc.cpu.mem_rdata_q[23]
.sym 60085 soc.cpu.mem_rdata_latched[6]
.sym 60087 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 60095 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60096 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 60097 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1
.sym 60099 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60100 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 60101 resetn
.sym 60102 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60103 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 60104 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 60106 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60107 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60110 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 60112 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 60114 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 60115 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 60117 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 60118 soc.cpu.mem_rdata_q[23]
.sym 60120 iomem_wstrb[0]
.sym 60121 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60122 soc.cpu.mem_rdata_latched[2]
.sym 60123 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 60124 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 60125 soc.cpu.mem_xfer
.sym 60126 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 60128 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 60129 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 60130 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 60131 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60134 soc.cpu.mem_xfer
.sym 60135 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 60136 soc.cpu.mem_rdata_q[23]
.sym 60140 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 60141 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 60142 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60143 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 60146 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60148 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 60152 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60153 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 60154 soc.cpu.mem_rdata_latched[2]
.sym 60158 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 60159 resetn
.sym 60161 iomem_wstrb[0]
.sym 60164 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 60165 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 60166 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1
.sym 60167 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 60171 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 60172 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 60173 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 60175 CLK$SB_IO_IN_$glb_clk
.sym 60190 soc.cpu.clear_prefetched_high_word_q_SB_DFFSS_Q_S
.sym 60193 soc.cpu.mem_do_wdata
.sym 60194 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 60205 $PACKER_VCC_NET
.sym 60208 soc.cpu.mem_rdata_latched[2]
.sym 60225 gpio_led_pmod[7]
.sym 60232 iomem_wdata[6]
.sym 60242 iomem_wdata[7]
.sym 60245 gpio_led_pmod_SB_DFFESR_Q_E
.sym 60283 gpio_led_pmod[7]
.sym 60288 iomem_wdata[6]
.sym 60295 iomem_wdata[7]
.sym 60297 gpio_led_pmod_SB_DFFESR_Q_E
.sym 60298 CLK$SB_IO_IN_$glb_clk
.sym 60299 resetn_SB_LUT4_I3_O_$glb_sr
.sym 60315 iomem_wdata[2]
.sym 60331 gpio_led_pmod[7]
.sym 60399 soc.spimemio.rd_addr[2]
.sym 60400 soc.spimemio.rd_valid_SB_LUT4_I2_O
.sym 60401 soc.spimemio.rd_addr[19]
.sym 60402 soc.spimemio.rd_addr[7]
.sym 60403 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 60404 soc.spimemio.rd_valid_SB_LUT4_I2_I3
.sym 60405 soc.spimemio.rd_addr[6]
.sym 60406 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 60409 soc.simpleuart.recv_pattern[5]
.sym 60418 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 60422 soc.cpu.pcpi_rs1[18]
.sym 60446 soc.simpleuart.recv_pattern[5]
.sym 60449 soc.simpleuart.recv_pattern[6]
.sym 60451 soc.simpleuart.recv_pattern[4]
.sym 60458 soc.simpleuart.recv_pattern[1]
.sym 60464 soc.simpleuart.recv_pattern[3]
.sym 60468 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 60471 soc.simpleuart.recv_pattern[2]
.sym 60480 soc.simpleuart.recv_pattern[2]
.sym 60487 soc.simpleuart.recv_pattern[5]
.sym 60499 soc.simpleuart.recv_pattern[1]
.sym 60506 soc.simpleuart.recv_pattern[6]
.sym 60513 soc.simpleuart.recv_pattern[3]
.sym 60518 soc.simpleuart.recv_pattern[4]
.sym 60520 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 60521 CLK$SB_IO_IN_$glb_clk
.sym 60522 resetn_SB_LUT4_I3_O_$glb_sr
.sym 60528 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60529 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 60530 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 60531 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 60532 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 60533 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 60534 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 60536 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60537 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60542 iomem_addr[7]
.sym 60547 UART_TX_SB_DFFESS_Q_E
.sym 60558 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60564 soc.spimemio.rd_addr[19]
.sym 60565 soc.simpleuart.recv_pattern[4]
.sym 60573 iomem_addr[19]
.sym 60575 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 60577 soc.spimemio.rd_addr[2]
.sym 60579 iomem_addr[19]
.sym 60581 soc.spimemio.rd_addr[19]
.sym 60583 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 60587 soc.simpleuart.recv_pattern[0]
.sym 60593 soc.simpleuart.recv_pattern[3]
.sym 60604 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 60605 iomem_addr[6]
.sym 60606 iomem_addr[9]
.sym 60607 soc.spimemio.rd_addr[7]
.sym 60608 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 60609 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 60610 soc.spimemio.rd_addr[15]
.sym 60611 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I1_I0
.sym 60612 iomem_addr[17]
.sym 60613 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 60614 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 60615 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60616 iomem_addr[15]
.sym 60617 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 60618 soc.spimemio.rd_addr[6]
.sym 60619 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 60620 soc.spimemio.rd_addr[8]
.sym 60621 soc.spimemio.rd_addr[19]
.sym 60622 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 60624 soc.spimemio.rd_inc
.sym 60625 iomem_addr[8]
.sym 60626 iomem_addr[7]
.sym 60627 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 60629 soc.spimemio.rd_addr[17]
.sym 60632 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 60634 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 60635 iomem_addr[19]
.sym 60637 soc.spimemio.rd_inc
.sym 60638 iomem_addr[8]
.sym 60640 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 60644 iomem_addr[9]
.sym 60645 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 60646 soc.spimemio.rd_inc
.sym 60649 iomem_addr[19]
.sym 60650 iomem_addr[17]
.sym 60651 soc.spimemio.rd_addr[17]
.sym 60652 soc.spimemio.rd_addr[19]
.sym 60655 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 60656 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 60657 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 60658 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 60661 soc.spimemio.rd_addr[15]
.sym 60662 soc.spimemio.rd_addr[7]
.sym 60663 iomem_addr[7]
.sym 60664 iomem_addr[15]
.sym 60667 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I1_I0
.sym 60668 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 60669 iomem_addr[8]
.sym 60670 soc.spimemio.rd_addr[8]
.sym 60673 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 60674 iomem_addr[6]
.sym 60675 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60676 soc.spimemio.rd_addr[6]
.sym 60679 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 60680 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 60681 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 60682 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 60683 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 60684 CLK$SB_IO_IN_$glb_clk
.sym 60686 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 60687 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 60688 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 60689 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 60690 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 60691 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 60692 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 60693 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 60697 soc.spimemio.buffer[16]
.sym 60698 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 60700 iomem_addr[9]
.sym 60703 iomem_addr[11]
.sym 60704 iomem_addr[2]
.sym 60705 iomem_addr[9]
.sym 60710 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60711 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 60715 iomem_addr[4]
.sym 60717 soc.spimemio.rd_addr[3]
.sym 60719 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 60720 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 60727 soc.spimemio.rd_addr[8]
.sym 60728 soc.spimemio.rd_addr[9]
.sym 60729 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 60730 soc.spimemio.rd_addr[18]
.sym 60731 soc.spimemio.rd_addr[11]
.sym 60732 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 60733 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 60734 soc.spimemio.rd_addr[23]
.sym 60735 soc.spimemio.rd_addr[16]
.sym 60736 soc.spimemio.rd_addr[9]
.sym 60737 soc.spimemio.rd_addr[21]
.sym 60738 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 60739 iomem_addr[13]
.sym 60740 iomem_addr[18]
.sym 60742 soc.spimemio.rd_addr[22]
.sym 60743 iomem_addr[8]
.sym 60745 iomem_addr[16]
.sym 60747 iomem_addr[23]
.sym 60748 iomem_addr[4]
.sym 60751 iomem_addr[9]
.sym 60752 iomem_addr[21]
.sym 60753 iomem_addr[22]
.sym 60754 soc.spimemio.rd_addr[13]
.sym 60757 iomem_addr[11]
.sym 60758 soc.spimemio.rd_inc
.sym 60761 soc.spimemio.rd_addr[21]
.sym 60762 iomem_addr[21]
.sym 60766 iomem_addr[9]
.sym 60767 soc.spimemio.rd_addr[11]
.sym 60768 iomem_addr[11]
.sym 60769 soc.spimemio.rd_addr[9]
.sym 60772 iomem_addr[18]
.sym 60773 soc.spimemio.rd_addr[23]
.sym 60774 iomem_addr[23]
.sym 60775 soc.spimemio.rd_addr[18]
.sym 60778 soc.spimemio.rd_addr[9]
.sym 60779 soc.spimemio.rd_addr[8]
.sym 60780 iomem_addr[9]
.sym 60781 iomem_addr[8]
.sym 60784 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 60786 soc.spimemio.rd_inc
.sym 60787 iomem_addr[4]
.sym 60790 iomem_addr[13]
.sym 60791 soc.spimemio.rd_addr[13]
.sym 60792 iomem_addr[22]
.sym 60793 soc.spimemio.rd_addr[22]
.sym 60796 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 60798 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 60799 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 60802 soc.spimemio.rd_addr[18]
.sym 60803 iomem_addr[16]
.sym 60804 soc.spimemio.rd_addr[16]
.sym 60805 iomem_addr[18]
.sym 60806 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 60807 CLK$SB_IO_IN_$glb_clk
.sym 60809 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 60810 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 60811 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 60812 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 60813 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 60814 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 60815 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 60816 soc.spimemio.rd_valid_SB_LUT4_I1_O
.sym 60820 soc.spimemio.valid_SB_LUT4_O_I2
.sym 60821 iomem_addr[14]
.sym 60822 iomem_addr[11]
.sym 60824 iomem_addr[15]
.sym 60825 soc.spimemio.rd_addr[17]
.sym 60827 iomem_addr[5]
.sym 60828 iomem_addr[18]
.sym 60829 soc.spimemio.rd_addr[15]
.sym 60832 iomem_addr[4]
.sym 60833 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 60834 soc.spimemio.rd_addr[12]
.sym 60835 iomem_addr[10]
.sym 60836 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 60838 soc.simpleuart.recv_pattern[4]
.sym 60839 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 60840 iomem_addr[3]
.sym 60843 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 60844 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 60851 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 60853 iomem_addr[21]
.sym 60854 iomem_addr[21]
.sym 60857 iomem_addr[16]
.sym 60860 soc.spimemio.rd_addr[21]
.sym 60862 soc.spimemio.rd_inc
.sym 60864 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 60866 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 60868 soc.spimemio.rd_inc
.sym 60869 soc.spimemio.rd_addr[14]
.sym 60870 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 60873 iomem_addr[22]
.sym 60874 iomem_addr[20]
.sym 60876 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 60877 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 60878 iomem_addr[11]
.sym 60879 iomem_addr[18]
.sym 60881 iomem_addr[14]
.sym 60884 iomem_addr[16]
.sym 60885 soc.spimemio.rd_inc
.sym 60886 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 60889 soc.spimemio.rd_addr[21]
.sym 60890 iomem_addr[21]
.sym 60891 soc.spimemio.rd_addr[14]
.sym 60892 iomem_addr[14]
.sym 60895 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 60896 iomem_addr[21]
.sym 60897 soc.spimemio.rd_inc
.sym 60902 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 60903 soc.spimemio.rd_inc
.sym 60904 iomem_addr[18]
.sym 60907 soc.spimemio.rd_inc
.sym 60908 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 60910 iomem_addr[11]
.sym 60913 iomem_addr[16]
.sym 60914 iomem_addr[18]
.sym 60915 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 60916 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 60920 iomem_addr[20]
.sym 60921 soc.spimemio.rd_inc
.sym 60922 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 60925 iomem_addr[22]
.sym 60926 soc.spimemio.rd_inc
.sym 60928 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 60929 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 60930 CLK$SB_IO_IN_$glb_clk
.sym 60932 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_I1
.sym 60933 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 60934 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 60935 soc.spimemio.rd_addr[3]
.sym 60936 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 60937 soc.spimemio.rd_addr[10]
.sym 60938 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 60939 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_I2
.sym 60942 iomem_ready
.sym 60943 iomem_ready_SB_LUT4_I1_O
.sym 60947 iomem_addr[21]
.sym 60948 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 60950 $PACKER_GND_NET
.sym 60952 iomem_addr[12]
.sym 60954 soc.spimemio.rd_addr[23]
.sym 60955 iomem_addr[23]
.sym 60957 soc.memory.wen[1]
.sym 60959 iomem_addr[19]
.sym 60960 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 60963 soc.ram_ready
.sym 60964 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 60966 soc.spimemio.valid
.sym 60967 iomem_addr[1]
.sym 60974 iomem_addr[8]
.sym 60981 iomem_addr[9]
.sym 60991 iomem_addr[10]
.sym 61006 iomem_addr[10]
.sym 61031 iomem_addr[8]
.sym 61036 iomem_addr[9]
.sym 61055 soc.spimemio.rd_addr[12]
.sym 61056 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 61057 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 61058 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 61059 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 61060 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 61061 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 61062 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 61067 iomem_addr[16]
.sym 61068 iomem_addr[21]
.sym 61071 soc.spimemio.din_data[1]
.sym 61075 soc.spimemio.din_data[2]
.sym 61076 iomem_addr[16]
.sym 61077 iomem_addr[17]
.sym 61079 soc.simpleuart.recv_pattern[3]
.sym 61081 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 61083 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 61084 soc.simpleuart.recv_pattern[0]
.sym 61086 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 61088 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 61100 iomem_addr[22]
.sym 61101 iomem_addr[18]
.sym 61105 iomem_addr[23]
.sym 61106 soc.simpleuart.recv_pattern[1]
.sym 61108 soc.simpleuart.recv_pattern[4]
.sym 61113 soc.simpleuart.recv_pattern[5]
.sym 61114 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 61119 iomem_addr[19]
.sym 61132 iomem_addr[18]
.sym 61135 soc.simpleuart.recv_pattern[4]
.sym 61149 soc.simpleuart.recv_pattern[1]
.sym 61154 iomem_addr[19]
.sym 61159 soc.simpleuart.recv_pattern[5]
.sym 61165 iomem_addr[22]
.sym 61174 iomem_addr[23]
.sym 61175 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 61176 CLK$SB_IO_IN_$glb_clk
.sym 61177 resetn_SB_LUT4_I3_O_$glb_sr
.sym 61178 soc.memory.wen[1]
.sym 61179 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 61180 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 61181 soc.ram_ready
.sym 61182 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61184 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61191 iomem_addr[23]
.sym 61193 iomem_addr[7]
.sym 61194 soc.spimemio.rd_inc
.sym 61195 iomem_addr[16]
.sym 61196 iomem_addr[22]
.sym 61198 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 61199 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 61202 iomem_addr[0]
.sym 61203 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61204 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61205 soc.simpleuart.recv_buf_data[1]
.sym 61207 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61208 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 61209 iomem_addr[5]
.sym 61211 iomem_addr[4]
.sym 61212 soc.mem_valid
.sym 61213 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 61237 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 61239 $PACKER_VCC_NET
.sym 61241 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 61243 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 61244 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 61245 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 61247 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 61249 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 61251 $nextpnr_ICESTORM_LC_0$O
.sym 61253 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 61257 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[3]
.sym 61260 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 61263 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[4]
.sym 61265 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 61269 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[5]
.sym 61271 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 61275 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[6]
.sym 61277 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 61281 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[7]
.sym 61283 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 61287 $nextpnr_ICESTORM_LC_1$I3
.sym 61290 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 61293 $nextpnr_ICESTORM_LC_1$COUT
.sym 61295 $PACKER_VCC_NET
.sym 61297 $nextpnr_ICESTORM_LC_1$I3
.sym 61301 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61302 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 61303 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 61304 soc.spimemio.valid
.sym 61306 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61307 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 61308 soc.simpleuart.recv_buf_data[3]
.sym 61313 iomem_addr[12]
.sym 61315 iomem_addr[11]
.sym 61316 soc.ram_ready
.sym 61317 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 61319 iomem_addr[14]
.sym 61320 iomem_addr[3]
.sym 61322 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 61323 iomem_addr[15]
.sym 61325 soc.spimemio.dout_data[0]
.sym 61326 iomem_addr[10]
.sym 61327 soc.ram_ready
.sym 61328 iomem_addr[1]
.sym 61329 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 61330 iomem_addr[0]
.sym 61331 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 61333 iomem_ready_SB_LUT4_I1_O
.sym 61336 iomem_addr[3]
.sym 61337 $nextpnr_ICESTORM_LC_1$COUT
.sym 61342 soc.simpleuart.recv_pattern[2]
.sym 61344 soc.simpleuart.recv_buf_valid
.sym 61347 iomem_ready_SB_LUT4_I3_I0
.sym 61349 iomem_addr[1]
.sym 61350 iomem_addr[0]
.sym 61351 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 61354 soc.simpleuart.recv_pattern[0]
.sym 61357 iomem_ready_SB_LUT4_I3_I2
.sym 61360 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 61361 iomem_addr[2]
.sym 61364 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61365 soc.simpleuart.recv_buf_data[1]
.sym 61367 iomem_ready
.sym 61369 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 61371 iomem_addr[3]
.sym 61372 soc.mem_valid
.sym 61375 iomem_ready
.sym 61376 soc.mem_valid
.sym 61378 $nextpnr_ICESTORM_LC_1$COUT
.sym 61381 soc.simpleuart.recv_buf_data[1]
.sym 61384 soc.simpleuart.recv_buf_valid
.sym 61388 soc.simpleuart.recv_pattern[0]
.sym 61393 soc.mem_valid
.sym 61394 iomem_ready
.sym 61395 iomem_ready_SB_LUT4_I3_I0
.sym 61396 iomem_ready_SB_LUT4_I3_I2
.sym 61399 soc.simpleuart.recv_pattern[2]
.sym 61406 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 61407 iomem_ready_SB_LUT4_I3_I0
.sym 61408 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 61412 iomem_addr[0]
.sym 61414 iomem_addr[1]
.sym 61417 iomem_addr[2]
.sym 61418 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61419 soc.mem_valid
.sym 61420 iomem_addr[3]
.sym 61421 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 61422 CLK$SB_IO_IN_$glb_clk
.sym 61423 resetn_SB_LUT4_I3_O_$glb_sr
.sym 61424 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 61425 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 61426 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1
.sym 61427 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 61428 flash_io0_di_SB_LUT4_I0_O
.sym 61429 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 61430 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 61431 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61439 soc.spimemio.valid
.sym 61440 soc.simpleuart.recv_buf_valid
.sym 61442 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 61443 iomem_ready_SB_LUT4_I3_I0
.sym 61447 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 61448 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 61449 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 61450 soc.spimemio.valid
.sym 61451 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 61452 soc.simpleuart_reg_div_do[6]
.sym 61453 soc.spimemio.dout_data[2]
.sym 61454 iomem_addr[1]
.sym 61455 iomem_addr[19]
.sym 61456 iomem_addr[0]
.sym 61457 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61465 iomem_addr[0]
.sym 61466 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61468 iomem_addr[21]
.sym 61469 iomem_addr[5]
.sym 61470 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61472 iomem_addr[6]
.sym 61473 iomem_addr[4]
.sym 61474 iomem_addr[7]
.sym 61478 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 61479 iomem_addr[20]
.sym 61480 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 61481 iomem_addr[23]
.sym 61482 iomem_addr[2]
.sym 61484 soc.mem_valid
.sym 61486 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61487 iomem_addr[3]
.sym 61488 iomem_addr[1]
.sym 61489 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 61490 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61492 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61493 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61494 iomem_addr[22]
.sym 61495 $PACKER_GND_NET
.sym 61496 flash_clk_SB_LUT4_I1_I2
.sym 61499 $PACKER_GND_NET
.sym 61504 iomem_addr[20]
.sym 61505 iomem_addr[23]
.sym 61506 iomem_addr[21]
.sym 61507 iomem_addr[22]
.sym 61510 iomem_addr[0]
.sym 61511 iomem_addr[2]
.sym 61512 iomem_addr[3]
.sym 61513 iomem_addr[1]
.sym 61516 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61517 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61518 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 61519 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 61522 flash_clk_SB_LUT4_I1_I2
.sym 61523 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 61524 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 61525 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 61528 iomem_addr[4]
.sym 61529 iomem_addr[7]
.sym 61530 iomem_addr[6]
.sym 61531 iomem_addr[5]
.sym 61534 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61535 soc.mem_valid
.sym 61536 flash_clk_SB_LUT4_I1_I2
.sym 61537 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61540 $PACKER_GND_NET
.sym 61544 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61545 CLK$SB_IO_IN_$glb_clk
.sym 61547 soc.simpleuart_reg_div_do[6]
.sym 61548 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61549 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 61550 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 61551 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61552 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61553 soc.simpleuart_reg_div_do[7]
.sym 61554 flash_clk_SB_LUT4_I1_I2
.sym 61558 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 61561 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 61562 flash_io0_di
.sym 61564 iomem_addr[21]
.sym 61568 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 61570 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 61571 flash_io3_di_SB_LUT4_I2_I3
.sym 61572 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61574 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61577 gpio_led_pmod[5]
.sym 61579 iomem_wdata[7]
.sym 61580 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 61581 soc.simpleuart_reg_div_do[15]
.sym 61582 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61590 flash_io1_di
.sym 61591 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61594 soc.simpleuart_reg_div_do[1]
.sym 61595 iomem_addr[10]
.sym 61597 soc.spimemio.dout_data[0]
.sym 61598 iomem_addr[17]
.sym 61599 iomem_addr[11]
.sym 61600 iomem_addr[9]
.sym 61601 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 61603 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61604 iomem_addr[24]
.sym 61605 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61606 iomem_addr[8]
.sym 61607 iomem_addr[16]
.sym 61608 soc.cpu.trap_SB_LUT4_I3_O
.sym 61610 soc.mem_valid
.sym 61611 flash_clk_SB_LUT4_I1_I2
.sym 61613 soc.spimemio.dout_data[2]
.sym 61614 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 61615 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 61619 iomem_addr[25]
.sym 61621 soc.cpu.trap_SB_LUT4_I3_O
.sym 61623 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 61627 iomem_addr[10]
.sym 61628 iomem_addr[11]
.sym 61629 iomem_addr[9]
.sym 61630 iomem_addr[8]
.sym 61633 iomem_addr[24]
.sym 61634 iomem_addr[17]
.sym 61635 iomem_addr[25]
.sym 61636 iomem_addr[16]
.sym 61642 soc.spimemio.dout_data[2]
.sym 61645 soc.spimemio.dout_data[0]
.sym 61651 iomem_addr[17]
.sym 61652 iomem_addr[25]
.sym 61653 iomem_addr[16]
.sym 61654 iomem_addr[24]
.sym 61657 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61658 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61659 soc.simpleuart_reg_div_do[1]
.sym 61660 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 61663 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61664 flash_io1_di
.sym 61665 flash_clk_SB_LUT4_I1_I2
.sym 61666 soc.mem_valid
.sym 61667 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 61668 CLK$SB_IO_IN_$glb_clk
.sym 61670 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61671 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61672 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 61673 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61674 flash_io2_oe_SB_LUT4_I1_O
.sym 61675 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61676 flash_io3_di_SB_LUT4_I2_I3
.sym 61677 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61680 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61682 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61683 soc.simpleuart_reg_div_do[7]
.sym 61684 flash_io1_di
.sym 61685 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 61689 soc.simpleuart_reg_div_do[6]
.sym 61690 soc.simpleuart_reg_div_do[1]
.sym 61691 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61692 iomem_ready_SB_LUT4_I1_O
.sym 61693 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 61694 soc.cpu.trap_SB_LUT4_I3_O
.sym 61695 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61696 soc.mem_valid
.sym 61697 soc.spimemio.buffer[18]
.sym 61698 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61699 soc.cpu.mem_la_firstword_xfer
.sym 61700 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61701 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61702 soc.simpleuart_reg_div_do[7]
.sym 61703 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 61704 flash_clk_SB_LUT4_I1_I2
.sym 61705 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 61712 iomem_addr[15]
.sym 61713 iomem_addr[18]
.sym 61714 soc.mem_valid
.sym 61715 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61717 iomem_addr[27]
.sym 61718 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61719 soc.simpleuart_reg_div_do[14]
.sym 61720 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61721 iomem_addr[13]
.sym 61722 iomem_addr[12]
.sym 61723 iomem_addr[19]
.sym 61724 iomem_addr[14]
.sym 61725 soc.spimemio_cfgreg_do[16]
.sym 61726 flash_clk_SB_LUT4_I1_I2
.sym 61727 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61728 iomem_addr[2]
.sym 61729 soc.cpu.pcpi_rs1[18]
.sym 61733 iomem_addr[3]
.sym 61734 iomem_addr[26]
.sym 61735 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 61737 flash_io3_oe
.sym 61738 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61740 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 61741 soc.simpleuart_reg_div_do[15]
.sym 61744 iomem_addr[14]
.sym 61745 iomem_addr[15]
.sym 61746 iomem_addr[12]
.sym 61747 iomem_addr[13]
.sym 61750 soc.simpleuart_reg_div_do[14]
.sym 61751 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61752 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61753 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61756 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 61758 soc.cpu.pcpi_rs1[18]
.sym 61759 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 61762 iomem_addr[26]
.sym 61763 iomem_addr[18]
.sym 61764 iomem_addr[19]
.sym 61765 iomem_addr[27]
.sym 61768 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61769 soc.simpleuart_reg_div_do[15]
.sym 61770 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61771 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61774 soc.mem_valid
.sym 61775 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61776 flash_io3_oe
.sym 61777 flash_clk_SB_LUT4_I1_I2
.sym 61780 flash_clk_SB_LUT4_I1_I2
.sym 61781 soc.mem_valid
.sym 61782 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61783 soc.spimemio_cfgreg_do[16]
.sym 61786 iomem_addr[2]
.sym 61787 iomem_addr[3]
.sym 61788 soc.mem_valid
.sym 61789 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 61790 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 61791 CLK$SB_IO_IN_$glb_clk
.sym 61793 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61794 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 61795 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61796 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 61797 soc.simpleuart_reg_div_do[21]
.sym 61798 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 61799 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 61800 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 61803 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61804 soc.cpu.pcpi_rs1[21]
.sym 61806 flash_io3_di_SB_LUT4_I2_I3
.sym 61809 soc.simpleuart_reg_div_do[8]
.sym 61815 soc.simpleuart_reg_div_do[12]
.sym 61816 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 61817 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 61818 iomem_ready_SB_LUT4_I1_O
.sym 61819 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 61820 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 61821 iomem_ready_SB_LUT4_I1_O
.sym 61822 soc.spimemio.dout_data[0]
.sym 61823 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 61824 iomem_wdata[20]
.sym 61825 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 61826 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61827 soc.ram_ready
.sym 61828 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61835 flash_io0_oe
.sym 61836 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 61838 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61839 soc.simpleuart_reg_div_do[11]
.sym 61840 flash_io3_di_SB_LUT4_I2_I3
.sym 61841 soc.simpleuart_reg_div_do[16]
.sym 61842 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61843 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61844 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 61846 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61847 flash_io3_oe_SB_LUT4_I1_O
.sym 61848 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61849 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61852 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61853 soc.ram_ready
.sym 61855 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61857 soc.spimemio.buffer[18]
.sym 61862 soc.simpleuart_reg_div_do[7]
.sym 61863 soc.simpleuart_reg_div_do[8]
.sym 61864 flash_io0_oe_SB_LUT4_I3_I1
.sym 61865 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 61867 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 61868 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61869 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61870 soc.ram_ready
.sym 61873 soc.simpleuart_reg_div_do[16]
.sym 61874 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 61875 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 61876 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 61879 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61880 soc.simpleuart_reg_div_do[7]
.sym 61881 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61882 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61885 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 61886 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 61887 soc.simpleuart_reg_div_do[11]
.sym 61888 flash_io3_oe_SB_LUT4_I1_O
.sym 61891 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 61892 soc.ram_ready
.sym 61893 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61894 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61899 soc.spimemio.buffer[18]
.sym 61903 soc.simpleuart_reg_div_do[8]
.sym 61905 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 61906 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 61909 flash_io0_oe
.sym 61910 flash_io3_di_SB_LUT4_I2_I3
.sym 61911 flash_io0_oe_SB_LUT4_I3_I1
.sym 61913 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 61914 CLK$SB_IO_IN_$glb_clk
.sym 61916 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 61917 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 61918 soc.cpu.mem_rdata_SB_LUT4_O_11_I2
.sym 61919 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 61920 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 61921 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 61922 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 61923 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 61927 soc.mem_rdata[16]
.sym 61936 $PACKER_GND_NET
.sym 61940 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 61941 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 61942 resetn
.sym 61943 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 61944 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 61945 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61947 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61948 soc.simpleuart_reg_div_do[23]
.sym 61949 soc.mem_rdata[16]
.sym 61950 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 61951 soc.cpu.pcpi_rs1[24]
.sym 61957 soc.simpleuart_reg_div_do[28]
.sym 61958 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61959 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61961 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61963 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61964 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 61965 iomem_ready_SB_DFFESS_Q_D
.sym 61966 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I2
.sym 61967 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61968 resetn
.sym 61969 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 61970 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 61971 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 61972 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 61973 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 61975 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 61977 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 61979 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61980 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 61981 soc.simpleuart_reg_div_do[24]
.sym 61982 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 61984 soc.spimem_rdata[24]
.sym 61985 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 61986 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 61987 soc.ram_ready
.sym 61988 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 61990 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 61991 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 61992 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 61993 soc.ram_ready
.sym 61996 soc.ram_ready
.sym 61997 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 61998 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 61999 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62002 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62003 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 62004 soc.spimem_rdata[24]
.sym 62005 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 62008 iomem_ready_SB_DFFESS_Q_D
.sym 62014 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62015 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 62016 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 62017 soc.ram_ready
.sym 62020 soc.ram_ready
.sym 62021 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 62022 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62023 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I2
.sym 62026 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 62027 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 62028 soc.simpleuart_reg_div_do[28]
.sym 62029 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62032 soc.simpleuart_reg_div_do[24]
.sym 62033 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 62034 soc.ram_ready
.sym 62035 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 62036 resetn
.sym 62037 CLK$SB_IO_IN_$glb_clk
.sym 62038 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62039 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 62040 soc.cpu.mem_rdata_SB_LUT4_O_12_I2
.sym 62041 soc.simpleuart_reg_div_do[23]
.sym 62042 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 62043 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62044 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 62045 soc.simpleuart_reg_div_do[20]
.sym 62046 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 62050 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 62054 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 62058 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 62063 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62064 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62065 soc.spimem_rdata[17]
.sym 62066 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 62067 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62068 soc.spimem_rdata[20]
.sym 62069 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 62070 soc.spimemio.buffer[0]
.sym 62071 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 62073 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62074 gpio_led_pmod[5]
.sym 62080 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 62082 soc.cpu.mem_rdata_SB_LUT4_O_11_I2
.sym 62084 soc.cpu.mem_rdata_SB_LUT4_O_10_I3
.sym 62085 soc.cpu.mem_rdata_SB_LUT4_O_10_I2
.sym 62086 soc.spimemio.buffer[0]
.sym 62087 soc.spimem_rdata[16]
.sym 62089 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62090 soc.spimem_rdata[18]
.sym 62091 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 62095 iomem_rdata[16]
.sym 62096 soc.spimemio.buffer[16]
.sym 62097 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62099 soc.spimemio.valid_SB_LUT4_O_I2
.sym 62104 iomem_rdata[18]
.sym 62107 soc.cpu.mem_rdata_SB_LUT4_O_11_I3
.sym 62108 iomem_ready_SB_LUT4_I1_O
.sym 62110 soc.spimem_rdata[0]
.sym 62113 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62114 iomem_ready_SB_LUT4_I1_O
.sym 62116 soc.spimem_rdata[0]
.sym 62119 soc.spimemio.valid_SB_LUT4_O_I2
.sym 62120 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 62121 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62122 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 62125 soc.cpu.mem_rdata_SB_LUT4_O_10_I3
.sym 62126 soc.cpu.mem_rdata_SB_LUT4_O_10_I2
.sym 62127 iomem_rdata[16]
.sym 62128 iomem_ready_SB_LUT4_I1_O
.sym 62132 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62133 soc.spimem_rdata[18]
.sym 62138 soc.spimem_rdata[16]
.sym 62139 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62143 iomem_ready_SB_LUT4_I1_O
.sym 62144 soc.cpu.mem_rdata_SB_LUT4_O_11_I2
.sym 62145 iomem_rdata[18]
.sym 62146 soc.cpu.mem_rdata_SB_LUT4_O_11_I3
.sym 62149 soc.spimemio.buffer[0]
.sym 62156 soc.spimemio.buffer[16]
.sym 62159 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 62160 CLK$SB_IO_IN_$glb_clk
.sym 62162 soc.mem_rdata[17]
.sym 62163 soc.spimemio.buffer[4]
.sym 62164 soc.cpu.mem_rdata_SB_LUT4_O_15_I3
.sym 62165 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 62166 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 62167 soc.mem_rdata[21]
.sym 62168 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62169 soc.cpu.mem_rdata_SB_LUT4_O_12_I3
.sym 62173 iomem_rdata[7]
.sym 62175 soc.simpleuart_reg_div_do[20]
.sym 62178 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62181 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62185 soc.simpleuart_reg_div_do[23]
.sym 62186 soc.cpu.mem_la_firstword_xfer
.sym 62187 soc.mem_valid
.sym 62188 soc.ram_ready
.sym 62189 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62190 resetn
.sym 62191 iomem_wdata[23]
.sym 62192 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62194 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 62195 iomem_rdata[27]
.sym 62196 soc.spimemio.dout_data[6]
.sym 62197 soc.cpu.trap_SB_LUT4_I3_O
.sym 62204 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62205 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 62206 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 62207 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 62208 soc.ram_ready
.sym 62210 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 62211 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62212 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62216 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 62217 iomem_rdata[0]
.sym 62218 soc.spimem_rdata[11]
.sym 62219 soc.spimemio.buffer[22]
.sym 62220 soc.spimemio.buffer[4]
.sym 62227 soc.spimem_rdata[22]
.sym 62230 iomem_ready_SB_LUT4_I1_O
.sym 62231 iomem_rdata[22]
.sym 62232 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62234 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 62236 soc.spimemio.buffer[22]
.sym 62242 soc.ram_ready
.sym 62243 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 62244 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62245 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 62248 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62249 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 62250 iomem_ready_SB_LUT4_I1_O
.sym 62251 iomem_rdata[0]
.sym 62255 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62257 soc.spimem_rdata[11]
.sym 62263 soc.spimemio.buffer[4]
.sym 62266 iomem_rdata[22]
.sym 62267 iomem_ready_SB_LUT4_I1_O
.sym 62268 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 62269 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 62272 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 62273 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 62274 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62275 soc.ram_ready
.sym 62280 soc.spimem_rdata[22]
.sym 62281 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62282 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 62283 CLK$SB_IO_IN_$glb_clk
.sym 62285 soc.spimemio.buffer[22]
.sym 62286 soc.mem_rdata[19]
.sym 62287 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 62288 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62289 soc.cpu.mem_rdata_SB_LUT4_O_8_I1
.sym 62290 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62291 soc.cpu.mem_rdata_SB_LUT4_O_6_I1
.sym 62292 soc.mem_rdata[20]
.sym 62297 soc.simpleuart_reg_div_do[24]
.sym 62300 soc.mem_rdata[25]
.sym 62301 soc.simpleuart_reg_div_do[22]
.sym 62303 iomem_wdata[24]
.sym 62304 soc.mem_rdata[17]
.sym 62305 soc.simpleuart_reg_div_do[26]
.sym 62307 soc.spimem_rdata[19]
.sym 62308 soc.simpleuart_reg_div_do[13]
.sym 62309 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 62310 iomem_ready_SB_LUT4_I1_O
.sym 62311 iomem_wdata[20]
.sym 62312 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62313 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 62314 soc.spimemio.dout_data[0]
.sym 62315 soc.mem_rdata[21]
.sym 62316 soc.spimemio.buffer[6]
.sym 62317 iomem_rdata[22]
.sym 62318 iomem_ready_SB_LUT4_I1_O
.sym 62319 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 62320 soc.mem_rdata[19]
.sym 62326 iomem_rdata[5]
.sym 62327 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62328 soc.mem_rdata[18]
.sym 62329 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 62330 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62331 soc.cpu.mem_wordsize[1]
.sym 62332 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 62333 soc.spimem_rdata[1]
.sym 62335 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62336 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62337 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 62338 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62340 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62341 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 62342 iomem_rdata[11]
.sym 62344 gpio_led_pmod[5]
.sym 62345 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62346 iomem_ready_SB_LUT4_I1_O
.sym 62348 soc.ram_ready
.sym 62349 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62350 iomem_ready_SB_LUT4_I1_O
.sym 62352 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62355 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 62357 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62359 gpio_led_pmod[5]
.sym 62365 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62366 iomem_rdata[5]
.sym 62367 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62368 iomem_ready_SB_LUT4_I1_O
.sym 62371 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62372 soc.cpu.mem_wordsize[1]
.sym 62373 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62377 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62378 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62379 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62380 soc.ram_ready
.sym 62383 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 62385 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 62386 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62389 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 62390 iomem_rdata[11]
.sym 62391 iomem_ready_SB_LUT4_I1_O
.sym 62392 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 62396 soc.spimem_rdata[1]
.sym 62398 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62403 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62404 soc.mem_rdata[18]
.sym 62405 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 62406 CLK$SB_IO_IN_$glb_clk
.sym 62407 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 62408 iomem_rdata[11]
.sym 62409 soc.cpu.mem_rdata_SB_LUT4_O_7_I1
.sym 62410 iomem_rdata[22]
.sym 62411 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 62412 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62413 iomem_rdata[19]
.sym 62414 iomem_rdata[23]
.sym 62415 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62418 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 62419 soc.cpu.mem_xfer
.sym 62420 iomem_wdata[13]
.sym 62421 soc.spimem_rdata[24]
.sym 62424 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 62427 soc.spimem_rdata[27]
.sym 62428 $PACKER_GND_NET
.sym 62429 soc.spimem_rdata[1]
.sym 62431 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 62432 soc.spimemio.dout_data[7]
.sym 62433 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62434 soc.spimemio.dout_data[3]
.sym 62435 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62437 soc.mem_rdata[21]
.sym 62438 iomem_rdata[20]
.sym 62439 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62440 gpio_led_g[0]
.sym 62441 soc.mem_rdata[16]
.sym 62442 soc.mem_rdata[20]
.sym 62443 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62449 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 62450 soc.mem_rdata[19]
.sym 62451 soc.cpu.pcpi_rs1[0]
.sym 62452 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62453 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62454 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62455 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62456 soc.spimem_rdata[8]
.sym 62457 soc.cpu.pcpi_rs1[1]
.sym 62458 soc.mem_rdata[26]
.sym 62459 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62460 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62461 soc.cpu.mem_rdata_SB_LUT4_O_8_I1
.sym 62462 iomem_ready_SB_LUT4_I1_O
.sym 62463 soc.cpu.mem_rdata_SB_LUT4_O_6_I1
.sym 62465 iomem_rdata[27]
.sym 62467 iomem_rdata[2]
.sym 62468 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62469 soc.cpu.mem_wordsize[1]
.sym 62470 iomem_ready_SB_LUT4_I1_O
.sym 62471 iomem_rdata[23]
.sym 62472 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62473 iomem_rdata[1]
.sym 62478 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62479 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 62482 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62483 soc.spimem_rdata[8]
.sym 62488 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62490 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62491 soc.cpu.mem_wordsize[1]
.sym 62494 iomem_rdata[27]
.sym 62496 iomem_ready_SB_LUT4_I1_O
.sym 62497 soc.cpu.mem_rdata_SB_LUT4_O_8_I1
.sym 62500 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62501 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62502 iomem_rdata[1]
.sym 62503 iomem_ready_SB_LUT4_I1_O
.sym 62506 soc.mem_rdata[26]
.sym 62507 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62508 soc.cpu.pcpi_rs1[0]
.sym 62509 soc.cpu.pcpi_rs1[1]
.sym 62513 iomem_rdata[23]
.sym 62514 soc.cpu.mem_rdata_SB_LUT4_O_6_I1
.sym 62515 iomem_ready_SB_LUT4_I1_O
.sym 62518 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 62519 soc.mem_rdata[19]
.sym 62520 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62521 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 62524 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 62525 iomem_rdata[2]
.sym 62526 iomem_ready_SB_LUT4_I1_O
.sym 62527 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62531 soc.spimemio.buffer[3]
.sym 62532 soc.spimemio.buffer[7]
.sym 62533 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 62534 soc.spimemio.buffer[6]
.sym 62535 soc.spimemio.buffer[5]
.sym 62536 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62537 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 62538 soc.spimemio.buffer[0]
.sym 62544 soc.spimem_rdata[26]
.sym 62547 soc.cpu.pcpi_rs1[0]
.sym 62551 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 62553 soc.cpu.pcpi_rs1[1]
.sym 62555 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62556 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62557 soc.cpu.mem_rdata_q[5]
.sym 62558 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62559 iomem_rdata[1]
.sym 62560 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62561 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 62562 soc.spimemio.buffer[0]
.sym 62565 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62566 soc.spimemio.buffer[7]
.sym 62572 iomem_rdata[26]
.sym 62573 soc.cpu.mem_rdata_SB_LUT4_O_7_I1
.sym 62575 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 62576 iomem_ready_SB_LUT4_I1_O
.sym 62577 soc.cpu.mem_wordsize[1]
.sym 62579 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62581 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62583 soc.mem_rdata[28]
.sym 62584 iomem_rdata[10]
.sym 62586 soc.spimem_rdata[15]
.sym 62587 soc.mem_rdata[22]
.sym 62588 soc.mem_rdata[31]
.sym 62592 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62593 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62594 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 62595 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62598 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62599 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62600 soc.cpu.pcpi_rs1[0]
.sym 62601 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62602 soc.cpu.pcpi_rs1[1]
.sym 62603 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 62605 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62606 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 62608 soc.cpu.mem_wordsize[1]
.sym 62612 iomem_rdata[26]
.sym 62613 soc.cpu.mem_rdata_SB_LUT4_O_7_I1
.sym 62614 iomem_ready_SB_LUT4_I1_O
.sym 62617 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 62618 iomem_rdata[10]
.sym 62619 iomem_ready_SB_LUT4_I1_O
.sym 62620 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 62623 soc.cpu.pcpi_rs1[0]
.sym 62624 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62625 soc.cpu.pcpi_rs1[1]
.sym 62626 soc.mem_rdata[28]
.sym 62629 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 62630 soc.cpu.mem_wordsize[1]
.sym 62632 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 62635 soc.spimem_rdata[15]
.sym 62636 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62637 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62638 iomem_ready_SB_LUT4_I1_O
.sym 62641 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 62642 soc.cpu.pcpi_rs1[1]
.sym 62643 soc.mem_rdata[31]
.sym 62644 soc.cpu.pcpi_rs1[0]
.sym 62649 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62650 soc.mem_rdata[22]
.sym 62654 soc.mem_rdata[31]
.sym 62655 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62656 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 62657 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62658 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62659 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62660 reset_cnt[0]
.sym 62661 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 62671 soc.mem_rdata[28]
.sym 62674 resetn
.sym 62678 soc.cpu.mem_la_firstword_xfer
.sym 62679 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62680 soc.mem_rdata[30]
.sym 62682 iomem_rdata[27]
.sym 62683 soc.cpu.mem_xfer
.sym 62684 iomem_wdata[20]
.sym 62686 soc.mem_valid
.sym 62687 soc.cpu.mem_rdata_q[13]
.sym 62688 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 62689 soc.cpu.trap_SB_LUT4_I3_O
.sym 62697 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 62698 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62699 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62702 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 62703 soc.cpu.mem_xfer
.sym 62705 gpio_led_b[2]
.sym 62706 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62707 soc.mem_rdata[21]
.sym 62712 gpio_led_g[0]
.sym 62713 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62714 soc.cpu.pcpi_rs1[1]
.sym 62716 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 62717 soc.cpu.mem_rdata_q[5]
.sym 62718 soc.mem_rdata[30]
.sym 62719 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 62720 soc.cpu.pcpi_rs1[0]
.sym 62722 soc.cpu.mem_rdata_q[6]
.sym 62725 gpio_led_g[4]
.sym 62726 soc.cpu.mem_rdata_q[21]
.sym 62729 gpio_led_b[2]
.sym 62734 soc.mem_rdata[30]
.sym 62735 soc.cpu.pcpi_rs1[0]
.sym 62736 soc.cpu.pcpi_rs1[1]
.sym 62737 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62740 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62741 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 62742 soc.cpu.mem_rdata_q[5]
.sym 62743 soc.cpu.mem_xfer
.sym 62748 gpio_led_g[4]
.sym 62752 soc.cpu.mem_rdata_q[6]
.sym 62753 soc.cpu.mem_xfer
.sym 62754 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62755 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 62760 gpio_led_g[0]
.sym 62764 soc.cpu.mem_rdata_q[21]
.sym 62765 soc.mem_rdata[21]
.sym 62766 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62767 soc.cpu.mem_xfer
.sym 62770 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62771 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62772 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 62774 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 62775 CLK$SB_IO_IN_$glb_clk
.sym 62776 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 62777 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 62778 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62779 gpio_led_g[7]
.sym 62780 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 62781 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62782 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62783 gpio_led_g[4]
.sym 62784 soc.mem_rdata[30]
.sym 62789 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 62792 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 62796 soc.mem_rdata[31]
.sym 62799 resetn_SB_LUT4_I3_O
.sym 62801 soc.mem_rdata[19]
.sym 62802 iomem_wdata[20]
.sym 62803 soc.cpu.mem_rdata_q[31]
.sym 62804 soc.mem_rdata[28]
.sym 62805 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 62806 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 62807 soc.cpu.mem_rdata_q[18]
.sym 62808 soc.cpu.mem_rdata_q[6]
.sym 62809 soc.cpu.mem_xfer
.sym 62810 iomem_ready_SB_LUT4_I1_O
.sym 62811 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 62812 soc.mem_rdata[21]
.sym 62818 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 62819 soc.mem_rdata[21]
.sym 62820 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 62821 soc.spimem_rdata[28]
.sym 62822 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62825 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 62826 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 62827 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62831 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 62832 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 62834 soc.cpu.mem_xfer
.sym 62836 soc.spimemio.buffer[7]
.sym 62838 iomem_ready_SB_LUT4_I1_O
.sym 62839 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62842 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 62844 soc.cpu.mem_rdata_q[21]
.sym 62845 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62846 soc.mem_valid
.sym 62847 soc.spimem_rdata[7]
.sym 62848 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62849 soc.cpu.mem_la_secondword
.sym 62851 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 62852 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 62853 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 62854 soc.mem_valid
.sym 62857 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 62858 soc.cpu.mem_la_secondword
.sym 62859 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 62860 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 62863 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62864 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 62865 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 62866 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 62869 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62870 iomem_ready_SB_LUT4_I1_O
.sym 62871 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62872 soc.spimem_rdata[7]
.sym 62875 soc.cpu.mem_la_secondword
.sym 62877 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 62878 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 62884 soc.spimemio.buffer[7]
.sym 62888 soc.mem_rdata[21]
.sym 62889 soc.cpu.mem_xfer
.sym 62890 soc.cpu.mem_rdata_q[21]
.sym 62893 soc.spimem_rdata[28]
.sym 62894 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 62895 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 62896 iomem_ready_SB_LUT4_I1_O
.sym 62897 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 62898 CLK$SB_IO_IN_$glb_clk
.sym 62900 led_rgb_data[14]
.sym 62901 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62902 led_rgb_data[15]
.sym 62903 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 62904 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 62905 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 62906 soc.mem_rdata[29]
.sym 62907 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62912 soc.cpu.mem_xfer
.sym 62916 gpio_led_b[2]
.sym 62917 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62919 iomem_wdata[9]
.sym 62922 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 62923 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 62924 soc.cpu.mem_rdata_latched[1]
.sym 62925 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 62927 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 62929 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62930 soc.mem_rdata[20]
.sym 62932 soc.cpu.mem_rdata_q[3]
.sym 62933 soc.mem_rdata[16]
.sym 62935 soc.cpu.mem_la_secondword
.sym 62941 soc.cpu.mem_xfer
.sym 62942 soc.cpu.mem_la_secondword
.sym 62943 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 62944 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 62945 gpio_led_pmod[1]
.sym 62946 soc.cpu.mem_rdata_q[7]
.sym 62948 soc.cpu.mem_rdata_SB_LUT4_O_3_I3
.sym 62949 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 62950 iomem_ready_SB_LUT4_I1_O
.sym 62952 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 62953 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62954 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62956 soc.mem_rdata[18]
.sym 62967 soc.cpu.mem_rdata_q[18]
.sym 62968 iomem_rdata[7]
.sym 62970 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62971 gpio_led_b[3]
.sym 62974 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 62975 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 62976 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62980 soc.cpu.mem_la_secondword
.sym 62981 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 62983 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 62989 gpio_led_b[3]
.sym 62995 gpio_led_pmod[1]
.sym 62998 soc.cpu.mem_xfer
.sym 62999 soc.cpu.mem_rdata_q[18]
.sym 63000 soc.mem_rdata[18]
.sym 63001 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63005 iomem_ready_SB_LUT4_I1_O
.sym 63007 iomem_rdata[7]
.sym 63010 soc.cpu.mem_xfer
.sym 63011 soc.cpu.mem_rdata_q[7]
.sym 63012 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63013 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63016 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 63018 soc.cpu.mem_rdata_SB_LUT4_O_3_I3
.sym 63020 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 63021 CLK$SB_IO_IN_$glb_clk
.sym 63022 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 63023 gpio_led_g[3]
.sym 63024 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 63025 gpio_led_g[6]
.sym 63026 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63027 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 63028 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63029 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 63030 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63034 $PACKER_VCC_NET
.sym 63035 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 63041 iomem_wdata[24]
.sym 63042 soc.cpu.mem_rdata_q[28]
.sym 63044 soc.cpu.mem_rdata_q[30]
.sym 63046 led_rgb_data[15]
.sym 63047 soc.cpu.mem_rdata_latched[3]
.sym 63048 soc.cpu.mem_rdata_q[5]
.sym 63049 soc.cpu.mem_rdata_q[25]
.sym 63050 iomem_rdata[1]
.sym 63051 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 63052 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63054 soc.cpu.mem_rdata_q[0]
.sym 63056 soc.cpu.mem_rdata_q[1]
.sym 63057 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 63058 soc.cpu.mem_rdata_latched[0]
.sym 63064 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63065 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63070 soc.cpu.mem_rdata_q[0]
.sym 63072 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63073 soc.mem_rdata[19]
.sym 63075 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63078 soc.mem_rdata[29]
.sym 63079 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63080 soc.cpu.mem_rdata_q[1]
.sym 63081 soc.cpu.mem_xfer
.sym 63085 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 63087 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 63089 soc.mem_rdata[18]
.sym 63090 soc.mem_rdata[20]
.sym 63095 soc.cpu.mem_la_secondword
.sym 63099 soc.mem_rdata[18]
.sym 63103 soc.cpu.mem_xfer
.sym 63104 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63105 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 63106 soc.cpu.mem_rdata_q[0]
.sym 63109 soc.mem_rdata[19]
.sym 63115 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63116 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63117 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63121 soc.cpu.mem_la_secondword
.sym 63122 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 63124 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 63127 soc.mem_rdata[29]
.sym 63134 soc.mem_rdata[20]
.sym 63139 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 63140 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63141 soc.cpu.mem_xfer
.sym 63142 soc.cpu.mem_rdata_q[1]
.sym 63143 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63144 CLK$SB_IO_IN_$glb_clk
.sym 63146 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 63147 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 63148 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 63149 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 63150 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63151 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_I3
.sym 63152 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 63153 iomem_rdata[3]
.sym 63159 iomem_wdata[8]
.sym 63161 soc.cpu.mem_rdata_q[15]
.sym 63162 resetn
.sym 63165 gpio_led_g[3]
.sym 63166 gpio_led_g_SB_DFFESR_Q_E
.sym 63168 soc.cpu.mem_xfer
.sym 63169 soc.cpu.mem_rdata_q[31]
.sym 63170 soc.cpu.mem_la_firstword_xfer
.sym 63171 soc.cpu.mem_rdata_q[13]
.sym 63172 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 63173 iomem_wdata[19]
.sym 63174 soc.cpu.mem_rdata_q[12]
.sym 63175 soc.cpu.mem_xfer
.sym 63176 soc.cpu.mem_xfer
.sym 63178 soc.mem_valid
.sym 63179 soc.cpu.mem_rdata_q[16]
.sym 63180 soc.cpu.mem_rdata_q[29]
.sym 63181 soc.cpu.trap_SB_LUT4_I3_O
.sym 63187 soc.mem_rdata[25]
.sym 63189 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63190 soc.cpu.mem_do_rdata
.sym 63191 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 63192 soc.cpu.mem_16bit_buffer[1]
.sym 63193 soc.cpu.mem_16bit_buffer[0]
.sym 63194 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 63195 soc.mem_rdata[17]
.sym 63196 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 63197 soc.cpu.mem_rdata_q[16]
.sym 63199 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 63200 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63201 soc.cpu.mem_rdata_q[17]
.sym 63206 soc.mem_rdata[16]
.sym 63209 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 63214 soc.cpu.mem_xfer
.sym 63215 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 63217 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 63218 soc.cpu.mem_la_read
.sym 63220 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 63221 soc.cpu.mem_16bit_buffer[1]
.sym 63222 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 63223 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 63227 soc.mem_rdata[25]
.sym 63233 soc.cpu.mem_rdata_q[17]
.sym 63234 soc.cpu.mem_xfer
.sym 63235 soc.mem_rdata[17]
.sym 63238 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 63239 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 63240 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 63241 soc.cpu.mem_16bit_buffer[0]
.sym 63244 soc.cpu.mem_xfer
.sym 63245 soc.cpu.mem_rdata_q[16]
.sym 63246 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63247 soc.mem_rdata[16]
.sym 63250 soc.mem_rdata[17]
.sym 63257 soc.mem_rdata[16]
.sym 63262 soc.cpu.mem_do_rdata
.sym 63263 soc.cpu.mem_xfer
.sym 63264 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 63265 soc.cpu.mem_la_read
.sym 63266 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63267 CLK$SB_IO_IN_$glb_clk
.sym 63269 soc.cpu.mem_rdata_q[5]
.sym 63270 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63271 soc.cpu.mem_rdata_q[3]
.sym 63272 soc.cpu.mem_rdata_q[0]
.sym 63273 soc.cpu.mem_rdata_q[1]
.sym 63274 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63275 soc.cpu.mem_rdata_q[4]
.sym 63276 soc.cpu.mem_rdata_q[6]
.sym 63282 soc.cpu.mem_rdata_q[29]
.sym 63283 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63284 iomem_wdata[31]
.sym 63286 soc.cpu.mem_do_rdata
.sym 63288 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 63289 gpio_led_b[3]
.sym 63291 soc.mem_rdata[25]
.sym 63292 soc.cpu.mem_rdata_latched[4]
.sym 63293 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 63294 soc.cpu.mem_rdata_q[31]
.sym 63295 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63296 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63297 soc.cpu.mem_xfer
.sym 63298 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63299 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63300 soc.cpu.mem_rdata_q[6]
.sym 63301 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63302 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 63303 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63310 soc.cpu.mem_xfer
.sym 63312 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63313 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63314 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63315 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63318 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 63319 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63320 soc.cpu.mem_rdata_q[12]
.sym 63322 soc.cpu.mem_rdata_latched[2]
.sym 63323 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63327 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 63328 soc.cpu.mem_rdata_latched[5]
.sym 63330 soc.cpu.mem_rdata_latched[6]
.sym 63331 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 63333 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 63334 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63335 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 63336 soc.cpu.mem_rdata_q[14]
.sym 63337 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 63338 soc.cpu.mem_rdata_latched[6]
.sym 63339 soc.cpu.mem_rdata_latched[12]
.sym 63340 soc.cpu.mem_rdata_latched[4]
.sym 63343 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63344 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 63345 soc.cpu.mem_rdata_latched[5]
.sym 63346 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63349 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63350 soc.cpu.mem_rdata_latched[12]
.sym 63351 soc.cpu.mem_rdata_latched[4]
.sym 63352 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63356 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 63357 soc.cpu.mem_rdata_latched[6]
.sym 63358 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 63362 soc.cpu.mem_xfer
.sym 63363 soc.cpu.mem_rdata_q[14]
.sym 63364 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63367 soc.cpu.mem_rdata_latched[12]
.sym 63369 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 63370 soc.cpu.mem_rdata_latched[6]
.sym 63374 soc.cpu.mem_xfer
.sym 63375 soc.cpu.mem_rdata_q[12]
.sym 63376 soc.cpu.mem_rdata_latched[12]
.sym 63379 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 63380 soc.cpu.mem_rdata_latched[2]
.sym 63381 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 63382 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63386 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 63387 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 63388 soc.cpu.mem_rdata_latched[12]
.sym 63390 CLK$SB_IO_IN_$glb_clk
.sym 63392 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63393 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63394 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2
.sym 63395 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 63396 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 63397 led_write
.sym 63398 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 63399 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63405 gpio_led_b_SB_DFFESR_Q_E
.sym 63406 $PACKER_VCC_NET
.sym 63407 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 63410 soc.cpu.mem_rdata_latched[2]
.sym 63416 soc.cpu.mem_rdata_q[3]
.sym 63417 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63421 soc.cpu.mem_la_read
.sym 63422 soc.cpu.mem_rdata_latched[12]
.sym 63423 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63424 soc.cpu.mem_rdata_q[28]
.sym 63425 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63427 soc.cpu.mem_la_secondword
.sym 63433 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63436 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63437 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63438 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 63439 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1
.sym 63440 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63442 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 63443 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63444 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63445 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63446 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 63447 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 63448 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63449 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 63450 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63451 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 63453 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63457 soc.cpu.mem_xfer
.sym 63458 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63459 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2
.sym 63461 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63462 soc.cpu.mem_rdata_q[13]
.sym 63463 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63466 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 63468 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 63469 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 63472 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63474 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63475 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 63478 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1
.sym 63479 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 63480 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 63484 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63485 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63486 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63487 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 63490 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 63491 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63492 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63493 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63496 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2
.sym 63497 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63498 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63499 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63502 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63503 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63504 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63505 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63508 soc.cpu.mem_xfer
.sym 63509 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63511 soc.cpu.mem_rdata_q[13]
.sym 63513 CLK$SB_IO_IN_$glb_clk
.sym 63515 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 63516 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 63517 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 63518 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 63519 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 63520 pwm_g.counter[0]
.sym 63521 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63522 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 63525 soc.cpu.latched_branch
.sym 63528 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 63530 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 63532 soc.cpu.mem_rdata_latched[12]
.sym 63534 iomem_wdata[17]
.sym 63539 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 63541 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 63542 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 63544 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 63545 soc.cpu.mem_rdata_q[25]
.sym 63546 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63549 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63556 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63558 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 63562 soc.cpu.mem_rdata_latched[12]
.sym 63563 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63564 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63565 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63566 soc.cpu.mem_rdata_latched[5]
.sym 63567 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63568 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63570 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63571 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 63573 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63574 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 63575 gpio_led_pmod[7]
.sym 63576 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63580 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63581 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63582 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63583 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63586 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63590 gpio_led_pmod[7]
.sym 63595 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63596 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63597 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63598 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63601 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63604 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63607 soc.cpu.mem_rdata_latched[5]
.sym 63608 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63609 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63613 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 63614 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 63615 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63616 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63619 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63620 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 63621 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63622 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63625 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63628 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63632 soc.cpu.mem_rdata_latched[12]
.sym 63633 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63634 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63635 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 63636 CLK$SB_IO_IN_$glb_clk
.sym 63637 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 63638 soc.cpu.mem_la_read_SB_LUT4_O_I3
.sym 63639 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 63640 soc.cpu.mem_la_read
.sym 63641 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63642 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 63643 soc.cpu.mem_la_secondword
.sym 63644 soc.cpu.mem_la_read_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63645 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I0
.sym 63650 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 63655 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 63659 iomem_wdata[0]
.sym 63660 soc.cpu.pcpi_rs1[0]
.sym 63661 iomem_wdata[1]
.sym 63662 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 63665 soc.cpu.trap_SB_LUT4_I3_O
.sym 63666 soc.cpu.mem_la_firstword_xfer
.sym 63667 soc.cpu.clear_prefetched_high_word
.sym 63668 soc.cpu.clear_prefetched_high_word
.sym 63669 soc.mem_valid
.sym 63670 $PACKER_VCC_NET
.sym 63671 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 63672 resetn
.sym 63673 soc.cpu.mem_xfer
.sym 63679 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 63680 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63681 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 63683 soc.cpu.clear_prefetched_high_word
.sym 63685 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63686 soc.cpu.mem_rdata_latched[12]
.sym 63687 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63688 soc.cpu.mem_rdata_latched[6]
.sym 63689 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63690 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63691 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63692 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63693 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63694 soc.cpu.mem_rdata_latched[12]
.sym 63695 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 63696 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 63697 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63699 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 63704 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63705 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 63708 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63710 soc.cpu.trap_SB_LUT4_I3_O
.sym 63712 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63713 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63714 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 63715 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63718 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 63719 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 63720 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 63724 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63725 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63726 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63730 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 63731 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63732 soc.cpu.mem_rdata_latched[12]
.sym 63733 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63736 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63737 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63738 soc.cpu.mem_rdata_latched[6]
.sym 63739 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 63742 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 63745 soc.cpu.trap_SB_LUT4_I3_O
.sym 63748 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63749 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 63750 soc.cpu.mem_rdata_latched[12]
.sym 63755 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 63757 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 63758 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E
.sym 63759 CLK$SB_IO_IN_$glb_clk
.sym 63760 soc.cpu.clear_prefetched_high_word
.sym 63761 soc.cpu.mem_la_firstword_xfer
.sym 63762 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_I1
.sym 63763 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 63764 soc.cpu.mem_la_firstword_reg
.sym 63765 soc.cpu.last_mem_valid
.sym 63766 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 63767 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63768 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 63785 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 63787 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63788 soc.cpu.mem_do_rinst
.sym 63789 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63790 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63791 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63793 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 63794 soc.cpu.mem_do_rinst
.sym 63803 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63804 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63805 soc.cpu.clear_prefetched_high_word
.sym 63806 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63807 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63808 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63809 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 63811 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 63812 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 63813 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63814 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63815 soc.cpu.prefetched_high_word
.sym 63816 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63817 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63818 soc.cpu.mem_do_rinst
.sym 63819 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 63820 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 63821 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63822 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63823 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63824 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63825 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 63826 soc.cpu.mem_xfer
.sym 63827 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 63828 soc.cpu.mem_rdata_latched[12]
.sym 63829 soc.cpu.mem_rdata_q[25]
.sym 63832 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63835 soc.cpu.prefetched_high_word
.sym 63836 soc.cpu.clear_prefetched_high_word
.sym 63837 soc.cpu.mem_do_rinst
.sym 63838 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63841 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 63842 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63843 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 63847 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 63849 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 63850 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63853 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 63854 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 63855 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 63856 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 63859 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63860 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 63861 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63862 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63865 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63866 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 63867 soc.cpu.mem_rdata_latched[12]
.sym 63872 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 63873 soc.cpu.mem_rdata_q[25]
.sym 63874 soc.cpu.mem_xfer
.sym 63877 soc.cpu.mem_rdata_latched[12]
.sym 63878 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 63879 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 63880 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 63882 CLK$SB_IO_IN_$glb_clk
.sym 63885 soc.cpu.trap_SB_LUT4_I3_O
.sym 63886 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 63887 soc.mem_valid
.sym 63888 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 63889 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 63891 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 63896 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 63903 soc.cpu.mem_do_wdata
.sym 63904 led_rgb_data[8]
.sym 63910 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 63926 soc.cpu.clear_prefetched_high_word_q
.sym 63927 soc.cpu.prefetched_high_word
.sym 63929 soc.cpu.clear_prefetched_high_word_q_SB_DFFSS_Q_S
.sym 63932 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 63939 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 63942 soc.cpu.trap_SB_LUT4_I3_O
.sym 63944 resetn
.sym 63945 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 63950 soc.cpu.latched_branch
.sym 63959 soc.cpu.trap_SB_LUT4_I3_O
.sym 63961 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 63966 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 63976 resetn
.sym 63977 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 63978 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 63979 soc.cpu.latched_branch
.sym 63994 soc.cpu.latched_branch
.sym 63995 resetn
.sym 63996 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 64001 soc.cpu.prefetched_high_word
.sym 64002 soc.cpu.clear_prefetched_high_word_q
.sym 64005 CLK$SB_IO_IN_$glb_clk
.sym 64006 soc.cpu.clear_prefetched_high_word_q_SB_DFFSS_Q_S
.sym 64019 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 64021 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 64024 soc.cpu.trap
.sym 64028 soc.cpu.trap_SB_LUT4_I3_O
.sym 64029 $PACKER_VCC_NET
.sym 64033 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 64141 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 64232 soc.simpleuart.recv_state[2]
.sym 64233 soc.simpleuart.recv_state[3]
.sym 64234 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 64235 UART_RX_SB_LUT4_I2_I1
.sym 64236 UART_RX_SB_LUT4_I2_O
.sym 64237 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 64242 soc.spimemio.rd_addr[6]
.sym 64244 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 64249 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 64272 soc.spimemio.rd_addr[2]
.sym 64273 soc.spimemio.rd_valid_SB_LUT4_I2_O
.sym 64274 soc.spimemio.rd_addr[19]
.sym 64276 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 64277 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 64283 soc.spimemio.rd_addr[7]
.sym 64285 soc.spimemio.rd_valid_SB_LUT4_I2_I3
.sym 64286 iomem_addr[7]
.sym 64289 iomem_addr[6]
.sym 64293 iomem_addr[19]
.sym 64294 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 64295 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 64296 soc.spimemio.rd_inc
.sym 64297 iomem_addr[2]
.sym 64299 soc.spimemio.rd_inc
.sym 64300 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 64301 soc.spimemio.rd_valid
.sym 64303 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 64305 iomem_addr[2]
.sym 64306 soc.spimemio.rd_inc
.sym 64307 soc.spimemio.rd_addr[2]
.sym 64311 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 64312 soc.spimemio.rd_valid_SB_LUT4_I2_I3
.sym 64314 soc.spimemio.rd_valid
.sym 64318 iomem_addr[19]
.sym 64319 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 64320 soc.spimemio.rd_inc
.sym 64323 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 64324 soc.spimemio.rd_inc
.sym 64325 iomem_addr[7]
.sym 64329 iomem_addr[2]
.sym 64331 soc.spimemio.rd_addr[2]
.sym 64335 iomem_addr[19]
.sym 64336 soc.spimemio.rd_addr[19]
.sym 64337 iomem_addr[7]
.sym 64338 soc.spimemio.rd_addr[7]
.sym 64341 soc.spimemio.rd_inc
.sym 64343 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 64344 iomem_addr[6]
.sym 64347 soc.spimemio.rd_valid_SB_LUT4_I2_O
.sym 64348 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 64349 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 64351 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 64352 CLK$SB_IO_IN_$glb_clk
.sym 64359 soc.simpleuart.send_bitcnt[1]
.sym 64360 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 64361 soc.simpleuart.send_bitcnt[3]
.sym 64362 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 64363 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 64364 soc.simpleuart.send_bitcnt[2]
.sym 64365 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 64369 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 64379 iomem_wdata[20]
.sym 64383 UART_RX$SB_IO_IN
.sym 64388 resetn
.sym 64391 iomem_addr[2]
.sym 64393 soc.spimemio.rd_inc
.sym 64400 flash_io3_di
.sym 64414 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 64417 soc.spimemio.rd_inc
.sym 64418 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 64422 soc.spimemio.rd_valid
.sym 64423 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64429 iomem_addr[6]
.sym 64435 soc.spimemio.rd_addr[2]
.sym 64443 soc.spimemio.rd_addr[8]
.sym 64444 soc.spimemio.rd_addr[9]
.sym 64446 soc.spimemio.rd_addr[7]
.sym 64448 soc.spimemio.rd_addr[2]
.sym 64449 soc.spimemio.rd_addr[6]
.sym 64462 soc.spimemio.rd_addr[3]
.sym 64463 soc.spimemio.rd_addr[4]
.sym 64464 soc.spimemio.rd_addr[5]
.sym 64467 $nextpnr_ICESTORM_LC_17$O
.sym 64470 soc.spimemio.rd_addr[2]
.sym 64473 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 64475 soc.spimemio.rd_addr[3]
.sym 64477 soc.spimemio.rd_addr[2]
.sym 64479 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 64481 soc.spimemio.rd_addr[4]
.sym 64483 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 64485 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 64487 soc.spimemio.rd_addr[5]
.sym 64489 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 64491 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 64493 soc.spimemio.rd_addr[6]
.sym 64495 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 64497 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 64499 soc.spimemio.rd_addr[7]
.sym 64501 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 64503 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 64505 soc.spimemio.rd_addr[8]
.sym 64507 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 64509 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 64511 soc.spimemio.rd_addr[9]
.sym 64513 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 64517 soc.spimemio.rd_addr[13]
.sym 64518 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64519 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 64520 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 64521 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 64522 soc.spimemio.rd_addr[5]
.sym 64523 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64524 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 64528 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 64532 iomem_addr[3]
.sym 64533 iomem_wdata[3]
.sym 64541 $PACKER_VCC_NET
.sym 64542 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 64543 iomem_addr[20]
.sym 64544 soc.spimemio.rd_addr[5]
.sym 64545 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 64546 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 64548 $PACKER_VCC_NET
.sym 64549 iomem_addr[6]
.sym 64551 soc.spimemio.rd_addr[10]
.sym 64552 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 64553 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 64558 soc.spimemio.rd_addr[10]
.sym 64561 soc.spimemio.rd_addr[15]
.sym 64573 soc.spimemio.rd_addr[17]
.sym 64574 soc.spimemio.rd_addr[16]
.sym 64579 soc.spimemio.rd_addr[12]
.sym 64580 soc.spimemio.rd_addr[14]
.sym 64582 soc.spimemio.rd_addr[13]
.sym 64586 soc.spimemio.rd_addr[11]
.sym 64590 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 64593 soc.spimemio.rd_addr[10]
.sym 64594 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 64596 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 64599 soc.spimemio.rd_addr[11]
.sym 64600 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 64602 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 64604 soc.spimemio.rd_addr[12]
.sym 64606 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 64608 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 64611 soc.spimemio.rd_addr[13]
.sym 64612 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 64614 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 64617 soc.spimemio.rd_addr[14]
.sym 64618 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 64620 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 64623 soc.spimemio.rd_addr[15]
.sym 64624 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 64626 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 64629 soc.spimemio.rd_addr[16]
.sym 64630 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 64632 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 64634 soc.spimemio.rd_addr[17]
.sym 64636 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 64640 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 64641 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 64642 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 64643 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 64644 soc.spimemio.rd_valid
.sym 64645 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 64646 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 64647 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 64650 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 64655 soc.ram_ready
.sym 64659 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 64661 iomem_addr[19]
.sym 64664 iomem_addr[11]
.sym 64665 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 64666 resetn
.sym 64668 iomem_addr[11]
.sym 64669 iomem_addr[2]
.sym 64670 soc.spimemio.rd_addr[5]
.sym 64672 iomem_addr[17]
.sym 64675 soc.spimemio.rd_inc
.sym 64676 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 64682 soc.spimemio.rd_addr[19]
.sym 64683 soc.spimemio.rd_addr[21]
.sym 64684 soc.spimemio.rd_addr[18]
.sym 64686 soc.spimemio.rd_addr[23]
.sym 64690 iomem_addr[4]
.sym 64695 soc.spimemio.rd_addr[20]
.sym 64696 soc.spimemio.rd_addr[22]
.sym 64701 soc.spimemio.rd_valid
.sym 64709 soc.spimemio.rd_addr[4]
.sym 64713 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 64715 soc.spimemio.rd_addr[18]
.sym 64717 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 64719 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 64722 soc.spimemio.rd_addr[19]
.sym 64723 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 64725 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 64727 soc.spimemio.rd_addr[20]
.sym 64729 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 64731 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 64733 soc.spimemio.rd_addr[21]
.sym 64735 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 64737 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 64740 soc.spimemio.rd_addr[22]
.sym 64741 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 64743 $nextpnr_ICESTORM_LC_18$I3
.sym 64746 soc.spimemio.rd_addr[23]
.sym 64747 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 64753 $nextpnr_ICESTORM_LC_18$I3
.sym 64757 iomem_addr[4]
.sym 64758 soc.spimemio.rd_addr[4]
.sym 64759 soc.spimemio.rd_valid
.sym 64763 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 64764 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 64765 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 64766 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 64767 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 64768 soc.spimemio.din_data[1]
.sym 64769 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 64770 soc.spimemio.din_data[2]
.sym 64776 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 64777 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 64787 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 64789 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 64790 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 64791 flash_io2_oe
.sym 64792 flash_io3_di
.sym 64793 soc.ram_ready
.sym 64794 soc.spimemio_cfgreg_do[21]
.sym 64795 soc.spimemio.state[4]
.sym 64797 flash_io3_oe
.sym 64798 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 64804 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_I1
.sym 64805 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 64806 iomem_addr[16]
.sym 64811 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64812 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 64814 soc.spimemio.rd_addr[5]
.sym 64815 iomem_addr[3]
.sym 64818 iomem_addr[10]
.sym 64819 soc.spimemio.rd_valid_SB_LUT4_I1_O
.sym 64820 iomem_addr[5]
.sym 64821 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_I0
.sym 64822 iomem_addr[20]
.sym 64823 soc.spimemio.rd_addr[3]
.sym 64824 iomem_addr[11]
.sym 64826 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 64827 soc.spimemio.rd_addr[22]
.sym 64828 soc.spimemio.rd_addr[16]
.sym 64831 iomem_addr[22]
.sym 64832 soc.spimemio.rd_addr[11]
.sym 64833 soc.spimemio.rd_inc
.sym 64834 soc.spimemio.rd_addr[20]
.sym 64835 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_I2
.sym 64837 iomem_addr[16]
.sym 64838 soc.spimemio.rd_addr[16]
.sym 64839 iomem_addr[20]
.sym 64840 soc.spimemio.rd_addr[20]
.sym 64844 iomem_addr[22]
.sym 64845 soc.spimemio.rd_addr[22]
.sym 64849 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_I1
.sym 64850 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 64851 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_I2
.sym 64852 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_I0
.sym 64856 iomem_addr[3]
.sym 64857 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 64858 soc.spimemio.rd_inc
.sym 64861 soc.spimemio.rd_valid_SB_LUT4_I1_O
.sym 64862 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 64863 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 64867 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 64869 iomem_addr[10]
.sym 64870 soc.spimemio.rd_inc
.sym 64873 iomem_addr[20]
.sym 64874 soc.spimemio.rd_addr[3]
.sym 64875 iomem_addr[3]
.sym 64876 soc.spimemio.rd_addr[20]
.sym 64879 soc.spimemio.rd_addr[11]
.sym 64880 iomem_addr[5]
.sym 64881 soc.spimemio.rd_addr[5]
.sym 64882 iomem_addr[11]
.sym 64883 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 64884 CLK$SB_IO_IN_$glb_clk
.sym 64886 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 64887 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 64888 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 64889 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 64890 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 64891 soc.spimemio.rd_inc
.sym 64892 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 64893 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 64899 soc.spimemio.state[2]
.sym 64903 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 64908 soc.spimemio.state[9]
.sym 64912 iomem_wstrb[1]
.sym 64913 soc.spimemio.rd_inc
.sym 64914 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 64917 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 64919 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 64921 soc.ram_ready
.sym 64927 soc.spimemio.rd_addr[12]
.sym 64928 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 64929 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 64930 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 64932 iomem_addr[10]
.sym 64933 iomem_addr[3]
.sym 64935 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 64937 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 64938 soc.spimemio.rd_addr[3]
.sym 64939 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 64940 soc.spimemio.rd_addr[10]
.sym 64941 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 64942 soc.spimemio.rd_addr[5]
.sym 64945 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 64946 iomem_addr[5]
.sym 64948 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 64949 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 64951 iomem_addr[6]
.sym 64954 soc.spimemio.rd_addr[6]
.sym 64956 soc.spimemio.rd_inc
.sym 64957 iomem_addr[12]
.sym 64958 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 64960 soc.spimemio.rd_inc
.sym 64961 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 64963 iomem_addr[12]
.sym 64966 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 64967 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 64968 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 64969 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 64972 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 64973 iomem_addr[5]
.sym 64974 soc.spimemio.rd_addr[5]
.sym 64978 iomem_addr[6]
.sym 64979 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 64980 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 64981 soc.spimemio.rd_addr[6]
.sym 64984 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 64985 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 64987 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 64990 iomem_addr[12]
.sym 64991 soc.spimemio.rd_addr[12]
.sym 64992 iomem_addr[10]
.sym 64993 soc.spimemio.rd_addr[10]
.sym 64996 soc.spimemio.rd_addr[12]
.sym 64997 iomem_addr[10]
.sym 64998 soc.spimemio.rd_addr[10]
.sym 64999 iomem_addr[12]
.sym 65003 iomem_addr[3]
.sym 65004 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65005 soc.spimemio.rd_addr[3]
.sym 65006 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 65007 CLK$SB_IO_IN_$glb_clk
.sym 65009 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65010 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 65011 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 65012 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65013 soc.spimemio.rd_addr[0]
.sym 65014 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65015 soc.spimemio.rd_addr[1]
.sym 65016 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 65017 soc.spimemio.dout_data[4]
.sym 65019 soc.ram_ready
.sym 65020 soc.spimemio.dout_data[4]
.sym 65022 soc.spimemio.dout_data[0]
.sym 65025 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 65026 iomem_addr[3]
.sym 65027 iomem_addr[0]
.sym 65028 iomem_addr[10]
.sym 65029 soc.spimemio.din_data[3]
.sym 65030 iomem_addr[1]
.sym 65031 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65033 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 65035 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 65038 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 65039 iomem_addr[20]
.sym 65040 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 65041 iomem_addr[6]
.sym 65043 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 65044 $PACKER_VCC_NET
.sym 65053 soc.spimemio.valid
.sym 65054 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 65064 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 65067 soc.simpleuart.recv_buf_data[4]
.sym 65070 soc.spimemio.rd_addr[0]
.sym 65071 soc.simpleuart.recv_buf_data[5]
.sym 65072 iomem_wstrb[1]
.sym 65073 iomem_addr[1]
.sym 65075 iomem_addr[0]
.sym 65076 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 65079 soc.simpleuart.recv_buf_valid
.sym 65080 soc.spimemio.rd_addr[1]
.sym 65083 iomem_wstrb[1]
.sym 65086 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 65089 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 65090 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 65091 soc.spimemio.valid
.sym 65095 soc.spimemio.rd_addr[0]
.sym 65096 iomem_addr[1]
.sym 65097 iomem_addr[0]
.sym 65098 soc.spimemio.rd_addr[1]
.sym 65103 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 65109 soc.simpleuart.recv_buf_valid
.sym 65110 soc.simpleuart.recv_buf_data[5]
.sym 65120 soc.simpleuart.recv_buf_data[4]
.sym 65121 soc.simpleuart.recv_buf_valid
.sym 65130 CLK$SB_IO_IN_$glb_clk
.sym 65132 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 65134 soc.spimemio.softreset
.sym 65136 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 65137 soc.simpleuart.recv_buf_valid
.sym 65138 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 65139 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 65142 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65144 iomem_addr[1]
.sym 65146 soc.spimemio.jump_SB_LUT4_I3_O
.sym 65147 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 65148 iomem_addr[0]
.sym 65150 soc.spimemio.dout_data[2]
.sym 65151 soc.spimemio.valid
.sym 65152 soc.spimemio.rd_wait
.sym 65156 iomem_addr[2]
.sym 65158 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65159 soc.ram_ready
.sym 65160 iomem_addr[11]
.sym 65161 soc.spimemio_cfgreg_do[17]
.sym 65162 resetn
.sym 65163 soc.spimemio_cfgreg_do[16]
.sym 65164 iomem_addr[17]
.sym 65165 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 65166 soc.simpleuart_reg_div_do[4]
.sym 65167 soc.spimemio_cfgreg_do[20]
.sym 65175 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 65181 iomem_ready_SB_LUT4_I1_O
.sym 65182 soc.simpleuart.recv_pattern[3]
.sym 65183 soc.simpleuart.recv_buf_data[0]
.sym 65184 soc.ram_ready
.sym 65185 soc.simpleuart.recv_buf_data[2]
.sym 65186 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 65188 resetn
.sym 65197 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 65201 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65202 soc.simpleuart.recv_buf_valid
.sym 65203 soc.spimemio.valid_SB_LUT4_O_I2
.sym 65207 soc.simpleuart.recv_buf_data[0]
.sym 65208 soc.simpleuart.recv_buf_valid
.sym 65213 soc.simpleuart.recv_buf_valid
.sym 65214 soc.simpleuart.recv_buf_data[2]
.sym 65220 resetn
.sym 65221 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 65224 soc.spimemio.valid_SB_LUT4_O_I2
.sym 65226 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65236 iomem_ready_SB_LUT4_I1_O
.sym 65237 soc.ram_ready
.sym 65244 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 65245 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65249 soc.simpleuart.recv_pattern[3]
.sym 65252 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 65253 CLK$SB_IO_IN_$glb_clk
.sym 65254 resetn_SB_LUT4_I3_O_$glb_sr
.sym 65255 flash_csb_SB_LUT4_I1_O
.sym 65256 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 65257 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 65258 soc.simpleuart_reg_div_do[4]
.sym 65259 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 65260 flash_io2_di_SB_LUT4_I0_1_O
.sym 65261 soc.simpleuart_reg_div_do[0]
.sym 65262 flash_clk_SB_LUT4_I1_O
.sym 65265 soc.mem_valid
.sym 65266 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65268 flash_io3_di_SB_LUT4_I2_I3
.sym 65272 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 65275 soc.spimemio.valid
.sym 65279 flash_io2_oe
.sym 65280 iomem_wdata[21]
.sym 65281 soc.spimemio_cfgreg_do[21]
.sym 65282 flash_io3_oe
.sym 65283 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65284 flash_io3_di
.sym 65285 soc.simpleuart.recv_buf_valid
.sym 65286 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65287 iomem_wdata[6]
.sym 65289 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 65296 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 65297 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65299 soc.mem_valid
.sym 65300 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65301 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65302 flash_io0_di
.sym 65303 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65304 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 65305 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 65309 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 65311 flash_clk_SB_LUT4_I1_I2
.sym 65316 flash_io3_di_SB_LUT4_I2_I3
.sym 65319 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 65324 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 65325 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 65327 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 65329 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 65330 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65331 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65332 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 65335 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65336 flash_io3_di_SB_LUT4_I2_I3
.sym 65337 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65338 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 65341 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65342 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65343 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 65344 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 65347 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 65348 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 65349 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65350 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65353 flash_io0_di
.sym 65354 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65355 flash_clk_SB_LUT4_I1_I2
.sym 65356 soc.mem_valid
.sym 65359 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 65360 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 65361 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65362 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65366 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65367 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65368 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 65371 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65372 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65373 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 65374 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 65378 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 65379 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 65380 soc.spimemio_cfgreg_do[17]
.sym 65381 soc.spimemio_cfgreg_do[16]
.sym 65382 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 65383 soc.spimemio_cfgreg_do[20]
.sym 65384 flash_io3_di_SB_LUT4_I2_O
.sym 65385 soc.spimemio_cfgreg_do[21]
.sym 65389 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 65393 soc.simpleuart_reg_div_do[4]
.sym 65395 soc.mem_valid
.sym 65398 soc.simpleuart.send_dummy
.sym 65399 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 65400 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 65402 iomem_ready_SB_LUT4_I1_O
.sym 65403 iomem_wstrb[1]
.sym 65404 soc.simpleuart_reg_div_do[4]
.sym 65405 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 65409 soc.ram_ready
.sym 65410 soc.simpleuart_reg_div_do[6]
.sym 65411 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65412 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65420 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 65421 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_I0
.sym 65423 flash_io0_di_SB_LUT4_I0_O
.sym 65424 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 65425 soc.simpleuart_reg_div_do[0]
.sym 65427 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 65429 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65430 soc.simpleuart_reg_div_do[4]
.sym 65432 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 65434 flash_clk_SB_LUT4_I1_O
.sym 65435 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 65436 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 65438 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 65439 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65443 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 65444 iomem_wdata[7]
.sym 65445 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 65446 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 65447 iomem_wdata[6]
.sym 65448 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 65449 soc.spimemio.valid_SB_LUT4_O_I2
.sym 65450 iomem_ready_SB_LUT4_I3_I0
.sym 65453 iomem_wdata[6]
.sym 65458 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 65459 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_I0
.sym 65460 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 65461 iomem_ready_SB_LUT4_I3_I0
.sym 65464 soc.simpleuart_reg_div_do[0]
.sym 65465 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 65466 flash_io0_di_SB_LUT4_I0_O
.sym 65467 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65470 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65471 flash_clk_SB_LUT4_I1_O
.sym 65472 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 65473 soc.simpleuart_reg_div_do[4]
.sym 65476 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 65477 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 65478 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 65482 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 65483 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 65484 soc.spimemio.valid_SB_LUT4_O_I2
.sym 65485 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 65488 iomem_wdata[7]
.sym 65494 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 65495 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 65496 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 65497 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 65498 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 65499 CLK$SB_IO_IN_$glb_clk
.sym 65500 resetn_SB_LUT4_I3_O_$glb_sr
.sym 65501 soc.simpleuart_reg_div_do[12]
.sym 65502 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65503 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65504 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 65505 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65506 soc.simpleuart_reg_div_do[8]
.sym 65507 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65508 flash_io1_oe_SB_LUT4_I1_O
.sym 65511 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 65512 gpio_led_g[3]
.sym 65513 soc.simpleuart_reg_div_do[6]
.sym 65515 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 65516 iomem_wdata[20]
.sym 65517 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65520 soc.simpleuart_reg_div_do[3]
.sym 65521 soc.simpleuart_reg_div_do[5]
.sym 65524 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 65525 iomem_wdata[16]
.sym 65528 iomem_wdata[17]
.sym 65529 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 65530 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65531 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 65532 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 65533 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 65534 soc.simpleuart_reg_div_do[12]
.sym 65535 soc.mem_valid
.sym 65536 $PACKER_VCC_NET
.sym 65543 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65544 soc.spimemio_cfgreg_do[17]
.sym 65546 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65549 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65551 flash_io2_oe
.sym 65553 soc.spimemio_cfgreg_do[21]
.sym 65555 soc.spimemio_cfgreg_do[20]
.sym 65557 flash_clk_SB_LUT4_I1_I2
.sym 65558 soc.simpleuart_reg_div_do[12]
.sym 65560 soc.mem_valid
.sym 65561 soc.mem_valid
.sym 65566 soc.spimemio_cfgreg_do[18]
.sym 65575 flash_clk_SB_LUT4_I1_I2
.sym 65576 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65577 soc.spimemio_cfgreg_do[21]
.sym 65578 soc.mem_valid
.sym 65581 soc.mem_valid
.sym 65582 soc.spimemio_cfgreg_do[20]
.sym 65583 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65584 flash_clk_SB_LUT4_I1_I2
.sym 65587 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65588 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65590 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65593 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65594 flash_clk_SB_LUT4_I1_I2
.sym 65595 soc.mem_valid
.sym 65596 soc.spimemio_cfgreg_do[17]
.sym 65599 flash_clk_SB_LUT4_I1_I2
.sym 65600 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65601 flash_io2_oe
.sym 65602 soc.mem_valid
.sym 65605 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65606 flash_clk_SB_LUT4_I1_I2
.sym 65607 soc.spimemio_cfgreg_do[18]
.sym 65608 soc.mem_valid
.sym 65611 flash_clk_SB_LUT4_I1_I2
.sym 65612 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65614 soc.mem_valid
.sym 65617 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65618 soc.simpleuart_reg_div_do[12]
.sym 65619 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65620 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65624 soc.spimemio_cfgreg_do[18]
.sym 65625 soc.spimemio_cfgreg_do[22]
.sym 65626 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65627 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65628 soc.spimemio_cfgreg_do[19]
.sym 65629 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 65630 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 65631 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65635 soc.mem_rdata[17]
.sym 65636 soc.simpleuart_reg_div_do[3]
.sym 65637 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 65638 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 65639 soc.simpleuart_reg_div_do[6]
.sym 65640 soc.simpleuart_reg_div_do[23]
.sym 65643 soc.simpleuart_reg_div_do[12]
.sym 65644 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 65645 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 65646 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 65648 soc.simpleuart_reg_div_do[21]
.sym 65649 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65650 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65651 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 65652 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65653 resetn
.sym 65654 resetn
.sym 65655 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 65656 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 65657 soc.ram_ready
.sym 65658 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 65659 soc.ram_ready
.sym 65665 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65667 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65668 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65669 flash_io2_oe_SB_LUT4_I1_O
.sym 65671 flash_io3_di_SB_LUT4_I2_I3
.sym 65672 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65674 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65675 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65676 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65677 soc.simpleuart_reg_div_do[21]
.sym 65678 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65679 soc.ram_ready
.sym 65680 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65682 soc.simpleuart_reg_div_do[17]
.sym 65684 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65686 soc.simpleuart_reg_div_do[20]
.sym 65688 soc.simpleuart_reg_div_do[10]
.sym 65689 soc.simpleuart_reg_div_do[18]
.sym 65690 iomem_wdata[21]
.sym 65692 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 65693 soc.spimemio_cfgreg_do[19]
.sym 65698 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65699 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65700 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65701 soc.ram_ready
.sym 65704 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65705 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65706 soc.simpleuart_reg_div_do[20]
.sym 65707 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65710 flash_io2_oe_SB_LUT4_I1_O
.sym 65711 soc.simpleuart_reg_div_do[10]
.sym 65712 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65713 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65716 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65717 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65718 soc.simpleuart_reg_div_do[21]
.sym 65719 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65724 iomem_wdata[21]
.sym 65728 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65729 flash_io3_di_SB_LUT4_I2_I3
.sym 65730 soc.spimemio_cfgreg_do[19]
.sym 65734 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65735 soc.simpleuart_reg_div_do[18]
.sym 65736 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65737 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65740 soc.simpleuart_reg_div_do[17]
.sym 65741 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65742 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65743 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65744 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 65745 CLK$SB_IO_IN_$glb_clk
.sym 65746 resetn_SB_LUT4_I3_O_$glb_sr
.sym 65747 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 65748 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65749 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 65750 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 65751 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 65752 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65753 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 65754 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65757 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 65758 gpio_led_g[6]
.sym 65759 soc.simpleuart.send_divcnt[4]
.sym 65760 soc.simpleuart_reg_div_do[9]
.sym 65761 soc.simpleuart.send_divcnt[1]
.sym 65762 soc.simpleuart_reg_div_do[15]
.sym 65763 soc.simpleuart.send_divcnt[5]
.sym 65765 soc.simpleuart.send_divcnt[6]
.sym 65767 soc.simpleuart.send_divcnt[7]
.sym 65768 soc.spimemio_cfgreg_do[22]
.sym 65769 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 65772 soc.simpleuart_reg_div_do[20]
.sym 65773 iomem_wdata[12]
.sym 65774 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 65775 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65776 iomem_wdata[21]
.sym 65777 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 65778 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65779 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65780 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 65781 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65782 soc.simpleuart.recv_buf_valid
.sym 65789 soc.spimemio_cfgreg_do[22]
.sym 65790 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 65791 flash_clk_SB_LUT4_I1_I2
.sym 65792 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65793 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 65794 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 65795 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65796 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 65797 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 65799 soc.mem_valid
.sym 65800 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65801 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 65802 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 65803 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 65805 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 65806 soc.simpleuart.recv_buf_valid
.sym 65809 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65810 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65811 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 65813 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65814 soc.ram_ready
.sym 65815 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 65821 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65822 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 65823 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 65824 soc.ram_ready
.sym 65827 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 65828 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 65829 soc.ram_ready
.sym 65830 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65833 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 65834 soc.ram_ready
.sym 65835 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65836 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 65839 soc.ram_ready
.sym 65840 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 65841 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 65842 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65845 soc.mem_valid
.sym 65846 soc.spimemio_cfgreg_do[22]
.sym 65847 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65848 flash_clk_SB_LUT4_I1_I2
.sym 65851 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 65852 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65853 soc.ram_ready
.sym 65854 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65857 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65858 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 65859 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 65860 soc.ram_ready
.sym 65863 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65864 soc.simpleuart.recv_buf_valid
.sym 65865 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65866 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 65870 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 65871 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65872 soc.simpleuart_reg_div_do[28]
.sym 65873 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 65874 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65875 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 65876 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 65877 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 65881 soc.cpu.pcpi_rs1[24]
.sym 65882 soc.simpleuart.send_divcnt[12]
.sym 65883 soc.simpleuart_reg_div_do[13]
.sym 65884 soc.simpleuart.send_divcnt[9]
.sym 65886 soc.simpleuart.send_divcnt[13]
.sym 65888 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65889 soc.spimemio.dout_data[6]
.sym 65892 soc.simpleuart.send_divcnt[8]
.sym 65894 iomem_ready_SB_LUT4_I1_O
.sym 65895 iomem_wstrb[1]
.sym 65896 soc.mem_rdata[19]
.sym 65897 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 65898 soc.spimemio.dout_data[4]
.sym 65900 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65901 soc.ram_ready
.sym 65902 iomem_ready_SB_LUT4_I1_O
.sym 65903 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65904 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65905 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65911 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65912 iomem_wdata[20]
.sym 65913 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 65915 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65916 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 65917 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65918 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65919 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65920 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65921 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65922 soc.ram_ready
.sym 65923 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 65925 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 65926 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65927 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65928 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 65932 soc.simpleuart_reg_div_do[22]
.sym 65934 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 65935 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 65936 iomem_wdata[23]
.sym 65937 soc.simpleuart_reg_div_do[23]
.sym 65939 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65944 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 65945 soc.simpleuart_reg_div_do[22]
.sym 65946 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65947 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 65950 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 65951 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65952 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 65953 soc.ram_ready
.sym 65958 iomem_wdata[23]
.sym 65962 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 65963 soc.ram_ready
.sym 65964 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 65965 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65968 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 65969 soc.simpleuart_reg_div_do[23]
.sym 65970 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 65971 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 65974 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65975 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 65976 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 65977 soc.ram_ready
.sym 65981 iomem_wdata[20]
.sym 65986 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 65987 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 65988 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 65989 soc.ram_ready
.sym 65990 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 65991 CLK$SB_IO_IN_$glb_clk
.sym 65992 resetn_SB_LUT4_I3_O_$glb_sr
.sym 65993 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65994 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3
.sym 65995 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 65996 soc.simpleuart_reg_div_do[16]
.sym 65997 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 65998 soc.simpleuart_reg_div_do[22]
.sym 65999 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66000 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 66006 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 66007 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 66009 soc.simpleuart.send_divcnt[21]
.sym 66011 soc.simpleuart_reg_div_do[23]
.sym 66012 iomem_wdata[31]
.sym 66013 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 66016 soc.simpleuart_reg_div_do[28]
.sym 66017 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 66018 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 66019 soc.mem_rdata[21]
.sym 66020 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 66021 iomem_wdata[16]
.sym 66023 $PACKER_VCC_NET
.sym 66024 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 66025 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 66026 gpio_led_g[5]
.sym 66027 soc.mem_valid
.sym 66028 soc.spimemio.dout_data[4]
.sym 66035 soc.cpu.mem_rdata_SB_LUT4_O_12_I2
.sym 66036 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 66037 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 66039 soc.spimem_rdata[19]
.sym 66041 soc.cpu.mem_rdata_SB_LUT4_O_12_I3
.sym 66043 soc.spimem_rdata[20]
.sym 66044 soc.spimem_rdata[21]
.sym 66048 soc.spimem_rdata[17]
.sym 66052 iomem_rdata[17]
.sym 66054 iomem_ready_SB_LUT4_I1_O
.sym 66055 soc.spimem_rdata[5]
.sym 66057 soc.spimemio.dout_data[4]
.sym 66059 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66062 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 66065 iomem_rdata[21]
.sym 66067 iomem_ready_SB_LUT4_I1_O
.sym 66068 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 66069 iomem_rdata[17]
.sym 66070 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 66075 soc.spimemio.dout_data[4]
.sym 66080 soc.spimem_rdata[19]
.sym 66081 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66086 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66088 soc.spimem_rdata[20]
.sym 66091 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66092 soc.spimem_rdata[17]
.sym 66097 soc.cpu.mem_rdata_SB_LUT4_O_12_I2
.sym 66098 iomem_ready_SB_LUT4_I1_O
.sym 66099 soc.cpu.mem_rdata_SB_LUT4_O_12_I3
.sym 66100 iomem_rdata[21]
.sym 66103 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66106 soc.spimem_rdata[5]
.sym 66111 soc.spimem_rdata[21]
.sym 66112 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66113 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 66114 CLK$SB_IO_IN_$glb_clk
.sym 66116 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 66117 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66118 iomem_rdata[17]
.sym 66119 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 66120 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66121 iomem_rdata[18]
.sym 66122 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 66123 iomem_rdata[21]
.sym 66126 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 66128 soc.mem_rdata[17]
.sym 66129 soc.simpleuart_reg_div_do[25]
.sym 66130 soc.mem_rdata[21]
.sym 66131 soc.simpleuart_reg_div_do[16]
.sym 66132 soc.simpleuart.send_divcnt[29]
.sym 66133 resetn
.sym 66134 soc.simpleuart.send_divcnt[30]
.sym 66135 soc.simpleuart_reg_div_do[27]
.sym 66136 soc.simpleuart_reg_div_do[26]
.sym 66137 soc.spimemio.dout_data[7]
.sym 66139 soc.spimemio.dout_data[3]
.sym 66140 soc.ram_ready
.sym 66141 soc.spimem_rdata[5]
.sym 66142 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 66143 iomem_rdata[18]
.sym 66145 resetn
.sym 66146 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 66148 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66149 soc.mem_rdata[29]
.sym 66150 resetn
.sym 66151 soc.spimemio.dout_data[6]
.sym 66157 soc.spimem_rdata[27]
.sym 66158 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 66159 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 66160 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66161 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 66163 soc.spimem_rdata[23]
.sym 66164 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 66165 soc.spimem_rdata[2]
.sym 66166 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3
.sym 66167 soc.cpu.mem_rdata_SB_LUT4_O_15_I3
.sym 66168 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 66170 iomem_rdata[19]
.sym 66171 soc.spimemio.dout_data[6]
.sym 66172 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 66174 iomem_ready_SB_LUT4_I1_O
.sym 66175 iomem_rdata[20]
.sym 66177 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 66178 soc.ram_ready
.sym 66179 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 66180 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 66184 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 66186 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 66193 soc.spimemio.dout_data[6]
.sym 66196 iomem_ready_SB_LUT4_I1_O
.sym 66197 iomem_rdata[19]
.sym 66198 soc.cpu.mem_rdata_SB_LUT4_O_15_I3
.sym 66199 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 66202 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 66204 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 66205 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 66208 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66210 soc.spimem_rdata[2]
.sym 66214 soc.spimem_rdata[27]
.sym 66215 iomem_ready_SB_LUT4_I1_O
.sym 66216 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3
.sym 66217 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66220 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 66221 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 66222 soc.ram_ready
.sym 66223 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 66226 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 66227 iomem_ready_SB_LUT4_I1_O
.sym 66228 soc.spimem_rdata[23]
.sym 66229 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66232 iomem_ready_SB_LUT4_I1_O
.sym 66233 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 66234 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 66235 iomem_rdata[20]
.sym 66236 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 66237 CLK$SB_IO_IN_$glb_clk
.sym 66241 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66242 soc.spimemio.buffer[12]
.sym 66243 soc.spimemio.buffer[14]
.sym 66244 soc.spimemio.buffer[13]
.sym 66245 soc.spimemio.buffer[11]
.sym 66246 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 66251 gpio_led_g[2]
.sym 66253 soc.spimem_rdata[17]
.sym 66257 soc.spimem_rdata[20]
.sym 66258 gpio_led_g[1]
.sym 66259 soc.spimem_rdata[23]
.sym 66261 soc.spimem_rdata[2]
.sym 66263 soc.mem_rdata[31]
.sym 66264 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 66265 iomem_wdata[12]
.sym 66270 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 66272 iomem_wdata[21]
.sym 66273 soc.cpu.mem_wordsize[2]
.sym 66274 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 66280 soc.spimem_rdata[10]
.sym 66284 soc.spimem_rdata[26]
.sym 66285 iomem_ready_SB_LUT4_I1_O
.sym 66287 soc.cpu.pcpi_rs1[0]
.sym 66288 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 66291 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 66293 soc.cpu.pcpi_rs1[1]
.sym 66295 soc.mem_rdata[20]
.sym 66296 gpio_led_r[3]
.sym 66298 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66299 gpio_led_g[3]
.sym 66302 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66303 gpio_led_g[6]
.sym 66304 gpio_led_g[7]
.sym 66306 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66309 soc.mem_rdata[29]
.sym 66310 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66315 gpio_led_r[3]
.sym 66319 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 66320 soc.spimem_rdata[26]
.sym 66321 iomem_ready_SB_LUT4_I1_O
.sym 66322 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66326 gpio_led_g[6]
.sym 66332 soc.spimem_rdata[10]
.sym 66333 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66337 soc.cpu.pcpi_rs1[1]
.sym 66338 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66339 soc.mem_rdata[29]
.sym 66340 soc.cpu.pcpi_rs1[0]
.sym 66345 gpio_led_g[3]
.sym 66350 gpio_led_g[7]
.sym 66356 soc.mem_rdata[20]
.sym 66358 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66359 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 66360 CLK$SB_IO_IN_$glb_clk
.sym 66361 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 66362 soc.spimem_rdata[5]
.sym 66363 soc.spimem_rdata[31]
.sym 66364 soc.spimem_rdata[30]
.sym 66365 soc.spimem_rdata[13]
.sym 66366 soc.spimem_rdata[3]
.sym 66367 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66368 soc.spimem_rdata[14]
.sym 66369 soc.spimem_rdata[15]
.sym 66375 soc.spimemio.dout_data[2]
.sym 66381 resetn
.sym 66384 soc.spimem_rdata[10]
.sym 66385 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66386 soc.spimemio.dout_data[4]
.sym 66387 iomem_wstrb[1]
.sym 66388 soc.spimemio.buffer[12]
.sym 66389 iomem_rdata[3]
.sym 66390 gpio_led_g[7]
.sym 66391 soc.mem_rdata[31]
.sym 66393 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 66394 iomem_ready_SB_LUT4_I1_O
.sym 66395 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66396 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 66397 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66403 iomem_ready_SB_LUT4_I1_O
.sym 66405 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 66407 soc.spimemio.dout_data[7]
.sym 66411 iomem_ready_SB_LUT4_I1_O
.sym 66413 iomem_rdata[3]
.sym 66414 soc.spimemio.dout_data[5]
.sym 66415 soc.spimemio.dout_data[0]
.sym 66416 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 66417 soc.spimemio.dout_data[3]
.sym 66420 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 66421 soc.spimemio.dout_data[6]
.sym 66426 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66428 soc.spimem_rdata[31]
.sym 66430 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 66432 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66437 soc.spimemio.dout_data[3]
.sym 66445 soc.spimemio.dout_data[7]
.sym 66449 iomem_ready_SB_LUT4_I1_O
.sym 66450 soc.spimem_rdata[31]
.sym 66451 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 66457 soc.spimemio.dout_data[6]
.sym 66462 soc.spimemio.dout_data[5]
.sym 66467 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 66469 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 66472 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66473 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66474 iomem_ready_SB_LUT4_I1_O
.sym 66475 iomem_rdata[3]
.sym 66478 soc.spimemio.dout_data[0]
.sym 66482 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 66483 CLK$SB_IO_IN_$glb_clk
.sym 66485 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66486 soc.spimem_rdata[28]
.sym 66487 soc.spimem_rdata[12]
.sym 66488 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 66489 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 66490 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 66491 soc.spimem_rdata[29]
.sym 66492 soc.cpu.mem_rdata_SB_LUT4_O_1_I3
.sym 66496 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 66499 soc.spimemio.buffer[15]
.sym 66500 gpio_led_g[2]
.sym 66501 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 66502 soc.spimemio.dout_data[5]
.sym 66506 gpio_led_g[1]
.sym 66509 iomem_wdata[23]
.sym 66510 soc.mem_rdata[28]
.sym 66511 soc.mem_valid
.sym 66512 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 66513 soc.cpu.mem_rdata_q[30]
.sym 66514 $PACKER_VCC_NET
.sym 66515 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 66516 soc.mem_rdata[21]
.sym 66517 iomem_wdata[16]
.sym 66518 gpio_led_g[7]
.sym 66519 soc.cpu.mem_rdata_q[14]
.sym 66520 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 66528 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 66531 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 66532 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66536 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 66538 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66539 resetn_SB_LUT4_I3_O
.sym 66540 soc.spimem_rdata[14]
.sym 66542 soc.cpu.mem_xfer
.sym 66543 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66545 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 66546 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 66547 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 66548 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66550 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66552 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66553 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66554 iomem_ready_SB_LUT4_I1_O
.sym 66555 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66556 reset_cnt[0]
.sym 66557 soc.cpu.mem_rdata_q[15]
.sym 66559 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 66561 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 66562 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 66565 iomem_ready_SB_LUT4_I1_O
.sym 66566 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66567 soc.spimem_rdata[14]
.sym 66568 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66571 soc.cpu.mem_xfer
.sym 66572 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 66573 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 66574 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 66577 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66580 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66584 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66586 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66589 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66590 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66595 resetn_SB_LUT4_I3_O
.sym 66598 reset_cnt[0]
.sym 66601 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 66602 soc.cpu.mem_rdata_q[15]
.sym 66603 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 66604 soc.cpu.mem_xfer
.sym 66606 CLK$SB_IO_IN_$glb_clk
.sym 66608 iomem_rdata[10]
.sym 66609 iomem_rdata[31]
.sym 66610 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 66611 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66612 iomem_rdata[15]
.sym 66613 soc.cpu.mem_rdata_SB_LUT4_O_2_I3
.sym 66614 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66615 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 66624 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66626 gpio_led_g[0]
.sym 66630 resetn
.sym 66633 soc.mem_rdata[29]
.sym 66634 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 66635 iomem_wdata[22]
.sym 66636 resetn
.sym 66637 led_rgb_data[14]
.sym 66638 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66639 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 66641 reset_cnt[0]
.sym 66642 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 66643 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 66649 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66651 soc.spimem_rdata[12]
.sym 66652 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66657 soc.cpu.mem_xfer
.sym 66658 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66659 iomem_wdata[20]
.sym 66662 soc.cpu.mem_rdata_q[13]
.sym 66664 soc.cpu.mem_rdata_SB_LUT4_O_1_I3
.sym 66665 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66666 iomem_ready_SB_LUT4_I1_O
.sym 66667 gpio_led_g_SB_DFFESR_Q_E
.sym 66668 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66669 iomem_wdata[23]
.sym 66671 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66673 soc.cpu.mem_rdata_q[30]
.sym 66676 soc.cpu.mem_rdata_q[31]
.sym 66679 soc.cpu.mem_rdata_q[14]
.sym 66680 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 66684 soc.cpu.mem_rdata_q[31]
.sym 66685 soc.cpu.mem_xfer
.sym 66688 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66689 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66690 soc.cpu.mem_xfer
.sym 66691 soc.cpu.mem_rdata_q[13]
.sym 66696 iomem_wdata[23]
.sym 66700 soc.cpu.mem_xfer
.sym 66701 soc.cpu.mem_rdata_SB_LUT4_O_1_I3
.sym 66702 soc.cpu.mem_rdata_q[30]
.sym 66703 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 66706 soc.spimem_rdata[12]
.sym 66707 iomem_ready_SB_LUT4_I1_O
.sym 66708 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66709 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66712 soc.cpu.mem_rdata_q[14]
.sym 66713 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66714 soc.cpu.mem_xfer
.sym 66715 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 66719 iomem_wdata[20]
.sym 66725 soc.cpu.mem_rdata_SB_LUT4_O_1_I3
.sym 66727 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 66728 gpio_led_g_SB_DFFESR_Q_E
.sym 66729 CLK$SB_IO_IN_$glb_clk
.sym 66730 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66731 iomem_rdata[14]
.sym 66732 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66733 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 66734 iomem_rdata[8]
.sym 66735 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 66736 iomem_rdata[13]
.sym 66737 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66738 iomem_rdata[30]
.sym 66741 soc.mem_valid
.sym 66745 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 66746 iomem_wdata[15]
.sym 66748 iomem_wdata[11]
.sym 66750 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 66755 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 66756 iomem_wdata[12]
.sym 66757 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 66758 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 66760 iomem_wstrb[2]
.sym 66761 soc.cpu.mem_la_secondword
.sym 66762 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 66763 led_rgb_data[14]
.sym 66764 iomem_wdata[21]
.sym 66765 soc.spimem_rdata[9]
.sym 66766 gpio_led_b[6]
.sym 66777 soc.cpu.mem_rdata_SB_LUT4_O_2_I3
.sym 66779 soc.cpu.mem_la_secondword
.sym 66780 soc.cpu.mem_rdata_q[28]
.sym 66781 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66783 soc.cpu.mem_rdata_q[29]
.sym 66784 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66785 soc.cpu.mem_rdata_q[12]
.sym 66788 soc.cpu.mem_xfer
.sym 66789 iomem_wdata[23]
.sym 66790 led_rgb_data_SB_DFFE_Q_9_E
.sym 66792 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 66793 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 66795 iomem_wdata[22]
.sym 66796 soc.cpu.mem_xfer
.sym 66797 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66798 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 66800 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66803 soc.cpu.mem_rdata_SB_LUT4_O_3_I3
.sym 66808 iomem_wdata[22]
.sym 66811 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66812 soc.cpu.mem_rdata_q[12]
.sym 66813 soc.cpu.mem_xfer
.sym 66814 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66818 iomem_wdata[23]
.sym 66823 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 66824 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66825 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66830 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 66831 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66832 soc.cpu.mem_la_secondword
.sym 66835 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 66836 soc.cpu.mem_xfer
.sym 66837 soc.cpu.mem_rdata_SB_LUT4_O_2_I3
.sym 66838 soc.cpu.mem_rdata_q[29]
.sym 66842 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 66844 soc.cpu.mem_rdata_SB_LUT4_O_2_I3
.sym 66847 soc.cpu.mem_rdata_q[28]
.sym 66848 soc.cpu.mem_rdata_SB_LUT4_O_3_I3
.sym 66849 soc.cpu.mem_xfer
.sym 66850 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 66851 led_rgb_data_SB_DFFE_Q_9_E
.sym 66852 CLK$SB_IO_IN_$glb_clk
.sym 66854 iomem_rdata[12]
.sym 66855 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66856 iomem_rdata[29]
.sym 66857 iomem_rdata[28]
.sym 66858 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66859 iomem_rdata[9]
.sym 66860 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 66861 iomem_rdata[25]
.sym 66866 led_rgb_data[14]
.sym 66868 led_rgb_data[17]
.sym 66869 soc.cpu.mem_rdata_q[29]
.sym 66870 led_rgb_data[18]
.sym 66871 led_rgb_data_SB_DFFE_Q_E
.sym 66872 led_rgb_data[15]
.sym 66873 soc.cpu.mem_rdata_q[12]
.sym 66878 resetn
.sym 66879 led_rgb_data[15]
.sym 66881 iomem_rdata[3]
.sym 66882 soc.cpu.mem_rdata_q[3]
.sym 66883 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 66884 soc.cpu.mem_rdata_latched[5]
.sym 66885 pwm_g.counter[0]
.sym 66886 iomem_wstrb[1]
.sym 66887 soc.cpu.mem_rdata_latched[6]
.sym 66888 gpio_led_r[6]
.sym 66889 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 66896 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66898 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 66899 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 66901 soc.cpu.mem_rdata_q[15]
.sym 66902 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66904 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66906 gpio_led_g_SB_DFFESR_Q_E
.sym 66908 soc.cpu.mem_xfer
.sym 66909 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66910 soc.cpu.mem_la_secondword
.sym 66912 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 66915 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66916 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 66918 iomem_wdata[22]
.sym 66919 soc.cpu.mem_rdata_q[18]
.sym 66921 soc.cpu.mem_rdata_q[17]
.sym 66922 soc.mem_rdata[17]
.sym 66924 soc.cpu.mem_rdata_q[16]
.sym 66926 iomem_wdata[19]
.sym 66930 iomem_wdata[19]
.sym 66934 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66935 soc.cpu.mem_la_secondword
.sym 66937 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66943 iomem_wdata[22]
.sym 66946 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66948 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 66949 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66952 soc.cpu.mem_xfer
.sym 66953 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 66954 soc.mem_rdata[17]
.sym 66955 soc.cpu.mem_rdata_q[17]
.sym 66958 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 66959 soc.cpu.mem_xfer
.sym 66960 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 66961 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 66964 soc.cpu.mem_rdata_q[16]
.sym 66965 soc.cpu.mem_rdata_q[17]
.sym 66966 soc.cpu.mem_rdata_q[15]
.sym 66967 soc.cpu.mem_rdata_q[18]
.sym 66970 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 66972 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 66973 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 66974 gpio_led_g_SB_DFFESR_Q_E
.sym 66975 CLK$SB_IO_IN_$glb_clk
.sym 66976 resetn_SB_LUT4_I3_O_$glb_sr
.sym 66977 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 66978 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 66979 soc.cpu.trap_SB_LUT4_I1_I2
.sym 66980 gpio_led_b[5]
.sym 66981 gpio_led_b[4]
.sym 66982 gpio_led_b[6]
.sym 66983 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 66984 gpio_led_b[3]
.sym 66993 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 66994 soc.cpu.mem_xfer
.sym 66995 gpio_led_g[6]
.sym 66999 iomem_ready_SB_LUT4_I1_O
.sym 67001 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 67002 iomem_wdata[30]
.sym 67003 soc.cpu.mem_rdata_q[14]
.sym 67005 soc.cpu.mem_rdata_q[30]
.sym 67007 soc.mem_valid
.sym 67009 iomem_wdata[16]
.sym 67010 $PACKER_VCC_NET
.sym 67011 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67012 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 67018 soc.cpu.mem_rdata_latched[1]
.sym 67020 soc.cpu.mem_la_secondword
.sym 67021 soc.cpu.mem_la_secondword
.sym 67022 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67023 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_I3
.sym 67026 soc.mem_rdata[16]
.sym 67029 soc.cpu.mem_rdata_latched[0]
.sym 67030 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 67031 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67032 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 67036 soc.cpu.mem_rdata_q[16]
.sym 67040 gpio_led_pmod[3]
.sym 67041 soc.cpu.mem_rdata_q[9]
.sym 67043 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 67044 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 67045 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 67049 soc.cpu.mem_xfer
.sym 67051 soc.cpu.mem_xfer
.sym 67052 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 67053 soc.cpu.mem_rdata_q[16]
.sym 67057 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 67058 soc.cpu.mem_rdata_latched[1]
.sym 67060 soc.cpu.mem_rdata_latched[0]
.sym 67063 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 67064 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_I3
.sym 67065 soc.cpu.mem_la_secondword
.sym 67069 soc.cpu.mem_la_secondword
.sym 67070 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67071 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 67072 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67075 soc.cpu.mem_xfer
.sym 67076 soc.cpu.mem_rdata_q[9]
.sym 67081 soc.mem_rdata[16]
.sym 67082 soc.cpu.mem_rdata_q[16]
.sym 67084 soc.cpu.mem_xfer
.sym 67087 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67088 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 67089 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67090 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 67096 gpio_led_pmod[3]
.sym 67097 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 67098 CLK$SB_IO_IN_$glb_clk
.sym 67099 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 67100 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 67101 ws2812_inst.led_reg[0][21]
.sym 67102 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 67103 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 67104 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 67105 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 67106 ws2812_inst.led_reg[0][15]
.sym 67107 ws2812_inst.led_reg[0][14]
.sym 67114 soc.cpu.mem_la_secondword
.sym 67116 led_rgb_data[20]
.sym 67117 soc.cpu.mem_la_secondword
.sym 67123 soc.cpu.mem_rdata_q[28]
.sym 67124 gpio_led_r[4]
.sym 67126 gpio_led_pmod[3]
.sym 67127 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 67128 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67129 led_rgb_data[14]
.sym 67130 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 67131 soc.mem_valid
.sym 67132 soc.cpu.mem_do_rdata
.sym 67133 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67134 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 67135 iomem_wdata[1]
.sym 67142 soc.cpu.mem_rdata_latched[3]
.sym 67143 soc.cpu.mem_xfer
.sym 67144 soc.cpu.mem_rdata_q[0]
.sym 67146 soc.cpu.mem_rdata_q[13]
.sym 67150 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67156 soc.cpu.mem_rdata_latched[5]
.sym 67157 soc.cpu.mem_rdata_latched[6]
.sym 67160 soc.cpu.mem_rdata_latched[0]
.sym 67161 soc.cpu.mem_rdata_q[1]
.sym 67163 soc.cpu.mem_rdata_q[14]
.sym 67164 soc.cpu.mem_rdata_latched[4]
.sym 67165 soc.cpu.mem_rdata_latched[1]
.sym 67167 soc.cpu.mem_rdata_q[12]
.sym 67169 soc.cpu.mem_rdata_q[2]
.sym 67176 soc.cpu.mem_rdata_latched[5]
.sym 67180 soc.cpu.mem_rdata_q[2]
.sym 67182 soc.cpu.mem_rdata_q[0]
.sym 67183 soc.cpu.mem_rdata_q[1]
.sym 67187 soc.cpu.mem_rdata_latched[3]
.sym 67194 soc.cpu.mem_rdata_latched[0]
.sym 67199 soc.cpu.mem_rdata_latched[1]
.sym 67204 soc.cpu.mem_rdata_q[12]
.sym 67205 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 67206 soc.cpu.mem_rdata_q[13]
.sym 67207 soc.cpu.mem_rdata_q[14]
.sym 67213 soc.cpu.mem_rdata_latched[4]
.sym 67217 soc.cpu.mem_rdata_latched[6]
.sym 67220 soc.cpu.mem_xfer
.sym 67221 CLK$SB_IO_IN_$glb_clk
.sym 67223 gpio_led_r[0]
.sym 67224 gpio_led_r[3]
.sym 67225 gpio_led_r[2]
.sym 67226 gpio_led_r[5]
.sym 67227 gpio_led_r[7]
.sym 67228 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 67229 gpio_led_r[4]
.sym 67230 gpio_led_r[6]
.sym 67231 LED_B$SB_IO_OUT
.sym 67235 soc.cpu.mem_rdata_q[25]
.sym 67236 ws2812_inst.led_reg[0][15]
.sym 67239 led_rgb_data[4]
.sym 67242 pwm_b.counter[0]
.sym 67248 iomem_wdata[12]
.sym 67249 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 67251 led_rgb_data[14]
.sym 67253 iomem_wdata[10]
.sym 67256 iomem_wstrb[2]
.sym 67257 soc.cpu.mem_la_secondword
.sym 67264 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 67265 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67266 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2
.sym 67268 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67269 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 67272 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 67273 $PACKER_VCC_NET
.sym 67276 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67278 soc.cpu.mem_rdata_latched[12]
.sym 67279 soc.cpu.mem_xfer
.sym 67281 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67282 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 67283 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67285 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 67286 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67287 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67288 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67289 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67291 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67293 soc.cpu.mem_rdata_q[28]
.sym 67294 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 67297 soc.cpu.mem_xfer
.sym 67298 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 67299 soc.cpu.mem_rdata_q[28]
.sym 67303 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67304 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2
.sym 67305 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 67306 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67310 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67312 soc.cpu.mem_rdata_latched[12]
.sym 67315 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 67316 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 67317 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67318 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67321 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67322 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 67323 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 67324 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67328 $PACKER_VCC_NET
.sym 67334 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 67335 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67336 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67339 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67340 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 67341 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67342 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 67343 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 67344 CLK$SB_IO_IN_$glb_clk
.sym 67346 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 67347 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67348 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67349 gpio_led_r_SB_DFFESR_Q_E
.sym 67350 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 67351 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 67352 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 67353 gpio_led_r[1]
.sym 67360 soc.cpu.mem_xfer
.sym 67361 resetn
.sym 67366 soc.cpu.mem_rdata_q[29]
.sym 67368 soc.cpu.mem_rdata_q[30]
.sym 67369 $PACKER_VCC_NET
.sym 67370 iomem_wstrb[1]
.sym 67371 led_rgb_data[15]
.sym 67372 pwm_g.counter[0]
.sym 67377 resetn
.sym 67378 resetn
.sym 67380 gpio_led_r[6]
.sym 67381 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 67389 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2
.sym 67390 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67391 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 67392 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 67394 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I0
.sym 67396 soc.cpu.pcpi_rs1[1]
.sym 67397 soc.cpu.mem_la_read
.sym 67400 soc.cpu.mem_xfer
.sym 67402 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67404 soc.cpu.mem_do_rdata
.sym 67405 pwm_g.counter[0]
.sym 67406 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 67407 soc.cpu.mem_wordsize[2]
.sym 67408 soc.cpu.prefetched_high_word
.sym 67411 soc.cpu.mem_rdata_q[31]
.sym 67412 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 67413 soc.cpu.mem_wordsize[1]
.sym 67416 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67420 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2
.sym 67421 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 67426 soc.cpu.mem_la_read
.sym 67429 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67432 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 67433 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I0
.sym 67434 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 67435 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 67438 soc.cpu.mem_la_read
.sym 67439 soc.cpu.mem_xfer
.sym 67440 soc.cpu.mem_do_rdata
.sym 67444 soc.cpu.mem_xfer
.sym 67446 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67447 soc.cpu.mem_rdata_q[31]
.sym 67451 pwm_g.counter[0]
.sym 67456 soc.cpu.mem_wordsize[2]
.sym 67458 soc.cpu.pcpi_rs1[1]
.sym 67459 soc.cpu.mem_wordsize[1]
.sym 67462 soc.cpu.prefetched_high_word
.sym 67463 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 67464 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 67465 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 67467 CLK$SB_IO_IN_$glb_clk
.sym 67469 iomem_wstrb[3]
.sym 67470 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 67472 iomem_wstrb[0]
.sym 67473 iomem_wstrb[2]
.sym 67474 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67475 iomem_wstrb[1]
.sym 67476 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 67482 soc.cpu.pcpi_rs1[1]
.sym 67494 $PACKER_VCC_NET
.sym 67495 iomem_wdata[16]
.sym 67497 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 67499 soc.mem_valid
.sym 67500 gpio_led_r[0]
.sym 67501 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 67502 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 67504 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 67512 soc.cpu.mem_la_read
.sym 67514 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 67516 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67518 soc.cpu.mem_la_firstword_xfer
.sym 67521 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 67523 soc.cpu.mem_la_secondword
.sym 67524 soc.cpu.mem_la_read_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67526 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 67528 soc.cpu.mem_xfer
.sym 67529 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67530 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 67532 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 67534 soc.cpu.mem_la_read_SB_LUT4_O_I3
.sym 67536 soc.cpu.trap_SB_LUT4_I3_O
.sym 67537 resetn
.sym 67541 soc.cpu.clear_prefetched_high_word
.sym 67543 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 67544 soc.cpu.mem_la_firstword_xfer
.sym 67545 soc.cpu.mem_la_secondword
.sym 67546 soc.cpu.mem_la_read_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 67550 soc.cpu.mem_xfer
.sym 67551 soc.cpu.trap_SB_LUT4_I3_O
.sym 67552 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 67557 resetn
.sym 67558 soc.cpu.mem_la_read_SB_LUT4_O_I3
.sym 67563 soc.cpu.trap_SB_LUT4_I3_O
.sym 67564 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 67568 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 67569 soc.cpu.clear_prefetched_high_word
.sym 67574 soc.cpu.mem_la_read
.sym 67579 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 67581 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67586 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 67587 soc.cpu.trap_SB_LUT4_I3_O
.sym 67588 soc.cpu.clear_prefetched_high_word
.sym 67589 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E
.sym 67590 CLK$SB_IO_IN_$glb_clk
.sym 67591 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 67592 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 67593 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 67594 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 67595 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 67596 soc.cpu.mem_xfer_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 67597 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 67598 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 67599 led_rgb_data[8]
.sym 67609 resetn_SB_LUT4_I3_O
.sym 67611 iomem_wstrb[3]
.sym 67617 gpio_led_pmod[3]
.sym 67618 soc.cpu.mem_do_rdata
.sym 67620 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67623 soc.cpu.trap_SB_LUT4_I3_O
.sym 67624 soc.cpu.mem_do_rdata
.sym 67627 soc.mem_valid
.sym 67635 soc.cpu.mem_do_rdata
.sym 67638 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67639 resetn
.sym 67640 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 67641 soc.cpu.mem_do_wdata
.sym 67644 soc.cpu.mem_la_firstword_reg
.sym 67645 soc.cpu.last_mem_valid
.sym 67648 soc.cpu.mem_xfer
.sym 67651 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 67652 soc.cpu.trap_SB_LUT4_I1_I3
.sym 67653 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 67654 soc.cpu.prefetched_high_word
.sym 67655 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 67658 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_I1
.sym 67659 soc.cpu.mem_do_rinst
.sym 67660 soc.cpu.clear_prefetched_high_word
.sym 67668 soc.cpu.mem_xfer
.sym 67669 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 67672 soc.cpu.mem_do_wdata
.sym 67673 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 67674 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 67675 soc.cpu.mem_xfer
.sym 67678 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_I1
.sym 67679 soc.cpu.trap_SB_LUT4_I1_I3
.sym 67680 resetn
.sym 67681 soc.cpu.mem_do_rinst
.sym 67684 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 67690 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 67698 soc.cpu.mem_do_rinst
.sym 67699 soc.cpu.mem_do_rdata
.sym 67702 soc.cpu.clear_prefetched_high_word
.sym 67703 soc.cpu.prefetched_high_word
.sym 67704 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 67709 soc.cpu.mem_la_firstword_reg
.sym 67710 soc.cpu.last_mem_valid
.sym 67711 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 67713 CLK$SB_IO_IN_$glb_clk
.sym 67714 resetn_SB_LUT4_I3_O_$glb_sr
.sym 67715 soc.cpu.mem_state[0]
.sym 67716 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 67717 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 67718 soc.cpu.trap_SB_LUT4_I1_I3
.sym 67719 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 67720 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 67721 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 67722 soc.cpu.mem_state[1]
.sym 67732 led_rgb_data[8]
.sym 67757 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 67759 soc.mem_valid
.sym 67760 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 67761 soc.cpu.mem_do_rinst
.sym 67762 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67763 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 67767 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 67769 soc.cpu.trap
.sym 67771 resetn
.sym 67773 soc.cpu.trap_SB_LUT4_I3_O
.sym 67774 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 67775 soc.cpu.trap_SB_LUT4_I1_I3
.sym 67776 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 67778 soc.cpu.mem_do_rdata
.sym 67786 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 67796 soc.cpu.trap
.sym 67798 resetn
.sym 67802 soc.cpu.trap_SB_LUT4_I3_O
.sym 67807 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 67808 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 67809 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 67810 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 67813 soc.cpu.mem_do_rdata
.sym 67814 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 67815 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 67819 soc.cpu.trap_SB_LUT4_I1_I3
.sym 67821 soc.cpu.mem_do_rinst
.sym 67831 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 67832 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 67833 soc.mem_valid
.sym 67834 soc.cpu.mem_do_rdata
.sym 67835 soc.cpu.mem_valid_SB_DFFESR_Q_E
.sym 67836 CLK$SB_IO_IN_$glb_clk
.sym 67837 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 67840 pwm_r.counter[2]
.sym 67841 pwm_r.counter[3]
.sym 67842 pwm_r.counter[4]
.sym 67843 pwm_r.counter[5]
.sym 67844 pwm_r.counter[6]
.sym 67845 pwm_r.counter[7]
.sym 67851 $PACKER_VCC_NET
.sym 67852 soc.cpu.mem_xfer
.sym 67853 soc.cpu.clear_prefetched_high_word
.sym 67856 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 67857 soc.cpu.trap
.sym 67859 resetn
.sym 67970 neopixel_pin$SB_IO_OUT
.sym 67993 neopixel_pin$SB_IO_OUT
.sym 68006 neopixel_pin$SB_IO_OUT
.sym 68019 neopixel_pin$SB_IO_OUT
.sym 68061 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 68062 soc.simpleuart.recv_state[0]
.sym 68063 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 68065 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 68066 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 68067 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 68068 soc.simpleuart.recv_state[1]
.sym 68075 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 68093 flash_io3_di
.sym 68094 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 68112 UART_RX$SB_IO_IN
.sym 68113 soc.simpleuart.recv_state[2]
.sym 68114 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 68117 resetn
.sym 68119 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 68120 soc.simpleuart.recv_state[0]
.sym 68122 soc.simpleuart.recv_state[3]
.sym 68123 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 68128 soc.simpleuart.recv_state[0]
.sym 68131 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 68132 UART_RX_SB_LUT4_I2_I1
.sym 68134 soc.simpleuart.recv_state[1]
.sym 68135 $nextpnr_ICESTORM_LC_14$O
.sym 68137 soc.simpleuart.recv_state[0]
.sym 68141 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 68143 soc.simpleuart.recv_state[1]
.sym 68147 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 68148 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 68149 soc.simpleuart.recv_state[2]
.sym 68151 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 68154 soc.simpleuart.recv_state[3]
.sym 68155 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 68156 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 68157 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 68160 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 68162 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 68163 resetn
.sym 68167 soc.simpleuart.recv_state[1]
.sym 68168 soc.simpleuart.recv_state[3]
.sym 68172 UART_RX$SB_IO_IN
.sym 68174 UART_RX_SB_LUT4_I2_I1
.sym 68175 soc.simpleuart.recv_state[0]
.sym 68178 soc.simpleuart.recv_state[2]
.sym 68179 soc.simpleuart.recv_state[0]
.sym 68180 soc.simpleuart.recv_state[3]
.sym 68181 soc.simpleuart.recv_state[1]
.sym 68182 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 68183 CLK$SB_IO_IN_$glb_clk
.sym 68184 resetn_SB_LUT4_I3_O_$glb_sr
.sym 68185 flash_io2_di
.sym 68190 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 68191 UART_TX_SB_DFFESS_Q_E
.sym 68192 soc.simpleuart.send_bitcnt[0]
.sym 68195 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 68196 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 68198 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 68199 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 68203 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 68211 soc.simpleuart.recv_pattern_SB_DFFESR_Q_E
.sym 68212 iomem_wdata[26]
.sym 68217 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 68230 flash_io2_oe
.sym 68233 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 68236 flash_io2_do
.sym 68239 flash_io2_di
.sym 68240 iomem_addr[13]
.sym 68244 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 68248 flash_io2_di
.sym 68255 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 68266 soc.spimemio.rd_addr[13]
.sym 68267 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 68268 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 68269 soc.simpleuart.send_bitcnt[3]
.sym 68271 soc.spimemio.rd_addr[5]
.sym 68272 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 68274 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 68275 soc.simpleuart.send_bitcnt[1]
.sym 68277 soc.simpleuart.send_bitcnt[3]
.sym 68278 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 68283 iomem_addr[6]
.sym 68284 UART_TX_SB_DFFESS_Q_E
.sym 68285 $PACKER_VCC_NET
.sym 68286 $PACKER_VCC_NET
.sym 68287 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 68293 soc.simpleuart.send_bitcnt[0]
.sym 68294 iomem_addr[13]
.sym 68295 iomem_addr[5]
.sym 68296 soc.simpleuart.send_bitcnt[2]
.sym 68297 iomem_addr[8]
.sym 68298 $nextpnr_ICESTORM_LC_15$O
.sym 68301 soc.simpleuart.send_bitcnt[0]
.sym 68304 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 68305 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 68306 soc.simpleuart.send_bitcnt[1]
.sym 68307 $PACKER_VCC_NET
.sym 68308 soc.simpleuart.send_bitcnt[0]
.sym 68310 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 68312 soc.simpleuart.send_bitcnt[2]
.sym 68313 $PACKER_VCC_NET
.sym 68314 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 68317 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 68318 soc.simpleuart.send_bitcnt[3]
.sym 68320 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 68323 soc.simpleuart.send_bitcnt[1]
.sym 68324 soc.simpleuart.send_bitcnt[2]
.sym 68325 soc.simpleuart.send_bitcnt[0]
.sym 68326 soc.simpleuart.send_bitcnt[3]
.sym 68329 iomem_addr[6]
.sym 68330 iomem_addr[8]
.sym 68331 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 68332 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 68335 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 68336 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 68338 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 68341 iomem_addr[13]
.sym 68342 soc.spimemio.rd_addr[13]
.sym 68343 soc.spimemio.rd_addr[5]
.sym 68344 iomem_addr[5]
.sym 68345 UART_TX_SB_DFFESS_Q_E
.sym 68346 CLK$SB_IO_IN_$glb_clk
.sym 68347 resetn_SB_LUT4_I3_O_$glb_sr
.sym 68351 soc.spimemio.jump_SB_LUT4_O_I3
.sym 68354 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 68361 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 68365 resetn
.sym 68373 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 68375 soc.spimemio.state[2]
.sym 68376 soc.spimemio.jump
.sym 68377 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 68378 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 68379 iomem_addr[4]
.sym 68380 iomem_addr[4]
.sym 68381 iomem_addr[5]
.sym 68382 iomem_addr[7]
.sym 68389 iomem_addr[7]
.sym 68390 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 68391 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68392 iomem_addr[5]
.sym 68393 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 68395 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 68398 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 68399 iomem_addr[19]
.sym 68400 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 68402 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 68403 iomem_addr[4]
.sym 68404 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 68406 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68407 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 68408 iomem_addr[15]
.sym 68410 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 68412 soc.spimemio.rd_inc
.sym 68413 iomem_addr[14]
.sym 68414 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 68415 iomem_addr[13]
.sym 68416 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 68417 iomem_addr[17]
.sym 68419 iomem_addr[9]
.sym 68420 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 68422 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 68423 iomem_addr[13]
.sym 68425 soc.spimemio.rd_inc
.sym 68428 iomem_addr[4]
.sym 68429 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 68430 iomem_addr[5]
.sym 68431 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 68434 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 68435 iomem_addr[17]
.sym 68436 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 68437 iomem_addr[19]
.sym 68440 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 68441 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 68442 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68443 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 68446 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 68447 iomem_addr[9]
.sym 68448 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68452 soc.spimemio.rd_inc
.sym 68453 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 68454 iomem_addr[5]
.sym 68458 iomem_addr[7]
.sym 68459 iomem_addr[13]
.sym 68460 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 68461 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 68464 iomem_addr[15]
.sym 68465 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 68466 iomem_addr[14]
.sym 68467 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 68468 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 68469 CLK$SB_IO_IN_$glb_clk
.sym 68471 soc.spimemio.jump
.sym 68472 soc.spimemio.jump_SB_LUT4_O_I2
.sym 68473 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68474 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 68476 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 68477 soc.spimemio.state[6]
.sym 68483 soc.spimemio.rd_addr[13]
.sym 68484 soc.spimemio.state[10]
.sym 68486 flash_io3_oe
.sym 68489 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 68490 flash_io2_oe
.sym 68492 soc.ram_ready
.sym 68494 soc.spimemio.state[4]
.sym 68495 soc.spimemio.din_data[6]
.sym 68496 iomem_addr[22]
.sym 68497 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 68498 iomem_addr[2]
.sym 68499 iomem_addr[9]
.sym 68502 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 68504 soc.spimemio.jump
.sym 68505 iomem_addr[9]
.sym 68506 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 68514 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 68516 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68517 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 68518 iomem_addr[20]
.sym 68520 iomem_addr[22]
.sym 68522 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 68523 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 68524 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 68525 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 68526 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68527 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 68528 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 68529 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 68530 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 68532 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 68533 iomem_addr[11]
.sym 68534 iomem_addr[10]
.sym 68535 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 68536 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 68537 iomem_addr[23]
.sym 68538 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 68539 iomem_addr[21]
.sym 68540 iomem_addr[4]
.sym 68541 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 68542 iomem_addr[12]
.sym 68545 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 68546 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 68547 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 68548 iomem_addr[12]
.sym 68551 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 68552 iomem_addr[21]
.sym 68553 iomem_addr[22]
.sym 68554 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 68558 iomem_addr[12]
.sym 68560 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 68563 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 68564 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 68565 iomem_addr[4]
.sym 68566 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 68570 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 68575 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 68576 iomem_addr[23]
.sym 68577 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 68578 iomem_addr[20]
.sym 68581 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 68582 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68583 iomem_addr[20]
.sym 68584 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 68587 iomem_addr[11]
.sym 68588 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 68589 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 68590 iomem_addr[10]
.sym 68591 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 68592 CLK$SB_IO_IN_$glb_clk
.sym 68593 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68594 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 68595 soc.spimemio.din_data[4]
.sym 68596 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 68597 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 68598 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 68599 soc.spimemio.din_data[5]
.sym 68600 soc.spimemio.din_data[6]
.sym 68601 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 68607 soc.spimemio.state[6]
.sym 68609 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 68613 soc.spimemio.jump
.sym 68614 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 68618 flash_io1_oe
.sym 68619 iomem_addr[18]
.sym 68620 iomem_addr[10]
.sym 68621 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 68622 soc.spimemio_cfgreg_do[21]
.sym 68623 iomem_addr[13]
.sym 68626 soc.spimemio.state[6]
.sym 68627 flash_io2_di
.sym 68628 iomem_addr[19]
.sym 68635 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 68636 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 68637 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 68639 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 68640 soc.spimemio.din_data[1]
.sym 68641 soc.spimemio.state[6]
.sym 68642 soc.spimemio.din_data[2]
.sym 68643 iomem_addr[18]
.sym 68644 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 68645 iomem_addr[6]
.sym 68646 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 68647 soc.spimemio.state[2]
.sym 68648 soc.spimemio.state[9]
.sym 68650 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 68651 iomem_addr[17]
.sym 68652 soc.spimemio.state[4]
.sym 68653 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 68654 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 68655 soc.spimemio.state[0]
.sym 68656 iomem_addr[22]
.sym 68658 iomem_addr[2]
.sym 68659 iomem_addr[9]
.sym 68661 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 68662 soc.spimemio_cfgreg_do[22]
.sym 68663 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 68665 soc.spimemio_cfgreg_do[21]
.sym 68666 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 68668 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 68669 soc.spimemio.din_data[2]
.sym 68670 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 68671 iomem_addr[2]
.sym 68674 soc.spimemio.din_data[1]
.sym 68675 soc.spimemio.state[9]
.sym 68676 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 68677 iomem_addr[17]
.sym 68680 soc.spimemio.state[0]
.sym 68681 iomem_addr[9]
.sym 68682 soc.spimemio.state[6]
.sym 68683 soc.spimemio.state[4]
.sym 68686 iomem_addr[22]
.sym 68687 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 68688 iomem_addr[6]
.sym 68689 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 68692 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 68693 soc.spimemio.state[2]
.sym 68694 soc.spimemio_cfgreg_do[22]
.sym 68695 soc.spimemio_cfgreg_do[21]
.sym 68698 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 68699 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 68700 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 68701 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 68705 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 68706 soc.spimemio.state[0]
.sym 68710 iomem_addr[18]
.sym 68711 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 68712 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 68713 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 68714 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 68715 CLK$SB_IO_IN_$glb_clk
.sym 68717 soc.spimemio.din_data[7]
.sym 68718 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 68719 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68720 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 68721 soc.spimemio.din_data[0]
.sym 68722 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 68723 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 68724 soc.spimemio.din_data[3]
.sym 68729 iomem_addr[20]
.sym 68731 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 68732 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 68733 iomem_addr[6]
.sym 68739 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68741 soc.spimemio_cfgreg_do[18]
.sym 68743 soc.spimemio.rd_inc
.sym 68745 soc.spimemio_cfgreg_do[19]
.sym 68748 soc.spimemio_cfgreg_do[22]
.sym 68749 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 68750 iomem_wdata[10]
.sym 68751 soc.spimemio_cfgreg_do[22]
.sym 68760 iomem_addr[1]
.sym 68761 soc.spimemio_cfgreg_do[20]
.sym 68763 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 68765 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 68766 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68767 iomem_addr[0]
.sym 68769 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 68771 soc.spimemio.state[9]
.sym 68775 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 68776 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68777 iomem_addr[7]
.sym 68778 soc.spimemio.jump
.sym 68780 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68781 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 68783 iomem_addr[23]
.sym 68784 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 68786 soc.spimemio.state[2]
.sym 68789 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 68791 iomem_addr[23]
.sym 68792 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 68793 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 68794 iomem_addr[7]
.sym 68798 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68799 soc.spimemio_cfgreg_do[20]
.sym 68803 iomem_addr[0]
.sym 68804 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 68805 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68806 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 68809 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 68811 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 68812 iomem_addr[1]
.sym 68815 soc.spimemio.state[9]
.sym 68818 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 68823 soc.spimemio.state[2]
.sym 68828 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 68829 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68830 soc.spimemio.state[2]
.sym 68833 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 68834 soc.spimemio.state[9]
.sym 68837 soc.spimemio.rd_inc_SB_DFFESR_Q_E
.sym 68838 CLK$SB_IO_IN_$glb_clk
.sym 68839 soc.spimemio.jump
.sym 68840 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 68841 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68842 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 68843 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 68844 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 68845 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 68846 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 68847 soc.spimemio.rd_wait
.sym 68850 iomem_wstrb[0]
.sym 68854 soc.spimemio.state[9]
.sym 68857 soc.spimemio_cfgreg_do[20]
.sym 68859 soc.spimemio.state[9]
.sym 68861 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 68862 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 68865 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 68866 soc.spimemio.state[2]
.sym 68867 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68868 soc.spimemio_cfgreg_do[31]
.sym 68869 iomem_addr[8]
.sym 68870 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 68871 iomem_addr[4]
.sym 68872 soc.spimemio.state[2]
.sym 68873 iomem_addr[7]
.sym 68874 soc.spimemio.state[0]
.sym 68875 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 68881 soc.spimemio.state[0]
.sym 68882 soc.spimemio.state[4]
.sym 68883 soc.spimemio.state[2]
.sym 68884 soc.spimemio.state[2]
.sym 68886 iomem_addr[1]
.sym 68887 soc.spimemio_cfgreg_do[21]
.sym 68888 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 68891 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68892 soc.spimemio.state[1]
.sym 68893 iomem_addr[8]
.sym 68896 iomem_addr[0]
.sym 68898 soc.spimemio.state[6]
.sym 68899 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 68900 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68901 soc.spimemio_cfgreg_do[18]
.sym 68903 iomem_addr[10]
.sym 68906 soc.spimemio_cfgreg_do[17]
.sym 68907 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 68908 soc.spimemio_cfgreg_do[16]
.sym 68911 soc.spimemio_cfgreg_do[22]
.sym 68914 soc.spimemio.state[1]
.sym 68915 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68916 soc.spimemio_cfgreg_do[17]
.sym 68920 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 68921 soc.spimemio_cfgreg_do[18]
.sym 68922 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68923 soc.spimemio.state[1]
.sym 68926 soc.spimemio.state[0]
.sym 68927 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 68928 iomem_addr[10]
.sym 68929 soc.spimemio.state[6]
.sym 68932 soc.spimemio.state[2]
.sym 68933 soc.spimemio_cfgreg_do[21]
.sym 68934 soc.spimemio_cfgreg_do[22]
.sym 68938 iomem_addr[0]
.sym 68944 soc.spimemio.state[4]
.sym 68945 soc.spimemio.state[0]
.sym 68946 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 68947 soc.spimemio.state[2]
.sym 68953 iomem_addr[1]
.sym 68956 iomem_addr[8]
.sym 68957 soc.spimemio.state[1]
.sym 68958 soc.spimemio.state[6]
.sym 68959 soc.spimemio_cfgreg_do[16]
.sym 68960 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 68961 CLK$SB_IO_IN_$glb_clk
.sym 68964 soc.simpleuart.send_divcnt[0]
.sym 68974 iomem_wstrb[2]
.sym 68977 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 68980 soc.spimemio.state[1]
.sym 68982 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 68985 soc.spimemio_cfgreg_do[21]
.sym 68987 flash_clk$SB_IO_OUT
.sym 68988 soc.simpleuart_reg_div_do[0]
.sym 68990 iomem_addr[9]
.sym 68991 resetn
.sym 68992 iomem_addr[22]
.sym 68993 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 68994 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 68995 flash_csb$SB_IO_OUT
.sym 68996 iomem_addr[9]
.sym 68997 soc.spimemio_cfgreg_do[20]
.sym 68998 soc.simpleuart.send_divcnt[0]
.sym 69004 iomem_wstrb[1]
.sym 69008 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 69009 soc.simpleuart.recv_buf_valid
.sym 69010 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 69014 soc.spimemio.softreset
.sym 69016 flash_io3_di_SB_LUT4_I2_I3
.sym 69017 resetn
.sym 69020 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 69021 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 69024 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 69025 iomem_wstrb[0]
.sym 69026 iomem_wstrb[3]
.sym 69027 iomem_wstrb[2]
.sym 69028 soc.spimemio_cfgreg_do[31]
.sym 69034 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 69038 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 69039 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 69050 soc.spimemio_cfgreg_do[31]
.sym 69051 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 69052 flash_io3_di_SB_LUT4_I2_I3
.sym 69061 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 69062 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 69064 iomem_wstrb[0]
.sym 69067 soc.simpleuart.recv_buf_valid
.sym 69068 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 69069 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 69070 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 69073 iomem_wstrb[3]
.sym 69074 iomem_wstrb[2]
.sym 69075 iomem_wstrb[1]
.sym 69076 iomem_wstrb[0]
.sym 69079 soc.spimemio.softreset
.sym 69082 resetn
.sym 69084 CLK$SB_IO_IN_$glb_clk
.sym 69085 resetn_SB_LUT4_I3_O_$glb_sr
.sym 69086 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 69090 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 69092 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 69093 soc.simpleuart.send_dummy
.sym 69097 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 69098 iomem_wstrb[1]
.sym 69099 soc.memory.cs_0
.sym 69104 soc.ram_ready
.sym 69107 soc.simpleuart.send_divcnt[0]
.sym 69110 flash_io1_oe
.sym 69111 soc.spimemio.dout_data[0]
.sym 69112 iomem_wstrb[3]
.sym 69113 soc.spimemio_cfgreg_do[21]
.sym 69114 iomem_wstrb[2]
.sym 69115 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 69116 soc.spimemio.dout_data[7]
.sym 69118 iomem_addr[18]
.sym 69119 iomem_addr[19]
.sym 69120 flash_io2_di
.sym 69121 soc.spimemio_cfgreg_do[16]
.sym 69129 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 69130 soc.simpleuart.send_dummy
.sym 69133 soc.mem_valid
.sym 69136 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 69137 resetn
.sym 69140 soc.simpleuart.recv_buf_valid
.sym 69141 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 69143 iomem_wdata[4]
.sym 69144 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69146 flash_io2_di
.sym 69147 flash_clk$SB_IO_OUT
.sym 69150 flash_clk_SB_LUT4_I1_I2
.sym 69152 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69153 iomem_wstrb[0]
.sym 69155 flash_csb$SB_IO_OUT
.sym 69156 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 69157 iomem_wdata[0]
.sym 69158 soc.simpleuart.recv_buf_data[3]
.sym 69160 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69161 flash_csb$SB_IO_OUT
.sym 69162 soc.mem_valid
.sym 69163 flash_clk_SB_LUT4_I1_I2
.sym 69166 resetn
.sym 69168 iomem_wstrb[0]
.sym 69169 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 69172 soc.simpleuart.recv_buf_valid
.sym 69174 soc.simpleuart.recv_buf_data[3]
.sym 69175 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 69181 iomem_wdata[4]
.sym 69185 iomem_wstrb[0]
.sym 69186 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 69187 soc.simpleuart.send_dummy
.sym 69190 flash_clk_SB_LUT4_I1_I2
.sym 69191 soc.mem_valid
.sym 69192 flash_io2_di
.sym 69193 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69199 iomem_wdata[0]
.sym 69202 flash_clk_SB_LUT4_I1_I2
.sym 69203 flash_clk$SB_IO_OUT
.sym 69204 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69205 soc.mem_valid
.sym 69206 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 69207 CLK$SB_IO_IN_$glb_clk
.sym 69208 resetn_SB_LUT4_I3_O_$glb_sr
.sym 69209 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 69210 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 69211 soc.spimemio.buffer[1]
.sym 69213 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 69214 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 69216 soc.spimemio.buffer[2]
.sym 69221 iomem_addr[8]
.sym 69225 iomem_addr[16]
.sym 69226 iomem_addr[7]
.sym 69233 soc.spimemio_cfgreg_do[18]
.sym 69234 iomem_wdata[10]
.sym 69235 soc.spimemio_cfgreg_do[22]
.sym 69236 soc.simpleuart_reg_div_do[4]
.sym 69237 soc.simpleuart_reg_div_do[15]
.sym 69238 flash_io0_oe
.sym 69239 soc.simpleuart_reg_div_do[19]
.sym 69240 soc.simpleuart_reg_div_do[5]
.sym 69241 soc.spimemio_cfgreg_do[19]
.sym 69242 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 69243 iomem_wdata[0]
.sym 69244 iomem_ready_SB_LUT4_I1_O
.sym 69250 soc.simpleuart_reg_div_do[3]
.sym 69251 flash_io3_di
.sym 69252 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69255 flash_io2_di_SB_LUT4_I0_1_O
.sym 69256 flash_io3_di_SB_LUT4_I2_O
.sym 69258 flash_csb_SB_LUT4_I1_O
.sym 69260 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 69261 soc.simpleuart_reg_div_do[5]
.sym 69263 iomem_wdata[21]
.sym 69264 iomem_wdata[20]
.sym 69265 soc.simpleuart_reg_div_do[2]
.sym 69268 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1
.sym 69270 iomem_wdata[16]
.sym 69272 flash_io3_di_SB_LUT4_I2_I3
.sym 69273 iomem_wdata[17]
.sym 69276 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 69277 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 69283 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 69284 flash_csb_SB_LUT4_I1_O
.sym 69285 soc.simpleuart_reg_div_do[5]
.sym 69286 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 69289 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 69290 soc.simpleuart_reg_div_do[3]
.sym 69291 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 69292 flash_io3_di_SB_LUT4_I2_O
.sym 69298 iomem_wdata[17]
.sym 69302 iomem_wdata[16]
.sym 69307 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1
.sym 69308 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 69309 soc.simpleuart_reg_div_do[2]
.sym 69310 flash_io2_di_SB_LUT4_I0_1_O
.sym 69313 iomem_wdata[20]
.sym 69319 flash_io3_di_SB_LUT4_I2_I3
.sym 69320 flash_io3_di
.sym 69328 iomem_wdata[21]
.sym 69329 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69330 CLK$SB_IO_IN_$glb_clk
.sym 69331 resetn_SB_LUT4_I3_O_$glb_sr
.sym 69332 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69333 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 69334 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69335 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69336 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69337 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69338 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69339 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 69344 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 69346 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69347 soc.simpleuart_reg_div_do[4]
.sym 69348 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 69349 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 69350 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 69351 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69353 soc.simpleuart_reg_div_do[2]
.sym 69354 soc.ram_ready
.sym 69355 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 69356 iomem_wdata[19]
.sym 69357 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 69358 soc.simpleuart_reg_div_do[1]
.sym 69360 soc.spimemio_cfgreg_do[31]
.sym 69361 iomem_wstrb[1]
.sym 69362 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69363 soc.simpleuart.send_divcnt[11]
.sym 69364 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 69365 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69366 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69373 iomem_wdata[12]
.sym 69375 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 69376 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69377 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69378 soc.spimemio_cfgreg_do[31]
.sym 69379 flash_io3_di_SB_LUT4_I2_I3
.sym 69382 flash_io1_oe
.sym 69384 iomem_wdata[8]
.sym 69386 iomem_wstrb[2]
.sym 69387 soc.simpleuart_reg_div_do[4]
.sym 69388 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69390 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69392 soc.mem_valid
.sym 69393 soc.simpleuart.send_divcnt[4]
.sym 69394 soc.simpleuart.send_divcnt[5]
.sym 69395 soc.simpleuart_reg_div_do[7]
.sym 69396 soc.simpleuart.send_divcnt[7]
.sym 69398 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69399 resetn
.sym 69400 soc.simpleuart_reg_div_do[5]
.sym 69403 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69404 flash_clk_SB_LUT4_I1_I2
.sym 69406 iomem_wdata[12]
.sym 69412 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 69413 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 69414 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69415 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69418 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69419 soc.spimemio_cfgreg_do[31]
.sym 69420 flash_clk_SB_LUT4_I1_I2
.sym 69421 soc.mem_valid
.sym 69424 soc.simpleuart.send_divcnt[5]
.sym 69425 soc.simpleuart_reg_div_do[5]
.sym 69426 soc.simpleuart_reg_div_do[4]
.sym 69427 soc.simpleuart.send_divcnt[4]
.sym 69430 iomem_wstrb[2]
.sym 69432 flash_io3_di_SB_LUT4_I2_I3
.sym 69433 resetn
.sym 69439 iomem_wdata[8]
.sym 69442 soc.simpleuart_reg_div_do[5]
.sym 69443 soc.simpleuart.send_divcnt[7]
.sym 69444 soc.simpleuart_reg_div_do[7]
.sym 69445 soc.simpleuart.send_divcnt[5]
.sym 69448 soc.mem_valid
.sym 69449 flash_io1_oe
.sym 69450 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69451 flash_clk_SB_LUT4_I1_I2
.sym 69452 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 69453 CLK$SB_IO_IN_$glb_clk
.sym 69454 resetn_SB_LUT4_I3_O_$glb_sr
.sym 69456 soc.simpleuart.send_divcnt[1]
.sym 69457 soc.simpleuart.send_divcnt[2]
.sym 69458 soc.simpleuart.send_divcnt[3]
.sym 69459 soc.simpleuart.send_divcnt[4]
.sym 69460 soc.simpleuart.send_divcnt[5]
.sym 69461 soc.simpleuart.send_divcnt[6]
.sym 69462 soc.simpleuart.send_divcnt[7]
.sym 69466 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 69467 soc.simpleuart_reg_div_do[20]
.sym 69469 soc.simpleuart_reg_div_do[8]
.sym 69470 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69472 soc.simpleuart_reg_div_do[10]
.sym 69474 iomem_addr[13]
.sym 69476 iomem_addr[15]
.sym 69477 iomem_wdata[12]
.sym 69478 iomem_wdata[6]
.sym 69479 soc.simpleuart.send_divcnt[14]
.sym 69480 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 69482 resetn
.sym 69483 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69484 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69486 iomem_wdata[2]
.sym 69487 soc.simpleuart_reg_div_do[18]
.sym 69489 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 69490 iomem_wdata[22]
.sym 69500 soc.simpleuart_reg_div_do[9]
.sym 69502 soc.simpleuart_reg_div_do[15]
.sym 69503 flash_io1_oe_SB_LUT4_I1_O
.sym 69505 iomem_wdata[18]
.sym 69506 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 69507 soc.simpleuart_reg_div_do[31]
.sym 69508 soc.simpleuart_reg_div_do[9]
.sym 69509 soc.simpleuart_reg_div_do[8]
.sym 69511 soc.simpleuart_reg_div_do[19]
.sym 69513 soc.simpleuart.send_divcnt[9]
.sym 69514 iomem_wdata[22]
.sym 69516 iomem_wdata[19]
.sym 69518 soc.simpleuart_reg_div_do[1]
.sym 69519 soc.simpleuart.send_divcnt[15]
.sym 69520 soc.simpleuart.send_divcnt[8]
.sym 69521 soc.simpleuart.send_divcnt[1]
.sym 69522 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 69523 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69527 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69529 iomem_wdata[18]
.sym 69536 iomem_wdata[22]
.sym 69541 soc.simpleuart_reg_div_do[15]
.sym 69542 soc.simpleuart.send_divcnt[15]
.sym 69543 soc.simpleuart_reg_div_do[8]
.sym 69544 soc.simpleuart.send_divcnt[8]
.sym 69547 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 69548 soc.simpleuart_reg_div_do[19]
.sym 69550 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69555 iomem_wdata[19]
.sym 69559 flash_io1_oe_SB_LUT4_I1_O
.sym 69560 soc.simpleuart_reg_div_do[9]
.sym 69561 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 69562 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69565 soc.simpleuart_reg_div_do[1]
.sym 69566 soc.simpleuart.send_divcnt[9]
.sym 69567 soc.simpleuart.send_divcnt[1]
.sym 69568 soc.simpleuart_reg_div_do[9]
.sym 69571 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 69572 soc.simpleuart_reg_div_do[31]
.sym 69573 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 69574 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69575 soc.spimemio.config_ddr_SB_DFFESR_Q_E
.sym 69576 CLK$SB_IO_IN_$glb_clk
.sym 69577 resetn_SB_LUT4_I3_O_$glb_sr
.sym 69578 soc.simpleuart.send_divcnt[8]
.sym 69579 soc.simpleuart.send_divcnt[9]
.sym 69580 soc.simpleuart.send_divcnt[10]
.sym 69581 soc.simpleuart.send_divcnt[11]
.sym 69582 soc.simpleuart.send_divcnt[12]
.sym 69583 soc.simpleuart.send_divcnt[13]
.sym 69584 soc.simpleuart.send_divcnt[14]
.sym 69585 soc.simpleuart.send_divcnt[15]
.sym 69591 iomem_wdata[18]
.sym 69593 soc.simpleuart_reg_div_do[31]
.sym 69594 soc.spimemio_cfgreg_do[22]
.sym 69597 soc.spimemio.dout_data[4]
.sym 69598 soc.simpleuart_reg_div_do[10]
.sym 69601 soc.simpleuart.send_divcnt[2]
.sym 69603 soc.simpleuart_reg_div_do[30]
.sym 69604 soc.spimemio.dout_data[7]
.sym 69606 iomem_wstrb[2]
.sym 69607 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 69608 iomem_wstrb[3]
.sym 69610 soc.simpleuart_reg_div_do[25]
.sym 69611 soc.spimemio.dout_data[0]
.sym 69612 iomem_wdata[28]
.sym 69613 soc.simpleuart.send_divcnt[29]
.sym 69619 soc.simpleuart_reg_div_do[12]
.sym 69620 soc.simpleuart.send_divcnt[29]
.sym 69621 soc.simpleuart_reg_div_do[29]
.sym 69622 soc.simpleuart_reg_div_do[19]
.sym 69623 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69624 soc.ram_ready
.sym 69625 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 69626 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 69627 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69628 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69629 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 69630 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 69631 soc.simpleuart_reg_div_do[13]
.sym 69632 soc.simpleuart.send_divcnt[12]
.sym 69633 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69634 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69635 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 69636 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69638 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69639 soc.simpleuart.send_divcnt[20]
.sym 69640 soc.simpleuart.send_divcnt[13]
.sym 69641 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 69642 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69643 soc.simpleuart.send_divcnt[16]
.sym 69644 soc.simpleuart.send_divcnt[17]
.sym 69645 soc.simpleuart_reg_div_do[17]
.sym 69646 soc.simpleuart.send_divcnt[19]
.sym 69647 soc.simpleuart_reg_div_do[21]
.sym 69648 soc.simpleuart.send_divcnt[21]
.sym 69649 soc.simpleuart_reg_div_do[20]
.sym 69650 soc.simpleuart_reg_div_do[16]
.sym 69652 soc.simpleuart_reg_div_do[29]
.sym 69653 soc.simpleuart.send_divcnt[29]
.sym 69654 soc.simpleuart.send_divcnt[17]
.sym 69655 soc.simpleuart_reg_div_do[17]
.sym 69658 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69659 soc.simpleuart_reg_div_do[29]
.sym 69660 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69661 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69664 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69665 soc.ram_ready
.sym 69666 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69667 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69670 soc.simpleuart_reg_div_do[19]
.sym 69671 soc.simpleuart.send_divcnt[19]
.sym 69672 soc.simpleuart_reg_div_do[20]
.sym 69673 soc.simpleuart.send_divcnt[20]
.sym 69676 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 69677 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 69678 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 69679 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69682 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 69683 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 69684 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 69685 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 69688 soc.simpleuart_reg_div_do[12]
.sym 69689 soc.simpleuart.send_divcnt[13]
.sym 69690 soc.simpleuart.send_divcnt[12]
.sym 69691 soc.simpleuart_reg_div_do[13]
.sym 69694 soc.simpleuart.send_divcnt[16]
.sym 69695 soc.simpleuart.send_divcnt[21]
.sym 69696 soc.simpleuart_reg_div_do[21]
.sym 69697 soc.simpleuart_reg_div_do[16]
.sym 69701 soc.simpleuart.send_divcnt[16]
.sym 69702 soc.simpleuart.send_divcnt[17]
.sym 69703 soc.simpleuart.send_divcnt[18]
.sym 69704 soc.simpleuart.send_divcnt[19]
.sym 69705 soc.simpleuart.send_divcnt[20]
.sym 69706 soc.simpleuart.send_divcnt[21]
.sym 69707 soc.simpleuart.send_divcnt[22]
.sym 69708 soc.simpleuart.send_divcnt[23]
.sym 69711 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69712 gpio_led_r[0]
.sym 69715 soc.simpleuart_reg_div_do[29]
.sym 69716 soc.simpleuart_reg_div_do[19]
.sym 69718 soc.simpleuart.send_divcnt[15]
.sym 69719 soc.spimemio.dout_data[4]
.sym 69724 soc.simpleuart.send_divcnt[10]
.sym 69725 iomem_ready_SB_LUT4_I1_O
.sym 69726 iomem_wdata[10]
.sym 69727 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 69730 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 69731 soc.simpleuart_reg_div_do[17]
.sym 69733 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 69735 iomem_wdata[0]
.sym 69736 soc.simpleuart_reg_div_do[16]
.sym 69743 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69744 soc.ram_ready
.sym 69745 soc.simpleuart_reg_div_do[24]
.sym 69746 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69747 soc.simpleuart_reg_div_do[22]
.sym 69750 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69752 soc.ram_ready
.sym 69753 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 69754 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69755 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69758 soc.simpleuart.send_divcnt[24]
.sym 69759 soc.simpleuart_reg_div_do[18]
.sym 69760 soc.simpleuart.send_divcnt[18]
.sym 69762 soc.simpleuart.send_divcnt[28]
.sym 69763 soc.simpleuart_reg_div_do[30]
.sym 69764 soc.simpleuart.send_divcnt[22]
.sym 69765 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69767 soc.simpleuart.send_divcnt[25]
.sym 69768 soc.simpleuart_reg_div_do[28]
.sym 69770 soc.simpleuart_reg_div_do[25]
.sym 69771 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69772 iomem_wdata[28]
.sym 69773 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69775 soc.simpleuart.send_divcnt[28]
.sym 69776 soc.simpleuart_reg_div_do[28]
.sym 69777 soc.simpleuart.send_divcnt[22]
.sym 69778 soc.simpleuart_reg_div_do[22]
.sym 69781 soc.simpleuart_reg_div_do[30]
.sym 69782 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69783 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69784 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69788 iomem_wdata[28]
.sym 69793 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69794 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69795 soc.ram_ready
.sym 69796 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69799 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69800 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69801 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69802 soc.simpleuart_reg_div_do[25]
.sym 69805 soc.simpleuart_reg_div_do[25]
.sym 69806 soc.simpleuart.send_divcnt[25]
.sym 69807 soc.simpleuart_reg_div_do[22]
.sym 69808 soc.simpleuart.send_divcnt[22]
.sym 69811 soc.ram_ready
.sym 69812 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69813 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69814 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69817 soc.simpleuart_reg_div_do[24]
.sym 69818 soc.simpleuart.send_divcnt[18]
.sym 69819 soc.simpleuart_reg_div_do[18]
.sym 69820 soc.simpleuart.send_divcnt[24]
.sym 69821 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 69822 CLK$SB_IO_IN_$glb_clk
.sym 69823 resetn_SB_LUT4_I3_O_$glb_sr
.sym 69824 soc.simpleuart.send_divcnt[24]
.sym 69825 soc.simpleuart.send_divcnt[25]
.sym 69826 soc.simpleuart.send_divcnt[26]
.sym 69827 soc.simpleuart.send_divcnt[27]
.sym 69828 soc.simpleuart.send_divcnt[28]
.sym 69829 soc.simpleuart.send_divcnt[29]
.sym 69830 soc.simpleuart.send_divcnt[30]
.sym 69831 soc.simpleuart.send_divcnt[31]
.sym 69837 soc.simpleuart_reg_div_do[21]
.sym 69839 soc.simpleuart_reg_div_do[24]
.sym 69841 soc.simpleuart.send_divcnt[23]
.sym 69842 soc.spimemio.dout_data[6]
.sym 69843 soc.simpleuart.send_divcnt[16]
.sym 69845 soc.simpleuart.send_divcnt[17]
.sym 69847 soc.simpleuart.send_divcnt[18]
.sym 69848 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69849 soc.simpleuart_reg_div_do[28]
.sym 69850 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 69851 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 69852 iomem_ready_SB_DFFESS_Q_D
.sym 69854 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 69856 soc.simpleuart.send_divcnt[22]
.sym 69857 iomem_wstrb[1]
.sym 69858 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69859 iomem_wdata[19]
.sym 69867 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 69868 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69869 soc.simpleuart_reg_div_do[25]
.sym 69871 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69873 soc.simpleuart_reg_div_do[27]
.sym 69875 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69876 soc.simpleuart_reg_div_do[26]
.sym 69880 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69881 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69882 soc.simpleuart.send_divcnt[25]
.sym 69883 soc.simpleuart.send_divcnt[26]
.sym 69885 iomem_wdata[22]
.sym 69887 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69889 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69890 soc.simpleuart_reg_div_do[13]
.sym 69892 soc.simpleuart.send_divcnt[27]
.sym 69893 soc.ram_ready
.sym 69894 iomem_wdata[16]
.sym 69895 soc.simpleuart_reg_div_do[26]
.sym 69898 soc.simpleuart_reg_div_do[13]
.sym 69899 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69900 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69901 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69904 soc.ram_ready
.sym 69905 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69906 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 69907 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69910 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69911 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69912 soc.simpleuart_reg_div_do[26]
.sym 69913 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69919 iomem_wdata[16]
.sym 69922 soc.simpleuart_reg_div_do[25]
.sym 69923 soc.simpleuart_reg_div_do[27]
.sym 69924 soc.simpleuart.send_divcnt[27]
.sym 69925 soc.simpleuart.send_divcnt[25]
.sym 69931 iomem_wdata[22]
.sym 69934 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 69935 soc.simpleuart_reg_div_do[27]
.sym 69936 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 69937 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 69940 soc.simpleuart_reg_div_do[27]
.sym 69941 soc.simpleuart.send_divcnt[26]
.sym 69942 soc.simpleuart_reg_div_do[26]
.sym 69943 soc.simpleuart.send_divcnt[27]
.sym 69944 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 69945 CLK$SB_IO_IN_$glb_clk
.sym 69946 resetn_SB_LUT4_I3_O_$glb_sr
.sym 69947 soc.spimem_rdata[2]
.sym 69948 soc.spimem_rdata[17]
.sym 69949 soc.spimem_rdata[24]
.sym 69950 soc.spimem_rdata[19]
.sym 69951 soc.spimem_rdata[27]
.sym 69952 soc.spimem_rdata[1]
.sym 69953 soc.spimem_rdata[20]
.sym 69954 soc.spimem_rdata[23]
.sym 69958 gpio_led_r[2]
.sym 69960 soc.simpleuart.send_divcnt[30]
.sym 69962 soc.simpleuart.send_divcnt[27]
.sym 69963 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 69964 soc.simpleuart.send_divcnt[31]
.sym 69966 soc.simpleuart.send_divcnt[24]
.sym 69967 soc.simpleuart_reg_div_do[16]
.sym 69968 soc.simpleuart.send_divcnt[25]
.sym 69969 resetn
.sym 69971 iomem_wdata[22]
.sym 69972 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 69973 iomem_wdata[2]
.sym 69974 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 69978 resetn
.sym 69981 soc.simpleuart.send_divcnt[31]
.sym 69988 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69990 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 69991 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 69992 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 69993 gpio_led_g[2]
.sym 69996 gpio_led_g[1]
.sym 69998 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70000 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70001 gpio_led_g[5]
.sym 70002 soc.ram_ready
.sym 70005 soc.ram_ready
.sym 70007 resetn
.sym 70008 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70009 soc.mem_rdata[21]
.sym 70013 iomem_wstrb[3]
.sym 70015 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 70016 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70017 soc.cpu.mem_wordsize[1]
.sym 70018 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70021 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70022 soc.ram_ready
.sym 70023 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 70024 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70027 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 70028 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70029 soc.ram_ready
.sym 70030 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 70036 gpio_led_g[1]
.sym 70039 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 70040 iomem_wstrb[3]
.sym 70041 resetn
.sym 70046 soc.mem_rdata[21]
.sym 70047 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70053 gpio_led_g[2]
.sym 70057 soc.cpu.mem_wordsize[1]
.sym 70058 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 70060 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 70066 gpio_led_g[5]
.sym 70067 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 70068 CLK$SB_IO_IN_$glb_clk
.sym 70069 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 70070 soc.spimem_rdata[10]
.sym 70071 soc.spimem_rdata[11]
.sym 70072 soc.spimem_rdata[26]
.sym 70073 soc.spimem_rdata[8]
.sym 70083 soc.spimemio.buffer[19]
.sym 70087 soc.spimemio.buffer[17]
.sym 70088 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 70089 iomem_wstrb[1]
.sym 70090 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 70091 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 70094 iomem_ready_SB_DFFESS_Q_D
.sym 70095 soc.spimemio.dout_data[5]
.sym 70096 iomem_wdata[28]
.sym 70098 iomem_wstrb[2]
.sym 70099 iomem_wstrb[3]
.sym 70100 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 70102 iomem_wdata[26]
.sym 70103 soc.spimemio.dout_data[0]
.sym 70104 soc.spimemio.dout_data[7]
.sym 70105 soc.spimem_rdata[11]
.sym 70112 resetn
.sym 70113 soc.spimemio.dout_data[4]
.sym 70118 soc.spimemio.dout_data[6]
.sym 70119 soc.spimemio.dout_data[5]
.sym 70120 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 70121 soc.spimemio.dout_data[3]
.sym 70122 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 70124 iomem_ready_SB_DFFESS_Q_D
.sym 70129 soc.cpu.pcpi_rs1[0]
.sym 70130 soc.cpu.mem_wordsize[2]
.sym 70135 soc.cpu.pcpi_rs1[1]
.sym 70140 soc.cpu.mem_wordsize[1]
.sym 70156 soc.cpu.mem_wordsize[1]
.sym 70157 soc.cpu.mem_wordsize[2]
.sym 70158 soc.cpu.pcpi_rs1[0]
.sym 70159 soc.cpu.pcpi_rs1[1]
.sym 70165 soc.spimemio.dout_data[4]
.sym 70171 soc.spimemio.dout_data[6]
.sym 70176 soc.spimemio.dout_data[5]
.sym 70181 soc.spimemio.dout_data[3]
.sym 70187 iomem_ready_SB_DFFESS_Q_D
.sym 70188 resetn
.sym 70189 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 70190 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 70191 CLK$SB_IO_IN_$glb_clk
.sym 70194 soc.spimem_rdata[25]
.sym 70195 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 70197 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 70203 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 70204 gpio_led_r[7]
.sym 70206 soc.spimemio.buffer[8]
.sym 70209 soc.spimemio.dout_data[3]
.sym 70210 gpio_led_g[5]
.sym 70212 soc.spimemio.buffer[10]
.sym 70216 iomem_wdata[17]
.sym 70217 iomem_ready_SB_LUT4_I1_O
.sym 70222 iomem_wdata[10]
.sym 70224 soc.spimem_rdata[28]
.sym 70225 iomem_ready_SB_LUT4_I1_O
.sym 70226 soc.cpu.mem_wordsize[1]
.sym 70234 soc.spimemio.buffer[3]
.sym 70236 soc.spimemio.dout_data[6]
.sym 70238 soc.spimemio.buffer[14]
.sym 70242 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 70246 soc.spimemio.buffer[5]
.sym 70247 soc.spimemio.buffer[13]
.sym 70249 soc.spimemio.buffer[15]
.sym 70254 soc.spimem_rdata[3]
.sym 70264 soc.spimemio.dout_data[7]
.sym 70268 soc.spimemio.buffer[5]
.sym 70275 soc.spimemio.dout_data[7]
.sym 70279 soc.spimemio.dout_data[6]
.sym 70286 soc.spimemio.buffer[13]
.sym 70291 soc.spimemio.buffer[3]
.sym 70298 soc.spimem_rdata[3]
.sym 70299 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 70303 soc.spimemio.buffer[14]
.sym 70312 soc.spimemio.buffer[15]
.sym 70313 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 70314 CLK$SB_IO_IN_$glb_clk
.sym 70318 pwm_g.counter[2]
.sym 70319 pwm_g.counter[3]
.sym 70320 pwm_g.counter[4]
.sym 70321 pwm_g.counter[5]
.sym 70322 pwm_g.counter[6]
.sym 70323 pwm_g.counter[7]
.sym 70326 iomem_wstrb[0]
.sym 70329 reset_cnt[0]
.sym 70331 resetn
.sym 70342 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 70343 iomem_wdata[19]
.sym 70344 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 70345 pwm_g.counter[1]
.sym 70346 iomem_rdata[8]
.sym 70347 gpio_led_r[3]
.sym 70349 iomem_wstrb[1]
.sym 70351 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 70358 iomem_rdata[31]
.sym 70359 soc.spimem_rdata[30]
.sym 70360 soc.spimem_rdata[13]
.sym 70361 soc.spimemio.dout_data[4]
.sym 70362 resetn
.sym 70363 soc.spimemio.buffer[12]
.sym 70364 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 70365 soc.spimemio.dout_data[5]
.sym 70366 iomem_ready_SB_DFFESS_Q_D
.sym 70369 iomem_rdata[15]
.sym 70376 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 70377 iomem_ready_SB_LUT4_I1_O
.sym 70386 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70390 iomem_ready_SB_LUT4_I1_O
.sym 70391 soc.spimem_rdata[13]
.sym 70392 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70393 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 70397 soc.spimemio.dout_data[4]
.sym 70404 soc.spimemio.buffer[12]
.sym 70409 iomem_ready_SB_LUT4_I1_O
.sym 70410 iomem_rdata[15]
.sym 70414 iomem_ready_SB_LUT4_I1_O
.sym 70415 iomem_rdata[31]
.sym 70421 iomem_ready_SB_DFFESS_Q_D
.sym 70422 resetn
.sym 70429 soc.spimemio.dout_data[5]
.sym 70432 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 70433 soc.spimem_rdata[30]
.sym 70434 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 70435 iomem_ready_SB_LUT4_I1_O
.sym 70436 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 70437 CLK$SB_IO_IN_$glb_clk
.sym 70450 iomem_wstrb[2]
.sym 70454 soc.spimem_rdata[9]
.sym 70461 iomem_wdata[21]
.sym 70462 iomem_wstrb[2]
.sym 70463 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 70464 resetn
.sym 70465 soc.cpu.mem_rdata_q[29]
.sym 70466 soc.spimem_rdata[25]
.sym 70467 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 70468 soc.mem_rdata[25]
.sym 70469 iomem_wdata[2]
.sym 70470 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 70471 iomem_rdata[10]
.sym 70472 pwm_g.counter[0]
.sym 70474 iomem_wdata[29]
.sym 70480 iomem_rdata[14]
.sym 70484 gpio_led_b[7]
.sym 70486 gpio_led_g[4]
.sym 70488 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 70489 iomem_ready_SB_LUT4_I1_O
.sym 70491 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 70493 iomem_rdata[13]
.sym 70494 soc.spimem_rdata[29]
.sym 70495 iomem_rdata[30]
.sym 70497 iomem_ready_SB_LUT4_I1_O
.sym 70503 gpio_led_r[2]
.sym 70507 gpio_led_r[7]
.sym 70511 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 70514 gpio_led_r[2]
.sym 70520 gpio_led_b[7]
.sym 70525 gpio_led_g[4]
.sym 70533 iomem_ready_SB_LUT4_I1_O
.sym 70534 iomem_rdata[13]
.sym 70537 gpio_led_r[7]
.sym 70543 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 70544 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 70545 soc.spimem_rdata[29]
.sym 70546 iomem_ready_SB_LUT4_I1_O
.sym 70550 iomem_ready_SB_LUT4_I1_O
.sym 70551 iomem_rdata[14]
.sym 70555 iomem_ready_SB_LUT4_I1_O
.sym 70558 iomem_rdata[30]
.sym 70559 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 70560 CLK$SB_IO_IN_$glb_clk
.sym 70561 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 70562 LED_G$SB_IO_OUT
.sym 70563 led_rgb_data[17]
.sym 70564 soc.cpu.mem_rdata_SB_LUT4_O_4_I3
.sym 70565 led_rgb_data[21]
.sym 70566 LED_G_SB_CARRY_CO_I1
.sym 70567 led_rgb_data[18]
.sym 70568 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 70569 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 70572 gpio_led_r[6]
.sym 70574 iomem_wdata[18]
.sym 70580 gpio_led_b[7]
.sym 70582 pwm_g.counter[0]
.sym 70583 resetn
.sym 70586 iomem_wstrb[3]
.sym 70587 iomem_wstrb[2]
.sym 70588 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 70589 iomem_wdata[26]
.sym 70590 gpio_led_r[1]
.sym 70592 iomem_wdata[28]
.sym 70593 iomem_wdata[11]
.sym 70594 iomem_wstrb[2]
.sym 70595 LED_G$SB_IO_OUT
.sym 70597 iomem_wstrb[0]
.sym 70605 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 70606 iomem_rdata[28]
.sym 70611 iomem_rdata[12]
.sym 70613 iomem_rdata[29]
.sym 70614 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 70619 gpio_led_r[0]
.sym 70622 soc.spimem_rdata[9]
.sym 70628 iomem_ready_SB_LUT4_I1_O
.sym 70629 gpio_led_b[6]
.sym 70633 gpio_led_r[6]
.sym 70634 gpio_led_r[5]
.sym 70637 gpio_led_r[6]
.sym 70644 iomem_rdata[12]
.sym 70645 iomem_ready_SB_LUT4_I1_O
.sym 70649 iomem_rdata[29]
.sym 70650 iomem_ready_SB_LUT4_I1_O
.sym 70657 gpio_led_r[0]
.sym 70662 iomem_ready_SB_LUT4_I1_O
.sym 70663 iomem_rdata[28]
.sym 70667 gpio_led_r[5]
.sym 70672 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 70674 iomem_ready_SB_LUT4_I1_O
.sym 70675 soc.spimem_rdata[9]
.sym 70678 gpio_led_b[6]
.sym 70682 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 70683 CLK$SB_IO_IN_$glb_clk
.sym 70684 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 70685 gpio_led_g_SB_DFFESR_Q_E
.sym 70687 soc.mem_rdata[25]
.sym 70689 ws2812_inst.led_reg[1][21]
.sym 70690 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 70691 ws2812_inst.led_reg[1][15]
.sym 70692 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70696 soc.cpu.trap_SB_LUT4_I1_I2
.sym 70697 iomem_wdata[30]
.sym 70700 led_rgb_data[21]
.sym 70702 iomem_wdata[9]
.sym 70704 gpio_led_g[5]
.sym 70706 led_rgb_data_SB_DFFE_Q_23_E
.sym 70707 gpio_led_g[7]
.sym 70708 iomem_wdata[16]
.sym 70711 led_rgb_data[21]
.sym 70712 gpio_led_b[1]
.sym 70713 soc.cpu.mem_xfer
.sym 70714 iomem_ready_SB_LUT4_I1_O
.sym 70715 soc.cpu.mem_rdata_q[25]
.sym 70718 gpio_led_g_SB_DFFESR_Q_E
.sym 70720 gpio_led_r[5]
.sym 70726 soc.cpu.mem_rdata_q[19]
.sym 70727 gpio_led_r[4]
.sym 70728 gpio_led_b[1]
.sym 70729 gpio_led_b[5]
.sym 70731 iomem_ready_SB_LUT4_I1_O
.sym 70732 soc.cpu.mem_xfer
.sym 70733 soc.cpu.mem_rdata_q[25]
.sym 70736 soc.cpu.mem_rdata_SB_LUT4_O_4_I3
.sym 70737 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 70738 gpio_led_b[4]
.sym 70739 iomem_rdata[9]
.sym 70740 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70747 soc.cpu.mem_rdata_q[3]
.sym 70750 gpio_led_r[1]
.sym 70751 soc.cpu.mem_rdata_q[31]
.sym 70755 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 70760 gpio_led_r[4]
.sym 70765 soc.cpu.mem_rdata_q[3]
.sym 70766 soc.cpu.mem_rdata_q[19]
.sym 70767 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70768 soc.cpu.mem_rdata_q[31]
.sym 70774 gpio_led_b[5]
.sym 70777 gpio_led_b[4]
.sym 70784 iomem_ready_SB_LUT4_I1_O
.sym 70785 iomem_rdata[9]
.sym 70791 gpio_led_r[1]
.sym 70795 soc.cpu.mem_xfer
.sym 70796 soc.cpu.mem_rdata_q[25]
.sym 70797 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 70798 soc.cpu.mem_rdata_SB_LUT4_O_4_I3
.sym 70802 gpio_led_b[1]
.sym 70805 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I3_O
.sym 70806 CLK$SB_IO_IN_$glb_clk
.sym 70807 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_$glb_sr
.sym 70808 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 70809 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 70810 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 70811 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 70813 led_rgb_data[20]
.sym 70814 $PACKER_GND_NET
.sym 70815 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70820 iomem_wdata[29]
.sym 70821 gpio_led_r[4]
.sym 70822 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 70825 iomem_wdata[1]
.sym 70826 led_rgb_data[14]
.sym 70827 gpio_led_g_SB_DFFESR_Q_E
.sym 70830 soc.cpu.mem_rdata_q[19]
.sym 70832 iomem_wdata[14]
.sym 70833 soc.cpu.mem_rdata_q[30]
.sym 70834 gpio_led_r[3]
.sym 70835 led_rgb_data_SB_DFFE_Q_E
.sym 70836 iomem_wstrb[1]
.sym 70837 pwm_g.counter[1]
.sym 70838 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 70839 iomem_wdata[19]
.sym 70840 iomem_wdata[9]
.sym 70841 led_rgb_data_SB_DFFE_Q_9_E
.sym 70842 soc.cpu.mem_rdata_q[28]
.sym 70849 soc.cpu.mem_rdata_q[30]
.sym 70850 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70853 soc.cpu.mem_rdata_q[28]
.sym 70857 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70858 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 70863 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70865 soc.cpu.mem_rdata_q[5]
.sym 70866 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 70867 gpio_led_b_SB_DFFESR_Q_E
.sym 70870 iomem_wdata[27]
.sym 70871 soc.cpu.mem_rdata_q[29]
.sym 70872 soc.cpu.mem_rdata_q[6]
.sym 70873 iomem_wdata[30]
.sym 70875 iomem_wdata[28]
.sym 70877 iomem_wdata[29]
.sym 70878 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70879 soc.cpu.mem_rdata_q[4]
.sym 70882 soc.cpu.mem_rdata_q[28]
.sym 70883 soc.cpu.mem_rdata_q[6]
.sym 70884 soc.cpu.mem_rdata_q[5]
.sym 70885 soc.cpu.mem_rdata_q[4]
.sym 70888 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 70890 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70891 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 70894 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 70897 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 70902 iomem_wdata[29]
.sym 70907 iomem_wdata[28]
.sym 70912 iomem_wdata[30]
.sym 70918 soc.cpu.mem_rdata_q[30]
.sym 70919 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 70920 soc.cpu.mem_rdata_q[29]
.sym 70924 iomem_wdata[27]
.sym 70928 gpio_led_b_SB_DFFESR_Q_E
.sym 70929 CLK$SB_IO_IN_$glb_clk
.sym 70930 resetn_SB_LUT4_I3_O_$glb_sr
.sym 70933 gpio_led_b_SB_DFFESR_Q_E
.sym 70936 led_rgb_data[4]
.sym 70944 iomem_wdata[26]
.sym 70945 resetn
.sym 70946 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 70947 iomem_wdata[10]
.sym 70948 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70951 iomem_wdata[31]
.sym 70952 iomem_wdata[27]
.sym 70953 iomem_wdata[21]
.sym 70955 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 70956 resetn
.sym 70957 soc.cpu.mem_rdata_q[29]
.sym 70958 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 70959 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 70960 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 70961 iomem_wdata[13]
.sym 70962 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 70963 iomem_wdata[29]
.sym 70964 pwm_g.counter[0]
.sym 70965 iomem_wdata[2]
.sym 70972 soc.cpu.mem_rdata_q[5]
.sym 70974 soc.cpu.trap_SB_LUT4_I1_I2
.sym 70977 soc.cpu.mem_rdata_q[25]
.sym 70978 soc.cpu.mem_rdata_q[4]
.sym 70980 led_rgb_data[15]
.sym 70981 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 70982 soc.cpu.mem_rdata_q[3]
.sym 70983 led_rgb_data[21]
.sym 70984 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 70985 soc.cpu.mem_xfer
.sym 70987 soc.cpu.mem_rdata_q[6]
.sym 70988 soc.cpu.mem_rdata_q[30]
.sym 70991 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 70992 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 70994 soc.mem_valid
.sym 70995 soc.cpu.mem_rdata_q[29]
.sym 70996 soc.cpu.mem_rdata_q[31]
.sym 70999 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 71000 led_rgb_data[14]
.sym 71002 soc.cpu.mem_rdata_q[28]
.sym 71006 soc.cpu.mem_rdata_q[29]
.sym 71007 soc.cpu.mem_xfer
.sym 71008 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 71012 led_rgb_data[21]
.sym 71017 soc.cpu.mem_rdata_q[4]
.sym 71018 soc.cpu.mem_rdata_q[28]
.sym 71019 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 71020 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 71023 soc.cpu.mem_rdata_q[29]
.sym 71024 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 71025 soc.cpu.mem_rdata_q[31]
.sym 71026 soc.cpu.mem_rdata_q[30]
.sym 71029 soc.cpu.mem_rdata_q[6]
.sym 71030 soc.cpu.mem_rdata_q[25]
.sym 71031 soc.cpu.mem_rdata_q[5]
.sym 71032 soc.cpu.mem_rdata_q[3]
.sym 71036 soc.cpu.trap_SB_LUT4_I1_I2
.sym 71038 soc.mem_valid
.sym 71042 led_rgb_data[15]
.sym 71047 led_rgb_data[14]
.sym 71051 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 71052 CLK$SB_IO_IN_$glb_clk
.sym 71053 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71054 soc.cpu.mem_rdata_q[30]
.sym 71056 pwm_g.counter[1]
.sym 71058 led_rgb_data_SB_DFFE_Q_9_E
.sym 71061 soc.cpu.mem_rdata_q[29]
.sym 71066 resetn
.sym 71068 pwm_b.counter[1]
.sym 71070 ws2812_inst.led_reg[0][21]
.sym 71074 led_rgb_data_SB_DFFE_Q_23_E
.sym 71077 gpio_led_b_SB_DFFESR_Q_E
.sym 71078 iomem_wstrb[3]
.sym 71079 led_rgb_data_SB_DFFE_Q_9_E
.sym 71081 gpio_led_r[1]
.sym 71082 iomem_wdata[15]
.sym 71083 led_rgb_data[20]
.sym 71084 iomem_wstrb[0]
.sym 71085 iomem_wdata[12]
.sym 71086 iomem_wstrb[2]
.sym 71087 LED_G$SB_IO_OUT
.sym 71088 iomem_wdata[11]
.sym 71089 ws2812_inst.led_reg[0][14]
.sym 71100 iomem_wdata[15]
.sym 71102 soc.cpu.mem_xfer
.sym 71104 iomem_wdata[14]
.sym 71106 gpio_led_r_SB_DFFESR_Q_E
.sym 71110 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 71111 iomem_wdata[12]
.sym 71114 iomem_wdata[11]
.sym 71118 iomem_wdata[10]
.sym 71119 soc.cpu.mem_rdata_q[30]
.sym 71120 iomem_wdata[8]
.sym 71121 iomem_wdata[13]
.sym 71128 iomem_wdata[8]
.sym 71134 iomem_wdata[11]
.sym 71141 iomem_wdata[10]
.sym 71146 iomem_wdata[13]
.sym 71155 iomem_wdata[15]
.sym 71158 soc.cpu.mem_xfer
.sym 71159 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 71160 soc.cpu.mem_rdata_q[30]
.sym 71166 iomem_wdata[12]
.sym 71173 iomem_wdata[14]
.sym 71174 gpio_led_r_SB_DFFESR_Q_E
.sym 71175 CLK$SB_IO_IN_$glb_clk
.sym 71176 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71178 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 71182 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 71184 ws2812_inst.led_reg[3][8]
.sym 71189 gpio_led_r[0]
.sym 71196 soc.cpu.mem_rdata_q[30]
.sym 71204 gpio_led_r[5]
.sym 71205 soc.cpu.mem_xfer
.sym 71206 gpio_led_r[7]
.sym 71210 gpio_led_r[4]
.sym 71211 soc.cpu.mem_rdata_q[25]
.sym 71220 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 71222 soc.cpu.pcpi_rs1[1]
.sym 71223 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 71224 iomem_wstrb[1]
.sym 71226 resetn
.sym 71231 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 71232 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71234 soc.cpu.pcpi_rs1[0]
.sym 71238 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 71241 soc.cpu.mem_wordsize[1]
.sym 71242 soc.cpu.pcpi_rs1[0]
.sym 71243 soc.cpu.mem_wordsize[2]
.sym 71245 gpio_led_r_SB_DFFESR_Q_E
.sym 71246 iomem_wdata[9]
.sym 71251 soc.cpu.pcpi_rs1[1]
.sym 71252 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 71253 soc.cpu.pcpi_rs1[0]
.sym 71254 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71257 soc.cpu.mem_wordsize[1]
.sym 71258 soc.cpu.pcpi_rs1[1]
.sym 71259 soc.cpu.pcpi_rs1[0]
.sym 71260 soc.cpu.mem_wordsize[2]
.sym 71263 soc.cpu.mem_wordsize[2]
.sym 71264 soc.cpu.mem_wordsize[1]
.sym 71265 soc.cpu.pcpi_rs1[1]
.sym 71266 soc.cpu.pcpi_rs1[0]
.sym 71269 resetn
.sym 71270 iomem_wstrb[1]
.sym 71272 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 71275 soc.cpu.pcpi_rs1[1]
.sym 71276 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 71277 soc.cpu.pcpi_rs1[0]
.sym 71281 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 71284 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 71287 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 71290 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 71295 iomem_wdata[9]
.sym 71297 gpio_led_r_SB_DFFESR_Q_E
.sym 71298 CLK$SB_IO_IN_$glb_clk
.sym 71299 resetn_SB_LUT4_I3_O_$glb_sr
.sym 71301 ws2812_inst.led_reg[2][20]
.sym 71302 ws2812_inst.led_reg[2][21]
.sym 71303 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 71304 ws2812_inst.led_reg[2][15]
.sym 71306 ws2812_inst.led_reg[2][14]
.sym 71317 ws2812_inst.led_reg[3][8]
.sym 71320 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 71327 led_rgb_data[8]
.sym 71328 iomem_wstrb[1]
.sym 71332 iomem_wdata[9]
.sym 71335 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 71341 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 71344 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 71349 iomem_wstrb[3]
.sym 71350 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 71351 soc.cpu.mem_la_read
.sym 71352 iomem_wstrb[0]
.sym 71353 resetn
.sym 71354 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 71355 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 71356 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 71358 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 71365 soc.cpu.mem_xfer
.sym 71366 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 71368 soc.cpu.trap_SB_LUT4_I3_O
.sym 71369 iomem_wstrb[2]
.sym 71370 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 71371 iomem_wstrb[1]
.sym 71374 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 71375 iomem_wstrb[3]
.sym 71376 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 71377 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 71380 soc.cpu.mem_xfer
.sym 71382 soc.cpu.mem_la_read
.sym 71392 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 71393 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 71394 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 71395 iomem_wstrb[0]
.sym 71398 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 71399 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 71400 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 71401 iomem_wstrb[2]
.sym 71404 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 71406 resetn
.sym 71410 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 71411 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 71412 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 71413 iomem_wstrb[1]
.sym 71417 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 71419 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 71420 soc.cpu.trap_SB_LUT4_I3_O
.sym 71421 CLK$SB_IO_IN_$glb_clk
.sym 71423 ws2812_inst.led_reg[3][21]
.sym 71424 LED_R_SB_CARRY_CO_I1
.sym 71425 ws2812_inst.led_reg[3][15]
.sym 71427 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 71428 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 71436 ws2812_inst.led_reg[2][14]
.sym 71438 iomem_wdata[17]
.sym 71440 iomem_wdata[18]
.sym 71441 iomem_wdata[21]
.sym 71442 led_rgb_data[14]
.sym 71443 iomem_wstrb[0]
.sym 71444 iomem_wdata[20]
.sym 71450 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 71453 led_rgb_data[8]
.sym 71456 resetn
.sym 71457 iomem_wdata[2]
.sym 71465 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 71467 gpio_led_r[0]
.sym 71468 soc.cpu.mem_xfer_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 71469 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71470 iomem_wdata[16]
.sym 71472 soc.cpu.mem_state[0]
.sym 71476 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 71477 soc.cpu.mem_xfer
.sym 71478 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 71479 soc.cpu.mem_state[1]
.sym 71480 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 71482 soc.cpu.mem_la_read
.sym 71490 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 71491 led_rgb_data_SB_DFFE_Q_9_E
.sym 71493 soc.cpu.mem_do_wdata
.sym 71497 soc.cpu.mem_xfer
.sym 71498 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 71499 soc.cpu.mem_la_read
.sym 71500 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71503 soc.cpu.mem_state[0]
.sym 71504 soc.cpu.mem_state[1]
.sym 71505 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 71506 soc.cpu.mem_xfer_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 71509 soc.cpu.mem_la_read
.sym 71510 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 71511 soc.cpu.mem_xfer
.sym 71512 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 71515 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 71518 soc.cpu.mem_do_wdata
.sym 71521 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 71522 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 71529 gpio_led_r[0]
.sym 71534 soc.cpu.mem_state[0]
.sym 71535 soc.cpu.mem_state[1]
.sym 71542 iomem_wdata[16]
.sym 71543 led_rgb_data_SB_DFFE_Q_9_E
.sym 71544 CLK$SB_IO_IN_$glb_clk
.sym 71560 iomem_wdata[19]
.sym 71565 ws2812_inst.led_reg[3][21]
.sym 71566 led_rgb_data[15]
.sym 71567 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 71577 led_rgb_data_SB_DFFE_Q_9_E
.sym 71587 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 71589 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 71592 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 71594 soc.cpu.mem_xfer
.sym 71595 soc.cpu.trap
.sym 71597 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 71598 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 71599 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 71600 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 71602 soc.cpu.mem_state[1]
.sym 71603 soc.cpu.mem_state[0]
.sym 71605 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 71606 soc.cpu.trap_SB_LUT4_I1_I3
.sym 71609 gpio_led_r[6]
.sym 71611 soc.cpu.trap_SB_LUT4_I1_I2
.sym 71614 soc.cpu.trap
.sym 71616 resetn
.sym 71618 soc.cpu.mem_do_wdata
.sym 71620 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 71621 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 71622 soc.cpu.mem_do_wdata
.sym 71623 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 71626 soc.cpu.trap
.sym 71629 resetn
.sym 71632 soc.cpu.mem_state[0]
.sym 71633 soc.cpu.mem_xfer
.sym 71634 soc.cpu.mem_state[1]
.sym 71639 soc.cpu.mem_state[1]
.sym 71641 soc.cpu.mem_state[0]
.sym 71644 soc.cpu.mem_state[0]
.sym 71646 soc.cpu.mem_state[1]
.sym 71650 soc.cpu.trap_SB_LUT4_I1_I3
.sym 71651 soc.cpu.trap
.sym 71652 soc.cpu.trap_SB_LUT4_I1_I2
.sym 71653 resetn
.sym 71658 gpio_led_r[6]
.sym 71662 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 71663 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 71664 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 71665 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 71666 soc.cpu.mem_state_SB_DFFESR_Q_E
.sym 71667 CLK$SB_IO_IN_$glb_clk
.sym 71668 soc.cpu.mem_state_SB_DFFESR_Q_R
.sym 71669 LED_R$SB_IO_OUT
.sym 71670 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 71672 pwm_r.counter[1]
.sym 71673 pwm_r.counter[0]
.sym 71714 pwm_r.counter[4]
.sym 71721 pwm_r.counter[3]
.sym 71723 pwm_r.counter[5]
.sym 71725 pwm_r.counter[7]
.sym 71728 pwm_r.counter[2]
.sym 71730 pwm_r.counter[0]
.sym 71737 pwm_r.counter[1]
.sym 71740 pwm_r.counter[6]
.sym 71742 $nextpnr_ICESTORM_LC_4$O
.sym 71745 pwm_r.counter[0]
.sym 71748 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 71750 pwm_r.counter[1]
.sym 71754 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 71757 pwm_r.counter[2]
.sym 71758 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 71760 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 71762 pwm_r.counter[3]
.sym 71764 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 71766 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 71769 pwm_r.counter[4]
.sym 71770 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 71772 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 71774 pwm_r.counter[5]
.sym 71776 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 71778 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 71780 pwm_r.counter[6]
.sym 71782 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 71786 pwm_r.counter[7]
.sym 71788 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 71790 CLK$SB_IO_IN_$glb_clk
.sym 71807 LED_R$SB_IO_OUT
.sym 71867 flash_io2_do
.sym 71869 flash_io2_oe
.sym 71884 flash_io2_oe
.sym 71887 flash_io2_do
.sym 71911 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 71936 soc.simpleuart.recv_state[2]
.sym 71938 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 71939 UART_RX_SB_LUT4_I2_I1
.sym 71940 UART_RX_SB_LUT4_I2_O
.sym 71941 soc.simpleuart.recv_state[1]
.sym 71943 soc.simpleuart.recv_state[0]
.sym 71944 soc.simpleuart.recv_state[2]
.sym 71947 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 71949 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 71951 soc.simpleuart.recv_state[0]
.sym 71954 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 71956 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 71957 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 71958 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 71960 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 71961 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 71968 UART_RX_SB_LUT4_I2_I1
.sym 71969 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 71970 soc.simpleuart.recv_state[2]
.sym 71973 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 71974 UART_RX_SB_LUT4_I2_O
.sym 71975 soc.simpleuart.recv_state[0]
.sym 71976 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 71979 soc.simpleuart.recv_state[0]
.sym 71980 UART_RX_SB_LUT4_I2_I1
.sym 71981 soc.simpleuart.recv_state[2]
.sym 71982 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 71991 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 71993 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 71997 UART_RX_SB_LUT4_I2_I1
.sym 71998 soc.simpleuart.recv_state[2]
.sym 71999 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 72000 soc.simpleuart.recv_state[0]
.sym 72003 soc.simpleuart.recv_state[0]
.sym 72006 soc.simpleuart.recv_state[1]
.sym 72009 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 72010 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 72011 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 72012 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 72013 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3_SB_LUT4_I3_O
.sym 72014 CLK$SB_IO_IN_$glb_clk
.sym 72015 resetn_SB_LUT4_I3_O_$glb_sr
.sym 72016 flash_io3_di
.sym 72034 flash_io2_do
.sym 72064 flash_io3_oe
.sym 72077 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 72079 flash_io3_di
.sym 72097 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 72099 UART_TX_SB_DFFESS_Q_E
.sym 72102 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 72105 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 72106 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 72108 soc.simpleuart.send_bitcnt[0]
.sym 72111 resetn
.sym 72113 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 72118 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 72121 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 72128 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 72136 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 72137 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 72143 resetn
.sym 72144 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 72148 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 72149 soc.simpleuart.send_bitcnt[0]
.sym 72150 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 72166 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 72167 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 72168 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 72173 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 72174 resetn
.sym 72176 UART_TX_SB_DFFESS_Q_E
.sym 72177 CLK$SB_IO_IN_$glb_clk
.sym 72178 resetn_SB_LUT4_I3_O_$glb_sr
.sym 72191 iomem_addr[6]
.sym 72192 iomem_addr[8]
.sym 72194 iomem_addr[4]
.sym 72197 UART_TX_SB_DFFESS_Q_E
.sym 72199 soc.spimemio.din_data[6]
.sym 72201 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 72204 UART_TX_SB_DFFESS_Q_E
.sym 72208 soc.spimemio.jump
.sym 72209 iomem_addr[16]
.sym 72210 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 72211 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 72212 soc.spimemio.state[9]
.sym 72214 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72224 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 72227 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 72236 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 72239 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 72241 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 72242 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 72271 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 72272 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 72273 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 72274 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 72289 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 72290 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 72314 flash_io2_oe
.sym 72315 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 72317 iomem_addr[10]
.sym 72318 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 72323 flash_io1_oe
.sym 72326 soc.spimemio.din_data[7]
.sym 72327 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 72328 iomem_addr[16]
.sym 72332 iomem_wdata[0]
.sym 72333 soc.spimemio.din_data[4]
.sym 72334 flash_io1_di
.sym 72343 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72346 soc.spimemio.jump_SB_LUT4_O_I3
.sym 72347 soc.spimemio.rd_valid
.sym 72349 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 72350 soc.spimemio.state[2]
.sym 72353 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 72354 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72355 soc.spimemio_cfgreg_do[22]
.sym 72357 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 72359 soc.spimemio_cfgreg_do[21]
.sym 72360 soc.spimemio.jump_SB_LUT4_O_I2
.sym 72361 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72362 iomem_addr[12]
.sym 72366 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 72367 iomem_addr[3]
.sym 72370 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 72371 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 72373 soc.spimemio.state[6]
.sym 72374 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72376 soc.spimemio.rd_valid
.sym 72377 soc.spimemio.jump_SB_LUT4_O_I3
.sym 72378 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72379 soc.spimemio.jump_SB_LUT4_O_I2
.sym 72382 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 72383 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 72384 iomem_addr[3]
.sym 72385 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 72389 soc.spimemio_cfgreg_do[22]
.sym 72390 soc.spimemio_cfgreg_do[21]
.sym 72391 soc.spimemio.state[2]
.sym 72394 soc.spimemio.state[6]
.sym 72396 iomem_addr[12]
.sym 72397 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72406 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 72408 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 72412 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72413 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 72414 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72415 soc.spimemio.state[6]
.sym 72423 CLK$SB_IO_IN_$glb_clk
.sym 72437 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72440 flash_io2_di
.sym 72441 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 72443 soc.spimemio_cfgreg_do[22]
.sym 72447 iomem_wdata[10]
.sym 72448 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72449 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72450 iomem_addr[12]
.sym 72452 soc.spimemio.din_data[3]
.sym 72453 iomem_addr[3]
.sym 72454 soc.spimemio.state[1]
.sym 72455 soc.spimemio.state[4]
.sym 72456 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 72457 soc.spimemio.rd_addr_SB_DFFE_Q_23_E
.sym 72458 iomem_addr[15]
.sym 72460 iomem_addr[14]
.sym 72466 iomem_addr[4]
.sym 72467 soc.spimemio.state[2]
.sym 72469 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 72470 iomem_addr[5]
.sym 72471 iomem_addr[20]
.sym 72472 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 72473 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 72474 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 72475 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 72476 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 72477 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72478 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 72480 soc.spimemio.state[6]
.sym 72481 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 72482 soc.spimemio.state[9]
.sym 72483 soc.spimemio.din_data[4]
.sym 72484 iomem_addr[14]
.sym 72485 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 72486 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 72487 soc.spimemio.din_data[5]
.sym 72488 soc.spimemio.din_data[6]
.sym 72489 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 72493 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72494 iomem_addr[21]
.sym 72495 soc.spimemio_cfgreg_do[21]
.sym 72497 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 72499 iomem_addr[4]
.sym 72500 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 72501 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 72502 iomem_addr[20]
.sym 72505 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 72507 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 72511 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 72513 soc.spimemio.din_data[6]
.sym 72517 soc.spimemio.din_data[5]
.sym 72518 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72519 iomem_addr[21]
.sym 72520 soc.spimemio.state[9]
.sym 72523 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 72524 soc.spimemio.din_data[4]
.sym 72525 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 72526 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 72529 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 72530 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 72531 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 72532 iomem_addr[5]
.sym 72535 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 72536 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 72537 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 72538 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 72541 soc.spimemio.state[6]
.sym 72542 soc.spimemio_cfgreg_do[21]
.sym 72543 soc.spimemio.state[2]
.sym 72544 iomem_addr[14]
.sym 72545 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72546 CLK$SB_IO_IN_$glb_clk
.sym 72558 soc.spimemio.buffer[2]
.sym 72560 iomem_addr[4]
.sym 72562 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 72563 soc.spimemio.jump
.sym 72566 iomem_addr[5]
.sym 72567 soc.spimemio.state[0]
.sym 72569 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72571 soc.spimemio.state[2]
.sym 72572 soc.spimemio.dout_data[3]
.sym 72573 soc.spimemio.dout_data[2]
.sym 72574 soc.simpleuart.send_divcnt[0]
.sym 72576 $PACKER_VCC_NET
.sym 72577 $PACKER_GND_NET
.sym 72579 soc.spimemio.din_data[5]
.sym 72581 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 72582 soc.spimemio.valid
.sym 72589 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 72591 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 72592 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72593 soc.spimemio.state[6]
.sym 72594 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 72595 iomem_addr[19]
.sym 72596 soc.spimemio.din_data[3]
.sym 72597 soc.spimemio.state[9]
.sym 72598 iomem_addr[13]
.sym 72599 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 72600 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 72601 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 72602 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 72603 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 72604 soc.spimemio.state[9]
.sym 72608 iomem_addr[3]
.sym 72609 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72611 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 72613 soc.spimemio.din_data[7]
.sym 72614 soc.spimemio.state[1]
.sym 72615 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72616 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72617 soc.spimemio.din_data[0]
.sym 72618 iomem_addr[15]
.sym 72619 iomem_addr[16]
.sym 72622 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 72623 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 72624 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 72625 soc.spimemio.din_data[7]
.sym 72628 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72629 iomem_addr[13]
.sym 72630 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 72631 soc.spimemio.state[6]
.sym 72636 soc.spimemio.state[1]
.sym 72637 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72640 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 72641 soc.spimemio.state[6]
.sym 72642 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72643 iomem_addr[15]
.sym 72648 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 72649 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 72652 iomem_addr[16]
.sym 72653 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72654 soc.spimemio.din_data[0]
.sym 72655 soc.spimemio.state[9]
.sym 72658 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 72659 soc.spimemio.din_data[3]
.sym 72660 iomem_addr[19]
.sym 72661 soc.spimemio.state[9]
.sym 72664 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 72665 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 72666 iomem_addr[3]
.sym 72667 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 72668 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72669 CLK$SB_IO_IN_$glb_clk
.sym 72682 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 72683 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72684 flash_clk$SB_IO_OUT
.sym 72685 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 72686 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72687 soc.spimemio.jump
.sym 72691 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 72693 soc.spimemio.din_data[0]
.sym 72694 flash_csb$SB_IO_OUT
.sym 72695 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 72697 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 72698 $PACKER_VCC_NET
.sym 72700 soc.spimemio.din_data[0]
.sym 72702 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 72703 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 72712 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72714 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 72715 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72717 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 72718 soc.spimemio.state[1]
.sym 72719 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72720 soc.spimemio_cfgreg_do[19]
.sym 72721 soc.spimemio.state[6]
.sym 72722 soc.spimemio.state[2]
.sym 72725 soc.spimemio_cfgreg_do[21]
.sym 72726 soc.spimemio_cfgreg_do[22]
.sym 72727 soc.spimemio.state[4]
.sym 72729 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 72730 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72731 soc.spimemio.state[0]
.sym 72733 soc.spimemio.rd_inc
.sym 72734 soc.spimemio_cfgreg_do[20]
.sym 72735 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72739 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 72741 soc.spimemio.valid
.sym 72742 soc.spimemio.valid
.sym 72743 iomem_addr[11]
.sym 72745 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 72746 soc.spimemio.valid
.sym 72748 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 72751 soc.spimemio_cfgreg_do[22]
.sym 72752 soc.spimemio_cfgreg_do[21]
.sym 72753 soc.spimemio.state[2]
.sym 72757 soc.spimemio.jump_SB_LUT4_I3_O
.sym 72759 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 72763 soc.spimemio_cfgreg_do[19]
.sym 72764 soc.spimemio_cfgreg_do[20]
.sym 72765 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 72766 soc.spimemio.state[1]
.sym 72769 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 72770 soc.spimemio.rd_inc
.sym 72775 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 72776 soc.spimemio.state[4]
.sym 72777 soc.spimemio.state[0]
.sym 72781 iomem_addr[11]
.sym 72782 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 72783 soc.spimemio.state[6]
.sym 72784 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 72787 soc.spimemio.rd_inc
.sym 72791 soc.spimemio.rd_wait_SB_DFFESR_Q_E
.sym 72792 CLK$SB_IO_IN_$glb_clk
.sym 72793 soc.spimemio.valid
.sym 72807 soc.spimemio.dout_data[7]
.sym 72808 soc.spimemio.state[2]
.sym 72814 soc.spimemio.dout_data[0]
.sym 72815 soc.spimemio_cfgreg_do[21]
.sym 72816 iomem_wstrb[3]
.sym 72819 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 72822 flash_io1_di
.sym 72828 soc.simpleuart.send_divcnt[0]
.sym 72860 soc.simpleuart.send_divcnt[0]
.sym 72863 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 72874 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 72875 soc.simpleuart.send_divcnt[0]
.sym 72915 CLK$SB_IO_IN_$glb_clk
.sym 72916 resetn_SB_LUT4_I3_O_$glb_sr
.sym 72928 soc.spimemio.buffer[1]
.sym 72931 flash_io0_oe
.sym 72933 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 72938 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 72941 flash_io3_di_SB_LUT4_I2_I3
.sym 72943 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 72945 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 72946 soc.spimemio.dout_data[1]
.sym 72948 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 72952 soc.spimemio.dout_data[1]
.sym 72961 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 72962 iomem_wstrb[1]
.sym 72965 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 72967 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 72969 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 72970 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 72973 soc.simpleuart.send_dummy
.sym 72974 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 72977 iomem_wstrb[3]
.sym 72987 iomem_wstrb[2]
.sym 72993 soc.simpleuart.send_dummy
.sym 72994 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 73015 iomem_wstrb[1]
.sym 73016 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 73017 iomem_wstrb[2]
.sym 73018 iomem_wstrb[3]
.sym 73027 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 73028 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 73029 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 73036 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 73037 soc.simpleuart.send_dummy_SB_DFFESS_Q_E
.sym 73038 CLK$SB_IO_IN_$glb_clk
.sym 73039 resetn_SB_LUT4_I3_O_$glb_sr
.sym 73058 iomem_wstrb[1]
.sym 73059 soc.spimemio_cfgreg_do[31]
.sym 73060 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 73066 soc.spimemio.dout_data[2]
.sym 73067 $PACKER_VCC_NET
.sym 73068 soc.simpleuart.send_divcnt[2]
.sym 73069 soc.simpleuart_reg_div_do[14]
.sym 73071 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 73072 soc.spimemio.dout_data[3]
.sym 73073 $PACKER_GND_NET
.sym 73074 soc.simpleuart.send_divcnt[0]
.sym 73075 soc.simpleuart.send_divcnt[23]
.sym 73083 soc.simpleuart.send_divcnt[0]
.sym 73084 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73086 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 73088 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 73089 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 73090 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 73091 soc.simpleuart_reg_div_do[2]
.sym 73092 soc.spimemio.dout_data[2]
.sym 73094 soc.simpleuart.send_divcnt[2]
.sym 73098 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 73099 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 73101 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 73103 soc.simpleuart_reg_div_do[0]
.sym 73105 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 73106 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 73108 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 73109 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 73112 soc.spimemio.dout_data[1]
.sym 73114 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 73115 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 73116 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 73117 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 73120 soc.simpleuart_reg_div_do[2]
.sym 73121 soc.simpleuart.send_divcnt[2]
.sym 73122 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73128 soc.spimemio.dout_data[1]
.sym 73138 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 73139 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 73140 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 73141 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 73144 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 73145 soc.simpleuart.send_divcnt[0]
.sym 73146 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 73147 soc.simpleuart_reg_div_do[0]
.sym 73159 soc.spimemio.dout_data[2]
.sym 73160 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 73161 CLK$SB_IO_IN_$glb_clk
.sym 73175 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73178 iomem_wdata[2]
.sym 73183 soc.simpleuart_reg_div_do[0]
.sym 73184 soc.simpleuart_reg_div_do[7]
.sym 73187 soc.simpleuart.send_divcnt[8]
.sym 73188 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 73190 $PACKER_VCC_NET
.sym 73191 soc.simpleuart.send_divcnt[10]
.sym 73193 soc.simpleuart.send_divcnt[11]
.sym 73194 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 73198 iomem_wdata[27]
.sym 73204 soc.simpleuart_reg_div_do[15]
.sym 73205 soc.simpleuart_reg_div_do[11]
.sym 73207 soc.simpleuart.send_divcnt[3]
.sym 73209 soc.simpleuart.send_divcnt[10]
.sym 73210 soc.simpleuart_reg_div_do[10]
.sym 73211 soc.simpleuart.send_divcnt[7]
.sym 73212 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73213 soc.simpleuart.send_divcnt[8]
.sym 73216 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 73217 soc.simpleuart_reg_div_do[8]
.sym 73218 soc.simpleuart.send_divcnt[6]
.sym 73219 soc.simpleuart.send_divcnt[11]
.sym 73220 soc.simpleuart_reg_div_do[3]
.sym 73221 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73222 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73223 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 73224 soc.simpleuart_reg_div_do[7]
.sym 73226 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 73229 soc.simpleuart_reg_div_do[14]
.sym 73230 soc.simpleuart_reg_div_do[23]
.sym 73231 soc.simpleuart_reg_div_do[6]
.sym 73232 soc.simpleuart.send_divcnt[14]
.sym 73233 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 73234 soc.simpleuart.send_divcnt[11]
.sym 73235 soc.simpleuart.send_divcnt[23]
.sym 73237 soc.simpleuart_reg_div_do[8]
.sym 73238 soc.simpleuart_reg_div_do[11]
.sym 73239 soc.simpleuart.send_divcnt[8]
.sym 73240 soc.simpleuart.send_divcnt[11]
.sym 73244 soc.simpleuart_reg_div_do[15]
.sym 73251 soc.simpleuart_reg_div_do[10]
.sym 73252 soc.simpleuart.send_divcnt[10]
.sym 73255 soc.simpleuart.send_divcnt[3]
.sym 73256 soc.simpleuart_reg_div_do[3]
.sym 73257 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73261 soc.simpleuart_reg_div_do[14]
.sym 73262 soc.simpleuart_reg_div_do[11]
.sym 73263 soc.simpleuart.send_divcnt[11]
.sym 73264 soc.simpleuart.send_divcnt[14]
.sym 73267 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 73268 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 73269 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 73270 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 73273 soc.simpleuart_reg_div_do[7]
.sym 73274 soc.simpleuart.send_divcnt[7]
.sym 73275 soc.simpleuart_reg_div_do[6]
.sym 73276 soc.simpleuart.send_divcnt[6]
.sym 73279 soc.simpleuart_reg_div_do[23]
.sym 73280 soc.simpleuart.send_divcnt[23]
.sym 73281 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 73282 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 73298 flash_io3_di_SB_LUT4_I2_I3
.sym 73299 soc.simpleuart_reg_div_do[11]
.sym 73305 soc.simpleuart_reg_div_do[14]
.sym 73307 iomem_wstrb[3]
.sym 73310 soc.simpleuart_reg_div_do[7]
.sym 73313 soc.simpleuart.send_divcnt[0]
.sym 73319 iomem_ready_SB_LUT4_I1_O
.sym 73327 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73329 soc.simpleuart.send_divcnt[0]
.sym 73332 soc.simpleuart.send_divcnt[5]
.sym 73335 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73336 soc.simpleuart.send_divcnt[1]
.sym 73341 soc.simpleuart.send_divcnt[6]
.sym 73342 soc.simpleuart.send_divcnt[7]
.sym 73345 soc.simpleuart.send_divcnt[2]
.sym 73346 soc.simpleuart.send_divcnt[0]
.sym 73347 soc.simpleuart.send_divcnt[4]
.sym 73354 soc.simpleuart.send_divcnt[3]
.sym 73359 $nextpnr_ICESTORM_LC_16$O
.sym 73361 soc.simpleuart.send_divcnt[0]
.sym 73365 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 73366 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73367 soc.simpleuart.send_divcnt[1]
.sym 73369 soc.simpleuart.send_divcnt[0]
.sym 73371 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 73372 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73374 soc.simpleuart.send_divcnt[2]
.sym 73375 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 73377 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 73378 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73379 soc.simpleuart.send_divcnt[3]
.sym 73381 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 73383 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 73384 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73386 soc.simpleuart.send_divcnt[4]
.sym 73387 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 73389 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 73390 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73392 soc.simpleuart.send_divcnt[5]
.sym 73393 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 73395 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 73396 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73397 soc.simpleuart.send_divcnt[6]
.sym 73399 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 73401 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 73402 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73403 soc.simpleuart.send_divcnt[7]
.sym 73405 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 73407 CLK$SB_IO_IN_$glb_clk
.sym 73408 resetn_SB_LUT4_I3_O_$glb_sr
.sym 73421 soc.simpleuart_reg_div_do[21]
.sym 73423 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 73425 soc.simpleuart_reg_div_do[4]
.sym 73427 soc.simpleuart.recv_divcnt[14]
.sym 73428 soc.simpleuart_reg_div_do[15]
.sym 73429 soc.simpleuart_reg_div_do[5]
.sym 73430 soc.simpleuart_reg_div_do[19]
.sym 73431 soc.simpleuart_reg_div_do[18]
.sym 73436 soc.simpleuart.send_divcnt[3]
.sym 73437 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 73438 soc.spimemio.dout_data[1]
.sym 73445 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 73450 soc.simpleuart.send_divcnt[8]
.sym 73455 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73457 soc.simpleuart.send_divcnt[15]
.sym 73459 soc.simpleuart.send_divcnt[9]
.sym 73461 soc.simpleuart.send_divcnt[11]
.sym 73463 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73471 soc.simpleuart.send_divcnt[13]
.sym 73476 soc.simpleuart.send_divcnt[10]
.sym 73478 soc.simpleuart.send_divcnt[12]
.sym 73480 soc.simpleuart.send_divcnt[14]
.sym 73482 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 73483 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73485 soc.simpleuart.send_divcnt[8]
.sym 73486 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 73488 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 73489 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73490 soc.simpleuart.send_divcnt[9]
.sym 73492 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 73494 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 73495 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73496 soc.simpleuart.send_divcnt[10]
.sym 73498 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 73500 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 73501 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73502 soc.simpleuart.send_divcnt[11]
.sym 73504 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 73506 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 73507 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73508 soc.simpleuart.send_divcnt[12]
.sym 73510 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 73512 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 73513 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73515 soc.simpleuart.send_divcnt[13]
.sym 73516 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 73518 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 73519 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73520 soc.simpleuart.send_divcnt[14]
.sym 73522 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 73524 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 73525 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73527 soc.simpleuart.send_divcnt[15]
.sym 73528 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 73530 CLK$SB_IO_IN_$glb_clk
.sym 73531 resetn_SB_LUT4_I3_O_$glb_sr
.sym 73548 iomem_wdata[5]
.sym 73549 soc.simpleuart_reg_div_do[1]
.sym 73551 soc.simpleuart_reg_div_do[28]
.sym 73553 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 73555 soc.simpleuart.send_divcnt[22]
.sym 73557 $PACKER_GND_NET
.sym 73559 soc.simpleuart.send_divcnt[11]
.sym 73560 soc.spimemio.dout_data[3]
.sym 73561 soc.simpleuart.send_divcnt[12]
.sym 73562 soc.simpleuart.send_divcnt[23]
.sym 73563 $PACKER_VCC_NET
.sym 73565 soc.simpleuart.send_divcnt[14]
.sym 73568 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 73573 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73574 soc.simpleuart.send_divcnt[17]
.sym 73578 soc.simpleuart.send_divcnt[21]
.sym 73581 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73583 soc.simpleuart.send_divcnt[18]
.sym 73584 soc.simpleuart.send_divcnt[19]
.sym 73585 soc.simpleuart.send_divcnt[20]
.sym 73589 soc.simpleuart.send_divcnt[16]
.sym 73603 soc.simpleuart.send_divcnt[22]
.sym 73604 soc.simpleuart.send_divcnt[23]
.sym 73605 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 73606 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73608 soc.simpleuart.send_divcnt[16]
.sym 73609 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 73611 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 73612 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73614 soc.simpleuart.send_divcnt[17]
.sym 73615 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 73617 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 73618 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73619 soc.simpleuart.send_divcnt[18]
.sym 73621 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 73623 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 73624 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73625 soc.simpleuart.send_divcnt[19]
.sym 73627 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 73629 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 73630 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73631 soc.simpleuart.send_divcnt[20]
.sym 73633 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 73635 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 73636 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73638 soc.simpleuart.send_divcnt[21]
.sym 73639 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 73641 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 73642 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73643 soc.simpleuart.send_divcnt[22]
.sym 73645 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 73647 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 73648 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73649 soc.simpleuart.send_divcnt[23]
.sym 73651 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 73653 CLK$SB_IO_IN_$glb_clk
.sym 73654 resetn_SB_LUT4_I3_O_$glb_sr
.sym 73670 soc.simpleuart.send_divcnt[31]
.sym 73673 soc.simpleuart_reg_div_do[18]
.sym 73682 soc.simpleuart.send_divcnt[19]
.sym 73684 soc.simpleuart.send_divcnt[20]
.sym 73689 $PACKER_VCC_NET
.sym 73691 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 73697 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73699 soc.simpleuart.send_divcnt[27]
.sym 73702 soc.simpleuart.send_divcnt[30]
.sym 73705 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73708 soc.simpleuart.send_divcnt[28]
.sym 73709 soc.simpleuart.send_divcnt[29]
.sym 73711 soc.simpleuart.send_divcnt[31]
.sym 73712 soc.simpleuart.send_divcnt[24]
.sym 73714 soc.simpleuart.send_divcnt[26]
.sym 73719 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73721 soc.simpleuart.send_divcnt[25]
.sym 73727 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73728 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 73729 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73731 soc.simpleuart.send_divcnt[24]
.sym 73732 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 73734 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 73735 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73736 soc.simpleuart.send_divcnt[25]
.sym 73738 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 73740 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 73741 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73743 soc.simpleuart.send_divcnt[26]
.sym 73744 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 73746 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 73747 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73749 soc.simpleuart.send_divcnt[27]
.sym 73750 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 73752 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 73753 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73754 soc.simpleuart.send_divcnt[28]
.sym 73756 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 73758 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 73759 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73760 soc.simpleuart.send_divcnt[29]
.sym 73762 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 73764 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 73765 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73767 soc.simpleuart.send_divcnt[30]
.sym 73768 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 73772 soc.simpleuart.send_divcnt[31]
.sym 73773 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 73774 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 73776 CLK$SB_IO_IN_$glb_clk
.sym 73777 resetn_SB_LUT4_I3_O_$glb_sr
.sym 73790 soc.spimemio.dout_data[5]
.sym 73794 iomem_wdata[26]
.sym 73795 soc.simpleuart_reg_div_do[16]
.sym 73799 soc.simpleuart_reg_div_do[30]
.sym 73801 soc.simpleuart_reg_div_do[25]
.sym 73803 soc.simpleuart.send_divcnt[26]
.sym 73807 soc.simpleuart.send_divcnt[28]
.sym 73808 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 73811 iomem_ready_SB_LUT4_I1_O
.sym 73819 soc.spimemio.buffer[20]
.sym 73827 soc.spimemio.buffer[23]
.sym 73831 soc.spimemio.buffer[19]
.sym 73832 soc.spimemio.dout_data[3]
.sym 73833 soc.spimemio.buffer[17]
.sym 73840 soc.spimemio.dout_data[0]
.sym 73843 soc.spimemio.buffer[1]
.sym 73845 soc.spimemio.buffer[2]
.sym 73853 soc.spimemio.buffer[2]
.sym 73858 soc.spimemio.buffer[17]
.sym 73867 soc.spimemio.dout_data[0]
.sym 73870 soc.spimemio.buffer[19]
.sym 73878 soc.spimemio.dout_data[3]
.sym 73884 soc.spimemio.buffer[1]
.sym 73888 soc.spimemio.buffer[20]
.sym 73896 soc.spimemio.buffer[23]
.sym 73898 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 73899 CLK$SB_IO_IN_$glb_clk
.sym 73913 soc.spimemio.buffer[23]
.sym 73919 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 73922 soc.simpleuart_reg_div_do[17]
.sym 73923 soc.spimemio.buffer[20]
.sym 73928 soc.spimem_rdata[19]
.sym 73930 soc.spimemio.dout_data[1]
.sym 73934 iomem_wdata[31]
.sym 73935 soc.mem_rdata[25]
.sym 73946 soc.spimemio.buffer[8]
.sym 73950 soc.spimemio.buffer[10]
.sym 73956 soc.spimemio.buffer[11]
.sym 73959 soc.spimemio.dout_data[2]
.sym 73978 soc.spimemio.buffer[10]
.sym 73981 soc.spimemio.buffer[11]
.sym 73988 soc.spimemio.dout_data[2]
.sym 73996 soc.spimemio.buffer[8]
.sym 74021 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 74022 CLK$SB_IO_IN_$glb_clk
.sym 74040 iomem_wdata[19]
.sym 74044 soc.spimem_rdata[8]
.sym 74049 $PACKER_GND_NET
.sym 74055 $PACKER_VCC_NET
.sym 74058 iomem_wdata[9]
.sym 74084 gpio_led_g[2]
.sym 74088 gpio_led_g[1]
.sym 74090 soc.spimemio.dout_data[1]
.sym 74105 soc.spimemio.dout_data[1]
.sym 74113 gpio_led_g[2]
.sym 74125 gpio_led_g[1]
.sym 74144 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 74145 CLK$SB_IO_IN_$glb_clk
.sym 74163 soc.spimem_rdata[25]
.sym 74167 resetn
.sym 74172 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 74173 led_rgb_data[17]
.sym 74180 $PACKER_VCC_NET
.sym 74181 led_rgb_data[18]
.sym 74190 pwm_g.counter[2]
.sym 74193 pwm_g.counter[5]
.sym 74199 pwm_g.counter[3]
.sym 74208 pwm_g.counter[1]
.sym 74209 pwm_g.counter[0]
.sym 74210 pwm_g.counter[6]
.sym 74216 pwm_g.counter[4]
.sym 74219 pwm_g.counter[7]
.sym 74220 $nextpnr_ICESTORM_LC_3$O
.sym 74222 pwm_g.counter[0]
.sym 74226 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 74228 pwm_g.counter[1]
.sym 74232 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 74235 pwm_g.counter[2]
.sym 74236 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 74238 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 74240 pwm_g.counter[3]
.sym 74242 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 74244 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 74246 pwm_g.counter[4]
.sym 74248 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 74250 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 74253 pwm_g.counter[5]
.sym 74254 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 74256 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 74259 pwm_g.counter[6]
.sym 74260 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 74264 pwm_g.counter[7]
.sym 74266 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 74268 CLK$SB_IO_IN_$glb_clk
.sym 74290 iomem_wdata[11]
.sym 74294 gpio_led_g_SB_DFFESR_Q_E
.sym 74296 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 74298 gpio_led_g[3]
.sym 74302 resetn
.sym 74304 iomem_ready_SB_LUT4_I1_O
.sym 74313 pwm_g.counter[2]
.sym 74314 pwm_g.counter[0]
.sym 74315 pwm_g.counter[4]
.sym 74317 pwm_g.counter[6]
.sym 74318 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 74319 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 74320 pwm_g.counter[1]
.sym 74321 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 74322 pwm_g.counter[3]
.sym 74323 LED_G_SB_CARRY_CO_I1
.sym 74324 pwm_g.counter[5]
.sym 74325 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 74326 pwm_g.counter[7]
.sym 74329 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 74332 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 74334 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74343 LED_G_SB_CARRY_CO_CI[1]
.sym 74345 pwm_g.counter[0]
.sym 74346 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 74349 LED_G_SB_CARRY_CO_CI[2]
.sym 74351 pwm_g.counter[1]
.sym 74352 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 74355 LED_G_SB_CARRY_CO_CI[3]
.sym 74357 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 74358 pwm_g.counter[2]
.sym 74361 LED_G_SB_CARRY_CO_CI[4]
.sym 74363 pwm_g.counter[3]
.sym 74364 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 74367 LED_G_SB_CARRY_CO_CI[5]
.sym 74369 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 74370 pwm_g.counter[4]
.sym 74373 LED_G_SB_CARRY_CO_CI[6]
.sym 74375 pwm_g.counter[5]
.sym 74376 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 74379 LED_G_SB_CARRY_CO_CI[7]
.sym 74381 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74382 pwm_g.counter[6]
.sym 74385 $nextpnr_ICESTORM_LC_24$I3
.sym 74387 pwm_g.counter[7]
.sym 74388 LED_G_SB_CARRY_CO_I1
.sym 74408 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 74413 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74420 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74421 iomem_wdata[31]
.sym 74426 soc.mem_rdata[25]
.sym 74427 led_rgb_data[17]
.sym 74429 $nextpnr_ICESTORM_LC_24$I3
.sym 74434 gpio_led_g[5]
.sym 74436 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 74439 gpio_led_g[7]
.sym 74441 soc.spimem_rdata[25]
.sym 74442 iomem_wdata[25]
.sym 74449 iomem_wdata[29]
.sym 74456 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 74458 gpio_led_g[3]
.sym 74460 iomem_wdata[26]
.sym 74461 led_rgb_data_SB_DFFE_Q_E
.sym 74464 iomem_ready_SB_LUT4_I1_O
.sym 74470 $nextpnr_ICESTORM_LC_24$I3
.sym 74475 iomem_wdata[25]
.sym 74479 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 74480 soc.spimem_rdata[25]
.sym 74481 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 74482 iomem_ready_SB_LUT4_I1_O
.sym 74486 iomem_wdata[29]
.sym 74494 gpio_led_g[7]
.sym 74497 iomem_wdata[26]
.sym 74503 gpio_led_g[5]
.sym 74511 gpio_led_g[3]
.sym 74513 led_rgb_data_SB_DFFE_Q_E
.sym 74514 CLK$SB_IO_IN_$glb_clk
.sym 74528 iomem_wdata[25]
.sym 74530 led_rgb_data[18]
.sym 74532 led_rgb_data_SB_DFFE_Q_23_E
.sym 74533 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 74534 iomem_wdata[14]
.sym 74535 iomem_wstrb[1]
.sym 74538 led_rgb_data_SB_DFFE_Q_E
.sym 74540 ws2812_inst.led_reg[1][21]
.sym 74541 $PACKER_GND_NET
.sym 74542 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74543 led_rgb_data[21]
.sym 74544 ws2812_inst.led_reg[1][15]
.sym 74548 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74549 gpio_led_b[2]
.sym 74551 $PACKER_VCC_NET
.sym 74557 resetn
.sym 74559 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74560 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74562 iomem_wstrb[2]
.sym 74567 soc.cpu.mem_rdata_SB_LUT4_O_4_I3
.sym 74568 led_rgb_data[21]
.sym 74570 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 74572 iomem_rdata[25]
.sym 74577 iomem_ready_SB_LUT4_I1_O
.sym 74580 led_rgb_data[15]
.sym 74585 gpio_led_g[6]
.sym 74591 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74592 resetn
.sym 74593 iomem_wstrb[2]
.sym 74602 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 74603 soc.cpu.mem_rdata_SB_LUT4_O_4_I3
.sym 74614 led_rgb_data[21]
.sym 74621 iomem_ready_SB_LUT4_I1_O
.sym 74623 iomem_rdata[25]
.sym 74627 led_rgb_data[15]
.sym 74634 gpio_led_g[6]
.sym 74636 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74637 CLK$SB_IO_IN_$glb_clk
.sym 74638 resetn_SB_LUT4_I3_O_$glb_sr
.sym 74651 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 74653 iomem_wdata[13]
.sym 74655 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 74663 soc.cpu.mem_rdata_q[30]
.sym 74665 led_rgb_data[20]
.sym 74666 led_rgb_data[15]
.sym 74667 iomem_wdata[17]
.sym 74672 $PACKER_VCC_NET
.sym 74683 gpio_led_b[5]
.sym 74684 gpio_led_b[0]
.sym 74685 gpio_led_b[6]
.sym 74687 iomem_wdata[28]
.sym 74692 gpio_led_b[4]
.sym 74695 gpio_led_b[3]
.sym 74698 led_rgb_data_SB_DFFE_Q_E
.sym 74713 gpio_led_b[3]
.sym 74721 gpio_led_b[5]
.sym 74727 gpio_led_b[0]
.sym 74733 gpio_led_b[4]
.sym 74745 iomem_wdata[28]
.sym 74755 gpio_led_b[6]
.sym 74759 led_rgb_data_SB_DFFE_Q_E
.sym 74760 CLK$SB_IO_IN_$glb_clk
.sym 74774 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 74775 iomem_wdata[15]
.sym 74776 led_rgb_data[20]
.sym 74778 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 74779 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 74780 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 74781 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 74783 iomem_wdata[28]
.sym 74788 led_rgb_data[4]
.sym 74814 led_rgb_data_SB_DFFE_Q_23_E
.sym 74816 resetn
.sym 74820 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74822 iomem_wdata[12]
.sym 74831 iomem_wstrb[3]
.sym 74848 resetn
.sym 74849 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 74851 iomem_wstrb[3]
.sym 74868 iomem_wdata[12]
.sym 74882 led_rgb_data_SB_DFFE_Q_23_E
.sym 74883 CLK$SB_IO_IN_$glb_clk
.sym 74899 led_rgb_data[4]
.sym 74908 gpio_led_b[1]
.sym 74915 soc.cpu.mem_rdata_q[29]
.sym 74920 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 74931 pwm_g.counter[0]
.sym 74937 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 74938 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 74939 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 74941 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 74942 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 74943 iomem_wstrb[2]
.sym 74952 pwm_g.counter[1]
.sym 74954 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 74956 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 74959 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 74960 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 74961 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 74962 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 74972 pwm_g.counter[0]
.sym 74974 pwm_g.counter[1]
.sym 74984 iomem_wstrb[2]
.sym 74985 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 75001 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 75002 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 75003 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 75006 CLK$SB_IO_IN_$glb_clk
.sym 75021 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 75022 led_write
.sym 75028 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 75036 led_rgb_data[21]
.sym 75039 ws2812_inst.led_reg[2][20]
.sym 75042 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 75043 led_rgb_data[21]
.sym 75060 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 75074 gpio_led_r[3]
.sym 75075 gpio_led_r[2]
.sym 75080 led_rgb_data[8]
.sym 75088 gpio_led_r[2]
.sym 75115 gpio_led_r[3]
.sym 75127 led_rgb_data[8]
.sym 75128 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 75129 CLK$SB_IO_IN_$glb_clk
.sym 75130 resetn_SB_LUT4_I3_O_$glb_sr
.sym 75143 led_rgb_data[8]
.sym 75147 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 75149 iomem_wdata[2]
.sym 75158 led_rgb_data[15]
.sym 75162 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 75164 $PACKER_VCC_NET
.sym 75176 led_rgb_data[20]
.sym 75180 led_rgb_data[14]
.sym 75182 led_rgb_data[15]
.sym 75190 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 75196 led_rgb_data[21]
.sym 75203 gpio_led_r[1]
.sym 75212 led_rgb_data[20]
.sym 75218 led_rgb_data[21]
.sym 75224 gpio_led_r[1]
.sym 75232 led_rgb_data[15]
.sym 75244 led_rgb_data[14]
.sym 75251 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 75252 CLK$SB_IO_IN_$glb_clk
.sym 75253 resetn_SB_LUT4_I3_O_$glb_sr
.sym 75268 ws2812_inst.led_reg[0][14]
.sym 75272 ws2812_inst.led_reg[2][21]
.sym 75274 led_rgb_data_SB_DFFE_Q_9_E
.sym 75276 ws2812_inst.led_reg[2][15]
.sym 75281 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 75297 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 75303 gpio_led_r[4]
.sym 75305 gpio_led_r[5]
.sym 75306 led_rgb_data[15]
.sym 75307 gpio_led_r[7]
.sym 75313 led_rgb_data[21]
.sym 75328 led_rgb_data[21]
.sym 75334 gpio_led_r[7]
.sym 75342 led_rgb_data[15]
.sym 75355 gpio_led_r[5]
.sym 75358 gpio_led_r[4]
.sym 75374 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 75375 CLK$SB_IO_IN_$glb_clk
.sym 75376 resetn_SB_LUT4_I3_O_$glb_sr
.sym 75402 ws2812_inst.led_reg[3][15]
.sym 75419 LED_R_SB_CARRY_CO_I1
.sym 75422 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 75423 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 75424 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 75429 pwm_r.counter[1]
.sym 75430 pwm_r.counter[0]
.sym 75432 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 75433 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 75438 pwm_r.counter[4]
.sym 75439 pwm_r.counter[5]
.sym 75441 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 75444 pwm_r.counter[2]
.sym 75445 pwm_r.counter[3]
.sym 75447 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 75448 pwm_r.counter[6]
.sym 75449 pwm_r.counter[7]
.sym 75450 LED_R_SB_CARRY_CO_CI[1]
.sym 75452 pwm_r.counter[0]
.sym 75453 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 75456 LED_R_SB_CARRY_CO_CI[2]
.sym 75458 pwm_r.counter[1]
.sym 75459 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 75462 LED_R_SB_CARRY_CO_CI[3]
.sym 75464 pwm_r.counter[2]
.sym 75465 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 75468 LED_R_SB_CARRY_CO_CI[4]
.sym 75470 pwm_r.counter[3]
.sym 75471 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 75474 LED_R_SB_CARRY_CO_CI[5]
.sym 75476 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 75477 pwm_r.counter[4]
.sym 75480 LED_R_SB_CARRY_CO_CI[6]
.sym 75482 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 75483 pwm_r.counter[5]
.sym 75486 LED_R_SB_CARRY_CO_CI[7]
.sym 75488 pwm_r.counter[6]
.sym 75489 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 75492 $nextpnr_ICESTORM_LC_25$I3
.sym 75494 pwm_r.counter[7]
.sym 75495 LED_R_SB_CARRY_CO_I1
.sym 75527 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 75536 $nextpnr_ICESTORM_LC_25$I3
.sym 75545 pwm_r.counter[0]
.sym 75551 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 75552 pwm_r.counter[1]
.sym 75577 $nextpnr_ICESTORM_LC_25$I3
.sym 75582 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 75593 pwm_r.counter[0]
.sym 75595 pwm_r.counter[1]
.sym 75598 pwm_r.counter[0]
.sym 75621 CLK$SB_IO_IN_$glb_clk
.sym 75697 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 75698 flash_io3_do
.sym 75700 flash_io3_oe
.sym 75708 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 75710 flash_io3_oe
.sym 75713 flash_io3_do
.sym 75723 soc.spimemio.config_do[3]
.sym 75724 flash_io2_do
.sym 75728 soc.spimemio.config_do[2]
.sym 75729 flash_io3_do
.sym 75745 iomem_wdata[0]
.sym 75802 soc.spimemio.xfer.xfer_ddr_q
.sym 75841 iomem_addr[16]
.sym 75844 iomem_wdata[26]
.sym 75848 iomem_wdata[2]
.sym 75849 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 75860 iomem_wdata[3]
.sym 75867 iomem_wdata[4]
.sym 75879 iomem_wdata[8]
.sym 75937 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 75938 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 75939 soc.spimemio.state[10]
.sym 75940 soc.spimemio.state[7]
.sym 75941 flash_io2_oe
.sym 75942 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 75943 soc.spimemio.state[4]
.sym 75944 flash_io3_oe
.sym 75979 iomem_addr[2]
.sym 75980 soc.spimemio.din_data[7]
.sym 75982 soc.spimemio.din_data[4]
.sym 75984 iomem_addr[11]
.sym 75986 iomem_addr[9]
.sym 75988 iomem_wdata[0]
.sym 75989 iomem_addr[16]
.sym 75990 flash_io1_di
.sym 75995 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 75996 iomem_wdata[23]
.sym 76039 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 76041 soc.spimemio.config_oe[2]
.sym 76043 soc.spimemio.jump_SB_LUT4_I3_O
.sym 76044 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 76045 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 76046 soc.spimemio.config_oe[3]
.sym 76081 iomem_addr[4]
.sym 76082 soc.spimemio.state[4]
.sym 76085 flash_io1_oe
.sym 76086 flash_io3_oe
.sym 76087 iomem_addr[11]
.sym 76088 iomem_addr[12]
.sym 76089 flash_io0_oe
.sym 76090 iomem_addr[5]
.sym 76091 iomem_addr[15]
.sym 76093 iomem_wdata[31]
.sym 76096 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 76097 iomem_addr[10]
.sym 76101 soc.spimemio.xfer_resetn
.sym 76102 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 76141 soc.spimemio.din_valid
.sym 76142 soc.spimemio.din_ddr
.sym 76143 soc.spimemio.xfer_resetn
.sym 76144 soc.spimemio.din_qspi
.sym 76145 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I0
.sym 76146 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 76147 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 76148 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 76183 soc.spimemio.dout_data[2]
.sym 76185 $PACKER_VCC_NET
.sym 76186 flash_io3_di
.sym 76189 $PACKER_GND_NET
.sym 76191 soc.spimemio.din_data[5]
.sym 76192 soc.spimemio.dout_data[3]
.sym 76194 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 76195 soc.spimemio.din_rd
.sym 76199 soc.spimemio.jump_SB_LUT4_I3_O
.sym 76243 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 76244 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 76245 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 76246 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 76247 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 76248 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 76249 soc.spimemio.din_rd
.sym 76250 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 76285 iomem_addr[16]
.sym 76287 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 76289 $PACKER_VCC_NET
.sym 76291 soc.spimemio.jump
.sym 76292 soc.spimemio.din_data[1]
.sym 76293 soc.spimemio.din_data[2]
.sym 76294 iomem_addr[16]
.sym 76295 soc.spimemio.state[9]
.sym 76296 soc.spimemio.din_data[0]
.sym 76299 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 76303 soc.spimemio_cfgreg_do[22]
.sym 76304 soc.spimemio.valid
.sym 76305 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 76307 soc.spimemio.dout_data[1]
.sym 76345 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 76347 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 76348 soc.spimemio.state[1]
.sym 76349 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 76350 soc.spimemio.state[12]
.sym 76351 soc.spimemio.dout_tag[1]
.sym 76352 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 76389 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 76392 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 76396 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 76398 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 76408 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 76447 soc.spimemio.xfer.xfer_tag[1]
.sym 76449 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 76451 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 76453 soc.spimemio.xfer.xfer_tag[0]
.sym 76454 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 76490 flash_io3_di_SB_LUT4_I2_I3
.sym 76492 soc.spimemio.state[1]
.sym 76495 soc.spimemio.dout_data[1]
.sym 76499 soc.spimemio.din_data[3]
.sym 76501 iomem_wdata[31]
.sym 76503 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76505 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 76509 soc.spimemio.dout_data[1]
.sym 76549 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 76552 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 76553 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 76554 soc.spimemio.dout_tag[0]
.sym 76556 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76592 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 76607 soc.simpleuart_reg_div_do[12]
.sym 76609 soc.simpleuart_reg_div_do[3]
.sym 76611 soc.spimemio.dout_data[3]
.sym 76612 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 76613 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 76651 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 76652 soc.simpleuart_reg_div_do[3]
.sym 76653 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 76654 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 76655 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 76656 soc.simpleuart_reg_div_do[2]
.sym 76657 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 76658 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 76694 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 76695 iomem_wdata[27]
.sym 76697 $PACKER_VCC_NET
.sym 76699 iomem_wdata[31]
.sym 76701 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 76703 flash_io0_di
.sym 76706 soc.simpleuart.send_divcnt[7]
.sym 76707 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 76708 soc.spimemio.dout_data[1]
.sym 76710 soc.simpleuart.send_divcnt[1]
.sym 76711 soc.spimemio_cfgreg_do[22]
.sym 76712 soc.simpleuart.send_divcnt[4]
.sym 76713 soc.spimemio.dout_data[5]
.sym 76714 soc.simpleuart.send_divcnt[5]
.sym 76716 soc.simpleuart.send_divcnt[6]
.sym 76796 soc.simpleuart_reg_div_do[6]
.sym 76800 soc.simpleuart_reg_div_do[1]
.sym 76801 soc.simpleuart_reg_div_do[7]
.sym 76804 soc.simpleuart_reg_div_do[3]
.sym 76808 soc.spimemio.dout_data[6]
.sym 76809 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 76810 soc.simpleuart.send_divcnt[13]
.sym 76812 soc.simpleuart_reg_div_do[4]
.sym 76813 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 76816 soc.simpleuart.send_divcnt[8]
.sym 76818 soc.simpleuart.send_divcnt[9]
.sym 76895 iomem_wdata[0]
.sym 76896 iomem_wdata[27]
.sym 76901 soc.simpleuart_reg_div_do[8]
.sym 76905 soc.simpleuart.recv_divcnt[7]
.sym 76906 soc.simpleuart.send_divcnt[3]
.sym 76907 soc.simpleuart_reg_div_do[12]
.sym 76908 soc.simpleuart.recv_divcnt[6]
.sym 76909 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 76910 soc.spimemio.dout_data[1]
.sym 76913 iomem_wdata[31]
.sym 76914 soc.simpleuart_reg_div_do[23]
.sym 76916 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 76918 soc.simpleuart.send_divcnt[21]
.sym 76919 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 76920 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 76999 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 77000 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 77002 soc.simpleuart_reg_div_do[14]
.sym 77005 soc.simpleuart.send_divcnt[12]
.sym 77007 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 77008 soc.simpleuart.send_divcnt[11]
.sym 77009 soc.simpleuart.send_divcnt[14]
.sym 77010 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 77013 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 77014 soc.simpleuart.send_divcnt[29]
.sym 77016 soc.simpleuart.send_divcnt[30]
.sym 77017 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 77018 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 77019 soc.spimemio.dout_data[3]
.sym 77022 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 77102 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 77106 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 77107 soc.simpleuart.send_divcnt[20]
.sym 77110 soc.simpleuart.send_divcnt[19]
.sym 77112 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 77115 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 77116 iomem_wdata[15]
.sym 77117 soc.spimemio.dout_data[1]
.sym 77119 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 77121 soc.spimemio.dout_data[5]
.sym 77123 iomem_wdata[11]
.sym 77124 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 77161 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 77162 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 77163 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 77164 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 77165 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 77166 soc.spimem_rdata[21]
.sym 77167 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 77168 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 77203 soc.simpleuart_reg_div_do[23]
.sym 77204 soc.simpleuart_reg_div_do[20]
.sym 77210 soc.simpleuart.send_divcnt[26]
.sym 77214 soc.simpleuart.send_divcnt[28]
.sym 77215 soc.spimemio.dout_data[7]
.sym 77224 soc.spimemio.dout_data[2]
.sym 77263 soc.spimemio.buffer[20]
.sym 77264 soc.spimemio.buffer[21]
.sym 77265 soc.spimemio.buffer[19]
.sym 77266 soc.spimemio.buffer[17]
.sym 77267 soc.spimemio.buffer[23]
.sym 77268 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 77269 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 77305 soc.simpleuart_reg_div_do[24]
.sym 77307 soc.simpleuart_reg_div_do[22]
.sym 77311 iomem_wdata[24]
.sym 77312 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 77313 soc.simpleuart_reg_div_do[26]
.sym 77315 iomem_wdata[31]
.sym 77316 soc.simpleuart_reg_div_do[13]
.sym 77317 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 77318 soc.spimemio.dout_data[1]
.sym 77320 soc.simpleuart_reg_div_do[28]
.sym 77321 soc.spimemio.buffer[15]
.sym 77322 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 77323 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 77325 soc.spimemio.buffer_SB_DFFE_Q_23_E
.sym 77328 soc.spimemio.dout_data[0]
.sym 77365 soc.spimemio.buffer[15]
.sym 77367 soc.spimemio.buffer[8]
.sym 77369 soc.spimemio.buffer[10]
.sym 77372 soc.spimemio.buffer[9]
.sym 77413 iomem_wdata[9]
.sym 77417 iomem_wdata[13]
.sym 77421 resetn
.sym 77425 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 77468 reset_cnt[1]
.sym 77469 reset_cnt[2]
.sym 77470 reset_cnt[3]
.sym 77471 reset_cnt[4]
.sym 77472 reset_cnt[5]
.sym 77473 resetn_SB_LUT4_O_I3
.sym 77474 resetn
.sym 77512 led_rgb_data[18]
.sym 77519 led_rgb_data[17]
.sym 77523 iomem_wdata[11]
.sym 77525 gpio_led_g[1]
.sym 77528 gpio_led_g[2]
.sym 77531 iomem_wdata[15]
.sym 77569 resetn_SB_LUT4_I3_O
.sym 77576 soc.spimem_rdata[9]
.sym 77616 resetn
.sym 77626 led_rgb_data[18]
.sym 77627 led_rgb_data[23]
.sym 77633 resetn
.sym 77672 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 77673 ws2812_inst.led_reg[0][16]
.sym 77674 ws2812_inst.led_reg[0][23]
.sym 77676 ws2812_inst.led_reg[0][20]
.sym 77713 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 77716 led_rgb_data[17]
.sym 77720 resetn_SB_LUT4_I3_O
.sym 77725 gpio_led_g[1]
.sym 77735 gpio_led_g[2]
.sym 77773 led_rgb_data_SB_DFFE_Q_E
.sym 77774 gpio_led_g[0]
.sym 77776 gpio_led_g[2]
.sym 77777 gpio_led_g[5]
.sym 77778 led_rgb_data_SB_DFFE_Q_23_E
.sym 77779 gpio_led_g[1]
.sym 77827 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 77828 resetn_SB_LUT4_I3_O
.sym 77830 iomem_wstrb[3]
.sym 77836 led_rgb_data[20]
.sym 77838 gpio_led_g[0]
.sym 77877 pwm_b.counter[2]
.sym 77878 pwm_b.counter[3]
.sym 77879 pwm_b.counter[4]
.sym 77880 pwm_b.counter[5]
.sym 77881 pwm_b.counter[6]
.sym 77882 pwm_b.counter[7]
.sym 77919 iomem_wdata[17]
.sym 77926 iomem_wdata[24]
.sym 77927 led_rgb_data[20]
.sym 77931 gpio_led_g[2]
.sym 77933 pwm_b.counter[0]
.sym 77937 gpio_led_g[1]
.sym 78020 iomem_wdata[8]
.sym 78025 led_rgb_data[0]
.sym 78035 led_rgb_data[14]
.sym 78036 led_rgb_data[15]
.sym 78037 ws2812_inst.led_counter[0]
.sym 78041 resetn
.sym 78079 LED_B$SB_IO_OUT
.sym 78080 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 78081 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 78082 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 78083 LED_B_SB_CARRY_CO_I1
.sym 78084 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 78085 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 78086 ws2812_inst.led_reg[3][20]
.sym 78124 led_rgb_data[17]
.sym 78125 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 78128 led_rgb_data[17]
.sym 78143 led_rgb_data[1]
.sym 78181 ws2812_inst.led_reg[6][14]
.sym 78182 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 78183 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 78184 ws2812_inst.led_reg[6][20]
.sym 78185 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 78186 ws2812_inst.led_reg[6][9]
.sym 78187 ws2812_inst.led_reg[6][4]
.sym 78188 ws2812_inst.led_reg[6][21]
.sym 78223 $PACKER_GND_NET
.sym 78225 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 78226 ws2812_inst.led_reg[1][15]
.sym 78228 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 78231 ws2812_inst.led_reg[2][20]
.sym 78232 ws2812_inst.led_reg[1][21]
.sym 78233 gpio_led_b[2]
.sym 78237 resetn_SB_LUT4_I3_O
.sym 78238 led_rgb_data[20]
.sym 78241 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 78244 ws2812_inst.led_reg[5][4]
.sym 78245 iomem_wstrb[3]
.sym 78283 ws2812_inst.led_reg[1][9]
.sym 78284 ws2812_inst.led_reg[1][8]
.sym 78285 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 78286 ws2812_inst.led_reg[1][1]
.sym 78287 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 78288 ws2812_inst.led_reg[1][14]
.sym 78289 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 78290 ws2812_inst.led_reg[1][4]
.sym 78330 led_rgb_data[20]
.sym 78334 ws2812_inst.led_counter[0]
.sym 78336 led_rgb_data[20]
.sym 78340 led_rgb_data[4]
.sym 78343 led_rgb_data[4]
.sym 78344 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 78346 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 78385 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 78386 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 78387 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 78388 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 78389 ws2812_inst.led_reg[5][4]
.sym 78390 ws2812_inst.led_reg[5][21]
.sym 78391 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 78392 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 78429 iomem_wdata[0]
.sym 78432 led_rgb_data[4]
.sym 78434 ws2812_inst.led_reg[1][9]
.sym 78438 iomem_wdata[1]
.sym 78439 led_rgb_data[14]
.sym 78440 led_rgb_data[15]
.sym 78442 ws2812_inst.led_counter[0]
.sym 78445 resetn
.sym 78489 ws2812_inst.led_reg[4][10]
.sym 78490 ws2812_inst.led_reg[4][21]
.sym 78491 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 78492 ws2812_inst.led_reg[4][5]
.sym 78494 ws2812_inst.led_reg[4][14]
.sym 78529 led_rgb_data[12]
.sym 78530 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 78534 ws2812_inst.led_counter[2]
.sym 78536 ws2812_inst.led_reg[3][15]
.sym 78539 led_rgb_data[10]
.sym 78589 ws2812_inst.led_reg[5][15]
.sym 78591 ws2812_inst.led_reg[5][10]
.sym 78594 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 78596 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 78637 led_rgb_data[21]
.sym 78642 led_rgb_data[8]
.sym 78694 ws2812_inst.led_reg[4][15]
.sym 78734 ws2812_inst.led_counter[0]
.sym 78736 $PACKER_VCC_NET
.sym 78739 $PACKER_VCC_NET
.sym 78743 $PACKER_VCC_NET
.sym 78867 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78878 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 78923 soc.spimemio.xfer_io2_90
.sym 78924 soc.spimemio.xfer_io3_90
.sym 78925 flash_io2_do_SB_LUT4_O_I2
.sym 78928 flash_io3_do_SB_LUT4_O_I2
.sym 78930 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 78939 iomem_wdata[23]
.sym 78942 iomem_wdata[4]
.sym 78944 iomem_wdata[8]
.sym 78945 iomem_wdata[11]
.sym 78965 soc.spimemio.config_do[3]
.sym 78972 iomem_wdata[3]
.sym 78973 iomem_wdata[2]
.sym 78976 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 78978 soc.spimemio.config_do[2]
.sym 78984 soc.spimemio_cfgreg_do[31]
.sym 78986 flash_io3_do_SB_LUT4_O_I2
.sym 78991 flash_io2_do_SB_LUT4_O_I2
.sym 79001 iomem_wdata[3]
.sym 79004 soc.spimemio_cfgreg_do[31]
.sym 79006 flash_io2_do_SB_LUT4_O_I2
.sym 79007 soc.spimemio.config_do[2]
.sym 79030 iomem_wdata[2]
.sym 79035 flash_io3_do_SB_LUT4_O_I2
.sym 79036 soc.spimemio.config_do[3]
.sym 79037 soc.spimemio_cfgreg_do[31]
.sym 79044 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 79045 CLK$SB_IO_IN_$glb_clk
.sym 79046 resetn_SB_LUT4_I3_O_$glb_sr
.sym 79051 soc.spimemio.xfer.xfer_ddr
.sym 79054 soc.spimemio.xfer.xfer_qspi
.sym 79055 flash_io1_oe_SB_LUT4_O_I2
.sym 79056 flash_io3_oe_SB_LUT4_O_I2
.sym 79057 soc.spimemio.xfer.xfer_rd
.sym 79058 soc.spimemio.xfer.xfer_dspi
.sym 79066 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 79068 iomem_wdata[20]
.sym 79069 iomem_wdata[23]
.sym 79078 soc.spimemio_cfgreg_do[31]
.sym 79088 iomem_wdata[5]
.sym 79090 iomem_wdata[24]
.sym 79093 soc.ram_ready
.sym 79095 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 79097 soc.spimemio.xfer.xfer_ddr
.sym 79100 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 79105 soc.spimemio.din_rd
.sym 79113 soc.spimemio.xfer.xfer_dspi
.sym 79117 soc.spimemio_cfgreg_do[22]
.sym 79144 soc.spimemio.xfer.xfer_ddr
.sym 79182 soc.spimemio.xfer.xfer_ddr
.sym 79208 CLK$SB_IO_IN_$glb_clk
.sym 79210 soc.spimemio.xfer.last_fetch_SB_LUT4_I3_O
.sym 79211 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 79212 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 79213 flash_io0_oe_SB_LUT4_O_I1
.sym 79214 soc.spimemio.config_oe[1]
.sym 79215 flash_io1_oe
.sym 79216 soc.spimemio.config_oe[0]
.sym 79217 flash_io0_oe
.sym 79222 iomem_wdata[1]
.sym 79223 iomem_wdata[31]
.sym 79224 iomem_addr[10]
.sym 79225 soc.spimemio.xfer.xfer_qspi
.sym 79226 iomem_addr[3]
.sym 79232 iomem_wdata[4]
.sym 79234 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 79235 iomem_wdata[17]
.sym 79236 soc.spimemio.xfer.xfer_qspi
.sym 79238 soc.spimemio.xfer_resetn
.sym 79239 soc.spimemio_cfgreg_do[31]
.sym 79240 soc.spimemio.din_qspi
.sym 79243 soc.spimemio.state[0]
.sym 79244 soc.spimemio_cfgreg_do[31]
.sym 79245 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 79251 soc.spimemio_cfgreg_do[31]
.sym 79253 soc.spimemio.state[10]
.sym 79254 soc.spimemio.state[7]
.sym 79256 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 79257 soc.spimemio.state[4]
.sym 79258 soc.spimemio.config_oe[3]
.sym 79259 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 79260 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 79261 soc.spimemio.config_oe[2]
.sym 79263 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79264 flash_io3_oe_SB_LUT4_O_I2
.sym 79267 soc.spimemio.state[0]
.sym 79269 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 79272 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 79275 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 79277 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79284 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 79285 soc.spimemio.state[7]
.sym 79287 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79291 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 79292 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79293 soc.spimemio.state[10]
.sym 79296 soc.spimemio.state[4]
.sym 79297 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 79298 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 79302 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 79303 soc.spimemio.state[0]
.sym 79304 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 79308 soc.spimemio_cfgreg_do[31]
.sym 79309 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79310 flash_io3_oe_SB_LUT4_O_I2
.sym 79311 soc.spimemio.config_oe[2]
.sym 79314 soc.spimemio.state[7]
.sym 79315 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 79316 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79321 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 79322 soc.spimemio.state[4]
.sym 79323 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 79326 soc.spimemio.config_oe[3]
.sym 79327 soc.spimemio_cfgreg_do[31]
.sym 79328 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79329 flash_io3_oe_SB_LUT4_O_I2
.sym 79331 CLK$SB_IO_IN_$glb_clk
.sym 79333 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 79334 soc.spimemio.xfer.next_fetch
.sym 79335 soc.spimemio.xfer.last_fetch
.sym 79336 soc.spimemio.xfer.fetch
.sym 79337 flash_io3_di_SB_LUT4_I0_O
.sym 79338 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 79339 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 79340 flash_io2_di_SB_LUT4_I0_O
.sym 79348 soc.ram_ready
.sym 79349 soc.ram_ready
.sym 79351 flash_csb$SB_IO_OUT
.sym 79352 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 79355 iomem_wdata[8]
.sym 79357 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 79358 soc.spimemio.state[10]
.sym 79359 soc.spimemio_cfgreg_do[20]
.sym 79360 soc.spimemio.state[7]
.sym 79361 soc.spimemio.state[9]
.sym 79363 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 79364 soc.spimemio.din_ddr
.sym 79366 soc.spimemio.state[4]
.sym 79376 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79377 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79378 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79390 soc.spimemio.jump
.sym 79391 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79396 iomem_wdata[11]
.sym 79398 iomem_wdata[10]
.sym 79407 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79408 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79422 iomem_wdata[10]
.sym 79433 soc.spimemio.jump
.sym 79434 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79437 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79440 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79444 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79445 soc.spimemio.jump
.sym 79452 iomem_wdata[11]
.sym 79453 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79454 CLK$SB_IO_IN_$glb_clk
.sym 79455 resetn_SB_LUT4_I3_O_$glb_sr
.sym 79456 soc.spimemio.state[9]
.sym 79457 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79458 soc.spimemio.state[3]
.sym 79459 soc.spimemio.state[8]
.sym 79460 soc.spimemio.state[0]
.sym 79461 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 79462 soc.spimemio.state[2]
.sym 79463 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 79471 soc.spimemio.dout_data[1]
.sym 79472 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79473 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79476 soc.spimemio.xfer_clk
.sym 79480 soc.spimemio.state[10]
.sym 79481 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 79483 soc.spimemio_cfgreg_do[21]
.sym 79484 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 79485 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79486 soc.spimemio.state[1]
.sym 79487 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 79488 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 79489 resetn
.sym 79491 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79497 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 79498 soc.spimemio.state[2]
.sym 79499 soc.spimemio_cfgreg_do[21]
.sym 79502 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 79503 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 79505 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 79506 soc.spimemio.jump
.sym 79507 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 79511 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 79512 soc.spimemio.state[1]
.sym 79514 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79515 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 79516 soc.spimemio.din_qspi
.sym 79517 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 79518 soc.spimemio.state[10]
.sym 79519 soc.spimemio_cfgreg_do[20]
.sym 79520 soc.spimemio.state[7]
.sym 79522 soc.spimemio.din_ddr
.sym 79523 soc.spimemio_cfgreg_do[22]
.sym 79524 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 79525 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 79526 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79527 soc.spimemio.state[2]
.sym 79530 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 79531 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 79532 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 79533 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79536 soc.spimemio_cfgreg_do[22]
.sym 79537 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 79538 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 79539 soc.spimemio.din_ddr
.sym 79542 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 79543 soc.spimemio.state[10]
.sym 79544 soc.spimemio.jump
.sym 79545 soc.spimemio.state[7]
.sym 79548 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 79549 soc.spimemio_cfgreg_do[21]
.sym 79550 soc.spimemio.din_qspi
.sym 79551 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 79554 soc.spimemio_cfgreg_do[20]
.sym 79555 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 79556 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 79557 soc.spimemio.state[2]
.sym 79561 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 79562 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 79563 soc.spimemio.state[1]
.sym 79566 soc.spimemio_cfgreg_do[20]
.sym 79568 soc.spimemio.jump
.sym 79572 soc.spimemio.state[2]
.sym 79573 soc.spimemio_cfgreg_do[20]
.sym 79574 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 79575 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 79577 CLK$SB_IO_IN_$glb_clk
.sym 79578 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79579 soc.spimemio.din_tag[2]
.sym 79580 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 79582 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 79583 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 79584 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 79585 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 79592 soc.spimemio.state[2]
.sym 79597 soc.spimemio.xfer_resetn
.sym 79598 soc.spimemio.state[9]
.sym 79600 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79603 soc.spimemio.state[6]
.sym 79604 iomem_wstrb[1]
.sym 79605 soc.spimemio.state[8]
.sym 79606 soc.spimemio_cfgreg_do[22]
.sym 79607 soc.spimemio.din_rd
.sym 79611 soc.spimemio.dout_data[3]
.sym 79613 soc.spimemio.state[11]
.sym 79614 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 79620 soc.spimemio.state[9]
.sym 79621 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79622 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 79623 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 79624 soc.spimemio.state[0]
.sym 79625 soc.spimemio.state[12]
.sym 79628 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79629 soc.spimemio.state[6]
.sym 79631 soc.spimemio.state[1]
.sym 79633 soc.spimemio.state[12]
.sym 79634 soc.spimemio.state[2]
.sym 79636 soc.spimemio.state[4]
.sym 79638 soc.spimemio.jump
.sym 79639 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79640 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79643 soc.spimemio_cfgreg_do[21]
.sym 79644 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79646 soc.spimemio.state[5]
.sym 79648 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 79649 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 79651 soc.spimemio_cfgreg_do[22]
.sym 79653 soc.spimemio.state[6]
.sym 79654 soc.spimemio.state[5]
.sym 79655 soc.spimemio.state[1]
.sym 79656 soc.spimemio.state[12]
.sym 79659 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79661 soc.spimemio.state[12]
.sym 79665 soc.spimemio_cfgreg_do[22]
.sym 79666 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 79667 soc.spimemio.state[12]
.sym 79668 soc.spimemio_cfgreg_do[21]
.sym 79671 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 79672 soc.spimemio.state[0]
.sym 79673 soc.spimemio.state[2]
.sym 79674 soc.spimemio.state[4]
.sym 79678 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79679 soc.spimemio.state[1]
.sym 79680 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79686 soc.spimemio.jump
.sym 79689 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 79695 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 79696 soc.spimemio.state[9]
.sym 79697 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79699 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 79700 CLK$SB_IO_IN_$glb_clk
.sym 79701 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79702 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 79704 soc.spimemio.state[5]
.sym 79705 soc.spimemio.state[11]
.sym 79706 soc.memory.wen[3]
.sym 79707 soc.memory.wen[2]
.sym 79709 soc.spimemio.dout_tag[2]
.sym 79716 soc.spimemio.dout_data[0]
.sym 79718 soc.spimemio.din_rd_SB_DFFESR_Q_E
.sym 79719 soc.spimemio.dout_data[1]
.sym 79722 soc.spimemio.din_data[3]
.sym 79725 soc.spimemio.xfer_resetn
.sym 79726 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79727 iomem_wdata[17]
.sym 79728 soc.spimemio.dout_data[3]
.sym 79729 iomem_addr[16]
.sym 79735 soc.spimemio_cfgreg_do[31]
.sym 79737 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 79743 soc.spimemio.xfer.xfer_tag[1]
.sym 79745 soc.spimemio.rd_wait
.sym 79746 soc.spimemio.valid
.sym 79747 flash_io3_di_SB_LUT4_I2_I3
.sym 79748 soc.spimemio.state[12]
.sym 79749 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79751 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 79753 soc.spimemio_cfgreg_do[22]
.sym 79755 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79756 soc.spimemio.state[12]
.sym 79758 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79759 resetn
.sym 79761 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79763 soc.spimemio.state[6]
.sym 79764 iomem_wstrb[1]
.sym 79770 soc.spimemio.state[1]
.sym 79774 soc.spimemio_cfgreg_do[21]
.sym 79776 soc.spimemio_cfgreg_do[21]
.sym 79778 soc.spimemio.state[12]
.sym 79779 soc.spimemio_cfgreg_do[22]
.sym 79788 resetn
.sym 79789 iomem_wstrb[1]
.sym 79790 flash_io3_di_SB_LUT4_I2_I3
.sym 79794 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79795 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79796 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 79797 soc.spimemio.state[1]
.sym 79800 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 79802 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79806 soc.spimemio.jump_SB_LUT4_I3_O
.sym 79807 soc.spimemio.state[6]
.sym 79808 soc.spimemio.state[12]
.sym 79809 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 79812 soc.spimemio.xfer.xfer_tag[1]
.sym 79818 soc.spimemio.valid
.sym 79821 soc.spimemio.rd_wait
.sym 79823 CLK$SB_IO_IN_$glb_clk
.sym 79828 soc.spimemio.din_tag[1]
.sym 79829 soc.spimemio.din_tag[3]
.sym 79830 soc.spimemio.din_tag[0]
.sym 79837 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 79838 soc.spimemio.dout_data[2]
.sym 79841 soc.spimemio.rd_wait
.sym 79842 soc.spimemio.dout_data[3]
.sym 79846 soc.spimemio.din_rd
.sym 79849 soc.spimemio.dout_data[6]
.sym 79854 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 79855 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 79860 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 79872 soc.spimemio.dout_tag[1]
.sym 79873 soc.spimemio.dout_tag[2]
.sym 79878 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79880 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79881 soc.spimemio.dout_tag[3]
.sym 79884 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 79885 soc.spimemio.din_tag[1]
.sym 79895 soc.spimemio.din_tag[0]
.sym 79902 soc.spimemio.din_tag[1]
.sym 79911 soc.spimemio.dout_tag[3]
.sym 79912 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79913 soc.spimemio.dout_tag[1]
.sym 79914 soc.spimemio.dout_tag[2]
.sym 79923 soc.spimemio.dout_tag[1]
.sym 79924 soc.spimemio.dout_tag[2]
.sym 79925 soc.spimemio.dout_tag[3]
.sym 79926 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79935 soc.spimemio.din_tag[0]
.sym 79941 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 79942 soc.spimemio.dout_tag[1]
.sym 79943 soc.spimemio.dout_tag[2]
.sym 79944 soc.spimemio.dout_tag[3]
.sym 79945 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 79946 CLK$SB_IO_IN_$glb_clk
.sym 79947 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 79950 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 79952 soc.spimemio_cfgreg_do[31]
.sym 79965 soc.spimemio.dout_data[5]
.sym 79968 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79969 soc.spimemio.dout_tag[3]
.sym 79971 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 79972 soc.simpleuart.recv_divcnt[2]
.sym 79973 iomem_wdata[10]
.sym 79974 soc.simpleuart_reg_div_do[10]
.sym 79975 iomem_wstrb[2]
.sym 79976 resetn
.sym 79979 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 79981 iomem_wstrb[0]
.sym 79982 iomem_addr[13]
.sym 79991 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 79993 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 80003 soc.spimemio.xfer.xfer_tag[0]
.sym 80010 soc.spimemio.dout_tag[0]
.sym 80014 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 80017 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80018 soc.spimemio.dout_tag[0]
.sym 80022 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 80023 soc.spimemio.dout_tag[0]
.sym 80024 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 80040 soc.spimemio.dout_tag[0]
.sym 80041 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 80043 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 80046 soc.spimemio.dout_tag[0]
.sym 80048 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 80054 soc.spimemio.xfer.xfer_tag[0]
.sym 80064 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80067 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 80069 CLK$SB_IO_IN_$glb_clk
.sym 80071 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 80072 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 80073 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 80074 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 80075 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 80076 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 80077 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 80078 soc.simpleuart_reg_div_do[10]
.sym 80082 iomem_wdata[23]
.sym 80091 soc.spimemio.dout_data[6]
.sym 80096 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 80098 soc.spimemio_cfgreg_do[22]
.sym 80099 soc.spimemio.dout_data[3]
.sym 80101 soc.simpleuart.send_divcnt[0]
.sym 80102 soc.simpleuart_reg_div_do[10]
.sym 80103 soc.simpleuart.send_divcnt[2]
.sym 80112 soc.simpleuart_reg_div_do[12]
.sym 80115 soc.simpleuart_reg_div_do[6]
.sym 80120 iomem_wdata[3]
.sym 80121 soc.simpleuart_reg_div_do[7]
.sym 80129 soc.simpleuart_reg_div_do[4]
.sym 80130 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 80131 iomem_wdata[2]
.sym 80141 soc.simpleuart_reg_div_do[2]
.sym 80142 soc.simpleuart_reg_div_do[0]
.sym 80148 soc.simpleuart_reg_div_do[6]
.sym 80153 iomem_wdata[3]
.sym 80160 soc.simpleuart_reg_div_do[0]
.sym 80164 soc.simpleuart_reg_div_do[12]
.sym 80171 soc.simpleuart_reg_div_do[2]
.sym 80177 iomem_wdata[2]
.sym 80183 soc.simpleuart_reg_div_do[7]
.sym 80187 soc.simpleuart_reg_div_do[4]
.sym 80191 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 80192 CLK$SB_IO_IN_$glb_clk
.sym 80193 resetn_SB_LUT4_I3_O_$glb_sr
.sym 80205 iomem_wdata[4]
.sym 80206 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 80207 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 80208 soc.simpleuart_reg_div_do[2]
.sym 80210 soc.simpleuart_reg_div_do[3]
.sym 80211 soc.simpleuart_reg_div_do[6]
.sym 80214 soc.simpleuart_reg_div_do[5]
.sym 80215 soc.simpleuart.recv_divcnt[0]
.sym 80216 soc.simpleuart.recv_divcnt[13]
.sym 80217 soc.simpleuart_reg_div_do[23]
.sym 80218 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 80219 iomem_wdata[17]
.sym 80220 soc.simpleuart.send_divcnt[15]
.sym 80221 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 80223 soc.spimemio.dout_data[4]
.sym 80224 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 80225 soc.spimemio.dout_data[3]
.sym 80226 soc.simpleuart.send_divcnt[10]
.sym 80235 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 80236 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 80237 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 80238 soc.simpleuart.send_divcnt[4]
.sym 80239 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 80240 soc.simpleuart.send_divcnt[7]
.sym 80241 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 80242 soc.simpleuart.send_divcnt[6]
.sym 80243 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 80244 soc.simpleuart.send_divcnt[1]
.sym 80245 soc.simpleuart.send_divcnt[3]
.sym 80246 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 80248 soc.simpleuart.send_divcnt[5]
.sym 80250 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 80261 soc.simpleuart.send_divcnt[0]
.sym 80263 soc.simpleuart.send_divcnt[2]
.sym 80267 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[1]
.sym 80269 soc.simpleuart.send_divcnt[0]
.sym 80270 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 80273 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[2]
.sym 80275 soc.simpleuart.send_divcnt[1]
.sym 80276 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 80279 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[3]
.sym 80281 soc.simpleuart.send_divcnt[2]
.sym 80282 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 80285 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[4]
.sym 80287 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 80288 soc.simpleuart.send_divcnt[3]
.sym 80291 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[5]
.sym 80293 soc.simpleuart.send_divcnt[4]
.sym 80294 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 80297 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[6]
.sym 80299 soc.simpleuart.send_divcnt[5]
.sym 80300 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 80303 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[7]
.sym 80305 soc.simpleuart.send_divcnt[6]
.sym 80306 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 80309 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[8]
.sym 80311 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 80312 soc.simpleuart.send_divcnt[7]
.sym 80327 iomem_wdata[11]
.sym 80328 iomem_wdata[8]
.sym 80330 soc.simpleuart_reg_div_do[3]
.sym 80332 soc.simpleuart.recv_divcnt[12]
.sym 80333 soc.simpleuart.recv_divcnt[0]
.sym 80334 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 80336 soc.simpleuart.recv_divcnt[1]
.sym 80337 soc.simpleuart.recv_divcnt[20]
.sym 80338 soc.simpleuart_reg_div_do[6]
.sym 80339 soc.simpleuart_reg_div_do[12]
.sym 80341 soc.simpleuart.send_divcnt[17]
.sym 80342 iomem_wdata[1]
.sym 80343 soc.simpleuart.send_divcnt[18]
.sym 80345 soc.simpleuart.send_divcnt[16]
.sym 80346 soc.spimemio.dout_data[6]
.sym 80349 soc.simpleuart.send_divcnt[23]
.sym 80351 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 80352 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 80353 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[8]
.sym 80360 soc.simpleuart.send_divcnt[11]
.sym 80361 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 80362 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 80363 soc.simpleuart.send_divcnt[8]
.sym 80365 soc.simpleuart.send_divcnt[13]
.sym 80366 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 80367 soc.simpleuart.send_divcnt[12]
.sym 80370 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 80371 soc.simpleuart.send_divcnt[14]
.sym 80372 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 80373 soc.simpleuart.send_divcnt[9]
.sym 80376 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 80378 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 80380 soc.simpleuart.send_divcnt[15]
.sym 80381 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 80386 soc.simpleuart.send_divcnt[10]
.sym 80390 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[9]
.sym 80392 soc.simpleuart.send_divcnt[8]
.sym 80393 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 80396 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[10]
.sym 80398 soc.simpleuart.send_divcnt[9]
.sym 80399 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 80402 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[11]
.sym 80404 soc.simpleuart.send_divcnt[10]
.sym 80405 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 80408 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[12]
.sym 80410 soc.simpleuart.send_divcnt[11]
.sym 80411 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 80414 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[13]
.sym 80416 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 80417 soc.simpleuart.send_divcnt[12]
.sym 80420 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[14]
.sym 80422 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 80423 soc.simpleuart.send_divcnt[13]
.sym 80426 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[15]
.sym 80428 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 80429 soc.simpleuart.send_divcnt[14]
.sym 80432 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[16]
.sym 80434 soc.simpleuart.send_divcnt[15]
.sym 80435 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 80453 soc.simpleuart_reg_div_do[9]
.sym 80454 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 80456 iomem_wdata[15]
.sym 80457 soc.simpleuart.recv_divcnt[8]
.sym 80458 iomem_wdata[11]
.sym 80459 soc.simpleuart.recv_divcnt[9]
.sym 80462 soc.simpleuart_reg_div_do[15]
.sym 80464 soc.simpleuart.send_divcnt[25]
.sym 80465 iomem_wdata[10]
.sym 80466 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 80467 resetn
.sym 80468 soc.simpleuart.send_divcnt[27]
.sym 80469 iomem_wdata[27]
.sym 80471 iomem_wstrb[2]
.sym 80472 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1
.sym 80473 iomem_wstrb[0]
.sym 80474 soc.simpleuart.send_divcnt[24]
.sym 80476 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[16]
.sym 80482 soc.simpleuart.send_divcnt[20]
.sym 80483 soc.simpleuart.send_divcnt[19]
.sym 80485 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 80488 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 80489 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 80493 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 80494 soc.simpleuart.send_divcnt[21]
.sym 80495 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 80496 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 80499 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 80501 soc.simpleuart.send_divcnt[17]
.sym 80503 soc.simpleuart.send_divcnt[18]
.sym 80504 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 80505 soc.simpleuart.send_divcnt[16]
.sym 80506 soc.simpleuart.send_divcnt[22]
.sym 80509 soc.simpleuart.send_divcnt[23]
.sym 80513 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[17]
.sym 80515 soc.simpleuart.send_divcnt[16]
.sym 80516 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 80519 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[18]
.sym 80521 soc.simpleuart.send_divcnt[17]
.sym 80522 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 80525 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[19]
.sym 80527 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 80528 soc.simpleuart.send_divcnt[18]
.sym 80531 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[20]
.sym 80533 soc.simpleuart.send_divcnt[19]
.sym 80534 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 80537 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[21]
.sym 80539 soc.simpleuart.send_divcnt[20]
.sym 80540 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 80543 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[22]
.sym 80545 soc.simpleuart.send_divcnt[21]
.sym 80546 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 80549 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[23]
.sym 80551 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 80552 soc.simpleuart.send_divcnt[22]
.sym 80555 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[24]
.sym 80557 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 80558 soc.simpleuart.send_divcnt[23]
.sym 80575 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 80576 soc.spimemio.dout_data[7]
.sym 80577 soc.simpleuart_reg_div_do[13]
.sym 80579 soc.spimemio.dout_data[2]
.sym 80580 soc.simpleuart.recv_divcnt[16]
.sym 80582 soc.simpleuart.recv_divcnt[17]
.sym 80585 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 80590 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 80594 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 80596 soc.spimemio.dout_data[3]
.sym 80597 soc.simpleuart_reg_div_do[31]
.sym 80599 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[24]
.sym 80605 soc.simpleuart.send_divcnt[30]
.sym 80606 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 80608 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 80610 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 80611 soc.simpleuart.send_divcnt[29]
.sym 80612 soc.simpleuart.send_divcnt[26]
.sym 80615 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 80616 soc.simpleuart.send_divcnt[28]
.sym 80618 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 80619 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 80624 soc.simpleuart.send_divcnt[25]
.sym 80626 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 80628 soc.simpleuart.send_divcnt[27]
.sym 80631 soc.simpleuart.send_divcnt[31]
.sym 80632 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1
.sym 80634 soc.simpleuart.send_divcnt[24]
.sym 80636 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[25]
.sym 80638 soc.simpleuart.send_divcnt[24]
.sym 80639 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 80642 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[26]
.sym 80644 soc.simpleuart.send_divcnt[25]
.sym 80645 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 80648 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[27]
.sym 80650 soc.simpleuart.send_divcnt[26]
.sym 80651 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 80654 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[28]
.sym 80656 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 80657 soc.simpleuart.send_divcnt[27]
.sym 80660 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[29]
.sym 80662 soc.simpleuart.send_divcnt[28]
.sym 80663 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 80666 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[30]
.sym 80668 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 80669 soc.simpleuart.send_divcnt[29]
.sym 80672 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI[31]
.sym 80674 soc.simpleuart.send_divcnt[30]
.sym 80675 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 80678 $nextpnr_ICESTORM_LC_34$I3
.sym 80680 soc.simpleuart.send_divcnt[31]
.sym 80681 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1
.sym 80686 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 80687 soc.simpleuart_reg_div_do[29]
.sym 80688 soc.simpleuart_reg_div_do[27]
.sym 80689 soc.simpleuart_reg_div_do[31]
.sym 80690 soc.simpleuart_reg_div_do[24]
.sym 80691 soc.simpleuart_reg_div_do[30]
.sym 80692 soc.simpleuart_reg_div_do[25]
.sym 80693 soc.simpleuart_reg_div_do[26]
.sym 80698 soc.simpleuart_reg_div_do[28]
.sym 80699 soc.simpleuart.recv_divcnt[22]
.sym 80700 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 80701 soc.simpleuart.recv_divcnt[19]
.sym 80703 soc.simpleuart.recv_divcnt[24]
.sym 80704 soc.spimemio.dout_data[0]
.sym 80705 soc.simpleuart.recv_divcnt[25]
.sym 80707 soc.simpleuart_reg_div_do[23]
.sym 80708 led_rgb_data[3]
.sym 80712 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 80713 soc.spimemio.dout_data[3]
.sym 80716 soc.spimemio.dout_data[4]
.sym 80718 iomem_wdata[17]
.sym 80719 iomem_wdata[30]
.sym 80720 soc.simpleuart_reg_div_do[19]
.sym 80721 soc.simpleuart_reg_div_do[29]
.sym 80722 $nextpnr_ICESTORM_LC_34$I3
.sym 80736 soc.spimemio.buffer[21]
.sym 80746 soc.simpleuart_reg_div_do[31]
.sym 80747 soc.simpleuart.send_divcnt[30]
.sym 80749 soc.simpleuart_reg_div_do[25]
.sym 80750 soc.simpleuart_reg_div_do[28]
.sym 80752 soc.simpleuart_reg_div_do[29]
.sym 80753 soc.simpleuart_reg_div_do[27]
.sym 80754 soc.simpleuart_reg_div_do[16]
.sym 80756 soc.simpleuart_reg_div_do[30]
.sym 80757 soc.simpleuart.send_divcnt[31]
.sym 80763 $nextpnr_ICESTORM_LC_34$I3
.sym 80767 soc.simpleuart_reg_div_do[16]
.sym 80775 soc.simpleuart_reg_div_do[27]
.sym 80778 soc.simpleuart.send_divcnt[31]
.sym 80779 soc.simpleuart.send_divcnt[30]
.sym 80780 soc.simpleuart_reg_div_do[31]
.sym 80781 soc.simpleuart_reg_div_do[30]
.sym 80787 soc.simpleuart_reg_div_do[28]
.sym 80793 soc.spimemio.buffer[21]
.sym 80798 soc.simpleuart_reg_div_do[25]
.sym 80803 soc.simpleuart_reg_div_do[29]
.sym 80806 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 80807 CLK$SB_IO_IN_$glb_clk
.sym 80810 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 80812 soc.simpleuart_reg_div_do[19]
.sym 80814 soc.simpleuart_reg_div_do[17]
.sym 80816 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 80821 led_rgb_data[19]
.sym 80822 soc.simpleuart_reg_div_do[25]
.sym 80823 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 80826 soc.simpleuart_reg_div_do[26]
.sym 80827 soc.spimemio.dout_data[7]
.sym 80829 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 80830 soc.simpleuart_reg_div_do[16]
.sym 80832 soc.simpleuart_reg_div_do[27]
.sym 80835 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 80836 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 80837 soc.simpleuart_reg_div_do[24]
.sym 80841 iomem_wdata[1]
.sym 80842 iomem_wdata[29]
.sym 80859 soc.spimemio.dout_data[5]
.sym 80861 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 80862 soc.spimemio.dout_data[7]
.sym 80863 soc.spimemio.dout_data[1]
.sym 80866 soc.spimemio.dout_data[3]
.sym 80872 resetn
.sym 80874 iomem_wstrb[1]
.sym 80875 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 80876 soc.spimemio.dout_data[4]
.sym 80878 iomem_wstrb[2]
.sym 80886 soc.spimemio.dout_data[4]
.sym 80890 soc.spimemio.dout_data[5]
.sym 80897 soc.spimemio.dout_data[3]
.sym 80902 soc.spimemio.dout_data[1]
.sym 80910 soc.spimemio.dout_data[7]
.sym 80914 resetn
.sym 80915 iomem_wstrb[1]
.sym 80916 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 80919 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 80920 iomem_wstrb[2]
.sym 80921 resetn
.sym 80929 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 80930 CLK$SB_IO_IN_$glb_clk
.sym 80947 soc.simpleuart_reg_div_do[19]
.sym 80956 iomem_wdata[27]
.sym 80957 iomem_wstrb[0]
.sym 80958 iomem_wstrb[2]
.sym 80959 resetn
.sym 80961 iomem_wdata[10]
.sym 80962 ws2812_inst.led_counter[2]
.sym 80964 iomem_wstrb[2]
.sym 80965 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 80973 soc.spimemio.dout_data[2]
.sym 80975 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 80980 soc.spimemio.dout_data[0]
.sym 80982 soc.spimemio.dout_data[7]
.sym 80986 soc.spimemio.dout_data[1]
.sym 81006 soc.spimemio.dout_data[7]
.sym 81019 soc.spimemio.dout_data[0]
.sym 81030 soc.spimemio.dout_data[2]
.sym 81051 soc.spimemio.dout_data[1]
.sym 81052 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 81053 CLK$SB_IO_IN_$glb_clk
.sym 81055 ws2812_inst.led_reg[0][18]
.sym 81056 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81057 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 81058 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81059 ws2812_inst.led_reg[0][7]
.sym 81060 ws2812_inst.led_reg[0][2]
.sym 81061 ws2812_inst.led_reg[0][3]
.sym 81062 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 81070 ws2812_inst.led_counter[0]
.sym 81071 led_rgb_data[18]
.sym 81085 resetn
.sym 81090 soc.spimemio.buffer[9]
.sym 81102 resetn_SB_LUT4_O_I3
.sym 81104 resetn_SB_LUT4_I3_O
.sym 81105 reset_cnt[1]
.sym 81108 reset_cnt[4]
.sym 81115 reset_cnt[3]
.sym 81116 reset_cnt[0]
.sym 81122 reset_cnt[2]
.sym 81125 reset_cnt[5]
.sym 81128 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 81130 resetn_SB_LUT4_I3_O
.sym 81131 reset_cnt[0]
.sym 81134 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 81136 reset_cnt[1]
.sym 81138 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 81140 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 81142 reset_cnt[2]
.sym 81144 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 81146 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 81149 reset_cnt[3]
.sym 81150 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 81152 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 81154 reset_cnt[4]
.sym 81156 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 81160 reset_cnt[5]
.sym 81162 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 81165 reset_cnt[1]
.sym 81166 reset_cnt[2]
.sym 81167 reset_cnt[0]
.sym 81168 reset_cnt[3]
.sym 81171 reset_cnt[4]
.sym 81172 reset_cnt[5]
.sym 81174 resetn_SB_LUT4_O_I3
.sym 81176 CLK$SB_IO_IN_$glb_clk
.sym 81178 ws2812_inst.led_reg[1][3]
.sym 81179 ws2812_inst.led_reg[1][2]
.sym 81180 ws2812_inst.led_reg[1][18]
.sym 81182 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 81183 ws2812_inst.led_reg[1][23]
.sym 81185 ws2812_inst.led_reg[1][7]
.sym 81191 ws2812_inst.led_counter[1]
.sym 81196 ws2812_inst.led_counter[1]
.sym 81199 soc.spimemio.dout_data[5]
.sym 81200 ws2812_inst.rgb_counter[4]
.sym 81203 iomem_wdata[30]
.sym 81204 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 81207 led_rgb_data[19]
.sym 81210 gpio_led_g[5]
.sym 81234 resetn
.sym 81250 soc.spimemio.buffer[9]
.sym 81252 resetn
.sym 81297 soc.spimemio.buffer[9]
.sym 81298 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O_$glb_ce
.sym 81299 CLK$SB_IO_IN_$glb_clk
.sym 81303 ws2812_inst.led_reg[2][6]
.sym 81308 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81313 resetn_SB_LUT4_I3_O
.sym 81317 led_rgb_data[22]
.sym 81319 led_rgb_data[23]
.sym 81321 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81326 iomem_wdata[29]
.sym 81327 ws2812_inst.led_counter[1]
.sym 81328 led_rgb_data[2]
.sym 81330 led_rgb_data[7]
.sym 81332 gpio_led_g_SB_DFFESR_Q_E
.sym 81333 iomem_wdata[1]
.sym 81336 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 81342 led_rgb_data[23]
.sym 81345 led_rgb_data[16]
.sym 81351 gpio_led_g[0]
.sym 81363 led_rgb_data[20]
.sym 81369 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 81384 gpio_led_g[0]
.sym 81390 led_rgb_data[16]
.sym 81394 led_rgb_data[23]
.sym 81407 led_rgb_data[20]
.sym 81421 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 81422 CLK$SB_IO_IN_$glb_clk
.sym 81423 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81424 ws2812_inst.led_reg[2][16]
.sym 81428 ws2812_inst.led_reg[2][0]
.sym 81430 ws2812_inst.led_reg[2][4]
.sym 81431 ws2812_inst.led_reg[2][22]
.sym 81440 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 81441 led_rgb_data[16]
.sym 81442 ws2812_inst.led_reg[0][16]
.sym 81448 iomem_wdata[27]
.sym 81449 iomem_wstrb[0]
.sym 81450 led_rgb_data[6]
.sym 81451 iomem_wdata[21]
.sym 81452 resetn
.sym 81453 ws2812_inst.led_reg[2][4]
.sym 81457 iomem_wdata[10]
.sym 81458 ws2812_inst.led_counter[2]
.sym 81459 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 81467 iomem_wdata[21]
.sym 81480 iomem_wdata[17]
.sym 81483 iomem_wstrb[3]
.sym 81484 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 81485 iomem_wdata[16]
.sym 81489 iomem_wdata[18]
.sym 81492 gpio_led_g_SB_DFFESR_Q_E
.sym 81494 iomem_wstrb[1]
.sym 81498 iomem_wstrb[3]
.sym 81499 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 81507 iomem_wdata[16]
.sym 81518 iomem_wdata[18]
.sym 81524 iomem_wdata[21]
.sym 81529 iomem_wstrb[1]
.sym 81530 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 81536 iomem_wdata[17]
.sym 81544 gpio_led_g_SB_DFFESR_Q_E
.sym 81545 CLK$SB_IO_IN_$glb_clk
.sym 81546 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81547 led_rgb_data[5]
.sym 81548 led_rgb_data[2]
.sym 81549 led_rgb_data[7]
.sym 81550 led_rgb_data[1]
.sym 81553 led_rgb_data[0]
.sym 81554 led_rgb_data[6]
.sym 81559 led_rgb_data_SB_DFFE_Q_E
.sym 81560 led_rgb_data[17]
.sym 81561 led_rgb_data[18]
.sym 81563 ws2812_inst.led_counter[0]
.sym 81566 led_rgb_data[23]
.sym 81567 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 81571 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81573 gpio_led_b_SB_DFFESR_Q_E
.sym 81574 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 81575 iomem_wdata[18]
.sym 81576 pwm_b.counter[1]
.sym 81577 resetn
.sym 81578 led_rgb_data_SB_DFFE_Q_23_E
.sym 81580 led_rgb_data[5]
.sym 81581 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 81582 gpio_led_b[7]
.sym 81592 pwm_b.counter[1]
.sym 81593 pwm_b.counter[5]
.sym 81609 pwm_b.counter[0]
.sym 81610 pwm_b.counter[6]
.sym 81611 pwm_b.counter[7]
.sym 81614 pwm_b.counter[2]
.sym 81615 pwm_b.counter[3]
.sym 81616 pwm_b.counter[4]
.sym 81620 $nextpnr_ICESTORM_LC_2$O
.sym 81622 pwm_b.counter[0]
.sym 81626 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 81628 pwm_b.counter[1]
.sym 81632 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 81634 pwm_b.counter[2]
.sym 81636 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 81638 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 81640 pwm_b.counter[3]
.sym 81642 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 81644 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 81646 pwm_b.counter[4]
.sym 81648 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 81650 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 81653 pwm_b.counter[5]
.sym 81654 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 81656 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 81659 pwm_b.counter[6]
.sym 81660 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 81665 pwm_b.counter[7]
.sym 81666 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 81668 CLK$SB_IO_IN_$glb_clk
.sym 81670 ws2812_inst.led_reg[3][4]
.sym 81671 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81672 ws2812_inst.led_reg[3][9]
.sym 81673 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 81674 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 81675 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 81676 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81677 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 81683 led_rgb_data[0]
.sym 81685 led_rgb_data[1]
.sym 81687 led_rgb_data[6]
.sym 81688 ws2812_inst.led_counter[1]
.sym 81689 led_rgb_data[5]
.sym 81691 led_rgb_data[2]
.sym 81693 led_rgb_data[7]
.sym 81694 ws2812_inst.rgb_counter[2]
.sym 81695 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 81699 led_rgb_data[21]
.sym 81700 led_rgb_data_SB_DFFE_Q_23_E
.sym 81702 led_rgb_data[9]
.sym 81703 iomem_wdata[9]
.sym 81705 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81713 pwm_b.counter[2]
.sym 81714 pwm_b.counter[3]
.sym 81715 LED_B_SB_CARRY_CO_I1
.sym 81717 pwm_b.counter[6]
.sym 81718 pwm_b.counter[7]
.sym 81719 pwm_b.counter[0]
.sym 81721 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 81723 pwm_b.counter[4]
.sym 81724 pwm_b.counter[5]
.sym 81725 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 81727 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 81731 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 81733 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 81736 pwm_b.counter[1]
.sym 81737 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 81741 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 81743 LED_B_SB_CARRY_CO_CI[1]
.sym 81745 pwm_b.counter[0]
.sym 81746 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 81749 LED_B_SB_CARRY_CO_CI[2]
.sym 81751 pwm_b.counter[1]
.sym 81752 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 81755 LED_B_SB_CARRY_CO_CI[3]
.sym 81757 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 81758 pwm_b.counter[2]
.sym 81761 LED_B_SB_CARRY_CO_CI[4]
.sym 81763 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 81764 pwm_b.counter[3]
.sym 81767 LED_B_SB_CARRY_CO_CI[5]
.sym 81769 pwm_b.counter[4]
.sym 81770 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 81773 LED_B_SB_CARRY_CO_CI[6]
.sym 81775 pwm_b.counter[5]
.sym 81776 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 81779 LED_B_SB_CARRY_CO_CI[7]
.sym 81781 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 81782 pwm_b.counter[6]
.sym 81785 $nextpnr_ICESTORM_LC_23$I3
.sym 81787 LED_B_SB_CARRY_CO_I1
.sym 81788 pwm_b.counter[7]
.sym 81793 gpio_led_b[2]
.sym 81794 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 81795 led_write_SB_LUT4_I2_O
.sym 81796 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 81797 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 81798 gpio_led_b[7]
.sym 81799 gpio_led_b[1]
.sym 81800 led_write_SB_LUT4_I2_1_O
.sym 81806 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 81808 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 81818 ws2812_inst.led_counter[1]
.sym 81819 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 81822 led_rgb_data[14]
.sym 81823 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 81824 led_rgb_data[5]
.sym 81825 led_rgb_data[14]
.sym 81827 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 81828 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 81829 $nextpnr_ICESTORM_LC_23$I3
.sym 81836 ws2812_inst.led_counter[0]
.sym 81837 ws2812_inst.led_reg[2][20]
.sym 81840 ws2812_inst.led_reg[1][15]
.sym 81842 ws2812_inst.led_counter[1]
.sym 81844 ws2812_inst.led_reg[1][21]
.sym 81845 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 81846 ws2812_inst.led_reg[0][15]
.sym 81849 ws2812_inst.led_reg[3][20]
.sym 81855 gpio_led_b[7]
.sym 81856 gpio_led_b[1]
.sym 81857 led_rgb_data[20]
.sym 81858 gpio_led_b[2]
.sym 81865 ws2812_inst.led_reg[0][21]
.sym 81870 $nextpnr_ICESTORM_LC_23$I3
.sym 81873 ws2812_inst.led_reg[0][15]
.sym 81874 ws2812_inst.led_reg[1][15]
.sym 81875 ws2812_inst.led_counter[1]
.sym 81876 ws2812_inst.led_counter[0]
.sym 81881 gpio_led_b[1]
.sym 81885 ws2812_inst.led_counter[1]
.sym 81886 ws2812_inst.led_counter[0]
.sym 81887 ws2812_inst.led_reg[1][21]
.sym 81888 ws2812_inst.led_reg[0][21]
.sym 81892 gpio_led_b[7]
.sym 81897 ws2812_inst.led_reg[2][20]
.sym 81898 ws2812_inst.led_counter[0]
.sym 81899 ws2812_inst.led_counter[1]
.sym 81900 ws2812_inst.led_reg[3][20]
.sym 81904 gpio_led_b[2]
.sym 81909 led_rgb_data[20]
.sym 81913 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 81914 CLK$SB_IO_IN_$glb_clk
.sym 81915 resetn_SB_LUT4_I3_O_$glb_sr
.sym 81916 ws2812_inst.led_reg[4][4]
.sym 81917 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 81918 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 81919 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 81920 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81921 led_num_SB_DFFE_Q_E
.sym 81922 ws2812_inst.led_reg[4][20]
.sym 81923 ws2812_inst.led_reg[4][9]
.sym 81928 ws2812_inst.rgb_counter[4]
.sym 81930 ws2812_inst.state_SB_LUT4_I2_O
.sym 81932 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 81934 ws2812_inst.led_reg[0][15]
.sym 81936 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 81938 ws2812_inst.led_counter[1]
.sym 81939 ws2812_inst.led_counter[2]
.sym 81940 iomem_wdata[26]
.sym 81941 iomem_wstrb[0]
.sym 81943 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 81944 iomem_wdata[17]
.sym 81945 ws2812_inst.led_counter[2]
.sym 81947 iomem_wdata[31]
.sym 81948 ws2812_inst.led_reg[6][14]
.sym 81950 ws2812_inst.led_counter[2]
.sym 81951 ws2812_inst.led_reg[1][1]
.sym 81957 ws2812_inst.led_counter[2]
.sym 81958 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 81961 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 81962 led_rgb_data[14]
.sym 81963 led_rgb_data[20]
.sym 81967 ws2812_inst.led_counter[0]
.sym 81969 led_rgb_data[21]
.sym 81973 ws2812_inst.led_reg[4][4]
.sym 81974 led_rgb_data[9]
.sym 81975 led_rgb_data[4]
.sym 81978 ws2812_inst.led_counter[1]
.sym 81979 ws2812_inst.led_reg[6][4]
.sym 81981 ws2812_inst.led_reg[5][4]
.sym 81984 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 81985 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 81987 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 81991 led_rgb_data[14]
.sym 81996 ws2812_inst.led_counter[0]
.sym 81998 ws2812_inst.led_reg[5][4]
.sym 81999 ws2812_inst.led_reg[4][4]
.sym 82002 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 82003 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82004 ws2812_inst.led_counter[2]
.sym 82005 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 82009 led_rgb_data[20]
.sym 82015 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 82016 ws2812_inst.led_reg[6][4]
.sym 82017 ws2812_inst.led_counter[1]
.sym 82022 led_rgb_data[9]
.sym 82028 led_rgb_data[4]
.sym 82032 led_rgb_data[21]
.sym 82036 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 82037 CLK$SB_IO_IN_$glb_clk
.sym 82038 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82039 ws2812_inst.led_reg[0][9]
.sym 82040 ws2812_inst.led_reg[0][4]
.sym 82041 ws2812_inst.led_reg[0][8]
.sym 82042 ws2812_inst.led_reg[0][5]
.sym 82043 ws2812_inst.led_reg[0][12]
.sym 82044 ws2812_inst.led_reg[0][11]
.sym 82045 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 82046 ws2812_inst.led_reg[0][10]
.sym 82051 $PACKER_VCC_NET
.sym 82055 ws2812_inst.led_counter[0]
.sym 82058 ws2812_inst.rgb_counter[4]
.sym 82062 ws2812_inst.rgb_counter[0]
.sym 82065 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 82066 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 82067 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 82068 iomem_wdata[19]
.sym 82072 led_rgb_data[5]
.sym 82073 ws2812_inst.led_reg[3][21]
.sym 82074 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 82080 ws2812_inst.led_counter[0]
.sym 82081 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 82082 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 82083 led_rgb_data[1]
.sym 82087 ws2812_inst.led_reg[6][21]
.sym 82088 ws2812_inst.led_counter[1]
.sym 82089 ws2812_inst.led_counter[1]
.sym 82091 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82092 led_rgb_data[14]
.sym 82095 ws2812_inst.led_reg[1][4]
.sym 82097 ws2812_inst.led_reg[0][4]
.sym 82103 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82104 led_rgb_data[8]
.sym 82105 ws2812_inst.led_counter[2]
.sym 82106 led_rgb_data[4]
.sym 82110 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82111 led_rgb_data[9]
.sym 82113 led_rgb_data[9]
.sym 82121 led_rgb_data[8]
.sym 82125 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82126 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82127 ws2812_inst.led_counter[2]
.sym 82128 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 82133 led_rgb_data[1]
.sym 82137 ws2812_inst.led_reg[1][4]
.sym 82138 ws2812_inst.led_counter[1]
.sym 82139 ws2812_inst.led_counter[0]
.sym 82140 ws2812_inst.led_reg[0][4]
.sym 82143 led_rgb_data[14]
.sym 82150 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 82151 ws2812_inst.led_counter[1]
.sym 82152 ws2812_inst.led_reg[6][21]
.sym 82155 led_rgb_data[4]
.sym 82159 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 82160 CLK$SB_IO_IN_$glb_clk
.sym 82161 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82162 led_rgb_data[10]
.sym 82163 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 82164 led_rgb_data[13]
.sym 82165 led_rgb_data[11]
.sym 82166 led_rgb_data[12]
.sym 82167 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 82168 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 82169 led_rgb_data[9]
.sym 82174 ws2812_inst.led_counter[0]
.sym 82175 ws2812_inst.led_counter[1]
.sym 82183 ws2812_inst.led_counter[0]
.sym 82186 ws2812_inst.rgb_counter[2]
.sym 82187 led_rgb_data[12]
.sym 82188 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82192 led_rgb_data[21]
.sym 82193 led_rgb_data[9]
.sym 82195 led_rgb_data[10]
.sym 82205 ws2812_inst.led_counter[0]
.sym 82206 ws2812_inst.led_reg[4][21]
.sym 82207 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 82208 ws2812_inst.led_reg[1][14]
.sym 82210 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82211 ws2812_inst.led_reg[3][15]
.sym 82213 led_rgb_data[4]
.sym 82214 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82216 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82217 ws2812_inst.led_counter[2]
.sym 82218 led_rgb_data[21]
.sym 82220 ws2812_inst.led_reg[6][14]
.sym 82221 ws2812_inst.led_reg[0][14]
.sym 82223 ws2812_inst.led_counter[1]
.sym 82227 ws2812_inst.led_reg[2][15]
.sym 82229 ws2812_inst.led_counter[1]
.sym 82231 ws2812_inst.led_reg[2][21]
.sym 82232 ws2812_inst.led_reg[5][21]
.sym 82233 ws2812_inst.led_reg[3][21]
.sym 82236 ws2812_inst.led_counter[0]
.sym 82237 ws2812_inst.led_counter[1]
.sym 82238 ws2812_inst.led_reg[0][14]
.sym 82239 ws2812_inst.led_reg[1][14]
.sym 82243 ws2812_inst.led_reg[5][21]
.sym 82244 ws2812_inst.led_reg[4][21]
.sym 82245 ws2812_inst.led_counter[0]
.sym 82248 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 82249 ws2812_inst.led_reg[6][14]
.sym 82250 ws2812_inst.led_counter[1]
.sym 82251 ws2812_inst.led_counter[2]
.sym 82254 ws2812_inst.led_reg[3][21]
.sym 82255 ws2812_inst.led_counter[0]
.sym 82256 ws2812_inst.led_reg[2][21]
.sym 82257 ws2812_inst.led_counter[1]
.sym 82261 led_rgb_data[4]
.sym 82269 led_rgb_data[21]
.sym 82273 ws2812_inst.led_counter[2]
.sym 82274 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 82275 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 82278 ws2812_inst.led_reg[3][15]
.sym 82279 ws2812_inst.led_counter[1]
.sym 82280 ws2812_inst.led_reg[2][15]
.sym 82281 ws2812_inst.led_counter[0]
.sym 82282 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82283 CLK$SB_IO_IN_$glb_clk
.sym 82284 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82285 ws2812_inst.led_reg[5][5]
.sym 82286 ws2812_inst.led_reg[5][12]
.sym 82287 ws2812_inst.led_reg[5][8]
.sym 82288 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 82289 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 82290 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 82291 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 82292 ws2812_inst.led_reg[5][14]
.sym 82297 ws2812_inst.led_reg[1][10]
.sym 82299 ws2812_inst.led_counter[0]
.sym 82300 led_rgb_data[11]
.sym 82302 ws2812_inst.led_counter[0]
.sym 82304 led_rgb_data[10]
.sym 82309 ws2812_inst.led_counter[1]
.sym 82314 led_rgb_data[14]
.sym 82315 ws2812_inst.led_counter[1]
.sym 82320 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 82327 led_rgb_data[21]
.sym 82330 led_rgb_data[14]
.sym 82333 ws2812_inst.led_counter[0]
.sym 82334 led_rgb_data[10]
.sym 82341 ws2812_inst.led_reg[4][14]
.sym 82342 led_rgb_data[5]
.sym 82344 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 82349 ws2812_inst.led_reg[5][14]
.sym 82374 led_rgb_data[10]
.sym 82379 led_rgb_data[21]
.sym 82384 ws2812_inst.led_reg[5][14]
.sym 82385 ws2812_inst.led_reg[4][14]
.sym 82386 ws2812_inst.led_counter[0]
.sym 82392 led_rgb_data[5]
.sym 82404 led_rgb_data[14]
.sym 82405 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 82406 CLK$SB_IO_IN_$glb_clk
.sym 82407 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82408 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 82410 ws2812_inst.led_reg[2][5]
.sym 82411 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 82412 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 82413 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 82420 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 82422 ws2812_inst.led_reg[4][5]
.sym 82424 ws2812_inst.led_counter[1]
.sym 82425 led_rgb_data[8]
.sym 82429 ws2812_inst.led_reg[5][12]
.sym 82439 led_rgb_data[10]
.sym 82449 led_rgb_data[15]
.sym 82451 ws2812_inst.led_reg[4][10]
.sym 82452 ws2812_inst.led_reg[4][15]
.sym 82453 ws2812_inst.led_counter[0]
.sym 82460 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82465 led_rgb_data[10]
.sym 82473 ws2812_inst.led_reg[5][15]
.sym 82475 ws2812_inst.led_reg[5][10]
.sym 82484 led_rgb_data[15]
.sym 82496 led_rgb_data[10]
.sym 82512 ws2812_inst.led_reg[4][15]
.sym 82514 ws2812_inst.led_reg[5][15]
.sym 82515 ws2812_inst.led_counter[0]
.sym 82525 ws2812_inst.led_reg[4][10]
.sym 82526 ws2812_inst.led_reg[5][10]
.sym 82527 ws2812_inst.led_counter[0]
.sym 82528 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 82529 CLK$SB_IO_IN_$glb_clk
.sym 82530 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82533 ws2812_inst.led_reg[6][10]
.sym 82537 ws2812_inst.led_reg[6][5]
.sym 82538 ws2812_inst.led_reg[6][15]
.sym 82546 ws2812_inst.led_counter[2]
.sym 82554 $PACKER_VCC_NET
.sym 82557 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 82565 led_rgb_data[15]
.sym 82572 led_rgb_data[15]
.sym 82590 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 82624 led_rgb_data[15]
.sym 82651 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 82652 CLK$SB_IO_IN_$glb_clk
.sym 82653 resetn_SB_LUT4_I3_O_$glb_sr
.sym 82664 neopixel_pin$SB_IO_OUT
.sym 82754 flash_io1_do
.sym 82755 soc.spimemio.xfer_io1_90
.sym 82756 flash_io1_do_SB_LUT4_O_I2
.sym 82757 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 82758 soc.spimemio.xfer_io0_90
.sym 82759 flash_io0_do_SB_LUT4_O_I2
.sym 82760 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 82761 flash_io0_do
.sym 82771 iomem_wdata[5]
.sym 82776 iomem_wdata[24]
.sym 82786 flash_io0_di
.sym 82787 soc.memory.rdata_0[24]
.sym 82788 flash_io1_di
.sym 82789 soc.memory.rdata_1[29]
.sym 82797 soc.spimemio.xfer_io3_90
.sym 82800 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82804 soc.spimemio.xfer_io2_90
.sym 82809 soc.memory.rdata_1[20]
.sym 82813 soc.ram_ready
.sym 82814 soc.memory.rdata_0[20]
.sym 82819 soc.spimemio_cfgreg_do[22]
.sym 82820 iomem_addr[16]
.sym 82823 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 82826 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 82827 soc.spimemio_cfgreg_do[22]
.sym 82829 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 82835 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 82841 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82842 soc.spimemio.xfer_io2_90
.sym 82843 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 82844 soc.spimemio_cfgreg_do[22]
.sym 82859 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 82860 soc.spimemio_cfgreg_do[22]
.sym 82861 soc.spimemio.xfer_io3_90
.sym 82862 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82871 iomem_addr[16]
.sym 82872 soc.memory.rdata_0[20]
.sym 82873 soc.ram_ready
.sym 82874 soc.memory.rdata_1[20]
.sym 82876 CLK$SB_IO_IN_$glb_clk
.sym 82877 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82882 soc.spimemio.config_csb
.sym 82883 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 82884 soc.spimemio.config_do[1]
.sym 82885 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 82887 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 82888 soc.spimemio.config_do[0]
.sym 82889 soc.spimemio.config_clk
.sym 82898 soc.memory.rdata_1[16]
.sym 82901 iomem_wdata[17]
.sym 82905 iomem_wdata[26]
.sym 82908 soc.memory.rdata_0[20]
.sym 82924 iomem_wdata[25]
.sym 82925 soc.spimemio.xfer.xfer_dspi
.sym 82927 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 82928 soc.memory.rdata_1[20]
.sym 82931 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 82934 soc.spimemio.xfer.xfer_qspi
.sym 82938 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 82939 flash_io0_oe
.sym 82942 soc.spimemio_cfgreg_do[22]
.sym 82945 soc.spimemio.xfer.xfer_ddr
.sym 82952 soc.spimemio_cfgreg_do[31]
.sym 82965 soc.spimemio.din_ddr
.sym 82970 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 82977 soc.spimemio.din_qspi
.sym 82978 soc.spimemio.xfer.xfer_qspi
.sym 82981 soc.spimemio.xfer.xfer_rd
.sym 82982 soc.spimemio.xfer.xfer_dspi
.sym 82984 soc.spimemio.din_rd
.sym 82992 soc.spimemio.din_qspi
.sym 82994 soc.spimemio.din_ddr
.sym 83013 soc.spimemio.din_qspi
.sym 83017 soc.spimemio.xfer.xfer_qspi
.sym 83018 soc.spimemio.xfer.xfer_rd
.sym 83019 soc.spimemio.xfer.xfer_dspi
.sym 83022 soc.spimemio.xfer.xfer_qspi
.sym 83023 soc.spimemio.xfer.xfer_rd
.sym 83028 soc.spimemio.din_rd
.sym 83035 soc.spimemio.din_ddr
.sym 83037 soc.spimemio.din_qspi
.sym 83038 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83039 CLK$SB_IO_IN_$glb_clk
.sym 83040 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 83041 soc.spimemio.xfer_csb
.sym 83043 flash_clk$SB_IO_OUT
.sym 83044 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83045 flash_io0_oe_SB_LUT4_O_I2
.sym 83046 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 83047 flash_csb$SB_IO_OUT
.sym 83048 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 83054 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 83056 iomem_wdata[24]
.sym 83061 soc.spimemio.din_ddr
.sym 83062 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 83064 iomem_wdata[5]
.sym 83065 soc.memory.wen[3]
.sym 83066 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83067 soc.memory.wen[2]
.sym 83068 soc.spimemio.xfer.xfer_qspi
.sym 83069 soc.spimemio_cfgreg_do[31]
.sym 83070 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 83071 iomem_wdata[25]
.sym 83073 iomem_wdata[9]
.sym 83075 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83076 soc.spimemio.xfer.xfer_dspi
.sym 83083 soc.spimemio.xfer.next_fetch
.sym 83084 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 83085 flash_io0_oe_SB_LUT4_O_I1
.sym 83086 flash_io1_oe_SB_LUT4_O_I2
.sym 83087 iomem_wdata[8]
.sym 83088 soc.spimemio.config_oe[0]
.sym 83090 soc.spimemio.xfer.last_fetch_SB_LUT4_I3_O
.sym 83092 soc.spimemio.xfer.last_fetch
.sym 83093 soc.spimemio.xfer.fetch
.sym 83094 soc.spimemio.config_oe[1]
.sym 83099 iomem_wdata[9]
.sym 83101 soc.spimemio_cfgreg_do[31]
.sym 83102 soc.spimemio_cfgreg_do[31]
.sym 83103 soc.spimemio.xfer_resetn
.sym 83105 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83109 soc.spimemio.xfer.xfer_ddr_q
.sym 83110 flash_io0_oe_SB_LUT4_O_I2
.sym 83115 soc.spimemio.xfer.fetch
.sym 83116 soc.spimemio.xfer_resetn
.sym 83117 soc.spimemio.xfer.xfer_ddr_q
.sym 83118 soc.spimemio.xfer.last_fetch
.sym 83121 soc.spimemio.xfer_resetn
.sym 83127 soc.spimemio.xfer.fetch
.sym 83128 soc.spimemio.xfer.next_fetch
.sym 83129 soc.spimemio.xfer.xfer_ddr_q
.sym 83130 soc.spimemio.xfer.last_fetch_SB_LUT4_I3_O
.sym 83133 soc.spimemio_cfgreg_do[31]
.sym 83134 flash_io1_oe_SB_LUT4_O_I2
.sym 83135 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83142 iomem_wdata[9]
.sym 83145 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83146 soc.spimemio_cfgreg_do[31]
.sym 83147 soc.spimemio.config_oe[1]
.sym 83148 flash_io1_oe_SB_LUT4_O_I2
.sym 83152 iomem_wdata[8]
.sym 83157 flash_io0_oe_SB_LUT4_O_I1
.sym 83158 soc.spimemio_cfgreg_do[31]
.sym 83159 flash_io0_oe_SB_LUT4_O_I2
.sym 83160 soc.spimemio.config_oe[0]
.sym 83161 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 83162 CLK$SB_IO_IN_$glb_clk
.sym 83163 resetn_SB_LUT4_I3_O_$glb_sr
.sym 83165 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 83166 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83167 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 83168 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 83169 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 83170 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 83171 soc.spimemio.xfer_clk
.sym 83176 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 83177 soc.memory.rdata_0[30]
.sym 83178 soc.spimemio.config_oe_SB_DFFESR_Q_E
.sym 83179 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83180 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 83181 soc.ram_ready
.sym 83183 soc.spimemio.xfer.xfer_ddr
.sym 83185 soc.ram_ready
.sym 83186 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 83187 flash_clk$SB_IO_OUT
.sym 83188 flash_clk$SB_IO_OUT
.sym 83189 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 83190 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83192 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83195 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83196 flash_csb$SB_IO_OUT
.sym 83197 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 83206 soc.spimemio.xfer.next_fetch
.sym 83211 soc.spimemio.dout_data[1]
.sym 83212 flash_io2_di_SB_LUT4_I0_O
.sym 83214 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83216 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83219 soc.spimemio.xfer.xfer_qspi
.sym 83222 soc.spimemio.xfer.xfer_ddr
.sym 83224 soc.spimemio.xfer.fetch
.sym 83227 flash_io2_di
.sym 83228 soc.spimemio.xfer_clk
.sym 83231 soc.spimemio.xfer_resetn
.sym 83232 flash_io3_di
.sym 83233 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 83234 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83236 soc.spimemio.xfer_clk
.sym 83238 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 83239 soc.spimemio.xfer_clk
.sym 83240 soc.spimemio.dout_data[1]
.sym 83241 flash_io2_di_SB_LUT4_I0_O
.sym 83244 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 83245 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83251 soc.spimemio.xfer.xfer_ddr
.sym 83253 soc.spimemio.xfer.fetch
.sym 83258 soc.spimemio.xfer.next_fetch
.sym 83262 flash_io3_di
.sym 83263 soc.spimemio.xfer.xfer_qspi
.sym 83264 soc.spimemio.xfer_clk
.sym 83265 soc.spimemio.xfer.xfer_ddr
.sym 83268 soc.spimemio.xfer.xfer_qspi
.sym 83271 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83274 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83275 soc.spimemio.xfer_resetn
.sym 83280 soc.spimemio.xfer.xfer_qspi
.sym 83281 flash_io2_di
.sym 83282 soc.spimemio.xfer.xfer_ddr
.sym 83283 soc.spimemio.xfer_clk
.sym 83285 CLK$SB_IO_IN_$glb_clk
.sym 83286 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 83287 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83288 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 83289 soc.spimemio.xfer.count[0]
.sym 83290 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 83291 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 83292 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 83293 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 83294 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 83299 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 83304 soc.spimemio.dout_data[3]
.sym 83307 soc.spimemio.xfer.xfer_dspi
.sym 83309 flash_io3_di_SB_LUT4_I0_O
.sym 83311 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 83314 soc.spimemio.xfer.xfer_dspi
.sym 83315 soc.spimemio.state[2]
.sym 83317 soc.spimemio.state[11]
.sym 83318 soc.spimemio.dout_data[0]
.sym 83319 soc.memory.wen[3]
.sym 83320 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83321 soc.memory.wen[2]
.sym 83322 iomem_wdata[25]
.sym 83328 soc.spimemio.din_valid
.sym 83331 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83332 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I0
.sym 83333 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 83336 soc.spimemio.state[9]
.sym 83337 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83338 soc.spimemio.xfer_resetn
.sym 83339 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83340 soc.spimemio.state[0]
.sym 83341 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 83342 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 83343 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 83348 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 83349 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 83350 soc.spimemio.state[11]
.sym 83352 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 83353 soc.spimemio.state[10]
.sym 83354 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83355 soc.spimemio.state[8]
.sym 83356 soc.spimemio.jump_SB_LUT4_I3_O
.sym 83357 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 83358 soc.spimemio.jump
.sym 83359 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 83361 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 83363 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 83367 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83368 soc.spimemio.din_valid
.sym 83369 soc.spimemio.xfer_resetn
.sym 83370 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 83374 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 83375 soc.spimemio.state[11]
.sym 83376 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 83379 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 83380 soc.spimemio.state[8]
.sym 83382 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 83386 soc.spimemio.state[0]
.sym 83387 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 83388 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83392 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83393 soc.spimemio.jump
.sym 83397 soc.spimemio.state[10]
.sym 83398 soc.spimemio.jump_SB_LUT4_I3_O
.sym 83399 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I0
.sym 83400 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 83403 soc.spimemio.state[9]
.sym 83404 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 83405 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83406 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83408 CLK$SB_IO_IN_$glb_clk
.sym 83410 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 83411 soc.spimemio.xfer.xfer_tag[2]
.sym 83412 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 83413 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 83414 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 83416 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 83417 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 83423 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83424 iomem_addr[6]
.sym 83425 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 83427 soc.spimemio.dout_data[3]
.sym 83431 iomem_addr[16]
.sym 83434 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 83437 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 83438 flash_io0_oe
.sym 83451 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 83453 soc.spimemio.state[3]
.sym 83454 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 83455 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 83456 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 83459 soc.spimemio.state[9]
.sym 83461 soc.spimemio.state[3]
.sym 83462 soc.spimemio.state[8]
.sym 83469 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83472 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83475 soc.spimemio.din_tag[2]
.sym 83477 soc.spimemio.state[11]
.sym 83478 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 83480 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83482 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 83484 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 83485 soc.spimemio.state[3]
.sym 83486 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 83487 soc.spimemio.din_tag[2]
.sym 83490 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83491 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 83492 soc.spimemio.state[9]
.sym 83493 soc.spimemio.state[3]
.sym 83502 soc.spimemio.state[11]
.sym 83504 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 83505 soc.spimemio.state[8]
.sym 83508 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 83511 soc.spimemio.state[3]
.sym 83514 soc.spimemio.state[3]
.sym 83515 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 83517 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 83520 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 83521 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 83522 soc.spimemio.state[3]
.sym 83523 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83530 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83531 CLK$SB_IO_IN_$glb_clk
.sym 83532 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83533 soc.spimemio.xfer.dummy_count[3]
.sym 83534 soc.spimemio.xfer.dummy_count[1]
.sym 83535 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 83536 soc.spimemio.xfer.dummy_count[2]
.sym 83537 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 83538 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 83540 soc.spimemio.xfer.dummy_count[0]
.sym 83546 soc.spimemio.dout_data[6]
.sym 83555 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 83557 soc.memory.wen[3]
.sym 83558 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 83559 soc.memory.wen[2]
.sym 83562 iomem_wdata[25]
.sym 83563 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 83564 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 83565 soc.spimemio_cfgreg_do[31]
.sym 83575 soc.spimemio.xfer.xfer_tag[2]
.sym 83576 soc.spimemio.state[5]
.sym 83580 soc.spimemio.state[8]
.sym 83582 iomem_wstrb[0]
.sym 83584 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83585 soc.spimemio.state[11]
.sym 83586 soc.spimemio.jump_SB_LUT4_I3_O
.sym 83587 resetn
.sym 83589 iomem_wstrb[2]
.sym 83594 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 83595 iomem_wstrb[3]
.sym 83599 flash_io3_di_SB_LUT4_I2_I3
.sym 83607 flash_io3_di_SB_LUT4_I2_I3
.sym 83608 iomem_wstrb[0]
.sym 83609 resetn
.sym 83619 soc.spimemio.state[8]
.sym 83620 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83621 soc.spimemio.state[5]
.sym 83622 soc.spimemio.jump_SB_LUT4_I3_O
.sym 83625 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83626 soc.spimemio.state[11]
.sym 83627 soc.spimemio.jump_SB_LUT4_I3_O
.sym 83628 soc.spimemio.state[5]
.sym 83631 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 83632 iomem_wstrb[3]
.sym 83638 iomem_wstrb[2]
.sym 83640 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 83651 soc.spimemio.xfer.xfer_tag[2]
.sym 83654 CLK$SB_IO_IN_$glb_clk
.sym 83657 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 83658 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 83659 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 83661 soc.spimemio.xfer.xfer_tag[3]
.sym 83670 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 83671 iomem_addr[13]
.sym 83675 resetn
.sym 83677 iomem_wstrb[2]
.sym 83678 iomem_wstrb[0]
.sym 83680 soc.spimemio.din_data[0]
.sym 83689 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 83699 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83700 soc.spimemio.state[11]
.sym 83701 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83706 soc.spimemio.state[8]
.sym 83707 soc.spimemio.state[5]
.sym 83708 soc.spimemio.din_tag[1]
.sym 83717 soc.spimemio.din_tag[3]
.sym 83718 soc.spimemio.din_tag[0]
.sym 83724 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 83748 soc.spimemio.state[11]
.sym 83749 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 83750 soc.spimemio.state[5]
.sym 83751 soc.spimemio.din_tag[1]
.sym 83754 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 83756 soc.spimemio.din_tag[3]
.sym 83760 soc.spimemio.din_tag[0]
.sym 83761 soc.spimemio.state[8]
.sym 83762 soc.spimemio.state[11]
.sym 83763 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 83776 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 83777 CLK$SB_IO_IN_$glb_clk
.sym 83778 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 83797 soc.memory.cs_0
.sym 83800 soc.ram_ready
.sym 83802 soc.spimemio.state[8]
.sym 83804 soc.spimemio.dout_data[5]
.sym 83806 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 83808 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 83809 iomem_wstrb[3]
.sym 83810 flash_io3_di_SB_LUT4_I2_I3
.sym 83814 iomem_wdata[25]
.sym 83822 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 83826 flash_io3_di_SB_LUT4_I2_I3
.sym 83835 iomem_wstrb[3]
.sym 83840 iomem_wdata[31]
.sym 83841 resetn
.sym 83865 flash_io3_di_SB_LUT4_I2_I3
.sym 83867 iomem_wstrb[3]
.sym 83868 resetn
.sym 83879 iomem_wdata[31]
.sym 83899 soc.spimemio.config_en_SB_DFFESS_Q_E
.sym 83900 CLK$SB_IO_IN_$glb_clk
.sym 83901 resetn_SB_LUT4_I3_O_$glb_sr
.sym 83902 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 83903 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 83904 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 83905 soc.simpleuart_reg_div_do[1]
.sym 83906 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 83907 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 83908 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 83909 soc.simpleuart_reg_div_do[5]
.sym 83912 iomem_wdata[5]
.sym 83914 iomem_addr[8]
.sym 83917 iomem_addr[7]
.sym 83918 iomem_addr[16]
.sym 83920 soc.spimemio.dout_data[4]
.sym 83921 iomem_addr[16]
.sym 83925 iomem_addr[5]
.sym 83927 soc.simpleuart_reg_div_do[15]
.sym 83928 soc.simpleuart_reg_div_do[18]
.sym 83930 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 83931 soc.simpleuart.recv_divcnt[14]
.sym 83932 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 83933 soc.simpleuart_reg_div_do[5]
.sym 83935 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 83937 soc.simpleuart_reg_div_do[11]
.sym 83944 soc.simpleuart_reg_div_do[11]
.sym 83945 soc.simpleuart.recv_divcnt[0]
.sym 83947 soc.simpleuart.recv_divcnt[2]
.sym 83948 soc.simpleuart_reg_div_do[2]
.sym 83952 soc.simpleuart_reg_div_do[3]
.sym 83954 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 83955 soc.simpleuart_reg_div_do[23]
.sym 83956 iomem_wdata[10]
.sym 83962 soc.simpleuart_reg_div_do[0]
.sym 83966 soc.simpleuart_reg_div_do[10]
.sym 83970 soc.simpleuart_reg_div_do[1]
.sym 83974 soc.simpleuart_reg_div_do[5]
.sym 83978 soc.simpleuart_reg_div_do[1]
.sym 83983 soc.simpleuart_reg_div_do[5]
.sym 83991 soc.simpleuart_reg_div_do[10]
.sym 83995 soc.simpleuart_reg_div_do[3]
.sym 84001 soc.simpleuart_reg_div_do[11]
.sym 84008 soc.simpleuart_reg_div_do[23]
.sym 84012 soc.simpleuart.recv_divcnt[0]
.sym 84013 soc.simpleuart_reg_div_do[0]
.sym 84014 soc.simpleuart.recv_divcnt[2]
.sym 84015 soc.simpleuart_reg_div_do[2]
.sym 84021 iomem_wdata[10]
.sym 84022 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 84023 CLK$SB_IO_IN_$glb_clk
.sym 84024 resetn_SB_LUT4_I3_O_$glb_sr
.sym 84025 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 84026 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 84027 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 84028 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 84029 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 84030 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 84031 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 84032 soc.simpleuart_reg_div_do[18]
.sym 84040 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 84044 iomem_wdata[1]
.sym 84045 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 84046 soc.simpleuart_reg_div_do[4]
.sym 84048 iomem_addr[9]
.sym 84049 soc.simpleuart_reg_div_do[24]
.sym 84050 iomem_wdata[14]
.sym 84051 soc.simpleuart_reg_div_do[1]
.sym 84052 iomem_wdata[5]
.sym 84054 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 84055 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 84058 iomem_wdata[25]
.sym 84059 soc.simpleuart.recv_divcnt[23]
.sym 84060 soc.simpleuart_reg_div_do[10]
.sym 84066 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 84067 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 84069 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 84071 soc.simpleuart.recv_divcnt[4]
.sym 84073 soc.simpleuart.recv_divcnt[0]
.sym 84074 soc.simpleuart.recv_divcnt[1]
.sym 84075 soc.simpleuart.recv_divcnt[2]
.sym 84077 soc.simpleuart.recv_divcnt[3]
.sym 84081 soc.simpleuart.recv_divcnt[5]
.sym 84084 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 84088 soc.simpleuart.recv_divcnt[7]
.sym 84090 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 84091 soc.simpleuart.recv_divcnt[6]
.sym 84094 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 84096 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 84097 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 84098 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[1]
.sym 84100 soc.simpleuart.recv_divcnt[0]
.sym 84101 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 84104 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[2]
.sym 84106 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 84107 soc.simpleuart.recv_divcnt[1]
.sym 84110 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[3]
.sym 84112 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 84113 soc.simpleuart.recv_divcnt[2]
.sym 84116 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[4]
.sym 84118 soc.simpleuart.recv_divcnt[3]
.sym 84119 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 84122 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[5]
.sym 84124 soc.simpleuart.recv_divcnt[4]
.sym 84125 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 84128 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[6]
.sym 84130 soc.simpleuart.recv_divcnt[5]
.sym 84131 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 84134 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[7]
.sym 84136 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 84137 soc.simpleuart.recv_divcnt[6]
.sym 84140 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[8]
.sym 84142 soc.simpleuart.recv_divcnt[7]
.sym 84143 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 84148 soc.simpleuart_reg_div_do[15]
.sym 84149 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 84150 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 84151 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 84152 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 84153 soc.simpleuart_reg_div_do[11]
.sym 84154 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 84155 soc.simpleuart_reg_div_do[14]
.sym 84158 iomem_wdata[24]
.sym 84161 soc.simpleuart.recv_divcnt[2]
.sym 84162 iomem_addr[15]
.sym 84165 soc.simpleuart.recv_divcnt[3]
.sym 84166 soc.simpleuart.recv_divcnt[24]
.sym 84167 soc.simpleuart.recv_divcnt[4]
.sym 84168 soc.simpleuart_reg_div_do[8]
.sym 84169 soc.simpleuart.recv_divcnt[5]
.sym 84170 soc.simpleuart_reg_div_do[20]
.sym 84171 soc.simpleuart.recv_divcnt[6]
.sym 84173 soc.simpleuart_reg_div_do[7]
.sym 84178 soc.simpleuart.recv_divcnt[29]
.sym 84179 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 84182 soc.simpleuart_reg_div_do[18]
.sym 84183 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 84184 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[8]
.sym 84189 soc.simpleuart.recv_divcnt[9]
.sym 84190 soc.simpleuart.recv_divcnt[10]
.sym 84192 soc.simpleuart.recv_divcnt[11]
.sym 84193 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 84195 soc.simpleuart.recv_divcnt[8]
.sym 84196 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 84197 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 84198 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 84200 soc.simpleuart.recv_divcnt[15]
.sym 84202 soc.simpleuart.recv_divcnt[12]
.sym 84204 soc.simpleuart.recv_divcnt[13]
.sym 84206 soc.simpleuart.recv_divcnt[14]
.sym 84213 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 84214 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 84215 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 84219 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 84221 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[9]
.sym 84223 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 84224 soc.simpleuart.recv_divcnt[8]
.sym 84227 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[10]
.sym 84229 soc.simpleuart.recv_divcnt[9]
.sym 84230 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 84233 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[11]
.sym 84235 soc.simpleuart.recv_divcnt[10]
.sym 84236 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 84239 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[12]
.sym 84241 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 84242 soc.simpleuart.recv_divcnt[11]
.sym 84245 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[13]
.sym 84247 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 84248 soc.simpleuart.recv_divcnt[12]
.sym 84251 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[14]
.sym 84253 soc.simpleuart.recv_divcnt[13]
.sym 84254 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 84257 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[15]
.sym 84259 soc.simpleuart.recv_divcnt[14]
.sym 84260 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 84263 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[16]
.sym 84265 soc.simpleuart.recv_divcnt[15]
.sym 84266 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 84271 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 84272 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 84273 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 84274 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 84275 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 84276 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 84277 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 84278 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 84284 soc.simpleuart.recv_divcnt[10]
.sym 84285 iomem_wdata[28]
.sym 84286 soc.simpleuart.recv_divcnt[15]
.sym 84287 soc.spimemio.dout_data[4]
.sym 84288 soc.simpleuart.recv_divcnt[11]
.sym 84290 soc.simpleuart.recv_divcnt[12]
.sym 84292 soc.simpleuart.recv_divcnt[13]
.sym 84294 soc.simpleuart.recv_divcnt[14]
.sym 84295 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 84296 soc.spimemio.dout_data[5]
.sym 84297 soc.simpleuart_reg_div_do[29]
.sym 84298 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 84299 led_rgb_data[3]
.sym 84301 soc.simpleuart_reg_div_do[11]
.sym 84302 iomem_wdata[25]
.sym 84303 soc.simpleuart_reg_div_do[16]
.sym 84304 iomem_wdata[11]
.sym 84305 soc.simpleuart_reg_div_do[14]
.sym 84306 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 84307 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[16]
.sym 84312 soc.simpleuart.recv_divcnt[17]
.sym 84313 soc.simpleuart.recv_divcnt[18]
.sym 84315 soc.simpleuart.recv_divcnt[23]
.sym 84318 soc.simpleuart.recv_divcnt[16]
.sym 84319 soc.simpleuart.recv_divcnt[21]
.sym 84321 soc.simpleuart.recv_divcnt[22]
.sym 84323 soc.simpleuart.recv_divcnt[19]
.sym 84325 soc.simpleuart.recv_divcnt[20]
.sym 84327 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 84329 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 84331 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 84332 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 84335 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 84338 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 84339 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 84342 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 84344 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[17]
.sym 84346 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 84347 soc.simpleuart.recv_divcnt[16]
.sym 84350 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[18]
.sym 84352 soc.simpleuart.recv_divcnt[17]
.sym 84353 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 84356 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[19]
.sym 84358 soc.simpleuart.recv_divcnt[18]
.sym 84359 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 84362 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[20]
.sym 84364 soc.simpleuart.recv_divcnt[19]
.sym 84365 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 84368 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[21]
.sym 84370 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 84371 soc.simpleuart.recv_divcnt[20]
.sym 84374 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[22]
.sym 84376 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 84377 soc.simpleuart.recv_divcnt[21]
.sym 84380 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[23]
.sym 84382 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 84383 soc.simpleuart.recv_divcnt[22]
.sym 84386 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[24]
.sym 84388 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 84389 soc.simpleuart.recv_divcnt[23]
.sym 84394 led_rgb_data[3]
.sym 84395 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 84396 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 84397 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 84398 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 84399 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 84400 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 84401 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 84407 soc.simpleuart.recv_divcnt[18]
.sym 84409 soc.simpleuart.recv_divcnt[23]
.sym 84411 soc.simpleuart.recv_divcnt[19]
.sym 84413 soc.simpleuart.recv_divcnt[20]
.sym 84415 soc.simpleuart.recv_divcnt[21]
.sym 84417 soc.simpleuart.recv_divcnt[22]
.sym 84422 soc.simpleuart_reg_div_do[21]
.sym 84423 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 84424 soc.simpleuart_reg_div_do[19]
.sym 84427 led_rgb_data[3]
.sym 84428 soc.simpleuart_reg_div_do[17]
.sym 84429 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 84430 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[24]
.sym 84435 soc.simpleuart.recv_divcnt[25]
.sym 84436 soc.simpleuart.recv_divcnt[30]
.sym 84438 soc.simpleuart.recv_divcnt[27]
.sym 84444 soc.simpleuart.recv_divcnt[26]
.sym 84446 soc.simpleuart.recv_divcnt[31]
.sym 84448 soc.simpleuart.recv_divcnt[28]
.sym 84449 soc.simpleuart.recv_divcnt[24]
.sym 84450 soc.simpleuart.recv_divcnt[29]
.sym 84452 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 84453 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 84457 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 84458 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 84461 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1
.sym 84463 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 84465 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 84466 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 84467 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[25]
.sym 84469 soc.simpleuart.recv_divcnt[24]
.sym 84470 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 84473 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[26]
.sym 84475 soc.simpleuart.recv_divcnt[25]
.sym 84476 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 84479 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[27]
.sym 84481 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 84482 soc.simpleuart.recv_divcnt[26]
.sym 84485 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[28]
.sym 84487 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 84488 soc.simpleuart.recv_divcnt[27]
.sym 84491 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[29]
.sym 84493 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 84494 soc.simpleuart.recv_divcnt[28]
.sym 84497 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[30]
.sym 84499 soc.simpleuart.recv_divcnt[29]
.sym 84500 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 84503 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CI[31]
.sym 84505 soc.simpleuart.recv_divcnt[30]
.sym 84506 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 84509 $nextpnr_ICESTORM_LC_35$I3
.sym 84511 soc.simpleuart.recv_divcnt[31]
.sym 84512 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1
.sym 84517 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 84518 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 84519 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1
.sym 84520 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 84521 ws2812_inst.led_reg[2][2]
.sym 84522 ws2812_inst.led_reg[2][19]
.sym 84523 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 84524 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 84530 soc.simpleuart.recv_divcnt[26]
.sym 84532 soc.simpleuart.recv_divcnt[31]
.sym 84533 soc.simpleuart.recv_divcnt[23]
.sym 84534 soc.simpleuart.recv_divcnt[27]
.sym 84535 soc.simpleuart_reg_div_do[21]
.sym 84536 soc.simpleuart.recv_divcnt[28]
.sym 84538 soc.simpleuart.recv_divcnt[29]
.sym 84539 soc.simpleuart.recv_divcnt[18]
.sym 84540 soc.simpleuart.recv_divcnt[30]
.sym 84541 soc.simpleuart_reg_div_do[24]
.sym 84542 iomem_wdata[14]
.sym 84544 iomem_wdata[19]
.sym 84547 led_rgb_data_SB_DFFE_Q_23_E
.sym 84549 ws2812_inst.led_counter[0]
.sym 84553 $nextpnr_ICESTORM_LC_35$I3
.sym 84569 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 84570 iomem_wdata[27]
.sym 84572 iomem_wdata[25]
.sym 84574 iomem_wdata[30]
.sym 84578 iomem_wdata[24]
.sym 84579 iomem_wdata[29]
.sym 84582 iomem_wdata[31]
.sym 84589 iomem_wdata[26]
.sym 84594 $nextpnr_ICESTORM_LC_35$I3
.sym 84599 iomem_wdata[29]
.sym 84604 iomem_wdata[27]
.sym 84611 iomem_wdata[31]
.sym 84615 iomem_wdata[24]
.sym 84622 iomem_wdata[30]
.sym 84628 iomem_wdata[25]
.sym 84634 iomem_wdata[26]
.sym 84637 soc.simpleuart.cfg_divider_SB_DFFESR_Q_E
.sym 84638 CLK$SB_IO_IN_$glb_clk
.sym 84639 resetn_SB_LUT4_I3_O_$glb_sr
.sym 84642 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 84645 ws2812_inst.led_reg[4][18]
.sym 84647 ws2812_inst.led_reg[4][2]
.sym 84650 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 84653 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 84654 soc.simpleuart_reg_div_do[30]
.sym 84655 soc.simpleuart.recv_divcnt[25]
.sym 84656 soc.simpleuart_reg_div_do[29]
.sym 84657 soc.simpleuart.recv_divcnt[27]
.sym 84658 soc.simpleuart.recv_divcnt[24]
.sym 84660 soc.simpleuart_reg_div_do[31]
.sym 84662 soc.simpleuart.recv_divcnt[26]
.sym 84663 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1
.sym 84666 soc.simpleuart_reg_div_do[17]
.sym 84668 ws2812_inst.led_reg[2][2]
.sym 84671 led_rgb_data[2]
.sym 84675 ws2812_inst.led_counter[1]
.sym 84686 soc.simpleuart_reg_div_do[30]
.sym 84692 soc.simpleuart_reg_div_do[19]
.sym 84693 iomem_wdata[17]
.sym 84699 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 84704 iomem_wdata[19]
.sym 84721 soc.simpleuart_reg_div_do[19]
.sym 84732 iomem_wdata[19]
.sym 84746 iomem_wdata[17]
.sym 84758 soc.simpleuart_reg_div_do[30]
.sym 84760 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 84761 CLK$SB_IO_IN_$glb_clk
.sym 84762 resetn_SB_LUT4_I3_O_$glb_sr
.sym 84763 ws2812_inst.led_reg[3][19]
.sym 84765 ws2812_inst.led_reg[3][2]
.sym 84766 ws2812_inst.led_reg[3][23]
.sym 84767 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 84770 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 84777 soc.simpleuart_reg_div_do[17]
.sym 84780 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 84788 iomem_wdata[11]
.sym 84790 ws2812_inst.led_counter[2]
.sym 84791 ws2812_inst.led_counter[2]
.sym 84793 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 84794 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 84796 led_rgb_data[3]
.sym 84798 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 84886 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 84887 ws2812_inst.led_reg[3][7]
.sym 84889 ws2812_inst.led_reg[3][18]
.sym 84891 ws2812_inst.led_reg[3][3]
.sym 84892 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 84893 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 84903 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 84904 led_rgb_data[19]
.sym 84909 led_rgb_data[23]
.sym 84915 led_rgb_data[3]
.sym 84917 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 84921 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 84927 ws2812_inst.led_reg[1][3]
.sym 84928 ws2812_inst.led_counter[1]
.sym 84929 ws2812_inst.led_reg[1][18]
.sym 84931 ws2812_inst.led_reg[0][7]
.sym 84932 ws2812_inst.led_reg[0][2]
.sym 84934 ws2812_inst.led_reg[1][7]
.sym 84935 ws2812_inst.led_reg[0][18]
.sym 84936 ws2812_inst.led_reg[1][2]
.sym 84937 ws2812_inst.led_counter[2]
.sym 84939 led_rgb_data[7]
.sym 84941 ws2812_inst.led_reg[0][3]
.sym 84942 led_rgb_data[2]
.sym 84947 ws2812_inst.led_counter[0]
.sym 84954 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 84956 led_rgb_data[3]
.sym 84958 led_rgb_data[18]
.sym 84960 led_rgb_data[18]
.sym 84966 ws2812_inst.led_counter[1]
.sym 84967 ws2812_inst.led_reg[0][7]
.sym 84968 ws2812_inst.led_reg[1][7]
.sym 84969 ws2812_inst.led_counter[0]
.sym 84972 ws2812_inst.led_counter[0]
.sym 84974 ws2812_inst.led_reg[1][18]
.sym 84975 ws2812_inst.led_reg[0][18]
.sym 84978 ws2812_inst.led_counter[2]
.sym 84979 ws2812_inst.led_reg[1][3]
.sym 84980 ws2812_inst.led_reg[0][3]
.sym 84981 ws2812_inst.led_counter[0]
.sym 84987 led_rgb_data[7]
.sym 84991 led_rgb_data[2]
.sym 84998 led_rgb_data[3]
.sym 85002 ws2812_inst.led_counter[1]
.sym 85003 ws2812_inst.led_reg[1][2]
.sym 85004 ws2812_inst.led_reg[0][2]
.sym 85005 ws2812_inst.led_counter[0]
.sym 85006 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 85007 CLK$SB_IO_IN_$glb_clk
.sym 85008 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85011 ws2812_inst.led_reg[4][22]
.sym 85012 ws2812_inst.led_reg[4][3]
.sym 85014 ws2812_inst.led_reg[4][16]
.sym 85015 ws2812_inst.led_reg[4][6]
.sym 85016 ws2812_inst.led_reg[4][17]
.sym 85020 led_rgb_data[5]
.sym 85025 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85027 led_rgb_data[7]
.sym 85029 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85030 led_rgb_data[2]
.sym 85032 led_rgb_data[7]
.sym 85033 ws2812_inst.led_counter[0]
.sym 85035 ws2812_inst.led_counter[0]
.sym 85036 led_rgb_data_SB_DFFE_Q_23_E
.sym 85038 iomem_wdata[14]
.sym 85044 led_rgb_data[18]
.sym 85051 led_rgb_data[23]
.sym 85059 ws2812_inst.led_counter[0]
.sym 85061 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85067 led_rgb_data[7]
.sym 85068 led_rgb_data[18]
.sym 85071 ws2812_inst.led_reg[1][23]
.sym 85073 led_rgb_data[2]
.sym 85075 led_rgb_data[3]
.sym 85077 ws2812_inst.led_reg[0][23]
.sym 85080 ws2812_inst.led_counter[1]
.sym 85083 led_rgb_data[3]
.sym 85089 led_rgb_data[2]
.sym 85095 led_rgb_data[18]
.sym 85107 ws2812_inst.led_reg[0][23]
.sym 85108 ws2812_inst.led_reg[1][23]
.sym 85109 ws2812_inst.led_counter[0]
.sym 85110 ws2812_inst.led_counter[1]
.sym 85113 led_rgb_data[23]
.sym 85125 led_rgb_data[7]
.sym 85129 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85130 CLK$SB_IO_IN_$glb_clk
.sym 85131 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85132 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85134 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 85135 ws2812_inst.led_reg[1][20]
.sym 85137 ws2812_inst.led_reg[1][16]
.sym 85139 ws2812_inst.led_reg[1][17]
.sym 85147 iomem_wdata[21]
.sym 85148 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85149 led_rgb_data[6]
.sym 85154 led_rgb_data[6]
.sym 85158 led_rgb_data[2]
.sym 85159 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 85160 led_rgb_data[7]
.sym 85163 ws2812_inst.led_reg[1][17]
.sym 85167 ws2812_inst.led_counter[1]
.sym 85178 ws2812_inst.led_reg[0][20]
.sym 85191 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 85192 ws2812_inst.led_reg[1][20]
.sym 85195 ws2812_inst.led_counter[0]
.sym 85200 ws2812_inst.led_counter[1]
.sym 85203 led_rgb_data[6]
.sym 85219 led_rgb_data[6]
.sym 85248 ws2812_inst.led_reg[1][20]
.sym 85249 ws2812_inst.led_counter[1]
.sym 85250 ws2812_inst.led_reg[0][20]
.sym 85251 ws2812_inst.led_counter[0]
.sym 85252 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 85253 CLK$SB_IO_IN_$glb_clk
.sym 85254 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85255 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85256 ws2812_inst.led_reg[3][16]
.sym 85257 ws2812_inst.led_reg[3][22]
.sym 85259 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 85260 ws2812_inst.led_reg[3][0]
.sym 85261 ws2812_inst.led_reg[3][6]
.sym 85262 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 85275 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85279 iomem_wdata[15]
.sym 85280 led_rgb_data[0]
.sym 85281 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 85282 ws2812_inst.led_counter[2]
.sym 85285 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 85286 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 85287 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85288 led_rgb_data[13]
.sym 85289 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 85299 led_rgb_data[16]
.sym 85302 led_rgb_data[0]
.sym 85303 led_rgb_data[22]
.sym 85314 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 85321 led_rgb_data[4]
.sym 85330 led_rgb_data[16]
.sym 85353 led_rgb_data[0]
.sym 85365 led_rgb_data[4]
.sym 85373 led_rgb_data[22]
.sym 85375 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 85376 CLK$SB_IO_IN_$glb_clk
.sym 85377 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85378 ws2812_inst.led_reg[3][13]
.sym 85379 ws2812_inst.led_reg[3][17]
.sym 85381 ws2812_inst.led_reg[3][11]
.sym 85382 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85383 ws2812_inst.led_reg[3][1]
.sym 85385 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 85390 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85393 led_rgb_data[19]
.sym 85395 led_rgb_data[16]
.sym 85399 led_rgb_data[22]
.sym 85400 iomem_wdata[30]
.sym 85402 led_rgb_data[11]
.sym 85403 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85404 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 85405 led_rgb_data[9]
.sym 85406 led_rgb_data[0]
.sym 85407 led_rgb_data[4]
.sym 85408 led_rgb_data[6]
.sym 85409 led_rgb_data[11]
.sym 85412 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 85413 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 85432 iomem_wdata[10]
.sym 85436 iomem_wdata[8]
.sym 85437 led_rgb_data_SB_DFFE_Q_23_E
.sym 85439 iomem_wdata[15]
.sym 85440 iomem_wdata[9]
.sym 85447 iomem_wdata[14]
.sym 85450 iomem_wdata[13]
.sym 85452 iomem_wdata[13]
.sym 85461 iomem_wdata[10]
.sym 85466 iomem_wdata[15]
.sym 85472 iomem_wdata[9]
.sym 85491 iomem_wdata[8]
.sym 85494 iomem_wdata[14]
.sym 85498 led_rgb_data_SB_DFFE_Q_23_E
.sym 85499 CLK$SB_IO_IN_$glb_clk
.sym 85501 ws2812_inst.led_reg[2][13]
.sym 85502 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 85503 ws2812_inst.led_reg[2][9]
.sym 85504 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 85505 ws2812_inst.led_reg[2][11]
.sym 85506 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85507 ws2812_inst.led_reg[2][1]
.sym 85508 ws2812_inst.led_reg[2][17]
.sym 85513 led_rgb_data[5]
.sym 85514 gpio_led_g_SB_DFFESR_Q_E
.sym 85521 led_rgb_data[1]
.sym 85523 iomem_wdata[29]
.sym 85525 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85526 led_num[2]
.sym 85527 ws2812_inst.led_counter[0]
.sym 85529 iomem_wdata[25]
.sym 85530 led_write
.sym 85532 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 85533 iomem_wdata[14]
.sym 85534 led_num[1]
.sym 85535 led_num_SB_DFFE_Q_E
.sym 85536 ws2812_inst.led_counter[0]
.sym 85542 ws2812_inst.led_reg[3][4]
.sym 85544 led_write_SB_LUT4_I2_O
.sym 85545 ws2812_inst.led_counter[0]
.sym 85547 resetn
.sym 85550 led_num[2]
.sym 85552 led_write_SB_LUT4_I2_O
.sym 85553 ws2812_inst.led_counter[0]
.sym 85554 ws2812_inst.led_reg[2][4]
.sym 85555 resetn
.sym 85557 led_write_SB_LUT4_I2_1_O
.sym 85558 led_num[1]
.sym 85560 ws2812_inst.led_reg[2][9]
.sym 85563 ws2812_inst.led_counter[1]
.sym 85565 led_rgb_data[9]
.sym 85567 led_rgb_data[4]
.sym 85568 ws2812_inst.led_reg[3][9]
.sym 85569 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 85575 led_rgb_data[4]
.sym 85581 ws2812_inst.led_reg[3][9]
.sym 85582 ws2812_inst.led_reg[2][9]
.sym 85583 ws2812_inst.led_counter[0]
.sym 85588 led_rgb_data[9]
.sym 85593 led_write_SB_LUT4_I2_O
.sym 85594 resetn
.sym 85595 led_num[2]
.sym 85596 led_num[1]
.sym 85599 led_num[1]
.sym 85600 resetn
.sym 85601 led_write_SB_LUT4_I2_O
.sym 85602 led_num[2]
.sym 85605 resetn
.sym 85606 led_write_SB_LUT4_I2_1_O
.sym 85607 led_num[2]
.sym 85608 led_num[1]
.sym 85611 resetn
.sym 85612 led_write_SB_LUT4_I2_O
.sym 85613 led_num[1]
.sym 85614 led_num[2]
.sym 85617 ws2812_inst.led_reg[2][4]
.sym 85618 ws2812_inst.led_reg[3][4]
.sym 85619 ws2812_inst.led_counter[1]
.sym 85620 ws2812_inst.led_counter[0]
.sym 85621 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 85622 CLK$SB_IO_IN_$glb_clk
.sym 85623 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85624 ws2812_inst.led_reg[5][9]
.sym 85625 ws2812_inst.state_SB_LUT4_I2_O
.sym 85626 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 85627 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85628 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85629 ws2812_inst.led_reg[5][20]
.sym 85630 ws2812_inst.led_reg[5][13]
.sym 85631 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 85638 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 85641 ws2812_inst.led_reg[1][1]
.sym 85643 resetn
.sym 85645 iomem_wdata[27]
.sym 85646 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85647 iomem_wdata[31]
.sym 85649 led_rgb_data[13]
.sym 85650 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 85651 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 85652 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 85653 iomem_wdata[2]
.sym 85654 ws2812_inst.led_counter[1]
.sym 85655 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 85657 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 85658 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 85659 ws2812_inst.state_SB_LUT4_I2_O
.sym 85668 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 85669 ws2812_inst.rgb_counter[2]
.sym 85670 ws2812_inst.rgb_counter[4]
.sym 85672 resetn
.sym 85674 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85676 gpio_led_b_SB_DFFESR_Q_E
.sym 85677 ws2812_inst.led_counter[2]
.sym 85678 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85681 led_num[2]
.sym 85683 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 85684 iomem_wdata[31]
.sym 85685 iomem_wdata[26]
.sym 85689 iomem_wdata[25]
.sym 85690 led_write
.sym 85691 led_num[0]
.sym 85693 led_num[1]
.sym 85695 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85696 led_write_SB_LUT4_I2_1_O
.sym 85700 iomem_wdata[26]
.sym 85704 led_num[1]
.sym 85705 led_write_SB_LUT4_I2_1_O
.sym 85706 resetn
.sym 85707 led_num[2]
.sym 85710 led_write
.sym 85711 led_num[0]
.sym 85716 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85717 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85718 ws2812_inst.led_counter[2]
.sym 85719 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85722 ws2812_inst.rgb_counter[2]
.sym 85723 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 85724 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 85725 ws2812_inst.rgb_counter[4]
.sym 85730 iomem_wdata[31]
.sym 85737 iomem_wdata[25]
.sym 85740 led_num[0]
.sym 85743 led_write
.sym 85744 gpio_led_b_SB_DFFESR_Q_E
.sym 85745 CLK$SB_IO_IN_$glb_clk
.sym 85746 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85747 led_num[2]
.sym 85748 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85749 led_num[0]
.sym 85750 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 85751 led_num[1]
.sym 85752 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 85753 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 85754 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 85763 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 85764 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 85766 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 85768 resetn
.sym 85769 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 85773 led_rgb_data[20]
.sym 85775 led_rgb_data[13]
.sym 85777 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 85778 ws2812_inst.led_counter[2]
.sym 85781 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 85788 ws2812_inst.rgb_counter[4]
.sym 85789 ws2812_inst.rgb_counter[2]
.sym 85790 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85791 ws2812_inst.led_reg[6][20]
.sym 85793 ws2812_inst.led_reg[6][9]
.sym 85794 led_rgb_data[9]
.sym 85799 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85801 ws2812_inst.led_reg[5][20]
.sym 85803 ws2812_inst.led_counter[0]
.sym 85804 iomem_wstrb[0]
.sym 85805 led_rgb_data[20]
.sym 85806 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 85807 ws2812_inst.led_counter[2]
.sym 85810 led_rgb_data[4]
.sym 85812 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 85814 ws2812_inst.led_counter[1]
.sym 85815 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 85816 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85818 ws2812_inst.led_reg[4][20]
.sym 85821 led_rgb_data[4]
.sym 85827 ws2812_inst.led_counter[1]
.sym 85828 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85829 ws2812_inst.led_reg[6][20]
.sym 85834 ws2812_inst.led_reg[6][9]
.sym 85835 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85836 ws2812_inst.led_counter[2]
.sym 85840 ws2812_inst.led_reg[5][20]
.sym 85841 ws2812_inst.led_reg[4][20]
.sym 85842 ws2812_inst.led_counter[0]
.sym 85845 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 85846 ws2812_inst.rgb_counter[2]
.sym 85847 ws2812_inst.rgb_counter[4]
.sym 85848 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85853 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 85854 iomem_wstrb[0]
.sym 85860 led_rgb_data[20]
.sym 85866 led_rgb_data[9]
.sym 85867 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 85868 CLK$SB_IO_IN_$glb_clk
.sym 85869 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85870 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 85871 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 85872 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85873 ws2812_inst.led_reg[3][10]
.sym 85874 ws2812_inst.led_reg[3][14]
.sym 85875 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85876 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 85877 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 85882 ws2812_inst.led_counter[1]
.sym 85883 ws2812_inst.rgb_counter[2]
.sym 85887 ws2812_inst.rgb_counter[1]
.sym 85890 led_rgb_data[9]
.sym 85896 led_rgb_data[4]
.sym 85897 led_rgb_data[9]
.sym 85899 ws2812_inst.state[1]
.sym 85902 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85903 led_rgb_data[13]
.sym 85904 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 85905 led_rgb_data[11]
.sym 85912 ws2812_inst.led_reg[1][8]
.sym 85914 led_rgb_data[11]
.sym 85917 led_rgb_data[5]
.sym 85918 led_rgb_data[9]
.sym 85919 led_rgb_data[10]
.sym 85921 ws2812_inst.led_counter[0]
.sym 85922 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 85923 led_rgb_data[12]
.sym 85926 ws2812_inst.led_counter[1]
.sym 85929 ws2812_inst.led_reg[0][8]
.sym 85930 led_rgb_data[4]
.sym 85940 led_rgb_data[8]
.sym 85947 led_rgb_data[9]
.sym 85952 led_rgb_data[4]
.sym 85958 led_rgb_data[8]
.sym 85963 led_rgb_data[5]
.sym 85971 led_rgb_data[12]
.sym 85974 led_rgb_data[11]
.sym 85980 ws2812_inst.led_counter[1]
.sym 85981 ws2812_inst.led_reg[1][8]
.sym 85982 ws2812_inst.led_reg[0][8]
.sym 85983 ws2812_inst.led_counter[0]
.sym 85986 led_rgb_data[10]
.sym 85990 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 85991 CLK$SB_IO_IN_$glb_clk
.sym 85992 resetn_SB_LUT4_I3_O_$glb_sr
.sym 85993 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 85994 ws2812_inst.led_reg[6][11]
.sym 85995 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 85997 ws2812_inst.led_reg[6][12]
.sym 85998 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 85999 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86000 ws2812_inst.led_reg[6][8]
.sym 86006 ws2812_inst.rgb_counter[2]
.sym 86010 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 86013 ws2812_inst.led_reg[3][8]
.sym 86014 ws2812_inst.led_counter[1]
.sym 86015 ws2812_inst.led_reg[0][12]
.sym 86016 led_rgb_data[14]
.sym 86017 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86019 ws2812_inst.led_reg[3][10]
.sym 86024 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 86027 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86028 ws2812_inst.led_counter[0]
.sym 86035 ws2812_inst.led_reg[2][14]
.sym 86036 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86037 iomem_wdata[18]
.sym 86039 ws2812_inst.led_reg[1][10]
.sym 86040 ws2812_inst.led_counter[0]
.sym 86041 ws2812_inst.led_reg[0][10]
.sym 86042 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86043 iomem_wdata[19]
.sym 86044 iomem_wdata[20]
.sym 86045 ws2812_inst.led_counter[2]
.sym 86046 ws2812_inst.led_reg[3][14]
.sym 86047 iomem_wdata[17]
.sym 86049 iomem_wdata[21]
.sym 86051 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86054 ws2812_inst.led_counter[1]
.sym 86061 led_rgb_data_SB_DFFE_Q_9_E
.sym 86068 iomem_wdata[18]
.sym 86073 ws2812_inst.led_reg[3][14]
.sym 86074 ws2812_inst.led_counter[1]
.sym 86075 ws2812_inst.led_reg[2][14]
.sym 86076 ws2812_inst.led_counter[0]
.sym 86081 iomem_wdata[21]
.sym 86086 iomem_wdata[19]
.sym 86092 iomem_wdata[20]
.sym 86097 ws2812_inst.led_reg[0][10]
.sym 86099 ws2812_inst.led_reg[1][10]
.sym 86100 ws2812_inst.led_counter[0]
.sym 86103 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86104 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86105 ws2812_inst.led_counter[2]
.sym 86106 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86110 iomem_wdata[17]
.sym 86113 led_rgb_data_SB_DFFE_Q_9_E
.sym 86114 CLK$SB_IO_IN_$glb_clk
.sym 86116 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 86117 ws2812_inst.bit_counter[7]
.sym 86118 ws2812_inst.bit_counter[2]
.sym 86119 ws2812_inst.bit_counter[3]
.sym 86120 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 86121 ws2812_inst.bit_counter[6]
.sym 86122 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 86123 ws2812_inst.bit_counter[5]
.sym 86128 led_rgb_data[10]
.sym 86129 ws2812_inst.led_reg[2][14]
.sym 86130 iomem_wdata[20]
.sym 86131 ws2812_inst.led_counter[2]
.sym 86132 ws2812_inst.rgb_counter[1]
.sym 86133 iomem_wdata[18]
.sym 86134 ws2812_inst.led_counter[0]
.sym 86136 led_rgb_data[11]
.sym 86137 iomem_wdata[21]
.sym 86138 led_rgb_data[12]
.sym 86141 led_rgb_data[13]
.sym 86143 ws2812_inst.led_counter[1]
.sym 86147 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 86151 ws2812_inst.state_SB_LUT4_I2_O
.sym 86159 ws2812_inst.led_counter[2]
.sym 86160 ws2812_inst.led_counter[1]
.sym 86161 ws2812_inst.rgb_counter[2]
.sym 86162 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86163 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86164 ws2812_inst.led_reg[4][5]
.sym 86165 ws2812_inst.led_reg[5][5]
.sym 86167 ws2812_inst.led_counter[2]
.sym 86168 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 86169 led_rgb_data[12]
.sym 86170 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86171 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86172 ws2812_inst.led_counter[1]
.sym 86173 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 86174 led_rgb_data[8]
.sym 86176 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86177 led_rgb_data[14]
.sym 86184 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 86185 led_rgb_data[5]
.sym 86187 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86188 ws2812_inst.led_counter[0]
.sym 86193 led_rgb_data[5]
.sym 86198 led_rgb_data[12]
.sym 86203 led_rgb_data[8]
.sym 86208 ws2812_inst.led_reg[4][5]
.sym 86209 ws2812_inst.led_counter[0]
.sym 86210 ws2812_inst.led_reg[5][5]
.sym 86211 ws2812_inst.led_counter[2]
.sym 86214 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 86215 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86216 ws2812_inst.led_counter[1]
.sym 86217 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86220 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86221 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 86222 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 86223 ws2812_inst.rgb_counter[2]
.sym 86226 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86227 ws2812_inst.led_counter[2]
.sym 86228 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 86229 ws2812_inst.led_counter[1]
.sym 86233 led_rgb_data[14]
.sym 86236 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 86237 CLK$SB_IO_IN_$glb_clk
.sym 86238 resetn_SB_LUT4_I3_O_$glb_sr
.sym 86254 ws2812_inst.led_reg[2][10]
.sym 86255 ws2812_inst.led_counter[2]
.sym 86256 ws2812_inst.led_counter[1]
.sym 86272 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 86282 ws2812_inst.led_reg[6][10]
.sym 86284 ws2812_inst.led_counter[1]
.sym 86286 ws2812_inst.led_reg[6][5]
.sym 86287 ws2812_inst.led_reg[6][15]
.sym 86290 ws2812_inst.led_reg[3][5]
.sym 86292 ws2812_inst.led_counter[1]
.sym 86293 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86294 ws2812_inst.led_counter[2]
.sym 86295 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86298 ws2812_inst.led_counter[0]
.sym 86299 led_rgb_data[5]
.sym 86306 ws2812_inst.led_reg[2][5]
.sym 86307 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 86308 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 86313 ws2812_inst.led_counter[1]
.sym 86314 ws2812_inst.led_counter[2]
.sym 86315 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 86316 ws2812_inst.led_reg[6][15]
.sym 86326 led_rgb_data[5]
.sym 86331 ws2812_inst.led_counter[2]
.sym 86332 ws2812_inst.led_reg[6][5]
.sym 86333 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 86334 ws2812_inst.led_counter[1]
.sym 86338 ws2812_inst.led_reg[2][5]
.sym 86339 ws2812_inst.led_counter[0]
.sym 86340 ws2812_inst.led_reg[3][5]
.sym 86343 ws2812_inst.led_counter[1]
.sym 86344 ws2812_inst.led_reg[6][10]
.sym 86345 ws2812_inst.led_counter[2]
.sym 86346 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86359 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 86360 CLK$SB_IO_IN_$glb_clk
.sym 86361 resetn_SB_LUT4_I3_O_$glb_sr
.sym 86363 neopixel_pin$SB_IO_OUT
.sym 86375 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 86378 ws2812_inst.led_reg[3][5]
.sym 86382 led_rgb_data[12]
.sym 86391 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 86406 led_rgb_data[10]
.sym 86422 led_rgb_data[15]
.sym 86427 led_rgb_data[5]
.sym 86430 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 86451 led_rgb_data[10]
.sym 86473 led_rgb_data[5]
.sym 86478 led_rgb_data[15]
.sym 86482 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 86483 CLK$SB_IO_IN_$glb_clk
.sym 86484 resetn_SB_LUT4_I3_O_$glb_sr
.sym 86494 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 86585 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86586 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86587 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86588 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 86589 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86590 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 86591 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 86592 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 86596 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 86608 iomem_wdata[9]
.sym 86617 iomem_wdata[25]
.sym 86618 soc.memory.rdata_1[26]
.sym 86619 soc.memory.rdata_0[21]
.sym 86620 soc.memory.rdata_1[27]
.sym 86627 soc.spimemio_cfgreg_do[31]
.sym 86628 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 86629 flash_io1_do_SB_LUT4_O_I2
.sym 86630 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 86635 soc.spimemio_cfgreg_do[31]
.sym 86637 soc.spimemio.config_do[1]
.sym 86639 soc.spimemio.xfer_io0_90
.sym 86641 soc.spimemio.config_do[0]
.sym 86644 soc.spimemio.xfer_io1_90
.sym 86645 soc.spimemio.xfer.obuffer[6]
.sym 86647 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86652 soc.spimemio_cfgreg_do[22]
.sym 86654 soc.spimemio.xfer.xfer_qspi
.sym 86656 flash_io0_do_SB_LUT4_O_I2
.sym 86657 soc.spimemio.xfer.obuffer[7]
.sym 86660 soc.spimemio_cfgreg_do[31]
.sym 86662 flash_io1_do_SB_LUT4_O_I2
.sym 86663 soc.spimemio.config_do[1]
.sym 86668 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 86672 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86673 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 86674 soc.spimemio_cfgreg_do[22]
.sym 86675 soc.spimemio.xfer_io1_90
.sym 86679 soc.spimemio.xfer.obuffer[6]
.sym 86681 soc.spimemio.xfer.xfer_qspi
.sym 86685 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 86690 soc.spimemio.xfer_io0_90
.sym 86691 soc.spimemio_cfgreg_do[22]
.sym 86692 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 86693 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86697 soc.spimemio.xfer.obuffer[7]
.sym 86698 soc.spimemio.xfer.xfer_qspi
.sym 86702 soc.spimemio.config_do[0]
.sym 86703 flash_io0_do_SB_LUT4_O_I2
.sym 86704 soc.spimemio_cfgreg_do[31]
.sym 86707 CLK$SB_IO_IN_$glb_clk
.sym 86708 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86709 flash_io0_di
.sym 86711 flash_io1_di
.sym 86713 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86714 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86715 soc.spimemio.xfer.obuffer[6]
.sym 86716 soc.spimemio.xfer.obuffer[4]
.sym 86717 soc.spimemio.xfer.obuffer[5]
.sym 86718 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 86719 soc.spimemio.xfer.obuffer[7]
.sym 86720 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 86722 iomem_wdata[22]
.sym 86723 iomem_wdata[22]
.sym 86727 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 86732 soc.memory.rdata_0[20]
.sym 86733 soc.memory.wen[3]
.sym 86734 iomem_wdata[25]
.sym 86735 soc.memory.wen[2]
.sym 86737 flash_io0_di
.sym 86750 flash_io1_di
.sym 86752 soc.spimemio.din_data[4]
.sym 86754 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86755 soc.spimemio.xfer.obuffer[2]
.sym 86756 flash_io1_oe
.sym 86758 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86761 flash_io0_oe
.sym 86762 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86764 flash_io0_oe_SB_LUT4_O_I2
.sym 86770 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 86775 soc.spimemio.din_data[5]
.sym 86778 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86779 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86780 soc.spimemio.xfer_clk
.sym 86782 iomem_addr[16]
.sym 86792 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 86793 soc.spimemio.xfer.xfer_qspi
.sym 86794 iomem_wdata[5]
.sym 86801 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86805 soc.spimemio.xfer.xfer_dspi
.sym 86806 iomem_wdata[4]
.sym 86808 iomem_wdata[0]
.sym 86812 soc.spimemio.xfer.obuffer[7]
.sym 86814 iomem_wdata[1]
.sym 86816 soc.spimemio.xfer.obuffer[6]
.sym 86817 soc.spimemio.xfer.obuffer[4]
.sym 86818 soc.spimemio.xfer.obuffer[5]
.sym 86819 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 86820 soc.spimemio.xfer.obuffer[7]
.sym 86825 iomem_wdata[5]
.sym 86829 soc.spimemio.xfer.xfer_qspi
.sym 86830 soc.spimemio.xfer.xfer_dspi
.sym 86831 soc.spimemio.xfer.obuffer[5]
.sym 86832 soc.spimemio.xfer.obuffer[7]
.sym 86838 iomem_wdata[1]
.sym 86841 soc.spimemio.xfer.obuffer[7]
.sym 86842 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 86844 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86853 soc.spimemio.xfer.obuffer[6]
.sym 86854 soc.spimemio.xfer.obuffer[4]
.sym 86855 soc.spimemio.xfer.xfer_qspi
.sym 86856 soc.spimemio.xfer.xfer_dspi
.sym 86861 iomem_wdata[0]
.sym 86866 iomem_wdata[4]
.sym 86869 soc.spimemio.config_do_SB_DFFESR_Q_E
.sym 86870 CLK$SB_IO_IN_$glb_clk
.sym 86871 resetn_SB_LUT4_I3_O_$glb_sr
.sym 86872 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 86873 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 86874 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 86875 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86876 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 86877 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 86878 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 86879 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 86887 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 86890 iomem_addr[8]
.sym 86893 iomem_addr[4]
.sym 86894 iomem_addr[6]
.sym 86895 soc.spimemio.din_data[6]
.sym 86896 flash_io0_oe_SB_LUT4_O_I2
.sym 86897 iomem_addr[16]
.sym 86898 flash_io0_di
.sym 86899 soc.spimemio.xfer_clk
.sym 86900 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 86901 iomem_wdata[27]
.sym 86902 iomem_addr[16]
.sym 86903 iomem_wdata[31]
.sym 86904 iomem_wdata[18]
.sym 86906 iomem_wdata[2]
.sym 86907 $PACKER_VCC_NET
.sym 86913 soc.spimemio.config_csb
.sym 86914 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 86920 soc.spimemio.config_clk
.sym 86921 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86924 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86926 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86928 soc.spimemio.xfer_clk
.sym 86929 soc.spimemio.xfer_csb
.sym 86932 soc.spimemio.xfer.xfer_qspi
.sym 86934 soc.spimemio_cfgreg_do[31]
.sym 86937 soc.spimemio.xfer.xfer_ddr
.sym 86940 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 86944 soc.spimemio.xfer.xfer_dspi
.sym 86947 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 86959 soc.spimemio.config_clk
.sym 86960 soc.spimemio.xfer_clk
.sym 86961 soc.spimemio_cfgreg_do[31]
.sym 86964 soc.spimemio.xfer.xfer_ddr
.sym 86965 soc.spimemio.xfer.xfer_dspi
.sym 86966 soc.spimemio.xfer.xfer_qspi
.sym 86970 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 86973 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 86976 soc.spimemio.xfer.xfer_qspi
.sym 86977 soc.spimemio.xfer.xfer_dspi
.sym 86982 soc.spimemio.config_csb
.sym 86983 soc.spimemio_cfgreg_do[31]
.sym 86984 soc.spimemio.xfer_csb
.sym 86989 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86990 soc.spimemio.xfer.xfer_ddr
.sym 86992 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 86993 CLK$SB_IO_IN_$glb_clk
.sym 86995 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 86996 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 86997 soc.spimemio.xfer.count[2]
.sym 86998 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 86999 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87000 soc.spimemio.xfer.count[3]
.sym 87001 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87002 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 87007 soc.spimemio.dout_data[0]
.sym 87009 soc.spimemio.xfer.xfer_qspi
.sym 87010 soc.memory.wen[2]
.sym 87011 soc.memory.wen[3]
.sym 87014 soc.memory.rdata_1[20]
.sym 87015 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87016 iomem_addr[10]
.sym 87017 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87018 soc.memory.wen[3]
.sym 87021 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 87022 soc.spimemio.xfer.obuffer[3]
.sym 87023 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 87024 flash_io0_oe_SB_LUT4_O_I2
.sym 87025 soc.spimemio.xfer_clk
.sym 87026 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 87029 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 87030 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 87036 soc.spimemio.xfer_csb
.sym 87038 soc.spimemio.xfer.count[0]
.sym 87041 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87043 soc.spimemio.xfer.xfer_qspi
.sym 87045 soc.spimemio.xfer.xfer_ddr
.sym 87046 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87047 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 87051 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87053 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87054 soc.spimemio.xfer.count[2]
.sym 87055 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87056 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87057 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87058 soc.spimemio.xfer.count[1]
.sym 87059 soc.spimemio.xfer_clk
.sym 87061 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87062 soc.spimemio.xfer.count[2]
.sym 87065 soc.spimemio.xfer.count[3]
.sym 87066 soc.spimemio.xfer.count[1]
.sym 87067 $PACKER_VCC_NET
.sym 87068 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 87070 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87071 soc.spimemio.xfer.count[1]
.sym 87074 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 87076 $PACKER_VCC_NET
.sym 87077 soc.spimemio.xfer.count[2]
.sym 87078 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 87082 soc.spimemio.xfer_clk
.sym 87083 soc.spimemio.xfer.count[3]
.sym 87084 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 87087 soc.spimemio.xfer.xfer_qspi
.sym 87088 soc.spimemio.xfer.count[3]
.sym 87089 soc.spimemio.xfer.count[1]
.sym 87090 soc.spimemio.xfer.count[0]
.sym 87093 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 87094 soc.spimemio.xfer.count[2]
.sym 87095 soc.spimemio.xfer.count[0]
.sym 87096 soc.spimemio.xfer_clk
.sym 87099 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87100 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87101 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87102 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87105 soc.spimemio.xfer.xfer_ddr
.sym 87106 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87107 soc.spimemio.xfer.count[2]
.sym 87108 soc.spimemio.xfer_clk
.sym 87111 soc.spimemio.xfer_clk
.sym 87112 soc.spimemio.xfer_csb
.sym 87113 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87115 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E
.sym 87116 CLK$SB_IO_IN_$glb_clk
.sym 87117 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 87119 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87120 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 87121 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87122 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 87123 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87124 soc.spimemio.xfer.count[1]
.sym 87125 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 87135 soc.spimemio.xfer.xfer_ddr
.sym 87142 soc.spimemio.xfer.obuffer[2]
.sym 87143 flash_io0_oe_SB_LUT4_O_I2
.sym 87144 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 87149 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87150 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87152 soc.spimemio.dout_data[1]
.sym 87153 soc.spimemio.xfer_clk
.sym 87159 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87160 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87161 soc.spimemio.xfer.count[2]
.sym 87164 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87165 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87166 soc.spimemio.xfer_clk
.sym 87168 flash_io0_oe_SB_LUT4_O_I2
.sym 87169 soc.spimemio.xfer.count[0]
.sym 87172 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87173 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87174 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87177 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 87178 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87180 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 87181 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 87184 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87186 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 87188 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87189 soc.spimemio.xfer.count[1]
.sym 87190 $PACKER_VCC_NET
.sym 87192 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87193 soc.spimemio.xfer.count[1]
.sym 87194 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87195 soc.spimemio.xfer_clk
.sym 87199 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 87200 soc.spimemio.xfer_clk
.sym 87201 soc.spimemio.xfer.count[2]
.sym 87204 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 87205 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 87206 flash_io0_oe_SB_LUT4_O_I2
.sym 87207 soc.spimemio.xfer.count[0]
.sym 87210 soc.spimemio.xfer.count[1]
.sym 87211 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 87212 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 87213 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87216 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87217 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 87218 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87219 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 87222 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 87224 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 87225 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 87228 $PACKER_VCC_NET
.sym 87229 soc.spimemio.xfer_clk
.sym 87230 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87231 soc.spimemio.xfer.count[0]
.sym 87234 soc.spimemio.xfer_clk
.sym 87235 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87236 soc.spimemio.xfer.count[1]
.sym 87237 $PACKER_VCC_NET
.sym 87238 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E
.sym 87239 CLK$SB_IO_IN_$glb_clk
.sym 87240 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 87241 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 87242 soc.spimemio.xfer.obuffer[3]
.sym 87243 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 87244 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 87245 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 87246 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 87247 soc.spimemio.xfer.obuffer[2]
.sym 87248 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 87253 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 87259 soc.spimemio.xfer.xfer_dspi
.sym 87261 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 87265 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 87267 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87272 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 87276 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 87286 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87287 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 87289 soc.spimemio.xfer.xfer_dspi
.sym 87290 soc.spimemio.din_tag[2]
.sym 87293 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 87294 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 87295 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87299 soc.spimemio.xfer_resetn
.sym 87300 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 87301 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 87311 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 87315 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 87316 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 87323 soc.spimemio.din_tag[2]
.sym 87328 soc.spimemio.xfer.xfer_dspi
.sym 87329 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 87330 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 87333 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 87334 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87336 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87339 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87340 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 87351 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 87354 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 87358 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 87359 soc.spimemio.xfer_resetn
.sym 87361 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 87362 CLK$SB_IO_IN_$glb_clk
.sym 87363 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 87364 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 87365 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 87366 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3
.sym 87367 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 87368 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 87369 soc.spimemio.xfer.obuffer[1]
.sym 87370 soc.spimemio.xfer.obuffer[0]
.sym 87371 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 87376 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87379 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 87388 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 87390 flash_io0_di
.sym 87391 $PACKER_VCC_NET
.sym 87392 soc.spimemio.din_data[1]
.sym 87393 iomem_wdata[27]
.sym 87395 soc.spimemio.din_data[2]
.sym 87396 soc.spimemio.din_data[0]
.sym 87397 $PACKER_VCC_NET
.sym 87398 iomem_wdata[2]
.sym 87399 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 87405 soc.spimemio.xfer.dummy_count[3]
.sym 87406 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 87407 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 87408 soc.spimemio.xfer.dummy_count[2]
.sym 87410 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 87412 soc.spimemio.xfer.dummy_count[0]
.sym 87414 soc.spimemio.xfer.dummy_count[1]
.sym 87415 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87416 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 87418 soc.spimemio.din_data[1]
.sym 87419 soc.spimemio.din_data[2]
.sym 87420 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87421 $PACKER_VCC_NET
.sym 87423 soc.spimemio.xfer_clk
.sym 87425 soc.spimemio.din_data[0]
.sym 87426 soc.spimemio.din_data[3]
.sym 87428 soc.spimemio.din_rd
.sym 87432 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 87438 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87439 soc.spimemio.din_rd
.sym 87440 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 87441 soc.spimemio.din_data[3]
.sym 87444 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 87445 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87446 soc.spimemio.din_rd
.sym 87447 soc.spimemio.din_data[1]
.sym 87450 soc.spimemio.xfer_clk
.sym 87456 soc.spimemio.din_rd
.sym 87457 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87458 soc.spimemio.din_data[2]
.sym 87459 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 87462 soc.spimemio.xfer.dummy_count[1]
.sym 87463 soc.spimemio.xfer.dummy_count[0]
.sym 87464 soc.spimemio.xfer.dummy_count[3]
.sym 87465 soc.spimemio.xfer.dummy_count[2]
.sym 87468 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87469 $PACKER_VCC_NET
.sym 87470 soc.spimemio.xfer.dummy_count[0]
.sym 87480 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 87481 soc.spimemio.din_data[0]
.sym 87482 soc.spimemio.din_rd
.sym 87483 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 87484 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 87485 CLK$SB_IO_IN_$glb_clk
.sym 87486 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 87492 soc.spimemio.dout_tag[3]
.sym 87501 soc.spimemio.dout_data[7]
.sym 87507 soc.spimemio.dout_data[5]
.sym 87509 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87515 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 87516 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 87528 soc.spimemio.xfer.dummy_count[3]
.sym 87529 soc.spimemio.xfer.dummy_count[1]
.sym 87530 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 87532 soc.spimemio.din_tag[3]
.sym 87538 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87539 soc.spimemio.xfer.dummy_count[2]
.sym 87543 soc.spimemio.xfer.dummy_count[0]
.sym 87551 $PACKER_VCC_NET
.sym 87557 $PACKER_VCC_NET
.sym 87560 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 87562 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87563 soc.spimemio.xfer.dummy_count[0]
.sym 87566 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 87568 $PACKER_VCC_NET
.sym 87569 soc.spimemio.xfer.dummy_count[1]
.sym 87570 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 87572 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 87574 $PACKER_VCC_NET
.sym 87575 soc.spimemio.xfer.dummy_count[2]
.sym 87576 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 87580 soc.spimemio.xfer.dummy_count[3]
.sym 87581 $PACKER_VCC_NET
.sym 87582 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 87592 soc.spimemio.din_tag[3]
.sym 87607 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 87608 CLK$SB_IO_IN_$glb_clk
.sym 87609 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 87640 iomem_wdata[18]
.sym 87733 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 87734 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 87735 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 87736 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87737 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 87738 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 87739 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 87740 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 87744 iomem_wdata[25]
.sym 87757 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 87758 soc.simpleuart_reg_div_do[9]
.sym 87759 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 87760 soc.simpleuart.recv_divcnt[10]
.sym 87762 soc.simpleuart.recv_divcnt[11]
.sym 87763 soc.simpleuart_reg_div_do[5]
.sym 87764 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 87765 soc.simpleuart_reg_div_do[13]
.sym 87766 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 87774 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 87776 soc.simpleuart_reg_div_do[13]
.sym 87777 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 87778 soc.simpleuart.recv_divcnt[11]
.sym 87779 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 87780 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87781 soc.simpleuart_reg_div_do[10]
.sym 87782 iomem_wdata[1]
.sym 87783 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 87784 soc.simpleuart.recv_divcnt[10]
.sym 87785 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 87786 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87787 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 87788 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 87789 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 87790 soc.simpleuart.recv_divcnt[13]
.sym 87791 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 87792 soc.simpleuart_reg_div_do[11]
.sym 87793 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87795 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 87796 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 87797 iomem_wdata[5]
.sym 87798 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 87800 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 87801 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 87803 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 87807 soc.simpleuart_reg_div_do[11]
.sym 87808 soc.simpleuart_reg_div_do[10]
.sym 87809 soc.simpleuart.recv_divcnt[11]
.sym 87810 soc.simpleuart.recv_divcnt[10]
.sym 87814 soc.simpleuart.recv_divcnt[13]
.sym 87815 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 87816 soc.simpleuart_reg_div_do[13]
.sym 87819 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 87820 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 87821 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 87822 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 87825 iomem_wdata[1]
.sym 87831 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 87832 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 87833 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 87834 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 87837 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 87838 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 87839 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 87840 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 87843 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 87844 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87845 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 87846 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87849 iomem_wdata[5]
.sym 87853 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 87854 CLK$SB_IO_IN_$glb_clk
.sym 87855 resetn_SB_LUT4_I3_O_$glb_sr
.sym 87856 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 87857 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 87858 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 87859 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 87860 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 87861 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 87862 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 87863 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 87873 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 87880 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 87881 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 87883 soc.simpleuart_reg_div_do[1]
.sym 87887 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 87890 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 87891 iomem_wdata[31]
.sym 87897 soc.simpleuart_reg_div_do[29]
.sym 87898 soc.simpleuart.recv_divcnt[24]
.sym 87899 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 87900 soc.simpleuart_reg_div_do[1]
.sym 87902 soc.simpleuart_reg_div_do[20]
.sym 87903 soc.simpleuart.recv_divcnt[3]
.sym 87904 soc.simpleuart_reg_div_do[14]
.sym 87906 soc.simpleuart.recv_divcnt[14]
.sym 87907 soc.simpleuart.recv_divcnt[1]
.sym 87908 soc.simpleuart_reg_div_do[8]
.sym 87909 soc.simpleuart.recv_divcnt[6]
.sym 87911 soc.simpleuart.recv_divcnt[7]
.sym 87912 iomem_wdata[18]
.sym 87913 soc.simpleuart_reg_div_do[12]
.sym 87914 soc.simpleuart_reg_div_do[3]
.sym 87915 soc.simpleuart.recv_divcnt[29]
.sym 87916 soc.simpleuart.recv_divcnt[12]
.sym 87919 soc.simpleuart.recv_divcnt[20]
.sym 87922 soc.simpleuart_reg_div_do[24]
.sym 87923 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87924 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87926 soc.simpleuart_reg_div_do[7]
.sym 87928 soc.simpleuart_reg_div_do[6]
.sym 87930 soc.simpleuart_reg_div_do[8]
.sym 87936 soc.simpleuart_reg_div_do[14]
.sym 87942 soc.simpleuart_reg_div_do[29]
.sym 87943 soc.simpleuart.recv_divcnt[1]
.sym 87944 soc.simpleuart.recv_divcnt[29]
.sym 87945 soc.simpleuart_reg_div_do[1]
.sym 87948 soc.simpleuart.recv_divcnt[12]
.sym 87949 soc.simpleuart_reg_div_do[12]
.sym 87950 soc.simpleuart_reg_div_do[14]
.sym 87951 soc.simpleuart.recv_divcnt[14]
.sym 87954 soc.simpleuart_reg_div_do[6]
.sym 87955 soc.simpleuart.recv_divcnt[6]
.sym 87956 soc.simpleuart_reg_div_do[7]
.sym 87957 soc.simpleuart.recv_divcnt[7]
.sym 87960 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 87961 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 87962 soc.simpleuart.recv_divcnt[24]
.sym 87963 soc.simpleuart_reg_div_do[24]
.sym 87966 soc.simpleuart.recv_divcnt[3]
.sym 87967 soc.simpleuart_reg_div_do[20]
.sym 87968 soc.simpleuart.recv_divcnt[20]
.sym 87969 soc.simpleuart_reg_div_do[3]
.sym 87975 iomem_wdata[18]
.sym 87976 soc.simpleuart.cfg_divider_SB_DFFESR_Q_9_E
.sym 87977 CLK$SB_IO_IN_$glb_clk
.sym 87978 resetn_SB_LUT4_I3_O_$glb_sr
.sym 87993 soc.simpleuart.recv_divcnt[1]
.sym 87999 soc.simpleuart.recv_divcnt[7]
.sym 88001 soc.simpleuart_reg_div_do[29]
.sym 88003 soc.simpleuart_reg_div_do[20]
.sym 88004 soc.simpleuart_reg_div_do[23]
.sym 88007 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 88008 soc.simpleuart_reg_div_do[7]
.sym 88009 soc.simpleuart_reg_div_do[3]
.sym 88010 soc.simpleuart_reg_div_do[6]
.sym 88013 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 88014 soc.simpleuart_reg_div_do[18]
.sym 88020 soc.simpleuart_reg_div_do[23]
.sym 88022 soc.simpleuart.recv_divcnt[9]
.sym 88024 soc.simpleuart.recv_divcnt[14]
.sym 88025 iomem_wdata[14]
.sym 88028 soc.simpleuart_reg_div_do[9]
.sym 88034 soc.simpleuart.recv_divcnt[23]
.sym 88037 soc.simpleuart_reg_div_do[13]
.sym 88038 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 88040 iomem_wdata[11]
.sym 88046 iomem_wdata[15]
.sym 88056 iomem_wdata[15]
.sym 88060 soc.simpleuart.recv_divcnt[9]
.sym 88066 soc.simpleuart_reg_div_do[9]
.sym 88072 soc.simpleuart.recv_divcnt[14]
.sym 88077 soc.simpleuart.recv_divcnt[9]
.sym 88078 soc.simpleuart_reg_div_do[9]
.sym 88079 soc.simpleuart_reg_div_do[23]
.sym 88080 soc.simpleuart.recv_divcnt[23]
.sym 88086 iomem_wdata[11]
.sym 88090 soc.simpleuart_reg_div_do[13]
.sym 88097 iomem_wdata[14]
.sym 88099 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 88100 CLK$SB_IO_IN_$glb_clk
.sym 88101 resetn_SB_LUT4_I3_O_$glb_sr
.sym 88116 soc.simpleuart.recv_divcnt[9]
.sym 88120 soc.simpleuart.recv_divcnt[14]
.sym 88121 soc.simpleuart_reg_div_do[4]
.sym 88126 soc.simpleuart_reg_div_do[12]
.sym 88129 soc.simpleuart_reg_div_do[8]
.sym 88131 soc.simpleuart_reg_div_do[22]
.sym 88133 soc.simpleuart_reg_div_do[24]
.sym 88135 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 88136 iomem_wdata[18]
.sym 88143 soc.simpleuart.recv_divcnt[16]
.sym 88145 soc.simpleuart.recv_divcnt[21]
.sym 88151 soc.simpleuart.recv_divcnt[20]
.sym 88153 soc.simpleuart.recv_divcnt[21]
.sym 88163 soc.simpleuart_reg_div_do[20]
.sym 88165 soc.simpleuart_reg_div_do[17]
.sym 88167 soc.simpleuart_reg_div_do[21]
.sym 88168 soc.simpleuart_reg_div_do[16]
.sym 88174 soc.simpleuart_reg_div_do[18]
.sym 88176 soc.simpleuart.recv_divcnt[21]
.sym 88182 soc.simpleuart.recv_divcnt[20]
.sym 88190 soc.simpleuart_reg_div_do[17]
.sym 88195 soc.simpleuart_reg_div_do[18]
.sym 88203 soc.simpleuart_reg_div_do[21]
.sym 88207 soc.simpleuart.recv_divcnt[16]
.sym 88212 soc.simpleuart_reg_div_do[20]
.sym 88218 soc.simpleuart_reg_div_do[21]
.sym 88219 soc.simpleuart.recv_divcnt[16]
.sym 88220 soc.simpleuart.recv_divcnt[21]
.sym 88221 soc.simpleuart_reg_div_do[16]
.sym 88243 soc.simpleuart_reg_div_do[10]
.sym 88245 soc.simpleuart.recv_divcnt[23]
.sym 88247 soc.simpleuart.recv_divcnt[16]
.sym 88250 soc.simpleuart_reg_div_do[9]
.sym 88251 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 88256 soc.simpleuart_reg_div_do[13]
.sym 88257 led_rgb_data[3]
.sym 88269 soc.simpleuart_reg_div_do[18]
.sym 88271 iomem_wdata[11]
.sym 88272 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 88273 soc.simpleuart.recv_divcnt[23]
.sym 88276 soc.simpleuart.recv_divcnt[25]
.sym 88278 soc.simpleuart.recv_divcnt[30]
.sym 88279 soc.simpleuart.recv_divcnt[18]
.sym 88280 soc.simpleuart.recv_divcnt[31]
.sym 88281 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 88283 soc.simpleuart.recv_divcnt[22]
.sym 88284 led_rgb_data_SB_DFFE_Q_23_E
.sym 88285 soc.simpleuart.recv_divcnt[19]
.sym 88288 soc.simpleuart_reg_div_do[25]
.sym 88291 soc.simpleuart_reg_div_do[22]
.sym 88293 soc.simpleuart_reg_div_do[31]
.sym 88295 soc.simpleuart_reg_div_do[30]
.sym 88296 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 88297 soc.simpleuart_reg_div_do[19]
.sym 88302 iomem_wdata[11]
.sym 88306 soc.simpleuart_reg_div_do[22]
.sym 88311 soc.simpleuart_reg_div_do[25]
.sym 88312 soc.simpleuart.recv_divcnt[22]
.sym 88313 soc.simpleuart_reg_div_do[22]
.sym 88314 soc.simpleuart.recv_divcnt[25]
.sym 88317 soc.simpleuart.recv_divcnt[30]
.sym 88318 soc.simpleuart_reg_div_do[30]
.sym 88319 soc.simpleuart.recv_divcnt[31]
.sym 88320 soc.simpleuart_reg_div_do[31]
.sym 88325 soc.simpleuart.recv_divcnt[18]
.sym 88329 soc.simpleuart_reg_div_do[18]
.sym 88330 soc.simpleuart.recv_divcnt[18]
.sym 88331 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 88332 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 88335 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 88336 soc.simpleuart.recv_divcnt[19]
.sym 88337 soc.simpleuart_reg_div_do[19]
.sym 88341 soc.simpleuart.recv_divcnt[23]
.sym 88345 led_rgb_data_SB_DFFE_Q_23_E
.sym 88346 CLK$SB_IO_IN_$glb_clk
.sym 88355 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 88362 soc.simpleuart.recv_divcnt[25]
.sym 88364 soc.simpleuart.recv_divcnt[29]
.sym 88365 soc.simpleuart_reg_div_do[17]
.sym 88382 led_rgb_data[18]
.sym 88390 soc.simpleuart.recv_divcnt[24]
.sym 88391 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 88394 soc.simpleuart.recv_divcnt[26]
.sym 88395 soc.simpleuart.recv_divcnt[27]
.sym 88399 soc.simpleuart_reg_div_do[27]
.sym 88400 soc.simpleuart_reg_div_do[31]
.sym 88401 soc.simpleuart_reg_div_do[24]
.sym 88403 soc.simpleuart.recv_divcnt[25]
.sym 88404 soc.simpleuart_reg_div_do[26]
.sym 88405 led_rgb_data[19]
.sym 88416 led_rgb_data[2]
.sym 88423 soc.simpleuart.recv_divcnt[24]
.sym 88429 soc.simpleuart_reg_div_do[26]
.sym 88434 soc.simpleuart_reg_div_do[31]
.sym 88440 soc.simpleuart.recv_divcnt[25]
.sym 88446 led_rgb_data[2]
.sym 88453 led_rgb_data[19]
.sym 88458 soc.simpleuart.recv_divcnt[27]
.sym 88459 soc.simpleuart.recv_divcnt[26]
.sym 88460 soc.simpleuart_reg_div_do[26]
.sym 88461 soc.simpleuart_reg_div_do[27]
.sym 88464 soc.simpleuart_reg_div_do[24]
.sym 88468 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 88469 CLK$SB_IO_IN_$glb_clk
.sym 88470 resetn_SB_LUT4_I3_O_$glb_sr
.sym 88471 soc.simpleuart_reg_div_do[9]
.sym 88472 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 88473 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 88474 soc.simpleuart_reg_div_do[13]
.sym 88475 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 88476 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 88477 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 88478 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 88483 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 88487 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 88516 ws2812_inst.led_counter[0]
.sym 88517 ws2812_inst.led_reg[2][19]
.sym 88520 ws2812_inst.led_reg[3][19]
.sym 88523 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 88534 led_rgb_data[2]
.sym 88542 led_rgb_data[18]
.sym 88558 ws2812_inst.led_reg[3][19]
.sym 88559 ws2812_inst.led_counter[0]
.sym 88560 ws2812_inst.led_reg[2][19]
.sym 88575 led_rgb_data[18]
.sym 88588 led_rgb_data[2]
.sym 88591 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 88592 CLK$SB_IO_IN_$glb_clk
.sym 88593 resetn_SB_LUT4_I3_O_$glb_sr
.sym 88594 ws2812_inst.led_reg[5][7]
.sym 88595 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 88596 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 88597 ws2812_inst.led_reg[5][18]
.sym 88598 ws2812_inst.led_reg[5][2]
.sym 88599 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 88600 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 88601 ws2812_inst.led_reg[5][23]
.sym 88609 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 88612 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 88618 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 88619 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 88620 soc.simpleuart_reg_div_do[13]
.sym 88635 ws2812_inst.led_reg[2][2]
.sym 88636 led_rgb_data[19]
.sym 88639 led_rgb_data[23]
.sym 88646 led_rgb_data[2]
.sym 88647 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 88648 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 88650 ws2812_inst.led_counter[1]
.sym 88653 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 88654 ws2812_inst.led_counter[0]
.sym 88658 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 88661 ws2812_inst.led_reg[3][2]
.sym 88664 ws2812_inst.led_counter[2]
.sym 88669 led_rgb_data[19]
.sym 88680 led_rgb_data[2]
.sym 88687 led_rgb_data[23]
.sym 88692 ws2812_inst.led_reg[2][2]
.sym 88693 ws2812_inst.led_reg[3][2]
.sym 88694 ws2812_inst.led_counter[1]
.sym 88695 ws2812_inst.led_counter[0]
.sym 88710 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 88711 ws2812_inst.led_counter[2]
.sym 88712 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 88713 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 88714 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 88715 CLK$SB_IO_IN_$glb_clk
.sym 88716 resetn_SB_LUT4_I3_O_$glb_sr
.sym 88717 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 88718 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 88719 ws2812_inst.led_reg[4][7]
.sym 88720 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 88721 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 88722 ws2812_inst.led_reg[4][23]
.sym 88723 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 88724 ws2812_inst.led_reg[4][19]
.sym 88733 led_rgb_data_SB_DFFE_Q_23_E
.sym 88745 led_rgb_data[3]
.sym 88750 ws2812_inst.led_reg[4][22]
.sym 88760 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 88763 led_rgb_data[3]
.sym 88764 ws2812_inst.led_reg[2][18]
.sym 88765 ws2812_inst.led_counter[2]
.sym 88766 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 88771 led_rgb_data[7]
.sym 88773 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 88776 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 88778 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 88781 led_rgb_data[18]
.sym 88782 ws2812_inst.rgb_counter[4]
.sym 88783 ws2812_inst.led_counter[1]
.sym 88785 ws2812_inst.led_reg[3][18]
.sym 88786 ws2812_inst.led_counter[0]
.sym 88788 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 88791 ws2812_inst.led_counter[1]
.sym 88792 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 88793 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 88794 ws2812_inst.led_counter[2]
.sym 88798 led_rgb_data[7]
.sym 88809 led_rgb_data[18]
.sym 88821 led_rgb_data[3]
.sym 88827 ws2812_inst.led_reg[3][18]
.sym 88829 ws2812_inst.led_reg[2][18]
.sym 88830 ws2812_inst.led_counter[0]
.sym 88833 ws2812_inst.rgb_counter[4]
.sym 88834 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 88835 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 88836 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 88837 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 88838 CLK$SB_IO_IN_$glb_clk
.sym 88839 resetn_SB_LUT4_I3_O_$glb_sr
.sym 88840 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 88841 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 88842 ws2812_inst.led_reg[5][19]
.sym 88843 ws2812_inst.led_reg[5][3]
.sym 88844 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 88845 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 88846 ws2812_inst.led_reg[5][6]
.sym 88847 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 88854 ws2812_inst.led_reg[3][3]
.sym 88859 led_rgb_data[7]
.sym 88860 ws2812_inst.led_reg[2][18]
.sym 88861 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 88864 led_rgb_data[17]
.sym 88865 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 88866 ws2812_inst.led_reg[4][16]
.sym 88873 led_rgb_data[20]
.sym 88874 led_rgb_data[16]
.sym 88881 led_rgb_data[16]
.sym 88882 led_rgb_data[3]
.sym 88892 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 88895 led_rgb_data[6]
.sym 88899 led_rgb_data[22]
.sym 88903 led_rgb_data[17]
.sym 88928 led_rgb_data[22]
.sym 88932 led_rgb_data[3]
.sym 88945 led_rgb_data[16]
.sym 88953 led_rgb_data[6]
.sym 88959 led_rgb_data[17]
.sym 88960 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 88961 CLK$SB_IO_IN_$glb_clk
.sym 88962 resetn_SB_LUT4_I3_O_$glb_sr
.sym 88963 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 88964 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 88965 ws2812_inst.led_reg[1][6]
.sym 88966 ws2812_inst.led_reg[1][19]
.sym 88968 ws2812_inst.led_reg[1][0]
.sym 88969 ws2812_inst.led_reg[1][22]
.sym 88970 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 88998 ws2812_inst.led_reg[4][17]
.sym 89006 ws2812_inst.led_reg[2][6]
.sym 89010 ws2812_inst.led_counter[0]
.sym 89015 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 89016 ws2812_inst.led_counter[0]
.sym 89018 ws2812_inst.led_reg[3][6]
.sym 89022 ws2812_inst.led_counter[1]
.sym 89024 led_rgb_data[17]
.sym 89025 ws2812_inst.led_reg[1][16]
.sym 89032 ws2812_inst.led_reg[0][16]
.sym 89033 led_rgb_data[20]
.sym 89034 led_rgb_data[16]
.sym 89037 ws2812_inst.led_counter[1]
.sym 89038 ws2812_inst.led_counter[0]
.sym 89039 ws2812_inst.led_reg[2][6]
.sym 89040 ws2812_inst.led_reg[3][6]
.sym 89050 ws2812_inst.led_reg[0][16]
.sym 89051 ws2812_inst.led_counter[0]
.sym 89052 ws2812_inst.led_reg[1][16]
.sym 89056 led_rgb_data[20]
.sym 89069 led_rgb_data[16]
.sym 89080 led_rgb_data[17]
.sym 89083 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 89084 CLK$SB_IO_IN_$glb_clk
.sym 89085 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89086 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 89087 ws2812_inst.led_reg[5][17]
.sym 89088 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89089 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89090 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89091 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89092 ws2812_inst.led_reg[5][16]
.sym 89093 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89098 led_rgb_data[6]
.sym 89100 led_rgb_data[0]
.sym 89106 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 89112 ws2812_inst.led_reg[0][6]
.sym 89114 led_rgb_data[17]
.sym 89116 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 89120 led_rgb_data[17]
.sym 89127 ws2812_inst.led_reg[2][16]
.sym 89129 led_rgb_data[22]
.sym 89131 ws2812_inst.led_reg[2][0]
.sym 89134 ws2812_inst.led_counter[1]
.sym 89136 ws2812_inst.led_reg[3][16]
.sym 89137 ws2812_inst.led_reg[3][22]
.sym 89140 ws2812_inst.led_reg[3][0]
.sym 89141 led_rgb_data[16]
.sym 89142 ws2812_inst.led_reg[2][22]
.sym 89150 led_rgb_data[6]
.sym 89153 ws2812_inst.led_counter[0]
.sym 89154 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 89157 led_rgb_data[0]
.sym 89160 ws2812_inst.led_reg[2][0]
.sym 89161 ws2812_inst.led_counter[1]
.sym 89162 ws2812_inst.led_reg[3][0]
.sym 89163 ws2812_inst.led_counter[0]
.sym 89166 led_rgb_data[16]
.sym 89172 led_rgb_data[22]
.sym 89184 ws2812_inst.led_reg[3][16]
.sym 89186 ws2812_inst.led_reg[2][16]
.sym 89187 ws2812_inst.led_counter[0]
.sym 89190 led_rgb_data[0]
.sym 89197 led_rgb_data[6]
.sym 89202 ws2812_inst.led_counter[0]
.sym 89204 ws2812_inst.led_reg[3][22]
.sym 89205 ws2812_inst.led_reg[2][22]
.sym 89206 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 89207 CLK$SB_IO_IN_$glb_clk
.sym 89208 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89209 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89210 ws2812_inst.led_reg[0][1]
.sym 89211 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89212 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89213 ws2812_inst.led_reg[0][0]
.sym 89214 ws2812_inst.led_reg[0][13]
.sym 89215 ws2812_inst.led_reg[0][17]
.sym 89216 ws2812_inst.led_reg[0][6]
.sym 89219 ws2812_inst.state_SB_LUT4_I2_O
.sym 89229 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 89244 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 89257 ws2812_inst.led_reg[2][17]
.sym 89259 ws2812_inst.led_reg[3][17]
.sym 89261 led_rgb_data[1]
.sym 89263 led_rgb_data[13]
.sym 89264 ws2812_inst.led_reg[1][17]
.sym 89265 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 89270 ws2812_inst.led_counter[1]
.sym 89272 led_rgb_data[11]
.sym 89273 ws2812_inst.led_counter[0]
.sym 89274 led_rgb_data[17]
.sym 89277 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 89280 ws2812_inst.led_reg[0][17]
.sym 89281 ws2812_inst.led_counter[0]
.sym 89283 led_rgb_data[13]
.sym 89291 led_rgb_data[17]
.sym 89304 led_rgb_data[11]
.sym 89307 ws2812_inst.led_counter[0]
.sym 89308 ws2812_inst.led_reg[2][17]
.sym 89309 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 89310 ws2812_inst.led_reg[0][17]
.sym 89314 led_rgb_data[1]
.sym 89325 ws2812_inst.led_counter[0]
.sym 89326 ws2812_inst.led_counter[1]
.sym 89327 ws2812_inst.led_reg[1][17]
.sym 89328 ws2812_inst.led_reg[3][17]
.sym 89329 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 89330 CLK$SB_IO_IN_$glb_clk
.sym 89331 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89332 ws2812_inst.led_reg[6][1]
.sym 89333 ws2812_inst.led_reg[6][13]
.sym 89334 ws2812_inst.led_reg[6][17]
.sym 89335 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 89336 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89337 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89338 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89339 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89344 led_rgb_data[13]
.sym 89357 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89358 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89359 ws2812_inst.rgb_counter[2]
.sym 89362 ws2812_inst.led_reg[0][13]
.sym 89363 ws2812_inst.state_SB_LUT4_I2_O
.sym 89364 led_num[1]
.sym 89373 resetn
.sym 89375 led_rgb_data[13]
.sym 89376 ws2812_inst.led_reg[3][11]
.sym 89377 led_rgb_data[11]
.sym 89380 led_rgb_data[9]
.sym 89381 ws2812_inst.led_reg[3][13]
.sym 89384 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 89385 ws2812_inst.led_reg[2][11]
.sym 89389 led_num[2]
.sym 89390 led_num[1]
.sym 89391 ws2812_inst.led_counter[1]
.sym 89392 led_rgb_data[1]
.sym 89396 led_write_SB_LUT4_I2_1_O
.sym 89397 ws2812_inst.led_reg[2][13]
.sym 89400 ws2812_inst.led_counter[0]
.sym 89403 led_rgb_data[17]
.sym 89408 led_rgb_data[13]
.sym 89412 ws2812_inst.led_reg[3][13]
.sym 89413 ws2812_inst.led_counter[0]
.sym 89414 ws2812_inst.led_reg[2][13]
.sym 89415 ws2812_inst.led_counter[1]
.sym 89419 led_rgb_data[9]
.sym 89424 led_num[1]
.sym 89425 resetn
.sym 89426 led_write_SB_LUT4_I2_1_O
.sym 89427 led_num[2]
.sym 89432 led_rgb_data[11]
.sym 89436 ws2812_inst.led_reg[2][11]
.sym 89437 ws2812_inst.led_counter[1]
.sym 89438 ws2812_inst.led_reg[3][11]
.sym 89439 ws2812_inst.led_counter[0]
.sym 89445 led_rgb_data[1]
.sym 89450 led_rgb_data[17]
.sym 89452 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 89453 CLK$SB_IO_IN_$glb_clk
.sym 89454 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89455 ws2812_inst.led_reg[4][13]
.sym 89456 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89457 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89458 ws2812_inst.led_reg[4][1]
.sym 89459 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 89460 ws2812_inst.led_reg[4][0]
.sym 89461 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 89462 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89467 led_rgb_data[0]
.sym 89468 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 89469 led_rgb_data[13]
.sym 89472 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 89483 ws2812_inst.led_reg[1][9]
.sym 89485 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 89486 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89487 iomem_wdata[1]
.sym 89488 ws2812_inst.led_reg[1][13]
.sym 89489 ws2812_inst.state_SB_LUT4_I2_O
.sym 89490 iomem_wdata[0]
.sym 89497 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89498 resetn
.sym 89499 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89500 ws2812_inst.state[1]
.sym 89503 led_rgb_data[9]
.sym 89504 led_num[2]
.sym 89508 led_num[1]
.sym 89510 ws2812_inst.led_reg[5][13]
.sym 89511 led_write_SB_LUT4_I2_1_O
.sym 89512 ws2812_inst.led_counter[1]
.sym 89514 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 89516 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89519 ws2812_inst.rgb_counter[2]
.sym 89520 led_rgb_data[13]
.sym 89521 ws2812_inst.led_counter[2]
.sym 89524 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 89526 led_rgb_data[20]
.sym 89527 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89532 led_rgb_data[9]
.sym 89536 resetn
.sym 89538 ws2812_inst.state[1]
.sym 89541 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89544 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89547 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 89548 ws2812_inst.led_counter[1]
.sym 89549 ws2812_inst.led_reg[5][13]
.sym 89550 ws2812_inst.led_counter[2]
.sym 89553 ws2812_inst.led_counter[2]
.sym 89554 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89555 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89556 ws2812_inst.rgb_counter[2]
.sym 89561 led_rgb_data[20]
.sym 89566 led_rgb_data[13]
.sym 89571 led_num[1]
.sym 89572 led_write_SB_LUT4_I2_1_O
.sym 89573 led_num[2]
.sym 89574 resetn
.sym 89575 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 89576 CLK$SB_IO_IN_$glb_clk
.sym 89577 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89580 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 89581 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89582 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 89583 ws2812_inst.led_reg[5][11]
.sym 89584 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 89593 led_rgb_data[0]
.sym 89594 ws2812_inst.state_SB_LUT4_I2_O
.sym 89596 ws2812_inst.state[1]
.sym 89599 led_rgb_data[9]
.sym 89600 led_rgb_data[13]
.sym 89605 led_rgb_data[10]
.sym 89609 led_rgb_data[12]
.sym 89611 ws2812_inst.led_counter[2]
.sym 89620 iomem_wdata[2]
.sym 89621 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 89622 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89623 ws2812_inst.rgb_counter[2]
.sym 89624 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89625 ws2812_inst.rgb_counter[1]
.sym 89626 ws2812_inst.led_reg[4][9]
.sym 89627 ws2812_inst.led_reg[5][9]
.sym 89629 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89630 led_num_SB_DFFE_Q_E
.sym 89632 ws2812_inst.led_counter[1]
.sym 89633 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89635 ws2812_inst.led_reg[0][9]
.sym 89636 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 89637 ws2812_inst.led_counter[0]
.sym 89640 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 89641 ws2812_inst.led_counter[2]
.sym 89643 ws2812_inst.led_reg[1][9]
.sym 89644 ws2812_inst.rgb_counter[0]
.sym 89647 iomem_wdata[1]
.sym 89649 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89650 iomem_wdata[0]
.sym 89653 iomem_wdata[2]
.sym 89658 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89659 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 89660 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 89661 ws2812_inst.rgb_counter[0]
.sym 89666 iomem_wdata[0]
.sym 89670 ws2812_inst.led_reg[4][9]
.sym 89671 ws2812_inst.led_reg[0][9]
.sym 89672 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 89673 ws2812_inst.led_counter[0]
.sym 89679 iomem_wdata[1]
.sym 89682 ws2812_inst.led_reg[1][9]
.sym 89683 ws2812_inst.led_counter[2]
.sym 89684 ws2812_inst.led_reg[5][9]
.sym 89685 ws2812_inst.led_counter[0]
.sym 89688 ws2812_inst.led_counter[1]
.sym 89689 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89690 ws2812_inst.rgb_counter[2]
.sym 89691 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89694 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89695 ws2812_inst.rgb_counter[1]
.sym 89696 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 89697 ws2812_inst.rgb_counter[0]
.sym 89698 led_num_SB_DFFE_Q_E
.sym 89699 CLK$SB_IO_IN_$glb_clk
.sym 89701 ws2812_inst.led_reg[1][12]
.sym 89702 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89703 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89704 ws2812_inst.led_reg[1][11]
.sym 89705 ws2812_inst.led_reg[1][13]
.sym 89706 ws2812_inst.led_reg[1][5]
.sym 89707 ws2812_inst.led_reg[1][10]
.sym 89708 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 89715 ws2812_inst.led_counter[0]
.sym 89716 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89722 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 89727 led_rgb_data[8]
.sym 89729 ws2812_inst.rgb_counter[1]
.sym 89731 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 89733 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 89744 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 89745 ws2812_inst.led_counter[2]
.sym 89746 ws2812_inst.rgb_counter[2]
.sym 89747 ws2812_inst.rgb_counter[1]
.sym 89748 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 89749 ws2812_inst.led_counter[1]
.sym 89750 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89751 ws2812_inst.led_reg[6][11]
.sym 89752 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 89754 led_rgb_data[14]
.sym 89755 ws2812_inst.led_reg[0][11]
.sym 89756 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89758 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89759 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89760 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89765 ws2812_inst.led_counter[0]
.sym 89766 led_rgb_data[10]
.sym 89767 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89768 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89769 ws2812_inst.led_reg[1][11]
.sym 89771 ws2812_inst.led_counter[2]
.sym 89772 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89773 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89775 ws2812_inst.led_reg[6][11]
.sym 89776 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89777 ws2812_inst.led_counter[2]
.sym 89778 ws2812_inst.led_counter[1]
.sym 89782 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89783 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89784 ws2812_inst.led_counter[2]
.sym 89787 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89788 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89789 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 89790 ws2812_inst.led_counter[2]
.sym 89793 led_rgb_data[10]
.sym 89800 led_rgb_data[14]
.sym 89805 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 89807 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89808 ws2812_inst.rgb_counter[2]
.sym 89811 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 89812 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 89813 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 89814 ws2812_inst.rgb_counter[1]
.sym 89817 ws2812_inst.led_counter[1]
.sym 89818 ws2812_inst.led_reg[1][11]
.sym 89819 ws2812_inst.led_counter[0]
.sym 89820 ws2812_inst.led_reg[0][11]
.sym 89821 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 89822 CLK$SB_IO_IN_$glb_clk
.sym 89823 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89824 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 89825 ws2812_inst.led_reg[4][11]
.sym 89826 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89827 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 89828 ws2812_inst.led_reg[4][8]
.sym 89829 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 89830 ws2812_inst.led_reg[4][12]
.sym 89831 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89840 ws2812_inst.led_counter[1]
.sym 89843 led_rgb_data[13]
.sym 89848 ws2812_inst.led_counter[0]
.sym 89858 $PACKER_VCC_NET
.sym 89859 $PACKER_VCC_NET
.sym 89866 ws2812_inst.led_counter[0]
.sym 89868 led_rgb_data[11]
.sym 89869 led_rgb_data[12]
.sym 89871 ws2812_inst.led_counter[2]
.sym 89876 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 89878 ws2812_inst.led_reg[1][5]
.sym 89880 ws2812_inst.rgb_counter[1]
.sym 89882 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89883 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89884 ws2812_inst.led_reg[0][5]
.sym 89885 ws2812_inst.led_reg[4][8]
.sym 89887 led_rgb_data[8]
.sym 89888 ws2812_inst.led_reg[6][8]
.sym 89891 ws2812_inst.led_reg[5][8]
.sym 89893 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89895 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89896 ws2812_inst.led_counter[1]
.sym 89899 ws2812_inst.led_reg[6][8]
.sym 89900 ws2812_inst.led_counter[1]
.sym 89901 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 89904 led_rgb_data[11]
.sym 89910 ws2812_inst.rgb_counter[1]
.sym 89911 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 89912 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 89913 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 89922 led_rgb_data[12]
.sym 89928 ws2812_inst.led_reg[0][5]
.sym 89929 ws2812_inst.led_counter[2]
.sym 89930 ws2812_inst.led_counter[0]
.sym 89931 ws2812_inst.led_reg[1][5]
.sym 89934 ws2812_inst.led_reg[4][8]
.sym 89935 ws2812_inst.led_counter[0]
.sym 89936 ws2812_inst.led_counter[1]
.sym 89937 ws2812_inst.led_reg[5][8]
.sym 89941 led_rgb_data[8]
.sym 89944 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 89945 CLK$SB_IO_IN_$glb_clk
.sym 89946 resetn_SB_LUT4_I3_O_$glb_sr
.sym 89948 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 89949 ws2812_inst.bit_counter_SB_DFFESS_Q_7_D_SB_LUT4_O_I3
.sym 89950 ws2812_inst.bit_counter_SB_DFFESS_Q_6_D_SB_LUT4_O_I3
.sym 89951 ws2812_inst.bit_counter_SB_DFFESS_Q_5_D_SB_LUT4_O_I1
.sym 89952 ws2812_inst.bit_counter_SB_DFFESS_Q_4_D_SB_LUT4_O_I1
.sym 89953 ws2812_inst.bit_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I1
.sym 89954 ws2812_inst.bit_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 89963 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 89964 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 89967 ws2812_inst.led_counter[2]
.sym 89974 ws2812_inst.state_SB_LUT4_I2_O
.sym 89990 ws2812_inst.bit_counter[2]
.sym 89991 ws2812_inst.bit_counter[3]
.sym 89992 ws2812_inst.state[1]
.sym 89994 ws2812_inst.led_reg[2][10]
.sym 89995 ws2812_inst.led_counter[0]
.sym 89996 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90002 ws2812_inst.led_reg[3][10]
.sym 90003 ws2812_inst.bit_counter[5]
.sym 90006 ws2812_inst.state_SB_LUT4_I2_O
.sym 90008 ws2812_inst.bit_counter[4]
.sym 90009 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 90010 ws2812_inst.bit_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I1
.sym 90011 ws2812_inst.bit_counter[5]
.sym 90014 ws2812_inst.bit_counter_SB_DFFESS_Q_7_D_SB_LUT4_O_I3
.sym 90015 ws2812_inst.bit_counter_SB_DFFESS_Q_6_D_SB_LUT4_O_I3
.sym 90017 ws2812_inst.bit_counter_SB_DFFESS_Q_4_D_SB_LUT4_O_I1
.sym 90019 ws2812_inst.bit_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 90022 ws2812_inst.led_counter[0]
.sym 90023 ws2812_inst.led_reg[2][10]
.sym 90024 ws2812_inst.led_reg[3][10]
.sym 90027 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90028 ws2812_inst.bit_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 90029 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 90030 ws2812_inst.state[1]
.sym 90034 ws2812_inst.bit_counter_SB_DFFESS_Q_7_D_SB_LUT4_O_I3
.sym 90035 ws2812_inst.state[1]
.sym 90036 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90039 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90040 ws2812_inst.state[1]
.sym 90042 ws2812_inst.bit_counter_SB_DFFESS_Q_6_D_SB_LUT4_O_I3
.sym 90045 ws2812_inst.bit_counter[5]
.sym 90051 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 90052 ws2812_inst.state[1]
.sym 90053 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90054 ws2812_inst.bit_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I1
.sym 90057 ws2812_inst.bit_counter[2]
.sym 90058 ws2812_inst.bit_counter[3]
.sym 90059 ws2812_inst.bit_counter[4]
.sym 90060 ws2812_inst.bit_counter[5]
.sym 90063 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 90064 ws2812_inst.state[1]
.sym 90065 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90066 ws2812_inst.bit_counter_SB_DFFESS_Q_4_D_SB_LUT4_O_I1
.sym 90067 ws2812_inst.state_SB_LUT4_I2_O
.sym 90068 CLK$SB_IO_IN_$glb_clk
.sym 90069 resetn_SB_LUT4_I3_O_$glb_sr
.sym 90070 ws2812_inst.bit_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1
.sym 90071 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 90072 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 90073 ws2812_inst.led_reg[3][12]
.sym 90074 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 90075 ws2812_inst.led_reg[3][5]
.sym 90076 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 90077 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90084 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 90090 ws2812_inst.bit_counter[3]
.sym 90094 ws2812_inst.bit_counter[4]
.sym 90095 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 90115 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 90123 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 90128 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 90129 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 90131 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 90132 $PACKER_VCC_NET
.sym 90137 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 90140 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 90141 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 90143 $nextpnr_ICESTORM_LC_20$O
.sym 90146 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 90149 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[3]
.sym 90151 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 90152 $PACKER_VCC_NET
.sym 90155 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[4]
.sym 90157 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 90161 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[5]
.sym 90163 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 90167 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[6]
.sym 90169 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 90173 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[7]
.sym 90176 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 90179 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[8]
.sym 90181 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 90185 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[9]
.sym 90187 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 90195 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 90196 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 90197 ws2812_inst.bit_counter[9]
.sym 90198 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 90199 ws2812_inst.bit_counter[4]
.sym 90200 ws2812_inst.bit_counter[8]
.sym 90218 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 90229 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI[9]
.sym 90234 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 90236 ws2812_inst.state_SB_LUT4_I2_O
.sym 90242 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 90246 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 90261 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 90266 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 90269 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 90273 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 90274 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 90275 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 90276 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 90313 ws2812_inst.state_SB_LUT4_I2_O
.sym 90314 CLK$SB_IO_IN_$glb_clk
.sym 90315 resetn_SB_LUT4_I3_O_$glb_sr
.sym 90324 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 90391 flash_io0_do
.sym 90393 flash_io0_oe
.sym 90394 flash_io1_do
.sym 90396 flash_io1_oe
.sym 90402 flash_io1_oe
.sym 90408 flash_io1_do
.sym 90414 flash_io0_oe
.sym 90415 flash_io0_do
.sym 90416 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 90417 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 90418 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 90419 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 90420 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 90421 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 90422 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 90423 soc.memory.ram01_WREN
.sym 90437 iomem_wdata[31]
.sym 90439 iomem_wdata[18]
.sym 90448 soc.memory.cs_0
.sym 90449 iomem_wdata[28]
.sym 90450 soc.memory.rdata_0[19]
.sym 90451 soc.memory.rdata_0[29]
.sym 90460 soc.spimemio.xfer.obuffer[6]
.sym 90461 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90462 soc.spimemio.xfer.obuffer[5]
.sym 90463 soc.ram_ready
.sym 90466 soc.memory.rdata_0[16]
.sym 90468 soc.spimemio.xfer.obuffer[6]
.sym 90469 soc.spimemio.xfer.obuffer[4]
.sym 90470 soc.spimemio.xfer.obuffer[5]
.sym 90471 soc.spimemio.xfer_clk
.sym 90472 soc.spimemio.xfer.obuffer[7]
.sym 90473 iomem_addr[16]
.sym 90474 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90475 soc.spimemio.xfer.obuffer[2]
.sym 90476 soc.memory.rdata_1[16]
.sym 90478 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90479 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 90481 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 90482 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90483 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90484 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90488 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90489 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 90491 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 90492 soc.spimemio.xfer.obuffer[5]
.sym 90493 soc.spimemio.xfer_clk
.sym 90494 soc.spimemio.xfer.obuffer[6]
.sym 90497 soc.spimemio.xfer.obuffer[2]
.sym 90499 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 90500 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90503 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90504 soc.spimemio.xfer.obuffer[6]
.sym 90505 soc.spimemio.xfer_clk
.sym 90506 soc.spimemio.xfer.obuffer[2]
.sym 90509 soc.spimemio.xfer.obuffer[7]
.sym 90510 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 90511 soc.spimemio.xfer.obuffer[6]
.sym 90512 soc.spimemio.xfer_clk
.sym 90515 soc.spimemio.xfer.obuffer[5]
.sym 90516 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90518 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90521 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90523 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90524 soc.spimemio.xfer.obuffer[4]
.sym 90527 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90528 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 90529 soc.spimemio.xfer.obuffer[6]
.sym 90530 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90533 soc.memory.rdata_0[16]
.sym 90534 soc.memory.rdata_1[16]
.sym 90535 soc.ram_ready
.sym 90536 iomem_addr[16]
.sym 90544 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 90545 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 90546 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90547 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90548 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 90549 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 90550 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90551 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90552 iomem_wdata[16]
.sym 90555 iomem_wdata[16]
.sym 90556 iomem_addr[16]
.sym 90558 soc.memory.rdata_0[17]
.sym 90562 iomem_wdata[27]
.sym 90563 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 90564 iomem_wdata[31]
.sym 90565 iomem_wdata[26]
.sym 90566 soc.memory.rdata_0[16]
.sym 90567 iomem_wdata[18]
.sym 90580 iomem_wdata[20]
.sym 90581 soc.memory.rdata_0[26]
.sym 90583 soc.memory.rdata_0[27]
.sym 90585 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 90586 soc.memory.rdata_1[22]
.sym 90587 soc.ram_ready
.sym 90590 soc.ram_ready
.sym 90592 soc.spimemio.dout_data[1]
.sym 90593 soc.spimemio.xfer.obuffer[1]
.sym 90594 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90596 flash_csb$SB_IO_OUT
.sym 90597 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 90598 soc.spimemio.xfer.obuffer[2]
.sym 90599 soc.spimemio.xfer_clk
.sym 90600 soc.memory.rdata_1[31]
.sym 90601 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 90605 soc.memory.rdata_1[25]
.sym 90606 soc.memory.rdata_1[30]
.sym 90608 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90609 soc.spimemio.dout_data[1]
.sym 90610 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90621 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90622 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90624 soc.spimemio.din_data[4]
.sym 90625 soc.spimemio.din_data[6]
.sym 90626 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90627 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 90628 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 90630 soc.spimemio.din_data[7]
.sym 90631 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90632 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 90633 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 90634 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90635 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 90636 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 90641 soc.spimemio.xfer.obuffer[5]
.sym 90643 soc.spimemio.xfer.obuffer[7]
.sym 90645 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 90646 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 90647 soc.spimemio.xfer.obuffer[1]
.sym 90649 soc.spimemio.xfer.obuffer[5]
.sym 90650 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 90651 soc.spimemio.din_data[5]
.sym 90652 soc.spimemio.xfer_clk
.sym 90654 soc.spimemio.xfer_clk
.sym 90655 soc.spimemio.xfer.obuffer[1]
.sym 90656 soc.spimemio.xfer.obuffer[5]
.sym 90657 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90660 soc.spimemio.xfer.obuffer[1]
.sym 90661 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90663 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 90666 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 90668 soc.spimemio.din_data[6]
.sym 90669 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 90672 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 90674 soc.spimemio.din_data[4]
.sym 90675 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 90678 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 90680 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 90681 soc.spimemio.din_data[5]
.sym 90684 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90685 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90686 soc.spimemio.xfer.obuffer[5]
.sym 90687 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 90690 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 90692 soc.spimemio.din_data[7]
.sym 90693 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 90696 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 90697 soc.spimemio.xfer.obuffer[7]
.sym 90698 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90699 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90700 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 90701 CLK$SB_IO_IN_$glb_clk
.sym 90703 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 90704 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I2
.sym 90705 flash_io0_di_SB_LUT4_I2_I3
.sym 90706 soc.spimemio.dout_data[1]
.sym 90707 soc.spimemio.dout_data[0]
.sym 90708 flash_io0_di_SB_LUT4_I2_I1
.sym 90709 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90710 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 90715 soc.spimemio.xfer_clk
.sym 90718 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 90719 soc.spimemio.xfer.obuffer[3]
.sym 90720 iomem_addr[2]
.sym 90721 iomem_addr[16]
.sym 90722 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 90723 iomem_addr[11]
.sym 90724 soc.spimemio.xfer_clk
.sym 90725 iomem_addr[9]
.sym 90726 soc.spimemio.din_data[7]
.sym 90727 soc.spimemio.xfer.obuffer[0]
.sym 90729 soc.memory.rdata_0[23]
.sym 90731 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 90732 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90733 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 90735 soc.spimemio.dout_data[2]
.sym 90736 iomem_wdata[19]
.sym 90737 iomem_wdata[20]
.sym 90750 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90751 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 90755 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 90758 soc.spimemio.xfer.obuffer[7]
.sym 90759 soc.spimemio.xfer.xfer_qspi
.sym 90760 iomem_addr[16]
.sym 90761 soc.memory.rdata_0[30]
.sym 90762 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90763 soc.ram_ready
.sym 90764 soc.memory.rdata_0[25]
.sym 90767 soc.spimemio.xfer_clk
.sym 90770 soc.memory.rdata_1[25]
.sym 90771 soc.memory.rdata_1[30]
.sym 90773 soc.spimemio.xfer.xfer_ddr
.sym 90774 soc.ram_ready
.sym 90775 soc.spimemio.xfer.obuffer[3]
.sym 90777 soc.memory.rdata_0[25]
.sym 90778 soc.memory.rdata_1[25]
.sym 90779 iomem_addr[16]
.sym 90780 soc.ram_ready
.sym 90784 soc.spimemio.xfer.xfer_ddr
.sym 90785 soc.spimemio.xfer_clk
.sym 90786 soc.spimemio.xfer.xfer_qspi
.sym 90789 soc.spimemio.xfer.xfer_ddr
.sym 90791 soc.spimemio.xfer.xfer_qspi
.sym 90796 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 90798 soc.spimemio.xfer.xfer_qspi
.sym 90801 soc.memory.rdata_1[30]
.sym 90802 soc.ram_ready
.sym 90803 iomem_addr[16]
.sym 90804 soc.memory.rdata_0[30]
.sym 90808 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 90809 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 90810 soc.spimemio.xfer.obuffer[3]
.sym 90813 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90814 soc.spimemio.xfer_clk
.sym 90815 soc.spimemio.xfer.obuffer[3]
.sym 90816 soc.spimemio.xfer.obuffer[7]
.sym 90820 soc.spimemio.xfer.xfer_qspi
.sym 90822 soc.spimemio.xfer.xfer_ddr
.sym 90826 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 90828 soc.spimemio.dout_data[2]
.sym 90829 soc.spimemio.dout_data[3]
.sym 90831 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 90832 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3
.sym 90833 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1
.sym 90840 iomem_addr[5]
.sym 90841 soc.spimemio.dout_data[1]
.sym 90843 iomem_addr[4]
.sym 90845 iomem_addr[12]
.sym 90846 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90847 iomem_addr[11]
.sym 90848 iomem_addr[15]
.sym 90849 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90850 soc.memory.rdata_0[25]
.sym 90851 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90852 soc.spimemio.dout_data[1]
.sym 90853 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90854 soc.spimemio.dout_data[0]
.sym 90857 iomem_wdata[1]
.sym 90860 soc.spimemio.xfer.xfer_qspi
.sym 90861 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 90867 soc.spimemio.xfer.xfer_qspi
.sym 90868 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 90869 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90870 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 90873 soc.spimemio.xfer.xfer_ddr
.sym 90874 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 90876 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 90877 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90878 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90879 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90880 soc.spimemio.xfer.count[3]
.sym 90881 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 90882 soc.spimemio.xfer_clk
.sym 90883 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 90884 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 90885 soc.spimemio.xfer.count[2]
.sym 90886 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 90887 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90889 soc.spimemio.xfer.xfer_dspi
.sym 90891 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 90893 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 90894 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 90895 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90897 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 90898 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 90900 soc.spimemio.xfer_clk
.sym 90901 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 90902 soc.spimemio.xfer.count[2]
.sym 90903 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90906 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90907 soc.spimemio.xfer.xfer_qspi
.sym 90908 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 90909 soc.spimemio.xfer_clk
.sym 90912 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 90913 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 90914 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 90915 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90918 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90919 soc.spimemio.xfer.count[3]
.sym 90920 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 90921 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 90925 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 90926 soc.spimemio.xfer_clk
.sym 90927 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 90930 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 90931 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90932 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 90933 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 90936 soc.spimemio.xfer.xfer_ddr
.sym 90937 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 90938 soc.spimemio.xfer.xfer_dspi
.sym 90939 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 90942 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90943 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 90944 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 90945 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 90946 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 90947 CLK$SB_IO_IN_$glb_clk
.sym 90948 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 90949 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 90950 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3
.sym 90951 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 90952 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 90953 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 90954 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 90955 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 90956 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 90962 $PACKER_VCC_NET
.sym 90964 soc.spimemio.dout_data[3]
.sym 90965 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 90967 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 90970 $PACKER_GND_NET
.sym 90972 soc.spimemio.dout_data[2]
.sym 90973 soc.spimemio.dout_data[2]
.sym 90974 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90975 soc.spimemio.dout_data[3]
.sym 90978 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 90980 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 90981 soc.spimemio.dout_data[1]
.sym 90982 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 90983 soc.spimemio.xfer.obuffer[1]
.sym 90991 flash_io0_oe_SB_LUT4_O_I2
.sym 90992 soc.spimemio.xfer.count[0]
.sym 91000 soc.spimemio.xfer.count[2]
.sym 91001 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 91003 soc.spimemio.xfer.count[3]
.sym 91004 soc.spimemio.xfer.count[1]
.sym 91005 $PACKER_VCC_NET
.sym 91007 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 91008 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 91010 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 91011 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 91012 soc.spimemio.xfer.count[1]
.sym 91013 soc.spimemio.xfer_clk
.sym 91021 soc.spimemio.xfer_clk
.sym 91022 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 91024 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 91025 soc.spimemio.xfer.count[0]
.sym 91028 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 91030 $PACKER_VCC_NET
.sym 91031 soc.spimemio.xfer.count[1]
.sym 91032 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 91034 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 91036 soc.spimemio.xfer.count[2]
.sym 91037 $PACKER_VCC_NET
.sym 91038 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 91042 soc.spimemio.xfer.count[3]
.sym 91043 soc.spimemio.xfer_clk
.sym 91044 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 91047 soc.spimemio.xfer_clk
.sym 91048 flash_io0_oe_SB_LUT4_O_I2
.sym 91049 soc.spimemio.xfer.count[1]
.sym 91050 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 91053 soc.spimemio.xfer.count[1]
.sym 91054 soc.spimemio.xfer.count[3]
.sym 91055 soc.spimemio.xfer.count[2]
.sym 91056 soc.spimemio.xfer.count[0]
.sym 91059 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 91061 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 91065 soc.spimemio.xfer.count[2]
.sym 91066 soc.spimemio.xfer.count[0]
.sym 91067 soc.spimemio.xfer.count[1]
.sym 91068 soc.spimemio.xfer.count[3]
.sym 91069 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 91070 CLK$SB_IO_IN_$glb_clk
.sym 91071 soc.spimemio.xfer_resetn_SB_LUT4_I3_O_$glb_sr
.sym 91072 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 91073 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 91074 soc.spimemio.dout_data[6]
.sym 91075 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 91076 soc.spimemio.dout_data[4]
.sym 91077 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 91078 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 91079 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 91093 $PACKER_VCC_NET
.sym 91096 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 91098 soc.spimemio.dout_data[5]
.sym 91099 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 91100 soc.spimemio.xfer.obuffer[2]
.sym 91103 soc.spimemio.xfer_clk
.sym 91104 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 91105 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 91106 soc.spimemio.xfer_clk
.sym 91115 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 91117 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 91118 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91119 soc.spimemio.xfer.obuffer[0]
.sym 91120 soc.spimemio.xfer_clk
.sym 91122 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 91123 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 91124 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 91125 flash_io0_oe_SB_LUT4_O_I2
.sym 91126 soc.spimemio.xfer.obuffer[1]
.sym 91128 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 91131 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 91132 soc.spimemio.din_data[2]
.sym 91133 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 91135 soc.spimemio.xfer.obuffer[2]
.sym 91137 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 91138 soc.spimemio.xfer.obuffer[3]
.sym 91140 soc.spimemio.din_data[3]
.sym 91141 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91142 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 91144 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 91146 soc.spimemio.xfer.obuffer[1]
.sym 91147 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 91148 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 91149 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91152 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91153 soc.spimemio.din_data[3]
.sym 91154 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 91155 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 91158 soc.spimemio.xfer.obuffer[2]
.sym 91159 flash_io0_oe_SB_LUT4_O_I2
.sym 91161 soc.spimemio.xfer_clk
.sym 91165 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 91166 soc.spimemio.xfer_clk
.sym 91167 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 91170 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 91171 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91172 soc.spimemio.xfer.obuffer[2]
.sym 91173 soc.spimemio.xfer_clk
.sym 91176 soc.spimemio.xfer_clk
.sym 91177 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 91178 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91179 soc.spimemio.xfer.obuffer[3]
.sym 91182 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 91183 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91184 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 91185 soc.spimemio.din_data[2]
.sym 91188 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 91189 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 91190 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91191 soc.spimemio.xfer.obuffer[0]
.sym 91192 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E_SB_LUT4_I1_O
.sym 91193 CLK$SB_IO_IN_$glb_clk
.sym 91195 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 91196 soc.spimemio.dout_data[7]
.sym 91197 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 91198 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 91199 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3
.sym 91200 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2
.sym 91201 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2
.sym 91202 soc.spimemio.dout_data[5]
.sym 91205 iomem_wdata[2]
.sym 91213 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91219 soc.spimemio.dout_data[6]
.sym 91220 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 91223 soc.spimemio.xfer.obuffer[0]
.sym 91226 soc.memory.rdata_0[23]
.sym 91227 soc.spimemio.dout_data[2]
.sym 91230 soc.spimemio.dout_data[7]
.sym 91236 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 91238 soc.spimemio.xfer_clk
.sym 91240 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91243 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 91244 flash_io0_oe_SB_LUT4_O_I2
.sym 91246 soc.spimemio.xfer_clk
.sym 91247 soc.spimemio.dout_data[3]
.sym 91248 soc.spimemio.dout_data[4]
.sym 91250 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 91251 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 91254 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 91255 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 91256 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 91257 soc.spimemio.din_data[1]
.sym 91258 soc.spimemio.xfer.obuffer[0]
.sym 91259 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 91261 soc.spimemio.din_data[0]
.sym 91262 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91265 soc.spimemio.xfer.obuffer[1]
.sym 91267 soc.spimemio.dout_data[5]
.sym 91269 soc.spimemio.xfer.obuffer[0]
.sym 91270 flash_io0_oe_SB_LUT4_O_I2
.sym 91272 soc.spimemio.xfer_clk
.sym 91275 flash_io0_oe_SB_LUT4_O_I2
.sym 91276 soc.spimemio.xfer_clk
.sym 91278 soc.spimemio.xfer.obuffer[1]
.sym 91281 soc.spimemio.dout_data[3]
.sym 91282 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 91284 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 91288 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 91289 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 91290 soc.spimemio.xfer_clk
.sym 91295 soc.spimemio.xfer.obuffer[1]
.sym 91296 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 91299 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91300 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 91301 soc.spimemio.din_data[1]
.sym 91302 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 91305 soc.spimemio.din_data[0]
.sym 91306 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 91307 soc.spimemio.xfer.obuffer[0]
.sym 91308 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 91311 soc.spimemio.dout_data[4]
.sym 91312 soc.spimemio.dout_data[5]
.sym 91313 soc.spimemio.xfer_clk
.sym 91314 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 91315 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 91316 CLK$SB_IO_IN_$glb_clk
.sym 91318 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 91321 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 91322 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 91336 soc.spimemio.xfer_clk
.sym 91342 soc.spimemio.dout_data[0]
.sym 91343 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 91351 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 91352 soc.spimemio.dout_data[5]
.sym 91353 iomem_wdata[1]
.sym 91372 soc.spimemio.xfer.xfer_tag[3]
.sym 91423 soc.spimemio.xfer.xfer_tag[3]
.sym 91439 CLK$SB_IO_IN_$glb_clk
.sym 91454 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 91467 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 91473 soc.simpleuart.recv_divcnt[0]
.sym 91474 soc.spimemio.dout_data[7]
.sym 91566 soc.simpleuart.recv_divcnt[0]
.sym 91571 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 91592 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 91595 soc.simpleuart.recv_divcnt[11]
.sym 91598 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 91599 soc.simpleuart.recv_divcnt[13]
.sym 91606 soc.simpleuart.recv_divcnt[13]
.sym 91608 soc.simpleuart_reg_div_do[1]
.sym 91613 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 91620 soc.simpleuart_reg_div_do[5]
.sym 91622 soc.simpleuart.recv_divcnt[1]
.sym 91623 soc.simpleuart.recv_divcnt[0]
.sym 91626 soc.simpleuart.recv_divcnt[5]
.sym 91630 soc.simpleuart.recv_divcnt[1]
.sym 91631 soc.simpleuart.recv_divcnt[2]
.sym 91633 soc.simpleuart.recv_divcnt[4]
.sym 91636 soc.simpleuart_reg_div_do[4]
.sym 91639 soc.simpleuart.recv_divcnt[1]
.sym 91647 soc.simpleuart.recv_divcnt[0]
.sym 91653 soc.simpleuart.recv_divcnt[5]
.sym 91656 soc.simpleuart.recv_divcnt[5]
.sym 91657 soc.simpleuart_reg_div_do[5]
.sym 91658 soc.simpleuart_reg_div_do[1]
.sym 91659 soc.simpleuart.recv_divcnt[1]
.sym 91663 soc.simpleuart.recv_divcnt[13]
.sym 91668 soc.simpleuart.recv_divcnt[4]
.sym 91669 soc.simpleuart_reg_div_do[4]
.sym 91670 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 91675 soc.simpleuart.recv_divcnt[4]
.sym 91682 soc.simpleuart.recv_divcnt[2]
.sym 91688 soc.simpleuart.recv_divcnt[1]
.sym 91689 soc.simpleuart.recv_divcnt[2]
.sym 91690 soc.simpleuart.recv_divcnt[3]
.sym 91691 soc.simpleuart.recv_divcnt[4]
.sym 91692 soc.simpleuart.recv_divcnt[5]
.sym 91693 soc.simpleuart.recv_divcnt[6]
.sym 91694 soc.simpleuart.recv_divcnt[7]
.sym 91711 soc.spimemio.dout_data[7]
.sym 91713 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 91716 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 91719 soc.spimemio.dout_data[2]
.sym 91720 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 91721 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 91744 soc.simpleuart_reg_div_do[15]
.sym 91746 soc.simpleuart.recv_divcnt[10]
.sym 91747 soc.simpleuart.recv_divcnt[3]
.sym 91750 soc.simpleuart_reg_div_do[8]
.sym 91751 soc.simpleuart.recv_divcnt[15]
.sym 91752 soc.simpleuart.recv_divcnt[8]
.sym 91756 soc.simpleuart.recv_divcnt[12]
.sym 91758 soc.simpleuart.recv_divcnt[6]
.sym 91759 soc.simpleuart.recv_divcnt[7]
.sym 91761 soc.simpleuart_reg_div_do[15]
.sym 91762 soc.simpleuart.recv_divcnt[8]
.sym 91763 soc.simpleuart_reg_div_do[8]
.sym 91764 soc.simpleuart.recv_divcnt[15]
.sym 91769 soc.simpleuart.recv_divcnt[12]
.sym 91776 soc.simpleuart.recv_divcnt[3]
.sym 91779 soc.simpleuart.recv_divcnt[6]
.sym 91786 soc.simpleuart.recv_divcnt[8]
.sym 91794 soc.simpleuart.recv_divcnt[10]
.sym 91799 soc.simpleuart.recv_divcnt[7]
.sym 91803 soc.simpleuart.recv_divcnt[15]
.sym 91810 soc.simpleuart.recv_divcnt[8]
.sym 91811 soc.simpleuart.recv_divcnt[9]
.sym 91812 soc.simpleuart.recv_divcnt[10]
.sym 91813 soc.simpleuart.recv_divcnt[11]
.sym 91814 soc.simpleuart.recv_divcnt[12]
.sym 91815 soc.simpleuart.recv_divcnt[13]
.sym 91816 soc.simpleuart.recv_divcnt[14]
.sym 91817 soc.simpleuart.recv_divcnt[15]
.sym 91821 iomem_wdata[31]
.sym 91823 soc.simpleuart.recv_divcnt[6]
.sym 91826 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 91827 soc.simpleuart.recv_divcnt[7]
.sym 91834 soc.simpleuart.recv_divcnt[22]
.sym 91836 soc.simpleuart_reg_div_do[2]
.sym 91837 soc.simpleuart.recv_divcnt[13]
.sym 91839 soc.spimemio.dout_data[0]
.sym 91840 soc.spimemio.dout_data[5]
.sym 91844 soc.simpleuart.recv_divcnt[19]
.sym 91851 soc.simpleuart_reg_div_do[4]
.sym 91854 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 91855 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 91857 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 91858 soc.simpleuart_reg_div_do[5]
.sym 91859 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 91861 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 91862 soc.simpleuart_reg_div_do[2]
.sym 91864 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 91865 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 91866 soc.simpleuart_reg_div_do[1]
.sym 91870 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 91871 soc.simpleuart_reg_div_do[7]
.sym 91874 soc.simpleuart_reg_div_do[8]
.sym 91881 soc.simpleuart_reg_div_do[6]
.sym 91882 soc.simpleuart_reg_div_do[3]
.sym 91883 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[1]
.sym 91885 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 91886 soc.simpleuart_reg_div_do[1]
.sym 91889 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[2]
.sym 91891 soc.simpleuart_reg_div_do[2]
.sym 91892 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 91895 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[3]
.sym 91897 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 91898 soc.simpleuart_reg_div_do[3]
.sym 91901 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[4]
.sym 91903 soc.simpleuart_reg_div_do[4]
.sym 91904 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 91907 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[5]
.sym 91909 soc.simpleuart_reg_div_do[5]
.sym 91910 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 91913 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[6]
.sym 91915 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 91916 soc.simpleuart_reg_div_do[6]
.sym 91919 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[7]
.sym 91921 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 91922 soc.simpleuart_reg_div_do[7]
.sym 91925 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 91927 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 91928 soc.simpleuart_reg_div_do[8]
.sym 91933 soc.simpleuart.recv_divcnt[16]
.sym 91934 soc.simpleuart.recv_divcnt[17]
.sym 91935 soc.simpleuart.recv_divcnt[18]
.sym 91936 soc.simpleuart.recv_divcnt[19]
.sym 91937 soc.simpleuart.recv_divcnt[20]
.sym 91938 soc.simpleuart.recv_divcnt[21]
.sym 91939 soc.simpleuart.recv_divcnt[22]
.sym 91940 soc.simpleuart.recv_divcnt[23]
.sym 91943 iomem_wdata[18]
.sym 91948 soc.simpleuart.recv_divcnt[11]
.sym 91956 soc.simpleuart.recv_divcnt[10]
.sym 91958 soc.simpleuart.recv_divcnt[20]
.sym 91961 soc.simpleuart.recv_divcnt[12]
.sym 91962 soc.simpleuart.recv_divcnt[22]
.sym 91963 soc.simpleuart_reg_div_do[16]
.sym 91967 soc.spimemio.dout_data[7]
.sym 91969 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[8]
.sym 91982 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 91983 soc.simpleuart_reg_div_do[10]
.sym 91985 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 91986 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 91988 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 91989 soc.simpleuart_reg_div_do[16]
.sym 91990 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 91991 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 91993 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 91995 soc.simpleuart_reg_div_do[11]
.sym 91998 soc.simpleuart_reg_div_do[15]
.sym 91999 soc.simpleuart_reg_div_do[12]
.sym 92000 soc.simpleuart_reg_div_do[13]
.sym 92001 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 92003 soc.simpleuart_reg_div_do[9]
.sym 92005 soc.simpleuart_reg_div_do[14]
.sym 92006 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[9]
.sym 92008 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 92009 soc.simpleuart_reg_div_do[9]
.sym 92012 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[10]
.sym 92014 soc.simpleuart_reg_div_do[10]
.sym 92015 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 92018 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[11]
.sym 92020 soc.simpleuart_reg_div_do[11]
.sym 92021 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 92024 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[12]
.sym 92026 soc.simpleuart_reg_div_do[12]
.sym 92027 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 92030 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[13]
.sym 92032 soc.simpleuart_reg_div_do[13]
.sym 92033 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 92036 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[14]
.sym 92038 soc.simpleuart_reg_div_do[14]
.sym 92039 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 92042 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[15]
.sym 92044 soc.simpleuart_reg_div_do[15]
.sym 92045 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 92048 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[16]
.sym 92050 soc.simpleuart_reg_div_do[16]
.sym 92051 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 92056 soc.simpleuart.recv_divcnt[24]
.sym 92057 soc.simpleuart.recv_divcnt[25]
.sym 92058 soc.simpleuart.recv_divcnt[26]
.sym 92059 soc.simpleuart.recv_divcnt[27]
.sym 92060 soc.simpleuart.recv_divcnt[28]
.sym 92061 soc.simpleuart.recv_divcnt[29]
.sym 92062 soc.simpleuart.recv_divcnt[30]
.sym 92063 soc.simpleuart.recv_divcnt[31]
.sym 92067 iomem_wdata[16]
.sym 92080 soc.simpleuart_reg_div_do[9]
.sym 92081 soc.simpleuart.recv_divcnt[28]
.sym 92082 ws2812_inst.led_counter[2]
.sym 92085 soc.simpleuart.recv_divcnt[30]
.sym 92086 soc.simpleuart_reg_div_do[13]
.sym 92090 soc.simpleuart_reg_div_do[19]
.sym 92092 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[16]
.sym 92097 soc.simpleuart_reg_div_do[19]
.sym 92098 soc.simpleuart_reg_div_do[20]
.sym 92103 soc.simpleuart_reg_div_do[17]
.sym 92104 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 92106 soc.simpleuart_reg_div_do[22]
.sym 92107 soc.simpleuart_reg_div_do[18]
.sym 92108 soc.simpleuart_reg_div_do[24]
.sym 92109 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 92114 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 92115 soc.simpleuart_reg_div_do[23]
.sym 92118 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 92121 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 92122 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 92124 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 92125 soc.simpleuart_reg_div_do[21]
.sym 92128 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 92129 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[17]
.sym 92131 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 92132 soc.simpleuart_reg_div_do[17]
.sym 92135 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[18]
.sym 92137 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 92138 soc.simpleuart_reg_div_do[18]
.sym 92141 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[19]
.sym 92143 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 92144 soc.simpleuart_reg_div_do[19]
.sym 92147 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[20]
.sym 92149 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 92150 soc.simpleuart_reg_div_do[20]
.sym 92153 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[21]
.sym 92155 soc.simpleuart_reg_div_do[21]
.sym 92156 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 92159 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[22]
.sym 92161 soc.simpleuart_reg_div_do[22]
.sym 92162 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 92165 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[23]
.sym 92167 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 92168 soc.simpleuart_reg_div_do[23]
.sym 92171 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[24]
.sym 92173 soc.simpleuart_reg_div_do[24]
.sym 92174 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 92179 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 92180 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 92181 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 92182 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 92183 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 92184 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 92185 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 92186 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 92202 soc.simpleuart_reg_div_do[20]
.sym 92203 ws2812_inst.led_counter[0]
.sym 92206 led_rgb_data[18]
.sym 92214 soc.simpleuart_reg_div_do[13]
.sym 92215 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[24]
.sym 92220 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 92221 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 92224 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 92227 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 92231 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 92233 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 92237 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 92238 soc.simpleuart_reg_div_do[30]
.sym 92240 soc.simpleuart_reg_div_do[27]
.sym 92241 soc.simpleuart_reg_div_do[28]
.sym 92242 soc.simpleuart_reg_div_do[31]
.sym 92246 soc.simpleuart_reg_div_do[29]
.sym 92248 soc.simpleuart_reg_div_do[25]
.sym 92250 soc.simpleuart_reg_div_do[26]
.sym 92252 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[25]
.sym 92254 soc.simpleuart_reg_div_do[25]
.sym 92255 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 92258 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[26]
.sym 92260 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 92261 soc.simpleuart_reg_div_do[26]
.sym 92264 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[27]
.sym 92266 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 92267 soc.simpleuart_reg_div_do[27]
.sym 92270 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[28]
.sym 92272 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 92273 soc.simpleuart_reg_div_do[28]
.sym 92276 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[29]
.sym 92278 soc.simpleuart_reg_div_do[29]
.sym 92279 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 92282 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI[30]
.sym 92284 soc.simpleuart_reg_div_do[30]
.sym 92285 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 92288 $nextpnr_ICESTORM_LC_33$I3
.sym 92290 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 92291 soc.simpleuart_reg_div_do[31]
.sym 92298 $nextpnr_ICESTORM_LC_33$I3
.sym 92302 ws2812_inst.led_reg[6][2]
.sym 92304 ws2812_inst.led_reg[6][19]
.sym 92305 ws2812_inst.led_reg[6][18]
.sym 92307 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 92315 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 92327 soc.simpleuart_reg_div_do[28]
.sym 92328 led_rgb_data[2]
.sym 92332 soc.spimemio.dout_data[5]
.sym 92333 ws2812_inst.led_counter[1]
.sym 92334 led_rgb_data[7]
.sym 92335 led_rgb_data[3]
.sym 92337 ws2812_inst.led_counter[1]
.sym 92343 iomem_wdata[13]
.sym 92346 ws2812_inst.led_reg[5][18]
.sym 92347 ws2812_inst.led_reg[5][2]
.sym 92348 ws2812_inst.led_reg[4][18]
.sym 92350 ws2812_inst.led_reg[4][2]
.sym 92351 soc.simpleuart.recv_divcnt[28]
.sym 92352 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92354 ws2812_inst.led_counter[2]
.sym 92355 soc.simpleuart.recv_divcnt[30]
.sym 92358 iomem_wdata[9]
.sym 92361 ws2812_inst.led_counter[1]
.sym 92362 ws2812_inst.led_reg[6][18]
.sym 92363 ws2812_inst.led_counter[0]
.sym 92367 ws2812_inst.led_reg[6][2]
.sym 92370 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 92373 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 92376 iomem_wdata[9]
.sym 92382 ws2812_inst.led_reg[4][2]
.sym 92383 ws2812_inst.led_reg[5][2]
.sym 92385 ws2812_inst.led_counter[0]
.sym 92388 ws2812_inst.led_counter[1]
.sym 92389 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 92390 ws2812_inst.led_counter[2]
.sym 92391 ws2812_inst.led_reg[6][18]
.sym 92395 iomem_wdata[13]
.sym 92401 soc.simpleuart.recv_divcnt[28]
.sym 92407 ws2812_inst.led_counter[1]
.sym 92408 ws2812_inst.led_reg[6][2]
.sym 92409 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92412 ws2812_inst.led_counter[0]
.sym 92413 ws2812_inst.led_reg[5][18]
.sym 92415 ws2812_inst.led_reg[4][18]
.sym 92418 soc.simpleuart.recv_divcnt[30]
.sym 92422 soc.simpleuart.cfg_divider_SB_DFFESR_Q_23_E
.sym 92423 CLK$SB_IO_IN_$glb_clk
.sym 92424 resetn_SB_LUT4_I3_O_$glb_sr
.sym 92426 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 92427 ws2812_inst.led_reg[6][7]
.sym 92428 ws2812_inst.led_reg[6][23]
.sym 92430 ws2812_inst.led_reg[6][6]
.sym 92431 ws2812_inst.led_reg[6][3]
.sym 92446 iomem_wdata[9]
.sym 92447 iomem_wdata[13]
.sym 92452 ws2812_inst.led_reg[6][6]
.sym 92455 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 92456 led_rgb_data[19]
.sym 92459 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 92466 ws2812_inst.led_reg[5][7]
.sym 92469 ws2812_inst.led_reg[3][23]
.sym 92471 ws2812_inst.led_reg[4][23]
.sym 92475 ws2812_inst.led_counter[0]
.sym 92476 ws2812_inst.led_reg[4][7]
.sym 92477 led_rgb_data[18]
.sym 92484 ws2812_inst.led_reg[6][7]
.sym 92488 led_rgb_data[2]
.sym 92489 ws2812_inst.led_reg[5][23]
.sym 92491 led_rgb_data[23]
.sym 92492 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92493 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 92494 led_rgb_data[7]
.sym 92496 ws2812_inst.led_reg[2][23]
.sym 92497 ws2812_inst.led_counter[1]
.sym 92500 led_rgb_data[7]
.sym 92505 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92506 ws2812_inst.led_reg[6][7]
.sym 92508 ws2812_inst.led_counter[1]
.sym 92511 ws2812_inst.led_counter[0]
.sym 92513 ws2812_inst.led_reg[5][7]
.sym 92514 ws2812_inst.led_reg[4][7]
.sym 92520 led_rgb_data[18]
.sym 92523 led_rgb_data[2]
.sym 92529 ws2812_inst.led_reg[3][23]
.sym 92530 ws2812_inst.led_counter[1]
.sym 92531 ws2812_inst.led_reg[2][23]
.sym 92532 ws2812_inst.led_counter[0]
.sym 92535 ws2812_inst.led_counter[0]
.sym 92536 ws2812_inst.led_reg[5][23]
.sym 92537 ws2812_inst.led_counter[1]
.sym 92538 ws2812_inst.led_reg[4][23]
.sym 92542 led_rgb_data[23]
.sym 92545 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 92546 CLK$SB_IO_IN_$glb_clk
.sym 92547 resetn_SB_LUT4_I3_O_$glb_sr
.sym 92548 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 92549 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92550 ws2812_inst.led_reg[2][3]
.sym 92551 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 92552 ws2812_inst.led_reg[2][7]
.sym 92553 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 92554 ws2812_inst.led_reg[2][23]
.sym 92555 ws2812_inst.led_reg[2][18]
.sym 92563 led_rgb_data[18]
.sym 92573 ws2812_inst.rgb_counter[0]
.sym 92574 ws2812_inst.rgb_counter[4]
.sym 92575 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 92577 ws2812_inst.rgb_counter[0]
.sym 92578 ws2812_inst.led_counter[2]
.sym 92579 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 92581 ws2812_inst.rgb_counter[4]
.sym 92582 ws2812_inst.led_counter[2]
.sym 92589 ws2812_inst.led_counter[2]
.sym 92590 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 92591 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 92592 ws2812_inst.rgb_counter[4]
.sym 92594 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 92597 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 92598 ws2812_inst.led_reg[3][7]
.sym 92599 ws2812_inst.led_reg[5][19]
.sym 92600 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 92602 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 92603 ws2812_inst.led_counter[1]
.sym 92604 ws2812_inst.led_counter[2]
.sym 92606 led_rgb_data[7]
.sym 92607 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 92609 ws2812_inst.led_reg[2][7]
.sym 92612 led_rgb_data[23]
.sym 92613 ws2812_inst.led_counter[0]
.sym 92614 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 92616 led_rgb_data[19]
.sym 92619 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 92620 ws2812_inst.led_reg[4][19]
.sym 92622 ws2812_inst.led_reg[2][7]
.sym 92623 ws2812_inst.led_counter[1]
.sym 92624 ws2812_inst.led_reg[3][7]
.sym 92625 ws2812_inst.led_counter[0]
.sym 92628 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 92629 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 92630 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 92631 ws2812_inst.led_counter[2]
.sym 92637 led_rgb_data[7]
.sym 92640 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 92641 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 92642 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 92643 ws2812_inst.led_counter[2]
.sym 92646 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 92648 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 92649 ws2812_inst.rgb_counter[4]
.sym 92654 led_rgb_data[23]
.sym 92658 ws2812_inst.led_counter[2]
.sym 92659 ws2812_inst.led_counter[0]
.sym 92660 ws2812_inst.led_reg[4][19]
.sym 92661 ws2812_inst.led_reg[5][19]
.sym 92667 led_rgb_data[19]
.sym 92668 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 92669 CLK$SB_IO_IN_$glb_clk
.sym 92670 resetn_SB_LUT4_I3_O_$glb_sr
.sym 92671 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 92675 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 92676 ws2812_inst.led_reg[0][19]
.sym 92677 ws2812_inst.led_reg[0][22]
.sym 92681 iomem_wdata[2]
.sym 92696 ws2812_inst.rgb_counter[2]
.sym 92698 led_rgb_data[23]
.sym 92699 ws2812_inst.led_counter[0]
.sym 92700 ws2812_inst.rgb_counter[2]
.sym 92706 led_rgb_data[18]
.sym 92716 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 92717 ws2812_inst.led_counter[0]
.sym 92718 ws2812_inst.led_reg[5][6]
.sym 92720 led_rgb_data[3]
.sym 92721 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 92722 ws2812_inst.led_reg[6][6]
.sym 92723 ws2812_inst.led_reg[4][3]
.sym 92724 ws2812_inst.rgb_counter[2]
.sym 92726 ws2812_inst.led_reg[4][6]
.sym 92728 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 92729 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92730 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 92731 led_rgb_data[6]
.sym 92733 ws2812_inst.rgb_counter[0]
.sym 92734 led_rgb_data[19]
.sym 92735 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 92736 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 92737 ws2812_inst.rgb_counter[0]
.sym 92738 ws2812_inst.led_counter[2]
.sym 92739 ws2812_inst.led_reg[5][3]
.sym 92743 ws2812_inst.led_counter[1]
.sym 92745 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 92746 ws2812_inst.rgb_counter[2]
.sym 92747 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 92748 ws2812_inst.rgb_counter[0]
.sym 92751 ws2812_inst.led_reg[4][6]
.sym 92753 ws2812_inst.led_counter[0]
.sym 92754 ws2812_inst.led_reg[5][6]
.sym 92759 led_rgb_data[19]
.sym 92765 led_rgb_data[3]
.sym 92769 ws2812_inst.rgb_counter[0]
.sym 92770 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 92771 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 92772 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 92775 ws2812_inst.led_counter[2]
.sym 92776 ws2812_inst.led_reg[5][3]
.sym 92777 ws2812_inst.led_counter[0]
.sym 92778 ws2812_inst.led_reg[4][3]
.sym 92782 led_rgb_data[6]
.sym 92787 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92788 ws2812_inst.led_counter[1]
.sym 92789 ws2812_inst.led_reg[6][6]
.sym 92791 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 92792 CLK$SB_IO_IN_$glb_clk
.sym 92793 resetn_SB_LUT4_I3_O_$glb_sr
.sym 92794 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 92795 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92798 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 92799 ws2812_inst.led_reg[5][22]
.sym 92815 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 92818 ws2812_inst.led_counter[1]
.sym 92820 led_rgb_data[19]
.sym 92824 led_rgb_data[2]
.sym 92826 led_rgb_data[7]
.sym 92827 ws2812_inst.rgb_counter[4]
.sym 92829 ws2812_inst.led_counter[1]
.sym 92835 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 92837 ws2812_inst.led_reg[1][6]
.sym 92842 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 92843 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 92846 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 92848 led_rgb_data[6]
.sym 92850 led_rgb_data[0]
.sym 92851 ws2812_inst.rgb_counter[4]
.sym 92852 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92853 ws2812_inst.led_counter[1]
.sym 92854 ws2812_inst.led_counter[2]
.sym 92856 led_rgb_data[22]
.sym 92858 led_rgb_data[19]
.sym 92859 ws2812_inst.led_counter[0]
.sym 92860 ws2812_inst.rgb_counter[2]
.sym 92865 ws2812_inst.led_reg[0][6]
.sym 92866 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 92868 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 92869 ws2812_inst.led_counter[2]
.sym 92870 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 92871 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 92874 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 92875 ws2812_inst.rgb_counter[2]
.sym 92876 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92877 ws2812_inst.rgb_counter[4]
.sym 92880 led_rgb_data[6]
.sym 92888 led_rgb_data[19]
.sym 92899 led_rgb_data[0]
.sym 92907 led_rgb_data[22]
.sym 92910 ws2812_inst.led_counter[0]
.sym 92911 ws2812_inst.led_reg[1][6]
.sym 92912 ws2812_inst.led_reg[0][6]
.sym 92913 ws2812_inst.led_counter[1]
.sym 92914 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 92915 CLK$SB_IO_IN_$glb_clk
.sym 92916 resetn_SB_LUT4_I3_O_$glb_sr
.sym 92917 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 92918 led_rgb_data[23]
.sym 92920 led_rgb_data[16]
.sym 92922 led_rgb_data[22]
.sym 92924 led_rgb_data[19]
.sym 92939 ws2812_inst.led_reg[4][22]
.sym 92944 led_rgb_data[22]
.sym 92948 led_rgb_data[19]
.sym 92952 led_rgb_data[23]
.sym 92958 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 92961 ws2812_inst.led_reg[4][16]
.sym 92962 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 92963 ws2812_inst.led_reg[1][0]
.sym 92965 ws2812_inst.led_reg[4][17]
.sym 92966 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 92969 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 92970 ws2812_inst.led_reg[0][0]
.sym 92971 ws2812_inst.led_counter[0]
.sym 92972 ws2812_inst.led_reg[5][16]
.sym 92973 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 92975 ws2812_inst.led_reg[6][16]
.sym 92976 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 92977 led_rgb_data[16]
.sym 92979 ws2812_inst.rgb_counter[4]
.sym 92981 ws2812_inst.led_counter[1]
.sym 92983 ws2812_inst.led_reg[5][17]
.sym 92986 led_rgb_data[17]
.sym 92987 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 92988 ws2812_inst.led_counter[2]
.sym 92989 ws2812_inst.led_counter[1]
.sym 92992 ws2812_inst.led_reg[4][16]
.sym 92993 ws2812_inst.led_counter[0]
.sym 92994 ws2812_inst.led_reg[5][16]
.sym 92999 led_rgb_data[17]
.sym 93003 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 93004 ws2812_inst.rgb_counter[4]
.sym 93005 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 93006 ws2812_inst.led_counter[2]
.sym 93009 ws2812_inst.led_reg[4][17]
.sym 93010 ws2812_inst.led_counter[0]
.sym 93012 ws2812_inst.led_reg[5][17]
.sym 93015 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 93016 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93017 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93018 ws2812_inst.led_counter[1]
.sym 93021 ws2812_inst.led_reg[6][16]
.sym 93022 ws2812_inst.led_counter[1]
.sym 93023 ws2812_inst.led_counter[2]
.sym 93024 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 93028 led_rgb_data[16]
.sym 93033 ws2812_inst.led_reg[1][0]
.sym 93034 ws2812_inst.led_counter[1]
.sym 93035 ws2812_inst.led_reg[0][0]
.sym 93036 ws2812_inst.led_counter[0]
.sym 93037 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 93038 CLK$SB_IO_IN_$glb_clk
.sym 93039 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93040 ws2812_inst.led_reg[6][22]
.sym 93041 ws2812_inst.led_reg[6][16]
.sym 93045 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 93047 ws2812_inst.led_reg[6][0]
.sym 93055 led_rgb_data[16]
.sym 93061 iomem_wdata[24]
.sym 93065 ws2812_inst.rgb_counter[4]
.sym 93066 led_rgb_data[16]
.sym 93067 ws2812_inst.led_counter[1]
.sym 93069 ws2812_inst.rgb_counter[0]
.sym 93071 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 93074 ws2812_inst.led_counter[2]
.sym 93081 ws2812_inst.led_counter[2]
.sym 93083 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 93085 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 93087 led_rgb_data[17]
.sym 93089 ws2812_inst.rgb_counter[4]
.sym 93091 ws2812_inst.led_reg[6][17]
.sym 93092 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 93093 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93094 led_rgb_data[13]
.sym 93097 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93099 ws2812_inst.led_counter[1]
.sym 93101 led_rgb_data[0]
.sym 93102 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 93103 led_rgb_data[1]
.sym 93108 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 93111 led_rgb_data[6]
.sym 93114 ws2812_inst.led_counter[1]
.sym 93115 ws2812_inst.led_reg[6][17]
.sym 93116 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 93121 led_rgb_data[1]
.sym 93126 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93127 ws2812_inst.rgb_counter[4]
.sym 93128 ws2812_inst.led_counter[2]
.sym 93129 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93132 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 93133 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 93134 ws2812_inst.rgb_counter[4]
.sym 93135 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 93138 led_rgb_data[0]
.sym 93147 led_rgb_data[13]
.sym 93152 led_rgb_data[17]
.sym 93158 led_rgb_data[6]
.sym 93160 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 93161 CLK$SB_IO_IN_$glb_clk
.sym 93162 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93164 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 93166 ws2812_inst.led_reg[5][0]
.sym 93170 ws2812_inst.led_reg[5][1]
.sym 93181 led_rgb_data[0]
.sym 93184 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 93188 $PACKER_VCC_NET
.sym 93190 ws2812_inst.led_counter[0]
.sym 93191 ws2812_inst.rgb_counter[4]
.sym 93192 ws2812_inst.rgb_counter[2]
.sym 93195 ws2812_inst.rgb_counter[0]
.sym 93205 ws2812_inst.led_reg[0][1]
.sym 93206 ws2812_inst.led_counter[0]
.sym 93210 ws2812_inst.led_reg[2][1]
.sym 93213 led_rgb_data[17]
.sym 93214 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 93215 ws2812_inst.led_reg[4][1]
.sym 93218 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 93219 led_rgb_data[13]
.sym 93220 ws2812_inst.rgb_counter[4]
.sym 93222 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 93223 ws2812_inst.led_reg[1][1]
.sym 93224 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 93225 ws2812_inst.led_reg[3][1]
.sym 93227 ws2812_inst.led_reg[5][1]
.sym 93228 ws2812_inst.led_reg[6][1]
.sym 93229 led_rgb_data[1]
.sym 93231 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 93233 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 93234 ws2812_inst.led_counter[2]
.sym 93235 ws2812_inst.led_counter[1]
.sym 93237 led_rgb_data[1]
.sym 93246 led_rgb_data[13]
.sym 93249 led_rgb_data[17]
.sym 93255 ws2812_inst.led_reg[5][1]
.sym 93256 ws2812_inst.led_reg[4][1]
.sym 93257 ws2812_inst.led_counter[2]
.sym 93258 ws2812_inst.led_counter[0]
.sym 93261 ws2812_inst.led_counter[1]
.sym 93262 ws2812_inst.led_reg[6][1]
.sym 93263 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 93264 ws2812_inst.led_counter[2]
.sym 93267 ws2812_inst.led_reg[3][1]
.sym 93268 ws2812_inst.led_reg[2][1]
.sym 93269 ws2812_inst.led_counter[2]
.sym 93270 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 93273 ws2812_inst.led_counter[0]
.sym 93274 ws2812_inst.led_reg[0][1]
.sym 93275 ws2812_inst.led_counter[1]
.sym 93276 ws2812_inst.led_reg[1][1]
.sym 93279 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 93280 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 93281 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 93282 ws2812_inst.rgb_counter[4]
.sym 93283 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 93284 CLK$SB_IO_IN_$glb_clk
.sym 93285 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93286 ws2812_inst.rgb_counter[4]
.sym 93287 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93288 ws2812_inst.rgb_counter[0]
.sym 93289 ws2812_inst.rgb_counter[1]
.sym 93290 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 93292 ws2812_inst.state[1]
.sym 93293 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 93299 led_rgb_data[17]
.sym 93310 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 93312 ws2812_inst.led_counter[1]
.sym 93314 led_rgb_data[5]
.sym 93315 led_rgb_data[1]
.sym 93316 ws2812_inst.led_counter[0]
.sym 93319 ws2812_inst.rgb_counter[4]
.sym 93320 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 93321 ws2812_inst.led_counter[1]
.sym 93328 ws2812_inst.led_reg[6][13]
.sym 93329 ws2812_inst.led_reg[0][13]
.sym 93331 led_rgb_data[1]
.sym 93332 led_rgb_data[13]
.sym 93333 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 93334 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 93335 ws2812_inst.led_reg[4][13]
.sym 93336 ws2812_inst.rgb_counter[0]
.sym 93337 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 93338 ws2812_inst.led_counter[1]
.sym 93339 ws2812_inst.rgb_counter[0]
.sym 93340 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 93341 led_rgb_data[0]
.sym 93343 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 93344 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 93345 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 93346 ws2812_inst.led_counter[2]
.sym 93351 ws2812_inst.led_reg[1][13]
.sym 93352 ws2812_inst.led_counter[0]
.sym 93353 ws2812_inst.rgb_counter[2]
.sym 93354 ws2812_inst.rgb_counter[1]
.sym 93356 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 93363 led_rgb_data[13]
.sym 93366 ws2812_inst.rgb_counter[2]
.sym 93367 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 93368 ws2812_inst.rgb_counter[0]
.sym 93369 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 93372 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 93373 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 93374 ws2812_inst.rgb_counter[0]
.sym 93375 ws2812_inst.rgb_counter[2]
.sym 93381 led_rgb_data[1]
.sym 93384 ws2812_inst.led_counter[0]
.sym 93385 ws2812_inst.led_counter[2]
.sym 93386 ws2812_inst.led_reg[0][13]
.sym 93387 ws2812_inst.led_reg[1][13]
.sym 93392 led_rgb_data[0]
.sym 93396 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 93397 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 93398 ws2812_inst.rgb_counter[1]
.sym 93399 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 93402 ws2812_inst.led_reg[6][13]
.sym 93403 ws2812_inst.led_counter[0]
.sym 93404 ws2812_inst.led_reg[4][13]
.sym 93405 ws2812_inst.led_counter[1]
.sym 93406 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 93407 CLK$SB_IO_IN_$glb_clk
.sym 93408 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93409 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 93410 ws2812_inst.led_counter[0]
.sym 93411 ws2812_inst.rgb_counter[2]
.sym 93412 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 93413 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93414 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1
.sym 93415 ws2812_inst.rgb_counter[3]
.sym 93416 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 93422 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 93424 ws2812_inst.rgb_counter[1]
.sym 93431 $PACKER_GND_NET
.sym 93432 ws2812_inst.rgb_counter[0]
.sym 93433 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93434 ws2812_inst.led_reg[1][10]
.sym 93436 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 93437 led_rgb_data[11]
.sym 93440 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 93441 ws2812_inst.state[1]
.sym 93442 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 93443 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 93444 ws2812_inst.led_counter[0]
.sym 93450 ws2812_inst.rgb_counter[4]
.sym 93452 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 93453 ws2812_inst.rgb_counter[1]
.sym 93456 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93457 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93460 ws2812_inst.rgb_counter[0]
.sym 93463 led_rgb_data[11]
.sym 93471 $PACKER_VCC_NET
.sym 93472 ws2812_inst.rgb_counter[3]
.sym 93476 ws2812_inst.rgb_counter[2]
.sym 93479 $PACKER_VCC_NET
.sym 93482 $nextpnr_ICESTORM_LC_22$O
.sym 93484 ws2812_inst.rgb_counter[0]
.sym 93488 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 93490 $PACKER_VCC_NET
.sym 93491 ws2812_inst.rgb_counter[1]
.sym 93494 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 93496 ws2812_inst.rgb_counter[2]
.sym 93497 $PACKER_VCC_NET
.sym 93498 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 93500 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 93502 ws2812_inst.rgb_counter[3]
.sym 93503 $PACKER_VCC_NET
.sym 93504 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 93507 $PACKER_VCC_NET
.sym 93509 ws2812_inst.rgb_counter[4]
.sym 93510 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 93514 led_rgb_data[11]
.sym 93519 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93520 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93521 ws2812_inst.rgb_counter[3]
.sym 93529 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 93530 CLK$SB_IO_IN_$glb_clk
.sym 93531 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93533 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 93534 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 93535 ws2812_inst.led_counter[3]
.sym 93536 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93537 ws2812_inst.led_counter[1]
.sym 93538 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 93539 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2
.sym 93550 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93552 ws2812_inst.state_SB_LUT4_I2_O
.sym 93553 ws2812_inst.led_counter[0]
.sym 93555 ws2812_inst.rgb_counter[2]
.sym 93558 ws2812_inst.led_counter[2]
.sym 93559 ws2812_inst.led_counter[1]
.sym 93562 ws2812_inst.led_reg[5][12]
.sym 93563 ws2812_inst.state_SB_LUT4_I2_O
.sym 93564 led_rgb_data[8]
.sym 93565 ws2812_inst.led_reg[2][8]
.sym 93567 ws2812_inst.state_SB_LUT4_I2_O
.sym 93573 led_rgb_data[13]
.sym 93574 ws2812_inst.led_counter[0]
.sym 93576 ws2812_inst.led_reg[2][8]
.sym 93578 ws2812_inst.led_reg[5][11]
.sym 93580 led_rgb_data[10]
.sym 93581 ws2812_inst.led_reg[1][12]
.sym 93582 ws2812_inst.led_reg[4][11]
.sym 93584 led_rgb_data[12]
.sym 93586 led_rgb_data[5]
.sym 93589 ws2812_inst.led_reg[0][12]
.sym 93595 ws2812_inst.led_reg[3][8]
.sym 93597 led_rgb_data[11]
.sym 93600 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 93602 ws2812_inst.led_counter[1]
.sym 93608 led_rgb_data[12]
.sym 93612 ws2812_inst.led_reg[5][11]
.sym 93614 ws2812_inst.led_counter[0]
.sym 93615 ws2812_inst.led_reg[4][11]
.sym 93618 ws2812_inst.led_reg[3][8]
.sym 93619 ws2812_inst.led_counter[0]
.sym 93620 ws2812_inst.led_counter[1]
.sym 93621 ws2812_inst.led_reg[2][8]
.sym 93624 led_rgb_data[11]
.sym 93630 led_rgb_data[13]
.sym 93639 led_rgb_data[5]
.sym 93643 led_rgb_data[10]
.sym 93648 ws2812_inst.led_counter[0]
.sym 93649 ws2812_inst.led_reg[0][12]
.sym 93650 ws2812_inst.led_reg[1][12]
.sym 93651 ws2812_inst.led_counter[1]
.sym 93652 led_write_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 93653 CLK$SB_IO_IN_$glb_clk
.sym 93654 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93655 ws2812_inst.bit_counter[1]
.sym 93656 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 93659 ws2812_inst.bit_counter[0]
.sym 93660 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 93661 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93662 ws2812_inst.led_counter[2]
.sym 93685 ws2812_inst.led_reg[3][12]
.sym 93686 ws2812_inst.led_counter[2]
.sym 93687 $PACKER_VCC_NET
.sym 93698 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 93700 ws2812_inst.led_reg[6][12]
.sym 93701 ws2812_inst.led_counter[1]
.sym 93702 ws2812_inst.led_reg[4][12]
.sym 93703 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93709 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 93710 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 93711 ws2812_inst.led_reg[3][12]
.sym 93712 led_rgb_data[12]
.sym 93714 ws2812_inst.led_counter[0]
.sym 93715 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93716 ws2812_inst.bit_counter[0]
.sym 93717 ws2812_inst.led_reg[2][12]
.sym 93718 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 93719 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93720 ws2812_inst.bit_counter[1]
.sym 93722 ws2812_inst.led_reg[5][12]
.sym 93724 led_rgb_data[8]
.sym 93726 led_rgb_data[11]
.sym 93727 ws2812_inst.led_counter[2]
.sym 93729 ws2812_inst.bit_counter[0]
.sym 93730 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93731 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 93732 ws2812_inst.bit_counter[1]
.sym 93735 led_rgb_data[11]
.sym 93741 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 93742 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 93743 ws2812_inst.led_counter[2]
.sym 93744 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 93747 ws2812_inst.led_counter[1]
.sym 93748 ws2812_inst.led_reg[3][12]
.sym 93749 ws2812_inst.led_reg[2][12]
.sym 93750 ws2812_inst.led_counter[0]
.sym 93756 led_rgb_data[8]
.sym 93759 ws2812_inst.led_counter[1]
.sym 93760 ws2812_inst.led_reg[6][12]
.sym 93761 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 93762 ws2812_inst.led_counter[2]
.sym 93767 led_rgb_data[12]
.sym 93771 ws2812_inst.led_reg[5][12]
.sym 93772 ws2812_inst.led_counter[0]
.sym 93774 ws2812_inst.led_reg[4][12]
.sym 93775 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O
.sym 93776 CLK$SB_IO_IN_$glb_clk
.sym 93777 resetn_SB_LUT4_I3_O_$glb_sr
.sym 93779 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 93780 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 93781 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 93782 ws2812_inst.led_reg[2][8]
.sym 93783 ws2812_inst.led_reg[2][12]
.sym 93784 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 93785 ws2812_inst.led_reg[2][10]
.sym 93790 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93795 ws2812_inst.led_counter[2]
.sym 93802 led_rgb_data[5]
.sym 93805 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 93808 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 93811 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 93813 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 93819 ws2812_inst.bit_counter[1]
.sym 93821 ws2812_inst.bit_counter[2]
.sym 93822 ws2812_inst.bit_counter[3]
.sym 93823 ws2812_inst.bit_counter[0]
.sym 93825 $PACKER_VCC_NET
.sym 93826 $PACKER_VCC_NET
.sym 93828 ws2812_inst.bit_counter[7]
.sym 93832 ws2812_inst.bit_counter[6]
.sym 93833 $PACKER_VCC_NET
.sym 93834 ws2812_inst.bit_counter[5]
.sym 93847 ws2812_inst.bit_counter[4]
.sym 93851 $nextpnr_ICESTORM_LC_19$O
.sym 93854 ws2812_inst.bit_counter[0]
.sym 93857 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 93859 ws2812_inst.bit_counter[1]
.sym 93860 $PACKER_VCC_NET
.sym 93861 ws2812_inst.bit_counter[0]
.sym 93863 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 93865 $PACKER_VCC_NET
.sym 93866 ws2812_inst.bit_counter[2]
.sym 93867 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 93869 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 93871 $PACKER_VCC_NET
.sym 93872 ws2812_inst.bit_counter[3]
.sym 93873 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 93875 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 93877 ws2812_inst.bit_counter[4]
.sym 93878 $PACKER_VCC_NET
.sym 93879 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 93881 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 93883 ws2812_inst.bit_counter[5]
.sym 93884 $PACKER_VCC_NET
.sym 93885 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 93887 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 93889 $PACKER_VCC_NET
.sym 93890 ws2812_inst.bit_counter[6]
.sym 93891 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 93893 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 93895 ws2812_inst.bit_counter[7]
.sym 93896 $PACKER_VCC_NET
.sym 93897 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 93925 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 93927 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 93928 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 93930 ws2812_inst.bit_counter_SB_DFFESS_Q_5_D_SB_LUT4_O_I1
.sym 93933 ws2812_inst.state[1]
.sym 93936 led_rgb_data[10]
.sym 93937 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 93944 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 93945 $PACKER_VCC_NET
.sym 93950 $PACKER_VCC_NET
.sym 93954 ws2812_inst.bit_counter[9]
.sym 93957 ws2812_inst.bit_counter[8]
.sym 93960 ws2812_inst.bit_counter[2]
.sym 93962 led_rgb_data[5]
.sym 93963 ws2812_inst.bit_counter[6]
.sym 93967 ws2812_inst.bit_counter[7]
.sym 93971 ws2812_inst.bit_counter[6]
.sym 93972 led_rgb_data[12]
.sym 93974 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 93976 $PACKER_VCC_NET
.sym 93977 ws2812_inst.bit_counter[8]
.sym 93978 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 93981 $PACKER_VCC_NET
.sym 93983 ws2812_inst.bit_counter[9]
.sym 93984 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 93987 ws2812_inst.bit_counter[7]
.sym 93995 led_rgb_data[12]
.sym 93999 ws2812_inst.bit_counter[2]
.sym 94008 led_rgb_data[5]
.sym 94013 ws2812_inst.bit_counter[6]
.sym 94017 ws2812_inst.bit_counter[9]
.sym 94018 ws2812_inst.bit_counter[8]
.sym 94019 ws2812_inst.bit_counter[6]
.sym 94020 ws2812_inst.bit_counter[7]
.sym 94021 led_write_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 94022 CLK$SB_IO_IN_$glb_clk
.sym 94023 resetn_SB_LUT4_I3_O_$glb_sr
.sym 94026 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 94028 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 94029 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 94036 $PACKER_VCC_NET
.sym 94039 $PACKER_VCC_NET
.sym 94052 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 94059 ws2812_inst.state_SB_LUT4_I2_O
.sym 94065 ws2812_inst.bit_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1
.sym 94067 ws2812_inst.state_SB_LUT4_I2_O
.sym 94070 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 94072 ws2812_inst.bit_counter[8]
.sym 94074 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 94077 ws2812_inst.bit_counter[9]
.sym 94079 ws2812_inst.bit_counter[4]
.sym 94080 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 94090 ws2812_inst.bit_counter_SB_DFFESS_Q_5_D_SB_LUT4_O_I1
.sym 94093 ws2812_inst.state[1]
.sym 94111 ws2812_inst.bit_counter[8]
.sym 94116 ws2812_inst.bit_counter[9]
.sym 94122 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 94123 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 94124 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 94125 ws2812_inst.state[1]
.sym 94128 ws2812_inst.bit_counter[4]
.sym 94134 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 94135 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 94136 ws2812_inst.bit_counter_SB_DFFESS_Q_5_D_SB_LUT4_O_I1
.sym 94137 ws2812_inst.state[1]
.sym 94140 ws2812_inst.state[1]
.sym 94141 ws2812_inst.bit_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1
.sym 94142 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 94143 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 94144 ws2812_inst.state_SB_LUT4_I2_O
.sym 94145 CLK$SB_IO_IN_$glb_clk
.sym 94146 resetn_SB_LUT4_I3_O_$glb_sr
.sym 94219 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 94222 flash_clk$SB_IO_OUT
.sym 94225 flash_csb$SB_IO_OUT
.sym 94240 flash_clk$SB_IO_OUT
.sym 94241 flash_csb$SB_IO_OUT
.sym 94260 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 94265 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 94271 iomem_addr[13]
.sym 94272 flash_clk$SB_IO_OUT
.sym 94273 iomem_wdata[27]
.sym 94274 iomem_wdata[21]
.sym 94282 soc.memory.rdata_0[18]
.sym 94283 soc.memory.rdata_1[17]
.sym 94285 soc.memory.rdata_1[18]
.sym 94286 iomem_addr[16]
.sym 94287 soc.memory.rdata_0[27]
.sym 94290 soc.memory.rdata_0[22]
.sym 94293 soc.memory.rdata_0[26]
.sym 94294 iomem_addr[16]
.sym 94296 soc.memory.rdata_0[17]
.sym 94298 soc.memory.rdata_1[22]
.sym 94299 soc.ram_ready
.sym 94302 soc.ram_ready
.sym 94303 soc.memory.rdata_1[28]
.sym 94304 soc.memory.rdata_0[29]
.sym 94305 soc.memory.wen[2]
.sym 94306 soc.memory.rdata_1[26]
.sym 94308 soc.memory.rdata_1[27]
.sym 94310 soc.memory.rdata_0[28]
.sym 94311 soc.memory.wen[3]
.sym 94312 soc.memory.rdata_1[29]
.sym 94314 soc.memory.rdata_1[18]
.sym 94315 soc.memory.rdata_0[18]
.sym 94316 iomem_addr[16]
.sym 94317 soc.ram_ready
.sym 94320 soc.ram_ready
.sym 94321 soc.memory.rdata_1[26]
.sym 94322 soc.memory.rdata_0[26]
.sym 94323 iomem_addr[16]
.sym 94326 soc.memory.rdata_0[27]
.sym 94327 iomem_addr[16]
.sym 94328 soc.memory.rdata_1[27]
.sym 94329 soc.ram_ready
.sym 94332 iomem_addr[16]
.sym 94333 soc.memory.rdata_1[29]
.sym 94334 soc.memory.rdata_0[29]
.sym 94335 soc.ram_ready
.sym 94338 soc.memory.rdata_0[17]
.sym 94339 iomem_addr[16]
.sym 94340 soc.memory.rdata_1[17]
.sym 94341 soc.ram_ready
.sym 94344 soc.ram_ready
.sym 94345 soc.memory.rdata_0[28]
.sym 94346 iomem_addr[16]
.sym 94347 soc.memory.rdata_1[28]
.sym 94350 iomem_addr[16]
.sym 94351 soc.ram_ready
.sym 94352 soc.memory.rdata_0[22]
.sym 94353 soc.memory.rdata_1[22]
.sym 94356 soc.memory.wen[2]
.sym 94358 soc.memory.wen[3]
.sym 94387 iomem_wdata[19]
.sym 94390 iomem_wdata[19]
.sym 94391 iomem_wdata[23]
.sym 94392 soc.memory.rdata_0[22]
.sym 94395 iomem_wdata[20]
.sym 94396 soc.memory.rdata_0[23]
.sym 94399 iomem_wdata[20]
.sym 94400 iomem_wdata[23]
.sym 94401 iomem_wdata[19]
.sym 94402 soc.memory.rdata_0[18]
.sym 94408 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 94409 soc.memory.rdata_1[28]
.sym 94410 iomem_wdata[29]
.sym 94411 iomem_wdata[24]
.sym 94417 soc.memory.rdata_0[28]
.sym 94421 soc.memory.rdata_0[30]
.sym 94422 soc.memory.rdata_1[17]
.sym 94423 iomem_addr[15]
.sym 94424 soc.memory.rdata_1[18]
.sym 94425 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 94427 soc.memory.rdata_1[19]
.sym 94428 soc.memory.ram01_WREN
.sym 94441 iomem_addr[16]
.sym 94442 soc.spimemio.xfer_clk
.sym 94443 soc.spimemio.xfer.obuffer[4]
.sym 94444 soc.spimemio.xfer.obuffer[5]
.sym 94445 soc.spimemio.xfer_clk
.sym 94446 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 94448 soc.ram_ready
.sym 94450 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 94451 soc.memory.rdata_0[19]
.sym 94452 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 94453 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 94455 soc.spimemio.xfer.obuffer[3]
.sym 94458 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 94459 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 94460 soc.spimemio.xfer.obuffer[0]
.sym 94462 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 94463 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 94464 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 94465 soc.spimemio.xfer.obuffer[2]
.sym 94467 soc.memory.rdata_1[19]
.sym 94468 soc.spimemio.xfer.obuffer[0]
.sym 94471 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 94473 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 94474 soc.spimemio.xfer.obuffer[4]
.sym 94475 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 94476 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 94479 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 94480 soc.spimemio.xfer.obuffer[3]
.sym 94482 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 94485 soc.spimemio.xfer_clk
.sym 94486 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 94487 soc.spimemio.xfer.obuffer[3]
.sym 94488 soc.spimemio.xfer.obuffer[4]
.sym 94491 soc.spimemio.xfer_clk
.sym 94492 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 94493 soc.spimemio.xfer.obuffer[4]
.sym 94494 soc.spimemio.xfer.obuffer[0]
.sym 94497 soc.spimemio.xfer.obuffer[2]
.sym 94498 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 94500 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 94503 iomem_addr[16]
.sym 94504 soc.memory.rdata_1[19]
.sym 94505 soc.ram_ready
.sym 94506 soc.memory.rdata_0[19]
.sym 94510 soc.spimemio.xfer.obuffer[0]
.sym 94511 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 94512 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 94515 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 94516 soc.spimemio.xfer.obuffer[5]
.sym 94517 soc.spimemio.xfer.obuffer[4]
.sym 94518 soc.spimemio.xfer_clk
.sym 94548 iomem_wdata[20]
.sym 94551 iomem_addr[10]
.sym 94553 soc.memory.rdata_0[27]
.sym 94556 iomem_wdata[31]
.sym 94557 iomem_addr[3]
.sym 94558 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 94559 soc.memory.rdata_0[25]
.sym 94561 soc.memory.rdata_0[26]
.sym 94562 iomem_addr[7]
.sym 94563 iomem_addr[8]
.sym 94564 iomem_addr[5]
.sym 94565 iomem_wdata[26]
.sym 94566 iomem_addr[16]
.sym 94567 iomem_addr[6]
.sym 94568 iomem_addr[16]
.sym 94569 soc.memory.rdata_1[23]
.sym 94570 iomem_wdata[30]
.sym 94571 soc.memory.rdata_1[16]
.sym 94572 soc.memory.rdata_0[31]
.sym 94573 soc.spimemio.dout_data[3]
.sym 94579 soc.memory.rdata_0[31]
.sym 94583 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 94584 soc.spimemio.xfer_clk
.sym 94586 iomem_addr[16]
.sym 94587 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 94590 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 94591 soc.spimemio.dout_data[0]
.sym 94592 soc.spimemio.xfer_clk
.sym 94593 soc.memory.rdata_1[31]
.sym 94594 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 94597 soc.ram_ready
.sym 94598 soc.spimemio.dout_data[1]
.sym 94601 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 94604 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I2
.sym 94605 flash_io0_di_SB_LUT4_I2_I3
.sym 94607 flash_io0_di
.sym 94608 flash_io0_di_SB_LUT4_I2_I1
.sym 94609 flash_io1_di
.sym 94610 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 94612 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 94613 flash_io1_di
.sym 94614 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 94615 soc.spimemio.dout_data[0]
.sym 94618 flash_io0_di_SB_LUT4_I2_I3
.sym 94619 flash_io0_di_SB_LUT4_I2_I1
.sym 94620 flash_io0_di
.sym 94621 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 94626 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 94627 soc.spimemio.xfer_clk
.sym 94630 flash_io0_di_SB_LUT4_I2_I3
.sym 94631 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 94632 soc.spimemio.dout_data[1]
.sym 94633 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 94636 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I2
.sym 94637 soc.spimemio.dout_data[0]
.sym 94638 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 94639 flash_io0_di_SB_LUT4_I2_I3
.sym 94642 flash_io1_di
.sym 94644 soc.spimemio.xfer_clk
.sym 94648 soc.ram_ready
.sym 94649 soc.memory.rdata_1[31]
.sym 94650 soc.memory.rdata_0[31]
.sym 94651 iomem_addr[16]
.sym 94654 flash_io1_di
.sym 94655 soc.spimemio.xfer_clk
.sym 94656 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 94657 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 94658 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 94659 CLK$SB_IO_IN_$glb_clk
.sym 94688 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 94690 soc.memory.rdata_1[22]
.sym 94701 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 94702 soc.memory.rdata_1[28]
.sym 94703 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 94704 iomem_wdata[29]
.sym 94707 soc.memory.rdata_1[21]
.sym 94708 iomem_addr[9]
.sym 94719 soc.spimemio.xfer_clk
.sym 94720 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 94721 soc.spimemio.dout_data[3]
.sym 94722 soc.spimemio.dout_data[0]
.sym 94724 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3
.sym 94727 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 94729 soc.spimemio.dout_data[1]
.sym 94731 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 94733 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 94734 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 94737 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 94739 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 94744 soc.spimemio.dout_data[2]
.sym 94745 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 94747 flash_io3_di_SB_LUT4_I0_O
.sym 94749 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1
.sym 94751 soc.spimemio.dout_data[0]
.sym 94752 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 94754 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 94763 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 94764 soc.spimemio.dout_data[2]
.sym 94765 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1
.sym 94770 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3
.sym 94771 soc.spimemio.dout_data[3]
.sym 94772 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1
.sym 94781 soc.spimemio.dout_data[2]
.sym 94782 flash_io3_di_SB_LUT4_I0_O
.sym 94783 soc.spimemio.xfer_clk
.sym 94784 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 94787 soc.spimemio.dout_data[1]
.sym 94788 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 94789 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 94794 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 94795 soc.spimemio.xfer_clk
.sym 94796 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 94797 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 94798 CLK$SB_IO_IN_$glb_clk
.sym 94829 soc.memory.rdata_1[30]
.sym 94832 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 94833 soc.memory.rdata_1[31]
.sym 94837 soc.memory.rdata_1[25]
.sym 94839 soc.spimemio.xfer_clk
.sym 94843 soc.spimemio.dout_data[3]
.sym 94844 iomem_addr[13]
.sym 94845 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 94846 iomem_addr[15]
.sym 94849 iomem_wdata[21]
.sym 94850 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 94851 iomem_wdata[27]
.sym 94859 soc.spimemio.dout_data[2]
.sym 94860 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 94862 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 94864 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 94865 soc.spimemio.xfer_resetn
.sym 94867 soc.spimemio.dout_data[6]
.sym 94869 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 94870 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 94872 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 94873 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 94875 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 94877 soc.spimemio.xfer.xfer_dspi
.sym 94879 soc.spimemio.xfer_clk
.sym 94881 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 94882 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3
.sym 94885 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 94886 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 94887 soc.spimemio.xfer_clk
.sym 94890 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 94892 soc.spimemio.xfer.xfer_dspi
.sym 94893 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 94896 soc.spimemio.xfer_resetn
.sym 94897 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 94898 soc.spimemio.xfer_clk
.sym 94899 soc.spimemio.xfer.xfer_dspi
.sym 94902 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 94903 soc.spimemio.xfer_resetn
.sym 94904 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 94908 soc.spimemio.dout_data[6]
.sym 94909 soc.spimemio.dout_data[2]
.sym 94910 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 94911 soc.spimemio.xfer_clk
.sym 94914 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 94917 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 94921 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 94922 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 94923 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 94927 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 94928 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3
.sym 94933 soc.spimemio.dout_data[2]
.sym 94934 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 94935 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 94967 soc.spimemio.xfer_resetn
.sym 94979 soc.spimemio.dout_data[4]
.sym 94980 iomem_wdata[28]
.sym 94981 soc.memory.rdata_0[21]
.sym 94984 soc.memory.rdata_0[24]
.sym 94986 soc.memory.rdata_1[24]
.sym 94990 soc.memory.cs_0
.sym 94996 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 94997 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 94998 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 94999 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 95000 soc.spimemio.dout_data[2]
.sym 95001 soc.spimemio.dout_data[0]
.sym 95003 soc.spimemio.dout_data[5]
.sym 95004 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 95005 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 95006 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 95007 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 95008 soc.spimemio.dout_data[4]
.sym 95009 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 95010 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 95011 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 95018 soc.spimemio.xfer_clk
.sym 95019 soc.spimemio.dout_data[3]
.sym 95021 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 95022 soc.spimemio.dout_data[6]
.sym 95023 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 95027 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 95029 soc.spimemio.xfer_clk
.sym 95030 soc.spimemio.dout_data[4]
.sym 95031 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 95032 soc.spimemio.dout_data[3]
.sym 95035 soc.spimemio.dout_data[6]
.sym 95036 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 95037 soc.spimemio.dout_data[5]
.sym 95038 soc.spimemio.xfer_clk
.sym 95041 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 95042 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 95043 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 95044 soc.spimemio.dout_data[6]
.sym 95047 soc.spimemio.dout_data[4]
.sym 95048 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 95049 soc.spimemio.dout_data[0]
.sym 95050 soc.spimemio.xfer_clk
.sym 95053 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 95054 soc.spimemio.dout_data[4]
.sym 95055 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 95056 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 95059 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 95061 soc.spimemio.dout_data[4]
.sym 95062 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 95066 soc.spimemio.dout_data[0]
.sym 95067 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 95068 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 95071 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 95073 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 95074 soc.spimemio.dout_data[2]
.sym 95075 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 95076 CLK$SB_IO_IN_$glb_clk
.sym 95119 iomem_addr[8]
.sym 95120 iomem_addr[5]
.sym 95121 iomem_addr[16]
.sym 95122 iomem_addr[7]
.sym 95123 soc.spimemio.dout_data[4]
.sym 95125 soc.memory.rdata_1[23]
.sym 95126 iomem_wdata[30]
.sym 95127 iomem_addr[16]
.sym 95128 iomem_addr[16]
.sym 95136 soc.spimemio.dout_data[1]
.sym 95137 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 95138 soc.spimemio.dout_data[3]
.sym 95139 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3
.sym 95140 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2
.sym 95144 soc.spimemio.xfer_clk
.sym 95145 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3
.sym 95147 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 95148 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 95150 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 95151 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 95152 soc.spimemio.dout_data[7]
.sym 95153 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 95154 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 95157 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2
.sym 95158 soc.spimemio.dout_data[5]
.sym 95159 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 95160 soc.spimemio.dout_data[6]
.sym 95162 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 95168 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 95169 soc.spimemio.dout_data[3]
.sym 95170 soc.spimemio.xfer_clk
.sym 95171 soc.spimemio.dout_data[7]
.sym 95174 soc.spimemio.dout_data[7]
.sym 95175 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3
.sym 95176 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2
.sym 95177 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 95180 soc.spimemio.dout_data[6]
.sym 95181 soc.spimemio.dout_data[7]
.sym 95182 soc.spimemio.xfer_clk
.sym 95183 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 95186 soc.spimemio.dout_data[5]
.sym 95187 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 95188 soc.spimemio.dout_data[1]
.sym 95189 soc.spimemio.xfer_clk
.sym 95192 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 95193 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 95195 soc.spimemio.dout_data[5]
.sym 95198 soc.spimemio.dout_data[3]
.sym 95200 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 95201 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 95204 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 95205 soc.spimemio.dout_data[1]
.sym 95206 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 95210 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3
.sym 95211 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 95212 soc.spimemio.dout_data[5]
.sym 95213 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2
.sym 95214 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 95215 CLK$SB_IO_IN_$glb_clk
.sym 95247 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_O
.sym 95249 soc.spimemio.dout_data[7]
.sym 95257 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95259 iomem_addr[9]
.sym 95264 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 95267 iomem_wdata[29]
.sym 95268 soc.memory.rdata_1[21]
.sym 95275 soc.memory.rdata_1[21]
.sym 95277 soc.memory.rdata_0[23]
.sym 95285 soc.memory.rdata_0[21]
.sym 95286 soc.memory.rdata_0[24]
.sym 95288 soc.memory.rdata_1[24]
.sym 95292 soc.ram_ready
.sym 95301 soc.memory.rdata_1[23]
.sym 95303 iomem_addr[16]
.sym 95304 iomem_addr[16]
.sym 95307 iomem_addr[16]
.sym 95308 soc.memory.rdata_0[24]
.sym 95309 soc.ram_ready
.sym 95310 soc.memory.rdata_1[24]
.sym 95325 soc.memory.rdata_1[21]
.sym 95326 soc.ram_ready
.sym 95327 iomem_addr[16]
.sym 95328 soc.memory.rdata_0[21]
.sym 95331 soc.ram_ready
.sym 95332 soc.memory.rdata_0[23]
.sym 95333 soc.memory.rdata_1[23]
.sym 95334 iomem_addr[16]
.sym 95383 iomem_wdata[1]
.sym 95400 iomem_wdata[21]
.sym 95401 iomem_addr[15]
.sym 95407 iomem_wdata[27]
.sym 95540 iomem_wdata[28]
.sym 95543 soc.spimemio.dout_data[4]
.sym 95561 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95562 soc.simpleuart.recv_divcnt[0]
.sym 95574 soc.simpleuart.recv_divcnt[11]
.sym 95598 soc.simpleuart.recv_divcnt[0]
.sym 95599 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95628 soc.simpleuart.recv_divcnt[11]
.sym 95632 CLK$SB_IO_IN_$glb_clk
.sym 95633 resetn_SB_LUT4_I3_O_$glb_sr
.sym 95668 soc.simpleuart.recv_divcnt[0]
.sym 95681 iomem_wdata[30]
.sym 95693 soc.simpleuart.recv_divcnt[0]
.sym 95695 soc.simpleuart.recv_divcnt[4]
.sym 95708 soc.simpleuart.recv_divcnt[1]
.sym 95709 soc.simpleuart.recv_divcnt[2]
.sym 95710 soc.simpleuart.recv_divcnt[3]
.sym 95711 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95712 soc.simpleuart.recv_divcnt[5]
.sym 95713 soc.simpleuart.recv_divcnt[6]
.sym 95716 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95719 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95722 soc.simpleuart.recv_divcnt[7]
.sym 95723 $nextpnr_ICESTORM_LC_13$O
.sym 95726 soc.simpleuart.recv_divcnt[0]
.sym 95729 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 95730 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95732 soc.simpleuart.recv_divcnt[1]
.sym 95733 soc.simpleuart.recv_divcnt[0]
.sym 95735 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 95736 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95738 soc.simpleuart.recv_divcnt[2]
.sym 95739 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 95741 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 95742 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95744 soc.simpleuart.recv_divcnt[3]
.sym 95745 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 95747 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 95748 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95750 soc.simpleuart.recv_divcnt[4]
.sym 95751 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 95753 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 95754 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95756 soc.simpleuart.recv_divcnt[5]
.sym 95757 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 95759 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 95760 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95762 soc.simpleuart.recv_divcnt[6]
.sym 95763 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 95765 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 95766 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95767 soc.simpleuart.recv_divcnt[7]
.sym 95769 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 95771 CLK$SB_IO_IN_$glb_clk
.sym 95772 resetn_SB_LUT4_I3_O_$glb_sr
.sym 95805 soc.simpleuart.recv_divcnt[1]
.sym 95813 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95816 soc.simpleuart.recv_divcnt[23]
.sym 95818 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95821 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95822 soc.simpleuart.recv_divcnt[18]
.sym 95823 iomem_wdata[29]
.sym 95825 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 95831 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95832 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95834 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95838 soc.simpleuart.recv_divcnt[8]
.sym 95839 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95842 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95845 soc.simpleuart.recv_divcnt[15]
.sym 95847 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95848 soc.simpleuart.recv_divcnt[10]
.sym 95849 soc.simpleuart.recv_divcnt[11]
.sym 95850 soc.simpleuart.recv_divcnt[12]
.sym 95855 soc.simpleuart.recv_divcnt[9]
.sym 95859 soc.simpleuart.recv_divcnt[13]
.sym 95860 soc.simpleuart.recv_divcnt[14]
.sym 95862 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 95863 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95864 soc.simpleuart.recv_divcnt[8]
.sym 95866 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 95868 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 95869 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95870 soc.simpleuart.recv_divcnt[9]
.sym 95872 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 95874 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 95875 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95877 soc.simpleuart.recv_divcnt[10]
.sym 95878 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 95880 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 95881 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95883 soc.simpleuart.recv_divcnt[11]
.sym 95884 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 95886 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 95887 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95889 soc.simpleuart.recv_divcnt[12]
.sym 95890 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 95892 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 95893 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95894 soc.simpleuart.recv_divcnt[13]
.sym 95896 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 95898 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 95899 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95900 soc.simpleuart.recv_divcnt[14]
.sym 95902 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 95904 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 95905 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95906 soc.simpleuart.recv_divcnt[15]
.sym 95908 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 95910 CLK$SB_IO_IN_$glb_clk
.sym 95911 resetn_SB_LUT4_I3_O_$glb_sr
.sym 95940 soc.simpleuart.recv_divcnt[8]
.sym 95944 soc.simpleuart.recv_divcnt[9]
.sym 95955 iomem_wdata[21]
.sym 95957 soc.simpleuart.recv_divcnt[24]
.sym 95958 iomem_wdata[27]
.sym 95959 soc.simpleuart.recv_divcnt[25]
.sym 95961 soc.simpleuart.recv_divcnt[26]
.sym 95962 soc.simpleuart.recv_divcnt[17]
.sym 95963 soc.simpleuart.recv_divcnt[27]
.sym 95964 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 95971 soc.simpleuart.recv_divcnt[18]
.sym 95977 soc.simpleuart.recv_divcnt[16]
.sym 95978 soc.simpleuart.recv_divcnt[17]
.sym 95981 soc.simpleuart.recv_divcnt[20]
.sym 95988 soc.simpleuart.recv_divcnt[19]
.sym 95994 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95997 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 95998 soc.simpleuart.recv_divcnt[21]
.sym 95999 soc.simpleuart.recv_divcnt[22]
.sym 96000 soc.simpleuart.recv_divcnt[23]
.sym 96001 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 96002 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96003 soc.simpleuart.recv_divcnt[16]
.sym 96005 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 96007 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 96008 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96009 soc.simpleuart.recv_divcnt[17]
.sym 96011 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 96013 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 96014 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96016 soc.simpleuart.recv_divcnt[18]
.sym 96017 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 96019 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 96020 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96022 soc.simpleuart.recv_divcnt[19]
.sym 96023 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 96025 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 96026 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96027 soc.simpleuart.recv_divcnt[20]
.sym 96029 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 96031 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 96032 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96033 soc.simpleuart.recv_divcnt[21]
.sym 96035 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 96037 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 96038 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96039 soc.simpleuart.recv_divcnt[22]
.sym 96041 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 96043 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 96044 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96045 soc.simpleuart.recv_divcnt[23]
.sym 96047 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 96049 CLK$SB_IO_IN_$glb_clk
.sym 96050 resetn_SB_LUT4_I3_O_$glb_sr
.sym 96078 iomem_wdata[19]
.sym 96079 soc.simpleuart.recv_divcnt[16]
.sym 96083 soc.simpleuart.recv_divcnt[17]
.sym 96094 soc.simpleuart.recv_divcnt[19]
.sym 96096 soc.simpleuart_reg_div_do[17]
.sym 96103 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 96113 soc.simpleuart.recv_divcnt[29]
.sym 96114 soc.simpleuart.recv_divcnt[30]
.sym 96117 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96120 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96123 soc.simpleuart.recv_divcnt[31]
.sym 96124 soc.simpleuart.recv_divcnt[24]
.sym 96125 soc.simpleuart.recv_divcnt[25]
.sym 96126 soc.simpleuart.recv_divcnt[26]
.sym 96128 soc.simpleuart.recv_divcnt[28]
.sym 96135 soc.simpleuart.recv_divcnt[27]
.sym 96140 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 96141 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96143 soc.simpleuart.recv_divcnt[24]
.sym 96144 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 96146 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 96147 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96149 soc.simpleuart.recv_divcnt[25]
.sym 96150 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 96152 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 96153 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96155 soc.simpleuart.recv_divcnt[26]
.sym 96156 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 96158 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 96159 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96160 soc.simpleuart.recv_divcnt[27]
.sym 96162 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 96164 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 96165 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96167 soc.simpleuart.recv_divcnt[28]
.sym 96168 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 96170 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 96171 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96173 soc.simpleuart.recv_divcnt[29]
.sym 96174 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 96176 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 96177 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96179 soc.simpleuart.recv_divcnt[30]
.sym 96180 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 96184 soc.simpleuart.recv_divcnt[31]
.sym 96185 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 96186 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 96188 CLK$SB_IO_IN_$glb_clk
.sym 96189 resetn_SB_LUT4_I3_O_$glb_sr
.sym 96216 ws2812_inst.led_counter[0]
.sym 96218 soc.simpleuart.recv_divcnt[24]
.sym 96222 soc.simpleuart.recv_divcnt[25]
.sym 96241 iomem_wdata[30]
.sym 96249 soc.simpleuart.recv_divcnt[26]
.sym 96250 soc.simpleuart.recv_divcnt[27]
.sym 96251 soc.simpleuart.recv_divcnt[22]
.sym 96255 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 96259 soc.simpleuart.recv_divcnt[28]
.sym 96260 soc.simpleuart.recv_divcnt[29]
.sym 96266 soc.simpleuart.recv_divcnt[17]
.sym 96268 soc.simpleuart_reg_div_do[28]
.sym 96270 soc.simpleuart.recv_divcnt[19]
.sym 96272 soc.simpleuart_reg_div_do[17]
.sym 96278 soc.simpleuart_reg_div_do[29]
.sym 96280 soc.simpleuart.recv_divcnt[29]
.sym 96281 soc.simpleuart_reg_div_do[28]
.sym 96282 soc.simpleuart_reg_div_do[29]
.sym 96283 soc.simpleuart.recv_divcnt[28]
.sym 96287 soc.simpleuart.recv_divcnt[22]
.sym 96292 soc.simpleuart.recv_divcnt[29]
.sym 96298 soc.simpleuart.recv_divcnt[19]
.sym 96307 soc.simpleuart.recv_divcnt[27]
.sym 96310 soc.simpleuart.recv_divcnt[17]
.sym 96311 soc.simpleuart_reg_div_do[17]
.sym 96312 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 96316 soc.simpleuart.recv_divcnt[26]
.sym 96324 soc.simpleuart.recv_divcnt[17]
.sym 96371 led_rgb_data[7]
.sym 96379 iomem_wdata[29]
.sym 96388 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 96393 led_rgb_data[18]
.sym 96396 ws2812_inst.led_reg[6][19]
.sym 96401 ws2812_inst.led_counter[2]
.sym 96405 led_rgb_data[19]
.sym 96413 led_rgb_data[2]
.sym 96414 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 96419 led_rgb_data[2]
.sym 96432 led_rgb_data[19]
.sym 96437 led_rgb_data[18]
.sym 96449 ws2812_inst.led_reg[6][19]
.sym 96450 ws2812_inst.led_counter[2]
.sym 96451 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 96465 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 96466 CLK$SB_IO_IN_$glb_clk
.sym 96467 resetn_SB_LUT4_I3_O_$glb_sr
.sym 96500 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 96505 ws2812_inst.led_counter[2]
.sym 96513 iomem_wdata[27]
.sym 96515 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 96517 led_rgb_data[6]
.sym 96518 iomem_wdata[21]
.sym 96528 ws2812_inst.led_reg[6][23]
.sym 96530 led_rgb_data[3]
.sym 96532 led_rgb_data[23]
.sym 96536 ws2812_inst.led_counter[1]
.sym 96539 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 96541 led_rgb_data[6]
.sym 96547 led_rgb_data[7]
.sym 96552 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 96564 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 96565 ws2812_inst.led_counter[1]
.sym 96566 ws2812_inst.led_reg[6][23]
.sym 96570 led_rgb_data[7]
.sym 96576 led_rgb_data[23]
.sym 96589 led_rgb_data[6]
.sym 96597 led_rgb_data[3]
.sym 96604 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 96605 CLK$SB_IO_IN_$glb_clk
.sym 96606 resetn_SB_LUT4_I3_O_$glb_sr
.sym 96644 led_rgb_data[23]
.sym 96664 led_rgb_data[3]
.sym 96665 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 96668 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 96670 ws2812_inst.led_reg[6][3]
.sym 96672 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 96674 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 96675 ws2812_inst.led_counter[1]
.sym 96678 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 96680 ws2812_inst.led_counter[0]
.sym 96682 ws2812_inst.led_reg[3][3]
.sym 96683 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 96685 led_rgb_data[7]
.sym 96686 led_rgb_data[23]
.sym 96687 led_rgb_data[18]
.sym 96690 ws2812_inst.led_reg[2][3]
.sym 96691 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 96693 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 96695 ws2812_inst.led_counter[2]
.sym 96697 ws2812_inst.led_counter[2]
.sym 96698 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 96699 ws2812_inst.led_reg[6][3]
.sym 96704 ws2812_inst.led_reg[3][3]
.sym 96705 ws2812_inst.led_reg[2][3]
.sym 96706 ws2812_inst.led_counter[0]
.sym 96711 led_rgb_data[3]
.sym 96715 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 96716 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 96717 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 96718 ws2812_inst.led_counter[1]
.sym 96722 led_rgb_data[7]
.sym 96727 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 96728 ws2812_inst.led_counter[1]
.sym 96729 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 96730 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 96733 led_rgb_data[23]
.sym 96741 led_rgb_data[18]
.sym 96743 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 96744 CLK$SB_IO_IN_$glb_clk
.sym 96745 resetn_SB_LUT4_I3_O_$glb_sr
.sym 96773 ws2812_inst.state[1]
.sym 96779 ws2812_inst.led_counter[1]
.sym 96788 led_rgb_data[23]
.sym 96789 iomem_wdata[30]
.sym 96793 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 96796 ws2812_inst.led_counter[0]
.sym 96805 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 96806 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 96808 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 96809 ws2812_inst.rgb_counter[4]
.sym 96810 led_rgb_data[22]
.sym 96813 ws2812_inst.led_counter[2]
.sym 96816 ws2812_inst.led_reg[0][19]
.sym 96819 ws2812_inst.rgb_counter[2]
.sym 96824 ws2812_inst.led_counter[0]
.sym 96830 ws2812_inst.led_reg[1][19]
.sym 96833 led_rgb_data[19]
.sym 96836 ws2812_inst.rgb_counter[2]
.sym 96837 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 96838 ws2812_inst.rgb_counter[4]
.sym 96839 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 96860 ws2812_inst.led_reg[0][19]
.sym 96861 ws2812_inst.led_counter[2]
.sym 96862 ws2812_inst.led_reg[1][19]
.sym 96863 ws2812_inst.led_counter[0]
.sym 96868 led_rgb_data[19]
.sym 96875 led_rgb_data[22]
.sym 96882 led_write_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 96883 CLK$SB_IO_IN_$glb_clk
.sym 96884 resetn_SB_LUT4_I3_O_$glb_sr
.sym 96922 led_rgb_data[22]
.sym 96934 iomem_wdata[29]
.sym 96942 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 96947 ws2812_inst.led_reg[4][22]
.sym 96948 ws2812_inst.led_reg[0][22]
.sym 96950 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 96955 led_rgb_data[22]
.sym 96956 ws2812_inst.led_reg[1][22]
.sym 96962 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 96963 ws2812_inst.led_reg[5][22]
.sym 96968 ws2812_inst.led_counter[1]
.sym 96969 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 96971 ws2812_inst.led_counter[0]
.sym 96972 ws2812_inst.led_counter[0]
.sym 96975 ws2812_inst.led_reg[0][22]
.sym 96976 ws2812_inst.led_reg[1][22]
.sym 96978 ws2812_inst.led_counter[0]
.sym 96981 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 96982 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 96983 ws2812_inst.led_counter[1]
.sym 96984 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 97000 ws2812_inst.led_reg[4][22]
.sym 97001 ws2812_inst.led_counter[0]
.sym 97002 ws2812_inst.led_reg[5][22]
.sym 97008 led_rgb_data[22]
.sym 97021 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 97022 CLK$SB_IO_IN_$glb_clk
.sym 97023 resetn_SB_LUT4_I3_O_$glb_sr
.sym 97064 iomem_wdata[27]
.sym 97066 iomem_wdata[31]
.sym 97073 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 97075 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 97084 iomem_wdata[31]
.sym 97087 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 97089 ws2812_inst.led_reg[6][22]
.sym 97090 iomem_wdata[27]
.sym 97091 iomem_wdata[24]
.sym 97092 led_rgb_data_SB_DFFE_Q_E
.sym 97096 ws2812_inst.led_counter[1]
.sym 97102 iomem_wdata[30]
.sym 97111 ws2812_inst.led_counter[2]
.sym 97114 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 97115 ws2812_inst.led_reg[6][22]
.sym 97116 ws2812_inst.led_counter[1]
.sym 97117 ws2812_inst.led_counter[2]
.sym 97120 iomem_wdata[31]
.sym 97134 iomem_wdata[24]
.sym 97144 iomem_wdata[30]
.sym 97157 iomem_wdata[27]
.sym 97160 led_rgb_data_SB_DFFE_Q_E
.sym 97161 CLK$SB_IO_IN_$glb_clk
.sym 97195 led_rgb_data[23]
.sym 97196 led_rgb_data_SB_DFFE_Q_E
.sym 97199 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 97221 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 97222 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 97223 ws2812_inst.led_counter[1]
.sym 97229 led_rgb_data[0]
.sym 97231 led_rgb_data[16]
.sym 97233 led_rgb_data[22]
.sym 97235 ws2812_inst.led_reg[6][0]
.sym 97247 ws2812_inst.led_counter[2]
.sym 97253 led_rgb_data[22]
.sym 97262 led_rgb_data[16]
.sym 97283 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 97284 ws2812_inst.led_counter[2]
.sym 97285 ws2812_inst.led_counter[1]
.sym 97286 ws2812_inst.led_reg[6][0]
.sym 97298 led_rgb_data[0]
.sym 97299 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O
.sym 97300 CLK$SB_IO_IN_$glb_clk
.sym 97301 resetn_SB_LUT4_I3_O_$glb_sr
.sym 97335 ws2812_inst.led_counter[1]
.sym 97344 ws2812_inst.led_counter[0]
.sym 97353 ws2812_inst.rgb_counter[1]
.sym 97362 ws2812_inst.led_reg[5][0]
.sym 97377 ws2812_inst.led_counter[0]
.sym 97380 ws2812_inst.led_reg[4][0]
.sym 97383 led_rgb_data[0]
.sym 97384 led_rgb_data[1]
.sym 97386 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 97398 ws2812_inst.led_reg[5][0]
.sym 97400 ws2812_inst.led_reg[4][0]
.sym 97401 ws2812_inst.led_counter[0]
.sym 97410 led_rgb_data[0]
.sym 97437 led_rgb_data[1]
.sym 97438 led_write_SB_LUT4_I2_O_SB_LUT4_I1_1_O
.sym 97439 CLK$SB_IO_IN_$glb_clk
.sym 97440 resetn_SB_LUT4_I3_O_$glb_sr
.sym 97467 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 97490 ws2812_inst.rgb_counter[2]
.sym 97500 ws2812_inst.rgb_counter[0]
.sym 97501 ws2812_inst.rgb_counter[1]
.sym 97502 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 97503 $PACKER_VCC_NET
.sym 97506 ws2812_inst.rgb_counter[4]
.sym 97508 ws2812_inst.rgb_counter[0]
.sym 97509 ws2812_inst.rgb_counter[1]
.sym 97510 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 97511 $PACKER_GND_NET
.sym 97512 ws2812_inst.state[1]
.sym 97513 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 97515 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 97516 ws2812_inst.state_SB_LUT4_I2_O
.sym 97518 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97520 ws2812_inst.state[1]
.sym 97523 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 97526 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 97528 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 97531 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97532 ws2812_inst.state[1]
.sym 97533 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 97534 ws2812_inst.rgb_counter[4]
.sym 97537 $PACKER_VCC_NET
.sym 97538 ws2812_inst.rgb_counter[0]
.sym 97540 ws2812_inst.rgb_counter[1]
.sym 97543 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97544 ws2812_inst.rgb_counter[0]
.sym 97545 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 97546 ws2812_inst.state[1]
.sym 97549 ws2812_inst.rgb_counter[1]
.sym 97550 ws2812_inst.state[1]
.sym 97551 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 97552 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97555 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 97556 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 97557 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97558 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 97567 $PACKER_GND_NET
.sym 97573 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 97574 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 97575 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 97576 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97577 ws2812_inst.state_SB_LUT4_I2_O
.sym 97578 CLK$SB_IO_IN_$glb_clk
.sym 97579 resetn_SB_LUT4_I3_O_$glb_sr
.sym 97608 ws2812_inst.rgb_counter[4]
.sym 97616 ws2812_inst.state_SB_LUT4_I2_O
.sym 97622 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 97623 ws2812_inst.rgb_counter[1]
.sym 97630 ws2812_inst.led_counter[0]
.sym 97638 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 97639 ws2812_inst.rgb_counter[2]
.sym 97640 ws2812_inst.rgb_counter[1]
.sym 97643 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 97645 ws2812_inst.rgb_counter[4]
.sym 97647 ws2812_inst.rgb_counter[0]
.sym 97648 ws2812_inst.state_SB_LUT4_I2_O
.sym 97649 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 97651 ws2812_inst.state[1]
.sym 97653 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 97654 ws2812_inst.led_counter[0]
.sym 97655 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 97656 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 97657 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 97659 ws2812_inst.rgb_counter[3]
.sym 97662 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97663 ws2812_inst.rgb_counter[2]
.sym 97664 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 97666 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1
.sym 97667 ws2812_inst.rgb_counter[3]
.sym 97668 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 97670 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97672 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 97677 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 97678 ws2812_inst.led_counter[0]
.sym 97679 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 97682 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97683 ws2812_inst.state[1]
.sym 97684 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1
.sym 97685 ws2812_inst.rgb_counter[2]
.sym 97688 ws2812_inst.rgb_counter[0]
.sym 97689 ws2812_inst.rgb_counter[2]
.sym 97690 ws2812_inst.rgb_counter[4]
.sym 97691 ws2812_inst.rgb_counter[3]
.sym 97696 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 97697 ws2812_inst.rgb_counter[1]
.sym 97700 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 97701 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97702 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 97703 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 97706 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 97708 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 97712 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 97713 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97714 ws2812_inst.rgb_counter[3]
.sym 97715 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 97716 ws2812_inst.state_SB_LUT4_I2_O
.sym 97717 CLK$SB_IO_IN_$glb_clk
.sym 97718 resetn_SB_LUT4_I3_O_$glb_sr
.sym 97751 ws2812_inst.led_counter[0]
.sym 97760 resetn
.sym 97761 ws2812_inst.led_counter[1]
.sym 97762 ws2812_inst.led_counter[2]
.sym 97777 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 97780 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 97783 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2
.sym 97784 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 97785 ws2812_inst.led_counter[0]
.sym 97787 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 97788 ws2812_inst.state[1]
.sym 97789 ws2812_inst.led_counter[1]
.sym 97791 ws2812_inst.led_counter[2]
.sym 97793 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 97794 ws2812_inst.state_SB_LUT4_I2_O
.sym 97795 ws2812_inst.led_counter[3]
.sym 97796 $PACKER_VCC_NET
.sym 97797 ws2812_inst.led_counter[1]
.sym 97798 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 97803 ws2812_inst.led_counter[3]
.sym 97804 $PACKER_VCC_NET
.sym 97808 $nextpnr_ICESTORM_LC_21$O
.sym 97811 ws2812_inst.led_counter[0]
.sym 97814 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 97816 $PACKER_VCC_NET
.sym 97817 ws2812_inst.led_counter[1]
.sym 97818 ws2812_inst.led_counter[0]
.sym 97820 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 97821 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 97822 $PACKER_VCC_NET
.sym 97823 ws2812_inst.led_counter[2]
.sym 97824 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 97827 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 97828 ws2812_inst.led_counter[3]
.sym 97829 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 97830 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 97834 ws2812_inst.led_counter[1]
.sym 97835 ws2812_inst.led_counter[0]
.sym 97839 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2
.sym 97840 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 97841 ws2812_inst.state[1]
.sym 97845 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 97847 ws2812_inst.led_counter[2]
.sym 97848 ws2812_inst.led_counter[3]
.sym 97851 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 97852 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 97853 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 97854 ws2812_inst.led_counter[1]
.sym 97855 ws2812_inst.state_SB_LUT4_I2_O
.sym 97856 CLK$SB_IO_IN_$glb_clk
.sym 97857 resetn_SB_LUT4_I3_O_$glb_sr
.sym 97888 ws2812_inst.led_counter[1]
.sym 97891 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 97905 ws2812_inst.led_counter[1]
.sym 97907 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 97915 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97918 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 97921 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97923 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 97924 ws2812_inst.state[1]
.sym 97925 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 97926 ws2812_inst.state_SB_LUT4_I2_O
.sym 97929 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 97932 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 97940 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 97943 ws2812_inst.bit_counter[0]
.sym 97944 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 97946 ws2812_inst.led_counter[2]
.sym 97948 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 97949 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 97950 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97951 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 97954 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 97955 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 97956 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 97973 ws2812_inst.bit_counter[0]
.sym 97974 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 97975 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 97978 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 97979 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 97980 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 97984 ws2812_inst.state[1]
.sym 97985 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 97986 ws2812_inst.led_counter[2]
.sym 97987 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 97991 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 97992 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 97994 ws2812_inst.state_SB_LUT4_I2_O
.sym 97995 CLK$SB_IO_IN_$glb_clk
.sym 97996 resetn_SB_LUT4_I3_O_$glb_sr
.sym 98057 led_rgb_data[8]
.sym 98062 ws2812_inst.bit_counter[1]
.sym 98066 ws2812_inst.bit_counter[0]
.sym 98074 led_rgb_data[12]
.sym 98080 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 98081 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 98082 ws2812_inst.state[1]
.sym 98084 ws2812_inst.bit_counter[3]
.sym 98085 led_rgb_data[10]
.sym 98093 ws2812_inst.bit_counter[3]
.sym 98100 ws2812_inst.bit_counter[1]
.sym 98105 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 98107 ws2812_inst.state[1]
.sym 98114 led_rgb_data[8]
.sym 98118 led_rgb_data[12]
.sym 98126 ws2812_inst.bit_counter[0]
.sym 98130 led_rgb_data[10]
.sym 98133 led_write_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 98134 CLK$SB_IO_IN_$glb_clk
.sym 98135 resetn_SB_LUT4_I3_O_$glb_sr
.sym 98167 led_rgb_data[8]
.sym 98176 led_rgb_data[12]
.sym 98187 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 98190 $PACKER_VCC_NET
.sym 98191 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 98194 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 98195 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 98197 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 98198 $PACKER_VCC_NET
.sym 98199 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 98201 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 98206 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 98217 $nextpnr_ICESTORM_LC_36$O
.sym 98220 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 98223 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI[2]
.sym 98225 $PACKER_VCC_NET
.sym 98226 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 98229 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI[3]
.sym 98231 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 98235 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI[4]
.sym 98237 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 98238 $PACKER_VCC_NET
.sym 98241 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI[5]
.sym 98243 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 98247 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI[6]
.sym 98249 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 98253 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI[7]
.sym 98255 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 98259 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 98261 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 98312 resetn
.sym 98315 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI[8]
.sym 98323 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 98330 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 98332 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 98334 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 98335 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 98336 resetn
.sym 98338 ws2812_inst.state_SB_LUT4_I2_O
.sym 98344 ws2812_inst.state[1]
.sym 98349 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 98352 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI[9]
.sym 98354 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 98358 $nextpnr_ICESTORM_LC_37$I3
.sym 98361 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 98368 $nextpnr_ICESTORM_LC_37$I3
.sym 98377 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 98380 ws2812_inst.state[1]
.sym 98383 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 98384 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 98385 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 98386 resetn
.sym 98399 ws2812_inst.state_SB_LUT4_I2_O
.sym 98400 CLK$SB_IO_IN_$glb_clk
.sym 98492 CLK$SB_IO_IN_$glb_clk
.sym 98498 iomem_wdata[17]
.sym 98499 iomem_wdata[23]
.sym 98500 iomem_wdata[19]
.sym 98501 iomem_wdata[16]
.sym 98502 iomem_wdata[23]
.sym 98503 iomem_wdata[22]
.sym 98504 iomem_wdata[20]
.sym 98505 iomem_wdata[24]
.sym 98506 iomem_wdata[17]
.sym 98507 iomem_wdata[30]
.sym 98508 iomem_wdata[20]
.sym 98509 iomem_wdata[16]
.sym 98510 iomem_wdata[19]
.sym 98511 iomem_wdata[22]
.sym 98512 iomem_wdata[29]
.sym 98514 iomem_wdata[18]
.sym 98515 iomem_wdata[25]
.sym 98516 iomem_wdata[21]
.sym 98517 iomem_wdata[27]
.sym 98518 iomem_wdata[28]
.sym 98519 iomem_wdata[31]
.sym 98520 iomem_wdata[26]
.sym 98522 iomem_wdata[18]
.sym 98524 iomem_wdata[21]
.sym 98529 iomem_wdata[16]
.sym 98530 iomem_wdata[24]
.sym 98531 iomem_wdata[16]
.sym 98532 iomem_wdata[17]
.sym 98533 iomem_wdata[25]
.sym 98534 iomem_wdata[17]
.sym 98535 iomem_wdata[18]
.sym 98536 iomem_wdata[26]
.sym 98537 iomem_wdata[18]
.sym 98538 iomem_wdata[19]
.sym 98539 iomem_wdata[27]
.sym 98540 iomem_wdata[19]
.sym 98541 iomem_wdata[20]
.sym 98542 iomem_wdata[28]
.sym 98543 iomem_wdata[20]
.sym 98544 iomem_wdata[21]
.sym 98545 iomem_wdata[29]
.sym 98546 iomem_wdata[21]
.sym 98547 iomem_wdata[22]
.sym 98548 iomem_wdata[30]
.sym 98549 iomem_wdata[22]
.sym 98550 iomem_wdata[23]
.sym 98551 iomem_wdata[31]
.sym 98552 iomem_wdata[23]
.sym 98600 soc.memory.rdata_0[16]
.sym 98601 soc.memory.rdata_0[17]
.sym 98602 soc.memory.rdata_0[18]
.sym 98603 soc.memory.rdata_0[19]
.sym 98604 soc.memory.rdata_0[20]
.sym 98605 soc.memory.rdata_0[21]
.sym 98606 soc.memory.rdata_0[22]
.sym 98607 soc.memory.rdata_0[23]
.sym 98624 iomem_addr[14]
.sym 98637 iomem_wdata[17]
.sym 98640 iomem_wdata[30]
.sym 98696 CLK$SB_IO_IN_$glb_clk
.sym 98701 iomem_addr[3]
.sym 98703 iomem_wdata[29]
.sym 98705 iomem_addr[10]
.sym 98706 iomem_addr[13]
.sym 98707 iomem_addr[12]
.sym 98708 iomem_wdata[24]
.sym 98709 iomem_addr[3]
.sym 98710 iomem_wdata[31]
.sym 98715 iomem_addr[15]
.sym 98716 iomem_wdata[27]
.sym 98717 iomem_addr[9]
.sym 98718 iomem_addr[8]
.sym 98719 iomem_addr[14]
.sym 98720 iomem_addr[2]
.sym 98721 iomem_addr[7]
.sym 98722 iomem_addr[6]
.sym 98723 iomem_addr[5]
.sym 98724 iomem_wdata[26]
.sym 98725 iomem_wdata[28]
.sym 98727 iomem_addr[4]
.sym 98728 iomem_addr[2]
.sym 98729 iomem_wdata[30]
.sym 98730 iomem_wdata[25]
.sym 98731 iomem_addr[11]
.sym 98733 iomem_addr[10]
.sym 98734 iomem_addr[2]
.sym 98735 iomem_wdata[24]
.sym 98736 iomem_addr[11]
.sym 98737 iomem_addr[3]
.sym 98738 iomem_wdata[25]
.sym 98739 iomem_addr[12]
.sym 98740 iomem_addr[4]
.sym 98741 iomem_wdata[26]
.sym 98742 iomem_addr[13]
.sym 98743 iomem_addr[5]
.sym 98744 iomem_wdata[27]
.sym 98745 iomem_addr[14]
.sym 98746 iomem_addr[6]
.sym 98747 iomem_wdata[28]
.sym 98748 iomem_addr[15]
.sym 98749 iomem_addr[7]
.sym 98750 iomem_wdata[29]
.sym 98751 iomem_addr[2]
.sym 98752 iomem_addr[8]
.sym 98753 iomem_wdata[30]
.sym 98754 iomem_addr[3]
.sym 98755 iomem_addr[9]
.sym 98756 iomem_wdata[31]
.sym 98796 soc.memory.rdata_0[24]
.sym 98797 soc.memory.rdata_0[25]
.sym 98798 soc.memory.rdata_0[26]
.sym 98799 soc.memory.rdata_0[27]
.sym 98800 soc.memory.rdata_0[28]
.sym 98801 soc.memory.rdata_0[29]
.sym 98802 soc.memory.rdata_0[30]
.sym 98803 soc.memory.rdata_0[31]
.sym 98812 iomem_wdata[29]
.sym 98817 iomem_wdata[24]
.sym 98875 iomem_addr[13]
.sym 98880 soc.memory.ram01_WREN
.sym 98885 soc.memory.cs_0
.sym 98888 soc.memory.ram01_WREN
.sym 98889 iomem_addr[15]
.sym 98890 iomem_addr[14]
.sym 98891 iomem_addr[5]
.sym 98892 iomem_addr[4]
.sym 98893 soc.memory.wen[3]
.sym 98894 iomem_addr[12]
.sym 98895 soc.memory.wen[2]
.sym 98896 soc.memory.wen[3]
.sym 98897 iomem_addr[8]
.sym 98898 iomem_addr[7]
.sym 98899 iomem_addr[10]
.sym 98900 iomem_addr[9]
.sym 98901 iomem_addr[6]
.sym 98902 iomem_addr[16]
.sym 98903 soc.memory.wen[2]
.sym 98904 iomem_addr[11]
.sym 98905 soc.memory.wen[2]
.sym 98906 iomem_addr[12]
.sym 98907 iomem_addr[4]
.sym 98908 soc.memory.wen[2]
.sym 98909 iomem_addr[13]
.sym 98910 iomem_addr[5]
.sym 98911 soc.memory.wen[3]
.sym 98912 iomem_addr[14]
.sym 98913 iomem_addr[6]
.sym 98914 soc.memory.wen[3]
.sym 98915 iomem_addr[15]
.sym 98916 iomem_addr[7]
.sym 98917 soc.memory.wen[2]
.sym 98918 soc.memory.ram01_WREN
.sym 98919 iomem_addr[8]
.sym 98920 soc.memory.wen[2]
.sym 98921 soc.memory.ram01_WREN
.sym 98922 iomem_addr[9]
.sym 98923 soc.memory.wen[3]
.sym 98924 soc.memory.cs_0
.sym 98925 iomem_addr[10]
.sym 98926 soc.memory.wen[3]
.sym 98927 iomem_addr[16]
.sym 98928 iomem_addr[11]
.sym 98968 soc.memory.rdata_1[16]
.sym 98969 soc.memory.rdata_1[17]
.sym 98970 soc.memory.rdata_1[18]
.sym 98971 soc.memory.rdata_1[19]
.sym 98972 soc.memory.rdata_1[20]
.sym 98973 soc.memory.rdata_1[21]
.sym 98974 soc.memory.rdata_1[22]
.sym 98975 soc.memory.rdata_1[23]
.sym 98982 iomem_addr[13]
.sym 99062 $PACKER_VCC_NET
.sym 99068 $PACKER_GND_NET
.sym 99070 $PACKER_VCC_NET
.sym 99076 $PACKER_GND_NET
.sym 99079 $PACKER_GND_NET
.sym 99082 $PACKER_GND_NET
.sym 99085 $PACKER_GND_NET
.sym 99088 $PACKER_GND_NET
.sym 99091 $PACKER_VCC_NET
.sym 99094 $PACKER_VCC_NET
.sym 99140 soc.memory.rdata_1[24]
.sym 99141 soc.memory.rdata_1[25]
.sym 99142 soc.memory.rdata_1[26]
.sym 99143 soc.memory.rdata_1[27]
.sym 99144 soc.memory.rdata_1[28]
.sym 99145 soc.memory.rdata_1[29]
.sym 99146 soc.memory.rdata_1[30]
.sym 99147 soc.memory.rdata_1[31]
.sym 99152 soc.memory.rdata_1[24]
.sym 103394 soc.cpu.count_cycle[0]
.sym 103399 soc.cpu.count_cycle[1]
.sym 103403 soc.cpu.count_cycle[2]
.sym 103404 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 103407 soc.cpu.count_cycle[3]
.sym 103408 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 103411 soc.cpu.count_cycle[4]
.sym 103412 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 103415 soc.cpu.count_cycle[5]
.sym 103416 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 103419 soc.cpu.count_cycle[6]
.sym 103420 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 103423 soc.cpu.count_cycle[7]
.sym 103424 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 103427 soc.cpu.count_cycle[8]
.sym 103428 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 103431 soc.cpu.count_cycle[9]
.sym 103432 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 103435 soc.cpu.count_cycle[10]
.sym 103436 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 103439 soc.cpu.count_cycle[11]
.sym 103440 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 103443 soc.cpu.count_cycle[12]
.sym 103444 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 103447 soc.cpu.count_cycle[13]
.sym 103448 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 103451 soc.cpu.count_cycle[14]
.sym 103452 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 103455 soc.cpu.count_cycle[15]
.sym 103456 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 103459 soc.cpu.count_cycle[16]
.sym 103460 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 103463 soc.cpu.count_cycle[17]
.sym 103464 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 103467 soc.cpu.count_cycle[18]
.sym 103468 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 103471 soc.cpu.count_cycle[19]
.sym 103472 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 103475 soc.cpu.count_cycle[20]
.sym 103476 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 103479 soc.cpu.count_cycle[21]
.sym 103480 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 103483 soc.cpu.count_cycle[22]
.sym 103484 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 103487 soc.cpu.count_cycle[23]
.sym 103488 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 103491 soc.cpu.count_cycle[24]
.sym 103492 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 103495 soc.cpu.count_cycle[25]
.sym 103496 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 103499 soc.cpu.count_cycle[26]
.sym 103500 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 103503 soc.cpu.count_cycle[27]
.sym 103504 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 103507 soc.cpu.count_cycle[28]
.sym 103508 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 103511 soc.cpu.count_cycle[29]
.sym 103512 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 103515 soc.cpu.count_cycle[30]
.sym 103516 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 103519 soc.cpu.count_cycle[31]
.sym 103520 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 103523 soc.cpu.count_cycle[32]
.sym 103524 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[32]
.sym 103527 soc.cpu.count_cycle[33]
.sym 103528 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[33]
.sym 103531 soc.cpu.count_cycle[34]
.sym 103532 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[34]
.sym 103535 soc.cpu.count_cycle[35]
.sym 103536 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[35]
.sym 103539 soc.cpu.count_cycle[36]
.sym 103540 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[36]
.sym 103543 soc.cpu.count_cycle[37]
.sym 103544 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[37]
.sym 103547 soc.cpu.count_cycle[38]
.sym 103548 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[38]
.sym 103551 soc.cpu.count_cycle[39]
.sym 103552 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[39]
.sym 103555 soc.cpu.count_cycle[40]
.sym 103556 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[40]
.sym 103559 soc.cpu.count_cycle[41]
.sym 103560 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[41]
.sym 103563 soc.cpu.count_cycle[42]
.sym 103564 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[42]
.sym 103567 soc.cpu.count_cycle[43]
.sym 103568 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[43]
.sym 103571 soc.cpu.count_cycle[44]
.sym 103572 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[44]
.sym 103575 soc.cpu.count_cycle[45]
.sym 103576 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[45]
.sym 103579 soc.cpu.count_cycle[46]
.sym 103580 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[46]
.sym 103583 soc.cpu.count_cycle[47]
.sym 103584 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[47]
.sym 103587 soc.cpu.count_cycle[48]
.sym 103588 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[48]
.sym 103591 soc.cpu.count_cycle[49]
.sym 103592 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[49]
.sym 103595 soc.cpu.count_cycle[50]
.sym 103596 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[50]
.sym 103599 soc.cpu.count_cycle[51]
.sym 103600 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[51]
.sym 103603 soc.cpu.count_cycle[52]
.sym 103604 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[52]
.sym 103607 soc.cpu.count_cycle[53]
.sym 103608 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[53]
.sym 103611 soc.cpu.count_cycle[54]
.sym 103612 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[54]
.sym 103615 soc.cpu.count_cycle[55]
.sym 103616 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[55]
.sym 103619 soc.cpu.count_cycle[56]
.sym 103620 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[56]
.sym 103623 soc.cpu.count_cycle[57]
.sym 103624 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[57]
.sym 103627 soc.cpu.count_cycle[58]
.sym 103628 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[58]
.sym 103631 soc.cpu.count_cycle[59]
.sym 103632 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[59]
.sym 103635 soc.cpu.count_cycle[60]
.sym 103636 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[60]
.sym 103639 soc.cpu.count_cycle[61]
.sym 103640 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[61]
.sym 103643 soc.cpu.count_cycle[62]
.sym 103644 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[62]
.sym 103647 soc.cpu.count_cycle[63]
.sym 103648 soc.cpu.count_cycle_SB_DFFSR_Q_D_SB_LUT4_O_I3[63]
.sym 103668 soc.cpu.count_cycle[0]
.sym 103681 soc.cpu.timer[27]
.sym 103682 soc.cpu.timer[26]
.sym 103683 soc.cpu.timer[25]
.sym 103684 soc.cpu.timer[24]
.sym 103689 soc.cpu.timer[23]
.sym 103690 soc.cpu.timer[22]
.sym 103691 soc.cpu.timer[21]
.sym 103692 soc.cpu.timer[20]
.sym 103699 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 103700 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103701 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 103702 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 103703 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 103704 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103705 soc.cpu.timer[31]
.sym 103706 soc.cpu.timer[30]
.sym 103707 soc.cpu.timer[29]
.sym 103708 soc.cpu.timer[28]
.sym 103709 soc.cpu.timer[19]
.sym 103710 soc.cpu.timer[18]
.sym 103711 soc.cpu.timer[17]
.sym 103712 soc.cpu.timer[16]
.sym 103714 soc.cpu.timer[0]
.sym 103718 soc.cpu.timer[1]
.sym 103719 $PACKER_VCC_NET
.sym 103720 soc.cpu.timer[0]
.sym 103722 soc.cpu.timer[2]
.sym 103723 $PACKER_VCC_NET
.sym 103724 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 103726 soc.cpu.timer[3]
.sym 103727 $PACKER_VCC_NET
.sym 103728 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 103730 soc.cpu.timer[4]
.sym 103731 $PACKER_VCC_NET
.sym 103732 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 103734 soc.cpu.timer[5]
.sym 103735 $PACKER_VCC_NET
.sym 103736 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 103738 soc.cpu.timer[6]
.sym 103739 $PACKER_VCC_NET
.sym 103740 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 103742 soc.cpu.timer[7]
.sym 103743 $PACKER_VCC_NET
.sym 103744 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 103746 soc.cpu.timer[8]
.sym 103747 $PACKER_VCC_NET
.sym 103748 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 103750 soc.cpu.timer[9]
.sym 103751 $PACKER_VCC_NET
.sym 103752 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 103754 soc.cpu.timer[10]
.sym 103755 $PACKER_VCC_NET
.sym 103756 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 103758 soc.cpu.timer[11]
.sym 103759 $PACKER_VCC_NET
.sym 103760 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 103762 soc.cpu.timer[12]
.sym 103763 $PACKER_VCC_NET
.sym 103764 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 103766 soc.cpu.timer[13]
.sym 103767 $PACKER_VCC_NET
.sym 103768 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 103770 soc.cpu.timer[14]
.sym 103771 $PACKER_VCC_NET
.sym 103772 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 103774 soc.cpu.timer[15]
.sym 103775 $PACKER_VCC_NET
.sym 103776 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 103778 soc.cpu.timer[16]
.sym 103779 $PACKER_VCC_NET
.sym 103780 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 103782 soc.cpu.timer[17]
.sym 103783 $PACKER_VCC_NET
.sym 103784 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 103786 soc.cpu.timer[18]
.sym 103787 $PACKER_VCC_NET
.sym 103788 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 103790 soc.cpu.timer[19]
.sym 103791 $PACKER_VCC_NET
.sym 103792 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 103794 soc.cpu.timer[20]
.sym 103795 $PACKER_VCC_NET
.sym 103796 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 103798 soc.cpu.timer[21]
.sym 103799 $PACKER_VCC_NET
.sym 103800 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 103802 soc.cpu.timer[22]
.sym 103803 $PACKER_VCC_NET
.sym 103804 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 103806 soc.cpu.timer[23]
.sym 103807 $PACKER_VCC_NET
.sym 103808 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 103810 soc.cpu.timer[24]
.sym 103811 $PACKER_VCC_NET
.sym 103812 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 103814 soc.cpu.timer[25]
.sym 103815 $PACKER_VCC_NET
.sym 103816 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 103818 soc.cpu.timer[26]
.sym 103819 $PACKER_VCC_NET
.sym 103820 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 103822 soc.cpu.timer[27]
.sym 103823 $PACKER_VCC_NET
.sym 103824 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 103826 soc.cpu.timer[28]
.sym 103827 $PACKER_VCC_NET
.sym 103828 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 103830 soc.cpu.timer[29]
.sym 103831 $PACKER_VCC_NET
.sym 103832 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 103834 soc.cpu.timer[30]
.sym 103835 $PACKER_VCC_NET
.sym 103836 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 103838 soc.cpu.timer[31]
.sym 103839 $PACKER_VCC_NET
.sym 103840 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 103847 soc.cpu.irq_state[1]
.sym 103848 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 103850 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 103851 resetn
.sym 103852 soc.cpu.irq_state[1]
.sym 103853 resetn
.sym 103854 soc.cpu.irq_pending[2]
.sym 103855 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 103856 soc.cpu.irq_mask[2]
.sym 103857 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 103858 soc.cpu.irq_pending[1]
.sym 103859 soc.cpu.irq_pending_SB_DFFESR_Q_29_E_SB_LUT4_O_I1
.sym 103860 soc.cpu.irq_mask[1]
.sym 103870 soc.cpu.decoder_trigger
.sym 103871 soc.cpu.irq_active
.sym 103872 soc.cpu.irq_delay
.sym 103874 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 103875 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 103876 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 103878 soc.cpu.mem_wordsize[0]
.sym 103879 soc.cpu.pcpi_rs1[1]
.sym 103880 soc.cpu.pcpi_rs1[0]
.sym 103883 soc.cpu.irq_mask[2]
.sym 103884 soc.cpu.irq_active
.sym 103885 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 103886 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 103887 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 103888 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 103890 soc.cpu.mem_wordsize[2]
.sym 103891 soc.cpu.pcpi_rs1[0]
.sym 103892 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 103894 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 103895 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 103896 soc.cpu.mem_wordsize[0]
.sym 103898 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 103899 soc.cpu.pcpi_rs1[0]
.sym 103900 soc.cpu.mem_wordsize[2]
.sym 103903 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 103904 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 103905 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 103906 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 103907 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 103908 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 103909 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 103910 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 103911 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103912 soc.cpu.irq_pending_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 103915 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 103916 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 103917 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 103918 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 103919 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 103920 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103921 soc.cpu.irq_active
.sym 103927 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 103928 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103931 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 103932 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 103935 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 103936 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 103937 soc.cpu.cpu_state[2]
.sym 103938 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103939 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 103940 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103943 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 103944 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 103945 soc.cpu.cpu_state[1]
.sym 103946 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 103947 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 103948 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 103949 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 103950 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 103951 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 103952 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 103954 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 103955 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 103956 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I3
.sym 103959 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 103960 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 103962 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 103963 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 103964 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 103965 soc.cpu.cpu_state[2]
.sym 103966 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 103967 soc.cpu.irq_mask[1]
.sym 103968 soc.cpu.irq_active
.sym 103974 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 103975 soc.cpu.cpu_state[3]
.sym 103976 soc.cpu.cpu_state[0]
.sym 103977 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 103978 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 103979 soc.cpu.cpu_state[0]
.sym 103980 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I3
.sym 103985 soc.cpu.cpu_state[3]
.sym 103986 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 103987 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 103988 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 103989 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 103990 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 103991 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 103992 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 103993 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I0
.sym 103994 soc.cpu.cpu_state_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 103995 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 103996 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O
.sym 103997 soc.cpu.cpu_state[2]
.sym 103998 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 103999 soc.cpu.irq_active
.sym 104000 soc.cpu.irq_mask[1]
.sym 104001 soc.cpu.do_waitirq_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 104002 soc.cpu.cpu_state[1]
.sym 104003 soc.cpu.do_waitirq_SB_LUT4_I3_O
.sym 104004 soc.cpu.irq_state[0]
.sym 104007 soc.cpu.cpu_state[2]
.sym 104008 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 104013 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1
.sym 104014 soc.cpu.cpu_state[2]
.sym 104015 soc.cpu.is_sb_sh_sw
.sym 104016 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 104017 soc.cpu.cpu_state[1]
.sym 104018 soc.cpu.irq_active
.sym 104019 soc.cpu.irq_active_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 104020 soc.cpu.irq_state[0]
.sym 104021 soc.cpu.mem_do_prefetch
.sym 104022 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 104023 soc.cpu.cpu_state[2]
.sym 104024 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 104025 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 104026 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 104027 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 104028 soc.cpu.mem_do_rinst
.sym 104030 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1
.sym 104031 soc.cpu.is_sb_sh_sw
.sym 104032 soc.cpu.is_sll_srl_sra
.sym 104033 soc.cpu.cpu_state[2]
.sym 104034 soc.cpu.is_slli_srli_srai
.sym 104035 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_I1
.sym 104036 soc.cpu.is_sll_srl_sra
.sym 104038 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 104039 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0
.sym 104040 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O_SB_LUT4_I3_O
.sym 104047 soc.cpu.cpu_state[2]
.sym 104048 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 104058 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 104059 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_1_O
.sym 104060 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 104063 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104064 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_O
.sym 104067 soc.cpu.cpu_state[4]
.sym 104068 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 104069 soc.cpu.cpu_state[4]
.sym 104070 soc.cpu.irq_active_SB_DFFESR_Q_E
.sym 104071 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S
.sym 104072 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 104074 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104075 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 104076 soc.cpu.cpu_state[0]
.sym 104077 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 104078 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 104079 soc.cpu.mem_do_rinst_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 104080 soc.cpu.cpu_state[2]
.sym 104082 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1
.sym 104083 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 104084 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 104085 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0
.sym 104086 soc.cpu.is_sll_srl_sra
.sym 104087 soc.cpu.mem_do_rinst
.sym 104088 soc.cpu.mem_do_prefetch
.sym 104093 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_I0
.sym 104094 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 104095 soc.cpu.is_sll_srl_sra_SB_LUT4_I1_O
.sym 104096 soc.cpu.is_sb_sh_sw
.sym 104101 soc.cpu.instr_lw
.sym 104102 soc.cpu.instr_lbu
.sym 104103 soc.cpu.instr_lhu
.sym 104104 soc.cpu.instr_sb
.sym 104106 soc.cpu.instr_sh_SB_LUT4_I3_O
.sym 104107 soc.cpu.mem_wordsize[2]
.sym 104108 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 104109 soc.cpu.instr_lw_SB_LUT4_I2_O
.sym 104110 resetn
.sym 104111 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 104112 soc.cpu.instr_sw
.sym 104113 soc.cpu.instr_lbu_SB_LUT4_I2_O
.sym 104114 resetn
.sym 104115 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 104116 soc.cpu.instr_sb
.sym 104117 soc.cpu.instr_lhu_SB_LUT4_I2_O
.sym 104118 resetn
.sym 104119 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 104120 soc.cpu.instr_sh
.sym 104122 soc.cpu.instr_sb_SB_LUT4_I3_O
.sym 104123 soc.cpu.mem_wordsize[1]
.sym 104124 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 104126 soc.cpu.instr_sw_SB_LUT4_I3_O
.sym 104127 soc.cpu.mem_wordsize[0]
.sym 104128 soc.cpu.mem_wordsize_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 104129 soc.cpu.is_sb_sh_sw
.sym 104130 soc.cpu.mem_rdata_q[13]
.sym 104131 soc.cpu.mem_rdata_q[12]
.sym 104132 soc.cpu.mem_rdata_q[14]
.sym 104133 soc.cpu.mem_rdata_q[13]
.sym 104134 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104135 soc.cpu.mem_rdata_q[12]
.sym 104136 soc.cpu.mem_rdata_q[14]
.sym 104137 soc.cpu.mem_rdata_q[13]
.sym 104138 soc.cpu.is_sb_sh_sw
.sym 104139 soc.cpu.mem_rdata_q[12]
.sym 104140 soc.cpu.mem_rdata_q[14]
.sym 104143 soc.cpu.is_alu_reg_reg
.sym 104144 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104147 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104148 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104151 soc.cpu.is_sb_sh_sw
.sym 104152 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104155 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104156 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104157 soc.cpu.mem_rdata_q[14]
.sym 104158 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 104159 soc.cpu.mem_rdata_q[13]
.sym 104160 soc.cpu.mem_rdata_q[12]
.sym 104163 soc.cpu.is_alu_reg_imm
.sym 104164 soc.cpu.is_sll_srl_sra_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104173 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104174 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 104175 soc.cpu.mem_rdata_q[12]
.sym 104176 soc.cpu.mem_rdata_q[13]
.sym 104178 soc.cpu.mem_rdata_q[12]
.sym 104179 soc.cpu.mem_rdata_q[13]
.sym 104180 soc.cpu.mem_rdata_q[14]
.sym 104183 soc.cpu.is_alu_reg_imm
.sym 104184 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104187 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104188 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104189 soc.cpu.instr_sh
.sym 104190 soc.cpu.instr_sw
.sym 104191 soc.cpu.instr_addi
.sym 104192 soc.cpu.instr_xori
.sym 104193 soc.cpu.mem_rdata_q[13]
.sym 104194 soc.cpu.is_alu_reg_imm
.sym 104195 soc.cpu.mem_rdata_q[14]
.sym 104196 soc.cpu.mem_rdata_q[12]
.sym 104197 soc.cpu.mem_rdata_q[14]
.sym 104198 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104199 soc.cpu.mem_rdata_q[13]
.sym 104200 soc.cpu.mem_rdata_q[12]
.sym 104201 soc.cpu.is_alu_reg_imm
.sym 104202 soc.cpu.mem_rdata_q[13]
.sym 104203 soc.cpu.mem_rdata_q[12]
.sym 104204 soc.cpu.mem_rdata_q[14]
.sym 104205 soc.cpu.instr_srai
.sym 104206 soc.cpu.instr_add
.sym 104207 soc.cpu.instr_sub
.sym 104208 soc.cpu.instr_sll
.sym 104209 soc.cpu.is_alu_reg_reg
.sym 104210 soc.cpu.mem_rdata_q[13]
.sym 104211 soc.cpu.mem_rdata_q[12]
.sym 104212 soc.cpu.mem_rdata_q[14]
.sym 104215 soc.cpu.is_alu_reg_reg
.sym 104216 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 104219 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104220 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104223 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 104224 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104227 soc.cpu.instr_andi
.sym 104228 soc.cpu.instr_and
.sym 104229 soc.cpu.mem_rdata_q[13]
.sym 104230 soc.cpu.mem_rdata_q[12]
.sym 104231 soc.cpu.mem_rdata_q[14]
.sym 104232 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104235 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 104236 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104239 resetn
.sym 104240 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 104242 soc.cpu.mem_rdata_q[14]
.sym 104243 soc.cpu.mem_rdata_q[12]
.sym 104244 soc.cpu.mem_rdata_q[13]
.sym 104245 soc.cpu.mem_rdata_q[13]
.sym 104246 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104247 soc.cpu.mem_rdata_q[14]
.sym 104248 soc.cpu.mem_rdata_q[12]
.sym 104249 soc.cpu.mem_rdata_q[13]
.sym 104250 soc.cpu.mem_rdata_q[12]
.sym 104251 soc.cpu.mem_rdata_q[14]
.sym 104252 soc.cpu.is_alu_reg_imm
.sym 104253 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 104254 soc.cpu.mem_rdata_q[13]
.sym 104255 soc.cpu.mem_rdata_q[12]
.sym 104256 soc.cpu.mem_rdata_q[14]
.sym 104258 soc.cpu.reg_sh[0]
.sym 104262 soc.cpu.reg_sh[1]
.sym 104263 $PACKER_VCC_NET
.sym 104266 soc.cpu.reg_sh[2]
.sym 104267 $PACKER_VCC_NET
.sym 104268 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 104270 soc.cpu.reg_sh[3]
.sym 104271 $PACKER_VCC_NET
.sym 104272 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 104276 $nextpnr_ICESTORM_LC_10$I3
.sym 104278 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 104279 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104280 soc.cpu.reg_sh[2]
.sym 104283 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104284 soc.cpu.reg_sh[2]
.sym 104286 soc.cpu.decoder_pseudo_trigger_SB_LUT4_I3_O
.sym 104287 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 104288 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 104290 soc.cpu.reg_sh[2]
.sym 104294 soc.cpu.reg_sh[3]
.sym 104295 $PACKER_VCC_NET
.sym 104296 soc.cpu.reg_sh[2]
.sym 104297 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 104298 soc.cpu.reg_sh[4]
.sym 104299 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 104300 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 104302 soc.cpu.cpu_state[4]
.sym 104303 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 104304 soc.cpu.reg_sh_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 104306 soc.cpu.cpu_state[4]
.sym 104307 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 104308 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 104309 soc.cpu.reg_sh[4]
.sym 104310 soc.cpu.reg_sh[3]
.sym 104311 soc.cpu.reg_sh[1]
.sym 104312 soc.cpu.reg_sh[0]
.sym 104316 soc.cpu.reg_sh[3]
.sym 104317 soc.cpu.reg_sh[2]
.sym 104318 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 104319 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104320 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104322 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI[1]
.sym 104327 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 104330 $PACKER_VCC_NET
.sym 104331 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 104335 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 104339 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_CARRY_CO_I1
.sym 104344 $nextpnr_ICESTORM_LC_30$I3
.sym 104348 soc.cpu.reg_sh[4]
.sym 104352 soc.cpu.reg_sh[2]
.sym 104353 soc.ram_ready
.sym 104354 iomem_addr[16]
.sym 104355 soc.memory.rdata_1[6]
.sym 104356 soc.memory.rdata_0[6]
.sym 104357 soc.ram_ready
.sym 104358 iomem_addr[16]
.sym 104359 soc.memory.rdata_1[0]
.sym 104360 soc.memory.rdata_0[0]
.sym 104361 soc.ram_ready
.sym 104362 iomem_addr[16]
.sym 104363 soc.memory.rdata_1[3]
.sym 104364 soc.memory.rdata_0[3]
.sym 104366 iomem_addr[16]
.sym 104367 soc.memory.rdata_1[7]
.sym 104368 soc.memory.rdata_0[7]
.sym 104369 soc.ram_ready
.sym 104370 iomem_addr[16]
.sym 104371 soc.memory.rdata_1[11]
.sym 104372 soc.memory.rdata_0[11]
.sym 104375 soc.memory.wen[1]
.sym 104376 soc.memory.wen[0]
.sym 104377 soc.ram_ready
.sym 104378 iomem_addr[16]
.sym 104379 soc.memory.rdata_1[8]
.sym 104380 soc.memory.rdata_0[8]
.sym 104381 soc.ram_ready
.sym 104382 iomem_addr[16]
.sym 104383 soc.memory.rdata_1[9]
.sym 104384 soc.memory.rdata_0[9]
.sym 104385 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 104386 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104387 soc.cpu.count_cycle[2]
.sym 104388 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104389 soc.cpu.count_instr[35]
.sym 104390 soc.cpu.instr_rdinstrh
.sym 104391 soc.cpu.count_instr[3]
.sym 104392 soc.cpu.instr_rdinstr
.sym 104394 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104395 soc.cpu.instr_rdcycleh
.sym 104396 soc.cpu.count_cycle[35]
.sym 104397 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 104398 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104399 soc.cpu.count_cycle[3]
.sym 104400 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104402 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104403 soc.cpu.instr_rdcycleh
.sym 104404 soc.cpu.count_cycle[34]
.sym 104405 soc.ram_ready
.sym 104406 iomem_addr[16]
.sym 104407 soc.memory.rdata_1[2]
.sym 104408 soc.memory.rdata_0[2]
.sym 104410 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104411 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104412 soc.cpu.count_cycle[14]
.sym 104413 soc.cpu.count_instr[34]
.sym 104414 soc.cpu.instr_rdinstrh
.sym 104415 soc.cpu.count_instr[2]
.sym 104416 soc.cpu.instr_rdinstr
.sym 104417 soc.cpu.count_cycle[55]
.sym 104418 soc.cpu.instr_rdcycleh
.sym 104419 soc.cpu.instr_rdinstr
.sym 104420 soc.cpu.count_instr[23]
.sym 104421 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 104422 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104423 soc.cpu.count_instr[19]
.sym 104424 soc.cpu.instr_rdinstr
.sym 104430 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104431 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104432 soc.cpu.count_cycle[23]
.sym 104434 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104435 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104436 soc.cpu.count_cycle[19]
.sym 104437 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 104438 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 104439 soc.cpu.count_cycle[9]
.sym 104440 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104442 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104443 soc.cpu.instr_rdinstrh
.sym 104444 soc.cpu.count_instr[55]
.sym 104446 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104447 soc.cpu.instr_rdinstr
.sym 104448 soc.cpu.count_instr[9]
.sym 104449 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 104450 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104451 soc.cpu.count_cycle[6]
.sym 104452 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104454 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104455 soc.cpu.instr_rdinstrh
.sym 104456 soc.cpu.count_instr[37]
.sym 104457 soc.cpu.instr_maskirq
.sym 104458 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104459 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104460 soc.cpu.count_cycle[28]
.sym 104461 soc.cpu.count_cycle[37]
.sym 104462 soc.cpu.instr_rdcycleh
.sym 104463 soc.cpu.instr_rdinstr
.sym 104464 soc.cpu.count_instr[5]
.sym 104465 soc.cpu.count_instr[38]
.sym 104466 soc.cpu.instr_rdinstrh
.sym 104467 soc.cpu.count_instr[6]
.sym 104468 soc.cpu.instr_rdinstr
.sym 104469 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 104470 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104471 soc.cpu.count_cycle[5]
.sym 104472 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104474 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104475 soc.cpu.instr_rdinstr
.sym 104476 soc.cpu.count_instr[28]
.sym 104478 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104479 soc.cpu.instr_rdcycleh
.sym 104480 soc.cpu.count_cycle[38]
.sym 104482 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104483 soc.cpu.instr_rdinstrh
.sym 104484 soc.cpu.count_instr[39]
.sym 104485 soc.cpu.count_cycle[33]
.sym 104486 soc.cpu.instr_rdcycleh
.sym 104487 soc.cpu.instr_rdinstrh
.sym 104488 soc.cpu.count_instr[33]
.sym 104491 soc.cpu.count_instr[1]
.sym 104492 soc.cpu.count_instr[0]
.sym 104493 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 104494 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104495 soc.cpu.count_instr[1]
.sym 104496 soc.cpu.instr_rdinstr
.sym 104497 soc.cpu.count_cycle[41]
.sym 104498 soc.cpu.instr_rdcycleh
.sym 104499 soc.cpu.instr_rdinstrh
.sym 104500 soc.cpu.count_instr[41]
.sym 104501 soc.cpu.count_cycle[39]
.sym 104502 soc.cpu.instr_rdcycleh
.sym 104503 soc.cpu.instr_rdinstr
.sym 104504 soc.cpu.count_instr[7]
.sym 104505 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 104506 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104507 soc.cpu.count_cycle[7]
.sym 104508 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104509 soc.cpu.count_cycle[32]
.sym 104510 soc.cpu.instr_rdcycleh
.sym 104511 soc.cpu.instr_rdinstr
.sym 104512 soc.cpu.count_instr[0]
.sym 104514 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104515 soc.cpu.count_cycle[21]
.sym 104516 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 104517 soc.cpu.count_cycle[46]
.sym 104518 soc.cpu.instr_rdcycleh
.sym 104519 soc.cpu.instr_rdinstrh
.sym 104520 soc.cpu.count_instr[46]
.sym 104521 soc.cpu.count_cycle[42]
.sym 104522 soc.cpu.instr_rdcycleh
.sym 104523 soc.cpu.instr_rdinstrh
.sym 104524 soc.cpu.count_instr[42]
.sym 104525 soc.cpu.count_cycle[44]
.sym 104526 soc.cpu.instr_rdcycleh
.sym 104527 soc.cpu.instr_rdinstrh
.sym 104528 soc.cpu.count_instr[44]
.sym 104529 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 104530 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104531 soc.cpu.count_instr[21]
.sym 104532 soc.cpu.instr_rdinstr
.sym 104534 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104535 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104536 soc.cpu.count_cycle[10]
.sym 104537 soc.cpu.count_cycle[43]
.sym 104538 soc.cpu.instr_rdcycleh
.sym 104539 soc.cpu.instr_rdinstrh
.sym 104540 soc.cpu.count_instr[43]
.sym 104541 soc.cpu.count_instr[40]
.sym 104542 soc.cpu.instr_rdinstrh
.sym 104543 soc.cpu.count_instr[8]
.sym 104544 soc.cpu.instr_rdinstr
.sym 104545 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 104546 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104547 soc.cpu.count_instr[10]
.sym 104548 soc.cpu.instr_rdinstr
.sym 104549 soc.cpu.count_cycle[52]
.sym 104550 soc.cpu.instr_rdcycleh
.sym 104551 soc.cpu.instr_rdinstrh
.sym 104552 soc.cpu.count_instr[52]
.sym 104553 soc.cpu.count_cycle[51]
.sym 104554 soc.cpu.instr_rdcycleh
.sym 104555 soc.cpu.instr_rdinstrh
.sym 104556 soc.cpu.count_instr[51]
.sym 104558 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104559 soc.cpu.count_cycle[1]
.sym 104560 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 104561 soc.cpu.count_cycle[53]
.sym 104562 soc.cpu.instr_rdcycleh
.sym 104563 soc.cpu.instr_rdinstrh
.sym 104564 soc.cpu.count_instr[53]
.sym 104565 soc.ram_ready
.sym 104566 iomem_addr[16]
.sym 104567 soc.memory.rdata_1[13]
.sym 104568 soc.memory.rdata_0[13]
.sym 104571 soc.cpu.count_cycle[1]
.sym 104572 soc.cpu.count_cycle[0]
.sym 104574 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104575 soc.cpu.instr_rdcycleh
.sym 104576 soc.cpu.count_cycle[40]
.sym 104577 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 104578 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 104579 soc.cpu.count_cycle[8]
.sym 104580 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104581 soc.cpu.count_cycle[63]
.sym 104582 soc.cpu.instr_rdcycleh
.sym 104583 soc.cpu.instr_rdinstr
.sym 104584 soc.cpu.count_instr[31]
.sym 104586 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104587 soc.cpu.instr_rdinstrh
.sym 104588 soc.cpu.count_instr[63]
.sym 104589 soc.cpu.count_cycle[60]
.sym 104590 soc.cpu.instr_rdcycleh
.sym 104591 soc.cpu.instr_rdinstrh
.sym 104592 soc.cpu.count_instr[60]
.sym 104594 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104595 soc.cpu.instr_rdinstr
.sym 104596 soc.cpu.count_instr[26]
.sym 104597 soc.cpu.count_cycle[58]
.sym 104598 soc.cpu.instr_rdcycleh
.sym 104599 soc.cpu.instr_rdinstrh
.sym 104600 soc.cpu.count_instr[58]
.sym 104601 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 104602 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104603 soc.cpu.count_cycle[31]
.sym 104604 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104605 soc.cpu.instr_maskirq
.sym 104606 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104607 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104608 soc.cpu.count_cycle[26]
.sym 104613 soc.cpu.count_instr[32]
.sym 104614 soc.cpu.instr_rdinstrh
.sym 104615 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 104616 soc.cpu.count_cycle[0]
.sym 104617 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 104618 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 104619 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 104620 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 104641 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104642 soc.cpu.cpuregs_rs1[4]
.sym 104643 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 104644 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104649 soc.cpu.timer[0]
.sym 104650 soc.cpu.instr_timer
.sym 104651 soc.cpu.irq_mask[0]
.sym 104652 soc.cpu.instr_maskirq
.sym 104657 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104658 soc.cpu.cpuregs_rs1[0]
.sym 104659 soc.cpu.timer[0]
.sym 104660 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104665 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104666 soc.cpu.cpuregs_rs1[20]
.sym 104667 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 104668 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104673 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104674 soc.cpu.cpuregs_rs1[2]
.sym 104675 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 104676 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104677 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104678 soc.cpu.cpuregs_rs1[3]
.sym 104679 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 104680 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104681 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104682 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104683 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104684 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104685 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 104686 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 104687 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 104688 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 104689 soc.cpu.timer[3]
.sym 104690 soc.cpu.timer[2]
.sym 104691 soc.cpu.timer[1]
.sym 104692 soc.cpu.timer[0]
.sym 104693 soc.cpu.timer[7]
.sym 104694 soc.cpu.timer[6]
.sym 104695 soc.cpu.timer[5]
.sym 104696 soc.cpu.timer[4]
.sym 104697 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104698 soc.cpu.cpuregs_rs1[11]
.sym 104699 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 104700 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104701 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2
.sym 104702 soc.cpu.timer_SB_DFFSR_Q_28_D_SB_LUT4_O_I2
.sym 104703 soc.cpu.timer_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 104704 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 104705 soc.cpu.timer[15]
.sym 104706 soc.cpu.timer[14]
.sym 104707 soc.cpu.timer[13]
.sym 104708 soc.cpu.timer[12]
.sym 104709 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104710 soc.cpu.cpuregs_rs1[13]
.sym 104711 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 104712 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104713 soc.cpu.timer[11]
.sym 104714 soc.cpu.timer[10]
.sym 104715 soc.cpu.timer[9]
.sym 104716 soc.cpu.timer[8]
.sym 104717 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104718 soc.cpu.cpuregs_rs1[9]
.sym 104719 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 104720 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104721 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 104722 soc.cpu.timer_SB_DFFSR_Q_20_D_SB_LUT4_O_I2
.sym 104723 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 104724 soc.cpu.timer_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 104725 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 104726 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 104727 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 104728 soc.cpu.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I2
.sym 104729 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 104730 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 104731 soc.cpu.timer_SB_DFFSR_Q_27_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 104732 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 104733 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104734 soc.cpu.cpuregs_rs1[1]
.sym 104735 soc.cpu.timer_SB_DFFSR_Q_30_D_SB_LUT4_O_I2
.sym 104736 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104737 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104738 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104739 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 104740 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104741 soc.cpu.timer[0]
.sym 104742 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 104743 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 104744 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 104745 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 104746 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 104747 soc.cpu.cpuregs_rs1[1]
.sym 104748 soc.cpu.instr_retirq
.sym 104749 soc.cpu.timer[1]
.sym 104750 soc.cpu.instr_timer
.sym 104751 soc.cpu.irq_mask[1]
.sym 104752 soc.cpu.instr_maskirq
.sym 104753 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 104754 soc.cpu.cpuregs_rs1[8]
.sym 104755 soc.cpu.timer_SB_DFFSR_Q_23_D_SB_LUT4_O_I2
.sym 104756 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104757 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 104758 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 104759 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 104760 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 104761 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 104762 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 104763 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 104764 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 104767 soc.cpu.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 104768 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 104769 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 104775 soc.cpu.irq_pending[1]
.sym 104776 soc.cpu.irq_mask[1]
.sym 104777 soc.cpu.cpu_state[2]
.sym 104778 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104779 soc.cpu.timer[2]
.sym 104780 soc.cpu.instr_timer
.sym 104781 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 104782 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 104783 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 104784 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 104787 resetn
.sym 104788 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 104791 soc.cpu.irq_mask[2]
.sym 104792 soc.cpu.instr_maskirq
.sym 104793 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 104794 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104795 soc.cpu.cpuregs_rs1[2]
.sym 104796 soc.cpu.instr_retirq
.sym 104799 soc.cpu.irq_state[0]
.sym 104800 soc.cpu.irq_state[1]
.sym 104801 soc.cpu.cpuregs_rs1[2]
.sym 104806 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 104807 soc.cpu.decoder_trigger
.sym 104808 soc.cpu.instr_waitirq
.sym 104810 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104811 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 104812 soc.cpu.irq_pending[1]
.sym 104815 soc.cpu.cpu_state[1]
.sym 104816 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 104818 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104819 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104820 soc.cpu.cpu_state[2]
.sym 104823 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 104824 soc.cpu.instr_jal
.sym 104826 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 104827 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 104828 soc.cpu.irq_delay_SB_LUT4_I3_O
.sym 104829 soc.cpu.cpuregs_rs1[1]
.sym 104833 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 104834 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 104835 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 104836 soc.cpu.cpu_state[1]
.sym 104837 soc.cpu.latched_store_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 104838 soc.cpu.cpu_state[3]
.sym 104839 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 104840 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 104842 soc.cpu.cpu_state[2]
.sym 104843 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 104844 soc.cpu.instr_rdcycle
.sym 104846 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 104847 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 104848 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104851 soc.cpu.cpu_state[1]
.sym 104852 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 104853 soc.cpu.cpu_state[4]
.sym 104854 soc.cpu.cpu_state[6]
.sym 104855 soc.cpu.cpu_state[2]
.sym 104856 soc.cpu.latched_store
.sym 104858 soc.cpu.cpu_state[4]
.sym 104859 soc.cpu.cpu_state[6]
.sym 104860 soc.cpu.latched_branch_SB_DFFESR_Q_E
.sym 104862 soc.cpu.cpu_state[2]
.sym 104863 soc.cpu.cpu_state[3]
.sym 104864 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 104866 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 104867 resetn
.sym 104868 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104869 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 104870 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 104871 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 104872 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 104873 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 104874 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104875 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 104876 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 104877 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 104878 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 104879 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 104880 resetn
.sym 104881 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 104882 soc.cpu.cpu_state[1]
.sym 104883 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 104884 soc.cpu.is_sll_srl_sra_SB_LUT4_I3_O_SB_LUT4_I3_I0
.sym 104885 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 104886 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 104887 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 104888 soc.cpu.instr_rdcycle_SB_LUT4_I3_O
.sym 104891 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 104892 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104895 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 104896 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 104897 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 104898 soc.cpu.decoder_trigger
.sym 104899 soc.cpu.instr_waitirq
.sym 104900 soc.cpu.instr_jal
.sym 104901 resetn
.sym 104902 soc.cpu.mem_do_rdata
.sym 104903 soc.cpu.mem_do_wdata
.sym 104904 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 104907 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 104908 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104910 resetn
.sym 104911 soc.cpu.mem_do_wdata
.sym 104912 soc.cpu.mem_do_rdata
.sym 104913 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 104914 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 104915 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I2_I0
.sym 104916 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 104917 soc.cpu.cpu_state_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 104918 soc.cpu.irq_pending_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 104919 soc.cpu.mem_do_wdata
.sym 104920 soc.cpu.mem_do_rdata
.sym 104923 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 104924 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 104926 soc.cpu.decoder_trigger
.sym 104927 soc.cpu.instr_jal
.sym 104928 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 104929 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 104933 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 104934 soc.cpu.do_waitirq_SB_LUT4_I3_I1
.sym 104935 soc.cpu.decoder_trigger
.sym 104936 soc.cpu.do_waitirq
.sym 104939 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 104940 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104942 soc.cpu.instr_waitirq
.sym 104943 soc.cpu.decoder_trigger
.sym 104944 soc.cpu.do_waitirq
.sym 104951 soc.cpu.decoder_trigger
.sym 104952 soc.cpu.decoder_pseudo_trigger
.sym 104953 soc.cpu.cpu_state[3]
.sym 104954 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 104955 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 104956 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 104957 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 104958 soc.cpu.do_waitirq_SB_LUT4_I3_1_O
.sym 104959 soc.cpu.instr_jal
.sym 104960 soc.cpu.decoder_trigger
.sym 104961 soc.cpu.cpu_state_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 104962 soc.cpu.cpu_state[5]
.sym 104963 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 104964 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 104966 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 104967 soc.cpu.cpu_state[2]
.sym 104968 soc.cpu.cpu_state[4]
.sym 104971 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 104972 soc.cpu.mem_do_prefetch
.sym 104979 soc.cpu.cpu_state[6]
.sym 104980 soc.cpu.cpu_state[5]
.sym 104985 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O
.sym 104986 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 104987 soc.cpu.cpu_state[6]
.sym 104988 soc.cpu.cpu_state_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 104991 soc.cpu.cpu_state[2]
.sym 104992 soc.cpu.instr_retirq
.sym 104994 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_I1
.sym 104995 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 104996 soc.cpu.instr_rdcycle
.sym 104999 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 105000 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 105003 soc.cpu.instr_rdcycle_SB_LUT4_I2_O
.sym 105004 soc.cpu.instr_rdcycle_SB_LUT4_I3_1_I1
.sym 105006 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 105007 soc.cpu.instr_rdcycle
.sym 105008 soc.cpu.is_slli_srli_srai
.sym 105011 resetn
.sym 105012 soc.cpu.cpu_state[1]
.sym 105013 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D
.sym 105017 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 105018 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105019 soc.cpu.cpu_state[0]
.sym 105020 soc.cpu.cpu_state[1]
.sym 105023 resetn
.sym 105024 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 105025 resetn
.sym 105026 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105027 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105028 soc.cpu.cpu_state[1]
.sym 105029 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 105035 soc.cpu.cpu_state[4]
.sym 105036 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 105043 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 105044 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 105047 resetn
.sym 105048 soc.cpu.mem_do_rinst_SB_DFFESS_Q_S_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105050 soc.cpu.mem_do_wdata
.sym 105051 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 105052 soc.cpu.mem_do_prefetch
.sym 105057 resetn
.sym 105058 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 105059 soc.cpu.instr_lbu
.sym 105060 soc.cpu.instr_lb
.sym 105061 resetn
.sym 105062 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 105063 soc.cpu.instr_lhu
.sym 105064 soc.cpu.instr_lh
.sym 105066 soc.cpu.instr_add_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 105067 soc.cpu.instr_bltu_SB_LUT4_I2_1_O
.sym 105068 soc.cpu.instr_beq_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 105071 soc.cpu.cpu_state[5]
.sym 105072 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105073 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 105074 soc.cpu.mem_rdata_q[13]
.sym 105075 soc.cpu.mem_rdata_q[12]
.sym 105076 soc.cpu.mem_rdata_q[14]
.sym 105078 soc.cpu.instr_slt_SB_LUT4_I3_O
.sym 105079 soc.cpu.instr_beq_SB_LUT4_I1_O
.sym 105080 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 105081 soc.cpu.instr_lw_SB_LUT4_I0_O
.sym 105082 soc.cpu.instr_beq
.sym 105083 soc.cpu.instr_lb
.sym 105084 soc.cpu.instr_lh
.sym 105085 resetn
.sym 105086 soc.cpu.cpu_state[1]
.sym 105087 soc.cpu.instr_lw
.sym 105088 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 105089 soc.cpu.pcpi_rs1[8]
.sym 105090 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105091 soc.cpu.cpu_state[4]
.sym 105092 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 105093 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 105094 soc.cpu.mem_rdata_q[13]
.sym 105095 soc.cpu.mem_rdata_q[12]
.sym 105096 soc.cpu.mem_rdata_q[14]
.sym 105097 soc.cpu.pcpi_rs1[11]
.sym 105098 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105099 soc.cpu.cpu_state[4]
.sym 105100 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 105101 soc.cpu.pcpi_rs1[16]
.sym 105102 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105103 soc.cpu.cpu_state[4]
.sym 105104 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 105105 soc.cpu.pcpi_rs1[0]
.sym 105106 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105107 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 105108 soc.cpu.cpu_state[4]
.sym 105111 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi
.sym 105112 soc.cpu.is_lui_auipc_jal
.sym 105113 soc.cpu.instr_jalr
.sym 105114 soc.cpu.is_alu_reg_imm
.sym 105115 soc.cpu.mem_rdata_q[12]
.sym 105116 soc.cpu.mem_rdata_q[13]
.sym 105118 soc.cpu.pcpi_rs1[31]
.sym 105119 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105120 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105121 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 105122 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105123 soc.cpu.pcpi_rs1[11]
.sym 105124 soc.cpu.pcpi_rs1[13]
.sym 105127 soc.cpu.is_alu_reg_reg
.sym 105128 soc.cpu.instr_srai_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 105129 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 105130 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105131 soc.cpu.pcpi_rs1[6]
.sym 105132 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 105133 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105134 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105135 soc.cpu.pcpi_rs1[8]
.sym 105136 soc.cpu.pcpi_rs1[16]
.sym 105137 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105138 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 105139 soc.cpu.pcpi_rs1[1]
.sym 105140 soc.cpu.pcpi_rs1[3]
.sym 105141 soc.cpu.cpu_state[2]
.sym 105142 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105143 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105144 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 105145 soc.cpu.cpu_state[2]
.sym 105146 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105147 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105148 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105149 soc.cpu.mem_rdata_q[14]
.sym 105150 soc.cpu.is_alu_reg_imm
.sym 105151 soc.cpu.mem_rdata_q[13]
.sym 105152 soc.cpu.mem_rdata_q[12]
.sym 105154 soc.cpu.is_alu_reg_imm
.sym 105155 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 105156 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 105159 soc.cpu.instr_ori
.sym 105160 soc.cpu.instr_or
.sym 105161 soc.cpu.instr_ori
.sym 105162 soc.cpu.instr_andi
.sym 105163 soc.cpu.instr_slli
.sym 105164 soc.cpu.instr_srli
.sym 105167 soc.cpu.instr_xori
.sym 105168 soc.cpu.instr_xor
.sym 105169 soc.cpu.instr_xor
.sym 105170 soc.cpu.instr_srl
.sym 105171 soc.cpu.instr_sra
.sym 105172 soc.cpu.instr_or
.sym 105173 soc.cpu.instr_slli_SB_LUT4_I2_O
.sym 105174 soc.cpu.instr_addi_SB_LUT4_I2_O
.sym 105175 soc.cpu.instr_or_SB_LUT4_I3_1_O
.sym 105176 soc.cpu.instr_add_SB_LUT4_I1_O
.sym 105178 soc.cpu.is_alu_reg_imm
.sym 105179 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 105180 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 105181 soc.cpu.instr_srli
.sym 105182 soc.cpu.instr_srai
.sym 105183 soc.cpu.instr_srl
.sym 105184 soc.cpu.instr_sra
.sym 105185 soc.cpu.mem_rdata_q[14]
.sym 105186 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 105187 soc.cpu.mem_rdata_q[13]
.sym 105188 soc.cpu.mem_rdata_q[12]
.sym 105189 soc.cpu.instr_and
.sym 105190 soc.cpu.instr_waitirq
.sym 105191 soc.cpu.instr_bgeu
.sym 105192 soc.cpu.instr_blt
.sym 105195 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 105196 soc.cpu.instr_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 105197 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 105198 soc.cpu.instr_and_SB_LUT4_I0_O
.sym 105199 soc.cpu.instr_bltu
.sym 105200 soc.cpu.instr_jalr
.sym 105201 soc.cpu.mem_rdata_q[13]
.sym 105202 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105203 soc.cpu.mem_rdata_q[12]
.sym 105204 soc.cpu.mem_rdata_q[14]
.sym 105205 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 105206 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105207 soc.cpu.pcpi_rs1[6]
.sym 105208 soc.cpu.pcpi_rs1[8]
.sym 105211 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 105212 soc.cpu.instr_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 105213 soc.cpu.mem_rdata_q[13]
.sym 105214 soc.cpu.mem_rdata_q[12]
.sym 105215 soc.cpu.instr_or_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105216 soc.cpu.mem_rdata_q[14]
.sym 105218 soc.cpu.instr_sltiu
.sym 105219 soc.cpu.instr_bltu
.sym 105220 soc.cpu.instr_sltu
.sym 105222 soc.cpu.instr_slti
.sym 105223 soc.cpu.instr_blt
.sym 105224 soc.cpu.instr_slt
.sym 105226 soc.cpu.cpu_state[4]
.sym 105227 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I2
.sym 105228 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 105235 soc.cpu.instr_bne
.sym 105236 soc.cpu.instr_bge
.sym 105238 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105239 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 105240 soc.cpu.reg_sh_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 105241 soc.cpu.instr_slti
.sym 105242 soc.cpu.instr_sltiu
.sym 105243 soc.cpu.instr_sltu
.sym 105244 soc.cpu.instr_slt
.sym 105246 soc.cpu.pcpi_rs1[31]
.sym 105247 soc.cpu.instr_sra
.sym 105248 soc.cpu.instr_srai
.sym 105249 soc.cpu.instr_bgeu_SB_LUT4_I2_O
.sym 105250 soc.cpu.instr_bge_SB_LUT4_I3_I1
.sym 105251 soc.cpu.is_slti_blt_slt
.sym 105252 soc.cpu.instr_bge
.sym 105253 soc.cpu.instr_bne_SB_LUT4_I1_I0
.sym 105254 soc.cpu.instr_bne
.sym 105255 soc.cpu.is_sltiu_bltu_sltu
.sym 105256 soc.cpu.instr_bgeu
.sym 105258 soc.cpu.cpu_state[4]
.sym 105259 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 105260 soc.cpu.reg_sh_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 105263 soc.cpu.cpu_state[4]
.sym 105264 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105266 soc.cpu.instr_bne_SB_LUT4_I2_O
.sym 105267 soc.cpu.is_slti_blt_slt
.sym 105268 soc.cpu.is_sltiu_bltu_sltu
.sym 105269 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 105270 soc.cpu.instr_bne_SB_LUT4_I1_O
.sym 105271 soc.cpu.instr_bgeu
.sym 105272 soc.cpu.is_slti_blt_slt_SB_LUT4_I2_O
.sym 105274 soc.cpu.reg_sh[1]
.sym 105275 $PACKER_VCC_NET
.sym 105276 soc.cpu.reg_sh[0]
.sym 105278 soc.cpu.cpu_state[4]
.sym 105279 soc.cpu.reg_sh_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 105280 soc.cpu.reg_sh[0]
.sym 105288 soc.cpu.reg_sh[1]
.sym 105304 soc.cpu.reg_sh[0]
.sym 105314 soc.cpu.count_instr[0]
.sym 105319 soc.cpu.count_instr[1]
.sym 105323 soc.cpu.count_instr[2]
.sym 105324 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 105327 soc.cpu.count_instr[3]
.sym 105328 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 105331 soc.cpu.count_instr[4]
.sym 105332 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 105335 soc.cpu.count_instr[5]
.sym 105336 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 105339 soc.cpu.count_instr[6]
.sym 105340 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 105343 soc.cpu.count_instr[7]
.sym 105344 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 105347 soc.cpu.count_instr[8]
.sym 105348 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 105351 soc.cpu.count_instr[9]
.sym 105352 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 105355 soc.cpu.count_instr[10]
.sym 105356 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[10]
.sym 105359 soc.cpu.count_instr[11]
.sym 105360 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[11]
.sym 105363 soc.cpu.count_instr[12]
.sym 105364 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[12]
.sym 105367 soc.cpu.count_instr[13]
.sym 105368 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[13]
.sym 105371 soc.cpu.count_instr[14]
.sym 105372 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[14]
.sym 105375 soc.cpu.count_instr[15]
.sym 105376 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[15]
.sym 105379 soc.cpu.count_instr[16]
.sym 105380 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[16]
.sym 105383 soc.cpu.count_instr[17]
.sym 105384 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[17]
.sym 105387 soc.cpu.count_instr[18]
.sym 105388 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[18]
.sym 105391 soc.cpu.count_instr[19]
.sym 105392 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[19]
.sym 105395 soc.cpu.count_instr[20]
.sym 105396 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[20]
.sym 105399 soc.cpu.count_instr[21]
.sym 105400 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[21]
.sym 105403 soc.cpu.count_instr[22]
.sym 105404 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[22]
.sym 105407 soc.cpu.count_instr[23]
.sym 105408 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[23]
.sym 105411 soc.cpu.count_instr[24]
.sym 105412 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[24]
.sym 105415 soc.cpu.count_instr[25]
.sym 105416 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[25]
.sym 105419 soc.cpu.count_instr[26]
.sym 105420 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[26]
.sym 105423 soc.cpu.count_instr[27]
.sym 105424 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[27]
.sym 105427 soc.cpu.count_instr[28]
.sym 105428 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[28]
.sym 105431 soc.cpu.count_instr[29]
.sym 105432 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[29]
.sym 105435 soc.cpu.count_instr[30]
.sym 105436 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[30]
.sym 105439 soc.cpu.count_instr[31]
.sym 105440 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[31]
.sym 105443 soc.cpu.count_instr[32]
.sym 105444 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[32]
.sym 105447 soc.cpu.count_instr[33]
.sym 105448 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[33]
.sym 105451 soc.cpu.count_instr[34]
.sym 105452 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[34]
.sym 105455 soc.cpu.count_instr[35]
.sym 105456 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[35]
.sym 105459 soc.cpu.count_instr[36]
.sym 105460 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[36]
.sym 105463 soc.cpu.count_instr[37]
.sym 105464 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[37]
.sym 105467 soc.cpu.count_instr[38]
.sym 105468 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[38]
.sym 105471 soc.cpu.count_instr[39]
.sym 105472 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[39]
.sym 105475 soc.cpu.count_instr[40]
.sym 105476 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[40]
.sym 105479 soc.cpu.count_instr[41]
.sym 105480 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[41]
.sym 105483 soc.cpu.count_instr[42]
.sym 105484 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[42]
.sym 105487 soc.cpu.count_instr[43]
.sym 105488 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[43]
.sym 105491 soc.cpu.count_instr[44]
.sym 105492 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[44]
.sym 105495 soc.cpu.count_instr[45]
.sym 105496 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[45]
.sym 105499 soc.cpu.count_instr[46]
.sym 105500 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[46]
.sym 105503 soc.cpu.count_instr[47]
.sym 105504 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[47]
.sym 105507 soc.cpu.count_instr[48]
.sym 105508 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[48]
.sym 105511 soc.cpu.count_instr[49]
.sym 105512 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[49]
.sym 105515 soc.cpu.count_instr[50]
.sym 105516 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[50]
.sym 105519 soc.cpu.count_instr[51]
.sym 105520 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[51]
.sym 105523 soc.cpu.count_instr[52]
.sym 105524 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[52]
.sym 105527 soc.cpu.count_instr[53]
.sym 105528 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[53]
.sym 105531 soc.cpu.count_instr[54]
.sym 105532 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[54]
.sym 105535 soc.cpu.count_instr[55]
.sym 105536 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[55]
.sym 105539 soc.cpu.count_instr[56]
.sym 105540 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[56]
.sym 105543 soc.cpu.count_instr[57]
.sym 105544 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[57]
.sym 105547 soc.cpu.count_instr[58]
.sym 105548 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[58]
.sym 105551 soc.cpu.count_instr[59]
.sym 105552 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[59]
.sym 105555 soc.cpu.count_instr[60]
.sym 105556 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[60]
.sym 105559 soc.cpu.count_instr[61]
.sym 105560 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[61]
.sym 105563 soc.cpu.count_instr[62]
.sym 105564 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[62]
.sym 105567 soc.cpu.count_instr[63]
.sym 105568 soc.cpu.count_instr_SB_DFFESR_Q_D_SB_LUT4_O_I3[63]
.sym 105573 soc.cpu.timer[31]
.sym 105574 soc.cpu.instr_timer
.sym 105575 soc.cpu.irq_mask[31]
.sym 105576 soc.cpu.instr_maskirq
.sym 105597 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 105598 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 105599 soc.cpu.cpuregs_rs1[31]
.sym 105600 soc.cpu.instr_retirq
.sym 105615 soc.cpu.timer[18]
.sym 105616 soc.cpu.instr_timer
.sym 105621 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105622 soc.cpu.cpuregs_rs1[16]
.sym 105623 soc.cpu.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 105624 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105627 soc.cpu.instr_timer
.sym 105628 soc.cpu.cpu_state[2]
.sym 105633 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105634 soc.cpu.cpuregs_rs1[7]
.sym 105635 soc.cpu.timer_SB_DFFSR_Q_24_D_SB_LUT4_O_I2
.sym 105636 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105637 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105638 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 105639 soc.cpu.cpuregs_rs1[5]
.sym 105640 soc.cpu.instr_retirq
.sym 105643 soc.cpu.timer[11]
.sym 105644 soc.cpu.instr_timer
.sym 105645 soc.cpu.timer[6]
.sym 105646 soc.cpu.instr_timer
.sym 105647 soc.cpu.irq_mask[6]
.sym 105648 soc.cpu.instr_maskirq
.sym 105649 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105650 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 105651 soc.cpu.cpuregs_rs1[6]
.sym 105652 soc.cpu.instr_retirq
.sym 105653 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105654 soc.cpu.cpuregs_rs1[5]
.sym 105655 soc.cpu.timer_SB_DFFSR_Q_26_D_SB_LUT4_O_I2
.sym 105656 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105657 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105658 soc.cpu.cpuregs_rs1[6]
.sym 105659 soc.cpu.timer_SB_DFFSR_Q_25_D_SB_LUT4_O_I2
.sym 105660 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105661 soc.cpu.timer[5]
.sym 105662 soc.cpu.instr_timer
.sym 105663 soc.cpu.irq_mask[5]
.sym 105664 soc.cpu.instr_maskirq
.sym 105665 soc.cpu.cpuregs_rs1[5]
.sym 105669 soc.cpu.cpuregs_rs1[9]
.sym 105673 soc.cpu.timer[9]
.sym 105674 soc.cpu.instr_timer
.sym 105675 soc.cpu.irq_mask[9]
.sym 105676 soc.cpu.instr_maskirq
.sym 105679 soc.cpu.instr_retirq
.sym 105680 soc.cpu.cpuregs_rs1[9]
.sym 105681 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105682 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 105683 soc.cpu.cpuregs_rs1[3]
.sym 105684 soc.cpu.instr_retirq
.sym 105685 soc.cpu.cpuregs_rs1[3]
.sym 105689 soc.cpu.cpu_state[2]
.sym 105690 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105691 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105692 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105693 soc.cpu.timer[3]
.sym 105694 soc.cpu.instr_timer
.sym 105695 soc.cpu.irq_mask[3]
.sym 105696 soc.cpu.instr_maskirq
.sym 105697 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105698 soc.cpu.cpuregs_rs1[21]
.sym 105699 soc.cpu.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 105700 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105701 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105702 soc.cpu.cpuregs_rs1[24]
.sym 105703 soc.cpu.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I2
.sym 105704 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105705 soc.cpu.timer[8]
.sym 105706 soc.cpu.instr_timer
.sym 105707 soc.cpu.irq_mask[8]
.sym 105708 soc.cpu.instr_maskirq
.sym 105709 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105710 soc.cpu.cpuregs_rs1[31]
.sym 105711 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 105712 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105713 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105714 soc.cpu.cpuregs_rs1[22]
.sym 105715 soc.cpu.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 105716 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105717 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105718 soc.cpu.cpuregs_rs1[19]
.sym 105719 soc.cpu.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 105720 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105721 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105722 soc.cpu.cpuregs_rs1[18]
.sym 105723 soc.cpu.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 105724 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105725 soc.cpu.cpu_state[2]
.sym 105726 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105727 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105728 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105729 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105730 soc.cpu.cpuregs_rs1[25]
.sym 105731 soc.cpu.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 105732 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105733 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105734 soc.cpu.cpuregs_rs1[30]
.sym 105735 soc.cpu.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I2
.sym 105736 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105737 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105738 soc.cpu.cpuregs_rs1[26]
.sym 105739 soc.cpu.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I2
.sym 105740 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105741 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105742 soc.cpu.cpuregs_rs1[29]
.sym 105743 soc.cpu.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I2
.sym 105744 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105747 soc.cpu.irq_pending[2]
.sym 105748 soc.cpu.irq_mask[2]
.sym 105749 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105750 soc.cpu.cpuregs_rs1[28]
.sym 105751 soc.cpu.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I2
.sym 105752 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105753 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 105754 soc.cpu.cpuregs_rs1[27]
.sym 105755 soc.cpu.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 105756 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105757 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105758 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 105759 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 105760 soc.cpu.irq_pending[2]
.sym 105761 soc.cpu.cpu_state[4]
.sym 105762 soc.cpu.pcpi_rs1[1]
.sym 105763 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 105764 soc.cpu.cpu_state[3]
.sym 105765 soc.cpu.is_lui_auipc_jal
.sym 105766 soc.cpu.cpuregs_rs1[18]
.sym 105767 soc.cpu.reg_pc[18]
.sym 105768 soc.cpu.instr_lui
.sym 105771 soc.cpu.instr_jal
.sym 105772 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 105774 resetn
.sym 105775 soc.cpu.cpu_state[1]
.sym 105776 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 105779 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 105780 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 105781 soc.cpu.cpuregs_rs1[8]
.sym 105787 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2
.sym 105788 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3
.sym 105789 soc.cpu.is_lui_auipc_jal
.sym 105790 soc.cpu.cpuregs_rs1[21]
.sym 105791 soc.cpu.reg_pc[21]
.sym 105792 soc.cpu.instr_lui
.sym 105793 soc.cpu.is_lui_auipc_jal
.sym 105794 soc.cpu.cpuregs_rs1[9]
.sym 105795 soc.cpu.reg_pc[9]
.sym 105796 soc.cpu.instr_lui
.sym 105798 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 105799 soc.cpu.cpu_state[1]
.sym 105800 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 105801 soc.cpu.is_lui_auipc_jal
.sym 105802 soc.cpu.cpuregs_rs1[30]
.sym 105803 soc.cpu.reg_pc[30]
.sym 105804 soc.cpu.instr_lui
.sym 105805 soc.cpu.is_lui_auipc_jal
.sym 105806 soc.cpu.cpuregs_rs1[29]
.sym 105807 soc.cpu.reg_pc[29]
.sym 105808 soc.cpu.instr_lui
.sym 105809 soc.cpu.is_lui_auipc_jal
.sym 105810 soc.cpu.cpuregs_rs1[16]
.sym 105811 soc.cpu.reg_pc[16]
.sym 105812 soc.cpu.instr_lui
.sym 105815 soc.cpu.irq_state_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 105816 soc.cpu.irq_state[0]
.sym 105817 soc.cpu.is_lui_auipc_jal
.sym 105818 soc.cpu.cpuregs_rs1[19]
.sym 105819 soc.cpu.reg_pc[19]
.sym 105820 soc.cpu.instr_lui
.sym 105823 soc.cpu.cpu_state[3]
.sym 105824 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 105825 soc.cpu.is_lui_auipc_jal
.sym 105826 soc.cpu.cpuregs_rs1[1]
.sym 105827 soc.cpu.reg_pc[1]
.sym 105828 soc.cpu.instr_lui
.sym 105829 soc.cpu.is_lui_auipc_jal
.sym 105830 soc.cpu.cpuregs_rs1[11]
.sym 105831 soc.cpu.reg_pc[11]
.sym 105832 soc.cpu.instr_lui
.sym 105833 soc.cpu.is_lui_auipc_jal
.sym 105834 soc.cpu.cpuregs_rs1[31]
.sym 105835 soc.cpu.reg_pc[31]
.sym 105836 soc.cpu.instr_lui
.sym 105837 soc.cpu.is_lui_auipc_jal
.sym 105838 soc.cpu.cpuregs_rs1[7]
.sym 105839 soc.cpu.reg_pc[7]
.sym 105840 soc.cpu.instr_lui
.sym 105841 soc.cpu.is_lui_auipc_jal
.sym 105842 soc.cpu.cpuregs_rs1[2]
.sym 105843 soc.cpu.reg_pc[2]
.sym 105844 soc.cpu.instr_lui
.sym 105845 soc.cpu.is_lui_auipc_jal
.sym 105846 soc.cpu.cpuregs_rs1[12]
.sym 105847 soc.cpu.reg_pc[12]
.sym 105848 soc.cpu.instr_lui
.sym 105849 soc.cpu.is_lui_auipc_jal
.sym 105850 soc.cpu.cpuregs_rs1[13]
.sym 105851 soc.cpu.reg_pc[13]
.sym 105852 soc.cpu.instr_lui
.sym 105853 soc.cpu.is_lui_auipc_jal
.sym 105854 soc.cpu.cpuregs_rs1[15]
.sym 105855 soc.cpu.reg_pc[15]
.sym 105856 soc.cpu.instr_lui
.sym 105857 soc.cpu.latched_branch_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 105858 soc.cpu.cpu_state[2]
.sym 105859 soc.cpu.instr_retirq
.sym 105860 soc.cpu.latched_branch
.sym 105861 soc.cpu.cpu_state[2]
.sym 105862 soc.cpu.cpu_state[3]
.sym 105863 soc.cpu.cpu_state[4]
.sym 105864 soc.cpu.cpu_state[6]
.sym 105874 soc.cpu.mem_do_rinst
.sym 105875 soc.cpu.reg_pc[0]
.sym 105876 resetn
.sym 105877 soc.cpu.is_lui_auipc_jal
.sym 105878 soc.cpu.cpuregs_rs1[0]
.sym 105879 soc.cpu.reg_pc[0]
.sym 105880 soc.cpu.instr_lui
.sym 105885 soc.cpu.is_lui_auipc_jal
.sym 105886 soc.cpu.cpuregs_rs1[8]
.sym 105887 soc.cpu.reg_pc[8]
.sym 105888 soc.cpu.instr_lui
.sym 105894 soc.cpu.cpu_state[3]
.sym 105895 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 105896 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 105897 soc.cpu.cpu_state_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 105898 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 105899 soc.cpu.decoder_trigger_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 105900 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 105909 soc.cpu.cpu_state[3]
.sym 105910 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 105911 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 105912 soc.cpu.instr_jalr
.sym 105921 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 105922 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105923 soc.cpu.pcpi_rs1[14]
.sym 105924 soc.cpu.pcpi_rs1[16]
.sym 105926 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_R
.sym 105927 soc.cpu.cpu_state[1]
.sym 105928 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 105929 soc.cpu.cpu_state[2]
.sym 105930 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105931 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105932 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 105937 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105938 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105939 soc.cpu.pcpi_rs1[11]
.sym 105940 soc.cpu.pcpi_rs1[19]
.sym 105941 soc.cpu.cpu_state[2]
.sym 105942 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105943 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 105944 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 105951 soc.cpu.instr_retirq
.sym 105952 soc.cpu.instr_jalr
.sym 105953 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105954 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105955 soc.cpu.pcpi_rs1[7]
.sym 105956 soc.cpu.pcpi_rs1[15]
.sym 105957 soc.cpu.cpu_state[2]
.sym 105958 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105959 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105960 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 105961 soc.cpu.cpu_state[2]
.sym 105962 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105963 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105964 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 105965 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105966 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105967 soc.cpu.pcpi_rs1[15]
.sym 105968 soc.cpu.pcpi_rs1[23]
.sym 105969 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 105970 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105971 soc.cpu.pcpi_rs1[17]
.sym 105972 soc.cpu.pcpi_rs1[19]
.sym 105973 soc.cpu.cpu_state[2]
.sym 105974 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 105975 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 105976 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 105977 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 105978 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105979 soc.cpu.pcpi_rs1[18]
.sym 105980 soc.cpu.pcpi_rs1[20]
.sym 105981 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 105982 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105983 soc.cpu.pcpi_rs1[14]
.sym 105984 soc.cpu.pcpi_rs1[22]
.sym 105986 soc.cpu.pcpi_rs1[1]
.sym 105987 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105988 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 105989 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I0
.sym 105990 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I1
.sym 105991 soc.cpu.reg_op1_SB_DFFE_Q_16_D_SB_LUT4_O_I2
.sym 105992 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 105993 soc.cpu.pcpi_rs1[15]
.sym 105994 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105995 soc.cpu.cpu_state[4]
.sym 105996 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 105997 soc.cpu.pcpi_rs1[18]
.sym 105998 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 105999 soc.cpu.cpu_state[4]
.sym 106000 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106001 soc.cpu.cpu_state[2]
.sym 106002 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106003 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106004 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 106005 soc.cpu.pcpi_rs1[13]
.sym 106006 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106007 soc.cpu.cpu_state[4]
.sym 106008 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106009 soc.cpu.cpu_state[2]
.sym 106010 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106011 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106012 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 106013 soc.cpu.pcpi_rs1[19]
.sym 106014 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106015 soc.cpu.cpu_state[4]
.sym 106016 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106017 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I0
.sym 106018 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I1
.sym 106019 soc.cpu.reg_op1_SB_DFFE_Q_12_D_SB_LUT4_O_I2
.sym 106020 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106021 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I0
.sym 106022 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I1
.sym 106023 soc.cpu.reg_op1_SB_DFFE_Q_13_D_SB_LUT4_O_I2
.sym 106024 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106027 soc.cpu.cpu_state[6]
.sym 106028 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 106029 soc.cpu.cpu_state[5]
.sym 106030 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 106031 soc.cpu.cpu_state[6]
.sym 106032 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 106033 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0
.sym 106034 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I1
.sym 106035 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I2
.sym 106036 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106037 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0
.sym 106038 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I1
.sym 106039 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106040 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 106041 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0
.sym 106042 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I1
.sym 106043 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I2
.sym 106044 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106045 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0
.sym 106046 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I1
.sym 106047 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I2
.sym 106048 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106049 soc.cpu.pcpi_rs1[7]
.sym 106050 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106051 soc.cpu.cpu_state[4]
.sym 106052 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106053 soc.cpu.pcpi_rs1[30]
.sym 106054 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106055 soc.cpu.cpu_state[4]
.sym 106056 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106057 soc.cpu.pcpi_rs1[12]
.sym 106058 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106059 soc.cpu.cpu_state[4]
.sym 106060 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106061 soc.cpu.pcpi_rs1[4]
.sym 106062 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106063 soc.cpu.cpu_state[4]
.sym 106064 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106066 soc.cpu.pcpi_rs1[2]
.sym 106067 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106068 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106069 soc.cpu.pcpi_rs1[25]
.sym 106070 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106071 soc.cpu.cpu_state[4]
.sym 106072 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106073 soc.cpu.pcpi_rs1[6]
.sym 106074 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106075 soc.cpu.cpu_state[4]
.sym 106076 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106077 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I0
.sym 106078 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I1
.sym 106079 soc.cpu.reg_op1_SB_DFFE_Q_20_D_SB_LUT4_O_I2
.sym 106080 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106081 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0
.sym 106082 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I1
.sym 106083 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I2
.sym 106084 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106086 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106087 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106088 soc.cpu.cpu_state[2]
.sym 106089 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0
.sym 106090 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I1
.sym 106091 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I2
.sym 106092 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106093 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0
.sym 106094 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I1
.sym 106095 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 106096 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106097 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 106098 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 106099 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 106100 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106101 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0
.sym 106102 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I1
.sym 106103 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I2
.sym 106104 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106105 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I0
.sym 106106 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I1
.sym 106107 soc.cpu.reg_op1_SB_DFFE_Q_19_D_SB_LUT4_O_I2
.sym 106108 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106109 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 106110 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 106111 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106112 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 106113 soc.cpu.cpu_state[2]
.sym 106114 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106115 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106116 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 106117 soc.cpu.cpu_state[2]
.sym 106118 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106119 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106120 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 106121 soc.cpu.cpu_state[2]
.sym 106122 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106123 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106124 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 106125 soc.cpu.reg_op1_SB_DFFE_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106126 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106127 soc.cpu.pcpi_rs1[9]
.sym 106128 soc.cpu.pcpi_rs1[17]
.sym 106129 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 106130 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106131 soc.cpu.cpu_state[2]
.sym 106132 soc.cpu.reg_op1_SB_DFFE_Q_31_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106133 soc.cpu.cpu_state[2]
.sym 106134 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106135 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106136 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 106137 soc.cpu.cpu_state[2]
.sym 106138 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106139 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106140 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 106141 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106142 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106143 soc.cpu.pcpi_rs1[1]
.sym 106144 soc.cpu.pcpi_rs1[4]
.sym 106145 soc.cpu.reg_op1_SB_DFFE_Q_24_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106146 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106147 soc.cpu.pcpi_rs1[3]
.sym 106148 soc.cpu.pcpi_rs1[11]
.sym 106149 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106150 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106151 soc.cpu.pcpi_rs1[12]
.sym 106152 soc.cpu.pcpi_rs1[14]
.sym 106153 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106154 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106155 soc.cpu.pcpi_rs1[7]
.sym 106156 soc.cpu.pcpi_rs1[9]
.sym 106157 soc.cpu.reg_op1_SB_DFFE_Q_15_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106158 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106159 soc.cpu.pcpi_rs1[12]
.sym 106160 soc.cpu.pcpi_rs1[20]
.sym 106161 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106162 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106163 soc.cpu.pcpi_rs1[15]
.sym 106164 soc.cpu.pcpi_rs1[17]
.sym 106165 soc.cpu.reg_op1_SB_DFFE_Q_10_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106166 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106167 soc.cpu.pcpi_rs1[17]
.sym 106168 soc.cpu.pcpi_rs1[25]
.sym 106169 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106170 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106171 soc.cpu.pcpi_rs1[20]
.sym 106172 soc.cpu.pcpi_rs1[22]
.sym 106173 soc.cpu.reg_op1_SB_DFFE_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106174 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106175 soc.cpu.pcpi_rs1[4]
.sym 106176 soc.cpu.pcpi_rs1[12]
.sym 106181 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106182 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106183 soc.cpu.pcpi_rs1[30]
.sym 106184 soc.cpu.pcpi_rs1[27]
.sym 106185 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106186 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106187 soc.cpu.pcpi_rs1[25]
.sym 106188 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 106189 soc.cpu.mem_rdata_q[13]
.sym 106190 soc.cpu.mem_rdata_q[12]
.sym 106191 soc.cpu.mem_rdata_q[14]
.sym 106192 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 106193 soc.cpu.mem_rdata_q[13]
.sym 106194 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 106195 soc.cpu.mem_rdata_q[14]
.sym 106196 soc.cpu.mem_rdata_q[12]
.sym 106198 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 106199 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106200 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 106201 soc.cpu.mem_rdata_q[13]
.sym 106202 soc.cpu.is_alu_reg_imm
.sym 106203 soc.cpu.mem_rdata_q[12]
.sym 106204 soc.cpu.mem_rdata_q[14]
.sym 106205 soc.cpu.mem_rdata_q[13]
.sym 106206 soc.cpu.mem_rdata_q[12]
.sym 106207 soc.cpu.is_alu_reg_imm
.sym 106208 soc.cpu.mem_rdata_q[14]
.sym 106209 soc.cpu.mem_la_wdata[0]
.sym 106210 soc.cpu.pcpi_rs1[0]
.sym 106211 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106212 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106213 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 106214 soc.cpu.mem_la_wdata[0]
.sym 106215 soc.cpu.pcpi_rs1[0]
.sym 106216 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106218 soc.cpu.mem_la_wdata[0]
.sym 106219 soc.cpu.pcpi_rs1[0]
.sym 106221 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 106222 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 106223 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 106224 soc.cpu.is_compare
.sym 106225 soc.cpu.alu_out_SB_LUT4_O_31_I0
.sym 106226 soc.cpu.alu_out_SB_LUT4_O_31_I1
.sym 106227 soc.cpu.instr_bge_SB_LUT4_I3_O
.sym 106228 soc.cpu.is_compare
.sym 106229 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106230 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106231 soc.cpu.pcpi_rs1[28]
.sym 106232 soc.cpu.pcpi_rs1[30]
.sym 106233 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 106234 soc.cpu.instr_sub
.sym 106235 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106236 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106273 soc.ram_ready
.sym 106274 iomem_addr[16]
.sym 106275 soc.memory.rdata_1[12]
.sym 106276 soc.memory.rdata_0[12]
.sym 106277 soc.ram_ready
.sym 106278 iomem_addr[16]
.sym 106279 soc.memory.rdata_1[14]
.sym 106280 soc.memory.rdata_0[14]
.sym 106281 soc.ram_ready
.sym 106282 iomem_addr[16]
.sym 106283 soc.memory.rdata_1[4]
.sym 106284 soc.memory.rdata_0[4]
.sym 106285 soc.ram_ready
.sym 106286 iomem_addr[16]
.sym 106287 soc.memory.rdata_1[1]
.sym 106288 soc.memory.rdata_0[1]
.sym 106289 soc.ram_ready
.sym 106290 iomem_addr[16]
.sym 106291 soc.memory.rdata_1[5]
.sym 106292 soc.memory.rdata_0[5]
.sym 106293 soc.ram_ready
.sym 106294 iomem_addr[16]
.sym 106295 soc.memory.rdata_1[10]
.sym 106296 soc.memory.rdata_0[10]
.sym 106297 soc.ram_ready
.sym 106298 iomem_addr[16]
.sym 106299 soc.memory.rdata_1[15]
.sym 106300 soc.memory.rdata_0[15]
.sym 106305 soc.cpu.count_cycle[45]
.sym 106306 soc.cpu.instr_rdcycleh
.sym 106307 soc.cpu.instr_rdinstr
.sym 106308 soc.cpu.count_instr[13]
.sym 106312 soc.cpu.count_instr[0]
.sym 106314 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106315 soc.cpu.instr_rdinstr
.sym 106316 soc.cpu.count_instr[12]
.sym 106322 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106323 soc.cpu.instr_rdinstrh
.sym 106324 soc.cpu.count_instr[45]
.sym 106325 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 106326 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106327 soc.cpu.count_instr[14]
.sym 106328 soc.cpu.instr_rdinstr
.sym 106329 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 106330 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106331 soc.cpu.count_cycle[13]
.sym 106332 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 106333 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 106334 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106335 soc.cpu.count_cycle[12]
.sym 106336 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 106338 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106339 soc.cpu.instr_rdinstr
.sym 106340 soc.cpu.count_instr[16]
.sym 106342 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106343 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 106344 soc.cpu.count_cycle[20]
.sym 106346 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106347 soc.cpu.instr_rdcycleh
.sym 106348 soc.cpu.count_cycle[49]
.sym 106349 soc.cpu.count_instr[49]
.sym 106350 soc.cpu.instr_rdinstrh
.sym 106351 soc.cpu.count_instr[17]
.sym 106352 soc.cpu.instr_rdinstr
.sym 106353 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 106354 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106355 soc.cpu.count_cycle[16]
.sym 106356 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 106358 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106359 soc.cpu.instr_rdinstrh
.sym 106360 soc.cpu.count_instr[47]
.sym 106361 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 106362 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106363 soc.cpu.count_cycle[17]
.sym 106364 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 106365 soc.cpu.count_cycle[47]
.sym 106366 soc.cpu.instr_rdcycleh
.sym 106367 soc.cpu.instr_rdinstr
.sym 106368 soc.cpu.count_instr[15]
.sym 106369 soc.cpu.count_instr[50]
.sym 106370 soc.cpu.instr_rdinstrh
.sym 106371 soc.cpu.count_instr[18]
.sym 106372 soc.cpu.instr_rdinstr
.sym 106373 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 106374 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106375 soc.cpu.count_cycle[18]
.sym 106376 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 106377 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 106378 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106379 soc.cpu.count_instr[11]
.sym 106380 soc.cpu.instr_rdinstr
.sym 106382 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106383 soc.cpu.count_cycle[11]
.sym 106384 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 106386 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106387 soc.cpu.instr_rdcycleh
.sym 106388 soc.cpu.count_cycle[50]
.sym 106390 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106391 soc.cpu.instr_rdinstrh
.sym 106392 soc.cpu.count_instr[56]
.sym 106393 soc.cpu.count_cycle[56]
.sym 106394 soc.cpu.instr_rdcycleh
.sym 106395 soc.cpu.instr_rdinstr
.sym 106396 soc.cpu.count_instr[24]
.sym 106398 soc.cpu.instr_rdinstr
.sym 106399 soc.cpu.instr_rdinstrh
.sym 106400 soc.cpu.instr_rdcycleh
.sym 106401 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106402 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106403 soc.cpu.cpuregs_rs1[19]
.sym 106404 soc.cpu.instr_retirq
.sym 106405 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106406 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106407 soc.cpu.cpuregs_rs1[17]
.sym 106408 soc.cpu.instr_retirq
.sym 106410 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106411 soc.cpu.instr_rdinstr
.sym 106412 soc.cpu.count_instr[30]
.sym 106413 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 106414 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106415 soc.cpu.count_instr[36]
.sym 106416 soc.cpu.instr_rdinstrh
.sym 106417 soc.cpu.count_cycle[36]
.sym 106418 soc.cpu.instr_rdcycleh
.sym 106419 soc.cpu.instr_rdinstr
.sym 106420 soc.cpu.count_instr[4]
.sym 106422 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106423 soc.cpu.instr_rdinstr
.sym 106424 soc.cpu.count_instr[25]
.sym 106425 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 106426 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106427 soc.cpu.count_cycle[25]
.sym 106428 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 106429 soc.cpu.instr_maskirq
.sym 106430 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106431 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 106432 soc.cpu.count_cycle[30]
.sym 106433 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106434 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106435 soc.cpu.cpuregs_rs1[18]
.sym 106436 soc.cpu.instr_retirq
.sym 106439 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 106440 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 106441 soc.cpu.instr_maskirq
.sym 106442 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106443 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 106444 soc.cpu.count_cycle[29]
.sym 106446 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106447 soc.cpu.cpuregs_rs1[23]
.sym 106448 soc.cpu.instr_retirq
.sym 106449 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106450 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106451 soc.cpu.instr_timer
.sym 106452 soc.cpu.timer[25]
.sym 106453 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 106454 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106455 soc.cpu.count_cycle[22]
.sym 106456 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 106457 soc.cpu.cpuregs_rs1[23]
.sym 106461 soc.cpu.timer[23]
.sym 106462 soc.cpu.instr_timer
.sym 106463 soc.cpu.irq_mask[23]
.sym 106464 soc.cpu.instr_maskirq
.sym 106465 soc.cpu.count_cycle[48]
.sym 106466 soc.cpu.instr_rdcycleh
.sym 106467 soc.cpu.instr_rdinstrh
.sym 106468 soc.cpu.count_instr[48]
.sym 106469 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 106470 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106471 soc.cpu.count_cycle[27]
.sym 106472 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 106474 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106475 soc.cpu.instr_rdinstrh
.sym 106476 soc.cpu.count_instr[54]
.sym 106477 soc.cpu.count_cycle[61]
.sym 106478 soc.cpu.instr_rdcycleh
.sym 106479 soc.cpu.instr_rdinstr
.sym 106480 soc.cpu.count_instr[29]
.sym 106481 soc.cpu.count_instr[59]
.sym 106482 soc.cpu.instr_rdinstrh
.sym 106483 soc.cpu.count_instr[27]
.sym 106484 soc.cpu.instr_rdinstr
.sym 106486 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106487 soc.cpu.instr_rdinstrh
.sym 106488 soc.cpu.count_instr[61]
.sym 106489 soc.cpu.count_cycle[54]
.sym 106490 soc.cpu.instr_rdcycleh
.sym 106491 soc.cpu.instr_rdinstr
.sym 106492 soc.cpu.count_instr[22]
.sym 106494 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106495 soc.cpu.instr_rdcycleh
.sym 106496 soc.cpu.count_cycle[59]
.sym 106501 soc.cpu.timer[4]
.sym 106502 soc.cpu.instr_timer
.sym 106503 soc.cpu.irq_mask[4]
.sym 106504 soc.cpu.instr_maskirq
.sym 106505 soc.cpu.count_cycle[62]
.sym 106506 soc.cpu.instr_rdcycleh
.sym 106507 soc.cpu.instr_rdinstrh
.sym 106508 soc.cpu.count_instr[62]
.sym 106509 soc.cpu.instr_retirq
.sym 106510 soc.cpu.cpuregs_rs1[26]
.sym 106511 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106512 soc.cpu.instr_timer
.sym 106513 soc.cpu.count_cycle[57]
.sym 106514 soc.cpu.instr_rdcycleh
.sym 106515 soc.cpu.instr_rdinstrh
.sym 106516 soc.cpu.count_instr[57]
.sym 106518 resetn
.sym 106519 soc.cpu.instr_maskirq
.sym 106520 soc.cpu.cpu_state[2]
.sym 106521 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106522 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106523 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1
.sym 106524 soc.cpu.count_cycle[4]
.sym 106527 soc.cpu.timer[17]
.sym 106528 soc.cpu.instr_timer
.sym 106529 soc.cpu.cpuregs_rs1[29]
.sym 106533 soc.cpu.timer[16]
.sym 106534 soc.cpu.instr_timer
.sym 106535 soc.cpu.irq_mask[16]
.sym 106536 soc.cpu.instr_maskirq
.sym 106539 soc.cpu.irq_mask[7]
.sym 106540 soc.cpu.instr_maskirq
.sym 106541 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106542 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106543 soc.cpu.cpuregs_rs1[7]
.sym 106544 soc.cpu.instr_retirq
.sym 106545 soc.cpu.timer[29]
.sym 106546 soc.cpu.instr_timer
.sym 106547 soc.cpu.irq_mask[29]
.sym 106548 soc.cpu.instr_maskirq
.sym 106549 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 106550 soc.cpu.cpu_state[2]
.sym 106551 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106552 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 106553 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106554 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106555 soc.cpu.cpuregs_rs1[16]
.sym 106556 soc.cpu.instr_retirq
.sym 106557 soc.cpu.instr_retirq
.sym 106558 soc.cpu.cpuregs_rs1[29]
.sym 106559 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106560 soc.cpu.instr_timer
.sym 106561 soc.cpu.cpuregs_rs1[0]
.sym 106567 soc.cpu.timer[19]
.sym 106568 soc.cpu.instr_timer
.sym 106569 soc.cpu.cpuregs_rs1[27]
.sym 106573 soc.cpu.instr_retirq
.sym 106574 soc.cpu.cpuregs_rs1[30]
.sym 106575 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 106576 soc.cpu.instr_timer
.sym 106577 soc.cpu.cpu_state[2]
.sym 106578 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106579 soc.cpu.timer[27]
.sym 106580 soc.cpu.instr_timer
.sym 106583 soc.cpu.irq_mask[27]
.sym 106584 soc.cpu.instr_maskirq
.sym 106585 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106586 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106587 soc.cpu.cpuregs_rs1[27]
.sym 106588 soc.cpu.instr_retirq
.sym 106589 soc.cpu.cpuregs_rs1[30]
.sym 106593 soc.cpu.cpu_state[2]
.sym 106594 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106595 soc.cpu.irq_mask[11]
.sym 106596 soc.cpu.instr_maskirq
.sym 106597 soc.cpu.cpuregs_rs1[11]
.sym 106601 soc.cpu.cpuregs_rs1[12]
.sym 106607 soc.cpu.irq_pending[9]
.sym 106608 soc.cpu.irq_mask[9]
.sym 106609 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106610 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106611 soc.cpu.cpuregs_rs1[11]
.sym 106612 soc.cpu.instr_retirq
.sym 106613 soc.cpu.cpu_state[2]
.sym 106614 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106615 soc.cpu.timer[7]
.sym 106616 soc.cpu.instr_timer
.sym 106617 soc.cpu.timer[12]
.sym 106618 soc.cpu.instr_timer
.sym 106619 soc.cpu.irq_mask[12]
.sym 106620 soc.cpu.instr_maskirq
.sym 106621 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106622 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106623 soc.cpu.cpuregs_rs1[12]
.sym 106624 soc.cpu.instr_retirq
.sym 106625 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 106626 soc.cpu.cpuregs_rs1[10]
.sym 106627 soc.cpu.timer_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 106628 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 106629 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 106630 soc.cpu.cpuregs_rs1[15]
.sym 106631 soc.cpu.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I2
.sym 106632 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 106633 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106634 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106635 soc.cpu.cpuregs_rs1[10]
.sym 106636 soc.cpu.instr_retirq
.sym 106637 soc.cpu.cpu_state[2]
.sym 106638 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106639 soc.cpu.timer[10]
.sym 106640 soc.cpu.instr_timer
.sym 106641 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 106642 soc.cpu.cpuregs_rs1[14]
.sym 106643 soc.cpu.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I2
.sym 106644 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 106645 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 106646 soc.cpu.cpuregs_rs1[23]
.sym 106647 soc.cpu.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I2
.sym 106648 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 106649 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 106650 soc.cpu.cpuregs_rs1[17]
.sym 106651 soc.cpu.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I2
.sym 106652 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 106653 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 106654 soc.cpu.cpuregs_rs1[12]
.sym 106655 soc.cpu.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 106656 soc.cpu.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 106657 soc.cpu.cpuregs_rs1[6]
.sym 106661 soc.cpu.cpuregs_rs1[14]
.sym 106665 soc.cpu.timer[14]
.sym 106666 soc.cpu.instr_timer
.sym 106667 soc.cpu.irq_mask[14]
.sym 106668 soc.cpu.instr_maskirq
.sym 106671 soc.cpu.irq_mask[10]
.sym 106672 soc.cpu.instr_maskirq
.sym 106674 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106675 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 106676 soc.cpu.irq_pending[9]
.sym 106677 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106678 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 106679 soc.cpu.cpuregs_rs1[14]
.sym 106680 soc.cpu.instr_retirq
.sym 106683 soc.cpu.instr_retirq
.sym 106684 soc.cpu.cpuregs_rs1[8]
.sym 106685 soc.cpu.cpuregs_rs1[10]
.sym 106689 soc.cpu.decoded_imm_SB_DFFESR_Q_10_D_SB_LUT4_O_I0
.sym 106690 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 106691 soc.cpu.instr_jal
.sym 106692 soc.cpu.decoded_imm_j[21]
.sym 106694 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106695 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 106696 soc.cpu.irq_pending[6]
.sym 106697 soc.cpu.irq_pending[10]
.sym 106698 soc.cpu.irq_pending[9]
.sym 106699 soc.cpu.irq_pending[2]
.sym 106700 soc.cpu.irq_pending[1]
.sym 106701 soc.cpu.pcpi_rs1[2]
.sym 106702 soc.cpu.cpu_state[4]
.sym 106703 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106704 soc.cpu.cpu_state[3]
.sym 106706 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106707 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106708 soc.cpu.cpu_state[2]
.sym 106709 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106710 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 106711 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 106712 soc.cpu.irq_pending[10]
.sym 106713 soc.cpu.pcpi_rs1[10]
.sym 106714 soc.cpu.cpu_state[4]
.sym 106715 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106716 soc.cpu.cpu_state[3]
.sym 106717 soc.cpu.pcpi_rs1[6]
.sym 106718 soc.cpu.cpu_state[4]
.sym 106719 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106720 soc.cpu.cpu_state[3]
.sym 106721 soc.cpu.cpuregs_wrdata[30]
.sym 106725 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 106726 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 106727 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 106728 soc.cpu.cpuregs.regs.1.0.1_RDATA_9
.sym 106729 soc.cpu.cpuregs_wrdata[29]
.sym 106733 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 106734 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 106735 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 106736 soc.cpu.cpuregs.regs.1.0.1_RDATA_11
.sym 106737 soc.cpu.is_lui_auipc_jal
.sym 106738 soc.cpu.cpuregs_rs1[17]
.sym 106739 soc.cpu.reg_pc[17]
.sym 106740 soc.cpu.instr_lui
.sym 106741 soc.cpu.is_lui_auipc_jal
.sym 106742 soc.cpu.cpuregs_rs1[24]
.sym 106743 soc.cpu.reg_pc[24]
.sym 106744 soc.cpu.instr_lui
.sym 106745 soc.cpu.cpuregs_wrdata[24]
.sym 106749 soc.cpu.cpuregs_wrdata[26]
.sym 106753 soc.cpu.pcpi_rs1[29]
.sym 106754 soc.cpu.cpu_state[4]
.sym 106755 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106756 soc.cpu.cpu_state[3]
.sym 106758 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 106759 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 106760 soc.cpu.mem_rdata_q[21]
.sym 106762 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106763 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 106764 soc.cpu.mem_rdata_q[21]
.sym 106765 soc.cpu.is_lui_auipc_jal
.sym 106766 soc.cpu.cpuregs_rs1[25]
.sym 106767 soc.cpu.reg_pc[25]
.sym 106768 soc.cpu.instr_lui
.sym 106769 soc.cpu.mem_rdata_q[21]
.sym 106770 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 106771 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 106772 soc.cpu.mem_rdata_q[20]
.sym 106773 soc.cpu.mem_rdata_q[21]
.sym 106774 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 106775 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 106776 soc.cpu.mem_rdata_q[20]
.sym 106778 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 106779 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 106780 soc.cpu.mem_rdata_q[21]
.sym 106781 soc.cpu.is_lui_auipc_jal
.sym 106782 soc.cpu.cpuregs_rs1[20]
.sym 106783 soc.cpu.reg_pc[20]
.sym 106784 soc.cpu.instr_lui
.sym 106785 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 106786 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 106787 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 106788 soc.cpu.cpuregs.regs.0.0.1_RDATA_9
.sym 106789 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 106790 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 106791 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 106792 soc.cpu.cpuregs.regs.0.0.1_RDATA_12
.sym 106793 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 106794 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 106795 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 106796 soc.cpu.cpuregs.regs.0.0.1_RDATA_2
.sym 106797 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 106798 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 106799 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 106800 soc.cpu.cpuregs.regs.0.0.1_RDATA_1
.sym 106801 soc.cpu.is_lui_auipc_jal
.sym 106802 soc.cpu.cpuregs_rs1[5]
.sym 106803 soc.cpu.reg_pc[5]
.sym 106804 soc.cpu.instr_lui
.sym 106805 soc.cpu.is_lui_auipc_jal
.sym 106806 soc.cpu.cpuregs_rs1[27]
.sym 106807 soc.cpu.reg_pc[27]
.sym 106808 soc.cpu.instr_lui
.sym 106809 soc.cpu.is_lui_auipc_jal
.sym 106810 soc.cpu.cpuregs_rs1[4]
.sym 106811 soc.cpu.reg_pc[4]
.sym 106812 soc.cpu.instr_lui
.sym 106813 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 106814 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 106815 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 106816 soc.cpu.cpuregs.regs.0.0.1_RDATA_11
.sym 106819 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106820 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106823 soc.cpu.instr_rdinstrh_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 106824 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 106825 soc.cpu.is_lui_auipc_jal
.sym 106826 soc.cpu.cpuregs_rs1[6]
.sym 106827 soc.cpu.reg_pc[6]
.sym 106828 soc.cpu.instr_lui
.sym 106829 soc.cpu.decoded_imm_SB_DFFESR_Q_17_D_SB_LUT4_O_I0
.sym 106830 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 106831 soc.cpu.instr_jal
.sym 106832 soc.cpu.decoded_imm_j[14]
.sym 106833 soc.cpu.mem_rdata_q[27]
.sym 106834 soc.cpu.mem_rdata_q[25]
.sym 106835 soc.cpu.mem_rdata_q[24]
.sym 106836 soc.cpu.mem_rdata_q[26]
.sym 106837 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 106838 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 106839 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 106840 soc.cpu.cpuregs.regs.0.0.1_RDATA
.sym 106841 soc.cpu.is_lui_auipc_jal
.sym 106842 soc.cpu.cpuregs_rs1[14]
.sym 106843 soc.cpu.reg_pc[14]
.sym 106844 soc.cpu.instr_lui
.sym 106845 soc.cpu.mem_rdata_q[27]
.sym 106846 soc.cpu.mem_rdata_q[25]
.sym 106847 soc.cpu.mem_rdata_q[24]
.sym 106848 soc.cpu.mem_rdata_q[26]
.sym 106849 soc.cpu.cpuregs_wrdata[9]
.sym 106853 soc.cpu.cpuregs_wrdata[1]
.sym 106862 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 106863 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 106864 soc.cpu.mem_rdata_q[14]
.sym 106866 soc.cpu.mem_rdata_q[31]
.sym 106867 soc.cpu.is_sb_sh_sw
.sym 106868 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 106873 soc.cpu.cpuregs_wrdata[0]
.sym 106877 soc.cpu.cpuregs_wrdata[2]
.sym 106881 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 106885 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106886 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106887 soc.cpu.pcpi_rs1[16]
.sym 106888 soc.cpu.pcpi_rs1[18]
.sym 106893 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106894 soc.cpu.reg_op1_SB_DFFE_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106895 soc.cpu.pcpi_rs1[5]
.sym 106896 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106897 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106898 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106899 soc.cpu.pcpi_rs1[13]
.sym 106900 soc.cpu.pcpi_rs1[21]
.sym 106902 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106903 soc.cpu.pcpi_rs1[0]
.sym 106904 soc.cpu.pcpi_rs1[2]
.sym 106905 soc.cpu.cpu_state[2]
.sym 106906 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106907 soc.cpu.reg_op1_SB_DFFE_Q_14_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106908 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 106913 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106914 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106915 soc.cpu.pcpi_rs1[13]
.sym 106916 soc.cpu.pcpi_rs1[15]
.sym 106917 soc.cpu.cpu_state[2]
.sym 106918 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106919 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106920 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 106921 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106922 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106923 soc.cpu.pcpi_rs1[16]
.sym 106924 soc.cpu.pcpi_rs1[24]
.sym 106925 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106926 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106927 soc.cpu.pcpi_rs1[10]
.sym 106928 soc.cpu.pcpi_rs1[12]
.sym 106929 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 106930 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106931 soc.cpu.pcpi_rs1[10]
.sym 106932 soc.cpu.pcpi_rs1[18]
.sym 106935 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 106936 soc.cpu.instr_jal
.sym 106937 soc.cpu.cpu_state[2]
.sym 106938 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106939 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106940 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 106941 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 106942 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106943 soc.cpu.pcpi_rs1[19]
.sym 106944 soc.cpu.pcpi_rs1[21]
.sym 106945 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I0
.sym 106946 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I1
.sym 106947 soc.cpu.reg_op1_SB_DFFE_Q_17_D_SB_LUT4_O_I2
.sym 106948 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106949 soc.cpu.cpu_state[2]
.sym 106950 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 106951 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 106952 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 106957 soc.cpu.pcpi_rs1[20]
.sym 106958 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106959 soc.cpu.cpu_state[4]
.sym 106960 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106961 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I0
.sym 106962 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I1
.sym 106963 soc.cpu.reg_op1_SB_DFFE_Q_11_D_SB_LUT4_O_I2
.sym 106964 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106965 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0
.sym 106966 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I1
.sym 106967 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I2
.sym 106968 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 106969 soc.cpu.pcpi_rs1[14]
.sym 106970 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106971 soc.cpu.cpu_state[4]
.sym 106972 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106973 soc.cpu.pcpi_rs1[9]
.sym 106974 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106975 soc.cpu.cpu_state[4]
.sym 106976 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106977 soc.cpu.mem_rdata_q[30]
.sym 106978 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 106979 soc.cpu.mem_rdata_q[31]
.sym 106980 soc.cpu.mem_rdata_q[29]
.sym 106981 soc.cpu.cpu_state[6]
.sym 106982 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 106983 soc.cpu.instr_lh
.sym 106984 soc.cpu.latched_is_lh
.sym 106987 soc.cpu.cpu_state[6]
.sym 106988 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 106989 soc.cpu.pcpi_rs1[27]
.sym 106990 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106991 soc.cpu.cpu_state[4]
.sym 106992 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 106993 soc.cpu.mem_rdata_q[27]
.sym 106994 soc.cpu.mem_rdata_q[25]
.sym 106995 soc.cpu.mem_rdata_q[28]
.sym 106996 soc.cpu.mem_rdata_q[26]
.sym 106997 soc.cpu.pcpi_rs1[21]
.sym 106998 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 106999 soc.cpu.cpu_state[4]
.sym 107000 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107001 soc.cpu.pcpi_rs1[17]
.sym 107002 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107003 soc.cpu.cpu_state[4]
.sym 107004 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107005 soc.cpu.cpu_state[6]
.sym 107006 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 107007 soc.cpu.instr_lb
.sym 107008 soc.cpu.latched_is_lb
.sym 107011 soc.cpu.instr_lw_SB_LUT4_I2_I3
.sym 107012 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 107013 soc.cpu.pcpi_rs1[24]
.sym 107014 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107015 soc.cpu.cpu_state[4]
.sym 107016 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107017 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 107018 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 107019 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 107020 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 107021 soc.cpu.pcpi_rs1[29]
.sym 107022 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107023 soc.cpu.cpu_state[4]
.sym 107024 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107025 soc.cpu.pcpi_rs1[22]
.sym 107026 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107027 soc.cpu.cpu_state[4]
.sym 107028 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107029 soc.cpu.pcpi_rs1[3]
.sym 107030 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107031 soc.cpu.cpu_state[4]
.sym 107032 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107033 soc.cpu.pcpi_rs1[28]
.sym 107034 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107035 soc.cpu.cpu_state[4]
.sym 107036 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107037 soc.cpu.pcpi_rs1[23]
.sym 107038 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107039 soc.cpu.cpu_state[4]
.sym 107040 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107041 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I0
.sym 107042 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I1
.sym 107043 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 107044 soc.cpu.reg_op1_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 107045 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0
.sym 107046 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I1
.sym 107047 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I2
.sym 107048 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 107049 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 107050 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 107051 soc.cpu.reg_op1_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 107052 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 107054 soc.cpu.pcpi_rs1[0]
.sym 107055 soc.cpu.decoded_imm[0]
.sym 107057 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0
.sym 107058 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I1
.sym 107059 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 107060 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 107061 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 107062 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 107063 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 107064 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 107065 soc.cpu.instr_sub_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107066 soc.cpu.mem_rdata_q[30]
.sym 107067 soc.cpu.mem_rdata_q[31]
.sym 107068 soc.cpu.mem_rdata_q[29]
.sym 107069 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0
.sym 107070 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I1
.sym 107071 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I2
.sym 107072 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 107073 soc.cpu.cpu_state[2]
.sym 107074 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107075 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107076 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 107077 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 107078 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107079 soc.cpu.cpu_state[2]
.sym 107080 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 107081 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 107082 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107083 soc.cpu.cpu_state[2]
.sym 107084 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 107085 soc.cpu.pcpi_rs1[10]
.sym 107086 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107087 soc.cpu.cpu_state[4]
.sym 107088 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107089 soc.cpu.pcpi_rs1[26]
.sym 107090 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107091 soc.cpu.cpu_state[4]
.sym 107092 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107093 soc.cpu.cpu_state[2]
.sym 107094 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107095 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107096 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 107097 soc.cpu.pcpi_rs1[5]
.sym 107098 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107099 soc.cpu.cpu_state[4]
.sym 107100 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 107101 soc.cpu.cpu_state[2]
.sym 107102 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107103 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107104 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 107105 soc.cpu.reg_op1_SB_DFFE_Q_27_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107106 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107107 soc.cpu.pcpi_rs1[0]
.sym 107108 soc.cpu.pcpi_rs1[8]
.sym 107109 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107110 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107111 soc.cpu.pcpi_rs1[1]
.sym 107112 soc.cpu.pcpi_rs1[9]
.sym 107113 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 107114 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107115 soc.cpu.pcpi_rs1[5]
.sym 107116 soc.cpu.pcpi_rs1[7]
.sym 107117 soc.cpu.cpu_state[2]
.sym 107118 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107119 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107120 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 107121 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 107122 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107123 soc.cpu.pcpi_rs1[3]
.sym 107124 soc.cpu.pcpi_rs1[5]
.sym 107125 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 107126 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107127 soc.cpu.pcpi_rs1[4]
.sym 107128 soc.cpu.pcpi_rs1[6]
.sym 107129 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107130 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107131 soc.cpu.pcpi_rs1[6]
.sym 107132 soc.cpu.pcpi_rs1[14]
.sym 107133 soc.cpu.reg_op1_SB_DFFE_Q_25_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107134 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107135 soc.cpu.pcpi_rs1[2]
.sym 107136 soc.cpu.pcpi_rs1[10]
.sym 107137 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107138 soc.cpu.reg_op1_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 107139 soc.cpu.pcpi_rs1[26]
.sym 107140 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 107141 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 107142 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107143 soc.cpu.pcpi_rs1[29]
.sym 107144 soc.cpu.pcpi_rs1[31]
.sym 107145 soc.cpu.reg_op1_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107146 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107147 soc.cpu.pcpi_rs1[23]
.sym 107148 soc.cpu.pcpi_rs1[31]
.sym 107149 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 107150 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107151 soc.cpu.pcpi_rs1[9]
.sym 107152 soc.cpu.pcpi_rs1[11]
.sym 107153 soc.cpu.reg_op1_SB_DFFE_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107154 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107155 soc.cpu.pcpi_rs1[5]
.sym 107156 soc.cpu.pcpi_rs1[13]
.sym 107157 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 107158 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107159 soc.cpu.pcpi_rs1[26]
.sym 107160 soc.cpu.pcpi_rs1[28]
.sym 107161 soc.cpu.reg_op1_SB_DFFE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107162 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107163 soc.cpu.pcpi_rs1[20]
.sym 107164 soc.cpu.pcpi_rs1[28]
.sym 107165 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 107166 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107167 soc.cpu.pcpi_rs1[8]
.sym 107168 soc.cpu.pcpi_rs1[10]
.sym 107170 soc.cpu.pcpi_rs1[0]
.sym 107171 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 107172 $PACKER_VCC_NET
.sym 107177 soc.cpu.reg_op1_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107178 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107179 soc.cpu.pcpi_rs1[21]
.sym 107180 soc.cpu.pcpi_rs1[29]
.sym 107185 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 107186 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107187 soc.cpu.pcpi_rs1[23]
.sym 107188 soc.cpu.pcpi_rs1[25]
.sym 107189 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 107190 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107191 soc.cpu.pcpi_rs1[24]
.sym 107192 soc.cpu.pcpi_rs1[26]
.sym 107305 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 107306 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107307 soc.cpu.count_instr[20]
.sym 107308 soc.cpu.instr_rdinstr
.sym 107313 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 107314 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107315 soc.cpu.count_cycle[15]
.sym 107316 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 107335 soc.cpu.irq_mask[23]
.sym 107336 soc.cpu.irq_pending[23]
.sym 107337 soc.cpu.cpu_state[2]
.sym 107338 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107339 soc.cpu.irq_mask[17]
.sym 107340 soc.cpu.instr_maskirq
.sym 107343 soc.cpu.irq_mask[27]
.sym 107344 soc.cpu.irq_pending[27]
.sym 107345 soc.cpu.cpu_state[2]
.sym 107346 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107347 soc.cpu.irq_mask[19]
.sym 107348 soc.cpu.instr_maskirq
.sym 107349 soc.cpu.instr_maskirq
.sym 107350 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 107351 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 107352 soc.cpu.count_cycle[24]
.sym 107354 soc.cpu.irq_pending[27]
.sym 107355 soc.cpu.irq_state[1]
.sym 107356 soc.cpu.irq_mask[27]
.sym 107367 soc.cpu.irq_mask[25]
.sym 107368 soc.cpu.instr_maskirq
.sym 107369 soc.cpu.cpuregs_rs1[19]
.sym 107379 soc.cpu.irq_pending[23]
.sym 107380 soc.cpu.irq_mask[23]
.sym 107385 soc.cpu.cpuregs_rs1[17]
.sym 107389 soc.cpu.cpuregs_rs1[25]
.sym 107395 soc.cpu.irq_mask[22]
.sym 107396 soc.cpu.instr_maskirq
.sym 107397 soc.cpu.cpu_state[2]
.sym 107398 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107399 soc.cpu.irq_mask[18]
.sym 107400 soc.cpu.instr_maskirq
.sym 107401 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107402 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107403 soc.cpu.cpuregs_rs1[22]
.sym 107404 soc.cpu.instr_retirq
.sym 107405 soc.cpu.cpu_state[2]
.sym 107406 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107407 soc.cpu.instr_retirq
.sym 107408 soc.cpu.cpuregs_rs1[25]
.sym 107410 soc.cpu.instr_maskirq
.sym 107411 soc.cpu.instr_retirq
.sym 107412 soc.cpu.instr_timer
.sym 107414 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107415 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107416 soc.cpu.instr_rdcycle_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 107417 soc.cpu.cpuregs_rs1[18]
.sym 107421 soc.cpu.cpuregs_rs1[22]
.sym 107425 soc.cpu.cpu_state[2]
.sym 107426 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107427 soc.cpu.timer[21]
.sym 107428 soc.cpu.instr_timer
.sym 107429 soc.cpu.cpuregs_rs1[26]
.sym 107435 soc.cpu.irq_mask[21]
.sym 107436 soc.cpu.instr_maskirq
.sym 107437 soc.cpu.cpuregs_rs1[21]
.sym 107441 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107442 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107443 soc.cpu.cpuregs_rs1[21]
.sym 107444 soc.cpu.instr_retirq
.sym 107449 soc.cpu.instr_retirq
.sym 107450 soc.cpu.cpuregs_rs1[28]
.sym 107451 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107452 soc.cpu.instr_timer
.sym 107453 soc.cpu.cpuregs_rs1[28]
.sym 107457 soc.cpu.timer[20]
.sym 107458 soc.cpu.instr_timer
.sym 107459 soc.cpu.irq_mask[20]
.sym 107460 soc.cpu.instr_maskirq
.sym 107461 soc.cpu.timer[28]
.sym 107462 soc.cpu.instr_timer
.sym 107463 soc.cpu.irq_mask[28]
.sym 107464 soc.cpu.instr_maskirq
.sym 107465 soc.cpu.cpuregs_rs1[4]
.sym 107469 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 107470 soc.cpu.cpu_state[2]
.sym 107471 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107472 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 107473 soc.cpu.timer[26]
.sym 107474 soc.cpu.instr_timer
.sym 107475 soc.cpu.irq_mask[26]
.sym 107476 soc.cpu.instr_maskirq
.sym 107477 soc.cpu.instr_retirq
.sym 107478 soc.cpu.cpuregs_rs1[24]
.sym 107479 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107480 soc.cpu.instr_timer
.sym 107481 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107482 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 107483 soc.cpu.cpuregs_rs1[20]
.sym 107484 soc.cpu.instr_retirq
.sym 107485 soc.cpu.cpuregs_rs1[20]
.sym 107489 soc.cpu.cpuregs_rs1[7]
.sym 107493 soc.cpu.irq_pending[24]
.sym 107494 soc.cpu.irq_mask[24]
.sym 107495 soc.cpu.irq_pending[27]
.sym 107496 soc.cpu.irq_mask[27]
.sym 107497 soc.cpu.cpu_state[2]
.sym 107498 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107499 soc.cpu.instr_retirq
.sym 107500 soc.cpu.cpuregs_rs1[4]
.sym 107501 soc.cpu.timer[24]
.sym 107502 soc.cpu.instr_timer
.sym 107503 soc.cpu.irq_mask[24]
.sym 107504 soc.cpu.instr_maskirq
.sym 107505 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0
.sym 107506 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107507 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 107508 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 107509 soc.cpu.cpuregs_rs1[31]
.sym 107513 soc.cpu.cpuregs_rs1[16]
.sym 107517 soc.cpu.cpuregs_rs1[24]
.sym 107521 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 107522 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 107523 soc.cpu.cpuregs_rs1[13]
.sym 107524 soc.cpu.instr_retirq
.sym 107525 soc.cpu.irq_pending[3]
.sym 107526 soc.cpu.irq_mask[3]
.sym 107527 soc.cpu.irq_pending[12]
.sym 107528 soc.cpu.irq_mask[12]
.sym 107529 soc.cpu.cpuregs_rs1[13]
.sym 107533 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 107534 soc.cpu.irq_delay_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107535 soc.cpu.irq_pending[0]
.sym 107536 soc.cpu.irq_mask[0]
.sym 107537 soc.cpu.cpu_state[2]
.sym 107538 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107539 soc.cpu.timer[22]
.sym 107540 soc.cpu.instr_timer
.sym 107541 soc.cpu.timer[13]
.sym 107542 soc.cpu.instr_timer
.sym 107543 soc.cpu.irq_mask[13]
.sym 107544 soc.cpu.instr_maskirq
.sym 107545 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 107546 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 107547 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 107548 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 107549 soc.cpu.timer[30]
.sym 107550 soc.cpu.instr_timer
.sym 107551 soc.cpu.irq_mask[30]
.sym 107552 soc.cpu.instr_maskirq
.sym 107555 soc.cpu.irq_pending[11]
.sym 107556 soc.cpu.irq_mask[11]
.sym 107559 soc.cpu.irq_mask[3]
.sym 107560 soc.cpu.irq_pending[3]
.sym 107563 soc.cpu.irq_pending[15]
.sym 107564 soc.cpu.irq_mask[15]
.sym 107567 soc.cpu.irq_mask[5]
.sym 107568 soc.cpu.irq_pending[5]
.sym 107571 soc.cpu.irq_mask[9]
.sym 107572 soc.cpu.irq_pending[9]
.sym 107575 soc.cpu.irq_mask[15]
.sym 107576 soc.cpu.irq_pending[15]
.sym 107577 soc.cpu.irq_pending[5]
.sym 107578 soc.cpu.irq_mask[5]
.sym 107579 soc.cpu.irq_pending[6]
.sym 107580 soc.cpu.irq_mask[6]
.sym 107583 soc.cpu.irq_mask[11]
.sym 107584 soc.cpu.irq_pending[11]
.sym 107585 soc.cpu.cpu_state[2]
.sym 107586 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107587 soc.cpu.timer[15]
.sym 107588 soc.cpu.instr_timer
.sym 107590 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 107591 soc.cpu.irq_pending[3]
.sym 107592 soc.cpu.irq_pending[0]
.sym 107593 soc.cpu.cpuregs_rs1[15]
.sym 107597 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107598 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107599 soc.cpu.irq_pending[11]
.sym 107600 soc.cpu.irq_pending[8]
.sym 107603 soc.cpu.irq_mask[15]
.sym 107604 soc.cpu.instr_maskirq
.sym 107605 soc.cpu.irq_pending[15]
.sym 107606 soc.cpu.irq_pending[14]
.sym 107607 soc.cpu.irq_pending[13]
.sym 107608 soc.cpu.irq_pending[12]
.sym 107610 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 107611 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 107612 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107613 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107614 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107615 soc.cpu.cpuregs_rs1[15]
.sym 107616 soc.cpu.instr_retirq
.sym 107622 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 107623 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 107624 soc.cpu.irq_pending[8]
.sym 107625 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107626 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107627 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 107628 soc.cpu.cpuregs.regs.1.0.1_RDATA_1
.sym 107631 resetn
.sym 107632 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 107635 soc.cpu.irq_pending[10]
.sym 107636 soc.cpu.irq_mask[10]
.sym 107637 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 107638 soc.cpu.irq_mask[0]
.sym 107639 soc.cpu.irq_pending_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 107640 soc.cpu.irq_pending[0]
.sym 107641 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107642 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107643 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 107644 soc.cpu.cpuregs.regs.1.0.1_RDATA_8
.sym 107647 soc.cpu.irq_pending[8]
.sym 107648 soc.cpu.irq_mask[8]
.sym 107649 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107650 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107651 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 107652 soc.cpu.cpuregs.regs.1.0.1_RDATA_4
.sym 107653 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107654 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107655 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 107656 soc.cpu.cpuregs.regs.1.0.1_RDATA_12
.sym 107657 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107658 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107659 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 107660 soc.cpu.cpuregs.regs.1.0.1_RDATA_6
.sym 107663 soc.cpu.irq_mask[8]
.sym 107664 soc.cpu.irq_pending[8]
.sym 107665 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107666 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107667 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 107668 soc.cpu.cpuregs.regs.1.0.1_RDATA_14
.sym 107671 soc.cpu.irq_mask[10]
.sym 107672 soc.cpu.irq_pending[10]
.sym 107674 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107675 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 107676 soc.cpu.irq_pending[14]
.sym 107678 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 107679 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 107680 soc.cpu.cpu_state[2]
.sym 107681 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 107682 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107683 soc.cpu.cpuregs_rs1_SB_LUT4_O_14_I2
.sym 107684 soc.cpu.cpuregs.regs.1.0.0_RDATA_5
.sym 107685 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107686 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107687 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 107688 soc.cpu.cpuregs.regs.1.0.1_RDATA_3
.sym 107690 soc.cpu.mem_rdata_q[27]
.sym 107691 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 107692 soc.cpu.mem_rdata_q[26]
.sym 107693 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 107694 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107695 soc.cpu.cpuregs_rs1_SB_LUT4_O_9_I2
.sym 107696 soc.cpu.cpuregs.regs.1.0.0_RDATA_7
.sym 107698 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 107699 soc.cpu.mem_rdata_q[26]
.sym 107700 soc.cpu.mem_rdata_q[27]
.sym 107701 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 107702 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107703 soc.cpu.cpuregs_rs1_SB_LUT4_O_27_I2
.sym 107704 soc.cpu.cpuregs.regs.1.0.0_RDATA_1
.sym 107705 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107706 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107707 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 107708 soc.cpu.cpuregs.regs.1.0.1_RDATA
.sym 107709 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 107710 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107711 soc.cpu.cpuregs_rs1_SB_LUT4_O_25_I2
.sym 107712 soc.cpu.cpuregs.regs.1.0.0_RDATA_2
.sym 107713 soc.cpu.cpuregs_wrdata[16]
.sym 107717 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 107718 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107719 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 107720 soc.cpu.cpuregs.regs.1.0.0_RDATA_12
.sym 107721 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107722 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107723 soc.cpu.cpuregs_rs1_SB_LUT4_O_31_I2
.sym 107724 soc.cpu.cpuregs.regs.1.0.1_RDATA_15
.sym 107725 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107726 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107727 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 107728 soc.cpu.cpuregs.regs.1.0.1_RDATA_10
.sym 107729 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107730 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107731 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 107732 soc.cpu.cpuregs.regs.1.0.1_RDATA_2
.sym 107733 soc.cpu.is_lui_auipc_jal
.sym 107734 soc.cpu.cpuregs_rs1[23]
.sym 107735 soc.cpu.reg_pc[23]
.sym 107736 soc.cpu.instr_lui
.sym 107737 soc.cpu.is_lui_auipc_jal
.sym 107738 soc.cpu.cpuregs_rs1[22]
.sym 107739 soc.cpu.reg_pc[22]
.sym 107740 soc.cpu.instr_lui
.sym 107741 soc.cpu.cpuregs_wrdata[19]
.sym 107745 soc.cpu.pcpi_rs1[26]
.sym 107746 soc.cpu.cpu_state[4]
.sym 107747 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 107748 soc.cpu.cpu_state[3]
.sym 107749 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107750 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107751 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 107752 soc.cpu.cpuregs.regs.0.0.1_RDATA_13
.sym 107753 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107754 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107755 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 107756 soc.cpu.cpuregs.regs.0.0.1_RDATA_4
.sym 107757 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107758 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107759 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 107760 soc.cpu.cpuregs.regs.1.0.1_RDATA_13
.sym 107761 soc.cpu.is_lui_auipc_jal
.sym 107762 soc.cpu.cpuregs_rs1[28]
.sym 107763 soc.cpu.reg_pc[28]
.sym 107764 soc.cpu.instr_lui
.sym 107765 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107766 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107767 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 107768 soc.cpu.cpuregs.regs.0.0.1_RDATA_7
.sym 107769 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107770 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107771 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 107772 soc.cpu.cpuregs.regs.0.0.1_RDATA_15
.sym 107773 soc.cpu.is_lui_auipc_jal
.sym 107774 soc.cpu.cpuregs_rs1[26]
.sym 107775 soc.cpu.reg_pc[26]
.sym 107776 soc.cpu.instr_lui
.sym 107777 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107778 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107779 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 107780 soc.cpu.cpuregs.regs.0.0.1_RDATA_6
.sym 107781 soc.cpu.cpuregs_wrdata[4]
.sym 107785 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107786 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107787 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 107788 soc.cpu.cpuregs.regs.0.0.1_RDATA_10
.sym 107789 soc.cpu.is_lui_auipc_jal
.sym 107790 soc.cpu.cpuregs_rs1[3]
.sym 107791 soc.cpu.reg_pc[3]
.sym 107792 soc.cpu.instr_lui
.sym 107793 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107794 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107795 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 107796 soc.cpu.cpuregs.regs.0.0.1_RDATA_14
.sym 107797 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107798 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107799 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 107800 soc.cpu.cpuregs.regs.0.0.1_RDATA_3
.sym 107801 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 107802 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 107803 soc.cpu.cpuregs.regs.0.0.1_RDATA_8
.sym 107804 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 107805 soc.cpu.is_lui_auipc_jal
.sym 107806 soc.cpu.cpuregs_rs1[10]
.sym 107807 soc.cpu.reg_pc[10]
.sym 107808 soc.cpu.instr_lui
.sym 107809 soc.cpu.cpuregs_wrdata[3]
.sym 107813 soc.cpu.cpuregs_wrdata[8]
.sym 107817 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 107818 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 107819 soc.cpu.instr_jal
.sym 107820 soc.cpu.decoded_imm_j[30]
.sym 107821 soc.cpu.cpuregs_wrdata[14]
.sym 107825 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 107826 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107827 soc.cpu.cpuregs_rs1_SB_LUT4_O_15_I3
.sym 107828 soc.cpu.cpuregs.regs.0.0.0_RDATA_7
.sym 107829 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 107830 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107831 soc.cpu.cpuregs_rs1_SB_LUT4_O_7_I2
.sym 107832 soc.cpu.cpuregs.regs.0.0.0_RDATA_12
.sym 107833 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 107834 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107835 soc.cpu.cpuregs_rs1_SB_LUT4_O_16_I2
.sym 107836 soc.cpu.cpuregs.regs.0.0.0_RDATA_6
.sym 107837 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 107838 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107839 soc.cpu.cpuregs_rs1_SB_LUT4_O_21_I2
.sym 107840 soc.cpu.cpuregs.regs.0.0.0_RDATA_1
.sym 107841 soc.cpu.mem_rdata_q[26]
.sym 107842 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 107843 soc.cpu.decoded_imm_j[6]
.sym 107844 soc.cpu.instr_jal
.sym 107845 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 107846 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107847 soc.cpu.cpuregs_rs1_SB_LUT4_O_6_I2
.sym 107848 soc.cpu.cpuregs.regs.0.0.0_RDATA_13
.sym 107849 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 107850 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107851 soc.cpu.cpuregs_rs1_SB_LUT4_O_4_I2
.sym 107852 soc.cpu.cpuregs.regs.0.0.0_RDATA_14
.sym 107855 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 107856 soc.cpu.is_lui_auipc_jal_SB_DFF_Q_D
.sym 107858 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 107859 soc.cpu.mem_rdata_q[30]
.sym 107860 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 107865 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 107866 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107867 soc.cpu.cpuregs_rs1_SB_LUT4_O_3_I2
.sym 107868 soc.cpu.cpuregs.regs.0.0.0_RDATA_15
.sym 107869 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 107870 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 107871 soc.cpu.cpuregs_rs1_SB_LUT4_O_8_I2
.sym 107872 soc.cpu.cpuregs.regs.0.0.0_RDATA_11
.sym 107874 soc.cpu.pcpi_rs1[0]
.sym 107875 soc.cpu.decoded_imm[0]
.sym 107878 soc.cpu.pcpi_rs1[1]
.sym 107879 soc.cpu.decoded_imm[1]
.sym 107880 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 107882 soc.cpu.pcpi_rs1[2]
.sym 107883 soc.cpu.decoded_imm[2]
.sym 107884 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 107886 soc.cpu.pcpi_rs1[3]
.sym 107887 soc.cpu.decoded_imm[3]
.sym 107888 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 107890 soc.cpu.pcpi_rs1[4]
.sym 107891 soc.cpu.decoded_imm[4]
.sym 107892 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 107894 soc.cpu.pcpi_rs1[5]
.sym 107895 soc.cpu.decoded_imm[5]
.sym 107896 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 107898 soc.cpu.pcpi_rs1[6]
.sym 107899 soc.cpu.decoded_imm[6]
.sym 107900 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 107902 soc.cpu.pcpi_rs1[7]
.sym 107903 soc.cpu.decoded_imm[7]
.sym 107904 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 107906 soc.cpu.pcpi_rs1[8]
.sym 107907 soc.cpu.decoded_imm[8]
.sym 107908 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 107910 soc.cpu.pcpi_rs1[9]
.sym 107911 soc.cpu.decoded_imm[9]
.sym 107912 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 107914 soc.cpu.pcpi_rs1[10]
.sym 107915 soc.cpu.decoded_imm[10]
.sym 107916 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 107918 soc.cpu.pcpi_rs1[11]
.sym 107919 soc.cpu.decoded_imm[11]
.sym 107920 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 107922 soc.cpu.pcpi_rs1[12]
.sym 107923 soc.cpu.decoded_imm[12]
.sym 107924 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 107926 soc.cpu.pcpi_rs1[13]
.sym 107927 soc.cpu.decoded_imm[13]
.sym 107928 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 107930 soc.cpu.pcpi_rs1[14]
.sym 107931 soc.cpu.decoded_imm[14]
.sym 107932 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 107934 soc.cpu.pcpi_rs1[15]
.sym 107935 soc.cpu.decoded_imm[15]
.sym 107936 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 107938 soc.cpu.pcpi_rs1[16]
.sym 107939 soc.cpu.decoded_imm[16]
.sym 107940 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 107942 soc.cpu.pcpi_rs1[17]
.sym 107943 soc.cpu.decoded_imm[17]
.sym 107944 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 107946 soc.cpu.pcpi_rs1[18]
.sym 107947 soc.cpu.decoded_imm[18]
.sym 107948 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 107950 soc.cpu.pcpi_rs1[19]
.sym 107951 soc.cpu.decoded_imm[19]
.sym 107952 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 107954 soc.cpu.pcpi_rs1[20]
.sym 107955 soc.cpu.decoded_imm[20]
.sym 107956 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 107958 soc.cpu.pcpi_rs1[21]
.sym 107959 soc.cpu.decoded_imm[21]
.sym 107960 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 107962 soc.cpu.pcpi_rs1[22]
.sym 107963 soc.cpu.decoded_imm[22]
.sym 107964 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 107966 soc.cpu.pcpi_rs1[23]
.sym 107967 soc.cpu.decoded_imm[23]
.sym 107968 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 107970 soc.cpu.pcpi_rs1[24]
.sym 107971 soc.cpu.decoded_imm[24]
.sym 107972 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 107974 soc.cpu.pcpi_rs1[25]
.sym 107975 soc.cpu.decoded_imm[25]
.sym 107976 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 107978 soc.cpu.pcpi_rs1[26]
.sym 107979 soc.cpu.decoded_imm[26]
.sym 107980 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 107982 soc.cpu.pcpi_rs1[27]
.sym 107983 soc.cpu.decoded_imm[27]
.sym 107984 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 107986 soc.cpu.pcpi_rs1[28]
.sym 107987 soc.cpu.decoded_imm[28]
.sym 107988 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 107990 soc.cpu.pcpi_rs1[29]
.sym 107991 soc.cpu.decoded_imm[29]
.sym 107992 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 107994 soc.cpu.pcpi_rs1[30]
.sym 107995 soc.cpu.decoded_imm[30]
.sym 107996 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 107998 soc.cpu.pcpi_rs1[31]
.sym 107999 soc.cpu.decoded_imm[31]
.sym 108000 soc.cpu.reg_op1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 108001 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 108002 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 108003 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 108004 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108006 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108007 soc.cpu.cpu_state[2]
.sym 108008 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 108009 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 108010 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 108011 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 108012 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108013 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0
.sym 108014 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I1
.sym 108015 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I2
.sym 108016 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108017 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0
.sym 108018 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I1
.sym 108019 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I2
.sym 108020 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108021 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0
.sym 108022 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I1
.sym 108023 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I2
.sym 108024 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108025 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0
.sym 108026 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I1
.sym 108027 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I2
.sym 108028 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108029 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I0
.sym 108030 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I1
.sym 108031 soc.cpu.reg_op1_SB_DFFE_Q_26_D_SB_LUT4_O_I2
.sym 108032 soc.cpu.mem_do_wdata_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 108033 soc.cpu.cpu_state[2]
.sym 108034 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108035 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108036 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 108038 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108039 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 108040 soc.cpu.decoded_imm[0]
.sym 108041 soc.cpu.cpu_state[2]
.sym 108042 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108043 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108044 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 108045 soc.cpu.cpu_state[2]
.sym 108046 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108047 soc.cpu.reg_op1_SB_DFFE_Q_21_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108048 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 108051 soc.cpu.cpu_state[2]
.sym 108052 resetn
.sym 108054 soc.cpu.cpuregs_raddr2[4]
.sym 108055 soc.cpu.cpuregs_raddr2[3]
.sym 108056 soc.cpu.cpuregs_raddr2[2]
.sym 108058 soc.cpu.decoded_rs2_SB_LUT4_I1_O
.sym 108059 soc.cpu.cpuregs_raddr2[1]
.sym 108060 soc.cpu.cpuregs_raddr2[0]
.sym 108062 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108063 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 108064 soc.cpu.decoded_imm[3]
.sym 108068 soc.cpu.mem_la_wdata[3]
.sym 108069 soc.cpu.cpu_state[2]
.sym 108070 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108071 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108072 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 108074 soc.cpu.is_slli_srli_srai
.sym 108075 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 108076 soc.cpu.cpuregs_raddr2[4]
.sym 108077 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 108078 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 108079 soc.cpu.pcpi_rs1[4]
.sym 108080 soc.cpu.pcpi_rs1[2]
.sym 108082 soc.cpu.is_slli_srli_srai
.sym 108083 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 108084 soc.cpu.cpuregs_raddr2[2]
.sym 108085 soc.cpu.cpu_state[2]
.sym 108086 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108087 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108088 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 108089 soc.cpu.reg_op1_SB_DFFE_Q_28_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108090 soc.cpu.cpu_state_SB_DFF_Q_2_D_SB_LUT4_O_I3
.sym 108091 soc.cpu.pcpi_rs1[7]
.sym 108092 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 108094 soc.cpu.is_slli_srli_srai
.sym 108095 soc.cpu.cpuregs.regs.0.0.0_RDATA_15_SB_LUT4_I3_O
.sym 108096 soc.cpu.cpuregs_raddr2[0]
.sym 108097 soc.cpu.reg_op1_SB_DFFE_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108098 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 108099 soc.cpu.pcpi_rs1[18]
.sym 108100 soc.cpu.pcpi_rs1[26]
.sym 108102 soc.cpu.is_slli_srli_srai
.sym 108103 soc.cpu.cpuregs.regs.0.0.0_RDATA_12_SB_LUT4_I3_O
.sym 108104 soc.cpu.cpuregs_raddr2[3]
.sym 108105 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 108106 soc.cpu.reg_op1_SB_DFFE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108107 soc.cpu.pcpi_rs1[24]
.sym 108108 soc.cpu.instr_sra_SB_LUT4_I2_O
.sym 108109 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 108110 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 108111 soc.cpu.pcpi_rs1[27]
.sym 108112 soc.cpu.pcpi_rs1[29]
.sym 108113 soc.cpu.reg_op1_SB_DFFE_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108114 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 108115 soc.cpu.pcpi_rs1[22]
.sym 108116 soc.cpu.pcpi_rs1[30]
.sym 108120 soc.cpu.pcpi_rs2[10]
.sym 108122 soc.cpu.is_slli_srli_srai
.sym 108123 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 108124 soc.cpu.cpuregs_raddr2[1]
.sym 108125 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 108126 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 108127 soc.cpu.pcpi_rs1[21]
.sym 108128 soc.cpu.pcpi_rs1[23]
.sym 108132 soc.cpu.pcpi_rs2[18]
.sym 108133 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 108134 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 108135 soc.cpu.pcpi_rs1[25]
.sym 108136 soc.cpu.pcpi_rs1[27]
.sym 108137 soc.cpu.instr_srl_SB_LUT4_I2_O
.sym 108138 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 108139 soc.cpu.pcpi_rs1[22]
.sym 108140 soc.cpu.pcpi_rs1[24]
.sym 108144 soc.cpu.mem_la_wdata[0]
.sym 108145 soc.cpu.reg_op1_SB_DFFE_Q_8_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108146 soc.cpu.reg_sh_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 108147 soc.cpu.pcpi_rs1[19]
.sym 108148 soc.cpu.pcpi_rs1[27]
.sym 108192 soc.cpu.pcpi_rs2[24]
.sym 108225 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2_SB_LUT4_O_I0
.sym 108226 soc.cpu.irq_pending[24]
.sym 108227 soc.cpu.irq_state[1]
.sym 108228 soc.cpu.irq_mask[24]
.sym 108239 soc.cpu.irq_mask[26]
.sym 108240 soc.cpu.irq_pending[26]
.sym 108243 soc.cpu.irq_mask[29]
.sym 108244 soc.cpu.irq_pending[29]
.sym 108247 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I2
.sym 108248 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3
.sym 108251 soc.cpu.irq_mask[24]
.sym 108252 soc.cpu.irq_pending[24]
.sym 108257 soc.cpu.irq_pending[27]
.sym 108258 soc.cpu.irq_pending[26]
.sym 108259 soc.cpu.irq_pending[25]
.sym 108260 soc.cpu.irq_pending[24]
.sym 108263 soc.cpu.irq_mask[25]
.sym 108264 soc.cpu.irq_pending[25]
.sym 108267 soc.cpu.irq_mask[19]
.sym 108268 soc.cpu.irq_pending[19]
.sym 108271 soc.cpu.irq_pending[19]
.sym 108272 soc.cpu.irq_mask[19]
.sym 108275 soc.cpu.irq_pending[25]
.sym 108276 soc.cpu.irq_mask[25]
.sym 108279 soc.cpu.irq_pending[17]
.sym 108280 soc.cpu.irq_mask[17]
.sym 108283 soc.cpu.irq_pending[26]
.sym 108284 soc.cpu.irq_mask[26]
.sym 108285 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 108286 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 108287 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 108288 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 108291 soc.cpu.irq_pending[16]
.sym 108292 soc.cpu.irq_mask[16]
.sym 108293 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 108294 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 108295 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 108296 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 108297 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 108298 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 108299 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 108300 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 108301 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108302 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108303 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108304 soc.cpu.irq_pending[19]
.sym 108305 soc.cpu.irq_pending[19]
.sym 108306 soc.cpu.irq_pending[18]
.sym 108307 soc.cpu.irq_pending[17]
.sym 108308 soc.cpu.irq_pending[16]
.sym 108311 soc.cpu.irq_pending[30]
.sym 108312 soc.cpu.irq_mask[30]
.sym 108313 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 108314 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 108315 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 108316 soc.cpu.do_waitirq_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 108319 soc.cpu.irq_mask[30]
.sym 108320 soc.cpu.irq_pending[30]
.sym 108321 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 108322 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 108323 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 108324 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 108325 soc.cpu.irq_pending[31]
.sym 108326 soc.cpu.irq_pending[30]
.sym 108327 soc.cpu.irq_pending[29]
.sym 108328 soc.cpu.irq_pending[28]
.sym 108331 soc.cpu.irq_mask[31]
.sym 108332 soc.cpu.irq_pending[31]
.sym 108335 soc.cpu.irq_mask[16]
.sym 108336 soc.cpu.irq_pending[16]
.sym 108339 soc.cpu.irq_pending[28]
.sym 108340 soc.cpu.irq_mask[28]
.sym 108343 soc.cpu.irq_pending[31]
.sym 108344 soc.cpu.irq_mask[31]
.sym 108347 soc.cpu.irq_mask[18]
.sym 108348 soc.cpu.irq_pending[18]
.sym 108351 soc.cpu.irq_mask[28]
.sym 108352 soc.cpu.irq_pending[28]
.sym 108355 soc.cpu.irq_pending[22]
.sym 108356 soc.cpu.irq_mask[22]
.sym 108359 soc.cpu.irq_mask[20]
.sym 108360 soc.cpu.irq_pending[20]
.sym 108361 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108362 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108363 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108364 soc.cpu.irq_pending[25]
.sym 108365 soc.cpu.irq_pending[23]
.sym 108366 soc.cpu.irq_pending[22]
.sym 108367 soc.cpu.irq_pending[21]
.sym 108368 soc.cpu.irq_pending[20]
.sym 108369 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108370 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108371 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108372 soc.cpu.irq_pending[18]
.sym 108375 soc.cpu.irq_pending[18]
.sym 108376 soc.cpu.irq_mask[18]
.sym 108379 soc.cpu.irq_pending[20]
.sym 108380 soc.cpu.irq_mask[20]
.sym 108383 soc.cpu.irq_mask[22]
.sym 108384 soc.cpu.irq_pending[22]
.sym 108387 soc.cpu.irq_mask[4]
.sym 108388 soc.cpu.irq_pending[4]
.sym 108391 soc.cpu.irq_pending[21]
.sym 108392 soc.cpu.irq_mask[21]
.sym 108395 soc.cpu.irq_mask[13]
.sym 108396 soc.cpu.irq_pending[13]
.sym 108397 soc.cpu.irq_pending[4]
.sym 108398 soc.cpu.irq_mask[4]
.sym 108399 soc.cpu.irq_pending[7]
.sym 108400 soc.cpu.irq_mask[7]
.sym 108401 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 108402 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 108403 soc.cpu.irq_pending[29]
.sym 108404 soc.cpu.irq_mask[29]
.sym 108405 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I2_I0
.sym 108406 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 108407 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 108408 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 108409 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108410 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108411 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108412 soc.cpu.irq_pending[21]
.sym 108415 soc.cpu.irq_mask[21]
.sym 108416 soc.cpu.irq_pending[21]
.sym 108417 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108418 soc.cpu.cpu_state[2]
.sym 108419 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108420 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 108421 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 108422 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 108423 soc.cpu.irq_pending[13]
.sym 108424 soc.cpu.irq_mask[13]
.sym 108425 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 108429 soc.cpu.irq_pending[23]
.sym 108430 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108431 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108432 soc.cpu.cpu_state[3]
.sym 108433 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 108437 soc.cpu.irq_pending[24]
.sym 108438 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108439 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108440 soc.cpu.cpu_state[3]
.sym 108441 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108442 soc.cpu.cpu_state[2]
.sym 108443 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108444 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 108445 soc.cpu.irq_pending[28]
.sym 108446 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108447 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108448 soc.cpu.cpu_state[3]
.sym 108449 soc.cpu.pcpi_rs1[19]
.sym 108450 soc.cpu.cpu_state[4]
.sym 108451 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108452 soc.cpu.cpu_state[3]
.sym 108453 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0
.sym 108454 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I1
.sym 108455 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 108456 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I3
.sym 108459 soc.cpu.irq_mask[12]
.sym 108460 soc.cpu.irq_pending[12]
.sym 108461 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3_SB_LUT4_O_I0
.sym 108462 soc.cpu.irq_pending[12]
.sym 108463 soc.cpu.irq_state[1]
.sym 108464 soc.cpu.irq_mask[12]
.sym 108465 soc.cpu.irq_state[1]
.sym 108466 soc.cpu.cpuregs.wdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1
.sym 108467 soc.cpu.reg_next_pc[14]
.sym 108468 soc.cpu.irq_state[0]
.sym 108469 soc.cpu.pcpi_rs1[21]
.sym 108470 soc.cpu.cpu_state[4]
.sym 108471 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108472 soc.cpu.cpu_state[3]
.sym 108475 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2
.sym 108476 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I3
.sym 108477 soc.cpu.cpuregs.wdata_SB_LUT4_O_19_I2_SB_LUT4_O_I0
.sym 108478 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 108479 soc.cpu.irq_state[0]
.sym 108480 soc.cpu.reg_next_pc[12]
.sym 108481 soc.cpu.irq_state[1]
.sym 108482 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1
.sym 108483 soc.cpu.reg_next_pc[15]
.sym 108484 soc.cpu.irq_state[0]
.sym 108486 soc.cpu.irq_pending[3]
.sym 108487 soc.cpu.irq_state[1]
.sym 108488 soc.cpu.irq_mask[3]
.sym 108489 soc.cpu.irq_pending[30]
.sym 108490 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108491 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108492 soc.cpu.cpu_state[3]
.sym 108493 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 108494 soc.cpu.cpu_state[2]
.sym 108495 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108496 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 108497 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108498 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108499 soc.cpu.cpu_state[4]
.sym 108500 soc.cpu.pcpi_rs1[22]
.sym 108501 soc.cpu.irq_pending[22]
.sym 108502 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108503 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108504 soc.cpu.cpu_state[3]
.sym 108505 soc.cpu.irq_state[1]
.sym 108506 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0_SB_LUT4_O_I1
.sym 108507 soc.cpu.reg_next_pc[2]
.sym 108508 soc.cpu.irq_state[0]
.sym 108509 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I0
.sym 108510 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I1
.sym 108511 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 108512 soc.cpu.cpuregs.wdata_SB_LUT4_O_16_I3
.sym 108515 soc.cpu.irq_mask[6]
.sym 108516 soc.cpu.irq_pending[6]
.sym 108517 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108518 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108519 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108520 soc.cpu.irq_pending[4]
.sym 108521 soc.cpu.irq_pending[27]
.sym 108522 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108523 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108524 soc.cpu.cpu_state[3]
.sym 108526 soc.cpu.irq_pending[5]
.sym 108527 soc.cpu.irq_state[1]
.sym 108528 soc.cpu.irq_mask[5]
.sym 108529 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108530 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108531 soc.cpu.cpu_state[4]
.sym 108532 soc.cpu.pcpi_rs1[7]
.sym 108533 soc.cpu.irq_pending[7]
.sym 108534 soc.cpu.irq_pending[6]
.sym 108535 soc.cpu.irq_pending[5]
.sym 108536 soc.cpu.irq_pending[4]
.sym 108537 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I0
.sym 108538 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I1
.sym 108539 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 108540 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3
.sym 108541 soc.cpu.irq_pending[7]
.sym 108542 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108543 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108544 soc.cpu.cpu_state[3]
.sym 108545 soc.cpu.irq_pending[11]
.sym 108546 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108547 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108548 soc.cpu.cpu_state[3]
.sym 108551 soc.cpu.irq_mask[14]
.sym 108552 soc.cpu.irq_pending[14]
.sym 108553 soc.cpu.pcpi_rs1[18]
.sym 108554 soc.cpu.cpu_state[4]
.sym 108555 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108556 soc.cpu.cpu_state[3]
.sym 108557 soc.cpu.pcpi_rs1[25]
.sym 108558 soc.cpu.cpu_state[4]
.sym 108559 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108560 soc.cpu.cpu_state[3]
.sym 108562 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108563 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108564 soc.cpu.cpu_state[2]
.sym 108565 soc.cpu.pcpi_rs1[4]
.sym 108566 soc.cpu.cpu_state[4]
.sym 108567 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108568 soc.cpu.cpu_state[3]
.sym 108570 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 108571 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108572 soc.cpu.irq_pending[12]
.sym 108575 soc.cpu.irq_pending[14]
.sym 108576 soc.cpu.irq_mask[14]
.sym 108577 soc.cpu.irq_pending[31]
.sym 108578 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108579 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108580 soc.cpu.cpu_state[3]
.sym 108581 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 108582 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 108583 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 108584 soc.cpu.cpuregs.regs.1.0.1_RDATA_7
.sym 108585 soc.cpu.pcpi_rs1[12]
.sym 108586 soc.cpu.cpu_state[4]
.sym 108587 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 108588 soc.cpu.cpu_state[3]
.sym 108590 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 108591 soc.cpu.mem_rdata_q[20]
.sym 108592 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108593 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 108594 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 108595 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 108596 soc.cpu.cpuregs.regs.1.0.1_RDATA_5
.sym 108597 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 108598 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 108599 soc.cpu.cpu_state[4]
.sym 108600 soc.cpu.pcpi_rs1[15]
.sym 108602 soc.cpu.irq_pending[6]
.sym 108603 soc.cpu.irq_state[1]
.sym 108604 soc.cpu.irq_mask[6]
.sym 108605 soc.cpu.irq_pending[15]
.sym 108606 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108607 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 108608 soc.cpu.cpu_state[3]
.sym 108610 soc.cpu.reg_pc[0]
.sym 108611 soc.cpu.decoded_imm[0]
.sym 108614 soc.cpu.reg_pc[1]
.sym 108615 soc.cpu.decoded_imm[1]
.sym 108616 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 108618 soc.cpu.reg_pc[2]
.sym 108619 soc.cpu.decoded_imm[2]
.sym 108620 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 108622 soc.cpu.reg_pc[3]
.sym 108623 soc.cpu.decoded_imm[3]
.sym 108624 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 108626 soc.cpu.reg_pc[4]
.sym 108627 soc.cpu.decoded_imm[4]
.sym 108628 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 108630 soc.cpu.reg_pc[5]
.sym 108631 soc.cpu.decoded_imm[5]
.sym 108632 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 108634 soc.cpu.reg_pc[6]
.sym 108635 soc.cpu.decoded_imm[6]
.sym 108636 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 108638 soc.cpu.reg_pc[7]
.sym 108639 soc.cpu.decoded_imm[7]
.sym 108640 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 108642 soc.cpu.reg_pc[8]
.sym 108643 soc.cpu.decoded_imm[8]
.sym 108644 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 108646 soc.cpu.reg_pc[9]
.sym 108647 soc.cpu.decoded_imm[9]
.sym 108648 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 108650 soc.cpu.reg_pc[10]
.sym 108651 soc.cpu.decoded_imm[10]
.sym 108652 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 108654 soc.cpu.reg_pc[11]
.sym 108655 soc.cpu.decoded_imm[11]
.sym 108656 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 108658 soc.cpu.reg_pc[12]
.sym 108659 soc.cpu.decoded_imm[12]
.sym 108660 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 108662 soc.cpu.reg_pc[13]
.sym 108663 soc.cpu.decoded_imm[13]
.sym 108664 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 108666 soc.cpu.reg_pc[14]
.sym 108667 soc.cpu.decoded_imm[14]
.sym 108668 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 108670 soc.cpu.reg_pc[15]
.sym 108671 soc.cpu.decoded_imm[15]
.sym 108672 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 108674 soc.cpu.reg_pc[16]
.sym 108675 soc.cpu.decoded_imm[16]
.sym 108676 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 108678 soc.cpu.reg_pc[17]
.sym 108679 soc.cpu.decoded_imm[17]
.sym 108680 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 108682 soc.cpu.reg_pc[18]
.sym 108683 soc.cpu.decoded_imm[18]
.sym 108684 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 108686 soc.cpu.reg_pc[19]
.sym 108687 soc.cpu.decoded_imm[19]
.sym 108688 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 108690 soc.cpu.reg_pc[20]
.sym 108691 soc.cpu.decoded_imm[20]
.sym 108692 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 108694 soc.cpu.reg_pc[21]
.sym 108695 soc.cpu.decoded_imm[21]
.sym 108696 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 108698 soc.cpu.reg_pc[22]
.sym 108699 soc.cpu.decoded_imm[22]
.sym 108700 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 108702 soc.cpu.reg_pc[23]
.sym 108703 soc.cpu.decoded_imm[23]
.sym 108704 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 108706 soc.cpu.reg_pc[24]
.sym 108707 soc.cpu.decoded_imm[24]
.sym 108708 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 108710 soc.cpu.reg_pc[25]
.sym 108711 soc.cpu.decoded_imm[25]
.sym 108712 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 108714 soc.cpu.reg_pc[26]
.sym 108715 soc.cpu.decoded_imm[26]
.sym 108716 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 108718 soc.cpu.reg_pc[27]
.sym 108719 soc.cpu.decoded_imm[27]
.sym 108720 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 108722 soc.cpu.reg_pc[28]
.sym 108723 soc.cpu.decoded_imm[28]
.sym 108724 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 108726 soc.cpu.reg_pc[29]
.sym 108727 soc.cpu.decoded_imm[29]
.sym 108728 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 108730 soc.cpu.reg_pc[30]
.sym 108731 soc.cpu.decoded_imm[30]
.sym 108732 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 108734 soc.cpu.reg_pc[31]
.sym 108735 soc.cpu.decoded_imm[31]
.sym 108736 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[31]
.sym 108737 soc.cpu.cpuregs_wrdata[12]
.sym 108744 soc.cpu.cpuregs.wen
.sym 108745 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108746 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108747 soc.cpu.cpuregs_rs1_SB_LUT4_O_26_I2
.sym 108748 soc.cpu.cpuregs.regs.1.0.0_RDATA_15
.sym 108749 soc.cpu.cpuregs_wrdata[6]
.sym 108753 soc.cpu.cpuregs_wrdata[7]
.sym 108757 soc.cpu.cpuregs_wrdata[15]
.sym 108761 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108762 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108763 soc.cpu.cpuregs_rs1_SB_LUT4_O_2_I2
.sym 108764 soc.cpu.cpuregs.regs.1.0.0_RDATA_9
.sym 108765 soc.cpu.cpuregs_wrdata[10]
.sym 108769 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108770 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108771 soc.cpu.cpuregs_rs1_SB_LUT4_O_13_I2
.sym 108772 soc.cpu.cpuregs.regs.0.0.0_RDATA_8
.sym 108773 soc.cpu.decoded_imm_SB_DFFESR_Q_12_D_SB_LUT4_O_I0
.sym 108774 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108775 soc.cpu.instr_jal
.sym 108776 soc.cpu.decoded_imm_j[19]
.sym 108777 soc.cpu.mem_rdata_q[27]
.sym 108778 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 108779 soc.cpu.decoded_imm_j[7]
.sym 108780 soc.cpu.instr_jal
.sym 108781 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108782 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108783 soc.cpu.cpuregs_rs1_SB_LUT4_O_19_I2
.sym 108784 soc.cpu.cpuregs.regs.0.0.0_RDATA_3
.sym 108786 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 108787 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 108788 soc.cpu.mem_rdata_q[18]
.sym 108789 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108790 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108791 soc.cpu.cpuregs_rs1_SB_LUT4_O_23_I2
.sym 108792 soc.cpu.cpuregs.regs.0.0.0_RDATA
.sym 108793 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108794 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108795 soc.cpu.cpuregs_rs1_SB_LUT4_O_18_I2
.sym 108796 soc.cpu.cpuregs.regs.0.0.0_RDATA_4
.sym 108797 soc.cpu.decoded_imm_SB_DFFESR_Q_13_D_SB_LUT4_O_I0
.sym 108798 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 108799 soc.cpu.instr_jal
.sym 108800 soc.cpu.decoded_imm_j[18]
.sym 108805 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108806 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108807 soc.cpu.cpuregs_rs1_SB_LUT4_O_11_I2
.sym 108808 soc.cpu.cpuregs.regs.0.0.0_RDATA_9
.sym 108809 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108810 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108811 soc.cpu.cpuregs_rs1_SB_LUT4_O_20_I2
.sym 108812 soc.cpu.cpuregs.regs.0.0.0_RDATA_2
.sym 108813 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 108814 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 108815 soc.cpu.cpuregs_rs1_SB_LUT4_O_17_I2
.sym 108816 soc.cpu.cpuregs.regs.0.0.0_RDATA_5
.sym 108822 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108823 soc.cpu.cpuregs.regs.0.0.0_RDATA_8_SB_LUT4_I3_O
.sym 108824 soc.cpu.decoded_imm[7]
.sym 108834 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108835 soc.cpu.cpuregs.regs.1.0.0_RDATA_1_SB_LUT4_I3_O
.sym 108836 soc.cpu.decoded_imm[30]
.sym 108838 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108839 soc.cpu.cpuregs.regs.0.0.0_RDATA_9_SB_LUT4_I3_O
.sym 108840 soc.cpu.decoded_imm[6]
.sym 108842 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 108843 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 108844 soc.cpu.is_sb_sh_sw
.sym 108846 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108847 soc.cpu.cpuregs.regs.1.0.0_RDATA_2_SB_LUT4_I3_O
.sym 108848 soc.cpu.decoded_imm[29]
.sym 108850 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108851 soc.cpu.cpuregs.regs.0.0.0_RDATA_6_SB_LUT4_I3_O
.sym 108852 soc.cpu.decoded_imm[9]
.sym 108854 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108855 soc.cpu.cpuregs.regs.0.0.0_RDATA_14_SB_LUT4_I3_O
.sym 108856 soc.cpu.decoded_imm[1]
.sym 108858 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108859 soc.cpu.cpuregs.regs.0.0.0_RDATA_1_SB_LUT4_I3_O
.sym 108860 soc.cpu.decoded_imm[14]
.sym 108866 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108867 soc.cpu.cpuregs.regs.1.0.0_RDATA_9_SB_LUT4_I3_O
.sym 108868 soc.cpu.decoded_imm[22]
.sym 108870 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108871 soc.cpu.cpuregs.regs.0.0.0_RDATA_5_SB_LUT4_I3_O
.sym 108872 soc.cpu.decoded_imm[10]
.sym 108874 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108875 soc.cpu.cpuregs.regs.0.0.0_RDATA_3_SB_LUT4_I3_O
.sym 108876 soc.cpu.decoded_imm[12]
.sym 108878 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108879 soc.cpu.cpuregs.regs.0.0.0_RDATA_SB_LUT4_I3_O
.sym 108880 soc.cpu.decoded_imm[15]
.sym 108882 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108883 soc.cpu.cpuregs.regs.0.0.0_RDATA_4_SB_LUT4_I3_O
.sym 108884 soc.cpu.decoded_imm[11]
.sym 108886 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108887 soc.cpu.cpuregs.regs.0.0.0_RDATA_2_SB_LUT4_I3_O
.sym 108888 soc.cpu.decoded_imm[13]
.sym 108890 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108891 soc.cpu.cpuregs.regs.0.0.0_RDATA_7_SB_LUT4_I3_O
.sym 108892 soc.cpu.decoded_imm[8]
.sym 108894 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108895 soc.cpu.cpuregs.regs.0.0.0_RDATA_11_SB_LUT4_I3_O
.sym 108896 soc.cpu.decoded_imm[4]
.sym 108897 soc.cpu.pcpi_rs2[30]
.sym 108898 soc.cpu.pcpi_rs1[30]
.sym 108899 soc.cpu.pcpi_rs2[8]
.sym 108900 soc.cpu.pcpi_rs1[8]
.sym 108902 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108903 soc.cpu.cpuregs.regs.1.0.0_RDATA_5_SB_LUT4_I3_O
.sym 108904 soc.cpu.decoded_imm[26]
.sym 108906 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108907 soc.cpu.cpuregs.regs.0.0.0_RDATA_13_SB_LUT4_I3_O
.sym 108908 soc.cpu.decoded_imm[2]
.sym 108910 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108911 soc.cpu.cpuregs.regs.1.0.0_RDATA_7_SB_LUT4_I3_O
.sym 108912 soc.cpu.decoded_imm[24]
.sym 108914 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108915 soc.cpu.cpuregs.regs.1.0.0_RDATA_15_SB_LUT4_I3_O
.sym 108916 soc.cpu.decoded_imm[16]
.sym 108918 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108919 soc.cpu.cpuregs.regs.1.0.0_RDATA_4_SB_LUT4_I3_O
.sym 108920 soc.cpu.decoded_imm[27]
.sym 108921 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_I3_I0
.sym 108922 soc.cpu.pcpi_rs2[11]
.sym 108923 soc.cpu.pcpi_rs1[11]
.sym 108924 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 108926 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 108927 soc.cpu.cpuregs.regs.1.0.0_RDATA_12_SB_LUT4_I3_O
.sym 108928 soc.cpu.decoded_imm[19]
.sym 108931 soc.cpu.mem_la_wdata[4]
.sym 108932 soc.cpu.pcpi_rs1[4]
.sym 108937 soc.cpu.alu_out_SB_LUT4_O_27_I0
.sym 108938 soc.cpu.alu_out_SB_LUT4_O_27_I1
.sym 108939 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 108940 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 108941 soc.cpu.mem_la_wdata[4]
.sym 108942 soc.cpu.pcpi_rs1[4]
.sym 108943 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 108944 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 108947 soc.cpu.pcpi_rs2[27]
.sym 108948 soc.cpu.pcpi_rs1[27]
.sym 108949 soc.cpu.alu_out_SB_LUT4_O_14_I2_SB_LUT4_I3_O
.sym 108950 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I2_I1
.sym 108951 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 108952 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 108953 soc.cpu.pcpi_rs2[29]
.sym 108954 soc.cpu.pcpi_rs1[29]
.sym 108955 soc.cpu.pcpi_rs2[23]
.sym 108956 soc.cpu.pcpi_rs1[23]
.sym 108959 soc.cpu.pcpi_rs2[16]
.sym 108960 soc.cpu.pcpi_rs1[16]
.sym 108961 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 108962 soc.cpu.instr_sub
.sym 108963 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I2
.sym 108964 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I3
.sym 108968 soc.cpu.pcpi_rs2[11]
.sym 108972 soc.cpu.pcpi_rs2[14]
.sym 108976 soc.cpu.pcpi_rs2[13]
.sym 108980 soc.cpu.pcpi_rs2[12]
.sym 108984 soc.cpu.pcpi_rs2[15]
.sym 108988 soc.cpu.pcpi_rs2[9]
.sym 108992 soc.cpu.pcpi_rs2[8]
.sym 108996 soc.cpu.mem_la_wdata[7]
.sym 109000 soc.cpu.mem_la_wdata[5]
.sym 109004 soc.cpu.mem_la_wdata[2]
.sym 109008 soc.cpu.mem_la_wdata[6]
.sym 109012 soc.cpu.mem_la_wdata[1]
.sym 109013 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109014 soc.cpu.instr_sub
.sym 109015 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2
.sym 109016 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I3
.sym 109017 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109018 soc.cpu.instr_sub
.sym 109019 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2
.sym 109020 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I3
.sym 109024 soc.cpu.mem_la_wdata[4]
.sym 109026 soc.cpu.pcpi_rs1[0]
.sym 109027 soc.cpu.alu_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109030 soc.cpu.pcpi_rs1[1]
.sym 109031 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109032 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 109034 soc.cpu.pcpi_rs1[2]
.sym 109035 soc.cpu.alu_out_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109036 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 109038 soc.cpu.pcpi_rs1[3]
.sym 109039 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109040 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 109042 soc.cpu.pcpi_rs1[4]
.sym 109043 soc.cpu.alu_out_SB_LUT4_O_27_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109044 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 109046 soc.cpu.pcpi_rs1[5]
.sym 109047 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109048 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 109050 soc.cpu.pcpi_rs1[6]
.sym 109051 soc.cpu.alu_out_SB_LUT4_O_25_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109052 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 109054 soc.cpu.pcpi_rs1[7]
.sym 109055 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109056 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 109058 soc.cpu.pcpi_rs1[8]
.sym 109059 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109060 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 109062 soc.cpu.pcpi_rs1[9]
.sym 109063 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109064 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 109066 soc.cpu.pcpi_rs1[10]
.sym 109067 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109068 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 109070 soc.cpu.pcpi_rs1[11]
.sym 109071 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109072 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 109074 soc.cpu.pcpi_rs1[12]
.sym 109075 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109076 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 109078 soc.cpu.pcpi_rs1[13]
.sym 109079 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109080 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 109082 soc.cpu.pcpi_rs1[14]
.sym 109083 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109084 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 109086 soc.cpu.pcpi_rs1[15]
.sym 109087 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109088 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 109090 soc.cpu.pcpi_rs1[16]
.sym 109091 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109092 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 109094 soc.cpu.pcpi_rs1[17]
.sym 109095 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109096 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 109098 soc.cpu.pcpi_rs1[18]
.sym 109099 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109100 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 109102 soc.cpu.pcpi_rs1[19]
.sym 109103 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109104 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 109106 soc.cpu.pcpi_rs1[20]
.sym 109107 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109108 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 109110 soc.cpu.pcpi_rs1[21]
.sym 109111 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109112 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 109114 soc.cpu.pcpi_rs1[22]
.sym 109115 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109116 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 109118 soc.cpu.pcpi_rs1[23]
.sym 109119 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109120 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 109122 soc.cpu.pcpi_rs1[24]
.sym 109123 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109124 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 109126 soc.cpu.pcpi_rs1[25]
.sym 109127 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109128 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 109130 soc.cpu.pcpi_rs1[26]
.sym 109131 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109132 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 109134 soc.cpu.pcpi_rs1[27]
.sym 109135 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109136 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 109138 soc.cpu.pcpi_rs1[28]
.sym 109139 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109140 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 109142 soc.cpu.pcpi_rs1[29]
.sym 109143 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109144 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 109146 soc.cpu.pcpi_rs1[30]
.sym 109147 soc.cpu.alu_out_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 109148 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 109150 soc.cpu.pcpi_rs1[31]
.sym 109151 soc.cpu.pcpi_rs2[31]
.sym 109152 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[31]
.sym 109191 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2
.sym 109192 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3
.sym 109193 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I3_SB_LUT4_O_I0
.sym 109194 soc.cpu.irq_pending[29]
.sym 109195 soc.cpu.irq_state[1]
.sym 109196 soc.cpu.irq_mask[29]
.sym 109209 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 109217 soc.cpu.cpuregs.wdata_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 109218 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109219 soc.cpu.irq_state[0]
.sym 109220 soc.cpu.reg_next_pc[29]
.sym 109221 soc.cpu.cpuregs.wdata_SB_LUT4_O_7_I3_SB_LUT4_O_I0
.sym 109222 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109223 soc.cpu.irq_state[0]
.sym 109224 soc.cpu.reg_next_pc[24]
.sym 109225 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0
.sym 109226 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I1
.sym 109227 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109228 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I3
.sym 109229 soc.cpu.irq_state[1]
.sym 109230 soc.cpu.cpuregs.wdata_SB_LUT4_O_12_I0_SB_LUT4_O_I1
.sym 109231 soc.cpu.reg_next_pc[19]
.sym 109232 soc.cpu.irq_state[0]
.sym 109235 soc.cpu.irq_mask[17]
.sym 109236 soc.cpu.irq_pending[17]
.sym 109238 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0_SB_LUT4_O_I1
.sym 109239 soc.cpu.irq_state[0]
.sym 109240 soc.cpu.reg_next_pc[27]
.sym 109241 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I0
.sym 109242 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I1
.sym 109243 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109244 soc.cpu.cpuregs.wdata_SB_LUT4_O_4_I3
.sym 109245 soc.cpu.irq_state[1]
.sym 109246 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0_SB_LUT4_O_I1
.sym 109247 soc.cpu.reg_next_pc[25]
.sym 109248 soc.cpu.irq_state[0]
.sym 109249 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0
.sym 109250 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I1
.sym 109251 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109252 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I3
.sym 109253 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 109254 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 109255 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 109256 soc.cpu.irq_pending[17]
.sym 109257 soc.cpu.irq_state[1]
.sym 109258 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0_SB_LUT4_O_I1
.sym 109259 soc.cpu.reg_next_pc[26]
.sym 109260 soc.cpu.irq_state[0]
.sym 109261 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I0
.sym 109262 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I1
.sym 109263 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109264 soc.cpu.cpuregs.wdata_SB_LUT4_O_5_I3
.sym 109265 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 109269 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I0
.sym 109270 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I1
.sym 109271 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109272 soc.cpu.cpuregs.wdata_SB_LUT4_O_6_I3
.sym 109273 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 109277 soc.cpu.irq_state[1]
.sym 109278 soc.cpu.cpuregs.wdata_SB_LUT4_O_1_I0_SB_LUT4_O_I1
.sym 109279 soc.cpu.reg_next_pc[30]
.sym 109280 soc.cpu.irq_state[0]
.sym 109281 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0
.sym 109282 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I1
.sym 109283 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109284 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I3
.sym 109285 soc.cpu.irq_state[1]
.sym 109286 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 109287 soc.cpu.reg_next_pc[31]
.sym 109288 soc.cpu.irq_state[0]
.sym 109289 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0
.sym 109290 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I1
.sym 109291 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109292 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I3
.sym 109293 soc.cpu.irq_state[1]
.sym 109294 soc.cpu.cpuregs.wdata_SB_LUT4_O_8_I0_SB_LUT4_O_I1
.sym 109295 soc.cpu.reg_next_pc[23]
.sym 109296 soc.cpu.irq_state[0]
.sym 109297 soc.cpu.cpuregs.wdata_SB_LUT4_O_I0
.sym 109298 soc.cpu.cpuregs.wdata_SB_LUT4_O_I1
.sym 109299 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109300 soc.cpu.cpuregs.wdata_SB_LUT4_O_I3
.sym 109301 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0
.sym 109302 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I1
.sym 109303 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109304 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I3
.sym 109305 soc.cpu.irq_state[1]
.sym 109306 soc.cpu.cpuregs.wdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1
.sym 109307 soc.cpu.reg_next_pc[20]
.sym 109308 soc.cpu.irq_state[0]
.sym 109309 soc.cpu.irq_state[1]
.sym 109310 soc.cpu.cpuregs.wdata_SB_LUT4_O_13_I0_SB_LUT4_O_I1
.sym 109311 soc.cpu.reg_next_pc[18]
.sym 109312 soc.cpu.irq_state[0]
.sym 109313 soc.cpu.irq_state[1]
.sym 109314 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1
.sym 109315 soc.cpu.reg_next_pc[10]
.sym 109316 soc.cpu.irq_state[0]
.sym 109317 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0
.sym 109318 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I1
.sym 109319 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109320 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I3
.sym 109323 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2
.sym 109324 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3
.sym 109325 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I0
.sym 109326 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I1
.sym 109327 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109328 soc.cpu.cpuregs.wdata_SB_LUT4_O_21_I3
.sym 109329 soc.cpu.irq_state[1]
.sym 109330 soc.cpu.cpuregs.wdata_SB_LUT4_O_9_I0_SB_LUT4_O_I1
.sym 109331 soc.cpu.reg_next_pc[22]
.sym 109332 soc.cpu.irq_state[0]
.sym 109333 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 109334 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109335 soc.cpu.irq_state[0]
.sym 109336 soc.cpu.reg_next_pc[7]
.sym 109337 soc.cpu.cpuregs.wdata_SB_LUT4_O_24_I3_SB_LUT4_O_I0
.sym 109338 soc.cpu.irq_pending[7]
.sym 109339 soc.cpu.irq_state[1]
.sym 109340 soc.cpu.irq_mask[7]
.sym 109343 soc.cpu.irq_mask[7]
.sym 109344 soc.cpu.irq_pending[7]
.sym 109345 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3_SB_LUT4_O_I0
.sym 109346 soc.cpu.irq_pending[4]
.sym 109347 soc.cpu.irq_state[1]
.sym 109348 soc.cpu.irq_mask[4]
.sym 109349 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2_SB_LUT4_O_I0
.sym 109350 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109351 soc.cpu.irq_state[0]
.sym 109352 soc.cpu.reg_next_pc[4]
.sym 109355 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I2
.sym 109356 soc.cpu.cpuregs.wdata_SB_LUT4_O_27_I3
.sym 109357 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0
.sym 109358 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I1
.sym 109359 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109360 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I3
.sym 109361 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2_SB_LUT4_O_I0
.sym 109362 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109363 soc.cpu.irq_state[0]
.sym 109364 soc.cpu.reg_next_pc[13]
.sym 109365 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3_SB_LUT4_O_I0
.sym 109366 soc.cpu.irq_pending[13]
.sym 109367 soc.cpu.irq_state[1]
.sym 109368 soc.cpu.irq_mask[13]
.sym 109371 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I2
.sym 109372 soc.cpu.cpuregs.wdata_SB_LUT4_O_18_I3
.sym 109373 soc.cpu.irq_state[1]
.sym 109374 soc.cpu.cpuregs.wdata_SB_LUT4_O_10_I0_SB_LUT4_O_I1
.sym 109375 soc.cpu.reg_next_pc[21]
.sym 109376 soc.cpu.irq_state[0]
.sym 109378 soc.cpu.reg_pc[1]
.sym 109379 soc.cpu.latched_compr
.sym 109382 soc.cpu.reg_pc[2]
.sym 109383 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2
.sym 109384 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 109386 soc.cpu.reg_pc[3]
.sym 109388 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 109390 soc.cpu.reg_pc[4]
.sym 109392 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 109394 soc.cpu.reg_pc[5]
.sym 109396 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 109398 soc.cpu.reg_pc[6]
.sym 109400 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 109402 soc.cpu.reg_pc[7]
.sym 109404 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 109406 soc.cpu.reg_pc[8]
.sym 109408 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 109410 soc.cpu.reg_pc[9]
.sym 109412 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 109414 soc.cpu.reg_pc[10]
.sym 109416 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 109418 soc.cpu.reg_pc[11]
.sym 109420 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 109422 soc.cpu.reg_pc[12]
.sym 109424 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 109426 soc.cpu.reg_pc[13]
.sym 109428 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 109430 soc.cpu.reg_pc[14]
.sym 109432 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 109434 soc.cpu.reg_pc[15]
.sym 109436 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 109438 soc.cpu.reg_pc[16]
.sym 109440 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 109442 soc.cpu.reg_pc[17]
.sym 109444 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 109446 soc.cpu.reg_pc[18]
.sym 109448 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 109450 soc.cpu.reg_pc[19]
.sym 109452 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 109454 soc.cpu.reg_pc[20]
.sym 109456 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 109458 soc.cpu.reg_pc[21]
.sym 109460 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 109462 soc.cpu.reg_pc[22]
.sym 109464 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 109466 soc.cpu.reg_pc[23]
.sym 109468 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 109470 soc.cpu.reg_pc[24]
.sym 109472 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 109474 soc.cpu.reg_pc[25]
.sym 109476 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 109478 soc.cpu.reg_pc[26]
.sym 109480 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 109482 soc.cpu.reg_pc[27]
.sym 109484 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 109486 soc.cpu.reg_pc[28]
.sym 109488 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 109490 soc.cpu.reg_pc[29]
.sym 109492 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 109494 soc.cpu.reg_pc[30]
.sym 109496 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 109498 soc.cpu.reg_pc[31]
.sym 109500 soc.cpu.cpuregs.wdata_SB_LUT4_O_29_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 109502 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1
.sym 109503 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I2
.sym 109504 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109505 soc.cpu.pcpi_rs1[13]
.sym 109506 soc.cpu.cpu_state[4]
.sym 109507 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109508 soc.cpu.cpu_state[3]
.sym 109509 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 109510 soc.cpu.irq_pending[0]
.sym 109511 soc.cpu.cpu_state[2]
.sym 109512 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 109514 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109515 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 109516 soc.cpu.irq_pending[5]
.sym 109518 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109519 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 109520 soc.cpu.irq_pending[13]
.sym 109522 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109523 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109524 soc.cpu.cpu_state[2]
.sym 109525 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 109529 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0_SB_LUT4_O_I0
.sym 109530 soc.cpu.irq_pending[0]
.sym 109531 soc.cpu.irq_state[1]
.sym 109532 soc.cpu.irq_mask[0]
.sym 109534 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 109535 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109536 soc.cpu.cpu_state[2]
.sym 109537 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0
.sym 109538 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I1
.sym 109539 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109540 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I3
.sym 109541 soc.cpu.pcpi_rs1[5]
.sym 109542 soc.cpu.cpu_state[4]
.sym 109543 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109544 soc.cpu.cpu_state[3]
.sym 109546 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1
.sym 109547 soc.cpu.irq_state[0]
.sym 109548 soc.cpu.reg_next_pc[6]
.sym 109550 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109551 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 109552 soc.cpu.mem_rdata_q[20]
.sym 109553 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I0
.sym 109554 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I1
.sym 109555 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109556 soc.cpu.cpuregs.wdata_SB_LUT4_O_25_I3
.sym 109557 soc.cpu.decoded_imm_SB_DFFESR_Q_11_D_SB_LUT4_O_I0
.sym 109558 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109559 soc.cpu.instr_jal
.sym 109560 soc.cpu.decoded_imm_j[20]
.sym 109561 soc.cpu.irq_state[1]
.sym 109562 soc.cpu.cpuregs.wdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1
.sym 109563 soc.cpu.reg_next_pc[8]
.sym 109564 soc.cpu.irq_state[0]
.sym 109565 soc.cpu.decoded_imm_SB_DFFESR_Q_19_D_SB_LUT4_O_I0
.sym 109566 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 109567 soc.cpu.instr_jal
.sym 109568 soc.cpu.decoded_imm_j[12]
.sym 109569 soc.cpu.cpuregs_wrdata[18]
.sym 109573 soc.cpu.cpuregs_wrdata[25]
.sym 109577 soc.cpu.cpuregs_wrdata[28]
.sym 109581 soc.cpu.cpuregs_waddr[4]
.sym 109582 soc.cpu.cpuregs_waddr[2]
.sym 109583 soc.cpu.cpuregs_waddr[1]
.sym 109584 soc.cpu.cpuregs_waddr[0]
.sym 109586 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 109587 soc.cpu.cpuregs.wen_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 109588 soc.cpu.cpuregs_waddr[3]
.sym 109589 soc.cpu.cpuregs_wrdata[17]
.sym 109594 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 109595 soc.cpu.latched_store
.sym 109596 soc.cpu.latched_branch
.sym 109597 soc.cpu.cpuregs_wrdata[27]
.sym 109601 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I0
.sym 109602 soc.cpu.cpuregs.wdata_SB_LUT4_O_31_I1
.sym 109603 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 109604 soc.cpu.reg_pc[0]
.sym 109605 soc.cpu.cpuregs_wrdata[21]
.sym 109609 soc.cpu.cpuregs_wrdata[20]
.sym 109613 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109614 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109615 soc.cpu.cpuregs_rs1_SB_LUT4_O_I2
.sym 109616 soc.cpu.cpuregs.regs.1.0.0_RDATA_11
.sym 109617 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109618 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109619 soc.cpu.cpuregs_rs1_SB_LUT4_O_1_I2
.sym 109620 soc.cpu.cpuregs.regs.1.0.0_RDATA_10
.sym 109621 soc.cpu.pcpi_rs1[14]
.sym 109622 soc.cpu.cpu_state[4]
.sym 109623 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109624 soc.cpu.cpu_state[3]
.sym 109626 soc.cpu.cpu_state[1]
.sym 109627 resetn
.sym 109628 soc.cpu.cpuregs.wen_SB_LUT4_O_I3
.sym 109629 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109630 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109631 soc.cpu.cpuregs.regs.1.0.0_RDATA_14
.sym 109632 soc.cpu.cpuregs_rs1_SB_LUT4_O_28_I2
.sym 109635 soc.cpu.cpu_state[3]
.sym 109636 soc.cpu.reg_pc_SB_DFFESS_Q_E
.sym 109637 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109638 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109639 soc.cpu.cpuregs_rs1_SB_LUT4_O_30_I2
.sym 109640 soc.cpu.cpuregs.regs.1.0.0_RDATA_13
.sym 109641 soc.cpu.cpuregs.wen
.sym 109645 soc.cpu.pcpi_rs1[20]
.sym 109646 soc.cpu.cpu_state[4]
.sym 109647 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 109648 soc.cpu.cpu_state[3]
.sym 109649 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109650 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109651 soc.cpu.cpuregs_rs1_SB_LUT4_O_12_I2
.sym 109652 soc.cpu.cpuregs.regs.1.0.0_RDATA_6
.sym 109653 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109654 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109655 soc.cpu.cpuregs_rs1_SB_LUT4_O_22_I2
.sym 109656 soc.cpu.cpuregs.regs.1.0.0_RDATA_4
.sym 109657 soc.cpu.pcpi_rs1[17]
.sym 109658 soc.cpu.cpu_state[4]
.sym 109659 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 109660 soc.cpu.cpu_state[3]
.sym 109661 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109662 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109663 soc.cpu.cpuregs_rs1_SB_LUT4_O_24_I2
.sym 109664 soc.cpu.cpuregs.regs.1.0.0_RDATA_3
.sym 109665 soc.cpu.cpuregs_wrdata[31]
.sym 109669 soc.cpu.cpuregs_wrdata[23]
.sym 109673 soc.cpu.cpuregs_wrdata[22]
.sym 109677 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_DFFSR_R_Q
.sym 109678 soc.cpu.decoded_rs1_SB_LUT4_I2_O
.sym 109679 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 109680 soc.cpu.cpuregs.regs.0.0.1_RDATA_5
.sym 109682 soc.cpu.decoded_rs1_SB_LUT4_I1_O
.sym 109683 soc.cpu.cpuregs_raddr1[1]
.sym 109684 soc.cpu.cpuregs_raddr1[0]
.sym 109685 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109686 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109687 soc.cpu.cpuregs_rs1_SB_LUT4_O_29_I2
.sym 109688 soc.cpu.cpuregs.regs.1.0.0_RDATA
.sym 109689 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109690 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109691 soc.cpu.cpuregs_rs1_SB_LUT4_O_5_I2
.sym 109692 soc.cpu.cpuregs.regs.1.0.0_RDATA_8
.sym 109693 soc.cpu.decoded_rs1_SB_DFF_Q_4_D
.sym 109697 soc.cpu.cpuregs_wrdata[13]
.sym 109701 soc.cpu.cpuregs_wrdata[11]
.sym 109705 soc.cpu.decoded_rs1_SB_DFF_Q_3_D
.sym 109721 soc.cpu.cpuregs_wrdata[5]
.sym 109734 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109735 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 109736 soc.cpu.mem_rdata_q[12]
.sym 109737 soc.cpu.cpuregs.wen_SB_DFFSR_D_Q
.sym 109738 soc.cpu.decoded_rs2_SB_LUT4_I2_O
.sym 109739 soc.cpu.cpuregs_rs1_SB_LUT4_O_10_I2
.sym 109740 soc.cpu.cpuregs.regs.0.0.0_RDATA_10
.sym 109750 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109751 soc.cpu.cpuregs.regs.1.0.0_RDATA_8_SB_LUT4_I3_O
.sym 109752 soc.cpu.decoded_imm[23]
.sym 109754 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109755 soc.cpu.cpuregs.regs.1.0.0_RDATA_SB_LUT4_I3_O
.sym 109756 soc.cpu.decoded_imm[31]
.sym 109758 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 109759 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 109760 soc.cpu.mem_rdata_q[19]
.sym 109762 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109763 soc.cpu.cpuregs.regs.1.0.0_RDATA_6_SB_LUT4_I3_O
.sym 109764 soc.cpu.decoded_imm[25]
.sym 109766 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109767 soc.cpu.cpuregs.regs.1.0.0_RDATA_3_SB_LUT4_I3_O
.sym 109768 soc.cpu.decoded_imm[28]
.sym 109770 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109771 soc.cpu.cpuregs.regs.0.0.0_RDATA_10_SB_LUT4_I3_O
.sym 109772 soc.cpu.decoded_imm[5]
.sym 109774 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109775 soc.cpu.cpuregs.regs.1.0.0_RDATA_10_SB_LUT4_I3_O
.sym 109776 soc.cpu.decoded_imm[21]
.sym 109778 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109779 soc.cpu.cpuregs.regs.1.0.0_RDATA_11_SB_LUT4_I3_O
.sym 109780 soc.cpu.decoded_imm[20]
.sym 109783 soc.cpu.mem_do_rinst
.sym 109784 soc.cpu.mem_do_prefetch
.sym 109786 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109787 soc.cpu.cpuregs.regs.1.0.0_RDATA_14_SB_LUT4_I2_O
.sym 109788 soc.cpu.decoded_imm[17]
.sym 109790 soc.cpu.is_jalr_addi_slti_sltiu_xori_ori_andi_SB_LUT4_I2_O
.sym 109791 soc.cpu.cpuregs.regs.1.0.0_RDATA_13_SB_LUT4_I3_O
.sym 109792 soc.cpu.decoded_imm[18]
.sym 109793 soc.cpu.mem_rdata_q[28]
.sym 109794 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 109795 soc.cpu.decoded_imm_j[8]
.sym 109796 soc.cpu.instr_jal
.sym 109821 soc.cpu.mem_rdata_q[30]
.sym 109822 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 109823 soc.cpu.decoded_imm_j[10]
.sym 109824 soc.cpu.instr_jal
.sym 109835 soc.cpu.alu_out_SB_LUT4_O_1_I2
.sym 109836 soc.cpu.alu_out_SB_LUT4_O_1_I3
.sym 109837 soc.cpu.alu_out_SB_LUT4_O_1_I2_SB_LUT4_O_I0
.sym 109838 soc.cpu.pcpi_rs2[30]
.sym 109839 soc.cpu.pcpi_rs1[30]
.sym 109840 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 109847 soc.cpu.pcpi_rs2[17]
.sym 109848 soc.cpu.pcpi_rs1[17]
.sym 109850 soc.cpu.is_alu_reg_imm
.sym 109851 soc.cpu.is_lb_lh_lw_lbu_lhu
.sym 109852 soc.cpu.instr_jalr
.sym 109853 soc.cpu.pcpi_rs2[30]
.sym 109854 soc.cpu.pcpi_rs1[30]
.sym 109855 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 109856 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 109857 soc.cpu.alu_out_SB_LUT4_O_5_I0
.sym 109858 soc.cpu.alu_out_SB_LUT4_O_5_I1
.sym 109859 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 109860 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 109863 soc.cpu.pcpi_rs2[12]
.sym 109864 soc.cpu.pcpi_rs1[12]
.sym 109865 soc.cpu.alu_out_SB_LUT4_O_15_I0
.sym 109866 soc.cpu.alu_out_SB_LUT4_O_15_I1
.sym 109867 soc.cpu.alu_out_SB_LUT4_O_15_I2
.sym 109868 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 109871 soc.cpu.pcpi_rs2[13]
.sym 109872 soc.cpu.pcpi_rs1[13]
.sym 109875 soc.cpu.pcpi_rs2[26]
.sym 109876 soc.cpu.pcpi_rs1[26]
.sym 109877 soc.cpu.pcpi_rs2[16]
.sym 109878 soc.cpu.pcpi_rs1[16]
.sym 109879 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 109880 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 109881 soc.cpu.pcpi_rs2[26]
.sym 109882 soc.cpu.pcpi_rs1[26]
.sym 109883 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 109884 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 109885 soc.cpu.mem_do_rdata
.sym 109886 soc.cpu.mem_do_prefetch
.sym 109887 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 109888 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 109889 soc.cpu.mem_la_wdata[7]
.sym 109890 soc.cpu.pcpi_rs1[7]
.sym 109891 soc.cpu.mem_la_wdata[1]
.sym 109892 soc.cpu.pcpi_rs1[1]
.sym 109895 soc.cpu.pcpi_rs2[19]
.sym 109896 soc.cpu.pcpi_rs1[19]
.sym 109897 soc.cpu.alu_out_SB_LUT4_O_29_I0
.sym 109898 soc.cpu.alu_out_SB_LUT4_O_29_I1
.sym 109899 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 109900 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 109903 soc.cpu.mem_la_wdata[2]
.sym 109904 soc.cpu.pcpi_rs1[2]
.sym 109906 soc.cpu.alu_out_SB_LUT4_O_18_I2_SB_LUT4_I0_O
.sym 109907 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_I2
.sym 109908 soc.cpu.alu_out_SB_LUT4_O_27_I2
.sym 109909 soc.cpu.mem_la_wdata[2]
.sym 109910 soc.cpu.pcpi_rs1[2]
.sym 109911 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 109912 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 109913 soc.cpu.pcpi_rs2[27]
.sym 109914 soc.cpu.pcpi_rs1[27]
.sym 109915 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 109916 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 109917 soc.cpu.alu_out_SB_LUT4_O_4_I0
.sym 109918 soc.cpu.alu_out_SB_LUT4_O_4_I1
.sym 109919 soc.cpu.alu_out_SB_LUT4_O_4_I2
.sym 109920 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 109921 soc.cpu.pcpi_rs2[22]
.sym 109922 soc.cpu.pcpi_rs1[22]
.sym 109923 soc.cpu.pcpi_rs2[21]
.sym 109924 soc.cpu.pcpi_rs1[21]
.sym 109925 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_I0
.sym 109926 soc.cpu.mem_la_wdata[0]
.sym 109927 soc.cpu.pcpi_rs1[0]
.sym 109928 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 109929 soc.cpu.alu_out_SB_LUT4_O_27_I2_SB_LUT4_I3_O
.sym 109930 soc.cpu.alu_out_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 109931 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 109932 soc.cpu.alu_out_SB_LUT4_O_29_I2_SB_LUT4_I3_O
.sym 109933 soc.cpu.pcpi_rs2[28]
.sym 109934 soc.cpu.pcpi_rs1[28]
.sym 109935 soc.cpu.pcpi_rs2[25]
.sym 109936 soc.cpu.pcpi_rs1[25]
.sym 109938 soc.cpu.alu_out_SB_LUT4_O_26_I2_SB_LUT4_I3_O
.sym 109939 soc.cpu.alu_out_SB_LUT4_O_5_I2_SB_LUT4_I0_O
.sym 109940 soc.cpu.alu_out_SB_LUT4_O_29_I2
.sym 109941 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109942 soc.cpu.instr_sub
.sym 109943 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I2
.sym 109944 soc.cpu.alu_out_SB_LUT4_O_30_I3_SB_LUT4_O_I3
.sym 109945 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109946 soc.cpu.instr_sub
.sym 109947 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I2
.sym 109948 soc.cpu.alu_out_SB_LUT4_O_24_I3_SB_LUT4_O_I3
.sym 109949 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 109950 soc.cpu.instr_sub
.sym 109951 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I2
.sym 109952 soc.cpu.alu_out_SB_LUT4_O_28_I1_SB_LUT4_O_I3
.sym 109954 soc.cpu.mem_la_wdata[0]
.sym 109955 soc.cpu.pcpi_rs1[0]
.sym 109958 soc.cpu.mem_la_wdata[1]
.sym 109959 soc.cpu.pcpi_rs1[1]
.sym 109960 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 109962 soc.cpu.mem_la_wdata[2]
.sym 109963 soc.cpu.pcpi_rs1[2]
.sym 109964 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 109966 soc.cpu.mem_la_wdata[3]
.sym 109967 soc.cpu.pcpi_rs1[3]
.sym 109968 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 109970 soc.cpu.mem_la_wdata[4]
.sym 109971 soc.cpu.pcpi_rs1[4]
.sym 109972 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 109974 soc.cpu.mem_la_wdata[5]
.sym 109975 soc.cpu.pcpi_rs1[5]
.sym 109976 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 109978 soc.cpu.mem_la_wdata[6]
.sym 109979 soc.cpu.pcpi_rs1[6]
.sym 109980 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 109982 soc.cpu.mem_la_wdata[7]
.sym 109983 soc.cpu.pcpi_rs1[7]
.sym 109984 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 109986 soc.cpu.pcpi_rs2[8]
.sym 109987 soc.cpu.pcpi_rs1[8]
.sym 109988 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 109990 soc.cpu.pcpi_rs2[9]
.sym 109991 soc.cpu.pcpi_rs1[9]
.sym 109992 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 109994 soc.cpu.pcpi_rs2[10]
.sym 109995 soc.cpu.pcpi_rs1[10]
.sym 109996 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 109998 soc.cpu.pcpi_rs2[11]
.sym 109999 soc.cpu.pcpi_rs1[11]
.sym 110000 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 110002 soc.cpu.pcpi_rs2[12]
.sym 110003 soc.cpu.pcpi_rs1[12]
.sym 110004 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 110006 soc.cpu.pcpi_rs2[13]
.sym 110007 soc.cpu.pcpi_rs1[13]
.sym 110008 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 110010 soc.cpu.pcpi_rs2[14]
.sym 110011 soc.cpu.pcpi_rs1[14]
.sym 110012 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 110014 soc.cpu.pcpi_rs2[15]
.sym 110015 soc.cpu.pcpi_rs1[15]
.sym 110016 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 110018 soc.cpu.pcpi_rs2[16]
.sym 110019 soc.cpu.pcpi_rs1[16]
.sym 110020 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 110022 soc.cpu.pcpi_rs2[17]
.sym 110023 soc.cpu.pcpi_rs1[17]
.sym 110024 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 110026 soc.cpu.pcpi_rs2[18]
.sym 110027 soc.cpu.pcpi_rs1[18]
.sym 110028 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 110030 soc.cpu.pcpi_rs2[19]
.sym 110031 soc.cpu.pcpi_rs1[19]
.sym 110032 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 110034 soc.cpu.pcpi_rs2[20]
.sym 110035 soc.cpu.pcpi_rs1[20]
.sym 110036 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 110038 soc.cpu.pcpi_rs2[21]
.sym 110039 soc.cpu.pcpi_rs1[21]
.sym 110040 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 110042 soc.cpu.pcpi_rs2[22]
.sym 110043 soc.cpu.pcpi_rs1[22]
.sym 110044 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[22]
.sym 110046 soc.cpu.pcpi_rs2[23]
.sym 110047 soc.cpu.pcpi_rs1[23]
.sym 110048 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[23]
.sym 110050 soc.cpu.pcpi_rs2[24]
.sym 110051 soc.cpu.pcpi_rs1[24]
.sym 110052 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[24]
.sym 110054 soc.cpu.pcpi_rs2[25]
.sym 110055 soc.cpu.pcpi_rs1[25]
.sym 110056 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[25]
.sym 110058 soc.cpu.pcpi_rs2[26]
.sym 110059 soc.cpu.pcpi_rs1[26]
.sym 110060 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[26]
.sym 110062 soc.cpu.pcpi_rs2[27]
.sym 110063 soc.cpu.pcpi_rs1[27]
.sym 110064 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[27]
.sym 110066 soc.cpu.pcpi_rs2[28]
.sym 110067 soc.cpu.pcpi_rs1[28]
.sym 110068 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[28]
.sym 110070 soc.cpu.pcpi_rs2[29]
.sym 110071 soc.cpu.pcpi_rs1[29]
.sym 110072 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[29]
.sym 110074 soc.cpu.pcpi_rs2[30]
.sym 110075 soc.cpu.pcpi_rs1[30]
.sym 110076 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[30]
.sym 110078 soc.cpu.pcpi_rs2[31]
.sym 110079 soc.cpu.pcpi_rs1[31]
.sym 110080 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[31]
.sym 110084 soc.cpu.pcpi_rs2[27]
.sym 110085 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110086 soc.cpu.instr_sub
.sym 110087 soc.cpu.alu_out_SB_LUT4_O_1_I3_SB_LUT4_O_I2
.sym 110088 soc.cpu.alu_out_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 110092 soc.cpu.pcpi_rs2[26]
.sym 110093 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110094 soc.cpu.instr_sub
.sym 110095 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110096 soc.cpu.alu_out_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 110100 soc.cpu.pcpi_rs2[30]
.sym 110101 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110102 soc.cpu.instr_sub
.sym 110103 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 110104 soc.cpu.alu_out_SB_LUT4_O_5_I1_SB_LUT4_O_I3
.sym 110105 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110106 soc.cpu.instr_sub
.sym 110107 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I2
.sym 110108 soc.cpu.alu_out_SB_LUT4_O_4_I1_SB_LUT4_O_I3
.sym 110109 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110110 soc.cpu.instr_sub
.sym 110111 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I2
.sym 110112 soc.cpu.alu_out_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 110145 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110146 soc.cpu.latched_stalu
.sym 110147 soc.cpu.alu_out_q[24]
.sym 110148 soc.cpu.reg_out[24]
.sym 110153 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110154 soc.cpu.latched_stalu
.sym 110155 soc.cpu.alu_out_q[24]
.sym 110156 soc.cpu.reg_out[24]
.sym 110166 soc.cpu.reg_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 110167 soc.cpu.reg_next_pc[24]
.sym 110168 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110177 soc.cpu.irq_state[1]
.sym 110178 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0_SB_LUT4_O_I1
.sym 110179 soc.cpu.reg_next_pc[17]
.sym 110180 soc.cpu.irq_state[0]
.sym 110181 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110182 soc.cpu.latched_stalu
.sym 110183 soc.cpu.alu_out_q[27]
.sym 110184 soc.cpu.reg_out[27]
.sym 110185 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110186 soc.cpu.latched_stalu
.sym 110187 soc.cpu.alu_out_q[17]
.sym 110188 soc.cpu.reg_out[17]
.sym 110189 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I0
.sym 110190 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I1
.sym 110191 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 110192 soc.cpu.cpuregs.wdata_SB_LUT4_O_14_I3
.sym 110193 soc.cpu.irq_state[1]
.sym 110194 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0_SB_LUT4_O_I1
.sym 110195 soc.cpu.reg_next_pc[28]
.sym 110196 soc.cpu.irq_state[0]
.sym 110197 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110198 soc.cpu.latched_stalu
.sym 110199 soc.cpu.alu_out_q[27]
.sym 110200 soc.cpu.reg_out[27]
.sym 110202 soc.cpu.reg_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 110203 soc.cpu.reg_next_pc[27]
.sym 110204 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110205 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I0
.sym 110206 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I1
.sym 110207 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 110208 soc.cpu.cpuregs.wdata_SB_LUT4_O_3_I3
.sym 110209 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110210 soc.cpu.latched_stalu
.sym 110211 soc.cpu.alu_out_q[26]
.sym 110212 soc.cpu.reg_out[26]
.sym 110213 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I0
.sym 110214 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I1
.sym 110215 soc.cpu.irq_pending[26]
.sym 110216 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 110217 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110218 soc.cpu.latched_stalu
.sym 110219 soc.cpu.alu_out_q[17]
.sym 110220 soc.cpu.reg_out[17]
.sym 110222 soc.cpu.reg_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 110223 soc.cpu.reg_next_pc[26]
.sym 110224 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110225 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110226 soc.cpu.latched_stalu
.sym 110227 soc.cpu.alu_out_q[26]
.sym 110228 soc.cpu.reg_out[26]
.sym 110230 soc.cpu.reg_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 110231 soc.cpu.reg_next_pc[17]
.sym 110232 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110233 soc.cpu.irq_state[1]
.sym 110234 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0_SB_LUT4_O_I1
.sym 110235 soc.cpu.reg_next_pc[16]
.sym 110236 soc.cpu.irq_state[0]
.sym 110237 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110238 soc.cpu.latched_stalu
.sym 110239 soc.cpu.alu_out_q[23]
.sym 110240 soc.cpu.reg_out[23]
.sym 110241 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110242 soc.cpu.latched_stalu
.sym 110243 soc.cpu.alu_out_q[20]
.sym 110244 soc.cpu.reg_out[20]
.sym 110245 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I0
.sym 110246 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I1
.sym 110247 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 110248 soc.cpu.cpuregs.wdata_SB_LUT4_O_15_I3
.sym 110249 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110250 soc.cpu.latched_stalu
.sym 110251 soc.cpu.alu_out_q[16]
.sym 110252 soc.cpu.reg_out[16]
.sym 110253 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110254 soc.cpu.latched_stalu
.sym 110255 soc.cpu.alu_out_q[22]
.sym 110256 soc.cpu.reg_out[22]
.sym 110257 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110258 soc.cpu.latched_stalu
.sym 110259 soc.cpu.alu_out_q[16]
.sym 110260 soc.cpu.reg_out[16]
.sym 110262 soc.cpu.reg_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 110263 soc.cpu.reg_next_pc[16]
.sym 110264 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110265 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110266 soc.cpu.latched_stalu
.sym 110267 soc.cpu.alu_out_q[31]
.sym 110268 soc.cpu.reg_out[31]
.sym 110269 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110270 soc.cpu.latched_stalu
.sym 110271 soc.cpu.alu_out_q[22]
.sym 110272 soc.cpu.reg_out[22]
.sym 110274 soc.cpu.reg_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 110275 soc.cpu.reg_next_pc[7]
.sym 110276 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110277 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110278 soc.cpu.latched_stalu
.sym 110279 soc.cpu.alu_out_q[10]
.sym 110280 soc.cpu.reg_out[10]
.sym 110282 soc.cpu.reg_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 110283 soc.cpu.reg_next_pc[22]
.sym 110284 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110286 soc.cpu.reg_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 110287 soc.cpu.reg_next_pc[10]
.sym 110288 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110289 soc.cpu.irq_state[1]
.sym 110290 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0_SB_LUT4_O_I1
.sym 110291 soc.cpu.reg_next_pc[9]
.sym 110292 soc.cpu.irq_state[0]
.sym 110293 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110294 soc.cpu.latched_stalu
.sym 110295 soc.cpu.alu_out_q[10]
.sym 110296 soc.cpu.reg_out[10]
.sym 110297 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110298 soc.cpu.latched_stalu
.sym 110299 soc.cpu.alu_out_q[7]
.sym 110300 soc.cpu.reg_out[7]
.sym 110301 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110302 soc.cpu.latched_stalu
.sym 110303 soc.cpu.alu_out_q[7]
.sym 110304 soc.cpu.reg_out[7]
.sym 110305 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 110309 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 110313 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 110318 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1
.sym 110319 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I2
.sym 110320 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110321 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110322 soc.cpu.latched_stalu
.sym 110323 soc.cpu.alu_out_q[4]
.sym 110324 soc.cpu.reg_out[4]
.sym 110326 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110327 soc.cpu.reg_out[10]
.sym 110328 soc.cpu.reg_next_pc[10]
.sym 110329 soc.cpu.reg_next_pc_SB_DFFESR_Q_20_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110330 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 110331 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 110332 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 110333 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 110337 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 110341 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 110345 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 110349 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0
.sym 110350 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I1
.sym 110351 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 110352 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I3
.sym 110353 soc.cpu.irq_state[1]
.sym 110354 soc.cpu.cpuregs.wdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1
.sym 110355 soc.cpu.reg_next_pc[11]
.sym 110356 soc.cpu.irq_state[0]
.sym 110360 soc.cpu.latched_compr
.sym 110361 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 110365 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 110369 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 110373 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 110378 soc.cpu.reg_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 110379 soc.cpu.reg_next_pc[12]
.sym 110380 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110381 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110382 soc.cpu.latched_stalu
.sym 110383 soc.cpu.alu_out_q[12]
.sym 110384 soc.cpu.reg_out[12]
.sym 110385 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 110389 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I0
.sym 110390 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I1
.sym 110391 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 110392 soc.cpu.cpuregs.wdata_SB_LUT4_O_22_I3
.sym 110393 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110394 soc.cpu.latched_stalu
.sym 110395 soc.cpu.alu_out_q[12]
.sym 110396 soc.cpu.reg_out[12]
.sym 110397 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 110401 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 110405 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 110410 soc.cpu.reg_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 110411 soc.cpu.reg_next_pc[15]
.sym 110412 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110414 soc.cpu.reg_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 110415 soc.cpu.reg_next_pc[3]
.sym 110416 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110417 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110418 soc.cpu.latched_stalu
.sym 110419 soc.cpu.alu_out_q[15]
.sym 110420 soc.cpu.reg_out[15]
.sym 110421 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110422 soc.cpu.latched_stalu
.sym 110423 soc.cpu.alu_out_q[15]
.sym 110424 soc.cpu.reg_out[15]
.sym 110426 soc.cpu.reg_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 110427 soc.cpu.reg_next_pc[2]
.sym 110428 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110430 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0_SB_LUT4_O_I1
.sym 110431 soc.cpu.irq_state[0]
.sym 110432 soc.cpu.reg_next_pc[3]
.sym 110434 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 110435 soc.cpu.cpu_state[4]
.sym 110436 soc.cpu.pcpi_rs1[11]
.sym 110437 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110438 soc.cpu.latched_stalu
.sym 110439 soc.cpu.alu_out_q[3]
.sym 110440 soc.cpu.reg_out[3]
.sym 110441 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110442 soc.cpu.latched_stalu
.sym 110443 soc.cpu.alu_out_q[2]
.sym 110444 soc.cpu.reg_out[2]
.sym 110445 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110446 soc.cpu.latched_stalu
.sym 110447 soc.cpu.alu_out_q[3]
.sym 110448 soc.cpu.reg_out[3]
.sym 110449 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110450 soc.cpu.latched_stalu
.sym 110451 soc.cpu.alu_out_q[2]
.sym 110452 soc.cpu.reg_out[2]
.sym 110453 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1_SB_LUT4_O_I0
.sym 110454 soc.cpu.cpuregs.wdata_SB_LUT4_O_26_I1_SB_LUT4_O_I1
.sym 110455 soc.cpu.irq_state[0]
.sym 110456 soc.cpu.reg_next_pc[5]
.sym 110457 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I0
.sym 110458 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I1
.sym 110459 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 110460 soc.cpu.cpuregs.wdata_SB_LUT4_O_28_I3
.sym 110461 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I0
.sym 110462 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I1
.sym 110463 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2
.sym 110464 soc.cpu.cpu_state[6]
.sym 110465 soc.cpu.irq_state[1]
.sym 110466 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I1
.sym 110467 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110468 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 110469 soc.cpu.compressed_instr
.sym 110473 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 110474 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 110475 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3
.sym 110476 soc.cpu.reg_next_pc[1]
.sym 110479 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2
.sym 110480 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3
.sym 110481 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I3_SB_LUT4_O_I0
.sym 110482 soc.cpu.irq_state_SB_DFFESR_Q_1_D_SB_LUT4_I2_O
.sym 110483 soc.cpu.irq_state[0]
.sym 110484 soc.cpu.reg_next_pc[1]
.sym 110490 soc.cpu.irq_state[0]
.sym 110491 soc.cpu.reg_next_pc[0]
.sym 110492 soc.cpu.latched_compr
.sym 110494 soc.cpu.reg_pc[1]
.sym 110495 soc.cpu.latched_compr
.sym 110499 resetn
.sym 110500 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 110501 soc.cpu.decoded_imm_SB_DFFESR_Q_2_D_SB_LUT4_O_I0
.sym 110502 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110503 soc.cpu.instr_jal
.sym 110504 soc.cpu.decoded_imm_j[29]
.sym 110505 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110506 soc.cpu.latched_stalu
.sym 110507 soc.cpu.alu_out_q[6]
.sym 110508 soc.cpu.reg_out[6]
.sym 110509 soc.cpu.decoded_imm_SB_DFFESR_Q_7_D_SB_LUT4_O_I0
.sym 110510 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110511 soc.cpu.instr_jal
.sym 110512 soc.cpu.decoded_imm_j[24]
.sym 110514 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110515 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 110516 soc.cpu.mem_rdata_q[24]
.sym 110517 soc.cpu.decoded_imm_SB_DFFESR_Q_9_D_SB_LUT4_O_I0
.sym 110518 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110519 soc.cpu.instr_jal
.sym 110520 soc.cpu.decoded_imm_j[22]
.sym 110521 soc.cpu.decoded_imm_SB_DFFESR_Q_8_D_SB_LUT4_O_I0
.sym 110522 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110523 soc.cpu.instr_jal
.sym 110524 soc.cpu.decoded_imm_j[23]
.sym 110526 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 110527 soc.cpu.decoded_imm_j[4]
.sym 110528 soc.cpu.instr_jal
.sym 110531 soc.cpu.irq_state[0]
.sym 110532 soc.cpu.irq_state[1]
.sym 110534 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I1
.sym 110535 soc.cpu.cpu_state[6]
.sym 110536 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3
.sym 110539 soc.cpu.latched_store
.sym 110540 soc.cpu.latched_branch
.sym 110543 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 110544 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110546 soc.cpu.latched_branch
.sym 110547 soc.cpu.latched_store
.sym 110548 soc.cpu.irq_state[0]
.sym 110549 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110550 soc.cpu.latched_stalu
.sym 110551 soc.cpu.alu_out_q[8]
.sym 110552 soc.cpu.reg_out[8]
.sym 110554 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I1
.sym 110555 soc.cpu.cpu_state[6]
.sym 110556 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 110557 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I0
.sym 110558 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1
.sym 110559 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2
.sym 110560 soc.cpu.cpu_state[6]
.sym 110562 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110563 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 110564 soc.cpu.mem_rdata_q[29]
.sym 110566 soc.cpu.latched_stalu
.sym 110567 soc.cpu.alu_out_q[1]
.sym 110568 soc.cpu.reg_out[1]
.sym 110569 soc.cpu.pcpi_rs1[8]
.sym 110570 soc.cpu.cpu_state[4]
.sym 110571 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 110572 soc.cpu.cpu_state[3]
.sym 110573 soc.cpu.pcpi_rs1[16]
.sym 110574 soc.cpu.cpu_state[4]
.sym 110575 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 110576 soc.cpu.cpu_state[3]
.sym 110578 soc.cpu.cpu_state[3]
.sym 110579 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 110580 soc.cpu.latched_stalu
.sym 110581 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 110582 soc.cpu.latched_stalu
.sym 110583 soc.cpu.alu_out_q[0]
.sym 110584 soc.cpu.reg_out[0]
.sym 110586 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110587 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 110588 soc.cpu.mem_rdata_q[23]
.sym 110590 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110591 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 110592 soc.cpu.mem_rdata_q[22]
.sym 110593 soc.cpu.decoded_rd[3]
.sym 110594 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 110595 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 110596 soc.cpu.cpuregs_waddr[3]
.sym 110597 soc.cpu.cpuregs_waddr[2]
.sym 110598 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 110599 soc.cpu.cpu_state[1]
.sym 110600 soc.cpu.irq_state[0]
.sym 110603 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 110604 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 110605 soc.cpu.decoded_rd[0]
.sym 110606 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 110607 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 110608 soc.cpu.cpuregs_waddr[0]
.sym 110610 soc.cpu.latched_rd_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 110611 soc.cpu.decoded_rd[2]
.sym 110612 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 110615 soc.cpu.latched_rd_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 110616 soc.cpu.latched_rd_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 110619 soc.cpu.mem_rdata_q[23]
.sym 110620 soc.cpu.mem_rdata_q[22]
.sym 110621 soc.cpu.decoded_rd[4]
.sym 110622 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 110623 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 110624 soc.cpu.cpuregs_waddr[4]
.sym 110626 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 110627 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 110628 soc.cpu.cpuregs_raddr1[0]
.sym 110629 soc.cpu.decoded_imm_SB_DFFESR_Q_18_D_SB_LUT4_O_I0
.sym 110630 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110631 soc.cpu.instr_jal
.sym 110632 soc.cpu.decoded_imm_j[13]
.sym 110633 soc.cpu.decoded_rd[1]
.sym 110634 soc.cpu.cpu_state_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 110635 soc.cpu.latched_rd_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 110636 soc.cpu.cpuregs_waddr[1]
.sym 110637 soc.cpu.decoded_imm_SB_DFFESR_Q_14_D_SB_LUT4_O_I0
.sym 110638 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110639 soc.cpu.instr_jal
.sym 110640 soc.cpu.decoded_imm_j[17]
.sym 110641 soc.cpu.mem_rdata_q[25]
.sym 110642 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 110643 soc.cpu.decoded_imm_j[5]
.sym 110644 soc.cpu.instr_jal
.sym 110645 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I0_O
.sym 110646 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110647 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 110648 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 110649 soc.cpu.decoded_imm_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 110650 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110651 soc.cpu.instr_jal
.sym 110652 soc.cpu.decoded_imm_j[28]
.sym 110653 soc.cpu.decoded_imm_SB_DFFESR_Q_15_D_SB_LUT4_O_I0
.sym 110654 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110655 soc.cpu.instr_jal
.sym 110656 soc.cpu.decoded_imm_j[16]
.sym 110657 soc.cpu.cpuregs.wen
.sym 110662 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110663 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 110664 soc.cpu.mem_rdata_q[13]
.sym 110665 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110666 soc.cpu.cpuregs_waddr[1]
.sym 110667 soc.cpu.cpuregs_waddr[2]
.sym 110668 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110671 soc.cpu.cpuregs_waddr[4]
.sym 110672 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 110675 soc.cpu.cpuregs_waddr[3]
.sym 110676 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 110678 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110679 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 110680 soc.cpu.mem_rdata_q[16]
.sym 110683 soc.cpu.cpuregs_waddr[0]
.sym 110684 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110686 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 110687 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 110688 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 110689 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 110693 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110698 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 110699 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 110700 soc.cpu.cpuregs_raddr2[4]
.sym 110702 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110703 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 110704 soc.cpu.mem_rdata_q[28]
.sym 110705 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 110710 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 110711 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 110712 soc.cpu.mem_rdata_q[17]
.sym 110713 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 110717 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 110722 soc.cpu.alu_out_SB_LUT4_O_13_I1
.sym 110723 soc.cpu.alu_out_SB_LUT4_O_13_I2
.sym 110724 soc.cpu.alu_out_SB_LUT4_O_13_I3
.sym 110725 soc.cpu.alu_out_SB_LUT4_O_24_I2_SB_LUT4_O_I0
.sym 110726 soc.cpu.mem_la_wdata[7]
.sym 110727 soc.cpu.pcpi_rs1[7]
.sym 110728 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110734 soc.cpu.pcpi_rs2[18]
.sym 110735 soc.cpu.pcpi_rs1[18]
.sym 110736 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110741 soc.cpu.pcpi_rs2[18]
.sym 110742 soc.cpu.pcpi_rs1[18]
.sym 110743 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110744 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110747 soc.cpu.alu_out_SB_LUT4_O_24_I2
.sym 110748 soc.cpu.alu_out_SB_LUT4_O_24_I3
.sym 110749 soc.cpu.mem_la_wdata[7]
.sym 110750 soc.cpu.pcpi_rs1[7]
.sym 110751 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110752 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110755 soc.cpu.alu_out_SB_LUT4_O_10_I2
.sym 110756 soc.cpu.alu_out_SB_LUT4_O_10_I3
.sym 110765 soc.cpu.mem_la_wdata[1]
.sym 110766 soc.cpu.pcpi_rs1[1]
.sym 110767 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110768 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110769 soc.cpu.alu_out_SB_LUT4_O_30_I2_SB_LUT4_O_I0
.sym 110770 soc.cpu.mem_la_wdata[1]
.sym 110771 soc.cpu.pcpi_rs1[1]
.sym 110772 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110773 soc.cpu.pcpi_rs2[21]
.sym 110774 soc.cpu.pcpi_rs1[21]
.sym 110775 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110776 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110777 soc.cpu.alu_out_SB_LUT4_O_10_I2_SB_LUT4_O_I0
.sym 110778 soc.cpu.pcpi_rs2[21]
.sym 110779 soc.cpu.pcpi_rs1[21]
.sym 110780 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110783 soc.cpu.alu_out_SB_LUT4_O_30_I2
.sym 110784 soc.cpu.alu_out_SB_LUT4_O_30_I3
.sym 110785 soc.cpu.pcpi_rs2[17]
.sym 110786 soc.cpu.pcpi_rs1[17]
.sym 110787 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110788 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110789 soc.cpu.alu_out_SB_LUT4_O_14_I0
.sym 110790 soc.cpu.alu_out_SB_LUT4_O_14_I1
.sym 110791 soc.cpu.alu_out_SB_LUT4_O_14_I2
.sym 110792 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110793 soc.cpu.pcpi_rs2[20]
.sym 110794 soc.cpu.pcpi_rs1[20]
.sym 110795 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110796 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110797 soc.cpu.alu_out_SB_LUT4_O_11_I2_SB_LUT4_O_I0
.sym 110798 soc.cpu.pcpi_rs2[20]
.sym 110799 soc.cpu.pcpi_rs1[20]
.sym 110800 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110803 soc.cpu.pcpi_rs2[14]
.sym 110804 soc.cpu.pcpi_rs1[14]
.sym 110815 soc.cpu.alu_out_SB_LUT4_O_11_I2
.sym 110816 soc.cpu.alu_out_SB_LUT4_O_11_I3
.sym 110817 soc.cpu.pcpi_rs2[14]
.sym 110818 soc.cpu.pcpi_rs1[14]
.sym 110819 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110820 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110823 soc.cpu.pcpi_rs2[15]
.sym 110824 soc.cpu.pcpi_rs1[15]
.sym 110825 soc.cpu.alu_out_SB_LUT4_O_16_I0
.sym 110826 soc.cpu.alu_out_SB_LUT4_O_16_I1
.sym 110827 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 110828 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110829 soc.cpu.pcpi_rs2[13]
.sym 110830 soc.cpu.pcpi_rs1[13]
.sym 110831 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110832 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110833 soc.cpu.alu_out_SB_LUT4_O_18_I0
.sym 110834 soc.cpu.alu_out_SB_LUT4_O_18_I1
.sym 110835 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 110836 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110837 soc.cpu.alu_out_SB_LUT4_O_17_I0
.sym 110838 soc.cpu.alu_out_SB_LUT4_O_17_I1
.sym 110839 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 110840 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110841 soc.cpu.pcpi_rs2[15]
.sym 110842 soc.cpu.pcpi_rs1[15]
.sym 110843 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110844 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110845 soc.cpu.alu_out_SB_LUT4_O_18_I2
.sym 110846 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 110847 soc.cpu.alu_out_SB_LUT4_O_16_I2
.sym 110848 soc.cpu.alu_out_SB_LUT4_O_17_I2
.sym 110849 soc.cpu.alu_out_SB_LUT4_O_5_I2
.sym 110850 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 110851 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 110852 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 110853 soc.cpu.alu_out_SB_LUT4_O_28_I0
.sym 110854 soc.cpu.alu_out_SB_LUT4_O_28_I1
.sym 110855 soc.cpu.alu_out_SB_LUT4_O_28_I2
.sym 110856 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110857 soc.cpu.alu_out_SB_LUT4_O_12_I0
.sym 110858 soc.cpu.alu_out_SB_LUT4_O_12_I1
.sym 110859 soc.cpu.alu_out_SB_LUT4_O_12_I2
.sym 110860 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110863 soc.cpu.mem_la_wdata[3]
.sym 110864 soc.cpu.pcpi_rs1[3]
.sym 110865 soc.cpu.alu_out_SB_LUT4_O_19_I0
.sym 110866 soc.cpu.alu_out_SB_LUT4_O_19_I1
.sym 110867 soc.cpu.alu_out_SB_LUT4_O_19_I2
.sym 110868 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110869 soc.cpu.pcpi_rs2[12]
.sym 110870 soc.cpu.pcpi_rs1[12]
.sym 110871 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110872 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110873 soc.cpu.mem_la_wdata[3]
.sym 110874 soc.cpu.pcpi_rs1[3]
.sym 110875 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110876 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110877 soc.cpu.pcpi_rs2[19]
.sym 110878 soc.cpu.pcpi_rs1[19]
.sym 110879 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110880 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110881 soc.cpu.alu_out_SB_LUT4_O_21_I0
.sym 110882 soc.cpu.alu_out_SB_LUT4_O_21_I1
.sym 110883 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 110884 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110887 soc.cpu.pcpi_rs2[10]
.sym 110888 soc.cpu.pcpi_rs1[10]
.sym 110889 soc.cpu.pcpi_rs2[10]
.sym 110890 soc.cpu.pcpi_rs1[10]
.sym 110891 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110892 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110893 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_I3_O
.sym 110894 soc.cpu.alu_out_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 110895 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 110896 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 110897 soc.cpu.pcpi_rs2[18]
.sym 110898 soc.cpu.pcpi_rs1[18]
.sym 110899 soc.cpu.pcpi_rs2[9]
.sym 110900 soc.cpu.pcpi_rs1[9]
.sym 110901 soc.cpu.alu_out_SB_LUT4_O_21_I2_SB_LUT4_I3_I0
.sym 110902 soc.cpu.pcpi_rs2[20]
.sym 110903 soc.cpu.pcpi_rs1[20]
.sym 110904 soc.cpu.alu_out_SB_LUT4_O_21_I2
.sym 110907 soc.cpu.pcpi_rs2[24]
.sym 110908 soc.cpu.pcpi_rs1[24]
.sym 110911 soc.cpu.mem_la_wdata[6]
.sym 110912 soc.cpu.pcpi_rs1[6]
.sym 110913 soc.cpu.alu_out_SB_LUT4_O_7_I0
.sym 110914 soc.cpu.alu_out_SB_LUT4_O_7_I1
.sym 110915 soc.cpu.alu_out_SB_LUT4_O_7_I2
.sym 110916 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110919 soc.cpu.alu_out_SB_LUT4_O_9_I2
.sym 110920 soc.cpu.alu_out_SB_LUT4_O_9_I3
.sym 110921 soc.cpu.alu_out_SB_LUT4_O_9_I2_SB_LUT4_O_I0
.sym 110922 soc.cpu.pcpi_rs2[22]
.sym 110923 soc.cpu.pcpi_rs1[22]
.sym 110924 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110925 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110926 soc.cpu.instr_sub
.sym 110927 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I2
.sym 110928 soc.cpu.alu_out_SB_LUT4_O_26_I1_SB_LUT4_O_I3
.sym 110929 soc.cpu.pcpi_rs2[22]
.sym 110930 soc.cpu.pcpi_rs1[22]
.sym 110931 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110932 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110933 soc.cpu.mem_la_wdata[6]
.sym 110934 soc.cpu.pcpi_rs1[6]
.sym 110935 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110936 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110937 soc.cpu.pcpi_rs2[24]
.sym 110938 soc.cpu.pcpi_rs1[24]
.sym 110939 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 110940 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 110941 soc.cpu.alu_out_SB_LUT4_O_25_I0
.sym 110942 soc.cpu.alu_out_SB_LUT4_O_25_I1
.sym 110943 soc.cpu.alu_out_SB_LUT4_O_25_I2
.sym 110944 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 110945 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110946 soc.cpu.instr_sub
.sym 110947 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I2
.sym 110948 soc.cpu.alu_out_SB_LUT4_O_20_I3_SB_LUT4_O_I3
.sym 110949 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110950 soc.cpu.instr_sub
.sym 110951 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I2
.sym 110952 soc.cpu.alu_out_SB_LUT4_O_17_I1_SB_LUT4_O_I3
.sym 110953 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110954 soc.cpu.instr_sub
.sym 110955 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I2
.sym 110956 soc.cpu.alu_out_SB_LUT4_O_19_I1_SB_LUT4_O_I3
.sym 110957 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110958 soc.cpu.instr_sub
.sym 110959 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I2
.sym 110960 soc.cpu.alu_out_SB_LUT4_O_23_I3_SB_LUT4_O_I3
.sym 110961 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110962 soc.cpu.instr_sub
.sym 110963 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I2
.sym 110964 soc.cpu.alu_out_SB_LUT4_O_22_I3_SB_LUT4_O_I3
.sym 110965 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110966 soc.cpu.instr_sub
.sym 110967 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I2
.sym 110968 soc.cpu.alu_out_SB_LUT4_O_21_I1_SB_LUT4_O_I3
.sym 110969 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110970 soc.cpu.instr_sub
.sym 110971 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I2
.sym 110972 soc.cpu.alu_out_SB_LUT4_O_18_I1_SB_LUT4_O_I3
.sym 110973 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110974 soc.cpu.instr_sub
.sym 110975 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I2
.sym 110976 soc.cpu.alu_out_SB_LUT4_O_16_I1_SB_LUT4_O_I3
.sym 110977 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110978 soc.cpu.instr_sub
.sym 110979 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I2
.sym 110980 soc.cpu.alu_out_SB_LUT4_O_10_I3_SB_LUT4_O_I3
.sym 110984 soc.cpu.pcpi_rs2[16]
.sym 110985 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110986 soc.cpu.instr_sub
.sym 110987 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I2
.sym 110988 soc.cpu.alu_out_SB_LUT4_O_9_I3_SB_LUT4_O_I3
.sym 110989 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110990 soc.cpu.instr_sub
.sym 110991 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I2
.sym 110992 soc.cpu.alu_out_SB_LUT4_O_12_I1_SB_LUT4_O_I3
.sym 110993 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110994 soc.cpu.instr_sub
.sym 110995 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I2
.sym 110996 soc.cpu.alu_out_SB_LUT4_O_14_I1_SB_LUT4_O_I3
.sym 110997 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 110998 soc.cpu.instr_sub
.sym 110999 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I2
.sym 111000 soc.cpu.alu_out_SB_LUT4_O_11_I3_SB_LUT4_O_I3
.sym 111001 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 111002 soc.cpu.instr_sub
.sym 111003 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I2
.sym 111004 soc.cpu.alu_out_SB_LUT4_O_15_I1_SB_LUT4_O_I3
.sym 111005 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 111006 soc.cpu.instr_sub
.sym 111007 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I2
.sym 111008 soc.cpu.alu_out_SB_LUT4_O_13_I3_SB_LUT4_O_I3
.sym 111012 soc.cpu.pcpi_rs2[17]
.sym 111013 soc.cpu.alu_out_SB_LUT4_O_8_I2_SB_LUT4_O_I0
.sym 111014 soc.cpu.pcpi_rs2[23]
.sym 111015 soc.cpu.pcpi_rs1[23]
.sym 111016 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111017 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 111018 soc.cpu.instr_sub
.sym 111019 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I2
.sym 111020 soc.cpu.alu_out_SB_LUT4_O_8_I3_SB_LUT4_O_I3
.sym 111024 soc.cpu.pcpi_rs2[22]
.sym 111028 soc.cpu.pcpi_rs2[19]
.sym 111031 soc.cpu.alu_out_SB_LUT4_O_8_I2
.sym 111032 soc.cpu.alu_out_SB_LUT4_O_8_I3
.sym 111033 soc.cpu.pcpi_rs2[23]
.sym 111034 soc.cpu.pcpi_rs1[23]
.sym 111035 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 111036 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 111037 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 111038 soc.cpu.instr_sub
.sym 111039 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I2
.sym 111040 soc.cpu.alu_out_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 111041 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 111042 soc.cpu.instr_sub
.sym 111043 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I2
.sym 111044 soc.cpu.alu_out_SB_LUT4_O_6_I3_SB_LUT4_O_I3
.sym 111048 soc.cpu.pcpi_rs2[29]
.sym 111051 soc.cpu.pcpi_rs2[31]
.sym 111052 soc.cpu.pcpi_rs1[31]
.sym 111056 soc.cpu.pcpi_rs2[28]
.sym 111057 soc.cpu.is_compare_SB_LUT4_I3_O
.sym 111058 soc.cpu.instr_sub
.sym 111059 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I2
.sym 111060 soc.cpu.alu_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 111061 soc.cpu.alu_out_SB_LUT4_O_I0
.sym 111062 soc.cpu.alu_out_SB_LUT4_O_I1
.sym 111063 soc.cpu.alu_out_SB_LUT4_O_I2
.sym 111064 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111065 soc.cpu.pcpi_rs2[31]
.sym 111066 soc.cpu.pcpi_rs1[31]
.sym 111067 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 111068 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 111072 soc.cpu.pcpi_rs2[25]
.sym 111080 gpio_led_pmod[5]
.sym 111109 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111110 soc.cpu.latched_stalu
.sym 111111 soc.cpu.alu_out_q[29]
.sym 111112 soc.cpu.reg_out[29]
.sym 111138 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1
.sym 111139 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I2
.sym 111140 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111141 soc.cpu.reg_next_pc_SB_DFFESR_Q_7_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111142 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111143 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111144 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 111145 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111146 soc.cpu.latched_stalu
.sym 111147 soc.cpu.alu_out_q[19]
.sym 111148 soc.cpu.reg_out[19]
.sym 111150 soc.cpu.reg_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 111151 soc.cpu.reg_next_pc[19]
.sym 111152 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111153 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111154 soc.cpu.latched_stalu
.sym 111155 soc.cpu.alu_out_q[28]
.sym 111156 soc.cpu.reg_out[28]
.sym 111158 soc.cpu.reg_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 111159 soc.cpu.reg_next_pc[29]
.sym 111160 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111161 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111162 soc.cpu.latched_stalu
.sym 111163 soc.cpu.alu_out_q[29]
.sym 111164 soc.cpu.reg_out[29]
.sym 111165 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111166 soc.cpu.latched_stalu
.sym 111167 soc.cpu.alu_out_q[19]
.sym 111168 soc.cpu.reg_out[19]
.sym 111170 soc.cpu.reg_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 111171 soc.cpu.reg_next_pc[25]
.sym 111172 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111175 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I2
.sym 111176 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 111178 soc.cpu.reg_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 111179 soc.cpu.reg_next_pc[23]
.sym 111180 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111182 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111183 soc.cpu.reg_out[17]
.sym 111184 soc.cpu.reg_next_pc[17]
.sym 111185 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111186 soc.cpu.latched_stalu
.sym 111187 soc.cpu.alu_out_q[23]
.sym 111188 soc.cpu.reg_out[23]
.sym 111189 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111190 soc.cpu.latched_stalu
.sym 111191 soc.cpu.alu_out_q[25]
.sym 111192 soc.cpu.reg_out[25]
.sym 111193 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111194 soc.cpu.latched_stalu
.sym 111195 soc.cpu.alu_out_q[25]
.sym 111196 soc.cpu.reg_out[25]
.sym 111197 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111198 soc.cpu.latched_stalu
.sym 111199 soc.cpu.alu_out_q[30]
.sym 111200 soc.cpu.reg_out[30]
.sym 111201 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 111206 soc.cpu.reg_pc_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 111207 soc.cpu.reg_next_pc[31]
.sym 111208 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111210 soc.cpu.reg_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 111211 soc.cpu.reg_next_pc[18]
.sym 111212 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111214 soc.cpu.reg_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 111215 soc.cpu.reg_next_pc[20]
.sym 111216 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111217 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111218 soc.cpu.latched_stalu
.sym 111219 soc.cpu.alu_out_q[20]
.sym 111220 soc.cpu.reg_out[20]
.sym 111221 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111222 soc.cpu.latched_stalu
.sym 111223 soc.cpu.alu_out_q[18]
.sym 111224 soc.cpu.reg_out[18]
.sym 111225 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111226 soc.cpu.latched_stalu
.sym 111227 soc.cpu.alu_out_q[18]
.sym 111228 soc.cpu.reg_out[18]
.sym 111229 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111230 soc.cpu.latched_stalu
.sym 111231 soc.cpu.alu_out_q[31]
.sym 111232 soc.cpu.reg_out[31]
.sym 111234 soc.cpu.reg_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 111235 soc.cpu.reg_next_pc[21]
.sym 111236 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111237 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111238 soc.cpu.latched_stalu
.sym 111239 soc.cpu.alu_out_q[21]
.sym 111240 soc.cpu.reg_out[21]
.sym 111241 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111242 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111243 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111244 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 111245 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111246 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111247 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111248 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 111250 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I1
.sym 111251 soc.cpu.reg_next_pc_SB_DFFESR_Q_10_D_SB_LUT4_O_I2
.sym 111252 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111254 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I1
.sym 111255 soc.cpu.reg_next_pc_SB_DFFESR_Q_12_D_SB_LUT4_O_I2
.sym 111256 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111258 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 111259 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I2
.sym 111260 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111261 soc.cpu.reg_next_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111262 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111263 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111264 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 111265 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111266 soc.cpu.latched_stalu
.sym 111267 soc.cpu.alu_out_q[13]
.sym 111268 soc.cpu.reg_out[13]
.sym 111269 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111270 soc.cpu.latched_stalu
.sym 111271 soc.cpu.alu_out_q[13]
.sym 111272 soc.cpu.reg_out[13]
.sym 111273 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111274 soc.cpu.latched_stalu
.sym 111275 soc.cpu.alu_out_q[21]
.sym 111276 soc.cpu.reg_out[21]
.sym 111277 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111278 soc.cpu.latched_stalu
.sym 111279 soc.cpu.alu_out_q[4]
.sym 111280 soc.cpu.reg_out[4]
.sym 111281 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111282 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111283 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111284 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 111286 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 111287 soc.cpu.reg_next_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I2
.sym 111288 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111290 soc.cpu.reg_pc_SB_DFFESR_Q_17_D_SB_LUT4_O_I1
.sym 111291 soc.cpu.reg_next_pc[13]
.sym 111292 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111294 soc.cpu.reg_pc_SB_DFFESR_Q_26_D_SB_LUT4_O_I1
.sym 111295 soc.cpu.reg_next_pc[4]
.sym 111296 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111297 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111298 soc.cpu.latched_stalu
.sym 111299 soc.cpu.alu_out_q[11]
.sym 111300 soc.cpu.reg_out[11]
.sym 111302 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1
.sym 111303 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I2
.sym 111304 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111306 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 111307 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I2
.sym 111308 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111310 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1
.sym 111311 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I2
.sym 111312 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111314 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111315 soc.cpu.reg_out[11]
.sym 111316 soc.cpu.reg_next_pc[11]
.sym 111317 soc.cpu.reg_next_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111318 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111319 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111320 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 111321 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111322 soc.cpu.latched_stalu
.sym 111323 soc.cpu.alu_out_q[11]
.sym 111324 soc.cpu.reg_out[11]
.sym 111326 soc.cpu.reg_pc_SB_DFFESR_Q_19_D_SB_LUT4_O_I1
.sym 111327 soc.cpu.reg_next_pc[11]
.sym 111328 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111329 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111330 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111331 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111332 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 111333 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111334 soc.cpu.latched_stalu
.sym 111335 soc.cpu.alu_out_q[14]
.sym 111336 soc.cpu.reg_out[14]
.sym 111338 soc.cpu.reg_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 111339 soc.cpu.reg_next_pc[14]
.sym 111340 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111341 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111342 soc.cpu.latched_stalu
.sym 111343 soc.cpu.alu_out_q[14]
.sym 111344 soc.cpu.reg_out[14]
.sym 111345 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 111350 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I1
.sym 111351 soc.cpu.reg_next_pc_SB_DFFESR_Q_15_D_SB_LUT4_O_I2
.sym 111352 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111353 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111354 soc.cpu.latched_stalu
.sym 111355 soc.cpu.alu_out_q[9]
.sym 111356 soc.cpu.reg_out[9]
.sym 111357 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111358 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111359 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111360 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 111361 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 111366 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1
.sym 111367 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2
.sym 111368 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111369 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 111373 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111374 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111375 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111376 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 111378 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111379 soc.cpu.reg_out[15]
.sym 111380 soc.cpu.reg_next_pc[15]
.sym 111381 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111382 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111383 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111384 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 111386 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 111387 soc.cpu.reg_next_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I2
.sym 111388 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111390 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111391 soc.cpu.reg_out[2]
.sym 111392 soc.cpu.reg_next_pc[2]
.sym 111393 soc.cpu.latched_store_SB_LUT4_I2_O
.sym 111394 soc.cpu.latched_stalu
.sym 111395 soc.cpu.alu_out_q[5]
.sym 111396 soc.cpu.reg_out[5]
.sym 111398 soc.cpu.reg_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 111399 soc.cpu.reg_next_pc[5]
.sym 111400 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111401 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 111405 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 111410 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1
.sym 111411 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I2
.sym 111412 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111413 soc.cpu.reg_next_pc_SB_DFFESR_Q_25_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111414 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111415 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111416 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 111417 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111418 soc.cpu.latched_stalu
.sym 111419 soc.cpu.alu_out_q[5]
.sym 111420 soc.cpu.reg_out[5]
.sym 111421 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 111425 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111426 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111427 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111428 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111429 soc.cpu.reg_next_pc_SB_DFFESR_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111430 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111431 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111432 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 111434 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111435 soc.cpu.compressed_instr
.sym 111438 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 111439 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I2
.sym 111440 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111441 soc.cpu.reg_next_pc_SB_DFFESR_Q_13_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111442 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111443 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111444 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 111445 soc.cpu.reg_next_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111446 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111447 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111448 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 111450 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I1
.sym 111451 soc.cpu.reg_next_pc_SB_DFFESR_Q_29_D_SB_LUT4_O_I2
.sym 111452 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111453 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 111457 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I0
.sym 111458 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1
.sym 111459 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2
.sym 111460 soc.cpu.cpu_state[6]
.sym 111461 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 111462 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111463 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 111464 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 111466 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I1
.sym 111467 soc.cpu.cpu_state[6]
.sym 111468 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3
.sym 111470 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111471 soc.cpu.reg_out[8]
.sym 111472 soc.cpu.reg_next_pc[8]
.sym 111475 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I2
.sym 111476 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 111478 soc.cpu.reg_pc_SB_DFFESR_Q_22_D_SB_LUT4_O_I1
.sym 111479 soc.cpu.reg_next_pc[8]
.sym 111480 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111482 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1
.sym 111483 soc.cpu.irq_pending[3]
.sym 111484 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 111486 soc.cpu.reg_pc_SB_DFFESR_Q_24_D_SB_LUT4_O_I1
.sym 111487 soc.cpu.reg_next_pc[6]
.sym 111488 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111489 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 111490 soc.cpu.decoded_imm_j[0]
.sym 111491 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 111493 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111494 soc.cpu.latched_stalu
.sym 111495 soc.cpu.alu_out_q[6]
.sym 111496 soc.cpu.reg_out[6]
.sym 111497 soc.cpu.pcpi_rs1[9]
.sym 111498 soc.cpu.cpu_state[4]
.sym 111499 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111500 soc.cpu.cpu_state[3]
.sym 111503 soc.cpu.reg_next_pc[0]
.sym 111504 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 111505 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 111509 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 111514 soc.cpu.decoded_imm_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 111515 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 111516 soc.cpu.mem_rdata_q[24]
.sym 111517 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 111518 soc.cpu.latched_stalu
.sym 111519 soc.cpu.alu_out_q[8]
.sym 111520 soc.cpu.reg_out[8]
.sym 111522 soc.cpu.mem_rdata_q[31]
.sym 111523 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 111524 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 111526 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111527 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 111528 soc.cpu.mem_rdata_q[27]
.sym 111530 soc.cpu.decoded_imm_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 111531 soc.cpu.decoded_imm_j[31]
.sym 111532 soc.cpu.instr_jal
.sym 111533 soc.cpu.decoded_imm_SB_DFFESR_Q_5_D_SB_LUT4_O_I0
.sym 111534 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111535 soc.cpu.instr_jal
.sym 111536 soc.cpu.decoded_imm_j[26]
.sym 111537 soc.cpu.decoded_imm_SB_DFFESR_Q_28_D_SB_LUT4_O_I0
.sym 111538 soc.cpu.mem_rdata_q[10]
.sym 111539 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 111540 soc.cpu.is_sb_sh_sw
.sym 111542 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111543 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 111544 soc.cpu.mem_rdata_q[26]
.sym 111545 soc.cpu.decoded_imm_SB_DFFESR_Q_4_D_SB_LUT4_O_I0
.sym 111546 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111547 soc.cpu.instr_jal
.sym 111548 soc.cpu.decoded_imm_j[27]
.sym 111549 soc.cpu.mem_rdata_q[29]
.sym 111550 soc.cpu.decoded_imm_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 111551 soc.cpu.decoded_imm_j[9]
.sym 111552 soc.cpu.instr_jal
.sym 111555 soc.cpu.mem_rdata_q[31]
.sym 111556 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 111557 soc.cpu.decoded_imm_SB_DFFESR_Q_20_D_SB_LUT4_O_I0
.sym 111558 soc.cpu.mem_rdata_q[31]
.sym 111559 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 111560 soc.cpu.is_sb_sh_sw
.sym 111562 soc.cpu.reg_pc[0]
.sym 111563 soc.cpu.decoded_imm[0]
.sym 111565 soc.cpu.decoded_imm_SB_DFFESR_Q_6_D_SB_LUT4_O_I0
.sym 111566 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111567 soc.cpu.instr_jal
.sym 111568 soc.cpu.decoded_imm_j[25]
.sym 111569 soc.cpu.decoded_imm_SB_DFFESR_Q_29_D_SB_LUT4_O_I0
.sym 111570 soc.cpu.mem_rdata_q[9]
.sym 111571 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 111572 soc.cpu.is_sb_sh_sw
.sym 111574 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1
.sym 111575 soc.cpu.decoded_imm_j[1]
.sym 111576 soc.cpu.instr_jal
.sym 111577 soc.cpu.decoded_imm_SB_DFFESR_Q_16_D_SB_LUT4_O_I0
.sym 111578 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 111579 soc.cpu.instr_jal
.sym 111580 soc.cpu.decoded_imm_j[15]
.sym 111582 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111583 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 111584 soc.cpu.mem_rdata_q[25]
.sym 111585 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I0
.sym 111586 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 111587 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 111588 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 111589 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 111593 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 111597 soc.cpu.cpuregs_waddr[0]
.sym 111598 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 111599 soc.cpu.cpuregs_raddr1[0]
.sym 111600 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 111602 soc.cpu.cpuregs_raddr1[4]
.sym 111603 soc.cpu.cpuregs_raddr1[3]
.sym 111604 soc.cpu.cpuregs_raddr1[2]
.sym 111605 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 111606 soc.cpu.cpuregs_waddr[3]
.sym 111607 soc.cpu.cpuregs_waddr[4]
.sym 111608 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 111611 soc.cpu.cpuregs_waddr[2]
.sym 111612 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 111613 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 111617 soc.cpu.cpuregs_waddr[1]
.sym 111618 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 111619 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 111620 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 111623 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 111624 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111627 soc.cpu.cpuregs_raddr1[1]
.sym 111628 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 111630 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111631 soc.cpu.mem_rdata_latched[3]
.sym 111632 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 111634 soc.cpu.mem_rdata_q[11]
.sym 111635 soc.cpu.is_sb_sh_sw
.sym 111636 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 111637 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111638 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 111639 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111640 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111642 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 111643 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 111644 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111646 soc.cpu.decoded_imm_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 111647 soc.cpu.instr_auipc_SB_LUT4_I2_O
.sym 111648 soc.cpu.mem_rdata_q[15]
.sym 111649 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 111650 soc.cpu.cpuregs_raddr2[0]
.sym 111651 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 111652 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 111653 soc.cpu.decoded_rd_SB_DFFE_Q_3_D_SB_LUT4_O_I0
.sym 111654 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 111655 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 111656 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 111659 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 111660 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111663 soc.cpu.cpuregs_raddr2[3]
.sym 111664 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 111665 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 111666 soc.cpu.cpuregs_raddr2[1]
.sym 111667 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 111668 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111671 soc.cpu.mem_rdata_latched[3]
.sym 111672 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 111673 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 111674 soc.cpu.cpuregs_raddr2[2]
.sym 111675 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 111676 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111677 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I0
.sym 111678 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I1
.sym 111679 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 111680 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 111689 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 111690 soc.cpu.mem_rdata_latched[6]
.sym 111691 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 111692 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_O
.sym 111703 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 111704 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111711 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 111712 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 111714 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 111715 soc.cpu.pcpi_rs2[14]
.sym 111716 soc.cpu.mem_wordsize[1]
.sym 111717 soc.cpu.mem_la_wdata[1]
.sym 111718 soc.cpu.mem_wordsize[1]
.sym 111719 soc.cpu.mem_wordsize[2]
.sym 111720 soc.cpu.pcpi_rs2[9]
.sym 111721 soc.cpu.mem_la_wdata_SB_LUT4_O_1_I0
.sym 111722 soc.cpu.pcpi_rs2[30]
.sym 111723 soc.cpu.mem_wordsize[2]
.sym 111724 soc.cpu.mem_wordsize[1]
.sym 111726 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 111727 soc.cpu.pcpi_rs2[9]
.sym 111728 soc.cpu.mem_wordsize[1]
.sym 111729 soc.cpu.mem_la_wdata_SB_LUT4_O_6_I0
.sym 111730 soc.cpu.pcpi_rs2[25]
.sym 111731 soc.cpu.mem_wordsize[2]
.sym 111732 soc.cpu.mem_wordsize[1]
.sym 111733 soc.cpu.mem_la_wdata[5]
.sym 111737 soc.cpu.mem_wordsize[2]
.sym 111738 soc.cpu.mem_wordsize[1]
.sym 111739 soc.cpu.mem_la_wdata[7]
.sym 111740 soc.cpu.pcpi_rs2[23]
.sym 111741 soc.cpu.mem_la_wdata[6]
.sym 111742 soc.cpu.mem_wordsize[1]
.sym 111743 soc.cpu.mem_wordsize[2]
.sym 111744 soc.cpu.pcpi_rs2[14]
.sym 111750 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 111751 soc.cpu.pcpi_rs2[13]
.sym 111752 soc.cpu.mem_wordsize[1]
.sym 111753 soc.cpu.mem_la_wdata_SB_LUT4_O_2_I0
.sym 111754 soc.cpu.pcpi_rs2[29]
.sym 111755 soc.cpu.mem_wordsize[2]
.sym 111756 soc.cpu.mem_wordsize[1]
.sym 111757 soc.cpu.mem_wordsize[2]
.sym 111758 soc.cpu.mem_wordsize[1]
.sym 111759 soc.cpu.mem_la_wdata[6]
.sym 111760 soc.cpu.pcpi_rs2[22]
.sym 111761 soc.cpu.mem_la_wdata[5]
.sym 111762 soc.cpu.mem_wordsize[1]
.sym 111763 soc.cpu.mem_wordsize[2]
.sym 111764 soc.cpu.pcpi_rs2[13]
.sym 111769 soc.cpu.mem_la_wdata[4]
.sym 111777 soc.cpu.mem_la_wdata[6]
.sym 111781 soc.cpu.mem_la_wdata[2]
.sym 111782 soc.cpu.mem_wordsize[1]
.sym 111783 soc.cpu.mem_wordsize[2]
.sym 111784 soc.cpu.pcpi_rs2[10]
.sym 111785 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 111786 soc.cpu.pcpi_rs2[26]
.sym 111787 soc.cpu.mem_wordsize[2]
.sym 111788 soc.cpu.mem_wordsize[1]
.sym 111790 soc.cpu.mem_la_wdata_SB_LUT4_O_5_I0
.sym 111791 soc.cpu.pcpi_rs2[10]
.sym 111792 soc.cpu.mem_wordsize[1]
.sym 111793 soc.cpu.mem_la_wdata[0]
.sym 111794 soc.cpu.mem_wordsize[1]
.sym 111795 soc.cpu.mem_wordsize[2]
.sym 111796 soc.cpu.pcpi_rs2[8]
.sym 111797 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 111798 soc.cpu.pcpi_rs2[24]
.sym 111799 soc.cpu.mem_wordsize[2]
.sym 111800 soc.cpu.mem_wordsize[1]
.sym 111802 soc.cpu.mem_la_wdata_SB_LUT4_O_7_I0
.sym 111803 soc.cpu.pcpi_rs2[8]
.sym 111804 soc.cpu.mem_wordsize[1]
.sym 111805 soc.cpu.mem_la_wdata[0]
.sym 111811 soc.cpu.alu_out_SB_LUT4_O_20_I2
.sym 111812 soc.cpu.alu_out_SB_LUT4_O_20_I3
.sym 111813 soc.cpu.pcpi_rs2[9]
.sym 111814 soc.cpu.pcpi_rs1[9]
.sym 111815 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 111816 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 111817 soc.cpu.alu_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0
.sym 111818 soc.cpu.pcpi_rs2[9]
.sym 111819 soc.cpu.pcpi_rs1[9]
.sym 111820 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111821 soc.cpu.alu_out_SB_LUT4_O_20_I2_SB_LUT4_O_I0
.sym 111822 soc.cpu.pcpi_rs2[11]
.sym 111823 soc.cpu.pcpi_rs1[11]
.sym 111824 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111825 soc.cpu.pcpi_rs2[11]
.sym 111826 soc.cpu.pcpi_rs1[11]
.sym 111827 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 111828 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 111839 soc.cpu.alu_out_SB_LUT4_O_22_I2
.sym 111840 soc.cpu.alu_out_SB_LUT4_O_22_I3
.sym 111843 soc.cpu.mem_la_wdata[5]
.sym 111844 soc.cpu.pcpi_rs1[5]
.sym 111846 soc.cpu.alu_out_SB_LUT4_O_23_I1
.sym 111847 soc.cpu.alu_out_SB_LUT4_O_23_I2
.sym 111848 soc.cpu.alu_out_SB_LUT4_O_23_I3
.sym 111849 soc.cpu.mem_la_wdata[5]
.sym 111850 soc.cpu.pcpi_rs1[5]
.sym 111851 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 111852 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 111853 soc.cpu.pcpi_rs2[8]
.sym 111854 soc.cpu.pcpi_rs1[8]
.sym 111855 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 111856 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 111860 soc.cpu.pcpi_rs1[0]
.sym 111862 soc.cpu.pcpi_rs2[8]
.sym 111863 soc.cpu.pcpi_rs1[8]
.sym 111864 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111868 soc.cpu.pcpi_rs1[1]
.sym 111869 soc.cpu.alu_out_SB_LUT4_O_26_I0
.sym 111870 soc.cpu.alu_out_SB_LUT4_O_26_I1
.sym 111871 soc.cpu.alu_out_SB_LUT4_O_26_I2
.sym 111872 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 111874 soc.cpu.mem_la_wdata[0]
.sym 111875 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 111878 soc.cpu.mem_la_wdata[1]
.sym 111879 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 111882 soc.cpu.mem_la_wdata[2]
.sym 111883 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 111886 soc.cpu.mem_la_wdata[3]
.sym 111887 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 111890 soc.cpu.mem_la_wdata[4]
.sym 111891 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 111894 soc.cpu.mem_la_wdata[5]
.sym 111895 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 111898 soc.cpu.mem_la_wdata[6]
.sym 111899 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 111902 soc.cpu.mem_la_wdata[7]
.sym 111903 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 111906 soc.cpu.pcpi_rs2[8]
.sym 111907 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 111910 soc.cpu.pcpi_rs2[9]
.sym 111911 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 111914 soc.cpu.pcpi_rs2[10]
.sym 111915 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 111918 soc.cpu.pcpi_rs2[11]
.sym 111919 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 111922 soc.cpu.pcpi_rs2[12]
.sym 111923 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 111926 soc.cpu.pcpi_rs2[13]
.sym 111927 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 111930 soc.cpu.pcpi_rs2[14]
.sym 111931 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 111934 soc.cpu.pcpi_rs2[15]
.sym 111935 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 111938 soc.cpu.pcpi_rs2[16]
.sym 111939 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 111942 soc.cpu.pcpi_rs2[17]
.sym 111943 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 111946 soc.cpu.pcpi_rs2[18]
.sym 111947 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 111950 soc.cpu.pcpi_rs2[19]
.sym 111951 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 111954 soc.cpu.pcpi_rs2[20]
.sym 111955 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 111958 soc.cpu.pcpi_rs2[21]
.sym 111959 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 111962 soc.cpu.pcpi_rs2[22]
.sym 111963 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 111966 soc.cpu.pcpi_rs2[23]
.sym 111967 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 111970 soc.cpu.pcpi_rs2[24]
.sym 111971 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 111974 soc.cpu.pcpi_rs2[25]
.sym 111975 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 111978 soc.cpu.pcpi_rs2[26]
.sym 111979 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 111982 soc.cpu.pcpi_rs2[27]
.sym 111983 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 111986 soc.cpu.pcpi_rs2[28]
.sym 111987 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 111990 soc.cpu.pcpi_rs2[29]
.sym 111991 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 111994 soc.cpu.pcpi_rs2[30]
.sym 111995 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 111998 $PACKER_VCC_NET
.sym 112000 $nextpnr_ICESTORM_LC_7$I3
.sym 112002 soc.cpu.pcpi_rs2[31]
.sym 112003 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 112004 $nextpnr_ICESTORM_LC_7$COUT
.sym 112008 $nextpnr_ICESTORM_LC_8$I3
.sym 112011 soc.cpu.alu_out_SB_LUT4_O_6_I2
.sym 112012 soc.cpu.alu_out_SB_LUT4_O_6_I3
.sym 112013 soc.cpu.alu_out_SB_LUT4_O_2_I2_SB_LUT4_O_I0
.sym 112014 soc.cpu.pcpi_rs2[29]
.sym 112015 soc.cpu.pcpi_rs1[29]
.sym 112016 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 112017 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0
.sym 112018 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I1
.sym 112019 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I2
.sym 112020 soc.cpu.instr_bgeu_SB_LUT4_I2_I0
.sym 112021 soc.cpu.pcpi_rs2[29]
.sym 112022 soc.cpu.pcpi_rs1[29]
.sym 112023 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 112024 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 112027 soc.cpu.alu_out_SB_LUT4_O_2_I2
.sym 112028 soc.cpu.alu_out_SB_LUT4_O_2_I3
.sym 112032 soc.cpu.pcpi_rs1[24]
.sym 112105 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112106 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 112107 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 112108 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 112110 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 112111 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I2
.sym 112112 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112118 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I1
.sym 112119 soc.cpu.reg_next_pc_SB_DFFESR_Q_11_D_SB_LUT4_O_I2
.sym 112120 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112121 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112122 soc.cpu.latched_stalu
.sym 112123 soc.cpu.alu_out_q[28]
.sym 112124 soc.cpu.reg_out[28]
.sym 112126 soc.cpu.reg_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 112127 soc.cpu.reg_next_pc[28]
.sym 112128 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 112130 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1
.sym 112131 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I2
.sym 112132 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112133 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112134 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 112135 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 112136 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 112137 soc.cpu.reg_next_pc_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112138 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 112139 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 112140 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 112142 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I1
.sym 112143 soc.cpu.reg_next_pc_SB_DFFESR_Q_6_D_SB_LUT4_O_I2
.sym 112144 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112145 soc.cpu.reg_next_pc_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112146 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 112147 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 112148 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 112150 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 112151 soc.cpu.reg_out[26]
.sym 112152 soc.cpu.reg_next_pc[26]
.sym 112153 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112154 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 112155 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 112156 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 112158 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I1
.sym 112159 soc.cpu.reg_next_pc_SB_DFFESR_Q_4_D_SB_LUT4_O_I2
.sym 112160 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112161 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112162 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 112163 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 112164 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 112166 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1
.sym 112167 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I2
.sym 112168 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112170 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 112171 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 112172 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112174 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 112175 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 112176 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112177 soc.cpu.reg_next_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112178 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 112179 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 112180 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 112182 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 112183 soc.cpu.reg_next_pc_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 112184 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112185 soc.cpu.reg_next_pc_SB_DFFESR_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112186 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 112187 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 112188 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 112189 soc.cpu.reg_next_pc_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112190 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 112191 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 112192 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 112194 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112195 soc.cpu.compressed_instr
.sym 112198 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 112199 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112200 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 112202 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 112204 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 112206 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 112208 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 112210 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 112212 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[4]
.sym 112214 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 112216 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[5]
.sym 112218 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 112220 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[6]
.sym 112222 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 112224 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[7]
.sym 112226 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 112228 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[8]
.sym 112230 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 112232 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[9]
.sym 112234 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 112236 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[10]
.sym 112238 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 112240 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[11]
.sym 112242 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 112244 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[12]
.sym 112246 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 112248 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[13]
.sym 112250 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 112252 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[14]
.sym 112254 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 112256 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[15]
.sym 112258 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 112260 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[16]
.sym 112262 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 112264 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[17]
.sym 112266 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 112268 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[18]
.sym 112270 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 112272 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[19]
.sym 112274 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 112276 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[20]
.sym 112278 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 112280 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[21]
.sym 112282 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 112284 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[22]
.sym 112286 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 112288 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[23]
.sym 112290 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 112292 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[24]
.sym 112294 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 112296 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[25]
.sym 112298 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 112300 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[26]
.sym 112302 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 112304 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[27]
.sym 112306 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 112308 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[28]
.sym 112310 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 112312 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[29]
.sym 112313 soc.cpu.reg_next_pc_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 112314 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 112315 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112316 soc.cpu.reg_next_pc_SB_DFFESR_Q_28_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO[30]
.sym 112318 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I1
.sym 112319 soc.cpu.reg_next_pc_SB_DFFESR_Q_18_D_SB_LUT4_O_I2
.sym 112320 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112322 soc.cpu.decoded_imm_j[0]
.sym 112323 soc.cpu.reg_pc_SB_DFFESR_Q_30_D
.sym 112326 soc.cpu.decoded_imm_j[1]
.sym 112327 soc.cpu.cpuregs.wdata_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112328 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[1]
.sym 112330 soc.cpu.decoded_imm_j[2]
.sym 112331 soc.cpu.reg_pc_SB_DFFESR_Q_28_D
.sym 112332 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[2]
.sym 112334 soc.cpu.decoded_imm_j[3]
.sym 112335 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 112336 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[3]
.sym 112338 soc.cpu.decoded_imm_j[4]
.sym 112339 soc.cpu.reg_pc_SB_DFFESR_Q_26_D
.sym 112340 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[4]
.sym 112342 soc.cpu.decoded_imm_j[5]
.sym 112343 soc.cpu.reg_pc_SB_DFFESR_Q_25_D
.sym 112344 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[5]
.sym 112346 soc.cpu.decoded_imm_j[6]
.sym 112347 soc.cpu.reg_pc_SB_DFFESR_Q_24_D
.sym 112348 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[6]
.sym 112350 soc.cpu.decoded_imm_j[7]
.sym 112351 soc.cpu.reg_pc_SB_DFFESR_Q_23_D
.sym 112352 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[7]
.sym 112354 soc.cpu.decoded_imm_j[8]
.sym 112355 soc.cpu.reg_pc_SB_DFFESR_Q_22_D
.sym 112356 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[8]
.sym 112358 soc.cpu.decoded_imm_j[9]
.sym 112359 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 112360 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[9]
.sym 112362 soc.cpu.decoded_imm_j[10]
.sym 112363 soc.cpu.reg_pc_SB_DFFESR_Q_20_D
.sym 112364 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[10]
.sym 112366 soc.cpu.decoded_imm_j[11]
.sym 112367 soc.cpu.reg_pc_SB_DFFESR_Q_19_D
.sym 112368 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[11]
.sym 112370 soc.cpu.decoded_imm_j[12]
.sym 112371 soc.cpu.reg_pc_SB_DFFESR_Q_18_D
.sym 112372 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[12]
.sym 112374 soc.cpu.decoded_imm_j[13]
.sym 112375 soc.cpu.reg_pc_SB_DFFESR_Q_17_D
.sym 112376 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[13]
.sym 112378 soc.cpu.decoded_imm_j[14]
.sym 112379 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 112380 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[14]
.sym 112382 soc.cpu.decoded_imm_j[15]
.sym 112383 soc.cpu.reg_pc_SB_DFFESR_Q_15_D
.sym 112384 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[15]
.sym 112386 soc.cpu.decoded_imm_j[16]
.sym 112387 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 112388 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[16]
.sym 112390 soc.cpu.decoded_imm_j[17]
.sym 112391 soc.cpu.reg_pc_SB_DFFESR_Q_13_D
.sym 112392 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[17]
.sym 112394 soc.cpu.decoded_imm_j[18]
.sym 112395 soc.cpu.reg_pc_SB_DFFESR_Q_12_D
.sym 112396 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[18]
.sym 112398 soc.cpu.decoded_imm_j[19]
.sym 112399 soc.cpu.reg_pc_SB_DFFESR_Q_11_D
.sym 112400 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[19]
.sym 112402 soc.cpu.decoded_imm_j[20]
.sym 112403 soc.cpu.reg_pc_SB_DFFESS_Q_D
.sym 112404 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[20]
.sym 112406 soc.cpu.decoded_imm_j[21]
.sym 112407 soc.cpu.reg_pc_SB_DFFESR_Q_10_D
.sym 112408 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[21]
.sym 112410 soc.cpu.decoded_imm_j[22]
.sym 112411 soc.cpu.reg_pc_SB_DFFESR_Q_9_D
.sym 112412 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[22]
.sym 112414 soc.cpu.decoded_imm_j[23]
.sym 112415 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 112416 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[23]
.sym 112418 soc.cpu.decoded_imm_j[24]
.sym 112419 soc.cpu.reg_pc_SB_DFFESR_Q_7_D
.sym 112420 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[24]
.sym 112422 soc.cpu.decoded_imm_j[25]
.sym 112423 soc.cpu.reg_pc_SB_DFFESR_Q_6_D
.sym 112424 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[25]
.sym 112426 soc.cpu.decoded_imm_j[26]
.sym 112427 soc.cpu.reg_pc_SB_DFFESR_Q_5_D
.sym 112428 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[26]
.sym 112430 soc.cpu.decoded_imm_j[27]
.sym 112431 soc.cpu.reg_pc_SB_DFFESR_Q_4_D
.sym 112432 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[27]
.sym 112434 soc.cpu.decoded_imm_j[28]
.sym 112435 soc.cpu.reg_pc_SB_DFFESR_Q_3_D
.sym 112436 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[28]
.sym 112438 soc.cpu.decoded_imm_j[29]
.sym 112439 soc.cpu.reg_pc_SB_DFFESR_Q_2_D
.sym 112440 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[29]
.sym 112442 soc.cpu.decoded_imm_j[30]
.sym 112443 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 112444 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[30]
.sym 112446 soc.cpu.decoded_imm_j[31]
.sym 112447 soc.cpu.reg_pc_SB_DFFESR_Q_D
.sym 112448 soc.cpu.reg_pc_SB_DFFESR_Q_30_D_SB_CARRY_I1_CO[31]
.sym 112449 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112453 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112457 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112461 soc.cpu.pcpi_rs1[3]
.sym 112462 soc.cpu.cpu_state[4]
.sym 112463 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112464 soc.cpu.cpu_state[3]
.sym 112465 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 112466 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112467 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 112468 soc.cpu.cpu_state[2]
.sym 112469 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112473 soc.cpu.mem_rdata_latched[12]
.sym 112477 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112481 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112485 soc.cpu.mem_rdata_q[7]
.sym 112486 soc.cpu.is_sb_sh_sw
.sym 112487 soc.cpu.decoded_imm_j[0]
.sym 112488 soc.cpu.instr_jal
.sym 112489 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112493 soc.cpu.mem_rdata_q[23]
.sym 112494 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 112495 soc.cpu.decoded_imm_j[3]
.sym 112496 soc.cpu.instr_jal
.sym 112497 $PACKER_GND_NET
.sym 112501 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112505 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112509 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 112514 soc.cpu.decoded_imm_SB_DFFESR_Q_30_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 112515 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 112516 soc.cpu.mem_rdata_q[21]
.sym 112523 soc.cpu.latched_store
.sym 112524 soc.cpu.latched_branch
.sym 112525 soc.cpu.decoded_imm_j[11]
.sym 112526 soc.cpu.instr_jal
.sym 112527 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 112528 soc.cpu.mem_rdata_q[7]
.sym 112529 soc.cpu.cpu_state[4]
.sym 112530 soc.cpu.pcpi_rs1[0]
.sym 112531 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112532 soc.cpu.cpu_state[3]
.sym 112533 soc.cpu.mem_rdata_q[22]
.sym 112534 soc.cpu.decoded_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 112535 soc.cpu.decoded_imm_j[2]
.sym 112536 soc.cpu.instr_jal
.sym 112538 soc.cpu.mem_rdata_q[8]
.sym 112539 soc.cpu.is_sb_sh_sw
.sym 112540 soc.cpu.is_beq_bne_blt_bge_bltu_bgeu
.sym 112541 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I0
.sym 112542 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I1
.sym 112543 soc.cpu.cpu_state[6]
.sym 112544 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3
.sym 112545 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 112546 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112547 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 112548 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O
.sym 112550 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112551 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112552 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112553 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I0
.sym 112554 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112555 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 112556 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I1_I3
.sym 112558 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112559 soc.cpu.mem_rdata_latched[12]
.sym 112560 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112561 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 112562 soc.cpu.cpuregs_raddr1[4]
.sym 112563 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112564 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 112567 soc.cpu.cpuregs_raddr1[3]
.sym 112568 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 112571 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 112572 soc.cpu.decoded_imm_j_SB_DFFE_Q_20_D_SB_LUT4_O_I3
.sym 112575 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 112576 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 112577 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 112578 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112579 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112580 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112581 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 112582 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112583 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112584 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112585 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 112586 soc.cpu.cpuregs_raddr1[2]
.sym 112587 soc.cpu.decoded_imm_j_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 112588 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 112590 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112591 soc.cpu.mem_rdata_latched[4]
.sym 112592 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 112593 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 112594 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 112595 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112596 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112598 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112599 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112600 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 112602 soc.cpu.mem_do_rinst
.sym 112603 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 112604 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 112605 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 112606 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 112607 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 112608 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 112609 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 112610 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112611 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112612 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112613 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112614 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 112615 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 112616 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112619 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 112620 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 112622 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112623 soc.cpu.mem_rdata_latched[6]
.sym 112624 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 112625 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112626 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112627 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112628 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 112631 soc.cpu.mem_rdata_latched[1]
.sym 112632 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112635 soc.cpu.mem_rdata_latched[1]
.sym 112636 soc.cpu.mem_rdata_latched[0]
.sym 112637 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112638 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112639 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112640 soc.cpu.decoded_rd_SB_DFFE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 112641 soc.cpu.mem_rdata_latched[4]
.sym 112642 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112643 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 112644 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 112645 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 112646 soc.cpu.decoded_rd_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 112647 soc.cpu.mem_rdata_latched[4]
.sym 112648 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112649 soc.cpu.mem_rdata_latched[2]
.sym 112650 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112651 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 112652 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 112654 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112655 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112656 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112657 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 112658 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112659 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 112660 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 112662 soc.cpu.mem_rdata_latched[5]
.sym 112663 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 112664 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112667 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 112668 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 112669 soc.cpu.mem_rdata_latched[3]
.sym 112670 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 112671 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 112672 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2
.sym 112674 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112675 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 112676 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 112679 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 112680 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 112682 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 112683 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 112684 soc.cpu.mem_rdata_latched[6]
.sym 112686 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112687 soc.cpu.mem_rdata_latched[5]
.sym 112688 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 112690 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112691 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 112692 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 112693 soc.cpu.mem_rdata_latched[2]
.sym 112694 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 112695 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 112696 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112697 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 112698 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 112699 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 112700 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 112701 soc.cpu.mem_rdata_latched[2]
.sym 112702 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 112703 soc.cpu.mem_rdata_latched[3]
.sym 112704 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112707 soc.cpu.instr_auipc
.sym 112708 soc.cpu.instr_lui
.sym 112710 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 112711 soc.cpu.mem_rdata_latched[6]
.sym 112712 soc.cpu.is_sb_sh_sw_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 112714 soc.cpu.mem_rdata_latched[5]
.sym 112715 soc.cpu.mem_rdata_latched[6]
.sym 112716 soc.cpu.mem_rdata_latched[4]
.sym 112718 soc.cpu.mem_rdata_latched[2]
.sym 112719 soc.cpu.mem_rdata_latched[3]
.sym 112720 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112722 soc.cpu.mem_rdata_latched[5]
.sym 112723 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 112724 soc.cpu.mem_rdata_latched[4]
.sym 112727 resetn
.sym 112728 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 112730 soc.cpu.mem_rdata_latched[2]
.sym 112731 soc.cpu.mem_rdata_latched[3]
.sym 112732 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 112734 soc.cpu.mem_rdata_latched[4]
.sym 112735 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 112736 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 112737 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 112738 soc.cpu.pcpi_rs2[27]
.sym 112739 soc.cpu.mem_wordsize[2]
.sym 112740 soc.cpu.mem_wordsize[1]
.sym 112741 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 112742 soc.cpu.pcpi_rs2[28]
.sym 112743 soc.cpu.mem_wordsize[2]
.sym 112744 soc.cpu.mem_wordsize[1]
.sym 112746 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 112747 soc.cpu.pcpi_rs2[15]
.sym 112748 soc.cpu.mem_wordsize[1]
.sym 112749 soc.cpu.mem_la_wdata[4]
.sym 112750 soc.cpu.mem_wordsize[1]
.sym 112751 soc.cpu.mem_wordsize[2]
.sym 112752 soc.cpu.pcpi_rs2[12]
.sym 112753 soc.cpu.mem_la_wdata_SB_LUT4_O_I0
.sym 112754 soc.cpu.pcpi_rs2[31]
.sym 112755 soc.cpu.mem_wordsize[2]
.sym 112756 soc.cpu.mem_wordsize[1]
.sym 112758 soc.cpu.mem_rdata_latched[5]
.sym 112759 soc.cpu.mem_rdata_latched[4]
.sym 112760 soc.cpu.mem_rdata_latched[6]
.sym 112762 soc.cpu.mem_la_wdata_SB_LUT4_O_3_I0
.sym 112763 soc.cpu.pcpi_rs2[12]
.sym 112764 soc.cpu.mem_wordsize[1]
.sym 112766 soc.cpu.mem_la_wdata_SB_LUT4_O_4_I0
.sym 112767 soc.cpu.pcpi_rs2[11]
.sym 112768 soc.cpu.mem_wordsize[1]
.sym 112769 soc.cpu.mem_la_wdata[7]
.sym 112770 soc.cpu.mem_wordsize[1]
.sym 112771 soc.cpu.mem_wordsize[2]
.sym 112772 soc.cpu.pcpi_rs2[15]
.sym 112780 pwm_b.counter[0]
.sym 112785 soc.cpu.mem_la_wdata[3]
.sym 112786 soc.cpu.mem_wordsize[1]
.sym 112787 soc.cpu.mem_wordsize[2]
.sym 112788 soc.cpu.pcpi_rs2[11]
.sym 112791 pwm_b.counter[1]
.sym 112792 pwm_b.counter[0]
.sym 112804 soc.cpu.pcpi_rs1[6]
.sym 112808 soc.cpu.pcpi_rs1[3]
.sym 112812 soc.cpu.pcpi_rs1[5]
.sym 112816 soc.cpu.pcpi_rs1[2]
.sym 112817 soc.cpu.mem_wordsize[2]
.sym 112818 soc.cpu.mem_wordsize[1]
.sym 112819 soc.cpu.mem_la_wdata[0]
.sym 112820 soc.cpu.pcpi_rs2[16]
.sym 112824 soc.cpu.pcpi_rs1[7]
.sym 112832 soc.cpu.pcpi_rs1[4]
.sym 112834 soc.cpu.mem_la_wdata[0]
.sym 112835 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_29_I1
.sym 112838 soc.cpu.mem_la_wdata[1]
.sym 112839 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 112842 soc.cpu.mem_la_wdata[2]
.sym 112843 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 112846 soc.cpu.mem_la_wdata[3]
.sym 112847 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 112850 soc.cpu.mem_la_wdata[4]
.sym 112851 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 112854 soc.cpu.mem_la_wdata[5]
.sym 112855 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 112858 soc.cpu.mem_la_wdata[6]
.sym 112859 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 112862 soc.cpu.mem_la_wdata[7]
.sym 112863 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 112866 soc.cpu.pcpi_rs2[8]
.sym 112867 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 112870 soc.cpu.pcpi_rs2[9]
.sym 112871 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 112874 soc.cpu.pcpi_rs2[10]
.sym 112875 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 112878 soc.cpu.pcpi_rs2[11]
.sym 112879 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 112882 soc.cpu.pcpi_rs2[12]
.sym 112883 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 112886 soc.cpu.pcpi_rs2[13]
.sym 112887 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 112890 soc.cpu.pcpi_rs2[14]
.sym 112891 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 112894 soc.cpu.pcpi_rs2[15]
.sym 112895 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 112898 soc.cpu.pcpi_rs2[16]
.sym 112899 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 112902 soc.cpu.pcpi_rs2[17]
.sym 112903 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 112906 soc.cpu.pcpi_rs2[18]
.sym 112907 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 112910 soc.cpu.pcpi_rs2[19]
.sym 112911 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 112914 soc.cpu.pcpi_rs2[20]
.sym 112915 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 112918 soc.cpu.pcpi_rs2[21]
.sym 112919 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 112922 soc.cpu.pcpi_rs2[22]
.sym 112923 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 112926 soc.cpu.pcpi_rs2[23]
.sym 112927 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 112930 soc.cpu.pcpi_rs2[24]
.sym 112931 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_13_I1
.sym 112934 soc.cpu.pcpi_rs2[25]
.sym 112935 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 112938 soc.cpu.pcpi_rs2[26]
.sym 112939 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 112942 soc.cpu.pcpi_rs2[27]
.sym 112943 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 112946 soc.cpu.pcpi_rs2[28]
.sym 112947 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 112950 soc.cpu.pcpi_rs2[29]
.sym 112951 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 112954 soc.cpu.pcpi_rs2[30]
.sym 112955 soc.cpu.instr_bge_SB_LUT4_I3_I1_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 112958 soc.cpu.pcpi_rs2[31]
.sym 112959 soc.cpu.instr_bne_SB_LUT4_I1_I0_SB_CARRY_CO_I1
.sym 112964 $nextpnr_ICESTORM_LC_28$I3
.sym 112968 soc.cpu.pcpi_rs1[25]
.sym 112970 soc.cpu.alu_out_SB_LUT4_O_3_I1
.sym 112971 soc.cpu.alu_out_SB_LUT4_O_3_I2
.sym 112972 soc.cpu.alu_out_SB_LUT4_O_3_I3
.sym 112973 soc.cpu.pcpi_rs2[25]
.sym 112974 soc.cpu.pcpi_rs1[25]
.sym 112975 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 112976 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 112977 soc.cpu.pcpi_rs2[28]
.sym 112978 soc.cpu.pcpi_rs1[28]
.sym 112979 soc.cpu.instr_or_SB_LUT4_I3_O
.sym 112980 soc.cpu.instr_and_SB_LUT4_I3_O
.sym 112984 soc.cpu.pcpi_rs1[30]
.sym 112985 soc.cpu.alu_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0
.sym 112986 soc.cpu.pcpi_rs2[25]
.sym 112987 soc.cpu.pcpi_rs1[25]
.sym 112988 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 112990 soc.cpu.pcpi_rs2[28]
.sym 112991 soc.cpu.pcpi_rs1[28]
.sym 112992 soc.cpu.instr_xor_SB_LUT4_I3_O
.sym 113037 $PACKER_VCC_NET
.sym 113044 gpio_led_pmod[0]
.sym 113091 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I2
.sym 113092 soc.cpu.reg_out_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 113098 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113099 soc.cpu.reg_out[19]
.sym 113100 soc.cpu.reg_next_pc[19]
.sym 113110 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113111 soc.cpu.reg_out[24]
.sym 113112 soc.cpu.reg_next_pc[24]
.sym 113118 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113119 soc.cpu.reg_out[28]
.sym 113120 soc.cpu.reg_next_pc[28]
.sym 113122 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113123 soc.cpu.reg_out[27]
.sym 113124 soc.cpu.reg_next_pc[27]
.sym 113128 iomem_addr[13]
.sym 113132 iomem_addr[11]
.sym 113133 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113134 soc.cpu.latched_stalu
.sym 113135 soc.cpu.alu_out_q[30]
.sym 113136 soc.cpu.reg_out[30]
.sym 113140 iomem_addr[15]
.sym 113142 soc.cpu.reg_pc_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 113143 soc.cpu.reg_next_pc[30]
.sym 113144 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 113148 iomem_addr[12]
.sym 113152 iomem_addr[14]
.sym 113156 soc.cpu.compressed_instr
.sym 113158 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 113159 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I2
.sym 113160 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113162 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1
.sym 113163 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I2
.sym 113164 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113166 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113167 soc.cpu.reg_out[30]
.sym 113168 soc.cpu.reg_next_pc[30]
.sym 113170 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1
.sym 113171 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I2
.sym 113172 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113174 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113175 soc.cpu.reg_out[25]
.sym 113176 soc.cpu.reg_next_pc[25]
.sym 113178 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113179 soc.cpu.reg_out[29]
.sym 113180 soc.cpu.reg_next_pc[29]
.sym 113184 iomem_addr[17]
.sym 113186 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113187 soc.cpu.reg_out[21]
.sym 113188 soc.cpu.reg_next_pc[21]
.sym 113190 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113191 soc.cpu.reg_out[23]
.sym 113192 soc.cpu.reg_next_pc[23]
.sym 113193 soc.cpu.reg_next_pc_SB_DFFESR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113194 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 113195 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 113196 soc.cpu.reg_pc_SB_DFFESR_Q_14_D
.sym 113199 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I2
.sym 113200 soc.cpu.reg_out_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 113203 iomem_wstrb[0]
.sym 113204 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 113205 soc.cpu.reg_next_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113206 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 113207 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 113208 soc.cpu.reg_pc_SB_DFFESR_Q_21_D
.sym 113209 soc.cpu.reg_next_pc_SB_DFFESR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113210 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 113211 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 113212 soc.cpu.reg_pc_SB_DFFESR_Q_8_D
.sym 113215 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I2
.sym 113216 soc.cpu.reg_out_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 113218 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113219 soc.cpu.reg_out[20]
.sym 113220 soc.cpu.reg_next_pc[20]
.sym 113221 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0
.sym 113222 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I1
.sym 113223 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I2
.sym 113224 soc.cpu.cpu_state[2]
.sym 113226 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1
.sym 113227 soc.cpu.cpu_state[2]
.sym 113228 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 113230 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113231 soc.cpu.reg_out[18]
.sym 113232 soc.cpu.reg_next_pc[18]
.sym 113234 soc.cpu.reg_out_SB_DFFSR_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113235 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 113236 soc.cpu.irq_pending[20]
.sym 113238 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113239 soc.cpu.reg_out[22]
.sym 113240 soc.cpu.reg_next_pc[22]
.sym 113242 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113243 soc.cpu.reg_out[7]
.sym 113244 soc.cpu.reg_next_pc[7]
.sym 113247 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I2
.sym 113248 soc.cpu.reg_out_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 113250 soc.cpu.reg_pc_SB_DFFESR_Q_21_D_SB_LUT4_O_I1
.sym 113251 soc.cpu.reg_next_pc[9]
.sym 113252 soc.cpu.latched_store_SB_LUT4_I2_1_O
.sym 113253 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I0
.sym 113254 soc.cpu.reg_out_SB_DFFSR_Q_7_D_SB_LUT4_O_I1
.sym 113255 soc.cpu.cpu_state[4]
.sym 113256 soc.cpu.pcpi_rs1[24]
.sym 113257 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113258 soc.cpu.reg_out_SB_DFFSR_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113259 soc.cpu.cpu_state[4]
.sym 113260 soc.cpu.pcpi_rs1[23]
.sym 113262 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113263 soc.cpu.reg_out[16]
.sym 113264 soc.cpu.reg_next_pc[16]
.sym 113266 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113267 soc.cpu.reg_out[9]
.sym 113268 soc.cpu.reg_next_pc[9]
.sym 113269 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I0
.sym 113270 soc.cpu.reg_out_SB_DFFSR_Q_2_D_SB_LUT4_O_I1
.sym 113271 soc.cpu.irq_pending[29]
.sym 113272 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 113274 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113275 soc.cpu.reg_out[4]
.sym 113276 soc.cpu.reg_next_pc[4]
.sym 113277 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113278 soc.cpu.latched_stalu
.sym 113279 soc.cpu.alu_out_q[9]
.sym 113280 soc.cpu.reg_out[9]
.sym 113282 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113283 soc.cpu.reg_out[12]
.sym 113284 soc.cpu.reg_next_pc[12]
.sym 113285 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113286 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 113287 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 113288 soc.cpu.reg_pc_SB_DFFESR_Q_27_D
.sym 113290 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1
.sym 113291 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I2
.sym 113292 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113294 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113295 soc.cpu.reg_out[14]
.sym 113296 soc.cpu.reg_next_pc[14]
.sym 113297 soc.cpu.reg_pc_SB_DFFESR_Q_1_D
.sym 113302 soc.cpu.mem_la_firstword_xfer
.sym 113303 soc.cpu.next_pc[2]
.sym 113306 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113307 soc.cpu.reg_out[13]
.sym 113308 soc.cpu.reg_next_pc[13]
.sym 113310 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I1
.sym 113311 soc.cpu.reg_next_pc_SB_DFFESR_Q_27_D_SB_LUT4_O_I2
.sym 113312 soc.cpu.mem_do_prefetch_SB_DFFESR_Q_E_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113318 soc.cpu.reg_out_SB_DFFSR_Q_23_D_SB_LUT4_O_I1
.sym 113319 soc.cpu.cpu_state[6]
.sym 113320 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 113321 soc.cpu.reg_next_pc_SB_DFFESR_Q_16_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113322 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_I3_SB_LUT4_I3_1_O
.sym 113323 soc.cpu.instr_rdcycle_SB_LUT4_I3_O_SB_LUT4_I1_I2_SB_LUT4_I2_O
.sym 113324 soc.cpu.reg_pc_SB_DFFESR_Q_16_D
.sym 113326 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I1
.sym 113327 soc.cpu.cpu_state[6]
.sym 113328 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3
.sym 113330 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 113331 soc.cpu.cpu_state[4]
.sym 113332 soc.cpu.pcpi_rs1[27]
.sym 113334 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113335 soc.cpu.reg_out[3]
.sym 113336 soc.cpu.reg_next_pc[3]
.sym 113338 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113339 soc.cpu.reg_out[5]
.sym 113340 soc.cpu.reg_next_pc[5]
.sym 113342 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I1
.sym 113343 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I2
.sym 113344 soc.cpu.reg_out_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 113353 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I0
.sym 113354 soc.cpu.reg_out_SB_DFFSR_Q_3_D_SB_LUT4_O_I1
.sym 113355 soc.cpu.cpu_state[4]
.sym 113356 soc.cpu.pcpi_rs1[28]
.sym 113366 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113367 soc.cpu.reg_out[31]
.sym 113368 soc.cpu.reg_next_pc[31]
.sym 113370 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1
.sym 113371 soc.cpu.irq_pending[16]
.sym 113372 soc.cpu.reg_out_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 113374 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 113375 soc.cpu.cpu_state[2]
.sym 113376 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 113377 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113378 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113379 soc.cpu.reg_out_SB_DFFSR_Q_14_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113380 soc.cpu.cpu_state[2]
.sym 113381 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113382 soc.cpu.reg_out_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113383 soc.cpu.cpu_state[4]
.sym 113384 soc.cpu.pcpi_rs1[31]
.sym 113386 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113387 soc.cpu.reg_out[6]
.sym 113388 soc.cpu.reg_next_pc[6]
.sym 113389 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 113401 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 113405 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 113410 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I1
.sym 113411 soc.cpu.cpu_state[6]
.sym 113412 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3
.sym 113415 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I2
.sym 113416 soc.cpu.reg_out_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 113417 soc.cpu.cpu_state[6]
.sym 113418 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113419 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113420 soc.mem_rdata[26]
.sym 113421 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I0
.sym 113422 soc.cpu.reg_out_SB_DFFSR_Q_1_D_SB_LUT4_O_I1
.sym 113423 soc.cpu.cpu_state[4]
.sym 113424 soc.cpu.pcpi_rs1[30]
.sym 113425 soc.cpu.cpu_state[6]
.sym 113426 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113427 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113428 soc.mem_rdata[17]
.sym 113430 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113431 soc.cpu.mem_rdata_latched[12]
.sym 113432 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113433 soc.cpu.cpu_state[6]
.sym 113434 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113435 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113436 soc.mem_rdata[23]
.sym 113438 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I1
.sym 113439 soc.cpu.cpu_state[6]
.sym 113440 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 113441 soc.cpu.cpu_state[6]
.sym 113442 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113443 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113444 soc.mem_rdata[25]
.sym 113445 soc.cpu.cpu_state[6]
.sym 113446 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113447 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113448 soc.mem_rdata[19]
.sym 113449 soc.cpu.cpu_state[6]
.sym 113450 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113451 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113452 soc.mem_rdata[27]
.sym 113454 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I1
.sym 113455 soc.cpu.cpu_state[6]
.sym 113456 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 113457 soc.cpu.cpu_state[6]
.sym 113458 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113459 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113460 soc.mem_rdata[29]
.sym 113461 soc.cpu.cpu_state[6]
.sym 113462 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113463 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113464 soc.mem_rdata[28]
.sym 113465 soc.cpu.cpu_state[6]
.sym 113466 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113467 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113468 soc.mem_rdata[20]
.sym 113470 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I1
.sym 113471 soc.cpu.cpu_state[6]
.sym 113472 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 113477 soc.cpu.latched_is_lh
.sym 113478 soc.cpu.latched_is_lb
.sym 113479 soc.cpu.mem_wordsize[2]
.sym 113480 soc.cpu.mem_wordsize[1]
.sym 113498 soc.cpu.latched_store_SB_LUT4_I2_2_O
.sym 113499 soc.cpu.reg_out[1]
.sym 113500 soc.cpu.reg_next_pc[1]
.sym 113505 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 113506 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 113507 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113508 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113511 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 113512 soc.cpu.decoded_imm_j_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 113514 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113515 soc.cpu.mem_rdata_latched[2]
.sym 113516 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 113518 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113519 soc.cpu.mem_rdata_latched[12]
.sym 113520 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113523 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 113524 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 113527 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 113528 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 113530 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113531 soc.cpu.mem_rdata_latched[12]
.sym 113532 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113535 soc.cpu.mem_rdata_latched[12]
.sym 113536 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113537 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113538 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113539 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 113540 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113541 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 113542 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113543 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 113544 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113545 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113546 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113547 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113548 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113551 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 113552 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113555 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 113556 soc.cpu.mem_rdata_latched[1]
.sym 113558 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3_SB_LUT4_I3_I1
.sym 113559 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 113560 soc.cpu.decoded_imm_j_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 113563 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 113564 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113567 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 113568 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113570 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 113571 soc.cpu.decoded_imm_j_SB_DFFE_Q_15_D_SB_LUT4_O_I2
.sym 113572 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 113573 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113574 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 113575 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 113576 soc.cpu.mem_rdata_latched[3]
.sym 113577 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113578 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 113579 soc.cpu.mem_rdata_latched[3]
.sym 113580 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113583 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113584 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113585 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 113586 soc.cpu.mem_rdata_latched[12]
.sym 113587 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 113588 soc.cpu.mem_rdata_latched[3]
.sym 113591 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 113592 soc.cpu.mem_rdata_latched[12]
.sym 113594 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113595 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113596 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 113599 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113600 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 113601 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113602 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 113603 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 113604 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113606 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 113607 soc.cpu.mem_rdata_latched[3]
.sym 113608 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113610 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113611 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 113612 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113615 soc.cpu.mem_rdata_latched[1]
.sym 113616 soc.cpu.mem_rdata_latched[0]
.sym 113618 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113619 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113620 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 113621 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 113622 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113623 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 113624 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113625 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113626 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113627 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113628 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 113631 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113632 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113634 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113635 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 113636 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 113638 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113639 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113640 soc.cpu.mem_rdata_latched[12]
.sym 113641 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 113642 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 113643 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 113644 soc.cpu.mem_rdata_latched[3]
.sym 113647 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 113648 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113649 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113650 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113651 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 113652 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 113653 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113654 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113655 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113656 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113657 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113658 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 113659 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113660 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 113663 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113664 soc.cpu.mem_rdata_latched[12]
.sym 113665 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113666 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113667 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113668 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 113669 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113670 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 113671 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113672 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113673 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 113674 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113675 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113676 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113678 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113679 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113680 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113681 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_2_O
.sym 113682 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 113683 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113684 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113686 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 113687 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113688 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113691 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113692 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113694 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113695 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113696 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 113697 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 113698 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 113699 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113700 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113702 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113703 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113704 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113706 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 113707 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113708 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113711 soc.cpu.mem_rdata_latched[5]
.sym 113712 soc.cpu.mem_rdata_latched[6]
.sym 113714 soc.cpu.mem_rdata_latched[4]
.sym 113715 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113716 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113719 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 113720 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113721 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 113722 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 113723 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113724 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113725 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 113726 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 113727 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113728 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113729 soc.cpu.decoded_rd_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 113730 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113731 soc.cpu.mem_rdata_latched[4]
.sym 113732 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 113733 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 113734 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113735 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113736 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113741 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 113742 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113743 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113744 soc.cpu.mem_rdata_latched[6]
.sym 113749 soc.cpu.mem_wordsize[2]
.sym 113750 soc.cpu.mem_wordsize[1]
.sym 113751 soc.cpu.mem_la_wdata[2]
.sym 113752 soc.cpu.pcpi_rs2[18]
.sym 113753 soc.cpu.mem_wordsize[2]
.sym 113754 soc.cpu.mem_wordsize[1]
.sym 113755 soc.cpu.mem_la_wdata[5]
.sym 113756 soc.cpu.pcpi_rs2[21]
.sym 113757 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113758 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113759 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113760 soc.cpu.mem_rdata_latched[12]
.sym 113761 soc.cpu.mem_wordsize[2]
.sym 113762 soc.cpu.mem_wordsize[1]
.sym 113763 soc.cpu.mem_la_wdata[1]
.sym 113764 soc.cpu.pcpi_rs2[17]
.sym 113765 soc.cpu.mem_wordsize[2]
.sym 113766 soc.cpu.mem_wordsize[1]
.sym 113767 soc.cpu.mem_la_wdata[4]
.sym 113768 soc.cpu.pcpi_rs2[20]
.sym 113777 soc.cpu.mem_wordsize[2]
.sym 113778 soc.cpu.mem_wordsize[1]
.sym 113779 soc.cpu.mem_la_wdata[3]
.sym 113780 soc.cpu.pcpi_rs2[19]
.sym 113782 soc.cpu.mem_xfer
.sym 113783 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 113784 soc.cpu.mem_rdata_q[9]
.sym 113786 soc.cpu.mem_xfer
.sym 113787 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 113788 soc.cpu.mem_rdata_q[8]
.sym 113789 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 113790 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 113791 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 113792 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 113794 soc.cpu.mem_xfer
.sym 113795 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113796 soc.cpu.mem_rdata_q[7]
.sym 113797 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I0
.sym 113798 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1
.sym 113799 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2
.sym 113800 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113801 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 113802 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 113803 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 113804 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 113806 soc.cpu.mem_xfer
.sym 113807 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113808 soc.cpu.mem_rdata_q[11]
.sym 113809 soc.cpu.mem_rdata_q_SB_DFF_Q_20_D_SB_LUT4_O_I0
.sym 113810 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I1
.sym 113811 soc.cpu.mem_rdata_q_SB_DFF_Q_21_D_SB_LUT4_O_I2
.sym 113812 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113814 soc.cpu.mem_xfer
.sym 113815 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 113816 soc.cpu.mem_rdata_q[10]
.sym 113820 soc.cpu.pcpi_rs1[8]
.sym 113823 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 113824 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 113828 soc.cpu.pcpi_rs1[13]
.sym 113832 soc.cpu.pcpi_rs1[12]
.sym 113834 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 113835 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 113836 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 113840 soc.cpu.pcpi_rs1[15]
.sym 113844 soc.cpu.pcpi_rs1[14]
.sym 113848 soc.cpu.pcpi_rs1[10]
.sym 113852 soc.cpu.pcpi_rs1[11]
.sym 113856 soc.cpu.pcpi_rs1[9]
.sym 113860 soc.cpu.pcpi_rs1[20]
.sym 113864 soc.cpu.pcpi_rs1[19]
.sym 113868 soc.cpu.pcpi_rs1[18]
.sym 113872 soc.cpu.pcpi_rs1[22]
.sym 113876 soc.cpu.pcpi_rs1[21]
.sym 113880 soc.cpu.pcpi_rs1[17]
.sym 113884 soc.cpu.pcpi_rs1[23]
.sym 113888 soc.cpu.pcpi_rs1[16]
.sym 113892 soc.cpu.pcpi_rs1[27]
.sym 113893 soc.cpu.cpu_state[0]
.sym 113900 soc.cpu.pcpi_rs1[28]
.sym 113904 soc.cpu.pcpi_rs2[20]
.sym 113908 soc.cpu.pcpi_rs2[21]
.sym 113912 soc.cpu.pcpi_rs1[26]
.sym 113916 soc.cpu.pcpi_rs1[29]
.sym 113920 soc.cpu.pcpi_rs2[23]
.sym 113921 soc.cpu.mem_la_wdata[7]
.sym 113928 gpio_led_pmod[1]
.sym 113929 soc.cpu.mem_la_wdata[1]
.sym 113936 gpio_led_pmod[3]
.sym 113937 soc.cpu.mem_la_wdata[3]
.sym 113941 soc.cpu.mem_la_wdata[2]
.sym 113948 soc.cpu.pcpi_rs1[31]
.sym 113952 gpio_led_pmod[2]
.sym 113954 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 113955 soc.simpleuart.send_pattern[1]
.sym 113956 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113977 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 113978 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113979 iomem_wdata[0]
.sym 113980 soc.simpleuart.send_pattern[2]
.sym 113989 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 113990 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113991 iomem_wdata[1]
.sym 113992 soc.simpleuart.send_pattern[3]
.sym 113993 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 113994 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113995 iomem_wdata[5]
.sym 113996 soc.simpleuart.send_pattern[7]
.sym 113997 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 113998 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 113999 iomem_wdata[4]
.sym 114000 soc.simpleuart.send_pattern[6]
.sym 114001 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 114002 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114003 iomem_wdata[2]
.sym 114004 soc.simpleuart.send_pattern[4]
.sym 114005 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 114006 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114007 iomem_wdata[3]
.sym 114008 soc.simpleuart.send_pattern[5]
.sym 114009 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 114010 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114011 iomem_wdata[7]
.sym 114012 soc.simpleuart.send_pattern[9]
.sym 114013 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 114014 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114015 iomem_wdata[6]
.sym 114016 soc.simpleuart.send_pattern[8]
.sym 114024 iomem_addr[5]
.sym 114028 gpio_led_pmod[4]
.sym 114032 iomem_addr[6]
.sym 114033 iomem_wdata[0]
.sym 114040 iomem_addr[4]
.sym 114044 iomem_addr[7]
.sym 114050 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 114055 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 114059 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 114063 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 114067 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 114071 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 114075 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 114079 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 114083 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 114087 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 114091 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 114095 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 114099 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 114103 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 114107 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 114111 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 114115 soc.memory.cs_0
.sym 114119 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 114123 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 114127 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 114131 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 114135 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 114139 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 114143 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 114147 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 114150 $PACKER_VCC_NET
.sym 114151 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 114155 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 114159 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 114163 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 114167 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 114171 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 114175 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 114180 $nextpnr_ICESTORM_LC_32$I3
.sym 114181 iomem_wdata[5]
.sym 114188 iomem_addr[31]
.sym 114192 iomem_addr[29]
.sym 114200 iomem_addr[16]
.sym 114201 iomem_wdata[4]
.sym 114210 soc.cpu.mem_la_firstword_xfer
.sym 114211 soc.cpu.next_pc[2]
.sym 114215 soc.cpu.next_pc[3]
.sym 114216 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[1]
.sym 114219 soc.cpu.next_pc[4]
.sym 114220 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[2]
.sym 114223 soc.cpu.next_pc[5]
.sym 114224 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[3]
.sym 114227 soc.cpu.next_pc[6]
.sym 114228 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[4]
.sym 114231 soc.cpu.next_pc[7]
.sym 114232 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[5]
.sym 114235 soc.cpu.next_pc[8]
.sym 114236 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[6]
.sym 114239 soc.cpu.next_pc[9]
.sym 114240 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[7]
.sym 114243 soc.cpu.next_pc[10]
.sym 114244 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[8]
.sym 114247 soc.cpu.next_pc[11]
.sym 114248 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[9]
.sym 114251 soc.cpu.next_pc[12]
.sym 114252 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[10]
.sym 114255 soc.cpu.next_pc[13]
.sym 114256 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[11]
.sym 114259 soc.cpu.next_pc[14]
.sym 114260 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[12]
.sym 114263 soc.cpu.next_pc[15]
.sym 114264 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[13]
.sym 114267 soc.cpu.next_pc[16]
.sym 114268 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[14]
.sym 114271 soc.cpu.next_pc[17]
.sym 114272 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[15]
.sym 114275 soc.cpu.next_pc[18]
.sym 114276 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[16]
.sym 114279 soc.cpu.next_pc[19]
.sym 114280 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[17]
.sym 114283 soc.cpu.next_pc[20]
.sym 114284 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[18]
.sym 114287 soc.cpu.next_pc[21]
.sym 114288 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[19]
.sym 114291 soc.cpu.next_pc[22]
.sym 114292 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[20]
.sym 114295 soc.cpu.next_pc[23]
.sym 114296 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[21]
.sym 114299 soc.cpu.next_pc[24]
.sym 114300 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[22]
.sym 114303 soc.cpu.next_pc[25]
.sym 114304 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[23]
.sym 114307 soc.cpu.next_pc[26]
.sym 114308 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[24]
.sym 114311 soc.cpu.next_pc[27]
.sym 114312 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[25]
.sym 114315 soc.cpu.next_pc[28]
.sym 114316 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[26]
.sym 114319 soc.cpu.next_pc[29]
.sym 114320 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[27]
.sym 114323 soc.cpu.next_pc[30]
.sym 114324 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[28]
.sym 114325 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114326 soc.cpu.pcpi_rs1[31]
.sym 114327 soc.cpu.next_pc[31]
.sym 114328 soc.cpu.mem_la_firstword_xfer_SB_CARRY_I0_CO[29]
.sym 114330 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114331 soc.cpu.pcpi_rs1[29]
.sym 114332 soc.cpu.mem_la_addr_SB_LUT4_O_2_I3
.sym 114333 iomem_addr[31]
.sym 114334 iomem_addr[30]
.sym 114335 iomem_addr[29]
.sym 114336 iomem_addr[28]
.sym 114354 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114355 soc.cpu.pcpi_rs1[28]
.sym 114356 soc.cpu.mem_la_addr_SB_LUT4_O_3_I3
.sym 114366 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 114367 soc.cpu.pcpi_rs1[30]
.sym 114368 soc.cpu.mem_la_addr_SB_LUT4_O_1_I3
.sym 114369 soc.cpu.cpu_state[6]
.sym 114370 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114371 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114372 soc.mem_rdata[31]
.sym 114373 soc.cpu.cpu_state[6]
.sym 114374 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114375 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114376 soc.mem_rdata[18]
.sym 114377 soc.cpu.cpu_state[6]
.sym 114378 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114379 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114380 soc.mem_rdata[16]
.sym 114393 soc.cpu.cpu_state[6]
.sym 114394 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114395 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114396 soc.mem_rdata[24]
.sym 114397 soc.cpu.cpu_state[6]
.sym 114398 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114399 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114400 soc.mem_rdata[21]
.sym 114405 soc.cpu.latched_is_lb
.sym 114406 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 114407 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114408 soc.cpu.latched_is_lh
.sym 114409 soc.cpu.latched_is_lb
.sym 114410 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 114411 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114412 soc.cpu.latched_is_lh
.sym 114413 soc.cpu.cpu_state[6]
.sym 114414 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114415 soc.cpu.latched_is_lb
.sym 114416 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114417 soc.cpu.cpu_state[6]
.sym 114418 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114419 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114420 soc.mem_rdata[22]
.sym 114421 soc.cpu.latched_is_lb
.sym 114422 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 114423 soc.cpu.latched_is_lh
.sym 114424 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114425 soc.cpu.cpu_state[6]
.sym 114426 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114427 soc.cpu.reg_out_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114428 soc.mem_rdata[30]
.sym 114429 soc.cpu.latched_is_lb
.sym 114430 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 114431 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114432 soc.cpu.latched_is_lh
.sym 114433 soc.cpu.latched_is_lb
.sym 114434 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 114435 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114436 soc.cpu.latched_is_lh
.sym 114437 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114438 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114439 soc.mem_rdata[24]
.sym 114440 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114445 soc.cpu.latched_is_lb
.sym 114446 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 114447 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114448 soc.cpu.latched_is_lh
.sym 114449 soc.cpu.latched_is_lb
.sym 114450 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 114451 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114452 soc.cpu.latched_is_lh
.sym 114453 soc.cpu.latched_is_lb
.sym 114454 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 114455 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114456 soc.cpu.latched_is_lh
.sym 114461 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I0
.sym 114462 soc.cpu.cpu_state[6]
.sym 114463 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I2
.sym 114464 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3
.sym 114465 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 114466 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114467 soc.cpu.pcpi_rs1[1]
.sym 114468 soc.cpu.pcpi_rs1[0]
.sym 114473 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114474 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114475 soc.mem_rdata[29]
.sym 114476 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114479 soc.cpu.mem_wordsize[2]
.sym 114480 soc.cpu.pcpi_rs1[1]
.sym 114485 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114486 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114487 soc.mem_rdata[28]
.sym 114488 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114497 soc.cpu.mem_xfer
.sym 114498 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114499 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114500 soc.cpu.mem_rdata_q[8]
.sym 114502 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114503 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 114504 soc.cpu.decoded_rd_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114510 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114511 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 114512 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114514 soc.cpu.mem_xfer
.sym 114515 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114516 soc.cpu.mem_rdata_q[8]
.sym 114518 soc.cpu.mem_xfer
.sym 114519 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_O
.sym 114520 soc.cpu.mem_rdata_q[18]
.sym 114522 soc.cpu.mem_la_secondword
.sym 114523 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114524 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114527 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 114528 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114529 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114530 soc.cpu.mem_16bit_buffer[11]
.sym 114531 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 114532 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 114534 soc.cpu.mem_la_secondword
.sym 114535 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 114536 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 114538 soc.cpu.mem_la_secondword
.sym 114539 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 114540 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 114542 soc.cpu.mem_rdata_latched[12]
.sym 114543 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114544 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114545 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114546 soc.cpu.mem_16bit_buffer[10]
.sym 114547 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 114548 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 114550 soc.cpu.mem_la_secondword
.sym 114551 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 114552 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_I2_I3
.sym 114554 soc.cpu.mem_la_secondword
.sym 114555 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 114556 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_I3
.sym 114557 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114558 soc.cpu.mem_16bit_buffer[8]
.sym 114559 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 114560 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 114561 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114562 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114563 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114564 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114567 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114568 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114571 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114572 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114574 soc.cpu.mem_la_secondword
.sym 114575 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 114576 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_I2_I3
.sym 114577 soc.cpu.mem_rdata_latched[2]
.sym 114578 soc.cpu.mem_rdata_latched[5]
.sym 114579 soc.cpu.mem_rdata_latched[6]
.sym 114580 soc.cpu.mem_rdata_latched[4]
.sym 114581 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114582 soc.cpu.instr_retirq_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114583 soc.cpu.instr_waitirq_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114584 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114585 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114586 soc.cpu.mem_16bit_buffer[3]
.sym 114587 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2
.sym 114588 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I3
.sym 114590 soc.cpu.mem_xfer
.sym 114591 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_I2_O
.sym 114592 soc.cpu.mem_rdata_q[19]
.sym 114593 soc.mem_rdata[30]
.sym 114597 soc.mem_rdata[27]
.sym 114601 soc.mem_rdata[26]
.sym 114607 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_I1_I2
.sym 114608 soc.cpu.mem_rdata_latched[3]
.sym 114609 soc.mem_rdata[24]
.sym 114614 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114615 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114616 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114618 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114619 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114620 soc.cpu.mem_rdata_latched[0]
.sym 114623 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 114624 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114626 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 114627 soc.cpu.mem_rdata_latched[5]
.sym 114628 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I3
.sym 114629 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114630 soc.cpu.mem_16bit_buffer[7]
.sym 114631 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_I2
.sym 114632 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 114634 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114635 soc.cpu.mem_16bit_buffer[14]
.sym 114636 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114638 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114639 soc.cpu.mem_16bit_buffer[13]
.sym 114640 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114642 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 114643 soc.cpu.mem_rdata_latched[12]
.sym 114644 soc.cpu.mem_rdata_q_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 114646 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 114647 soc.cpu.mem_16bit_buffer[15]
.sym 114648 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 114650 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 114651 soc.cpu.mem_rdata_latched[12]
.sym 114652 soc.cpu.mem_rdata_q_SB_DFF_Q_13_D_SB_LUT4_O_I3
.sym 114653 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114654 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114655 soc.cpu.mem_rdata_latched[12]
.sym 114656 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114657 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114658 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114659 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 114660 soc.cpu.mem_rdata_latched[12]
.sym 114662 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 114663 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 114664 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114666 soc.cpu.mem_xfer
.sym 114667 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 114668 soc.cpu.mem_rdata_q[17]
.sym 114669 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 114670 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114671 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114672 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114673 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114674 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114675 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114676 soc.cpu.mem_rdata_latched[12]
.sym 114678 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 114679 soc.cpu.mem_rdata_latched[12]
.sym 114680 soc.cpu.mem_rdata_q_SB_DFF_Q_14_D_SB_LUT4_O_I3
.sym 114682 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114683 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114684 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114686 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 114687 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114688 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 114690 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114691 soc.cpu.mem_rdata_latched[3]
.sym 114692 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114693 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114694 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114695 soc.cpu.decoded_rs1_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114696 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114699 soc.cpu.mem_rdata_latched[0]
.sym 114700 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114703 soc.cpu.mem_rdata_latched[12]
.sym 114704 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 114705 soc.cpu.mem_rdata_latched[12]
.sym 114706 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 114707 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 114708 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114711 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114712 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 114715 soc.cpu.instr_auipc_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114716 soc.cpu.is_alu_reg_reg_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 114719 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 114720 soc.cpu.mem_rdata_latched[12]
.sym 114722 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 114723 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114724 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114726 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1
.sym 114727 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 114728 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3
.sym 114729 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 114730 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114731 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 114732 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114734 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 114735 soc.cpu.mem_rdata_latched[3]
.sym 114736 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114739 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 114740 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114743 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O
.sym 114744 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I3
.sym 114747 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114748 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114751 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114752 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114754 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 114755 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3_SB_LUT4_I2_1_O
.sym 114756 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 114757 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I0
.sym 114758 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1
.sym 114759 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 114760 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3
.sym 114762 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114763 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114764 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114765 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 114766 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 114767 soc.cpu.mem_rdata_latched[3]
.sym 114768 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 114771 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 114772 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114773 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I0
.sym 114774 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I1
.sym 114775 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I2
.sym 114776 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 114777 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114778 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 114779 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114780 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114781 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 114782 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114783 soc.cpu.mem_rdata_latched[12]
.sym 114784 soc.cpu.mem_rdata_q_SB_DFF_Q_24_D_SB_LUT4_O_I1
.sym 114785 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114786 soc.cpu.mem_rdata_latched[3]
.sym 114787 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 114788 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114789 soc.cpu.mem_rdata_latched[12]
.sym 114790 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 114791 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114792 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114795 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 114796 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 114797 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 114798 soc.cpu.mem_rdata_latched[5]
.sym 114799 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114800 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 114802 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114803 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114804 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 114805 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114806 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 114807 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 114808 soc.cpu.mem_rdata_latched[12]
.sym 114809 soc.cpu.mem_rdata_latched[3]
.sym 114810 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114811 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114812 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114814 soc.cpu.mem_xfer
.sym 114815 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 114816 soc.cpu.mem_rdata_q[26]
.sym 114818 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114819 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 114820 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114823 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114824 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 114827 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 114828 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114830 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114831 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114832 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 114833 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 114834 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114835 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114836 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 114839 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114840 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114843 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114844 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 114846 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 114847 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114848 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 114849 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1_SB_LUT4_I1_I0
.sym 114850 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 114851 soc.cpu.mem_rdata_latched[2]
.sym 114852 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114858 soc.cpu.mem_xfer
.sym 114859 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3
.sym 114860 soc.cpu.mem_rdata_q[24]
.sym 114861 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I0
.sym 114862 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I1
.sym 114863 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 114864 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I3
.sym 114867 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 114868 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 114870 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 114871 soc.cpu.mem_rdata_q_SB_DFF_Q_11_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 114872 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 114874 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114875 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 114876 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 114878 soc.cpu.mem_xfer
.sym 114879 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_I2_O
.sym 114880 soc.cpu.mem_rdata_q[20]
.sym 114884 gpio_led_pmod[6]
.sym 114885 iomem_wdata[1]
.sym 114893 iomem_wdata[3]
.sym 114909 iomem_wdata[2]
.sym 114913 soc.simpleuart.recv_pattern[7]
.sym 114933 UART_RX$SB_IO_IN
.sym 114954 soc.spimemio.rd_inc
.sym 114955 iomem_addr[17]
.sym 114956 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 114957 iomem_addr[4]
.sym 114958 soc.spimemio.rd_addr[4]
.sym 114959 soc.spimemio.rd_addr[8]
.sym 114960 iomem_addr[8]
.sym 114965 soc.spimemio.rd_addr[4]
.sym 114966 iomem_addr[4]
.sym 114967 soc.spimemio.rd_addr[8]
.sym 114968 iomem_addr[8]
.sym 114970 soc.spimemio.rd_inc
.sym 114971 iomem_addr[15]
.sym 114972 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 114973 soc.spimemio.rd_addr[17]
.sym 114974 iomem_addr[17]
.sym 114975 soc.spimemio.rd_addr[15]
.sym 114976 iomem_addr[15]
.sym 114980 iomem_addr[3]
.sym 114981 soc.spimemio.rd_addr[23]
.sym 114982 iomem_addr[23]
.sym 114983 soc.spimemio.rd_addr[20]
.sym 114984 iomem_addr[20]
.sym 114988 iomem_addr[0]
.sym 114990 soc.spimemio.rd_inc
.sym 114991 iomem_addr[14]
.sym 114992 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 114996 iomem_addr[1]
.sym 114998 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 114999 soc.spimemio.rd_addr[14]
.sym 115000 iomem_addr[14]
.sym 115004 iomem_addr[2]
.sym 115006 soc.spimemio.rd_inc
.sym 115007 iomem_addr[23]
.sym 115008 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 115010 soc.memory.cs_0_SB_CARRY_I1_1_CO[1]
.sym 115015 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_19_I1
.sym 115019 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_8_I1
.sym 115023 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_6_I1
.sym 115027 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_5_I1
.sym 115031 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_4_I1
.sym 115035 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_3_I1
.sym 115039 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1
.sym 115043 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_1_I1
.sym 115047 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_I1
.sym 115051 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_28_I1
.sym 115055 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_27_I1
.sym 115059 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_26_I1
.sym 115063 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_25_I1
.sym 115067 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_24_I1
.sym 115071 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_23_I1
.sym 115075 soc.memory.cs_0
.sym 115078 $PACKER_VCC_NET
.sym 115079 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_22_I1
.sym 115083 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_21_I1
.sym 115087 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_20_I1
.sym 115091 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_18_I1
.sym 115095 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_17_I1
.sym 115099 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_16_I1
.sym 115103 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_15_I1
.sym 115107 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_14_I1
.sym 115111 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 115115 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 115119 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 115123 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 115127 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 115131 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 115135 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 115140 $nextpnr_ICESTORM_LC_27$I3
.sym 115144 iomem_addr[24]
.sym 115148 iomem_addr[26]
.sym 115152 iomem_addr[21]
.sym 115156 iomem_addr[27]
.sym 115160 iomem_addr[20]
.sym 115164 iomem_addr[25]
.sym 115170 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115171 soc.cpu.pcpi_rs1[4]
.sym 115172 soc.cpu.mem_la_addr_SB_LUT4_O_27_I3
.sym 115174 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115175 soc.cpu.pcpi_rs1[7]
.sym 115176 soc.cpu.mem_la_addr_SB_LUT4_O_24_I3
.sym 115178 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115179 soc.cpu.pcpi_rs1[8]
.sym 115180 soc.cpu.mem_la_addr_SB_LUT4_O_23_I3
.sym 115182 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115183 soc.cpu.pcpi_rs1[16]
.sym 115184 soc.cpu.mem_la_addr_SB_LUT4_O_15_I3
.sym 115186 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115187 soc.cpu.pcpi_rs1[5]
.sym 115188 soc.cpu.mem_la_addr_SB_LUT4_O_26_I3
.sym 115190 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115191 soc.cpu.pcpi_rs1[21]
.sym 115192 soc.cpu.mem_la_addr_SB_LUT4_O_10_I3
.sym 115194 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115195 soc.cpu.pcpi_rs1[20]
.sym 115196 soc.cpu.mem_la_addr_SB_LUT4_O_11_I3
.sym 115198 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115199 soc.cpu.pcpi_rs1[6]
.sym 115200 soc.cpu.mem_la_addr_SB_LUT4_O_25_I3
.sym 115202 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115203 soc.cpu.pcpi_rs1[23]
.sym 115204 soc.cpu.mem_la_addr_SB_LUT4_O_8_I3
.sym 115206 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115207 soc.cpu.pcpi_rs1[2]
.sym 115208 soc.cpu.mem_la_addr_SB_LUT4_O_29_I3
.sym 115210 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115211 soc.cpu.pcpi_rs1[17]
.sym 115212 soc.cpu.mem_la_addr_SB_LUT4_O_14_I3
.sym 115214 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115215 soc.cpu.pcpi_rs1[11]
.sym 115216 soc.cpu.mem_la_addr_SB_LUT4_O_20_I3
.sym 115218 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115219 soc.cpu.pcpi_rs1[9]
.sym 115220 soc.cpu.mem_la_addr_SB_LUT4_O_22_I3
.sym 115222 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115223 soc.cpu.pcpi_rs1[22]
.sym 115224 soc.cpu.mem_la_addr_SB_LUT4_O_9_I3
.sym 115226 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115227 soc.cpu.pcpi_rs1[3]
.sym 115228 soc.cpu.mem_la_addr_SB_LUT4_O_28_I3
.sym 115230 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115231 soc.cpu.pcpi_rs1[10]
.sym 115232 soc.cpu.mem_la_addr_SB_LUT4_O_21_I3
.sym 115234 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115235 soc.cpu.pcpi_rs1[24]
.sym 115236 soc.cpu.mem_la_addr_SB_LUT4_O_7_I3
.sym 115238 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115239 soc.cpu.pcpi_rs1[15]
.sym 115240 soc.cpu.mem_la_addr_SB_LUT4_O_16_I3
.sym 115242 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115243 soc.cpu.pcpi_rs1[13]
.sym 115244 soc.cpu.mem_la_addr_SB_LUT4_O_18_I3
.sym 115246 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115247 soc.cpu.pcpi_rs1[12]
.sym 115248 soc.cpu.mem_la_addr_SB_LUT4_O_19_I3
.sym 115250 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115251 soc.cpu.pcpi_rs1[19]
.sym 115252 soc.cpu.mem_la_addr_SB_LUT4_O_12_I3
.sym 115254 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115255 soc.cpu.pcpi_rs1[14]
.sym 115256 soc.cpu.mem_la_addr_SB_LUT4_O_17_I3
.sym 115258 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115259 soc.cpu.pcpi_rs1[27]
.sym 115260 soc.cpu.mem_la_addr_SB_LUT4_O_4_I3
.sym 115262 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115263 soc.cpu.pcpi_rs1[25]
.sym 115264 soc.cpu.mem_la_addr_SB_LUT4_O_6_I3
.sym 115265 soc.simpleuart.recv_pattern[7]
.sym 115272 iomem_addr[30]
.sym 115273 soc.simpleuart.recv_pattern[6]
.sym 115279 soc.simpleuart.recv_buf_valid
.sym 115280 soc.simpleuart.recv_buf_data[6]
.sym 115281 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115282 soc.simpleuart_reg_div_do[6]
.sym 115283 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 115284 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115285 iomem_addr[25]
.sym 115286 iomem_addr[24]
.sym 115287 iomem_addr[27]
.sym 115288 iomem_addr[26]
.sym 115289 iomem_addr[26]
.sym 115290 iomem_addr[25]
.sym 115291 iomem_addr[27]
.sym 115292 iomem_addr[24]
.sym 115296 iomem_addr[28]
.sym 115299 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_O_I2
.sym 115300 iomem_ready_SB_LUT4_I3_O
.sym 115301 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115302 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_I1
.sym 115303 flash_io0_oe_SB_LUT4_I3_O
.sym 115304 soc.ram_ready
.sym 115307 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_I2
.sym 115308 iomem_ready_SB_LUT4_I3_O
.sym 115310 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115311 soc.cpu.pcpi_rs1[26]
.sym 115312 soc.cpu.mem_la_addr_SB_LUT4_O_5_I3
.sym 115313 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 115314 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 115315 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115316 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115319 soc.simpleuart.recv_buf_valid
.sym 115320 soc.simpleuart.recv_buf_data[7]
.sym 115321 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 115322 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 115323 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115324 soc.ram_ready
.sym 115333 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115334 soc.spimem_rdata[6]
.sym 115335 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115336 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115337 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115338 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 115339 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 115340 soc.ram_ready
.sym 115341 soc.spimemio.buffer[6]
.sym 115349 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115350 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 115351 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_O
.sym 115352 soc.ram_ready
.sym 115358 iomem_ready_SB_LUT4_I1_O
.sym 115359 soc.cpu.mem_rdata_SB_LUT4_O_5_I2
.sym 115360 iomem_rdata[24]
.sym 115365 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115366 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115367 iomem_rdata[4]
.sym 115368 iomem_ready_SB_LUT4_I1_O
.sym 115369 gpio_led_pmod[4]
.sym 115374 iomem_ready_SB_LUT4_I1_O
.sym 115375 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115376 soc.spimem_rdata[4]
.sym 115381 gpio_led_b[0]
.sym 115385 gpio_led_pmod[0]
.sym 115394 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115395 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 115396 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115398 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 115399 soc.mem_rdata[23]
.sym 115400 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115401 soc.cpu.cpu_state[6]
.sym 115402 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 115403 soc.cpu.mem_wordsize[1]
.sym 115404 soc.cpu.reg_out_SB_DFFSR_Q_27_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115405 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115406 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115407 soc.mem_rdata[31]
.sym 115408 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115409 soc.cpu.pcpi_rs1[0]
.sym 115410 soc.cpu.pcpi_rs1[1]
.sym 115411 soc.mem_rdata[27]
.sym 115412 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115414 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115415 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 115416 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115417 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115418 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115419 soc.mem_rdata[30]
.sym 115420 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115421 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115422 soc.mem_rdata[27]
.sym 115423 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115424 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115427 soc.mem_rdata[16]
.sym 115428 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115429 iomem_ready_SB_LUT4_I1_O
.sym 115430 iomem_rdata[8]
.sym 115431 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 115432 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 115433 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115434 soc.mem_rdata[26]
.sym 115435 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115436 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115437 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115438 soc.cpu.pcpi_rs1[0]
.sym 115439 soc.mem_rdata[17]
.sym 115440 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115442 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115443 soc.cpu.reg_out_SB_DFFSR_Q_30_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115444 soc.cpu.mem_wordsize[1]
.sym 115445 soc.cpu.pcpi_rs1[0]
.sym 115446 soc.cpu.pcpi_rs1[1]
.sym 115447 flash_io0_oe_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 115448 soc.mem_rdata[24]
.sym 115449 soc.cpu.mem_wordsize[1]
.sym 115450 soc.cpu.pcpi_rs1[1]
.sym 115451 soc.mem_rdata[25]
.sym 115452 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115453 soc.cpu.reg_out_SB_DFFSR_Q_22_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115454 soc.mem_rdata[25]
.sym 115455 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115456 soc.cpu.reg_out_SB_DFFSR_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115458 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115459 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 115460 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115462 soc.cpu.mem_xfer
.sym 115463 soc.mem_rdata[22]
.sym 115464 soc.cpu.mem_rdata_q[22]
.sym 115465 gpio_led_pmod[2]
.sym 115469 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115470 soc.cpu.mem_xfer
.sym 115471 soc.mem_rdata[27]
.sym 115472 soc.cpu.mem_rdata_q[27]
.sym 115474 soc.cpu.mem_la_secondword
.sym 115475 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 115476 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_I2_I3
.sym 115478 iomem_ready_SB_LUT4_I1_O
.sym 115479 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115480 iomem_rdata[6]
.sym 115482 soc.cpu.mem_xfer
.sym 115483 soc.mem_rdata[27]
.sym 115484 soc.cpu.mem_rdata_q[27]
.sym 115485 gpio_led_pmod[6]
.sym 115489 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115490 soc.cpu.mem_xfer
.sym 115491 soc.mem_rdata[26]
.sym 115492 soc.cpu.mem_rdata_q[26]
.sym 115493 soc.cpu.mem_xfer
.sym 115494 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115495 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 115496 soc.cpu.mem_rdata_q[3]
.sym 115498 soc.cpu.mem_xfer
.sym 115499 soc.mem_rdata[26]
.sym 115500 soc.cpu.mem_rdata_q[26]
.sym 115502 soc.cpu.mem_xfer
.sym 115503 soc.mem_rdata[18]
.sym 115504 soc.cpu.mem_rdata_q[18]
.sym 115505 soc.cpu.mem_xfer
.sym 115506 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115507 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115508 soc.cpu.mem_rdata_q[11]
.sym 115509 soc.cpu.mem_xfer
.sym 115510 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115511 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115512 soc.cpu.mem_rdata_q[10]
.sym 115514 soc.cpu.mem_xfer
.sym 115515 soc.mem_rdata[19]
.sym 115516 soc.cpu.mem_rdata_q[19]
.sym 115518 soc.cpu.mem_xfer
.sym 115519 soc.mem_rdata[24]
.sym 115520 soc.cpu.mem_rdata_q[24]
.sym 115521 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115522 soc.cpu.mem_xfer
.sym 115523 soc.mem_rdata[22]
.sym 115524 soc.cpu.mem_rdata_q[22]
.sym 115525 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115526 soc.cpu.mem_16bit_buffer[5]
.sym 115527 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 115528 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I3
.sym 115529 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115530 soc.cpu.mem_xfer
.sym 115531 soc.mem_rdata[19]
.sym 115532 soc.cpu.mem_rdata_q[19]
.sym 115534 soc.cpu.mem_la_secondword
.sym 115535 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2
.sym 115536 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_I2_I3
.sym 115537 soc.cpu.mem_xfer
.sym 115538 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115539 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2_SB_LUT4_O_I2
.sym 115540 soc.cpu.mem_rdata_q[4]
.sym 115541 soc.cpu.mem_xfer
.sym 115542 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115543 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 115544 soc.cpu.mem_rdata_q[2]
.sym 115546 soc.cpu.mem_xfer
.sym 115547 soc.mem_rdata[20]
.sym 115548 soc.cpu.mem_rdata_q[20]
.sym 115549 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115550 soc.cpu.mem_16bit_buffer[6]
.sym 115551 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2
.sym 115552 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I3
.sym 115553 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115554 soc.cpu.mem_xfer
.sym 115555 soc.mem_rdata[20]
.sym 115556 soc.cpu.mem_rdata_q[20]
.sym 115559 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 115560 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115562 soc.cpu.mem_xfer
.sym 115563 soc.mem_rdata[23]
.sym 115564 soc.cpu.mem_rdata_q[23]
.sym 115565 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115566 soc.cpu.mem_xfer
.sym 115567 soc.mem_rdata[23]
.sym 115568 soc.cpu.mem_rdata_q[23]
.sym 115569 soc.mem_rdata[21]
.sym 115573 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115574 soc.cpu.mem_16bit_buffer[4]
.sym 115575 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I2
.sym 115576 soc.cpu.mem_rdata_latched_SB_LUT4_O_6_I3
.sym 115577 soc.mem_rdata[22]
.sym 115581 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115582 soc.cpu.mem_16bit_buffer[2]
.sym 115583 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2
.sym 115584 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I3
.sym 115585 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115586 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 115587 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 115588 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 115590 soc.cpu.mem_la_secondword
.sym 115591 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115592 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115594 soc.cpu.mem_xfer
.sym 115595 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115596 soc.cpu.mem_rdata_q[15]
.sym 115597 soc.mem_rdata[23]
.sym 115603 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115604 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115605 soc.mem_rdata[31]
.sym 115611 soc.cpu.mem_la_secondword
.sym 115612 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115613 soc.mem_rdata[28]
.sym 115619 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115620 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115623 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115624 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 115626 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115627 soc.cpu.mem_16bit_buffer[9]
.sym 115628 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 115631 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115632 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115634 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115635 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115636 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115638 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 115639 soc.cpu.mem_16bit_buffer[12]
.sym 115640 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3
.sym 115641 iomem_wdata[24]
.sym 115646 soc.cpu.mem_la_secondword
.sym 115647 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 115648 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_I2_I3
.sym 115650 soc.cpu.mem_rdata_latched[1]
.sym 115651 soc.cpu.mem_rdata_latched[0]
.sym 115652 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115653 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 115654 soc.cpu.mem_rdata_latched[12]
.sym 115655 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 115656 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 115657 soc.cpu.mem_rdata_latched[2]
.sym 115661 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 115662 soc.cpu.mem_xfer
.sym 115663 soc.cpu.mem_rdata_latched[0]
.sym 115664 soc.cpu.mem_rdata_latched[1]
.sym 115667 soc.cpu.mem_rdata_latched[1]
.sym 115668 soc.cpu.mem_rdata_latched[0]
.sym 115670 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 115671 soc.cpu.decoded_rs1_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115672 soc.cpu.decoded_imm_j_SB_DFFE_Q_27_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 115673 soc.cpu.instr_lui_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115674 soc.cpu.mem_rdata_latched[4]
.sym 115675 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115676 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115679 soc.cpu.mem_rdata_latched[0]
.sym 115680 soc.cpu.mem_rdata_latched[1]
.sym 115682 soc.cpu.mem_xfer
.sym 115683 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 115684 soc.cpu.mem_rdata_q[27]
.sym 115687 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 115688 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 115689 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 115690 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I1
.sym 115691 soc.cpu.mem_rdata_q_SB_DFF_Q_17_D_SB_LUT4_O_I2
.sym 115692 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 115693 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 115694 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 115695 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 115696 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 115697 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0
.sym 115698 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 115699 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2
.sym 115700 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I3
.sym 115701 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115702 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 115703 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115704 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115707 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115708 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 115709 soc.cpu.mem_rdata_latched[6]
.sym 115710 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115711 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115712 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115714 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 115715 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115716 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115717 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0
.sym 115718 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 115719 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 115720 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 115723 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O
.sym 115724 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 115725 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0
.sym 115726 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 115727 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I2
.sym 115728 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 115729 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I0
.sym 115730 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1
.sym 115731 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 115732 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 115733 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 115734 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I1
.sym 115735 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2
.sym 115736 soc.cpu.mem_rdata_q_SB_DFF_Q_10_D_SB_LUT4_O_I3
.sym 115738 soc.cpu.mem_xfer
.sym 115739 soc.cpu.decoded_imm_j_SB_DFFE_Q_29_D_SB_LUT4_O_I3
.sym 115740 soc.cpu.mem_rdata_q[22]
.sym 115742 soc.cpu.mem_xfer
.sym 115743 soc.cpu.decoded_imm_j_SB_DFFE_Q_30_D_SB_LUT4_O_I3
.sym 115744 soc.cpu.mem_rdata_q[21]
.sym 115745 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 115746 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115747 soc.cpu.mem_rdata_latched[4]
.sym 115748 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 115750 soc.cpu.mem_rdata_latched[6]
.sym 115751 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115752 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115753 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0
.sym 115754 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 115755 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2
.sym 115756 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3
.sym 115758 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115759 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 115760 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 115763 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115764 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115765 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115766 soc.cpu.mem_rdata_q_SB_DFF_Q_23_D_SB_LUT4_O_I3
.sym 115767 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 115768 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115770 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115771 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115772 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115773 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 115774 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 115775 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115776 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115777 soc.cpu.mem_rdata_latched[2]
.sym 115778 soc.cpu.is_lb_lh_lw_lbu_lhu_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 115779 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115780 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 115781 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115782 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115783 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115784 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115787 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115788 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115790 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115791 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 115792 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115793 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115794 soc.cpu.mem_rdata_latched[6]
.sym 115795 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115796 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115798 soc.cpu.mem_rdata_latched[5]
.sym 115799 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115800 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115801 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115802 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 115803 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 115804 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 115805 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 115806 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115807 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115808 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115809 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 115810 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 115811 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115812 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115814 soc.cpu.mem_xfer
.sym 115815 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3
.sym 115816 soc.cpu.mem_rdata_q[23]
.sym 115817 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115818 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 115819 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 115820 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 115823 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115824 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 115826 soc.cpu.mem_rdata_latched[2]
.sym 115827 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115828 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 115830 resetn
.sym 115831 iomem_wstrb[0]
.sym 115832 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 115833 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 115834 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I1
.sym 115835 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I2
.sym 115836 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3
.sym 115838 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 115839 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I2
.sym 115840 soc.cpu.mem_rdata_q_SB_DFF_Q_8_D_SB_LUT4_O_I3
.sym 115864 gpio_led_pmod[7]
.sym 115865 iomem_wdata[6]
.sym 115869 iomem_wdata[7]
.sym 115877 soc.simpleuart.recv_pattern[2]
.sym 115881 soc.simpleuart.recv_pattern[5]
.sym 115889 soc.simpleuart.recv_pattern[1]
.sym 115893 soc.simpleuart.recv_pattern[6]
.sym 115897 soc.simpleuart.recv_pattern[3]
.sym 115901 soc.simpleuart.recv_pattern[4]
.sym 115906 soc.spimemio.rd_inc
.sym 115907 iomem_addr[8]
.sym 115908 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 115910 soc.spimemio.rd_inc
.sym 115911 iomem_addr[9]
.sym 115912 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 115913 soc.spimemio.rd_addr[19]
.sym 115914 iomem_addr[19]
.sym 115915 soc.spimemio.rd_addr[17]
.sym 115916 iomem_addr[17]
.sym 115917 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 115918 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 115919 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 115920 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 115921 soc.spimemio.rd_addr[15]
.sym 115922 iomem_addr[15]
.sym 115923 soc.spimemio.rd_addr[7]
.sym 115924 iomem_addr[7]
.sym 115925 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I1_I0
.sym 115926 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 115927 iomem_addr[8]
.sym 115928 soc.spimemio.rd_addr[8]
.sym 115929 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 115930 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 115931 soc.spimemio.rd_addr[6]
.sym 115932 iomem_addr[6]
.sym 115933 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 115934 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 115935 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 115936 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 115939 soc.spimemio.rd_addr[21]
.sym 115940 iomem_addr[21]
.sym 115941 soc.spimemio.rd_addr[11]
.sym 115942 iomem_addr[11]
.sym 115943 soc.spimemio.rd_addr[9]
.sym 115944 iomem_addr[9]
.sym 115945 soc.spimemio.rd_addr[23]
.sym 115946 iomem_addr[23]
.sym 115947 soc.spimemio.rd_addr[18]
.sym 115948 iomem_addr[18]
.sym 115949 soc.spimemio.rd_addr[9]
.sym 115950 iomem_addr[9]
.sym 115951 iomem_addr[8]
.sym 115952 soc.spimemio.rd_addr[8]
.sym 115954 soc.spimemio.rd_inc
.sym 115955 iomem_addr[4]
.sym 115956 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 115957 soc.spimemio.rd_addr[13]
.sym 115958 iomem_addr[13]
.sym 115959 iomem_addr[22]
.sym 115960 soc.spimemio.rd_addr[22]
.sym 115962 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I1
.sym 115963 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I2
.sym 115964 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0_SB_LUT4_O_I3
.sym 115965 soc.spimemio.rd_addr[18]
.sym 115966 iomem_addr[18]
.sym 115967 soc.spimemio.rd_addr[16]
.sym 115968 iomem_addr[16]
.sym 115970 soc.spimemio.rd_inc
.sym 115971 iomem_addr[16]
.sym 115972 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 115973 soc.spimemio.rd_addr[21]
.sym 115974 iomem_addr[21]
.sym 115975 soc.spimemio.rd_addr[14]
.sym 115976 iomem_addr[14]
.sym 115978 soc.spimemio.rd_inc
.sym 115979 iomem_addr[21]
.sym 115980 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 115982 soc.spimemio.rd_inc
.sym 115983 iomem_addr[18]
.sym 115984 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 115986 soc.spimemio.rd_inc
.sym 115987 iomem_addr[11]
.sym 115988 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 115989 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 115990 iomem_addr[18]
.sym 115991 soc.spimemio.rd_addr_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 115992 iomem_addr[16]
.sym 115994 soc.spimemio.rd_inc
.sym 115995 iomem_addr[20]
.sym 115996 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 115998 soc.spimemio.rd_inc
.sym 115999 iomem_addr[22]
.sym 116000 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 116004 iomem_addr[10]
.sym 116020 iomem_addr[8]
.sym 116024 iomem_addr[9]
.sym 116036 iomem_addr[18]
.sym 116037 soc.simpleuart.recv_pattern[4]
.sym 116045 soc.simpleuart.recv_pattern[1]
.sym 116052 iomem_addr[19]
.sym 116053 soc.simpleuart.recv_pattern[5]
.sym 116060 iomem_addr[22]
.sym 116064 iomem_addr[23]
.sym 116066 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_CI[2]
.sym 116071 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_12_I1
.sym 116075 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_11_I1
.sym 116079 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_10_I1
.sym 116083 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_9_I1
.sym 116087 soc.memory.cs_0_SB_CARRY_I1_CO_SB_CARRY_CO_7_I1
.sym 116091 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1
.sym 116094 $PACKER_VCC_NET
.sym 116096 $nextpnr_ICESTORM_LC_1$I3
.sym 116098 iomem_ready
.sym 116099 soc.mem_valid
.sym 116100 $nextpnr_ICESTORM_LC_1$COUT
.sym 116103 soc.simpleuart.recv_buf_valid
.sym 116104 soc.simpleuart.recv_buf_data[1]
.sym 116105 soc.simpleuart.recv_pattern[0]
.sym 116109 iomem_ready_SB_LUT4_I3_I0
.sym 116110 soc.mem_valid
.sym 116111 iomem_ready_SB_LUT4_I3_I2
.sym 116112 iomem_ready
.sym 116113 soc.simpleuart.recv_pattern[2]
.sym 116118 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 116119 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 116120 iomem_ready_SB_LUT4_I3_I0
.sym 116123 iomem_addr[1]
.sym 116124 iomem_addr[0]
.sym 116125 soc.mem_valid
.sym 116126 iomem_addr[3]
.sym 116127 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116128 iomem_addr[2]
.sym 116129 $PACKER_GND_NET
.sym 116133 iomem_addr[23]
.sym 116134 iomem_addr[22]
.sym 116135 iomem_addr[21]
.sym 116136 iomem_addr[20]
.sym 116137 iomem_addr[3]
.sym 116138 iomem_addr[1]
.sym 116139 iomem_addr[0]
.sym 116140 iomem_addr[2]
.sym 116141 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 116142 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 116143 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116144 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 116145 iomem_ready_SB_LUT4_I3_I2_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 116146 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_I1
.sym 116147 flash_clk_SB_LUT4_I1_I2
.sym 116148 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O
.sym 116149 iomem_addr[7]
.sym 116150 iomem_addr[6]
.sym 116151 iomem_addr[5]
.sym 116152 iomem_addr[4]
.sym 116153 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116154 soc.mem_valid
.sym 116155 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 116156 flash_clk_SB_LUT4_I1_I2
.sym 116157 $PACKER_GND_NET
.sym 116163 soc.cpu.trap_SB_LUT4_I3_O
.sym 116164 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 116165 iomem_addr[11]
.sym 116166 iomem_addr[10]
.sym 116167 iomem_addr[9]
.sym 116168 iomem_addr[8]
.sym 116169 iomem_addr[25]
.sym 116170 iomem_addr[24]
.sym 116171 iomem_addr[17]
.sym 116172 iomem_addr[16]
.sym 116173 soc.spimemio.dout_data[2]
.sym 116177 soc.spimemio.dout_data[0]
.sym 116181 iomem_addr[17]
.sym 116182 iomem_addr[25]
.sym 116183 iomem_addr[24]
.sym 116184 iomem_addr[16]
.sym 116185 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116186 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116187 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 116188 soc.simpleuart_reg_div_do[1]
.sym 116189 flash_io1_di
.sym 116190 soc.mem_valid
.sym 116191 flash_clk_SB_LUT4_I1_I2
.sym 116192 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 116193 iomem_addr[15]
.sym 116194 iomem_addr[14]
.sym 116195 iomem_addr[13]
.sym 116196 iomem_addr[12]
.sym 116197 soc.simpleuart_reg_div_do[14]
.sym 116198 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116199 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116200 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 116202 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 116203 soc.cpu.pcpi_rs1[18]
.sym 116204 soc.cpu.mem_la_addr_SB_LUT4_O_13_I3
.sym 116205 iomem_addr[27]
.sym 116206 iomem_addr[26]
.sym 116207 iomem_addr[19]
.sym 116208 iomem_addr[18]
.sym 116209 soc.simpleuart_reg_div_do[15]
.sym 116210 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116211 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116212 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 116213 soc.mem_valid
.sym 116214 flash_io3_oe
.sym 116215 flash_clk_SB_LUT4_I1_I2
.sym 116216 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 116217 soc.spimemio_cfgreg_do[16]
.sym 116218 soc.mem_valid
.sym 116219 flash_clk_SB_LUT4_I1_I2
.sym 116220 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 116221 soc.mem_valid
.sym 116222 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116223 iomem_addr[2]
.sym 116224 iomem_addr[3]
.sym 116225 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 116226 soc.ram_ready
.sym 116227 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 116228 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116229 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116230 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 116231 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 116232 soc.simpleuart_reg_div_do[16]
.sym 116233 soc.simpleuart_reg_div_do[7]
.sym 116234 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116235 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116236 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 116237 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 116238 flash_io3_oe_SB_LUT4_I1_O
.sym 116239 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 116240 soc.simpleuart_reg_div_do[11]
.sym 116241 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 116242 soc.ram_ready
.sym 116243 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 116244 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116245 soc.spimemio.buffer[18]
.sym 116250 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 116251 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 116252 soc.simpleuart_reg_div_do[8]
.sym 116254 flash_io0_oe_SB_LUT4_I3_I1
.sym 116255 flash_io3_di_SB_LUT4_I2_I3
.sym 116256 flash_io0_oe
.sym 116257 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116258 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 116259 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 116260 soc.ram_ready
.sym 116261 soc.ram_ready
.sym 116262 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116263 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116264 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116265 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116266 soc.spimem_rdata[24]
.sym 116267 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 116268 soc.cpu.mem_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I3
.sym 116269 iomem_ready_SB_DFFESS_Q_D
.sym 116273 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 116274 soc.ram_ready
.sym 116275 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 116276 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116277 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116278 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I1
.sym 116279 soc.cpu.mem_rdata_SB_LUT4_O_10_I2_SB_LUT4_O_I2
.sym 116280 soc.ram_ready
.sym 116281 soc.simpleuart_reg_div_do[28]
.sym 116282 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116283 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116284 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 116285 soc.ram_ready
.sym 116286 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 116287 soc.simpleuart_reg_div_do[24]
.sym 116288 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 116290 iomem_ready_SB_LUT4_I1_O
.sym 116291 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116292 soc.spimem_rdata[0]
.sym 116293 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I0
.sym 116294 soc.spimemio.valid_SB_LUT4_O_I2
.sym 116295 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_I2
.sym 116296 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 116297 iomem_ready_SB_LUT4_I1_O
.sym 116298 iomem_rdata[16]
.sym 116299 soc.cpu.mem_rdata_SB_LUT4_O_10_I2
.sym 116300 soc.cpu.mem_rdata_SB_LUT4_O_10_I3
.sym 116303 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116304 soc.spimem_rdata[18]
.sym 116307 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116308 soc.spimem_rdata[16]
.sym 116309 iomem_ready_SB_LUT4_I1_O
.sym 116310 iomem_rdata[18]
.sym 116311 soc.cpu.mem_rdata_SB_LUT4_O_11_I2
.sym 116312 soc.cpu.mem_rdata_SB_LUT4_O_11_I3
.sym 116313 soc.spimemio.buffer[0]
.sym 116317 soc.spimemio.buffer[16]
.sym 116321 soc.spimemio.buffer[22]
.sym 116325 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116326 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 116327 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_O
.sym 116328 soc.ram_ready
.sym 116329 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116330 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116331 iomem_rdata[0]
.sym 116332 iomem_ready_SB_LUT4_I1_O
.sym 116335 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116336 soc.spimem_rdata[11]
.sym 116337 soc.spimemio.buffer[4]
.sym 116341 iomem_ready_SB_LUT4_I1_O
.sym 116342 iomem_rdata[22]
.sym 116343 soc.cpu.mem_rdata_SB_LUT4_O_13_I2
.sym 116344 soc.cpu.mem_rdata_SB_LUT4_O_13_I3
.sym 116345 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116346 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 116347 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 116348 soc.ram_ready
.sym 116351 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116352 soc.spimem_rdata[22]
.sym 116353 gpio_led_pmod[5]
.sym 116357 iomem_ready_SB_LUT4_I1_O
.sym 116358 iomem_rdata[5]
.sym 116359 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116360 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116362 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116363 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116364 soc.cpu.mem_wordsize[1]
.sym 116365 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116366 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116367 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116368 soc.ram_ready
.sym 116370 soc.cpu.reg_out_SB_DFFSR_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116371 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2
.sym 116372 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 116373 iomem_ready_SB_LUT4_I1_O
.sym 116374 iomem_rdata[11]
.sym 116375 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 116376 flash_io3_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 116379 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116380 soc.spimem_rdata[1]
.sym 116383 soc.mem_rdata[18]
.sym 116384 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116387 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116388 soc.spimem_rdata[8]
.sym 116390 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116391 soc.cpu.reg_out_SB_DFFSR_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116392 soc.cpu.mem_wordsize[1]
.sym 116394 soc.cpu.mem_rdata_SB_LUT4_O_8_I1
.sym 116395 iomem_rdata[27]
.sym 116396 iomem_ready_SB_LUT4_I1_O
.sym 116397 iomem_ready_SB_LUT4_I1_O
.sym 116398 iomem_rdata[1]
.sym 116399 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116400 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116401 soc.cpu.pcpi_rs1[0]
.sym 116402 soc.cpu.pcpi_rs1[1]
.sym 116403 soc.mem_rdata[26]
.sym 116404 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116406 soc.cpu.mem_rdata_SB_LUT4_O_6_I1
.sym 116407 iomem_rdata[23]
.sym 116408 iomem_ready_SB_LUT4_I1_O
.sym 116409 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 116410 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2
.sym 116411 soc.mem_rdata[19]
.sym 116412 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116413 iomem_ready_SB_LUT4_I1_O
.sym 116414 iomem_rdata[2]
.sym 116415 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116416 soc.cpu.mem_rdata_latched_SB_LUT4_O_3_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 116418 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116419 soc.cpu.reg_out_SB_DFFSR_Q_24_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116420 soc.cpu.mem_wordsize[1]
.sym 116422 soc.cpu.mem_rdata_SB_LUT4_O_7_I1
.sym 116423 iomem_rdata[26]
.sym 116424 iomem_ready_SB_LUT4_I1_O
.sym 116425 iomem_ready_SB_LUT4_I1_O
.sym 116426 iomem_rdata[10]
.sym 116427 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 116428 flash_io2_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3
.sym 116429 soc.cpu.pcpi_rs1[0]
.sym 116430 soc.cpu.pcpi_rs1[1]
.sym 116431 soc.cpu.reg_out_SB_DFFSR_Q_18_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116432 soc.mem_rdata[28]
.sym 116434 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116435 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 116436 soc.cpu.mem_wordsize[1]
.sym 116437 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116438 iomem_ready_SB_LUT4_I1_O
.sym 116439 soc.spimem_rdata[15]
.sym 116440 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116441 soc.cpu.pcpi_rs1[0]
.sym 116442 soc.cpu.pcpi_rs1[1]
.sym 116443 soc.cpu.reg_out_SB_DFFSR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116444 soc.mem_rdata[31]
.sym 116447 soc.mem_rdata[22]
.sym 116448 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116449 gpio_led_b[2]
.sym 116453 soc.cpu.pcpi_rs1[0]
.sym 116454 soc.cpu.pcpi_rs1[1]
.sym 116455 soc.cpu.reg_out_SB_DFFSR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 116456 soc.mem_rdata[30]
.sym 116457 soc.cpu.mem_xfer
.sym 116458 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116459 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 116460 soc.cpu.mem_rdata_q[5]
.sym 116461 gpio_led_g[4]
.sym 116465 soc.cpu.mem_xfer
.sym 116466 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116467 soc.cpu.mem_rdata_latched_SB_LUT4_O_5_I2_SB_LUT4_O_I2
.sym 116468 soc.cpu.mem_rdata_q[6]
.sym 116469 gpio_led_g[0]
.sym 116473 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116474 soc.cpu.mem_xfer
.sym 116475 soc.mem_rdata[21]
.sym 116476 soc.cpu.mem_rdata_q[21]
.sym 116478 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 116479 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116480 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116481 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 116482 soc.mem_valid
.sym 116483 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 116484 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 116485 soc.cpu.mem_la_secondword
.sym 116486 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 116487 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116488 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 116489 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116490 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 116491 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 116492 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I3
.sym 116493 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116494 iomem_ready_SB_LUT4_I1_O
.sym 116495 soc.spimem_rdata[7]
.sym 116496 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116498 soc.cpu.mem_la_secondword_SB_LUT4_I2_I1
.sym 116499 soc.cpu.mem_la_secondword
.sym 116500 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 116501 soc.spimemio.buffer[7]
.sym 116506 soc.cpu.mem_xfer
.sym 116507 soc.mem_rdata[21]
.sym 116508 soc.cpu.mem_rdata_q[21]
.sym 116509 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 116510 iomem_ready_SB_LUT4_I1_O
.sym 116511 soc.spimem_rdata[28]
.sym 116512 soc.cpu.mem_rdata_SB_LUT4_O_3_I3_SB_LUT4_O_I3
.sym 116514 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116515 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 116516 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116518 soc.cpu.mem_la_secondword
.sym 116519 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116520 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O
.sym 116521 gpio_led_b[3]
.sym 116525 gpio_led_pmod[1]
.sym 116529 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116530 soc.cpu.mem_xfer
.sym 116531 soc.mem_rdata[18]
.sym 116532 soc.cpu.mem_rdata_q[18]
.sym 116535 iomem_rdata[7]
.sym 116536 iomem_ready_SB_LUT4_I1_O
.sym 116537 soc.cpu.mem_xfer
.sym 116538 soc.cpu.mem_rdata_q[7]
.sym 116539 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116540 soc.cpu.decoded_imm_j_SB_DFFE_Q_28_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116543 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 116544 soc.cpu.mem_rdata_SB_LUT4_O_3_I3
.sym 116545 soc.mem_rdata[18]
.sym 116549 soc.cpu.mem_xfer
.sym 116550 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116551 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 116552 soc.cpu.mem_rdata_q[0]
.sym 116553 soc.mem_rdata[19]
.sym 116558 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116559 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116560 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116562 soc.cpu.mem_la_secondword
.sym 116563 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 116564 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_O_I2
.sym 116565 soc.mem_rdata[29]
.sym 116569 soc.mem_rdata[20]
.sym 116573 soc.cpu.mem_xfer
.sym 116574 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116575 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2_SB_LUT4_O_I2
.sym 116576 soc.cpu.mem_rdata_q[1]
.sym 116577 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 116578 soc.cpu.mem_16bit_buffer[1]
.sym 116579 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I2
.sym 116580 soc.cpu.mem_rdata_latched_SB_LUT4_O_1_I3
.sym 116581 soc.mem_rdata[25]
.sym 116586 soc.cpu.mem_xfer
.sym 116587 soc.mem_rdata[17]
.sym 116588 soc.cpu.mem_rdata_q[17]
.sym 116589 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 116590 soc.cpu.mem_16bit_buffer[0]
.sym 116591 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 116592 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I3
.sym 116593 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116594 soc.cpu.mem_xfer
.sym 116595 soc.mem_rdata[16]
.sym 116596 soc.cpu.mem_rdata_q[16]
.sym 116597 soc.mem_rdata[17]
.sym 116601 soc.mem_rdata[16]
.sym 116605 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 116606 soc.cpu.mem_xfer
.sym 116607 soc.cpu.mem_do_rdata
.sym 116608 soc.cpu.mem_la_read
.sym 116609 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 116610 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_O
.sym 116611 soc.cpu.mem_rdata_latched[5]
.sym 116612 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116613 soc.cpu.mem_rdata_latched[4]
.sym 116614 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 116615 soc.cpu.mem_rdata_latched[12]
.sym 116616 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116618 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 116619 soc.cpu.mem_rdata_latched[6]
.sym 116620 soc.cpu.mem_rdata_q_SB_DFF_Q_15_D_SB_LUT4_O_I3
.sym 116622 soc.cpu.mem_xfer
.sym 116623 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116624 soc.cpu.mem_rdata_q[14]
.sym 116626 soc.cpu.mem_rdata_latched[6]
.sym 116627 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 116628 soc.cpu.mem_rdata_latched[12]
.sym 116630 soc.cpu.mem_xfer
.sym 116631 soc.cpu.mem_rdata_latched[12]
.sym 116632 soc.cpu.mem_rdata_q[12]
.sym 116633 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 116634 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116635 soc.cpu.mem_rdata_q_SB_DFF_Q_16_D_SB_LUT4_O_I1
.sym 116636 soc.cpu.mem_rdata_latched[2]
.sym 116638 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2_SB_LUT4_I3_I1
.sym 116639 soc.cpu.mem_rdata_latched[12]
.sym 116640 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 116642 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1
.sym 116643 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 116644 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 116646 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 116647 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116648 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 116650 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1
.sym 116651 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I2
.sym 116652 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 116653 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 116654 soc.cpu.mem_rdata_q_SB_DFF_Q_19_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 116655 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116656 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116657 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 116658 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 116659 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116660 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116661 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 116662 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116663 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2
.sym 116664 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 116665 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 116666 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116667 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116668 soc.cpu.mem_rdata_q_SB_DFF_Q_18_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 116670 soc.cpu.mem_xfer
.sym 116671 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116672 soc.cpu.mem_rdata_q[13]
.sym 116673 gpio_led_pmod[7]
.sym 116677 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 116678 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116679 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116680 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116683 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 116684 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116686 soc.cpu.mem_rdata_latched[5]
.sym 116687 soc.cpu.is_alu_reg_imm_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 116688 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116689 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 116690 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116691 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 116692 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116693 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 116694 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116695 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116696 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116699 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116700 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116702 soc.cpu.mem_rdata_latched[12]
.sym 116703 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116704 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 116705 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116706 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116707 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116708 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 116710 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 116711 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 116712 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 116714 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116715 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116716 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116717 soc.cpu.mem_rdata_latched[12]
.sym 116718 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116719 soc.cpu.mem_rdata_q_SB_DFF_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 116720 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 116721 soc.cpu.instr_jal_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116722 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116723 soc.cpu.mem_rdata_latched[6]
.sym 116724 soc.cpu.mem_rdata_q_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 116727 soc.cpu.trap_SB_LUT4_I3_O
.sym 116728 soc.cpu.prefetched_high_word_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 116730 soc.cpu.mem_rdata_q_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116731 soc.cpu.mem_rdata_q_SB_DFF_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 116732 soc.cpu.mem_rdata_latched[12]
.sym 116735 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 116736 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 116737 soc.cpu.prefetched_high_word
.sym 116738 soc.cpu.mem_do_rinst
.sym 116739 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 116740 soc.cpu.clear_prefetched_high_word
.sym 116742 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116743 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 116744 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I3
.sym 116746 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 116747 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 116748 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116749 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0
.sym 116750 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1
.sym 116751 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2
.sym 116752 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I2_O
.sym 116753 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116754 soc.cpu.mem_rdata_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116755 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 116756 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116758 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 116759 soc.cpu.mem_rdata_q_SB_DFF_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116760 soc.cpu.mem_rdata_latched[12]
.sym 116762 soc.cpu.mem_xfer
.sym 116763 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 116764 soc.cpu.mem_rdata_q[25]
.sym 116765 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 116766 soc.cpu.mem_rdata_latched[12]
.sym 116767 soc.cpu.mem_rdata_q_SB_DFF_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116768 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 116771 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 116772 soc.cpu.trap_SB_LUT4_I3_O
.sym 116773 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 116781 resetn
.sym 116782 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 116783 soc.cpu.latched_branch
.sym 116784 soc.cpu.clear_prefetched_high_word_SB_LUT4_O_I3
.sym 116794 resetn
.sym 116795 soc.cpu.irq_state_SB_DFFESR_Q_1_D
.sym 116796 soc.cpu.latched_branch
.sym 116799 soc.cpu.clear_prefetched_high_word_q
.sym 116800 soc.cpu.prefetched_high_word
.sym 116834 soc.spimemio.rd_inc
.sym 116835 iomem_addr[2]
.sym 116836 soc.spimemio.rd_addr[2]
.sym 116838 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 116839 soc.spimemio.rd_valid
.sym 116840 soc.spimemio.rd_valid_SB_LUT4_I2_I3
.sym 116842 soc.spimemio.rd_inc
.sym 116843 iomem_addr[19]
.sym 116844 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 116846 soc.spimemio.rd_inc
.sym 116847 iomem_addr[7]
.sym 116848 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 116851 soc.spimemio.rd_addr[2]
.sym 116852 iomem_addr[2]
.sym 116853 soc.spimemio.rd_addr[19]
.sym 116854 iomem_addr[19]
.sym 116855 soc.spimemio.rd_addr[7]
.sym 116856 iomem_addr[7]
.sym 116858 soc.spimemio.rd_inc
.sym 116859 iomem_addr[6]
.sym 116860 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 116862 soc.spimemio.rd_valid_SB_LUT4_I2_O
.sym 116863 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I2
.sym 116864 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_I3
.sym 116866 soc.spimemio.rd_addr[2]
.sym 116871 soc.spimemio.rd_addr[3]
.sym 116872 soc.spimemio.rd_addr[2]
.sym 116875 soc.spimemio.rd_addr[4]
.sym 116876 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 116879 soc.spimemio.rd_addr[5]
.sym 116880 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 116883 soc.spimemio.rd_addr[6]
.sym 116884 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 116887 soc.spimemio.rd_addr[7]
.sym 116888 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 116891 soc.spimemio.rd_addr[8]
.sym 116892 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 116895 soc.spimemio.rd_addr[9]
.sym 116896 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 116899 soc.spimemio.rd_addr[10]
.sym 116900 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[8]
.sym 116903 soc.spimemio.rd_addr[11]
.sym 116904 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[9]
.sym 116907 soc.spimemio.rd_addr[12]
.sym 116908 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[10]
.sym 116911 soc.spimemio.rd_addr[13]
.sym 116912 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[11]
.sym 116915 soc.spimemio.rd_addr[14]
.sym 116916 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[12]
.sym 116919 soc.spimemio.rd_addr[15]
.sym 116920 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[13]
.sym 116923 soc.spimemio.rd_addr[16]
.sym 116924 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[14]
.sym 116927 soc.spimemio.rd_addr[17]
.sym 116928 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[15]
.sym 116931 soc.spimemio.rd_addr[18]
.sym 116932 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[16]
.sym 116935 soc.spimemio.rd_addr[19]
.sym 116936 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[17]
.sym 116939 soc.spimemio.rd_addr[20]
.sym 116940 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[18]
.sym 116943 soc.spimemio.rd_addr[21]
.sym 116944 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[19]
.sym 116947 soc.spimemio.rd_addr[22]
.sym 116948 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[20]
.sym 116951 soc.spimemio.rd_addr[23]
.sym 116952 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3[21]
.sym 116956 $nextpnr_ICESTORM_LC_18$I3
.sym 116958 soc.spimemio.rd_valid
.sym 116959 iomem_addr[4]
.sym 116960 soc.spimemio.rd_addr[4]
.sym 116961 soc.spimemio.rd_addr[20]
.sym 116962 iomem_addr[20]
.sym 116963 soc.spimemio.rd_addr[16]
.sym 116964 iomem_addr[16]
.sym 116967 soc.spimemio.rd_addr[22]
.sym 116968 iomem_addr[22]
.sym 116969 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_I0
.sym 116970 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_I1
.sym 116971 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I3_I2
.sym 116972 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 116974 soc.spimemio.rd_inc
.sym 116975 iomem_addr[3]
.sym 116976 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 116978 soc.spimemio.rd_valid_SB_LUT4_I1_O
.sym 116979 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I2
.sym 116980 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_I3
.sym 116982 soc.spimemio.rd_inc
.sym 116983 iomem_addr[10]
.sym 116984 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 116985 soc.spimemio.rd_addr[3]
.sym 116986 iomem_addr[3]
.sym 116987 iomem_addr[20]
.sym 116988 soc.spimemio.rd_addr[20]
.sym 116989 soc.spimemio.rd_addr[11]
.sym 116990 iomem_addr[11]
.sym 116991 iomem_addr[5]
.sym 116992 soc.spimemio.rd_addr[5]
.sym 116994 soc.spimemio.rd_inc
.sym 116995 iomem_addr[12]
.sym 116996 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 116997 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 116998 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 116999 soc.spimemio.rd_valid_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 117000 soc.spimemio.rd_valid_SB_LUT4_I2_I1_SB_LUT4_I1_O
.sym 117002 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 117003 soc.spimemio.rd_addr[5]
.sym 117004 iomem_addr[5]
.sym 117005 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 117006 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117007 soc.spimemio.rd_addr[6]
.sym 117008 iomem_addr[6]
.sym 117010 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1
.sym 117011 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2
.sym 117012 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I3
.sym 117013 soc.spimemio.rd_addr[12]
.sym 117014 iomem_addr[12]
.sym 117015 soc.spimemio.rd_addr[10]
.sym 117016 iomem_addr[10]
.sym 117017 soc.spimemio.rd_addr[12]
.sym 117018 iomem_addr[12]
.sym 117019 soc.spimemio.rd_addr[10]
.sym 117020 iomem_addr[10]
.sym 117022 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117023 soc.spimemio.rd_addr[3]
.sym 117024 iomem_addr[3]
.sym 117027 iomem_wstrb[1]
.sym 117028 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 117030 soc.spimemio.valid
.sym 117031 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 117032 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 117033 soc.spimemio.rd_addr[1]
.sym 117034 iomem_addr[1]
.sym 117035 soc.spimemio.rd_addr[0]
.sym 117036 iomem_addr[0]
.sym 117037 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 117043 soc.simpleuart.recv_buf_valid
.sym 117044 soc.simpleuart.recv_buf_data[5]
.sym 117051 soc.simpleuart.recv_buf_valid
.sym 117052 soc.simpleuart.recv_buf_data[4]
.sym 117059 soc.simpleuart.recv_buf_valid
.sym 117060 soc.simpleuart.recv_buf_data[0]
.sym 117063 soc.simpleuart.recv_buf_valid
.sym 117064 soc.simpleuart.recv_buf_data[2]
.sym 117067 resetn
.sym 117068 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 117071 soc.spimemio.valid_SB_LUT4_O_I2
.sym 117072 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 117079 soc.ram_ready
.sym 117080 iomem_ready_SB_LUT4_I1_O
.sym 117083 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 117084 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 117085 soc.simpleuart.recv_pattern[3]
.sym 117089 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117090 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 117091 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117092 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 117093 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 117094 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 117095 soc.cpu.mem_xfer_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117096 flash_io3_di_SB_LUT4_I2_I3
.sym 117097 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117098 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 117099 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117100 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 117101 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117102 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 117103 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117104 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 117105 flash_io0_di
.sym 117106 soc.mem_valid
.sym 117107 flash_clk_SB_LUT4_I1_I2
.sym 117108 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117109 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117110 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 117111 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117112 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 117114 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 117115 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117116 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117117 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 117118 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117119 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117120 soc.simpleuart.send_dummy_SB_LUT4_I3_O
.sym 117121 iomem_wdata[6]
.sym 117125 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_I0
.sym 117126 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I1
.sym 117127 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_I2
.sym 117128 iomem_ready_SB_LUT4_I3_I0
.sym 117129 flash_io0_di_SB_LUT4_I0_O
.sym 117130 flash_io0_di_SB_LUT4_I0_O_SB_LUT4_I0_I1
.sym 117131 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 117132 soc.simpleuart_reg_div_do[0]
.sym 117133 flash_clk_SB_LUT4_I1_O
.sym 117134 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 117135 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 117136 soc.simpleuart_reg_div_do[4]
.sym 117138 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 117139 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 117140 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 117141 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_I0
.sym 117142 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 117143 soc.spimemio.valid_SB_LUT4_O_I2
.sym 117144 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 117145 iomem_wdata[7]
.sym 117149 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I0
.sym 117150 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1
.sym 117151 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I2
.sym 117152 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I3
.sym 117153 soc.mem_valid
.sym 117154 soc.spimemio_cfgreg_do[21]
.sym 117155 flash_clk_SB_LUT4_I1_I2
.sym 117156 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117157 soc.mem_valid
.sym 117158 soc.spimemio_cfgreg_do[20]
.sym 117159 flash_clk_SB_LUT4_I1_I2
.sym 117160 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117162 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117163 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117164 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117165 soc.spimemio_cfgreg_do[17]
.sym 117166 soc.mem_valid
.sym 117167 flash_clk_SB_LUT4_I1_I2
.sym 117168 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117169 soc.mem_valid
.sym 117170 flash_io2_oe
.sym 117171 flash_clk_SB_LUT4_I1_I2
.sym 117172 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117173 soc.spimemio_cfgreg_do[18]
.sym 117174 soc.mem_valid
.sym 117175 flash_clk_SB_LUT4_I1_I2
.sym 117176 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117178 soc.mem_valid
.sym 117179 flash_clk_SB_LUT4_I1_I2
.sym 117180 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117181 soc.simpleuart_reg_div_do[12]
.sym 117182 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117183 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117184 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117185 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117186 soc.ram_ready
.sym 117187 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 117188 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117189 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 117190 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117191 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 117192 soc.simpleuart_reg_div_do[20]
.sym 117193 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 117194 flash_io2_oe_SB_LUT4_I1_O
.sym 117195 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 117196 soc.simpleuart_reg_div_do[10]
.sym 117197 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 117198 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117199 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 117200 soc.simpleuart_reg_div_do[21]
.sym 117201 iomem_wdata[21]
.sym 117206 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117207 flash_io3_di_SB_LUT4_I2_I3
.sym 117208 soc.spimemio_cfgreg_do[19]
.sym 117209 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 117210 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117211 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 117212 soc.simpleuart_reg_div_do[18]
.sym 117213 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 117214 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117215 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 117216 soc.simpleuart_reg_div_do[17]
.sym 117217 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117218 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 117219 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_O
.sym 117220 soc.ram_ready
.sym 117221 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117222 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I1
.sym 117223 soc.cpu.mem_rdata_SB_LUT4_O_15_I2_SB_LUT4_O_I2
.sym 117224 soc.ram_ready
.sym 117225 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117226 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I1
.sym 117227 soc.cpu.mem_rdata_SB_LUT4_O_11_I2_SB_LUT4_O_I2
.sym 117228 soc.ram_ready
.sym 117229 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117230 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_I1
.sym 117231 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O
.sym 117232 soc.ram_ready
.sym 117233 soc.mem_valid
.sym 117234 soc.spimemio_cfgreg_do[22]
.sym 117235 flash_clk_SB_LUT4_I1_I2
.sym 117236 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117237 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117238 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117239 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117240 soc.ram_ready
.sym 117241 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117242 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I1
.sym 117243 soc.cpu.mem_rdata_SB_LUT4_O_14_I2_SB_LUT4_O_I2
.sym 117244 soc.ram_ready
.sym 117245 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117246 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 117247 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117248 soc.simpleuart.recv_buf_valid
.sym 117249 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 117250 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117251 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 117252 soc.simpleuart_reg_div_do[22]
.sym 117253 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117254 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I1
.sym 117255 soc.cpu.mem_rdata_SB_LUT4_O_12_I2_SB_LUT4_O_I2
.sym 117256 soc.ram_ready
.sym 117257 iomem_wdata[23]
.sym 117261 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117262 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I1
.sym 117263 soc.cpu.mem_rdata_SB_LUT4_O_9_I2_SB_LUT4_O_I2
.sym 117264 soc.ram_ready
.sym 117265 soc.simpleuart_reg_div_do[23]
.sym 117266 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117267 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 117268 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 117269 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117270 soc.ram_ready
.sym 117271 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 117272 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117273 iomem_wdata[20]
.sym 117277 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117278 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I1
.sym 117279 soc.cpu.mem_rdata_SB_LUT4_O_13_I2_SB_LUT4_O_I2
.sym 117280 soc.ram_ready
.sym 117281 iomem_ready_SB_LUT4_I1_O
.sym 117282 iomem_rdata[17]
.sym 117283 soc.cpu.mem_rdata_SB_LUT4_O_9_I2
.sym 117284 soc.cpu.mem_rdata_SB_LUT4_O_9_I3
.sym 117285 soc.spimemio.dout_data[4]
.sym 117291 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117292 soc.spimem_rdata[19]
.sym 117295 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117296 soc.spimem_rdata[20]
.sym 117299 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117300 soc.spimem_rdata[17]
.sym 117301 iomem_ready_SB_LUT4_I1_O
.sym 117302 iomem_rdata[21]
.sym 117303 soc.cpu.mem_rdata_SB_LUT4_O_12_I2
.sym 117304 soc.cpu.mem_rdata_SB_LUT4_O_12_I3
.sym 117307 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117308 soc.spimem_rdata[5]
.sym 117311 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117312 soc.spimem_rdata[21]
.sym 117313 soc.spimemio.dout_data[6]
.sym 117317 iomem_ready_SB_LUT4_I1_O
.sym 117318 iomem_rdata[19]
.sym 117319 soc.cpu.mem_rdata_SB_LUT4_O_15_I2
.sym 117320 soc.cpu.mem_rdata_SB_LUT4_O_15_I3
.sym 117322 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117323 soc.cpu.mem_rdata_latched_SB_LUT4_O_4_I2_SB_LUT4_O_I2
.sym 117324 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 117327 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117328 soc.spimem_rdata[2]
.sym 117329 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117330 iomem_ready_SB_LUT4_I1_O
.sym 117331 soc.spimem_rdata[27]
.sym 117332 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3
.sym 117333 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117334 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O_SB_LUT4_I2_I1
.sym 117335 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_O
.sym 117336 soc.ram_ready
.sym 117337 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117338 iomem_ready_SB_LUT4_I1_O
.sym 117339 soc.spimem_rdata[23]
.sym 117340 soc.cpu.mem_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I3
.sym 117341 iomem_ready_SB_LUT4_I1_O
.sym 117342 iomem_rdata[20]
.sym 117343 soc.cpu.mem_rdata_SB_LUT4_O_14_I2
.sym 117344 soc.cpu.mem_rdata_SB_LUT4_O_14_I3
.sym 117345 gpio_led_r[3]
.sym 117349 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117350 iomem_ready_SB_LUT4_I1_O
.sym 117351 soc.spimem_rdata[26]
.sym 117352 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3
.sym 117353 gpio_led_g[6]
.sym 117359 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117360 soc.spimem_rdata[10]
.sym 117361 soc.cpu.pcpi_rs1[0]
.sym 117362 soc.cpu.pcpi_rs1[1]
.sym 117363 soc.cpu.reg_out_SB_DFFSR_Q_17_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117364 soc.mem_rdata[29]
.sym 117365 gpio_led_g[3]
.sym 117369 gpio_led_g[7]
.sym 117375 soc.mem_rdata[20]
.sym 117376 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117377 soc.spimemio.dout_data[3]
.sym 117381 soc.spimemio.dout_data[7]
.sym 117386 iomem_ready_SB_LUT4_I1_O
.sym 117387 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 117388 soc.spimem_rdata[31]
.sym 117389 soc.spimemio.dout_data[6]
.sym 117393 soc.spimemio.dout_data[5]
.sym 117399 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 117400 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 117401 iomem_ready_SB_LUT4_I1_O
.sym 117402 iomem_rdata[3]
.sym 117403 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117404 soc.cpu.mem_rdata_latched_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 117405 soc.spimemio.dout_data[0]
.sym 117410 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 117411 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 117412 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 117413 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117414 iomem_ready_SB_LUT4_I1_O
.sym 117415 soc.spimem_rdata[14]
.sym 117416 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117417 soc.cpu.mem_xfer
.sym 117418 soc.cpu.mem_rdata_SB_LUT4_O_I1
.sym 117419 soc.cpu.mem_rdata_SB_LUT4_O_I2
.sym 117420 soc.cpu.mem_rdata_SB_LUT4_O_I3
.sym 117423 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117424 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 117427 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117428 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117431 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117432 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 117434 resetn_SB_LUT4_I3_O
.sym 117435 reset_cnt[0]
.sym 117437 soc.cpu.mem_xfer
.sym 117438 soc.cpu.mem_rdata_q[15]
.sym 117439 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I2
.sym 117440 soc.cpu.mem_rdata_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_I1_SB_LUT4_O_I3
.sym 117443 soc.cpu.mem_rdata_q[31]
.sym 117444 soc.cpu.mem_xfer
.sym 117445 soc.cpu.mem_xfer
.sym 117446 soc.cpu.mem_rdata_q[13]
.sym 117447 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117448 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 117449 iomem_wdata[23]
.sym 117453 soc.cpu.mem_xfer
.sym 117454 soc.cpu.mem_rdata_q[30]
.sym 117455 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 117456 soc.cpu.mem_rdata_SB_LUT4_O_1_I3
.sym 117457 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 117458 iomem_ready_SB_LUT4_I1_O
.sym 117459 soc.spimem_rdata[12]
.sym 117460 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117461 soc.cpu.mem_xfer
.sym 117462 soc.cpu.mem_rdata_q[14]
.sym 117463 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117464 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 117465 iomem_wdata[20]
.sym 117471 soc.cpu.mem_rdata_SB_LUT4_O_1_I2
.sym 117472 soc.cpu.mem_rdata_SB_LUT4_O_1_I3
.sym 117473 iomem_wdata[22]
.sym 117477 soc.cpu.mem_xfer
.sym 117478 soc.cpu.mem_rdata_q[12]
.sym 117479 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117480 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117481 iomem_wdata[23]
.sym 117486 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 117487 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 117488 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117490 soc.cpu.mem_la_secondword
.sym 117491 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117492 soc.cpu.mem_rdata_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 117493 soc.cpu.mem_xfer
.sym 117494 soc.cpu.mem_rdata_q[29]
.sym 117495 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 117496 soc.cpu.mem_rdata_SB_LUT4_O_2_I3
.sym 117499 soc.cpu.mem_rdata_SB_LUT4_O_2_I2
.sym 117500 soc.cpu.mem_rdata_SB_LUT4_O_2_I3
.sym 117501 soc.cpu.mem_xfer
.sym 117502 soc.cpu.mem_rdata_q[28]
.sym 117503 soc.cpu.mem_rdata_SB_LUT4_O_3_I2
.sym 117504 soc.cpu.mem_rdata_SB_LUT4_O_3_I3
.sym 117505 iomem_wdata[19]
.sym 117510 soc.cpu.mem_la_secondword
.sym 117511 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117512 soc.cpu.mem_rdata_latched_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117513 iomem_wdata[22]
.sym 117518 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117519 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 117520 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117521 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 117522 soc.cpu.mem_xfer
.sym 117523 soc.mem_rdata[17]
.sym 117524 soc.cpu.mem_rdata_q[17]
.sym 117525 soc.cpu.mem_xfer
.sym 117526 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117527 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117528 flash_io1_oe_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 117529 soc.cpu.mem_rdata_q[18]
.sym 117530 soc.cpu.mem_rdata_q[17]
.sym 117531 soc.cpu.mem_rdata_q[16]
.sym 117532 soc.cpu.mem_rdata_q[15]
.sym 117534 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 117535 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3
.sym 117536 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 117538 soc.cpu.mem_xfer
.sym 117539 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 117540 soc.cpu.mem_rdata_q[16]
.sym 117542 soc.cpu.mem_rdata_latched[0]
.sym 117543 soc.cpu.mem_rdata_latched[1]
.sym 117544 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_O
.sym 117546 soc.cpu.mem_la_secondword
.sym 117547 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2
.sym 117548 soc.cpu.mem_rdata_latched_SB_LUT4_O_2_I2_SB_LUT4_I2_I3
.sym 117549 soc.cpu.mem_la_secondword
.sym 117550 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 117551 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117552 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117555 soc.cpu.mem_rdata_q[9]
.sym 117556 soc.cpu.mem_xfer
.sym 117558 soc.cpu.mem_xfer
.sym 117559 soc.mem_rdata[16]
.sym 117560 soc.cpu.mem_rdata_q[16]
.sym 117561 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 117562 soc.cpu.mem_rdata_SB_LUT4_O_4_I2_SB_LUT4_I2_O
.sym 117563 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117564 soc.cpu.decoded_imm_j_SB_DFFE_Q_26_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117565 gpio_led_pmod[3]
.sym 117569 soc.cpu.mem_rdata_latched[5]
.sym 117574 soc.cpu.mem_rdata_q[1]
.sym 117575 soc.cpu.mem_rdata_q[0]
.sym 117576 soc.cpu.mem_rdata_q[2]
.sym 117577 soc.cpu.mem_rdata_latched[3]
.sym 117581 soc.cpu.mem_rdata_latched[0]
.sym 117585 soc.cpu.mem_rdata_latched[1]
.sym 117589 soc.cpu.mem_rdata_q[13]
.sym 117590 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 117591 soc.cpu.mem_rdata_q[12]
.sym 117592 soc.cpu.mem_rdata_q[14]
.sym 117593 soc.cpu.mem_rdata_latched[4]
.sym 117597 soc.cpu.mem_rdata_latched[6]
.sym 117602 soc.cpu.mem_xfer
.sym 117603 soc.cpu.decoded_imm_j_SB_DFFE_Q_23_D_SB_LUT4_O_I3
.sym 117604 soc.cpu.mem_rdata_q[28]
.sym 117605 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 117606 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 117607 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2
.sym 117608 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 117611 soc.cpu.mem_rdata_latched[12]
.sym 117612 soc.cpu.reg_out_SB_DFFSR_Q_19_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 117613 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117614 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 117615 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 117616 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 117617 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117618 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 117619 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 117620 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 117621 $PACKER_VCC_NET
.sym 117626 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117627 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 117628 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 117629 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117630 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_I2_O
.sym 117631 soc.cpu.mem_rdata_q_SB_DFF_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117632 soc.cpu.reg_out_SB_DFFSR_Q_20_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 117635 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0_SB_LUT4_I3_I2
.sym 117636 soc.cpu.instr_jalr_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 117639 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117640 soc.cpu.mem_la_read
.sym 117641 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I0
.sym 117642 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 117643 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 117644 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I3
.sym 117646 soc.cpu.mem_xfer
.sym 117647 soc.cpu.mem_do_rdata
.sym 117648 soc.cpu.mem_la_read
.sym 117650 soc.cpu.mem_xfer
.sym 117651 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117652 soc.cpu.mem_rdata_q[31]
.sym 117656 pwm_g.counter[0]
.sym 117658 soc.cpu.mem_wordsize[2]
.sym 117659 soc.cpu.pcpi_rs1[1]
.sym 117660 soc.cpu.mem_wordsize[1]
.sym 117661 soc.cpu.prefetched_high_word
.sym 117662 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 117663 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1
.sym 117664 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 117665 soc.cpu.mem_la_read_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117666 soc.cpu.mem_la_firstword_xfer
.sym 117667 soc.cpu.mem_la_secondword
.sym 117668 soc.cpu.compressed_instr_SB_DFFE_Q_D
.sym 117670 soc.cpu.trap_SB_LUT4_I3_O
.sym 117671 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 117672 soc.cpu.mem_xfer
.sym 117675 resetn
.sym 117676 soc.cpu.mem_la_read_SB_LUT4_O_I3
.sym 117679 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 117680 soc.cpu.trap_SB_LUT4_I3_O
.sym 117683 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117684 soc.cpu.clear_prefetched_high_word
.sym 117685 soc.cpu.mem_la_read
.sym 117691 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 117692 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117694 soc.cpu.trap_SB_LUT4_I3_O
.sym 117695 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 117696 soc.cpu.clear_prefetched_high_word
.sym 117699 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 117700 soc.cpu.mem_xfer
.sym 117701 soc.cpu.mem_xfer
.sym 117702 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 117703 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117704 soc.cpu.mem_do_wdata
.sym 117705 resetn
.sym 117706 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_I1
.sym 117707 soc.cpu.mem_do_rinst
.sym 117708 soc.cpu.trap_SB_LUT4_I1_I3
.sym 117709 soc.cpu.mem_la_firstword_reg_SB_DFFSR_Q_D
.sym 117713 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 117719 soc.cpu.mem_do_rinst
.sym 117720 soc.cpu.mem_do_rdata
.sym 117722 soc.cpu.prefetched_high_word
.sym 117723 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 117724 soc.cpu.clear_prefetched_high_word
.sym 117726 soc.cpu.last_mem_valid
.sym 117727 soc.cpu.mem_la_secondword_SB_LUT4_I2_O
.sym 117728 soc.cpu.mem_la_firstword_reg
.sym 117735 resetn
.sym 117736 soc.cpu.trap
.sym 117740 soc.cpu.trap_SB_LUT4_I3_O
.sym 117741 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 117742 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 117743 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 117744 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 117746 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 117747 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117748 soc.cpu.mem_do_rdata
.sym 117751 soc.cpu.trap_SB_LUT4_I1_I3
.sym 117752 soc.cpu.mem_do_rinst
.sym 117757 soc.cpu.mem_do_prefetch_SB_LUT4_I3_O
.sym 117758 soc.cpu.mem_do_rdata
.sym 117759 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 117760 soc.mem_valid
.sym 117794 soc.simpleuart.recv_state[0]
.sym 117799 soc.simpleuart.recv_state[1]
.sym 117801 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 117803 soc.simpleuart.recv_state[2]
.sym 117804 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 117805 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 117806 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 117807 soc.simpleuart.recv_state[3]
.sym 117808 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 117810 resetn
.sym 117811 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 117812 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 117815 soc.simpleuart.recv_state[3]
.sym 117816 soc.simpleuart.recv_state[1]
.sym 117818 UART_RX_SB_LUT4_I2_I1
.sym 117819 UART_RX$SB_IO_IN
.sym 117820 soc.simpleuart.recv_state[0]
.sym 117821 soc.simpleuart.recv_state[1]
.sym 117822 soc.simpleuart.recv_state[3]
.sym 117823 soc.simpleuart.recv_state[0]
.sym 117824 soc.simpleuart.recv_state[2]
.sym 117826 soc.simpleuart.send_bitcnt[0]
.sym 117829 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 117830 soc.simpleuart.send_bitcnt[1]
.sym 117831 $PACKER_VCC_NET
.sym 117832 soc.simpleuart.send_bitcnt[0]
.sym 117834 soc.simpleuart.send_bitcnt[2]
.sym 117835 $PACKER_VCC_NET
.sym 117836 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 117838 soc.simpleuart.send_bitcnt[3]
.sym 117839 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 117840 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 117841 soc.simpleuart.send_bitcnt[3]
.sym 117842 soc.simpleuart.send_bitcnt[2]
.sym 117843 soc.simpleuart.send_bitcnt[1]
.sym 117844 soc.simpleuart.send_bitcnt[0]
.sym 117845 soc.spimemio.rd_addr_SB_DFFE_Q_15_D_SB_LUT4_O_I3
.sym 117846 iomem_addr[8]
.sym 117847 soc.spimemio.rd_addr_SB_DFFE_Q_17_D_SB_LUT4_O_I3
.sym 117848 iomem_addr[6]
.sym 117850 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 117851 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 117852 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 117853 soc.spimemio.rd_addr[5]
.sym 117854 iomem_addr[5]
.sym 117855 soc.spimemio.rd_addr[13]
.sym 117856 iomem_addr[13]
.sym 117858 soc.spimemio.rd_inc
.sym 117859 iomem_addr[13]
.sym 117860 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 117861 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 117862 iomem_addr[5]
.sym 117863 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 117864 iomem_addr[4]
.sym 117865 soc.spimemio.rd_addr_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 117866 iomem_addr[19]
.sym 117867 soc.spimemio.rd_addr_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 117868 iomem_addr[17]
.sym 117869 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 117870 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117871 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 117872 soc.spimemio.rd_valid_SB_LUT4_I2_I1
.sym 117874 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117875 soc.spimemio.rd_addr_SB_DFFE_Q_14_D_SB_LUT4_O_I3
.sym 117876 iomem_addr[9]
.sym 117878 soc.spimemio.rd_inc
.sym 117879 iomem_addr[5]
.sym 117880 soc.spimemio.rd_addr_SB_DFFE_Q_18_D_SB_LUT4_O_I3
.sym 117881 soc.spimemio.rd_addr_SB_DFFE_Q_10_D_SB_LUT4_O_I3
.sym 117882 iomem_addr[13]
.sym 117883 soc.spimemio.rd_addr_SB_DFFE_Q_16_D_SB_LUT4_O_I3
.sym 117884 iomem_addr[7]
.sym 117885 soc.spimemio.rd_addr_SB_DFFE_Q_8_D_SB_LUT4_O_I3
.sym 117886 iomem_addr[15]
.sym 117887 soc.spimemio.rd_addr_SB_DFFE_Q_9_D_SB_LUT4_O_I3
.sym 117888 iomem_addr[14]
.sym 117889 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3_SB_LUT4_I3_I0
.sym 117890 soc.spimemio.rd_addr_SB_DFFE_Q_5_D_SB_LUT4_O_I3_SB_LUT4_I0_O
.sym 117891 iomem_addr[12]
.sym 117892 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 117893 soc.spimemio.rd_addr_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 117894 iomem_addr[22]
.sym 117895 soc.spimemio.rd_addr_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 117896 iomem_addr[21]
.sym 117899 soc.spimemio.rd_addr_SB_DFFE_Q_11_D_SB_LUT4_O_I3
.sym 117900 iomem_addr[12]
.sym 117901 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117902 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 117903 iomem_addr[4]
.sym 117904 soc.spimemio.rd_addr_SB_DFFE_Q_19_D_SB_LUT4_O_I3
.sym 117905 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 117909 soc.spimemio.rd_addr_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 117910 iomem_addr[23]
.sym 117911 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 117912 iomem_addr[20]
.sym 117913 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 117914 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117915 iomem_addr[20]
.sym 117916 soc.spimemio.rd_addr_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 117917 soc.spimemio.rd_addr_SB_DFFE_Q_12_D_SB_LUT4_O_I3
.sym 117918 iomem_addr[11]
.sym 117919 soc.spimemio.rd_addr_SB_DFFE_Q_13_D_SB_LUT4_O_I3
.sym 117920 iomem_addr[10]
.sym 117921 soc.spimemio.din_data[2]
.sym 117922 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 117923 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 117924 iomem_addr[2]
.sym 117925 soc.spimemio.state[9]
.sym 117926 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 117927 iomem_addr[17]
.sym 117928 soc.spimemio.din_data[1]
.sym 117929 soc.spimemio.state[0]
.sym 117930 soc.spimemio.state[4]
.sym 117931 iomem_addr[9]
.sym 117932 soc.spimemio.state[6]
.sym 117933 iomem_addr[22]
.sym 117934 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 117935 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 117936 iomem_addr[6]
.sym 117937 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 117938 soc.spimemio.state[2]
.sym 117939 soc.spimemio_cfgreg_do[21]
.sym 117940 soc.spimemio_cfgreg_do[22]
.sym 117941 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I0
.sym 117942 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I1
.sym 117943 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 117944 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 117947 soc.spimemio.state[0]
.sym 117948 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 117949 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I0
.sym 117950 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1
.sym 117951 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 117952 iomem_addr[18]
.sym 117953 iomem_addr[23]
.sym 117954 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 117955 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 117956 iomem_addr[7]
.sym 117959 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117960 soc.spimemio_cfgreg_do[20]
.sym 117961 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 117962 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 117963 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 117964 iomem_addr[0]
.sym 117966 soc.spimemio.din_data_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 117967 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 117968 iomem_addr[1]
.sym 117971 soc.spimemio.state[9]
.sym 117972 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 117976 soc.spimemio.state[2]
.sym 117978 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 117979 soc.spimemio.rd_valid_SB_DFFESR_Q_E
.sym 117980 soc.spimemio.state[2]
.sym 117983 soc.spimemio.state[9]
.sym 117984 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 117986 soc.spimemio_cfgreg_do[17]
.sym 117987 soc.spimemio.state[1]
.sym 117988 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 117989 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 117990 soc.spimemio.state[1]
.sym 117991 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 117992 soc.spimemio_cfgreg_do[18]
.sym 117993 soc.spimemio.state[0]
.sym 117994 soc.spimemio.din_data_SB_DFFE_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 117995 iomem_addr[10]
.sym 117996 soc.spimemio.state[6]
.sym 117998 soc.spimemio_cfgreg_do[21]
.sym 117999 soc.spimemio_cfgreg_do[22]
.sym 118000 soc.spimemio.state[2]
.sym 118001 iomem_addr[0]
.sym 118005 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 118006 soc.spimemio.state[0]
.sym 118007 soc.spimemio.state[2]
.sym 118008 soc.spimemio.state[4]
.sym 118009 iomem_addr[1]
.sym 118013 soc.spimemio.state[6]
.sym 118014 iomem_addr[8]
.sym 118015 soc.spimemio_cfgreg_do[16]
.sym 118016 soc.spimemio.state[1]
.sym 118019 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 118020 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 118026 soc.spimemio_cfgreg_do[31]
.sym 118027 flash_io3_di_SB_LUT4_I2_I3
.sym 118028 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 118034 iomem_wstrb[0]
.sym 118035 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 118036 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118037 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I0
.sym 118038 soc.simpleuart.recv_buf_valid
.sym 118039 soc.spimemio.softreset_SB_DFFSS_Q_D_SB_LUT4_O_I3
.sym 118040 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118041 iomem_wstrb[3]
.sym 118042 iomem_wstrb[2]
.sym 118043 iomem_wstrb[1]
.sym 118044 iomem_wstrb[0]
.sym 118047 resetn
.sym 118048 soc.spimemio.softreset
.sym 118049 soc.mem_valid
.sym 118050 flash_csb$SB_IO_OUT
.sym 118051 flash_clk_SB_LUT4_I1_I2
.sym 118052 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 118054 resetn
.sym 118055 iomem_wstrb[0]
.sym 118056 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 118058 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 118059 soc.simpleuart.recv_buf_valid
.sym 118060 soc.simpleuart.recv_buf_data[3]
.sym 118061 iomem_wdata[4]
.sym 118066 iomem_wstrb[0]
.sym 118067 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 118068 soc.simpleuart.send_dummy
.sym 118069 flash_io2_di
.sym 118070 soc.mem_valid
.sym 118071 flash_clk_SB_LUT4_I1_I2
.sym 118072 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 118073 iomem_wdata[0]
.sym 118077 soc.mem_valid
.sym 118078 flash_clk$SB_IO_OUT
.sym 118079 flash_clk_SB_LUT4_I1_I2
.sym 118080 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 118081 flash_csb_SB_LUT4_I1_O
.sym 118082 flash_csb_SB_LUT4_I1_O_SB_LUT4_I0_I1
.sym 118083 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 118084 soc.simpleuart_reg_div_do[5]
.sym 118085 flash_io3_di_SB_LUT4_I2_O_SB_LUT4_I1_I0
.sym 118086 flash_io3_di_SB_LUT4_I2_O
.sym 118087 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 118088 soc.simpleuart_reg_div_do[3]
.sym 118089 iomem_wdata[17]
.sym 118093 iomem_wdata[16]
.sym 118097 flash_io2_di_SB_LUT4_I0_1_O
.sym 118098 flash_io2_di_SB_LUT4_I0_1_O_SB_LUT4_I0_I1
.sym 118099 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 118100 soc.simpleuart_reg_div_do[2]
.sym 118101 iomem_wdata[20]
.sym 118107 flash_io3_di
.sym 118108 flash_io3_di_SB_LUT4_I2_I3
.sym 118109 iomem_wdata[21]
.sym 118113 iomem_wdata[12]
.sym 118117 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118118 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118119 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118120 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 118121 soc.mem_valid
.sym 118122 soc.spimemio_cfgreg_do[31]
.sym 118123 flash_clk_SB_LUT4_I1_I2
.sym 118124 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 118125 soc.simpleuart.send_divcnt[4]
.sym 118126 soc.simpleuart_reg_div_do[4]
.sym 118127 soc.simpleuart_reg_div_do[5]
.sym 118128 soc.simpleuart.send_divcnt[5]
.sym 118130 resetn
.sym 118131 iomem_wstrb[2]
.sym 118132 flash_io3_di_SB_LUT4_I2_I3
.sym 118133 iomem_wdata[8]
.sym 118137 soc.simpleuart.send_divcnt[5]
.sym 118138 soc.simpleuart_reg_div_do[5]
.sym 118139 soc.simpleuart_reg_div_do[7]
.sym 118140 soc.simpleuart.send_divcnt[7]
.sym 118141 soc.mem_valid
.sym 118142 flash_io1_oe
.sym 118143 flash_clk_SB_LUT4_I1_I2
.sym 118144 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 118145 iomem_wdata[18]
.sym 118149 iomem_wdata[22]
.sym 118153 soc.simpleuart.send_divcnt[15]
.sym 118154 soc.simpleuart_reg_div_do[15]
.sym 118155 soc.simpleuart_reg_div_do[8]
.sym 118156 soc.simpleuart.send_divcnt[8]
.sym 118158 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118159 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 118160 soc.simpleuart_reg_div_do[19]
.sym 118161 iomem_wdata[19]
.sym 118165 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118166 flash_io1_oe_SB_LUT4_I1_O
.sym 118167 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 118168 soc.simpleuart_reg_div_do[9]
.sym 118169 soc.simpleuart.send_divcnt[9]
.sym 118170 soc.simpleuart_reg_div_do[9]
.sym 118171 soc.simpleuart.send_divcnt[1]
.sym 118172 soc.simpleuart_reg_div_do[1]
.sym 118173 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118174 soc.cpu.mem_rdata_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118175 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 118176 soc.simpleuart_reg_div_do[31]
.sym 118177 soc.simpleuart.send_divcnt[29]
.sym 118178 soc.simpleuart_reg_div_do[29]
.sym 118179 soc.simpleuart.send_divcnt[17]
.sym 118180 soc.simpleuart_reg_div_do[17]
.sym 118181 soc.simpleuart_reg_div_do[29]
.sym 118182 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118183 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 118184 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 118185 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118186 soc.ram_ready
.sym 118187 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118188 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118189 soc.simpleuart.send_divcnt[20]
.sym 118190 soc.simpleuart_reg_div_do[20]
.sym 118191 soc.simpleuart.send_divcnt[19]
.sym 118192 soc.simpleuart_reg_div_do[19]
.sym 118193 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 118194 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 118195 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 118196 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 118197 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 118198 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 118199 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 118200 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 118201 soc.simpleuart.send_divcnt[13]
.sym 118202 soc.simpleuart_reg_div_do[13]
.sym 118203 soc.simpleuart.send_divcnt[12]
.sym 118204 soc.simpleuart_reg_div_do[12]
.sym 118205 soc.simpleuart.send_divcnt[21]
.sym 118206 soc.simpleuart_reg_div_do[21]
.sym 118207 soc.simpleuart.send_divcnt[16]
.sym 118208 soc.simpleuart_reg_div_do[16]
.sym 118209 soc.simpleuart.send_divcnt[28]
.sym 118210 soc.simpleuart_reg_div_do[28]
.sym 118211 soc.simpleuart_reg_div_do[22]
.sym 118212 soc.simpleuart.send_divcnt[22]
.sym 118213 soc.simpleuart_reg_div_do[30]
.sym 118214 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118215 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 118216 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 118217 iomem_wdata[28]
.sym 118221 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118222 soc.ram_ready
.sym 118223 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118224 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118225 soc.simpleuart_reg_div_do[25]
.sym 118226 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118227 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 118228 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 118229 soc.simpleuart.send_divcnt[22]
.sym 118230 soc.simpleuart_reg_div_do[22]
.sym 118231 soc.simpleuart_reg_div_do[25]
.sym 118232 soc.simpleuart.send_divcnt[25]
.sym 118233 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118234 soc.ram_ready
.sym 118235 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118236 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118237 soc.simpleuart.send_divcnt[24]
.sym 118238 soc.simpleuart_reg_div_do[24]
.sym 118239 soc.simpleuart.send_divcnt[18]
.sym 118240 soc.simpleuart_reg_div_do[18]
.sym 118241 soc.simpleuart_reg_div_do[13]
.sym 118242 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118243 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 118244 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 118245 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118246 soc.ram_ready
.sym 118247 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118248 soc.cpu.mem_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118249 soc.simpleuart_reg_div_do[26]
.sym 118250 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118251 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 118252 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 118253 iomem_wdata[16]
.sym 118257 soc.simpleuart.send_divcnt[25]
.sym 118258 soc.simpleuart_reg_div_do[25]
.sym 118259 soc.simpleuart_reg_div_do[27]
.sym 118260 soc.simpleuart.send_divcnt[27]
.sym 118261 iomem_wdata[22]
.sym 118265 soc.simpleuart_reg_div_do[27]
.sym 118266 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118267 flash_clk_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O
.sym 118268 iomem_ready_SB_LUT4_I3_I0_SB_LUT4_I3_1_O
.sym 118269 soc.simpleuart.send_divcnt[26]
.sym 118270 soc.simpleuart_reg_div_do[26]
.sym 118271 soc.simpleuart.send_divcnt[27]
.sym 118272 soc.simpleuart_reg_div_do[27]
.sym 118273 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118274 soc.ram_ready
.sym 118275 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118276 soc.cpu.mem_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118277 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118278 soc.ram_ready
.sym 118279 soc.simpleuart.recv_buf_valid_SB_LUT4_I3_O
.sym 118280 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118281 gpio_led_g[1]
.sym 118286 resetn
.sym 118287 iomem_wstrb[3]
.sym 118288 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 118291 soc.mem_rdata[21]
.sym 118292 soc.cpu.reg_out_SB_DFFSR_Q_29_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118293 gpio_led_g[2]
.sym 118298 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118299 soc.cpu.reg_out_SB_DFFSR_Q_25_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118300 soc.cpu.mem_wordsize[1]
.sym 118301 gpio_led_g[5]
.sym 118313 soc.cpu.pcpi_rs1[1]
.sym 118314 soc.cpu.mem_wordsize[2]
.sym 118315 soc.cpu.mem_wordsize[1]
.sym 118316 soc.cpu.pcpi_rs1[0]
.sym 118317 soc.spimemio.dout_data[4]
.sym 118321 soc.spimemio.dout_data[6]
.sym 118325 soc.spimemio.dout_data[5]
.sym 118329 soc.spimemio.dout_data[3]
.sym 118334 resetn
.sym 118335 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 118336 iomem_ready_SB_DFFESS_Q_D
.sym 118337 soc.spimemio.buffer[5]
.sym 118341 soc.spimemio.dout_data[7]
.sym 118345 soc.spimemio.dout_data[6]
.sym 118349 soc.spimemio.buffer[13]
.sym 118353 soc.spimemio.buffer[3]
.sym 118359 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 118360 soc.spimem_rdata[3]
.sym 118361 soc.spimemio.buffer[14]
.sym 118365 soc.spimemio.buffer[15]
.sym 118369 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 118370 iomem_ready_SB_LUT4_I1_O
.sym 118371 soc.spimem_rdata[13]
.sym 118372 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118373 soc.spimemio.dout_data[4]
.sym 118377 soc.spimemio.buffer[12]
.sym 118383 iomem_rdata[15]
.sym 118384 iomem_ready_SB_LUT4_I1_O
.sym 118387 iomem_rdata[31]
.sym 118388 iomem_ready_SB_LUT4_I1_O
.sym 118391 iomem_ready_SB_DFFESS_Q_D
.sym 118392 resetn
.sym 118393 soc.spimemio.dout_data[5]
.sym 118397 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 118398 iomem_ready_SB_LUT4_I1_O
.sym 118399 soc.spimem_rdata[30]
.sym 118400 soc.cpu.mem_rdata_SB_LUT4_O_1_I3_SB_LUT4_O_I3
.sym 118401 gpio_led_r[2]
.sym 118405 gpio_led_b[7]
.sym 118412 gpio_led_g[4]
.sym 118415 iomem_rdata[13]
.sym 118416 iomem_ready_SB_LUT4_I1_O
.sym 118417 gpio_led_r[7]
.sym 118421 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 118422 iomem_ready_SB_LUT4_I1_O
.sym 118423 soc.spimem_rdata[29]
.sym 118424 soc.cpu.mem_rdata_SB_LUT4_O_2_I3_SB_LUT4_O_I3
.sym 118427 iomem_rdata[14]
.sym 118428 iomem_ready_SB_LUT4_I1_O
.sym 118431 iomem_rdata[30]
.sym 118432 iomem_ready_SB_LUT4_I1_O
.sym 118433 gpio_led_r[6]
.sym 118439 iomem_rdata[12]
.sym 118440 iomem_ready_SB_LUT4_I1_O
.sym 118443 iomem_rdata[29]
.sym 118444 iomem_ready_SB_LUT4_I1_O
.sym 118445 gpio_led_r[0]
.sym 118451 iomem_rdata[28]
.sym 118452 iomem_ready_SB_LUT4_I1_O
.sym 118453 gpio_led_r[5]
.sym 118458 iomem_ready_SB_LUT4_I1_O
.sym 118459 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 118460 soc.spimem_rdata[9]
.sym 118461 gpio_led_b[6]
.sym 118465 gpio_led_r[4]
.sym 118469 soc.cpu.mem_rdata_q[31]
.sym 118470 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118471 soc.cpu.mem_rdata_q[3]
.sym 118472 soc.cpu.mem_rdata_q[19]
.sym 118473 gpio_led_b[5]
.sym 118477 gpio_led_b[4]
.sym 118483 iomem_rdata[9]
.sym 118484 iomem_ready_SB_LUT4_I1_O
.sym 118485 gpio_led_r[1]
.sym 118489 soc.cpu.mem_xfer
.sym 118490 soc.cpu.mem_rdata_q[25]
.sym 118491 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 118492 soc.cpu.mem_rdata_SB_LUT4_O_4_I3
.sym 118493 gpio_led_b[1]
.sym 118497 soc.cpu.mem_rdata_q[6]
.sym 118498 soc.cpu.mem_rdata_q[5]
.sym 118499 soc.cpu.mem_rdata_q[4]
.sym 118500 soc.cpu.mem_rdata_q[28]
.sym 118502 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118503 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 118504 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118507 soc.cpu.mem_xfer_SB_LUT4_O_I2
.sym 118508 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 118509 iomem_wdata[29]
.sym 118513 iomem_wdata[28]
.sym 118517 iomem_wdata[30]
.sym 118522 soc.cpu.mem_rdata_q[30]
.sym 118523 soc.cpu.instr_rdinstr_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 118524 soc.cpu.mem_rdata_q[29]
.sym 118525 iomem_wdata[27]
.sym 118530 soc.cpu.mem_xfer
.sym 118531 soc.cpu.decoded_imm_j_SB_DFFE_Q_22_D_SB_LUT4_O_I3
.sym 118532 soc.cpu.mem_rdata_q[29]
.sym 118533 led_rgb_data[21]
.sym 118537 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 118538 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118539 soc.cpu.mem_rdata_q[4]
.sym 118540 soc.cpu.mem_rdata_q[28]
.sym 118541 soc.cpu.instr_timer_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118542 soc.cpu.mem_rdata_q[30]
.sym 118543 soc.cpu.mem_rdata_q[31]
.sym 118544 soc.cpu.mem_rdata_q[29]
.sym 118545 soc.cpu.mem_rdata_q[3]
.sym 118546 soc.cpu.mem_rdata_q[25]
.sym 118547 soc.cpu.mem_rdata_q[6]
.sym 118548 soc.cpu.mem_rdata_q[5]
.sym 118551 soc.mem_valid
.sym 118552 soc.cpu.trap_SB_LUT4_I1_I2
.sym 118553 led_rgb_data[15]
.sym 118557 led_rgb_data[14]
.sym 118561 iomem_wdata[8]
.sym 118565 iomem_wdata[11]
.sym 118569 iomem_wdata[10]
.sym 118573 iomem_wdata[13]
.sym 118577 iomem_wdata[15]
.sym 118582 soc.cpu.mem_xfer
.sym 118583 soc.cpu.decoded_imm_j_SB_DFFE_Q_21_D_SB_LUT4_O_I3
.sym 118584 soc.cpu.mem_rdata_q[30]
.sym 118585 iomem_wdata[12]
.sym 118589 iomem_wdata[14]
.sym 118593 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118594 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118595 soc.cpu.pcpi_rs1[0]
.sym 118596 soc.cpu.pcpi_rs1[1]
.sym 118597 soc.cpu.mem_wordsize[1]
.sym 118598 soc.cpu.mem_wordsize[2]
.sym 118599 soc.cpu.pcpi_rs1[1]
.sym 118600 soc.cpu.pcpi_rs1[0]
.sym 118601 soc.cpu.mem_wordsize[1]
.sym 118602 soc.cpu.mem_wordsize[2]
.sym 118603 soc.cpu.pcpi_rs1[1]
.sym 118604 soc.cpu.pcpi_rs1[0]
.sym 118606 resetn
.sym 118607 iomem_wstrb[1]
.sym 118608 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 118610 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118611 soc.cpu.pcpi_rs1[1]
.sym 118612 soc.cpu.pcpi_rs1[0]
.sym 118615 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118616 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 118619 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118620 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 118621 iomem_wdata[9]
.sym 118625 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 118626 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 118627 iomem_wstrb[3]
.sym 118628 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 118631 soc.cpu.mem_xfer
.sym 118632 soc.cpu.mem_la_read
.sym 118637 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 118638 soc.cpu.mem_wstrb_SB_DFFE_Q_3_D_SB_LUT4_O_I1
.sym 118639 iomem_wstrb[0]
.sym 118640 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 118641 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 118642 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 118643 iomem_wstrb[2]
.sym 118644 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 118647 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 118648 resetn
.sym 118649 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 118650 soc.cpu.mem_wstrb_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 118651 iomem_wstrb[1]
.sym 118652 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 118655 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118656 soc.cpu.mem_wstrb_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 118657 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 118658 soc.cpu.mem_xfer
.sym 118659 soc.cpu.mem_la_read
.sym 118660 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118661 soc.cpu.mem_state[1]
.sym 118662 soc.cpu.mem_state[0]
.sym 118663 soc.cpu.mem_xfer_SB_LUT4_O_I0_SB_LUT4_I3_O
.sym 118664 soc.cpu.prefetched_high_word_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 118665 soc.cpu.mem_la_secondword_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 118666 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118667 soc.cpu.mem_xfer
.sym 118668 soc.cpu.mem_la_read
.sym 118671 soc.cpu.mem_do_wdata
.sym 118672 soc.cpu.mem_valid_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 118675 soc.cpu.last_mem_valid_SB_DFFSR_Q_D
.sym 118676 soc.cpu.mem_xfer_SB_LUT4_O_I0
.sym 118680 gpio_led_r[0]
.sym 118683 soc.cpu.mem_state[0]
.sym 118684 soc.cpu.mem_state[1]
.sym 118685 iomem_wdata[16]
.sym 118689 soc.cpu.mem_state_SB_DFFESR_Q_1_D_SB_LUT4_O_I0
.sym 118690 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 118691 soc.cpu.mem_wstrb_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 118692 soc.cpu.mem_do_wdata
.sym 118695 soc.cpu.trap
.sym 118696 resetn
.sym 118698 soc.cpu.mem_state[1]
.sym 118699 soc.cpu.mem_state[0]
.sym 118700 soc.cpu.mem_xfer
.sym 118703 soc.cpu.mem_state[1]
.sym 118704 soc.cpu.mem_state[0]
.sym 118707 soc.cpu.mem_state[1]
.sym 118708 soc.cpu.mem_state[0]
.sym 118709 resetn
.sym 118710 soc.cpu.trap
.sym 118711 soc.cpu.trap_SB_LUT4_I1_I2
.sym 118712 soc.cpu.trap_SB_LUT4_I1_I3
.sym 118716 gpio_led_r[6]
.sym 118717 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 118718 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 118719 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 118720 soc.cpu.mem_state_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 118722 pwm_r.counter[0]
.sym 118727 pwm_r.counter[1]
.sym 118731 pwm_r.counter[2]
.sym 118732 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 118735 pwm_r.counter[3]
.sym 118736 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 118739 pwm_r.counter[4]
.sym 118740 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 118743 pwm_r.counter[5]
.sym 118744 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 118747 pwm_r.counter[6]
.sym 118748 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 118751 pwm_r.counter[7]
.sym 118752 pwm_r.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 118754 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 118755 UART_RX_SB_LUT4_I2_I1
.sym 118756 soc.simpleuart.recv_state[2]
.sym 118757 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 118758 UART_RX_SB_LUT4_I2_O
.sym 118759 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 118760 soc.simpleuart.recv_state[0]
.sym 118761 UART_RX_SB_LUT4_I2_I1
.sym 118762 soc.simpleuart.recv_state[0]
.sym 118763 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 118764 soc.simpleuart.recv_state[2]
.sym 118771 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 118772 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 118773 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 118774 soc.simpleuart.recv_state[0]
.sym 118775 UART_RX_SB_LUT4_I2_I1
.sym 118776 soc.simpleuart.recv_state[2]
.sym 118779 soc.simpleuart.recv_state[1]
.sym 118780 soc.simpleuart.recv_state[0]
.sym 118781 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 118782 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 118783 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 118784 soc.simpleuart.recv_state_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 118791 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 118792 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_O
.sym 118795 resetn
.sym 118796 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 118798 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 118799 soc.simpleuart.send_bitcnt[0]
.sym 118800 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 118810 soc.simpleuart.recv_state_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 118811 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0
.sym 118812 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 118815 resetn
.sym 118816 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_I3
.sym 118829 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 118830 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118831 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 118832 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 118843 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 118844 soc.spimemio.jump_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 118849 soc.spimemio.rd_valid
.sym 118850 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 118851 soc.spimemio.jump_SB_LUT4_O_I2
.sym 118852 soc.spimemio.jump_SB_LUT4_O_I3
.sym 118853 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 118854 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 118855 soc.spimemio.jump_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 118856 iomem_addr[3]
.sym 118858 soc.spimemio.state[2]
.sym 118859 soc.spimemio_cfgreg_do[22]
.sym 118860 soc.spimemio_cfgreg_do[21]
.sym 118862 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118863 iomem_addr[12]
.sym 118864 soc.spimemio.state[6]
.sym 118871 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 118872 soc.simpleuart.recv_buf_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 118873 soc.spimemio.jump_SB_LUT4_I3_O
.sym 118874 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118875 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 118876 soc.spimemio.state[6]
.sym 118881 iomem_addr[20]
.sym 118882 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 118883 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 118884 iomem_addr[4]
.sym 118887 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I2
.sym 118888 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 118891 soc.spimemio.din_data[6]
.sym 118892 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 118893 soc.spimemio.state[9]
.sym 118894 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 118895 iomem_addr[21]
.sym 118896 soc.spimemio.din_data[5]
.sym 118897 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 118898 soc.spimemio.din_data_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 118899 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 118900 soc.spimemio.din_data[4]
.sym 118901 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I0
.sym 118902 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I1
.sym 118903 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 118904 iomem_addr[5]
.sym 118905 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I0
.sym 118906 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I1
.sym 118907 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I2
.sym 118908 soc.spimemio.din_data_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 118909 soc.spimemio.state[6]
.sym 118910 iomem_addr[14]
.sym 118911 soc.spimemio_cfgreg_do[21]
.sym 118912 soc.spimemio.state[2]
.sym 118913 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I0
.sym 118914 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1
.sym 118915 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 118916 soc.spimemio.din_data[7]
.sym 118917 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118918 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118919 iomem_addr[13]
.sym 118920 soc.spimemio.state[6]
.sym 118923 soc.spimemio.state[1]
.sym 118924 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118925 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118926 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118927 iomem_addr[15]
.sym 118928 soc.spimemio.state[6]
.sym 118931 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I2
.sym 118932 soc.spimemio.din_data_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 118933 soc.spimemio.state[9]
.sym 118934 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 118935 iomem_addr[16]
.sym 118936 soc.spimemio.din_data[0]
.sym 118937 soc.spimemio.state[9]
.sym 118938 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 118939 iomem_addr[19]
.sym 118940 soc.spimemio.din_data[3]
.sym 118941 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I0
.sym 118942 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1
.sym 118943 iomem_addr[3]
.sym 118944 soc.spimemio.din_data_SB_DFFE_Q_2_D_SB_LUT4_O_I2
.sym 118946 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 118947 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 118948 soc.spimemio.valid
.sym 118950 soc.spimemio.state[2]
.sym 118951 soc.spimemio_cfgreg_do[21]
.sym 118952 soc.spimemio_cfgreg_do[22]
.sym 118955 soc.spimemio.jump_SB_LUT4_I3_O
.sym 118956 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 118957 soc.spimemio.state[1]
.sym 118958 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 118959 soc.spimemio_cfgreg_do[20]
.sym 118960 soc.spimemio_cfgreg_do[19]
.sym 118963 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I2_O
.sym 118964 soc.spimemio.rd_inc
.sym 118966 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 118967 soc.spimemio.state[0]
.sym 118968 soc.spimemio.state[4]
.sym 118969 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 118970 soc.spimemio.din_data_SB_DFFE_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 118971 iomem_addr[11]
.sym 118972 soc.spimemio.state[6]
.sym 118973 soc.spimemio.rd_inc
.sym 118983 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 118984 soc.simpleuart.send_divcnt[0]
.sym 119011 soc.simpleuart.send_dummy
.sym 119012 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 119025 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 119026 iomem_wstrb[2]
.sym 119027 iomem_wstrb[1]
.sym 119028 iomem_wstrb[3]
.sym 119034 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 119035 soc.simpleuart.send_dummy_SB_DFFESS_Q_E_SB_LUT4_O_I2
.sym 119036 soc.simpleuart.cfg_divider_SB_DFFESS_Q_E
.sym 119037 soc.simpleuart.send_dummy_SB_LUT4_I2_O
.sym 119041 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 119042 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1
.sym 119043 soc.simpleuart.send_dummy_SB_LUT4_I3_I2
.sym 119044 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3
.sym 119046 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119047 soc.simpleuart.send_divcnt[2]
.sym 119048 soc.simpleuart_reg_div_do[2]
.sym 119049 soc.spimemio.dout_data[1]
.sym 119057 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 119058 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 119059 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 119060 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 119061 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 119062 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 119063 soc.simpleuart.send_divcnt[0]
.sym 119064 soc.simpleuart_reg_div_do[0]
.sym 119069 soc.spimemio.dout_data[2]
.sym 119073 soc.simpleuart.send_divcnt[8]
.sym 119074 soc.simpleuart_reg_div_do[8]
.sym 119075 soc.simpleuart_reg_div_do[11]
.sym 119076 soc.simpleuart.send_divcnt[11]
.sym 119080 soc.simpleuart_reg_div_do[15]
.sym 119083 soc.simpleuart.send_divcnt[10]
.sym 119084 soc.simpleuart_reg_div_do[10]
.sym 119086 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119087 soc.simpleuart.send_divcnt[3]
.sym 119088 soc.simpleuart_reg_div_do[3]
.sym 119089 soc.simpleuart.send_divcnt[14]
.sym 119090 soc.simpleuart_reg_div_do[14]
.sym 119091 soc.simpleuart.send_divcnt[11]
.sym 119092 soc.simpleuart_reg_div_do[11]
.sym 119093 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119094 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119095 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119096 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 119097 soc.simpleuart.send_divcnt[6]
.sym 119098 soc.simpleuart_reg_div_do[6]
.sym 119099 soc.simpleuart.send_divcnt[7]
.sym 119100 soc.simpleuart_reg_div_do[7]
.sym 119101 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 119102 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 119103 soc.simpleuart.send_divcnt[23]
.sym 119104 soc.simpleuart_reg_div_do[23]
.sym 119106 soc.simpleuart.send_divcnt[0]
.sym 119109 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119111 soc.simpleuart.send_divcnt[1]
.sym 119112 soc.simpleuart.send_divcnt[0]
.sym 119113 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119115 soc.simpleuart.send_divcnt[2]
.sym 119116 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 119117 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119119 soc.simpleuart.send_divcnt[3]
.sym 119120 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 119121 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119123 soc.simpleuart.send_divcnt[4]
.sym 119124 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 119125 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119127 soc.simpleuart.send_divcnt[5]
.sym 119128 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 119129 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119131 soc.simpleuart.send_divcnt[6]
.sym 119132 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 119133 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119135 soc.simpleuart.send_divcnt[7]
.sym 119136 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 119137 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119139 soc.simpleuart.send_divcnt[8]
.sym 119140 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 119141 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119143 soc.simpleuart.send_divcnt[9]
.sym 119144 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 119145 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119147 soc.simpleuart.send_divcnt[10]
.sym 119148 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 119149 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119151 soc.simpleuart.send_divcnt[11]
.sym 119152 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 119153 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119155 soc.simpleuart.send_divcnt[12]
.sym 119156 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 119157 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119159 soc.simpleuart.send_divcnt[13]
.sym 119160 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 119161 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119163 soc.simpleuart.send_divcnt[14]
.sym 119164 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 119165 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119167 soc.simpleuart.send_divcnt[15]
.sym 119168 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 119169 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119171 soc.simpleuart.send_divcnt[16]
.sym 119172 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 119173 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119175 soc.simpleuart.send_divcnt[17]
.sym 119176 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 119177 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119179 soc.simpleuart.send_divcnt[18]
.sym 119180 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 119181 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119183 soc.simpleuart.send_divcnt[19]
.sym 119184 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 119185 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119187 soc.simpleuart.send_divcnt[20]
.sym 119188 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 119189 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119191 soc.simpleuart.send_divcnt[21]
.sym 119192 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 119193 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119195 soc.simpleuart.send_divcnt[22]
.sym 119196 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 119197 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119199 soc.simpleuart.send_divcnt[23]
.sym 119200 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 119201 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119203 soc.simpleuart.send_divcnt[24]
.sym 119204 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 119205 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119207 soc.simpleuart.send_divcnt[25]
.sym 119208 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 119209 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119211 soc.simpleuart.send_divcnt[26]
.sym 119212 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 119213 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119215 soc.simpleuart.send_divcnt[27]
.sym 119216 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 119217 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119219 soc.simpleuart.send_divcnt[28]
.sym 119220 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 119221 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119223 soc.simpleuart.send_divcnt[29]
.sym 119224 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 119225 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119227 soc.simpleuart.send_divcnt[30]
.sym 119228 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 119230 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_O
.sym 119231 soc.simpleuart.send_divcnt[31]
.sym 119232 soc.simpleuart.send_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 119233 soc.spimemio.buffer[2]
.sym 119237 soc.spimemio.buffer[17]
.sym 119241 soc.spimemio.dout_data[0]
.sym 119245 soc.spimemio.buffer[19]
.sym 119249 soc.spimemio.dout_data[3]
.sym 119253 soc.spimemio.buffer[1]
.sym 119257 soc.spimemio.buffer[20]
.sym 119261 soc.spimemio.buffer[23]
.sym 119265 soc.spimemio.buffer[10]
.sym 119269 soc.spimemio.buffer[11]
.sym 119273 soc.spimemio.dout_data[2]
.sym 119277 soc.spimemio.buffer[8]
.sym 119301 soc.spimemio.dout_data[1]
.sym 119308 gpio_led_g[2]
.sym 119316 gpio_led_g[1]
.sym 119330 pwm_g.counter[0]
.sym 119335 pwm_g.counter[1]
.sym 119339 pwm_g.counter[2]
.sym 119340 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 119343 pwm_g.counter[3]
.sym 119344 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 119347 pwm_g.counter[4]
.sym 119348 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 119351 pwm_g.counter[5]
.sym 119352 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 119355 pwm_g.counter[6]
.sym 119356 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 119359 pwm_g.counter[7]
.sym 119360 pwm_g.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 119362 pwm_g.counter[0]
.sym 119363 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 119366 pwm_g.counter[1]
.sym 119367 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 119370 pwm_g.counter[2]
.sym 119371 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 119374 pwm_g.counter[3]
.sym 119375 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 119378 pwm_g.counter[4]
.sym 119379 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 119382 pwm_g.counter[5]
.sym 119383 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 119386 pwm_g.counter[6]
.sym 119387 LED_G_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 119390 pwm_g.counter[7]
.sym 119391 LED_G_SB_CARRY_CO_I1
.sym 119396 $nextpnr_ICESTORM_LC_24$I3
.sym 119397 iomem_wdata[25]
.sym 119401 soc.spimemio.valid_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 119402 iomem_ready_SB_LUT4_I1_O
.sym 119403 soc.spimem_rdata[25]
.sym 119404 soc.cpu.mem_rdata_SB_LUT4_O_4_I3_SB_LUT4_O_I3
.sym 119405 iomem_wdata[29]
.sym 119412 gpio_led_g[7]
.sym 119413 iomem_wdata[26]
.sym 119420 gpio_led_g[5]
.sym 119424 gpio_led_g[3]
.sym 119426 resetn
.sym 119427 iomem_wstrb[2]
.sym 119428 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 119435 soc.cpu.mem_rdata_SB_LUT4_O_4_I2
.sym 119436 soc.cpu.mem_rdata_SB_LUT4_O_4_I3
.sym 119441 led_rgb_data[21]
.sym 119447 iomem_rdata[25]
.sym 119448 iomem_ready_SB_LUT4_I1_O
.sym 119449 led_rgb_data[15]
.sym 119456 gpio_led_g[6]
.sym 119460 gpio_led_b[3]
.sym 119464 gpio_led_b[5]
.sym 119468 gpio_led_b[0]
.sym 119472 gpio_led_b[4]
.sym 119477 iomem_wdata[28]
.sym 119488 gpio_led_b[6]
.sym 119498 resetn
.sym 119499 iomem_wstrb[3]
.sym 119500 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 119509 iomem_wdata[12]
.sym 119521 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I0
.sym 119522 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 119523 soc.cpu.trap_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_I1_O
.sym 119524 soc.cpu.mem_rdata_q_SB_DFF_Q_1_D_SB_LUT4_O_I3
.sym 119531 pwm_g.counter[1]
.sym 119532 pwm_g.counter[0]
.sym 119539 iomem_wstrb[2]
.sym 119540 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 119550 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 119551 soc.cpu.mem_rdata_q_SB_DFF_Q_2_D_SB_LUT4_O_I2
.sym 119552 soc.cpu.mem_rdata_q_SB_DFF_Q_D_SB_LUT4_O_I2
.sym 119560 gpio_led_r[2]
.sym 119576 gpio_led_r[3]
.sym 119581 led_rgb_data[8]
.sym 119589 led_rgb_data[20]
.sym 119593 led_rgb_data[21]
.sym 119600 gpio_led_r[1]
.sym 119601 led_rgb_data[15]
.sym 119609 led_rgb_data[14]
.sym 119617 led_rgb_data[21]
.sym 119624 gpio_led_r[7]
.sym 119625 led_rgb_data[15]
.sym 119636 gpio_led_r[5]
.sym 119640 gpio_led_r[4]
.sym 119650 pwm_r.counter[0]
.sym 119651 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 119654 pwm_r.counter[1]
.sym 119655 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 119658 pwm_r.counter[2]
.sym 119659 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 119662 pwm_r.counter[3]
.sym 119663 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 119666 pwm_r.counter[4]
.sym 119667 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 119670 pwm_r.counter[5]
.sym 119671 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 119674 pwm_r.counter[6]
.sym 119675 LED_R_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 119678 pwm_r.counter[7]
.sym 119679 LED_R_SB_CARRY_CO_I1
.sym 119684 $nextpnr_ICESTORM_LC_25$I3
.sym 119688 iomem_ready_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 119695 pwm_r.counter[1]
.sym 119696 pwm_r.counter[0]
.sym 119700 pwm_r.counter[0]
.sym 119713 iomem_wdata[3]
.sym 119718 soc.spimemio_cfgreg_do[31]
.sym 119719 flash_io2_do_SB_LUT4_O_I2
.sym 119720 soc.spimemio.config_do[2]
.sym 119733 iomem_wdata[2]
.sym 119738 soc.spimemio_cfgreg_do[31]
.sym 119739 flash_io3_do_SB_LUT4_O_I2
.sym 119740 soc.spimemio.config_do[3]
.sym 119757 soc.spimemio.xfer.xfer_ddr
.sym 119778 soc.spimemio.state[7]
.sym 119779 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 119780 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119782 soc.spimemio.state[10]
.sym 119783 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119784 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 119786 soc.spimemio.state_SB_DFF_Q_2_D_SB_LUT4_O_I1
.sym 119787 soc.spimemio.state[4]
.sym 119788 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 119790 soc.spimemio.state_SB_DFF_Q_5_D_SB_LUT4_O_I1
.sym 119791 soc.spimemio.state[0]
.sym 119792 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 119793 soc.spimemio_cfgreg_do[31]
.sym 119794 soc.spimemio.config_oe[2]
.sym 119795 flash_io3_oe_SB_LUT4_O_I2
.sym 119796 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119798 soc.spimemio.state[7]
.sym 119799 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119800 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 119802 soc.spimemio.state_SB_DFF_Q_8_D_SB_LUT4_O_I1
.sym 119803 soc.spimemio.state[4]
.sym 119804 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 119805 soc.spimemio_cfgreg_do[31]
.sym 119806 soc.spimemio.config_oe[3]
.sym 119807 flash_io3_oe_SB_LUT4_O_I2
.sym 119808 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 119811 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119812 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119817 iomem_wdata[10]
.sym 119827 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119828 soc.spimemio.jump
.sym 119831 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119832 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119835 soc.spimemio.jump
.sym 119836 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119837 iomem_wdata[11]
.sym 119841 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119842 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 119843 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 119844 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 119845 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 119846 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 119847 soc.spimemio_cfgreg_do[22]
.sym 119848 soc.spimemio.din_ddr
.sym 119849 soc.spimemio.jump
.sym 119850 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 119851 soc.spimemio.state[7]
.sym 119852 soc.spimemio.state[10]
.sym 119853 soc.spimemio.din_ddr_SB_LUT4_I3_I0
.sym 119854 soc.spimemio.din_ddr_SB_LUT4_I3_I1
.sym 119855 soc.spimemio_cfgreg_do[21]
.sym 119856 soc.spimemio.din_qspi
.sym 119857 soc.spimemio.state[2]
.sym 119858 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 119859 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119860 soc.spimemio_cfgreg_do[20]
.sym 119862 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 119863 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 119864 soc.spimemio.state[1]
.sym 119867 soc.spimemio.jump
.sym 119868 soc.spimemio_cfgreg_do[20]
.sym 119869 soc.spimemio.state[2]
.sym 119870 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 119871 soc.spimemio_cfgreg_do[20]
.sym 119872 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 119873 soc.spimemio.state[1]
.sym 119874 soc.spimemio.state[5]
.sym 119875 soc.spimemio.state[6]
.sym 119876 soc.spimemio.state[12]
.sym 119879 soc.spimemio.state[12]
.sym 119880 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119881 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 119882 soc.spimemio.state[12]
.sym 119883 soc.spimemio_cfgreg_do[21]
.sym 119884 soc.spimemio_cfgreg_do[22]
.sym 119885 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 119886 soc.spimemio.state[0]
.sym 119887 soc.spimemio.state[2]
.sym 119888 soc.spimemio.state[4]
.sym 119890 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119891 soc.spimemio.state[1]
.sym 119892 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119896 soc.spimemio.jump
.sym 119897 soc.spimemio.din_rd_SB_DFFESR_Q_D
.sym 119902 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119903 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 119904 soc.spimemio.state[9]
.sym 119906 soc.spimemio.state[12]
.sym 119907 soc.spimemio_cfgreg_do[22]
.sym 119908 soc.spimemio_cfgreg_do[21]
.sym 119914 resetn
.sym 119915 iomem_wstrb[1]
.sym 119916 flash_io3_di_SB_LUT4_I2_I3
.sym 119917 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119918 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119919 soc.spimemio.state_SB_DFF_Q_11_D_SB_LUT4_O_I2
.sym 119920 soc.spimemio.state[1]
.sym 119923 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 119924 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119925 soc.spimemio.jump_SB_LUT4_I3_O
.sym 119926 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 119927 soc.spimemio.state[6]
.sym 119928 soc.spimemio.state[12]
.sym 119929 soc.spimemio.xfer.xfer_tag[1]
.sym 119935 soc.spimemio.rd_wait
.sym 119936 soc.spimemio.valid
.sym 119937 soc.spimemio.din_tag[1]
.sym 119945 soc.spimemio.dout_tag[1]
.sym 119946 soc.spimemio.dout_tag[2]
.sym 119947 soc.spimemio.dout_tag[3]
.sym 119948 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119953 soc.spimemio.dout_tag[2]
.sym 119954 soc.spimemio.dout_tag[3]
.sym 119955 soc.spimemio.dout_tag[1]
.sym 119956 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 119961 soc.spimemio.din_tag[0]
.sym 119965 soc.spimemio.dout_tag[2]
.sym 119966 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 119967 soc.spimemio.dout_tag[3]
.sym 119968 soc.spimemio.dout_tag[1]
.sym 119970 soc.spimemio.dout_tag[0]
.sym 119971 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O_SB_LUT4_I3_I2
.sym 119972 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 119982 soc.spimemio.dout_tag[0]
.sym 119983 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 119984 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 119987 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 119988 soc.spimemio.dout_tag[0]
.sym 119989 soc.spimemio.xfer.xfer_tag[0]
.sym 119999 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_I2
.sym 120000 soc.spimemio.rd_wait_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120004 soc.simpleuart_reg_div_do[6]
.sym 120005 iomem_wdata[3]
.sym 120012 soc.simpleuart_reg_div_do[0]
.sym 120016 soc.simpleuart_reg_div_do[12]
.sym 120020 soc.simpleuart_reg_div_do[2]
.sym 120021 iomem_wdata[2]
.sym 120028 soc.simpleuart_reg_div_do[7]
.sym 120032 soc.simpleuart_reg_div_do[4]
.sym 120034 soc.simpleuart.send_divcnt[0]
.sym 120035 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 120038 soc.simpleuart.send_divcnt[1]
.sym 120039 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 120042 soc.simpleuart.send_divcnt[2]
.sym 120043 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 120046 soc.simpleuart.send_divcnt[3]
.sym 120047 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 120050 soc.simpleuart.send_divcnt[4]
.sym 120051 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 120054 soc.simpleuart.send_divcnt[5]
.sym 120055 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 120058 soc.simpleuart.send_divcnt[6]
.sym 120059 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 120062 soc.simpleuart.send_divcnt[7]
.sym 120063 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 120066 soc.simpleuart.send_divcnt[8]
.sym 120067 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 120070 soc.simpleuart.send_divcnt[9]
.sym 120071 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 120074 soc.simpleuart.send_divcnt[10]
.sym 120075 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 120078 soc.simpleuart.send_divcnt[11]
.sym 120079 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 120082 soc.simpleuart.send_divcnt[12]
.sym 120083 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 120086 soc.simpleuart.send_divcnt[13]
.sym 120087 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 120090 soc.simpleuart.send_divcnt[14]
.sym 120091 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 120094 soc.simpleuart.send_divcnt[15]
.sym 120095 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 120098 soc.simpleuart.send_divcnt[16]
.sym 120099 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 120102 soc.simpleuart.send_divcnt[17]
.sym 120103 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 120106 soc.simpleuart.send_divcnt[18]
.sym 120107 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 120110 soc.simpleuart.send_divcnt[19]
.sym 120111 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 120114 soc.simpleuart.send_divcnt[20]
.sym 120115 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 120118 soc.simpleuart.send_divcnt[21]
.sym 120119 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 120122 soc.simpleuart.send_divcnt[22]
.sym 120123 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 120126 soc.simpleuart.send_divcnt[23]
.sym 120127 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 120130 soc.simpleuart.send_divcnt[24]
.sym 120131 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 120134 soc.simpleuart.send_divcnt[25]
.sym 120135 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 120138 soc.simpleuart.send_divcnt[26]
.sym 120139 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 120142 soc.simpleuart.send_divcnt[27]
.sym 120143 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 120146 soc.simpleuart.send_divcnt[28]
.sym 120147 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 120150 soc.simpleuart.send_divcnt[29]
.sym 120151 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 120154 soc.simpleuart.send_divcnt[30]
.sym 120155 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 120158 soc.simpleuart.send_divcnt[31]
.sym 120159 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1
.sym 120164 $nextpnr_ICESTORM_LC_34$I3
.sym 120168 soc.simpleuart_reg_div_do[16]
.sym 120172 soc.simpleuart_reg_div_do[27]
.sym 120173 soc.simpleuart.send_divcnt[31]
.sym 120174 soc.simpleuart_reg_div_do[31]
.sym 120175 soc.simpleuart.send_divcnt[30]
.sym 120176 soc.simpleuart_reg_div_do[30]
.sym 120180 soc.simpleuart_reg_div_do[28]
.sym 120181 soc.spimemio.buffer[21]
.sym 120188 soc.simpleuart_reg_div_do[25]
.sym 120192 soc.simpleuart_reg_div_do[29]
.sym 120193 soc.spimemio.dout_data[4]
.sym 120197 soc.spimemio.dout_data[5]
.sym 120201 soc.spimemio.dout_data[3]
.sym 120205 soc.spimemio.dout_data[1]
.sym 120209 soc.spimemio.dout_data[7]
.sym 120214 resetn
.sym 120215 iomem_wstrb[1]
.sym 120216 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 120218 resetn
.sym 120219 iomem_wstrb[2]
.sym 120220 flash_clk_SB_LUT4_I1_O_SB_LUT4_I0_I2
.sym 120225 soc.spimemio.dout_data[7]
.sym 120233 soc.spimemio.dout_data[0]
.sym 120241 soc.spimemio.dout_data[2]
.sym 120253 soc.spimemio.dout_data[1]
.sym 120258 resetn_SB_LUT4_I3_O
.sym 120259 reset_cnt[0]
.sym 120263 reset_cnt[1]
.sym 120264 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[1]
.sym 120267 reset_cnt[2]
.sym 120268 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 120271 reset_cnt[3]
.sym 120272 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 120275 reset_cnt[4]
.sym 120276 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 120279 reset_cnt[5]
.sym 120280 reset_cnt_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 120281 reset_cnt[0]
.sym 120282 reset_cnt[1]
.sym 120283 reset_cnt[2]
.sym 120284 reset_cnt[3]
.sym 120286 reset_cnt[4]
.sym 120287 reset_cnt[5]
.sym 120288 resetn_SB_LUT4_O_I3
.sym 120292 resetn
.sym 120317 soc.spimemio.buffer[9]
.sym 120328 gpio_led_g[0]
.sym 120329 led_rgb_data[16]
.sym 120333 led_rgb_data[23]
.sym 120341 led_rgb_data[20]
.sym 120355 iomem_wstrb[3]
.sym 120356 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 120357 iomem_wdata[16]
.sym 120365 iomem_wdata[18]
.sym 120369 iomem_wdata[21]
.sym 120375 iomem_wstrb[1]
.sym 120376 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 120377 iomem_wdata[17]
.sym 120386 pwm_b.counter[0]
.sym 120391 pwm_b.counter[1]
.sym 120395 pwm_b.counter[2]
.sym 120396 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 120399 pwm_b.counter[3]
.sym 120400 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 120403 pwm_b.counter[4]
.sym 120404 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 120407 pwm_b.counter[5]
.sym 120408 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 120411 pwm_b.counter[6]
.sym 120412 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 120415 pwm_b.counter[7]
.sym 120416 pwm_b.counter_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 120418 pwm_b.counter[0]
.sym 120419 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 120422 pwm_b.counter[1]
.sym 120423 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 120426 pwm_b.counter[2]
.sym 120427 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 120430 pwm_b.counter[3]
.sym 120431 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 120434 pwm_b.counter[4]
.sym 120435 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 120438 pwm_b.counter[5]
.sym 120439 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 120442 pwm_b.counter[6]
.sym 120443 LED_B_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 120446 pwm_b.counter[7]
.sym 120447 LED_B_SB_CARRY_CO_I1
.sym 120452 $nextpnr_ICESTORM_LC_23$I3
.sym 120453 ws2812_inst.led_counter[0]
.sym 120454 ws2812_inst.led_counter[1]
.sym 120455 ws2812_inst.led_reg[1][15]
.sym 120456 ws2812_inst.led_reg[0][15]
.sym 120460 gpio_led_b[1]
.sym 120461 ws2812_inst.led_counter[0]
.sym 120462 ws2812_inst.led_counter[1]
.sym 120463 ws2812_inst.led_reg[1][21]
.sym 120464 ws2812_inst.led_reg[0][21]
.sym 120468 gpio_led_b[7]
.sym 120469 ws2812_inst.led_counter[1]
.sym 120470 ws2812_inst.led_counter[0]
.sym 120471 ws2812_inst.led_reg[3][20]
.sym 120472 ws2812_inst.led_reg[2][20]
.sym 120476 gpio_led_b[2]
.sym 120477 led_rgb_data[20]
.sym 120481 led_rgb_data[14]
.sym 120486 ws2812_inst.led_counter[0]
.sym 120487 ws2812_inst.led_reg[5][4]
.sym 120488 ws2812_inst.led_reg[4][4]
.sym 120489 ws2812_inst.led_counter[2]
.sym 120490 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 120491 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 120492 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 120493 led_rgb_data[20]
.sym 120498 ws2812_inst.led_counter[1]
.sym 120499 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 120500 ws2812_inst.led_reg[6][4]
.sym 120501 led_rgb_data[9]
.sym 120505 led_rgb_data[4]
.sym 120509 led_rgb_data[21]
.sym 120513 led_rgb_data[9]
.sym 120517 led_rgb_data[8]
.sym 120521 ws2812_inst.led_counter[2]
.sym 120522 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120523 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 120524 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 120525 led_rgb_data[1]
.sym 120529 ws2812_inst.led_counter[0]
.sym 120530 ws2812_inst.led_counter[1]
.sym 120531 ws2812_inst.led_reg[1][4]
.sym 120532 ws2812_inst.led_reg[0][4]
.sym 120533 led_rgb_data[14]
.sym 120538 ws2812_inst.led_counter[1]
.sym 120539 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 120540 ws2812_inst.led_reg[6][21]
.sym 120541 led_rgb_data[4]
.sym 120545 ws2812_inst.led_counter[0]
.sym 120546 ws2812_inst.led_counter[1]
.sym 120547 ws2812_inst.led_reg[1][14]
.sym 120548 ws2812_inst.led_reg[0][14]
.sym 120550 ws2812_inst.led_counter[0]
.sym 120551 ws2812_inst.led_reg[5][21]
.sym 120552 ws2812_inst.led_reg[4][21]
.sym 120553 ws2812_inst.led_counter[2]
.sym 120554 ws2812_inst.led_counter[1]
.sym 120555 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 120556 ws2812_inst.led_reg[6][14]
.sym 120557 ws2812_inst.led_counter[1]
.sym 120558 ws2812_inst.led_counter[0]
.sym 120559 ws2812_inst.led_reg[3][21]
.sym 120560 ws2812_inst.led_reg[2][21]
.sym 120561 led_rgb_data[4]
.sym 120565 led_rgb_data[21]
.sym 120570 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 120571 ws2812_inst.led_counter[2]
.sym 120572 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 120573 ws2812_inst.led_counter[1]
.sym 120574 ws2812_inst.led_counter[0]
.sym 120575 ws2812_inst.led_reg[3][15]
.sym 120576 ws2812_inst.led_reg[2][15]
.sym 120585 led_rgb_data[10]
.sym 120589 led_rgb_data[21]
.sym 120594 ws2812_inst.led_counter[0]
.sym 120595 ws2812_inst.led_reg[5][14]
.sym 120596 ws2812_inst.led_reg[4][14]
.sym 120597 led_rgb_data[5]
.sym 120605 led_rgb_data[14]
.sym 120609 led_rgb_data[15]
.sym 120617 led_rgb_data[10]
.sym 120630 ws2812_inst.led_counter[0]
.sym 120631 ws2812_inst.led_reg[5][15]
.sym 120632 ws2812_inst.led_reg[4][15]
.sym 120638 ws2812_inst.led_counter[0]
.sym 120639 ws2812_inst.led_reg[5][10]
.sym 120640 ws2812_inst.led_reg[4][10]
.sym 120653 led_rgb_data[15]
.sym 120673 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 120677 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 120681 soc.spimemio_cfgreg_do[22]
.sym 120682 soc.spimemio.xfer_io2_90
.sym 120683 soc.spimemio.xfer_io2_90_SB_DFFNSR_Q_D
.sym 120684 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120693 soc.spimemio_cfgreg_do[22]
.sym 120694 soc.spimemio.xfer_io3_90
.sym 120695 soc.spimemio.xfer_io3_90_SB_DFFNSR_Q_D
.sym 120696 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120701 soc.ram_ready
.sym 120702 iomem_addr[16]
.sym 120703 soc.memory.rdata_1[20]
.sym 120704 soc.memory.rdata_0[20]
.sym 120707 soc.spimemio.din_ddr
.sym 120708 soc.spimemio.din_qspi
.sym 120717 soc.spimemio.din_qspi
.sym 120722 soc.spimemio.xfer.xfer_rd
.sym 120723 soc.spimemio.xfer.xfer_dspi
.sym 120724 soc.spimemio.xfer.xfer_qspi
.sym 120727 soc.spimemio.xfer.xfer_qspi
.sym 120728 soc.spimemio.xfer.xfer_rd
.sym 120729 soc.spimemio.din_rd
.sym 120735 soc.spimemio.din_ddr
.sym 120736 soc.spimemio.din_qspi
.sym 120737 soc.spimemio.xfer_resetn
.sym 120738 soc.spimemio.xfer.xfer_ddr_q
.sym 120739 soc.spimemio.xfer.fetch
.sym 120740 soc.spimemio.xfer.last_fetch
.sym 120744 soc.spimemio.xfer_resetn
.sym 120745 soc.spimemio.xfer.last_fetch_SB_LUT4_I3_O
.sym 120746 soc.spimemio.xfer.xfer_ddr_q
.sym 120747 soc.spimemio.xfer.next_fetch
.sym 120748 soc.spimemio.xfer.fetch
.sym 120750 soc.spimemio_cfgreg_do[31]
.sym 120751 flash_io1_oe_SB_LUT4_O_I2
.sym 120752 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120753 iomem_wdata[9]
.sym 120757 soc.spimemio_cfgreg_do[31]
.sym 120758 soc.spimemio.config_oe[1]
.sym 120759 flash_io1_oe_SB_LUT4_O_I2
.sym 120760 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120761 iomem_wdata[8]
.sym 120765 soc.spimemio_cfgreg_do[31]
.sym 120766 flash_io0_oe_SB_LUT4_O_I1
.sym 120767 flash_io0_oe_SB_LUT4_O_I2
.sym 120768 soc.spimemio.config_oe[0]
.sym 120769 flash_io2_di_SB_LUT4_I0_O
.sym 120770 soc.spimemio.dout_data[1]
.sym 120771 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 120772 soc.spimemio.xfer_clk
.sym 120775 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120776 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 120779 soc.spimemio.xfer.xfer_ddr
.sym 120780 soc.spimemio.xfer.fetch
.sym 120781 soc.spimemio.xfer.next_fetch
.sym 120785 flash_io3_di
.sym 120786 soc.spimemio.xfer.xfer_qspi
.sym 120787 soc.spimemio.xfer.xfer_ddr
.sym 120788 soc.spimemio.xfer_clk
.sym 120791 soc.spimemio.xfer.xfer_qspi
.sym 120792 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120795 soc.spimemio.xfer_resetn
.sym 120796 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120797 flash_io2_di
.sym 120798 soc.spimemio.xfer.xfer_qspi
.sym 120799 soc.spimemio.xfer.xfer_ddr
.sym 120800 soc.spimemio.xfer_clk
.sym 120803 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I2
.sym 120804 soc.spimemio.state_SB_DFF_Q_3_D_SB_LUT4_O_I3
.sym 120805 soc.spimemio.din_valid
.sym 120806 soc.spimemio.xfer_resetn
.sym 120807 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 120808 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3
.sym 120810 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I1
.sym 120811 soc.spimemio.state[11]
.sym 120812 soc.spimemio.state_SB_DFF_Q_9_D_SB_LUT4_O_I3
.sym 120814 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I1
.sym 120815 soc.spimemio.state[8]
.sym 120816 soc.spimemio.state_SB_DFF_Q_4_D_SB_LUT4_O_I3
.sym 120818 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 120819 soc.spimemio.state[0]
.sym 120820 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 120823 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120824 soc.spimemio.jump
.sym 120825 soc.spimemio.state_SB_DFF_Q_10_D_SB_LUT4_O_I0
.sym 120826 soc.spimemio.xfer.xfer_ddr_q_SB_LUT4_I1_O
.sym 120827 soc.spimemio.jump_SB_LUT4_I3_O
.sym 120828 soc.spimemio.state[10]
.sym 120829 soc.spimemio.state[9]
.sym 120830 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 120831 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 120832 soc.spimemio.rd_valid_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O
.sym 120833 soc.spimemio.din_tag[2]
.sym 120834 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 120835 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 120836 soc.spimemio.state[3]
.sym 120837 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1
.sym 120838 soc.spimemio.state[3]
.sym 120839 soc.spimemio.state[9]
.sym 120840 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 120846 soc.spimemio.din_valid_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 120847 soc.spimemio.state[8]
.sym 120848 soc.spimemio.state[11]
.sym 120851 soc.spimemio.state[3]
.sym 120852 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 120854 soc.spimemio.din_data_SB_DFFE_Q_D_SB_LUT4_O_I2
.sym 120855 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 120856 soc.spimemio.state[3]
.sym 120857 soc.spimemio.state[3]
.sym 120858 soc.spimemio.softreset_SB_LUT4_I3_O
.sym 120859 soc.spimemio.state_SB_DFF_Q_12_D_SB_LUT4_O_I3
.sym 120860 soc.spimemio.rd_wait_SB_LUT4_I2_O
.sym 120866 resetn
.sym 120867 iomem_wstrb[0]
.sym 120868 flash_io3_di_SB_LUT4_I2_I3
.sym 120873 soc.spimemio.jump_SB_LUT4_I3_O
.sym 120874 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120875 soc.spimemio.state[8]
.sym 120876 soc.spimemio.state[5]
.sym 120877 soc.spimemio.jump_SB_LUT4_I3_O
.sym 120878 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 120879 soc.spimemio.state[5]
.sym 120880 soc.spimemio.state[11]
.sym 120883 iomem_wstrb[3]
.sym 120884 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 120887 iomem_wstrb[2]
.sym 120888 soc.cpu.last_mem_valid_SB_DFFSR_Q_D_SB_LUT4_I3_O
.sym 120893 soc.spimemio.xfer.xfer_tag[2]
.sym 120909 soc.spimemio.state[11]
.sym 120910 soc.spimemio.state[5]
.sym 120911 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 120912 soc.spimemio.din_tag[1]
.sym 120915 soc.spimemio.din_tag[3]
.sym 120916 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 120917 soc.spimemio.state[11]
.sym 120918 soc.spimemio.state[8]
.sym 120919 soc.spimemio.din_tag_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 120920 soc.spimemio.din_tag[0]
.sym 120938 resetn
.sym 120939 iomem_wstrb[3]
.sym 120940 flash_io3_di_SB_LUT4_I2_I3
.sym 120945 iomem_wdata[31]
.sym 120964 soc.simpleuart_reg_div_do[1]
.sym 120968 soc.simpleuart_reg_div_do[5]
.sym 120972 soc.simpleuart_reg_div_do[10]
.sym 120976 soc.simpleuart_reg_div_do[3]
.sym 120980 soc.simpleuart_reg_div_do[11]
.sym 120984 soc.simpleuart_reg_div_do[23]
.sym 120985 soc.simpleuart.recv_divcnt[2]
.sym 120986 soc.simpleuart_reg_div_do[2]
.sym 120987 soc.simpleuart.recv_divcnt[0]
.sym 120988 soc.simpleuart_reg_div_do[0]
.sym 120989 iomem_wdata[10]
.sym 120994 soc.simpleuart.recv_divcnt[0]
.sym 120995 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_30_I1
.sym 120998 soc.simpleuart.recv_divcnt[1]
.sym 120999 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 121002 soc.simpleuart.recv_divcnt[2]
.sym 121003 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 121006 soc.simpleuart.recv_divcnt[3]
.sym 121007 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 121010 soc.simpleuart.recv_divcnt[4]
.sym 121011 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 121014 soc.simpleuart.recv_divcnt[5]
.sym 121015 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 121018 soc.simpleuart.recv_divcnt[6]
.sym 121019 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 121022 soc.simpleuart.recv_divcnt[7]
.sym 121023 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 121026 soc.simpleuart.recv_divcnt[8]
.sym 121027 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 121030 soc.simpleuart.recv_divcnt[9]
.sym 121031 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 121034 soc.simpleuart.recv_divcnt[10]
.sym 121035 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 121038 soc.simpleuart.recv_divcnt[11]
.sym 121039 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 121042 soc.simpleuart.recv_divcnt[12]
.sym 121043 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 121046 soc.simpleuart.recv_divcnt[13]
.sym 121047 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 121050 soc.simpleuart.recv_divcnt[14]
.sym 121051 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 121054 soc.simpleuart.recv_divcnt[15]
.sym 121055 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 121058 soc.simpleuart.recv_divcnt[16]
.sym 121059 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 121062 soc.simpleuart.recv_divcnt[17]
.sym 121063 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 121066 soc.simpleuart.recv_divcnt[18]
.sym 121067 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 121070 soc.simpleuart.recv_divcnt[19]
.sym 121071 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 121074 soc.simpleuart.recv_divcnt[20]
.sym 121075 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 121078 soc.simpleuart.recv_divcnt[21]
.sym 121079 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 121082 soc.simpleuart.recv_divcnt[22]
.sym 121083 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 121086 soc.simpleuart.recv_divcnt[23]
.sym 121087 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 121090 soc.simpleuart.recv_divcnt[24]
.sym 121091 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 121094 soc.simpleuart.recv_divcnt[25]
.sym 121095 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 121098 soc.simpleuart.recv_divcnt[26]
.sym 121099 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 121102 soc.simpleuart.recv_divcnt[27]
.sym 121103 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 121106 soc.simpleuart.recv_divcnt[28]
.sym 121107 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 121110 soc.simpleuart.recv_divcnt[29]
.sym 121111 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 121114 soc.simpleuart.recv_divcnt[30]
.sym 121115 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 121118 soc.simpleuart.recv_divcnt[31]
.sym 121119 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1
.sym 121124 $nextpnr_ICESTORM_LC_35$I3
.sym 121125 iomem_wdata[29]
.sym 121129 iomem_wdata[27]
.sym 121133 iomem_wdata[31]
.sym 121137 iomem_wdata[24]
.sym 121141 iomem_wdata[30]
.sym 121145 iomem_wdata[25]
.sym 121149 iomem_wdata[26]
.sym 121160 soc.simpleuart_reg_div_do[19]
.sym 121165 iomem_wdata[19]
.sym 121173 iomem_wdata[17]
.sym 121184 soc.simpleuart_reg_div_do[30]
.sym 121217 led_rgb_data[18]
.sym 121221 ws2812_inst.led_counter[0]
.sym 121222 ws2812_inst.led_counter[1]
.sym 121223 ws2812_inst.led_reg[1][7]
.sym 121224 ws2812_inst.led_reg[0][7]
.sym 121226 ws2812_inst.led_counter[0]
.sym 121227 ws2812_inst.led_reg[1][18]
.sym 121228 ws2812_inst.led_reg[0][18]
.sym 121229 ws2812_inst.led_counter[0]
.sym 121230 ws2812_inst.led_counter[2]
.sym 121231 ws2812_inst.led_reg[1][3]
.sym 121232 ws2812_inst.led_reg[0][3]
.sym 121233 led_rgb_data[7]
.sym 121237 led_rgb_data[2]
.sym 121241 led_rgb_data[3]
.sym 121245 ws2812_inst.led_counter[0]
.sym 121246 ws2812_inst.led_counter[1]
.sym 121247 ws2812_inst.led_reg[1][2]
.sym 121248 ws2812_inst.led_reg[0][2]
.sym 121249 led_rgb_data[3]
.sym 121253 led_rgb_data[2]
.sym 121257 led_rgb_data[18]
.sym 121265 ws2812_inst.led_counter[0]
.sym 121266 ws2812_inst.led_counter[1]
.sym 121267 ws2812_inst.led_reg[1][23]
.sym 121268 ws2812_inst.led_reg[0][23]
.sym 121269 led_rgb_data[23]
.sym 121277 led_rgb_data[7]
.sym 121289 led_rgb_data[6]
.sym 121309 ws2812_inst.led_counter[0]
.sym 121310 ws2812_inst.led_counter[1]
.sym 121311 ws2812_inst.led_reg[1][20]
.sym 121312 ws2812_inst.led_reg[0][20]
.sym 121313 led_rgb_data[16]
.sym 121329 led_rgb_data[0]
.sym 121337 led_rgb_data[4]
.sym 121341 led_rgb_data[22]
.sym 121345 iomem_wdata[13]
.sym 121349 iomem_wdata[10]
.sym 121353 iomem_wdata[15]
.sym 121357 iomem_wdata[9]
.sym 121369 iomem_wdata[8]
.sym 121373 iomem_wdata[14]
.sym 121377 led_rgb_data[4]
.sym 121382 ws2812_inst.led_counter[0]
.sym 121383 ws2812_inst.led_reg[3][9]
.sym 121384 ws2812_inst.led_reg[2][9]
.sym 121385 led_rgb_data[9]
.sym 121389 resetn
.sym 121390 led_num[1]
.sym 121391 led_write_SB_LUT4_I2_O
.sym 121392 led_num[2]
.sym 121393 resetn
.sym 121394 led_write_SB_LUT4_I2_O
.sym 121395 led_num[2]
.sym 121396 led_num[1]
.sym 121397 resetn
.sym 121398 led_num[1]
.sym 121399 led_write_SB_LUT4_I2_1_O
.sym 121400 led_num[2]
.sym 121401 resetn
.sym 121402 led_write_SB_LUT4_I2_O
.sym 121403 led_num[1]
.sym 121404 led_num[2]
.sym 121405 ws2812_inst.led_counter[1]
.sym 121406 ws2812_inst.led_counter[0]
.sym 121407 ws2812_inst.led_reg[3][4]
.sym 121408 ws2812_inst.led_reg[2][4]
.sym 121409 iomem_wdata[26]
.sym 121413 resetn
.sym 121414 led_write_SB_LUT4_I2_1_O
.sym 121415 led_num[2]
.sym 121416 led_num[1]
.sym 121419 led_write
.sym 121420 led_num[0]
.sym 121421 ws2812_inst.led_counter[2]
.sym 121422 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121423 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121424 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121425 ws2812_inst.rgb_counter[2]
.sym 121426 ws2812_inst.rgb_counter[4]
.sym 121427 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 121428 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 121429 iomem_wdata[31]
.sym 121433 iomem_wdata[25]
.sym 121439 led_write
.sym 121440 led_num[0]
.sym 121441 led_rgb_data[4]
.sym 121446 ws2812_inst.led_counter[1]
.sym 121447 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 121448 ws2812_inst.led_reg[6][20]
.sym 121450 ws2812_inst.led_counter[2]
.sym 121451 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121452 ws2812_inst.led_reg[6][9]
.sym 121454 ws2812_inst.led_counter[0]
.sym 121455 ws2812_inst.led_reg[5][20]
.sym 121456 ws2812_inst.led_reg[4][20]
.sym 121457 ws2812_inst.rgb_counter[2]
.sym 121458 ws2812_inst.rgb_counter[4]
.sym 121459 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 121460 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 121463 iomem_wstrb[0]
.sym 121464 iomem_ready_SB_DFFESS_Q_D_SB_LUT4_I2_O
.sym 121465 led_rgb_data[20]
.sym 121469 led_rgb_data[9]
.sym 121473 led_rgb_data[9]
.sym 121477 led_rgb_data[4]
.sym 121481 led_rgb_data[8]
.sym 121485 led_rgb_data[5]
.sym 121489 led_rgb_data[12]
.sym 121493 led_rgb_data[11]
.sym 121497 ws2812_inst.led_counter[0]
.sym 121498 ws2812_inst.led_counter[1]
.sym 121499 ws2812_inst.led_reg[1][8]
.sym 121500 ws2812_inst.led_reg[0][8]
.sym 121501 led_rgb_data[10]
.sym 121505 iomem_wdata[18]
.sym 121509 ws2812_inst.led_counter[1]
.sym 121510 ws2812_inst.led_counter[0]
.sym 121511 ws2812_inst.led_reg[3][14]
.sym 121512 ws2812_inst.led_reg[2][14]
.sym 121513 iomem_wdata[21]
.sym 121517 iomem_wdata[19]
.sym 121521 iomem_wdata[20]
.sym 121526 ws2812_inst.led_counter[0]
.sym 121527 ws2812_inst.led_reg[1][10]
.sym 121528 ws2812_inst.led_reg[0][10]
.sym 121529 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121530 ws2812_inst.led_counter[2]
.sym 121531 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 121532 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 121533 iomem_wdata[17]
.sym 121537 led_rgb_data[5]
.sym 121541 led_rgb_data[12]
.sym 121545 led_rgb_data[8]
.sym 121549 ws2812_inst.led_counter[2]
.sym 121550 ws2812_inst.led_counter[0]
.sym 121551 ws2812_inst.led_reg[5][5]
.sym 121552 ws2812_inst.led_reg[4][5]
.sym 121553 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 121554 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 121555 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121556 ws2812_inst.led_counter[1]
.sym 121557 ws2812_inst.rgb_counter[2]
.sym 121558 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121559 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 121560 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 121561 ws2812_inst.led_counter[1]
.sym 121562 ws2812_inst.led_counter[2]
.sym 121563 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121564 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 121565 led_rgb_data[14]
.sym 121569 ws2812_inst.led_counter[2]
.sym 121570 ws2812_inst.led_counter[1]
.sym 121571 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121572 ws2812_inst.led_reg[6][15]
.sym 121577 led_rgb_data[5]
.sym 121581 ws2812_inst.led_counter[1]
.sym 121582 ws2812_inst.led_counter[2]
.sym 121583 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 121584 ws2812_inst.led_reg[6][5]
.sym 121586 ws2812_inst.led_counter[0]
.sym 121587 ws2812_inst.led_reg[3][5]
.sym 121588 ws2812_inst.led_reg[2][5]
.sym 121589 ws2812_inst.led_counter[2]
.sym 121590 ws2812_inst.led_counter[1]
.sym 121591 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121592 ws2812_inst.led_reg[6][10]
.sym 121609 led_rgb_data[10]
.sym 121625 led_rgb_data[5]
.sym 121629 led_rgb_data[15]
.sym 121634 soc.spimemio_cfgreg_do[31]
.sym 121635 flash_io1_do_SB_LUT4_O_I2
.sym 121636 soc.spimemio.config_do[1]
.sym 121637 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 121641 soc.spimemio_cfgreg_do[22]
.sym 121642 soc.spimemio.xfer_io1_90
.sym 121643 soc.spimemio.xfer_io1_90_SB_DFFNSR_Q_D
.sym 121644 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121647 soc.spimemio.xfer.obuffer[6]
.sym 121648 soc.spimemio.xfer.xfer_qspi
.sym 121649 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 121653 soc.spimemio_cfgreg_do[22]
.sym 121654 soc.spimemio.xfer_io0_90
.sym 121655 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D
.sym 121656 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121659 soc.spimemio.xfer.obuffer[7]
.sym 121660 soc.spimemio.xfer.xfer_qspi
.sym 121662 soc.spimemio_cfgreg_do[31]
.sym 121663 flash_io0_do_SB_LUT4_O_I2
.sym 121664 soc.spimemio.config_do[0]
.sym 121665 iomem_wdata[5]
.sym 121669 soc.spimemio.xfer.xfer_qspi
.sym 121670 soc.spimemio.xfer.obuffer[5]
.sym 121671 soc.spimemio.xfer.obuffer[7]
.sym 121672 soc.spimemio.xfer.xfer_dspi
.sym 121673 iomem_wdata[1]
.sym 121678 soc.spimemio.xfer_io0_90_SB_DFFNSR_Q_D_SB_LUT4_O_I1
.sym 121679 soc.spimemio.xfer.obuffer[7]
.sym 121680 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121685 soc.spimemio.xfer.xfer_qspi
.sym 121686 soc.spimemio.xfer.obuffer[4]
.sym 121687 soc.spimemio.xfer.obuffer[6]
.sym 121688 soc.spimemio.xfer.xfer_dspi
.sym 121689 iomem_wdata[0]
.sym 121693 iomem_wdata[4]
.sym 121697 soc.spimemio.xfer_resetn_SB_LUT4_I3_O
.sym 121706 soc.spimemio_cfgreg_do[31]
.sym 121707 soc.spimemio.xfer_clk
.sym 121708 soc.spimemio.config_clk
.sym 121710 soc.spimemio.xfer.xfer_qspi
.sym 121711 soc.spimemio.xfer.xfer_dspi
.sym 121712 soc.spimemio.xfer.xfer_ddr
.sym 121715 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121716 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121719 soc.spimemio.xfer.xfer_dspi
.sym 121720 soc.spimemio.xfer.xfer_qspi
.sym 121722 soc.spimemio_cfgreg_do[31]
.sym 121723 soc.spimemio.xfer_csb
.sym 121724 soc.spimemio.config_csb
.sym 121727 soc.spimemio.xfer.xfer_ddr
.sym 121728 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 121730 soc.spimemio.xfer.count[1]
.sym 121731 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 121734 soc.spimemio.xfer.count[2]
.sym 121735 $PACKER_VCC_NET
.sym 121736 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]
.sym 121738 soc.spimemio.xfer.count[3]
.sym 121739 soc.spimemio.xfer_clk
.sym 121740 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 121741 soc.spimemio.xfer.xfer_qspi
.sym 121742 soc.spimemio.xfer.count[0]
.sym 121743 soc.spimemio.xfer.count[1]
.sym 121744 soc.spimemio.xfer.count[3]
.sym 121745 soc.spimemio.xfer_clk
.sym 121746 soc.spimemio.xfer.count[0]
.sym 121747 soc.spimemio.xfer.count[2]
.sym 121748 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 121749 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121750 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121751 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 121752 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121753 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0
.sym 121754 soc.spimemio.xfer.count[2]
.sym 121755 soc.spimemio.xfer_clk
.sym 121756 soc.spimemio.xfer.xfer_ddr
.sym 121758 soc.spimemio.xfer_csb
.sym 121759 soc.spimemio.xfer_clk
.sym 121760 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121761 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121762 soc.spimemio.xfer_clk
.sym 121763 soc.spimemio.xfer.count[1]
.sym 121764 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121766 soc.spimemio.xfer_clk
.sym 121767 soc.spimemio.xfer.count[2]
.sym 121768 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 121769 flash_io0_oe_SB_LUT4_O_I2
.sym 121770 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 121771 soc.spimemio.xfer.count[0]
.sym 121772 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 121773 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 121774 soc.spimemio.xfer.count[1]
.sym 121775 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 121776 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 121777 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 121778 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 121779 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121780 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121782 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 121783 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 121784 soc.spimemio.xfer.count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 121785 soc.spimemio.xfer_clk
.sym 121786 soc.spimemio.xfer.count[0]
.sym 121787 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 121788 $PACKER_VCC_NET
.sym 121789 soc.spimemio.xfer_clk
.sym 121790 soc.spimemio.xfer.count[1]
.sym 121791 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 121792 $PACKER_VCC_NET
.sym 121795 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 121796 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 121797 soc.spimemio.din_tag[2]
.sym 121802 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2
.sym 121803 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 121804 soc.spimemio.xfer.xfer_dspi
.sym 121806 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 121807 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121808 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 121811 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 121812 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 121819 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 121820 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_E
.sym 121823 soc.spimemio.xfer_resetn
.sym 121824 soc.spimemio.xfer.count_SB_DFFESR_Q_3_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 121825 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121826 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 121827 soc.spimemio.din_rd
.sym 121828 soc.spimemio.din_data[3]
.sym 121829 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121830 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1
.sym 121831 soc.spimemio.din_rd
.sym 121832 soc.spimemio.din_data[1]
.sym 121836 soc.spimemio.xfer_clk
.sym 121837 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121838 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 121839 soc.spimemio.din_rd
.sym 121840 soc.spimemio.din_data[2]
.sym 121841 soc.spimemio.xfer.dummy_count[3]
.sym 121842 soc.spimemio.xfer.dummy_count[2]
.sym 121843 soc.spimemio.xfer.dummy_count[1]
.sym 121844 soc.spimemio.xfer.dummy_count[0]
.sym 121846 soc.spimemio.xfer.dummy_count[0]
.sym 121847 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 121848 $PACKER_VCC_NET
.sym 121853 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 121854 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1
.sym 121855 soc.spimemio.din_rd
.sym 121856 soc.spimemio.din_data[0]
.sym 121858 soc.spimemio.xfer.dummy_count[0]
.sym 121859 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 121862 soc.spimemio.xfer.dummy_count[1]
.sym 121863 $PACKER_VCC_NET
.sym 121864 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[1]
.sym 121866 soc.spimemio.xfer.dummy_count[2]
.sym 121867 $PACKER_VCC_NET
.sym 121868 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[2]
.sym 121870 soc.spimemio.xfer.dummy_count[3]
.sym 121871 $PACKER_VCC_NET
.sym 121872 soc.spimemio.xfer.dummy_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_CARRY_I1_CO[3]
.sym 121877 soc.spimemio.din_tag[3]
.sym 121921 soc.simpleuart.recv_divcnt[11]
.sym 121922 soc.simpleuart_reg_div_do[11]
.sym 121923 soc.simpleuart.recv_divcnt[10]
.sym 121924 soc.simpleuart_reg_div_do[10]
.sym 121926 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 121927 soc.simpleuart.recv_divcnt[13]
.sym 121928 soc.simpleuart_reg_div_do[13]
.sym 121929 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I0
.sym 121930 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1
.sym 121931 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I2
.sym 121932 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I3
.sym 121933 iomem_wdata[1]
.sym 121937 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO
.sym 121938 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1
.sym 121939 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2
.sym 121940 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3
.sym 121941 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0
.sym 121942 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1
.sym 121943 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2
.sym 121944 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I3
.sym 121945 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121946 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121947 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 121948 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 121949 iomem_wdata[5]
.sym 121956 soc.simpleuart_reg_div_do[8]
.sym 121960 soc.simpleuart_reg_div_do[14]
.sym 121961 soc.simpleuart.recv_divcnt[1]
.sym 121962 soc.simpleuart_reg_div_do[1]
.sym 121963 soc.simpleuart.recv_divcnt[29]
.sym 121964 soc.simpleuart_reg_div_do[29]
.sym 121965 soc.simpleuart.recv_divcnt[14]
.sym 121966 soc.simpleuart_reg_div_do[14]
.sym 121967 soc.simpleuart.recv_divcnt[12]
.sym 121968 soc.simpleuart_reg_div_do[12]
.sym 121969 soc.simpleuart.recv_divcnt[7]
.sym 121970 soc.simpleuart_reg_div_do[7]
.sym 121971 soc.simpleuart.recv_divcnt[6]
.sym 121972 soc.simpleuart_reg_div_do[6]
.sym 121973 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 121974 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 121975 soc.simpleuart.recv_divcnt[24]
.sym 121976 soc.simpleuart_reg_div_do[24]
.sym 121977 soc.simpleuart.recv_divcnt[20]
.sym 121978 soc.simpleuart_reg_div_do[20]
.sym 121979 soc.simpleuart.recv_divcnt[3]
.sym 121980 soc.simpleuart_reg_div_do[3]
.sym 121981 iomem_wdata[18]
.sym 121985 iomem_wdata[15]
.sym 121992 soc.simpleuart.recv_divcnt[9]
.sym 121996 soc.simpleuart_reg_div_do[9]
.sym 122000 soc.simpleuart.recv_divcnt[14]
.sym 122001 soc.simpleuart_reg_div_do[23]
.sym 122002 soc.simpleuart.recv_divcnt[23]
.sym 122003 soc.simpleuart.recv_divcnt[9]
.sym 122004 soc.simpleuart_reg_div_do[9]
.sym 122005 iomem_wdata[11]
.sym 122012 soc.simpleuart_reg_div_do[13]
.sym 122013 iomem_wdata[14]
.sym 122020 soc.simpleuart.recv_divcnt[21]
.sym 122024 soc.simpleuart.recv_divcnt[20]
.sym 122028 soc.simpleuart_reg_div_do[17]
.sym 122032 soc.simpleuart_reg_div_do[18]
.sym 122036 soc.simpleuart_reg_div_do[21]
.sym 122040 soc.simpleuart.recv_divcnt[16]
.sym 122044 soc.simpleuart_reg_div_do[20]
.sym 122045 soc.simpleuart.recv_divcnt[21]
.sym 122046 soc.simpleuart_reg_div_do[21]
.sym 122047 soc.simpleuart.recv_divcnt[16]
.sym 122048 soc.simpleuart_reg_div_do[16]
.sym 122049 iomem_wdata[11]
.sym 122056 soc.simpleuart_reg_div_do[22]
.sym 122057 soc.simpleuart.recv_divcnt[25]
.sym 122058 soc.simpleuart_reg_div_do[25]
.sym 122059 soc.simpleuart.recv_divcnt[22]
.sym 122060 soc.simpleuart_reg_div_do[22]
.sym 122061 soc.simpleuart.recv_divcnt[31]
.sym 122062 soc.simpleuart_reg_div_do[31]
.sym 122063 soc.simpleuart.recv_divcnt[30]
.sym 122064 soc.simpleuart_reg_div_do[30]
.sym 122068 soc.simpleuart.recv_divcnt[18]
.sym 122069 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I0
.sym 122070 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I1
.sym 122071 soc.simpleuart.recv_divcnt[18]
.sym 122072 soc.simpleuart_reg_div_do[18]
.sym 122074 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 122075 soc.simpleuart.recv_divcnt[19]
.sym 122076 soc.simpleuart_reg_div_do[19]
.sym 122080 soc.simpleuart.recv_divcnt[23]
.sym 122084 soc.simpleuart.recv_divcnt[24]
.sym 122088 soc.simpleuart_reg_div_do[26]
.sym 122092 soc.simpleuart_reg_div_do[31]
.sym 122096 soc.simpleuart.recv_divcnt[25]
.sym 122097 led_rgb_data[2]
.sym 122101 led_rgb_data[19]
.sym 122105 soc.simpleuart.recv_divcnt[27]
.sym 122106 soc.simpleuart_reg_div_do[27]
.sym 122107 soc.simpleuart.recv_divcnt[26]
.sym 122108 soc.simpleuart_reg_div_do[26]
.sym 122112 soc.simpleuart_reg_div_do[24]
.sym 122122 ws2812_inst.led_counter[0]
.sym 122123 ws2812_inst.led_reg[3][19]
.sym 122124 ws2812_inst.led_reg[2][19]
.sym 122133 led_rgb_data[18]
.sym 122141 led_rgb_data[2]
.sym 122145 led_rgb_data[19]
.sym 122153 led_rgb_data[2]
.sym 122157 led_rgb_data[23]
.sym 122161 ws2812_inst.led_counter[1]
.sym 122162 ws2812_inst.led_counter[0]
.sym 122163 ws2812_inst.led_reg[3][2]
.sym 122164 ws2812_inst.led_reg[2][2]
.sym 122173 ws2812_inst.led_counter[2]
.sym 122174 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 122175 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 122176 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 122177 ws2812_inst.led_counter[1]
.sym 122178 ws2812_inst.led_counter[2]
.sym 122179 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 122180 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 122181 led_rgb_data[7]
.sym 122189 led_rgb_data[18]
.sym 122197 led_rgb_data[3]
.sym 122202 ws2812_inst.led_counter[0]
.sym 122203 ws2812_inst.led_reg[3][18]
.sym 122204 ws2812_inst.led_reg[2][18]
.sym 122205 ws2812_inst.rgb_counter[4]
.sym 122206 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 122207 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122208 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122217 led_rgb_data[22]
.sym 122221 led_rgb_data[3]
.sym 122229 led_rgb_data[16]
.sym 122233 led_rgb_data[6]
.sym 122237 led_rgb_data[17]
.sym 122241 ws2812_inst.led_counter[1]
.sym 122242 ws2812_inst.led_counter[0]
.sym 122243 ws2812_inst.led_reg[3][6]
.sym 122244 ws2812_inst.led_reg[2][6]
.sym 122250 ws2812_inst.led_counter[0]
.sym 122251 ws2812_inst.led_reg[1][16]
.sym 122252 ws2812_inst.led_reg[0][16]
.sym 122253 led_rgb_data[20]
.sym 122261 led_rgb_data[16]
.sym 122269 led_rgb_data[17]
.sym 122273 ws2812_inst.led_counter[1]
.sym 122274 ws2812_inst.led_counter[0]
.sym 122275 ws2812_inst.led_reg[3][0]
.sym 122276 ws2812_inst.led_reg[2][0]
.sym 122277 led_rgb_data[16]
.sym 122281 led_rgb_data[22]
.sym 122290 ws2812_inst.led_counter[0]
.sym 122291 ws2812_inst.led_reg[3][16]
.sym 122292 ws2812_inst.led_reg[2][16]
.sym 122293 led_rgb_data[0]
.sym 122297 led_rgb_data[6]
.sym 122302 ws2812_inst.led_counter[0]
.sym 122303 ws2812_inst.led_reg[3][22]
.sym 122304 ws2812_inst.led_reg[2][22]
.sym 122305 led_rgb_data[13]
.sym 122309 led_rgb_data[17]
.sym 122317 led_rgb_data[11]
.sym 122321 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 122322 ws2812_inst.led_counter[0]
.sym 122323 ws2812_inst.led_reg[2][17]
.sym 122324 ws2812_inst.led_reg[0][17]
.sym 122325 led_rgb_data[1]
.sym 122333 ws2812_inst.led_counter[1]
.sym 122334 ws2812_inst.led_counter[0]
.sym 122335 ws2812_inst.led_reg[3][17]
.sym 122336 ws2812_inst.led_reg[1][17]
.sym 122337 led_rgb_data[13]
.sym 122341 ws2812_inst.led_counter[1]
.sym 122342 ws2812_inst.led_counter[0]
.sym 122343 ws2812_inst.led_reg[3][13]
.sym 122344 ws2812_inst.led_reg[2][13]
.sym 122345 led_rgb_data[9]
.sym 122349 resetn
.sym 122350 led_write_SB_LUT4_I2_1_O
.sym 122351 led_num[1]
.sym 122352 led_num[2]
.sym 122353 led_rgb_data[11]
.sym 122357 ws2812_inst.led_counter[1]
.sym 122358 ws2812_inst.led_counter[0]
.sym 122359 ws2812_inst.led_reg[3][11]
.sym 122360 ws2812_inst.led_reg[2][11]
.sym 122361 led_rgb_data[1]
.sym 122365 led_rgb_data[17]
.sym 122369 led_rgb_data[9]
.sym 122375 ws2812_inst.state[1]
.sym 122376 resetn
.sym 122379 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122380 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122381 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 122382 ws2812_inst.led_counter[1]
.sym 122383 ws2812_inst.led_counter[2]
.sym 122384 ws2812_inst.led_reg[5][13]
.sym 122385 ws2812_inst.rgb_counter[2]
.sym 122386 ws2812_inst.led_counter[2]
.sym 122387 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 122388 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 122389 led_rgb_data[20]
.sym 122393 led_rgb_data[13]
.sym 122397 resetn
.sym 122398 led_num[2]
.sym 122399 led_write_SB_LUT4_I2_1_O
.sym 122400 led_num[1]
.sym 122401 iomem_wdata[2]
.sym 122405 ws2812_inst.rgb_counter[0]
.sym 122406 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 122407 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 122408 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 122409 iomem_wdata[0]
.sym 122413 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 122414 ws2812_inst.led_counter[0]
.sym 122415 ws2812_inst.led_reg[4][9]
.sym 122416 ws2812_inst.led_reg[0][9]
.sym 122417 iomem_wdata[1]
.sym 122421 ws2812_inst.led_counter[2]
.sym 122422 ws2812_inst.led_counter[0]
.sym 122423 ws2812_inst.led_reg[5][9]
.sym 122424 ws2812_inst.led_reg[1][9]
.sym 122425 ws2812_inst.led_counter[1]
.sym 122426 ws2812_inst.rgb_counter[2]
.sym 122427 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 122428 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 122429 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 122430 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 122431 ws2812_inst.rgb_counter[1]
.sym 122432 ws2812_inst.rgb_counter[0]
.sym 122433 ws2812_inst.led_counter[2]
.sym 122434 ws2812_inst.led_counter[1]
.sym 122435 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 122436 ws2812_inst.led_reg[6][11]
.sym 122438 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 122439 ws2812_inst.led_counter[2]
.sym 122440 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122441 ws2812_inst.led_counter[2]
.sym 122442 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 122443 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 122444 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 122445 led_rgb_data[10]
.sym 122449 led_rgb_data[14]
.sym 122454 ws2812_inst.rgb_counter[2]
.sym 122455 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 122456 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 122457 ws2812_inst.rgb_counter[1]
.sym 122458 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 122459 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122460 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122461 ws2812_inst.led_counter[0]
.sym 122462 ws2812_inst.led_counter[1]
.sym 122463 ws2812_inst.led_reg[1][11]
.sym 122464 ws2812_inst.led_reg[0][11]
.sym 122466 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 122467 ws2812_inst.led_counter[1]
.sym 122468 ws2812_inst.led_reg[6][8]
.sym 122469 led_rgb_data[11]
.sym 122473 ws2812_inst.rgb_counter[1]
.sym 122474 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122475 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 122476 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 122481 led_rgb_data[12]
.sym 122485 ws2812_inst.led_counter[0]
.sym 122486 ws2812_inst.led_counter[2]
.sym 122487 ws2812_inst.led_reg[1][5]
.sym 122488 ws2812_inst.led_reg[0][5]
.sym 122489 ws2812_inst.led_counter[0]
.sym 122490 ws2812_inst.led_counter[1]
.sym 122491 ws2812_inst.led_reg[5][8]
.sym 122492 ws2812_inst.led_reg[4][8]
.sym 122493 led_rgb_data[8]
.sym 122498 ws2812_inst.led_counter[0]
.sym 122499 ws2812_inst.led_reg[3][10]
.sym 122500 ws2812_inst.led_reg[2][10]
.sym 122501 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 122502 ws2812_inst.bit_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 122503 ws2812_inst.state[1]
.sym 122504 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122506 ws2812_inst.state[1]
.sym 122507 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122508 ws2812_inst.bit_counter_SB_DFFESS_Q_7_D_SB_LUT4_O_I3
.sym 122510 ws2812_inst.state[1]
.sym 122511 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122512 ws2812_inst.bit_counter_SB_DFFESS_Q_6_D_SB_LUT4_O_I3
.sym 122516 ws2812_inst.bit_counter[5]
.sym 122517 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 122518 ws2812_inst.bit_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I1
.sym 122519 ws2812_inst.state[1]
.sym 122520 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122521 ws2812_inst.bit_counter[5]
.sym 122522 ws2812_inst.bit_counter[4]
.sym 122523 ws2812_inst.bit_counter[3]
.sym 122524 ws2812_inst.bit_counter[2]
.sym 122525 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 122526 ws2812_inst.bit_counter_SB_DFFESS_Q_4_D_SB_LUT4_O_I1
.sym 122527 ws2812_inst.state[1]
.sym 122528 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 122530 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 122534 $PACKER_VCC_NET
.sym 122535 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 122539 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 122543 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 122547 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 122551 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 122555 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 122559 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 122563 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 122565 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 122566 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 122567 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 122568 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 122593 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 122594 soc.spimemio.xfer_clk
.sym 122595 soc.spimemio.xfer.obuffer[5]
.sym 122596 soc.spimemio.xfer.obuffer[6]
.sym 122598 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122599 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 122600 soc.spimemio.xfer.obuffer[2]
.sym 122601 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 122602 soc.spimemio.xfer_clk
.sym 122603 soc.spimemio.xfer.obuffer[2]
.sym 122604 soc.spimemio.xfer.obuffer[6]
.sym 122605 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 122606 soc.spimemio.xfer_clk
.sym 122607 soc.spimemio.xfer.obuffer[6]
.sym 122608 soc.spimemio.xfer.obuffer[7]
.sym 122610 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 122611 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122612 soc.spimemio.xfer.obuffer[5]
.sym 122614 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 122615 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122616 soc.spimemio.xfer.obuffer[4]
.sym 122617 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122618 soc.spimemio.xfer.obuffer[6]
.sym 122619 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122620 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122621 soc.ram_ready
.sym 122622 iomem_addr[16]
.sym 122623 soc.memory.rdata_1[16]
.sym 122624 soc.memory.rdata_0[16]
.sym 122625 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 122626 soc.spimemio.xfer_clk
.sym 122627 soc.spimemio.xfer.obuffer[1]
.sym 122628 soc.spimemio.xfer.obuffer[5]
.sym 122630 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122631 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 122632 soc.spimemio.xfer.obuffer[1]
.sym 122634 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122635 soc.spimemio.din_data[6]
.sym 122636 soc.spimemio.xfer.obuffer_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 122638 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122639 soc.spimemio.din_data[4]
.sym 122640 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3
.sym 122642 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122643 soc.spimemio.din_data[5]
.sym 122644 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 122645 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122646 soc.spimemio.xfer.obuffer[5]
.sym 122647 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122648 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122650 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122651 soc.spimemio.din_data[7]
.sym 122652 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 122653 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122654 soc.spimemio.xfer.obuffer[7]
.sym 122655 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122656 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122657 soc.ram_ready
.sym 122658 iomem_addr[16]
.sym 122659 soc.memory.rdata_1[25]
.sym 122660 soc.memory.rdata_0[25]
.sym 122662 soc.spimemio.xfer.xfer_qspi
.sym 122663 soc.spimemio.xfer.xfer_ddr
.sym 122664 soc.spimemio.xfer_clk
.sym 122667 soc.spimemio.xfer.xfer_qspi
.sym 122668 soc.spimemio.xfer.xfer_ddr
.sym 122671 soc.spimemio.xfer.xfer_qspi
.sym 122672 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 122673 soc.ram_ready
.sym 122674 iomem_addr[16]
.sym 122675 soc.memory.rdata_1[30]
.sym 122676 soc.memory.rdata_0[30]
.sym 122678 soc.spimemio.xfer.obuffer_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 122679 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 122680 soc.spimemio.xfer.obuffer[3]
.sym 122681 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 122682 soc.spimemio.xfer_clk
.sym 122683 soc.spimemio.xfer.obuffer[3]
.sym 122684 soc.spimemio.xfer.obuffer[7]
.sym 122687 soc.spimemio.xfer.xfer_qspi
.sym 122688 soc.spimemio.xfer.xfer_ddr
.sym 122689 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122690 soc.spimemio.xfer.count[2]
.sym 122691 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 122692 soc.spimemio.xfer_clk
.sym 122693 soc.spimemio.xfer.xfer_qspi
.sym 122694 soc.spimemio.xfer_clk
.sym 122695 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 122696 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 122697 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122698 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1
.sym 122699 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 122700 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 122701 soc.spimemio.xfer.count[3]
.sym 122702 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I2
.sym 122703 soc.spimemio.xfer.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 122704 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122706 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 122707 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 122708 soc.spimemio.xfer_clk
.sym 122709 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 122710 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122711 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122712 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 122713 soc.spimemio.xfer.xfer_dspi
.sym 122714 soc.spimemio.xfer.xfer_ddr
.sym 122715 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 122716 soc.spimemio.xfer.next_fetch_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 122717 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122718 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 122719 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122720 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122722 soc.spimemio.xfer.count[0]
.sym 122723 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 122726 soc.spimemio.xfer.count[1]
.sym 122727 $PACKER_VCC_NET
.sym 122728 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 122730 soc.spimemio.xfer.count[2]
.sym 122731 $PACKER_VCC_NET
.sym 122732 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 122734 soc.spimemio.xfer.count[3]
.sym 122735 soc.spimemio.xfer_clk
.sym 122736 soc.spimemio.xfer.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 122737 flash_io0_oe_SB_LUT4_O_I2
.sym 122738 soc.spimemio.xfer_clk
.sym 122739 soc.spimemio.xfer.count[1]
.sym 122740 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 122741 soc.spimemio.xfer.count[0]
.sym 122742 soc.spimemio.xfer.count[1]
.sym 122743 soc.spimemio.xfer.count[2]
.sym 122744 soc.spimemio.xfer.count[3]
.sym 122747 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I2
.sym 122748 soc.spimemio.xfer.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 122749 soc.spimemio.xfer.count[2]
.sym 122750 soc.spimemio.xfer.count[1]
.sym 122751 soc.spimemio.xfer.count[3]
.sym 122752 soc.spimemio.xfer.count[0]
.sym 122753 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 122754 soc.spimemio.xfer.obuffer[1]
.sym 122755 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122756 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122757 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122758 soc.spimemio.din_data[3]
.sym 122759 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I2
.sym 122760 soc.spimemio.xfer.obuffer_SB_DFFE_Q_4_D_SB_LUT4_O_I3
.sym 122762 soc.spimemio.xfer.obuffer[2]
.sym 122763 soc.spimemio.xfer_clk
.sym 122764 flash_io0_oe_SB_LUT4_O_I2
.sym 122766 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_E
.sym 122767 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 122768 soc.spimemio.xfer_clk
.sym 122769 soc.spimemio.xfer.obuffer[2]
.sym 122770 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122771 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 122772 soc.spimemio.xfer_clk
.sym 122773 soc.spimemio.xfer.obuffer[3]
.sym 122774 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122775 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 122776 soc.spimemio.xfer_clk
.sym 122777 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122778 soc.spimemio.din_data[2]
.sym 122779 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2
.sym 122780 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I3
.sym 122781 soc.spimemio.xfer.obuffer_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 122782 soc.spimemio.xfer.obuffer[0]
.sym 122783 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122784 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122786 soc.spimemio.xfer.obuffer[0]
.sym 122787 soc.spimemio.xfer_clk
.sym 122788 flash_io0_oe_SB_LUT4_O_I2
.sym 122790 soc.spimemio.xfer.obuffer[1]
.sym 122791 soc.spimemio.xfer_clk
.sym 122792 flash_io0_oe_SB_LUT4_O_I2
.sym 122794 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3_SB_LUT4_O_I1
.sym 122795 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 122796 soc.spimemio.dout_data[3]
.sym 122798 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 122799 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 122800 soc.spimemio.xfer_clk
.sym 122803 soc.spimemio.xfer.obuffer[1]
.sym 122804 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 122805 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122806 soc.spimemio.din_data[1]
.sym 122807 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I2
.sym 122808 soc.spimemio.xfer.obuffer_SB_DFFE_Q_6_D_SB_LUT4_O_I3
.sym 122809 soc.spimemio.din_valid_SB_LUT4_I0_O
.sym 122810 soc.spimemio.din_data[0]
.sym 122811 soc.spimemio.xfer.obuffer[0]
.sym 122812 soc.spimemio.xfer.obuffer_SB_DFFE_Q_7_D_SB_LUT4_O_I3
.sym 122813 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 122814 soc.spimemio.xfer_clk
.sym 122815 soc.spimemio.dout_data[5]
.sym 122816 soc.spimemio.dout_data[4]
.sym 122837 soc.spimemio.xfer.xfer_tag[3]
.sym 122884 soc.simpleuart.recv_divcnt[1]
.sym 122888 soc.simpleuart.recv_divcnt[0]
.sym 122892 soc.simpleuart.recv_divcnt[5]
.sym 122893 soc.simpleuart.recv_divcnt[5]
.sym 122894 soc.simpleuart_reg_div_do[5]
.sym 122895 soc.simpleuart_reg_div_do[1]
.sym 122896 soc.simpleuart.recv_divcnt[1]
.sym 122900 soc.simpleuart.recv_divcnt[13]
.sym 122902 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_I1
.sym 122903 soc.simpleuart.recv_divcnt[4]
.sym 122904 soc.simpleuart_reg_div_do[4]
.sym 122908 soc.simpleuart.recv_divcnt[4]
.sym 122912 soc.simpleuart.recv_divcnt[2]
.sym 122913 soc.simpleuart.recv_divcnt[15]
.sym 122914 soc.simpleuart_reg_div_do[15]
.sym 122915 soc.simpleuart.recv_divcnt[8]
.sym 122916 soc.simpleuart_reg_div_do[8]
.sym 122920 soc.simpleuart.recv_divcnt[12]
.sym 122924 soc.simpleuart.recv_divcnt[3]
.sym 122928 soc.simpleuart.recv_divcnt[6]
.sym 122932 soc.simpleuart.recv_divcnt[8]
.sym 122936 soc.simpleuart.recv_divcnt[10]
.sym 122940 soc.simpleuart.recv_divcnt[7]
.sym 122944 soc.simpleuart.recv_divcnt[15]
.sym 122946 soc.simpleuart_reg_div_do[1]
.sym 122947 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_29_I1
.sym 122950 soc.simpleuart_reg_div_do[2]
.sym 122951 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_18_I1
.sym 122954 soc.simpleuart_reg_div_do[3]
.sym 122955 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 122958 soc.simpleuart_reg_div_do[4]
.sym 122959 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 122962 soc.simpleuart_reg_div_do[5]
.sym 122963 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 122966 soc.simpleuart_reg_div_do[6]
.sym 122967 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 122970 soc.simpleuart_reg_div_do[7]
.sym 122971 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 122974 soc.simpleuart_reg_div_do[8]
.sym 122975 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 122978 soc.simpleuart_reg_div_do[9]
.sym 122979 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 122982 soc.simpleuart_reg_div_do[10]
.sym 122983 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 122986 soc.simpleuart_reg_div_do[11]
.sym 122987 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_28_I1
.sym 122990 soc.simpleuart_reg_div_do[12]
.sym 122991 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_27_I1
.sym 122994 soc.simpleuart_reg_div_do[13]
.sym 122995 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_26_I1
.sym 122998 soc.simpleuart_reg_div_do[14]
.sym 122999 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_25_I1
.sym 123002 soc.simpleuart_reg_div_do[15]
.sym 123003 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_24_I1
.sym 123006 soc.simpleuart_reg_div_do[16]
.sym 123007 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_23_I1
.sym 123010 soc.simpleuart_reg_div_do[17]
.sym 123011 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_22_I1
.sym 123014 soc.simpleuart_reg_div_do[18]
.sym 123015 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_21_I1
.sym 123018 soc.simpleuart_reg_div_do[19]
.sym 123019 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_20_I1
.sym 123022 soc.simpleuart_reg_div_do[20]
.sym 123023 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_19_I1
.sym 123026 soc.simpleuart_reg_div_do[21]
.sym 123027 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_17_I1
.sym 123030 soc.simpleuart_reg_div_do[22]
.sym 123031 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_16_I1
.sym 123034 soc.simpleuart_reg_div_do[23]
.sym 123035 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_15_I1
.sym 123038 soc.simpleuart_reg_div_do[24]
.sym 123039 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_14_I1
.sym 123042 soc.simpleuart_reg_div_do[25]
.sym 123043 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_13_I1
.sym 123046 soc.simpleuart_reg_div_do[26]
.sym 123047 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_12_I1
.sym 123050 soc.simpleuart_reg_div_do[27]
.sym 123051 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_11_I1
.sym 123054 soc.simpleuart_reg_div_do[28]
.sym 123055 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_10_I1
.sym 123058 soc.simpleuart_reg_div_do[29]
.sym 123059 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_9_I1
.sym 123062 soc.simpleuart_reg_div_do[30]
.sym 123063 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_CI_SB_CARRY_CO_8_I1
.sym 123066 soc.simpleuart_reg_div_do[31]
.sym 123067 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_CARRY_CO_I1
.sym 123072 $nextpnr_ICESTORM_LC_33$I3
.sym 123073 iomem_wdata[9]
.sym 123078 ws2812_inst.led_counter[0]
.sym 123079 ws2812_inst.led_reg[5][2]
.sym 123080 ws2812_inst.led_reg[4][2]
.sym 123081 ws2812_inst.led_counter[2]
.sym 123082 ws2812_inst.led_counter[1]
.sym 123083 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123084 ws2812_inst.led_reg[6][18]
.sym 123085 iomem_wdata[13]
.sym 123092 soc.simpleuart.recv_divcnt[28]
.sym 123094 ws2812_inst.led_counter[1]
.sym 123095 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 123096 ws2812_inst.led_reg[6][2]
.sym 123098 ws2812_inst.led_counter[0]
.sym 123099 ws2812_inst.led_reg[5][18]
.sym 123100 ws2812_inst.led_reg[4][18]
.sym 123104 soc.simpleuart.recv_divcnt[30]
.sym 123105 led_rgb_data[7]
.sym 123110 ws2812_inst.led_counter[1]
.sym 123111 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 123112 ws2812_inst.led_reg[6][7]
.sym 123114 ws2812_inst.led_counter[0]
.sym 123115 ws2812_inst.led_reg[5][7]
.sym 123116 ws2812_inst.led_reg[4][7]
.sym 123117 led_rgb_data[18]
.sym 123121 led_rgb_data[2]
.sym 123125 ws2812_inst.led_counter[1]
.sym 123126 ws2812_inst.led_counter[0]
.sym 123127 ws2812_inst.led_reg[3][23]
.sym 123128 ws2812_inst.led_reg[2][23]
.sym 123129 ws2812_inst.led_counter[0]
.sym 123130 ws2812_inst.led_counter[1]
.sym 123131 ws2812_inst.led_reg[5][23]
.sym 123132 ws2812_inst.led_reg[4][23]
.sym 123133 led_rgb_data[23]
.sym 123137 ws2812_inst.led_counter[1]
.sym 123138 ws2812_inst.led_counter[0]
.sym 123139 ws2812_inst.led_reg[3][7]
.sym 123140 ws2812_inst.led_reg[2][7]
.sym 123141 ws2812_inst.led_counter[2]
.sym 123142 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123143 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123144 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 123145 led_rgb_data[7]
.sym 123149 ws2812_inst.led_counter[2]
.sym 123150 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 123151 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 123152 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 123154 ws2812_inst.rgb_counter[4]
.sym 123155 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123156 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 123157 led_rgb_data[23]
.sym 123161 ws2812_inst.led_counter[2]
.sym 123162 ws2812_inst.led_counter[0]
.sym 123163 ws2812_inst.led_reg[5][19]
.sym 123164 ws2812_inst.led_reg[4][19]
.sym 123165 led_rgb_data[19]
.sym 123169 ws2812_inst.rgb_counter[0]
.sym 123170 ws2812_inst.rgb_counter[2]
.sym 123171 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 123172 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 123174 ws2812_inst.led_counter[0]
.sym 123175 ws2812_inst.led_reg[5][6]
.sym 123176 ws2812_inst.led_reg[4][6]
.sym 123177 led_rgb_data[19]
.sym 123181 led_rgb_data[3]
.sym 123185 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 123186 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 123187 ws2812_inst.rgb_counter[0]
.sym 123188 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 123189 ws2812_inst.led_counter[2]
.sym 123190 ws2812_inst.led_counter[0]
.sym 123191 ws2812_inst.led_reg[5][3]
.sym 123192 ws2812_inst.led_reg[4][3]
.sym 123193 led_rgb_data[6]
.sym 123198 ws2812_inst.led_counter[1]
.sym 123199 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 123200 ws2812_inst.led_reg[6][6]
.sym 123201 ws2812_inst.led_counter[2]
.sym 123202 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123203 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123204 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 123205 ws2812_inst.rgb_counter[2]
.sym 123206 ws2812_inst.rgb_counter[4]
.sym 123207 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 123208 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 123209 led_rgb_data[6]
.sym 123213 led_rgb_data[19]
.sym 123221 led_rgb_data[0]
.sym 123225 led_rgb_data[22]
.sym 123229 ws2812_inst.led_counter[0]
.sym 123230 ws2812_inst.led_counter[1]
.sym 123231 ws2812_inst.led_reg[1][6]
.sym 123232 ws2812_inst.led_reg[0][6]
.sym 123234 ws2812_inst.led_counter[0]
.sym 123235 ws2812_inst.led_reg[5][16]
.sym 123236 ws2812_inst.led_reg[4][16]
.sym 123237 led_rgb_data[17]
.sym 123241 ws2812_inst.rgb_counter[4]
.sym 123242 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 123243 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 123244 ws2812_inst.led_counter[2]
.sym 123246 ws2812_inst.led_counter[0]
.sym 123247 ws2812_inst.led_reg[5][17]
.sym 123248 ws2812_inst.led_reg[4][17]
.sym 123249 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 123250 ws2812_inst.led_counter[1]
.sym 123251 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 123252 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 123253 ws2812_inst.led_counter[2]
.sym 123254 ws2812_inst.led_counter[1]
.sym 123255 ws2812_inst.led_reg[6][16]
.sym 123256 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 123257 led_rgb_data[16]
.sym 123261 ws2812_inst.led_counter[0]
.sym 123262 ws2812_inst.led_counter[1]
.sym 123263 ws2812_inst.led_reg[1][0]
.sym 123264 ws2812_inst.led_reg[0][0]
.sym 123266 ws2812_inst.led_counter[1]
.sym 123267 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123268 ws2812_inst.led_reg[6][17]
.sym 123269 led_rgb_data[1]
.sym 123273 ws2812_inst.led_counter[2]
.sym 123274 ws2812_inst.rgb_counter[4]
.sym 123275 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 123276 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 123277 ws2812_inst.rgb_counter[4]
.sym 123278 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 123279 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 123280 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 123281 led_rgb_data[0]
.sym 123285 led_rgb_data[13]
.sym 123289 led_rgb_data[17]
.sym 123293 led_rgb_data[6]
.sym 123297 led_rgb_data[1]
.sym 123301 led_rgb_data[13]
.sym 123305 led_rgb_data[17]
.sym 123309 ws2812_inst.led_counter[0]
.sym 123310 ws2812_inst.led_counter[2]
.sym 123311 ws2812_inst.led_reg[5][1]
.sym 123312 ws2812_inst.led_reg[4][1]
.sym 123313 ws2812_inst.led_counter[2]
.sym 123314 ws2812_inst.led_counter[1]
.sym 123315 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123316 ws2812_inst.led_reg[6][1]
.sym 123317 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 123318 ws2812_inst.led_counter[2]
.sym 123319 ws2812_inst.led_reg[3][1]
.sym 123320 ws2812_inst.led_reg[2][1]
.sym 123321 ws2812_inst.led_counter[0]
.sym 123322 ws2812_inst.led_counter[1]
.sym 123323 ws2812_inst.led_reg[1][1]
.sym 123324 ws2812_inst.led_reg[0][1]
.sym 123325 ws2812_inst.rgb_counter[4]
.sym 123326 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 123327 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 123328 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 123329 led_rgb_data[13]
.sym 123333 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 123334 ws2812_inst.rgb_counter[0]
.sym 123335 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123336 ws2812_inst.rgb_counter[2]
.sym 123337 ws2812_inst.rgb_counter[0]
.sym 123338 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 123339 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 123340 ws2812_inst.rgb_counter[2]
.sym 123341 led_rgb_data[1]
.sym 123345 ws2812_inst.led_counter[0]
.sym 123346 ws2812_inst.led_counter[2]
.sym 123347 ws2812_inst.led_reg[1][13]
.sym 123348 ws2812_inst.led_reg[0][13]
.sym 123349 led_rgb_data[0]
.sym 123353 ws2812_inst.rgb_counter[1]
.sym 123354 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 123355 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 123356 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 123357 ws2812_inst.led_counter[1]
.sym 123358 ws2812_inst.led_reg[6][13]
.sym 123359 ws2812_inst.led_counter[0]
.sym 123360 ws2812_inst.led_reg[4][13]
.sym 123362 ws2812_inst.rgb_counter[0]
.sym 123366 ws2812_inst.rgb_counter[1]
.sym 123367 $PACKER_VCC_NET
.sym 123370 ws2812_inst.rgb_counter[2]
.sym 123371 $PACKER_VCC_NET
.sym 123372 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 123374 ws2812_inst.rgb_counter[3]
.sym 123375 $PACKER_VCC_NET
.sym 123376 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 123378 ws2812_inst.rgb_counter[4]
.sym 123379 $PACKER_VCC_NET
.sym 123380 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 123381 led_rgb_data[11]
.sym 123386 ws2812_inst.rgb_counter[3]
.sym 123387 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 123388 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 123393 led_rgb_data[12]
.sym 123398 ws2812_inst.led_counter[0]
.sym 123399 ws2812_inst.led_reg[5][11]
.sym 123400 ws2812_inst.led_reg[4][11]
.sym 123401 ws2812_inst.led_counter[1]
.sym 123402 ws2812_inst.led_counter[0]
.sym 123403 ws2812_inst.led_reg[3][8]
.sym 123404 ws2812_inst.led_reg[2][8]
.sym 123405 led_rgb_data[11]
.sym 123409 led_rgb_data[13]
.sym 123413 led_rgb_data[5]
.sym 123417 led_rgb_data[10]
.sym 123421 ws2812_inst.led_counter[0]
.sym 123422 ws2812_inst.led_counter[1]
.sym 123423 ws2812_inst.led_reg[1][12]
.sym 123424 ws2812_inst.led_reg[0][12]
.sym 123425 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I0
.sym 123426 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123427 ws2812_inst.bit_counter[1]
.sym 123428 ws2812_inst.bit_counter[0]
.sym 123429 led_rgb_data[11]
.sym 123433 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 123434 ws2812_inst.led_counter[2]
.sym 123435 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 123436 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 123437 ws2812_inst.led_counter[1]
.sym 123438 ws2812_inst.led_counter[0]
.sym 123439 ws2812_inst.led_reg[3][12]
.sym 123440 ws2812_inst.led_reg[2][12]
.sym 123441 led_rgb_data[8]
.sym 123445 ws2812_inst.led_counter[2]
.sym 123446 ws2812_inst.led_counter[1]
.sym 123447 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2
.sym 123448 ws2812_inst.led_reg[6][12]
.sym 123449 led_rgb_data[12]
.sym 123454 ws2812_inst.led_counter[0]
.sym 123455 ws2812_inst.led_reg[5][12]
.sym 123456 ws2812_inst.led_reg[4][12]
.sym 123458 ws2812_inst.bit_counter[0]
.sym 123462 ws2812_inst.bit_counter[1]
.sym 123463 $PACKER_VCC_NET
.sym 123464 ws2812_inst.bit_counter[0]
.sym 123466 ws2812_inst.bit_counter[2]
.sym 123467 $PACKER_VCC_NET
.sym 123468 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 123470 ws2812_inst.bit_counter[3]
.sym 123471 $PACKER_VCC_NET
.sym 123472 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 123474 ws2812_inst.bit_counter[4]
.sym 123475 $PACKER_VCC_NET
.sym 123476 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 123478 ws2812_inst.bit_counter[5]
.sym 123479 $PACKER_VCC_NET
.sym 123480 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 123482 ws2812_inst.bit_counter[6]
.sym 123483 $PACKER_VCC_NET
.sym 123484 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 123486 ws2812_inst.bit_counter[7]
.sym 123487 $PACKER_VCC_NET
.sym 123488 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 123490 ws2812_inst.bit_counter[8]
.sym 123491 $PACKER_VCC_NET
.sym 123492 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 123494 ws2812_inst.bit_counter[9]
.sym 123495 $PACKER_VCC_NET
.sym 123496 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[9]
.sym 123500 ws2812_inst.bit_counter[7]
.sym 123501 led_rgb_data[12]
.sym 123508 ws2812_inst.bit_counter[2]
.sym 123509 led_rgb_data[5]
.sym 123516 ws2812_inst.bit_counter[6]
.sym 123517 ws2812_inst.bit_counter[9]
.sym 123518 ws2812_inst.bit_counter[8]
.sym 123519 ws2812_inst.bit_counter[7]
.sym 123520 ws2812_inst.bit_counter[6]
.sym 123532 ws2812_inst.bit_counter[8]
.sym 123536 ws2812_inst.bit_counter[9]
.sym 123537 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 123538 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 123539 ws2812_inst.state[1]
.sym 123540 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 123544 ws2812_inst.bit_counter[4]
.sym 123545 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 123546 ws2812_inst.bit_counter_SB_DFFESS_Q_5_D_SB_LUT4_O_I1
.sym 123547 ws2812_inst.state[1]
.sym 123548 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 123549 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 123550 ws2812_inst.bit_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1
.sym 123551 ws2812_inst.state[1]
.sym 123552 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 123553 soc.ram_ready
.sym 123554 iomem_addr[16]
.sym 123555 soc.memory.rdata_1[18]
.sym 123556 soc.memory.rdata_0[18]
.sym 123557 soc.ram_ready
.sym 123558 iomem_addr[16]
.sym 123559 soc.memory.rdata_1[26]
.sym 123560 soc.memory.rdata_0[26]
.sym 123561 soc.ram_ready
.sym 123562 iomem_addr[16]
.sym 123563 soc.memory.rdata_1[27]
.sym 123564 soc.memory.rdata_0[27]
.sym 123565 soc.ram_ready
.sym 123566 iomem_addr[16]
.sym 123567 soc.memory.rdata_1[29]
.sym 123568 soc.memory.rdata_0[29]
.sym 123569 soc.ram_ready
.sym 123570 iomem_addr[16]
.sym 123571 soc.memory.rdata_1[17]
.sym 123572 soc.memory.rdata_0[17]
.sym 123573 soc.ram_ready
.sym 123574 iomem_addr[16]
.sym 123575 soc.memory.rdata_1[28]
.sym 123576 soc.memory.rdata_0[28]
.sym 123577 soc.ram_ready
.sym 123578 iomem_addr[16]
.sym 123579 soc.memory.rdata_1[22]
.sym 123580 soc.memory.rdata_0[22]
.sym 123583 soc.memory.wen[3]
.sym 123584 soc.memory.wen[2]
.sym 123585 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 123586 soc.spimemio.xfer.obuffer[4]
.sym 123587 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123588 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 123590 soc.spimemio.xfer.obuffer_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123591 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123592 soc.spimemio.xfer.obuffer[3]
.sym 123593 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 123594 soc.spimemio.xfer_clk
.sym 123595 soc.spimemio.xfer.obuffer[3]
.sym 123596 soc.spimemio.xfer.obuffer[4]
.sym 123597 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 123598 soc.spimemio.xfer_clk
.sym 123599 soc.spimemio.xfer.obuffer[0]
.sym 123600 soc.spimemio.xfer.obuffer[4]
.sym 123602 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123603 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123604 soc.spimemio.xfer.obuffer[2]
.sym 123605 soc.ram_ready
.sym 123606 iomem_addr[16]
.sym 123607 soc.memory.rdata_1[19]
.sym 123608 soc.memory.rdata_0[19]
.sym 123610 soc.spimemio.xfer.obuffer_SB_DFFE_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 123611 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 123612 soc.spimemio.xfer.obuffer[0]
.sym 123613 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 123614 soc.spimemio.xfer_clk
.sym 123615 soc.spimemio.xfer.obuffer[4]
.sym 123616 soc.spimemio.xfer.obuffer[5]
.sym 123617 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 123618 soc.spimemio.dout_data[0]
.sym 123619 flash_io1_di
.sym 123620 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 123621 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 123622 flash_io0_di_SB_LUT4_I2_I1
.sym 123623 flash_io0_di
.sym 123624 flash_io0_di_SB_LUT4_I2_I3
.sym 123627 soc.spimemio.xfer_clk
.sym 123628 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 123629 soc.spimemio.dout_data[1]
.sym 123630 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 123631 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2
.sym 123632 flash_io0_di_SB_LUT4_I2_I3
.sym 123633 soc.spimemio.dout_data[0]
.sym 123634 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 123635 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_7_I2
.sym 123636 flash_io0_di_SB_LUT4_I2_I3
.sym 123639 flash_io1_di
.sym 123640 soc.spimemio.xfer_clk
.sym 123641 soc.ram_ready
.sym 123642 iomem_addr[16]
.sym 123643 soc.memory.rdata_1[31]
.sym 123644 soc.memory.rdata_0[31]
.sym 123645 soc.spimemio.xfer_clk
.sym 123646 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_6_I2_SB_LUT4_O_I1
.sym 123647 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 123648 flash_io1_di
.sym 123650 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3_SB_LUT4_O_I1
.sym 123651 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123652 soc.spimemio.dout_data[0]
.sym 123658 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1
.sym 123659 soc.spimemio.dout_data[2]
.sym 123660 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I3
.sym 123662 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1
.sym 123663 soc.spimemio.dout_data[3]
.sym 123664 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3
.sym 123669 flash_io3_di_SB_LUT4_I0_O
.sym 123670 soc.spimemio.dout_data[2]
.sym 123671 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 123672 soc.spimemio.xfer_clk
.sym 123674 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_4_I3_SB_LUT4_O_I1
.sym 123675 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123676 soc.spimemio.dout_data[1]
.sym 123678 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 123679 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_5_I1_SB_LUT4_O_I2
.sym 123680 soc.spimemio.xfer_clk
.sym 123682 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_O_I1
.sym 123683 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_I2_O
.sym 123684 soc.spimemio.xfer.xfer_dspi
.sym 123685 soc.spimemio.xfer_clk
.sym 123686 soc.spimemio.xfer.xfer_dspi
.sym 123687 soc.spimemio.xfer_resetn
.sym 123688 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 123690 soc.spimemio.xfer_resetn
.sym 123691 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 123692 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 123693 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 123694 soc.spimemio.xfer_clk
.sym 123695 soc.spimemio.dout_data[6]
.sym 123696 soc.spimemio.dout_data[2]
.sym 123699 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 123700 soc.spimemio.xfer_resetn_SB_LUT4_I2_O
.sym 123702 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123703 soc.spimemio.xfer.flash_clk_SB_DFFESR_Q_E_SB_LUT4_O_I2
.sym 123704 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 123707 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E
.sym 123708 soc.spimemio.xfer.ibuffer_SB_DFFE_Q_7_E_SB_LUT4_I2_I3
.sym 123710 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2_SB_LUT4_O_I1
.sym 123711 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 123712 soc.spimemio.dout_data[2]
.sym 123713 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 123714 soc.spimemio.xfer_clk
.sym 123715 soc.spimemio.dout_data[4]
.sym 123716 soc.spimemio.dout_data[3]
.sym 123717 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 123718 soc.spimemio.xfer_clk
.sym 123719 soc.spimemio.dout_data[6]
.sym 123720 soc.spimemio.dout_data[5]
.sym 123721 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 123722 soc.spimemio.dout_data[6]
.sym 123723 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I2
.sym 123724 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3
.sym 123725 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 123726 soc.spimemio.xfer_clk
.sym 123727 soc.spimemio.dout_data[4]
.sym 123728 soc.spimemio.dout_data[0]
.sym 123729 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 123730 soc.spimemio.dout_data[4]
.sym 123731 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2
.sym 123732 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3
.sym 123734 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_1_I3_SB_LUT4_O_I1
.sym 123735 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123736 soc.spimemio.dout_data[4]
.sym 123738 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I2_SB_LUT4_O_I1
.sym 123739 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 123740 soc.spimemio.dout_data[0]
.sym 123742 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_3_I3_SB_LUT4_O_I1
.sym 123743 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123744 soc.spimemio.dout_data[2]
.sym 123745 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 123746 soc.spimemio.xfer_clk
.sym 123747 soc.spimemio.dout_data[7]
.sym 123748 soc.spimemio.dout_data[3]
.sym 123749 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 123750 soc.spimemio.dout_data[7]
.sym 123751 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2
.sym 123752 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3
.sym 123753 soc.spimemio.xfer.xfer_dspi_SB_LUT4_I2_O
.sym 123754 soc.spimemio.xfer_clk
.sym 123755 soc.spimemio.dout_data[7]
.sym 123756 soc.spimemio.dout_data[6]
.sym 123757 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0
.sym 123758 soc.spimemio.xfer_clk
.sym 123759 soc.spimemio.dout_data[5]
.sym 123760 soc.spimemio.dout_data[1]
.sym 123762 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 123763 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 123764 soc.spimemio.dout_data[5]
.sym 123766 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 123767 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 123768 soc.spimemio.dout_data[3]
.sym 123770 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2_SB_LUT4_O_I1
.sym 123771 flash_io0_di_SB_LUT4_I2_I3_SB_LUT4_O_I3
.sym 123772 soc.spimemio.dout_data[1]
.sym 123773 soc.spimemio.xfer.dummy_count_SB_LUT4_I0_O
.sym 123774 soc.spimemio.dout_data[5]
.sym 123775 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I2
.sym 123776 soc.spimemio.xfer.next_ibuffer_SB_LUT4_O_2_I3
.sym 123777 soc.ram_ready
.sym 123778 iomem_addr[16]
.sym 123779 soc.memory.rdata_1[24]
.sym 123780 soc.memory.rdata_0[24]
.sym 123789 soc.ram_ready
.sym 123790 iomem_addr[16]
.sym 123791 soc.memory.rdata_1[21]
.sym 123792 soc.memory.rdata_0[21]
.sym 123793 soc.ram_ready
.sym 123794 iomem_addr[16]
.sym 123795 soc.memory.rdata_1[23]
.sym 123796 soc.memory.rdata_0[23]
.sym 123851 soc.simpleuart.recv_divcnt[0]
.sym 123852 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123872 soc.simpleuart.recv_divcnt[11]
.sym 123874 soc.simpleuart.recv_divcnt[0]
.sym 123877 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123879 soc.simpleuart.recv_divcnt[1]
.sym 123880 soc.simpleuart.recv_divcnt[0]
.sym 123881 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123883 soc.simpleuart.recv_divcnt[2]
.sym 123884 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 123885 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123887 soc.simpleuart.recv_divcnt[3]
.sym 123888 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 123889 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123891 soc.simpleuart.recv_divcnt[4]
.sym 123892 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 123893 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123895 soc.simpleuart.recv_divcnt[5]
.sym 123896 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 123897 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123899 soc.simpleuart.recv_divcnt[6]
.sym 123900 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 123901 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123903 soc.simpleuart.recv_divcnt[7]
.sym 123904 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 123905 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123907 soc.simpleuart.recv_divcnt[8]
.sym 123908 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 123909 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123911 soc.simpleuart.recv_divcnt[9]
.sym 123912 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 123913 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123915 soc.simpleuart.recv_divcnt[10]
.sym 123916 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 123917 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123919 soc.simpleuart.recv_divcnt[11]
.sym 123920 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 123921 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123923 soc.simpleuart.recv_divcnt[12]
.sym 123924 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 123925 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123927 soc.simpleuart.recv_divcnt[13]
.sym 123928 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 123929 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123931 soc.simpleuart.recv_divcnt[14]
.sym 123932 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 123933 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123935 soc.simpleuart.recv_divcnt[15]
.sym 123936 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 123937 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123939 soc.simpleuart.recv_divcnt[16]
.sym 123940 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 123941 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123943 soc.simpleuart.recv_divcnt[17]
.sym 123944 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 123945 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123947 soc.simpleuart.recv_divcnt[18]
.sym 123948 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 123949 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123951 soc.simpleuart.recv_divcnt[19]
.sym 123952 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 123953 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123955 soc.simpleuart.recv_divcnt[20]
.sym 123956 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 123957 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123959 soc.simpleuart.recv_divcnt[21]
.sym 123960 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 123961 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123963 soc.simpleuart.recv_divcnt[22]
.sym 123964 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 123965 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123967 soc.simpleuart.recv_divcnt[23]
.sym 123968 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 123969 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123971 soc.simpleuart.recv_divcnt[24]
.sym 123972 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 123973 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123975 soc.simpleuart.recv_divcnt[25]
.sym 123976 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 123977 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123979 soc.simpleuart.recv_divcnt[26]
.sym 123980 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 123981 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123983 soc.simpleuart.recv_divcnt[27]
.sym 123984 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 123985 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123987 soc.simpleuart.recv_divcnt[28]
.sym 123988 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 123989 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123991 soc.simpleuart.recv_divcnt[29]
.sym 123992 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 123993 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123995 soc.simpleuart.recv_divcnt[30]
.sym 123996 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 123998 soc.simpleuart.recv_state_SB_DFFESR_Q_3_D_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 123999 soc.simpleuart.recv_divcnt[31]
.sym 124000 soc.simpleuart.recv_divcnt_SB_DFFSR_Q_D_SB_LUT4_O_I3[31]
.sym 124001 soc.simpleuart.recv_divcnt[28]
.sym 124002 soc.simpleuart_reg_div_do[28]
.sym 124003 soc.simpleuart_reg_div_do[29]
.sym 124004 soc.simpleuart.recv_divcnt[29]
.sym 124008 soc.simpleuart.recv_divcnt[22]
.sym 124012 soc.simpleuart.recv_divcnt[29]
.sym 124016 soc.simpleuart.recv_divcnt[19]
.sym 124020 soc.simpleuart.recv_divcnt[27]
.sym 124022 soc.simpleuart.send_bitcnt_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_LUT4_I0_I3_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 124023 soc.simpleuart.recv_divcnt[17]
.sym 124024 soc.simpleuart_reg_div_do[17]
.sym 124028 soc.simpleuart.recv_divcnt[26]
.sym 124032 soc.simpleuart.recv_divcnt[17]
.sym 124033 led_rgb_data[2]
.sym 124041 led_rgb_data[19]
.sym 124045 led_rgb_data[18]
.sym 124054 ws2812_inst.led_counter[2]
.sym 124055 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 124056 ws2812_inst.led_reg[6][19]
.sym 124070 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1
.sym 124071 ws2812_inst.led_counter[1]
.sym 124072 ws2812_inst.led_reg[6][23]
.sym 124073 led_rgb_data[7]
.sym 124077 led_rgb_data[23]
.sym 124085 led_rgb_data[6]
.sym 124089 led_rgb_data[3]
.sym 124098 ws2812_inst.led_counter[2]
.sym 124099 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 124100 ws2812_inst.led_reg[6][3]
.sym 124102 ws2812_inst.led_counter[0]
.sym 124103 ws2812_inst.led_reg[3][3]
.sym 124104 ws2812_inst.led_reg[2][3]
.sym 124105 led_rgb_data[3]
.sym 124109 ws2812_inst.led_counter[1]
.sym 124110 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 124111 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 124112 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 124113 led_rgb_data[7]
.sym 124117 ws2812_inst.led_counter[1]
.sym 124118 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I1
.sym 124119 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 124120 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 124121 led_rgb_data[23]
.sym 124125 led_rgb_data[18]
.sym 124129 ws2812_inst.rgb_counter[4]
.sym 124130 ws2812_inst.rgb_counter[2]
.sym 124131 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 124132 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 124145 ws2812_inst.led_counter[0]
.sym 124146 ws2812_inst.led_counter[2]
.sym 124147 ws2812_inst.led_reg[1][19]
.sym 124148 ws2812_inst.led_reg[0][19]
.sym 124149 led_rgb_data[19]
.sym 124153 led_rgb_data[22]
.sym 124162 ws2812_inst.led_counter[0]
.sym 124163 ws2812_inst.led_reg[1][22]
.sym 124164 ws2812_inst.led_reg[0][22]
.sym 124165 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0
.sym 124166 ws2812_inst.led_counter[1]
.sym 124167 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 124168 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 124178 ws2812_inst.led_counter[0]
.sym 124179 ws2812_inst.led_reg[5][22]
.sym 124180 ws2812_inst.led_reg[4][22]
.sym 124181 led_rgb_data[22]
.sym 124193 ws2812_inst.led_counter[2]
.sym 124194 ws2812_inst.led_counter[1]
.sym 124195 ws2812_inst.led_reg[6][22]
.sym 124196 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 124197 iomem_wdata[31]
.sym 124205 iomem_wdata[24]
.sym 124213 iomem_wdata[30]
.sym 124221 iomem_wdata[27]
.sym 124225 led_rgb_data[22]
.sym 124229 led_rgb_data[16]
.sym 124245 ws2812_inst.led_counter[2]
.sym 124246 ws2812_inst.led_counter[1]
.sym 124247 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 124248 ws2812_inst.led_reg[6][0]
.sym 124253 led_rgb_data[0]
.sym 124262 ws2812_inst.led_counter[0]
.sym 124263 ws2812_inst.led_reg[5][0]
.sym 124264 ws2812_inst.led_reg[4][0]
.sym 124269 led_rgb_data[0]
.sym 124285 led_rgb_data[1]
.sym 124289 ws2812_inst.state[1]
.sym 124290 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1
.sym 124291 ws2812_inst.rgb_counter[4]
.sym 124292 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124294 ws2812_inst.rgb_counter[1]
.sym 124295 $PACKER_VCC_NET
.sym 124296 ws2812_inst.rgb_counter[0]
.sym 124297 ws2812_inst.state[1]
.sym 124298 ws2812_inst.rgb_counter[0]
.sym 124299 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124300 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 124301 ws2812_inst.state[1]
.sym 124302 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1
.sym 124303 ws2812_inst.rgb_counter[1]
.sym 124304 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124305 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 124306 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124307 ws2812_inst.rgb_counter_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 124308 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 124313 $PACKER_GND_NET
.sym 124317 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 124318 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124319 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 124320 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 124323 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 124324 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124326 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 124327 ws2812_inst.led_counter[0]
.sym 124328 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 124329 ws2812_inst.state[1]
.sym 124330 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1
.sym 124331 ws2812_inst.rgb_counter[2]
.sym 124332 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124333 ws2812_inst.rgb_counter[4]
.sym 124334 ws2812_inst.rgb_counter[3]
.sym 124335 ws2812_inst.rgb_counter[2]
.sym 124336 ws2812_inst.rgb_counter[0]
.sym 124339 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 124340 ws2812_inst.rgb_counter[1]
.sym 124341 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 124342 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124343 ws2812_inst.rgb_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I2
.sym 124344 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 124347 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 124348 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 124349 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124350 ws2812_inst.rgb_counter[3]
.sym 124351 ws2812_inst.rgb_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 124352 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 124354 ws2812_inst.led_counter[0]
.sym 124358 ws2812_inst.led_counter[1]
.sym 124359 $PACKER_VCC_NET
.sym 124360 ws2812_inst.led_counter[0]
.sym 124361 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 124362 ws2812_inst.led_counter[2]
.sym 124363 $PACKER_VCC_NET
.sym 124364 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 124365 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 124366 ws2812_inst.led_counter[3]
.sym 124367 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 124368 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 124371 ws2812_inst.led_counter[1]
.sym 124372 ws2812_inst.led_counter[0]
.sym 124374 ws2812_inst.state[1]
.sym 124375 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2
.sym 124376 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 124378 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I1
.sym 124379 ws2812_inst.led_counter[3]
.sym 124380 ws2812_inst.led_counter[2]
.sym 124381 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 124382 ws2812_inst.led_counter[1]
.sym 124383 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I2
.sym 124384 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 124385 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 124386 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 124387 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 124388 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124390 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 124391 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 124392 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 124402 ws2812_inst.bit_counter[0]
.sym 124403 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I1
.sym 124404 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 124406 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 124407 ws2812_inst.led_counter_SB_DFFESS_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 124408 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 124409 ws2812_inst.led_counter_SB_DFFESR_Q_D_SB_LUT4_O_I2
.sym 124410 ws2812_inst.state[1]
.sym 124411 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2
.sym 124412 ws2812_inst.led_counter[2]
.sym 124415 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
.sym 124416 ws2812_inst.led_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124424 ws2812_inst.bit_counter[3]
.sym 124428 ws2812_inst.bit_counter[1]
.sym 124431 ws2812_inst.state[1]
.sym 124432 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 124433 led_rgb_data[8]
.sym 124437 led_rgb_data[12]
.sym 124444 ws2812_inst.bit_counter[0]
.sym 124445 led_rgb_data[10]
.sym 124450 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI[1]
.sym 124454 $PACKER_VCC_NET
.sym 124455 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7_I1
.sym 124459 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1
.sym 124462 $PACKER_VCC_NET
.sym 124463 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5_I1
.sym 124467 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4_I1
.sym 124471 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1
.sym 124475 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2_I1
.sym 124479 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1_I1
.sym 124483 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 124487 ws2812_inst.data_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_I1
.sym 124492 $nextpnr_ICESTORM_LC_37$I3
.sym 124499 ws2812_inst.rgb_counter_SB_DFFESS_Q_3_D_SB_LUT4_O_I3
.sym 124500 ws2812_inst.state[1]
.sym 124501 resetn
.sym 124502 ws2812_inst.bit_counter_SB_DFFESS_Q_D_SB_LUT4_O_I0
.sym 124503 ws2812_inst.rgb_counter_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 124504 ws2812_inst.bit_counter_SB_DFFESR_Q_D_SB_LUT4_O_I0
