# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../RCA_d_delay.srcs/sources_1/imports/new/RC_adder.sv" \
"../../../../RCA_d_delay.srcs/sources_1/imports/new/bit_add.sv" \
"../../../../RCA_d_delay.srcs/sim_1/imports/new/RC_sim.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
