Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Nov  3 18:01:06 2021
| Host         : hp6g4-mlab-2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file comblock_wrapper_control_sets_placed.rpt
| Design       : comblock_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   316 |
|    Minimum number of control sets                        |   316 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1001 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   316 |
| >= 0 to < 4        |    27 |
| >= 4 to < 6        |    66 |
| >= 6 to < 8        |    35 |
| >= 8 to < 10       |    50 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |    36 |
| >= 14 to < 16      |     3 |
| >= 16              |    92 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             535 |          198 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             414 |          231 |
| Yes          | No                    | No                     |            1884 |          525 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1446 |          467 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                Enable Signal                                                                                                |                                                               Set/Reset Signal                                                              | Slice Load Count | Bel Load Count |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                         |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                         |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                         |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                         |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                         |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                         |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                          |                1 |              1 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                          |                                                                                                                                             |                1 |              2 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                 |                3 |              3 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                 |                2 |              3 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                 |                2 |              3 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                  |                3 |              3 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                  |                3 |              3 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                 |                3 |              3 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[1]                                                                  |                                                                                                                                             |                1 |              3 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                  |                3 |              3 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                             |                                                                                                                                             |                1 |              3 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                  |                                                                                                                                             |                1 |              3 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                  |                3 |              3 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d   |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                3 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                          | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                              |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                 |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1_n_0                                                    | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                3 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                            | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                3 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[2].r_unshelve_reg[2][0]                                         | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                                   |                                                                                                                                             |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                3 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                3 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/areset_reg      |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                            | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                            | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d   |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                            | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                              | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                             | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                              |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__8_n_0                                                 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                                   |                                                                                                                                             |                3 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                             |                                                                                                                                             |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                               | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d   |                3 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                3 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1 |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                           | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                                   | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2 |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                             | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                              |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                                   |                                                                                                                                             |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0 |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg   |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                        |                                                                                                                                             |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                                |                                                                                                                                             |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                            | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                            |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                                |                                                                                                                                             |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                                   | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2 |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                               |                                                                                                                                             |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                               | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d   |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                                 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0 |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr                                                                                                                | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                              |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                            | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                            |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                                 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg   |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                                        |                                                                                                                                             |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/E[0]                                                                                                        | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                              |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_0[0]                                             |                                                                                                                                             |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__14_n_0         | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                   |                                                                                                                                             |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                             |                                                                                                                                             |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]_0                                               |                                                                                                                                             |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                                     | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__2_n_0                                                 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                                 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1 |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      |                                                                                                                                             |                2 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                                   | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                1 |              4 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                                        | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                2 |              5 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                        | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                              |                1 |              5 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                                        | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                4 |              5 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                        | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                            |                2 |              5 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                                        | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                2 |              5 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                        | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                3 |              5 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                   | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                            |                2 |              5 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                           | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                3 |              5 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                                   |                                                                                                                                             |                1 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                              |                3 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/comblock_0/U0/AXIL_inst/axi_arready0                                                                                                                                                             | comblock_i/comblock_0/U0/AXIL_inst/axi_awready_i_1__0_n_0                                                                                   |                1 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/comblock_0/U0/AXIL_inst/axi_awready0                                                                                                                                                             | comblock_i/comblock_0/U0/AXIL_inst/axi_awready_i_1__0_n_0                                                                                   |                1 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | comblock_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                3 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_addr_d[7]_i_1_n_0                                                                                        | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                              |                2 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | comblock_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                3 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/aw_addr[7]_i_1_n_0                                                                                          | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                              |                3 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/m_axi_arid_i[2]_i_1_n_0                                                                                     | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                              |                1 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | comblock_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                2 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | comblock_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                2 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | comblock_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                2 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                                    |                                                                                                                                             |                1 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | comblock_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                3 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | comblock_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                2 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                          |                                                                                                                                             |                2 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | comblock_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                3 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/comblock_0/U0/AXIL_inst/axi_awready_i_1__0_n_0                                                                                   |                2 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | comblock_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                2 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push144_out                                                                                  |                                                                                                                                             |                3 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual |                                                                                                                                             |                2 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                                 |                                                                                                                                             |                1 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                                   |                                                                                                                                             |                1 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | comblock_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                3 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                             |                3 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                 |                                                                                                                                             |                2 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                  | comblock_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                           |                1 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | comblock_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                3 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | comblock_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                2 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                 | comblock_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                1 |              6 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                5 |              7 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                5 |              7 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/comblock_0/U0/AXIF_inst/axi_awready_i_1_n_0                                                                                      |                2 |              7 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                2 |              7 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                4 |              7 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | comblock_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                4 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                             |                1 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                  |                2 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                             |                2 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                           |                                                                                                                                             |                2 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                     |                                                                                                                                             |                1 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                  |                2 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                    |                                                                                                                                             |                4 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_thread_loop[1].r_packing_boundary_reg[1][0]                                   | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                3 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/ar_cnt[7]_i_1_n_0                                                                                           | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                              |                4 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                             |                2 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                             |                2 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                             |                2 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_thread_loop[2].r_packing_boundary_reg[2][0]                                   | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                3 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                                    |                                                                                                                                             |                1 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                             |                2 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                4 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                             |                3 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_thread_loop[3].r_unshelve_reg[3][0]                                           | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                4 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | comblock_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                3 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/comblock_0/U0/AXIL_inst/E[0]                                                                                                                                                                     |                                                                                                                                             |                1 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/r_beats[7]_i_1_n_0                                                                                          | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                              |                3 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/comblock_0/U0/AXIF_inst/axi_awaddr1                                                                                                                                                              | comblock_i/comblock_0/U0/AXIF_inst/axi_awlen_cntr[7]_i_1_n_0                                                                                |                2 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/comblock_0/U0/AXIF_inst/axi_araddr1                                                                                                                                                              | comblock_i/comblock_0/U0/AXIF_inst/axi_arlen_cntr[7]_i_1_n_0                                                                                |                3 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                              |                3 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                             |                1 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].r_packing_boundary_reg[0][0]                                   | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                3 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                             |                2 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                             |                3 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                          |                                                                                                                                             |                1 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | comblock_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                3 |              8 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                      | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                4 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                5 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                             | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                3 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/w_cnt[8]_i_1_n_0                                                                                            | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                              |                4 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/comblock_0/U0/AXIF_inst/p_9_in                                                                                                                                                                   | comblock_i/comblock_0/U0/AXIF_inst/axi_awready_i_1_n_0                                                                                      |                2 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/comblock_0/U0/AXIF_inst/axi_arlen[7]_i_1_n_0                                                                                                                                                     | comblock_i/comblock_0/U0/AXIF_inst/axi_awready_i_1_n_0                                                                                      |                2 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                      | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                3 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                             |                                                                                                                                             |                3 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                    | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg             |                2 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                         | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                4 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                4 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                      | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                4 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt                                                                                                       | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/b_cnt[8]_i_1_n_0                            |                2 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                             | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                3 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                5 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_len_qq                                                             | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                4 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                      | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                3 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_len_qq                                                             | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                4 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                4 |              9 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[2].r_cmd_active_reg[2][0]                                           | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                5 |             10 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/E[0]                                                                                | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                5 |             10 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | comblock_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                5 |             10 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[1].r_cmd_active_reg[1][0]                                           | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                4 |             10 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/gen_thread_loop[0].r_cmd_active_reg[0][0]                                           | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |                4 |             10 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                      |                                                                                                                                             |                3 |             11 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                             |                4 |             11 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                            | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                              |                5 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                           | comblock_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                 |                5 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | comblock_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                 |                5 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | comblock_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                 |                3 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | comblock_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                  |                4 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                         | comblock_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                  |                5 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                           | comblock_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                 |                4 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | comblock_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                 |                3 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                           | comblock_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                 |                4 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | comblock_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                 |                3 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                           | comblock_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                 |                3 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                         | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                              |                3 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | comblock_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                  |                5 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | comblock_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                  |                4 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | comblock_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                4 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | comblock_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                  |                5 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | comblock_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                  |                5 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | comblock_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                  |                6 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | comblock_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                4 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                         | comblock_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                  |                5 |             12 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                   |                                                                                                                                             |                4 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                |                                                                                                                                             |                4 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                |                                                                                                                                             |                4 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                   |                                                                                                                                             |                4 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_id                                                                    |                                                                                                                                             |                3 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                                |                                                                                                                                             |                5 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                |                                                                                                                                             |                5 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                                |                                                                                                                                             |                4 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_id                                                                    |                                                                                                                                             |                5 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                             |                5 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                             |                5 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                   |                                                                                                                                             |                4 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                             |                5 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                   |                                                                                                                                             |                4 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                                |                                                                                                                                             |                5 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                             |                5 |             13 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                   |                                                                                                                                             |                5 |             14 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                    |                                                                                                                                             |                5 |             14 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | comblock_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                4 |             15 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/comblock_0/U0/AXIF_inst/axi_awaddr[17]_i_1_n_0                                                                                                                                                   | comblock_i/comblock_0/U0/AXIF_inst/axi_awready_i_1_n_0                                                                                      |                5 |             16 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/comblock_0/U0/AXIF_inst/axi_araddr[17]_i_1_n_0                                                                                                                                                   | comblock_i/comblock_0/U0/AXIF_inst/axi_awready_i_1_n_0                                                                                      |                5 |             16 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                      |                                                                                                                                             |                3 |             16 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                             |                2 |             16 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                             |                2 |             16 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                             |                2 |             16 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                             |                2 |             16 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/comblock_0/U0/AXIL_inst/axi_awaddr_reg[6]_1[0]                                                                                                                                                   |                                                                                                                                             |                4 |             16 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                    |                                                                                                                                             |                6 |             17 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                    |                                                                                                                                             |                4 |             17 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                     |                                                                                                                                             |                6 |             17 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                     |                                                                                                                                             |                5 |             17 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                              |               12 |             18 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | comblock_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                7 |             19 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | comblock_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                6 |             23 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                   |                                                                                                                                             |                6 |             24 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | comblock_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                  |               10 |             24 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                           | comblock_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                 |                9 |             24 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | comblock_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                  |                8 |             24 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                           | comblock_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                 |                8 |             24 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | comblock_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                  |                9 |             24 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | comblock_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                  |                8 |             24 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                    |                                                                                                                                             |                7 |             24 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/comblock_0/U0/comblock_i/fifo_in_clear_reg_n_0                                                                                   |                8 |             24 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                 |                                                                                                                                             |                5 |             24 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                   |                                                                                                                                             |                5 |             24 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                            | comblock_i/axi_smc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                  |                9 |             24 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                   |                                                                                                                                             |                6 |             26 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | comblock_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                8 |             26 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                             |                4 |             26 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                         |                                                                                                                                             |                7 |             27 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/splitter_inst/gen_axi4lite.axilite_conv/s_axi_rdata_i[31]_i_1_n_0                                                                                   | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                              |                4 |             27 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                     |                                                                                                                                             |                6 |             27 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                                    |                                                                                                                                             |                5 |             27 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/comblock_0/U0/AXIL_inst/axi_rdata[26]_i_1_n_0                                                                                    |               14 |             27 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                                             |                8 |             28 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                              |               15 |             29 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                             |                4 |             32 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | comblock_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                9 |             33 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___2_n_0                                                                                          |                                                                                                                                             |               12 |             34 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                         |                                                                                                                                             |                8 |             34 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                         |                                                                                                                                             |               11 |             34 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___2_n_0                                                                                          |                                                                                                                                             |                9 |             34 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf[3][40]_i_1_n_0                                                                       |                                                                                                                                             |                9 |             36 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf[2][40]_i_1_n_0                                                                       |                                                                                                                                             |               11 |             36 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | comblock_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                7 |             36 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf[1][40]_i_1_n_0                                                                       |                                                                                                                                             |               10 |             36 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i                                                              |                                                                                                                                             |                9 |             36 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                                                       |                                                                                                                                             |                9 |             36 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | comblock_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                            |               10 |             36 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i                                                              |                                                                                                                                             |                9 |             36 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                                       |                                                                                                                                             |                9 |             36 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                              |                                                                                                                                             |                9 |             36 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                         |                                                                                                                                             |                9 |             36 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i                                                              |                                                                                                                                             |                9 |             36 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[40].srl_nx1/push                                                       |                                                                                                                                             |                9 |             36 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                                                       |                                                                                                                                             |                9 |             36 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                                     |                                                                                                                                             |               31 |             37 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                             |                5 |             40 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                             |                5 |             40 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                             |                5 |             40 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                            |                8 |             41 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | comblock_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                             |               10 |             42 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                              |                                                                                                                                             |                8 |             43 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                                   |                                                                                                                                             |               10 |             43 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___4_n_0                                                                    |                                                                                                                                             |               14 |             43 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                                   |                                                                                                                                             |               13 |             43 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                             |                7 |             43 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                           |                                                                                                                                             |                9 |             43 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                         |                                                                                                                                             |               11 |             43 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                         |                                                                                                                                             |                9 |             43 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___4_n_0                                                                    |                                                                                                                                             |                9 |             43 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                             |                8 |             43 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                             | comblock_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                            |               10 |             47 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                   |                                                                                                                                             |               17 |             47 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | comblock_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                             |               10 |             47 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | comblock_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                             |                8 |             47 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                    |                                                                                                                                             |               16 |             47 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                             |                6 |             48 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                             |                6 |             48 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                  |                                                                                                                                             |               13 |             52 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                |                                                                                                                                             |               12 |             52 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                |                                                                                                                                             |                9 |             52 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                  |                                                                                                                                             |               13 |             52 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                            |               28 |             54 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                             |                7 |             56 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                             |                7 |             56 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                             |                7 |             56 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                             |                7 |             56 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 | comblock_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                             |                7 |             56 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             | comblock_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                     |               45 |             81 |
|  comblock_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                             |                                                                                                                                             |              199 |            537 |
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


