/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [15:0] _01_;
  reg [5:0] _02_;
  reg [8:0] _03_;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [11:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [19:0] celloutsig_1_14z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[166] ? in_data[189] : in_data[126];
  assign celloutsig_1_11z = ~(celloutsig_1_10z & celloutsig_1_3z[2]);
  assign celloutsig_0_7z = ~(_00_ | celloutsig_0_4z);
  assign celloutsig_1_9z = ~((celloutsig_1_4z | celloutsig_1_5z[9]) & (celloutsig_1_3z[4] | celloutsig_1_7z[0]));
  assign celloutsig_1_2z = in_data[148] ^ celloutsig_1_1z;
  assign celloutsig_1_14z = { celloutsig_1_12z[9:4], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z } + { in_data[140:122], celloutsig_1_8z };
  always_ff @(negedge out_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 9'h000;
    else _03_ <= in_data[25:17];
  reg [15:0] _11_;
  always_ff @(posedge out_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 16'h0000;
    else _11_ <= { in_data[36:30], _03_ };
  assign { _01_[15:10], _00_, _01_[8:0] } = _11_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _02_ <= 6'h00;
    else _02_ <= in_data[138:133];
  assign celloutsig_1_8z = { celloutsig_1_6z[0], celloutsig_1_2z, celloutsig_1_0z } == { celloutsig_1_5z[6:5], celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_5z[8:0], celloutsig_1_2z } === celloutsig_1_12z[11:2];
  assign celloutsig_1_4z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } <= { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_14z[12:3], celloutsig_1_3z, celloutsig_1_10z, _02_ } && { celloutsig_1_14z[19:4], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_4z = { in_data[52], celloutsig_0_2z } && celloutsig_0_3z;
  assign celloutsig_0_6z = celloutsig_0_2z[5:1] * _03_[5:1];
  assign celloutsig_1_5z = { celloutsig_1_3z[7:1], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z } * { in_data[163:155], celloutsig_1_2z };
  assign celloutsig_1_12z = { celloutsig_1_7z[10:5], celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_0z } * { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_5z };
  assign { out_data[137:130], out_data[128] } = celloutsig_1_10z ? { celloutsig_1_5z[6:2], 2'h3, celloutsig_1_0z, celloutsig_1_13z } : { celloutsig_1_12z[10:3], celloutsig_1_0z };
  assign celloutsig_0_2z = _01_[2] ? in_data[45:40] : _03_[8:3];
  assign celloutsig_0_8z = celloutsig_0_2z[0] ? { celloutsig_0_6z, celloutsig_0_7z } : _03_[5:0];
  assign celloutsig_1_3z = celloutsig_1_1z ? { in_data[139:135], celloutsig_1_0z, 2'h3 } : { in_data[102:96], 1'h0 };
  assign celloutsig_1_6z = celloutsig_1_1z ? { in_data[110:109], celloutsig_1_0z, celloutsig_1_0z } : celloutsig_1_5z[3:0];
  assign celloutsig_0_10z = { in_data[70:59], celloutsig_0_6z, celloutsig_0_4z } != { _01_[11:10], _00_, _01_[8:2], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_1_1z = { in_data[176:172], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } != in_data[107:99];
  assign celloutsig_1_10z = in_data[172:166] != celloutsig_1_7z[8:2];
  assign celloutsig_0_5z = _01_[6:4] !== _01_[5:3];
  assign celloutsig_0_3z = { _01_[14:10], _00_, _01_[8] } ^ { celloutsig_0_2z[3], celloutsig_0_2z };
  assign celloutsig_0_11z = celloutsig_0_2z[2:0] ^ _03_[7:5];
  assign celloutsig_1_7z = in_data[136:122] ^ { celloutsig_1_3z[1:0], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z };
  assign _01_[9] = _00_;
  assign { out_data[129], out_data[96], out_data[32], out_data[2:0] } = { celloutsig_1_1z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
