
SmartLittleBush.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000955c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040955c  0040955c  0001955c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c8  20000000  00409564  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004f0  200009c8  00409f2c  000209c8  2**2
                  ALLOC
  4 .stack        00003000  20000eb8  0040a41c  000209c8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209c8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209f2  2**0
                  CONTENTS, READONLY
  7 .debug_info   00019f42  00000000  00000000  00020a4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000034d0  00000000  00000000  0003a98d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000071c7  00000000  00000000  0003de5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000d40  00000000  00000000  00045024  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d48  00000000  00000000  00045d64  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000077bc  00000000  00000000  00046aac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ee65  00000000  00000000  0004e268  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005ab38  00000000  00000000  0005d0cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000031cc  00000000  00000000  000b7c08  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 3e 00 20 e1 13 40 00 dd 13 40 00 dd 13 40 00     .>. ..@...@...@.
  400010:	dd 13 40 00 dd 13 40 00 dd 13 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	dd 13 40 00 dd 13 40 00 00 00 00 00 dd 13 40 00     ..@...@.......@.
  40003c:	dd 13 40 00 dd 13 40 00 dd 13 40 00 dd 13 40 00     ..@...@...@...@.
  40004c:	dd 13 40 00 dd 13 40 00 dd 13 40 00 dd 13 40 00     ..@...@...@...@.
  40005c:	dd 13 40 00 dd 13 40 00 dd 13 40 00 00 00 00 00     ..@...@...@.....
  40006c:	e1 11 40 00 f5 11 40 00 09 12 40 00 dd 13 40 00     ..@...@...@...@.
  40007c:	dd 13 40 00 00 00 00 00 00 00 00 00 dd 13 40 00     ..@...........@.
  40008c:	dd 13 40 00 dd 13 40 00 dd 13 40 00 dd 13 40 00     ..@...@...@...@.
  40009c:	fd 1e 40 00 dd 13 40 00 dd 13 40 00 dd 13 40 00     ..@...@...@...@.
  4000ac:	dd 13 40 00 dd 13 40 00 a9 1d 40 00 dd 13 40 00     ..@...@...@...@.
  4000bc:	dd 13 40 00 dd 13 40 00 dd 13 40 00 dd 13 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009c8 	.word	0x200009c8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00409564 	.word	0x00409564

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00409564 	.word	0x00409564
  40012c:	200009cc 	.word	0x200009cc
  400130:	00409564 	.word	0x00409564
  400134:	00000000 	.word	0x00000000

00400138 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40013c:	b980      	cbnz	r0, 400160 <_read+0x28>
  40013e:	460c      	mov	r4, r1
  400140:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400142:	2a00      	cmp	r2, #0
  400144:	dd0f      	ble.n	400166 <_read+0x2e>
  400146:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400148:	4e08      	ldr	r6, [pc, #32]	; (40016c <_read+0x34>)
  40014a:	4d09      	ldr	r5, [pc, #36]	; (400170 <_read+0x38>)
  40014c:	6830      	ldr	r0, [r6, #0]
  40014e:	4621      	mov	r1, r4
  400150:	682b      	ldr	r3, [r5, #0]
  400152:	4798      	blx	r3
		ptr++;
  400154:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400156:	42bc      	cmp	r4, r7
  400158:	d1f8      	bne.n	40014c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40015a:	4640      	mov	r0, r8
  40015c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400160:	f04f 38ff 	mov.w	r8, #4294967295
  400164:	e7f9      	b.n	40015a <_read+0x22>
	for (; len > 0; --len) {
  400166:	4680      	mov	r8, r0
  400168:	e7f7      	b.n	40015a <_read+0x22>
  40016a:	bf00      	nop
  40016c:	20000e64 	.word	0x20000e64
  400170:	20000e5c 	.word	0x20000e5c

00400174 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400174:	3801      	subs	r0, #1
  400176:	2802      	cmp	r0, #2
  400178:	d815      	bhi.n	4001a6 <_write+0x32>
{
  40017a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40017e:	460e      	mov	r6, r1
  400180:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400182:	b19a      	cbz	r2, 4001ac <_write+0x38>
  400184:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400186:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4001c0 <_write+0x4c>
  40018a:	4f0c      	ldr	r7, [pc, #48]	; (4001bc <_write+0x48>)
  40018c:	f8d8 0000 	ldr.w	r0, [r8]
  400190:	f815 1b01 	ldrb.w	r1, [r5], #1
  400194:	683b      	ldr	r3, [r7, #0]
  400196:	4798      	blx	r3
  400198:	2800      	cmp	r0, #0
  40019a:	db0a      	blt.n	4001b2 <_write+0x3e>
  40019c:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  40019e:	3c01      	subs	r4, #1
  4001a0:	d1f4      	bne.n	40018c <_write+0x18>
  4001a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001a6:	f04f 30ff 	mov.w	r0, #4294967295
  4001aa:	4770      	bx	lr
	for (; len != 0; --len) {
  4001ac:	4610      	mov	r0, r2
  4001ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4001b2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4001b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001ba:	bf00      	nop
  4001bc:	20000e60 	.word	0x20000e60
  4001c0:	20000e64 	.word	0x20000e64

004001c4 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  4001c4:	b4f0      	push	{r4, r5, r6, r7}
  4001c6:	b082      	sub	sp, #8
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  4001c8:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  4001cc:	2810      	cmp	r0, #16
  4001ce:	bf28      	it	cs
  4001d0:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  4001d2:	2800      	cmp	r0, #0
  4001d4:	bf08      	it	eq
  4001d6:	2001      	moveq	r0, #1
{
  4001d8:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4001da:	4d10      	ldr	r5, [pc, #64]	; (40021c <aat31xx_set_backlight+0x58>)
  4001dc:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  4001e0:	4637      	mov	r7, r6

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  4001e2:	2418      	movs	r4, #24
  4001e4:	636f      	str	r7, [r5, #52]	; 0x34
  4001e6:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4001e8:	9b01      	ldr	r3, [sp, #4]
  4001ea:	1e5a      	subs	r2, r3, #1
  4001ec:	9201      	str	r2, [sp, #4]
  4001ee:	2b00      	cmp	r3, #0
  4001f0:	d1fa      	bne.n	4001e8 <aat31xx_set_backlight+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4001f2:	632e      	str	r6, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  4001f4:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4001f6:	9b01      	ldr	r3, [sp, #4]
  4001f8:	1e5a      	subs	r2, r3, #1
  4001fa:	9201      	str	r2, [sp, #4]
  4001fc:	2b00      	cmp	r3, #0
  4001fe:	d1fa      	bne.n	4001f6 <aat31xx_set_backlight+0x32>
	for (i = 0; i < ul_level; i++) {
  400200:	3101      	adds	r1, #1
  400202:	4281      	cmp	r1, r0
  400204:	d3ee      	bcc.n	4001e4 <aat31xx_set_backlight+0x20>
		}
	}

	ul_delay = DELAY_ENABLE;
  400206:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40020a:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  40020c:	9b01      	ldr	r3, [sp, #4]
  40020e:	1e5a      	subs	r2, r3, #1
  400210:	9201      	str	r2, [sp, #4]
  400212:	2b00      	cmp	r3, #0
  400214:	d1fa      	bne.n	40020c <aat31xx_set_backlight+0x48>
	}
}
  400216:	b002      	add	sp, #8
  400218:	bcf0      	pop	{r4, r5, r6, r7}
  40021a:	4770      	bx	lr
  40021c:	400e1200 	.word	0x400e1200

00400220 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400220:	b082      	sub	sp, #8
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400222:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400226:	4b06      	ldr	r3, [pc, #24]	; (400240 <aat31xx_disable_backlight+0x20>)
  400228:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  40022a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40022e:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  400230:	9b01      	ldr	r3, [sp, #4]
  400232:	1e5a      	subs	r2, r3, #1
  400234:	9201      	str	r2, [sp, #4]
  400236:	2b00      	cmp	r3, #0
  400238:	d1fa      	bne.n	400230 <aat31xx_disable_backlight+0x10>
	}
}
  40023a:	b002      	add	sp, #8
  40023c:	4770      	bx	lr
  40023e:	bf00      	nop
  400240:	400e1200 	.word	0x400e1200

00400244 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400244:	4b0b      	ldr	r3, [pc, #44]	; (400274 <ili93xx_write_ram_prepare+0x30>)
  400246:	781b      	ldrb	r3, [r3, #0]
  400248:	2b01      	cmp	r3, #1
  40024a:	d002      	beq.n	400252 <ili93xx_write_ram_prepare+0xe>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40024c:	2b02      	cmp	r3, #2
  40024e:	d007      	beq.n	400260 <ili93xx_write_ram_prepare+0x1c>
  400250:	4770      	bx	lr
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400252:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400256:	2200      	movs	r2, #0
  400258:	701a      	strb	r2, [r3, #0]
  40025a:	2222      	movs	r2, #34	; 0x22
  40025c:	701a      	strb	r2, [r3, #0]
  40025e:	4770      	bx	lr
  400260:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400264:	222c      	movs	r2, #44	; 0x2c
  400266:	701a      	strb	r2, [r3, #0]
  400268:	2200      	movs	r2, #0
  40026a:	701a      	strb	r2, [r3, #0]
  40026c:	223c      	movs	r2, #60	; 0x3c
  40026e:	701a      	strb	r2, [r3, #0]
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
		LCD_IR(0);
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
	}
}
  400270:	e7ee      	b.n	400250 <ili93xx_write_ram_prepare+0xc>
  400272:	bf00      	nop
  400274:	200009e4 	.word	0x200009e4

00400278 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  400278:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40027c:	4b03      	ldr	r3, [pc, #12]	; (40028c <ili93xx_write_ram+0x14>)
  40027e:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  400280:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400284:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  400286:	b2c0      	uxtb	r0, r0
  400288:	7018      	strb	r0, [r3, #0]
  40028a:	4770      	bx	lr
  40028c:	61000002 	.word	0x61000002

00400290 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400294:	4607      	mov	r7, r0
  400296:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400298:	f031 0907 	bics.w	r9, r1, #7
  40029c:	d023      	beq.n	4002e6 <ili93xx_write_ram_buffer+0x56>
  40029e:	4604      	mov	r4, r0
  4002a0:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4002a2:	4d12      	ldr	r5, [pc, #72]	; (4002ec <ili93xx_write_ram_buffer+0x5c>)
  4002a4:	6820      	ldr	r0, [r4, #0]
  4002a6:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  4002a8:	6860      	ldr	r0, [r4, #4]
  4002aa:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  4002ac:	68a0      	ldr	r0, [r4, #8]
  4002ae:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  4002b0:	68e0      	ldr	r0, [r4, #12]
  4002b2:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  4002b4:	6920      	ldr	r0, [r4, #16]
  4002b6:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  4002b8:	6960      	ldr	r0, [r4, #20]
  4002ba:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  4002bc:	69a0      	ldr	r0, [r4, #24]
  4002be:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  4002c0:	69e0      	ldr	r0, [r4, #28]
  4002c2:	47a8      	blx	r5
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4002c4:	3608      	adds	r6, #8
  4002c6:	3420      	adds	r4, #32
  4002c8:	454e      	cmp	r6, r9
  4002ca:	d3eb      	bcc.n	4002a4 <ili93xx_write_ram_buffer+0x14>
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4002cc:	4546      	cmp	r6, r8
  4002ce:	d208      	bcs.n	4002e2 <ili93xx_write_ram_buffer+0x52>
  4002d0:	eb07 0786 	add.w	r7, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4002d4:	4d05      	ldr	r5, [pc, #20]	; (4002ec <ili93xx_write_ram_buffer+0x5c>)
  4002d6:	f857 0b04 	ldr.w	r0, [r7], #4
  4002da:	47a8      	blx	r5
	for (; ul_addr < ul_size; ul_addr++) {
  4002dc:	3601      	adds	r6, #1
  4002de:	45b0      	cmp	r8, r6
  4002e0:	d1f9      	bne.n	4002d6 <ili93xx_write_ram_buffer+0x46>
  4002e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  4002e6:	464e      	mov	r6, r9
  4002e8:	e7f0      	b.n	4002cc <ili93xx_write_ram_buffer+0x3c>
  4002ea:	bf00      	nop
  4002ec:	00400279 	.word	0x00400279

004002f0 <ili93xx_write_register_word>:
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002f0:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002f4:	2200      	movs	r2, #0
  4002f6:	701a      	strb	r2, [r3, #0]
  4002f8:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  4002fa:	0a0a      	lsrs	r2, r1, #8
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002fc:	3302      	adds	r3, #2
  4002fe:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  400300:	b2c9      	uxtb	r1, r1
  400302:	7019      	strb	r1, [r3, #0]
  400304:	4770      	bx	lr
	...

00400308 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400308:	b410      	push	{r4}
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40030a:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40030e:	2400      	movs	r4, #0
  400310:	701c      	strb	r4, [r3, #0]
  400312:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400314:	b14a      	cbz	r2, 40032a <ili93xx_write_register+0x22>
  400316:	1e4b      	subs	r3, r1, #1
  400318:	1e50      	subs	r0, r2, #1
  40031a:	fa51 f180 	uxtab	r1, r1, r0
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40031e:	4804      	ldr	r0, [pc, #16]	; (400330 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  400320:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  400324:	7002      	strb	r2, [r0, #0]
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400326:	428b      	cmp	r3, r1
  400328:	d1fa      	bne.n	400320 <ili93xx_write_register+0x18>
	}
}
  40032a:	bc10      	pop	{r4}
  40032c:	4770      	bx	lr
  40032e:	bf00      	nop
  400330:	61000002 	.word	0x61000002

00400334 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400334:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400336:	2300      	movs	r3, #0
  400338:	9301      	str	r3, [sp, #4]
  40033a:	9b01      	ldr	r3, [sp, #4]
  40033c:	4298      	cmp	r0, r3
  40033e:	d911      	bls.n	400364 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  400340:	2100      	movs	r1, #0
  400342:	4a09      	ldr	r2, [pc, #36]	; (400368 <ili93xx_delay+0x34>)
  400344:	9101      	str	r1, [sp, #4]
  400346:	9b01      	ldr	r3, [sp, #4]
  400348:	4293      	cmp	r3, r2
  40034a:	d805      	bhi.n	400358 <ili93xx_delay+0x24>
  40034c:	9b01      	ldr	r3, [sp, #4]
  40034e:	3301      	adds	r3, #1
  400350:	9301      	str	r3, [sp, #4]
  400352:	9b01      	ldr	r3, [sp, #4]
  400354:	4293      	cmp	r3, r2
  400356:	d9f9      	bls.n	40034c <ili93xx_delay+0x18>
	for (i = 0; i < ul_ms; i++) {
  400358:	9b01      	ldr	r3, [sp, #4]
  40035a:	3301      	adds	r3, #1
  40035c:	9301      	str	r3, [sp, #4]
  40035e:	9b01      	ldr	r3, [sp, #4]
  400360:	4283      	cmp	r3, r0
  400362:	d3ef      	bcc.n	400344 <ili93xx_delay+0x10>
		}
	}
}
  400364:	b002      	add	sp, #8
  400366:	4770      	bx	lr
  400368:	0001869f 	.word	0x0001869f

0040036c <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  40036c:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  40036e:	4c15      	ldr	r4, [pc, #84]	; (4003c4 <ili93xx_check_box_coordinates+0x58>)
  400370:	6824      	ldr	r4, [r4, #0]
  400372:	6805      	ldr	r5, [r0, #0]
  400374:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400376:	bf24      	itt	cs
  400378:	f104 35ff 	addcs.w	r5, r4, #4294967295
  40037c:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  40037e:	6815      	ldr	r5, [r2, #0]
  400380:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400382:	bf9c      	itt	ls
  400384:	f104 34ff 	addls.w	r4, r4, #4294967295
  400388:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  40038a:	4c0f      	ldr	r4, [pc, #60]	; (4003c8 <ili93xx_check_box_coordinates+0x5c>)
  40038c:	6824      	ldr	r4, [r4, #0]
  40038e:	680d      	ldr	r5, [r1, #0]
  400390:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400392:	bf24      	itt	cs
  400394:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400398:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  40039a:	681d      	ldr	r5, [r3, #0]
  40039c:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  40039e:	bf9c      	itt	ls
  4003a0:	f104 34ff 	addls.w	r4, r4, #4294967295
  4003a4:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  4003a6:	6804      	ldr	r4, [r0, #0]
  4003a8:	6815      	ldr	r5, [r2, #0]
  4003aa:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  4003ac:	bf84      	itt	hi
  4003ae:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  4003b0:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4003b2:	680a      	ldr	r2, [r1, #0]
  4003b4:	6818      	ldr	r0, [r3, #0]
  4003b6:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  4003b8:	bf84      	itt	hi
  4003ba:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  4003bc:	601a      	strhi	r2, [r3, #0]
	}
}
  4003be:	bc30      	pop	{r4, r5}
  4003c0:	4770      	bx	lr
  4003c2:	bf00      	nop
  4003c4:	20000000 	.word	0x20000000
  4003c8:	20000004 	.word	0x20000004

004003cc <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  4003cc:	b082      	sub	sp, #8
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4003ce:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003d2:	2200      	movs	r2, #0
  4003d4:	701a      	strb	r2, [r3, #0]
  4003d6:	22d3      	movs	r2, #211	; 0xd3
  4003d8:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4003da:	491a      	ldr	r1, [pc, #104]	; (400444 <ili93xx_device_type_identify+0x78>)
  4003dc:	780b      	ldrb	r3, [r1, #0]
		p_data[i] = LCD_RD();
  4003de:	f88d 3000 	strb.w	r3, [sp]
  4003e2:	780b      	ldrb	r3, [r1, #0]
  4003e4:	f88d 3001 	strb.w	r3, [sp, #1]
  4003e8:	780b      	ldrb	r3, [r1, #0]
  4003ea:	b2da      	uxtb	r2, r3
  4003ec:	f88d 2002 	strb.w	r2, [sp, #2]
  4003f0:	780b      	ldrb	r3, [r1, #0]
  4003f2:	b2db      	uxtb	r3, r3
  4003f4:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  4003f8:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  4003fc:	b29b      	uxth	r3, r3
  4003fe:	f249 3241 	movw	r2, #37697	; 0x9341
  400402:	4293      	cmp	r3, r2
  400404:	d014      	beq.n	400430 <ili93xx_device_type_identify+0x64>
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400406:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  40040a:	2200      	movs	r2, #0
  40040c:	701a      	strb	r2, [r3, #0]
  40040e:	701a      	strb	r2, [r3, #0]
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400410:	490c      	ldr	r1, [pc, #48]	; (400444 <ili93xx_device_type_identify+0x78>)
  400412:	780b      	ldrb	r3, [r1, #0]
  400414:	b2da      	uxtb	r2, r3
		p_data[i] = LCD_RD();
  400416:	f88d 2000 	strb.w	r2, [sp]
  40041a:	780b      	ldrb	r3, [r1, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  40041c:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  400420:	b29b      	uxth	r3, r3
  400422:	f249 3225 	movw	r2, #37669	; 0x9325
  400426:	4293      	cmp	r3, r2
  400428:	d007      	beq.n	40043a <ili93xx_device_type_identify+0x6e>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
		return 0;
	}

	return 1;
  40042a:	2001      	movs	r0, #1
}
  40042c:	b002      	add	sp, #8
  40042e:	4770      	bx	lr
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400430:	2202      	movs	r2, #2
  400432:	4b05      	ldr	r3, [pc, #20]	; (400448 <ili93xx_device_type_identify+0x7c>)
  400434:	701a      	strb	r2, [r3, #0]
		return 0;
  400436:	2000      	movs	r0, #0
  400438:	e7f8      	b.n	40042c <ili93xx_device_type_identify+0x60>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  40043a:	2201      	movs	r2, #1
  40043c:	4b02      	ldr	r3, [pc, #8]	; (400448 <ili93xx_device_type_identify+0x7c>)
  40043e:	701a      	strb	r2, [r3, #0]
		return 0;
  400440:	2000      	movs	r0, #0
  400442:	e7f3      	b.n	40042c <ili93xx_device_type_identify+0x60>
  400444:	61000002 	.word	0x61000002
  400448:	200009e4 	.word	0x200009e4

0040044c <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  40044c:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40044e:	4b09      	ldr	r3, [pc, #36]	; (400474 <ili93xx_display_on+0x28>)
  400450:	781b      	ldrb	r3, [r3, #0]
  400452:	2b01      	cmp	r3, #1
  400454:	d002      	beq.n	40045c <ili93xx_display_on+0x10>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400456:	2b02      	cmp	r3, #2
  400458:	d006      	beq.n	400468 <ili93xx_display_on+0x1c>
  40045a:	bd08      	pop	{r3, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  40045c:	f240 1133 	movw	r1, #307	; 0x133
  400460:	2007      	movs	r0, #7
  400462:	4b05      	ldr	r3, [pc, #20]	; (400478 <ili93xx_display_on+0x2c>)
  400464:	4798      	blx	r3
  400466:	bd08      	pop	{r3, pc}
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  400468:	2200      	movs	r2, #0
  40046a:	4611      	mov	r1, r2
  40046c:	2029      	movs	r0, #41	; 0x29
  40046e:	4b03      	ldr	r3, [pc, #12]	; (40047c <ili93xx_display_on+0x30>)
  400470:	4798      	blx	r3
	}
}
  400472:	e7f2      	b.n	40045a <ili93xx_display_on+0xe>
  400474:	200009e4 	.word	0x200009e4
  400478:	004002f1 	.word	0x004002f1
  40047c:	00400309 	.word	0x00400309

00400480 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400480:	4a04      	ldr	r2, [pc, #16]	; (400494 <ili93xx_set_foreground_color+0x14>)
  400482:	1f13      	subs	r3, r2, #4
  400484:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  400488:	f843 0f04 	str.w	r0, [r3, #4]!
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  40048c:	4293      	cmp	r3, r2
  40048e:	d1fb      	bne.n	400488 <ili93xx_set_foreground_color+0x8>
	}
}
  400490:	4770      	bx	lr
  400492:	bf00      	nop
  400494:	200009e8 	.word	0x200009e8

00400498 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40049c:	b082      	sub	sp, #8
  40049e:	460c      	mov	r4, r1
  4004a0:	4617      	mov	r7, r2
  4004a2:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004a4:	4b23      	ldr	r3, [pc, #140]	; (400534 <ili93xx_set_window+0x9c>)
  4004a6:	781b      	ldrb	r3, [r3, #0]
  4004a8:	2b01      	cmp	r3, #1
  4004aa:	d004      	beq.n	4004b6 <ili93xx_set_window+0x1e>
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4004ac:	2b02      	cmp	r3, #2
  4004ae:	d017      	beq.n	4004e0 <ili93xx_set_window+0x48>
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
				       paratable, 4);
	}
}
  4004b0:	b002      	add	sp, #8
  4004b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  4004b6:	b285      	uxth	r5, r0
  4004b8:	4629      	mov	r1, r5
  4004ba:	2050      	movs	r0, #80	; 0x50
  4004bc:	f8df 807c 	ldr.w	r8, [pc, #124]	; 40053c <ili93xx_set_window+0xa4>
  4004c0:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  4004c2:	1e78      	subs	r0, r7, #1
  4004c4:	4428      	add	r0, r5
  4004c6:	b281      	uxth	r1, r0
  4004c8:	2051      	movs	r0, #81	; 0x51
  4004ca:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  4004cc:	b2a4      	uxth	r4, r4
  4004ce:	4621      	mov	r1, r4
  4004d0:	2052      	movs	r0, #82	; 0x52
  4004d2:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  4004d4:	3e01      	subs	r6, #1
  4004d6:	4434      	add	r4, r6
  4004d8:	b2a1      	uxth	r1, r4
  4004da:	2053      	movs	r0, #83	; 0x53
  4004dc:	47c0      	blx	r8
  4004de:	e7e7      	b.n	4004b0 <ili93xx_set_window+0x18>
		paratable[0] = (ul_x >> 8) & 0xFF;
  4004e0:	0a03      	lsrs	r3, r0, #8
  4004e2:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  4004e6:	b2c2      	uxtb	r2, r0
  4004e8:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  4004ec:	1e7b      	subs	r3, r7, #1
  4004ee:	4418      	add	r0, r3
  4004f0:	0a00      	lsrs	r0, r0, #8
  4004f2:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4004f6:	461f      	mov	r7, r3
  4004f8:	4417      	add	r7, r2
  4004fa:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4004fe:	2204      	movs	r2, #4
  400500:	eb0d 0102 	add.w	r1, sp, r2
  400504:	202a      	movs	r0, #42	; 0x2a
  400506:	4d0c      	ldr	r5, [pc, #48]	; (400538 <ili93xx_set_window+0xa0>)
  400508:	47a8      	blx	r5
		paratable[0] = (ul_y >> 8) & 0xFF;
  40050a:	0a23      	lsrs	r3, r4, #8
  40050c:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  400510:	b2e2      	uxtb	r2, r4
  400512:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  400516:	1e73      	subs	r3, r6, #1
  400518:	441c      	add	r4, r3
  40051a:	0a24      	lsrs	r4, r4, #8
  40051c:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  400520:	461e      	mov	r6, r3
  400522:	4416      	add	r6, r2
  400524:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  400528:	2204      	movs	r2, #4
  40052a:	eb0d 0102 	add.w	r1, sp, r2
  40052e:	202b      	movs	r0, #43	; 0x2b
  400530:	47a8      	blx	r5
}
  400532:	e7bd      	b.n	4004b0 <ili93xx_set_window+0x18>
  400534:	200009e4 	.word	0x200009e4
  400538:	00400309 	.word	0x00400309
  40053c:	004002f1 	.word	0x004002f1

00400540 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  400540:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400542:	4b07      	ldr	r3, [pc, #28]	; (400560 <ili93xx_set_cursor_position+0x20>)
  400544:	781b      	ldrb	r3, [r3, #0]
  400546:	2b01      	cmp	r3, #1
  400548:	d000      	beq.n	40054c <ili93xx_set_cursor_position+0xc>
  40054a:	bd38      	pop	{r3, r4, r5, pc}
  40054c:	460c      	mov	r4, r1
  40054e:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  400550:	2020      	movs	r0, #32
  400552:	4d04      	ldr	r5, [pc, #16]	; (400564 <ili93xx_set_cursor_position+0x24>)
  400554:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  400556:	4621      	mov	r1, r4
  400558:	2021      	movs	r0, #33	; 0x21
  40055a:	47a8      	blx	r5
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  40055c:	e7f5      	b.n	40054a <ili93xx_set_cursor_position+0xa>
  40055e:	bf00      	nop
  400560:	200009e4 	.word	0x200009e4
  400564:	004002f1 	.word	0x004002f1

00400568 <ili93xx_init>:
{
  400568:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40056c:	b083      	sub	sp, #12
  40056e:	4606      	mov	r6, r0
	if (ili93xx_device_type_identify() != 0) {
  400570:	4bac      	ldr	r3, [pc, #688]	; (400824 <ili93xx_init+0x2bc>)
  400572:	4798      	blx	r3
  400574:	2800      	cmp	r0, #0
  400576:	f040 8152 	bne.w	40081e <ili93xx_init+0x2b6>
	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  40057a:	22f0      	movs	r2, #240	; 0xf0
  40057c:	4baa      	ldr	r3, [pc, #680]	; (400828 <ili93xx_init+0x2c0>)
  40057e:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400580:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400584:	4ba9      	ldr	r3, [pc, #676]	; (40082c <ili93xx_init+0x2c4>)
  400586:	601a      	str	r2, [r3, #0]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400588:	4ba9      	ldr	r3, [pc, #676]	; (400830 <ili93xx_init+0x2c8>)
  40058a:	781b      	ldrb	r3, [r3, #0]
  40058c:	2b01      	cmp	r3, #1
  40058e:	d006      	beq.n	40059e <ili93xx_init+0x36>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400590:	2b02      	cmp	r3, #2
  400592:	f000 80b5 	beq.w	400700 <ili93xx_init+0x198>
		return 1;
  400596:	2001      	movs	r0, #1
}
  400598:	b003      	add	sp, #12
  40059a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  40059e:	2133      	movs	r1, #51	; 0x33
  4005a0:	2007      	movs	r0, #7
  4005a2:	4ca4      	ldr	r4, [pc, #656]	; (400834 <ili93xx_init+0x2cc>)
  4005a4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  4005a6:	2100      	movs	r1, #0
  4005a8:	2010      	movs	r0, #16
  4005aa:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  4005ac:	2101      	movs	r1, #1
  4005ae:	2000      	movs	r0, #0
  4005b0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  4005b2:	f44f 7180 	mov.w	r1, #256	; 0x100
  4005b6:	2001      	movs	r0, #1
  4005b8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  4005ba:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  4005be:	2002      	movs	r0, #2
  4005c0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  4005c2:	2100      	movs	r1, #0
  4005c4:	2004      	movs	r0, #4
  4005c6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  4005c8:	f240 2107 	movw	r1, #519	; 0x207
  4005cc:	2008      	movs	r0, #8
  4005ce:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  4005d0:	2100      	movs	r1, #0
  4005d2:	2009      	movs	r0, #9
  4005d4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  4005d6:	2100      	movs	r1, #0
  4005d8:	200a      	movs	r0, #10
  4005da:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  4005dc:	2100      	movs	r1, #0
  4005de:	200c      	movs	r0, #12
  4005e0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  4005e2:	2100      	movs	r1, #0
  4005e4:	200d      	movs	r0, #13
  4005e6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  4005e8:	2100      	movs	r1, #0
  4005ea:	200f      	movs	r0, #15
  4005ec:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  4005ee:	2100      	movs	r1, #0
  4005f0:	2010      	movs	r0, #16
  4005f2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  4005f4:	2100      	movs	r1, #0
  4005f6:	2011      	movs	r0, #17
  4005f8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  4005fa:	2100      	movs	r1, #0
  4005fc:	2012      	movs	r0, #18
  4005fe:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400600:	2100      	movs	r1, #0
  400602:	2013      	movs	r0, #19
  400604:	47a0      	blx	r4
		ili93xx_delay(200);
  400606:	20c8      	movs	r0, #200	; 0xc8
  400608:	4d8b      	ldr	r5, [pc, #556]	; (400838 <ili93xx_init+0x2d0>)
  40060a:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  40060c:	f241 2190 	movw	r1, #4752	; 0x1290
  400610:	2010      	movs	r0, #16
  400612:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400614:	f240 2127 	movw	r1, #551	; 0x227
  400618:	2011      	movs	r0, #17
  40061a:	47a0      	blx	r4
		ili93xx_delay(50);
  40061c:	2032      	movs	r0, #50	; 0x32
  40061e:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400620:	211b      	movs	r1, #27
  400622:	2012      	movs	r0, #18
  400624:	47a0      	blx	r4
		ili93xx_delay(50);
  400626:	2032      	movs	r0, #50	; 0x32
  400628:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  40062a:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  40062e:	2013      	movs	r0, #19
  400630:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400632:	2119      	movs	r1, #25
  400634:	2029      	movs	r0, #41	; 0x29
  400636:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400638:	210d      	movs	r1, #13
  40063a:	202b      	movs	r0, #43	; 0x2b
  40063c:	47a0      	blx	r4
		ili93xx_delay(50);
  40063e:	2032      	movs	r0, #50	; 0x32
  400640:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400642:	2100      	movs	r1, #0
  400644:	2030      	movs	r0, #48	; 0x30
  400646:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400648:	f44f 7101 	mov.w	r1, #516	; 0x204
  40064c:	2031      	movs	r0, #49	; 0x31
  40064e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400650:	f44f 7100 	mov.w	r1, #512	; 0x200
  400654:	2032      	movs	r0, #50	; 0x32
  400656:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400658:	2107      	movs	r1, #7
  40065a:	2035      	movs	r0, #53	; 0x35
  40065c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  40065e:	f241 4104 	movw	r1, #5124	; 0x1404
  400662:	2036      	movs	r0, #54	; 0x36
  400664:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400666:	f240 7105 	movw	r1, #1797	; 0x705
  40066a:	2037      	movs	r0, #55	; 0x37
  40066c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  40066e:	f240 3105 	movw	r1, #773	; 0x305
  400672:	2038      	movs	r0, #56	; 0x38
  400674:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400676:	f240 7107 	movw	r1, #1799	; 0x707
  40067a:	2039      	movs	r0, #57	; 0x39
  40067c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  40067e:	f240 7101 	movw	r1, #1793	; 0x701
  400682:	203c      	movs	r0, #60	; 0x3c
  400684:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400686:	210e      	movs	r1, #14
  400688:	203d      	movs	r0, #61	; 0x3d
  40068a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  40068c:	f24d 0110 	movw	r1, #53264	; 0xd010
  400690:	2003      	movs	r0, #3
  400692:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400694:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400698:	2060      	movs	r0, #96	; 0x60
  40069a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  40069c:	2101      	movs	r1, #1
  40069e:	2061      	movs	r0, #97	; 0x61
  4006a0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  4006a2:	2100      	movs	r1, #0
  4006a4:	206a      	movs	r0, #106	; 0x6a
  4006a6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  4006a8:	2100      	movs	r1, #0
  4006aa:	2080      	movs	r0, #128	; 0x80
  4006ac:	47a0      	blx	r4
		ili93xx_write_register_word(
  4006ae:	2100      	movs	r1, #0
  4006b0:	2081      	movs	r0, #129	; 0x81
  4006b2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  4006b4:	2100      	movs	r1, #0
  4006b6:	2082      	movs	r0, #130	; 0x82
  4006b8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  4006ba:	2100      	movs	r1, #0
  4006bc:	2083      	movs	r0, #131	; 0x83
  4006be:	47a0      	blx	r4
		ili93xx_write_register_word(
  4006c0:	2100      	movs	r1, #0
  4006c2:	2084      	movs	r0, #132	; 0x84
  4006c4:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  4006c6:	2100      	movs	r1, #0
  4006c8:	2085      	movs	r0, #133	; 0x85
  4006ca:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  4006cc:	2110      	movs	r1, #16
  4006ce:	2090      	movs	r0, #144	; 0x90
  4006d0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  4006d2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4006d6:	2092      	movs	r0, #146	; 0x92
  4006d8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  4006da:	f44f 7188 	mov.w	r1, #272	; 0x110
  4006de:	2095      	movs	r0, #149	; 0x95
  4006e0:	47a0      	blx	r4
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4006e2:	6873      	ldr	r3, [r6, #4]
  4006e4:	6832      	ldr	r2, [r6, #0]
  4006e6:	2100      	movs	r1, #0
  4006e8:	4608      	mov	r0, r1
  4006ea:	4c54      	ldr	r4, [pc, #336]	; (40083c <ili93xx_init+0x2d4>)
  4006ec:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4006ee:	68b0      	ldr	r0, [r6, #8]
  4006f0:	4b53      	ldr	r3, [pc, #332]	; (400840 <ili93xx_init+0x2d8>)
  4006f2:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  4006f4:	2100      	movs	r1, #0
  4006f6:	4608      	mov	r0, r1
  4006f8:	4b52      	ldr	r3, [pc, #328]	; (400844 <ili93xx_init+0x2dc>)
  4006fa:	4798      	blx	r3
	return 0;
  4006fc:	2000      	movs	r0, #0
  4006fe:	e74b      	b.n	400598 <ili93xx_init+0x30>
		paratable[0] = 0x39;
  400700:	2339      	movs	r3, #57	; 0x39
  400702:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  400706:	232c      	movs	r3, #44	; 0x2c
  400708:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  40070c:	2400      	movs	r4, #0
  40070e:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  400712:	2334      	movs	r3, #52	; 0x34
  400714:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  400718:	2702      	movs	r7, #2
  40071a:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  40071e:	2205      	movs	r2, #5
  400720:	4669      	mov	r1, sp
  400722:	20cb      	movs	r0, #203	; 0xcb
  400724:	4d48      	ldr	r5, [pc, #288]	; (400848 <ili93xx_init+0x2e0>)
  400726:	47a8      	blx	r5
		paratable[0] = 0;
  400728:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  40072c:	23aa      	movs	r3, #170	; 0xaa
  40072e:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  400732:	23b0      	movs	r3, #176	; 0xb0
  400734:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400738:	2203      	movs	r2, #3
  40073a:	4669      	mov	r1, sp
  40073c:	20cf      	movs	r0, #207	; 0xcf
  40073e:	47a8      	blx	r5
		paratable[0] = 0x30;
  400740:	2330      	movs	r3, #48	; 0x30
  400742:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400746:	2201      	movs	r2, #1
  400748:	4669      	mov	r1, sp
  40074a:	20f7      	movs	r0, #247	; 0xf7
  40074c:	47a8      	blx	r5
		paratable[0] = 0x25;
  40074e:	2325      	movs	r3, #37	; 0x25
  400750:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400754:	2201      	movs	r2, #1
  400756:	4669      	mov	r1, sp
  400758:	20c0      	movs	r0, #192	; 0xc0
  40075a:	47a8      	blx	r5
		paratable[0] = 0x11;
  40075c:	f04f 0911 	mov.w	r9, #17
  400760:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400764:	2201      	movs	r2, #1
  400766:	4669      	mov	r1, sp
  400768:	20c1      	movs	r0, #193	; 0xc1
  40076a:	47a8      	blx	r5
		paratable[0] = 0x5C;
  40076c:	235c      	movs	r3, #92	; 0x5c
  40076e:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  400772:	234c      	movs	r3, #76	; 0x4c
  400774:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400778:	463a      	mov	r2, r7
  40077a:	4669      	mov	r1, sp
  40077c:	20c5      	movs	r0, #197	; 0xc5
  40077e:	47a8      	blx	r5
		paratable[0] = 0x94;
  400780:	2394      	movs	r3, #148	; 0x94
  400782:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400786:	2201      	movs	r2, #1
  400788:	4669      	mov	r1, sp
  40078a:	20c7      	movs	r0, #199	; 0xc7
  40078c:	47a8      	blx	r5
		paratable[0] = 0x85;
  40078e:	2385      	movs	r3, #133	; 0x85
  400790:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400794:	f04f 0801 	mov.w	r8, #1
  400798:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  40079c:	2378      	movs	r3, #120	; 0x78
  40079e:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  4007a2:	2203      	movs	r2, #3
  4007a4:	4669      	mov	r1, sp
  4007a6:	20e8      	movs	r0, #232	; 0xe8
  4007a8:	47a8      	blx	r5
		paratable[0] = 0x00;
  4007aa:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  4007ae:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  4007b2:	463a      	mov	r2, r7
  4007b4:	4669      	mov	r1, sp
  4007b6:	20ea      	movs	r0, #234	; 0xea
  4007b8:	47a8      	blx	r5
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  4007ba:	2348      	movs	r3, #72	; 0x48
  4007bc:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  4007c0:	4642      	mov	r2, r8
  4007c2:	4669      	mov	r1, sp
  4007c4:	2036      	movs	r0, #54	; 0x36
  4007c6:	47a8      	blx	r5
		paratable[0] = 0x06;
  4007c8:	2306      	movs	r3, #6
  4007ca:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  4007ce:	4642      	mov	r2, r8
  4007d0:	4669      	mov	r1, sp
  4007d2:	203a      	movs	r0, #58	; 0x3a
  4007d4:	47a8      	blx	r5
		paratable[0] = 0x02;
  4007d6:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  4007da:	2382      	movs	r3, #130	; 0x82
  4007dc:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  4007e0:	2327      	movs	r3, #39	; 0x27
  4007e2:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  4007e6:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  4007ea:	2204      	movs	r2, #4
  4007ec:	4669      	mov	r1, sp
  4007ee:	20b6      	movs	r0, #182	; 0xb6
  4007f0:	47a8      	blx	r5
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4007f2:	6873      	ldr	r3, [r6, #4]
  4007f4:	6832      	ldr	r2, [r6, #0]
  4007f6:	4621      	mov	r1, r4
  4007f8:	4620      	mov	r0, r4
  4007fa:	4f10      	ldr	r7, [pc, #64]	; (40083c <ili93xx_init+0x2d4>)
  4007fc:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4007fe:	68b0      	ldr	r0, [r6, #8]
  400800:	4b0f      	ldr	r3, [pc, #60]	; (400840 <ili93xx_init+0x2d8>)
  400802:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400804:	4622      	mov	r2, r4
  400806:	4669      	mov	r1, sp
  400808:	4648      	mov	r0, r9
  40080a:	47a8      	blx	r5
		ili93xx_delay(10);
  40080c:	200a      	movs	r0, #10
  40080e:	4b0a      	ldr	r3, [pc, #40]	; (400838 <ili93xx_init+0x2d0>)
  400810:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400812:	4622      	mov	r2, r4
  400814:	4669      	mov	r1, sp
  400816:	2029      	movs	r0, #41	; 0x29
  400818:	47a8      	blx	r5
	return 0;
  40081a:	4620      	mov	r0, r4
  40081c:	e6bc      	b.n	400598 <ili93xx_init+0x30>
		return 1;
  40081e:	2001      	movs	r0, #1
  400820:	e6ba      	b.n	400598 <ili93xx_init+0x30>
  400822:	bf00      	nop
  400824:	004003cd 	.word	0x004003cd
  400828:	20000000 	.word	0x20000000
  40082c:	20000004 	.word	0x20000004
  400830:	200009e4 	.word	0x200009e4
  400834:	004002f1 	.word	0x004002f1
  400838:	00400335 	.word	0x00400335
  40083c:	00400499 	.word	0x00400499
  400840:	00400481 	.word	0x00400481
  400844:	00400541 	.word	0x00400541
  400848:	00400309 	.word	0x00400309

0040084c <ili93xx_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  40084c:	4b16      	ldr	r3, [pc, #88]	; (4008a8 <ili93xx_draw_pixel+0x5c>)
  40084e:	681b      	ldr	r3, [r3, #0]
  400850:	4283      	cmp	r3, r0
  400852:	d924      	bls.n	40089e <ili93xx_draw_pixel+0x52>
  400854:	4b15      	ldr	r3, [pc, #84]	; (4008ac <ili93xx_draw_pixel+0x60>)
  400856:	681b      	ldr	r3, [r3, #0]
  400858:	428b      	cmp	r3, r1
  40085a:	d922      	bls.n	4008a2 <ili93xx_draw_pixel+0x56>
{
  40085c:	b510      	push	{r4, lr}
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40085e:	4b14      	ldr	r3, [pc, #80]	; (4008b0 <ili93xx_draw_pixel+0x64>)
  400860:	781b      	ldrb	r3, [r3, #0]
  400862:	2b01      	cmp	r3, #1
  400864:	d003      	beq.n	40086e <ili93xx_draw_pixel+0x22>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400866:	2b02      	cmp	r3, #2
  400868:	d00d      	beq.n	400886 <ili93xx_draw_pixel+0x3a>
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  40086a:	2000      	movs	r0, #0
}
  40086c:	bd10      	pop	{r4, pc}
		ili93xx_set_cursor_position(ul_x, ul_y);
  40086e:	b289      	uxth	r1, r1
  400870:	b280      	uxth	r0, r0
  400872:	4b10      	ldr	r3, [pc, #64]	; (4008b4 <ili93xx_draw_pixel+0x68>)
  400874:	4798      	blx	r3
		ili93xx_write_ram_prepare();
  400876:	4b10      	ldr	r3, [pc, #64]	; (4008b8 <ili93xx_draw_pixel+0x6c>)
  400878:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40087a:	4b10      	ldr	r3, [pc, #64]	; (4008bc <ili93xx_draw_pixel+0x70>)
  40087c:	6818      	ldr	r0, [r3, #0]
  40087e:	4b10      	ldr	r3, [pc, #64]	; (4008c0 <ili93xx_draw_pixel+0x74>)
  400880:	4798      	blx	r3
	return 0;
  400882:	2000      	movs	r0, #0
  400884:	bd10      	pop	{r4, pc}
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  400886:	2300      	movs	r3, #0
  400888:	461a      	mov	r2, r3
  40088a:	4c0e      	ldr	r4, [pc, #56]	; (4008c4 <ili93xx_draw_pixel+0x78>)
  40088c:	47a0      	blx	r4
		ili93xx_write_ram_prepare();
  40088e:	4b0a      	ldr	r3, [pc, #40]	; (4008b8 <ili93xx_draw_pixel+0x6c>)
  400890:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400892:	4b0a      	ldr	r3, [pc, #40]	; (4008bc <ili93xx_draw_pixel+0x70>)
  400894:	6818      	ldr	r0, [r3, #0]
  400896:	4b0a      	ldr	r3, [pc, #40]	; (4008c0 <ili93xx_draw_pixel+0x74>)
  400898:	4798      	blx	r3
	return 0;
  40089a:	2000      	movs	r0, #0
  40089c:	bd10      	pop	{r4, pc}
		return 1;
  40089e:	2001      	movs	r0, #1
  4008a0:	4770      	bx	lr
  4008a2:	2001      	movs	r0, #1
  4008a4:	4770      	bx	lr
  4008a6:	bf00      	nop
  4008a8:	20000000 	.word	0x20000000
  4008ac:	20000004 	.word	0x20000004
  4008b0:	200009e4 	.word	0x200009e4
  4008b4:	00400541 	.word	0x00400541
  4008b8:	00400245 	.word	0x00400245
  4008bc:	200009e8 	.word	0x200009e8
  4008c0:	00400279 	.word	0x00400279
  4008c4:	00400499 	.word	0x00400499

004008c8 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4008c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4008cc:	b084      	sub	sp, #16
  4008ce:	9003      	str	r0, [sp, #12]
  4008d0:	9102      	str	r1, [sp, #8]
  4008d2:	9201      	str	r2, [sp, #4]
  4008d4:	aa04      	add	r2, sp, #16
  4008d6:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4008da:	4613      	mov	r3, r2
  4008dc:	aa01      	add	r2, sp, #4
  4008de:	a902      	add	r1, sp, #8
  4008e0:	a803      	add	r0, sp, #12
  4008e2:	4c22      	ldr	r4, [pc, #136]	; (40096c <ili93xx_draw_filled_rectangle+0xa4>)
  4008e4:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  4008e6:	9803      	ldr	r0, [sp, #12]
  4008e8:	9902      	ldr	r1, [sp, #8]
  4008ea:	9b00      	ldr	r3, [sp, #0]
  4008ec:	3301      	adds	r3, #1
  4008ee:	9a01      	ldr	r2, [sp, #4]
  4008f0:	3201      	adds	r2, #1
  4008f2:	1a5b      	subs	r3, r3, r1
  4008f4:	1a12      	subs	r2, r2, r0
  4008f6:	4c1e      	ldr	r4, [pc, #120]	; (400970 <ili93xx_draw_filled_rectangle+0xa8>)
  4008f8:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  4008fa:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  4008fe:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  400902:	4b1c      	ldr	r3, [pc, #112]	; (400974 <ili93xx_draw_filled_rectangle+0xac>)
  400904:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  400906:	4b1c      	ldr	r3, [pc, #112]	; (400978 <ili93xx_draw_filled_rectangle+0xb0>)
  400908:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40090a:	9a03      	ldr	r2, [sp, #12]
  40090c:	9b01      	ldr	r3, [sp, #4]
  40090e:	1a9a      	subs	r2, r3, r2
  400910:	9b00      	ldr	r3, [sp, #0]
  400912:	f103 0801 	add.w	r8, r3, #1
  400916:	9b02      	ldr	r3, [sp, #8]
  400918:	eba8 0803 	sub.w	r8, r8, r3
  40091c:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  400920:	4b16      	ldr	r3, [pc, #88]	; (40097c <ili93xx_draw_filled_rectangle+0xb4>)
  400922:	fba3 2308 	umull	r2, r3, r3, r8
  400926:	09db      	lsrs	r3, r3, #7
	while (blocks--) {
  400928:	b153      	cbz	r3, 400940 <ili93xx_draw_filled_rectangle+0x78>
  40092a:	1e5c      	subs	r4, r3, #1
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40092c:	4f14      	ldr	r7, [pc, #80]	; (400980 <ili93xx_draw_filled_rectangle+0xb8>)
  40092e:	26f0      	movs	r6, #240	; 0xf0
  400930:	4d14      	ldr	r5, [pc, #80]	; (400984 <ili93xx_draw_filled_rectangle+0xbc>)
  400932:	4631      	mov	r1, r6
  400934:	4638      	mov	r0, r7
  400936:	47a8      	blx	r5
	while (blocks--) {
  400938:	3c01      	subs	r4, #1
  40093a:	f1b4 3fff 	cmp.w	r4, #4294967295
  40093e:	d1f8      	bne.n	400932 <ili93xx_draw_filled_rectangle+0x6a>
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  400940:	490e      	ldr	r1, [pc, #56]	; (40097c <ili93xx_draw_filled_rectangle+0xb4>)
  400942:	fba1 3108 	umull	r3, r1, r1, r8
  400946:	09c9      	lsrs	r1, r1, #7
  400948:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  40094c:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  400950:	480b      	ldr	r0, [pc, #44]	; (400980 <ili93xx_draw_filled_rectangle+0xb8>)
  400952:	4b0c      	ldr	r3, [pc, #48]	; (400984 <ili93xx_draw_filled_rectangle+0xbc>)
  400954:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400956:	4b0c      	ldr	r3, [pc, #48]	; (400988 <ili93xx_draw_filled_rectangle+0xc0>)
  400958:	681b      	ldr	r3, [r3, #0]
  40095a:	4a0c      	ldr	r2, [pc, #48]	; (40098c <ili93xx_draw_filled_rectangle+0xc4>)
  40095c:	6812      	ldr	r2, [r2, #0]
  40095e:	2100      	movs	r1, #0
  400960:	4608      	mov	r0, r1
  400962:	4c03      	ldr	r4, [pc, #12]	; (400970 <ili93xx_draw_filled_rectangle+0xa8>)
  400964:	47a0      	blx	r4
}
  400966:	b004      	add	sp, #16
  400968:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40096c:	0040036d 	.word	0x0040036d
  400970:	00400499 	.word	0x00400499
  400974:	00400541 	.word	0x00400541
  400978:	00400245 	.word	0x00400245
  40097c:	88888889 	.word	0x88888889
  400980:	200009e8 	.word	0x200009e8
  400984:	00400291 	.word	0x00400291
  400988:	20000004 	.word	0x20000004
  40098c:	20000000 	.word	0x20000000

00400990 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400994:	b085      	sub	sp, #20
  400996:	9003      	str	r0, [sp, #12]
  400998:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40099a:	7813      	ldrb	r3, [r2, #0]
  40099c:	2b00      	cmp	r3, #0
  40099e:	d048      	beq.n	400a32 <ili93xx_draw_string+0xa2>
  4009a0:	468b      	mov	fp, r1
  4009a2:	9001      	str	r0, [sp, #4]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4009a4:	f8df 8094 	ldr.w	r8, [pc, #148]	; 400a3c <ili93xx_draw_string+0xac>
  4009a8:	e033      	b.n	400a12 <ili93xx_draw_string+0x82>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  4009aa:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  4009ae:	9b03      	ldr	r3, [sp, #12]
  4009b0:	9301      	str	r3, [sp, #4]
  4009b2:	e029      	b.n	400a08 <ili93xx_draw_string+0x78>
  4009b4:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  4009b6:	f1b4 3fff 	cmp.w	r4, #4294967295
  4009ba:	d009      	beq.n	4009d0 <ili93xx_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4009bc:	782b      	ldrb	r3, [r5, #0]
  4009be:	4123      	asrs	r3, r4
  4009c0:	f013 0f01 	tst.w	r3, #1
  4009c4:	d0f6      	beq.n	4009b4 <ili93xx_draw_string+0x24>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4009c6:	ebaa 0104 	sub.w	r1, sl, r4
  4009ca:	4630      	mov	r0, r6
  4009cc:	47c0      	blx	r8
  4009ce:	e7f1      	b.n	4009b4 <ili93xx_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  4009d0:	2407      	movs	r4, #7
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  4009d2:	f10b 090f 	add.w	r9, fp, #15
  4009d6:	e002      	b.n	4009de <ili93xx_draw_string+0x4e>
  4009d8:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  4009da:	2c01      	cmp	r4, #1
  4009dc:	d009      	beq.n	4009f2 <ili93xx_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  4009de:	787b      	ldrb	r3, [r7, #1]
  4009e0:	4123      	asrs	r3, r4
  4009e2:	f013 0f01 	tst.w	r3, #1
  4009e6:	d0f7      	beq.n	4009d8 <ili93xx_draw_string+0x48>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  4009e8:	eba9 0104 	sub.w	r1, r9, r4
  4009ec:	4630      	mov	r0, r6
  4009ee:	47c0      	blx	r8
  4009f0:	e7f2      	b.n	4009d8 <ili93xx_draw_string+0x48>
  4009f2:	3502      	adds	r5, #2
  4009f4:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  4009f6:	9b00      	ldr	r3, [sp, #0]
  4009f8:	42b3      	cmp	r3, r6
  4009fa:	d002      	beq.n	400a02 <ili93xx_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4009fc:	2407      	movs	r4, #7
  4009fe:	462f      	mov	r7, r5
  400a00:	e7dc      	b.n	4009bc <ili93xx_draw_string+0x2c>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  400a02:	9b01      	ldr	r3, [sp, #4]
  400a04:	330c      	adds	r3, #12
  400a06:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  400a08:	9a02      	ldr	r2, [sp, #8]
  400a0a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  400a0e:	9202      	str	r2, [sp, #8]
  400a10:	b17b      	cbz	r3, 400a32 <ili93xx_draw_string+0xa2>
		if (*p_str == '\n') {
  400a12:	2b0a      	cmp	r3, #10
  400a14:	d0c9      	beq.n	4009aa <ili93xx_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  400a16:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  400a1a:	4d07      	ldr	r5, [pc, #28]	; (400a38 <ili93xx_draw_string+0xa8>)
  400a1c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  400a20:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  400a24:	9e01      	ldr	r6, [sp, #4]
  400a26:	4633      	mov	r3, r6
  400a28:	330a      	adds	r3, #10
  400a2a:	9300      	str	r3, [sp, #0]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400a2c:	f10b 0a07 	add.w	sl, fp, #7
  400a30:	e7e4      	b.n	4009fc <ili93xx_draw_string+0x6c>
		}

		p_str++;
	}
}
  400a32:	b005      	add	sp, #20
  400a34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400a38:	004089d4 	.word	0x004089d4
  400a3c:	0040084d 	.word	0x0040084d

00400a40 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400a40:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400a42:	2401      	movs	r4, #1
  400a44:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  400a46:	2400      	movs	r4, #0
  400a48:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400a4a:	f240 2502 	movw	r5, #514	; 0x202
  400a4e:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400a52:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400a56:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400a5a:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  400a5c:	0052      	lsls	r2, r2, #1
  400a5e:	fbb1 f2f2 	udiv	r2, r1, r2
  400a62:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400a64:	0212      	lsls	r2, r2, #8
  400a66:	b292      	uxth	r2, r2
  400a68:	432b      	orrs	r3, r5
  400a6a:	431a      	orrs	r2, r3
  400a6c:	6042      	str	r2, [r0, #4]
	return 0;
}
  400a6e:	4620      	mov	r0, r4
  400a70:	bc30      	pop	{r4, r5}
  400a72:	4770      	bx	lr

00400a74 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400a74:	6843      	ldr	r3, [r0, #4]
  400a76:	01d2      	lsls	r2, r2, #7
  400a78:	b2d2      	uxtb	r2, r2
  400a7a:	4319      	orrs	r1, r3
  400a7c:	430a      	orrs	r2, r1
  400a7e:	6042      	str	r2, [r0, #4]
  400a80:	4770      	bx	lr

00400a82 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400a82:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a84:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  400a86:	0609      	lsls	r1, r1, #24
  400a88:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a8c:	4321      	orrs	r1, r4
  400a8e:	430a      	orrs	r2, r1
  400a90:	0719      	lsls	r1, r3, #28
  400a92:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
  400a96:	4311      	orrs	r1, r2
  400a98:	6041      	str	r1, [r0, #4]
}
  400a9a:	bc10      	pop	{r4}
  400a9c:	4770      	bx	lr

00400a9e <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400a9e:	2302      	movs	r3, #2
  400aa0:	6003      	str	r3, [r0, #0]
  400aa2:	4770      	bx	lr

00400aa4 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400aa4:	2301      	movs	r3, #1
  400aa6:	fa03 f101 	lsl.w	r1, r3, r1
  400aaa:	6101      	str	r1, [r0, #16]
  400aac:	4770      	bx	lr

00400aae <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
  400aae:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  400ab0:	bf9a      	itte	ls
  400ab2:	3050      	addls	r0, #80	; 0x50
  400ab4:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
	uint32_t ul_data = 0;
  400ab8:	2000      	movhi	r0, #0
	}

	return ul_data;
}
  400aba:	4770      	bx	lr

00400abc <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400abc:	6241      	str	r1, [r0, #36]	; 0x24
  400abe:	4770      	bx	lr

00400ac0 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400ac0:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400ac2:	4770      	bx	lr

00400ac4 <adc_enable_ts>:
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_ts(Adc *p_adc)
{
	p_adc->ADC_ACR |= ADC_ACR_TSON;
  400ac4:	f8d0 3094 	ldr.w	r3, [r0, #148]	; 0x94
  400ac8:	f043 0310 	orr.w	r3, r3, #16
  400acc:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
  400ad0:	4770      	bx	lr

00400ad2 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400ad2:	0109      	lsls	r1, r1, #4
  400ad4:	5042      	str	r2, [r0, r1]
  400ad6:	4770      	bx	lr

00400ad8 <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400ad8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400adc:	604a      	str	r2, [r1, #4]
  400ade:	4770      	bx	lr

00400ae0 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400ae0:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400ae4:	608a      	str	r2, [r1, #8]
  400ae6:	4770      	bx	lr

00400ae8 <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400ae8:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400aec:	60ca      	str	r2, [r1, #12]
  400aee:	4770      	bx	lr

00400af0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400af0:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400af2:	0189      	lsls	r1, r1, #6
  400af4:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400af6:	2402      	movs	r4, #2
  400af8:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400afa:	f04f 31ff 	mov.w	r1, #4294967295
  400afe:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400b00:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400b02:	605a      	str	r2, [r3, #4]
}
  400b04:	bc10      	pop	{r4}
  400b06:	4770      	bx	lr

00400b08 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400b08:	0189      	lsls	r1, r1, #6
  400b0a:	2305      	movs	r3, #5
  400b0c:	5043      	str	r3, [r0, r1]
  400b0e:	4770      	bx	lr

00400b10 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400b10:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400b14:	61ca      	str	r2, [r1, #28]
  400b16:	4770      	bx	lr

00400b18 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b18:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400b1c:	624a      	str	r2, [r1, #36]	; 0x24
  400b1e:	4770      	bx	lr

00400b20 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b20:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400b24:	6a08      	ldr	r0, [r1, #32]
}
  400b26:	4770      	bx	lr

00400b28 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400b28:	b4f0      	push	{r4, r5, r6, r7}
  400b2a:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400b2c:	2402      	movs	r4, #2
  400b2e:	9401      	str	r4, [sp, #4]
  400b30:	2408      	movs	r4, #8
  400b32:	9402      	str	r4, [sp, #8]
  400b34:	2420      	movs	r4, #32
  400b36:	9403      	str	r4, [sp, #12]
  400b38:	2480      	movs	r4, #128	; 0x80
  400b3a:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400b3c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400b3e:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400b40:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400b42:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400b46:	d814      	bhi.n	400b72 <tc_find_mck_divisor+0x4a>
  400b48:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400b4a:	42a0      	cmp	r0, r4
  400b4c:	d217      	bcs.n	400b7e <tc_find_mck_divisor+0x56>
  400b4e:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400b50:	af01      	add	r7, sp, #4
  400b52:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400b56:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400b5a:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400b5c:	4284      	cmp	r4, r0
  400b5e:	d30a      	bcc.n	400b76 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400b60:	4286      	cmp	r6, r0
  400b62:	d90d      	bls.n	400b80 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400b64:	3501      	adds	r5, #1
	for (ul_index = 0;
  400b66:	2d05      	cmp	r5, #5
  400b68:	d1f3      	bne.n	400b52 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400b6a:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400b6c:	b006      	add	sp, #24
  400b6e:	bcf0      	pop	{r4, r5, r6, r7}
  400b70:	4770      	bx	lr
			return 0;
  400b72:	2000      	movs	r0, #0
  400b74:	e7fa      	b.n	400b6c <tc_find_mck_divisor+0x44>
  400b76:	2000      	movs	r0, #0
  400b78:	e7f8      	b.n	400b6c <tc_find_mck_divisor+0x44>
	return 1;
  400b7a:	2001      	movs	r0, #1
  400b7c:	e7f6      	b.n	400b6c <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400b7e:	2500      	movs	r5, #0
	if (p_uldiv) {
  400b80:	b12a      	cbz	r2, 400b8e <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400b82:	a906      	add	r1, sp, #24
  400b84:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400b88:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400b8c:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400b8e:	2b00      	cmp	r3, #0
  400b90:	d0f3      	beq.n	400b7a <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400b92:	601d      	str	r5, [r3, #0]
	return 1;
  400b94:	2001      	movs	r0, #1
  400b96:	e7e9      	b.n	400b6c <tc_find_mck_divisor+0x44>

00400b98 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400b98:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400b9a:	480e      	ldr	r0, [pc, #56]	; (400bd4 <sysclk_init+0x3c>)
  400b9c:	4b0e      	ldr	r3, [pc, #56]	; (400bd8 <sysclk_init+0x40>)
  400b9e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400ba0:	213e      	movs	r1, #62	; 0x3e
  400ba2:	2000      	movs	r0, #0
  400ba4:	4b0d      	ldr	r3, [pc, #52]	; (400bdc <sysclk_init+0x44>)
  400ba6:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400ba8:	4c0d      	ldr	r4, [pc, #52]	; (400be0 <sysclk_init+0x48>)
  400baa:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400bac:	2800      	cmp	r0, #0
  400bae:	d0fc      	beq.n	400baa <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400bb0:	4b0c      	ldr	r3, [pc, #48]	; (400be4 <sysclk_init+0x4c>)
  400bb2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400bb4:	4a0c      	ldr	r2, [pc, #48]	; (400be8 <sysclk_init+0x50>)
  400bb6:	4b0d      	ldr	r3, [pc, #52]	; (400bec <sysclk_init+0x54>)
  400bb8:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400bba:	4c0d      	ldr	r4, [pc, #52]	; (400bf0 <sysclk_init+0x58>)
  400bbc:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400bbe:	2800      	cmp	r0, #0
  400bc0:	d0fc      	beq.n	400bbc <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400bc2:	2010      	movs	r0, #16
  400bc4:	4b0b      	ldr	r3, [pc, #44]	; (400bf4 <sysclk_init+0x5c>)
  400bc6:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400bc8:	4b0b      	ldr	r3, [pc, #44]	; (400bf8 <sysclk_init+0x60>)
  400bca:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400bcc:	4801      	ldr	r0, [pc, #4]	; (400bd4 <sysclk_init+0x3c>)
  400bce:	4b02      	ldr	r3, [pc, #8]	; (400bd8 <sysclk_init+0x40>)
  400bd0:	4798      	blx	r3
  400bd2:	bd10      	pop	{r4, pc}
  400bd4:	07270e00 	.word	0x07270e00
  400bd8:	0040159d 	.word	0x0040159d
  400bdc:	00401281 	.word	0x00401281
  400be0:	004012d5 	.word	0x004012d5
  400be4:	004012e5 	.word	0x004012e5
  400be8:	20133f01 	.word	0x20133f01
  400bec:	400e0400 	.word	0x400e0400
  400bf0:	004012f5 	.word	0x004012f5
  400bf4:	0040121d 	.word	0x0040121d
  400bf8:	0040148d 	.word	0x0040148d

00400bfc <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400bfc:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400bfe:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c02:	4b46      	ldr	r3, [pc, #280]	; (400d1c <board_init+0x120>)
  400c04:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400c06:	200b      	movs	r0, #11
  400c08:	4c45      	ldr	r4, [pc, #276]	; (400d20 <board_init+0x124>)
  400c0a:	47a0      	blx	r4
  400c0c:	200c      	movs	r0, #12
  400c0e:	47a0      	blx	r4
  400c10:	200d      	movs	r0, #13
  400c12:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400c14:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c18:	2013      	movs	r0, #19
  400c1a:	4c42      	ldr	r4, [pc, #264]	; (400d24 <board_init+0x128>)
  400c1c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400c1e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c22:	2014      	movs	r0, #20
  400c24:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400c26:	4940      	ldr	r1, [pc, #256]	; (400d28 <board_init+0x12c>)
  400c28:	2023      	movs	r0, #35	; 0x23
  400c2a:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400c2c:	493f      	ldr	r1, [pc, #252]	; (400d2c <board_init+0x130>)
  400c2e:	204c      	movs	r0, #76	; 0x4c
  400c30:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400c32:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400c36:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400c3a:	483d      	ldr	r0, [pc, #244]	; (400d30 <board_init+0x134>)
  400c3c:	4b3d      	ldr	r3, [pc, #244]	; (400d34 <board_init+0x138>)
  400c3e:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400c40:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c44:	2000      	movs	r0, #0
  400c46:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400c48:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c4c:	2008      	movs	r0, #8
  400c4e:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400c50:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400c54:	2052      	movs	r0, #82	; 0x52
  400c56:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400c58:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c5c:	200c      	movs	r0, #12
  400c5e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400c60:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c64:	200d      	movs	r0, #13
  400c66:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400c68:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c6c:	200e      	movs	r0, #14
  400c6e:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400c70:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c74:	200b      	movs	r0, #11
  400c76:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400c78:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c7c:	2015      	movs	r0, #21
  400c7e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400c80:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400c84:	2016      	movs	r0, #22
  400c86:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400c88:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400c8c:	2017      	movs	r0, #23
  400c8e:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400c90:	2017      	movs	r0, #23
  400c92:	4b29      	ldr	r3, [pc, #164]	; (400d38 <board_init+0x13c>)
  400c94:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400c96:	4d29      	ldr	r5, [pc, #164]	; (400d3c <board_init+0x140>)
  400c98:	4629      	mov	r1, r5
  400c9a:	2040      	movs	r0, #64	; 0x40
  400c9c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400c9e:	4629      	mov	r1, r5
  400ca0:	2041      	movs	r0, #65	; 0x41
  400ca2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400ca4:	4629      	mov	r1, r5
  400ca6:	2042      	movs	r0, #66	; 0x42
  400ca8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400caa:	4629      	mov	r1, r5
  400cac:	2043      	movs	r0, #67	; 0x43
  400cae:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400cb0:	4629      	mov	r1, r5
  400cb2:	2044      	movs	r0, #68	; 0x44
  400cb4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400cb6:	4629      	mov	r1, r5
  400cb8:	2045      	movs	r0, #69	; 0x45
  400cba:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400cbc:	4629      	mov	r1, r5
  400cbe:	2046      	movs	r0, #70	; 0x46
  400cc0:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400cc2:	4629      	mov	r1, r5
  400cc4:	2047      	movs	r0, #71	; 0x47
  400cc6:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400cc8:	4629      	mov	r1, r5
  400cca:	204b      	movs	r0, #75	; 0x4b
  400ccc:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400cce:	4629      	mov	r1, r5
  400cd0:	2048      	movs	r0, #72	; 0x48
  400cd2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400cd4:	4629      	mov	r1, r5
  400cd6:	204f      	movs	r0, #79	; 0x4f
  400cd8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400cda:	4629      	mov	r1, r5
  400cdc:	2053      	movs	r0, #83	; 0x53
  400cde:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400ce0:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400ce4:	204d      	movs	r0, #77	; 0x4d
  400ce6:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400ce8:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400cec:	4629      	mov	r1, r5
  400cee:	2010      	movs	r0, #16
  400cf0:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400cf2:	4629      	mov	r1, r5
  400cf4:	2011      	movs	r0, #17
  400cf6:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400cf8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cfc:	200c      	movs	r0, #12
  400cfe:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400d00:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d04:	200d      	movs	r0, #13
  400d06:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400d08:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d0c:	200e      	movs	r0, #14
  400d0e:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400d10:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d14:	200b      	movs	r0, #11
  400d16:	47a0      	blx	r4
  400d18:	bd38      	pop	{r3, r4, r5, pc}
  400d1a:	bf00      	nop
  400d1c:	400e1450 	.word	0x400e1450
  400d20:	00401305 	.word	0x00401305
  400d24:	00400f11 	.word	0x00400f11
  400d28:	28000079 	.word	0x28000079
  400d2c:	28000059 	.word	0x28000059
  400d30:	400e0e00 	.word	0x400e0e00
  400d34:	00401031 	.word	0x00401031
  400d38:	00400ef5 	.word	0x00400ef5
  400d3c:	08000001 	.word	0x08000001

00400d40 <LED_Off>:
 * \param led_gpio LED to turn off (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_Off(uint32_t led_gpio)
{
  400d40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d44:	4606      	mov	r6, r0
  400d46:	2400      	movs	r4, #0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  400d48:	4d09      	ldr	r5, [pc, #36]	; (400d70 <LED_Off+0x30>)
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_low(led_gpio);
			} else {
				gpio_set_pin_high(led_gpio);
  400d4a:	4f0a      	ldr	r7, [pc, #40]	; (400d74 <LED_Off+0x34>)
				gpio_set_pin_low(led_gpio);
  400d4c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400d78 <LED_Off+0x38>
  400d50:	e003      	b.n	400d5a <LED_Off+0x1a>
  400d52:	47c0      	blx	r8
  400d54:	3408      	adds	r4, #8
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  400d56:	2c18      	cmp	r4, #24
  400d58:	d008      	beq.n	400d6c <LED_Off+0x2c>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  400d5a:	5960      	ldr	r0, [r4, r5]
  400d5c:	42b0      	cmp	r0, r6
  400d5e:	d1f9      	bne.n	400d54 <LED_Off+0x14>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  400d60:	192b      	adds	r3, r5, r4
  400d62:	685b      	ldr	r3, [r3, #4]
  400d64:	2b01      	cmp	r3, #1
  400d66:	d0f4      	beq.n	400d52 <LED_Off+0x12>
				gpio_set_pin_high(led_gpio);
  400d68:	47b8      	blx	r7
  400d6a:	e7f3      	b.n	400d54 <LED_Off+0x14>
			}
		}
	}
}
  400d6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400d70:	00409154 	.word	0x00409154
  400d74:	00400edb 	.word	0x00400edb
  400d78:	00400ef5 	.word	0x00400ef5

00400d7c <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
  400d7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400d80:	4606      	mov	r6, r0
  400d82:	2400      	movs	r4, #0
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  400d84:	4d09      	ldr	r5, [pc, #36]	; (400dac <LED_On+0x30>)
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
				gpio_set_pin_high(led_gpio);
			} else {
				gpio_set_pin_low(led_gpio);
  400d86:	4f0a      	ldr	r7, [pc, #40]	; (400db0 <LED_On+0x34>)
				gpio_set_pin_high(led_gpio);
  400d88:	f8df 8028 	ldr.w	r8, [pc, #40]	; 400db4 <LED_On+0x38>
  400d8c:	e003      	b.n	400d96 <LED_On+0x1a>
  400d8e:	47c0      	blx	r8
  400d90:	3408      	adds	r4, #8
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  400d92:	2c18      	cmp	r4, #24
  400d94:	d008      	beq.n	400da8 <LED_On+0x2c>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  400d96:	5960      	ldr	r0, [r4, r5]
  400d98:	42b0      	cmp	r0, r6
  400d9a:	d1f9      	bne.n	400d90 <LED_On+0x14>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  400d9c:	192b      	adds	r3, r5, r4
  400d9e:	685b      	ldr	r3, [r3, #4]
  400da0:	2b01      	cmp	r3, #1
  400da2:	d0f4      	beq.n	400d8e <LED_On+0x12>
				gpio_set_pin_low(led_gpio);
  400da4:	47b8      	blx	r7
  400da6:	e7f3      	b.n	400d90 <LED_On+0x14>
			}
		}
	}
}
  400da8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400dac:	00409154 	.word	0x00409154
  400db0:	00400ef5 	.word	0x00400ef5
  400db4:	00400edb 	.word	0x00400edb

00400db8 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400db8:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400dba:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400dbe:	d039      	beq.n	400e34 <pio_set_peripheral+0x7c>
  400dc0:	d813      	bhi.n	400dea <pio_set_peripheral+0x32>
  400dc2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400dc6:	d025      	beq.n	400e14 <pio_set_peripheral+0x5c>
  400dc8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400dcc:	d10a      	bne.n	400de4 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dce:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400dd0:	4313      	orrs	r3, r2
  400dd2:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400dd4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400dd6:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400dd8:	400b      	ands	r3, r1
  400dda:	ea23 0302 	bic.w	r3, r3, r2
  400dde:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400de0:	6042      	str	r2, [r0, #4]
  400de2:	4770      	bx	lr
	switch (ul_type) {
  400de4:	2900      	cmp	r1, #0
  400de6:	d1fb      	bne.n	400de0 <pio_set_peripheral+0x28>
  400de8:	4770      	bx	lr
  400dea:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400dee:	d020      	beq.n	400e32 <pio_set_peripheral+0x7a>
  400df0:	d809      	bhi.n	400e06 <pio_set_peripheral+0x4e>
  400df2:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400df6:	d1f3      	bne.n	400de0 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400df8:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400dfa:	4313      	orrs	r3, r2
  400dfc:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400dfe:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e00:	4313      	orrs	r3, r2
  400e02:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e04:	e7ec      	b.n	400de0 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400e06:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400e0a:	d012      	beq.n	400e32 <pio_set_peripheral+0x7a>
  400e0c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e10:	d00f      	beq.n	400e32 <pio_set_peripheral+0x7a>
  400e12:	e7e5      	b.n	400de0 <pio_set_peripheral+0x28>
{
  400e14:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e16:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e18:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400e1a:	43d3      	mvns	r3, r2
  400e1c:	4021      	ands	r1, r4
  400e1e:	461c      	mov	r4, r3
  400e20:	4019      	ands	r1, r3
  400e22:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e24:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400e26:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400e28:	400b      	ands	r3, r1
  400e2a:	4023      	ands	r3, r4
  400e2c:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400e2e:	6042      	str	r2, [r0, #4]
}
  400e30:	bc10      	pop	{r4}
  400e32:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e34:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e36:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400e38:	400b      	ands	r3, r1
  400e3a:	ea23 0302 	bic.w	r3, r3, r2
  400e3e:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e40:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e42:	4313      	orrs	r3, r2
  400e44:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e46:	e7cb      	b.n	400de0 <pio_set_peripheral+0x28>

00400e48 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e48:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e4a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400e4e:	bf14      	ite	ne
  400e50:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e52:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400e54:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400e58:	bf14      	ite	ne
  400e5a:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400e5c:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400e5e:	f012 0f02 	tst.w	r2, #2
  400e62:	d107      	bne.n	400e74 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400e64:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400e68:	bf18      	it	ne
  400e6a:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400e6e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400e70:	6001      	str	r1, [r0, #0]
  400e72:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400e74:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400e78:	e7f9      	b.n	400e6e <pio_set_input+0x26>

00400e7a <pio_set_output>:
{
  400e7a:	b410      	push	{r4}
  400e7c:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400e7e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e80:	b944      	cbnz	r4, 400e94 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  400e82:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400e84:	b143      	cbz	r3, 400e98 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  400e86:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400e88:	b942      	cbnz	r2, 400e9c <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  400e8a:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400e8c:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e8e:	6001      	str	r1, [r0, #0]
}
  400e90:	bc10      	pop	{r4}
  400e92:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400e94:	6641      	str	r1, [r0, #100]	; 0x64
  400e96:	e7f5      	b.n	400e84 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400e98:	6541      	str	r1, [r0, #84]	; 0x54
  400e9a:	e7f5      	b.n	400e88 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400e9c:	6301      	str	r1, [r0, #48]	; 0x30
  400e9e:	e7f5      	b.n	400e8c <pio_set_output+0x12>

00400ea0 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400ea0:	f012 0f10 	tst.w	r2, #16
  400ea4:	d010      	beq.n	400ec8 <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
  400ea6:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400eaa:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
  400eae:	bf14      	ite	ne
  400eb0:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
  400eb4:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
  400eb8:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
  400ebc:	bf14      	ite	ne
  400ebe:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
  400ec2:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  400ec6:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  400ec8:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  400ecc:	4770      	bx	lr

00400ece <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  400ece:	6401      	str	r1, [r0, #64]	; 0x40
  400ed0:	4770      	bx	lr

00400ed2 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400ed2:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400ed4:	4770      	bx	lr

00400ed6 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400ed6:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400ed8:	4770      	bx	lr

00400eda <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400eda:	0943      	lsrs	r3, r0, #5
  400edc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ee0:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400ee4:	025b      	lsls	r3, r3, #9
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400ee6:	f000 001f 	and.w	r0, r0, #31
  400eea:	2201      	movs	r2, #1
  400eec:	fa02 f000 	lsl.w	r0, r2, r0
  400ef0:	6318      	str	r0, [r3, #48]	; 0x30
  400ef2:	4770      	bx	lr

00400ef4 <pio_set_pin_low>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ef4:	0943      	lsrs	r3, r0, #5
  400ef6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400efa:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400efe:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400f00:	f000 001f 	and.w	r0, r0, #31
  400f04:	2201      	movs	r2, #1
  400f06:	fa02 f000 	lsl.w	r0, r2, r0
  400f0a:	6358      	str	r0, [r3, #52]	; 0x34
  400f0c:	4770      	bx	lr
	...

00400f10 <pio_configure_pin>:
{
  400f10:	b570      	push	{r4, r5, r6, lr}
  400f12:	b082      	sub	sp, #8
  400f14:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400f16:	0943      	lsrs	r3, r0, #5
  400f18:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400f1c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400f20:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400f22:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400f26:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400f2a:	d053      	beq.n	400fd4 <pio_configure_pin+0xc4>
  400f2c:	d80a      	bhi.n	400f44 <pio_configure_pin+0x34>
  400f2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400f32:	d02d      	beq.n	400f90 <pio_configure_pin+0x80>
  400f34:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400f38:	d03b      	beq.n	400fb2 <pio_configure_pin+0xa2>
  400f3a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400f3e:	d015      	beq.n	400f6c <pio_configure_pin+0x5c>
		return 0;
  400f40:	2000      	movs	r0, #0
  400f42:	e023      	b.n	400f8c <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400f44:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f48:	d055      	beq.n	400ff6 <pio_configure_pin+0xe6>
  400f4a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f4e:	d052      	beq.n	400ff6 <pio_configure_pin+0xe6>
  400f50:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f54:	d1f4      	bne.n	400f40 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400f56:	f000 011f 	and.w	r1, r0, #31
  400f5a:	2601      	movs	r6, #1
  400f5c:	462a      	mov	r2, r5
  400f5e:	fa06 f101 	lsl.w	r1, r6, r1
  400f62:	4620      	mov	r0, r4
  400f64:	4b2f      	ldr	r3, [pc, #188]	; (401024 <pio_configure_pin+0x114>)
  400f66:	4798      	blx	r3
	return 1;
  400f68:	4630      	mov	r0, r6
		break;
  400f6a:	e00f      	b.n	400f8c <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400f6c:	f000 001f 	and.w	r0, r0, #31
  400f70:	2601      	movs	r6, #1
  400f72:	4086      	lsls	r6, r0
  400f74:	4632      	mov	r2, r6
  400f76:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f7a:	4620      	mov	r0, r4
  400f7c:	4b2a      	ldr	r3, [pc, #168]	; (401028 <pio_configure_pin+0x118>)
  400f7e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f80:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f84:	bf14      	ite	ne
  400f86:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f88:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400f8a:	2001      	movs	r0, #1
}
  400f8c:	b002      	add	sp, #8
  400f8e:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400f90:	f000 001f 	and.w	r0, r0, #31
  400f94:	2601      	movs	r6, #1
  400f96:	4086      	lsls	r6, r0
  400f98:	4632      	mov	r2, r6
  400f9a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f9e:	4620      	mov	r0, r4
  400fa0:	4b21      	ldr	r3, [pc, #132]	; (401028 <pio_configure_pin+0x118>)
  400fa2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fa4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400fa8:	bf14      	ite	ne
  400faa:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400fac:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400fae:	2001      	movs	r0, #1
  400fb0:	e7ec      	b.n	400f8c <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400fb2:	f000 001f 	and.w	r0, r0, #31
  400fb6:	2601      	movs	r6, #1
  400fb8:	4086      	lsls	r6, r0
  400fba:	4632      	mov	r2, r6
  400fbc:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400fc0:	4620      	mov	r0, r4
  400fc2:	4b19      	ldr	r3, [pc, #100]	; (401028 <pio_configure_pin+0x118>)
  400fc4:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fc6:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400fca:	bf14      	ite	ne
  400fcc:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400fce:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400fd0:	2001      	movs	r0, #1
  400fd2:	e7db      	b.n	400f8c <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400fd4:	f000 001f 	and.w	r0, r0, #31
  400fd8:	2601      	movs	r6, #1
  400fda:	4086      	lsls	r6, r0
  400fdc:	4632      	mov	r2, r6
  400fde:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400fe2:	4620      	mov	r0, r4
  400fe4:	4b10      	ldr	r3, [pc, #64]	; (401028 <pio_configure_pin+0x118>)
  400fe6:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fe8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400fec:	bf14      	ite	ne
  400fee:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400ff0:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400ff2:	2001      	movs	r0, #1
  400ff4:	e7ca      	b.n	400f8c <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400ff6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400ffa:	f000 011f 	and.w	r1, r0, #31
  400ffe:	2601      	movs	r6, #1
  401000:	ea05 0306 	and.w	r3, r5, r6
  401004:	9300      	str	r3, [sp, #0]
  401006:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40100a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40100e:	bf14      	ite	ne
  401010:	2200      	movne	r2, #0
  401012:	2201      	moveq	r2, #1
  401014:	fa06 f101 	lsl.w	r1, r6, r1
  401018:	4620      	mov	r0, r4
  40101a:	4c04      	ldr	r4, [pc, #16]	; (40102c <pio_configure_pin+0x11c>)
  40101c:	47a0      	blx	r4
	return 1;
  40101e:	4630      	mov	r0, r6
		break;
  401020:	e7b4      	b.n	400f8c <pio_configure_pin+0x7c>
  401022:	bf00      	nop
  401024:	00400e49 	.word	0x00400e49
  401028:	00400db9 	.word	0x00400db9
  40102c:	00400e7b 	.word	0x00400e7b

00401030 <pio_configure_pin_group>:
{
  401030:	b570      	push	{r4, r5, r6, lr}
  401032:	b082      	sub	sp, #8
  401034:	4605      	mov	r5, r0
  401036:	460e      	mov	r6, r1
  401038:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  40103a:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  40103e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401042:	d03d      	beq.n	4010c0 <pio_configure_pin_group+0x90>
  401044:	d80a      	bhi.n	40105c <pio_configure_pin_group+0x2c>
  401046:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40104a:	d021      	beq.n	401090 <pio_configure_pin_group+0x60>
  40104c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401050:	d02a      	beq.n	4010a8 <pio_configure_pin_group+0x78>
  401052:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401056:	d00e      	beq.n	401076 <pio_configure_pin_group+0x46>
		return 0;
  401058:	2000      	movs	r0, #0
  40105a:	e017      	b.n	40108c <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  40105c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401060:	d03a      	beq.n	4010d8 <pio_configure_pin_group+0xa8>
  401062:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401066:	d037      	beq.n	4010d8 <pio_configure_pin_group+0xa8>
  401068:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40106c:	d1f4      	bne.n	401058 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  40106e:	4b23      	ldr	r3, [pc, #140]	; (4010fc <pio_configure_pin_group+0xcc>)
  401070:	4798      	blx	r3
	return 1;
  401072:	2001      	movs	r0, #1
		break;
  401074:	e00a      	b.n	40108c <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  401076:	460a      	mov	r2, r1
  401078:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40107c:	4b20      	ldr	r3, [pc, #128]	; (401100 <pio_configure_pin_group+0xd0>)
  40107e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401080:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401084:	bf14      	ite	ne
  401086:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401088:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  40108a:	2001      	movs	r0, #1
}
  40108c:	b002      	add	sp, #8
  40108e:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401090:	460a      	mov	r2, r1
  401092:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401096:	4b1a      	ldr	r3, [pc, #104]	; (401100 <pio_configure_pin_group+0xd0>)
  401098:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40109a:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40109e:	bf14      	ite	ne
  4010a0:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4010a2:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4010a4:	2001      	movs	r0, #1
  4010a6:	e7f1      	b.n	40108c <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4010a8:	460a      	mov	r2, r1
  4010aa:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4010ae:	4b14      	ldr	r3, [pc, #80]	; (401100 <pio_configure_pin_group+0xd0>)
  4010b0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4010b2:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4010b6:	bf14      	ite	ne
  4010b8:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4010ba:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4010bc:	2001      	movs	r0, #1
  4010be:	e7e5      	b.n	40108c <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4010c0:	460a      	mov	r2, r1
  4010c2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4010c6:	4b0e      	ldr	r3, [pc, #56]	; (401100 <pio_configure_pin_group+0xd0>)
  4010c8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4010ca:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4010ce:	bf14      	ite	ne
  4010d0:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4010d2:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4010d4:	2001      	movs	r0, #1
  4010d6:	e7d9      	b.n	40108c <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4010d8:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  4010dc:	f004 0301 	and.w	r3, r4, #1
  4010e0:	9300      	str	r3, [sp, #0]
  4010e2:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4010e6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4010ea:	bf14      	ite	ne
  4010ec:	2200      	movne	r2, #0
  4010ee:	2201      	moveq	r2, #1
  4010f0:	4631      	mov	r1, r6
  4010f2:	4628      	mov	r0, r5
  4010f4:	4c03      	ldr	r4, [pc, #12]	; (401104 <pio_configure_pin_group+0xd4>)
  4010f6:	47a0      	blx	r4
	return 1;
  4010f8:	2001      	movs	r0, #1
		break;
  4010fa:	e7c7      	b.n	40108c <pio_configure_pin_group+0x5c>
  4010fc:	00400e49 	.word	0x00400e49
  401100:	00400db9 	.word	0x00400db9
  401104:	00400e7b 	.word	0x00400e7b

00401108 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40110c:	4681      	mov	r9, r0
  40110e:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401110:	4b12      	ldr	r3, [pc, #72]	; (40115c <pio_handler_process+0x54>)
  401112:	4798      	blx	r3
  401114:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  401116:	4648      	mov	r0, r9
  401118:	4b11      	ldr	r3, [pc, #68]	; (401160 <pio_handler_process+0x58>)
  40111a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40111c:	4005      	ands	r5, r0
  40111e:	d013      	beq.n	401148 <pio_handler_process+0x40>
  401120:	4c10      	ldr	r4, [pc, #64]	; (401164 <pio_handler_process+0x5c>)
  401122:	f104 0660 	add.w	r6, r4, #96	; 0x60
  401126:	e003      	b.n	401130 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  401128:	42b4      	cmp	r4, r6
  40112a:	d00d      	beq.n	401148 <pio_handler_process+0x40>
  40112c:	3410      	adds	r4, #16
		while (status != 0) {
  40112e:	b15d      	cbz	r5, 401148 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401130:	6820      	ldr	r0, [r4, #0]
  401132:	42b8      	cmp	r0, r7
  401134:	d1f8      	bne.n	401128 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401136:	6861      	ldr	r1, [r4, #4]
  401138:	4229      	tst	r1, r5
  40113a:	d0f5      	beq.n	401128 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40113c:	68e3      	ldr	r3, [r4, #12]
  40113e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401140:	6863      	ldr	r3, [r4, #4]
  401142:	ea25 0503 	bic.w	r5, r5, r3
  401146:	e7ef      	b.n	401128 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401148:	4b07      	ldr	r3, [pc, #28]	; (401168 <pio_handler_process+0x60>)
  40114a:	681b      	ldr	r3, [r3, #0]
  40114c:	b123      	cbz	r3, 401158 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  40114e:	4b07      	ldr	r3, [pc, #28]	; (40116c <pio_handler_process+0x64>)
  401150:	681b      	ldr	r3, [r3, #0]
  401152:	b10b      	cbz	r3, 401158 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  401154:	4648      	mov	r0, r9
  401156:	4798      	blx	r3
  401158:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40115c:	00400ed3 	.word	0x00400ed3
  401160:	00400ed7 	.word	0x00400ed7
  401164:	20000da8 	.word	0x20000da8
  401168:	20000e68 	.word	0x20000e68
  40116c:	20000e1c 	.word	0x20000e1c

00401170 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401172:	4c18      	ldr	r4, [pc, #96]	; (4011d4 <pio_handler_set+0x64>)
  401174:	6826      	ldr	r6, [r4, #0]
  401176:	2e06      	cmp	r6, #6
  401178:	d829      	bhi.n	4011ce <pio_handler_set+0x5e>
  40117a:	f04f 0c00 	mov.w	ip, #0
  40117e:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401180:	4f15      	ldr	r7, [pc, #84]	; (4011d8 <pio_handler_set+0x68>)
  401182:	e004      	b.n	40118e <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401184:	3401      	adds	r4, #1
  401186:	b2e4      	uxtb	r4, r4
  401188:	46a4      	mov	ip, r4
  40118a:	42a6      	cmp	r6, r4
  40118c:	d309      	bcc.n	4011a2 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  40118e:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401190:	0125      	lsls	r5, r4, #4
  401192:	597d      	ldr	r5, [r7, r5]
  401194:	428d      	cmp	r5, r1
  401196:	d1f5      	bne.n	401184 <pio_handler_set+0x14>
  401198:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  40119c:	686d      	ldr	r5, [r5, #4]
  40119e:	4295      	cmp	r5, r2
  4011a0:	d1f0      	bne.n	401184 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4011a2:	4d0d      	ldr	r5, [pc, #52]	; (4011d8 <pio_handler_set+0x68>)
  4011a4:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4011a8:	eb05 040e 	add.w	r4, r5, lr
  4011ac:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4011b0:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4011b2:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4011b4:	9906      	ldr	r1, [sp, #24]
  4011b6:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4011b8:	3601      	adds	r6, #1
  4011ba:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  4011bc:	bf04      	itt	eq
  4011be:	4905      	ldreq	r1, [pc, #20]	; (4011d4 <pio_handler_set+0x64>)
  4011c0:	600e      	streq	r6, [r1, #0]
  4011c2:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4011c4:	461a      	mov	r2, r3
  4011c6:	4b05      	ldr	r3, [pc, #20]	; (4011dc <pio_handler_set+0x6c>)
  4011c8:	4798      	blx	r3

	return 0;
  4011ca:	2000      	movs	r0, #0
  4011cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  4011ce:	2001      	movs	r0, #1
}
  4011d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4011d2:	bf00      	nop
  4011d4:	20000e18 	.word	0x20000e18
  4011d8:	20000da8 	.word	0x20000da8
  4011dc:	00400ea1 	.word	0x00400ea1

004011e0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4011e0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4011e2:	210b      	movs	r1, #11
  4011e4:	4801      	ldr	r0, [pc, #4]	; (4011ec <PIOA_Handler+0xc>)
  4011e6:	4b02      	ldr	r3, [pc, #8]	; (4011f0 <PIOA_Handler+0x10>)
  4011e8:	4798      	blx	r3
  4011ea:	bd08      	pop	{r3, pc}
  4011ec:	400e0e00 	.word	0x400e0e00
  4011f0:	00401109 	.word	0x00401109

004011f4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4011f4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4011f6:	210c      	movs	r1, #12
  4011f8:	4801      	ldr	r0, [pc, #4]	; (401200 <PIOB_Handler+0xc>)
  4011fa:	4b02      	ldr	r3, [pc, #8]	; (401204 <PIOB_Handler+0x10>)
  4011fc:	4798      	blx	r3
  4011fe:	bd08      	pop	{r3, pc}
  401200:	400e1000 	.word	0x400e1000
  401204:	00401109 	.word	0x00401109

00401208 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401208:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40120a:	210d      	movs	r1, #13
  40120c:	4801      	ldr	r0, [pc, #4]	; (401214 <PIOC_Handler+0xc>)
  40120e:	4b02      	ldr	r3, [pc, #8]	; (401218 <PIOC_Handler+0x10>)
  401210:	4798      	blx	r3
  401212:	bd08      	pop	{r3, pc}
  401214:	400e1200 	.word	0x400e1200
  401218:	00401109 	.word	0x00401109

0040121c <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40121c:	4a17      	ldr	r2, [pc, #92]	; (40127c <pmc_switch_mck_to_pllack+0x60>)
  40121e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401220:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401224:	4318      	orrs	r0, r3
  401226:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401228:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40122a:	f013 0f08 	tst.w	r3, #8
  40122e:	d10a      	bne.n	401246 <pmc_switch_mck_to_pllack+0x2a>
  401230:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401234:	4911      	ldr	r1, [pc, #68]	; (40127c <pmc_switch_mck_to_pllack+0x60>)
  401236:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401238:	f012 0f08 	tst.w	r2, #8
  40123c:	d103      	bne.n	401246 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40123e:	3b01      	subs	r3, #1
  401240:	d1f9      	bne.n	401236 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  401242:	2001      	movs	r0, #1
  401244:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401246:	4a0d      	ldr	r2, [pc, #52]	; (40127c <pmc_switch_mck_to_pllack+0x60>)
  401248:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40124a:	f023 0303 	bic.w	r3, r3, #3
  40124e:	f043 0302 	orr.w	r3, r3, #2
  401252:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401254:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401256:	f013 0f08 	tst.w	r3, #8
  40125a:	d10a      	bne.n	401272 <pmc_switch_mck_to_pllack+0x56>
  40125c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401260:	4906      	ldr	r1, [pc, #24]	; (40127c <pmc_switch_mck_to_pllack+0x60>)
  401262:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401264:	f012 0f08 	tst.w	r2, #8
  401268:	d105      	bne.n	401276 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40126a:	3b01      	subs	r3, #1
  40126c:	d1f9      	bne.n	401262 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40126e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  401270:	4770      	bx	lr
	return 0;
  401272:	2000      	movs	r0, #0
  401274:	4770      	bx	lr
  401276:	2000      	movs	r0, #0
  401278:	4770      	bx	lr
  40127a:	bf00      	nop
  40127c:	400e0400 	.word	0x400e0400

00401280 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401280:	b9c8      	cbnz	r0, 4012b6 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401282:	4a11      	ldr	r2, [pc, #68]	; (4012c8 <pmc_switch_mainck_to_xtal+0x48>)
  401284:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401286:	0209      	lsls	r1, r1, #8
  401288:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40128a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40128e:	f023 0303 	bic.w	r3, r3, #3
  401292:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401296:	f043 0301 	orr.w	r3, r3, #1
  40129a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40129c:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40129e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4012a0:	f013 0f01 	tst.w	r3, #1
  4012a4:	d0fb      	beq.n	40129e <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4012a6:	4a08      	ldr	r2, [pc, #32]	; (4012c8 <pmc_switch_mainck_to_xtal+0x48>)
  4012a8:	6a13      	ldr	r3, [r2, #32]
  4012aa:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4012ae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4012b2:	6213      	str	r3, [r2, #32]
  4012b4:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4012b6:	4904      	ldr	r1, [pc, #16]	; (4012c8 <pmc_switch_mainck_to_xtal+0x48>)
  4012b8:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4012ba:	4a04      	ldr	r2, [pc, #16]	; (4012cc <pmc_switch_mainck_to_xtal+0x4c>)
  4012bc:	401a      	ands	r2, r3
  4012be:	4b04      	ldr	r3, [pc, #16]	; (4012d0 <pmc_switch_mainck_to_xtal+0x50>)
  4012c0:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4012c2:	620b      	str	r3, [r1, #32]
  4012c4:	4770      	bx	lr
  4012c6:	bf00      	nop
  4012c8:	400e0400 	.word	0x400e0400
  4012cc:	fec8fffc 	.word	0xfec8fffc
  4012d0:	01370002 	.word	0x01370002

004012d4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4012d4:	4b02      	ldr	r3, [pc, #8]	; (4012e0 <pmc_osc_is_ready_mainck+0xc>)
  4012d6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4012d8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4012dc:	4770      	bx	lr
  4012de:	bf00      	nop
  4012e0:	400e0400 	.word	0x400e0400

004012e4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4012e4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4012e8:	4b01      	ldr	r3, [pc, #4]	; (4012f0 <pmc_disable_pllack+0xc>)
  4012ea:	629a      	str	r2, [r3, #40]	; 0x28
  4012ec:	4770      	bx	lr
  4012ee:	bf00      	nop
  4012f0:	400e0400 	.word	0x400e0400

004012f4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4012f4:	4b02      	ldr	r3, [pc, #8]	; (401300 <pmc_is_locked_pllack+0xc>)
  4012f6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4012f8:	f000 0002 	and.w	r0, r0, #2
  4012fc:	4770      	bx	lr
  4012fe:	bf00      	nop
  401300:	400e0400 	.word	0x400e0400

00401304 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401304:	2822      	cmp	r0, #34	; 0x22
  401306:	d81e      	bhi.n	401346 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401308:	281f      	cmp	r0, #31
  40130a:	d80c      	bhi.n	401326 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  40130c:	4b11      	ldr	r3, [pc, #68]	; (401354 <pmc_enable_periph_clk+0x50>)
  40130e:	699a      	ldr	r2, [r3, #24]
  401310:	2301      	movs	r3, #1
  401312:	4083      	lsls	r3, r0
  401314:	4393      	bics	r3, r2
  401316:	d018      	beq.n	40134a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401318:	2301      	movs	r3, #1
  40131a:	fa03 f000 	lsl.w	r0, r3, r0
  40131e:	4b0d      	ldr	r3, [pc, #52]	; (401354 <pmc_enable_periph_clk+0x50>)
  401320:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401322:	2000      	movs	r0, #0
  401324:	4770      	bx	lr
		ul_id -= 32;
  401326:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401328:	4b0a      	ldr	r3, [pc, #40]	; (401354 <pmc_enable_periph_clk+0x50>)
  40132a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40132e:	2301      	movs	r3, #1
  401330:	4083      	lsls	r3, r0
  401332:	4393      	bics	r3, r2
  401334:	d00b      	beq.n	40134e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  401336:	2301      	movs	r3, #1
  401338:	fa03 f000 	lsl.w	r0, r3, r0
  40133c:	4b05      	ldr	r3, [pc, #20]	; (401354 <pmc_enable_periph_clk+0x50>)
  40133e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  401342:	2000      	movs	r0, #0
  401344:	4770      	bx	lr
		return 1;
  401346:	2001      	movs	r0, #1
  401348:	4770      	bx	lr
	return 0;
  40134a:	2000      	movs	r0, #0
  40134c:	4770      	bx	lr
  40134e:	2000      	movs	r0, #0
}
  401350:	4770      	bx	lr
  401352:	bf00      	nop
  401354:	400e0400 	.word	0x400e0400

00401358 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401358:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40135a:	23ac      	movs	r3, #172	; 0xac
  40135c:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  40135e:	680b      	ldr	r3, [r1, #0]
  401360:	684a      	ldr	r2, [r1, #4]
  401362:	fbb3 f3f2 	udiv	r3, r3, r2
  401366:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401368:	1e5c      	subs	r4, r3, #1
  40136a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  40136e:	4294      	cmp	r4, r2
  401370:	d80b      	bhi.n	40138a <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  401372:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401374:	688b      	ldr	r3, [r1, #8]
  401376:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401378:	f240 2302 	movw	r3, #514	; 0x202
  40137c:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401380:	2350      	movs	r3, #80	; 0x50
  401382:	6003      	str	r3, [r0, #0]

	return 0;
  401384:	2000      	movs	r0, #0
}
  401386:	bc10      	pop	{r4}
  401388:	4770      	bx	lr
		return 1;
  40138a:	2001      	movs	r0, #1
  40138c:	e7fb      	b.n	401386 <uart_init+0x2e>

0040138e <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  40138e:	6943      	ldr	r3, [r0, #20]
  401390:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401394:	bf1a      	itte	ne
  401396:	61c1      	strne	r1, [r0, #28]
	return 0;
  401398:	2000      	movne	r0, #0
		return 1;
  40139a:	2001      	moveq	r0, #1
}
  40139c:	4770      	bx	lr

0040139e <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40139e:	6943      	ldr	r3, [r0, #20]
  4013a0:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4013a4:	bf1d      	ittte	ne
  4013a6:	6983      	ldrne	r3, [r0, #24]
  4013a8:	700b      	strbne	r3, [r1, #0]
	return 0;
  4013aa:	2000      	movne	r0, #0
		return 1;
  4013ac:	2001      	moveq	r0, #1
}
  4013ae:	4770      	bx	lr

004013b0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4013b0:	6943      	ldr	r3, [r0, #20]
  4013b2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4013b6:	bf1d      	ittte	ne
  4013b8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4013bc:	61c1      	strne	r1, [r0, #28]
	return 0;
  4013be:	2000      	movne	r0, #0
		return 1;
  4013c0:	2001      	moveq	r0, #1
}
  4013c2:	4770      	bx	lr

004013c4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4013c4:	6943      	ldr	r3, [r0, #20]
  4013c6:	f013 0f01 	tst.w	r3, #1
  4013ca:	d005      	beq.n	4013d8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4013cc:	6983      	ldr	r3, [r0, #24]
  4013ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4013d2:	600b      	str	r3, [r1, #0]

	return 0;
  4013d4:	2000      	movs	r0, #0
  4013d6:	4770      	bx	lr
		return 1;
  4013d8:	2001      	movs	r0, #1
}
  4013da:	4770      	bx	lr

004013dc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4013dc:	e7fe      	b.n	4013dc <Dummy_Handler>
	...

004013e0 <Reset_Handler>:
{
  4013e0:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  4013e2:	4b21      	ldr	r3, [pc, #132]	; (401468 <Reset_Handler+0x88>)
  4013e4:	4a21      	ldr	r2, [pc, #132]	; (40146c <Reset_Handler+0x8c>)
  4013e6:	429a      	cmp	r2, r3
  4013e8:	d928      	bls.n	40143c <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4013ea:	4b21      	ldr	r3, [pc, #132]	; (401470 <Reset_Handler+0x90>)
  4013ec:	4a1e      	ldr	r2, [pc, #120]	; (401468 <Reset_Handler+0x88>)
  4013ee:	429a      	cmp	r2, r3
  4013f0:	d20c      	bcs.n	40140c <Reset_Handler+0x2c>
  4013f2:	3b01      	subs	r3, #1
  4013f4:	1a9b      	subs	r3, r3, r2
  4013f6:	f023 0303 	bic.w	r3, r3, #3
  4013fa:	3304      	adds	r3, #4
  4013fc:	4413      	add	r3, r2
  4013fe:	491b      	ldr	r1, [pc, #108]	; (40146c <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  401400:	f851 0b04 	ldr.w	r0, [r1], #4
  401404:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  401408:	429a      	cmp	r2, r3
  40140a:	d1f9      	bne.n	401400 <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  40140c:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  40140e:	4b19      	ldr	r3, [pc, #100]	; (401474 <Reset_Handler+0x94>)
  401410:	4a19      	ldr	r2, [pc, #100]	; (401478 <Reset_Handler+0x98>)
  401412:	429a      	cmp	r2, r3
  401414:	d20a      	bcs.n	40142c <Reset_Handler+0x4c>
  401416:	3b01      	subs	r3, #1
  401418:	1a9b      	subs	r3, r3, r2
  40141a:	f023 0303 	bic.w	r3, r3, #3
  40141e:	3304      	adds	r3, #4
  401420:	4413      	add	r3, r2
		*pDest++ = 0;
  401422:	2100      	movs	r1, #0
  401424:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  401428:	429a      	cmp	r2, r3
  40142a:	d1fb      	bne.n	401424 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  40142c:	4b13      	ldr	r3, [pc, #76]	; (40147c <Reset_Handler+0x9c>)
  40142e:	4a14      	ldr	r2, [pc, #80]	; (401480 <Reset_Handler+0xa0>)
  401430:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  401432:	4b14      	ldr	r3, [pc, #80]	; (401484 <Reset_Handler+0xa4>)
  401434:	4798      	blx	r3
	main();
  401436:	4b14      	ldr	r3, [pc, #80]	; (401488 <Reset_Handler+0xa8>)
  401438:	4798      	blx	r3
  40143a:	e7fe      	b.n	40143a <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  40143c:	4b0a      	ldr	r3, [pc, #40]	; (401468 <Reset_Handler+0x88>)
  40143e:	4a0b      	ldr	r2, [pc, #44]	; (40146c <Reset_Handler+0x8c>)
  401440:	429a      	cmp	r2, r3
  401442:	d2e3      	bcs.n	40140c <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  401444:	4b0a      	ldr	r3, [pc, #40]	; (401470 <Reset_Handler+0x90>)
  401446:	4808      	ldr	r0, [pc, #32]	; (401468 <Reset_Handler+0x88>)
  401448:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40144a:	4611      	mov	r1, r2
  40144c:	3a04      	subs	r2, #4
  40144e:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  401450:	2800      	cmp	r0, #0
  401452:	d0db      	beq.n	40140c <Reset_Handler+0x2c>
  401454:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  401458:	f852 0904 	ldr.w	r0, [r2], #-4
  40145c:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  401460:	42ca      	cmn	r2, r1
  401462:	d1f9      	bne.n	401458 <Reset_Handler+0x78>
  401464:	e7d2      	b.n	40140c <Reset_Handler+0x2c>
  401466:	bf00      	nop
  401468:	20000000 	.word	0x20000000
  40146c:	00409564 	.word	0x00409564
  401470:	200009c8 	.word	0x200009c8
  401474:	20000eb8 	.word	0x20000eb8
  401478:	200009c8 	.word	0x200009c8
  40147c:	e000ed00 	.word	0xe000ed00
  401480:	00400000 	.word	0x00400000
  401484:	00402d0d 	.word	0x00402d0d
  401488:	00401a99 	.word	0x00401a99

0040148c <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  40148c:	4b3c      	ldr	r3, [pc, #240]	; (401580 <SystemCoreClockUpdate+0xf4>)
  40148e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401490:	f003 0303 	and.w	r3, r3, #3
  401494:	2b03      	cmp	r3, #3
  401496:	d80e      	bhi.n	4014b6 <SystemCoreClockUpdate+0x2a>
  401498:	e8df f003 	tbb	[pc, r3]
  40149c:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4014a0:	4b38      	ldr	r3, [pc, #224]	; (401584 <SystemCoreClockUpdate+0xf8>)
  4014a2:	695b      	ldr	r3, [r3, #20]
  4014a4:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4014a8:	bf14      	ite	ne
  4014aa:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4014ae:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4014b2:	4b35      	ldr	r3, [pc, #212]	; (401588 <SystemCoreClockUpdate+0xfc>)
  4014b4:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4014b6:	4b32      	ldr	r3, [pc, #200]	; (401580 <SystemCoreClockUpdate+0xf4>)
  4014b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014be:	2b70      	cmp	r3, #112	; 0x70
  4014c0:	d055      	beq.n	40156e <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014c2:	4b2f      	ldr	r3, [pc, #188]	; (401580 <SystemCoreClockUpdate+0xf4>)
  4014c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  4014c6:	4930      	ldr	r1, [pc, #192]	; (401588 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014c8:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  4014cc:	680b      	ldr	r3, [r1, #0]
  4014ce:	40d3      	lsrs	r3, r2
  4014d0:	600b      	str	r3, [r1, #0]
  4014d2:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4014d4:	4b2a      	ldr	r3, [pc, #168]	; (401580 <SystemCoreClockUpdate+0xf4>)
  4014d6:	6a1b      	ldr	r3, [r3, #32]
  4014d8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4014dc:	d003      	beq.n	4014e6 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4014de:	4a2b      	ldr	r2, [pc, #172]	; (40158c <SystemCoreClockUpdate+0x100>)
  4014e0:	4b29      	ldr	r3, [pc, #164]	; (401588 <SystemCoreClockUpdate+0xfc>)
  4014e2:	601a      	str	r2, [r3, #0]
  4014e4:	e7e7      	b.n	4014b6 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4014e6:	4a2a      	ldr	r2, [pc, #168]	; (401590 <SystemCoreClockUpdate+0x104>)
  4014e8:	4b27      	ldr	r3, [pc, #156]	; (401588 <SystemCoreClockUpdate+0xfc>)
  4014ea:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4014ec:	4b24      	ldr	r3, [pc, #144]	; (401580 <SystemCoreClockUpdate+0xf4>)
  4014ee:	6a1b      	ldr	r3, [r3, #32]
  4014f0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4014f4:	2b10      	cmp	r3, #16
  4014f6:	d005      	beq.n	401504 <SystemCoreClockUpdate+0x78>
  4014f8:	2b20      	cmp	r3, #32
  4014fa:	d1dc      	bne.n	4014b6 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4014fc:	4a23      	ldr	r2, [pc, #140]	; (40158c <SystemCoreClockUpdate+0x100>)
  4014fe:	4b22      	ldr	r3, [pc, #136]	; (401588 <SystemCoreClockUpdate+0xfc>)
  401500:	601a      	str	r2, [r3, #0]
			break;
  401502:	e7d8      	b.n	4014b6 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401504:	4a23      	ldr	r2, [pc, #140]	; (401594 <SystemCoreClockUpdate+0x108>)
  401506:	4b20      	ldr	r3, [pc, #128]	; (401588 <SystemCoreClockUpdate+0xfc>)
  401508:	601a      	str	r2, [r3, #0]
			break;
  40150a:	e7d4      	b.n	4014b6 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40150c:	4b1c      	ldr	r3, [pc, #112]	; (401580 <SystemCoreClockUpdate+0xf4>)
  40150e:	6a1b      	ldr	r3, [r3, #32]
  401510:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401514:	d018      	beq.n	401548 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401516:	4a1d      	ldr	r2, [pc, #116]	; (40158c <SystemCoreClockUpdate+0x100>)
  401518:	4b1b      	ldr	r3, [pc, #108]	; (401588 <SystemCoreClockUpdate+0xfc>)
  40151a:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40151c:	4b18      	ldr	r3, [pc, #96]	; (401580 <SystemCoreClockUpdate+0xf4>)
  40151e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401520:	f003 0303 	and.w	r3, r3, #3
  401524:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401526:	4a16      	ldr	r2, [pc, #88]	; (401580 <SystemCoreClockUpdate+0xf4>)
  401528:	bf07      	ittee	eq
  40152a:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40152c:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40152e:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401530:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401532:	4815      	ldr	r0, [pc, #84]	; (401588 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  401534:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401538:	6803      	ldr	r3, [r0, #0]
  40153a:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  40153e:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401540:	fbb3 f3f2 	udiv	r3, r3, r2
  401544:	6003      	str	r3, [r0, #0]
  401546:	e7b6      	b.n	4014b6 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401548:	4a11      	ldr	r2, [pc, #68]	; (401590 <SystemCoreClockUpdate+0x104>)
  40154a:	4b0f      	ldr	r3, [pc, #60]	; (401588 <SystemCoreClockUpdate+0xfc>)
  40154c:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40154e:	4b0c      	ldr	r3, [pc, #48]	; (401580 <SystemCoreClockUpdate+0xf4>)
  401550:	6a1b      	ldr	r3, [r3, #32]
  401552:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401556:	2b10      	cmp	r3, #16
  401558:	d005      	beq.n	401566 <SystemCoreClockUpdate+0xda>
  40155a:	2b20      	cmp	r3, #32
  40155c:	d1de      	bne.n	40151c <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40155e:	4a0b      	ldr	r2, [pc, #44]	; (40158c <SystemCoreClockUpdate+0x100>)
  401560:	4b09      	ldr	r3, [pc, #36]	; (401588 <SystemCoreClockUpdate+0xfc>)
  401562:	601a      	str	r2, [r3, #0]
					break;
  401564:	e7da      	b.n	40151c <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401566:	4a0b      	ldr	r2, [pc, #44]	; (401594 <SystemCoreClockUpdate+0x108>)
  401568:	4b07      	ldr	r3, [pc, #28]	; (401588 <SystemCoreClockUpdate+0xfc>)
  40156a:	601a      	str	r2, [r3, #0]
					break;
  40156c:	e7d6      	b.n	40151c <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  40156e:	4a06      	ldr	r2, [pc, #24]	; (401588 <SystemCoreClockUpdate+0xfc>)
  401570:	6813      	ldr	r3, [r2, #0]
  401572:	4909      	ldr	r1, [pc, #36]	; (401598 <SystemCoreClockUpdate+0x10c>)
  401574:	fba1 1303 	umull	r1, r3, r1, r3
  401578:	085b      	lsrs	r3, r3, #1
  40157a:	6013      	str	r3, [r2, #0]
  40157c:	4770      	bx	lr
  40157e:	bf00      	nop
  401580:	400e0400 	.word	0x400e0400
  401584:	400e1410 	.word	0x400e1410
  401588:	20000008 	.word	0x20000008
  40158c:	00b71b00 	.word	0x00b71b00
  401590:	003d0900 	.word	0x003d0900
  401594:	007a1200 	.word	0x007a1200
  401598:	aaaaaaab 	.word	0xaaaaaaab

0040159c <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  40159c:	4b1a      	ldr	r3, [pc, #104]	; (401608 <system_init_flash+0x6c>)
  40159e:	4298      	cmp	r0, r3
  4015a0:	d914      	bls.n	4015cc <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  4015a2:	4b1a      	ldr	r3, [pc, #104]	; (40160c <system_init_flash+0x70>)
  4015a4:	4298      	cmp	r0, r3
  4015a6:	d919      	bls.n	4015dc <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  4015a8:	4b19      	ldr	r3, [pc, #100]	; (401610 <system_init_flash+0x74>)
  4015aa:	4298      	cmp	r0, r3
  4015ac:	d91d      	bls.n	4015ea <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4015ae:	4b19      	ldr	r3, [pc, #100]	; (401614 <system_init_flash+0x78>)
  4015b0:	4298      	cmp	r0, r3
  4015b2:	d921      	bls.n	4015f8 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4015b4:	4b18      	ldr	r3, [pc, #96]	; (401618 <system_init_flash+0x7c>)
  4015b6:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4015b8:	bf94      	ite	ls
  4015ba:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4015be:	4b17      	ldrhi	r3, [pc, #92]	; (40161c <system_init_flash+0x80>)
  4015c0:	4a17      	ldr	r2, [pc, #92]	; (401620 <system_init_flash+0x84>)
  4015c2:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4015c4:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4015c8:	6013      	str	r3, [r2, #0]
  4015ca:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4015cc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4015d0:	4a13      	ldr	r2, [pc, #76]	; (401620 <system_init_flash+0x84>)
  4015d2:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4015d4:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4015d8:	6013      	str	r3, [r2, #0]
  4015da:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4015dc:	4b11      	ldr	r3, [pc, #68]	; (401624 <system_init_flash+0x88>)
  4015de:	4a10      	ldr	r2, [pc, #64]	; (401620 <system_init_flash+0x84>)
  4015e0:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4015e2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4015e6:	6013      	str	r3, [r2, #0]
  4015e8:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4015ea:	4b0f      	ldr	r3, [pc, #60]	; (401628 <system_init_flash+0x8c>)
  4015ec:	4a0c      	ldr	r2, [pc, #48]	; (401620 <system_init_flash+0x84>)
  4015ee:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4015f0:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4015f4:	6013      	str	r3, [r2, #0]
  4015f6:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4015f8:	4b0c      	ldr	r3, [pc, #48]	; (40162c <system_init_flash+0x90>)
  4015fa:	4a09      	ldr	r2, [pc, #36]	; (401620 <system_init_flash+0x84>)
  4015fc:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4015fe:	f502 7200 	add.w	r2, r2, #512	; 0x200
  401602:	6013      	str	r3, [r2, #0]
  401604:	4770      	bx	lr
  401606:	bf00      	nop
  401608:	01312cff 	.word	0x01312cff
  40160c:	026259ff 	.word	0x026259ff
  401610:	039386ff 	.word	0x039386ff
  401614:	04c4b3ff 	.word	0x04c4b3ff
  401618:	05f5e0ff 	.word	0x05f5e0ff
  40161c:	04000500 	.word	0x04000500
  401620:	400e0a00 	.word	0x400e0a00
  401624:	04000100 	.word	0x04000100
  401628:	04000200 	.word	0x04000200
  40162c:	04000300 	.word	0x04000300

00401630 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401630:	4b0a      	ldr	r3, [pc, #40]	; (40165c <_sbrk+0x2c>)
  401632:	681b      	ldr	r3, [r3, #0]
  401634:	b153      	cbz	r3, 40164c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401636:	4b09      	ldr	r3, [pc, #36]	; (40165c <_sbrk+0x2c>)
  401638:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40163a:	181a      	adds	r2, r3, r0
  40163c:	4908      	ldr	r1, [pc, #32]	; (401660 <_sbrk+0x30>)
  40163e:	4291      	cmp	r1, r2
  401640:	db08      	blt.n	401654 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401642:	4610      	mov	r0, r2
  401644:	4a05      	ldr	r2, [pc, #20]	; (40165c <_sbrk+0x2c>)
  401646:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401648:	4618      	mov	r0, r3
  40164a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40164c:	4a05      	ldr	r2, [pc, #20]	; (401664 <_sbrk+0x34>)
  40164e:	4b03      	ldr	r3, [pc, #12]	; (40165c <_sbrk+0x2c>)
  401650:	601a      	str	r2, [r3, #0]
  401652:	e7f0      	b.n	401636 <_sbrk+0x6>
		return (caddr_t) -1;	
  401654:	f04f 30ff 	mov.w	r0, #4294967295
}
  401658:	4770      	bx	lr
  40165a:	bf00      	nop
  40165c:	20000e20 	.word	0x20000e20
  401660:	20027ffc 	.word	0x20027ffc
  401664:	20003eb8 	.word	0x20003eb8

00401668 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401668:	f04f 30ff 	mov.w	r0, #4294967295
  40166c:	4770      	bx	lr

0040166e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40166e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401672:	604b      	str	r3, [r1, #4]

	return 0;
}
  401674:	2000      	movs	r0, #0
  401676:	4770      	bx	lr

00401678 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401678:	2001      	movs	r0, #1
  40167a:	4770      	bx	lr

0040167c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40167c:	2000      	movs	r0, #0
  40167e:	4770      	bx	lr

00401680 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401680:	b5f0      	push	{r4, r5, r6, r7, lr}
  401682:	b083      	sub	sp, #12
  401684:	4605      	mov	r5, r0
  401686:	460c      	mov	r4, r1
	uint32_t val = 0;
  401688:	2300      	movs	r3, #0
  40168a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40168c:	4b18      	ldr	r3, [pc, #96]	; (4016f0 <usart_serial_getchar+0x70>)
  40168e:	4298      	cmp	r0, r3
  401690:	d00a      	beq.n	4016a8 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401692:	4b18      	ldr	r3, [pc, #96]	; (4016f4 <usart_serial_getchar+0x74>)
  401694:	4298      	cmp	r0, r3
  401696:	d00f      	beq.n	4016b8 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401698:	4b17      	ldr	r3, [pc, #92]	; (4016f8 <usart_serial_getchar+0x78>)
  40169a:	4298      	cmp	r0, r3
  40169c:	d014      	beq.n	4016c8 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40169e:	4b17      	ldr	r3, [pc, #92]	; (4016fc <usart_serial_getchar+0x7c>)
  4016a0:	429d      	cmp	r5, r3
  4016a2:	d01b      	beq.n	4016dc <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4016a4:	b003      	add	sp, #12
  4016a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  4016a8:	461f      	mov	r7, r3
  4016aa:	4e15      	ldr	r6, [pc, #84]	; (401700 <usart_serial_getchar+0x80>)
  4016ac:	4621      	mov	r1, r4
  4016ae:	4638      	mov	r0, r7
  4016b0:	47b0      	blx	r6
  4016b2:	2800      	cmp	r0, #0
  4016b4:	d1fa      	bne.n	4016ac <usart_serial_getchar+0x2c>
  4016b6:	e7f2      	b.n	40169e <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4016b8:	461e      	mov	r6, r3
  4016ba:	4d11      	ldr	r5, [pc, #68]	; (401700 <usart_serial_getchar+0x80>)
  4016bc:	4621      	mov	r1, r4
  4016be:	4630      	mov	r0, r6
  4016c0:	47a8      	blx	r5
  4016c2:	2800      	cmp	r0, #0
  4016c4:	d1fa      	bne.n	4016bc <usart_serial_getchar+0x3c>
  4016c6:	e7ed      	b.n	4016a4 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4016c8:	461e      	mov	r6, r3
  4016ca:	4d0e      	ldr	r5, [pc, #56]	; (401704 <usart_serial_getchar+0x84>)
  4016cc:	a901      	add	r1, sp, #4
  4016ce:	4630      	mov	r0, r6
  4016d0:	47a8      	blx	r5
  4016d2:	2800      	cmp	r0, #0
  4016d4:	d1fa      	bne.n	4016cc <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  4016d6:	9b01      	ldr	r3, [sp, #4]
  4016d8:	7023      	strb	r3, [r4, #0]
  4016da:	e7e3      	b.n	4016a4 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4016dc:	461e      	mov	r6, r3
  4016de:	4d09      	ldr	r5, [pc, #36]	; (401704 <usart_serial_getchar+0x84>)
  4016e0:	a901      	add	r1, sp, #4
  4016e2:	4630      	mov	r0, r6
  4016e4:	47a8      	blx	r5
  4016e6:	2800      	cmp	r0, #0
  4016e8:	d1fa      	bne.n	4016e0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  4016ea:	9b01      	ldr	r3, [sp, #4]
  4016ec:	7023      	strb	r3, [r4, #0]
}
  4016ee:	e7d9      	b.n	4016a4 <usart_serial_getchar+0x24>
  4016f0:	400e0600 	.word	0x400e0600
  4016f4:	400e0800 	.word	0x400e0800
  4016f8:	40024000 	.word	0x40024000
  4016fc:	40028000 	.word	0x40028000
  401700:	0040139f 	.word	0x0040139f
  401704:	004013c5 	.word	0x004013c5

00401708 <usart_serial_putchar>:
{
  401708:	b570      	push	{r4, r5, r6, lr}
  40170a:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  40170c:	4b18      	ldr	r3, [pc, #96]	; (401770 <usart_serial_putchar+0x68>)
  40170e:	4298      	cmp	r0, r3
  401710:	d00a      	beq.n	401728 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  401712:	4b18      	ldr	r3, [pc, #96]	; (401774 <usart_serial_putchar+0x6c>)
  401714:	4298      	cmp	r0, r3
  401716:	d010      	beq.n	40173a <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  401718:	4b17      	ldr	r3, [pc, #92]	; (401778 <usart_serial_putchar+0x70>)
  40171a:	4298      	cmp	r0, r3
  40171c:	d016      	beq.n	40174c <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  40171e:	4b17      	ldr	r3, [pc, #92]	; (40177c <usart_serial_putchar+0x74>)
  401720:	4298      	cmp	r0, r3
  401722:	d01c      	beq.n	40175e <usart_serial_putchar+0x56>
	return 0;
  401724:	2000      	movs	r0, #0
}
  401726:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401728:	461e      	mov	r6, r3
  40172a:	4d15      	ldr	r5, [pc, #84]	; (401780 <usart_serial_putchar+0x78>)
  40172c:	4621      	mov	r1, r4
  40172e:	4630      	mov	r0, r6
  401730:	47a8      	blx	r5
  401732:	2800      	cmp	r0, #0
  401734:	d1fa      	bne.n	40172c <usart_serial_putchar+0x24>
		return 1;
  401736:	2001      	movs	r0, #1
  401738:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40173a:	461e      	mov	r6, r3
  40173c:	4d10      	ldr	r5, [pc, #64]	; (401780 <usart_serial_putchar+0x78>)
  40173e:	4621      	mov	r1, r4
  401740:	4630      	mov	r0, r6
  401742:	47a8      	blx	r5
  401744:	2800      	cmp	r0, #0
  401746:	d1fa      	bne.n	40173e <usart_serial_putchar+0x36>
		return 1;
  401748:	2001      	movs	r0, #1
  40174a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40174c:	461e      	mov	r6, r3
  40174e:	4d0d      	ldr	r5, [pc, #52]	; (401784 <usart_serial_putchar+0x7c>)
  401750:	4621      	mov	r1, r4
  401752:	4630      	mov	r0, r6
  401754:	47a8      	blx	r5
  401756:	2800      	cmp	r0, #0
  401758:	d1fa      	bne.n	401750 <usart_serial_putchar+0x48>
		return 1;
  40175a:	2001      	movs	r0, #1
  40175c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40175e:	461e      	mov	r6, r3
  401760:	4d08      	ldr	r5, [pc, #32]	; (401784 <usart_serial_putchar+0x7c>)
  401762:	4621      	mov	r1, r4
  401764:	4630      	mov	r0, r6
  401766:	47a8      	blx	r5
  401768:	2800      	cmp	r0, #0
  40176a:	d1fa      	bne.n	401762 <usart_serial_putchar+0x5a>
		return 1;
  40176c:	2001      	movs	r0, #1
  40176e:	bd70      	pop	{r4, r5, r6, pc}
  401770:	400e0600 	.word	0x400e0600
  401774:	400e0800 	.word	0x400e0800
  401778:	40024000 	.word	0x40024000
  40177c:	40028000 	.word	0x40028000
  401780:	0040138f 	.word	0x0040138f
  401784:	004013b1 	.word	0x004013b1

00401788 <configure_lcd>:
float Actual_Temperature, f_temp = 0.0;

struct ili93xx_opt_t g_ili93xx_display_opt;

void configure_lcd()
{
  401788:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  40178c:	200a      	movs	r0, #10
  40178e:	4b2e      	ldr	r3, [pc, #184]	; (401848 <configure_lcd+0xc0>)
  401790:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  401792:	4c2e      	ldr	r4, [pc, #184]	; (40184c <configure_lcd+0xc4>)
  401794:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401798:	2101      	movs	r1, #1
  40179a:	4620      	mov	r0, r4
  40179c:	4b2c      	ldr	r3, [pc, #176]	; (401850 <configure_lcd+0xc8>)
  40179e:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  4017a0:	4a2c      	ldr	r2, [pc, #176]	; (401854 <configure_lcd+0xcc>)
  4017a2:	2101      	movs	r1, #1
  4017a4:	4620      	mov	r0, r4
  4017a6:	4b2c      	ldr	r3, [pc, #176]	; (401858 <configure_lcd+0xd0>)
  4017a8:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  4017aa:	4a2c      	ldr	r2, [pc, #176]	; (40185c <configure_lcd+0xd4>)
  4017ac:	2101      	movs	r1, #1
  4017ae:	4620      	mov	r0, r4
  4017b0:	4b2b      	ldr	r3, [pc, #172]	; (401860 <configure_lcd+0xd8>)
  4017b2:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  4017b4:	2203      	movs	r2, #3
  4017b6:	2101      	movs	r1, #1
  4017b8:	4620      	mov	r0, r4
  4017ba:	4b2a      	ldr	r3, [pc, #168]	; (401864 <configure_lcd+0xdc>)
  4017bc:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);

	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  4017be:	4d2a      	ldr	r5, [pc, #168]	; (401868 <configure_lcd+0xe0>)
  4017c0:	26f0      	movs	r6, #240	; 0xf0
  4017c2:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  4017c4:	f44f 77a0 	mov.w	r7, #320	; 0x140
  4017c8:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  4017ca:	2400      	movs	r4, #0
  4017cc:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  4017ce:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  4017d2:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  4017d6:	4b25      	ldr	r3, [pc, #148]	; (40186c <configure_lcd+0xe4>)
  4017d8:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  4017da:	4628      	mov	r0, r5
  4017dc:	4b24      	ldr	r3, [pc, #144]	; (401870 <configure_lcd+0xe8>)
  4017de:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  4017e0:	2008      	movs	r0, #8
  4017e2:	4b24      	ldr	r3, [pc, #144]	; (401874 <configure_lcd+0xec>)
  4017e4:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  4017e6:	4640      	mov	r0, r8
  4017e8:	4d23      	ldr	r5, [pc, #140]	; (401878 <configure_lcd+0xf0>)
  4017ea:	47a8      	blx	r5
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  4017ec:	463b      	mov	r3, r7
  4017ee:	4632      	mov	r2, r6
  4017f0:	4621      	mov	r1, r4
  4017f2:	4620      	mov	r0, r4
  4017f4:	4e21      	ldr	r6, [pc, #132]	; (40187c <configure_lcd+0xf4>)
  4017f6:	47b0      	blx	r6
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  4017f8:	4b21      	ldr	r3, [pc, #132]	; (401880 <configure_lcd+0xf8>)
  4017fa:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  4017fc:	4621      	mov	r1, r4
  4017fe:	4620      	mov	r0, r4
  401800:	4b20      	ldr	r3, [pc, #128]	; (401884 <configure_lcd+0xfc>)
  401802:	4798      	blx	r3
	
	/* Draw text on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  401804:	4620      	mov	r0, r4
  401806:	47a8      	blx	r5
	ili93xx_draw_string(10,  20, (uint8_t *)" Duty  Cycle: ");
  401808:	4a1f      	ldr	r2, [pc, #124]	; (401888 <configure_lcd+0x100>)
  40180a:	2114      	movs	r1, #20
  40180c:	200a      	movs	r0, #10
  40180e:	4c1f      	ldr	r4, [pc, #124]	; (40188c <configure_lcd+0x104>)
  401810:	47a0      	blx	r4
	ili93xx_draw_string(10,  50, (uint8_t *)" Temperature: ");
  401812:	4a1f      	ldr	r2, [pc, #124]	; (401890 <configure_lcd+0x108>)
  401814:	2132      	movs	r1, #50	; 0x32
  401816:	200a      	movs	r0, #10
  401818:	47a0      	blx	r4
	ili93xx_draw_string(10,  80, (uint8_t *)"     G. Hum.: ");
  40181a:	4a1e      	ldr	r2, [pc, #120]	; (401894 <configure_lcd+0x10c>)
  40181c:	2150      	movs	r1, #80	; 0x50
  40181e:	200a      	movs	r0, #10
  401820:	47a0      	blx	r4
	ili93xx_draw_string(10, 110, (uint8_t *)"    Stand-By: ");
  401822:	4a1d      	ldr	r2, [pc, #116]	; (401898 <configure_lcd+0x110>)
  401824:	216e      	movs	r1, #110	; 0x6e
  401826:	200a      	movs	r0, #10
  401828:	47a0      	blx	r4
	ili93xx_draw_string(10, 140, (uint8_t *)"Luminosidade: ");
  40182a:	4a1c      	ldr	r2, [pc, #112]	; (40189c <configure_lcd+0x114>)
  40182c:	218c      	movs	r1, #140	; 0x8c
  40182e:	200a      	movs	r0, #10
  401830:	47a0      	blx	r4
	ili93xx_draw_string(10, 170, (uint8_t *)"  Sts. Bomba: ");
  401832:	4a1b      	ldr	r2, [pc, #108]	; (4018a0 <configure_lcd+0x118>)
  401834:	21aa      	movs	r1, #170	; 0xaa
  401836:	200a      	movs	r0, #10
  401838:	47a0      	blx	r4
	ili93xx_draw_string(10, 200, (uint8_t *)"    Presence: ");
  40183a:	4a1a      	ldr	r2, [pc, #104]	; (4018a4 <configure_lcd+0x11c>)
  40183c:	21c8      	movs	r1, #200	; 0xc8
  40183e:	200a      	movs	r0, #10
  401840:	47a0      	blx	r4
  401842:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401846:	bf00      	nop
  401848:	00401305 	.word	0x00401305
  40184c:	400e0000 	.word	0x400e0000
  401850:	00400ad3 	.word	0x00400ad3
  401854:	0a0a0404 	.word	0x0a0a0404
  401858:	00400ad9 	.word	0x00400ad9
  40185c:	0016000a 	.word	0x0016000a
  401860:	00400ae1 	.word	0x00400ae1
  401864:	00400ae9 	.word	0x00400ae9
  401868:	20000e78 	.word	0x20000e78
  40186c:	00400221 	.word	0x00400221
  401870:	00400569 	.word	0x00400569
  401874:	004001c5 	.word	0x004001c5
  401878:	00400481 	.word	0x00400481
  40187c:	004008c9 	.word	0x004008c9
  401880:	0040044d 	.word	0x0040044d
  401884:	00400541 	.word	0x00400541
  401888:	004091f8 	.word	0x004091f8
  40188c:	00400991 	.word	0x00400991
  401890:	00409208 	.word	0x00409208
  401894:	00409218 	.word	0x00409218
  401898:	00409228 	.word	0x00409228
  40189c:	00409238 	.word	0x00409238
  4018a0:	00409248 	.word	0x00409248
  4018a4:	00409258 	.word	0x00409258

004018a8 <PWM_init>:

/* Rotina de inicializao do PWM */
void PWM_init(void)
{
	// disable the PIO (peripheral controls the pin)
	PIOA->PIO_PDR = PIO_PDR_P19;
  4018a8:	4b0f      	ldr	r3, [pc, #60]	; (4018e8 <PWM_init+0x40>)
  4018aa:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4018ae:	605a      	str	r2, [r3, #4]
	// select alternate function B (PWML0) for pin PA19
	PIOA->PIO_ABCDSR[0] |= PIO_ABCDSR_P19;
  4018b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4018b2:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
  4018b6:	671a      	str	r2, [r3, #112]	; 0x70
	PIOA->PIO_ABCDSR[1] &= ~PIO_ABCDSR_P19;
  4018b8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4018ba:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
  4018be:	675a      	str	r2, [r3, #116]	; 0x74
	// Enable the PWM peripheral from the Power Manger
	PMC->PMC_PCER0 = (1 << ID_PWM);
  4018c0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  4018c4:	f5a3 6320 	sub.w	r3, r3, #2560	; 0xa00
  4018c8:	611a      	str	r2, [r3, #16]
	// Select the Clock to run at the MCK (4MHz)
	PWM->PWM_CH_NUM[0].PWM_CMR = PWM_CMR_CPRE_MCK;
  4018ca:	4b08      	ldr	r3, [pc, #32]	; (4018ec <PWM_init+0x44>)
  4018cc:	2200      	movs	r2, #0
  4018ce:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
	// select the period 10msec
	PWM->PWM_CH_NUM[0].PWM_CPRD = 4096;// freq em khz
  4018d2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4018d6:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
	// select the duty cycle
	PWM->PWM_CH_NUM[0].PWM_CDTY = 3500;
  4018da:	f640 52ac 	movw	r2, #3500	; 0xdac
  4018de:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
	// enable the channel
	PWM->PWM_ENA = PWM_ENA_CHID0;
  4018e2:	2201      	movs	r2, #1
  4018e4:	605a      	str	r2, [r3, #4]
  4018e6:	4770      	bx	lr
  4018e8:	400e0e00 	.word	0x400e0e00
  4018ec:	40020000 	.word	0x40020000

004018f0 <UART_init>:
}

/* Rotina de inicializao do UART */
void UART_init()
{
  4018f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4018f4:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4018f6:	f8df 808c 	ldr.w	r8, [pc, #140]	; 401984 <UART_init+0x94>
  4018fa:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  4018fe:	4c16      	ldr	r4, [pc, #88]	; (401958 <UART_init+0x68>)
  401900:	6823      	ldr	r3, [r4, #0]
  401902:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401904:	68a3      	ldr	r3, [r4, #8]
  401906:	9303      	str	r3, [sp, #12]
  401908:	2008      	movs	r0, #8
  40190a:	4f14      	ldr	r7, [pc, #80]	; (40195c <UART_init+0x6c>)
  40190c:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  40190e:	4d14      	ldr	r5, [pc, #80]	; (401960 <UART_init+0x70>)
  401910:	a901      	add	r1, sp, #4
  401912:	4628      	mov	r0, r5
  401914:	4e13      	ldr	r6, [pc, #76]	; (401964 <UART_init+0x74>)
  401916:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401918:	4b13      	ldr	r3, [pc, #76]	; (401968 <UART_init+0x78>)
  40191a:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  40191c:	4a13      	ldr	r2, [pc, #76]	; (40196c <UART_init+0x7c>)
  40191e:	4b14      	ldr	r3, [pc, #80]	; (401970 <UART_init+0x80>)
  401920:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401922:	4a14      	ldr	r2, [pc, #80]	; (401974 <UART_init+0x84>)
  401924:	4b14      	ldr	r3, [pc, #80]	; (401978 <UART_init+0x88>)
  401926:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401928:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  40192c:	6823      	ldr	r3, [r4, #0]
  40192e:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401930:	68a3      	ldr	r3, [r4, #8]
  401932:	9303      	str	r3, [sp, #12]
  401934:	2008      	movs	r0, #8
  401936:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  401938:	a901      	add	r1, sp, #4
  40193a:	4628      	mov	r0, r5
  40193c:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  40193e:	4d0f      	ldr	r5, [pc, #60]	; (40197c <UART_init+0x8c>)
  401940:	682b      	ldr	r3, [r5, #0]
  401942:	2100      	movs	r1, #0
  401944:	6898      	ldr	r0, [r3, #8]
  401946:	4c0e      	ldr	r4, [pc, #56]	; (401980 <UART_init+0x90>)
  401948:	47a0      	blx	r4
	setbuf(stdin, NULL);
  40194a:	682b      	ldr	r3, [r5, #0]
  40194c:	2100      	movs	r1, #0
  40194e:	6858      	ldr	r0, [r3, #4]
  401950:	47a0      	blx	r4
		.paritytype = CONF_UART_PARITY,
		.stopbits = CONF_UART_STOP_BITS
	};
	usart_serial_init(CONF_UART, &usart_options);
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
}
  401952:	b004      	add	sp, #16
  401954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401958:	2000000c 	.word	0x2000000c
  40195c:	00401305 	.word	0x00401305
  401960:	400e0600 	.word	0x400e0600
  401964:	00401359 	.word	0x00401359
  401968:	20000e64 	.word	0x20000e64
  40196c:	00401709 	.word	0x00401709
  401970:	20000e60 	.word	0x20000e60
  401974:	00401681 	.word	0x00401681
  401978:	20000e5c 	.word	0x20000e5c
  40197c:	2000001c 	.word	0x2000001c
  401980:	00402e21 	.word	0x00402e21
  401984:	07270e00 	.word	0x07270e00

00401988 <presence_cfg>:

/* Configurao da Interrupo - Sensor de Presena */
void presence_cfg()
{
  401988:	b530      	push	{r4, r5, lr}
  40198a:	b083      	sub	sp, #12
	pio_set_input(PIOB, PIO_PB3, PIO_PULLUP | PIO_DEBOUNCE);
  40198c:	4c0d      	ldr	r4, [pc, #52]	; (4019c4 <presence_cfg+0x3c>)
  40198e:	2209      	movs	r2, #9
  401990:	2108      	movs	r1, #8
  401992:	4620      	mov	r0, r4
  401994:	4b0c      	ldr	r3, [pc, #48]	; (4019c8 <presence_cfg+0x40>)
  401996:	4798      	blx	r3
	pio_handler_set(PIOB, ID_PIOB, PIO_PB3, PIO_IT_RISE_EDGE, presence_interrupt);
  401998:	4b0c      	ldr	r3, [pc, #48]	; (4019cc <presence_cfg+0x44>)
  40199a:	9300      	str	r3, [sp, #0]
  40199c:	2370      	movs	r3, #112	; 0x70
  40199e:	2208      	movs	r2, #8
  4019a0:	210c      	movs	r1, #12
  4019a2:	4620      	mov	r0, r4
  4019a4:	4d0a      	ldr	r5, [pc, #40]	; (4019d0 <presence_cfg+0x48>)
  4019a6:	47a8      	blx	r5
	pio_enable_interrupt(PIOB, PIO_PB3);
  4019a8:	2108      	movs	r1, #8
  4019aa:	4620      	mov	r0, r4
  4019ac:	4b09      	ldr	r3, [pc, #36]	; (4019d4 <presence_cfg+0x4c>)
  4019ae:	4798      	blx	r3
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4019b0:	4b09      	ldr	r3, [pc, #36]	; (4019d8 <presence_cfg+0x50>)
  4019b2:	22e0      	movs	r2, #224	; 0xe0
  4019b4:	f883 230c 	strb.w	r2, [r3, #780]	; 0x30c
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4019b8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  4019bc:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority (PIOB_IRQn,14);
	NVIC_EnableIRQ(PIOB_IRQn);
}
  4019be:	b003      	add	sp, #12
  4019c0:	bd30      	pop	{r4, r5, pc}
  4019c2:	bf00      	nop
  4019c4:	400e1000 	.word	0x400e1000
  4019c8:	00400e49 	.word	0x00400e49
  4019cc:	00401bfd 	.word	0x00401bfd
  4019d0:	00401171 	.word	0x00401171
  4019d4:	00400ecf 	.word	0x00400ecf
  4019d8:	e000e100 	.word	0xe000e100

004019dc <configure_adc>:

void configure_adc(void)
{
  4019dc:	b538      	push	{r3, r4, r5, lr}
	pmc_enable_periph_clk(ID_ADC);
  4019de:	201d      	movs	r0, #29
  4019e0:	4b1a      	ldr	r3, [pc, #104]	; (401a4c <configure_adc+0x70>)
  4019e2:	4798      	blx	r3
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  4019e4:	4c1a      	ldr	r4, [pc, #104]	; (401a50 <configure_adc+0x74>)
  4019e6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4019ea:	4a1a      	ldr	r2, [pc, #104]	; (401a54 <configure_adc+0x78>)
  4019ec:	491a      	ldr	r1, [pc, #104]	; (401a58 <configure_adc+0x7c>)
  4019ee:	4620      	mov	r0, r4
  4019f0:	4d1a      	ldr	r5, [pc, #104]	; (401a5c <configure_adc+0x80>)
  4019f2:	47a8      	blx	r5
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  4019f4:	2302      	movs	r3, #2
  4019f6:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  4019fa:	210f      	movs	r1, #15
  4019fc:	4620      	mov	r0, r4
  4019fe:	4d18      	ldr	r5, [pc, #96]	; (401a60 <configure_adc+0x84>)
  401a00:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  401a02:	2200      	movs	r2, #0
  401a04:	4611      	mov	r1, r2
  401a06:	4620      	mov	r0, r4
  401a08:	4b16      	ldr	r3, [pc, #88]	; (401a64 <configure_adc+0x88>)
  401a0a:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL);
  401a0c:	2105      	movs	r1, #5
  401a0e:	4620      	mov	r0, r4
  401a10:	4d15      	ldr	r5, [pc, #84]	; (401a68 <configure_adc+0x8c>)
  401a12:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_L);
  401a14:	2106      	movs	r1, #6
  401a16:	4620      	mov	r0, r4
  401a18:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_TEMPERATURE_SENSOR);
  401a1a:	210f      	movs	r1, #15
  401a1c:	4620      	mov	r0, r4
  401a1e:	47a8      	blx	r5
	adc_enable_ts(ADC);							//Habilita sensor de temperatura	
  401a20:	4620      	mov	r0, r4
  401a22:	4b12      	ldr	r3, [pc, #72]	; (401a6c <configure_adc+0x90>)
  401a24:	4798      	blx	r3
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401a26:	4b12      	ldr	r3, [pc, #72]	; (401a70 <configure_adc+0x94>)
  401a28:	2200      	movs	r2, #0
  401a2a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401a2e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401a32:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(ADC_IRQn, 16);
	NVIC_EnableIRQ(ADC_IRQn);
	adc_enable_interrupt(ADC, ADC_ISR_EOC5);	//Habilita interrupo (Umidade)
  401a34:	2120      	movs	r1, #32
  401a36:	4620      	mov	r0, r4
  401a38:	4d0e      	ldr	r5, [pc, #56]	; (401a74 <configure_adc+0x98>)
  401a3a:	47a8      	blx	r5
	adc_enable_interrupt(ADC, ADC_ISR_EOC6);	//Habilita interrupo (Luminosidade)
  401a3c:	2140      	movs	r1, #64	; 0x40
  401a3e:	4620      	mov	r0, r4
  401a40:	47a8      	blx	r5
	adc_enable_interrupt(ADC, ADC_ISR_EOC15);	//Habilita interrupo (Temperatura)
  401a42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401a46:	4620      	mov	r0, r4
  401a48:	47a8      	blx	r5
  401a4a:	bd38      	pop	{r3, r4, r5, pc}
  401a4c:	00401305 	.word	0x00401305
  401a50:	40038000 	.word	0x40038000
  401a54:	0061a800 	.word	0x0061a800
  401a58:	07270e00 	.word	0x07270e00
  401a5c:	00400a41 	.word	0x00400a41
  401a60:	00400a83 	.word	0x00400a83
  401a64:	00400a75 	.word	0x00400a75
  401a68:	00400aa5 	.word	0x00400aa5
  401a6c:	00400ac5 	.word	0x00400ac5
  401a70:	e000e100 	.word	0xe000e100
  401a74:	00400abd 	.word	0x00400abd

00401a78 <pio_init>:
	}
}

void pio_init(void)
{
	PIOB->PIO_PER |= LED_ILUM;
  401a78:	4b06      	ldr	r3, [pc, #24]	; (401a94 <pio_init+0x1c>)
  401a7a:	681a      	ldr	r2, [r3, #0]
  401a7c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401a80:	601a      	str	r2, [r3, #0]
	PIOB->PIO_OER |= LED_ILUM;
  401a82:	691a      	ldr	r2, [r3, #16]
  401a84:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401a88:	611a      	str	r2, [r3, #16]
	PIOB->PIO_SODR |= LED_ILUM;
  401a8a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  401a8c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401a90:	631a      	str	r2, [r3, #48]	; 0x30
  401a92:	4770      	bx	lr
  401a94:	400e1000 	.word	0x400e1000

00401a98 <main>:
}

int main (void)
{
  401a98:	b500      	push	{lr}
  401a9a:	b085      	sub	sp, #20
	unsigned char key_input;
	/* Chamada de rotinas de inicializao */
	sysclk_init();
  401a9c:	4b1e      	ldr	r3, [pc, #120]	; (401b18 <main+0x80>)
  401a9e:	4798      	blx	r3
	board_init();
  401aa0:	4b1e      	ldr	r3, [pc, #120]	; (401b1c <main+0x84>)
  401aa2:	4798      	blx	r3
	pio_init();
  401aa4:	4b1e      	ldr	r3, [pc, #120]	; (401b20 <main+0x88>)
  401aa6:	4798      	blx	r3
	configure_lcd();
  401aa8:	4b1e      	ldr	r3, [pc, #120]	; (401b24 <main+0x8c>)
  401aaa:	4798      	blx	r3
	configure_adc();
  401aac:	4b1e      	ldr	r3, [pc, #120]	; (401b28 <main+0x90>)
  401aae:	4798      	blx	r3
	PWM_init();
  401ab0:	4b1e      	ldr	r3, [pc, #120]	; (401b2c <main+0x94>)
  401ab2:	4798      	blx	r3
	UART_init();
  401ab4:	4b1e      	ldr	r3, [pc, #120]	; (401b30 <main+0x98>)
  401ab6:	4798      	blx	r3
	presence_cfg();
  401ab8:	4b1e      	ldr	r3, [pc, #120]	; (401b34 <main+0x9c>)
  401aba:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC);
  401abc:	2017      	movs	r0, #23
  401abe:	4b1e      	ldr	r3, [pc, #120]	; (401b38 <main+0xa0>)
  401ac0:	4798      	blx	r3
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  401ac2:	4d1e      	ldr	r5, [pc, #120]	; (401b3c <main+0xa4>)
  401ac4:	9500      	str	r5, [sp, #0]
  401ac6:	ab03      	add	r3, sp, #12
  401ac8:	aa02      	add	r2, sp, #8
  401aca:	4629      	mov	r1, r5
  401acc:	2001      	movs	r0, #1
  401ace:	4c1c      	ldr	r4, [pc, #112]	; (401b40 <main+0xa8>)
  401ad0:	47a0      	blx	r4
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401ad2:	4c1c      	ldr	r4, [pc, #112]	; (401b44 <main+0xac>)
  401ad4:	9a03      	ldr	r2, [sp, #12]
  401ad6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401ada:	2100      	movs	r1, #0
  401adc:	4620      	mov	r0, r4
  401ade:	4b1a      	ldr	r3, [pc, #104]	; (401b48 <main+0xb0>)
  401ae0:	4798      	blx	r3
	tc_write_rc(TC, CHANNEL, counts);
  401ae2:	9a02      	ldr	r2, [sp, #8]
  401ae4:	fbb5 f2f2 	udiv	r2, r5, r2
  401ae8:	2100      	movs	r1, #0
  401aea:	4620      	mov	r0, r4
  401aec:	4b17      	ldr	r3, [pc, #92]	; (401b4c <main+0xb4>)
  401aee:	4798      	blx	r3
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401af0:	4b17      	ldr	r3, [pc, #92]	; (401b50 <main+0xb8>)
  401af2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401af6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401afa:	2150      	movs	r1, #80	; 0x50
  401afc:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401b00:	601a      	str	r2, [r3, #0]
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  401b02:	2210      	movs	r2, #16
  401b04:	2100      	movs	r1, #0
  401b06:	4620      	mov	r0, r4
  401b08:	4b12      	ldr	r3, [pc, #72]	; (401b54 <main+0xbc>)
  401b0a:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  401b0c:	2100      	movs	r1, #0
  401b0e:	4620      	mov	r0, r4
  401b10:	4b11      	ldr	r3, [pc, #68]	; (401b58 <main+0xc0>)
  401b12:	4798      	blx	r3
  401b14:	e7fe      	b.n	401b14 <main+0x7c>
  401b16:	bf00      	nop
  401b18:	00400b99 	.word	0x00400b99
  401b1c:	00400bfd 	.word	0x00400bfd
  401b20:	00401a79 	.word	0x00401a79
  401b24:	00401789 	.word	0x00401789
  401b28:	004019dd 	.word	0x004019dd
  401b2c:	004018a9 	.word	0x004018a9
  401b30:	004018f1 	.word	0x004018f1
  401b34:	00401989 	.word	0x00401989
  401b38:	00401305 	.word	0x00401305
  401b3c:	07270e00 	.word	0x07270e00
  401b40:	00400b29 	.word	0x00400b29
  401b44:	40010000 	.word	0x40010000
  401b48:	00400af1 	.word	0x00400af1
  401b4c:	00400b11 	.word	0x00400b11
  401b50:	e000e100 	.word	0xe000e100
  401b54:	00400b19 	.word	0x00400b19
  401b58:	00400b09 	.word	0x00400b09

00401b5c <bluetooth_update>:
}

/* Envia dados via Bluetooth */
/* Peridicamente ou quando detectada presena */
void bluetooth_update(void)
{
  401b5c:	b510      	push	{r4, lr}
	printf("Duty Cycle: %d%%\n", Actual_Duty_Cycle);
  401b5e:	4b16      	ldr	r3, [pc, #88]	; (401bb8 <bluetooth_update+0x5c>)
  401b60:	7819      	ldrb	r1, [r3, #0]
  401b62:	4816      	ldr	r0, [pc, #88]	; (401bbc <bluetooth_update+0x60>)
  401b64:	4c16      	ldr	r4, [pc, #88]	; (401bc0 <bluetooth_update+0x64>)
  401b66:	47a0      	blx	r4
	printf("Temperatura: %2.1f\n", Actual_Temperature);
  401b68:	4b16      	ldr	r3, [pc, #88]	; (401bc4 <bluetooth_update+0x68>)
  401b6a:	6818      	ldr	r0, [r3, #0]
  401b6c:	4b16      	ldr	r3, [pc, #88]	; (401bc8 <bluetooth_update+0x6c>)
  401b6e:	4798      	blx	r3
  401b70:	4602      	mov	r2, r0
  401b72:	460b      	mov	r3, r1
  401b74:	4815      	ldr	r0, [pc, #84]	; (401bcc <bluetooth_update+0x70>)
  401b76:	47a0      	blx	r4
	printf("Umidade (Solo): %i%%\n", Actual_Humidity);
  401b78:	4b15      	ldr	r3, [pc, #84]	; (401bd0 <bluetooth_update+0x74>)
  401b7a:	7819      	ldrb	r1, [r3, #0]
  401b7c:	4815      	ldr	r0, [pc, #84]	; (401bd4 <bluetooth_update+0x78>)
  401b7e:	47a0      	blx	r4
	printf("Stand-By: %ds\n", AuxStandBy);
  401b80:	4b15      	ldr	r3, [pc, #84]	; (401bd8 <bluetooth_update+0x7c>)
  401b82:	7819      	ldrb	r1, [r3, #0]
  401b84:	4815      	ldr	r0, [pc, #84]	; (401bdc <bluetooth_update+0x80>)
  401b86:	47a0      	blx	r4
	printf("Luminosidade: %d%%\n", Actual_Luminosity);
  401b88:	4b15      	ldr	r3, [pc, #84]	; (401be0 <bluetooth_update+0x84>)
  401b8a:	7819      	ldrb	r1, [r3, #0]
  401b8c:	4815      	ldr	r0, [pc, #84]	; (401be4 <bluetooth_update+0x88>)
  401b8e:	47a0      	blx	r4
	if (uBomba_Status == TRUE) printf("BOMBA LIGADA!\n");
  401b90:	4b15      	ldr	r3, [pc, #84]	; (401be8 <bluetooth_update+0x8c>)
  401b92:	781b      	ldrb	r3, [r3, #0]
  401b94:	2b01      	cmp	r3, #1
  401b96:	d007      	beq.n	401ba8 <bluetooth_update+0x4c>
	if (uPresence_sts == TRUE) printf("PRESENCA DETECTADA!\n");
  401b98:	4b14      	ldr	r3, [pc, #80]	; (401bec <bluetooth_update+0x90>)
  401b9a:	781b      	ldrb	r3, [r3, #0]
  401b9c:	2b01      	cmp	r3, #1
  401b9e:	d006      	beq.n	401bae <bluetooth_update+0x52>
	printf("\n");
  401ba0:	4813      	ldr	r0, [pc, #76]	; (401bf0 <bluetooth_update+0x94>)
  401ba2:	4b07      	ldr	r3, [pc, #28]	; (401bc0 <bluetooth_update+0x64>)
  401ba4:	4798      	blx	r3
  401ba6:	bd10      	pop	{r4, pc}
	if (uBomba_Status == TRUE) printf("BOMBA LIGADA!\n");
  401ba8:	4812      	ldr	r0, [pc, #72]	; (401bf4 <bluetooth_update+0x98>)
  401baa:	47a0      	blx	r4
  401bac:	e7f4      	b.n	401b98 <bluetooth_update+0x3c>
	if (uPresence_sts == TRUE) printf("PRESENCA DETECTADA!\n");
  401bae:	4812      	ldr	r0, [pc, #72]	; (401bf8 <bluetooth_update+0x9c>)
  401bb0:	4b03      	ldr	r3, [pc, #12]	; (401bc0 <bluetooth_update+0x64>)
  401bb2:	4798      	blx	r3
  401bb4:	e7f4      	b.n	401ba0 <bluetooth_update+0x44>
  401bb6:	bf00      	nop
  401bb8:	20000e89 	.word	0x20000e89
  401bbc:	0040916c 	.word	0x0040916c
  401bc0:	00402d5d 	.word	0x00402d5d
  401bc4:	20000e74 	.word	0x20000e74
  401bc8:	004022e5 	.word	0x004022e5
  401bcc:	00409180 	.word	0x00409180
  401bd0:	20000e8e 	.word	0x20000e8e
  401bd4:	00409194 	.word	0x00409194
  401bd8:	20000e70 	.word	0x20000e70
  401bdc:	004091ac 	.word	0x004091ac
  401be0:	20000e8a 	.word	0x20000e8a
  401be4:	004091bc 	.word	0x004091bc
  401be8:	20000e6e 	.word	0x20000e6e
  401bec:	20000e71 	.word	0x20000e71
  401bf0:	0040917c 	.word	0x0040917c
  401bf4:	004091d0 	.word	0x004091d0
  401bf8:	004091e0 	.word	0x004091e0

00401bfc <presence_interrupt>:
{
  401bfc:	b508      	push	{r3, lr}
	uPresence_sts = TRUE;
  401bfe:	2201      	movs	r2, #1
  401c00:	4b03      	ldr	r3, [pc, #12]	; (401c10 <presence_interrupt+0x14>)
  401c02:	701a      	strb	r2, [r3, #0]
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401c04:	2008      	movs	r0, #8
  401c06:	4b03      	ldr	r3, [pc, #12]	; (401c14 <presence_interrupt+0x18>)
  401c08:	4798      	blx	r3
	bluetooth_update();
  401c0a:	4b03      	ldr	r3, [pc, #12]	; (401c18 <presence_interrupt+0x1c>)
  401c0c:	4798      	blx	r3
  401c0e:	bd08      	pop	{r3, pc}
  401c10:	20000e71 	.word	0x20000e71
  401c14:	004001c5 	.word	0x004001c5
  401c18:	00401b5d 	.word	0x00401b5d

00401c1c <display_update>:
}

void display_update(void)
{	
  401c1c:	b530      	push	{r4, r5, lr}
  401c1e:	b091      	sub	sp, #68	; 0x44
	Actual_Duty_Cycle = ((PWM->PWM_CH_NUM[0].PWM_CDTY)*100)/MAX_DIGITAL_DC;
  401c20:	4b38      	ldr	r3, [pc, #224]	; (401d04 <display_update+0xe8>)
  401c22:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
  401c26:	2364      	movs	r3, #100	; 0x64
  401c28:	fb03 f302 	mul.w	r3, r3, r2
  401c2c:	4a36      	ldr	r2, [pc, #216]	; (401d08 <display_update+0xec>)
  401c2e:	fba2 1203 	umull	r1, r2, r2, r3
  401c32:	1a9b      	subs	r3, r3, r2
  401c34:	eb02 0253 	add.w	r2, r2, r3, lsr #1
  401c38:	0ad2      	lsrs	r2, r2, #11
  401c3a:	b2d3      	uxtb	r3, r2
  401c3c:	4933      	ldr	r1, [pc, #204]	; (401d0c <display_update+0xf0>)
  401c3e:	700b      	strb	r3, [r1, #0]
	if (Actual_Duty_Cycle == 0)	uBomba_Status = FALSE;
  401c40:	2b00      	cmp	r3, #0
  401c42:	d156      	bne.n	401cf2 <display_update+0xd6>
  401c44:	2100      	movs	r1, #0
  401c46:	4b32      	ldr	r3, [pc, #200]	; (401d10 <display_update+0xf4>)
  401c48:	7019      	strb	r1, [r3, #0]
	else						uBomba_Status = TRUE;
		
	char buffer1[10], buffer2[10], buffer3[10], buffer4[10], buffer5[10], buffer6[10];
	sprintf (buffer1, "%d%%", Actual_Duty_Cycle);	//DC
  401c4a:	4d32      	ldr	r5, [pc, #200]	; (401d14 <display_update+0xf8>)
  401c4c:	b2d2      	uxtb	r2, r2
  401c4e:	4629      	mov	r1, r5
  401c50:	a80d      	add	r0, sp, #52	; 0x34
  401c52:	4c31      	ldr	r4, [pc, #196]	; (401d18 <display_update+0xfc>)
  401c54:	47a0      	blx	r4
	sprintf (buffer2, "%2.1f", Actual_Temperature);	//Temperatura
  401c56:	4b31      	ldr	r3, [pc, #196]	; (401d1c <display_update+0x100>)
  401c58:	6818      	ldr	r0, [r3, #0]
  401c5a:	4b31      	ldr	r3, [pc, #196]	; (401d20 <display_update+0x104>)
  401c5c:	4798      	blx	r3
  401c5e:	4602      	mov	r2, r0
  401c60:	460b      	mov	r3, r1
  401c62:	4930      	ldr	r1, [pc, #192]	; (401d24 <display_update+0x108>)
  401c64:	a80a      	add	r0, sp, #40	; 0x28
  401c66:	47a0      	blx	r4
 	sprintf (buffer4, "%d%%", Actual_Humidity);		//Umidade-Solo
  401c68:	4b2f      	ldr	r3, [pc, #188]	; (401d28 <display_update+0x10c>)
  401c6a:	781a      	ldrb	r2, [r3, #0]
  401c6c:	4629      	mov	r1, r5
  401c6e:	a807      	add	r0, sp, #28
  401c70:	47a0      	blx	r4
	sprintf (buffer5, "%ds", AuxStandBy);			//Stand-By at prxima ao
  401c72:	4b2e      	ldr	r3, [pc, #184]	; (401d2c <display_update+0x110>)
  401c74:	781a      	ldrb	r2, [r3, #0]
  401c76:	492e      	ldr	r1, [pc, #184]	; (401d30 <display_update+0x114>)
  401c78:	a804      	add	r0, sp, #16
  401c7a:	47a0      	blx	r4
	sprintf (buffer6, "%d%%", Actual_Luminosity);	//Luminosidade
  401c7c:	4b2d      	ldr	r3, [pc, #180]	; (401d34 <display_update+0x118>)
  401c7e:	781a      	ldrb	r2, [r3, #0]
  401c80:	4629      	mov	r1, r5
  401c82:	a801      	add	r0, sp, #4
  401c84:	47a0      	blx	r4
		
	// Desenha retngulo
	ili93xx_set_foreground_color(COLOR_SKYBLUE);
  401c86:	482c      	ldr	r0, [pc, #176]	; (401d38 <display_update+0x11c>)
  401c88:	4c2c      	ldr	r4, [pc, #176]	; (401d3c <display_update+0x120>)
  401c8a:	47a0      	blx	r4
	ili93xx_draw_filled_rectangle(170, 0, 240, 320);
  401c8c:	f44f 73a0 	mov.w	r3, #320	; 0x140
  401c90:	22f0      	movs	r2, #240	; 0xf0
  401c92:	2100      	movs	r1, #0
  401c94:	20aa      	movs	r0, #170	; 0xaa
  401c96:	4d2a      	ldr	r5, [pc, #168]	; (401d40 <display_update+0x124>)
  401c98:	47a8      	blx	r5
	
	// Escreve uma String no LCD na posio 140, 180
	ili93xx_set_foreground_color(COLOR_BLACK);
  401c9a:	2000      	movs	r0, #0
  401c9c:	47a0      	blx	r4
	ili93xx_draw_string(180, 20, (uint8_t*) buffer1);	//(x32, y32, string) DC
  401c9e:	aa0d      	add	r2, sp, #52	; 0x34
  401ca0:	2114      	movs	r1, #20
  401ca2:	20b4      	movs	r0, #180	; 0xb4
  401ca4:	4c27      	ldr	r4, [pc, #156]	; (401d44 <display_update+0x128>)
  401ca6:	47a0      	blx	r4
	ili93xx_draw_string(180, 50, (uint16_t*) buffer2);	//(x32, y32, string) Temperatura
  401ca8:	aa0a      	add	r2, sp, #40	; 0x28
  401caa:	2132      	movs	r1, #50	; 0x32
  401cac:	20b4      	movs	r0, #180	; 0xb4
  401cae:	47a0      	blx	r4
 	ili93xx_draw_string(180, 80, (uint8_t*) buffer4);	//(x32, y32, string) Umidade-Solo
  401cb0:	aa07      	add	r2, sp, #28
  401cb2:	2150      	movs	r1, #80	; 0x50
  401cb4:	20b4      	movs	r0, #180	; 0xb4
  401cb6:	47a0      	blx	r4
 	ili93xx_draw_string(180, 110, (uint8_t*) buffer5);	//(x32, y32, string) Luminosidade
  401cb8:	aa04      	add	r2, sp, #16
  401cba:	216e      	movs	r1, #110	; 0x6e
  401cbc:	20b4      	movs	r0, #180	; 0xb4
  401cbe:	47a0      	blx	r4
	ili93xx_draw_string(180, 140, (uint8_t*) buffer6);	//(x32, y32, string) Tempo Display 
  401cc0:	aa01      	add	r2, sp, #4
  401cc2:	218c      	movs	r1, #140	; 0x8c
  401cc4:	20b4      	movs	r0, #180	; 0xb4
  401cc6:	47a0      	blx	r4
	if (uBomba_Status == TRUE)	ili93xx_draw_string(180, 170,"ON");
  401cc8:	4b11      	ldr	r3, [pc, #68]	; (401d10 <display_update+0xf4>)
  401cca:	781b      	ldrb	r3, [r3, #0]
  401ccc:	2b01      	cmp	r3, #1
  401cce:	d014      	beq.n	401cfa <display_update+0xde>
	else						ili93xx_draw_string(180, 170,"OFF");
  401cd0:	4a1d      	ldr	r2, [pc, #116]	; (401d48 <display_update+0x12c>)
  401cd2:	21aa      	movs	r1, #170	; 0xaa
  401cd4:	20b4      	movs	r0, #180	; 0xb4
  401cd6:	4b1b      	ldr	r3, [pc, #108]	; (401d44 <display_update+0x128>)
  401cd8:	4798      	blx	r3
 	if (uPresence_sts == TRUE)	ili93xx_draw_string(180, 200,"YES");	//(x32, y32, string)
  401cda:	4b1c      	ldr	r3, [pc, #112]	; (401d4c <display_update+0x130>)
  401cdc:	781b      	ldrb	r3, [r3, #0]
  401cde:	2b01      	cmp	r3, #1
  401ce0:	bf0c      	ite	eq
  401ce2:	4a1b      	ldreq	r2, [pc, #108]	; (401d50 <display_update+0x134>)
 	else						ili93xx_draw_string(180, 200,"NO ");	//(x32, y32, string)
  401ce4:	4a1b      	ldrne	r2, [pc, #108]	; (401d54 <display_update+0x138>)
  401ce6:	21c8      	movs	r1, #200	; 0xc8
  401ce8:	20b4      	movs	r0, #180	; 0xb4
  401cea:	4b16      	ldr	r3, [pc, #88]	; (401d44 <display_update+0x128>)
  401cec:	4798      	blx	r3
  401cee:	b011      	add	sp, #68	; 0x44
  401cf0:	bd30      	pop	{r4, r5, pc}
	else						uBomba_Status = TRUE;
  401cf2:	2101      	movs	r1, #1
  401cf4:	4b06      	ldr	r3, [pc, #24]	; (401d10 <display_update+0xf4>)
  401cf6:	7019      	strb	r1, [r3, #0]
  401cf8:	e7a7      	b.n	401c4a <display_update+0x2e>
	if (uBomba_Status == TRUE)	ili93xx_draw_string(180, 170,"ON");
  401cfa:	4a17      	ldr	r2, [pc, #92]	; (401d58 <display_update+0x13c>)
  401cfc:	21aa      	movs	r1, #170	; 0xaa
  401cfe:	20b4      	movs	r0, #180	; 0xb4
  401d00:	47a0      	blx	r4
  401d02:	e7ea      	b.n	401cda <display_update+0xbe>
  401d04:	40020000 	.word	0x40020000
  401d08:	00100101 	.word	0x00100101
  401d0c:	20000e89 	.word	0x20000e89
  401d10:	20000e6e 	.word	0x20000e6e
  401d14:	00409268 	.word	0x00409268
  401d18:	00402fc1 	.word	0x00402fc1
  401d1c:	20000e74 	.word	0x20000e74
  401d20:	004022e5 	.word	0x004022e5
  401d24:	00409270 	.word	0x00409270
  401d28:	20000e8e 	.word	0x20000e8e
  401d2c:	20000e70 	.word	0x20000e70
  401d30:	00409278 	.word	0x00409278
  401d34:	20000e8a 	.word	0x20000e8a
  401d38:	0087ceeb 	.word	0x0087ceeb
  401d3c:	00400481 	.word	0x00400481
  401d40:	004008c9 	.word	0x004008c9
  401d44:	00400991 	.word	0x00400991
  401d48:	00409280 	.word	0x00409280
  401d4c:	20000e71 	.word	0x20000e71
  401d50:	00409284 	.word	0x00409284
  401d54:	00409288 	.word	0x00409288
  401d58:	0040927c 	.word	0x0040927c

00401d5c <bomba_control>:
{
  401d5c:	b508      	push	{r3, lr}
	if (Actual_Humidity < TERRA_SECA)	PWM->PWM_CH_NUM[0].PWM_CDTYUPD = BOMBA_Max;
  401d5e:	4b0d      	ldr	r3, [pc, #52]	; (401d94 <bomba_control+0x38>)
  401d60:	781b      	ldrb	r3, [r3, #0]
  401d62:	2b13      	cmp	r3, #19
  401d64:	d90f      	bls.n	401d86 <bomba_control+0x2a>
	else if ((Actual_Humidity >= TERRA_SECA) && (Actual_Humidity<TERRA_UMID))	PWM->PWM_CH_NUM[0].PWM_CDTYUPD = BOMBA_Med;
  401d66:	3b14      	subs	r3, #20
  401d68:	b2db      	uxtb	r3, r3
  401d6a:	2b13      	cmp	r3, #19
  401d6c:	bf94      	ite	ls
  401d6e:	f640 62d8 	movwls	r2, #3800	; 0xed8
	else	PWM->PWM_CH_NUM[0].PWM_CDTYUPD = BOMBA_Off;
  401d72:	2200      	movhi	r2, #0
  401d74:	4b08      	ldr	r3, [pc, #32]	; (401d98 <bomba_control+0x3c>)
  401d76:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
	uCNTbmb = 0;
  401d7a:	2200      	movs	r2, #0
  401d7c:	4b07      	ldr	r3, [pc, #28]	; (401d9c <bomba_control+0x40>)
  401d7e:	701a      	strb	r2, [r3, #0]
	display_update();	//Atualiza Display	
  401d80:	4b07      	ldr	r3, [pc, #28]	; (401da0 <bomba_control+0x44>)
  401d82:	4798      	blx	r3
  401d84:	bd08      	pop	{r3, pc}
	if (Actual_Humidity < TERRA_SECA)	PWM->PWM_CH_NUM[0].PWM_CDTYUPD = BOMBA_Max;
  401d86:	f640 72ff 	movw	r2, #4095	; 0xfff
  401d8a:	4b03      	ldr	r3, [pc, #12]	; (401d98 <bomba_control+0x3c>)
  401d8c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  401d90:	e7f3      	b.n	401d7a <bomba_control+0x1e>
  401d92:	bf00      	nop
  401d94:	20000e8e 	.word	0x20000e8e
  401d98:	40020000 	.word	0x40020000
  401d9c:	20000e8b 	.word	0x20000e8b
  401da0:	00401c1d 	.word	0x00401c1d
  401da4:	00000000 	.word	0x00000000

00401da8 <ADC_Handler>:
{	
  401da8:	b570      	push	{r4, r5, r6, lr}
    if (adc_get_status(ADC) & ADC_ISR_EOC5)
  401daa:	483f      	ldr	r0, [pc, #252]	; (401ea8 <ADC_Handler+0x100>)
  401dac:	4b3f      	ldr	r3, [pc, #252]	; (401eac <ADC_Handler+0x104>)
  401dae:	4798      	blx	r3
  401db0:	f010 0f20 	tst.w	r0, #32
  401db4:	d10c      	bne.n	401dd0 <ADC_Handler+0x28>
	if (adc_get_status(ADC) & ADC_ISR_EOC6)		Actual_Luminosity = (100*adc_get_channel_value(ADC, ADC_CHANNEL_L))/MAX_DIGITAL_AD;
  401db6:	483c      	ldr	r0, [pc, #240]	; (401ea8 <ADC_Handler+0x100>)
  401db8:	4b3c      	ldr	r3, [pc, #240]	; (401eac <ADC_Handler+0x104>)
  401dba:	4798      	blx	r3
  401dbc:	f010 0f40 	tst.w	r0, #64	; 0x40
  401dc0:	d121      	bne.n	401e06 <ADC_Handler+0x5e>
	if (adc_get_status(ADC) & ADC_ISR_EOC15)
  401dc2:	4839      	ldr	r0, [pc, #228]	; (401ea8 <ADC_Handler+0x100>)
  401dc4:	4b39      	ldr	r3, [pc, #228]	; (401eac <ADC_Handler+0x104>)
  401dc6:	4798      	blx	r3
  401dc8:	f410 4f00 	tst.w	r0, #32768	; 0x8000
  401dcc:	d12c      	bne.n	401e28 <ADC_Handler+0x80>
  401dce:	bd70      	pop	{r4, r5, r6, pc}
    	Actual_Humidity = (MAX_DIGITAL_AD - adc_get_channel_value(ADC, ADC_CHANNEL))/10;
  401dd0:	2105      	movs	r1, #5
  401dd2:	4835      	ldr	r0, [pc, #212]	; (401ea8 <ADC_Handler+0x100>)
  401dd4:	4b36      	ldr	r3, [pc, #216]	; (401eb0 <ADC_Handler+0x108>)
  401dd6:	4798      	blx	r3
  401dd8:	f5c0 607f 	rsb	r0, r0, #4080	; 0xff0
  401ddc:	300f      	adds	r0, #15
  401dde:	4b35      	ldr	r3, [pc, #212]	; (401eb4 <ADC_Handler+0x10c>)
  401de0:	fba3 3000 	umull	r3, r0, r3, r0
  401de4:	f3c0 00c7 	ubfx	r0, r0, #3, #8
    	if (Actual_Humidity>100)			Actual_Humidity = 100;
  401de8:	2864      	cmp	r0, #100	; 0x64
  401dea:	d808      	bhi.n	401dfe <ADC_Handler+0x56>
    	Actual_Humidity = (MAX_DIGITAL_AD - adc_get_channel_value(ADC, ADC_CHANNEL))/10;
  401dec:	4b32      	ldr	r3, [pc, #200]	; (401eb8 <ADC_Handler+0x110>)
  401dee:	7018      	strb	r0, [r3, #0]
    	if (uCNTsampl>TEMPO_AMOSTRAGEM)		bomba_control();	//Chama Controle da Bomba
  401df0:	4b32      	ldr	r3, [pc, #200]	; (401ebc <ADC_Handler+0x114>)
  401df2:	781b      	ldrb	r3, [r3, #0]
  401df4:	2b0a      	cmp	r3, #10
  401df6:	d9de      	bls.n	401db6 <ADC_Handler+0xe>
  401df8:	4b31      	ldr	r3, [pc, #196]	; (401ec0 <ADC_Handler+0x118>)
  401dfa:	4798      	blx	r3
  401dfc:	e7db      	b.n	401db6 <ADC_Handler+0xe>
    	if (Actual_Humidity>100)			Actual_Humidity = 100;
  401dfe:	2264      	movs	r2, #100	; 0x64
  401e00:	4b2d      	ldr	r3, [pc, #180]	; (401eb8 <ADC_Handler+0x110>)
  401e02:	701a      	strb	r2, [r3, #0]
  401e04:	e7f4      	b.n	401df0 <ADC_Handler+0x48>
	if (adc_get_status(ADC) & ADC_ISR_EOC6)		Actual_Luminosity = (100*adc_get_channel_value(ADC, ADC_CHANNEL_L))/MAX_DIGITAL_AD;
  401e06:	2106      	movs	r1, #6
  401e08:	4827      	ldr	r0, [pc, #156]	; (401ea8 <ADC_Handler+0x100>)
  401e0a:	4b29      	ldr	r3, [pc, #164]	; (401eb0 <ADC_Handler+0x108>)
  401e0c:	4798      	blx	r3
  401e0e:	2364      	movs	r3, #100	; 0x64
  401e10:	fb03 f000 	mul.w	r0, r3, r0
  401e14:	4b2b      	ldr	r3, [pc, #172]	; (401ec4 <ADC_Handler+0x11c>)
  401e16:	fba3 2300 	umull	r2, r3, r3, r0
  401e1a:	1ac0      	subs	r0, r0, r3
  401e1c:	eb03 0350 	add.w	r3, r3, r0, lsr #1
  401e20:	0adb      	lsrs	r3, r3, #11
  401e22:	4a29      	ldr	r2, [pc, #164]	; (401ec8 <ADC_Handler+0x120>)
  401e24:	7013      	strb	r3, [r2, #0]
  401e26:	e7cc      	b.n	401dc2 <ADC_Handler+0x1a>
		l_vol = adc_get_channel_value(ADC, ADC_TEMPERATURE_SENSOR) * VOLT_REF_T / MAX_DIGITAL_T;
  401e28:	210f      	movs	r1, #15
  401e2a:	481f      	ldr	r0, [pc, #124]	; (401ea8 <ADC_Handler+0x100>)
  401e2c:	4b20      	ldr	r3, [pc, #128]	; (401eb0 <ADC_Handler+0x108>)
  401e2e:	4798      	blx	r3
		if (uCNTtemp<N_AMOSTRAS_T) 
  401e30:	4b26      	ldr	r3, [pc, #152]	; (401ecc <ADC_Handler+0x124>)
  401e32:	781c      	ldrb	r4, [r3, #0]
  401e34:	2c09      	cmp	r4, #9
  401e36:	d90c      	bls.n	401e52 <ADC_Handler+0xaa>
			uCNTtemp = 0;
  401e38:	2200      	movs	r2, #0
  401e3a:	4b24      	ldr	r3, [pc, #144]	; (401ecc <ADC_Handler+0x124>)
  401e3c:	701a      	strb	r2, [r3, #0]
			Actual_Temperature = f_temp/N_AMOSTRAS_T;
  401e3e:	4c24      	ldr	r4, [pc, #144]	; (401ed0 <ADC_Handler+0x128>)
  401e40:	4924      	ldr	r1, [pc, #144]	; (401ed4 <ADC_Handler+0x12c>)
  401e42:	6820      	ldr	r0, [r4, #0]
  401e44:	4b24      	ldr	r3, [pc, #144]	; (401ed8 <ADC_Handler+0x130>)
  401e46:	4798      	blx	r3
  401e48:	4b24      	ldr	r3, [pc, #144]	; (401edc <ADC_Handler+0x134>)
  401e4a:	6018      	str	r0, [r3, #0]
			f_temp = 0;
  401e4c:	2300      	movs	r3, #0
  401e4e:	6023      	str	r3, [r4, #0]
}
  401e50:	e7bd      	b.n	401dce <ADC_Handler+0x26>
			f_temp += aux_temp;
  401e52:	4d1f      	ldr	r5, [pc, #124]	; (401ed0 <ADC_Handler+0x128>)
		l_vol = adc_get_channel_value(ADC, ADC_TEMPERATURE_SENSOR) * VOLT_REF_T / MAX_DIGITAL_T;
  401e54:	f640 43e4 	movw	r3, #3300	; 0xce4
  401e58:	fb03 f000 	mul.w	r0, r3, r0
  401e5c:	4b19      	ldr	r3, [pc, #100]	; (401ec4 <ADC_Handler+0x11c>)
  401e5e:	fba3 2300 	umull	r2, r3, r3, r0
  401e62:	1ac0      	subs	r0, r0, r3
  401e64:	eb03 0050 	add.w	r0, r3, r0, lsr #1
  401e68:	0ac0      	lsrs	r0, r0, #11
		aux_temp = (float)(l_vol - 1440) * 0.21276 + 27.0;
  401e6a:	f5a0 60b4 	sub.w	r0, r0, #1440	; 0x5a0
  401e6e:	4b1c      	ldr	r3, [pc, #112]	; (401ee0 <ADC_Handler+0x138>)
  401e70:	4798      	blx	r3
  401e72:	4b1c      	ldr	r3, [pc, #112]	; (401ee4 <ADC_Handler+0x13c>)
  401e74:	4798      	blx	r3
  401e76:	a30a      	add	r3, pc, #40	; (adr r3, 401ea0 <ADC_Handler+0xf8>)
  401e78:	e9d3 2300 	ldrd	r2, r3, [r3]
  401e7c:	4e1a      	ldr	r6, [pc, #104]	; (401ee8 <ADC_Handler+0x140>)
  401e7e:	47b0      	blx	r6
  401e80:	2200      	movs	r2, #0
  401e82:	4b1a      	ldr	r3, [pc, #104]	; (401eec <ADC_Handler+0x144>)
  401e84:	4e1a      	ldr	r6, [pc, #104]	; (401ef0 <ADC_Handler+0x148>)
  401e86:	47b0      	blx	r6
  401e88:	4b1a      	ldr	r3, [pc, #104]	; (401ef4 <ADC_Handler+0x14c>)
  401e8a:	4798      	blx	r3
			f_temp += aux_temp;
  401e8c:	6829      	ldr	r1, [r5, #0]
  401e8e:	4b1a      	ldr	r3, [pc, #104]	; (401ef8 <ADC_Handler+0x150>)
  401e90:	4798      	blx	r3
  401e92:	6028      	str	r0, [r5, #0]
			uCNTtemp++;
  401e94:	3401      	adds	r4, #1
  401e96:	4b0d      	ldr	r3, [pc, #52]	; (401ecc <ADC_Handler+0x124>)
  401e98:	701c      	strb	r4, [r3, #0]
  401e9a:	bd70      	pop	{r4, r5, r6, pc}
  401e9c:	f3af 8000 	nop.w
  401ea0:	3cf2cf96 	.word	0x3cf2cf96
  401ea4:	3fcb3bb8 	.word	0x3fcb3bb8
  401ea8:	40038000 	.word	0x40038000
  401eac:	00400ac1 	.word	0x00400ac1
  401eb0:	00400aaf 	.word	0x00400aaf
  401eb4:	cccccccd 	.word	0xcccccccd
  401eb8:	20000e8e 	.word	0x20000e8e
  401ebc:	20000e8c 	.word	0x20000e8c
  401ec0:	00401d5d 	.word	0x00401d5d
  401ec4:	00100101 	.word	0x00100101
  401ec8:	20000e8a 	.word	0x20000e8a
  401ecc:	20000e88 	.word	0x20000e88
  401ed0:	20000e24 	.word	0x20000e24
  401ed4:	41200000 	.word	0x41200000
  401ed8:	00402bd5 	.word	0x00402bd5
  401edc:	20000e74 	.word	0x20000e74
  401ee0:	004029c5 	.word	0x004029c5
  401ee4:	004022e5 	.word	0x004022e5
  401ee8:	0040238d 	.word	0x0040238d
  401eec:	403b0000 	.word	0x403b0000
  401ef0:	00402029 	.word	0x00402029
  401ef4:	004027b1 	.word	0x004027b1
  401ef8:	0040285d 	.word	0x0040285d

00401efc <TC0_Handler>:
{
  401efc:	b508      	push	{r3, lr}
	uCNTbmb++;
  401efe:	4a35      	ldr	r2, [pc, #212]	; (401fd4 <TC0_Handler+0xd8>)
  401f00:	7813      	ldrb	r3, [r2, #0]
  401f02:	3301      	adds	r3, #1
  401f04:	b2db      	uxtb	r3, r3
  401f06:	7013      	strb	r3, [r2, #0]
	uTimeSendBluetooth++;
  401f08:	4933      	ldr	r1, [pc, #204]	; (401fd8 <TC0_Handler+0xdc>)
  401f0a:	780a      	ldrb	r2, [r1, #0]
  401f0c:	3201      	adds	r2, #1
  401f0e:	700a      	strb	r2, [r1, #0]
	if ((TEMPO_AMOSTRAGEM-uCNTbmb) > 0)	AuxStandBy = (TEMPO_AMOSTRAGEM-uCNTbmb);
  401f10:	f1c3 020a 	rsb	r2, r3, #10
  401f14:	2a00      	cmp	r2, #0
  401f16:	dd2d      	ble.n	401f74 <TC0_Handler+0x78>
  401f18:	4613      	mov	r3, r2
  401f1a:	4a30      	ldr	r2, [pc, #192]	; (401fdc <TC0_Handler+0xe0>)
  401f1c:	7013      	strb	r3, [r2, #0]
	tc_get_status(TC,CHANNEL);
  401f1e:	2100      	movs	r1, #0
  401f20:	482f      	ldr	r0, [pc, #188]	; (401fe0 <TC0_Handler+0xe4>)
  401f22:	4b30      	ldr	r3, [pc, #192]	; (401fe4 <TC0_Handler+0xe8>)
  401f24:	4798      	blx	r3
	adc_start(ADC);		//Inicia converso A/D	
  401f26:	4830      	ldr	r0, [pc, #192]	; (401fe8 <TC0_Handler+0xec>)
  401f28:	4b30      	ldr	r3, [pc, #192]	; (401fec <TC0_Handler+0xf0>)
  401f2a:	4798      	blx	r3
	if (uPresence_sts == TRUE)
  401f2c:	4b30      	ldr	r3, [pc, #192]	; (401ff0 <TC0_Handler+0xf4>)
  401f2e:	781b      	ldrb	r3, [r3, #0]
  401f30:	2b01      	cmp	r3, #1
  401f32:	d023      	beq.n	401f7c <TC0_Handler+0x80>
		uPresence_sts = 0;
  401f34:	2300      	movs	r3, #0
  401f36:	4a2e      	ldr	r2, [pc, #184]	; (401ff0 <TC0_Handler+0xf4>)
  401f38:	7013      	strb	r3, [r2, #0]
		uTimePresence = 0;
  401f3a:	4a2e      	ldr	r2, [pc, #184]	; (401ff4 <TC0_Handler+0xf8>)
  401f3c:	7013      	strb	r3, [r2, #0]
		aat31xx_disable_backlight(); 
  401f3e:	4b2e      	ldr	r3, [pc, #184]	; (401ff8 <TC0_Handler+0xfc>)
  401f40:	4798      	blx	r3
		PIOB->PIO_CODR |= LED_ILUM;
  401f42:	4a2e      	ldr	r2, [pc, #184]	; (401ffc <TC0_Handler+0x100>)
  401f44:	6b53      	ldr	r3, [r2, #52]	; 0x34
  401f46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  401f4a:	6353      	str	r3, [r2, #52]	; 0x34
		LED_Off(LED1_GPIO);
  401f4c:	2014      	movs	r0, #20
  401f4e:	4b2c      	ldr	r3, [pc, #176]	; (402000 <TC0_Handler+0x104>)
  401f50:	4798      	blx	r3
	if (uTimeSendBluetooth>BLUETOOTH_TIME)
  401f52:	4b21      	ldr	r3, [pc, #132]	; (401fd8 <TC0_Handler+0xdc>)
  401f54:	781b      	ldrb	r3, [r3, #0]
  401f56:	2b14      	cmp	r3, #20
  401f58:	d835      	bhi.n	401fc6 <TC0_Handler+0xca>
	if ((uCNTbmb>TEMPO_AMOSTRAGEM)||(Actual_Humidity >= TERRA_MAX))	bomba_control();	//Chama Controle da Bomba
  401f5a:	4b1e      	ldr	r3, [pc, #120]	; (401fd4 <TC0_Handler+0xd8>)
  401f5c:	781b      	ldrb	r3, [r3, #0]
  401f5e:	2b0a      	cmp	r3, #10
  401f60:	d803      	bhi.n	401f6a <TC0_Handler+0x6e>
  401f62:	4b28      	ldr	r3, [pc, #160]	; (402004 <TC0_Handler+0x108>)
  401f64:	781b      	ldrb	r3, [r3, #0]
  401f66:	2b5e      	cmp	r3, #94	; 0x5e
  401f68:	d901      	bls.n	401f6e <TC0_Handler+0x72>
  401f6a:	4b27      	ldr	r3, [pc, #156]	; (402008 <TC0_Handler+0x10c>)
  401f6c:	4798      	blx	r3
	display_update();	//Atualiza Display
  401f6e:	4b27      	ldr	r3, [pc, #156]	; (40200c <TC0_Handler+0x110>)
  401f70:	4798      	blx	r3
  401f72:	bd08      	pop	{r3, pc}
	else	AuxStandBy = 0;
  401f74:	2200      	movs	r2, #0
  401f76:	4b19      	ldr	r3, [pc, #100]	; (401fdc <TC0_Handler+0xe0>)
  401f78:	701a      	strb	r2, [r3, #0]
  401f7a:	e7d0      	b.n	401f1e <TC0_Handler+0x22>
		if (Actual_Luminosity < LUM_MIN) PIOB->PIO_SODR |= LED_ILUM;
  401f7c:	4b24      	ldr	r3, [pc, #144]	; (402010 <TC0_Handler+0x114>)
  401f7e:	781b      	ldrb	r3, [r3, #0]
  401f80:	2b3b      	cmp	r3, #59	; 0x3b
  401f82:	d804      	bhi.n	401f8e <TC0_Handler+0x92>
  401f84:	4a1d      	ldr	r2, [pc, #116]	; (401ffc <TC0_Handler+0x100>)
  401f86:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401f88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  401f8c:	6313      	str	r3, [r2, #48]	; 0x30
		LED_On(LED1_GPIO);
  401f8e:	2014      	movs	r0, #20
  401f90:	4b20      	ldr	r3, [pc, #128]	; (402014 <TC0_Handler+0x118>)
  401f92:	4798      	blx	r3
		if (uTimePresence>BACKLIGHT_TIME)
  401f94:	4b17      	ldr	r3, [pc, #92]	; (401ff4 <TC0_Handler+0xf8>)
  401f96:	781b      	ldrb	r3, [r3, #0]
  401f98:	2b3c      	cmp	r3, #60	; 0x3c
  401f9a:	d804      	bhi.n	401fa6 <TC0_Handler+0xaa>
		uTimePresence++;
  401f9c:	4a15      	ldr	r2, [pc, #84]	; (401ff4 <TC0_Handler+0xf8>)
  401f9e:	7813      	ldrb	r3, [r2, #0]
  401fa0:	3301      	adds	r3, #1
  401fa2:	7013      	strb	r3, [r2, #0]
  401fa4:	e7d5      	b.n	401f52 <TC0_Handler+0x56>
			uPresence_sts = 0;
  401fa6:	2300      	movs	r3, #0
  401fa8:	4a11      	ldr	r2, [pc, #68]	; (401ff0 <TC0_Handler+0xf4>)
  401faa:	7013      	strb	r3, [r2, #0]
			uTimePresence = 0;
  401fac:	4a11      	ldr	r2, [pc, #68]	; (401ff4 <TC0_Handler+0xf8>)
  401fae:	7013      	strb	r3, [r2, #0]
			aat31xx_disable_backlight();
  401fb0:	4b11      	ldr	r3, [pc, #68]	; (401ff8 <TC0_Handler+0xfc>)
  401fb2:	4798      	blx	r3
			PIOB->PIO_CODR |= LED_ILUM;
  401fb4:	4a11      	ldr	r2, [pc, #68]	; (401ffc <TC0_Handler+0x100>)
  401fb6:	6b53      	ldr	r3, [r2, #52]	; 0x34
  401fb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  401fbc:	6353      	str	r3, [r2, #52]	; 0x34
			LED_Off(LED1_GPIO);
  401fbe:	2014      	movs	r0, #20
  401fc0:	4b0f      	ldr	r3, [pc, #60]	; (402000 <TC0_Handler+0x104>)
  401fc2:	4798      	blx	r3
  401fc4:	e7ea      	b.n	401f9c <TC0_Handler+0xa0>
		uTimeSendBluetooth = 0;
  401fc6:	2200      	movs	r2, #0
  401fc8:	4b03      	ldr	r3, [pc, #12]	; (401fd8 <TC0_Handler+0xdc>)
  401fca:	701a      	strb	r2, [r3, #0]
		bluetooth_update();
  401fcc:	4b12      	ldr	r3, [pc, #72]	; (402018 <TC0_Handler+0x11c>)
  401fce:	4798      	blx	r3
  401fd0:	e7c3      	b.n	401f5a <TC0_Handler+0x5e>
  401fd2:	bf00      	nop
  401fd4:	20000e8b 	.word	0x20000e8b
  401fd8:	20000e6c 	.word	0x20000e6c
  401fdc:	20000e70 	.word	0x20000e70
  401fe0:	40010000 	.word	0x40010000
  401fe4:	00400b21 	.word	0x00400b21
  401fe8:	40038000 	.word	0x40038000
  401fec:	00400a9f 	.word	0x00400a9f
  401ff0:	20000e71 	.word	0x20000e71
  401ff4:	20000e8d 	.word	0x20000e8d
  401ff8:	00400221 	.word	0x00400221
  401ffc:	400e1000 	.word	0x400e1000
  402000:	00400d41 	.word	0x00400d41
  402004:	20000e8e 	.word	0x20000e8e
  402008:	00401d5d 	.word	0x00401d5d
  40200c:	00401c1d 	.word	0x00401c1d
  402010:	20000e8a 	.word	0x20000e8a
  402014:	00400d7d 	.word	0x00400d7d
  402018:	00401b5d 	.word	0x00401b5d

0040201c <__aeabi_drsub>:
  40201c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  402020:	e002      	b.n	402028 <__adddf3>
  402022:	bf00      	nop

00402024 <__aeabi_dsub>:
  402024:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402028 <__adddf3>:
  402028:	b530      	push	{r4, r5, lr}
  40202a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40202e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  402032:	ea94 0f05 	teq	r4, r5
  402036:	bf08      	it	eq
  402038:	ea90 0f02 	teqeq	r0, r2
  40203c:	bf1f      	itttt	ne
  40203e:	ea54 0c00 	orrsne.w	ip, r4, r0
  402042:	ea55 0c02 	orrsne.w	ip, r5, r2
  402046:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40204a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40204e:	f000 80e2 	beq.w	402216 <__adddf3+0x1ee>
  402052:	ea4f 5454 	mov.w	r4, r4, lsr #21
  402056:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40205a:	bfb8      	it	lt
  40205c:	426d      	neglt	r5, r5
  40205e:	dd0c      	ble.n	40207a <__adddf3+0x52>
  402060:	442c      	add	r4, r5
  402062:	ea80 0202 	eor.w	r2, r0, r2
  402066:	ea81 0303 	eor.w	r3, r1, r3
  40206a:	ea82 0000 	eor.w	r0, r2, r0
  40206e:	ea83 0101 	eor.w	r1, r3, r1
  402072:	ea80 0202 	eor.w	r2, r0, r2
  402076:	ea81 0303 	eor.w	r3, r1, r3
  40207a:	2d36      	cmp	r5, #54	; 0x36
  40207c:	bf88      	it	hi
  40207e:	bd30      	pophi	{r4, r5, pc}
  402080:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402084:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402088:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40208c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  402090:	d002      	beq.n	402098 <__adddf3+0x70>
  402092:	4240      	negs	r0, r0
  402094:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402098:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40209c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4020a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4020a4:	d002      	beq.n	4020ac <__adddf3+0x84>
  4020a6:	4252      	negs	r2, r2
  4020a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  4020ac:	ea94 0f05 	teq	r4, r5
  4020b0:	f000 80a7 	beq.w	402202 <__adddf3+0x1da>
  4020b4:	f1a4 0401 	sub.w	r4, r4, #1
  4020b8:	f1d5 0e20 	rsbs	lr, r5, #32
  4020bc:	db0d      	blt.n	4020da <__adddf3+0xb2>
  4020be:	fa02 fc0e 	lsl.w	ip, r2, lr
  4020c2:	fa22 f205 	lsr.w	r2, r2, r5
  4020c6:	1880      	adds	r0, r0, r2
  4020c8:	f141 0100 	adc.w	r1, r1, #0
  4020cc:	fa03 f20e 	lsl.w	r2, r3, lr
  4020d0:	1880      	adds	r0, r0, r2
  4020d2:	fa43 f305 	asr.w	r3, r3, r5
  4020d6:	4159      	adcs	r1, r3
  4020d8:	e00e      	b.n	4020f8 <__adddf3+0xd0>
  4020da:	f1a5 0520 	sub.w	r5, r5, #32
  4020de:	f10e 0e20 	add.w	lr, lr, #32
  4020e2:	2a01      	cmp	r2, #1
  4020e4:	fa03 fc0e 	lsl.w	ip, r3, lr
  4020e8:	bf28      	it	cs
  4020ea:	f04c 0c02 	orrcs.w	ip, ip, #2
  4020ee:	fa43 f305 	asr.w	r3, r3, r5
  4020f2:	18c0      	adds	r0, r0, r3
  4020f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4020f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4020fc:	d507      	bpl.n	40210e <__adddf3+0xe6>
  4020fe:	f04f 0e00 	mov.w	lr, #0
  402102:	f1dc 0c00 	rsbs	ip, ip, #0
  402106:	eb7e 0000 	sbcs.w	r0, lr, r0
  40210a:	eb6e 0101 	sbc.w	r1, lr, r1
  40210e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  402112:	d31b      	bcc.n	40214c <__adddf3+0x124>
  402114:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402118:	d30c      	bcc.n	402134 <__adddf3+0x10c>
  40211a:	0849      	lsrs	r1, r1, #1
  40211c:	ea5f 0030 	movs.w	r0, r0, rrx
  402120:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402124:	f104 0401 	add.w	r4, r4, #1
  402128:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40212c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  402130:	f080 809a 	bcs.w	402268 <__adddf3+0x240>
  402134:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402138:	bf08      	it	eq
  40213a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40213e:	f150 0000 	adcs.w	r0, r0, #0
  402142:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402146:	ea41 0105 	orr.w	r1, r1, r5
  40214a:	bd30      	pop	{r4, r5, pc}
  40214c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  402150:	4140      	adcs	r0, r0
  402152:	eb41 0101 	adc.w	r1, r1, r1
  402156:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40215a:	f1a4 0401 	sub.w	r4, r4, #1
  40215e:	d1e9      	bne.n	402134 <__adddf3+0x10c>
  402160:	f091 0f00 	teq	r1, #0
  402164:	bf04      	itt	eq
  402166:	4601      	moveq	r1, r0
  402168:	2000      	moveq	r0, #0
  40216a:	fab1 f381 	clz	r3, r1
  40216e:	bf08      	it	eq
  402170:	3320      	addeq	r3, #32
  402172:	f1a3 030b 	sub.w	r3, r3, #11
  402176:	f1b3 0220 	subs.w	r2, r3, #32
  40217a:	da0c      	bge.n	402196 <__adddf3+0x16e>
  40217c:	320c      	adds	r2, #12
  40217e:	dd08      	ble.n	402192 <__adddf3+0x16a>
  402180:	f102 0c14 	add.w	ip, r2, #20
  402184:	f1c2 020c 	rsb	r2, r2, #12
  402188:	fa01 f00c 	lsl.w	r0, r1, ip
  40218c:	fa21 f102 	lsr.w	r1, r1, r2
  402190:	e00c      	b.n	4021ac <__adddf3+0x184>
  402192:	f102 0214 	add.w	r2, r2, #20
  402196:	bfd8      	it	le
  402198:	f1c2 0c20 	rsble	ip, r2, #32
  40219c:	fa01 f102 	lsl.w	r1, r1, r2
  4021a0:	fa20 fc0c 	lsr.w	ip, r0, ip
  4021a4:	bfdc      	itt	le
  4021a6:	ea41 010c 	orrle.w	r1, r1, ip
  4021aa:	4090      	lslle	r0, r2
  4021ac:	1ae4      	subs	r4, r4, r3
  4021ae:	bfa2      	ittt	ge
  4021b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4021b4:	4329      	orrge	r1, r5
  4021b6:	bd30      	popge	{r4, r5, pc}
  4021b8:	ea6f 0404 	mvn.w	r4, r4
  4021bc:	3c1f      	subs	r4, #31
  4021be:	da1c      	bge.n	4021fa <__adddf3+0x1d2>
  4021c0:	340c      	adds	r4, #12
  4021c2:	dc0e      	bgt.n	4021e2 <__adddf3+0x1ba>
  4021c4:	f104 0414 	add.w	r4, r4, #20
  4021c8:	f1c4 0220 	rsb	r2, r4, #32
  4021cc:	fa20 f004 	lsr.w	r0, r0, r4
  4021d0:	fa01 f302 	lsl.w	r3, r1, r2
  4021d4:	ea40 0003 	orr.w	r0, r0, r3
  4021d8:	fa21 f304 	lsr.w	r3, r1, r4
  4021dc:	ea45 0103 	orr.w	r1, r5, r3
  4021e0:	bd30      	pop	{r4, r5, pc}
  4021e2:	f1c4 040c 	rsb	r4, r4, #12
  4021e6:	f1c4 0220 	rsb	r2, r4, #32
  4021ea:	fa20 f002 	lsr.w	r0, r0, r2
  4021ee:	fa01 f304 	lsl.w	r3, r1, r4
  4021f2:	ea40 0003 	orr.w	r0, r0, r3
  4021f6:	4629      	mov	r1, r5
  4021f8:	bd30      	pop	{r4, r5, pc}
  4021fa:	fa21 f004 	lsr.w	r0, r1, r4
  4021fe:	4629      	mov	r1, r5
  402200:	bd30      	pop	{r4, r5, pc}
  402202:	f094 0f00 	teq	r4, #0
  402206:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40220a:	bf06      	itte	eq
  40220c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402210:	3401      	addeq	r4, #1
  402212:	3d01      	subne	r5, #1
  402214:	e74e      	b.n	4020b4 <__adddf3+0x8c>
  402216:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40221a:	bf18      	it	ne
  40221c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402220:	d029      	beq.n	402276 <__adddf3+0x24e>
  402222:	ea94 0f05 	teq	r4, r5
  402226:	bf08      	it	eq
  402228:	ea90 0f02 	teqeq	r0, r2
  40222c:	d005      	beq.n	40223a <__adddf3+0x212>
  40222e:	ea54 0c00 	orrs.w	ip, r4, r0
  402232:	bf04      	itt	eq
  402234:	4619      	moveq	r1, r3
  402236:	4610      	moveq	r0, r2
  402238:	bd30      	pop	{r4, r5, pc}
  40223a:	ea91 0f03 	teq	r1, r3
  40223e:	bf1e      	ittt	ne
  402240:	2100      	movne	r1, #0
  402242:	2000      	movne	r0, #0
  402244:	bd30      	popne	{r4, r5, pc}
  402246:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40224a:	d105      	bne.n	402258 <__adddf3+0x230>
  40224c:	0040      	lsls	r0, r0, #1
  40224e:	4149      	adcs	r1, r1
  402250:	bf28      	it	cs
  402252:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402256:	bd30      	pop	{r4, r5, pc}
  402258:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40225c:	bf3c      	itt	cc
  40225e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  402262:	bd30      	popcc	{r4, r5, pc}
  402264:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402268:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40226c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402270:	f04f 0000 	mov.w	r0, #0
  402274:	bd30      	pop	{r4, r5, pc}
  402276:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40227a:	bf1a      	itte	ne
  40227c:	4619      	movne	r1, r3
  40227e:	4610      	movne	r0, r2
  402280:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  402284:	bf1c      	itt	ne
  402286:	460b      	movne	r3, r1
  402288:	4602      	movne	r2, r0
  40228a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40228e:	bf06      	itte	eq
  402290:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  402294:	ea91 0f03 	teqeq	r1, r3
  402298:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40229c:	bd30      	pop	{r4, r5, pc}
  40229e:	bf00      	nop

004022a0 <__aeabi_ui2d>:
  4022a0:	f090 0f00 	teq	r0, #0
  4022a4:	bf04      	itt	eq
  4022a6:	2100      	moveq	r1, #0
  4022a8:	4770      	bxeq	lr
  4022aa:	b530      	push	{r4, r5, lr}
  4022ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4022b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4022b4:	f04f 0500 	mov.w	r5, #0
  4022b8:	f04f 0100 	mov.w	r1, #0
  4022bc:	e750      	b.n	402160 <__adddf3+0x138>
  4022be:	bf00      	nop

004022c0 <__aeabi_i2d>:
  4022c0:	f090 0f00 	teq	r0, #0
  4022c4:	bf04      	itt	eq
  4022c6:	2100      	moveq	r1, #0
  4022c8:	4770      	bxeq	lr
  4022ca:	b530      	push	{r4, r5, lr}
  4022cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4022d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4022d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4022d8:	bf48      	it	mi
  4022da:	4240      	negmi	r0, r0
  4022dc:	f04f 0100 	mov.w	r1, #0
  4022e0:	e73e      	b.n	402160 <__adddf3+0x138>
  4022e2:	bf00      	nop

004022e4 <__aeabi_f2d>:
  4022e4:	0042      	lsls	r2, r0, #1
  4022e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4022ea:	ea4f 0131 	mov.w	r1, r1, rrx
  4022ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4022f2:	bf1f      	itttt	ne
  4022f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4022f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4022fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402300:	4770      	bxne	lr
  402302:	f092 0f00 	teq	r2, #0
  402306:	bf14      	ite	ne
  402308:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40230c:	4770      	bxeq	lr
  40230e:	b530      	push	{r4, r5, lr}
  402310:	f44f 7460 	mov.w	r4, #896	; 0x380
  402314:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402318:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40231c:	e720      	b.n	402160 <__adddf3+0x138>
  40231e:	bf00      	nop

00402320 <__aeabi_ul2d>:
  402320:	ea50 0201 	orrs.w	r2, r0, r1
  402324:	bf08      	it	eq
  402326:	4770      	bxeq	lr
  402328:	b530      	push	{r4, r5, lr}
  40232a:	f04f 0500 	mov.w	r5, #0
  40232e:	e00a      	b.n	402346 <__aeabi_l2d+0x16>

00402330 <__aeabi_l2d>:
  402330:	ea50 0201 	orrs.w	r2, r0, r1
  402334:	bf08      	it	eq
  402336:	4770      	bxeq	lr
  402338:	b530      	push	{r4, r5, lr}
  40233a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40233e:	d502      	bpl.n	402346 <__aeabi_l2d+0x16>
  402340:	4240      	negs	r0, r0
  402342:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402346:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40234a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40234e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402352:	f43f aedc 	beq.w	40210e <__adddf3+0xe6>
  402356:	f04f 0203 	mov.w	r2, #3
  40235a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40235e:	bf18      	it	ne
  402360:	3203      	addne	r2, #3
  402362:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  402366:	bf18      	it	ne
  402368:	3203      	addne	r2, #3
  40236a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40236e:	f1c2 0320 	rsb	r3, r2, #32
  402372:	fa00 fc03 	lsl.w	ip, r0, r3
  402376:	fa20 f002 	lsr.w	r0, r0, r2
  40237a:	fa01 fe03 	lsl.w	lr, r1, r3
  40237e:	ea40 000e 	orr.w	r0, r0, lr
  402382:	fa21 f102 	lsr.w	r1, r1, r2
  402386:	4414      	add	r4, r2
  402388:	e6c1      	b.n	40210e <__adddf3+0xe6>
  40238a:	bf00      	nop

0040238c <__aeabi_dmul>:
  40238c:	b570      	push	{r4, r5, r6, lr}
  40238e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402392:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402396:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40239a:	bf1d      	ittte	ne
  40239c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4023a0:	ea94 0f0c 	teqne	r4, ip
  4023a4:	ea95 0f0c 	teqne	r5, ip
  4023a8:	f000 f8de 	bleq	402568 <__aeabi_dmul+0x1dc>
  4023ac:	442c      	add	r4, r5
  4023ae:	ea81 0603 	eor.w	r6, r1, r3
  4023b2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4023b6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4023ba:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4023be:	bf18      	it	ne
  4023c0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4023c4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4023c8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4023cc:	d038      	beq.n	402440 <__aeabi_dmul+0xb4>
  4023ce:	fba0 ce02 	umull	ip, lr, r0, r2
  4023d2:	f04f 0500 	mov.w	r5, #0
  4023d6:	fbe1 e502 	umlal	lr, r5, r1, r2
  4023da:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4023de:	fbe0 e503 	umlal	lr, r5, r0, r3
  4023e2:	f04f 0600 	mov.w	r6, #0
  4023e6:	fbe1 5603 	umlal	r5, r6, r1, r3
  4023ea:	f09c 0f00 	teq	ip, #0
  4023ee:	bf18      	it	ne
  4023f0:	f04e 0e01 	orrne.w	lr, lr, #1
  4023f4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4023f8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4023fc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402400:	d204      	bcs.n	40240c <__aeabi_dmul+0x80>
  402402:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402406:	416d      	adcs	r5, r5
  402408:	eb46 0606 	adc.w	r6, r6, r6
  40240c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402410:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402414:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402418:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40241c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402420:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402424:	bf88      	it	hi
  402426:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40242a:	d81e      	bhi.n	40246a <__aeabi_dmul+0xde>
  40242c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402430:	bf08      	it	eq
  402432:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402436:	f150 0000 	adcs.w	r0, r0, #0
  40243a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40243e:	bd70      	pop	{r4, r5, r6, pc}
  402440:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402444:	ea46 0101 	orr.w	r1, r6, r1
  402448:	ea40 0002 	orr.w	r0, r0, r2
  40244c:	ea81 0103 	eor.w	r1, r1, r3
  402450:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402454:	bfc2      	ittt	gt
  402456:	ebd4 050c 	rsbsgt	r5, r4, ip
  40245a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40245e:	bd70      	popgt	{r4, r5, r6, pc}
  402460:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402464:	f04f 0e00 	mov.w	lr, #0
  402468:	3c01      	subs	r4, #1
  40246a:	f300 80ab 	bgt.w	4025c4 <__aeabi_dmul+0x238>
  40246e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  402472:	bfde      	ittt	le
  402474:	2000      	movle	r0, #0
  402476:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40247a:	bd70      	pople	{r4, r5, r6, pc}
  40247c:	f1c4 0400 	rsb	r4, r4, #0
  402480:	3c20      	subs	r4, #32
  402482:	da35      	bge.n	4024f0 <__aeabi_dmul+0x164>
  402484:	340c      	adds	r4, #12
  402486:	dc1b      	bgt.n	4024c0 <__aeabi_dmul+0x134>
  402488:	f104 0414 	add.w	r4, r4, #20
  40248c:	f1c4 0520 	rsb	r5, r4, #32
  402490:	fa00 f305 	lsl.w	r3, r0, r5
  402494:	fa20 f004 	lsr.w	r0, r0, r4
  402498:	fa01 f205 	lsl.w	r2, r1, r5
  40249c:	ea40 0002 	orr.w	r0, r0, r2
  4024a0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4024a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4024a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4024ac:	fa21 f604 	lsr.w	r6, r1, r4
  4024b0:	eb42 0106 	adc.w	r1, r2, r6
  4024b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4024b8:	bf08      	it	eq
  4024ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4024be:	bd70      	pop	{r4, r5, r6, pc}
  4024c0:	f1c4 040c 	rsb	r4, r4, #12
  4024c4:	f1c4 0520 	rsb	r5, r4, #32
  4024c8:	fa00 f304 	lsl.w	r3, r0, r4
  4024cc:	fa20 f005 	lsr.w	r0, r0, r5
  4024d0:	fa01 f204 	lsl.w	r2, r1, r4
  4024d4:	ea40 0002 	orr.w	r0, r0, r2
  4024d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4024dc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4024e0:	f141 0100 	adc.w	r1, r1, #0
  4024e4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4024e8:	bf08      	it	eq
  4024ea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4024ee:	bd70      	pop	{r4, r5, r6, pc}
  4024f0:	f1c4 0520 	rsb	r5, r4, #32
  4024f4:	fa00 f205 	lsl.w	r2, r0, r5
  4024f8:	ea4e 0e02 	orr.w	lr, lr, r2
  4024fc:	fa20 f304 	lsr.w	r3, r0, r4
  402500:	fa01 f205 	lsl.w	r2, r1, r5
  402504:	ea43 0302 	orr.w	r3, r3, r2
  402508:	fa21 f004 	lsr.w	r0, r1, r4
  40250c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402510:	fa21 f204 	lsr.w	r2, r1, r4
  402514:	ea20 0002 	bic.w	r0, r0, r2
  402518:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40251c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402520:	bf08      	it	eq
  402522:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402526:	bd70      	pop	{r4, r5, r6, pc}
  402528:	f094 0f00 	teq	r4, #0
  40252c:	d10f      	bne.n	40254e <__aeabi_dmul+0x1c2>
  40252e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402532:	0040      	lsls	r0, r0, #1
  402534:	eb41 0101 	adc.w	r1, r1, r1
  402538:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40253c:	bf08      	it	eq
  40253e:	3c01      	subeq	r4, #1
  402540:	d0f7      	beq.n	402532 <__aeabi_dmul+0x1a6>
  402542:	ea41 0106 	orr.w	r1, r1, r6
  402546:	f095 0f00 	teq	r5, #0
  40254a:	bf18      	it	ne
  40254c:	4770      	bxne	lr
  40254e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402552:	0052      	lsls	r2, r2, #1
  402554:	eb43 0303 	adc.w	r3, r3, r3
  402558:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40255c:	bf08      	it	eq
  40255e:	3d01      	subeq	r5, #1
  402560:	d0f7      	beq.n	402552 <__aeabi_dmul+0x1c6>
  402562:	ea43 0306 	orr.w	r3, r3, r6
  402566:	4770      	bx	lr
  402568:	ea94 0f0c 	teq	r4, ip
  40256c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402570:	bf18      	it	ne
  402572:	ea95 0f0c 	teqne	r5, ip
  402576:	d00c      	beq.n	402592 <__aeabi_dmul+0x206>
  402578:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40257c:	bf18      	it	ne
  40257e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402582:	d1d1      	bne.n	402528 <__aeabi_dmul+0x19c>
  402584:	ea81 0103 	eor.w	r1, r1, r3
  402588:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40258c:	f04f 0000 	mov.w	r0, #0
  402590:	bd70      	pop	{r4, r5, r6, pc}
  402592:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402596:	bf06      	itte	eq
  402598:	4610      	moveq	r0, r2
  40259a:	4619      	moveq	r1, r3
  40259c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4025a0:	d019      	beq.n	4025d6 <__aeabi_dmul+0x24a>
  4025a2:	ea94 0f0c 	teq	r4, ip
  4025a6:	d102      	bne.n	4025ae <__aeabi_dmul+0x222>
  4025a8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4025ac:	d113      	bne.n	4025d6 <__aeabi_dmul+0x24a>
  4025ae:	ea95 0f0c 	teq	r5, ip
  4025b2:	d105      	bne.n	4025c0 <__aeabi_dmul+0x234>
  4025b4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4025b8:	bf1c      	itt	ne
  4025ba:	4610      	movne	r0, r2
  4025bc:	4619      	movne	r1, r3
  4025be:	d10a      	bne.n	4025d6 <__aeabi_dmul+0x24a>
  4025c0:	ea81 0103 	eor.w	r1, r1, r3
  4025c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4025c8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4025cc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4025d0:	f04f 0000 	mov.w	r0, #0
  4025d4:	bd70      	pop	{r4, r5, r6, pc}
  4025d6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4025da:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4025de:	bd70      	pop	{r4, r5, r6, pc}

004025e0 <__aeabi_ddiv>:
  4025e0:	b570      	push	{r4, r5, r6, lr}
  4025e2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4025e6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4025ea:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4025ee:	bf1d      	ittte	ne
  4025f0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4025f4:	ea94 0f0c 	teqne	r4, ip
  4025f8:	ea95 0f0c 	teqne	r5, ip
  4025fc:	f000 f8a7 	bleq	40274e <__aeabi_ddiv+0x16e>
  402600:	eba4 0405 	sub.w	r4, r4, r5
  402604:	ea81 0e03 	eor.w	lr, r1, r3
  402608:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40260c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402610:	f000 8088 	beq.w	402724 <__aeabi_ddiv+0x144>
  402614:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402618:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40261c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402620:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402624:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402628:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40262c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402630:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402634:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402638:	429d      	cmp	r5, r3
  40263a:	bf08      	it	eq
  40263c:	4296      	cmpeq	r6, r2
  40263e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402642:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402646:	d202      	bcs.n	40264e <__aeabi_ddiv+0x6e>
  402648:	085b      	lsrs	r3, r3, #1
  40264a:	ea4f 0232 	mov.w	r2, r2, rrx
  40264e:	1ab6      	subs	r6, r6, r2
  402650:	eb65 0503 	sbc.w	r5, r5, r3
  402654:	085b      	lsrs	r3, r3, #1
  402656:	ea4f 0232 	mov.w	r2, r2, rrx
  40265a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40265e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402662:	ebb6 0e02 	subs.w	lr, r6, r2
  402666:	eb75 0e03 	sbcs.w	lr, r5, r3
  40266a:	bf22      	ittt	cs
  40266c:	1ab6      	subcs	r6, r6, r2
  40266e:	4675      	movcs	r5, lr
  402670:	ea40 000c 	orrcs.w	r0, r0, ip
  402674:	085b      	lsrs	r3, r3, #1
  402676:	ea4f 0232 	mov.w	r2, r2, rrx
  40267a:	ebb6 0e02 	subs.w	lr, r6, r2
  40267e:	eb75 0e03 	sbcs.w	lr, r5, r3
  402682:	bf22      	ittt	cs
  402684:	1ab6      	subcs	r6, r6, r2
  402686:	4675      	movcs	r5, lr
  402688:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40268c:	085b      	lsrs	r3, r3, #1
  40268e:	ea4f 0232 	mov.w	r2, r2, rrx
  402692:	ebb6 0e02 	subs.w	lr, r6, r2
  402696:	eb75 0e03 	sbcs.w	lr, r5, r3
  40269a:	bf22      	ittt	cs
  40269c:	1ab6      	subcs	r6, r6, r2
  40269e:	4675      	movcs	r5, lr
  4026a0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4026a4:	085b      	lsrs	r3, r3, #1
  4026a6:	ea4f 0232 	mov.w	r2, r2, rrx
  4026aa:	ebb6 0e02 	subs.w	lr, r6, r2
  4026ae:	eb75 0e03 	sbcs.w	lr, r5, r3
  4026b2:	bf22      	ittt	cs
  4026b4:	1ab6      	subcs	r6, r6, r2
  4026b6:	4675      	movcs	r5, lr
  4026b8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4026bc:	ea55 0e06 	orrs.w	lr, r5, r6
  4026c0:	d018      	beq.n	4026f4 <__aeabi_ddiv+0x114>
  4026c2:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4026c6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4026ca:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4026ce:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4026d2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4026d6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4026da:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4026de:	d1c0      	bne.n	402662 <__aeabi_ddiv+0x82>
  4026e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4026e4:	d10b      	bne.n	4026fe <__aeabi_ddiv+0x11e>
  4026e6:	ea41 0100 	orr.w	r1, r1, r0
  4026ea:	f04f 0000 	mov.w	r0, #0
  4026ee:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4026f2:	e7b6      	b.n	402662 <__aeabi_ddiv+0x82>
  4026f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4026f8:	bf04      	itt	eq
  4026fa:	4301      	orreq	r1, r0
  4026fc:	2000      	moveq	r0, #0
  4026fe:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402702:	bf88      	it	hi
  402704:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402708:	f63f aeaf 	bhi.w	40246a <__aeabi_dmul+0xde>
  40270c:	ebb5 0c03 	subs.w	ip, r5, r3
  402710:	bf04      	itt	eq
  402712:	ebb6 0c02 	subseq.w	ip, r6, r2
  402716:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40271a:	f150 0000 	adcs.w	r0, r0, #0
  40271e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402722:	bd70      	pop	{r4, r5, r6, pc}
  402724:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402728:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40272c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402730:	bfc2      	ittt	gt
  402732:	ebd4 050c 	rsbsgt	r5, r4, ip
  402736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40273a:	bd70      	popgt	{r4, r5, r6, pc}
  40273c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402740:	f04f 0e00 	mov.w	lr, #0
  402744:	3c01      	subs	r4, #1
  402746:	e690      	b.n	40246a <__aeabi_dmul+0xde>
  402748:	ea45 0e06 	orr.w	lr, r5, r6
  40274c:	e68d      	b.n	40246a <__aeabi_dmul+0xde>
  40274e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402752:	ea94 0f0c 	teq	r4, ip
  402756:	bf08      	it	eq
  402758:	ea95 0f0c 	teqeq	r5, ip
  40275c:	f43f af3b 	beq.w	4025d6 <__aeabi_dmul+0x24a>
  402760:	ea94 0f0c 	teq	r4, ip
  402764:	d10a      	bne.n	40277c <__aeabi_ddiv+0x19c>
  402766:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40276a:	f47f af34 	bne.w	4025d6 <__aeabi_dmul+0x24a>
  40276e:	ea95 0f0c 	teq	r5, ip
  402772:	f47f af25 	bne.w	4025c0 <__aeabi_dmul+0x234>
  402776:	4610      	mov	r0, r2
  402778:	4619      	mov	r1, r3
  40277a:	e72c      	b.n	4025d6 <__aeabi_dmul+0x24a>
  40277c:	ea95 0f0c 	teq	r5, ip
  402780:	d106      	bne.n	402790 <__aeabi_ddiv+0x1b0>
  402782:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402786:	f43f aefd 	beq.w	402584 <__aeabi_dmul+0x1f8>
  40278a:	4610      	mov	r0, r2
  40278c:	4619      	mov	r1, r3
  40278e:	e722      	b.n	4025d6 <__aeabi_dmul+0x24a>
  402790:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402794:	bf18      	it	ne
  402796:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40279a:	f47f aec5 	bne.w	402528 <__aeabi_dmul+0x19c>
  40279e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4027a2:	f47f af0d 	bne.w	4025c0 <__aeabi_dmul+0x234>
  4027a6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4027aa:	f47f aeeb 	bne.w	402584 <__aeabi_dmul+0x1f8>
  4027ae:	e712      	b.n	4025d6 <__aeabi_dmul+0x24a>

004027b0 <__aeabi_d2f>:
  4027b0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4027b4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4027b8:	bf24      	itt	cs
  4027ba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4027be:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  4027c2:	d90d      	bls.n	4027e0 <__aeabi_d2f+0x30>
  4027c4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  4027c8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  4027cc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  4027d0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  4027d4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  4027d8:	bf08      	it	eq
  4027da:	f020 0001 	biceq.w	r0, r0, #1
  4027de:	4770      	bx	lr
  4027e0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  4027e4:	d121      	bne.n	40282a <__aeabi_d2f+0x7a>
  4027e6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  4027ea:	bfbc      	itt	lt
  4027ec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  4027f0:	4770      	bxlt	lr
  4027f2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4027f6:	ea4f 5252 	mov.w	r2, r2, lsr #21
  4027fa:	f1c2 0218 	rsb	r2, r2, #24
  4027fe:	f1c2 0c20 	rsb	ip, r2, #32
  402802:	fa10 f30c 	lsls.w	r3, r0, ip
  402806:	fa20 f002 	lsr.w	r0, r0, r2
  40280a:	bf18      	it	ne
  40280c:	f040 0001 	orrne.w	r0, r0, #1
  402810:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402814:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402818:	fa03 fc0c 	lsl.w	ip, r3, ip
  40281c:	ea40 000c 	orr.w	r0, r0, ip
  402820:	fa23 f302 	lsr.w	r3, r3, r2
  402824:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402828:	e7cc      	b.n	4027c4 <__aeabi_d2f+0x14>
  40282a:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40282e:	d107      	bne.n	402840 <__aeabi_d2f+0x90>
  402830:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  402834:	bf1e      	ittt	ne
  402836:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40283a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40283e:	4770      	bxne	lr
  402840:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  402844:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402848:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40284c:	4770      	bx	lr
  40284e:	bf00      	nop

00402850 <__aeabi_frsub>:
  402850:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  402854:	e002      	b.n	40285c <__addsf3>
  402856:	bf00      	nop

00402858 <__aeabi_fsub>:
  402858:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0040285c <__addsf3>:
  40285c:	0042      	lsls	r2, r0, #1
  40285e:	bf1f      	itttt	ne
  402860:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  402864:	ea92 0f03 	teqne	r2, r3
  402868:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  40286c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402870:	d06a      	beq.n	402948 <__addsf3+0xec>
  402872:	ea4f 6212 	mov.w	r2, r2, lsr #24
  402876:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40287a:	bfc1      	itttt	gt
  40287c:	18d2      	addgt	r2, r2, r3
  40287e:	4041      	eorgt	r1, r0
  402880:	4048      	eorgt	r0, r1
  402882:	4041      	eorgt	r1, r0
  402884:	bfb8      	it	lt
  402886:	425b      	neglt	r3, r3
  402888:	2b19      	cmp	r3, #25
  40288a:	bf88      	it	hi
  40288c:	4770      	bxhi	lr
  40288e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  402892:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402896:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40289a:	bf18      	it	ne
  40289c:	4240      	negne	r0, r0
  40289e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4028a2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4028a6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4028aa:	bf18      	it	ne
  4028ac:	4249      	negne	r1, r1
  4028ae:	ea92 0f03 	teq	r2, r3
  4028b2:	d03f      	beq.n	402934 <__addsf3+0xd8>
  4028b4:	f1a2 0201 	sub.w	r2, r2, #1
  4028b8:	fa41 fc03 	asr.w	ip, r1, r3
  4028bc:	eb10 000c 	adds.w	r0, r0, ip
  4028c0:	f1c3 0320 	rsb	r3, r3, #32
  4028c4:	fa01 f103 	lsl.w	r1, r1, r3
  4028c8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4028cc:	d502      	bpl.n	4028d4 <__addsf3+0x78>
  4028ce:	4249      	negs	r1, r1
  4028d0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  4028d4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  4028d8:	d313      	bcc.n	402902 <__addsf3+0xa6>
  4028da:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  4028de:	d306      	bcc.n	4028ee <__addsf3+0x92>
  4028e0:	0840      	lsrs	r0, r0, #1
  4028e2:	ea4f 0131 	mov.w	r1, r1, rrx
  4028e6:	f102 0201 	add.w	r2, r2, #1
  4028ea:	2afe      	cmp	r2, #254	; 0xfe
  4028ec:	d251      	bcs.n	402992 <__addsf3+0x136>
  4028ee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  4028f2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  4028f6:	bf08      	it	eq
  4028f8:	f020 0001 	biceq.w	r0, r0, #1
  4028fc:	ea40 0003 	orr.w	r0, r0, r3
  402900:	4770      	bx	lr
  402902:	0049      	lsls	r1, r1, #1
  402904:	eb40 0000 	adc.w	r0, r0, r0
  402908:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  40290c:	f1a2 0201 	sub.w	r2, r2, #1
  402910:	d1ed      	bne.n	4028ee <__addsf3+0x92>
  402912:	fab0 fc80 	clz	ip, r0
  402916:	f1ac 0c08 	sub.w	ip, ip, #8
  40291a:	ebb2 020c 	subs.w	r2, r2, ip
  40291e:	fa00 f00c 	lsl.w	r0, r0, ip
  402922:	bfaa      	itet	ge
  402924:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402928:	4252      	neglt	r2, r2
  40292a:	4318      	orrge	r0, r3
  40292c:	bfbc      	itt	lt
  40292e:	40d0      	lsrlt	r0, r2
  402930:	4318      	orrlt	r0, r3
  402932:	4770      	bx	lr
  402934:	f092 0f00 	teq	r2, #0
  402938:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  40293c:	bf06      	itte	eq
  40293e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  402942:	3201      	addeq	r2, #1
  402944:	3b01      	subne	r3, #1
  402946:	e7b5      	b.n	4028b4 <__addsf3+0x58>
  402948:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40294c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402950:	bf18      	it	ne
  402952:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402956:	d021      	beq.n	40299c <__addsf3+0x140>
  402958:	ea92 0f03 	teq	r2, r3
  40295c:	d004      	beq.n	402968 <__addsf3+0x10c>
  40295e:	f092 0f00 	teq	r2, #0
  402962:	bf08      	it	eq
  402964:	4608      	moveq	r0, r1
  402966:	4770      	bx	lr
  402968:	ea90 0f01 	teq	r0, r1
  40296c:	bf1c      	itt	ne
  40296e:	2000      	movne	r0, #0
  402970:	4770      	bxne	lr
  402972:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  402976:	d104      	bne.n	402982 <__addsf3+0x126>
  402978:	0040      	lsls	r0, r0, #1
  40297a:	bf28      	it	cs
  40297c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  402980:	4770      	bx	lr
  402982:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  402986:	bf3c      	itt	cc
  402988:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  40298c:	4770      	bxcc	lr
  40298e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402992:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  402996:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40299a:	4770      	bx	lr
  40299c:	ea7f 6222 	mvns.w	r2, r2, asr #24
  4029a0:	bf16      	itet	ne
  4029a2:	4608      	movne	r0, r1
  4029a4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4029a8:	4601      	movne	r1, r0
  4029aa:	0242      	lsls	r2, r0, #9
  4029ac:	bf06      	itte	eq
  4029ae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4029b2:	ea90 0f01 	teqeq	r0, r1
  4029b6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4029ba:	4770      	bx	lr

004029bc <__aeabi_ui2f>:
  4029bc:	f04f 0300 	mov.w	r3, #0
  4029c0:	e004      	b.n	4029cc <__aeabi_i2f+0x8>
  4029c2:	bf00      	nop

004029c4 <__aeabi_i2f>:
  4029c4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  4029c8:	bf48      	it	mi
  4029ca:	4240      	negmi	r0, r0
  4029cc:	ea5f 0c00 	movs.w	ip, r0
  4029d0:	bf08      	it	eq
  4029d2:	4770      	bxeq	lr
  4029d4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  4029d8:	4601      	mov	r1, r0
  4029da:	f04f 0000 	mov.w	r0, #0
  4029de:	e01c      	b.n	402a1a <__aeabi_l2f+0x2a>

004029e0 <__aeabi_ul2f>:
  4029e0:	ea50 0201 	orrs.w	r2, r0, r1
  4029e4:	bf08      	it	eq
  4029e6:	4770      	bxeq	lr
  4029e8:	f04f 0300 	mov.w	r3, #0
  4029ec:	e00a      	b.n	402a04 <__aeabi_l2f+0x14>
  4029ee:	bf00      	nop

004029f0 <__aeabi_l2f>:
  4029f0:	ea50 0201 	orrs.w	r2, r0, r1
  4029f4:	bf08      	it	eq
  4029f6:	4770      	bxeq	lr
  4029f8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  4029fc:	d502      	bpl.n	402a04 <__aeabi_l2f+0x14>
  4029fe:	4240      	negs	r0, r0
  402a00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402a04:	ea5f 0c01 	movs.w	ip, r1
  402a08:	bf02      	ittt	eq
  402a0a:	4684      	moveq	ip, r0
  402a0c:	4601      	moveq	r1, r0
  402a0e:	2000      	moveq	r0, #0
  402a10:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  402a14:	bf08      	it	eq
  402a16:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  402a1a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  402a1e:	fabc f28c 	clz	r2, ip
  402a22:	3a08      	subs	r2, #8
  402a24:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  402a28:	db10      	blt.n	402a4c <__aeabi_l2f+0x5c>
  402a2a:	fa01 fc02 	lsl.w	ip, r1, r2
  402a2e:	4463      	add	r3, ip
  402a30:	fa00 fc02 	lsl.w	ip, r0, r2
  402a34:	f1c2 0220 	rsb	r2, r2, #32
  402a38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402a3c:	fa20 f202 	lsr.w	r2, r0, r2
  402a40:	eb43 0002 	adc.w	r0, r3, r2
  402a44:	bf08      	it	eq
  402a46:	f020 0001 	biceq.w	r0, r0, #1
  402a4a:	4770      	bx	lr
  402a4c:	f102 0220 	add.w	r2, r2, #32
  402a50:	fa01 fc02 	lsl.w	ip, r1, r2
  402a54:	f1c2 0220 	rsb	r2, r2, #32
  402a58:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  402a5c:	fa21 f202 	lsr.w	r2, r1, r2
  402a60:	eb43 0002 	adc.w	r0, r3, r2
  402a64:	bf08      	it	eq
  402a66:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402a6a:	4770      	bx	lr

00402a6c <__aeabi_fmul>:
  402a6c:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402a70:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402a74:	bf1e      	ittt	ne
  402a76:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402a7a:	ea92 0f0c 	teqne	r2, ip
  402a7e:	ea93 0f0c 	teqne	r3, ip
  402a82:	d06f      	beq.n	402b64 <__aeabi_fmul+0xf8>
  402a84:	441a      	add	r2, r3
  402a86:	ea80 0c01 	eor.w	ip, r0, r1
  402a8a:	0240      	lsls	r0, r0, #9
  402a8c:	bf18      	it	ne
  402a8e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  402a92:	d01e      	beq.n	402ad2 <__aeabi_fmul+0x66>
  402a94:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  402a98:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  402a9c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  402aa0:	fba0 3101 	umull	r3, r1, r0, r1
  402aa4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402aa8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  402aac:	bf3e      	ittt	cc
  402aae:	0049      	lslcc	r1, r1, #1
  402ab0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  402ab4:	005b      	lslcc	r3, r3, #1
  402ab6:	ea40 0001 	orr.w	r0, r0, r1
  402aba:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  402abe:	2afd      	cmp	r2, #253	; 0xfd
  402ac0:	d81d      	bhi.n	402afe <__aeabi_fmul+0x92>
  402ac2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  402ac6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402aca:	bf08      	it	eq
  402acc:	f020 0001 	biceq.w	r0, r0, #1
  402ad0:	4770      	bx	lr
  402ad2:	f090 0f00 	teq	r0, #0
  402ad6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402ada:	bf08      	it	eq
  402adc:	0249      	lsleq	r1, r1, #9
  402ade:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402ae2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  402ae6:	3a7f      	subs	r2, #127	; 0x7f
  402ae8:	bfc2      	ittt	gt
  402aea:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402aee:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402af2:	4770      	bxgt	lr
  402af4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402af8:	f04f 0300 	mov.w	r3, #0
  402afc:	3a01      	subs	r2, #1
  402afe:	dc5d      	bgt.n	402bbc <__aeabi_fmul+0x150>
  402b00:	f112 0f19 	cmn.w	r2, #25
  402b04:	bfdc      	itt	le
  402b06:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  402b0a:	4770      	bxle	lr
  402b0c:	f1c2 0200 	rsb	r2, r2, #0
  402b10:	0041      	lsls	r1, r0, #1
  402b12:	fa21 f102 	lsr.w	r1, r1, r2
  402b16:	f1c2 0220 	rsb	r2, r2, #32
  402b1a:	fa00 fc02 	lsl.w	ip, r0, r2
  402b1e:	ea5f 0031 	movs.w	r0, r1, rrx
  402b22:	f140 0000 	adc.w	r0, r0, #0
  402b26:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  402b2a:	bf08      	it	eq
  402b2c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  402b30:	4770      	bx	lr
  402b32:	f092 0f00 	teq	r2, #0
  402b36:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402b3a:	bf02      	ittt	eq
  402b3c:	0040      	lsleq	r0, r0, #1
  402b3e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402b42:	3a01      	subeq	r2, #1
  402b44:	d0f9      	beq.n	402b3a <__aeabi_fmul+0xce>
  402b46:	ea40 000c 	orr.w	r0, r0, ip
  402b4a:	f093 0f00 	teq	r3, #0
  402b4e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402b52:	bf02      	ittt	eq
  402b54:	0049      	lsleq	r1, r1, #1
  402b56:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402b5a:	3b01      	subeq	r3, #1
  402b5c:	d0f9      	beq.n	402b52 <__aeabi_fmul+0xe6>
  402b5e:	ea41 010c 	orr.w	r1, r1, ip
  402b62:	e78f      	b.n	402a84 <__aeabi_fmul+0x18>
  402b64:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402b68:	ea92 0f0c 	teq	r2, ip
  402b6c:	bf18      	it	ne
  402b6e:	ea93 0f0c 	teqne	r3, ip
  402b72:	d00a      	beq.n	402b8a <__aeabi_fmul+0x11e>
  402b74:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402b78:	bf18      	it	ne
  402b7a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402b7e:	d1d8      	bne.n	402b32 <__aeabi_fmul+0xc6>
  402b80:	ea80 0001 	eor.w	r0, r0, r1
  402b84:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402b88:	4770      	bx	lr
  402b8a:	f090 0f00 	teq	r0, #0
  402b8e:	bf17      	itett	ne
  402b90:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  402b94:	4608      	moveq	r0, r1
  402b96:	f091 0f00 	teqne	r1, #0
  402b9a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  402b9e:	d014      	beq.n	402bca <__aeabi_fmul+0x15e>
  402ba0:	ea92 0f0c 	teq	r2, ip
  402ba4:	d101      	bne.n	402baa <__aeabi_fmul+0x13e>
  402ba6:	0242      	lsls	r2, r0, #9
  402ba8:	d10f      	bne.n	402bca <__aeabi_fmul+0x15e>
  402baa:	ea93 0f0c 	teq	r3, ip
  402bae:	d103      	bne.n	402bb8 <__aeabi_fmul+0x14c>
  402bb0:	024b      	lsls	r3, r1, #9
  402bb2:	bf18      	it	ne
  402bb4:	4608      	movne	r0, r1
  402bb6:	d108      	bne.n	402bca <__aeabi_fmul+0x15e>
  402bb8:	ea80 0001 	eor.w	r0, r0, r1
  402bbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  402bc0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402bc4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402bc8:	4770      	bx	lr
  402bca:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402bce:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  402bd2:	4770      	bx	lr

00402bd4 <__aeabi_fdiv>:
  402bd4:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402bd8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  402bdc:	bf1e      	ittt	ne
  402bde:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  402be2:	ea92 0f0c 	teqne	r2, ip
  402be6:	ea93 0f0c 	teqne	r3, ip
  402bea:	d069      	beq.n	402cc0 <__aeabi_fdiv+0xec>
  402bec:	eba2 0203 	sub.w	r2, r2, r3
  402bf0:	ea80 0c01 	eor.w	ip, r0, r1
  402bf4:	0249      	lsls	r1, r1, #9
  402bf6:	ea4f 2040 	mov.w	r0, r0, lsl #9
  402bfa:	d037      	beq.n	402c6c <__aeabi_fdiv+0x98>
  402bfc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  402c00:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  402c04:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  402c08:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  402c0c:	428b      	cmp	r3, r1
  402c0e:	bf38      	it	cc
  402c10:	005b      	lslcc	r3, r3, #1
  402c12:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  402c16:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  402c1a:	428b      	cmp	r3, r1
  402c1c:	bf24      	itt	cs
  402c1e:	1a5b      	subcs	r3, r3, r1
  402c20:	ea40 000c 	orrcs.w	r0, r0, ip
  402c24:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  402c28:	bf24      	itt	cs
  402c2a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  402c2e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402c32:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  402c36:	bf24      	itt	cs
  402c38:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  402c3c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402c40:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  402c44:	bf24      	itt	cs
  402c46:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  402c4a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402c4e:	011b      	lsls	r3, r3, #4
  402c50:	bf18      	it	ne
  402c52:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  402c56:	d1e0      	bne.n	402c1a <__aeabi_fdiv+0x46>
  402c58:	2afd      	cmp	r2, #253	; 0xfd
  402c5a:	f63f af50 	bhi.w	402afe <__aeabi_fmul+0x92>
  402c5e:	428b      	cmp	r3, r1
  402c60:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402c64:	bf08      	it	eq
  402c66:	f020 0001 	biceq.w	r0, r0, #1
  402c6a:	4770      	bx	lr
  402c6c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  402c70:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  402c74:	327f      	adds	r2, #127	; 0x7f
  402c76:	bfc2      	ittt	gt
  402c78:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  402c7c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  402c80:	4770      	bxgt	lr
  402c82:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402c86:	f04f 0300 	mov.w	r3, #0
  402c8a:	3a01      	subs	r2, #1
  402c8c:	e737      	b.n	402afe <__aeabi_fmul+0x92>
  402c8e:	f092 0f00 	teq	r2, #0
  402c92:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  402c96:	bf02      	ittt	eq
  402c98:	0040      	lsleq	r0, r0, #1
  402c9a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  402c9e:	3a01      	subeq	r2, #1
  402ca0:	d0f9      	beq.n	402c96 <__aeabi_fdiv+0xc2>
  402ca2:	ea40 000c 	orr.w	r0, r0, ip
  402ca6:	f093 0f00 	teq	r3, #0
  402caa:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402cae:	bf02      	ittt	eq
  402cb0:	0049      	lsleq	r1, r1, #1
  402cb2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  402cb6:	3b01      	subeq	r3, #1
  402cb8:	d0f9      	beq.n	402cae <__aeabi_fdiv+0xda>
  402cba:	ea41 010c 	orr.w	r1, r1, ip
  402cbe:	e795      	b.n	402bec <__aeabi_fdiv+0x18>
  402cc0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  402cc4:	ea92 0f0c 	teq	r2, ip
  402cc8:	d108      	bne.n	402cdc <__aeabi_fdiv+0x108>
  402cca:	0242      	lsls	r2, r0, #9
  402ccc:	f47f af7d 	bne.w	402bca <__aeabi_fmul+0x15e>
  402cd0:	ea93 0f0c 	teq	r3, ip
  402cd4:	f47f af70 	bne.w	402bb8 <__aeabi_fmul+0x14c>
  402cd8:	4608      	mov	r0, r1
  402cda:	e776      	b.n	402bca <__aeabi_fmul+0x15e>
  402cdc:	ea93 0f0c 	teq	r3, ip
  402ce0:	d104      	bne.n	402cec <__aeabi_fdiv+0x118>
  402ce2:	024b      	lsls	r3, r1, #9
  402ce4:	f43f af4c 	beq.w	402b80 <__aeabi_fmul+0x114>
  402ce8:	4608      	mov	r0, r1
  402cea:	e76e      	b.n	402bca <__aeabi_fmul+0x15e>
  402cec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  402cf0:	bf18      	it	ne
  402cf2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  402cf6:	d1ca      	bne.n	402c8e <__aeabi_fdiv+0xba>
  402cf8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  402cfc:	f47f af5c 	bne.w	402bb8 <__aeabi_fmul+0x14c>
  402d00:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  402d04:	f47f af3c 	bne.w	402b80 <__aeabi_fmul+0x114>
  402d08:	e75f      	b.n	402bca <__aeabi_fmul+0x15e>
  402d0a:	bf00      	nop

00402d0c <__libc_init_array>:
  402d0c:	b570      	push	{r4, r5, r6, lr}
  402d0e:	4e0f      	ldr	r6, [pc, #60]	; (402d4c <__libc_init_array+0x40>)
  402d10:	4d0f      	ldr	r5, [pc, #60]	; (402d50 <__libc_init_array+0x44>)
  402d12:	1b76      	subs	r6, r6, r5
  402d14:	10b6      	asrs	r6, r6, #2
  402d16:	bf18      	it	ne
  402d18:	2400      	movne	r4, #0
  402d1a:	d005      	beq.n	402d28 <__libc_init_array+0x1c>
  402d1c:	3401      	adds	r4, #1
  402d1e:	f855 3b04 	ldr.w	r3, [r5], #4
  402d22:	4798      	blx	r3
  402d24:	42a6      	cmp	r6, r4
  402d26:	d1f9      	bne.n	402d1c <__libc_init_array+0x10>
  402d28:	4e0a      	ldr	r6, [pc, #40]	; (402d54 <__libc_init_array+0x48>)
  402d2a:	4d0b      	ldr	r5, [pc, #44]	; (402d58 <__libc_init_array+0x4c>)
  402d2c:	1b76      	subs	r6, r6, r5
  402d2e:	f006 fc03 	bl	409538 <_init>
  402d32:	10b6      	asrs	r6, r6, #2
  402d34:	bf18      	it	ne
  402d36:	2400      	movne	r4, #0
  402d38:	d006      	beq.n	402d48 <__libc_init_array+0x3c>
  402d3a:	3401      	adds	r4, #1
  402d3c:	f855 3b04 	ldr.w	r3, [r5], #4
  402d40:	4798      	blx	r3
  402d42:	42a6      	cmp	r6, r4
  402d44:	d1f9      	bne.n	402d3a <__libc_init_array+0x2e>
  402d46:	bd70      	pop	{r4, r5, r6, pc}
  402d48:	bd70      	pop	{r4, r5, r6, pc}
  402d4a:	bf00      	nop
  402d4c:	00409544 	.word	0x00409544
  402d50:	00409544 	.word	0x00409544
  402d54:	0040954c 	.word	0x0040954c
  402d58:	00409544 	.word	0x00409544

00402d5c <iprintf>:
  402d5c:	b40f      	push	{r0, r1, r2, r3}
  402d5e:	b500      	push	{lr}
  402d60:	4907      	ldr	r1, [pc, #28]	; (402d80 <iprintf+0x24>)
  402d62:	b083      	sub	sp, #12
  402d64:	ab04      	add	r3, sp, #16
  402d66:	6808      	ldr	r0, [r1, #0]
  402d68:	f853 2b04 	ldr.w	r2, [r3], #4
  402d6c:	6881      	ldr	r1, [r0, #8]
  402d6e:	9301      	str	r3, [sp, #4]
  402d70:	f001 fc42 	bl	4045f8 <_vfiprintf_r>
  402d74:	b003      	add	sp, #12
  402d76:	f85d eb04 	ldr.w	lr, [sp], #4
  402d7a:	b004      	add	sp, #16
  402d7c:	4770      	bx	lr
  402d7e:	bf00      	nop
  402d80:	2000001c 	.word	0x2000001c

00402d84 <memset>:
  402d84:	b470      	push	{r4, r5, r6}
  402d86:	0786      	lsls	r6, r0, #30
  402d88:	d046      	beq.n	402e18 <memset+0x94>
  402d8a:	1e54      	subs	r4, r2, #1
  402d8c:	2a00      	cmp	r2, #0
  402d8e:	d041      	beq.n	402e14 <memset+0x90>
  402d90:	b2ca      	uxtb	r2, r1
  402d92:	4603      	mov	r3, r0
  402d94:	e002      	b.n	402d9c <memset+0x18>
  402d96:	f114 34ff 	adds.w	r4, r4, #4294967295
  402d9a:	d33b      	bcc.n	402e14 <memset+0x90>
  402d9c:	f803 2b01 	strb.w	r2, [r3], #1
  402da0:	079d      	lsls	r5, r3, #30
  402da2:	d1f8      	bne.n	402d96 <memset+0x12>
  402da4:	2c03      	cmp	r4, #3
  402da6:	d92e      	bls.n	402e06 <memset+0x82>
  402da8:	b2cd      	uxtb	r5, r1
  402daa:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402dae:	2c0f      	cmp	r4, #15
  402db0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402db4:	d919      	bls.n	402dea <memset+0x66>
  402db6:	f103 0210 	add.w	r2, r3, #16
  402dba:	4626      	mov	r6, r4
  402dbc:	3e10      	subs	r6, #16
  402dbe:	2e0f      	cmp	r6, #15
  402dc0:	f842 5c10 	str.w	r5, [r2, #-16]
  402dc4:	f842 5c0c 	str.w	r5, [r2, #-12]
  402dc8:	f842 5c08 	str.w	r5, [r2, #-8]
  402dcc:	f842 5c04 	str.w	r5, [r2, #-4]
  402dd0:	f102 0210 	add.w	r2, r2, #16
  402dd4:	d8f2      	bhi.n	402dbc <memset+0x38>
  402dd6:	f1a4 0210 	sub.w	r2, r4, #16
  402dda:	f022 020f 	bic.w	r2, r2, #15
  402dde:	f004 040f 	and.w	r4, r4, #15
  402de2:	3210      	adds	r2, #16
  402de4:	2c03      	cmp	r4, #3
  402de6:	4413      	add	r3, r2
  402de8:	d90d      	bls.n	402e06 <memset+0x82>
  402dea:	461e      	mov	r6, r3
  402dec:	4622      	mov	r2, r4
  402dee:	3a04      	subs	r2, #4
  402df0:	2a03      	cmp	r2, #3
  402df2:	f846 5b04 	str.w	r5, [r6], #4
  402df6:	d8fa      	bhi.n	402dee <memset+0x6a>
  402df8:	1f22      	subs	r2, r4, #4
  402dfa:	f022 0203 	bic.w	r2, r2, #3
  402dfe:	3204      	adds	r2, #4
  402e00:	4413      	add	r3, r2
  402e02:	f004 0403 	and.w	r4, r4, #3
  402e06:	b12c      	cbz	r4, 402e14 <memset+0x90>
  402e08:	b2c9      	uxtb	r1, r1
  402e0a:	441c      	add	r4, r3
  402e0c:	f803 1b01 	strb.w	r1, [r3], #1
  402e10:	429c      	cmp	r4, r3
  402e12:	d1fb      	bne.n	402e0c <memset+0x88>
  402e14:	bc70      	pop	{r4, r5, r6}
  402e16:	4770      	bx	lr
  402e18:	4614      	mov	r4, r2
  402e1a:	4603      	mov	r3, r0
  402e1c:	e7c2      	b.n	402da4 <memset+0x20>
  402e1e:	bf00      	nop

00402e20 <setbuf>:
  402e20:	2900      	cmp	r1, #0
  402e22:	bf0c      	ite	eq
  402e24:	2202      	moveq	r2, #2
  402e26:	2200      	movne	r2, #0
  402e28:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402e2c:	f000 b800 	b.w	402e30 <setvbuf>

00402e30 <setvbuf>:
  402e30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402e34:	4c61      	ldr	r4, [pc, #388]	; (402fbc <setvbuf+0x18c>)
  402e36:	6825      	ldr	r5, [r4, #0]
  402e38:	b083      	sub	sp, #12
  402e3a:	4604      	mov	r4, r0
  402e3c:	460f      	mov	r7, r1
  402e3e:	4690      	mov	r8, r2
  402e40:	461e      	mov	r6, r3
  402e42:	b115      	cbz	r5, 402e4a <setvbuf+0x1a>
  402e44:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402e46:	2b00      	cmp	r3, #0
  402e48:	d064      	beq.n	402f14 <setvbuf+0xe4>
  402e4a:	f1b8 0f02 	cmp.w	r8, #2
  402e4e:	d006      	beq.n	402e5e <setvbuf+0x2e>
  402e50:	f1b8 0f01 	cmp.w	r8, #1
  402e54:	f200 809f 	bhi.w	402f96 <setvbuf+0x166>
  402e58:	2e00      	cmp	r6, #0
  402e5a:	f2c0 809c 	blt.w	402f96 <setvbuf+0x166>
  402e5e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402e60:	07d8      	lsls	r0, r3, #31
  402e62:	d534      	bpl.n	402ece <setvbuf+0x9e>
  402e64:	4621      	mov	r1, r4
  402e66:	4628      	mov	r0, r5
  402e68:	f003 fb24 	bl	4064b4 <_fflush_r>
  402e6c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402e6e:	b141      	cbz	r1, 402e82 <setvbuf+0x52>
  402e70:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402e74:	4299      	cmp	r1, r3
  402e76:	d002      	beq.n	402e7e <setvbuf+0x4e>
  402e78:	4628      	mov	r0, r5
  402e7a:	f003 fc99 	bl	4067b0 <_free_r>
  402e7e:	2300      	movs	r3, #0
  402e80:	6323      	str	r3, [r4, #48]	; 0x30
  402e82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e86:	2200      	movs	r2, #0
  402e88:	61a2      	str	r2, [r4, #24]
  402e8a:	6062      	str	r2, [r4, #4]
  402e8c:	061a      	lsls	r2, r3, #24
  402e8e:	d43a      	bmi.n	402f06 <setvbuf+0xd6>
  402e90:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402e94:	f023 0303 	bic.w	r3, r3, #3
  402e98:	f1b8 0f02 	cmp.w	r8, #2
  402e9c:	81a3      	strh	r3, [r4, #12]
  402e9e:	d01d      	beq.n	402edc <setvbuf+0xac>
  402ea0:	ab01      	add	r3, sp, #4
  402ea2:	466a      	mov	r2, sp
  402ea4:	4621      	mov	r1, r4
  402ea6:	4628      	mov	r0, r5
  402ea8:	f003 ff2e 	bl	406d08 <__swhatbuf_r>
  402eac:	89a3      	ldrh	r3, [r4, #12]
  402eae:	4318      	orrs	r0, r3
  402eb0:	81a0      	strh	r0, [r4, #12]
  402eb2:	2e00      	cmp	r6, #0
  402eb4:	d132      	bne.n	402f1c <setvbuf+0xec>
  402eb6:	9e00      	ldr	r6, [sp, #0]
  402eb8:	4630      	mov	r0, r6
  402eba:	f003 ff9d 	bl	406df8 <malloc>
  402ebe:	4607      	mov	r7, r0
  402ec0:	2800      	cmp	r0, #0
  402ec2:	d06b      	beq.n	402f9c <setvbuf+0x16c>
  402ec4:	89a3      	ldrh	r3, [r4, #12]
  402ec6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402eca:	81a3      	strh	r3, [r4, #12]
  402ecc:	e028      	b.n	402f20 <setvbuf+0xf0>
  402ece:	89a3      	ldrh	r3, [r4, #12]
  402ed0:	0599      	lsls	r1, r3, #22
  402ed2:	d4c7      	bmi.n	402e64 <setvbuf+0x34>
  402ed4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402ed6:	f003 ff13 	bl	406d00 <__retarget_lock_acquire_recursive>
  402eda:	e7c3      	b.n	402e64 <setvbuf+0x34>
  402edc:	2500      	movs	r5, #0
  402ede:	6e61      	ldr	r1, [r4, #100]	; 0x64
  402ee0:	2600      	movs	r6, #0
  402ee2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402ee6:	f043 0302 	orr.w	r3, r3, #2
  402eea:	2001      	movs	r0, #1
  402eec:	60a6      	str	r6, [r4, #8]
  402eee:	07ce      	lsls	r6, r1, #31
  402ef0:	81a3      	strh	r3, [r4, #12]
  402ef2:	6022      	str	r2, [r4, #0]
  402ef4:	6122      	str	r2, [r4, #16]
  402ef6:	6160      	str	r0, [r4, #20]
  402ef8:	d401      	bmi.n	402efe <setvbuf+0xce>
  402efa:	0598      	lsls	r0, r3, #22
  402efc:	d53e      	bpl.n	402f7c <setvbuf+0x14c>
  402efe:	4628      	mov	r0, r5
  402f00:	b003      	add	sp, #12
  402f02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402f06:	6921      	ldr	r1, [r4, #16]
  402f08:	4628      	mov	r0, r5
  402f0a:	f003 fc51 	bl	4067b0 <_free_r>
  402f0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402f12:	e7bd      	b.n	402e90 <setvbuf+0x60>
  402f14:	4628      	mov	r0, r5
  402f16:	f003 fb25 	bl	406564 <__sinit>
  402f1a:	e796      	b.n	402e4a <setvbuf+0x1a>
  402f1c:	2f00      	cmp	r7, #0
  402f1e:	d0cb      	beq.n	402eb8 <setvbuf+0x88>
  402f20:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402f22:	2b00      	cmp	r3, #0
  402f24:	d033      	beq.n	402f8e <setvbuf+0x15e>
  402f26:	9b00      	ldr	r3, [sp, #0]
  402f28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402f2c:	6027      	str	r7, [r4, #0]
  402f2e:	429e      	cmp	r6, r3
  402f30:	bf1c      	itt	ne
  402f32:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  402f36:	81a2      	strhne	r2, [r4, #12]
  402f38:	f1b8 0f01 	cmp.w	r8, #1
  402f3c:	bf04      	itt	eq
  402f3e:	f042 0201 	orreq.w	r2, r2, #1
  402f42:	81a2      	strheq	r2, [r4, #12]
  402f44:	b292      	uxth	r2, r2
  402f46:	f012 0308 	ands.w	r3, r2, #8
  402f4a:	6127      	str	r7, [r4, #16]
  402f4c:	6166      	str	r6, [r4, #20]
  402f4e:	d00e      	beq.n	402f6e <setvbuf+0x13e>
  402f50:	07d1      	lsls	r1, r2, #31
  402f52:	d51a      	bpl.n	402f8a <setvbuf+0x15a>
  402f54:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402f56:	4276      	negs	r6, r6
  402f58:	2300      	movs	r3, #0
  402f5a:	f015 0501 	ands.w	r5, r5, #1
  402f5e:	61a6      	str	r6, [r4, #24]
  402f60:	60a3      	str	r3, [r4, #8]
  402f62:	d009      	beq.n	402f78 <setvbuf+0x148>
  402f64:	2500      	movs	r5, #0
  402f66:	4628      	mov	r0, r5
  402f68:	b003      	add	sp, #12
  402f6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402f6e:	60a3      	str	r3, [r4, #8]
  402f70:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402f72:	f015 0501 	ands.w	r5, r5, #1
  402f76:	d1f5      	bne.n	402f64 <setvbuf+0x134>
  402f78:	0593      	lsls	r3, r2, #22
  402f7a:	d4c0      	bmi.n	402efe <setvbuf+0xce>
  402f7c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402f7e:	f003 fec1 	bl	406d04 <__retarget_lock_release_recursive>
  402f82:	4628      	mov	r0, r5
  402f84:	b003      	add	sp, #12
  402f86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402f8a:	60a6      	str	r6, [r4, #8]
  402f8c:	e7f0      	b.n	402f70 <setvbuf+0x140>
  402f8e:	4628      	mov	r0, r5
  402f90:	f003 fae8 	bl	406564 <__sinit>
  402f94:	e7c7      	b.n	402f26 <setvbuf+0xf6>
  402f96:	f04f 35ff 	mov.w	r5, #4294967295
  402f9a:	e7b0      	b.n	402efe <setvbuf+0xce>
  402f9c:	f8dd 9000 	ldr.w	r9, [sp]
  402fa0:	45b1      	cmp	r9, r6
  402fa2:	d004      	beq.n	402fae <setvbuf+0x17e>
  402fa4:	4648      	mov	r0, r9
  402fa6:	f003 ff27 	bl	406df8 <malloc>
  402faa:	4607      	mov	r7, r0
  402fac:	b920      	cbnz	r0, 402fb8 <setvbuf+0x188>
  402fae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402fb2:	f04f 35ff 	mov.w	r5, #4294967295
  402fb6:	e792      	b.n	402ede <setvbuf+0xae>
  402fb8:	464e      	mov	r6, r9
  402fba:	e783      	b.n	402ec4 <setvbuf+0x94>
  402fbc:	2000001c 	.word	0x2000001c

00402fc0 <sprintf>:
  402fc0:	b40e      	push	{r1, r2, r3}
  402fc2:	b5f0      	push	{r4, r5, r6, r7, lr}
  402fc4:	b09c      	sub	sp, #112	; 0x70
  402fc6:	ab21      	add	r3, sp, #132	; 0x84
  402fc8:	490f      	ldr	r1, [pc, #60]	; (403008 <sprintf+0x48>)
  402fca:	f853 2b04 	ldr.w	r2, [r3], #4
  402fce:	9301      	str	r3, [sp, #4]
  402fd0:	4605      	mov	r5, r0
  402fd2:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402fd6:	6808      	ldr	r0, [r1, #0]
  402fd8:	9502      	str	r5, [sp, #8]
  402fda:	f44f 7702 	mov.w	r7, #520	; 0x208
  402fde:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402fe2:	a902      	add	r1, sp, #8
  402fe4:	9506      	str	r5, [sp, #24]
  402fe6:	f8ad 7014 	strh.w	r7, [sp, #20]
  402fea:	9404      	str	r4, [sp, #16]
  402fec:	9407      	str	r4, [sp, #28]
  402fee:	f8ad 6016 	strh.w	r6, [sp, #22]
  402ff2:	f000 f893 	bl	40311c <_svfprintf_r>
  402ff6:	9b02      	ldr	r3, [sp, #8]
  402ff8:	2200      	movs	r2, #0
  402ffa:	701a      	strb	r2, [r3, #0]
  402ffc:	b01c      	add	sp, #112	; 0x70
  402ffe:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403002:	b003      	add	sp, #12
  403004:	4770      	bx	lr
  403006:	bf00      	nop
  403008:	2000001c 	.word	0x2000001c
	...

00403040 <strlen>:
  403040:	f890 f000 	pld	[r0]
  403044:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403048:	f020 0107 	bic.w	r1, r0, #7
  40304c:	f06f 0c00 	mvn.w	ip, #0
  403050:	f010 0407 	ands.w	r4, r0, #7
  403054:	f891 f020 	pld	[r1, #32]
  403058:	f040 8049 	bne.w	4030ee <strlen+0xae>
  40305c:	f04f 0400 	mov.w	r4, #0
  403060:	f06f 0007 	mvn.w	r0, #7
  403064:	e9d1 2300 	ldrd	r2, r3, [r1]
  403068:	f891 f040 	pld	[r1, #64]	; 0x40
  40306c:	f100 0008 	add.w	r0, r0, #8
  403070:	fa82 f24c 	uadd8	r2, r2, ip
  403074:	faa4 f28c 	sel	r2, r4, ip
  403078:	fa83 f34c 	uadd8	r3, r3, ip
  40307c:	faa2 f38c 	sel	r3, r2, ip
  403080:	bb4b      	cbnz	r3, 4030d6 <strlen+0x96>
  403082:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  403086:	fa82 f24c 	uadd8	r2, r2, ip
  40308a:	f100 0008 	add.w	r0, r0, #8
  40308e:	faa4 f28c 	sel	r2, r4, ip
  403092:	fa83 f34c 	uadd8	r3, r3, ip
  403096:	faa2 f38c 	sel	r3, r2, ip
  40309a:	b9e3      	cbnz	r3, 4030d6 <strlen+0x96>
  40309c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4030a0:	fa82 f24c 	uadd8	r2, r2, ip
  4030a4:	f100 0008 	add.w	r0, r0, #8
  4030a8:	faa4 f28c 	sel	r2, r4, ip
  4030ac:	fa83 f34c 	uadd8	r3, r3, ip
  4030b0:	faa2 f38c 	sel	r3, r2, ip
  4030b4:	b97b      	cbnz	r3, 4030d6 <strlen+0x96>
  4030b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4030ba:	f101 0120 	add.w	r1, r1, #32
  4030be:	fa82 f24c 	uadd8	r2, r2, ip
  4030c2:	f100 0008 	add.w	r0, r0, #8
  4030c6:	faa4 f28c 	sel	r2, r4, ip
  4030ca:	fa83 f34c 	uadd8	r3, r3, ip
  4030ce:	faa2 f38c 	sel	r3, r2, ip
  4030d2:	2b00      	cmp	r3, #0
  4030d4:	d0c6      	beq.n	403064 <strlen+0x24>
  4030d6:	2a00      	cmp	r2, #0
  4030d8:	bf04      	itt	eq
  4030da:	3004      	addeq	r0, #4
  4030dc:	461a      	moveq	r2, r3
  4030de:	ba12      	rev	r2, r2
  4030e0:	fab2 f282 	clz	r2, r2
  4030e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4030e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4030ec:	4770      	bx	lr
  4030ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4030f2:	f004 0503 	and.w	r5, r4, #3
  4030f6:	f1c4 0000 	rsb	r0, r4, #0
  4030fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4030fe:	f014 0f04 	tst.w	r4, #4
  403102:	f891 f040 	pld	[r1, #64]	; 0x40
  403106:	fa0c f505 	lsl.w	r5, ip, r5
  40310a:	ea62 0205 	orn	r2, r2, r5
  40310e:	bf1c      	itt	ne
  403110:	ea63 0305 	ornne	r3, r3, r5
  403114:	4662      	movne	r2, ip
  403116:	f04f 0400 	mov.w	r4, #0
  40311a:	e7a9      	b.n	403070 <strlen+0x30>

0040311c <_svfprintf_r>:
  40311c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403120:	b0c3      	sub	sp, #268	; 0x10c
  403122:	460c      	mov	r4, r1
  403124:	910b      	str	r1, [sp, #44]	; 0x2c
  403126:	4692      	mov	sl, r2
  403128:	930f      	str	r3, [sp, #60]	; 0x3c
  40312a:	900c      	str	r0, [sp, #48]	; 0x30
  40312c:	f003 fdd6 	bl	406cdc <_localeconv_r>
  403130:	6803      	ldr	r3, [r0, #0]
  403132:	931a      	str	r3, [sp, #104]	; 0x68
  403134:	4618      	mov	r0, r3
  403136:	f7ff ff83 	bl	403040 <strlen>
  40313a:	89a3      	ldrh	r3, [r4, #12]
  40313c:	9019      	str	r0, [sp, #100]	; 0x64
  40313e:	0619      	lsls	r1, r3, #24
  403140:	d503      	bpl.n	40314a <_svfprintf_r+0x2e>
  403142:	6923      	ldr	r3, [r4, #16]
  403144:	2b00      	cmp	r3, #0
  403146:	f001 8003 	beq.w	404150 <_svfprintf_r+0x1034>
  40314a:	2300      	movs	r3, #0
  40314c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403150:	9313      	str	r3, [sp, #76]	; 0x4c
  403152:	9315      	str	r3, [sp, #84]	; 0x54
  403154:	9314      	str	r3, [sp, #80]	; 0x50
  403156:	9327      	str	r3, [sp, #156]	; 0x9c
  403158:	9326      	str	r3, [sp, #152]	; 0x98
  40315a:	9318      	str	r3, [sp, #96]	; 0x60
  40315c:	931b      	str	r3, [sp, #108]	; 0x6c
  40315e:	9309      	str	r3, [sp, #36]	; 0x24
  403160:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403164:	46c8      	mov	r8, r9
  403166:	9316      	str	r3, [sp, #88]	; 0x58
  403168:	9317      	str	r3, [sp, #92]	; 0x5c
  40316a:	f89a 3000 	ldrb.w	r3, [sl]
  40316e:	4654      	mov	r4, sl
  403170:	b1e3      	cbz	r3, 4031ac <_svfprintf_r+0x90>
  403172:	2b25      	cmp	r3, #37	; 0x25
  403174:	d102      	bne.n	40317c <_svfprintf_r+0x60>
  403176:	e019      	b.n	4031ac <_svfprintf_r+0x90>
  403178:	2b25      	cmp	r3, #37	; 0x25
  40317a:	d003      	beq.n	403184 <_svfprintf_r+0x68>
  40317c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403180:	2b00      	cmp	r3, #0
  403182:	d1f9      	bne.n	403178 <_svfprintf_r+0x5c>
  403184:	eba4 050a 	sub.w	r5, r4, sl
  403188:	b185      	cbz	r5, 4031ac <_svfprintf_r+0x90>
  40318a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40318c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40318e:	f8c8 a000 	str.w	sl, [r8]
  403192:	3301      	adds	r3, #1
  403194:	442a      	add	r2, r5
  403196:	2b07      	cmp	r3, #7
  403198:	f8c8 5004 	str.w	r5, [r8, #4]
  40319c:	9227      	str	r2, [sp, #156]	; 0x9c
  40319e:	9326      	str	r3, [sp, #152]	; 0x98
  4031a0:	dc7f      	bgt.n	4032a2 <_svfprintf_r+0x186>
  4031a2:	f108 0808 	add.w	r8, r8, #8
  4031a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4031a8:	442b      	add	r3, r5
  4031aa:	9309      	str	r3, [sp, #36]	; 0x24
  4031ac:	7823      	ldrb	r3, [r4, #0]
  4031ae:	2b00      	cmp	r3, #0
  4031b0:	d07f      	beq.n	4032b2 <_svfprintf_r+0x196>
  4031b2:	2300      	movs	r3, #0
  4031b4:	461a      	mov	r2, r3
  4031b6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4031ba:	4619      	mov	r1, r3
  4031bc:	930d      	str	r3, [sp, #52]	; 0x34
  4031be:	469b      	mov	fp, r3
  4031c0:	f04f 30ff 	mov.w	r0, #4294967295
  4031c4:	7863      	ldrb	r3, [r4, #1]
  4031c6:	900a      	str	r0, [sp, #40]	; 0x28
  4031c8:	f104 0a01 	add.w	sl, r4, #1
  4031cc:	f10a 0a01 	add.w	sl, sl, #1
  4031d0:	f1a3 0020 	sub.w	r0, r3, #32
  4031d4:	2858      	cmp	r0, #88	; 0x58
  4031d6:	f200 83c1 	bhi.w	40395c <_svfprintf_r+0x840>
  4031da:	e8df f010 	tbh	[pc, r0, lsl #1]
  4031de:	0238      	.short	0x0238
  4031e0:	03bf03bf 	.word	0x03bf03bf
  4031e4:	03bf0240 	.word	0x03bf0240
  4031e8:	03bf03bf 	.word	0x03bf03bf
  4031ec:	03bf03bf 	.word	0x03bf03bf
  4031f0:	024503bf 	.word	0x024503bf
  4031f4:	03bf0203 	.word	0x03bf0203
  4031f8:	026b005d 	.word	0x026b005d
  4031fc:	028603bf 	.word	0x028603bf
  403200:	039d039d 	.word	0x039d039d
  403204:	039d039d 	.word	0x039d039d
  403208:	039d039d 	.word	0x039d039d
  40320c:	039d039d 	.word	0x039d039d
  403210:	03bf039d 	.word	0x03bf039d
  403214:	03bf03bf 	.word	0x03bf03bf
  403218:	03bf03bf 	.word	0x03bf03bf
  40321c:	03bf03bf 	.word	0x03bf03bf
  403220:	03bf03bf 	.word	0x03bf03bf
  403224:	033703bf 	.word	0x033703bf
  403228:	03bf0357 	.word	0x03bf0357
  40322c:	03bf0357 	.word	0x03bf0357
  403230:	03bf03bf 	.word	0x03bf03bf
  403234:	039803bf 	.word	0x039803bf
  403238:	03bf03bf 	.word	0x03bf03bf
  40323c:	03bf03ad 	.word	0x03bf03ad
  403240:	03bf03bf 	.word	0x03bf03bf
  403244:	03bf03bf 	.word	0x03bf03bf
  403248:	03bf0259 	.word	0x03bf0259
  40324c:	031e03bf 	.word	0x031e03bf
  403250:	03bf03bf 	.word	0x03bf03bf
  403254:	03bf03bf 	.word	0x03bf03bf
  403258:	03bf03bf 	.word	0x03bf03bf
  40325c:	03bf03bf 	.word	0x03bf03bf
  403260:	03bf03bf 	.word	0x03bf03bf
  403264:	02db02c6 	.word	0x02db02c6
  403268:	03570357 	.word	0x03570357
  40326c:	028b0357 	.word	0x028b0357
  403270:	03bf02db 	.word	0x03bf02db
  403274:	029003bf 	.word	0x029003bf
  403278:	029d03bf 	.word	0x029d03bf
  40327c:	02b401cc 	.word	0x02b401cc
  403280:	03bf0208 	.word	0x03bf0208
  403284:	03bf01e1 	.word	0x03bf01e1
  403288:	03bf007e 	.word	0x03bf007e
  40328c:	020d03bf 	.word	0x020d03bf
  403290:	980d      	ldr	r0, [sp, #52]	; 0x34
  403292:	930f      	str	r3, [sp, #60]	; 0x3c
  403294:	4240      	negs	r0, r0
  403296:	900d      	str	r0, [sp, #52]	; 0x34
  403298:	f04b 0b04 	orr.w	fp, fp, #4
  40329c:	f89a 3000 	ldrb.w	r3, [sl]
  4032a0:	e794      	b.n	4031cc <_svfprintf_r+0xb0>
  4032a2:	aa25      	add	r2, sp, #148	; 0x94
  4032a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4032a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032a8:	f004 feca 	bl	408040 <__ssprint_r>
  4032ac:	b940      	cbnz	r0, 4032c0 <_svfprintf_r+0x1a4>
  4032ae:	46c8      	mov	r8, r9
  4032b0:	e779      	b.n	4031a6 <_svfprintf_r+0x8a>
  4032b2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4032b4:	b123      	cbz	r3, 4032c0 <_svfprintf_r+0x1a4>
  4032b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4032b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4032ba:	aa25      	add	r2, sp, #148	; 0x94
  4032bc:	f004 fec0 	bl	408040 <__ssprint_r>
  4032c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4032c2:	899b      	ldrh	r3, [r3, #12]
  4032c4:	f013 0f40 	tst.w	r3, #64	; 0x40
  4032c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4032ca:	bf18      	it	ne
  4032cc:	f04f 33ff 	movne.w	r3, #4294967295
  4032d0:	9309      	str	r3, [sp, #36]	; 0x24
  4032d2:	9809      	ldr	r0, [sp, #36]	; 0x24
  4032d4:	b043      	add	sp, #268	; 0x10c
  4032d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032da:	f01b 0f20 	tst.w	fp, #32
  4032de:	9311      	str	r3, [sp, #68]	; 0x44
  4032e0:	f040 81dd 	bne.w	40369e <_svfprintf_r+0x582>
  4032e4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4032e6:	f01b 0f10 	tst.w	fp, #16
  4032ea:	4613      	mov	r3, r2
  4032ec:	f040 856e 	bne.w	403dcc <_svfprintf_r+0xcb0>
  4032f0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4032f4:	f000 856a 	beq.w	403dcc <_svfprintf_r+0xcb0>
  4032f8:	8814      	ldrh	r4, [r2, #0]
  4032fa:	3204      	adds	r2, #4
  4032fc:	2500      	movs	r5, #0
  4032fe:	2301      	movs	r3, #1
  403300:	920f      	str	r2, [sp, #60]	; 0x3c
  403302:	2700      	movs	r7, #0
  403304:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403308:	990a      	ldr	r1, [sp, #40]	; 0x28
  40330a:	1c4a      	adds	r2, r1, #1
  40330c:	f000 8265 	beq.w	4037da <_svfprintf_r+0x6be>
  403310:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403314:	9207      	str	r2, [sp, #28]
  403316:	ea54 0205 	orrs.w	r2, r4, r5
  40331a:	f040 8264 	bne.w	4037e6 <_svfprintf_r+0x6ca>
  40331e:	2900      	cmp	r1, #0
  403320:	f040 843c 	bne.w	403b9c <_svfprintf_r+0xa80>
  403324:	2b00      	cmp	r3, #0
  403326:	f040 84d7 	bne.w	403cd8 <_svfprintf_r+0xbbc>
  40332a:	f01b 0301 	ands.w	r3, fp, #1
  40332e:	930e      	str	r3, [sp, #56]	; 0x38
  403330:	f000 8604 	beq.w	403f3c <_svfprintf_r+0xe20>
  403334:	ae42      	add	r6, sp, #264	; 0x108
  403336:	2330      	movs	r3, #48	; 0x30
  403338:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40333c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40333e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403340:	4293      	cmp	r3, r2
  403342:	bfb8      	it	lt
  403344:	4613      	movlt	r3, r2
  403346:	9308      	str	r3, [sp, #32]
  403348:	2300      	movs	r3, #0
  40334a:	9312      	str	r3, [sp, #72]	; 0x48
  40334c:	b117      	cbz	r7, 403354 <_svfprintf_r+0x238>
  40334e:	9b08      	ldr	r3, [sp, #32]
  403350:	3301      	adds	r3, #1
  403352:	9308      	str	r3, [sp, #32]
  403354:	9b07      	ldr	r3, [sp, #28]
  403356:	f013 0302 	ands.w	r3, r3, #2
  40335a:	9310      	str	r3, [sp, #64]	; 0x40
  40335c:	d002      	beq.n	403364 <_svfprintf_r+0x248>
  40335e:	9b08      	ldr	r3, [sp, #32]
  403360:	3302      	adds	r3, #2
  403362:	9308      	str	r3, [sp, #32]
  403364:	9b07      	ldr	r3, [sp, #28]
  403366:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40336a:	f040 830e 	bne.w	40398a <_svfprintf_r+0x86e>
  40336e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403370:	9a08      	ldr	r2, [sp, #32]
  403372:	eba3 0b02 	sub.w	fp, r3, r2
  403376:	f1bb 0f00 	cmp.w	fp, #0
  40337a:	f340 8306 	ble.w	40398a <_svfprintf_r+0x86e>
  40337e:	f1bb 0f10 	cmp.w	fp, #16
  403382:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403384:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403386:	dd29      	ble.n	4033dc <_svfprintf_r+0x2c0>
  403388:	4643      	mov	r3, r8
  40338a:	4621      	mov	r1, r4
  40338c:	46a8      	mov	r8, r5
  40338e:	2710      	movs	r7, #16
  403390:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403392:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403394:	e006      	b.n	4033a4 <_svfprintf_r+0x288>
  403396:	f1ab 0b10 	sub.w	fp, fp, #16
  40339a:	f1bb 0f10 	cmp.w	fp, #16
  40339e:	f103 0308 	add.w	r3, r3, #8
  4033a2:	dd18      	ble.n	4033d6 <_svfprintf_r+0x2ba>
  4033a4:	3201      	adds	r2, #1
  4033a6:	48b7      	ldr	r0, [pc, #732]	; (403684 <_svfprintf_r+0x568>)
  4033a8:	9226      	str	r2, [sp, #152]	; 0x98
  4033aa:	3110      	adds	r1, #16
  4033ac:	2a07      	cmp	r2, #7
  4033ae:	9127      	str	r1, [sp, #156]	; 0x9c
  4033b0:	e883 0081 	stmia.w	r3, {r0, r7}
  4033b4:	ddef      	ble.n	403396 <_svfprintf_r+0x27a>
  4033b6:	aa25      	add	r2, sp, #148	; 0x94
  4033b8:	4629      	mov	r1, r5
  4033ba:	4620      	mov	r0, r4
  4033bc:	f004 fe40 	bl	408040 <__ssprint_r>
  4033c0:	2800      	cmp	r0, #0
  4033c2:	f47f af7d 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  4033c6:	f1ab 0b10 	sub.w	fp, fp, #16
  4033ca:	f1bb 0f10 	cmp.w	fp, #16
  4033ce:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4033d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4033d2:	464b      	mov	r3, r9
  4033d4:	dce6      	bgt.n	4033a4 <_svfprintf_r+0x288>
  4033d6:	4645      	mov	r5, r8
  4033d8:	460c      	mov	r4, r1
  4033da:	4698      	mov	r8, r3
  4033dc:	3201      	adds	r2, #1
  4033de:	4ba9      	ldr	r3, [pc, #676]	; (403684 <_svfprintf_r+0x568>)
  4033e0:	9226      	str	r2, [sp, #152]	; 0x98
  4033e2:	445c      	add	r4, fp
  4033e4:	2a07      	cmp	r2, #7
  4033e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4033e8:	e888 0808 	stmia.w	r8, {r3, fp}
  4033ec:	f300 8498 	bgt.w	403d20 <_svfprintf_r+0xc04>
  4033f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4033f4:	f108 0808 	add.w	r8, r8, #8
  4033f8:	b177      	cbz	r7, 403418 <_svfprintf_r+0x2fc>
  4033fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033fc:	3301      	adds	r3, #1
  4033fe:	3401      	adds	r4, #1
  403400:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403404:	2201      	movs	r2, #1
  403406:	2b07      	cmp	r3, #7
  403408:	9427      	str	r4, [sp, #156]	; 0x9c
  40340a:	9326      	str	r3, [sp, #152]	; 0x98
  40340c:	e888 0006 	stmia.w	r8, {r1, r2}
  403410:	f300 83db 	bgt.w	403bca <_svfprintf_r+0xaae>
  403414:	f108 0808 	add.w	r8, r8, #8
  403418:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40341a:	b16b      	cbz	r3, 403438 <_svfprintf_r+0x31c>
  40341c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40341e:	3301      	adds	r3, #1
  403420:	3402      	adds	r4, #2
  403422:	a91e      	add	r1, sp, #120	; 0x78
  403424:	2202      	movs	r2, #2
  403426:	2b07      	cmp	r3, #7
  403428:	9427      	str	r4, [sp, #156]	; 0x9c
  40342a:	9326      	str	r3, [sp, #152]	; 0x98
  40342c:	e888 0006 	stmia.w	r8, {r1, r2}
  403430:	f300 83d6 	bgt.w	403be0 <_svfprintf_r+0xac4>
  403434:	f108 0808 	add.w	r8, r8, #8
  403438:	2d80      	cmp	r5, #128	; 0x80
  40343a:	f000 8315 	beq.w	403a68 <_svfprintf_r+0x94c>
  40343e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403440:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403442:	1a9f      	subs	r7, r3, r2
  403444:	2f00      	cmp	r7, #0
  403446:	dd36      	ble.n	4034b6 <_svfprintf_r+0x39a>
  403448:	2f10      	cmp	r7, #16
  40344a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40344c:	4d8e      	ldr	r5, [pc, #568]	; (403688 <_svfprintf_r+0x56c>)
  40344e:	dd27      	ble.n	4034a0 <_svfprintf_r+0x384>
  403450:	4642      	mov	r2, r8
  403452:	4621      	mov	r1, r4
  403454:	46b0      	mov	r8, r6
  403456:	f04f 0b10 	mov.w	fp, #16
  40345a:	462e      	mov	r6, r5
  40345c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40345e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403460:	e004      	b.n	40346c <_svfprintf_r+0x350>
  403462:	3f10      	subs	r7, #16
  403464:	2f10      	cmp	r7, #16
  403466:	f102 0208 	add.w	r2, r2, #8
  40346a:	dd15      	ble.n	403498 <_svfprintf_r+0x37c>
  40346c:	3301      	adds	r3, #1
  40346e:	3110      	adds	r1, #16
  403470:	2b07      	cmp	r3, #7
  403472:	9127      	str	r1, [sp, #156]	; 0x9c
  403474:	9326      	str	r3, [sp, #152]	; 0x98
  403476:	e882 0840 	stmia.w	r2, {r6, fp}
  40347a:	ddf2      	ble.n	403462 <_svfprintf_r+0x346>
  40347c:	aa25      	add	r2, sp, #148	; 0x94
  40347e:	4629      	mov	r1, r5
  403480:	4620      	mov	r0, r4
  403482:	f004 fddd 	bl	408040 <__ssprint_r>
  403486:	2800      	cmp	r0, #0
  403488:	f47f af1a 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  40348c:	3f10      	subs	r7, #16
  40348e:	2f10      	cmp	r7, #16
  403490:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403492:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403494:	464a      	mov	r2, r9
  403496:	dce9      	bgt.n	40346c <_svfprintf_r+0x350>
  403498:	4635      	mov	r5, r6
  40349a:	460c      	mov	r4, r1
  40349c:	4646      	mov	r6, r8
  40349e:	4690      	mov	r8, r2
  4034a0:	3301      	adds	r3, #1
  4034a2:	443c      	add	r4, r7
  4034a4:	2b07      	cmp	r3, #7
  4034a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4034a8:	9326      	str	r3, [sp, #152]	; 0x98
  4034aa:	e888 00a0 	stmia.w	r8, {r5, r7}
  4034ae:	f300 8381 	bgt.w	403bb4 <_svfprintf_r+0xa98>
  4034b2:	f108 0808 	add.w	r8, r8, #8
  4034b6:	9b07      	ldr	r3, [sp, #28]
  4034b8:	05df      	lsls	r7, r3, #23
  4034ba:	f100 8268 	bmi.w	40398e <_svfprintf_r+0x872>
  4034be:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034c0:	990e      	ldr	r1, [sp, #56]	; 0x38
  4034c2:	f8c8 6000 	str.w	r6, [r8]
  4034c6:	3301      	adds	r3, #1
  4034c8:	440c      	add	r4, r1
  4034ca:	2b07      	cmp	r3, #7
  4034cc:	9427      	str	r4, [sp, #156]	; 0x9c
  4034ce:	f8c8 1004 	str.w	r1, [r8, #4]
  4034d2:	9326      	str	r3, [sp, #152]	; 0x98
  4034d4:	f300 834d 	bgt.w	403b72 <_svfprintf_r+0xa56>
  4034d8:	f108 0808 	add.w	r8, r8, #8
  4034dc:	9b07      	ldr	r3, [sp, #28]
  4034de:	075b      	lsls	r3, r3, #29
  4034e0:	d53a      	bpl.n	403558 <_svfprintf_r+0x43c>
  4034e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4034e4:	9a08      	ldr	r2, [sp, #32]
  4034e6:	1a9d      	subs	r5, r3, r2
  4034e8:	2d00      	cmp	r5, #0
  4034ea:	dd35      	ble.n	403558 <_svfprintf_r+0x43c>
  4034ec:	2d10      	cmp	r5, #16
  4034ee:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4034f0:	dd20      	ble.n	403534 <_svfprintf_r+0x418>
  4034f2:	2610      	movs	r6, #16
  4034f4:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4034f6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  4034fa:	e004      	b.n	403506 <_svfprintf_r+0x3ea>
  4034fc:	3d10      	subs	r5, #16
  4034fe:	2d10      	cmp	r5, #16
  403500:	f108 0808 	add.w	r8, r8, #8
  403504:	dd16      	ble.n	403534 <_svfprintf_r+0x418>
  403506:	3301      	adds	r3, #1
  403508:	4a5e      	ldr	r2, [pc, #376]	; (403684 <_svfprintf_r+0x568>)
  40350a:	9326      	str	r3, [sp, #152]	; 0x98
  40350c:	3410      	adds	r4, #16
  40350e:	2b07      	cmp	r3, #7
  403510:	9427      	str	r4, [sp, #156]	; 0x9c
  403512:	e888 0044 	stmia.w	r8, {r2, r6}
  403516:	ddf1      	ble.n	4034fc <_svfprintf_r+0x3e0>
  403518:	aa25      	add	r2, sp, #148	; 0x94
  40351a:	4659      	mov	r1, fp
  40351c:	4638      	mov	r0, r7
  40351e:	f004 fd8f 	bl	408040 <__ssprint_r>
  403522:	2800      	cmp	r0, #0
  403524:	f47f aecc 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403528:	3d10      	subs	r5, #16
  40352a:	2d10      	cmp	r5, #16
  40352c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40352e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403530:	46c8      	mov	r8, r9
  403532:	dce8      	bgt.n	403506 <_svfprintf_r+0x3ea>
  403534:	3301      	adds	r3, #1
  403536:	4a53      	ldr	r2, [pc, #332]	; (403684 <_svfprintf_r+0x568>)
  403538:	9326      	str	r3, [sp, #152]	; 0x98
  40353a:	442c      	add	r4, r5
  40353c:	2b07      	cmp	r3, #7
  40353e:	9427      	str	r4, [sp, #156]	; 0x9c
  403540:	e888 0024 	stmia.w	r8, {r2, r5}
  403544:	dd08      	ble.n	403558 <_svfprintf_r+0x43c>
  403546:	aa25      	add	r2, sp, #148	; 0x94
  403548:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40354a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40354c:	f004 fd78 	bl	408040 <__ssprint_r>
  403550:	2800      	cmp	r0, #0
  403552:	f47f aeb5 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403556:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403558:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40355a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40355c:	9908      	ldr	r1, [sp, #32]
  40355e:	428a      	cmp	r2, r1
  403560:	bfac      	ite	ge
  403562:	189b      	addge	r3, r3, r2
  403564:	185b      	addlt	r3, r3, r1
  403566:	9309      	str	r3, [sp, #36]	; 0x24
  403568:	2c00      	cmp	r4, #0
  40356a:	f040 830d 	bne.w	403b88 <_svfprintf_r+0xa6c>
  40356e:	2300      	movs	r3, #0
  403570:	9326      	str	r3, [sp, #152]	; 0x98
  403572:	46c8      	mov	r8, r9
  403574:	e5f9      	b.n	40316a <_svfprintf_r+0x4e>
  403576:	9311      	str	r3, [sp, #68]	; 0x44
  403578:	f01b 0320 	ands.w	r3, fp, #32
  40357c:	f040 81e3 	bne.w	403946 <_svfprintf_r+0x82a>
  403580:	f01b 0210 	ands.w	r2, fp, #16
  403584:	f040 842e 	bne.w	403de4 <_svfprintf_r+0xcc8>
  403588:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40358c:	f000 842a 	beq.w	403de4 <_svfprintf_r+0xcc8>
  403590:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403592:	4613      	mov	r3, r2
  403594:	460a      	mov	r2, r1
  403596:	3204      	adds	r2, #4
  403598:	880c      	ldrh	r4, [r1, #0]
  40359a:	920f      	str	r2, [sp, #60]	; 0x3c
  40359c:	2500      	movs	r5, #0
  40359e:	e6b0      	b.n	403302 <_svfprintf_r+0x1e6>
  4035a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4035a2:	9311      	str	r3, [sp, #68]	; 0x44
  4035a4:	6816      	ldr	r6, [r2, #0]
  4035a6:	2400      	movs	r4, #0
  4035a8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4035ac:	1d15      	adds	r5, r2, #4
  4035ae:	2e00      	cmp	r6, #0
  4035b0:	f000 86a7 	beq.w	404302 <_svfprintf_r+0x11e6>
  4035b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4035b6:	1c53      	adds	r3, r2, #1
  4035b8:	f000 8609 	beq.w	4041ce <_svfprintf_r+0x10b2>
  4035bc:	4621      	mov	r1, r4
  4035be:	4630      	mov	r0, r6
  4035c0:	f003 feee 	bl	4073a0 <memchr>
  4035c4:	2800      	cmp	r0, #0
  4035c6:	f000 86e1 	beq.w	40438c <_svfprintf_r+0x1270>
  4035ca:	1b83      	subs	r3, r0, r6
  4035cc:	930e      	str	r3, [sp, #56]	; 0x38
  4035ce:	940a      	str	r4, [sp, #40]	; 0x28
  4035d0:	950f      	str	r5, [sp, #60]	; 0x3c
  4035d2:	f8cd b01c 	str.w	fp, [sp, #28]
  4035d6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4035da:	9308      	str	r3, [sp, #32]
  4035dc:	9412      	str	r4, [sp, #72]	; 0x48
  4035de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4035e2:	e6b3      	b.n	40334c <_svfprintf_r+0x230>
  4035e4:	f89a 3000 	ldrb.w	r3, [sl]
  4035e8:	2201      	movs	r2, #1
  4035ea:	212b      	movs	r1, #43	; 0x2b
  4035ec:	e5ee      	b.n	4031cc <_svfprintf_r+0xb0>
  4035ee:	f04b 0b20 	orr.w	fp, fp, #32
  4035f2:	f89a 3000 	ldrb.w	r3, [sl]
  4035f6:	e5e9      	b.n	4031cc <_svfprintf_r+0xb0>
  4035f8:	9311      	str	r3, [sp, #68]	; 0x44
  4035fa:	2a00      	cmp	r2, #0
  4035fc:	f040 8795 	bne.w	40452a <_svfprintf_r+0x140e>
  403600:	4b22      	ldr	r3, [pc, #136]	; (40368c <_svfprintf_r+0x570>)
  403602:	9318      	str	r3, [sp, #96]	; 0x60
  403604:	f01b 0f20 	tst.w	fp, #32
  403608:	f040 8111 	bne.w	40382e <_svfprintf_r+0x712>
  40360c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40360e:	f01b 0f10 	tst.w	fp, #16
  403612:	4613      	mov	r3, r2
  403614:	f040 83e1 	bne.w	403dda <_svfprintf_r+0xcbe>
  403618:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40361c:	f000 83dd 	beq.w	403dda <_svfprintf_r+0xcbe>
  403620:	3304      	adds	r3, #4
  403622:	8814      	ldrh	r4, [r2, #0]
  403624:	930f      	str	r3, [sp, #60]	; 0x3c
  403626:	2500      	movs	r5, #0
  403628:	f01b 0f01 	tst.w	fp, #1
  40362c:	f000 810c 	beq.w	403848 <_svfprintf_r+0x72c>
  403630:	ea54 0305 	orrs.w	r3, r4, r5
  403634:	f000 8108 	beq.w	403848 <_svfprintf_r+0x72c>
  403638:	2330      	movs	r3, #48	; 0x30
  40363a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40363e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403642:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403646:	f04b 0b02 	orr.w	fp, fp, #2
  40364a:	2302      	movs	r3, #2
  40364c:	e659      	b.n	403302 <_svfprintf_r+0x1e6>
  40364e:	f89a 3000 	ldrb.w	r3, [sl]
  403652:	2900      	cmp	r1, #0
  403654:	f47f adba 	bne.w	4031cc <_svfprintf_r+0xb0>
  403658:	2201      	movs	r2, #1
  40365a:	2120      	movs	r1, #32
  40365c:	e5b6      	b.n	4031cc <_svfprintf_r+0xb0>
  40365e:	f04b 0b01 	orr.w	fp, fp, #1
  403662:	f89a 3000 	ldrb.w	r3, [sl]
  403666:	e5b1      	b.n	4031cc <_svfprintf_r+0xb0>
  403668:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40366a:	6823      	ldr	r3, [r4, #0]
  40366c:	930d      	str	r3, [sp, #52]	; 0x34
  40366e:	4618      	mov	r0, r3
  403670:	2800      	cmp	r0, #0
  403672:	4623      	mov	r3, r4
  403674:	f103 0304 	add.w	r3, r3, #4
  403678:	f6ff ae0a 	blt.w	403290 <_svfprintf_r+0x174>
  40367c:	930f      	str	r3, [sp, #60]	; 0x3c
  40367e:	f89a 3000 	ldrb.w	r3, [sl]
  403682:	e5a3      	b.n	4031cc <_svfprintf_r+0xb0>
  403684:	004092d4 	.word	0x004092d4
  403688:	004092e4 	.word	0x004092e4
  40368c:	004092b4 	.word	0x004092b4
  403690:	f04b 0b10 	orr.w	fp, fp, #16
  403694:	f01b 0f20 	tst.w	fp, #32
  403698:	9311      	str	r3, [sp, #68]	; 0x44
  40369a:	f43f ae23 	beq.w	4032e4 <_svfprintf_r+0x1c8>
  40369e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4036a0:	3507      	adds	r5, #7
  4036a2:	f025 0307 	bic.w	r3, r5, #7
  4036a6:	f103 0208 	add.w	r2, r3, #8
  4036aa:	e9d3 4500 	ldrd	r4, r5, [r3]
  4036ae:	920f      	str	r2, [sp, #60]	; 0x3c
  4036b0:	2301      	movs	r3, #1
  4036b2:	e626      	b.n	403302 <_svfprintf_r+0x1e6>
  4036b4:	f89a 3000 	ldrb.w	r3, [sl]
  4036b8:	2b2a      	cmp	r3, #42	; 0x2a
  4036ba:	f10a 0401 	add.w	r4, sl, #1
  4036be:	f000 8727 	beq.w	404510 <_svfprintf_r+0x13f4>
  4036c2:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4036c6:	2809      	cmp	r0, #9
  4036c8:	46a2      	mov	sl, r4
  4036ca:	f200 86ad 	bhi.w	404428 <_svfprintf_r+0x130c>
  4036ce:	2300      	movs	r3, #0
  4036d0:	461c      	mov	r4, r3
  4036d2:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4036d6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4036da:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4036de:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4036e2:	2809      	cmp	r0, #9
  4036e4:	d9f5      	bls.n	4036d2 <_svfprintf_r+0x5b6>
  4036e6:	940a      	str	r4, [sp, #40]	; 0x28
  4036e8:	e572      	b.n	4031d0 <_svfprintf_r+0xb4>
  4036ea:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  4036ee:	f89a 3000 	ldrb.w	r3, [sl]
  4036f2:	e56b      	b.n	4031cc <_svfprintf_r+0xb0>
  4036f4:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  4036f8:	f89a 3000 	ldrb.w	r3, [sl]
  4036fc:	e566      	b.n	4031cc <_svfprintf_r+0xb0>
  4036fe:	f89a 3000 	ldrb.w	r3, [sl]
  403702:	2b6c      	cmp	r3, #108	; 0x6c
  403704:	bf03      	ittte	eq
  403706:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40370a:	f04b 0b20 	orreq.w	fp, fp, #32
  40370e:	f10a 0a01 	addeq.w	sl, sl, #1
  403712:	f04b 0b10 	orrne.w	fp, fp, #16
  403716:	e559      	b.n	4031cc <_svfprintf_r+0xb0>
  403718:	2a00      	cmp	r2, #0
  40371a:	f040 8711 	bne.w	404540 <_svfprintf_r+0x1424>
  40371e:	f01b 0f20 	tst.w	fp, #32
  403722:	f040 84f9 	bne.w	404118 <_svfprintf_r+0xffc>
  403726:	f01b 0f10 	tst.w	fp, #16
  40372a:	f040 84ac 	bne.w	404086 <_svfprintf_r+0xf6a>
  40372e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403732:	f000 84a8 	beq.w	404086 <_svfprintf_r+0xf6a>
  403736:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403738:	6813      	ldr	r3, [r2, #0]
  40373a:	3204      	adds	r2, #4
  40373c:	920f      	str	r2, [sp, #60]	; 0x3c
  40373e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  403742:	801a      	strh	r2, [r3, #0]
  403744:	e511      	b.n	40316a <_svfprintf_r+0x4e>
  403746:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403748:	4bb3      	ldr	r3, [pc, #716]	; (403a18 <_svfprintf_r+0x8fc>)
  40374a:	680c      	ldr	r4, [r1, #0]
  40374c:	9318      	str	r3, [sp, #96]	; 0x60
  40374e:	2230      	movs	r2, #48	; 0x30
  403750:	2378      	movs	r3, #120	; 0x78
  403752:	3104      	adds	r1, #4
  403754:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403758:	9311      	str	r3, [sp, #68]	; 0x44
  40375a:	f04b 0b02 	orr.w	fp, fp, #2
  40375e:	910f      	str	r1, [sp, #60]	; 0x3c
  403760:	2500      	movs	r5, #0
  403762:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  403766:	2302      	movs	r3, #2
  403768:	e5cb      	b.n	403302 <_svfprintf_r+0x1e6>
  40376a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40376c:	9311      	str	r3, [sp, #68]	; 0x44
  40376e:	680a      	ldr	r2, [r1, #0]
  403770:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403774:	2300      	movs	r3, #0
  403776:	460a      	mov	r2, r1
  403778:	461f      	mov	r7, r3
  40377a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40377e:	3204      	adds	r2, #4
  403780:	2301      	movs	r3, #1
  403782:	9308      	str	r3, [sp, #32]
  403784:	f8cd b01c 	str.w	fp, [sp, #28]
  403788:	970a      	str	r7, [sp, #40]	; 0x28
  40378a:	9712      	str	r7, [sp, #72]	; 0x48
  40378c:	920f      	str	r2, [sp, #60]	; 0x3c
  40378e:	930e      	str	r3, [sp, #56]	; 0x38
  403790:	ae28      	add	r6, sp, #160	; 0xa0
  403792:	e5df      	b.n	403354 <_svfprintf_r+0x238>
  403794:	9311      	str	r3, [sp, #68]	; 0x44
  403796:	2a00      	cmp	r2, #0
  403798:	f040 86ea 	bne.w	404570 <_svfprintf_r+0x1454>
  40379c:	f01b 0f20 	tst.w	fp, #32
  4037a0:	d15d      	bne.n	40385e <_svfprintf_r+0x742>
  4037a2:	f01b 0f10 	tst.w	fp, #16
  4037a6:	f040 8308 	bne.w	403dba <_svfprintf_r+0xc9e>
  4037aa:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4037ae:	f000 8304 	beq.w	403dba <_svfprintf_r+0xc9e>
  4037b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4037b4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4037b8:	3104      	adds	r1, #4
  4037ba:	17e5      	asrs	r5, r4, #31
  4037bc:	4622      	mov	r2, r4
  4037be:	462b      	mov	r3, r5
  4037c0:	910f      	str	r1, [sp, #60]	; 0x3c
  4037c2:	2a00      	cmp	r2, #0
  4037c4:	f173 0300 	sbcs.w	r3, r3, #0
  4037c8:	db58      	blt.n	40387c <_svfprintf_r+0x760>
  4037ca:	990a      	ldr	r1, [sp, #40]	; 0x28
  4037cc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4037d0:	1c4a      	adds	r2, r1, #1
  4037d2:	f04f 0301 	mov.w	r3, #1
  4037d6:	f47f ad9b 	bne.w	403310 <_svfprintf_r+0x1f4>
  4037da:	ea54 0205 	orrs.w	r2, r4, r5
  4037de:	f000 81df 	beq.w	403ba0 <_svfprintf_r+0xa84>
  4037e2:	f8cd b01c 	str.w	fp, [sp, #28]
  4037e6:	2b01      	cmp	r3, #1
  4037e8:	f000 827b 	beq.w	403ce2 <_svfprintf_r+0xbc6>
  4037ec:	2b02      	cmp	r3, #2
  4037ee:	f040 8206 	bne.w	403bfe <_svfprintf_r+0xae2>
  4037f2:	9818      	ldr	r0, [sp, #96]	; 0x60
  4037f4:	464e      	mov	r6, r9
  4037f6:	0923      	lsrs	r3, r4, #4
  4037f8:	f004 010f 	and.w	r1, r4, #15
  4037fc:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403800:	092a      	lsrs	r2, r5, #4
  403802:	461c      	mov	r4, r3
  403804:	4615      	mov	r5, r2
  403806:	5c43      	ldrb	r3, [r0, r1]
  403808:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40380c:	ea54 0305 	orrs.w	r3, r4, r5
  403810:	d1f1      	bne.n	4037f6 <_svfprintf_r+0x6da>
  403812:	eba9 0306 	sub.w	r3, r9, r6
  403816:	930e      	str	r3, [sp, #56]	; 0x38
  403818:	e590      	b.n	40333c <_svfprintf_r+0x220>
  40381a:	9311      	str	r3, [sp, #68]	; 0x44
  40381c:	2a00      	cmp	r2, #0
  40381e:	f040 86a3 	bne.w	404568 <_svfprintf_r+0x144c>
  403822:	4b7e      	ldr	r3, [pc, #504]	; (403a1c <_svfprintf_r+0x900>)
  403824:	9318      	str	r3, [sp, #96]	; 0x60
  403826:	f01b 0f20 	tst.w	fp, #32
  40382a:	f43f aeef 	beq.w	40360c <_svfprintf_r+0x4f0>
  40382e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403830:	3507      	adds	r5, #7
  403832:	f025 0307 	bic.w	r3, r5, #7
  403836:	f103 0208 	add.w	r2, r3, #8
  40383a:	f01b 0f01 	tst.w	fp, #1
  40383e:	920f      	str	r2, [sp, #60]	; 0x3c
  403840:	e9d3 4500 	ldrd	r4, r5, [r3]
  403844:	f47f aef4 	bne.w	403630 <_svfprintf_r+0x514>
  403848:	2302      	movs	r3, #2
  40384a:	e55a      	b.n	403302 <_svfprintf_r+0x1e6>
  40384c:	9311      	str	r3, [sp, #68]	; 0x44
  40384e:	2a00      	cmp	r2, #0
  403850:	f040 8686 	bne.w	404560 <_svfprintf_r+0x1444>
  403854:	f04b 0b10 	orr.w	fp, fp, #16
  403858:	f01b 0f20 	tst.w	fp, #32
  40385c:	d0a1      	beq.n	4037a2 <_svfprintf_r+0x686>
  40385e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403860:	3507      	adds	r5, #7
  403862:	f025 0507 	bic.w	r5, r5, #7
  403866:	e9d5 2300 	ldrd	r2, r3, [r5]
  40386a:	2a00      	cmp	r2, #0
  40386c:	f105 0108 	add.w	r1, r5, #8
  403870:	461d      	mov	r5, r3
  403872:	f173 0300 	sbcs.w	r3, r3, #0
  403876:	910f      	str	r1, [sp, #60]	; 0x3c
  403878:	4614      	mov	r4, r2
  40387a:	daa6      	bge.n	4037ca <_svfprintf_r+0x6ae>
  40387c:	272d      	movs	r7, #45	; 0x2d
  40387e:	4264      	negs	r4, r4
  403880:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  403884:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403888:	2301      	movs	r3, #1
  40388a:	e53d      	b.n	403308 <_svfprintf_r+0x1ec>
  40388c:	9311      	str	r3, [sp, #68]	; 0x44
  40388e:	2a00      	cmp	r2, #0
  403890:	f040 8662 	bne.w	404558 <_svfprintf_r+0x143c>
  403894:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403896:	3507      	adds	r5, #7
  403898:	f025 0307 	bic.w	r3, r5, #7
  40389c:	f103 0208 	add.w	r2, r3, #8
  4038a0:	920f      	str	r2, [sp, #60]	; 0x3c
  4038a2:	681a      	ldr	r2, [r3, #0]
  4038a4:	9215      	str	r2, [sp, #84]	; 0x54
  4038a6:	685b      	ldr	r3, [r3, #4]
  4038a8:	9314      	str	r3, [sp, #80]	; 0x50
  4038aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4038ac:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4038ae:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4038b2:	4628      	mov	r0, r5
  4038b4:	4621      	mov	r1, r4
  4038b6:	f04f 32ff 	mov.w	r2, #4294967295
  4038ba:	4b59      	ldr	r3, [pc, #356]	; (403a20 <_svfprintf_r+0x904>)
  4038bc:	f004 fec4 	bl	408648 <__aeabi_dcmpun>
  4038c0:	2800      	cmp	r0, #0
  4038c2:	f040 834a 	bne.w	403f5a <_svfprintf_r+0xe3e>
  4038c6:	4628      	mov	r0, r5
  4038c8:	4621      	mov	r1, r4
  4038ca:	f04f 32ff 	mov.w	r2, #4294967295
  4038ce:	4b54      	ldr	r3, [pc, #336]	; (403a20 <_svfprintf_r+0x904>)
  4038d0:	f004 fe9c 	bl	40860c <__aeabi_dcmple>
  4038d4:	2800      	cmp	r0, #0
  4038d6:	f040 8340 	bne.w	403f5a <_svfprintf_r+0xe3e>
  4038da:	a815      	add	r0, sp, #84	; 0x54
  4038dc:	c80d      	ldmia	r0, {r0, r2, r3}
  4038de:	9914      	ldr	r1, [sp, #80]	; 0x50
  4038e0:	f004 fe8a 	bl	4085f8 <__aeabi_dcmplt>
  4038e4:	2800      	cmp	r0, #0
  4038e6:	f040 8530 	bne.w	40434a <_svfprintf_r+0x122e>
  4038ea:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4038ee:	4e4d      	ldr	r6, [pc, #308]	; (403a24 <_svfprintf_r+0x908>)
  4038f0:	4b4d      	ldr	r3, [pc, #308]	; (403a28 <_svfprintf_r+0x90c>)
  4038f2:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4038f6:	9007      	str	r0, [sp, #28]
  4038f8:	9811      	ldr	r0, [sp, #68]	; 0x44
  4038fa:	2203      	movs	r2, #3
  4038fc:	2100      	movs	r1, #0
  4038fe:	9208      	str	r2, [sp, #32]
  403900:	910a      	str	r1, [sp, #40]	; 0x28
  403902:	2847      	cmp	r0, #71	; 0x47
  403904:	bfd8      	it	le
  403906:	461e      	movle	r6, r3
  403908:	920e      	str	r2, [sp, #56]	; 0x38
  40390a:	9112      	str	r1, [sp, #72]	; 0x48
  40390c:	e51e      	b.n	40334c <_svfprintf_r+0x230>
  40390e:	f04b 0b08 	orr.w	fp, fp, #8
  403912:	f89a 3000 	ldrb.w	r3, [sl]
  403916:	e459      	b.n	4031cc <_svfprintf_r+0xb0>
  403918:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40391c:	2300      	movs	r3, #0
  40391e:	461c      	mov	r4, r3
  403920:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403924:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403928:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40392c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403930:	2809      	cmp	r0, #9
  403932:	d9f5      	bls.n	403920 <_svfprintf_r+0x804>
  403934:	940d      	str	r4, [sp, #52]	; 0x34
  403936:	e44b      	b.n	4031d0 <_svfprintf_r+0xb4>
  403938:	f04b 0b10 	orr.w	fp, fp, #16
  40393c:	9311      	str	r3, [sp, #68]	; 0x44
  40393e:	f01b 0320 	ands.w	r3, fp, #32
  403942:	f43f ae1d 	beq.w	403580 <_svfprintf_r+0x464>
  403946:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403948:	3507      	adds	r5, #7
  40394a:	f025 0307 	bic.w	r3, r5, #7
  40394e:	f103 0208 	add.w	r2, r3, #8
  403952:	e9d3 4500 	ldrd	r4, r5, [r3]
  403956:	920f      	str	r2, [sp, #60]	; 0x3c
  403958:	2300      	movs	r3, #0
  40395a:	e4d2      	b.n	403302 <_svfprintf_r+0x1e6>
  40395c:	9311      	str	r3, [sp, #68]	; 0x44
  40395e:	2a00      	cmp	r2, #0
  403960:	f040 85e7 	bne.w	404532 <_svfprintf_r+0x1416>
  403964:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403966:	2a00      	cmp	r2, #0
  403968:	f43f aca3 	beq.w	4032b2 <_svfprintf_r+0x196>
  40396c:	2300      	movs	r3, #0
  40396e:	2101      	movs	r1, #1
  403970:	461f      	mov	r7, r3
  403972:	9108      	str	r1, [sp, #32]
  403974:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403978:	f8cd b01c 	str.w	fp, [sp, #28]
  40397c:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403980:	930a      	str	r3, [sp, #40]	; 0x28
  403982:	9312      	str	r3, [sp, #72]	; 0x48
  403984:	910e      	str	r1, [sp, #56]	; 0x38
  403986:	ae28      	add	r6, sp, #160	; 0xa0
  403988:	e4e4      	b.n	403354 <_svfprintf_r+0x238>
  40398a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40398c:	e534      	b.n	4033f8 <_svfprintf_r+0x2dc>
  40398e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403990:	2b65      	cmp	r3, #101	; 0x65
  403992:	f340 80a7 	ble.w	403ae4 <_svfprintf_r+0x9c8>
  403996:	a815      	add	r0, sp, #84	; 0x54
  403998:	c80d      	ldmia	r0, {r0, r2, r3}
  40399a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40399c:	f004 fe22 	bl	4085e4 <__aeabi_dcmpeq>
  4039a0:	2800      	cmp	r0, #0
  4039a2:	f000 8150 	beq.w	403c46 <_svfprintf_r+0xb2a>
  4039a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4039a8:	4a20      	ldr	r2, [pc, #128]	; (403a2c <_svfprintf_r+0x910>)
  4039aa:	f8c8 2000 	str.w	r2, [r8]
  4039ae:	3301      	adds	r3, #1
  4039b0:	3401      	adds	r4, #1
  4039b2:	2201      	movs	r2, #1
  4039b4:	2b07      	cmp	r3, #7
  4039b6:	9427      	str	r4, [sp, #156]	; 0x9c
  4039b8:	9326      	str	r3, [sp, #152]	; 0x98
  4039ba:	f8c8 2004 	str.w	r2, [r8, #4]
  4039be:	f300 836a 	bgt.w	404096 <_svfprintf_r+0xf7a>
  4039c2:	f108 0808 	add.w	r8, r8, #8
  4039c6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4039c8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4039ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4039cc:	4293      	cmp	r3, r2
  4039ce:	db03      	blt.n	4039d8 <_svfprintf_r+0x8bc>
  4039d0:	9b07      	ldr	r3, [sp, #28]
  4039d2:	07dd      	lsls	r5, r3, #31
  4039d4:	f57f ad82 	bpl.w	4034dc <_svfprintf_r+0x3c0>
  4039d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4039da:	9919      	ldr	r1, [sp, #100]	; 0x64
  4039dc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4039de:	f8c8 2000 	str.w	r2, [r8]
  4039e2:	3301      	adds	r3, #1
  4039e4:	440c      	add	r4, r1
  4039e6:	2b07      	cmp	r3, #7
  4039e8:	f8c8 1004 	str.w	r1, [r8, #4]
  4039ec:	9427      	str	r4, [sp, #156]	; 0x9c
  4039ee:	9326      	str	r3, [sp, #152]	; 0x98
  4039f0:	f300 839e 	bgt.w	404130 <_svfprintf_r+0x1014>
  4039f4:	f108 0808 	add.w	r8, r8, #8
  4039f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4039fa:	1e5e      	subs	r6, r3, #1
  4039fc:	2e00      	cmp	r6, #0
  4039fe:	f77f ad6d 	ble.w	4034dc <_svfprintf_r+0x3c0>
  403a02:	2e10      	cmp	r6, #16
  403a04:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a06:	4d0a      	ldr	r5, [pc, #40]	; (403a30 <_svfprintf_r+0x914>)
  403a08:	f340 81f5 	ble.w	403df6 <_svfprintf_r+0xcda>
  403a0c:	4622      	mov	r2, r4
  403a0e:	2710      	movs	r7, #16
  403a10:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403a14:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403a16:	e013      	b.n	403a40 <_svfprintf_r+0x924>
  403a18:	004092b4 	.word	0x004092b4
  403a1c:	004092a0 	.word	0x004092a0
  403a20:	7fefffff 	.word	0x7fefffff
  403a24:	00409294 	.word	0x00409294
  403a28:	00409290 	.word	0x00409290
  403a2c:	004092d0 	.word	0x004092d0
  403a30:	004092e4 	.word	0x004092e4
  403a34:	f108 0808 	add.w	r8, r8, #8
  403a38:	3e10      	subs	r6, #16
  403a3a:	2e10      	cmp	r6, #16
  403a3c:	f340 81da 	ble.w	403df4 <_svfprintf_r+0xcd8>
  403a40:	3301      	adds	r3, #1
  403a42:	3210      	adds	r2, #16
  403a44:	2b07      	cmp	r3, #7
  403a46:	9227      	str	r2, [sp, #156]	; 0x9c
  403a48:	9326      	str	r3, [sp, #152]	; 0x98
  403a4a:	e888 00a0 	stmia.w	r8, {r5, r7}
  403a4e:	ddf1      	ble.n	403a34 <_svfprintf_r+0x918>
  403a50:	aa25      	add	r2, sp, #148	; 0x94
  403a52:	4621      	mov	r1, r4
  403a54:	4658      	mov	r0, fp
  403a56:	f004 faf3 	bl	408040 <__ssprint_r>
  403a5a:	2800      	cmp	r0, #0
  403a5c:	f47f ac30 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403a60:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403a62:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a64:	46c8      	mov	r8, r9
  403a66:	e7e7      	b.n	403a38 <_svfprintf_r+0x91c>
  403a68:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403a6a:	9a08      	ldr	r2, [sp, #32]
  403a6c:	1a9f      	subs	r7, r3, r2
  403a6e:	2f00      	cmp	r7, #0
  403a70:	f77f ace5 	ble.w	40343e <_svfprintf_r+0x322>
  403a74:	2f10      	cmp	r7, #16
  403a76:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403a78:	4db6      	ldr	r5, [pc, #728]	; (403d54 <_svfprintf_r+0xc38>)
  403a7a:	dd27      	ble.n	403acc <_svfprintf_r+0x9b0>
  403a7c:	4642      	mov	r2, r8
  403a7e:	4621      	mov	r1, r4
  403a80:	46b0      	mov	r8, r6
  403a82:	f04f 0b10 	mov.w	fp, #16
  403a86:	462e      	mov	r6, r5
  403a88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403a8a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403a8c:	e004      	b.n	403a98 <_svfprintf_r+0x97c>
  403a8e:	3f10      	subs	r7, #16
  403a90:	2f10      	cmp	r7, #16
  403a92:	f102 0208 	add.w	r2, r2, #8
  403a96:	dd15      	ble.n	403ac4 <_svfprintf_r+0x9a8>
  403a98:	3301      	adds	r3, #1
  403a9a:	3110      	adds	r1, #16
  403a9c:	2b07      	cmp	r3, #7
  403a9e:	9127      	str	r1, [sp, #156]	; 0x9c
  403aa0:	9326      	str	r3, [sp, #152]	; 0x98
  403aa2:	e882 0840 	stmia.w	r2, {r6, fp}
  403aa6:	ddf2      	ble.n	403a8e <_svfprintf_r+0x972>
  403aa8:	aa25      	add	r2, sp, #148	; 0x94
  403aaa:	4629      	mov	r1, r5
  403aac:	4620      	mov	r0, r4
  403aae:	f004 fac7 	bl	408040 <__ssprint_r>
  403ab2:	2800      	cmp	r0, #0
  403ab4:	f47f ac04 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403ab8:	3f10      	subs	r7, #16
  403aba:	2f10      	cmp	r7, #16
  403abc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403abe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ac0:	464a      	mov	r2, r9
  403ac2:	dce9      	bgt.n	403a98 <_svfprintf_r+0x97c>
  403ac4:	4635      	mov	r5, r6
  403ac6:	460c      	mov	r4, r1
  403ac8:	4646      	mov	r6, r8
  403aca:	4690      	mov	r8, r2
  403acc:	3301      	adds	r3, #1
  403ace:	443c      	add	r4, r7
  403ad0:	2b07      	cmp	r3, #7
  403ad2:	9427      	str	r4, [sp, #156]	; 0x9c
  403ad4:	9326      	str	r3, [sp, #152]	; 0x98
  403ad6:	e888 00a0 	stmia.w	r8, {r5, r7}
  403ada:	f300 8232 	bgt.w	403f42 <_svfprintf_r+0xe26>
  403ade:	f108 0808 	add.w	r8, r8, #8
  403ae2:	e4ac      	b.n	40343e <_svfprintf_r+0x322>
  403ae4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403ae6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403ae8:	2b01      	cmp	r3, #1
  403aea:	f340 81fe 	ble.w	403eea <_svfprintf_r+0xdce>
  403aee:	3701      	adds	r7, #1
  403af0:	3401      	adds	r4, #1
  403af2:	2301      	movs	r3, #1
  403af4:	2f07      	cmp	r7, #7
  403af6:	9427      	str	r4, [sp, #156]	; 0x9c
  403af8:	9726      	str	r7, [sp, #152]	; 0x98
  403afa:	f8c8 6000 	str.w	r6, [r8]
  403afe:	f8c8 3004 	str.w	r3, [r8, #4]
  403b02:	f300 8203 	bgt.w	403f0c <_svfprintf_r+0xdf0>
  403b06:	f108 0808 	add.w	r8, r8, #8
  403b0a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403b0c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  403b0e:	f8c8 3000 	str.w	r3, [r8]
  403b12:	3701      	adds	r7, #1
  403b14:	4414      	add	r4, r2
  403b16:	2f07      	cmp	r7, #7
  403b18:	9427      	str	r4, [sp, #156]	; 0x9c
  403b1a:	9726      	str	r7, [sp, #152]	; 0x98
  403b1c:	f8c8 2004 	str.w	r2, [r8, #4]
  403b20:	f300 8200 	bgt.w	403f24 <_svfprintf_r+0xe08>
  403b24:	f108 0808 	add.w	r8, r8, #8
  403b28:	a815      	add	r0, sp, #84	; 0x54
  403b2a:	c80d      	ldmia	r0, {r0, r2, r3}
  403b2c:	9914      	ldr	r1, [sp, #80]	; 0x50
  403b2e:	f004 fd59 	bl	4085e4 <__aeabi_dcmpeq>
  403b32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403b34:	2800      	cmp	r0, #0
  403b36:	f040 8101 	bne.w	403d3c <_svfprintf_r+0xc20>
  403b3a:	3b01      	subs	r3, #1
  403b3c:	3701      	adds	r7, #1
  403b3e:	3601      	adds	r6, #1
  403b40:	441c      	add	r4, r3
  403b42:	2f07      	cmp	r7, #7
  403b44:	9726      	str	r7, [sp, #152]	; 0x98
  403b46:	9427      	str	r4, [sp, #156]	; 0x9c
  403b48:	f8c8 6000 	str.w	r6, [r8]
  403b4c:	f8c8 3004 	str.w	r3, [r8, #4]
  403b50:	f300 8127 	bgt.w	403da2 <_svfprintf_r+0xc86>
  403b54:	f108 0808 	add.w	r8, r8, #8
  403b58:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  403b5a:	f8c8 2004 	str.w	r2, [r8, #4]
  403b5e:	3701      	adds	r7, #1
  403b60:	4414      	add	r4, r2
  403b62:	ab21      	add	r3, sp, #132	; 0x84
  403b64:	2f07      	cmp	r7, #7
  403b66:	9427      	str	r4, [sp, #156]	; 0x9c
  403b68:	9726      	str	r7, [sp, #152]	; 0x98
  403b6a:	f8c8 3000 	str.w	r3, [r8]
  403b6e:	f77f acb3 	ble.w	4034d8 <_svfprintf_r+0x3bc>
  403b72:	aa25      	add	r2, sp, #148	; 0x94
  403b74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403b76:	980c      	ldr	r0, [sp, #48]	; 0x30
  403b78:	f004 fa62 	bl	408040 <__ssprint_r>
  403b7c:	2800      	cmp	r0, #0
  403b7e:	f47f ab9f 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403b82:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403b84:	46c8      	mov	r8, r9
  403b86:	e4a9      	b.n	4034dc <_svfprintf_r+0x3c0>
  403b88:	aa25      	add	r2, sp, #148	; 0x94
  403b8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403b8c:	980c      	ldr	r0, [sp, #48]	; 0x30
  403b8e:	f004 fa57 	bl	408040 <__ssprint_r>
  403b92:	2800      	cmp	r0, #0
  403b94:	f43f aceb 	beq.w	40356e <_svfprintf_r+0x452>
  403b98:	f7ff bb92 	b.w	4032c0 <_svfprintf_r+0x1a4>
  403b9c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403ba0:	2b01      	cmp	r3, #1
  403ba2:	f000 8134 	beq.w	403e0e <_svfprintf_r+0xcf2>
  403ba6:	2b02      	cmp	r3, #2
  403ba8:	d125      	bne.n	403bf6 <_svfprintf_r+0xada>
  403baa:	f8cd b01c 	str.w	fp, [sp, #28]
  403bae:	2400      	movs	r4, #0
  403bb0:	2500      	movs	r5, #0
  403bb2:	e61e      	b.n	4037f2 <_svfprintf_r+0x6d6>
  403bb4:	aa25      	add	r2, sp, #148	; 0x94
  403bb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403bb8:	980c      	ldr	r0, [sp, #48]	; 0x30
  403bba:	f004 fa41 	bl	408040 <__ssprint_r>
  403bbe:	2800      	cmp	r0, #0
  403bc0:	f47f ab7e 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403bc4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403bc6:	46c8      	mov	r8, r9
  403bc8:	e475      	b.n	4034b6 <_svfprintf_r+0x39a>
  403bca:	aa25      	add	r2, sp, #148	; 0x94
  403bcc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403bce:	980c      	ldr	r0, [sp, #48]	; 0x30
  403bd0:	f004 fa36 	bl	408040 <__ssprint_r>
  403bd4:	2800      	cmp	r0, #0
  403bd6:	f47f ab73 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403bda:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403bdc:	46c8      	mov	r8, r9
  403bde:	e41b      	b.n	403418 <_svfprintf_r+0x2fc>
  403be0:	aa25      	add	r2, sp, #148	; 0x94
  403be2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403be4:	980c      	ldr	r0, [sp, #48]	; 0x30
  403be6:	f004 fa2b 	bl	408040 <__ssprint_r>
  403bea:	2800      	cmp	r0, #0
  403bec:	f47f ab68 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403bf0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403bf2:	46c8      	mov	r8, r9
  403bf4:	e420      	b.n	403438 <_svfprintf_r+0x31c>
  403bf6:	f8cd b01c 	str.w	fp, [sp, #28]
  403bfa:	2400      	movs	r4, #0
  403bfc:	2500      	movs	r5, #0
  403bfe:	4649      	mov	r1, r9
  403c00:	e000      	b.n	403c04 <_svfprintf_r+0xae8>
  403c02:	4631      	mov	r1, r6
  403c04:	08e2      	lsrs	r2, r4, #3
  403c06:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  403c0a:	08e8      	lsrs	r0, r5, #3
  403c0c:	f004 0307 	and.w	r3, r4, #7
  403c10:	4605      	mov	r5, r0
  403c12:	4614      	mov	r4, r2
  403c14:	3330      	adds	r3, #48	; 0x30
  403c16:	ea54 0205 	orrs.w	r2, r4, r5
  403c1a:	f801 3c01 	strb.w	r3, [r1, #-1]
  403c1e:	f101 36ff 	add.w	r6, r1, #4294967295
  403c22:	d1ee      	bne.n	403c02 <_svfprintf_r+0xae6>
  403c24:	9a07      	ldr	r2, [sp, #28]
  403c26:	07d2      	lsls	r2, r2, #31
  403c28:	f57f adf3 	bpl.w	403812 <_svfprintf_r+0x6f6>
  403c2c:	2b30      	cmp	r3, #48	; 0x30
  403c2e:	f43f adf0 	beq.w	403812 <_svfprintf_r+0x6f6>
  403c32:	3902      	subs	r1, #2
  403c34:	2330      	movs	r3, #48	; 0x30
  403c36:	f806 3c01 	strb.w	r3, [r6, #-1]
  403c3a:	eba9 0301 	sub.w	r3, r9, r1
  403c3e:	930e      	str	r3, [sp, #56]	; 0x38
  403c40:	460e      	mov	r6, r1
  403c42:	f7ff bb7b 	b.w	40333c <_svfprintf_r+0x220>
  403c46:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403c48:	2900      	cmp	r1, #0
  403c4a:	f340 822e 	ble.w	4040aa <_svfprintf_r+0xf8e>
  403c4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403c52:	4293      	cmp	r3, r2
  403c54:	bfa8      	it	ge
  403c56:	4613      	movge	r3, r2
  403c58:	2b00      	cmp	r3, #0
  403c5a:	461f      	mov	r7, r3
  403c5c:	dd0d      	ble.n	403c7a <_svfprintf_r+0xb5e>
  403c5e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c60:	f8c8 6000 	str.w	r6, [r8]
  403c64:	3301      	adds	r3, #1
  403c66:	443c      	add	r4, r7
  403c68:	2b07      	cmp	r3, #7
  403c6a:	9427      	str	r4, [sp, #156]	; 0x9c
  403c6c:	f8c8 7004 	str.w	r7, [r8, #4]
  403c70:	9326      	str	r3, [sp, #152]	; 0x98
  403c72:	f300 831f 	bgt.w	4042b4 <_svfprintf_r+0x1198>
  403c76:	f108 0808 	add.w	r8, r8, #8
  403c7a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c7c:	2f00      	cmp	r7, #0
  403c7e:	bfa8      	it	ge
  403c80:	1bdb      	subge	r3, r3, r7
  403c82:	2b00      	cmp	r3, #0
  403c84:	461f      	mov	r7, r3
  403c86:	f340 80d6 	ble.w	403e36 <_svfprintf_r+0xd1a>
  403c8a:	2f10      	cmp	r7, #16
  403c8c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c8e:	4d31      	ldr	r5, [pc, #196]	; (403d54 <_svfprintf_r+0xc38>)
  403c90:	f340 81ed 	ble.w	40406e <_svfprintf_r+0xf52>
  403c94:	4642      	mov	r2, r8
  403c96:	4621      	mov	r1, r4
  403c98:	46b0      	mov	r8, r6
  403c9a:	f04f 0b10 	mov.w	fp, #16
  403c9e:	462e      	mov	r6, r5
  403ca0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403ca2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403ca4:	e004      	b.n	403cb0 <_svfprintf_r+0xb94>
  403ca6:	3208      	adds	r2, #8
  403ca8:	3f10      	subs	r7, #16
  403caa:	2f10      	cmp	r7, #16
  403cac:	f340 81db 	ble.w	404066 <_svfprintf_r+0xf4a>
  403cb0:	3301      	adds	r3, #1
  403cb2:	3110      	adds	r1, #16
  403cb4:	2b07      	cmp	r3, #7
  403cb6:	9127      	str	r1, [sp, #156]	; 0x9c
  403cb8:	9326      	str	r3, [sp, #152]	; 0x98
  403cba:	e882 0840 	stmia.w	r2, {r6, fp}
  403cbe:	ddf2      	ble.n	403ca6 <_svfprintf_r+0xb8a>
  403cc0:	aa25      	add	r2, sp, #148	; 0x94
  403cc2:	4629      	mov	r1, r5
  403cc4:	4620      	mov	r0, r4
  403cc6:	f004 f9bb 	bl	408040 <__ssprint_r>
  403cca:	2800      	cmp	r0, #0
  403ccc:	f47f aaf8 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403cd0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403cd2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cd4:	464a      	mov	r2, r9
  403cd6:	e7e7      	b.n	403ca8 <_svfprintf_r+0xb8c>
  403cd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403cda:	930e      	str	r3, [sp, #56]	; 0x38
  403cdc:	464e      	mov	r6, r9
  403cde:	f7ff bb2d 	b.w	40333c <_svfprintf_r+0x220>
  403ce2:	2d00      	cmp	r5, #0
  403ce4:	bf08      	it	eq
  403ce6:	2c0a      	cmpeq	r4, #10
  403ce8:	f0c0 808f 	bcc.w	403e0a <_svfprintf_r+0xcee>
  403cec:	464e      	mov	r6, r9
  403cee:	4620      	mov	r0, r4
  403cf0:	4629      	mov	r1, r5
  403cf2:	220a      	movs	r2, #10
  403cf4:	2300      	movs	r3, #0
  403cf6:	f004 fce5 	bl	4086c4 <__aeabi_uldivmod>
  403cfa:	3230      	adds	r2, #48	; 0x30
  403cfc:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403d00:	4620      	mov	r0, r4
  403d02:	4629      	mov	r1, r5
  403d04:	2300      	movs	r3, #0
  403d06:	220a      	movs	r2, #10
  403d08:	f004 fcdc 	bl	4086c4 <__aeabi_uldivmod>
  403d0c:	4604      	mov	r4, r0
  403d0e:	460d      	mov	r5, r1
  403d10:	ea54 0305 	orrs.w	r3, r4, r5
  403d14:	d1eb      	bne.n	403cee <_svfprintf_r+0xbd2>
  403d16:	eba9 0306 	sub.w	r3, r9, r6
  403d1a:	930e      	str	r3, [sp, #56]	; 0x38
  403d1c:	f7ff bb0e 	b.w	40333c <_svfprintf_r+0x220>
  403d20:	aa25      	add	r2, sp, #148	; 0x94
  403d22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403d24:	980c      	ldr	r0, [sp, #48]	; 0x30
  403d26:	f004 f98b 	bl	408040 <__ssprint_r>
  403d2a:	2800      	cmp	r0, #0
  403d2c:	f47f aac8 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403d30:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403d34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403d36:	46c8      	mov	r8, r9
  403d38:	f7ff bb5e 	b.w	4033f8 <_svfprintf_r+0x2dc>
  403d3c:	1e5e      	subs	r6, r3, #1
  403d3e:	2e00      	cmp	r6, #0
  403d40:	f77f af0a 	ble.w	403b58 <_svfprintf_r+0xa3c>
  403d44:	2e10      	cmp	r6, #16
  403d46:	4d03      	ldr	r5, [pc, #12]	; (403d54 <_svfprintf_r+0xc38>)
  403d48:	dd22      	ble.n	403d90 <_svfprintf_r+0xc74>
  403d4a:	4622      	mov	r2, r4
  403d4c:	f04f 0b10 	mov.w	fp, #16
  403d50:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403d52:	e006      	b.n	403d62 <_svfprintf_r+0xc46>
  403d54:	004092e4 	.word	0x004092e4
  403d58:	3e10      	subs	r6, #16
  403d5a:	2e10      	cmp	r6, #16
  403d5c:	f108 0808 	add.w	r8, r8, #8
  403d60:	dd15      	ble.n	403d8e <_svfprintf_r+0xc72>
  403d62:	3701      	adds	r7, #1
  403d64:	3210      	adds	r2, #16
  403d66:	2f07      	cmp	r7, #7
  403d68:	9227      	str	r2, [sp, #156]	; 0x9c
  403d6a:	9726      	str	r7, [sp, #152]	; 0x98
  403d6c:	e888 0820 	stmia.w	r8, {r5, fp}
  403d70:	ddf2      	ble.n	403d58 <_svfprintf_r+0xc3c>
  403d72:	aa25      	add	r2, sp, #148	; 0x94
  403d74:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403d76:	4620      	mov	r0, r4
  403d78:	f004 f962 	bl	408040 <__ssprint_r>
  403d7c:	2800      	cmp	r0, #0
  403d7e:	f47f aa9f 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403d82:	3e10      	subs	r6, #16
  403d84:	2e10      	cmp	r6, #16
  403d86:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403d88:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403d8a:	46c8      	mov	r8, r9
  403d8c:	dce9      	bgt.n	403d62 <_svfprintf_r+0xc46>
  403d8e:	4614      	mov	r4, r2
  403d90:	3701      	adds	r7, #1
  403d92:	4434      	add	r4, r6
  403d94:	2f07      	cmp	r7, #7
  403d96:	9427      	str	r4, [sp, #156]	; 0x9c
  403d98:	9726      	str	r7, [sp, #152]	; 0x98
  403d9a:	e888 0060 	stmia.w	r8, {r5, r6}
  403d9e:	f77f aed9 	ble.w	403b54 <_svfprintf_r+0xa38>
  403da2:	aa25      	add	r2, sp, #148	; 0x94
  403da4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403da6:	980c      	ldr	r0, [sp, #48]	; 0x30
  403da8:	f004 f94a 	bl	408040 <__ssprint_r>
  403dac:	2800      	cmp	r0, #0
  403dae:	f47f aa87 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403db2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403db4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403db6:	46c8      	mov	r8, r9
  403db8:	e6ce      	b.n	403b58 <_svfprintf_r+0xa3c>
  403dba:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403dbc:	6814      	ldr	r4, [r2, #0]
  403dbe:	4613      	mov	r3, r2
  403dc0:	3304      	adds	r3, #4
  403dc2:	17e5      	asrs	r5, r4, #31
  403dc4:	930f      	str	r3, [sp, #60]	; 0x3c
  403dc6:	4622      	mov	r2, r4
  403dc8:	462b      	mov	r3, r5
  403dca:	e4fa      	b.n	4037c2 <_svfprintf_r+0x6a6>
  403dcc:	3204      	adds	r2, #4
  403dce:	681c      	ldr	r4, [r3, #0]
  403dd0:	920f      	str	r2, [sp, #60]	; 0x3c
  403dd2:	2301      	movs	r3, #1
  403dd4:	2500      	movs	r5, #0
  403dd6:	f7ff ba94 	b.w	403302 <_svfprintf_r+0x1e6>
  403dda:	681c      	ldr	r4, [r3, #0]
  403ddc:	3304      	adds	r3, #4
  403dde:	930f      	str	r3, [sp, #60]	; 0x3c
  403de0:	2500      	movs	r5, #0
  403de2:	e421      	b.n	403628 <_svfprintf_r+0x50c>
  403de4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403de6:	460a      	mov	r2, r1
  403de8:	3204      	adds	r2, #4
  403dea:	680c      	ldr	r4, [r1, #0]
  403dec:	920f      	str	r2, [sp, #60]	; 0x3c
  403dee:	2500      	movs	r5, #0
  403df0:	f7ff ba87 	b.w	403302 <_svfprintf_r+0x1e6>
  403df4:	4614      	mov	r4, r2
  403df6:	3301      	adds	r3, #1
  403df8:	4434      	add	r4, r6
  403dfa:	2b07      	cmp	r3, #7
  403dfc:	9427      	str	r4, [sp, #156]	; 0x9c
  403dfe:	9326      	str	r3, [sp, #152]	; 0x98
  403e00:	e888 0060 	stmia.w	r8, {r5, r6}
  403e04:	f77f ab68 	ble.w	4034d8 <_svfprintf_r+0x3bc>
  403e08:	e6b3      	b.n	403b72 <_svfprintf_r+0xa56>
  403e0a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403e0e:	f8cd b01c 	str.w	fp, [sp, #28]
  403e12:	ae42      	add	r6, sp, #264	; 0x108
  403e14:	3430      	adds	r4, #48	; 0x30
  403e16:	2301      	movs	r3, #1
  403e18:	f806 4d41 	strb.w	r4, [r6, #-65]!
  403e1c:	930e      	str	r3, [sp, #56]	; 0x38
  403e1e:	f7ff ba8d 	b.w	40333c <_svfprintf_r+0x220>
  403e22:	aa25      	add	r2, sp, #148	; 0x94
  403e24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e26:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e28:	f004 f90a 	bl	408040 <__ssprint_r>
  403e2c:	2800      	cmp	r0, #0
  403e2e:	f47f aa47 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403e32:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403e34:	46c8      	mov	r8, r9
  403e36:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403e38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403e3a:	429a      	cmp	r2, r3
  403e3c:	db44      	blt.n	403ec8 <_svfprintf_r+0xdac>
  403e3e:	9b07      	ldr	r3, [sp, #28]
  403e40:	07d9      	lsls	r1, r3, #31
  403e42:	d441      	bmi.n	403ec8 <_svfprintf_r+0xdac>
  403e44:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403e46:	9812      	ldr	r0, [sp, #72]	; 0x48
  403e48:	1a9a      	subs	r2, r3, r2
  403e4a:	1a1d      	subs	r5, r3, r0
  403e4c:	4295      	cmp	r5, r2
  403e4e:	bfa8      	it	ge
  403e50:	4615      	movge	r5, r2
  403e52:	2d00      	cmp	r5, #0
  403e54:	dd0e      	ble.n	403e74 <_svfprintf_r+0xd58>
  403e56:	9926      	ldr	r1, [sp, #152]	; 0x98
  403e58:	f8c8 5004 	str.w	r5, [r8, #4]
  403e5c:	3101      	adds	r1, #1
  403e5e:	4406      	add	r6, r0
  403e60:	442c      	add	r4, r5
  403e62:	2907      	cmp	r1, #7
  403e64:	f8c8 6000 	str.w	r6, [r8]
  403e68:	9427      	str	r4, [sp, #156]	; 0x9c
  403e6a:	9126      	str	r1, [sp, #152]	; 0x98
  403e6c:	f300 823b 	bgt.w	4042e6 <_svfprintf_r+0x11ca>
  403e70:	f108 0808 	add.w	r8, r8, #8
  403e74:	2d00      	cmp	r5, #0
  403e76:	bfac      	ite	ge
  403e78:	1b56      	subge	r6, r2, r5
  403e7a:	4616      	movlt	r6, r2
  403e7c:	2e00      	cmp	r6, #0
  403e7e:	f77f ab2d 	ble.w	4034dc <_svfprintf_r+0x3c0>
  403e82:	2e10      	cmp	r6, #16
  403e84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403e86:	4db0      	ldr	r5, [pc, #704]	; (404148 <_svfprintf_r+0x102c>)
  403e88:	ddb5      	ble.n	403df6 <_svfprintf_r+0xcda>
  403e8a:	4622      	mov	r2, r4
  403e8c:	2710      	movs	r7, #16
  403e8e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403e92:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403e94:	e004      	b.n	403ea0 <_svfprintf_r+0xd84>
  403e96:	f108 0808 	add.w	r8, r8, #8
  403e9a:	3e10      	subs	r6, #16
  403e9c:	2e10      	cmp	r6, #16
  403e9e:	dda9      	ble.n	403df4 <_svfprintf_r+0xcd8>
  403ea0:	3301      	adds	r3, #1
  403ea2:	3210      	adds	r2, #16
  403ea4:	2b07      	cmp	r3, #7
  403ea6:	9227      	str	r2, [sp, #156]	; 0x9c
  403ea8:	9326      	str	r3, [sp, #152]	; 0x98
  403eaa:	e888 00a0 	stmia.w	r8, {r5, r7}
  403eae:	ddf2      	ble.n	403e96 <_svfprintf_r+0xd7a>
  403eb0:	aa25      	add	r2, sp, #148	; 0x94
  403eb2:	4621      	mov	r1, r4
  403eb4:	4658      	mov	r0, fp
  403eb6:	f004 f8c3 	bl	408040 <__ssprint_r>
  403eba:	2800      	cmp	r0, #0
  403ebc:	f47f aa00 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403ec0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403ec2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ec4:	46c8      	mov	r8, r9
  403ec6:	e7e8      	b.n	403e9a <_svfprintf_r+0xd7e>
  403ec8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403eca:	9819      	ldr	r0, [sp, #100]	; 0x64
  403ecc:	991a      	ldr	r1, [sp, #104]	; 0x68
  403ece:	f8c8 1000 	str.w	r1, [r8]
  403ed2:	3301      	adds	r3, #1
  403ed4:	4404      	add	r4, r0
  403ed6:	2b07      	cmp	r3, #7
  403ed8:	9427      	str	r4, [sp, #156]	; 0x9c
  403eda:	f8c8 0004 	str.w	r0, [r8, #4]
  403ede:	9326      	str	r3, [sp, #152]	; 0x98
  403ee0:	f300 81f5 	bgt.w	4042ce <_svfprintf_r+0x11b2>
  403ee4:	f108 0808 	add.w	r8, r8, #8
  403ee8:	e7ac      	b.n	403e44 <_svfprintf_r+0xd28>
  403eea:	9b07      	ldr	r3, [sp, #28]
  403eec:	07da      	lsls	r2, r3, #31
  403eee:	f53f adfe 	bmi.w	403aee <_svfprintf_r+0x9d2>
  403ef2:	3701      	adds	r7, #1
  403ef4:	3401      	adds	r4, #1
  403ef6:	2301      	movs	r3, #1
  403ef8:	2f07      	cmp	r7, #7
  403efa:	9427      	str	r4, [sp, #156]	; 0x9c
  403efc:	9726      	str	r7, [sp, #152]	; 0x98
  403efe:	f8c8 6000 	str.w	r6, [r8]
  403f02:	f8c8 3004 	str.w	r3, [r8, #4]
  403f06:	f77f ae25 	ble.w	403b54 <_svfprintf_r+0xa38>
  403f0a:	e74a      	b.n	403da2 <_svfprintf_r+0xc86>
  403f0c:	aa25      	add	r2, sp, #148	; 0x94
  403f0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f10:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f12:	f004 f895 	bl	408040 <__ssprint_r>
  403f16:	2800      	cmp	r0, #0
  403f18:	f47f a9d2 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403f1c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f1e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403f20:	46c8      	mov	r8, r9
  403f22:	e5f2      	b.n	403b0a <_svfprintf_r+0x9ee>
  403f24:	aa25      	add	r2, sp, #148	; 0x94
  403f26:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f28:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f2a:	f004 f889 	bl	408040 <__ssprint_r>
  403f2e:	2800      	cmp	r0, #0
  403f30:	f47f a9c6 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403f34:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f36:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403f38:	46c8      	mov	r8, r9
  403f3a:	e5f5      	b.n	403b28 <_svfprintf_r+0xa0c>
  403f3c:	464e      	mov	r6, r9
  403f3e:	f7ff b9fd 	b.w	40333c <_svfprintf_r+0x220>
  403f42:	aa25      	add	r2, sp, #148	; 0x94
  403f44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f46:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f48:	f004 f87a 	bl	408040 <__ssprint_r>
  403f4c:	2800      	cmp	r0, #0
  403f4e:	f47f a9b7 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  403f52:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f54:	46c8      	mov	r8, r9
  403f56:	f7ff ba72 	b.w	40343e <_svfprintf_r+0x322>
  403f5a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403f5c:	4622      	mov	r2, r4
  403f5e:	4620      	mov	r0, r4
  403f60:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403f62:	4623      	mov	r3, r4
  403f64:	4621      	mov	r1, r4
  403f66:	f004 fb6f 	bl	408648 <__aeabi_dcmpun>
  403f6a:	2800      	cmp	r0, #0
  403f6c:	f040 8286 	bne.w	40447c <_svfprintf_r+0x1360>
  403f70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f72:	3301      	adds	r3, #1
  403f74:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403f76:	f023 0320 	bic.w	r3, r3, #32
  403f7a:	930e      	str	r3, [sp, #56]	; 0x38
  403f7c:	f000 81e2 	beq.w	404344 <_svfprintf_r+0x1228>
  403f80:	2b47      	cmp	r3, #71	; 0x47
  403f82:	f000 811e 	beq.w	4041c2 <_svfprintf_r+0x10a6>
  403f86:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  403f8a:	9307      	str	r3, [sp, #28]
  403f8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403f8e:	1e1f      	subs	r7, r3, #0
  403f90:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403f92:	9308      	str	r3, [sp, #32]
  403f94:	bfbb      	ittet	lt
  403f96:	463b      	movlt	r3, r7
  403f98:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403f9c:	2300      	movge	r3, #0
  403f9e:	232d      	movlt	r3, #45	; 0x2d
  403fa0:	9310      	str	r3, [sp, #64]	; 0x40
  403fa2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403fa4:	2b66      	cmp	r3, #102	; 0x66
  403fa6:	f000 81bb 	beq.w	404320 <_svfprintf_r+0x1204>
  403faa:	2b46      	cmp	r3, #70	; 0x46
  403fac:	f000 80df 	beq.w	40416e <_svfprintf_r+0x1052>
  403fb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403fb2:	9a08      	ldr	r2, [sp, #32]
  403fb4:	2b45      	cmp	r3, #69	; 0x45
  403fb6:	bf0c      	ite	eq
  403fb8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  403fba:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403fbc:	a823      	add	r0, sp, #140	; 0x8c
  403fbe:	a920      	add	r1, sp, #128	; 0x80
  403fc0:	bf08      	it	eq
  403fc2:	1c5d      	addeq	r5, r3, #1
  403fc4:	9004      	str	r0, [sp, #16]
  403fc6:	9103      	str	r1, [sp, #12]
  403fc8:	a81f      	add	r0, sp, #124	; 0x7c
  403fca:	2102      	movs	r1, #2
  403fcc:	463b      	mov	r3, r7
  403fce:	9002      	str	r0, [sp, #8]
  403fd0:	9501      	str	r5, [sp, #4]
  403fd2:	9100      	str	r1, [sp, #0]
  403fd4:	980c      	ldr	r0, [sp, #48]	; 0x30
  403fd6:	f001 faa3 	bl	405520 <_dtoa_r>
  403fda:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403fdc:	2b67      	cmp	r3, #103	; 0x67
  403fde:	4606      	mov	r6, r0
  403fe0:	f040 81e0 	bne.w	4043a4 <_svfprintf_r+0x1288>
  403fe4:	f01b 0f01 	tst.w	fp, #1
  403fe8:	f000 8246 	beq.w	404478 <_svfprintf_r+0x135c>
  403fec:	1974      	adds	r4, r6, r5
  403fee:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403ff0:	9808      	ldr	r0, [sp, #32]
  403ff2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403ff4:	4639      	mov	r1, r7
  403ff6:	f004 faf5 	bl	4085e4 <__aeabi_dcmpeq>
  403ffa:	2800      	cmp	r0, #0
  403ffc:	f040 8165 	bne.w	4042ca <_svfprintf_r+0x11ae>
  404000:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404002:	42a3      	cmp	r3, r4
  404004:	d206      	bcs.n	404014 <_svfprintf_r+0xef8>
  404006:	2130      	movs	r1, #48	; 0x30
  404008:	1c5a      	adds	r2, r3, #1
  40400a:	9223      	str	r2, [sp, #140]	; 0x8c
  40400c:	7019      	strb	r1, [r3, #0]
  40400e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404010:	429c      	cmp	r4, r3
  404012:	d8f9      	bhi.n	404008 <_svfprintf_r+0xeec>
  404014:	1b9b      	subs	r3, r3, r6
  404016:	9313      	str	r3, [sp, #76]	; 0x4c
  404018:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40401a:	2b47      	cmp	r3, #71	; 0x47
  40401c:	f000 80e9 	beq.w	4041f2 <_svfprintf_r+0x10d6>
  404020:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404022:	2b65      	cmp	r3, #101	; 0x65
  404024:	f340 81cd 	ble.w	4043c2 <_svfprintf_r+0x12a6>
  404028:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40402a:	2b66      	cmp	r3, #102	; 0x66
  40402c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40402e:	9312      	str	r3, [sp, #72]	; 0x48
  404030:	f000 819e 	beq.w	404370 <_svfprintf_r+0x1254>
  404034:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404036:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404038:	4619      	mov	r1, r3
  40403a:	4291      	cmp	r1, r2
  40403c:	f300 818a 	bgt.w	404354 <_svfprintf_r+0x1238>
  404040:	f01b 0f01 	tst.w	fp, #1
  404044:	f040 8213 	bne.w	40446e <_svfprintf_r+0x1352>
  404048:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40404c:	9308      	str	r3, [sp, #32]
  40404e:	2367      	movs	r3, #103	; 0x67
  404050:	920e      	str	r2, [sp, #56]	; 0x38
  404052:	9311      	str	r3, [sp, #68]	; 0x44
  404054:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404056:	2b00      	cmp	r3, #0
  404058:	f040 80c4 	bne.w	4041e4 <_svfprintf_r+0x10c8>
  40405c:	930a      	str	r3, [sp, #40]	; 0x28
  40405e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404062:	f7ff b973 	b.w	40334c <_svfprintf_r+0x230>
  404066:	4635      	mov	r5, r6
  404068:	460c      	mov	r4, r1
  40406a:	4646      	mov	r6, r8
  40406c:	4690      	mov	r8, r2
  40406e:	3301      	adds	r3, #1
  404070:	443c      	add	r4, r7
  404072:	2b07      	cmp	r3, #7
  404074:	9427      	str	r4, [sp, #156]	; 0x9c
  404076:	9326      	str	r3, [sp, #152]	; 0x98
  404078:	e888 00a0 	stmia.w	r8, {r5, r7}
  40407c:	f73f aed1 	bgt.w	403e22 <_svfprintf_r+0xd06>
  404080:	f108 0808 	add.w	r8, r8, #8
  404084:	e6d7      	b.n	403e36 <_svfprintf_r+0xd1a>
  404086:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404088:	6813      	ldr	r3, [r2, #0]
  40408a:	3204      	adds	r2, #4
  40408c:	920f      	str	r2, [sp, #60]	; 0x3c
  40408e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404090:	601a      	str	r2, [r3, #0]
  404092:	f7ff b86a 	b.w	40316a <_svfprintf_r+0x4e>
  404096:	aa25      	add	r2, sp, #148	; 0x94
  404098:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40409a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40409c:	f003 ffd0 	bl	408040 <__ssprint_r>
  4040a0:	2800      	cmp	r0, #0
  4040a2:	f47f a90d 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  4040a6:	46c8      	mov	r8, r9
  4040a8:	e48d      	b.n	4039c6 <_svfprintf_r+0x8aa>
  4040aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4040ac:	4a27      	ldr	r2, [pc, #156]	; (40414c <_svfprintf_r+0x1030>)
  4040ae:	f8c8 2000 	str.w	r2, [r8]
  4040b2:	3301      	adds	r3, #1
  4040b4:	3401      	adds	r4, #1
  4040b6:	2201      	movs	r2, #1
  4040b8:	2b07      	cmp	r3, #7
  4040ba:	9427      	str	r4, [sp, #156]	; 0x9c
  4040bc:	9326      	str	r3, [sp, #152]	; 0x98
  4040be:	f8c8 2004 	str.w	r2, [r8, #4]
  4040c2:	dc72      	bgt.n	4041aa <_svfprintf_r+0x108e>
  4040c4:	f108 0808 	add.w	r8, r8, #8
  4040c8:	b929      	cbnz	r1, 4040d6 <_svfprintf_r+0xfba>
  4040ca:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4040cc:	b91b      	cbnz	r3, 4040d6 <_svfprintf_r+0xfba>
  4040ce:	9b07      	ldr	r3, [sp, #28]
  4040d0:	07d8      	lsls	r0, r3, #31
  4040d2:	f57f aa03 	bpl.w	4034dc <_svfprintf_r+0x3c0>
  4040d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4040d8:	9819      	ldr	r0, [sp, #100]	; 0x64
  4040da:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4040dc:	f8c8 2000 	str.w	r2, [r8]
  4040e0:	3301      	adds	r3, #1
  4040e2:	4602      	mov	r2, r0
  4040e4:	4422      	add	r2, r4
  4040e6:	2b07      	cmp	r3, #7
  4040e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4040ea:	f8c8 0004 	str.w	r0, [r8, #4]
  4040ee:	9326      	str	r3, [sp, #152]	; 0x98
  4040f0:	f300 818d 	bgt.w	40440e <_svfprintf_r+0x12f2>
  4040f4:	f108 0808 	add.w	r8, r8, #8
  4040f8:	2900      	cmp	r1, #0
  4040fa:	f2c0 8165 	blt.w	4043c8 <_svfprintf_r+0x12ac>
  4040fe:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404100:	f8c8 6000 	str.w	r6, [r8]
  404104:	3301      	adds	r3, #1
  404106:	188c      	adds	r4, r1, r2
  404108:	2b07      	cmp	r3, #7
  40410a:	9427      	str	r4, [sp, #156]	; 0x9c
  40410c:	9326      	str	r3, [sp, #152]	; 0x98
  40410e:	f8c8 1004 	str.w	r1, [r8, #4]
  404112:	f77f a9e1 	ble.w	4034d8 <_svfprintf_r+0x3bc>
  404116:	e52c      	b.n	403b72 <_svfprintf_r+0xa56>
  404118:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40411a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40411c:	6813      	ldr	r3, [r2, #0]
  40411e:	17cd      	asrs	r5, r1, #31
  404120:	4608      	mov	r0, r1
  404122:	3204      	adds	r2, #4
  404124:	4629      	mov	r1, r5
  404126:	920f      	str	r2, [sp, #60]	; 0x3c
  404128:	e9c3 0100 	strd	r0, r1, [r3]
  40412c:	f7ff b81d 	b.w	40316a <_svfprintf_r+0x4e>
  404130:	aa25      	add	r2, sp, #148	; 0x94
  404132:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404134:	980c      	ldr	r0, [sp, #48]	; 0x30
  404136:	f003 ff83 	bl	408040 <__ssprint_r>
  40413a:	2800      	cmp	r0, #0
  40413c:	f47f a8c0 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  404140:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404142:	46c8      	mov	r8, r9
  404144:	e458      	b.n	4039f8 <_svfprintf_r+0x8dc>
  404146:	bf00      	nop
  404148:	004092e4 	.word	0x004092e4
  40414c:	004092d0 	.word	0x004092d0
  404150:	2140      	movs	r1, #64	; 0x40
  404152:	980c      	ldr	r0, [sp, #48]	; 0x30
  404154:	f002 fe58 	bl	406e08 <_malloc_r>
  404158:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40415a:	6010      	str	r0, [r2, #0]
  40415c:	6110      	str	r0, [r2, #16]
  40415e:	2800      	cmp	r0, #0
  404160:	f000 81f2 	beq.w	404548 <_svfprintf_r+0x142c>
  404164:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404166:	2340      	movs	r3, #64	; 0x40
  404168:	6153      	str	r3, [r2, #20]
  40416a:	f7fe bfee 	b.w	40314a <_svfprintf_r+0x2e>
  40416e:	a823      	add	r0, sp, #140	; 0x8c
  404170:	a920      	add	r1, sp, #128	; 0x80
  404172:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404174:	9004      	str	r0, [sp, #16]
  404176:	9103      	str	r1, [sp, #12]
  404178:	a81f      	add	r0, sp, #124	; 0x7c
  40417a:	2103      	movs	r1, #3
  40417c:	9002      	str	r0, [sp, #8]
  40417e:	9a08      	ldr	r2, [sp, #32]
  404180:	9401      	str	r4, [sp, #4]
  404182:	463b      	mov	r3, r7
  404184:	9100      	str	r1, [sp, #0]
  404186:	980c      	ldr	r0, [sp, #48]	; 0x30
  404188:	f001 f9ca 	bl	405520 <_dtoa_r>
  40418c:	4625      	mov	r5, r4
  40418e:	4606      	mov	r6, r0
  404190:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404192:	2b46      	cmp	r3, #70	; 0x46
  404194:	eb06 0405 	add.w	r4, r6, r5
  404198:	f47f af29 	bne.w	403fee <_svfprintf_r+0xed2>
  40419c:	7833      	ldrb	r3, [r6, #0]
  40419e:	2b30      	cmp	r3, #48	; 0x30
  4041a0:	f000 8178 	beq.w	404494 <_svfprintf_r+0x1378>
  4041a4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4041a6:	442c      	add	r4, r5
  4041a8:	e721      	b.n	403fee <_svfprintf_r+0xed2>
  4041aa:	aa25      	add	r2, sp, #148	; 0x94
  4041ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4041ae:	980c      	ldr	r0, [sp, #48]	; 0x30
  4041b0:	f003 ff46 	bl	408040 <__ssprint_r>
  4041b4:	2800      	cmp	r0, #0
  4041b6:	f47f a883 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  4041ba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4041bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4041be:	46c8      	mov	r8, r9
  4041c0:	e782      	b.n	4040c8 <_svfprintf_r+0xfac>
  4041c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041c4:	2b00      	cmp	r3, #0
  4041c6:	bf08      	it	eq
  4041c8:	2301      	moveq	r3, #1
  4041ca:	930a      	str	r3, [sp, #40]	; 0x28
  4041cc:	e6db      	b.n	403f86 <_svfprintf_r+0xe6a>
  4041ce:	4630      	mov	r0, r6
  4041d0:	940a      	str	r4, [sp, #40]	; 0x28
  4041d2:	f7fe ff35 	bl	403040 <strlen>
  4041d6:	950f      	str	r5, [sp, #60]	; 0x3c
  4041d8:	900e      	str	r0, [sp, #56]	; 0x38
  4041da:	f8cd b01c 	str.w	fp, [sp, #28]
  4041de:	4603      	mov	r3, r0
  4041e0:	f7ff b9f9 	b.w	4035d6 <_svfprintf_r+0x4ba>
  4041e4:	272d      	movs	r7, #45	; 0x2d
  4041e6:	2300      	movs	r3, #0
  4041e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4041ec:	930a      	str	r3, [sp, #40]	; 0x28
  4041ee:	f7ff b8ae 	b.w	40334e <_svfprintf_r+0x232>
  4041f2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4041f4:	9312      	str	r3, [sp, #72]	; 0x48
  4041f6:	461a      	mov	r2, r3
  4041f8:	3303      	adds	r3, #3
  4041fa:	db04      	blt.n	404206 <_svfprintf_r+0x10ea>
  4041fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4041fe:	4619      	mov	r1, r3
  404200:	4291      	cmp	r1, r2
  404202:	f6bf af17 	bge.w	404034 <_svfprintf_r+0xf18>
  404206:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404208:	3b02      	subs	r3, #2
  40420a:	9311      	str	r3, [sp, #68]	; 0x44
  40420c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404210:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404214:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404216:	3b01      	subs	r3, #1
  404218:	2b00      	cmp	r3, #0
  40421a:	931f      	str	r3, [sp, #124]	; 0x7c
  40421c:	bfbd      	ittte	lt
  40421e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404220:	f1c3 0301 	rsblt	r3, r3, #1
  404224:	222d      	movlt	r2, #45	; 0x2d
  404226:	222b      	movge	r2, #43	; 0x2b
  404228:	2b09      	cmp	r3, #9
  40422a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40422e:	f340 8116 	ble.w	40445e <_svfprintf_r+0x1342>
  404232:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404236:	4620      	mov	r0, r4
  404238:	4dab      	ldr	r5, [pc, #684]	; (4044e8 <_svfprintf_r+0x13cc>)
  40423a:	e000      	b.n	40423e <_svfprintf_r+0x1122>
  40423c:	4610      	mov	r0, r2
  40423e:	fb85 1203 	smull	r1, r2, r5, r3
  404242:	17d9      	asrs	r1, r3, #31
  404244:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404248:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40424c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404250:	3230      	adds	r2, #48	; 0x30
  404252:	2909      	cmp	r1, #9
  404254:	f800 2c01 	strb.w	r2, [r0, #-1]
  404258:	460b      	mov	r3, r1
  40425a:	f100 32ff 	add.w	r2, r0, #4294967295
  40425e:	dced      	bgt.n	40423c <_svfprintf_r+0x1120>
  404260:	3330      	adds	r3, #48	; 0x30
  404262:	3802      	subs	r0, #2
  404264:	b2d9      	uxtb	r1, r3
  404266:	4284      	cmp	r4, r0
  404268:	f802 1c01 	strb.w	r1, [r2, #-1]
  40426c:	f240 8165 	bls.w	40453a <_svfprintf_r+0x141e>
  404270:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404274:	4613      	mov	r3, r2
  404276:	e001      	b.n	40427c <_svfprintf_r+0x1160>
  404278:	f813 1b01 	ldrb.w	r1, [r3], #1
  40427c:	f800 1b01 	strb.w	r1, [r0], #1
  404280:	42a3      	cmp	r3, r4
  404282:	d1f9      	bne.n	404278 <_svfprintf_r+0x115c>
  404284:	3301      	adds	r3, #1
  404286:	1a9b      	subs	r3, r3, r2
  404288:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40428c:	4413      	add	r3, r2
  40428e:	aa21      	add	r2, sp, #132	; 0x84
  404290:	1a9b      	subs	r3, r3, r2
  404292:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404294:	931b      	str	r3, [sp, #108]	; 0x6c
  404296:	2a01      	cmp	r2, #1
  404298:	4413      	add	r3, r2
  40429a:	930e      	str	r3, [sp, #56]	; 0x38
  40429c:	f340 8119 	ble.w	4044d2 <_svfprintf_r+0x13b6>
  4042a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4042a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4042a4:	4413      	add	r3, r2
  4042a6:	930e      	str	r3, [sp, #56]	; 0x38
  4042a8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4042ac:	9308      	str	r3, [sp, #32]
  4042ae:	2300      	movs	r3, #0
  4042b0:	9312      	str	r3, [sp, #72]	; 0x48
  4042b2:	e6cf      	b.n	404054 <_svfprintf_r+0xf38>
  4042b4:	aa25      	add	r2, sp, #148	; 0x94
  4042b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4042ba:	f003 fec1 	bl	408040 <__ssprint_r>
  4042be:	2800      	cmp	r0, #0
  4042c0:	f47e affe 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  4042c4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4042c6:	46c8      	mov	r8, r9
  4042c8:	e4d7      	b.n	403c7a <_svfprintf_r+0xb5e>
  4042ca:	4623      	mov	r3, r4
  4042cc:	e6a2      	b.n	404014 <_svfprintf_r+0xef8>
  4042ce:	aa25      	add	r2, sp, #148	; 0x94
  4042d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4042d4:	f003 feb4 	bl	408040 <__ssprint_r>
  4042d8:	2800      	cmp	r0, #0
  4042da:	f47e aff1 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  4042de:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4042e0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4042e2:	46c8      	mov	r8, r9
  4042e4:	e5ae      	b.n	403e44 <_svfprintf_r+0xd28>
  4042e6:	aa25      	add	r2, sp, #148	; 0x94
  4042e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042ea:	980c      	ldr	r0, [sp, #48]	; 0x30
  4042ec:	f003 fea8 	bl	408040 <__ssprint_r>
  4042f0:	2800      	cmp	r0, #0
  4042f2:	f47e afe5 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  4042f6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4042f8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4042fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4042fc:	1a9a      	subs	r2, r3, r2
  4042fe:	46c8      	mov	r8, r9
  404300:	e5b8      	b.n	403e74 <_svfprintf_r+0xd58>
  404302:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404304:	9612      	str	r6, [sp, #72]	; 0x48
  404306:	2b06      	cmp	r3, #6
  404308:	bf28      	it	cs
  40430a:	2306      	movcs	r3, #6
  40430c:	960a      	str	r6, [sp, #40]	; 0x28
  40430e:	4637      	mov	r7, r6
  404310:	9308      	str	r3, [sp, #32]
  404312:	950f      	str	r5, [sp, #60]	; 0x3c
  404314:	f8cd b01c 	str.w	fp, [sp, #28]
  404318:	930e      	str	r3, [sp, #56]	; 0x38
  40431a:	4e74      	ldr	r6, [pc, #464]	; (4044ec <_svfprintf_r+0x13d0>)
  40431c:	f7ff b816 	b.w	40334c <_svfprintf_r+0x230>
  404320:	a823      	add	r0, sp, #140	; 0x8c
  404322:	a920      	add	r1, sp, #128	; 0x80
  404324:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404326:	9004      	str	r0, [sp, #16]
  404328:	9103      	str	r1, [sp, #12]
  40432a:	a81f      	add	r0, sp, #124	; 0x7c
  40432c:	2103      	movs	r1, #3
  40432e:	9002      	str	r0, [sp, #8]
  404330:	9a08      	ldr	r2, [sp, #32]
  404332:	9501      	str	r5, [sp, #4]
  404334:	463b      	mov	r3, r7
  404336:	9100      	str	r1, [sp, #0]
  404338:	980c      	ldr	r0, [sp, #48]	; 0x30
  40433a:	f001 f8f1 	bl	405520 <_dtoa_r>
  40433e:	4606      	mov	r6, r0
  404340:	1944      	adds	r4, r0, r5
  404342:	e72b      	b.n	40419c <_svfprintf_r+0x1080>
  404344:	2306      	movs	r3, #6
  404346:	930a      	str	r3, [sp, #40]	; 0x28
  404348:	e61d      	b.n	403f86 <_svfprintf_r+0xe6a>
  40434a:	272d      	movs	r7, #45	; 0x2d
  40434c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404350:	f7ff bacd 	b.w	4038ee <_svfprintf_r+0x7d2>
  404354:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404356:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404358:	4413      	add	r3, r2
  40435a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40435c:	930e      	str	r3, [sp, #56]	; 0x38
  40435e:	2a00      	cmp	r2, #0
  404360:	f340 80b0 	ble.w	4044c4 <_svfprintf_r+0x13a8>
  404364:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404368:	9308      	str	r3, [sp, #32]
  40436a:	2367      	movs	r3, #103	; 0x67
  40436c:	9311      	str	r3, [sp, #68]	; 0x44
  40436e:	e671      	b.n	404054 <_svfprintf_r+0xf38>
  404370:	2b00      	cmp	r3, #0
  404372:	f340 80c3 	ble.w	4044fc <_svfprintf_r+0x13e0>
  404376:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404378:	2a00      	cmp	r2, #0
  40437a:	f040 8099 	bne.w	4044b0 <_svfprintf_r+0x1394>
  40437e:	f01b 0f01 	tst.w	fp, #1
  404382:	f040 8095 	bne.w	4044b0 <_svfprintf_r+0x1394>
  404386:	9308      	str	r3, [sp, #32]
  404388:	930e      	str	r3, [sp, #56]	; 0x38
  40438a:	e663      	b.n	404054 <_svfprintf_r+0xf38>
  40438c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40438e:	9308      	str	r3, [sp, #32]
  404390:	930e      	str	r3, [sp, #56]	; 0x38
  404392:	900a      	str	r0, [sp, #40]	; 0x28
  404394:	950f      	str	r5, [sp, #60]	; 0x3c
  404396:	f8cd b01c 	str.w	fp, [sp, #28]
  40439a:	9012      	str	r0, [sp, #72]	; 0x48
  40439c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4043a0:	f7fe bfd4 	b.w	40334c <_svfprintf_r+0x230>
  4043a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4043a6:	2b47      	cmp	r3, #71	; 0x47
  4043a8:	f47f ae20 	bne.w	403fec <_svfprintf_r+0xed0>
  4043ac:	f01b 0f01 	tst.w	fp, #1
  4043b0:	f47f aeee 	bne.w	404190 <_svfprintf_r+0x1074>
  4043b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4043b6:	1b9b      	subs	r3, r3, r6
  4043b8:	9313      	str	r3, [sp, #76]	; 0x4c
  4043ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4043bc:	2b47      	cmp	r3, #71	; 0x47
  4043be:	f43f af18 	beq.w	4041f2 <_svfprintf_r+0x10d6>
  4043c2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4043c4:	9312      	str	r3, [sp, #72]	; 0x48
  4043c6:	e721      	b.n	40420c <_svfprintf_r+0x10f0>
  4043c8:	424f      	negs	r7, r1
  4043ca:	3110      	adds	r1, #16
  4043cc:	4d48      	ldr	r5, [pc, #288]	; (4044f0 <_svfprintf_r+0x13d4>)
  4043ce:	da2f      	bge.n	404430 <_svfprintf_r+0x1314>
  4043d0:	2410      	movs	r4, #16
  4043d2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4043d6:	e004      	b.n	4043e2 <_svfprintf_r+0x12c6>
  4043d8:	f108 0808 	add.w	r8, r8, #8
  4043dc:	3f10      	subs	r7, #16
  4043de:	2f10      	cmp	r7, #16
  4043e0:	dd26      	ble.n	404430 <_svfprintf_r+0x1314>
  4043e2:	3301      	adds	r3, #1
  4043e4:	3210      	adds	r2, #16
  4043e6:	2b07      	cmp	r3, #7
  4043e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4043ea:	9326      	str	r3, [sp, #152]	; 0x98
  4043ec:	f8c8 5000 	str.w	r5, [r8]
  4043f0:	f8c8 4004 	str.w	r4, [r8, #4]
  4043f4:	ddf0      	ble.n	4043d8 <_svfprintf_r+0x12bc>
  4043f6:	aa25      	add	r2, sp, #148	; 0x94
  4043f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4043fa:	4658      	mov	r0, fp
  4043fc:	f003 fe20 	bl	408040 <__ssprint_r>
  404400:	2800      	cmp	r0, #0
  404402:	f47e af5d 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  404406:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404408:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40440a:	46c8      	mov	r8, r9
  40440c:	e7e6      	b.n	4043dc <_svfprintf_r+0x12c0>
  40440e:	aa25      	add	r2, sp, #148	; 0x94
  404410:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404412:	980c      	ldr	r0, [sp, #48]	; 0x30
  404414:	f003 fe14 	bl	408040 <__ssprint_r>
  404418:	2800      	cmp	r0, #0
  40441a:	f47e af51 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  40441e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404420:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404422:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404424:	46c8      	mov	r8, r9
  404426:	e667      	b.n	4040f8 <_svfprintf_r+0xfdc>
  404428:	2000      	movs	r0, #0
  40442a:	900a      	str	r0, [sp, #40]	; 0x28
  40442c:	f7fe bed0 	b.w	4031d0 <_svfprintf_r+0xb4>
  404430:	3301      	adds	r3, #1
  404432:	443a      	add	r2, r7
  404434:	2b07      	cmp	r3, #7
  404436:	e888 00a0 	stmia.w	r8, {r5, r7}
  40443a:	9227      	str	r2, [sp, #156]	; 0x9c
  40443c:	9326      	str	r3, [sp, #152]	; 0x98
  40443e:	f108 0808 	add.w	r8, r8, #8
  404442:	f77f ae5c 	ble.w	4040fe <_svfprintf_r+0xfe2>
  404446:	aa25      	add	r2, sp, #148	; 0x94
  404448:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40444a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40444c:	f003 fdf8 	bl	408040 <__ssprint_r>
  404450:	2800      	cmp	r0, #0
  404452:	f47e af35 	bne.w	4032c0 <_svfprintf_r+0x1a4>
  404456:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404458:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40445a:	46c8      	mov	r8, r9
  40445c:	e64f      	b.n	4040fe <_svfprintf_r+0xfe2>
  40445e:	3330      	adds	r3, #48	; 0x30
  404460:	2230      	movs	r2, #48	; 0x30
  404462:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  404466:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40446a:	ab22      	add	r3, sp, #136	; 0x88
  40446c:	e70f      	b.n	40428e <_svfprintf_r+0x1172>
  40446e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404470:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404472:	4413      	add	r3, r2
  404474:	930e      	str	r3, [sp, #56]	; 0x38
  404476:	e775      	b.n	404364 <_svfprintf_r+0x1248>
  404478:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40447a:	e5cb      	b.n	404014 <_svfprintf_r+0xef8>
  40447c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40447e:	4e1d      	ldr	r6, [pc, #116]	; (4044f4 <_svfprintf_r+0x13d8>)
  404480:	2b00      	cmp	r3, #0
  404482:	bfb6      	itet	lt
  404484:	272d      	movlt	r7, #45	; 0x2d
  404486:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40448a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40448e:	4b1a      	ldr	r3, [pc, #104]	; (4044f8 <_svfprintf_r+0x13dc>)
  404490:	f7ff ba2f 	b.w	4038f2 <_svfprintf_r+0x7d6>
  404494:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404496:	9808      	ldr	r0, [sp, #32]
  404498:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40449a:	4639      	mov	r1, r7
  40449c:	f004 f8a2 	bl	4085e4 <__aeabi_dcmpeq>
  4044a0:	2800      	cmp	r0, #0
  4044a2:	f47f ae7f 	bne.w	4041a4 <_svfprintf_r+0x1088>
  4044a6:	f1c5 0501 	rsb	r5, r5, #1
  4044aa:	951f      	str	r5, [sp, #124]	; 0x7c
  4044ac:	442c      	add	r4, r5
  4044ae:	e59e      	b.n	403fee <_svfprintf_r+0xed2>
  4044b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044b2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4044b4:	4413      	add	r3, r2
  4044b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4044b8:	441a      	add	r2, r3
  4044ba:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4044be:	920e      	str	r2, [sp, #56]	; 0x38
  4044c0:	9308      	str	r3, [sp, #32]
  4044c2:	e5c7      	b.n	404054 <_svfprintf_r+0xf38>
  4044c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4044c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4044c8:	f1c3 0301 	rsb	r3, r3, #1
  4044cc:	441a      	add	r2, r3
  4044ce:	4613      	mov	r3, r2
  4044d0:	e7d0      	b.n	404474 <_svfprintf_r+0x1358>
  4044d2:	f01b 0301 	ands.w	r3, fp, #1
  4044d6:	9312      	str	r3, [sp, #72]	; 0x48
  4044d8:	f47f aee2 	bne.w	4042a0 <_svfprintf_r+0x1184>
  4044dc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4044de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4044e2:	9308      	str	r3, [sp, #32]
  4044e4:	e5b6      	b.n	404054 <_svfprintf_r+0xf38>
  4044e6:	bf00      	nop
  4044e8:	66666667 	.word	0x66666667
  4044ec:	004092c8 	.word	0x004092c8
  4044f0:	004092e4 	.word	0x004092e4
  4044f4:	0040929c 	.word	0x0040929c
  4044f8:	00409298 	.word	0x00409298
  4044fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4044fe:	b913      	cbnz	r3, 404506 <_svfprintf_r+0x13ea>
  404500:	f01b 0f01 	tst.w	fp, #1
  404504:	d002      	beq.n	40450c <_svfprintf_r+0x13f0>
  404506:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404508:	3301      	adds	r3, #1
  40450a:	e7d4      	b.n	4044b6 <_svfprintf_r+0x139a>
  40450c:	2301      	movs	r3, #1
  40450e:	e73a      	b.n	404386 <_svfprintf_r+0x126a>
  404510:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404512:	f89a 3001 	ldrb.w	r3, [sl, #1]
  404516:	6828      	ldr	r0, [r5, #0]
  404518:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40451c:	900a      	str	r0, [sp, #40]	; 0x28
  40451e:	4628      	mov	r0, r5
  404520:	3004      	adds	r0, #4
  404522:	46a2      	mov	sl, r4
  404524:	900f      	str	r0, [sp, #60]	; 0x3c
  404526:	f7fe be51 	b.w	4031cc <_svfprintf_r+0xb0>
  40452a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40452e:	f7ff b867 	b.w	403600 <_svfprintf_r+0x4e4>
  404532:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404536:	f7ff ba15 	b.w	403964 <_svfprintf_r+0x848>
  40453a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40453e:	e6a6      	b.n	40428e <_svfprintf_r+0x1172>
  404540:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404544:	f7ff b8eb 	b.w	40371e <_svfprintf_r+0x602>
  404548:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40454a:	230c      	movs	r3, #12
  40454c:	6013      	str	r3, [r2, #0]
  40454e:	f04f 33ff 	mov.w	r3, #4294967295
  404552:	9309      	str	r3, [sp, #36]	; 0x24
  404554:	f7fe bebd 	b.w	4032d2 <_svfprintf_r+0x1b6>
  404558:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40455c:	f7ff b99a 	b.w	403894 <_svfprintf_r+0x778>
  404560:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404564:	f7ff b976 	b.w	403854 <_svfprintf_r+0x738>
  404568:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40456c:	f7ff b959 	b.w	403822 <_svfprintf_r+0x706>
  404570:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404574:	f7ff b912 	b.w	40379c <_svfprintf_r+0x680>

00404578 <__sprint_r.part.0>:
  404578:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40457c:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40457e:	049c      	lsls	r4, r3, #18
  404580:	4693      	mov	fp, r2
  404582:	d52f      	bpl.n	4045e4 <__sprint_r.part.0+0x6c>
  404584:	6893      	ldr	r3, [r2, #8]
  404586:	6812      	ldr	r2, [r2, #0]
  404588:	b353      	cbz	r3, 4045e0 <__sprint_r.part.0+0x68>
  40458a:	460e      	mov	r6, r1
  40458c:	4607      	mov	r7, r0
  40458e:	f102 0908 	add.w	r9, r2, #8
  404592:	e919 0420 	ldmdb	r9, {r5, sl}
  404596:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40459a:	d017      	beq.n	4045cc <__sprint_r.part.0+0x54>
  40459c:	3d04      	subs	r5, #4
  40459e:	2400      	movs	r4, #0
  4045a0:	e001      	b.n	4045a6 <__sprint_r.part.0+0x2e>
  4045a2:	45a0      	cmp	r8, r4
  4045a4:	d010      	beq.n	4045c8 <__sprint_r.part.0+0x50>
  4045a6:	4632      	mov	r2, r6
  4045a8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4045ac:	4638      	mov	r0, r7
  4045ae:	f002 f87b 	bl	4066a8 <_fputwc_r>
  4045b2:	1c43      	adds	r3, r0, #1
  4045b4:	f104 0401 	add.w	r4, r4, #1
  4045b8:	d1f3      	bne.n	4045a2 <__sprint_r.part.0+0x2a>
  4045ba:	2300      	movs	r3, #0
  4045bc:	f8cb 3008 	str.w	r3, [fp, #8]
  4045c0:	f8cb 3004 	str.w	r3, [fp, #4]
  4045c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045c8:	f8db 3008 	ldr.w	r3, [fp, #8]
  4045cc:	f02a 0a03 	bic.w	sl, sl, #3
  4045d0:	eba3 030a 	sub.w	r3, r3, sl
  4045d4:	f8cb 3008 	str.w	r3, [fp, #8]
  4045d8:	f109 0908 	add.w	r9, r9, #8
  4045dc:	2b00      	cmp	r3, #0
  4045de:	d1d8      	bne.n	404592 <__sprint_r.part.0+0x1a>
  4045e0:	2000      	movs	r0, #0
  4045e2:	e7ea      	b.n	4045ba <__sprint_r.part.0+0x42>
  4045e4:	f002 f9ca 	bl	40697c <__sfvwrite_r>
  4045e8:	2300      	movs	r3, #0
  4045ea:	f8cb 3008 	str.w	r3, [fp, #8]
  4045ee:	f8cb 3004 	str.w	r3, [fp, #4]
  4045f2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045f6:	bf00      	nop

004045f8 <_vfiprintf_r>:
  4045f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4045fc:	b0ad      	sub	sp, #180	; 0xb4
  4045fe:	461d      	mov	r5, r3
  404600:	468b      	mov	fp, r1
  404602:	4690      	mov	r8, r2
  404604:	9307      	str	r3, [sp, #28]
  404606:	9006      	str	r0, [sp, #24]
  404608:	b118      	cbz	r0, 404612 <_vfiprintf_r+0x1a>
  40460a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40460c:	2b00      	cmp	r3, #0
  40460e:	f000 80f3 	beq.w	4047f8 <_vfiprintf_r+0x200>
  404612:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404616:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40461a:	07df      	lsls	r7, r3, #31
  40461c:	b281      	uxth	r1, r0
  40461e:	d402      	bmi.n	404626 <_vfiprintf_r+0x2e>
  404620:	058e      	lsls	r6, r1, #22
  404622:	f140 80fc 	bpl.w	40481e <_vfiprintf_r+0x226>
  404626:	048c      	lsls	r4, r1, #18
  404628:	d40a      	bmi.n	404640 <_vfiprintf_r+0x48>
  40462a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40462e:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  404632:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404636:	f8ab 100c 	strh.w	r1, [fp, #12]
  40463a:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  40463e:	b289      	uxth	r1, r1
  404640:	0708      	lsls	r0, r1, #28
  404642:	f140 80b3 	bpl.w	4047ac <_vfiprintf_r+0x1b4>
  404646:	f8db 3010 	ldr.w	r3, [fp, #16]
  40464a:	2b00      	cmp	r3, #0
  40464c:	f000 80ae 	beq.w	4047ac <_vfiprintf_r+0x1b4>
  404650:	f001 031a 	and.w	r3, r1, #26
  404654:	2b0a      	cmp	r3, #10
  404656:	f000 80b5 	beq.w	4047c4 <_vfiprintf_r+0x1cc>
  40465a:	2300      	movs	r3, #0
  40465c:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  404660:	930b      	str	r3, [sp, #44]	; 0x2c
  404662:	9311      	str	r3, [sp, #68]	; 0x44
  404664:	9310      	str	r3, [sp, #64]	; 0x40
  404666:	9303      	str	r3, [sp, #12]
  404668:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40466c:	46ca      	mov	sl, r9
  40466e:	f8cd b010 	str.w	fp, [sp, #16]
  404672:	f898 3000 	ldrb.w	r3, [r8]
  404676:	4644      	mov	r4, r8
  404678:	b1fb      	cbz	r3, 4046ba <_vfiprintf_r+0xc2>
  40467a:	2b25      	cmp	r3, #37	; 0x25
  40467c:	d102      	bne.n	404684 <_vfiprintf_r+0x8c>
  40467e:	e01c      	b.n	4046ba <_vfiprintf_r+0xc2>
  404680:	2b25      	cmp	r3, #37	; 0x25
  404682:	d003      	beq.n	40468c <_vfiprintf_r+0x94>
  404684:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  404688:	2b00      	cmp	r3, #0
  40468a:	d1f9      	bne.n	404680 <_vfiprintf_r+0x88>
  40468c:	eba4 0508 	sub.w	r5, r4, r8
  404690:	b19d      	cbz	r5, 4046ba <_vfiprintf_r+0xc2>
  404692:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404694:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404696:	f8ca 8000 	str.w	r8, [sl]
  40469a:	3301      	adds	r3, #1
  40469c:	442a      	add	r2, r5
  40469e:	2b07      	cmp	r3, #7
  4046a0:	f8ca 5004 	str.w	r5, [sl, #4]
  4046a4:	9211      	str	r2, [sp, #68]	; 0x44
  4046a6:	9310      	str	r3, [sp, #64]	; 0x40
  4046a8:	dd7a      	ble.n	4047a0 <_vfiprintf_r+0x1a8>
  4046aa:	2a00      	cmp	r2, #0
  4046ac:	f040 84b0 	bne.w	405010 <_vfiprintf_r+0xa18>
  4046b0:	9b03      	ldr	r3, [sp, #12]
  4046b2:	9210      	str	r2, [sp, #64]	; 0x40
  4046b4:	442b      	add	r3, r5
  4046b6:	46ca      	mov	sl, r9
  4046b8:	9303      	str	r3, [sp, #12]
  4046ba:	7823      	ldrb	r3, [r4, #0]
  4046bc:	2b00      	cmp	r3, #0
  4046be:	f000 83e0 	beq.w	404e82 <_vfiprintf_r+0x88a>
  4046c2:	2000      	movs	r0, #0
  4046c4:	f04f 0300 	mov.w	r3, #0
  4046c8:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4046cc:	f104 0801 	add.w	r8, r4, #1
  4046d0:	7862      	ldrb	r2, [r4, #1]
  4046d2:	4605      	mov	r5, r0
  4046d4:	4606      	mov	r6, r0
  4046d6:	4603      	mov	r3, r0
  4046d8:	f04f 34ff 	mov.w	r4, #4294967295
  4046dc:	f108 0801 	add.w	r8, r8, #1
  4046e0:	f1a2 0120 	sub.w	r1, r2, #32
  4046e4:	2958      	cmp	r1, #88	; 0x58
  4046e6:	f200 82de 	bhi.w	404ca6 <_vfiprintf_r+0x6ae>
  4046ea:	e8df f011 	tbh	[pc, r1, lsl #1]
  4046ee:	0221      	.short	0x0221
  4046f0:	02dc02dc 	.word	0x02dc02dc
  4046f4:	02dc0229 	.word	0x02dc0229
  4046f8:	02dc02dc 	.word	0x02dc02dc
  4046fc:	02dc02dc 	.word	0x02dc02dc
  404700:	028902dc 	.word	0x028902dc
  404704:	02dc0295 	.word	0x02dc0295
  404708:	02bd00a2 	.word	0x02bd00a2
  40470c:	019f02dc 	.word	0x019f02dc
  404710:	01a401a4 	.word	0x01a401a4
  404714:	01a401a4 	.word	0x01a401a4
  404718:	01a401a4 	.word	0x01a401a4
  40471c:	01a401a4 	.word	0x01a401a4
  404720:	02dc01a4 	.word	0x02dc01a4
  404724:	02dc02dc 	.word	0x02dc02dc
  404728:	02dc02dc 	.word	0x02dc02dc
  40472c:	02dc02dc 	.word	0x02dc02dc
  404730:	02dc02dc 	.word	0x02dc02dc
  404734:	01b202dc 	.word	0x01b202dc
  404738:	02dc02dc 	.word	0x02dc02dc
  40473c:	02dc02dc 	.word	0x02dc02dc
  404740:	02dc02dc 	.word	0x02dc02dc
  404744:	02dc02dc 	.word	0x02dc02dc
  404748:	02dc02dc 	.word	0x02dc02dc
  40474c:	02dc0197 	.word	0x02dc0197
  404750:	02dc02dc 	.word	0x02dc02dc
  404754:	02dc02dc 	.word	0x02dc02dc
  404758:	02dc019b 	.word	0x02dc019b
  40475c:	025302dc 	.word	0x025302dc
  404760:	02dc02dc 	.word	0x02dc02dc
  404764:	02dc02dc 	.word	0x02dc02dc
  404768:	02dc02dc 	.word	0x02dc02dc
  40476c:	02dc02dc 	.word	0x02dc02dc
  404770:	02dc02dc 	.word	0x02dc02dc
  404774:	021b025a 	.word	0x021b025a
  404778:	02dc02dc 	.word	0x02dc02dc
  40477c:	026e02dc 	.word	0x026e02dc
  404780:	02dc021b 	.word	0x02dc021b
  404784:	027302dc 	.word	0x027302dc
  404788:	01f502dc 	.word	0x01f502dc
  40478c:	02090182 	.word	0x02090182
  404790:	02dc02d7 	.word	0x02dc02d7
  404794:	02dc029a 	.word	0x02dc029a
  404798:	02dc00a7 	.word	0x02dc00a7
  40479c:	022e02dc 	.word	0x022e02dc
  4047a0:	f10a 0a08 	add.w	sl, sl, #8
  4047a4:	9b03      	ldr	r3, [sp, #12]
  4047a6:	442b      	add	r3, r5
  4047a8:	9303      	str	r3, [sp, #12]
  4047aa:	e786      	b.n	4046ba <_vfiprintf_r+0xc2>
  4047ac:	4659      	mov	r1, fp
  4047ae:	9806      	ldr	r0, [sp, #24]
  4047b0:	f000 fdac 	bl	40530c <__swsetup_r>
  4047b4:	bb18      	cbnz	r0, 4047fe <_vfiprintf_r+0x206>
  4047b6:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  4047ba:	f001 031a 	and.w	r3, r1, #26
  4047be:	2b0a      	cmp	r3, #10
  4047c0:	f47f af4b 	bne.w	40465a <_vfiprintf_r+0x62>
  4047c4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  4047c8:	2b00      	cmp	r3, #0
  4047ca:	f6ff af46 	blt.w	40465a <_vfiprintf_r+0x62>
  4047ce:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  4047d2:	07db      	lsls	r3, r3, #31
  4047d4:	d405      	bmi.n	4047e2 <_vfiprintf_r+0x1ea>
  4047d6:	058f      	lsls	r7, r1, #22
  4047d8:	d403      	bmi.n	4047e2 <_vfiprintf_r+0x1ea>
  4047da:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  4047de:	f002 fa91 	bl	406d04 <__retarget_lock_release_recursive>
  4047e2:	462b      	mov	r3, r5
  4047e4:	4642      	mov	r2, r8
  4047e6:	4659      	mov	r1, fp
  4047e8:	9806      	ldr	r0, [sp, #24]
  4047ea:	f000 fd4d 	bl	405288 <__sbprintf>
  4047ee:	9003      	str	r0, [sp, #12]
  4047f0:	9803      	ldr	r0, [sp, #12]
  4047f2:	b02d      	add	sp, #180	; 0xb4
  4047f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047f8:	f001 feb4 	bl	406564 <__sinit>
  4047fc:	e709      	b.n	404612 <_vfiprintf_r+0x1a>
  4047fe:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404802:	07d9      	lsls	r1, r3, #31
  404804:	d404      	bmi.n	404810 <_vfiprintf_r+0x218>
  404806:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40480a:	059a      	lsls	r2, r3, #22
  40480c:	f140 84aa 	bpl.w	405164 <_vfiprintf_r+0xb6c>
  404810:	f04f 33ff 	mov.w	r3, #4294967295
  404814:	9303      	str	r3, [sp, #12]
  404816:	9803      	ldr	r0, [sp, #12]
  404818:	b02d      	add	sp, #180	; 0xb4
  40481a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40481e:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404822:	f002 fa6d 	bl	406d00 <__retarget_lock_acquire_recursive>
  404826:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40482a:	b281      	uxth	r1, r0
  40482c:	e6fb      	b.n	404626 <_vfiprintf_r+0x2e>
  40482e:	4276      	negs	r6, r6
  404830:	9207      	str	r2, [sp, #28]
  404832:	f043 0304 	orr.w	r3, r3, #4
  404836:	f898 2000 	ldrb.w	r2, [r8]
  40483a:	e74f      	b.n	4046dc <_vfiprintf_r+0xe4>
  40483c:	9608      	str	r6, [sp, #32]
  40483e:	069e      	lsls	r6, r3, #26
  404840:	f100 8450 	bmi.w	4050e4 <_vfiprintf_r+0xaec>
  404844:	9907      	ldr	r1, [sp, #28]
  404846:	06dd      	lsls	r5, r3, #27
  404848:	460a      	mov	r2, r1
  40484a:	f100 83ef 	bmi.w	40502c <_vfiprintf_r+0xa34>
  40484e:	0658      	lsls	r0, r3, #25
  404850:	f140 83ec 	bpl.w	40502c <_vfiprintf_r+0xa34>
  404854:	880e      	ldrh	r6, [r1, #0]
  404856:	3104      	adds	r1, #4
  404858:	2700      	movs	r7, #0
  40485a:	2201      	movs	r2, #1
  40485c:	9107      	str	r1, [sp, #28]
  40485e:	f04f 0100 	mov.w	r1, #0
  404862:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  404866:	2500      	movs	r5, #0
  404868:	1c61      	adds	r1, r4, #1
  40486a:	f000 8116 	beq.w	404a9a <_vfiprintf_r+0x4a2>
  40486e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  404872:	9102      	str	r1, [sp, #8]
  404874:	ea56 0107 	orrs.w	r1, r6, r7
  404878:	f040 8114 	bne.w	404aa4 <_vfiprintf_r+0x4ac>
  40487c:	2c00      	cmp	r4, #0
  40487e:	f040 835c 	bne.w	404f3a <_vfiprintf_r+0x942>
  404882:	2a00      	cmp	r2, #0
  404884:	f040 83b7 	bne.w	404ff6 <_vfiprintf_r+0x9fe>
  404888:	f013 0301 	ands.w	r3, r3, #1
  40488c:	9305      	str	r3, [sp, #20]
  40488e:	f000 8457 	beq.w	405140 <_vfiprintf_r+0xb48>
  404892:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404896:	2330      	movs	r3, #48	; 0x30
  404898:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40489c:	9b05      	ldr	r3, [sp, #20]
  40489e:	42a3      	cmp	r3, r4
  4048a0:	bfb8      	it	lt
  4048a2:	4623      	movlt	r3, r4
  4048a4:	9301      	str	r3, [sp, #4]
  4048a6:	b10d      	cbz	r5, 4048ac <_vfiprintf_r+0x2b4>
  4048a8:	3301      	adds	r3, #1
  4048aa:	9301      	str	r3, [sp, #4]
  4048ac:	9b02      	ldr	r3, [sp, #8]
  4048ae:	f013 0302 	ands.w	r3, r3, #2
  4048b2:	9309      	str	r3, [sp, #36]	; 0x24
  4048b4:	d002      	beq.n	4048bc <_vfiprintf_r+0x2c4>
  4048b6:	9b01      	ldr	r3, [sp, #4]
  4048b8:	3302      	adds	r3, #2
  4048ba:	9301      	str	r3, [sp, #4]
  4048bc:	9b02      	ldr	r3, [sp, #8]
  4048be:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4048c2:	930a      	str	r3, [sp, #40]	; 0x28
  4048c4:	f040 8217 	bne.w	404cf6 <_vfiprintf_r+0x6fe>
  4048c8:	9b08      	ldr	r3, [sp, #32]
  4048ca:	9a01      	ldr	r2, [sp, #4]
  4048cc:	1a9d      	subs	r5, r3, r2
  4048ce:	2d00      	cmp	r5, #0
  4048d0:	f340 8211 	ble.w	404cf6 <_vfiprintf_r+0x6fe>
  4048d4:	2d10      	cmp	r5, #16
  4048d6:	f340 8490 	ble.w	4051fa <_vfiprintf_r+0xc02>
  4048da:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4048dc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4048de:	4ec4      	ldr	r6, [pc, #784]	; (404bf0 <_vfiprintf_r+0x5f8>)
  4048e0:	46d6      	mov	lr, sl
  4048e2:	2710      	movs	r7, #16
  4048e4:	46a2      	mov	sl, r4
  4048e6:	4619      	mov	r1, r3
  4048e8:	9c06      	ldr	r4, [sp, #24]
  4048ea:	e007      	b.n	4048fc <_vfiprintf_r+0x304>
  4048ec:	f101 0c02 	add.w	ip, r1, #2
  4048f0:	f10e 0e08 	add.w	lr, lr, #8
  4048f4:	4601      	mov	r1, r0
  4048f6:	3d10      	subs	r5, #16
  4048f8:	2d10      	cmp	r5, #16
  4048fa:	dd11      	ble.n	404920 <_vfiprintf_r+0x328>
  4048fc:	1c48      	adds	r0, r1, #1
  4048fe:	3210      	adds	r2, #16
  404900:	2807      	cmp	r0, #7
  404902:	9211      	str	r2, [sp, #68]	; 0x44
  404904:	e88e 00c0 	stmia.w	lr, {r6, r7}
  404908:	9010      	str	r0, [sp, #64]	; 0x40
  40490a:	ddef      	ble.n	4048ec <_vfiprintf_r+0x2f4>
  40490c:	2a00      	cmp	r2, #0
  40490e:	f040 81e4 	bne.w	404cda <_vfiprintf_r+0x6e2>
  404912:	3d10      	subs	r5, #16
  404914:	2d10      	cmp	r5, #16
  404916:	4611      	mov	r1, r2
  404918:	f04f 0c01 	mov.w	ip, #1
  40491c:	46ce      	mov	lr, r9
  40491e:	dced      	bgt.n	4048fc <_vfiprintf_r+0x304>
  404920:	4654      	mov	r4, sl
  404922:	4661      	mov	r1, ip
  404924:	46f2      	mov	sl, lr
  404926:	442a      	add	r2, r5
  404928:	2907      	cmp	r1, #7
  40492a:	9211      	str	r2, [sp, #68]	; 0x44
  40492c:	f8ca 6000 	str.w	r6, [sl]
  404930:	f8ca 5004 	str.w	r5, [sl, #4]
  404934:	9110      	str	r1, [sp, #64]	; 0x40
  404936:	f300 82ec 	bgt.w	404f12 <_vfiprintf_r+0x91a>
  40493a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40493e:	f10a 0a08 	add.w	sl, sl, #8
  404942:	1c48      	adds	r0, r1, #1
  404944:	2d00      	cmp	r5, #0
  404946:	f040 81de 	bne.w	404d06 <_vfiprintf_r+0x70e>
  40494a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40494c:	2b00      	cmp	r3, #0
  40494e:	f000 81f8 	beq.w	404d42 <_vfiprintf_r+0x74a>
  404952:	3202      	adds	r2, #2
  404954:	a90e      	add	r1, sp, #56	; 0x38
  404956:	2302      	movs	r3, #2
  404958:	2807      	cmp	r0, #7
  40495a:	9211      	str	r2, [sp, #68]	; 0x44
  40495c:	9010      	str	r0, [sp, #64]	; 0x40
  40495e:	e88a 000a 	stmia.w	sl, {r1, r3}
  404962:	f340 81ea 	ble.w	404d3a <_vfiprintf_r+0x742>
  404966:	2a00      	cmp	r2, #0
  404968:	f040 838c 	bne.w	405084 <_vfiprintf_r+0xa8c>
  40496c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40496e:	2b80      	cmp	r3, #128	; 0x80
  404970:	f04f 0001 	mov.w	r0, #1
  404974:	4611      	mov	r1, r2
  404976:	46ca      	mov	sl, r9
  404978:	f040 81e7 	bne.w	404d4a <_vfiprintf_r+0x752>
  40497c:	9b08      	ldr	r3, [sp, #32]
  40497e:	9d01      	ldr	r5, [sp, #4]
  404980:	1b5e      	subs	r6, r3, r5
  404982:	2e00      	cmp	r6, #0
  404984:	f340 81e1 	ble.w	404d4a <_vfiprintf_r+0x752>
  404988:	2e10      	cmp	r6, #16
  40498a:	4d9a      	ldr	r5, [pc, #616]	; (404bf4 <_vfiprintf_r+0x5fc>)
  40498c:	f340 8450 	ble.w	405230 <_vfiprintf_r+0xc38>
  404990:	46d4      	mov	ip, sl
  404992:	2710      	movs	r7, #16
  404994:	46a2      	mov	sl, r4
  404996:	9c06      	ldr	r4, [sp, #24]
  404998:	e007      	b.n	4049aa <_vfiprintf_r+0x3b2>
  40499a:	f101 0e02 	add.w	lr, r1, #2
  40499e:	f10c 0c08 	add.w	ip, ip, #8
  4049a2:	4601      	mov	r1, r0
  4049a4:	3e10      	subs	r6, #16
  4049a6:	2e10      	cmp	r6, #16
  4049a8:	dd11      	ble.n	4049ce <_vfiprintf_r+0x3d6>
  4049aa:	1c48      	adds	r0, r1, #1
  4049ac:	3210      	adds	r2, #16
  4049ae:	2807      	cmp	r0, #7
  4049b0:	9211      	str	r2, [sp, #68]	; 0x44
  4049b2:	e88c 00a0 	stmia.w	ip, {r5, r7}
  4049b6:	9010      	str	r0, [sp, #64]	; 0x40
  4049b8:	ddef      	ble.n	40499a <_vfiprintf_r+0x3a2>
  4049ba:	2a00      	cmp	r2, #0
  4049bc:	f040 829d 	bne.w	404efa <_vfiprintf_r+0x902>
  4049c0:	3e10      	subs	r6, #16
  4049c2:	2e10      	cmp	r6, #16
  4049c4:	f04f 0e01 	mov.w	lr, #1
  4049c8:	4611      	mov	r1, r2
  4049ca:	46cc      	mov	ip, r9
  4049cc:	dced      	bgt.n	4049aa <_vfiprintf_r+0x3b2>
  4049ce:	4654      	mov	r4, sl
  4049d0:	46e2      	mov	sl, ip
  4049d2:	4432      	add	r2, r6
  4049d4:	f1be 0f07 	cmp.w	lr, #7
  4049d8:	9211      	str	r2, [sp, #68]	; 0x44
  4049da:	e88a 0060 	stmia.w	sl, {r5, r6}
  4049de:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4049e2:	f300 8369 	bgt.w	4050b8 <_vfiprintf_r+0xac0>
  4049e6:	f10a 0a08 	add.w	sl, sl, #8
  4049ea:	f10e 0001 	add.w	r0, lr, #1
  4049ee:	4671      	mov	r1, lr
  4049f0:	e1ab      	b.n	404d4a <_vfiprintf_r+0x752>
  4049f2:	9608      	str	r6, [sp, #32]
  4049f4:	f013 0220 	ands.w	r2, r3, #32
  4049f8:	f040 838c 	bne.w	405114 <_vfiprintf_r+0xb1c>
  4049fc:	f013 0110 	ands.w	r1, r3, #16
  404a00:	f040 831a 	bne.w	405038 <_vfiprintf_r+0xa40>
  404a04:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  404a08:	f000 8316 	beq.w	405038 <_vfiprintf_r+0xa40>
  404a0c:	9807      	ldr	r0, [sp, #28]
  404a0e:	460a      	mov	r2, r1
  404a10:	4601      	mov	r1, r0
  404a12:	3104      	adds	r1, #4
  404a14:	8806      	ldrh	r6, [r0, #0]
  404a16:	9107      	str	r1, [sp, #28]
  404a18:	2700      	movs	r7, #0
  404a1a:	e720      	b.n	40485e <_vfiprintf_r+0x266>
  404a1c:	9608      	str	r6, [sp, #32]
  404a1e:	f043 0310 	orr.w	r3, r3, #16
  404a22:	e7e7      	b.n	4049f4 <_vfiprintf_r+0x3fc>
  404a24:	9608      	str	r6, [sp, #32]
  404a26:	f043 0310 	orr.w	r3, r3, #16
  404a2a:	e708      	b.n	40483e <_vfiprintf_r+0x246>
  404a2c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  404a30:	f898 2000 	ldrb.w	r2, [r8]
  404a34:	e652      	b.n	4046dc <_vfiprintf_r+0xe4>
  404a36:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404a3a:	2600      	movs	r6, #0
  404a3c:	f818 2b01 	ldrb.w	r2, [r8], #1
  404a40:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  404a44:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  404a48:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404a4c:	2909      	cmp	r1, #9
  404a4e:	d9f5      	bls.n	404a3c <_vfiprintf_r+0x444>
  404a50:	e646      	b.n	4046e0 <_vfiprintf_r+0xe8>
  404a52:	9608      	str	r6, [sp, #32]
  404a54:	2800      	cmp	r0, #0
  404a56:	f040 8408 	bne.w	40526a <_vfiprintf_r+0xc72>
  404a5a:	f043 0310 	orr.w	r3, r3, #16
  404a5e:	069e      	lsls	r6, r3, #26
  404a60:	f100 834c 	bmi.w	4050fc <_vfiprintf_r+0xb04>
  404a64:	06dd      	lsls	r5, r3, #27
  404a66:	f100 82f3 	bmi.w	405050 <_vfiprintf_r+0xa58>
  404a6a:	0658      	lsls	r0, r3, #25
  404a6c:	f140 82f0 	bpl.w	405050 <_vfiprintf_r+0xa58>
  404a70:	9d07      	ldr	r5, [sp, #28]
  404a72:	f9b5 6000 	ldrsh.w	r6, [r5]
  404a76:	462a      	mov	r2, r5
  404a78:	17f7      	asrs	r7, r6, #31
  404a7a:	3204      	adds	r2, #4
  404a7c:	4630      	mov	r0, r6
  404a7e:	4639      	mov	r1, r7
  404a80:	9207      	str	r2, [sp, #28]
  404a82:	2800      	cmp	r0, #0
  404a84:	f171 0200 	sbcs.w	r2, r1, #0
  404a88:	f2c0 835d 	blt.w	405146 <_vfiprintf_r+0xb4e>
  404a8c:	1c61      	adds	r1, r4, #1
  404a8e:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404a92:	f04f 0201 	mov.w	r2, #1
  404a96:	f47f aeea 	bne.w	40486e <_vfiprintf_r+0x276>
  404a9a:	ea56 0107 	orrs.w	r1, r6, r7
  404a9e:	f000 824d 	beq.w	404f3c <_vfiprintf_r+0x944>
  404aa2:	9302      	str	r3, [sp, #8]
  404aa4:	2a01      	cmp	r2, #1
  404aa6:	f000 828c 	beq.w	404fc2 <_vfiprintf_r+0x9ca>
  404aaa:	2a02      	cmp	r2, #2
  404aac:	f040 825c 	bne.w	404f68 <_vfiprintf_r+0x970>
  404ab0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404ab2:	46cb      	mov	fp, r9
  404ab4:	0933      	lsrs	r3, r6, #4
  404ab6:	f006 010f 	and.w	r1, r6, #15
  404aba:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404abe:	093a      	lsrs	r2, r7, #4
  404ac0:	461e      	mov	r6, r3
  404ac2:	4617      	mov	r7, r2
  404ac4:	5c43      	ldrb	r3, [r0, r1]
  404ac6:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  404aca:	ea56 0307 	orrs.w	r3, r6, r7
  404ace:	d1f1      	bne.n	404ab4 <_vfiprintf_r+0x4bc>
  404ad0:	eba9 030b 	sub.w	r3, r9, fp
  404ad4:	9305      	str	r3, [sp, #20]
  404ad6:	e6e1      	b.n	40489c <_vfiprintf_r+0x2a4>
  404ad8:	2800      	cmp	r0, #0
  404ada:	f040 83c0 	bne.w	40525e <_vfiprintf_r+0xc66>
  404ade:	0699      	lsls	r1, r3, #26
  404ae0:	f100 8367 	bmi.w	4051b2 <_vfiprintf_r+0xbba>
  404ae4:	06da      	lsls	r2, r3, #27
  404ae6:	f100 80f1 	bmi.w	404ccc <_vfiprintf_r+0x6d4>
  404aea:	065b      	lsls	r3, r3, #25
  404aec:	f140 80ee 	bpl.w	404ccc <_vfiprintf_r+0x6d4>
  404af0:	9a07      	ldr	r2, [sp, #28]
  404af2:	6813      	ldr	r3, [r2, #0]
  404af4:	3204      	adds	r2, #4
  404af6:	9207      	str	r2, [sp, #28]
  404af8:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  404afc:	801a      	strh	r2, [r3, #0]
  404afe:	e5b8      	b.n	404672 <_vfiprintf_r+0x7a>
  404b00:	9807      	ldr	r0, [sp, #28]
  404b02:	4a3d      	ldr	r2, [pc, #244]	; (404bf8 <_vfiprintf_r+0x600>)
  404b04:	9608      	str	r6, [sp, #32]
  404b06:	920b      	str	r2, [sp, #44]	; 0x2c
  404b08:	6806      	ldr	r6, [r0, #0]
  404b0a:	2278      	movs	r2, #120	; 0x78
  404b0c:	2130      	movs	r1, #48	; 0x30
  404b0e:	3004      	adds	r0, #4
  404b10:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404b14:	f043 0302 	orr.w	r3, r3, #2
  404b18:	9007      	str	r0, [sp, #28]
  404b1a:	2700      	movs	r7, #0
  404b1c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404b20:	2202      	movs	r2, #2
  404b22:	e69c      	b.n	40485e <_vfiprintf_r+0x266>
  404b24:	9608      	str	r6, [sp, #32]
  404b26:	2800      	cmp	r0, #0
  404b28:	d099      	beq.n	404a5e <_vfiprintf_r+0x466>
  404b2a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404b2e:	e796      	b.n	404a5e <_vfiprintf_r+0x466>
  404b30:	f898 2000 	ldrb.w	r2, [r8]
  404b34:	2d00      	cmp	r5, #0
  404b36:	f47f add1 	bne.w	4046dc <_vfiprintf_r+0xe4>
  404b3a:	2001      	movs	r0, #1
  404b3c:	2520      	movs	r5, #32
  404b3e:	e5cd      	b.n	4046dc <_vfiprintf_r+0xe4>
  404b40:	f043 0301 	orr.w	r3, r3, #1
  404b44:	f898 2000 	ldrb.w	r2, [r8]
  404b48:	e5c8      	b.n	4046dc <_vfiprintf_r+0xe4>
  404b4a:	9608      	str	r6, [sp, #32]
  404b4c:	2800      	cmp	r0, #0
  404b4e:	f040 8393 	bne.w	405278 <_vfiprintf_r+0xc80>
  404b52:	4929      	ldr	r1, [pc, #164]	; (404bf8 <_vfiprintf_r+0x600>)
  404b54:	910b      	str	r1, [sp, #44]	; 0x2c
  404b56:	069f      	lsls	r7, r3, #26
  404b58:	f100 82e8 	bmi.w	40512c <_vfiprintf_r+0xb34>
  404b5c:	9807      	ldr	r0, [sp, #28]
  404b5e:	06de      	lsls	r6, r3, #27
  404b60:	4601      	mov	r1, r0
  404b62:	f100 8270 	bmi.w	405046 <_vfiprintf_r+0xa4e>
  404b66:	065d      	lsls	r5, r3, #25
  404b68:	f140 826d 	bpl.w	405046 <_vfiprintf_r+0xa4e>
  404b6c:	3104      	adds	r1, #4
  404b6e:	8806      	ldrh	r6, [r0, #0]
  404b70:	9107      	str	r1, [sp, #28]
  404b72:	2700      	movs	r7, #0
  404b74:	07d8      	lsls	r0, r3, #31
  404b76:	f140 8222 	bpl.w	404fbe <_vfiprintf_r+0x9c6>
  404b7a:	ea56 0107 	orrs.w	r1, r6, r7
  404b7e:	f000 821e 	beq.w	404fbe <_vfiprintf_r+0x9c6>
  404b82:	2130      	movs	r1, #48	; 0x30
  404b84:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404b88:	f043 0302 	orr.w	r3, r3, #2
  404b8c:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404b90:	2202      	movs	r2, #2
  404b92:	e664      	b.n	40485e <_vfiprintf_r+0x266>
  404b94:	9608      	str	r6, [sp, #32]
  404b96:	2800      	cmp	r0, #0
  404b98:	f040 836b 	bne.w	405272 <_vfiprintf_r+0xc7a>
  404b9c:	4917      	ldr	r1, [pc, #92]	; (404bfc <_vfiprintf_r+0x604>)
  404b9e:	910b      	str	r1, [sp, #44]	; 0x2c
  404ba0:	e7d9      	b.n	404b56 <_vfiprintf_r+0x55e>
  404ba2:	9907      	ldr	r1, [sp, #28]
  404ba4:	9608      	str	r6, [sp, #32]
  404ba6:	680a      	ldr	r2, [r1, #0]
  404ba8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404bac:	f04f 0000 	mov.w	r0, #0
  404bb0:	460a      	mov	r2, r1
  404bb2:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  404bb6:	3204      	adds	r2, #4
  404bb8:	2001      	movs	r0, #1
  404bba:	9001      	str	r0, [sp, #4]
  404bbc:	9207      	str	r2, [sp, #28]
  404bbe:	9005      	str	r0, [sp, #20]
  404bc0:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404bc4:	9302      	str	r3, [sp, #8]
  404bc6:	2400      	movs	r4, #0
  404bc8:	e670      	b.n	4048ac <_vfiprintf_r+0x2b4>
  404bca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404bce:	f898 2000 	ldrb.w	r2, [r8]
  404bd2:	e583      	b.n	4046dc <_vfiprintf_r+0xe4>
  404bd4:	f898 2000 	ldrb.w	r2, [r8]
  404bd8:	2a6c      	cmp	r2, #108	; 0x6c
  404bda:	bf03      	ittte	eq
  404bdc:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  404be0:	f043 0320 	orreq.w	r3, r3, #32
  404be4:	f108 0801 	addeq.w	r8, r8, #1
  404be8:	f043 0310 	orrne.w	r3, r3, #16
  404bec:	e576      	b.n	4046dc <_vfiprintf_r+0xe4>
  404bee:	bf00      	nop
  404bf0:	004092f4 	.word	0x004092f4
  404bf4:	00409304 	.word	0x00409304
  404bf8:	004092b4 	.word	0x004092b4
  404bfc:	004092a0 	.word	0x004092a0
  404c00:	9907      	ldr	r1, [sp, #28]
  404c02:	680e      	ldr	r6, [r1, #0]
  404c04:	460a      	mov	r2, r1
  404c06:	2e00      	cmp	r6, #0
  404c08:	f102 0204 	add.w	r2, r2, #4
  404c0c:	f6ff ae0f 	blt.w	40482e <_vfiprintf_r+0x236>
  404c10:	9207      	str	r2, [sp, #28]
  404c12:	f898 2000 	ldrb.w	r2, [r8]
  404c16:	e561      	b.n	4046dc <_vfiprintf_r+0xe4>
  404c18:	f898 2000 	ldrb.w	r2, [r8]
  404c1c:	2001      	movs	r0, #1
  404c1e:	252b      	movs	r5, #43	; 0x2b
  404c20:	e55c      	b.n	4046dc <_vfiprintf_r+0xe4>
  404c22:	9907      	ldr	r1, [sp, #28]
  404c24:	9608      	str	r6, [sp, #32]
  404c26:	f8d1 b000 	ldr.w	fp, [r1]
  404c2a:	f04f 0200 	mov.w	r2, #0
  404c2e:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404c32:	1d0e      	adds	r6, r1, #4
  404c34:	f1bb 0f00 	cmp.w	fp, #0
  404c38:	f000 82e5 	beq.w	405206 <_vfiprintf_r+0xc0e>
  404c3c:	1c67      	adds	r7, r4, #1
  404c3e:	f000 82c4 	beq.w	4051ca <_vfiprintf_r+0xbd2>
  404c42:	4622      	mov	r2, r4
  404c44:	2100      	movs	r1, #0
  404c46:	4658      	mov	r0, fp
  404c48:	9301      	str	r3, [sp, #4]
  404c4a:	f002 fba9 	bl	4073a0 <memchr>
  404c4e:	9b01      	ldr	r3, [sp, #4]
  404c50:	2800      	cmp	r0, #0
  404c52:	f000 82e5 	beq.w	405220 <_vfiprintf_r+0xc28>
  404c56:	eba0 020b 	sub.w	r2, r0, fp
  404c5a:	9205      	str	r2, [sp, #20]
  404c5c:	9607      	str	r6, [sp, #28]
  404c5e:	9302      	str	r3, [sp, #8]
  404c60:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404c64:	2400      	movs	r4, #0
  404c66:	e619      	b.n	40489c <_vfiprintf_r+0x2a4>
  404c68:	f898 2000 	ldrb.w	r2, [r8]
  404c6c:	2a2a      	cmp	r2, #42	; 0x2a
  404c6e:	f108 0701 	add.w	r7, r8, #1
  404c72:	f000 82e9 	beq.w	405248 <_vfiprintf_r+0xc50>
  404c76:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404c7a:	2909      	cmp	r1, #9
  404c7c:	46b8      	mov	r8, r7
  404c7e:	f04f 0400 	mov.w	r4, #0
  404c82:	f63f ad2d 	bhi.w	4046e0 <_vfiprintf_r+0xe8>
  404c86:	f818 2b01 	ldrb.w	r2, [r8], #1
  404c8a:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404c8e:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  404c92:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404c96:	2909      	cmp	r1, #9
  404c98:	d9f5      	bls.n	404c86 <_vfiprintf_r+0x68e>
  404c9a:	e521      	b.n	4046e0 <_vfiprintf_r+0xe8>
  404c9c:	f043 0320 	orr.w	r3, r3, #32
  404ca0:	f898 2000 	ldrb.w	r2, [r8]
  404ca4:	e51a      	b.n	4046dc <_vfiprintf_r+0xe4>
  404ca6:	9608      	str	r6, [sp, #32]
  404ca8:	2800      	cmp	r0, #0
  404caa:	f040 82db 	bne.w	405264 <_vfiprintf_r+0xc6c>
  404cae:	2a00      	cmp	r2, #0
  404cb0:	f000 80e7 	beq.w	404e82 <_vfiprintf_r+0x88a>
  404cb4:	2101      	movs	r1, #1
  404cb6:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404cba:	f04f 0200 	mov.w	r2, #0
  404cbe:	9101      	str	r1, [sp, #4]
  404cc0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  404cc4:	9105      	str	r1, [sp, #20]
  404cc6:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404cca:	e77b      	b.n	404bc4 <_vfiprintf_r+0x5cc>
  404ccc:	9a07      	ldr	r2, [sp, #28]
  404cce:	6813      	ldr	r3, [r2, #0]
  404cd0:	3204      	adds	r2, #4
  404cd2:	9207      	str	r2, [sp, #28]
  404cd4:	9a03      	ldr	r2, [sp, #12]
  404cd6:	601a      	str	r2, [r3, #0]
  404cd8:	e4cb      	b.n	404672 <_vfiprintf_r+0x7a>
  404cda:	aa0f      	add	r2, sp, #60	; 0x3c
  404cdc:	9904      	ldr	r1, [sp, #16]
  404cde:	4620      	mov	r0, r4
  404ce0:	f7ff fc4a 	bl	404578 <__sprint_r.part.0>
  404ce4:	2800      	cmp	r0, #0
  404ce6:	f040 8139 	bne.w	404f5c <_vfiprintf_r+0x964>
  404cea:	9910      	ldr	r1, [sp, #64]	; 0x40
  404cec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404cee:	f101 0c01 	add.w	ip, r1, #1
  404cf2:	46ce      	mov	lr, r9
  404cf4:	e5ff      	b.n	4048f6 <_vfiprintf_r+0x2fe>
  404cf6:	9910      	ldr	r1, [sp, #64]	; 0x40
  404cf8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404cfa:	1c48      	adds	r0, r1, #1
  404cfc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404d00:	2d00      	cmp	r5, #0
  404d02:	f43f ae22 	beq.w	40494a <_vfiprintf_r+0x352>
  404d06:	3201      	adds	r2, #1
  404d08:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  404d0c:	2101      	movs	r1, #1
  404d0e:	2807      	cmp	r0, #7
  404d10:	9211      	str	r2, [sp, #68]	; 0x44
  404d12:	9010      	str	r0, [sp, #64]	; 0x40
  404d14:	f8ca 5000 	str.w	r5, [sl]
  404d18:	f8ca 1004 	str.w	r1, [sl, #4]
  404d1c:	f340 8108 	ble.w	404f30 <_vfiprintf_r+0x938>
  404d20:	2a00      	cmp	r2, #0
  404d22:	f040 81bc 	bne.w	40509e <_vfiprintf_r+0xaa6>
  404d26:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404d28:	2b00      	cmp	r3, #0
  404d2a:	f43f ae1f 	beq.w	40496c <_vfiprintf_r+0x374>
  404d2e:	ab0e      	add	r3, sp, #56	; 0x38
  404d30:	2202      	movs	r2, #2
  404d32:	4608      	mov	r0, r1
  404d34:	931c      	str	r3, [sp, #112]	; 0x70
  404d36:	921d      	str	r2, [sp, #116]	; 0x74
  404d38:	46ca      	mov	sl, r9
  404d3a:	4601      	mov	r1, r0
  404d3c:	f10a 0a08 	add.w	sl, sl, #8
  404d40:	3001      	adds	r0, #1
  404d42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d44:	2b80      	cmp	r3, #128	; 0x80
  404d46:	f43f ae19 	beq.w	40497c <_vfiprintf_r+0x384>
  404d4a:	9b05      	ldr	r3, [sp, #20]
  404d4c:	1ae4      	subs	r4, r4, r3
  404d4e:	2c00      	cmp	r4, #0
  404d50:	dd2e      	ble.n	404db0 <_vfiprintf_r+0x7b8>
  404d52:	2c10      	cmp	r4, #16
  404d54:	4db3      	ldr	r5, [pc, #716]	; (405024 <_vfiprintf_r+0xa2c>)
  404d56:	dd1e      	ble.n	404d96 <_vfiprintf_r+0x79e>
  404d58:	46d6      	mov	lr, sl
  404d5a:	2610      	movs	r6, #16
  404d5c:	9f06      	ldr	r7, [sp, #24]
  404d5e:	f8dd a010 	ldr.w	sl, [sp, #16]
  404d62:	e006      	b.n	404d72 <_vfiprintf_r+0x77a>
  404d64:	1c88      	adds	r0, r1, #2
  404d66:	f10e 0e08 	add.w	lr, lr, #8
  404d6a:	4619      	mov	r1, r3
  404d6c:	3c10      	subs	r4, #16
  404d6e:	2c10      	cmp	r4, #16
  404d70:	dd10      	ble.n	404d94 <_vfiprintf_r+0x79c>
  404d72:	1c4b      	adds	r3, r1, #1
  404d74:	3210      	adds	r2, #16
  404d76:	2b07      	cmp	r3, #7
  404d78:	9211      	str	r2, [sp, #68]	; 0x44
  404d7a:	e88e 0060 	stmia.w	lr, {r5, r6}
  404d7e:	9310      	str	r3, [sp, #64]	; 0x40
  404d80:	ddf0      	ble.n	404d64 <_vfiprintf_r+0x76c>
  404d82:	2a00      	cmp	r2, #0
  404d84:	d165      	bne.n	404e52 <_vfiprintf_r+0x85a>
  404d86:	3c10      	subs	r4, #16
  404d88:	2c10      	cmp	r4, #16
  404d8a:	f04f 0001 	mov.w	r0, #1
  404d8e:	4611      	mov	r1, r2
  404d90:	46ce      	mov	lr, r9
  404d92:	dcee      	bgt.n	404d72 <_vfiprintf_r+0x77a>
  404d94:	46f2      	mov	sl, lr
  404d96:	4422      	add	r2, r4
  404d98:	2807      	cmp	r0, #7
  404d9a:	9211      	str	r2, [sp, #68]	; 0x44
  404d9c:	f8ca 5000 	str.w	r5, [sl]
  404da0:	f8ca 4004 	str.w	r4, [sl, #4]
  404da4:	9010      	str	r0, [sp, #64]	; 0x40
  404da6:	f300 8085 	bgt.w	404eb4 <_vfiprintf_r+0x8bc>
  404daa:	f10a 0a08 	add.w	sl, sl, #8
  404dae:	3001      	adds	r0, #1
  404db0:	9905      	ldr	r1, [sp, #20]
  404db2:	f8ca b000 	str.w	fp, [sl]
  404db6:	440a      	add	r2, r1
  404db8:	2807      	cmp	r0, #7
  404dba:	9211      	str	r2, [sp, #68]	; 0x44
  404dbc:	f8ca 1004 	str.w	r1, [sl, #4]
  404dc0:	9010      	str	r0, [sp, #64]	; 0x40
  404dc2:	f340 8082 	ble.w	404eca <_vfiprintf_r+0x8d2>
  404dc6:	2a00      	cmp	r2, #0
  404dc8:	f040 8118 	bne.w	404ffc <_vfiprintf_r+0xa04>
  404dcc:	9b02      	ldr	r3, [sp, #8]
  404dce:	9210      	str	r2, [sp, #64]	; 0x40
  404dd0:	0758      	lsls	r0, r3, #29
  404dd2:	d535      	bpl.n	404e40 <_vfiprintf_r+0x848>
  404dd4:	9b08      	ldr	r3, [sp, #32]
  404dd6:	9901      	ldr	r1, [sp, #4]
  404dd8:	1a5c      	subs	r4, r3, r1
  404dda:	2c00      	cmp	r4, #0
  404ddc:	f340 80e7 	ble.w	404fae <_vfiprintf_r+0x9b6>
  404de0:	46ca      	mov	sl, r9
  404de2:	2c10      	cmp	r4, #16
  404de4:	f340 8218 	ble.w	405218 <_vfiprintf_r+0xc20>
  404de8:	9910      	ldr	r1, [sp, #64]	; 0x40
  404dea:	4e8f      	ldr	r6, [pc, #572]	; (405028 <_vfiprintf_r+0xa30>)
  404dec:	9f06      	ldr	r7, [sp, #24]
  404dee:	f8dd b010 	ldr.w	fp, [sp, #16]
  404df2:	2510      	movs	r5, #16
  404df4:	e006      	b.n	404e04 <_vfiprintf_r+0x80c>
  404df6:	1c88      	adds	r0, r1, #2
  404df8:	f10a 0a08 	add.w	sl, sl, #8
  404dfc:	4619      	mov	r1, r3
  404dfe:	3c10      	subs	r4, #16
  404e00:	2c10      	cmp	r4, #16
  404e02:	dd11      	ble.n	404e28 <_vfiprintf_r+0x830>
  404e04:	1c4b      	adds	r3, r1, #1
  404e06:	3210      	adds	r2, #16
  404e08:	2b07      	cmp	r3, #7
  404e0a:	9211      	str	r2, [sp, #68]	; 0x44
  404e0c:	f8ca 6000 	str.w	r6, [sl]
  404e10:	f8ca 5004 	str.w	r5, [sl, #4]
  404e14:	9310      	str	r3, [sp, #64]	; 0x40
  404e16:	ddee      	ble.n	404df6 <_vfiprintf_r+0x7fe>
  404e18:	bb42      	cbnz	r2, 404e6c <_vfiprintf_r+0x874>
  404e1a:	3c10      	subs	r4, #16
  404e1c:	2c10      	cmp	r4, #16
  404e1e:	f04f 0001 	mov.w	r0, #1
  404e22:	4611      	mov	r1, r2
  404e24:	46ca      	mov	sl, r9
  404e26:	dced      	bgt.n	404e04 <_vfiprintf_r+0x80c>
  404e28:	4422      	add	r2, r4
  404e2a:	2807      	cmp	r0, #7
  404e2c:	9211      	str	r2, [sp, #68]	; 0x44
  404e2e:	f8ca 6000 	str.w	r6, [sl]
  404e32:	f8ca 4004 	str.w	r4, [sl, #4]
  404e36:	9010      	str	r0, [sp, #64]	; 0x40
  404e38:	dd51      	ble.n	404ede <_vfiprintf_r+0x8e6>
  404e3a:	2a00      	cmp	r2, #0
  404e3c:	f040 819b 	bne.w	405176 <_vfiprintf_r+0xb7e>
  404e40:	9b03      	ldr	r3, [sp, #12]
  404e42:	9a08      	ldr	r2, [sp, #32]
  404e44:	9901      	ldr	r1, [sp, #4]
  404e46:	428a      	cmp	r2, r1
  404e48:	bfac      	ite	ge
  404e4a:	189b      	addge	r3, r3, r2
  404e4c:	185b      	addlt	r3, r3, r1
  404e4e:	9303      	str	r3, [sp, #12]
  404e50:	e04e      	b.n	404ef0 <_vfiprintf_r+0x8f8>
  404e52:	aa0f      	add	r2, sp, #60	; 0x3c
  404e54:	4651      	mov	r1, sl
  404e56:	4638      	mov	r0, r7
  404e58:	f7ff fb8e 	bl	404578 <__sprint_r.part.0>
  404e5c:	2800      	cmp	r0, #0
  404e5e:	f040 813f 	bne.w	4050e0 <_vfiprintf_r+0xae8>
  404e62:	9910      	ldr	r1, [sp, #64]	; 0x40
  404e64:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e66:	1c48      	adds	r0, r1, #1
  404e68:	46ce      	mov	lr, r9
  404e6a:	e77f      	b.n	404d6c <_vfiprintf_r+0x774>
  404e6c:	aa0f      	add	r2, sp, #60	; 0x3c
  404e6e:	4659      	mov	r1, fp
  404e70:	4638      	mov	r0, r7
  404e72:	f7ff fb81 	bl	404578 <__sprint_r.part.0>
  404e76:	b960      	cbnz	r0, 404e92 <_vfiprintf_r+0x89a>
  404e78:	9910      	ldr	r1, [sp, #64]	; 0x40
  404e7a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404e7c:	1c48      	adds	r0, r1, #1
  404e7e:	46ca      	mov	sl, r9
  404e80:	e7bd      	b.n	404dfe <_vfiprintf_r+0x806>
  404e82:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404e84:	f8dd b010 	ldr.w	fp, [sp, #16]
  404e88:	2b00      	cmp	r3, #0
  404e8a:	f040 81d4 	bne.w	405236 <_vfiprintf_r+0xc3e>
  404e8e:	2300      	movs	r3, #0
  404e90:	9310      	str	r3, [sp, #64]	; 0x40
  404e92:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  404e96:	f013 0f01 	tst.w	r3, #1
  404e9a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404e9e:	d102      	bne.n	404ea6 <_vfiprintf_r+0x8ae>
  404ea0:	059a      	lsls	r2, r3, #22
  404ea2:	f140 80de 	bpl.w	405062 <_vfiprintf_r+0xa6a>
  404ea6:	065b      	lsls	r3, r3, #25
  404ea8:	f53f acb2 	bmi.w	404810 <_vfiprintf_r+0x218>
  404eac:	9803      	ldr	r0, [sp, #12]
  404eae:	b02d      	add	sp, #180	; 0xb4
  404eb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404eb4:	2a00      	cmp	r2, #0
  404eb6:	f040 8106 	bne.w	4050c6 <_vfiprintf_r+0xace>
  404eba:	9a05      	ldr	r2, [sp, #20]
  404ebc:	921d      	str	r2, [sp, #116]	; 0x74
  404ebe:	2301      	movs	r3, #1
  404ec0:	9211      	str	r2, [sp, #68]	; 0x44
  404ec2:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  404ec6:	9310      	str	r3, [sp, #64]	; 0x40
  404ec8:	46ca      	mov	sl, r9
  404eca:	f10a 0a08 	add.w	sl, sl, #8
  404ece:	9b02      	ldr	r3, [sp, #8]
  404ed0:	0759      	lsls	r1, r3, #29
  404ed2:	d504      	bpl.n	404ede <_vfiprintf_r+0x8e6>
  404ed4:	9b08      	ldr	r3, [sp, #32]
  404ed6:	9901      	ldr	r1, [sp, #4]
  404ed8:	1a5c      	subs	r4, r3, r1
  404eda:	2c00      	cmp	r4, #0
  404edc:	dc81      	bgt.n	404de2 <_vfiprintf_r+0x7ea>
  404ede:	9b03      	ldr	r3, [sp, #12]
  404ee0:	9908      	ldr	r1, [sp, #32]
  404ee2:	9801      	ldr	r0, [sp, #4]
  404ee4:	4281      	cmp	r1, r0
  404ee6:	bfac      	ite	ge
  404ee8:	185b      	addge	r3, r3, r1
  404eea:	181b      	addlt	r3, r3, r0
  404eec:	9303      	str	r3, [sp, #12]
  404eee:	bb72      	cbnz	r2, 404f4e <_vfiprintf_r+0x956>
  404ef0:	2300      	movs	r3, #0
  404ef2:	9310      	str	r3, [sp, #64]	; 0x40
  404ef4:	46ca      	mov	sl, r9
  404ef6:	f7ff bbbc 	b.w	404672 <_vfiprintf_r+0x7a>
  404efa:	aa0f      	add	r2, sp, #60	; 0x3c
  404efc:	9904      	ldr	r1, [sp, #16]
  404efe:	4620      	mov	r0, r4
  404f00:	f7ff fb3a 	bl	404578 <__sprint_r.part.0>
  404f04:	bb50      	cbnz	r0, 404f5c <_vfiprintf_r+0x964>
  404f06:	9910      	ldr	r1, [sp, #64]	; 0x40
  404f08:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404f0a:	f101 0e01 	add.w	lr, r1, #1
  404f0e:	46cc      	mov	ip, r9
  404f10:	e548      	b.n	4049a4 <_vfiprintf_r+0x3ac>
  404f12:	2a00      	cmp	r2, #0
  404f14:	f040 8140 	bne.w	405198 <_vfiprintf_r+0xba0>
  404f18:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  404f1c:	2900      	cmp	r1, #0
  404f1e:	f000 811b 	beq.w	405158 <_vfiprintf_r+0xb60>
  404f22:	2201      	movs	r2, #1
  404f24:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  404f28:	4610      	mov	r0, r2
  404f2a:	921d      	str	r2, [sp, #116]	; 0x74
  404f2c:	911c      	str	r1, [sp, #112]	; 0x70
  404f2e:	46ca      	mov	sl, r9
  404f30:	4601      	mov	r1, r0
  404f32:	f10a 0a08 	add.w	sl, sl, #8
  404f36:	3001      	adds	r0, #1
  404f38:	e507      	b.n	40494a <_vfiprintf_r+0x352>
  404f3a:	9b02      	ldr	r3, [sp, #8]
  404f3c:	2a01      	cmp	r2, #1
  404f3e:	f000 8098 	beq.w	405072 <_vfiprintf_r+0xa7a>
  404f42:	2a02      	cmp	r2, #2
  404f44:	d10d      	bne.n	404f62 <_vfiprintf_r+0x96a>
  404f46:	9302      	str	r3, [sp, #8]
  404f48:	2600      	movs	r6, #0
  404f4a:	2700      	movs	r7, #0
  404f4c:	e5b0      	b.n	404ab0 <_vfiprintf_r+0x4b8>
  404f4e:	aa0f      	add	r2, sp, #60	; 0x3c
  404f50:	9904      	ldr	r1, [sp, #16]
  404f52:	9806      	ldr	r0, [sp, #24]
  404f54:	f7ff fb10 	bl	404578 <__sprint_r.part.0>
  404f58:	2800      	cmp	r0, #0
  404f5a:	d0c9      	beq.n	404ef0 <_vfiprintf_r+0x8f8>
  404f5c:	f8dd b010 	ldr.w	fp, [sp, #16]
  404f60:	e797      	b.n	404e92 <_vfiprintf_r+0x89a>
  404f62:	9302      	str	r3, [sp, #8]
  404f64:	2600      	movs	r6, #0
  404f66:	2700      	movs	r7, #0
  404f68:	4649      	mov	r1, r9
  404f6a:	e000      	b.n	404f6e <_vfiprintf_r+0x976>
  404f6c:	4659      	mov	r1, fp
  404f6e:	08f2      	lsrs	r2, r6, #3
  404f70:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  404f74:	08f8      	lsrs	r0, r7, #3
  404f76:	f006 0307 	and.w	r3, r6, #7
  404f7a:	4607      	mov	r7, r0
  404f7c:	4616      	mov	r6, r2
  404f7e:	3330      	adds	r3, #48	; 0x30
  404f80:	ea56 0207 	orrs.w	r2, r6, r7
  404f84:	f801 3c01 	strb.w	r3, [r1, #-1]
  404f88:	f101 3bff 	add.w	fp, r1, #4294967295
  404f8c:	d1ee      	bne.n	404f6c <_vfiprintf_r+0x974>
  404f8e:	9a02      	ldr	r2, [sp, #8]
  404f90:	07d6      	lsls	r6, r2, #31
  404f92:	f57f ad9d 	bpl.w	404ad0 <_vfiprintf_r+0x4d8>
  404f96:	2b30      	cmp	r3, #48	; 0x30
  404f98:	f43f ad9a 	beq.w	404ad0 <_vfiprintf_r+0x4d8>
  404f9c:	3902      	subs	r1, #2
  404f9e:	2330      	movs	r3, #48	; 0x30
  404fa0:	f80b 3c01 	strb.w	r3, [fp, #-1]
  404fa4:	eba9 0301 	sub.w	r3, r9, r1
  404fa8:	9305      	str	r3, [sp, #20]
  404faa:	468b      	mov	fp, r1
  404fac:	e476      	b.n	40489c <_vfiprintf_r+0x2a4>
  404fae:	9b03      	ldr	r3, [sp, #12]
  404fb0:	9a08      	ldr	r2, [sp, #32]
  404fb2:	428a      	cmp	r2, r1
  404fb4:	bfac      	ite	ge
  404fb6:	189b      	addge	r3, r3, r2
  404fb8:	185b      	addlt	r3, r3, r1
  404fba:	9303      	str	r3, [sp, #12]
  404fbc:	e798      	b.n	404ef0 <_vfiprintf_r+0x8f8>
  404fbe:	2202      	movs	r2, #2
  404fc0:	e44d      	b.n	40485e <_vfiprintf_r+0x266>
  404fc2:	2f00      	cmp	r7, #0
  404fc4:	bf08      	it	eq
  404fc6:	2e0a      	cmpeq	r6, #10
  404fc8:	d352      	bcc.n	405070 <_vfiprintf_r+0xa78>
  404fca:	46cb      	mov	fp, r9
  404fcc:	4630      	mov	r0, r6
  404fce:	4639      	mov	r1, r7
  404fd0:	220a      	movs	r2, #10
  404fd2:	2300      	movs	r3, #0
  404fd4:	f003 fb76 	bl	4086c4 <__aeabi_uldivmod>
  404fd8:	3230      	adds	r2, #48	; 0x30
  404fda:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  404fde:	4630      	mov	r0, r6
  404fe0:	4639      	mov	r1, r7
  404fe2:	2300      	movs	r3, #0
  404fe4:	220a      	movs	r2, #10
  404fe6:	f003 fb6d 	bl	4086c4 <__aeabi_uldivmod>
  404fea:	4606      	mov	r6, r0
  404fec:	460f      	mov	r7, r1
  404fee:	ea56 0307 	orrs.w	r3, r6, r7
  404ff2:	d1eb      	bne.n	404fcc <_vfiprintf_r+0x9d4>
  404ff4:	e56c      	b.n	404ad0 <_vfiprintf_r+0x4d8>
  404ff6:	9405      	str	r4, [sp, #20]
  404ff8:	46cb      	mov	fp, r9
  404ffa:	e44f      	b.n	40489c <_vfiprintf_r+0x2a4>
  404ffc:	aa0f      	add	r2, sp, #60	; 0x3c
  404ffe:	9904      	ldr	r1, [sp, #16]
  405000:	9806      	ldr	r0, [sp, #24]
  405002:	f7ff fab9 	bl	404578 <__sprint_r.part.0>
  405006:	2800      	cmp	r0, #0
  405008:	d1a8      	bne.n	404f5c <_vfiprintf_r+0x964>
  40500a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40500c:	46ca      	mov	sl, r9
  40500e:	e75e      	b.n	404ece <_vfiprintf_r+0x8d6>
  405010:	aa0f      	add	r2, sp, #60	; 0x3c
  405012:	9904      	ldr	r1, [sp, #16]
  405014:	9806      	ldr	r0, [sp, #24]
  405016:	f7ff faaf 	bl	404578 <__sprint_r.part.0>
  40501a:	2800      	cmp	r0, #0
  40501c:	d19e      	bne.n	404f5c <_vfiprintf_r+0x964>
  40501e:	46ca      	mov	sl, r9
  405020:	f7ff bbc0 	b.w	4047a4 <_vfiprintf_r+0x1ac>
  405024:	00409304 	.word	0x00409304
  405028:	004092f4 	.word	0x004092f4
  40502c:	3104      	adds	r1, #4
  40502e:	6816      	ldr	r6, [r2, #0]
  405030:	9107      	str	r1, [sp, #28]
  405032:	2201      	movs	r2, #1
  405034:	2700      	movs	r7, #0
  405036:	e412      	b.n	40485e <_vfiprintf_r+0x266>
  405038:	9807      	ldr	r0, [sp, #28]
  40503a:	4601      	mov	r1, r0
  40503c:	3104      	adds	r1, #4
  40503e:	6806      	ldr	r6, [r0, #0]
  405040:	9107      	str	r1, [sp, #28]
  405042:	2700      	movs	r7, #0
  405044:	e40b      	b.n	40485e <_vfiprintf_r+0x266>
  405046:	680e      	ldr	r6, [r1, #0]
  405048:	3104      	adds	r1, #4
  40504a:	9107      	str	r1, [sp, #28]
  40504c:	2700      	movs	r7, #0
  40504e:	e591      	b.n	404b74 <_vfiprintf_r+0x57c>
  405050:	9907      	ldr	r1, [sp, #28]
  405052:	680e      	ldr	r6, [r1, #0]
  405054:	460a      	mov	r2, r1
  405056:	17f7      	asrs	r7, r6, #31
  405058:	3204      	adds	r2, #4
  40505a:	9207      	str	r2, [sp, #28]
  40505c:	4630      	mov	r0, r6
  40505e:	4639      	mov	r1, r7
  405060:	e50f      	b.n	404a82 <_vfiprintf_r+0x48a>
  405062:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405066:	f001 fe4d 	bl	406d04 <__retarget_lock_release_recursive>
  40506a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40506e:	e71a      	b.n	404ea6 <_vfiprintf_r+0x8ae>
  405070:	9b02      	ldr	r3, [sp, #8]
  405072:	9302      	str	r3, [sp, #8]
  405074:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  405078:	3630      	adds	r6, #48	; 0x30
  40507a:	2301      	movs	r3, #1
  40507c:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  405080:	9305      	str	r3, [sp, #20]
  405082:	e40b      	b.n	40489c <_vfiprintf_r+0x2a4>
  405084:	aa0f      	add	r2, sp, #60	; 0x3c
  405086:	9904      	ldr	r1, [sp, #16]
  405088:	9806      	ldr	r0, [sp, #24]
  40508a:	f7ff fa75 	bl	404578 <__sprint_r.part.0>
  40508e:	2800      	cmp	r0, #0
  405090:	f47f af64 	bne.w	404f5c <_vfiprintf_r+0x964>
  405094:	9910      	ldr	r1, [sp, #64]	; 0x40
  405096:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405098:	1c48      	adds	r0, r1, #1
  40509a:	46ca      	mov	sl, r9
  40509c:	e651      	b.n	404d42 <_vfiprintf_r+0x74a>
  40509e:	aa0f      	add	r2, sp, #60	; 0x3c
  4050a0:	9904      	ldr	r1, [sp, #16]
  4050a2:	9806      	ldr	r0, [sp, #24]
  4050a4:	f7ff fa68 	bl	404578 <__sprint_r.part.0>
  4050a8:	2800      	cmp	r0, #0
  4050aa:	f47f af57 	bne.w	404f5c <_vfiprintf_r+0x964>
  4050ae:	9910      	ldr	r1, [sp, #64]	; 0x40
  4050b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4050b2:	1c48      	adds	r0, r1, #1
  4050b4:	46ca      	mov	sl, r9
  4050b6:	e448      	b.n	40494a <_vfiprintf_r+0x352>
  4050b8:	2a00      	cmp	r2, #0
  4050ba:	f040 8091 	bne.w	4051e0 <_vfiprintf_r+0xbe8>
  4050be:	2001      	movs	r0, #1
  4050c0:	4611      	mov	r1, r2
  4050c2:	46ca      	mov	sl, r9
  4050c4:	e641      	b.n	404d4a <_vfiprintf_r+0x752>
  4050c6:	aa0f      	add	r2, sp, #60	; 0x3c
  4050c8:	9904      	ldr	r1, [sp, #16]
  4050ca:	9806      	ldr	r0, [sp, #24]
  4050cc:	f7ff fa54 	bl	404578 <__sprint_r.part.0>
  4050d0:	2800      	cmp	r0, #0
  4050d2:	f47f af43 	bne.w	404f5c <_vfiprintf_r+0x964>
  4050d6:	9810      	ldr	r0, [sp, #64]	; 0x40
  4050d8:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4050da:	3001      	adds	r0, #1
  4050dc:	46ca      	mov	sl, r9
  4050de:	e667      	b.n	404db0 <_vfiprintf_r+0x7b8>
  4050e0:	46d3      	mov	fp, sl
  4050e2:	e6d6      	b.n	404e92 <_vfiprintf_r+0x89a>
  4050e4:	9e07      	ldr	r6, [sp, #28]
  4050e6:	3607      	adds	r6, #7
  4050e8:	f026 0207 	bic.w	r2, r6, #7
  4050ec:	f102 0108 	add.w	r1, r2, #8
  4050f0:	e9d2 6700 	ldrd	r6, r7, [r2]
  4050f4:	9107      	str	r1, [sp, #28]
  4050f6:	2201      	movs	r2, #1
  4050f8:	f7ff bbb1 	b.w	40485e <_vfiprintf_r+0x266>
  4050fc:	9e07      	ldr	r6, [sp, #28]
  4050fe:	3607      	adds	r6, #7
  405100:	f026 0607 	bic.w	r6, r6, #7
  405104:	e9d6 0100 	ldrd	r0, r1, [r6]
  405108:	f106 0208 	add.w	r2, r6, #8
  40510c:	9207      	str	r2, [sp, #28]
  40510e:	4606      	mov	r6, r0
  405110:	460f      	mov	r7, r1
  405112:	e4b6      	b.n	404a82 <_vfiprintf_r+0x48a>
  405114:	9e07      	ldr	r6, [sp, #28]
  405116:	3607      	adds	r6, #7
  405118:	f026 0207 	bic.w	r2, r6, #7
  40511c:	f102 0108 	add.w	r1, r2, #8
  405120:	e9d2 6700 	ldrd	r6, r7, [r2]
  405124:	9107      	str	r1, [sp, #28]
  405126:	2200      	movs	r2, #0
  405128:	f7ff bb99 	b.w	40485e <_vfiprintf_r+0x266>
  40512c:	9e07      	ldr	r6, [sp, #28]
  40512e:	3607      	adds	r6, #7
  405130:	f026 0107 	bic.w	r1, r6, #7
  405134:	f101 0008 	add.w	r0, r1, #8
  405138:	9007      	str	r0, [sp, #28]
  40513a:	e9d1 6700 	ldrd	r6, r7, [r1]
  40513e:	e519      	b.n	404b74 <_vfiprintf_r+0x57c>
  405140:	46cb      	mov	fp, r9
  405142:	f7ff bbab 	b.w	40489c <_vfiprintf_r+0x2a4>
  405146:	252d      	movs	r5, #45	; 0x2d
  405148:	4276      	negs	r6, r6
  40514a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40514e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405152:	2201      	movs	r2, #1
  405154:	f7ff bb88 	b.w	404868 <_vfiprintf_r+0x270>
  405158:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40515a:	b9b3      	cbnz	r3, 40518a <_vfiprintf_r+0xb92>
  40515c:	4611      	mov	r1, r2
  40515e:	2001      	movs	r0, #1
  405160:	46ca      	mov	sl, r9
  405162:	e5f2      	b.n	404d4a <_vfiprintf_r+0x752>
  405164:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  405168:	f001 fdcc 	bl	406d04 <__retarget_lock_release_recursive>
  40516c:	f04f 33ff 	mov.w	r3, #4294967295
  405170:	9303      	str	r3, [sp, #12]
  405172:	f7ff bb50 	b.w	404816 <_vfiprintf_r+0x21e>
  405176:	aa0f      	add	r2, sp, #60	; 0x3c
  405178:	9904      	ldr	r1, [sp, #16]
  40517a:	9806      	ldr	r0, [sp, #24]
  40517c:	f7ff f9fc 	bl	404578 <__sprint_r.part.0>
  405180:	2800      	cmp	r0, #0
  405182:	f47f aeeb 	bne.w	404f5c <_vfiprintf_r+0x964>
  405186:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405188:	e6a9      	b.n	404ede <_vfiprintf_r+0x8e6>
  40518a:	ab0e      	add	r3, sp, #56	; 0x38
  40518c:	2202      	movs	r2, #2
  40518e:	931c      	str	r3, [sp, #112]	; 0x70
  405190:	921d      	str	r2, [sp, #116]	; 0x74
  405192:	2001      	movs	r0, #1
  405194:	46ca      	mov	sl, r9
  405196:	e5d0      	b.n	404d3a <_vfiprintf_r+0x742>
  405198:	aa0f      	add	r2, sp, #60	; 0x3c
  40519a:	9904      	ldr	r1, [sp, #16]
  40519c:	9806      	ldr	r0, [sp, #24]
  40519e:	f7ff f9eb 	bl	404578 <__sprint_r.part.0>
  4051a2:	2800      	cmp	r0, #0
  4051a4:	f47f aeda 	bne.w	404f5c <_vfiprintf_r+0x964>
  4051a8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4051aa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4051ac:	1c48      	adds	r0, r1, #1
  4051ae:	46ca      	mov	sl, r9
  4051b0:	e5a4      	b.n	404cfc <_vfiprintf_r+0x704>
  4051b2:	9a07      	ldr	r2, [sp, #28]
  4051b4:	9903      	ldr	r1, [sp, #12]
  4051b6:	6813      	ldr	r3, [r2, #0]
  4051b8:	17cd      	asrs	r5, r1, #31
  4051ba:	4608      	mov	r0, r1
  4051bc:	3204      	adds	r2, #4
  4051be:	4629      	mov	r1, r5
  4051c0:	9207      	str	r2, [sp, #28]
  4051c2:	e9c3 0100 	strd	r0, r1, [r3]
  4051c6:	f7ff ba54 	b.w	404672 <_vfiprintf_r+0x7a>
  4051ca:	4658      	mov	r0, fp
  4051cc:	9607      	str	r6, [sp, #28]
  4051ce:	9302      	str	r3, [sp, #8]
  4051d0:	f7fd ff36 	bl	403040 <strlen>
  4051d4:	2400      	movs	r4, #0
  4051d6:	9005      	str	r0, [sp, #20]
  4051d8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4051dc:	f7ff bb5e 	b.w	40489c <_vfiprintf_r+0x2a4>
  4051e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4051e2:	9904      	ldr	r1, [sp, #16]
  4051e4:	9806      	ldr	r0, [sp, #24]
  4051e6:	f7ff f9c7 	bl	404578 <__sprint_r.part.0>
  4051ea:	2800      	cmp	r0, #0
  4051ec:	f47f aeb6 	bne.w	404f5c <_vfiprintf_r+0x964>
  4051f0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4051f2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4051f4:	1c48      	adds	r0, r1, #1
  4051f6:	46ca      	mov	sl, r9
  4051f8:	e5a7      	b.n	404d4a <_vfiprintf_r+0x752>
  4051fa:	9910      	ldr	r1, [sp, #64]	; 0x40
  4051fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4051fe:	4e20      	ldr	r6, [pc, #128]	; (405280 <_vfiprintf_r+0xc88>)
  405200:	3101      	adds	r1, #1
  405202:	f7ff bb90 	b.w	404926 <_vfiprintf_r+0x32e>
  405206:	2c06      	cmp	r4, #6
  405208:	bf28      	it	cs
  40520a:	2406      	movcs	r4, #6
  40520c:	9405      	str	r4, [sp, #20]
  40520e:	9607      	str	r6, [sp, #28]
  405210:	9401      	str	r4, [sp, #4]
  405212:	f8df b070 	ldr.w	fp, [pc, #112]	; 405284 <_vfiprintf_r+0xc8c>
  405216:	e4d5      	b.n	404bc4 <_vfiprintf_r+0x5cc>
  405218:	9810      	ldr	r0, [sp, #64]	; 0x40
  40521a:	4e19      	ldr	r6, [pc, #100]	; (405280 <_vfiprintf_r+0xc88>)
  40521c:	3001      	adds	r0, #1
  40521e:	e603      	b.n	404e28 <_vfiprintf_r+0x830>
  405220:	9405      	str	r4, [sp, #20]
  405222:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405226:	9607      	str	r6, [sp, #28]
  405228:	9302      	str	r3, [sp, #8]
  40522a:	4604      	mov	r4, r0
  40522c:	f7ff bb36 	b.w	40489c <_vfiprintf_r+0x2a4>
  405230:	4686      	mov	lr, r0
  405232:	f7ff bbce 	b.w	4049d2 <_vfiprintf_r+0x3da>
  405236:	9806      	ldr	r0, [sp, #24]
  405238:	aa0f      	add	r2, sp, #60	; 0x3c
  40523a:	4659      	mov	r1, fp
  40523c:	f7ff f99c 	bl	404578 <__sprint_r.part.0>
  405240:	2800      	cmp	r0, #0
  405242:	f43f ae24 	beq.w	404e8e <_vfiprintf_r+0x896>
  405246:	e624      	b.n	404e92 <_vfiprintf_r+0x89a>
  405248:	9907      	ldr	r1, [sp, #28]
  40524a:	f898 2001 	ldrb.w	r2, [r8, #1]
  40524e:	680c      	ldr	r4, [r1, #0]
  405250:	3104      	adds	r1, #4
  405252:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405256:	46b8      	mov	r8, r7
  405258:	9107      	str	r1, [sp, #28]
  40525a:	f7ff ba3f 	b.w	4046dc <_vfiprintf_r+0xe4>
  40525e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405262:	e43c      	b.n	404ade <_vfiprintf_r+0x4e6>
  405264:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405268:	e521      	b.n	404cae <_vfiprintf_r+0x6b6>
  40526a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40526e:	f7ff bbf4 	b.w	404a5a <_vfiprintf_r+0x462>
  405272:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405276:	e491      	b.n	404b9c <_vfiprintf_r+0x5a4>
  405278:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40527c:	e469      	b.n	404b52 <_vfiprintf_r+0x55a>
  40527e:	bf00      	nop
  405280:	004092f4 	.word	0x004092f4
  405284:	004092c8 	.word	0x004092c8

00405288 <__sbprintf>:
  405288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40528c:	460c      	mov	r4, r1
  40528e:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  405292:	8989      	ldrh	r1, [r1, #12]
  405294:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405296:	89e5      	ldrh	r5, [r4, #14]
  405298:	9619      	str	r6, [sp, #100]	; 0x64
  40529a:	f021 0102 	bic.w	r1, r1, #2
  40529e:	4606      	mov	r6, r0
  4052a0:	69e0      	ldr	r0, [r4, #28]
  4052a2:	f8ad 100c 	strh.w	r1, [sp, #12]
  4052a6:	4617      	mov	r7, r2
  4052a8:	f44f 6180 	mov.w	r1, #1024	; 0x400
  4052ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
  4052ae:	f8ad 500e 	strh.w	r5, [sp, #14]
  4052b2:	4698      	mov	r8, r3
  4052b4:	ad1a      	add	r5, sp, #104	; 0x68
  4052b6:	2300      	movs	r3, #0
  4052b8:	9007      	str	r0, [sp, #28]
  4052ba:	a816      	add	r0, sp, #88	; 0x58
  4052bc:	9209      	str	r2, [sp, #36]	; 0x24
  4052be:	9306      	str	r3, [sp, #24]
  4052c0:	9500      	str	r5, [sp, #0]
  4052c2:	9504      	str	r5, [sp, #16]
  4052c4:	9102      	str	r1, [sp, #8]
  4052c6:	9105      	str	r1, [sp, #20]
  4052c8:	f001 fd16 	bl	406cf8 <__retarget_lock_init_recursive>
  4052cc:	4643      	mov	r3, r8
  4052ce:	463a      	mov	r2, r7
  4052d0:	4669      	mov	r1, sp
  4052d2:	4630      	mov	r0, r6
  4052d4:	f7ff f990 	bl	4045f8 <_vfiprintf_r>
  4052d8:	1e05      	subs	r5, r0, #0
  4052da:	db07      	blt.n	4052ec <__sbprintf+0x64>
  4052dc:	4630      	mov	r0, r6
  4052de:	4669      	mov	r1, sp
  4052e0:	f001 f8e8 	bl	4064b4 <_fflush_r>
  4052e4:	2800      	cmp	r0, #0
  4052e6:	bf18      	it	ne
  4052e8:	f04f 35ff 	movne.w	r5, #4294967295
  4052ec:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4052f0:	065b      	lsls	r3, r3, #25
  4052f2:	d503      	bpl.n	4052fc <__sbprintf+0x74>
  4052f4:	89a3      	ldrh	r3, [r4, #12]
  4052f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4052fa:	81a3      	strh	r3, [r4, #12]
  4052fc:	9816      	ldr	r0, [sp, #88]	; 0x58
  4052fe:	f001 fcfd 	bl	406cfc <__retarget_lock_close_recursive>
  405302:	4628      	mov	r0, r5
  405304:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  405308:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040530c <__swsetup_r>:
  40530c:	b538      	push	{r3, r4, r5, lr}
  40530e:	4b30      	ldr	r3, [pc, #192]	; (4053d0 <__swsetup_r+0xc4>)
  405310:	681b      	ldr	r3, [r3, #0]
  405312:	4605      	mov	r5, r0
  405314:	460c      	mov	r4, r1
  405316:	b113      	cbz	r3, 40531e <__swsetup_r+0x12>
  405318:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40531a:	2a00      	cmp	r2, #0
  40531c:	d038      	beq.n	405390 <__swsetup_r+0x84>
  40531e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405322:	b293      	uxth	r3, r2
  405324:	0718      	lsls	r0, r3, #28
  405326:	d50c      	bpl.n	405342 <__swsetup_r+0x36>
  405328:	6920      	ldr	r0, [r4, #16]
  40532a:	b1a8      	cbz	r0, 405358 <__swsetup_r+0x4c>
  40532c:	f013 0201 	ands.w	r2, r3, #1
  405330:	d01e      	beq.n	405370 <__swsetup_r+0x64>
  405332:	6963      	ldr	r3, [r4, #20]
  405334:	2200      	movs	r2, #0
  405336:	425b      	negs	r3, r3
  405338:	61a3      	str	r3, [r4, #24]
  40533a:	60a2      	str	r2, [r4, #8]
  40533c:	b1f0      	cbz	r0, 40537c <__swsetup_r+0x70>
  40533e:	2000      	movs	r0, #0
  405340:	bd38      	pop	{r3, r4, r5, pc}
  405342:	06d9      	lsls	r1, r3, #27
  405344:	d53c      	bpl.n	4053c0 <__swsetup_r+0xb4>
  405346:	0758      	lsls	r0, r3, #29
  405348:	d426      	bmi.n	405398 <__swsetup_r+0x8c>
  40534a:	6920      	ldr	r0, [r4, #16]
  40534c:	f042 0308 	orr.w	r3, r2, #8
  405350:	81a3      	strh	r3, [r4, #12]
  405352:	b29b      	uxth	r3, r3
  405354:	2800      	cmp	r0, #0
  405356:	d1e9      	bne.n	40532c <__swsetup_r+0x20>
  405358:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40535c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405360:	d0e4      	beq.n	40532c <__swsetup_r+0x20>
  405362:	4628      	mov	r0, r5
  405364:	4621      	mov	r1, r4
  405366:	f001 fcfd 	bl	406d64 <__smakebuf_r>
  40536a:	89a3      	ldrh	r3, [r4, #12]
  40536c:	6920      	ldr	r0, [r4, #16]
  40536e:	e7dd      	b.n	40532c <__swsetup_r+0x20>
  405370:	0799      	lsls	r1, r3, #30
  405372:	bf58      	it	pl
  405374:	6962      	ldrpl	r2, [r4, #20]
  405376:	60a2      	str	r2, [r4, #8]
  405378:	2800      	cmp	r0, #0
  40537a:	d1e0      	bne.n	40533e <__swsetup_r+0x32>
  40537c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405380:	061a      	lsls	r2, r3, #24
  405382:	d5dd      	bpl.n	405340 <__swsetup_r+0x34>
  405384:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405388:	81a3      	strh	r3, [r4, #12]
  40538a:	f04f 30ff 	mov.w	r0, #4294967295
  40538e:	bd38      	pop	{r3, r4, r5, pc}
  405390:	4618      	mov	r0, r3
  405392:	f001 f8e7 	bl	406564 <__sinit>
  405396:	e7c2      	b.n	40531e <__swsetup_r+0x12>
  405398:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40539a:	b151      	cbz	r1, 4053b2 <__swsetup_r+0xa6>
  40539c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4053a0:	4299      	cmp	r1, r3
  4053a2:	d004      	beq.n	4053ae <__swsetup_r+0xa2>
  4053a4:	4628      	mov	r0, r5
  4053a6:	f001 fa03 	bl	4067b0 <_free_r>
  4053aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4053ae:	2300      	movs	r3, #0
  4053b0:	6323      	str	r3, [r4, #48]	; 0x30
  4053b2:	2300      	movs	r3, #0
  4053b4:	6920      	ldr	r0, [r4, #16]
  4053b6:	6063      	str	r3, [r4, #4]
  4053b8:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  4053bc:	6020      	str	r0, [r4, #0]
  4053be:	e7c5      	b.n	40534c <__swsetup_r+0x40>
  4053c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  4053c4:	2309      	movs	r3, #9
  4053c6:	602b      	str	r3, [r5, #0]
  4053c8:	f04f 30ff 	mov.w	r0, #4294967295
  4053cc:	81a2      	strh	r2, [r4, #12]
  4053ce:	bd38      	pop	{r3, r4, r5, pc}
  4053d0:	2000001c 	.word	0x2000001c

004053d4 <register_fini>:
  4053d4:	4b02      	ldr	r3, [pc, #8]	; (4053e0 <register_fini+0xc>)
  4053d6:	b113      	cbz	r3, 4053de <register_fini+0xa>
  4053d8:	4802      	ldr	r0, [pc, #8]	; (4053e4 <register_fini+0x10>)
  4053da:	f000 b805 	b.w	4053e8 <atexit>
  4053de:	4770      	bx	lr
  4053e0:	00000000 	.word	0x00000000
  4053e4:	004065d5 	.word	0x004065d5

004053e8 <atexit>:
  4053e8:	2300      	movs	r3, #0
  4053ea:	4601      	mov	r1, r0
  4053ec:	461a      	mov	r2, r3
  4053ee:	4618      	mov	r0, r3
  4053f0:	f002 bf4a 	b.w	408288 <__register_exitproc>

004053f4 <quorem>:
  4053f4:	6902      	ldr	r2, [r0, #16]
  4053f6:	690b      	ldr	r3, [r1, #16]
  4053f8:	4293      	cmp	r3, r2
  4053fa:	f300 808d 	bgt.w	405518 <quorem+0x124>
  4053fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405402:	f103 38ff 	add.w	r8, r3, #4294967295
  405406:	f101 0714 	add.w	r7, r1, #20
  40540a:	f100 0b14 	add.w	fp, r0, #20
  40540e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405412:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405416:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40541a:	b083      	sub	sp, #12
  40541c:	3201      	adds	r2, #1
  40541e:	fbb3 f9f2 	udiv	r9, r3, r2
  405422:	eb0b 0304 	add.w	r3, fp, r4
  405426:	9400      	str	r4, [sp, #0]
  405428:	eb07 0a04 	add.w	sl, r7, r4
  40542c:	9301      	str	r3, [sp, #4]
  40542e:	f1b9 0f00 	cmp.w	r9, #0
  405432:	d039      	beq.n	4054a8 <quorem+0xb4>
  405434:	2500      	movs	r5, #0
  405436:	462e      	mov	r6, r5
  405438:	46bc      	mov	ip, r7
  40543a:	46de      	mov	lr, fp
  40543c:	f85c 4b04 	ldr.w	r4, [ip], #4
  405440:	f8de 3000 	ldr.w	r3, [lr]
  405444:	b2a2      	uxth	r2, r4
  405446:	fb09 5502 	mla	r5, r9, r2, r5
  40544a:	0c22      	lsrs	r2, r4, #16
  40544c:	0c2c      	lsrs	r4, r5, #16
  40544e:	fb09 4202 	mla	r2, r9, r2, r4
  405452:	b2ad      	uxth	r5, r5
  405454:	1b75      	subs	r5, r6, r5
  405456:	b296      	uxth	r6, r2
  405458:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40545c:	fa15 f383 	uxtah	r3, r5, r3
  405460:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405464:	b29b      	uxth	r3, r3
  405466:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40546a:	45e2      	cmp	sl, ip
  40546c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405470:	f84e 3b04 	str.w	r3, [lr], #4
  405474:	ea4f 4626 	mov.w	r6, r6, asr #16
  405478:	d2e0      	bcs.n	40543c <quorem+0x48>
  40547a:	9b00      	ldr	r3, [sp, #0]
  40547c:	f85b 3003 	ldr.w	r3, [fp, r3]
  405480:	b993      	cbnz	r3, 4054a8 <quorem+0xb4>
  405482:	9c01      	ldr	r4, [sp, #4]
  405484:	1f23      	subs	r3, r4, #4
  405486:	459b      	cmp	fp, r3
  405488:	d20c      	bcs.n	4054a4 <quorem+0xb0>
  40548a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40548e:	b94b      	cbnz	r3, 4054a4 <quorem+0xb0>
  405490:	f1a4 0308 	sub.w	r3, r4, #8
  405494:	e002      	b.n	40549c <quorem+0xa8>
  405496:	681a      	ldr	r2, [r3, #0]
  405498:	3b04      	subs	r3, #4
  40549a:	b91a      	cbnz	r2, 4054a4 <quorem+0xb0>
  40549c:	459b      	cmp	fp, r3
  40549e:	f108 38ff 	add.w	r8, r8, #4294967295
  4054a2:	d3f8      	bcc.n	405496 <quorem+0xa2>
  4054a4:	f8c0 8010 	str.w	r8, [r0, #16]
  4054a8:	4604      	mov	r4, r0
  4054aa:	f002 fad1 	bl	407a50 <__mcmp>
  4054ae:	2800      	cmp	r0, #0
  4054b0:	db2e      	blt.n	405510 <quorem+0x11c>
  4054b2:	f109 0901 	add.w	r9, r9, #1
  4054b6:	465d      	mov	r5, fp
  4054b8:	2300      	movs	r3, #0
  4054ba:	f857 1b04 	ldr.w	r1, [r7], #4
  4054be:	6828      	ldr	r0, [r5, #0]
  4054c0:	b28a      	uxth	r2, r1
  4054c2:	1a9a      	subs	r2, r3, r2
  4054c4:	0c0b      	lsrs	r3, r1, #16
  4054c6:	fa12 f280 	uxtah	r2, r2, r0
  4054ca:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4054ce:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4054d2:	b292      	uxth	r2, r2
  4054d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4054d8:	45ba      	cmp	sl, r7
  4054da:	f845 2b04 	str.w	r2, [r5], #4
  4054de:	ea4f 4323 	mov.w	r3, r3, asr #16
  4054e2:	d2ea      	bcs.n	4054ba <quorem+0xc6>
  4054e4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4054e8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4054ec:	b982      	cbnz	r2, 405510 <quorem+0x11c>
  4054ee:	1f1a      	subs	r2, r3, #4
  4054f0:	4593      	cmp	fp, r2
  4054f2:	d20b      	bcs.n	40550c <quorem+0x118>
  4054f4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4054f8:	b942      	cbnz	r2, 40550c <quorem+0x118>
  4054fa:	3b08      	subs	r3, #8
  4054fc:	e002      	b.n	405504 <quorem+0x110>
  4054fe:	681a      	ldr	r2, [r3, #0]
  405500:	3b04      	subs	r3, #4
  405502:	b91a      	cbnz	r2, 40550c <quorem+0x118>
  405504:	459b      	cmp	fp, r3
  405506:	f108 38ff 	add.w	r8, r8, #4294967295
  40550a:	d3f8      	bcc.n	4054fe <quorem+0x10a>
  40550c:	f8c4 8010 	str.w	r8, [r4, #16]
  405510:	4648      	mov	r0, r9
  405512:	b003      	add	sp, #12
  405514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405518:	2000      	movs	r0, #0
  40551a:	4770      	bx	lr
  40551c:	0000      	movs	r0, r0
	...

00405520 <_dtoa_r>:
  405520:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405524:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405526:	b09b      	sub	sp, #108	; 0x6c
  405528:	4604      	mov	r4, r0
  40552a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40552c:	4692      	mov	sl, r2
  40552e:	469b      	mov	fp, r3
  405530:	b141      	cbz	r1, 405544 <_dtoa_r+0x24>
  405532:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405534:	604a      	str	r2, [r1, #4]
  405536:	2301      	movs	r3, #1
  405538:	4093      	lsls	r3, r2
  40553a:	608b      	str	r3, [r1, #8]
  40553c:	f002 f8b0 	bl	4076a0 <_Bfree>
  405540:	2300      	movs	r3, #0
  405542:	6423      	str	r3, [r4, #64]	; 0x40
  405544:	f1bb 0f00 	cmp.w	fp, #0
  405548:	465d      	mov	r5, fp
  40554a:	db35      	blt.n	4055b8 <_dtoa_r+0x98>
  40554c:	2300      	movs	r3, #0
  40554e:	6033      	str	r3, [r6, #0]
  405550:	4b9d      	ldr	r3, [pc, #628]	; (4057c8 <_dtoa_r+0x2a8>)
  405552:	43ab      	bics	r3, r5
  405554:	d015      	beq.n	405582 <_dtoa_r+0x62>
  405556:	4650      	mov	r0, sl
  405558:	4659      	mov	r1, fp
  40555a:	2200      	movs	r2, #0
  40555c:	2300      	movs	r3, #0
  40555e:	f003 f841 	bl	4085e4 <__aeabi_dcmpeq>
  405562:	4680      	mov	r8, r0
  405564:	2800      	cmp	r0, #0
  405566:	d02d      	beq.n	4055c4 <_dtoa_r+0xa4>
  405568:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40556a:	2301      	movs	r3, #1
  40556c:	6013      	str	r3, [r2, #0]
  40556e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405570:	2b00      	cmp	r3, #0
  405572:	f000 80bd 	beq.w	4056f0 <_dtoa_r+0x1d0>
  405576:	4895      	ldr	r0, [pc, #596]	; (4057cc <_dtoa_r+0x2ac>)
  405578:	6018      	str	r0, [r3, #0]
  40557a:	3801      	subs	r0, #1
  40557c:	b01b      	add	sp, #108	; 0x6c
  40557e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405582:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405584:	f242 730f 	movw	r3, #9999	; 0x270f
  405588:	6013      	str	r3, [r2, #0]
  40558a:	f1ba 0f00 	cmp.w	sl, #0
  40558e:	d10d      	bne.n	4055ac <_dtoa_r+0x8c>
  405590:	f3c5 0513 	ubfx	r5, r5, #0, #20
  405594:	b955      	cbnz	r5, 4055ac <_dtoa_r+0x8c>
  405596:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405598:	488d      	ldr	r0, [pc, #564]	; (4057d0 <_dtoa_r+0x2b0>)
  40559a:	2b00      	cmp	r3, #0
  40559c:	d0ee      	beq.n	40557c <_dtoa_r+0x5c>
  40559e:	f100 0308 	add.w	r3, r0, #8
  4055a2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4055a4:	6013      	str	r3, [r2, #0]
  4055a6:	b01b      	add	sp, #108	; 0x6c
  4055a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4055ae:	4889      	ldr	r0, [pc, #548]	; (4057d4 <_dtoa_r+0x2b4>)
  4055b0:	2b00      	cmp	r3, #0
  4055b2:	d0e3      	beq.n	40557c <_dtoa_r+0x5c>
  4055b4:	1cc3      	adds	r3, r0, #3
  4055b6:	e7f4      	b.n	4055a2 <_dtoa_r+0x82>
  4055b8:	2301      	movs	r3, #1
  4055ba:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4055be:	6033      	str	r3, [r6, #0]
  4055c0:	46ab      	mov	fp, r5
  4055c2:	e7c5      	b.n	405550 <_dtoa_r+0x30>
  4055c4:	aa18      	add	r2, sp, #96	; 0x60
  4055c6:	ab19      	add	r3, sp, #100	; 0x64
  4055c8:	9201      	str	r2, [sp, #4]
  4055ca:	9300      	str	r3, [sp, #0]
  4055cc:	4652      	mov	r2, sl
  4055ce:	465b      	mov	r3, fp
  4055d0:	4620      	mov	r0, r4
  4055d2:	f002 fadd 	bl	407b90 <__d2b>
  4055d6:	0d2b      	lsrs	r3, r5, #20
  4055d8:	4681      	mov	r9, r0
  4055da:	d071      	beq.n	4056c0 <_dtoa_r+0x1a0>
  4055dc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4055e0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4055e4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4055e6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4055ea:	4650      	mov	r0, sl
  4055ec:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4055f0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4055f4:	2200      	movs	r2, #0
  4055f6:	4b78      	ldr	r3, [pc, #480]	; (4057d8 <_dtoa_r+0x2b8>)
  4055f8:	f7fc fd14 	bl	402024 <__aeabi_dsub>
  4055fc:	a36c      	add	r3, pc, #432	; (adr r3, 4057b0 <_dtoa_r+0x290>)
  4055fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  405602:	f7fc fec3 	bl	40238c <__aeabi_dmul>
  405606:	a36c      	add	r3, pc, #432	; (adr r3, 4057b8 <_dtoa_r+0x298>)
  405608:	e9d3 2300 	ldrd	r2, r3, [r3]
  40560c:	f7fc fd0c 	bl	402028 <__adddf3>
  405610:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405614:	4630      	mov	r0, r6
  405616:	f7fc fe53 	bl	4022c0 <__aeabi_i2d>
  40561a:	a369      	add	r3, pc, #420	; (adr r3, 4057c0 <_dtoa_r+0x2a0>)
  40561c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405620:	f7fc feb4 	bl	40238c <__aeabi_dmul>
  405624:	4602      	mov	r2, r0
  405626:	460b      	mov	r3, r1
  405628:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40562c:	f7fc fcfc 	bl	402028 <__adddf3>
  405630:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405634:	f003 f81e 	bl	408674 <__aeabi_d2iz>
  405638:	2200      	movs	r2, #0
  40563a:	9002      	str	r0, [sp, #8]
  40563c:	2300      	movs	r3, #0
  40563e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405642:	f002 ffd9 	bl	4085f8 <__aeabi_dcmplt>
  405646:	2800      	cmp	r0, #0
  405648:	f040 8173 	bne.w	405932 <_dtoa_r+0x412>
  40564c:	9d02      	ldr	r5, [sp, #8]
  40564e:	2d16      	cmp	r5, #22
  405650:	f200 815d 	bhi.w	40590e <_dtoa_r+0x3ee>
  405654:	4b61      	ldr	r3, [pc, #388]	; (4057dc <_dtoa_r+0x2bc>)
  405656:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40565a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40565e:	4652      	mov	r2, sl
  405660:	465b      	mov	r3, fp
  405662:	f002 ffe7 	bl	408634 <__aeabi_dcmpgt>
  405666:	2800      	cmp	r0, #0
  405668:	f000 81c5 	beq.w	4059f6 <_dtoa_r+0x4d6>
  40566c:	1e6b      	subs	r3, r5, #1
  40566e:	9302      	str	r3, [sp, #8]
  405670:	2300      	movs	r3, #0
  405672:	930e      	str	r3, [sp, #56]	; 0x38
  405674:	1bbf      	subs	r7, r7, r6
  405676:	1e7b      	subs	r3, r7, #1
  405678:	9306      	str	r3, [sp, #24]
  40567a:	f100 8154 	bmi.w	405926 <_dtoa_r+0x406>
  40567e:	2300      	movs	r3, #0
  405680:	9308      	str	r3, [sp, #32]
  405682:	9b02      	ldr	r3, [sp, #8]
  405684:	2b00      	cmp	r3, #0
  405686:	f2c0 8145 	blt.w	405914 <_dtoa_r+0x3f4>
  40568a:	9a06      	ldr	r2, [sp, #24]
  40568c:	930d      	str	r3, [sp, #52]	; 0x34
  40568e:	4611      	mov	r1, r2
  405690:	4419      	add	r1, r3
  405692:	2300      	movs	r3, #0
  405694:	9106      	str	r1, [sp, #24]
  405696:	930c      	str	r3, [sp, #48]	; 0x30
  405698:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40569a:	2b09      	cmp	r3, #9
  40569c:	d82a      	bhi.n	4056f4 <_dtoa_r+0x1d4>
  40569e:	2b05      	cmp	r3, #5
  4056a0:	f340 865b 	ble.w	40635a <_dtoa_r+0xe3a>
  4056a4:	3b04      	subs	r3, #4
  4056a6:	9324      	str	r3, [sp, #144]	; 0x90
  4056a8:	2500      	movs	r5, #0
  4056aa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4056ac:	3b02      	subs	r3, #2
  4056ae:	2b03      	cmp	r3, #3
  4056b0:	f200 8642 	bhi.w	406338 <_dtoa_r+0xe18>
  4056b4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4056b8:	02c903d4 	.word	0x02c903d4
  4056bc:	046103df 	.word	0x046103df
  4056c0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4056c2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4056c4:	443e      	add	r6, r7
  4056c6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4056ca:	2b20      	cmp	r3, #32
  4056cc:	f340 818e 	ble.w	4059ec <_dtoa_r+0x4cc>
  4056d0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4056d4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4056d8:	409d      	lsls	r5, r3
  4056da:	fa2a f000 	lsr.w	r0, sl, r0
  4056de:	4328      	orrs	r0, r5
  4056e0:	f7fc fdde 	bl	4022a0 <__aeabi_ui2d>
  4056e4:	2301      	movs	r3, #1
  4056e6:	3e01      	subs	r6, #1
  4056e8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4056ec:	9314      	str	r3, [sp, #80]	; 0x50
  4056ee:	e781      	b.n	4055f4 <_dtoa_r+0xd4>
  4056f0:	483b      	ldr	r0, [pc, #236]	; (4057e0 <_dtoa_r+0x2c0>)
  4056f2:	e743      	b.n	40557c <_dtoa_r+0x5c>
  4056f4:	2100      	movs	r1, #0
  4056f6:	6461      	str	r1, [r4, #68]	; 0x44
  4056f8:	4620      	mov	r0, r4
  4056fa:	9125      	str	r1, [sp, #148]	; 0x94
  4056fc:	f001 ffaa 	bl	407654 <_Balloc>
  405700:	f04f 33ff 	mov.w	r3, #4294967295
  405704:	930a      	str	r3, [sp, #40]	; 0x28
  405706:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405708:	930f      	str	r3, [sp, #60]	; 0x3c
  40570a:	2301      	movs	r3, #1
  40570c:	9004      	str	r0, [sp, #16]
  40570e:	6420      	str	r0, [r4, #64]	; 0x40
  405710:	9224      	str	r2, [sp, #144]	; 0x90
  405712:	930b      	str	r3, [sp, #44]	; 0x2c
  405714:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405716:	2b00      	cmp	r3, #0
  405718:	f2c0 80d9 	blt.w	4058ce <_dtoa_r+0x3ae>
  40571c:	9a02      	ldr	r2, [sp, #8]
  40571e:	2a0e      	cmp	r2, #14
  405720:	f300 80d5 	bgt.w	4058ce <_dtoa_r+0x3ae>
  405724:	4b2d      	ldr	r3, [pc, #180]	; (4057dc <_dtoa_r+0x2bc>)
  405726:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40572a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40572e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  405732:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405734:	2b00      	cmp	r3, #0
  405736:	f2c0 83ba 	blt.w	405eae <_dtoa_r+0x98e>
  40573a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40573e:	4650      	mov	r0, sl
  405740:	462a      	mov	r2, r5
  405742:	4633      	mov	r3, r6
  405744:	4659      	mov	r1, fp
  405746:	f7fc ff4b 	bl	4025e0 <__aeabi_ddiv>
  40574a:	f002 ff93 	bl	408674 <__aeabi_d2iz>
  40574e:	4680      	mov	r8, r0
  405750:	f7fc fdb6 	bl	4022c0 <__aeabi_i2d>
  405754:	462a      	mov	r2, r5
  405756:	4633      	mov	r3, r6
  405758:	f7fc fe18 	bl	40238c <__aeabi_dmul>
  40575c:	460b      	mov	r3, r1
  40575e:	4602      	mov	r2, r0
  405760:	4659      	mov	r1, fp
  405762:	4650      	mov	r0, sl
  405764:	f7fc fc5e 	bl	402024 <__aeabi_dsub>
  405768:	9d04      	ldr	r5, [sp, #16]
  40576a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40576e:	702b      	strb	r3, [r5, #0]
  405770:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405772:	2b01      	cmp	r3, #1
  405774:	4606      	mov	r6, r0
  405776:	460f      	mov	r7, r1
  405778:	f105 0501 	add.w	r5, r5, #1
  40577c:	d068      	beq.n	405850 <_dtoa_r+0x330>
  40577e:	2200      	movs	r2, #0
  405780:	4b18      	ldr	r3, [pc, #96]	; (4057e4 <_dtoa_r+0x2c4>)
  405782:	f7fc fe03 	bl	40238c <__aeabi_dmul>
  405786:	2200      	movs	r2, #0
  405788:	2300      	movs	r3, #0
  40578a:	4606      	mov	r6, r0
  40578c:	460f      	mov	r7, r1
  40578e:	f002 ff29 	bl	4085e4 <__aeabi_dcmpeq>
  405792:	2800      	cmp	r0, #0
  405794:	f040 8088 	bne.w	4058a8 <_dtoa_r+0x388>
  405798:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40579c:	f04f 0a00 	mov.w	sl, #0
  4057a0:	f8df b040 	ldr.w	fp, [pc, #64]	; 4057e4 <_dtoa_r+0x2c4>
  4057a4:	940c      	str	r4, [sp, #48]	; 0x30
  4057a6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4057aa:	e028      	b.n	4057fe <_dtoa_r+0x2de>
  4057ac:	f3af 8000 	nop.w
  4057b0:	636f4361 	.word	0x636f4361
  4057b4:	3fd287a7 	.word	0x3fd287a7
  4057b8:	8b60c8b3 	.word	0x8b60c8b3
  4057bc:	3fc68a28 	.word	0x3fc68a28
  4057c0:	509f79fb 	.word	0x509f79fb
  4057c4:	3fd34413 	.word	0x3fd34413
  4057c8:	7ff00000 	.word	0x7ff00000
  4057cc:	004092d1 	.word	0x004092d1
  4057d0:	00409314 	.word	0x00409314
  4057d4:	00409320 	.word	0x00409320
  4057d8:	3ff80000 	.word	0x3ff80000
  4057dc:	00409360 	.word	0x00409360
  4057e0:	004092d0 	.word	0x004092d0
  4057e4:	40240000 	.word	0x40240000
  4057e8:	f7fc fdd0 	bl	40238c <__aeabi_dmul>
  4057ec:	2200      	movs	r2, #0
  4057ee:	2300      	movs	r3, #0
  4057f0:	4606      	mov	r6, r0
  4057f2:	460f      	mov	r7, r1
  4057f4:	f002 fef6 	bl	4085e4 <__aeabi_dcmpeq>
  4057f8:	2800      	cmp	r0, #0
  4057fa:	f040 83c1 	bne.w	405f80 <_dtoa_r+0xa60>
  4057fe:	4642      	mov	r2, r8
  405800:	464b      	mov	r3, r9
  405802:	4630      	mov	r0, r6
  405804:	4639      	mov	r1, r7
  405806:	f7fc feeb 	bl	4025e0 <__aeabi_ddiv>
  40580a:	f002 ff33 	bl	408674 <__aeabi_d2iz>
  40580e:	4604      	mov	r4, r0
  405810:	f7fc fd56 	bl	4022c0 <__aeabi_i2d>
  405814:	4642      	mov	r2, r8
  405816:	464b      	mov	r3, r9
  405818:	f7fc fdb8 	bl	40238c <__aeabi_dmul>
  40581c:	4602      	mov	r2, r0
  40581e:	460b      	mov	r3, r1
  405820:	4630      	mov	r0, r6
  405822:	4639      	mov	r1, r7
  405824:	f7fc fbfe 	bl	402024 <__aeabi_dsub>
  405828:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40582c:	9e04      	ldr	r6, [sp, #16]
  40582e:	f805 eb01 	strb.w	lr, [r5], #1
  405832:	eba5 0e06 	sub.w	lr, r5, r6
  405836:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405838:	45b6      	cmp	lr, r6
  40583a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40583e:	4652      	mov	r2, sl
  405840:	465b      	mov	r3, fp
  405842:	d1d1      	bne.n	4057e8 <_dtoa_r+0x2c8>
  405844:	46a0      	mov	r8, r4
  405846:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40584a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40584c:	4606      	mov	r6, r0
  40584e:	460f      	mov	r7, r1
  405850:	4632      	mov	r2, r6
  405852:	463b      	mov	r3, r7
  405854:	4630      	mov	r0, r6
  405856:	4639      	mov	r1, r7
  405858:	f7fc fbe6 	bl	402028 <__adddf3>
  40585c:	4606      	mov	r6, r0
  40585e:	460f      	mov	r7, r1
  405860:	4602      	mov	r2, r0
  405862:	460b      	mov	r3, r1
  405864:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405868:	f002 fec6 	bl	4085f8 <__aeabi_dcmplt>
  40586c:	b948      	cbnz	r0, 405882 <_dtoa_r+0x362>
  40586e:	4632      	mov	r2, r6
  405870:	463b      	mov	r3, r7
  405872:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405876:	f002 feb5 	bl	4085e4 <__aeabi_dcmpeq>
  40587a:	b1a8      	cbz	r0, 4058a8 <_dtoa_r+0x388>
  40587c:	f018 0f01 	tst.w	r8, #1
  405880:	d012      	beq.n	4058a8 <_dtoa_r+0x388>
  405882:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405886:	9a04      	ldr	r2, [sp, #16]
  405888:	1e6b      	subs	r3, r5, #1
  40588a:	e004      	b.n	405896 <_dtoa_r+0x376>
  40588c:	429a      	cmp	r2, r3
  40588e:	f000 8401 	beq.w	406094 <_dtoa_r+0xb74>
  405892:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  405896:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40589a:	f103 0501 	add.w	r5, r3, #1
  40589e:	d0f5      	beq.n	40588c <_dtoa_r+0x36c>
  4058a0:	f108 0801 	add.w	r8, r8, #1
  4058a4:	f883 8000 	strb.w	r8, [r3]
  4058a8:	4649      	mov	r1, r9
  4058aa:	4620      	mov	r0, r4
  4058ac:	f001 fef8 	bl	4076a0 <_Bfree>
  4058b0:	2200      	movs	r2, #0
  4058b2:	9b02      	ldr	r3, [sp, #8]
  4058b4:	702a      	strb	r2, [r5, #0]
  4058b6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4058b8:	3301      	adds	r3, #1
  4058ba:	6013      	str	r3, [r2, #0]
  4058bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4058be:	2b00      	cmp	r3, #0
  4058c0:	f000 839e 	beq.w	406000 <_dtoa_r+0xae0>
  4058c4:	9804      	ldr	r0, [sp, #16]
  4058c6:	601d      	str	r5, [r3, #0]
  4058c8:	b01b      	add	sp, #108	; 0x6c
  4058ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4058ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4058d0:	2a00      	cmp	r2, #0
  4058d2:	d03e      	beq.n	405952 <_dtoa_r+0x432>
  4058d4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4058d6:	2a01      	cmp	r2, #1
  4058d8:	f340 8311 	ble.w	405efe <_dtoa_r+0x9de>
  4058dc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4058de:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4058e0:	1e5f      	subs	r7, r3, #1
  4058e2:	42ba      	cmp	r2, r7
  4058e4:	f2c0 838f 	blt.w	406006 <_dtoa_r+0xae6>
  4058e8:	1bd7      	subs	r7, r2, r7
  4058ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4058ec:	2b00      	cmp	r3, #0
  4058ee:	f2c0 848b 	blt.w	406208 <_dtoa_r+0xce8>
  4058f2:	9d08      	ldr	r5, [sp, #32]
  4058f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4058f6:	9a08      	ldr	r2, [sp, #32]
  4058f8:	441a      	add	r2, r3
  4058fa:	9208      	str	r2, [sp, #32]
  4058fc:	9a06      	ldr	r2, [sp, #24]
  4058fe:	2101      	movs	r1, #1
  405900:	441a      	add	r2, r3
  405902:	4620      	mov	r0, r4
  405904:	9206      	str	r2, [sp, #24]
  405906:	f001 ff65 	bl	4077d4 <__i2b>
  40590a:	4606      	mov	r6, r0
  40590c:	e024      	b.n	405958 <_dtoa_r+0x438>
  40590e:	2301      	movs	r3, #1
  405910:	930e      	str	r3, [sp, #56]	; 0x38
  405912:	e6af      	b.n	405674 <_dtoa_r+0x154>
  405914:	9a08      	ldr	r2, [sp, #32]
  405916:	9b02      	ldr	r3, [sp, #8]
  405918:	1ad2      	subs	r2, r2, r3
  40591a:	425b      	negs	r3, r3
  40591c:	930c      	str	r3, [sp, #48]	; 0x30
  40591e:	2300      	movs	r3, #0
  405920:	9208      	str	r2, [sp, #32]
  405922:	930d      	str	r3, [sp, #52]	; 0x34
  405924:	e6b8      	b.n	405698 <_dtoa_r+0x178>
  405926:	f1c7 0301 	rsb	r3, r7, #1
  40592a:	9308      	str	r3, [sp, #32]
  40592c:	2300      	movs	r3, #0
  40592e:	9306      	str	r3, [sp, #24]
  405930:	e6a7      	b.n	405682 <_dtoa_r+0x162>
  405932:	9d02      	ldr	r5, [sp, #8]
  405934:	4628      	mov	r0, r5
  405936:	f7fc fcc3 	bl	4022c0 <__aeabi_i2d>
  40593a:	4602      	mov	r2, r0
  40593c:	460b      	mov	r3, r1
  40593e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405942:	f002 fe4f 	bl	4085e4 <__aeabi_dcmpeq>
  405946:	2800      	cmp	r0, #0
  405948:	f47f ae80 	bne.w	40564c <_dtoa_r+0x12c>
  40594c:	1e6b      	subs	r3, r5, #1
  40594e:	9302      	str	r3, [sp, #8]
  405950:	e67c      	b.n	40564c <_dtoa_r+0x12c>
  405952:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405954:	9d08      	ldr	r5, [sp, #32]
  405956:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405958:	2d00      	cmp	r5, #0
  40595a:	dd0c      	ble.n	405976 <_dtoa_r+0x456>
  40595c:	9906      	ldr	r1, [sp, #24]
  40595e:	2900      	cmp	r1, #0
  405960:	460b      	mov	r3, r1
  405962:	dd08      	ble.n	405976 <_dtoa_r+0x456>
  405964:	42a9      	cmp	r1, r5
  405966:	9a08      	ldr	r2, [sp, #32]
  405968:	bfa8      	it	ge
  40596a:	462b      	movge	r3, r5
  40596c:	1ad2      	subs	r2, r2, r3
  40596e:	1aed      	subs	r5, r5, r3
  405970:	1acb      	subs	r3, r1, r3
  405972:	9208      	str	r2, [sp, #32]
  405974:	9306      	str	r3, [sp, #24]
  405976:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405978:	b1d3      	cbz	r3, 4059b0 <_dtoa_r+0x490>
  40597a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40597c:	2b00      	cmp	r3, #0
  40597e:	f000 82b7 	beq.w	405ef0 <_dtoa_r+0x9d0>
  405982:	2f00      	cmp	r7, #0
  405984:	dd10      	ble.n	4059a8 <_dtoa_r+0x488>
  405986:	4631      	mov	r1, r6
  405988:	463a      	mov	r2, r7
  40598a:	4620      	mov	r0, r4
  40598c:	f001 ffbe 	bl	40790c <__pow5mult>
  405990:	464a      	mov	r2, r9
  405992:	4601      	mov	r1, r0
  405994:	4606      	mov	r6, r0
  405996:	4620      	mov	r0, r4
  405998:	f001 ff26 	bl	4077e8 <__multiply>
  40599c:	4649      	mov	r1, r9
  40599e:	4680      	mov	r8, r0
  4059a0:	4620      	mov	r0, r4
  4059a2:	f001 fe7d 	bl	4076a0 <_Bfree>
  4059a6:	46c1      	mov	r9, r8
  4059a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4059aa:	1bda      	subs	r2, r3, r7
  4059ac:	f040 82a1 	bne.w	405ef2 <_dtoa_r+0x9d2>
  4059b0:	2101      	movs	r1, #1
  4059b2:	4620      	mov	r0, r4
  4059b4:	f001 ff0e 	bl	4077d4 <__i2b>
  4059b8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4059ba:	2b00      	cmp	r3, #0
  4059bc:	4680      	mov	r8, r0
  4059be:	dd1c      	ble.n	4059fa <_dtoa_r+0x4da>
  4059c0:	4601      	mov	r1, r0
  4059c2:	461a      	mov	r2, r3
  4059c4:	4620      	mov	r0, r4
  4059c6:	f001 ffa1 	bl	40790c <__pow5mult>
  4059ca:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4059cc:	2b01      	cmp	r3, #1
  4059ce:	4680      	mov	r8, r0
  4059d0:	f340 8254 	ble.w	405e7c <_dtoa_r+0x95c>
  4059d4:	2300      	movs	r3, #0
  4059d6:	930c      	str	r3, [sp, #48]	; 0x30
  4059d8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4059dc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4059e0:	6918      	ldr	r0, [r3, #16]
  4059e2:	f001 fea7 	bl	407734 <__hi0bits>
  4059e6:	f1c0 0020 	rsb	r0, r0, #32
  4059ea:	e010      	b.n	405a0e <_dtoa_r+0x4ee>
  4059ec:	f1c3 0520 	rsb	r5, r3, #32
  4059f0:	fa0a f005 	lsl.w	r0, sl, r5
  4059f4:	e674      	b.n	4056e0 <_dtoa_r+0x1c0>
  4059f6:	900e      	str	r0, [sp, #56]	; 0x38
  4059f8:	e63c      	b.n	405674 <_dtoa_r+0x154>
  4059fa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4059fc:	2b01      	cmp	r3, #1
  4059fe:	f340 8287 	ble.w	405f10 <_dtoa_r+0x9f0>
  405a02:	2300      	movs	r3, #0
  405a04:	930c      	str	r3, [sp, #48]	; 0x30
  405a06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405a08:	2001      	movs	r0, #1
  405a0a:	2b00      	cmp	r3, #0
  405a0c:	d1e4      	bne.n	4059d8 <_dtoa_r+0x4b8>
  405a0e:	9a06      	ldr	r2, [sp, #24]
  405a10:	4410      	add	r0, r2
  405a12:	f010 001f 	ands.w	r0, r0, #31
  405a16:	f000 80a1 	beq.w	405b5c <_dtoa_r+0x63c>
  405a1a:	f1c0 0320 	rsb	r3, r0, #32
  405a1e:	2b04      	cmp	r3, #4
  405a20:	f340 849e 	ble.w	406360 <_dtoa_r+0xe40>
  405a24:	9b08      	ldr	r3, [sp, #32]
  405a26:	f1c0 001c 	rsb	r0, r0, #28
  405a2a:	4403      	add	r3, r0
  405a2c:	9308      	str	r3, [sp, #32]
  405a2e:	4613      	mov	r3, r2
  405a30:	4403      	add	r3, r0
  405a32:	4405      	add	r5, r0
  405a34:	9306      	str	r3, [sp, #24]
  405a36:	9b08      	ldr	r3, [sp, #32]
  405a38:	2b00      	cmp	r3, #0
  405a3a:	dd05      	ble.n	405a48 <_dtoa_r+0x528>
  405a3c:	4649      	mov	r1, r9
  405a3e:	461a      	mov	r2, r3
  405a40:	4620      	mov	r0, r4
  405a42:	f001 ffb3 	bl	4079ac <__lshift>
  405a46:	4681      	mov	r9, r0
  405a48:	9b06      	ldr	r3, [sp, #24]
  405a4a:	2b00      	cmp	r3, #0
  405a4c:	dd05      	ble.n	405a5a <_dtoa_r+0x53a>
  405a4e:	4641      	mov	r1, r8
  405a50:	461a      	mov	r2, r3
  405a52:	4620      	mov	r0, r4
  405a54:	f001 ffaa 	bl	4079ac <__lshift>
  405a58:	4680      	mov	r8, r0
  405a5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405a5c:	2b00      	cmp	r3, #0
  405a5e:	f040 8086 	bne.w	405b6e <_dtoa_r+0x64e>
  405a62:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a64:	2b00      	cmp	r3, #0
  405a66:	f340 8266 	ble.w	405f36 <_dtoa_r+0xa16>
  405a6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405a6c:	2b00      	cmp	r3, #0
  405a6e:	f000 8098 	beq.w	405ba2 <_dtoa_r+0x682>
  405a72:	2d00      	cmp	r5, #0
  405a74:	dd05      	ble.n	405a82 <_dtoa_r+0x562>
  405a76:	4631      	mov	r1, r6
  405a78:	462a      	mov	r2, r5
  405a7a:	4620      	mov	r0, r4
  405a7c:	f001 ff96 	bl	4079ac <__lshift>
  405a80:	4606      	mov	r6, r0
  405a82:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405a84:	2b00      	cmp	r3, #0
  405a86:	f040 8337 	bne.w	4060f8 <_dtoa_r+0xbd8>
  405a8a:	9606      	str	r6, [sp, #24]
  405a8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a8e:	9a04      	ldr	r2, [sp, #16]
  405a90:	f8dd b018 	ldr.w	fp, [sp, #24]
  405a94:	3b01      	subs	r3, #1
  405a96:	18d3      	adds	r3, r2, r3
  405a98:	930b      	str	r3, [sp, #44]	; 0x2c
  405a9a:	f00a 0301 	and.w	r3, sl, #1
  405a9e:	930c      	str	r3, [sp, #48]	; 0x30
  405aa0:	4617      	mov	r7, r2
  405aa2:	46c2      	mov	sl, r8
  405aa4:	4651      	mov	r1, sl
  405aa6:	4648      	mov	r0, r9
  405aa8:	f7ff fca4 	bl	4053f4 <quorem>
  405aac:	4631      	mov	r1, r6
  405aae:	4605      	mov	r5, r0
  405ab0:	4648      	mov	r0, r9
  405ab2:	f001 ffcd 	bl	407a50 <__mcmp>
  405ab6:	465a      	mov	r2, fp
  405ab8:	900a      	str	r0, [sp, #40]	; 0x28
  405aba:	4651      	mov	r1, sl
  405abc:	4620      	mov	r0, r4
  405abe:	f001 ffe3 	bl	407a88 <__mdiff>
  405ac2:	68c2      	ldr	r2, [r0, #12]
  405ac4:	4680      	mov	r8, r0
  405ac6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405aca:	2a00      	cmp	r2, #0
  405acc:	f040 822b 	bne.w	405f26 <_dtoa_r+0xa06>
  405ad0:	4601      	mov	r1, r0
  405ad2:	4648      	mov	r0, r9
  405ad4:	9308      	str	r3, [sp, #32]
  405ad6:	f001 ffbb 	bl	407a50 <__mcmp>
  405ada:	4641      	mov	r1, r8
  405adc:	9006      	str	r0, [sp, #24]
  405ade:	4620      	mov	r0, r4
  405ae0:	f001 fdde 	bl	4076a0 <_Bfree>
  405ae4:	9a06      	ldr	r2, [sp, #24]
  405ae6:	9b08      	ldr	r3, [sp, #32]
  405ae8:	b932      	cbnz	r2, 405af8 <_dtoa_r+0x5d8>
  405aea:	9924      	ldr	r1, [sp, #144]	; 0x90
  405aec:	b921      	cbnz	r1, 405af8 <_dtoa_r+0x5d8>
  405aee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405af0:	2a00      	cmp	r2, #0
  405af2:	f000 83ef 	beq.w	4062d4 <_dtoa_r+0xdb4>
  405af6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405af8:	990a      	ldr	r1, [sp, #40]	; 0x28
  405afa:	2900      	cmp	r1, #0
  405afc:	f2c0 829f 	blt.w	40603e <_dtoa_r+0xb1e>
  405b00:	d105      	bne.n	405b0e <_dtoa_r+0x5ee>
  405b02:	9924      	ldr	r1, [sp, #144]	; 0x90
  405b04:	b919      	cbnz	r1, 405b0e <_dtoa_r+0x5ee>
  405b06:	990c      	ldr	r1, [sp, #48]	; 0x30
  405b08:	2900      	cmp	r1, #0
  405b0a:	f000 8298 	beq.w	40603e <_dtoa_r+0xb1e>
  405b0e:	2a00      	cmp	r2, #0
  405b10:	f300 8306 	bgt.w	406120 <_dtoa_r+0xc00>
  405b14:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405b16:	703b      	strb	r3, [r7, #0]
  405b18:	f107 0801 	add.w	r8, r7, #1
  405b1c:	4297      	cmp	r7, r2
  405b1e:	4645      	mov	r5, r8
  405b20:	f000 830c 	beq.w	40613c <_dtoa_r+0xc1c>
  405b24:	4649      	mov	r1, r9
  405b26:	2300      	movs	r3, #0
  405b28:	220a      	movs	r2, #10
  405b2a:	4620      	mov	r0, r4
  405b2c:	f001 fdc2 	bl	4076b4 <__multadd>
  405b30:	455e      	cmp	r6, fp
  405b32:	4681      	mov	r9, r0
  405b34:	4631      	mov	r1, r6
  405b36:	f04f 0300 	mov.w	r3, #0
  405b3a:	f04f 020a 	mov.w	r2, #10
  405b3e:	4620      	mov	r0, r4
  405b40:	f000 81eb 	beq.w	405f1a <_dtoa_r+0x9fa>
  405b44:	f001 fdb6 	bl	4076b4 <__multadd>
  405b48:	4659      	mov	r1, fp
  405b4a:	4606      	mov	r6, r0
  405b4c:	2300      	movs	r3, #0
  405b4e:	220a      	movs	r2, #10
  405b50:	4620      	mov	r0, r4
  405b52:	f001 fdaf 	bl	4076b4 <__multadd>
  405b56:	4647      	mov	r7, r8
  405b58:	4683      	mov	fp, r0
  405b5a:	e7a3      	b.n	405aa4 <_dtoa_r+0x584>
  405b5c:	201c      	movs	r0, #28
  405b5e:	9b08      	ldr	r3, [sp, #32]
  405b60:	4403      	add	r3, r0
  405b62:	9308      	str	r3, [sp, #32]
  405b64:	9b06      	ldr	r3, [sp, #24]
  405b66:	4403      	add	r3, r0
  405b68:	4405      	add	r5, r0
  405b6a:	9306      	str	r3, [sp, #24]
  405b6c:	e763      	b.n	405a36 <_dtoa_r+0x516>
  405b6e:	4641      	mov	r1, r8
  405b70:	4648      	mov	r0, r9
  405b72:	f001 ff6d 	bl	407a50 <__mcmp>
  405b76:	2800      	cmp	r0, #0
  405b78:	f6bf af73 	bge.w	405a62 <_dtoa_r+0x542>
  405b7c:	9f02      	ldr	r7, [sp, #8]
  405b7e:	4649      	mov	r1, r9
  405b80:	2300      	movs	r3, #0
  405b82:	220a      	movs	r2, #10
  405b84:	4620      	mov	r0, r4
  405b86:	3f01      	subs	r7, #1
  405b88:	9702      	str	r7, [sp, #8]
  405b8a:	f001 fd93 	bl	4076b4 <__multadd>
  405b8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405b90:	4681      	mov	r9, r0
  405b92:	2b00      	cmp	r3, #0
  405b94:	f040 83b6 	bne.w	406304 <_dtoa_r+0xde4>
  405b98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405b9a:	2b00      	cmp	r3, #0
  405b9c:	f340 83bf 	ble.w	40631e <_dtoa_r+0xdfe>
  405ba0:	930a      	str	r3, [sp, #40]	; 0x28
  405ba2:	f8dd b010 	ldr.w	fp, [sp, #16]
  405ba6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405ba8:	465d      	mov	r5, fp
  405baa:	e002      	b.n	405bb2 <_dtoa_r+0x692>
  405bac:	f001 fd82 	bl	4076b4 <__multadd>
  405bb0:	4681      	mov	r9, r0
  405bb2:	4641      	mov	r1, r8
  405bb4:	4648      	mov	r0, r9
  405bb6:	f7ff fc1d 	bl	4053f4 <quorem>
  405bba:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405bbe:	f805 ab01 	strb.w	sl, [r5], #1
  405bc2:	eba5 030b 	sub.w	r3, r5, fp
  405bc6:	42bb      	cmp	r3, r7
  405bc8:	f04f 020a 	mov.w	r2, #10
  405bcc:	f04f 0300 	mov.w	r3, #0
  405bd0:	4649      	mov	r1, r9
  405bd2:	4620      	mov	r0, r4
  405bd4:	dbea      	blt.n	405bac <_dtoa_r+0x68c>
  405bd6:	9b04      	ldr	r3, [sp, #16]
  405bd8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405bda:	2a01      	cmp	r2, #1
  405bdc:	bfac      	ite	ge
  405bde:	189b      	addge	r3, r3, r2
  405be0:	3301      	addlt	r3, #1
  405be2:	461d      	mov	r5, r3
  405be4:	f04f 0b00 	mov.w	fp, #0
  405be8:	4649      	mov	r1, r9
  405bea:	2201      	movs	r2, #1
  405bec:	4620      	mov	r0, r4
  405bee:	f001 fedd 	bl	4079ac <__lshift>
  405bf2:	4641      	mov	r1, r8
  405bf4:	4681      	mov	r9, r0
  405bf6:	f001 ff2b 	bl	407a50 <__mcmp>
  405bfa:	2800      	cmp	r0, #0
  405bfc:	f340 823d 	ble.w	40607a <_dtoa_r+0xb5a>
  405c00:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405c04:	9904      	ldr	r1, [sp, #16]
  405c06:	1e6b      	subs	r3, r5, #1
  405c08:	e004      	b.n	405c14 <_dtoa_r+0x6f4>
  405c0a:	428b      	cmp	r3, r1
  405c0c:	f000 81ae 	beq.w	405f6c <_dtoa_r+0xa4c>
  405c10:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405c14:	2a39      	cmp	r2, #57	; 0x39
  405c16:	f103 0501 	add.w	r5, r3, #1
  405c1a:	d0f6      	beq.n	405c0a <_dtoa_r+0x6ea>
  405c1c:	3201      	adds	r2, #1
  405c1e:	701a      	strb	r2, [r3, #0]
  405c20:	4641      	mov	r1, r8
  405c22:	4620      	mov	r0, r4
  405c24:	f001 fd3c 	bl	4076a0 <_Bfree>
  405c28:	2e00      	cmp	r6, #0
  405c2a:	f43f ae3d 	beq.w	4058a8 <_dtoa_r+0x388>
  405c2e:	f1bb 0f00 	cmp.w	fp, #0
  405c32:	d005      	beq.n	405c40 <_dtoa_r+0x720>
  405c34:	45b3      	cmp	fp, r6
  405c36:	d003      	beq.n	405c40 <_dtoa_r+0x720>
  405c38:	4659      	mov	r1, fp
  405c3a:	4620      	mov	r0, r4
  405c3c:	f001 fd30 	bl	4076a0 <_Bfree>
  405c40:	4631      	mov	r1, r6
  405c42:	4620      	mov	r0, r4
  405c44:	f001 fd2c 	bl	4076a0 <_Bfree>
  405c48:	e62e      	b.n	4058a8 <_dtoa_r+0x388>
  405c4a:	2300      	movs	r3, #0
  405c4c:	930b      	str	r3, [sp, #44]	; 0x2c
  405c4e:	9b02      	ldr	r3, [sp, #8]
  405c50:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405c52:	4413      	add	r3, r2
  405c54:	930f      	str	r3, [sp, #60]	; 0x3c
  405c56:	3301      	adds	r3, #1
  405c58:	2b01      	cmp	r3, #1
  405c5a:	461f      	mov	r7, r3
  405c5c:	461e      	mov	r6, r3
  405c5e:	930a      	str	r3, [sp, #40]	; 0x28
  405c60:	bfb8      	it	lt
  405c62:	2701      	movlt	r7, #1
  405c64:	2100      	movs	r1, #0
  405c66:	2f17      	cmp	r7, #23
  405c68:	6461      	str	r1, [r4, #68]	; 0x44
  405c6a:	d90a      	bls.n	405c82 <_dtoa_r+0x762>
  405c6c:	2201      	movs	r2, #1
  405c6e:	2304      	movs	r3, #4
  405c70:	005b      	lsls	r3, r3, #1
  405c72:	f103 0014 	add.w	r0, r3, #20
  405c76:	4287      	cmp	r7, r0
  405c78:	4611      	mov	r1, r2
  405c7a:	f102 0201 	add.w	r2, r2, #1
  405c7e:	d2f7      	bcs.n	405c70 <_dtoa_r+0x750>
  405c80:	6461      	str	r1, [r4, #68]	; 0x44
  405c82:	4620      	mov	r0, r4
  405c84:	f001 fce6 	bl	407654 <_Balloc>
  405c88:	2e0e      	cmp	r6, #14
  405c8a:	9004      	str	r0, [sp, #16]
  405c8c:	6420      	str	r0, [r4, #64]	; 0x40
  405c8e:	f63f ad41 	bhi.w	405714 <_dtoa_r+0x1f4>
  405c92:	2d00      	cmp	r5, #0
  405c94:	f43f ad3e 	beq.w	405714 <_dtoa_r+0x1f4>
  405c98:	9902      	ldr	r1, [sp, #8]
  405c9a:	2900      	cmp	r1, #0
  405c9c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405ca0:	f340 8202 	ble.w	4060a8 <_dtoa_r+0xb88>
  405ca4:	4bb8      	ldr	r3, [pc, #736]	; (405f88 <_dtoa_r+0xa68>)
  405ca6:	f001 020f 	and.w	r2, r1, #15
  405caa:	110d      	asrs	r5, r1, #4
  405cac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405cb0:	06e9      	lsls	r1, r5, #27
  405cb2:	e9d3 6700 	ldrd	r6, r7, [r3]
  405cb6:	f140 81ae 	bpl.w	406016 <_dtoa_r+0xaf6>
  405cba:	4bb4      	ldr	r3, [pc, #720]	; (405f8c <_dtoa_r+0xa6c>)
  405cbc:	4650      	mov	r0, sl
  405cbe:	4659      	mov	r1, fp
  405cc0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405cc4:	f7fc fc8c 	bl	4025e0 <__aeabi_ddiv>
  405cc8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405ccc:	f005 050f 	and.w	r5, r5, #15
  405cd0:	f04f 0a03 	mov.w	sl, #3
  405cd4:	b18d      	cbz	r5, 405cfa <_dtoa_r+0x7da>
  405cd6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405f8c <_dtoa_r+0xa6c>
  405cda:	07ea      	lsls	r2, r5, #31
  405cdc:	d509      	bpl.n	405cf2 <_dtoa_r+0x7d2>
  405cde:	4630      	mov	r0, r6
  405ce0:	4639      	mov	r1, r7
  405ce2:	e9d8 2300 	ldrd	r2, r3, [r8]
  405ce6:	f7fc fb51 	bl	40238c <__aeabi_dmul>
  405cea:	f10a 0a01 	add.w	sl, sl, #1
  405cee:	4606      	mov	r6, r0
  405cf0:	460f      	mov	r7, r1
  405cf2:	106d      	asrs	r5, r5, #1
  405cf4:	f108 0808 	add.w	r8, r8, #8
  405cf8:	d1ef      	bne.n	405cda <_dtoa_r+0x7ba>
  405cfa:	463b      	mov	r3, r7
  405cfc:	4632      	mov	r2, r6
  405cfe:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405d02:	f7fc fc6d 	bl	4025e0 <__aeabi_ddiv>
  405d06:	4607      	mov	r7, r0
  405d08:	4688      	mov	r8, r1
  405d0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405d0c:	b143      	cbz	r3, 405d20 <_dtoa_r+0x800>
  405d0e:	2200      	movs	r2, #0
  405d10:	4b9f      	ldr	r3, [pc, #636]	; (405f90 <_dtoa_r+0xa70>)
  405d12:	4638      	mov	r0, r7
  405d14:	4641      	mov	r1, r8
  405d16:	f002 fc6f 	bl	4085f8 <__aeabi_dcmplt>
  405d1a:	2800      	cmp	r0, #0
  405d1c:	f040 8286 	bne.w	40622c <_dtoa_r+0xd0c>
  405d20:	4650      	mov	r0, sl
  405d22:	f7fc facd 	bl	4022c0 <__aeabi_i2d>
  405d26:	463a      	mov	r2, r7
  405d28:	4643      	mov	r3, r8
  405d2a:	f7fc fb2f 	bl	40238c <__aeabi_dmul>
  405d2e:	4b99      	ldr	r3, [pc, #612]	; (405f94 <_dtoa_r+0xa74>)
  405d30:	2200      	movs	r2, #0
  405d32:	f7fc f979 	bl	402028 <__adddf3>
  405d36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405d38:	4605      	mov	r5, r0
  405d3a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405d3e:	2b00      	cmp	r3, #0
  405d40:	f000 813e 	beq.w	405fc0 <_dtoa_r+0xaa0>
  405d44:	9b02      	ldr	r3, [sp, #8]
  405d46:	9315      	str	r3, [sp, #84]	; 0x54
  405d48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405d4a:	9312      	str	r3, [sp, #72]	; 0x48
  405d4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405d4e:	2b00      	cmp	r3, #0
  405d50:	f000 81fa 	beq.w	406148 <_dtoa_r+0xc28>
  405d54:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405d56:	4b8c      	ldr	r3, [pc, #560]	; (405f88 <_dtoa_r+0xa68>)
  405d58:	498f      	ldr	r1, [pc, #572]	; (405f98 <_dtoa_r+0xa78>)
  405d5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405d5e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405d62:	2000      	movs	r0, #0
  405d64:	f7fc fc3c 	bl	4025e0 <__aeabi_ddiv>
  405d68:	462a      	mov	r2, r5
  405d6a:	4633      	mov	r3, r6
  405d6c:	f7fc f95a 	bl	402024 <__aeabi_dsub>
  405d70:	4682      	mov	sl, r0
  405d72:	468b      	mov	fp, r1
  405d74:	4638      	mov	r0, r7
  405d76:	4641      	mov	r1, r8
  405d78:	f002 fc7c 	bl	408674 <__aeabi_d2iz>
  405d7c:	4605      	mov	r5, r0
  405d7e:	f7fc fa9f 	bl	4022c0 <__aeabi_i2d>
  405d82:	4602      	mov	r2, r0
  405d84:	460b      	mov	r3, r1
  405d86:	4638      	mov	r0, r7
  405d88:	4641      	mov	r1, r8
  405d8a:	f7fc f94b 	bl	402024 <__aeabi_dsub>
  405d8e:	3530      	adds	r5, #48	; 0x30
  405d90:	fa5f f885 	uxtb.w	r8, r5
  405d94:	9d04      	ldr	r5, [sp, #16]
  405d96:	4606      	mov	r6, r0
  405d98:	460f      	mov	r7, r1
  405d9a:	f885 8000 	strb.w	r8, [r5]
  405d9e:	4602      	mov	r2, r0
  405da0:	460b      	mov	r3, r1
  405da2:	4650      	mov	r0, sl
  405da4:	4659      	mov	r1, fp
  405da6:	3501      	adds	r5, #1
  405da8:	f002 fc44 	bl	408634 <__aeabi_dcmpgt>
  405dac:	2800      	cmp	r0, #0
  405dae:	d154      	bne.n	405e5a <_dtoa_r+0x93a>
  405db0:	4632      	mov	r2, r6
  405db2:	463b      	mov	r3, r7
  405db4:	2000      	movs	r0, #0
  405db6:	4976      	ldr	r1, [pc, #472]	; (405f90 <_dtoa_r+0xa70>)
  405db8:	f7fc f934 	bl	402024 <__aeabi_dsub>
  405dbc:	4602      	mov	r2, r0
  405dbe:	460b      	mov	r3, r1
  405dc0:	4650      	mov	r0, sl
  405dc2:	4659      	mov	r1, fp
  405dc4:	f002 fc36 	bl	408634 <__aeabi_dcmpgt>
  405dc8:	2800      	cmp	r0, #0
  405dca:	f040 8270 	bne.w	4062ae <_dtoa_r+0xd8e>
  405dce:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405dd0:	2a01      	cmp	r2, #1
  405dd2:	f000 8111 	beq.w	405ff8 <_dtoa_r+0xad8>
  405dd6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405dd8:	9a04      	ldr	r2, [sp, #16]
  405dda:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405dde:	4413      	add	r3, r2
  405de0:	4699      	mov	r9, r3
  405de2:	e00d      	b.n	405e00 <_dtoa_r+0x8e0>
  405de4:	2000      	movs	r0, #0
  405de6:	496a      	ldr	r1, [pc, #424]	; (405f90 <_dtoa_r+0xa70>)
  405de8:	f7fc f91c 	bl	402024 <__aeabi_dsub>
  405dec:	4652      	mov	r2, sl
  405dee:	465b      	mov	r3, fp
  405df0:	f002 fc02 	bl	4085f8 <__aeabi_dcmplt>
  405df4:	2800      	cmp	r0, #0
  405df6:	f040 8258 	bne.w	4062aa <_dtoa_r+0xd8a>
  405dfa:	454d      	cmp	r5, r9
  405dfc:	f000 80fa 	beq.w	405ff4 <_dtoa_r+0xad4>
  405e00:	4650      	mov	r0, sl
  405e02:	4659      	mov	r1, fp
  405e04:	2200      	movs	r2, #0
  405e06:	4b65      	ldr	r3, [pc, #404]	; (405f9c <_dtoa_r+0xa7c>)
  405e08:	f7fc fac0 	bl	40238c <__aeabi_dmul>
  405e0c:	2200      	movs	r2, #0
  405e0e:	4b63      	ldr	r3, [pc, #396]	; (405f9c <_dtoa_r+0xa7c>)
  405e10:	4682      	mov	sl, r0
  405e12:	468b      	mov	fp, r1
  405e14:	4630      	mov	r0, r6
  405e16:	4639      	mov	r1, r7
  405e18:	f7fc fab8 	bl	40238c <__aeabi_dmul>
  405e1c:	460f      	mov	r7, r1
  405e1e:	4606      	mov	r6, r0
  405e20:	f002 fc28 	bl	408674 <__aeabi_d2iz>
  405e24:	4680      	mov	r8, r0
  405e26:	f7fc fa4b 	bl	4022c0 <__aeabi_i2d>
  405e2a:	4602      	mov	r2, r0
  405e2c:	460b      	mov	r3, r1
  405e2e:	4630      	mov	r0, r6
  405e30:	4639      	mov	r1, r7
  405e32:	f7fc f8f7 	bl	402024 <__aeabi_dsub>
  405e36:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405e3a:	fa5f f888 	uxtb.w	r8, r8
  405e3e:	4652      	mov	r2, sl
  405e40:	465b      	mov	r3, fp
  405e42:	f805 8b01 	strb.w	r8, [r5], #1
  405e46:	4606      	mov	r6, r0
  405e48:	460f      	mov	r7, r1
  405e4a:	f002 fbd5 	bl	4085f8 <__aeabi_dcmplt>
  405e4e:	4632      	mov	r2, r6
  405e50:	463b      	mov	r3, r7
  405e52:	2800      	cmp	r0, #0
  405e54:	d0c6      	beq.n	405de4 <_dtoa_r+0x8c4>
  405e56:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405e5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405e5c:	9302      	str	r3, [sp, #8]
  405e5e:	e523      	b.n	4058a8 <_dtoa_r+0x388>
  405e60:	2300      	movs	r3, #0
  405e62:	930b      	str	r3, [sp, #44]	; 0x2c
  405e64:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405e66:	2b00      	cmp	r3, #0
  405e68:	f340 80dc 	ble.w	406024 <_dtoa_r+0xb04>
  405e6c:	461f      	mov	r7, r3
  405e6e:	461e      	mov	r6, r3
  405e70:	930f      	str	r3, [sp, #60]	; 0x3c
  405e72:	930a      	str	r3, [sp, #40]	; 0x28
  405e74:	e6f6      	b.n	405c64 <_dtoa_r+0x744>
  405e76:	2301      	movs	r3, #1
  405e78:	930b      	str	r3, [sp, #44]	; 0x2c
  405e7a:	e7f3      	b.n	405e64 <_dtoa_r+0x944>
  405e7c:	f1ba 0f00 	cmp.w	sl, #0
  405e80:	f47f ada8 	bne.w	4059d4 <_dtoa_r+0x4b4>
  405e84:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405e88:	2b00      	cmp	r3, #0
  405e8a:	f47f adba 	bne.w	405a02 <_dtoa_r+0x4e2>
  405e8e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405e92:	0d3f      	lsrs	r7, r7, #20
  405e94:	053f      	lsls	r7, r7, #20
  405e96:	2f00      	cmp	r7, #0
  405e98:	f000 820d 	beq.w	4062b6 <_dtoa_r+0xd96>
  405e9c:	9b08      	ldr	r3, [sp, #32]
  405e9e:	3301      	adds	r3, #1
  405ea0:	9308      	str	r3, [sp, #32]
  405ea2:	9b06      	ldr	r3, [sp, #24]
  405ea4:	3301      	adds	r3, #1
  405ea6:	9306      	str	r3, [sp, #24]
  405ea8:	2301      	movs	r3, #1
  405eaa:	930c      	str	r3, [sp, #48]	; 0x30
  405eac:	e5ab      	b.n	405a06 <_dtoa_r+0x4e6>
  405eae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405eb0:	2b00      	cmp	r3, #0
  405eb2:	f73f ac42 	bgt.w	40573a <_dtoa_r+0x21a>
  405eb6:	f040 8221 	bne.w	4062fc <_dtoa_r+0xddc>
  405eba:	2200      	movs	r2, #0
  405ebc:	4b38      	ldr	r3, [pc, #224]	; (405fa0 <_dtoa_r+0xa80>)
  405ebe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405ec2:	f7fc fa63 	bl	40238c <__aeabi_dmul>
  405ec6:	4652      	mov	r2, sl
  405ec8:	465b      	mov	r3, fp
  405eca:	f002 fba9 	bl	408620 <__aeabi_dcmpge>
  405ece:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  405ed2:	4646      	mov	r6, r8
  405ed4:	2800      	cmp	r0, #0
  405ed6:	d041      	beq.n	405f5c <_dtoa_r+0xa3c>
  405ed8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405eda:	9d04      	ldr	r5, [sp, #16]
  405edc:	43db      	mvns	r3, r3
  405ede:	9302      	str	r3, [sp, #8]
  405ee0:	4641      	mov	r1, r8
  405ee2:	4620      	mov	r0, r4
  405ee4:	f001 fbdc 	bl	4076a0 <_Bfree>
  405ee8:	2e00      	cmp	r6, #0
  405eea:	f43f acdd 	beq.w	4058a8 <_dtoa_r+0x388>
  405eee:	e6a7      	b.n	405c40 <_dtoa_r+0x720>
  405ef0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405ef2:	4649      	mov	r1, r9
  405ef4:	4620      	mov	r0, r4
  405ef6:	f001 fd09 	bl	40790c <__pow5mult>
  405efa:	4681      	mov	r9, r0
  405efc:	e558      	b.n	4059b0 <_dtoa_r+0x490>
  405efe:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405f00:	2a00      	cmp	r2, #0
  405f02:	f000 8187 	beq.w	406214 <_dtoa_r+0xcf4>
  405f06:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405f0a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405f0c:	9d08      	ldr	r5, [sp, #32]
  405f0e:	e4f2      	b.n	4058f6 <_dtoa_r+0x3d6>
  405f10:	f1ba 0f00 	cmp.w	sl, #0
  405f14:	f47f ad75 	bne.w	405a02 <_dtoa_r+0x4e2>
  405f18:	e7b4      	b.n	405e84 <_dtoa_r+0x964>
  405f1a:	f001 fbcb 	bl	4076b4 <__multadd>
  405f1e:	4647      	mov	r7, r8
  405f20:	4606      	mov	r6, r0
  405f22:	4683      	mov	fp, r0
  405f24:	e5be      	b.n	405aa4 <_dtoa_r+0x584>
  405f26:	4601      	mov	r1, r0
  405f28:	4620      	mov	r0, r4
  405f2a:	9306      	str	r3, [sp, #24]
  405f2c:	f001 fbb8 	bl	4076a0 <_Bfree>
  405f30:	2201      	movs	r2, #1
  405f32:	9b06      	ldr	r3, [sp, #24]
  405f34:	e5e0      	b.n	405af8 <_dtoa_r+0x5d8>
  405f36:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405f38:	2b02      	cmp	r3, #2
  405f3a:	f77f ad96 	ble.w	405a6a <_dtoa_r+0x54a>
  405f3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f40:	2b00      	cmp	r3, #0
  405f42:	d1c9      	bne.n	405ed8 <_dtoa_r+0x9b8>
  405f44:	4641      	mov	r1, r8
  405f46:	2205      	movs	r2, #5
  405f48:	4620      	mov	r0, r4
  405f4a:	f001 fbb3 	bl	4076b4 <__multadd>
  405f4e:	4601      	mov	r1, r0
  405f50:	4680      	mov	r8, r0
  405f52:	4648      	mov	r0, r9
  405f54:	f001 fd7c 	bl	407a50 <__mcmp>
  405f58:	2800      	cmp	r0, #0
  405f5a:	ddbd      	ble.n	405ed8 <_dtoa_r+0x9b8>
  405f5c:	9a02      	ldr	r2, [sp, #8]
  405f5e:	9904      	ldr	r1, [sp, #16]
  405f60:	2331      	movs	r3, #49	; 0x31
  405f62:	3201      	adds	r2, #1
  405f64:	9202      	str	r2, [sp, #8]
  405f66:	700b      	strb	r3, [r1, #0]
  405f68:	1c4d      	adds	r5, r1, #1
  405f6a:	e7b9      	b.n	405ee0 <_dtoa_r+0x9c0>
  405f6c:	9a02      	ldr	r2, [sp, #8]
  405f6e:	3201      	adds	r2, #1
  405f70:	9202      	str	r2, [sp, #8]
  405f72:	9a04      	ldr	r2, [sp, #16]
  405f74:	2331      	movs	r3, #49	; 0x31
  405f76:	7013      	strb	r3, [r2, #0]
  405f78:	e652      	b.n	405c20 <_dtoa_r+0x700>
  405f7a:	2301      	movs	r3, #1
  405f7c:	930b      	str	r3, [sp, #44]	; 0x2c
  405f7e:	e666      	b.n	405c4e <_dtoa_r+0x72e>
  405f80:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405f84:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405f86:	e48f      	b.n	4058a8 <_dtoa_r+0x388>
  405f88:	00409360 	.word	0x00409360
  405f8c:	00409338 	.word	0x00409338
  405f90:	3ff00000 	.word	0x3ff00000
  405f94:	401c0000 	.word	0x401c0000
  405f98:	3fe00000 	.word	0x3fe00000
  405f9c:	40240000 	.word	0x40240000
  405fa0:	40140000 	.word	0x40140000
  405fa4:	4650      	mov	r0, sl
  405fa6:	f7fc f98b 	bl	4022c0 <__aeabi_i2d>
  405faa:	463a      	mov	r2, r7
  405fac:	4643      	mov	r3, r8
  405fae:	f7fc f9ed 	bl	40238c <__aeabi_dmul>
  405fb2:	2200      	movs	r2, #0
  405fb4:	4bc1      	ldr	r3, [pc, #772]	; (4062bc <_dtoa_r+0xd9c>)
  405fb6:	f7fc f837 	bl	402028 <__adddf3>
  405fba:	4605      	mov	r5, r0
  405fbc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405fc0:	4641      	mov	r1, r8
  405fc2:	2200      	movs	r2, #0
  405fc4:	4bbe      	ldr	r3, [pc, #760]	; (4062c0 <_dtoa_r+0xda0>)
  405fc6:	4638      	mov	r0, r7
  405fc8:	f7fc f82c 	bl	402024 <__aeabi_dsub>
  405fcc:	462a      	mov	r2, r5
  405fce:	4633      	mov	r3, r6
  405fd0:	4682      	mov	sl, r0
  405fd2:	468b      	mov	fp, r1
  405fd4:	f002 fb2e 	bl	408634 <__aeabi_dcmpgt>
  405fd8:	4680      	mov	r8, r0
  405fda:	2800      	cmp	r0, #0
  405fdc:	f040 8110 	bne.w	406200 <_dtoa_r+0xce0>
  405fe0:	462a      	mov	r2, r5
  405fe2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  405fe6:	4650      	mov	r0, sl
  405fe8:	4659      	mov	r1, fp
  405fea:	f002 fb05 	bl	4085f8 <__aeabi_dcmplt>
  405fee:	b118      	cbz	r0, 405ff8 <_dtoa_r+0xad8>
  405ff0:	4646      	mov	r6, r8
  405ff2:	e771      	b.n	405ed8 <_dtoa_r+0x9b8>
  405ff4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405ff8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405ffc:	f7ff bb8a 	b.w	405714 <_dtoa_r+0x1f4>
  406000:	9804      	ldr	r0, [sp, #16]
  406002:	f7ff babb 	b.w	40557c <_dtoa_r+0x5c>
  406006:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406008:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40600a:	970c      	str	r7, [sp, #48]	; 0x30
  40600c:	1afb      	subs	r3, r7, r3
  40600e:	441a      	add	r2, r3
  406010:	920d      	str	r2, [sp, #52]	; 0x34
  406012:	2700      	movs	r7, #0
  406014:	e469      	b.n	4058ea <_dtoa_r+0x3ca>
  406016:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40601a:	f04f 0a02 	mov.w	sl, #2
  40601e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  406022:	e657      	b.n	405cd4 <_dtoa_r+0x7b4>
  406024:	2100      	movs	r1, #0
  406026:	2301      	movs	r3, #1
  406028:	6461      	str	r1, [r4, #68]	; 0x44
  40602a:	4620      	mov	r0, r4
  40602c:	9325      	str	r3, [sp, #148]	; 0x94
  40602e:	f001 fb11 	bl	407654 <_Balloc>
  406032:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406034:	9004      	str	r0, [sp, #16]
  406036:	6420      	str	r0, [r4, #64]	; 0x40
  406038:	930a      	str	r3, [sp, #40]	; 0x28
  40603a:	930f      	str	r3, [sp, #60]	; 0x3c
  40603c:	e629      	b.n	405c92 <_dtoa_r+0x772>
  40603e:	2a00      	cmp	r2, #0
  406040:	46d0      	mov	r8, sl
  406042:	f8cd b018 	str.w	fp, [sp, #24]
  406046:	469a      	mov	sl, r3
  406048:	dd11      	ble.n	40606e <_dtoa_r+0xb4e>
  40604a:	4649      	mov	r1, r9
  40604c:	2201      	movs	r2, #1
  40604e:	4620      	mov	r0, r4
  406050:	f001 fcac 	bl	4079ac <__lshift>
  406054:	4641      	mov	r1, r8
  406056:	4681      	mov	r9, r0
  406058:	f001 fcfa 	bl	407a50 <__mcmp>
  40605c:	2800      	cmp	r0, #0
  40605e:	f340 8146 	ble.w	4062ee <_dtoa_r+0xdce>
  406062:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406066:	f000 8106 	beq.w	406276 <_dtoa_r+0xd56>
  40606a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40606e:	46b3      	mov	fp, r6
  406070:	f887 a000 	strb.w	sl, [r7]
  406074:	1c7d      	adds	r5, r7, #1
  406076:	9e06      	ldr	r6, [sp, #24]
  406078:	e5d2      	b.n	405c20 <_dtoa_r+0x700>
  40607a:	d104      	bne.n	406086 <_dtoa_r+0xb66>
  40607c:	f01a 0f01 	tst.w	sl, #1
  406080:	d001      	beq.n	406086 <_dtoa_r+0xb66>
  406082:	e5bd      	b.n	405c00 <_dtoa_r+0x6e0>
  406084:	4615      	mov	r5, r2
  406086:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40608a:	2b30      	cmp	r3, #48	; 0x30
  40608c:	f105 32ff 	add.w	r2, r5, #4294967295
  406090:	d0f8      	beq.n	406084 <_dtoa_r+0xb64>
  406092:	e5c5      	b.n	405c20 <_dtoa_r+0x700>
  406094:	9904      	ldr	r1, [sp, #16]
  406096:	2230      	movs	r2, #48	; 0x30
  406098:	700a      	strb	r2, [r1, #0]
  40609a:	9a02      	ldr	r2, [sp, #8]
  40609c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4060a0:	3201      	adds	r2, #1
  4060a2:	9202      	str	r2, [sp, #8]
  4060a4:	f7ff bbfc 	b.w	4058a0 <_dtoa_r+0x380>
  4060a8:	f000 80bb 	beq.w	406222 <_dtoa_r+0xd02>
  4060ac:	9b02      	ldr	r3, [sp, #8]
  4060ae:	425d      	negs	r5, r3
  4060b0:	4b84      	ldr	r3, [pc, #528]	; (4062c4 <_dtoa_r+0xda4>)
  4060b2:	f005 020f 	and.w	r2, r5, #15
  4060b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4060ba:	e9d3 2300 	ldrd	r2, r3, [r3]
  4060be:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4060c2:	f7fc f963 	bl	40238c <__aeabi_dmul>
  4060c6:	112d      	asrs	r5, r5, #4
  4060c8:	4607      	mov	r7, r0
  4060ca:	4688      	mov	r8, r1
  4060cc:	f000 812c 	beq.w	406328 <_dtoa_r+0xe08>
  4060d0:	4e7d      	ldr	r6, [pc, #500]	; (4062c8 <_dtoa_r+0xda8>)
  4060d2:	f04f 0a02 	mov.w	sl, #2
  4060d6:	07eb      	lsls	r3, r5, #31
  4060d8:	d509      	bpl.n	4060ee <_dtoa_r+0xbce>
  4060da:	4638      	mov	r0, r7
  4060dc:	4641      	mov	r1, r8
  4060de:	e9d6 2300 	ldrd	r2, r3, [r6]
  4060e2:	f7fc f953 	bl	40238c <__aeabi_dmul>
  4060e6:	f10a 0a01 	add.w	sl, sl, #1
  4060ea:	4607      	mov	r7, r0
  4060ec:	4688      	mov	r8, r1
  4060ee:	106d      	asrs	r5, r5, #1
  4060f0:	f106 0608 	add.w	r6, r6, #8
  4060f4:	d1ef      	bne.n	4060d6 <_dtoa_r+0xbb6>
  4060f6:	e608      	b.n	405d0a <_dtoa_r+0x7ea>
  4060f8:	6871      	ldr	r1, [r6, #4]
  4060fa:	4620      	mov	r0, r4
  4060fc:	f001 faaa 	bl	407654 <_Balloc>
  406100:	6933      	ldr	r3, [r6, #16]
  406102:	3302      	adds	r3, #2
  406104:	009a      	lsls	r2, r3, #2
  406106:	4605      	mov	r5, r0
  406108:	f106 010c 	add.w	r1, r6, #12
  40610c:	300c      	adds	r0, #12
  40610e:	f001 f997 	bl	407440 <memcpy>
  406112:	4629      	mov	r1, r5
  406114:	2201      	movs	r2, #1
  406116:	4620      	mov	r0, r4
  406118:	f001 fc48 	bl	4079ac <__lshift>
  40611c:	9006      	str	r0, [sp, #24]
  40611e:	e4b5      	b.n	405a8c <_dtoa_r+0x56c>
  406120:	2b39      	cmp	r3, #57	; 0x39
  406122:	f8cd b018 	str.w	fp, [sp, #24]
  406126:	46d0      	mov	r8, sl
  406128:	f000 80a5 	beq.w	406276 <_dtoa_r+0xd56>
  40612c:	f103 0a01 	add.w	sl, r3, #1
  406130:	46b3      	mov	fp, r6
  406132:	f887 a000 	strb.w	sl, [r7]
  406136:	1c7d      	adds	r5, r7, #1
  406138:	9e06      	ldr	r6, [sp, #24]
  40613a:	e571      	b.n	405c20 <_dtoa_r+0x700>
  40613c:	465a      	mov	r2, fp
  40613e:	46d0      	mov	r8, sl
  406140:	46b3      	mov	fp, r6
  406142:	469a      	mov	sl, r3
  406144:	4616      	mov	r6, r2
  406146:	e54f      	b.n	405be8 <_dtoa_r+0x6c8>
  406148:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40614a:	495e      	ldr	r1, [pc, #376]	; (4062c4 <_dtoa_r+0xda4>)
  40614c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406150:	462a      	mov	r2, r5
  406152:	4633      	mov	r3, r6
  406154:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406158:	f7fc f918 	bl	40238c <__aeabi_dmul>
  40615c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406160:	4638      	mov	r0, r7
  406162:	4641      	mov	r1, r8
  406164:	f002 fa86 	bl	408674 <__aeabi_d2iz>
  406168:	4605      	mov	r5, r0
  40616a:	f7fc f8a9 	bl	4022c0 <__aeabi_i2d>
  40616e:	460b      	mov	r3, r1
  406170:	4602      	mov	r2, r0
  406172:	4641      	mov	r1, r8
  406174:	4638      	mov	r0, r7
  406176:	f7fb ff55 	bl	402024 <__aeabi_dsub>
  40617a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40617c:	460f      	mov	r7, r1
  40617e:	9904      	ldr	r1, [sp, #16]
  406180:	3530      	adds	r5, #48	; 0x30
  406182:	2b01      	cmp	r3, #1
  406184:	700d      	strb	r5, [r1, #0]
  406186:	4606      	mov	r6, r0
  406188:	f101 0501 	add.w	r5, r1, #1
  40618c:	d026      	beq.n	4061dc <_dtoa_r+0xcbc>
  40618e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406190:	9a04      	ldr	r2, [sp, #16]
  406192:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4062d0 <_dtoa_r+0xdb0>
  406196:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40619a:	4413      	add	r3, r2
  40619c:	f04f 0a00 	mov.w	sl, #0
  4061a0:	4699      	mov	r9, r3
  4061a2:	4652      	mov	r2, sl
  4061a4:	465b      	mov	r3, fp
  4061a6:	4630      	mov	r0, r6
  4061a8:	4639      	mov	r1, r7
  4061aa:	f7fc f8ef 	bl	40238c <__aeabi_dmul>
  4061ae:	460f      	mov	r7, r1
  4061b0:	4606      	mov	r6, r0
  4061b2:	f002 fa5f 	bl	408674 <__aeabi_d2iz>
  4061b6:	4680      	mov	r8, r0
  4061b8:	f7fc f882 	bl	4022c0 <__aeabi_i2d>
  4061bc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4061c0:	4602      	mov	r2, r0
  4061c2:	460b      	mov	r3, r1
  4061c4:	4630      	mov	r0, r6
  4061c6:	4639      	mov	r1, r7
  4061c8:	f7fb ff2c 	bl	402024 <__aeabi_dsub>
  4061cc:	f805 8b01 	strb.w	r8, [r5], #1
  4061d0:	454d      	cmp	r5, r9
  4061d2:	4606      	mov	r6, r0
  4061d4:	460f      	mov	r7, r1
  4061d6:	d1e4      	bne.n	4061a2 <_dtoa_r+0xc82>
  4061d8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4061dc:	4b3b      	ldr	r3, [pc, #236]	; (4062cc <_dtoa_r+0xdac>)
  4061de:	2200      	movs	r2, #0
  4061e0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4061e4:	f7fb ff20 	bl	402028 <__adddf3>
  4061e8:	4632      	mov	r2, r6
  4061ea:	463b      	mov	r3, r7
  4061ec:	f002 fa04 	bl	4085f8 <__aeabi_dcmplt>
  4061f0:	2800      	cmp	r0, #0
  4061f2:	d046      	beq.n	406282 <_dtoa_r+0xd62>
  4061f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4061f6:	9302      	str	r3, [sp, #8]
  4061f8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4061fc:	f7ff bb43 	b.w	405886 <_dtoa_r+0x366>
  406200:	f04f 0800 	mov.w	r8, #0
  406204:	4646      	mov	r6, r8
  406206:	e6a9      	b.n	405f5c <_dtoa_r+0xa3c>
  406208:	9b08      	ldr	r3, [sp, #32]
  40620a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40620c:	1a9d      	subs	r5, r3, r2
  40620e:	2300      	movs	r3, #0
  406210:	f7ff bb71 	b.w	4058f6 <_dtoa_r+0x3d6>
  406214:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406216:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406218:	9d08      	ldr	r5, [sp, #32]
  40621a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40621e:	f7ff bb6a 	b.w	4058f6 <_dtoa_r+0x3d6>
  406222:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406226:	f04f 0a02 	mov.w	sl, #2
  40622a:	e56e      	b.n	405d0a <_dtoa_r+0x7ea>
  40622c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40622e:	2b00      	cmp	r3, #0
  406230:	f43f aeb8 	beq.w	405fa4 <_dtoa_r+0xa84>
  406234:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406236:	2b00      	cmp	r3, #0
  406238:	f77f aede 	ble.w	405ff8 <_dtoa_r+0xad8>
  40623c:	2200      	movs	r2, #0
  40623e:	4b24      	ldr	r3, [pc, #144]	; (4062d0 <_dtoa_r+0xdb0>)
  406240:	4638      	mov	r0, r7
  406242:	4641      	mov	r1, r8
  406244:	f7fc f8a2 	bl	40238c <__aeabi_dmul>
  406248:	4607      	mov	r7, r0
  40624a:	4688      	mov	r8, r1
  40624c:	f10a 0001 	add.w	r0, sl, #1
  406250:	f7fc f836 	bl	4022c0 <__aeabi_i2d>
  406254:	463a      	mov	r2, r7
  406256:	4643      	mov	r3, r8
  406258:	f7fc f898 	bl	40238c <__aeabi_dmul>
  40625c:	2200      	movs	r2, #0
  40625e:	4b17      	ldr	r3, [pc, #92]	; (4062bc <_dtoa_r+0xd9c>)
  406260:	f7fb fee2 	bl	402028 <__adddf3>
  406264:	9a02      	ldr	r2, [sp, #8]
  406266:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406268:	9312      	str	r3, [sp, #72]	; 0x48
  40626a:	3a01      	subs	r2, #1
  40626c:	4605      	mov	r5, r0
  40626e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406272:	9215      	str	r2, [sp, #84]	; 0x54
  406274:	e56a      	b.n	405d4c <_dtoa_r+0x82c>
  406276:	2239      	movs	r2, #57	; 0x39
  406278:	46b3      	mov	fp, r6
  40627a:	703a      	strb	r2, [r7, #0]
  40627c:	9e06      	ldr	r6, [sp, #24]
  40627e:	1c7d      	adds	r5, r7, #1
  406280:	e4c0      	b.n	405c04 <_dtoa_r+0x6e4>
  406282:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406286:	2000      	movs	r0, #0
  406288:	4910      	ldr	r1, [pc, #64]	; (4062cc <_dtoa_r+0xdac>)
  40628a:	f7fb fecb 	bl	402024 <__aeabi_dsub>
  40628e:	4632      	mov	r2, r6
  406290:	463b      	mov	r3, r7
  406292:	f002 f9cf 	bl	408634 <__aeabi_dcmpgt>
  406296:	b908      	cbnz	r0, 40629c <_dtoa_r+0xd7c>
  406298:	e6ae      	b.n	405ff8 <_dtoa_r+0xad8>
  40629a:	4615      	mov	r5, r2
  40629c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4062a0:	2b30      	cmp	r3, #48	; 0x30
  4062a2:	f105 32ff 	add.w	r2, r5, #4294967295
  4062a6:	d0f8      	beq.n	40629a <_dtoa_r+0xd7a>
  4062a8:	e5d7      	b.n	405e5a <_dtoa_r+0x93a>
  4062aa:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4062ae:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4062b0:	9302      	str	r3, [sp, #8]
  4062b2:	f7ff bae8 	b.w	405886 <_dtoa_r+0x366>
  4062b6:	970c      	str	r7, [sp, #48]	; 0x30
  4062b8:	f7ff bba5 	b.w	405a06 <_dtoa_r+0x4e6>
  4062bc:	401c0000 	.word	0x401c0000
  4062c0:	40140000 	.word	0x40140000
  4062c4:	00409360 	.word	0x00409360
  4062c8:	00409338 	.word	0x00409338
  4062cc:	3fe00000 	.word	0x3fe00000
  4062d0:	40240000 	.word	0x40240000
  4062d4:	2b39      	cmp	r3, #57	; 0x39
  4062d6:	f8cd b018 	str.w	fp, [sp, #24]
  4062da:	46d0      	mov	r8, sl
  4062dc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4062e0:	469a      	mov	sl, r3
  4062e2:	d0c8      	beq.n	406276 <_dtoa_r+0xd56>
  4062e4:	f1bb 0f00 	cmp.w	fp, #0
  4062e8:	f73f aebf 	bgt.w	40606a <_dtoa_r+0xb4a>
  4062ec:	e6bf      	b.n	40606e <_dtoa_r+0xb4e>
  4062ee:	f47f aebe 	bne.w	40606e <_dtoa_r+0xb4e>
  4062f2:	f01a 0f01 	tst.w	sl, #1
  4062f6:	f43f aeba 	beq.w	40606e <_dtoa_r+0xb4e>
  4062fa:	e6b2      	b.n	406062 <_dtoa_r+0xb42>
  4062fc:	f04f 0800 	mov.w	r8, #0
  406300:	4646      	mov	r6, r8
  406302:	e5e9      	b.n	405ed8 <_dtoa_r+0x9b8>
  406304:	4631      	mov	r1, r6
  406306:	2300      	movs	r3, #0
  406308:	220a      	movs	r2, #10
  40630a:	4620      	mov	r0, r4
  40630c:	f001 f9d2 	bl	4076b4 <__multadd>
  406310:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406312:	2b00      	cmp	r3, #0
  406314:	4606      	mov	r6, r0
  406316:	dd0a      	ble.n	40632e <_dtoa_r+0xe0e>
  406318:	930a      	str	r3, [sp, #40]	; 0x28
  40631a:	f7ff bbaa 	b.w	405a72 <_dtoa_r+0x552>
  40631e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406320:	2b02      	cmp	r3, #2
  406322:	dc23      	bgt.n	40636c <_dtoa_r+0xe4c>
  406324:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406326:	e43b      	b.n	405ba0 <_dtoa_r+0x680>
  406328:	f04f 0a02 	mov.w	sl, #2
  40632c:	e4ed      	b.n	405d0a <_dtoa_r+0x7ea>
  40632e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406330:	2b02      	cmp	r3, #2
  406332:	dc1b      	bgt.n	40636c <_dtoa_r+0xe4c>
  406334:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406336:	e7ef      	b.n	406318 <_dtoa_r+0xdf8>
  406338:	2500      	movs	r5, #0
  40633a:	6465      	str	r5, [r4, #68]	; 0x44
  40633c:	4629      	mov	r1, r5
  40633e:	4620      	mov	r0, r4
  406340:	f001 f988 	bl	407654 <_Balloc>
  406344:	f04f 33ff 	mov.w	r3, #4294967295
  406348:	930a      	str	r3, [sp, #40]	; 0x28
  40634a:	930f      	str	r3, [sp, #60]	; 0x3c
  40634c:	2301      	movs	r3, #1
  40634e:	9004      	str	r0, [sp, #16]
  406350:	9525      	str	r5, [sp, #148]	; 0x94
  406352:	6420      	str	r0, [r4, #64]	; 0x40
  406354:	930b      	str	r3, [sp, #44]	; 0x2c
  406356:	f7ff b9dd 	b.w	405714 <_dtoa_r+0x1f4>
  40635a:	2501      	movs	r5, #1
  40635c:	f7ff b9a5 	b.w	4056aa <_dtoa_r+0x18a>
  406360:	f43f ab69 	beq.w	405a36 <_dtoa_r+0x516>
  406364:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406368:	f7ff bbf9 	b.w	405b5e <_dtoa_r+0x63e>
  40636c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40636e:	930a      	str	r3, [sp, #40]	; 0x28
  406370:	e5e5      	b.n	405f3e <_dtoa_r+0xa1e>
  406372:	bf00      	nop

00406374 <__sflush_r>:
  406374:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  406378:	b29a      	uxth	r2, r3
  40637a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40637e:	460d      	mov	r5, r1
  406380:	0711      	lsls	r1, r2, #28
  406382:	4680      	mov	r8, r0
  406384:	d43a      	bmi.n	4063fc <__sflush_r+0x88>
  406386:	686a      	ldr	r2, [r5, #4]
  406388:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40638c:	2a00      	cmp	r2, #0
  40638e:	81ab      	strh	r3, [r5, #12]
  406390:	dd6f      	ble.n	406472 <__sflush_r+0xfe>
  406392:	6aac      	ldr	r4, [r5, #40]	; 0x28
  406394:	2c00      	cmp	r4, #0
  406396:	d049      	beq.n	40642c <__sflush_r+0xb8>
  406398:	2200      	movs	r2, #0
  40639a:	b29b      	uxth	r3, r3
  40639c:	f8d8 6000 	ldr.w	r6, [r8]
  4063a0:	f8c8 2000 	str.w	r2, [r8]
  4063a4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4063a8:	d067      	beq.n	40647a <__sflush_r+0x106>
  4063aa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4063ac:	075f      	lsls	r7, r3, #29
  4063ae:	d505      	bpl.n	4063bc <__sflush_r+0x48>
  4063b0:	6869      	ldr	r1, [r5, #4]
  4063b2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4063b4:	1a52      	subs	r2, r2, r1
  4063b6:	b10b      	cbz	r3, 4063bc <__sflush_r+0x48>
  4063b8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4063ba:	1ad2      	subs	r2, r2, r3
  4063bc:	2300      	movs	r3, #0
  4063be:	69e9      	ldr	r1, [r5, #28]
  4063c0:	4640      	mov	r0, r8
  4063c2:	47a0      	blx	r4
  4063c4:	1c44      	adds	r4, r0, #1
  4063c6:	d03c      	beq.n	406442 <__sflush_r+0xce>
  4063c8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  4063cc:	692a      	ldr	r2, [r5, #16]
  4063ce:	602a      	str	r2, [r5, #0]
  4063d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4063d4:	2200      	movs	r2, #0
  4063d6:	81ab      	strh	r3, [r5, #12]
  4063d8:	04db      	lsls	r3, r3, #19
  4063da:	606a      	str	r2, [r5, #4]
  4063dc:	d447      	bmi.n	40646e <__sflush_r+0xfa>
  4063de:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4063e0:	f8c8 6000 	str.w	r6, [r8]
  4063e4:	b311      	cbz	r1, 40642c <__sflush_r+0xb8>
  4063e6:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4063ea:	4299      	cmp	r1, r3
  4063ec:	d002      	beq.n	4063f4 <__sflush_r+0x80>
  4063ee:	4640      	mov	r0, r8
  4063f0:	f000 f9de 	bl	4067b0 <_free_r>
  4063f4:	2000      	movs	r0, #0
  4063f6:	6328      	str	r0, [r5, #48]	; 0x30
  4063f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4063fc:	692e      	ldr	r6, [r5, #16]
  4063fe:	b1ae      	cbz	r6, 40642c <__sflush_r+0xb8>
  406400:	682c      	ldr	r4, [r5, #0]
  406402:	602e      	str	r6, [r5, #0]
  406404:	0791      	lsls	r1, r2, #30
  406406:	bf0c      	ite	eq
  406408:	696b      	ldreq	r3, [r5, #20]
  40640a:	2300      	movne	r3, #0
  40640c:	1ba4      	subs	r4, r4, r6
  40640e:	60ab      	str	r3, [r5, #8]
  406410:	e00a      	b.n	406428 <__sflush_r+0xb4>
  406412:	4623      	mov	r3, r4
  406414:	4632      	mov	r2, r6
  406416:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406418:	69e9      	ldr	r1, [r5, #28]
  40641a:	4640      	mov	r0, r8
  40641c:	47b8      	blx	r7
  40641e:	2800      	cmp	r0, #0
  406420:	eba4 0400 	sub.w	r4, r4, r0
  406424:	4406      	add	r6, r0
  406426:	dd04      	ble.n	406432 <__sflush_r+0xbe>
  406428:	2c00      	cmp	r4, #0
  40642a:	dcf2      	bgt.n	406412 <__sflush_r+0x9e>
  40642c:	2000      	movs	r0, #0
  40642e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406432:	89ab      	ldrh	r3, [r5, #12]
  406434:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406438:	81ab      	strh	r3, [r5, #12]
  40643a:	f04f 30ff 	mov.w	r0, #4294967295
  40643e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406442:	f8d8 4000 	ldr.w	r4, [r8]
  406446:	2c1d      	cmp	r4, #29
  406448:	d8f3      	bhi.n	406432 <__sflush_r+0xbe>
  40644a:	4b19      	ldr	r3, [pc, #100]	; (4064b0 <__sflush_r+0x13c>)
  40644c:	40e3      	lsrs	r3, r4
  40644e:	43db      	mvns	r3, r3
  406450:	f013 0301 	ands.w	r3, r3, #1
  406454:	d1ed      	bne.n	406432 <__sflush_r+0xbe>
  406456:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40645a:	606b      	str	r3, [r5, #4]
  40645c:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  406460:	6929      	ldr	r1, [r5, #16]
  406462:	81ab      	strh	r3, [r5, #12]
  406464:	04da      	lsls	r2, r3, #19
  406466:	6029      	str	r1, [r5, #0]
  406468:	d5b9      	bpl.n	4063de <__sflush_r+0x6a>
  40646a:	2c00      	cmp	r4, #0
  40646c:	d1b7      	bne.n	4063de <__sflush_r+0x6a>
  40646e:	6528      	str	r0, [r5, #80]	; 0x50
  406470:	e7b5      	b.n	4063de <__sflush_r+0x6a>
  406472:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406474:	2a00      	cmp	r2, #0
  406476:	dc8c      	bgt.n	406392 <__sflush_r+0x1e>
  406478:	e7d8      	b.n	40642c <__sflush_r+0xb8>
  40647a:	2301      	movs	r3, #1
  40647c:	69e9      	ldr	r1, [r5, #28]
  40647e:	4640      	mov	r0, r8
  406480:	47a0      	blx	r4
  406482:	1c43      	adds	r3, r0, #1
  406484:	4602      	mov	r2, r0
  406486:	d002      	beq.n	40648e <__sflush_r+0x11a>
  406488:	89ab      	ldrh	r3, [r5, #12]
  40648a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40648c:	e78e      	b.n	4063ac <__sflush_r+0x38>
  40648e:	f8d8 3000 	ldr.w	r3, [r8]
  406492:	2b00      	cmp	r3, #0
  406494:	d0f8      	beq.n	406488 <__sflush_r+0x114>
  406496:	2b1d      	cmp	r3, #29
  406498:	d001      	beq.n	40649e <__sflush_r+0x12a>
  40649a:	2b16      	cmp	r3, #22
  40649c:	d102      	bne.n	4064a4 <__sflush_r+0x130>
  40649e:	f8c8 6000 	str.w	r6, [r8]
  4064a2:	e7c3      	b.n	40642c <__sflush_r+0xb8>
  4064a4:	89ab      	ldrh	r3, [r5, #12]
  4064a6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4064aa:	81ab      	strh	r3, [r5, #12]
  4064ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4064b0:	20400001 	.word	0x20400001

004064b4 <_fflush_r>:
  4064b4:	b538      	push	{r3, r4, r5, lr}
  4064b6:	460d      	mov	r5, r1
  4064b8:	4604      	mov	r4, r0
  4064ba:	b108      	cbz	r0, 4064c0 <_fflush_r+0xc>
  4064bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4064be:	b1bb      	cbz	r3, 4064f0 <_fflush_r+0x3c>
  4064c0:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  4064c4:	b188      	cbz	r0, 4064ea <_fflush_r+0x36>
  4064c6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4064c8:	07db      	lsls	r3, r3, #31
  4064ca:	d401      	bmi.n	4064d0 <_fflush_r+0x1c>
  4064cc:	0581      	lsls	r1, r0, #22
  4064ce:	d517      	bpl.n	406500 <_fflush_r+0x4c>
  4064d0:	4620      	mov	r0, r4
  4064d2:	4629      	mov	r1, r5
  4064d4:	f7ff ff4e 	bl	406374 <__sflush_r>
  4064d8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  4064da:	07da      	lsls	r2, r3, #31
  4064dc:	4604      	mov	r4, r0
  4064de:	d402      	bmi.n	4064e6 <_fflush_r+0x32>
  4064e0:	89ab      	ldrh	r3, [r5, #12]
  4064e2:	059b      	lsls	r3, r3, #22
  4064e4:	d507      	bpl.n	4064f6 <_fflush_r+0x42>
  4064e6:	4620      	mov	r0, r4
  4064e8:	bd38      	pop	{r3, r4, r5, pc}
  4064ea:	4604      	mov	r4, r0
  4064ec:	4620      	mov	r0, r4
  4064ee:	bd38      	pop	{r3, r4, r5, pc}
  4064f0:	f000 f838 	bl	406564 <__sinit>
  4064f4:	e7e4      	b.n	4064c0 <_fflush_r+0xc>
  4064f6:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4064f8:	f000 fc04 	bl	406d04 <__retarget_lock_release_recursive>
  4064fc:	4620      	mov	r0, r4
  4064fe:	bd38      	pop	{r3, r4, r5, pc}
  406500:	6da8      	ldr	r0, [r5, #88]	; 0x58
  406502:	f000 fbfd 	bl	406d00 <__retarget_lock_acquire_recursive>
  406506:	e7e3      	b.n	4064d0 <_fflush_r+0x1c>

00406508 <_cleanup_r>:
  406508:	4901      	ldr	r1, [pc, #4]	; (406510 <_cleanup_r+0x8>)
  40650a:	f000 bbaf 	b.w	406c6c <_fwalk_reent>
  40650e:	bf00      	nop
  406510:	004083d1 	.word	0x004083d1

00406514 <std.isra.0>:
  406514:	b510      	push	{r4, lr}
  406516:	2300      	movs	r3, #0
  406518:	4604      	mov	r4, r0
  40651a:	8181      	strh	r1, [r0, #12]
  40651c:	81c2      	strh	r2, [r0, #14]
  40651e:	6003      	str	r3, [r0, #0]
  406520:	6043      	str	r3, [r0, #4]
  406522:	6083      	str	r3, [r0, #8]
  406524:	6643      	str	r3, [r0, #100]	; 0x64
  406526:	6103      	str	r3, [r0, #16]
  406528:	6143      	str	r3, [r0, #20]
  40652a:	6183      	str	r3, [r0, #24]
  40652c:	4619      	mov	r1, r3
  40652e:	2208      	movs	r2, #8
  406530:	305c      	adds	r0, #92	; 0x5c
  406532:	f7fc fc27 	bl	402d84 <memset>
  406536:	4807      	ldr	r0, [pc, #28]	; (406554 <std.isra.0+0x40>)
  406538:	4907      	ldr	r1, [pc, #28]	; (406558 <std.isra.0+0x44>)
  40653a:	4a08      	ldr	r2, [pc, #32]	; (40655c <std.isra.0+0x48>)
  40653c:	4b08      	ldr	r3, [pc, #32]	; (406560 <std.isra.0+0x4c>)
  40653e:	6220      	str	r0, [r4, #32]
  406540:	61e4      	str	r4, [r4, #28]
  406542:	6261      	str	r1, [r4, #36]	; 0x24
  406544:	62a2      	str	r2, [r4, #40]	; 0x28
  406546:	62e3      	str	r3, [r4, #44]	; 0x2c
  406548:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40654c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  406550:	f000 bbd2 	b.w	406cf8 <__retarget_lock_init_recursive>
  406554:	00407fb9 	.word	0x00407fb9
  406558:	00407fdd 	.word	0x00407fdd
  40655c:	00408019 	.word	0x00408019
  406560:	00408039 	.word	0x00408039

00406564 <__sinit>:
  406564:	b510      	push	{r4, lr}
  406566:	4604      	mov	r4, r0
  406568:	4812      	ldr	r0, [pc, #72]	; (4065b4 <__sinit+0x50>)
  40656a:	f000 fbc9 	bl	406d00 <__retarget_lock_acquire_recursive>
  40656e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  406570:	b9d2      	cbnz	r2, 4065a8 <__sinit+0x44>
  406572:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  406576:	4810      	ldr	r0, [pc, #64]	; (4065b8 <__sinit+0x54>)
  406578:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40657c:	2103      	movs	r1, #3
  40657e:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  406582:	63e0      	str	r0, [r4, #60]	; 0x3c
  406584:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  406588:	6860      	ldr	r0, [r4, #4]
  40658a:	2104      	movs	r1, #4
  40658c:	f7ff ffc2 	bl	406514 <std.isra.0>
  406590:	2201      	movs	r2, #1
  406592:	2109      	movs	r1, #9
  406594:	68a0      	ldr	r0, [r4, #8]
  406596:	f7ff ffbd 	bl	406514 <std.isra.0>
  40659a:	2202      	movs	r2, #2
  40659c:	2112      	movs	r1, #18
  40659e:	68e0      	ldr	r0, [r4, #12]
  4065a0:	f7ff ffb8 	bl	406514 <std.isra.0>
  4065a4:	2301      	movs	r3, #1
  4065a6:	63a3      	str	r3, [r4, #56]	; 0x38
  4065a8:	4802      	ldr	r0, [pc, #8]	; (4065b4 <__sinit+0x50>)
  4065aa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4065ae:	f000 bba9 	b.w	406d04 <__retarget_lock_release_recursive>
  4065b2:	bf00      	nop
  4065b4:	20000e9c 	.word	0x20000e9c
  4065b8:	00406509 	.word	0x00406509

004065bc <__sfp_lock_acquire>:
  4065bc:	4801      	ldr	r0, [pc, #4]	; (4065c4 <__sfp_lock_acquire+0x8>)
  4065be:	f000 bb9f 	b.w	406d00 <__retarget_lock_acquire_recursive>
  4065c2:	bf00      	nop
  4065c4:	20000eb0 	.word	0x20000eb0

004065c8 <__sfp_lock_release>:
  4065c8:	4801      	ldr	r0, [pc, #4]	; (4065d0 <__sfp_lock_release+0x8>)
  4065ca:	f000 bb9b 	b.w	406d04 <__retarget_lock_release_recursive>
  4065ce:	bf00      	nop
  4065d0:	20000eb0 	.word	0x20000eb0

004065d4 <__libc_fini_array>:
  4065d4:	b538      	push	{r3, r4, r5, lr}
  4065d6:	4c0a      	ldr	r4, [pc, #40]	; (406600 <__libc_fini_array+0x2c>)
  4065d8:	4d0a      	ldr	r5, [pc, #40]	; (406604 <__libc_fini_array+0x30>)
  4065da:	1b64      	subs	r4, r4, r5
  4065dc:	10a4      	asrs	r4, r4, #2
  4065de:	d00a      	beq.n	4065f6 <__libc_fini_array+0x22>
  4065e0:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4065e4:	3b01      	subs	r3, #1
  4065e6:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4065ea:	3c01      	subs	r4, #1
  4065ec:	f855 3904 	ldr.w	r3, [r5], #-4
  4065f0:	4798      	blx	r3
  4065f2:	2c00      	cmp	r4, #0
  4065f4:	d1f9      	bne.n	4065ea <__libc_fini_array+0x16>
  4065f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4065fa:	f002 bfa7 	b.w	40954c <_fini>
  4065fe:	bf00      	nop
  406600:	0040955c 	.word	0x0040955c
  406604:	00409558 	.word	0x00409558

00406608 <__fputwc>:
  406608:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40660c:	b082      	sub	sp, #8
  40660e:	4680      	mov	r8, r0
  406610:	4689      	mov	r9, r1
  406612:	4614      	mov	r4, r2
  406614:	f000 fb54 	bl	406cc0 <__locale_mb_cur_max>
  406618:	2801      	cmp	r0, #1
  40661a:	d036      	beq.n	40668a <__fputwc+0x82>
  40661c:	464a      	mov	r2, r9
  40661e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  406622:	a901      	add	r1, sp, #4
  406624:	4640      	mov	r0, r8
  406626:	f001 fde1 	bl	4081ec <_wcrtomb_r>
  40662a:	1c42      	adds	r2, r0, #1
  40662c:	4606      	mov	r6, r0
  40662e:	d025      	beq.n	40667c <__fputwc+0x74>
  406630:	b3a8      	cbz	r0, 40669e <__fputwc+0x96>
  406632:	f89d e004 	ldrb.w	lr, [sp, #4]
  406636:	2500      	movs	r5, #0
  406638:	f10d 0a04 	add.w	sl, sp, #4
  40663c:	e009      	b.n	406652 <__fputwc+0x4a>
  40663e:	6823      	ldr	r3, [r4, #0]
  406640:	1c5a      	adds	r2, r3, #1
  406642:	6022      	str	r2, [r4, #0]
  406644:	f883 e000 	strb.w	lr, [r3]
  406648:	3501      	adds	r5, #1
  40664a:	42b5      	cmp	r5, r6
  40664c:	d227      	bcs.n	40669e <__fputwc+0x96>
  40664e:	f815 e00a 	ldrb.w	lr, [r5, sl]
  406652:	68a3      	ldr	r3, [r4, #8]
  406654:	3b01      	subs	r3, #1
  406656:	2b00      	cmp	r3, #0
  406658:	60a3      	str	r3, [r4, #8]
  40665a:	daf0      	bge.n	40663e <__fputwc+0x36>
  40665c:	69a7      	ldr	r7, [r4, #24]
  40665e:	42bb      	cmp	r3, r7
  406660:	4671      	mov	r1, lr
  406662:	4622      	mov	r2, r4
  406664:	4640      	mov	r0, r8
  406666:	db02      	blt.n	40666e <__fputwc+0x66>
  406668:	f1be 0f0a 	cmp.w	lr, #10
  40666c:	d1e7      	bne.n	40663e <__fputwc+0x36>
  40666e:	f001 fd65 	bl	40813c <__swbuf_r>
  406672:	1c43      	adds	r3, r0, #1
  406674:	d1e8      	bne.n	406648 <__fputwc+0x40>
  406676:	b002      	add	sp, #8
  406678:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40667c:	89a3      	ldrh	r3, [r4, #12]
  40667e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406682:	81a3      	strh	r3, [r4, #12]
  406684:	b002      	add	sp, #8
  406686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40668a:	f109 33ff 	add.w	r3, r9, #4294967295
  40668e:	2bfe      	cmp	r3, #254	; 0xfe
  406690:	d8c4      	bhi.n	40661c <__fputwc+0x14>
  406692:	fa5f fe89 	uxtb.w	lr, r9
  406696:	4606      	mov	r6, r0
  406698:	f88d e004 	strb.w	lr, [sp, #4]
  40669c:	e7cb      	b.n	406636 <__fputwc+0x2e>
  40669e:	4648      	mov	r0, r9
  4066a0:	b002      	add	sp, #8
  4066a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4066a6:	bf00      	nop

004066a8 <_fputwc_r>:
  4066a8:	b530      	push	{r4, r5, lr}
  4066aa:	6e53      	ldr	r3, [r2, #100]	; 0x64
  4066ac:	f013 0f01 	tst.w	r3, #1
  4066b0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  4066b4:	4614      	mov	r4, r2
  4066b6:	b083      	sub	sp, #12
  4066b8:	4605      	mov	r5, r0
  4066ba:	b29a      	uxth	r2, r3
  4066bc:	d101      	bne.n	4066c2 <_fputwc_r+0x1a>
  4066be:	0590      	lsls	r0, r2, #22
  4066c0:	d51c      	bpl.n	4066fc <_fputwc_r+0x54>
  4066c2:	0490      	lsls	r0, r2, #18
  4066c4:	d406      	bmi.n	4066d4 <_fputwc_r+0x2c>
  4066c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4066c8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4066cc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  4066d0:	81a3      	strh	r3, [r4, #12]
  4066d2:	6662      	str	r2, [r4, #100]	; 0x64
  4066d4:	4628      	mov	r0, r5
  4066d6:	4622      	mov	r2, r4
  4066d8:	f7ff ff96 	bl	406608 <__fputwc>
  4066dc:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4066de:	07da      	lsls	r2, r3, #31
  4066e0:	4605      	mov	r5, r0
  4066e2:	d402      	bmi.n	4066ea <_fputwc_r+0x42>
  4066e4:	89a3      	ldrh	r3, [r4, #12]
  4066e6:	059b      	lsls	r3, r3, #22
  4066e8:	d502      	bpl.n	4066f0 <_fputwc_r+0x48>
  4066ea:	4628      	mov	r0, r5
  4066ec:	b003      	add	sp, #12
  4066ee:	bd30      	pop	{r4, r5, pc}
  4066f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4066f2:	f000 fb07 	bl	406d04 <__retarget_lock_release_recursive>
  4066f6:	4628      	mov	r0, r5
  4066f8:	b003      	add	sp, #12
  4066fa:	bd30      	pop	{r4, r5, pc}
  4066fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4066fe:	9101      	str	r1, [sp, #4]
  406700:	f000 fafe 	bl	406d00 <__retarget_lock_acquire_recursive>
  406704:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406708:	9901      	ldr	r1, [sp, #4]
  40670a:	b29a      	uxth	r2, r3
  40670c:	e7d9      	b.n	4066c2 <_fputwc_r+0x1a>
  40670e:	bf00      	nop

00406710 <_malloc_trim_r>:
  406710:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406712:	4f24      	ldr	r7, [pc, #144]	; (4067a4 <_malloc_trim_r+0x94>)
  406714:	460c      	mov	r4, r1
  406716:	4606      	mov	r6, r0
  406718:	f000 ff90 	bl	40763c <__malloc_lock>
  40671c:	68bb      	ldr	r3, [r7, #8]
  40671e:	685d      	ldr	r5, [r3, #4]
  406720:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  406724:	310f      	adds	r1, #15
  406726:	f025 0503 	bic.w	r5, r5, #3
  40672a:	4429      	add	r1, r5
  40672c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  406730:	f021 010f 	bic.w	r1, r1, #15
  406734:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  406738:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40673c:	db07      	blt.n	40674e <_malloc_trim_r+0x3e>
  40673e:	2100      	movs	r1, #0
  406740:	4630      	mov	r0, r6
  406742:	f001 fc27 	bl	407f94 <_sbrk_r>
  406746:	68bb      	ldr	r3, [r7, #8]
  406748:	442b      	add	r3, r5
  40674a:	4298      	cmp	r0, r3
  40674c:	d004      	beq.n	406758 <_malloc_trim_r+0x48>
  40674e:	4630      	mov	r0, r6
  406750:	f000 ff7a 	bl	407648 <__malloc_unlock>
  406754:	2000      	movs	r0, #0
  406756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406758:	4261      	negs	r1, r4
  40675a:	4630      	mov	r0, r6
  40675c:	f001 fc1a 	bl	407f94 <_sbrk_r>
  406760:	3001      	adds	r0, #1
  406762:	d00d      	beq.n	406780 <_malloc_trim_r+0x70>
  406764:	4b10      	ldr	r3, [pc, #64]	; (4067a8 <_malloc_trim_r+0x98>)
  406766:	68ba      	ldr	r2, [r7, #8]
  406768:	6819      	ldr	r1, [r3, #0]
  40676a:	1b2d      	subs	r5, r5, r4
  40676c:	f045 0501 	orr.w	r5, r5, #1
  406770:	4630      	mov	r0, r6
  406772:	1b09      	subs	r1, r1, r4
  406774:	6055      	str	r5, [r2, #4]
  406776:	6019      	str	r1, [r3, #0]
  406778:	f000 ff66 	bl	407648 <__malloc_unlock>
  40677c:	2001      	movs	r0, #1
  40677e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406780:	2100      	movs	r1, #0
  406782:	4630      	mov	r0, r6
  406784:	f001 fc06 	bl	407f94 <_sbrk_r>
  406788:	68ba      	ldr	r2, [r7, #8]
  40678a:	1a83      	subs	r3, r0, r2
  40678c:	2b0f      	cmp	r3, #15
  40678e:	ddde      	ble.n	40674e <_malloc_trim_r+0x3e>
  406790:	4c06      	ldr	r4, [pc, #24]	; (4067ac <_malloc_trim_r+0x9c>)
  406792:	4905      	ldr	r1, [pc, #20]	; (4067a8 <_malloc_trim_r+0x98>)
  406794:	6824      	ldr	r4, [r4, #0]
  406796:	f043 0301 	orr.w	r3, r3, #1
  40679a:	1b00      	subs	r0, r0, r4
  40679c:	6053      	str	r3, [r2, #4]
  40679e:	6008      	str	r0, [r1, #0]
  4067a0:	e7d5      	b.n	40674e <_malloc_trim_r+0x3e>
  4067a2:	bf00      	nop
  4067a4:	200005b8 	.word	0x200005b8
  4067a8:	20000e28 	.word	0x20000e28
  4067ac:	200009c0 	.word	0x200009c0

004067b0 <_free_r>:
  4067b0:	2900      	cmp	r1, #0
  4067b2:	d044      	beq.n	40683e <_free_r+0x8e>
  4067b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4067b8:	460d      	mov	r5, r1
  4067ba:	4680      	mov	r8, r0
  4067bc:	f000 ff3e 	bl	40763c <__malloc_lock>
  4067c0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4067c4:	4969      	ldr	r1, [pc, #420]	; (40696c <_free_r+0x1bc>)
  4067c6:	f027 0301 	bic.w	r3, r7, #1
  4067ca:	f1a5 0408 	sub.w	r4, r5, #8
  4067ce:	18e2      	adds	r2, r4, r3
  4067d0:	688e      	ldr	r6, [r1, #8]
  4067d2:	6850      	ldr	r0, [r2, #4]
  4067d4:	42b2      	cmp	r2, r6
  4067d6:	f020 0003 	bic.w	r0, r0, #3
  4067da:	d05e      	beq.n	40689a <_free_r+0xea>
  4067dc:	07fe      	lsls	r6, r7, #31
  4067de:	6050      	str	r0, [r2, #4]
  4067e0:	d40b      	bmi.n	4067fa <_free_r+0x4a>
  4067e2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4067e6:	1be4      	subs	r4, r4, r7
  4067e8:	f101 0e08 	add.w	lr, r1, #8
  4067ec:	68a5      	ldr	r5, [r4, #8]
  4067ee:	4575      	cmp	r5, lr
  4067f0:	443b      	add	r3, r7
  4067f2:	d06d      	beq.n	4068d0 <_free_r+0x120>
  4067f4:	68e7      	ldr	r7, [r4, #12]
  4067f6:	60ef      	str	r7, [r5, #12]
  4067f8:	60bd      	str	r5, [r7, #8]
  4067fa:	1815      	adds	r5, r2, r0
  4067fc:	686d      	ldr	r5, [r5, #4]
  4067fe:	07ed      	lsls	r5, r5, #31
  406800:	d53e      	bpl.n	406880 <_free_r+0xd0>
  406802:	f043 0201 	orr.w	r2, r3, #1
  406806:	6062      	str	r2, [r4, #4]
  406808:	50e3      	str	r3, [r4, r3]
  40680a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40680e:	d217      	bcs.n	406840 <_free_r+0x90>
  406810:	08db      	lsrs	r3, r3, #3
  406812:	1c58      	adds	r0, r3, #1
  406814:	109a      	asrs	r2, r3, #2
  406816:	684d      	ldr	r5, [r1, #4]
  406818:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40681c:	60a7      	str	r7, [r4, #8]
  40681e:	2301      	movs	r3, #1
  406820:	4093      	lsls	r3, r2
  406822:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  406826:	432b      	orrs	r3, r5
  406828:	3a08      	subs	r2, #8
  40682a:	60e2      	str	r2, [r4, #12]
  40682c:	604b      	str	r3, [r1, #4]
  40682e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  406832:	60fc      	str	r4, [r7, #12]
  406834:	4640      	mov	r0, r8
  406836:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40683a:	f000 bf05 	b.w	407648 <__malloc_unlock>
  40683e:	4770      	bx	lr
  406840:	0a5a      	lsrs	r2, r3, #9
  406842:	2a04      	cmp	r2, #4
  406844:	d852      	bhi.n	4068ec <_free_r+0x13c>
  406846:	099a      	lsrs	r2, r3, #6
  406848:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40684c:	00ff      	lsls	r7, r7, #3
  40684e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  406852:	19c8      	adds	r0, r1, r7
  406854:	59ca      	ldr	r2, [r1, r7]
  406856:	3808      	subs	r0, #8
  406858:	4290      	cmp	r0, r2
  40685a:	d04f      	beq.n	4068fc <_free_r+0x14c>
  40685c:	6851      	ldr	r1, [r2, #4]
  40685e:	f021 0103 	bic.w	r1, r1, #3
  406862:	428b      	cmp	r3, r1
  406864:	d232      	bcs.n	4068cc <_free_r+0x11c>
  406866:	6892      	ldr	r2, [r2, #8]
  406868:	4290      	cmp	r0, r2
  40686a:	d1f7      	bne.n	40685c <_free_r+0xac>
  40686c:	68c3      	ldr	r3, [r0, #12]
  40686e:	60a0      	str	r0, [r4, #8]
  406870:	60e3      	str	r3, [r4, #12]
  406872:	609c      	str	r4, [r3, #8]
  406874:	60c4      	str	r4, [r0, #12]
  406876:	4640      	mov	r0, r8
  406878:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40687c:	f000 bee4 	b.w	407648 <__malloc_unlock>
  406880:	6895      	ldr	r5, [r2, #8]
  406882:	4f3b      	ldr	r7, [pc, #236]	; (406970 <_free_r+0x1c0>)
  406884:	42bd      	cmp	r5, r7
  406886:	4403      	add	r3, r0
  406888:	d040      	beq.n	40690c <_free_r+0x15c>
  40688a:	68d0      	ldr	r0, [r2, #12]
  40688c:	60e8      	str	r0, [r5, #12]
  40688e:	f043 0201 	orr.w	r2, r3, #1
  406892:	6085      	str	r5, [r0, #8]
  406894:	6062      	str	r2, [r4, #4]
  406896:	50e3      	str	r3, [r4, r3]
  406898:	e7b7      	b.n	40680a <_free_r+0x5a>
  40689a:	07ff      	lsls	r7, r7, #31
  40689c:	4403      	add	r3, r0
  40689e:	d407      	bmi.n	4068b0 <_free_r+0x100>
  4068a0:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4068a4:	1aa4      	subs	r4, r4, r2
  4068a6:	4413      	add	r3, r2
  4068a8:	68a0      	ldr	r0, [r4, #8]
  4068aa:	68e2      	ldr	r2, [r4, #12]
  4068ac:	60c2      	str	r2, [r0, #12]
  4068ae:	6090      	str	r0, [r2, #8]
  4068b0:	4a30      	ldr	r2, [pc, #192]	; (406974 <_free_r+0x1c4>)
  4068b2:	6812      	ldr	r2, [r2, #0]
  4068b4:	f043 0001 	orr.w	r0, r3, #1
  4068b8:	4293      	cmp	r3, r2
  4068ba:	6060      	str	r0, [r4, #4]
  4068bc:	608c      	str	r4, [r1, #8]
  4068be:	d3b9      	bcc.n	406834 <_free_r+0x84>
  4068c0:	4b2d      	ldr	r3, [pc, #180]	; (406978 <_free_r+0x1c8>)
  4068c2:	4640      	mov	r0, r8
  4068c4:	6819      	ldr	r1, [r3, #0]
  4068c6:	f7ff ff23 	bl	406710 <_malloc_trim_r>
  4068ca:	e7b3      	b.n	406834 <_free_r+0x84>
  4068cc:	4610      	mov	r0, r2
  4068ce:	e7cd      	b.n	40686c <_free_r+0xbc>
  4068d0:	1811      	adds	r1, r2, r0
  4068d2:	6849      	ldr	r1, [r1, #4]
  4068d4:	07c9      	lsls	r1, r1, #31
  4068d6:	d444      	bmi.n	406962 <_free_r+0x1b2>
  4068d8:	6891      	ldr	r1, [r2, #8]
  4068da:	68d2      	ldr	r2, [r2, #12]
  4068dc:	60ca      	str	r2, [r1, #12]
  4068de:	4403      	add	r3, r0
  4068e0:	f043 0001 	orr.w	r0, r3, #1
  4068e4:	6091      	str	r1, [r2, #8]
  4068e6:	6060      	str	r0, [r4, #4]
  4068e8:	50e3      	str	r3, [r4, r3]
  4068ea:	e7a3      	b.n	406834 <_free_r+0x84>
  4068ec:	2a14      	cmp	r2, #20
  4068ee:	d816      	bhi.n	40691e <_free_r+0x16e>
  4068f0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4068f4:	00ff      	lsls	r7, r7, #3
  4068f6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4068fa:	e7aa      	b.n	406852 <_free_r+0xa2>
  4068fc:	10aa      	asrs	r2, r5, #2
  4068fe:	2301      	movs	r3, #1
  406900:	684d      	ldr	r5, [r1, #4]
  406902:	4093      	lsls	r3, r2
  406904:	432b      	orrs	r3, r5
  406906:	604b      	str	r3, [r1, #4]
  406908:	4603      	mov	r3, r0
  40690a:	e7b0      	b.n	40686e <_free_r+0xbe>
  40690c:	f043 0201 	orr.w	r2, r3, #1
  406910:	614c      	str	r4, [r1, #20]
  406912:	610c      	str	r4, [r1, #16]
  406914:	60e5      	str	r5, [r4, #12]
  406916:	60a5      	str	r5, [r4, #8]
  406918:	6062      	str	r2, [r4, #4]
  40691a:	50e3      	str	r3, [r4, r3]
  40691c:	e78a      	b.n	406834 <_free_r+0x84>
  40691e:	2a54      	cmp	r2, #84	; 0x54
  406920:	d806      	bhi.n	406930 <_free_r+0x180>
  406922:	0b1a      	lsrs	r2, r3, #12
  406924:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  406928:	00ff      	lsls	r7, r7, #3
  40692a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40692e:	e790      	b.n	406852 <_free_r+0xa2>
  406930:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406934:	d806      	bhi.n	406944 <_free_r+0x194>
  406936:	0bda      	lsrs	r2, r3, #15
  406938:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40693c:	00ff      	lsls	r7, r7, #3
  40693e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  406942:	e786      	b.n	406852 <_free_r+0xa2>
  406944:	f240 5054 	movw	r0, #1364	; 0x554
  406948:	4282      	cmp	r2, r0
  40694a:	d806      	bhi.n	40695a <_free_r+0x1aa>
  40694c:	0c9a      	lsrs	r2, r3, #18
  40694e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  406952:	00ff      	lsls	r7, r7, #3
  406954:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406958:	e77b      	b.n	406852 <_free_r+0xa2>
  40695a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40695e:	257e      	movs	r5, #126	; 0x7e
  406960:	e777      	b.n	406852 <_free_r+0xa2>
  406962:	f043 0101 	orr.w	r1, r3, #1
  406966:	6061      	str	r1, [r4, #4]
  406968:	6013      	str	r3, [r2, #0]
  40696a:	e763      	b.n	406834 <_free_r+0x84>
  40696c:	200005b8 	.word	0x200005b8
  406970:	200005c0 	.word	0x200005c0
  406974:	200009c4 	.word	0x200009c4
  406978:	20000e58 	.word	0x20000e58

0040697c <__sfvwrite_r>:
  40697c:	6893      	ldr	r3, [r2, #8]
  40697e:	2b00      	cmp	r3, #0
  406980:	d073      	beq.n	406a6a <__sfvwrite_r+0xee>
  406982:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406986:	898b      	ldrh	r3, [r1, #12]
  406988:	b083      	sub	sp, #12
  40698a:	460c      	mov	r4, r1
  40698c:	0719      	lsls	r1, r3, #28
  40698e:	9000      	str	r0, [sp, #0]
  406990:	4616      	mov	r6, r2
  406992:	d526      	bpl.n	4069e2 <__sfvwrite_r+0x66>
  406994:	6922      	ldr	r2, [r4, #16]
  406996:	b322      	cbz	r2, 4069e2 <__sfvwrite_r+0x66>
  406998:	f013 0002 	ands.w	r0, r3, #2
  40699c:	6835      	ldr	r5, [r6, #0]
  40699e:	d02c      	beq.n	4069fa <__sfvwrite_r+0x7e>
  4069a0:	f04f 0900 	mov.w	r9, #0
  4069a4:	4fb0      	ldr	r7, [pc, #704]	; (406c68 <__sfvwrite_r+0x2ec>)
  4069a6:	46c8      	mov	r8, r9
  4069a8:	46b2      	mov	sl, r6
  4069aa:	45b8      	cmp	r8, r7
  4069ac:	4643      	mov	r3, r8
  4069ae:	464a      	mov	r2, r9
  4069b0:	bf28      	it	cs
  4069b2:	463b      	movcs	r3, r7
  4069b4:	9800      	ldr	r0, [sp, #0]
  4069b6:	f1b8 0f00 	cmp.w	r8, #0
  4069ba:	d050      	beq.n	406a5e <__sfvwrite_r+0xe2>
  4069bc:	69e1      	ldr	r1, [r4, #28]
  4069be:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4069c0:	47b0      	blx	r6
  4069c2:	2800      	cmp	r0, #0
  4069c4:	dd58      	ble.n	406a78 <__sfvwrite_r+0xfc>
  4069c6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4069ca:	1a1b      	subs	r3, r3, r0
  4069cc:	4481      	add	r9, r0
  4069ce:	eba8 0800 	sub.w	r8, r8, r0
  4069d2:	f8ca 3008 	str.w	r3, [sl, #8]
  4069d6:	2b00      	cmp	r3, #0
  4069d8:	d1e7      	bne.n	4069aa <__sfvwrite_r+0x2e>
  4069da:	2000      	movs	r0, #0
  4069dc:	b003      	add	sp, #12
  4069de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4069e2:	4621      	mov	r1, r4
  4069e4:	9800      	ldr	r0, [sp, #0]
  4069e6:	f7fe fc91 	bl	40530c <__swsetup_r>
  4069ea:	2800      	cmp	r0, #0
  4069ec:	f040 8133 	bne.w	406c56 <__sfvwrite_r+0x2da>
  4069f0:	89a3      	ldrh	r3, [r4, #12]
  4069f2:	6835      	ldr	r5, [r6, #0]
  4069f4:	f013 0002 	ands.w	r0, r3, #2
  4069f8:	d1d2      	bne.n	4069a0 <__sfvwrite_r+0x24>
  4069fa:	f013 0901 	ands.w	r9, r3, #1
  4069fe:	d145      	bne.n	406a8c <__sfvwrite_r+0x110>
  406a00:	464f      	mov	r7, r9
  406a02:	9601      	str	r6, [sp, #4]
  406a04:	b337      	cbz	r7, 406a54 <__sfvwrite_r+0xd8>
  406a06:	059a      	lsls	r2, r3, #22
  406a08:	f8d4 8008 	ldr.w	r8, [r4, #8]
  406a0c:	f140 8083 	bpl.w	406b16 <__sfvwrite_r+0x19a>
  406a10:	4547      	cmp	r7, r8
  406a12:	46c3      	mov	fp, r8
  406a14:	f0c0 80ab 	bcc.w	406b6e <__sfvwrite_r+0x1f2>
  406a18:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406a1c:	f040 80ac 	bne.w	406b78 <__sfvwrite_r+0x1fc>
  406a20:	6820      	ldr	r0, [r4, #0]
  406a22:	46ba      	mov	sl, r7
  406a24:	465a      	mov	r2, fp
  406a26:	4649      	mov	r1, r9
  406a28:	f000 fda4 	bl	407574 <memmove>
  406a2c:	68a2      	ldr	r2, [r4, #8]
  406a2e:	6823      	ldr	r3, [r4, #0]
  406a30:	eba2 0208 	sub.w	r2, r2, r8
  406a34:	445b      	add	r3, fp
  406a36:	60a2      	str	r2, [r4, #8]
  406a38:	6023      	str	r3, [r4, #0]
  406a3a:	9a01      	ldr	r2, [sp, #4]
  406a3c:	6893      	ldr	r3, [r2, #8]
  406a3e:	eba3 030a 	sub.w	r3, r3, sl
  406a42:	44d1      	add	r9, sl
  406a44:	eba7 070a 	sub.w	r7, r7, sl
  406a48:	6093      	str	r3, [r2, #8]
  406a4a:	2b00      	cmp	r3, #0
  406a4c:	d0c5      	beq.n	4069da <__sfvwrite_r+0x5e>
  406a4e:	89a3      	ldrh	r3, [r4, #12]
  406a50:	2f00      	cmp	r7, #0
  406a52:	d1d8      	bne.n	406a06 <__sfvwrite_r+0x8a>
  406a54:	f8d5 9000 	ldr.w	r9, [r5]
  406a58:	686f      	ldr	r7, [r5, #4]
  406a5a:	3508      	adds	r5, #8
  406a5c:	e7d2      	b.n	406a04 <__sfvwrite_r+0x88>
  406a5e:	f8d5 9000 	ldr.w	r9, [r5]
  406a62:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406a66:	3508      	adds	r5, #8
  406a68:	e79f      	b.n	4069aa <__sfvwrite_r+0x2e>
  406a6a:	2000      	movs	r0, #0
  406a6c:	4770      	bx	lr
  406a6e:	4621      	mov	r1, r4
  406a70:	9800      	ldr	r0, [sp, #0]
  406a72:	f7ff fd1f 	bl	4064b4 <_fflush_r>
  406a76:	b370      	cbz	r0, 406ad6 <__sfvwrite_r+0x15a>
  406a78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406a7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406a80:	f04f 30ff 	mov.w	r0, #4294967295
  406a84:	81a3      	strh	r3, [r4, #12]
  406a86:	b003      	add	sp, #12
  406a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406a8c:	4681      	mov	r9, r0
  406a8e:	4633      	mov	r3, r6
  406a90:	464e      	mov	r6, r9
  406a92:	46a8      	mov	r8, r5
  406a94:	469a      	mov	sl, r3
  406a96:	464d      	mov	r5, r9
  406a98:	b34e      	cbz	r6, 406aee <__sfvwrite_r+0x172>
  406a9a:	b380      	cbz	r0, 406afe <__sfvwrite_r+0x182>
  406a9c:	6820      	ldr	r0, [r4, #0]
  406a9e:	6923      	ldr	r3, [r4, #16]
  406aa0:	6962      	ldr	r2, [r4, #20]
  406aa2:	45b1      	cmp	r9, r6
  406aa4:	46cb      	mov	fp, r9
  406aa6:	bf28      	it	cs
  406aa8:	46b3      	movcs	fp, r6
  406aaa:	4298      	cmp	r0, r3
  406aac:	465f      	mov	r7, fp
  406aae:	d904      	bls.n	406aba <__sfvwrite_r+0x13e>
  406ab0:	68a3      	ldr	r3, [r4, #8]
  406ab2:	4413      	add	r3, r2
  406ab4:	459b      	cmp	fp, r3
  406ab6:	f300 80a6 	bgt.w	406c06 <__sfvwrite_r+0x28a>
  406aba:	4593      	cmp	fp, r2
  406abc:	db4b      	blt.n	406b56 <__sfvwrite_r+0x1da>
  406abe:	4613      	mov	r3, r2
  406ac0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406ac2:	69e1      	ldr	r1, [r4, #28]
  406ac4:	9800      	ldr	r0, [sp, #0]
  406ac6:	462a      	mov	r2, r5
  406ac8:	47b8      	blx	r7
  406aca:	1e07      	subs	r7, r0, #0
  406acc:	ddd4      	ble.n	406a78 <__sfvwrite_r+0xfc>
  406ace:	ebb9 0907 	subs.w	r9, r9, r7
  406ad2:	d0cc      	beq.n	406a6e <__sfvwrite_r+0xf2>
  406ad4:	2001      	movs	r0, #1
  406ad6:	f8da 3008 	ldr.w	r3, [sl, #8]
  406ada:	1bdb      	subs	r3, r3, r7
  406adc:	443d      	add	r5, r7
  406ade:	1bf6      	subs	r6, r6, r7
  406ae0:	f8ca 3008 	str.w	r3, [sl, #8]
  406ae4:	2b00      	cmp	r3, #0
  406ae6:	f43f af78 	beq.w	4069da <__sfvwrite_r+0x5e>
  406aea:	2e00      	cmp	r6, #0
  406aec:	d1d5      	bne.n	406a9a <__sfvwrite_r+0x11e>
  406aee:	f108 0308 	add.w	r3, r8, #8
  406af2:	e913 0060 	ldmdb	r3, {r5, r6}
  406af6:	4698      	mov	r8, r3
  406af8:	3308      	adds	r3, #8
  406afa:	2e00      	cmp	r6, #0
  406afc:	d0f9      	beq.n	406af2 <__sfvwrite_r+0x176>
  406afe:	4632      	mov	r2, r6
  406b00:	210a      	movs	r1, #10
  406b02:	4628      	mov	r0, r5
  406b04:	f000 fc4c 	bl	4073a0 <memchr>
  406b08:	2800      	cmp	r0, #0
  406b0a:	f000 80a1 	beq.w	406c50 <__sfvwrite_r+0x2d4>
  406b0e:	3001      	adds	r0, #1
  406b10:	eba0 0905 	sub.w	r9, r0, r5
  406b14:	e7c2      	b.n	406a9c <__sfvwrite_r+0x120>
  406b16:	6820      	ldr	r0, [r4, #0]
  406b18:	6923      	ldr	r3, [r4, #16]
  406b1a:	4298      	cmp	r0, r3
  406b1c:	d802      	bhi.n	406b24 <__sfvwrite_r+0x1a8>
  406b1e:	6963      	ldr	r3, [r4, #20]
  406b20:	429f      	cmp	r7, r3
  406b22:	d25d      	bcs.n	406be0 <__sfvwrite_r+0x264>
  406b24:	45b8      	cmp	r8, r7
  406b26:	bf28      	it	cs
  406b28:	46b8      	movcs	r8, r7
  406b2a:	4642      	mov	r2, r8
  406b2c:	4649      	mov	r1, r9
  406b2e:	f000 fd21 	bl	407574 <memmove>
  406b32:	68a3      	ldr	r3, [r4, #8]
  406b34:	6822      	ldr	r2, [r4, #0]
  406b36:	eba3 0308 	sub.w	r3, r3, r8
  406b3a:	4442      	add	r2, r8
  406b3c:	60a3      	str	r3, [r4, #8]
  406b3e:	6022      	str	r2, [r4, #0]
  406b40:	b10b      	cbz	r3, 406b46 <__sfvwrite_r+0x1ca>
  406b42:	46c2      	mov	sl, r8
  406b44:	e779      	b.n	406a3a <__sfvwrite_r+0xbe>
  406b46:	4621      	mov	r1, r4
  406b48:	9800      	ldr	r0, [sp, #0]
  406b4a:	f7ff fcb3 	bl	4064b4 <_fflush_r>
  406b4e:	2800      	cmp	r0, #0
  406b50:	d192      	bne.n	406a78 <__sfvwrite_r+0xfc>
  406b52:	46c2      	mov	sl, r8
  406b54:	e771      	b.n	406a3a <__sfvwrite_r+0xbe>
  406b56:	465a      	mov	r2, fp
  406b58:	4629      	mov	r1, r5
  406b5a:	f000 fd0b 	bl	407574 <memmove>
  406b5e:	68a2      	ldr	r2, [r4, #8]
  406b60:	6823      	ldr	r3, [r4, #0]
  406b62:	eba2 020b 	sub.w	r2, r2, fp
  406b66:	445b      	add	r3, fp
  406b68:	60a2      	str	r2, [r4, #8]
  406b6a:	6023      	str	r3, [r4, #0]
  406b6c:	e7af      	b.n	406ace <__sfvwrite_r+0x152>
  406b6e:	6820      	ldr	r0, [r4, #0]
  406b70:	46b8      	mov	r8, r7
  406b72:	46ba      	mov	sl, r7
  406b74:	46bb      	mov	fp, r7
  406b76:	e755      	b.n	406a24 <__sfvwrite_r+0xa8>
  406b78:	6962      	ldr	r2, [r4, #20]
  406b7a:	6820      	ldr	r0, [r4, #0]
  406b7c:	6921      	ldr	r1, [r4, #16]
  406b7e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  406b82:	eba0 0a01 	sub.w	sl, r0, r1
  406b86:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  406b8a:	f10a 0001 	add.w	r0, sl, #1
  406b8e:	ea4f 0868 	mov.w	r8, r8, asr #1
  406b92:	4438      	add	r0, r7
  406b94:	4540      	cmp	r0, r8
  406b96:	4642      	mov	r2, r8
  406b98:	bf84      	itt	hi
  406b9a:	4680      	movhi	r8, r0
  406b9c:	4642      	movhi	r2, r8
  406b9e:	055b      	lsls	r3, r3, #21
  406ba0:	d544      	bpl.n	406c2c <__sfvwrite_r+0x2b0>
  406ba2:	4611      	mov	r1, r2
  406ba4:	9800      	ldr	r0, [sp, #0]
  406ba6:	f000 f92f 	bl	406e08 <_malloc_r>
  406baa:	4683      	mov	fp, r0
  406bac:	2800      	cmp	r0, #0
  406bae:	d055      	beq.n	406c5c <__sfvwrite_r+0x2e0>
  406bb0:	4652      	mov	r2, sl
  406bb2:	6921      	ldr	r1, [r4, #16]
  406bb4:	f000 fc44 	bl	407440 <memcpy>
  406bb8:	89a3      	ldrh	r3, [r4, #12]
  406bba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  406bbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406bc2:	81a3      	strh	r3, [r4, #12]
  406bc4:	eb0b 000a 	add.w	r0, fp, sl
  406bc8:	eba8 030a 	sub.w	r3, r8, sl
  406bcc:	f8c4 b010 	str.w	fp, [r4, #16]
  406bd0:	f8c4 8014 	str.w	r8, [r4, #20]
  406bd4:	6020      	str	r0, [r4, #0]
  406bd6:	60a3      	str	r3, [r4, #8]
  406bd8:	46b8      	mov	r8, r7
  406bda:	46ba      	mov	sl, r7
  406bdc:	46bb      	mov	fp, r7
  406bde:	e721      	b.n	406a24 <__sfvwrite_r+0xa8>
  406be0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  406be4:	42b9      	cmp	r1, r7
  406be6:	bf28      	it	cs
  406be8:	4639      	movcs	r1, r7
  406bea:	464a      	mov	r2, r9
  406bec:	fb91 f1f3 	sdiv	r1, r1, r3
  406bf0:	9800      	ldr	r0, [sp, #0]
  406bf2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406bf4:	fb03 f301 	mul.w	r3, r3, r1
  406bf8:	69e1      	ldr	r1, [r4, #28]
  406bfa:	47b0      	blx	r6
  406bfc:	f1b0 0a00 	subs.w	sl, r0, #0
  406c00:	f73f af1b 	bgt.w	406a3a <__sfvwrite_r+0xbe>
  406c04:	e738      	b.n	406a78 <__sfvwrite_r+0xfc>
  406c06:	461a      	mov	r2, r3
  406c08:	4629      	mov	r1, r5
  406c0a:	9301      	str	r3, [sp, #4]
  406c0c:	f000 fcb2 	bl	407574 <memmove>
  406c10:	6822      	ldr	r2, [r4, #0]
  406c12:	9b01      	ldr	r3, [sp, #4]
  406c14:	9800      	ldr	r0, [sp, #0]
  406c16:	441a      	add	r2, r3
  406c18:	6022      	str	r2, [r4, #0]
  406c1a:	4621      	mov	r1, r4
  406c1c:	f7ff fc4a 	bl	4064b4 <_fflush_r>
  406c20:	9b01      	ldr	r3, [sp, #4]
  406c22:	2800      	cmp	r0, #0
  406c24:	f47f af28 	bne.w	406a78 <__sfvwrite_r+0xfc>
  406c28:	461f      	mov	r7, r3
  406c2a:	e750      	b.n	406ace <__sfvwrite_r+0x152>
  406c2c:	9800      	ldr	r0, [sp, #0]
  406c2e:	f001 f80b 	bl	407c48 <_realloc_r>
  406c32:	4683      	mov	fp, r0
  406c34:	2800      	cmp	r0, #0
  406c36:	d1c5      	bne.n	406bc4 <__sfvwrite_r+0x248>
  406c38:	9d00      	ldr	r5, [sp, #0]
  406c3a:	6921      	ldr	r1, [r4, #16]
  406c3c:	4628      	mov	r0, r5
  406c3e:	f7ff fdb7 	bl	4067b0 <_free_r>
  406c42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406c46:	220c      	movs	r2, #12
  406c48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406c4c:	602a      	str	r2, [r5, #0]
  406c4e:	e715      	b.n	406a7c <__sfvwrite_r+0x100>
  406c50:	f106 0901 	add.w	r9, r6, #1
  406c54:	e722      	b.n	406a9c <__sfvwrite_r+0x120>
  406c56:	f04f 30ff 	mov.w	r0, #4294967295
  406c5a:	e6bf      	b.n	4069dc <__sfvwrite_r+0x60>
  406c5c:	9a00      	ldr	r2, [sp, #0]
  406c5e:	230c      	movs	r3, #12
  406c60:	6013      	str	r3, [r2, #0]
  406c62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406c66:	e709      	b.n	406a7c <__sfvwrite_r+0x100>
  406c68:	7ffffc00 	.word	0x7ffffc00

00406c6c <_fwalk_reent>:
  406c6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406c70:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406c74:	d01f      	beq.n	406cb6 <_fwalk_reent+0x4a>
  406c76:	4688      	mov	r8, r1
  406c78:	4606      	mov	r6, r0
  406c7a:	f04f 0900 	mov.w	r9, #0
  406c7e:	687d      	ldr	r5, [r7, #4]
  406c80:	68bc      	ldr	r4, [r7, #8]
  406c82:	3d01      	subs	r5, #1
  406c84:	d411      	bmi.n	406caa <_fwalk_reent+0x3e>
  406c86:	89a3      	ldrh	r3, [r4, #12]
  406c88:	2b01      	cmp	r3, #1
  406c8a:	f105 35ff 	add.w	r5, r5, #4294967295
  406c8e:	d908      	bls.n	406ca2 <_fwalk_reent+0x36>
  406c90:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406c94:	3301      	adds	r3, #1
  406c96:	4621      	mov	r1, r4
  406c98:	4630      	mov	r0, r6
  406c9a:	d002      	beq.n	406ca2 <_fwalk_reent+0x36>
  406c9c:	47c0      	blx	r8
  406c9e:	ea49 0900 	orr.w	r9, r9, r0
  406ca2:	1c6b      	adds	r3, r5, #1
  406ca4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406ca8:	d1ed      	bne.n	406c86 <_fwalk_reent+0x1a>
  406caa:	683f      	ldr	r7, [r7, #0]
  406cac:	2f00      	cmp	r7, #0
  406cae:	d1e6      	bne.n	406c7e <_fwalk_reent+0x12>
  406cb0:	4648      	mov	r0, r9
  406cb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406cb6:	46b9      	mov	r9, r7
  406cb8:	4648      	mov	r0, r9
  406cba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406cbe:	bf00      	nop

00406cc0 <__locale_mb_cur_max>:
  406cc0:	4b04      	ldr	r3, [pc, #16]	; (406cd4 <__locale_mb_cur_max+0x14>)
  406cc2:	4a05      	ldr	r2, [pc, #20]	; (406cd8 <__locale_mb_cur_max+0x18>)
  406cc4:	681b      	ldr	r3, [r3, #0]
  406cc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  406cc8:	2b00      	cmp	r3, #0
  406cca:	bf08      	it	eq
  406ccc:	4613      	moveq	r3, r2
  406cce:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  406cd2:	4770      	bx	lr
  406cd4:	2000001c 	.word	0x2000001c
  406cd8:	2000044c 	.word	0x2000044c

00406cdc <_localeconv_r>:
  406cdc:	4a04      	ldr	r2, [pc, #16]	; (406cf0 <_localeconv_r+0x14>)
  406cde:	4b05      	ldr	r3, [pc, #20]	; (406cf4 <_localeconv_r+0x18>)
  406ce0:	6812      	ldr	r2, [r2, #0]
  406ce2:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406ce4:	2800      	cmp	r0, #0
  406ce6:	bf08      	it	eq
  406ce8:	4618      	moveq	r0, r3
  406cea:	30f0      	adds	r0, #240	; 0xf0
  406cec:	4770      	bx	lr
  406cee:	bf00      	nop
  406cf0:	2000001c 	.word	0x2000001c
  406cf4:	2000044c 	.word	0x2000044c

00406cf8 <__retarget_lock_init_recursive>:
  406cf8:	4770      	bx	lr
  406cfa:	bf00      	nop

00406cfc <__retarget_lock_close_recursive>:
  406cfc:	4770      	bx	lr
  406cfe:	bf00      	nop

00406d00 <__retarget_lock_acquire_recursive>:
  406d00:	4770      	bx	lr
  406d02:	bf00      	nop

00406d04 <__retarget_lock_release_recursive>:
  406d04:	4770      	bx	lr
  406d06:	bf00      	nop

00406d08 <__swhatbuf_r>:
  406d08:	b570      	push	{r4, r5, r6, lr}
  406d0a:	460c      	mov	r4, r1
  406d0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406d10:	2900      	cmp	r1, #0
  406d12:	b090      	sub	sp, #64	; 0x40
  406d14:	4615      	mov	r5, r2
  406d16:	461e      	mov	r6, r3
  406d18:	db14      	blt.n	406d44 <__swhatbuf_r+0x3c>
  406d1a:	aa01      	add	r2, sp, #4
  406d1c:	f001 fbba 	bl	408494 <_fstat_r>
  406d20:	2800      	cmp	r0, #0
  406d22:	db0f      	blt.n	406d44 <__swhatbuf_r+0x3c>
  406d24:	9a02      	ldr	r2, [sp, #8]
  406d26:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  406d2a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  406d2e:	fab2 f282 	clz	r2, r2
  406d32:	0952      	lsrs	r2, r2, #5
  406d34:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406d38:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406d3c:	6032      	str	r2, [r6, #0]
  406d3e:	602b      	str	r3, [r5, #0]
  406d40:	b010      	add	sp, #64	; 0x40
  406d42:	bd70      	pop	{r4, r5, r6, pc}
  406d44:	89a2      	ldrh	r2, [r4, #12]
  406d46:	2300      	movs	r3, #0
  406d48:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406d4c:	6033      	str	r3, [r6, #0]
  406d4e:	d004      	beq.n	406d5a <__swhatbuf_r+0x52>
  406d50:	2240      	movs	r2, #64	; 0x40
  406d52:	4618      	mov	r0, r3
  406d54:	602a      	str	r2, [r5, #0]
  406d56:	b010      	add	sp, #64	; 0x40
  406d58:	bd70      	pop	{r4, r5, r6, pc}
  406d5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406d5e:	602b      	str	r3, [r5, #0]
  406d60:	b010      	add	sp, #64	; 0x40
  406d62:	bd70      	pop	{r4, r5, r6, pc}

00406d64 <__smakebuf_r>:
  406d64:	898a      	ldrh	r2, [r1, #12]
  406d66:	0792      	lsls	r2, r2, #30
  406d68:	460b      	mov	r3, r1
  406d6a:	d506      	bpl.n	406d7a <__smakebuf_r+0x16>
  406d6c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406d70:	2101      	movs	r1, #1
  406d72:	601a      	str	r2, [r3, #0]
  406d74:	611a      	str	r2, [r3, #16]
  406d76:	6159      	str	r1, [r3, #20]
  406d78:	4770      	bx	lr
  406d7a:	b5f0      	push	{r4, r5, r6, r7, lr}
  406d7c:	b083      	sub	sp, #12
  406d7e:	ab01      	add	r3, sp, #4
  406d80:	466a      	mov	r2, sp
  406d82:	460c      	mov	r4, r1
  406d84:	4606      	mov	r6, r0
  406d86:	f7ff ffbf 	bl	406d08 <__swhatbuf_r>
  406d8a:	9900      	ldr	r1, [sp, #0]
  406d8c:	4605      	mov	r5, r0
  406d8e:	4630      	mov	r0, r6
  406d90:	f000 f83a 	bl	406e08 <_malloc_r>
  406d94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406d98:	b1d8      	cbz	r0, 406dd2 <__smakebuf_r+0x6e>
  406d9a:	9a01      	ldr	r2, [sp, #4]
  406d9c:	4f15      	ldr	r7, [pc, #84]	; (406df4 <__smakebuf_r+0x90>)
  406d9e:	9900      	ldr	r1, [sp, #0]
  406da0:	63f7      	str	r7, [r6, #60]	; 0x3c
  406da2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  406da6:	81a3      	strh	r3, [r4, #12]
  406da8:	6020      	str	r0, [r4, #0]
  406daa:	6120      	str	r0, [r4, #16]
  406dac:	6161      	str	r1, [r4, #20]
  406dae:	b91a      	cbnz	r2, 406db8 <__smakebuf_r+0x54>
  406db0:	432b      	orrs	r3, r5
  406db2:	81a3      	strh	r3, [r4, #12]
  406db4:	b003      	add	sp, #12
  406db6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406db8:	4630      	mov	r0, r6
  406dba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406dbe:	f001 fb7d 	bl	4084bc <_isatty_r>
  406dc2:	b1a0      	cbz	r0, 406dee <__smakebuf_r+0x8a>
  406dc4:	89a3      	ldrh	r3, [r4, #12]
  406dc6:	f023 0303 	bic.w	r3, r3, #3
  406dca:	f043 0301 	orr.w	r3, r3, #1
  406dce:	b21b      	sxth	r3, r3
  406dd0:	e7ee      	b.n	406db0 <__smakebuf_r+0x4c>
  406dd2:	059a      	lsls	r2, r3, #22
  406dd4:	d4ee      	bmi.n	406db4 <__smakebuf_r+0x50>
  406dd6:	f023 0303 	bic.w	r3, r3, #3
  406dda:	f104 0243 	add.w	r2, r4, #67	; 0x43
  406dde:	f043 0302 	orr.w	r3, r3, #2
  406de2:	2101      	movs	r1, #1
  406de4:	81a3      	strh	r3, [r4, #12]
  406de6:	6022      	str	r2, [r4, #0]
  406de8:	6122      	str	r2, [r4, #16]
  406dea:	6161      	str	r1, [r4, #20]
  406dec:	e7e2      	b.n	406db4 <__smakebuf_r+0x50>
  406dee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406df2:	e7dd      	b.n	406db0 <__smakebuf_r+0x4c>
  406df4:	00406509 	.word	0x00406509

00406df8 <malloc>:
  406df8:	4b02      	ldr	r3, [pc, #8]	; (406e04 <malloc+0xc>)
  406dfa:	4601      	mov	r1, r0
  406dfc:	6818      	ldr	r0, [r3, #0]
  406dfe:	f000 b803 	b.w	406e08 <_malloc_r>
  406e02:	bf00      	nop
  406e04:	2000001c 	.word	0x2000001c

00406e08 <_malloc_r>:
  406e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e0c:	f101 060b 	add.w	r6, r1, #11
  406e10:	2e16      	cmp	r6, #22
  406e12:	b083      	sub	sp, #12
  406e14:	4605      	mov	r5, r0
  406e16:	f240 809e 	bls.w	406f56 <_malloc_r+0x14e>
  406e1a:	f036 0607 	bics.w	r6, r6, #7
  406e1e:	f100 80bd 	bmi.w	406f9c <_malloc_r+0x194>
  406e22:	42b1      	cmp	r1, r6
  406e24:	f200 80ba 	bhi.w	406f9c <_malloc_r+0x194>
  406e28:	f000 fc08 	bl	40763c <__malloc_lock>
  406e2c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406e30:	f0c0 8293 	bcc.w	40735a <_malloc_r+0x552>
  406e34:	0a73      	lsrs	r3, r6, #9
  406e36:	f000 80b8 	beq.w	406faa <_malloc_r+0x1a2>
  406e3a:	2b04      	cmp	r3, #4
  406e3c:	f200 8179 	bhi.w	407132 <_malloc_r+0x32a>
  406e40:	09b3      	lsrs	r3, r6, #6
  406e42:	f103 0039 	add.w	r0, r3, #57	; 0x39
  406e46:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  406e4a:	00c3      	lsls	r3, r0, #3
  406e4c:	4fbf      	ldr	r7, [pc, #764]	; (40714c <_malloc_r+0x344>)
  406e4e:	443b      	add	r3, r7
  406e50:	f1a3 0108 	sub.w	r1, r3, #8
  406e54:	685c      	ldr	r4, [r3, #4]
  406e56:	42a1      	cmp	r1, r4
  406e58:	d106      	bne.n	406e68 <_malloc_r+0x60>
  406e5a:	e00c      	b.n	406e76 <_malloc_r+0x6e>
  406e5c:	2a00      	cmp	r2, #0
  406e5e:	f280 80aa 	bge.w	406fb6 <_malloc_r+0x1ae>
  406e62:	68e4      	ldr	r4, [r4, #12]
  406e64:	42a1      	cmp	r1, r4
  406e66:	d006      	beq.n	406e76 <_malloc_r+0x6e>
  406e68:	6863      	ldr	r3, [r4, #4]
  406e6a:	f023 0303 	bic.w	r3, r3, #3
  406e6e:	1b9a      	subs	r2, r3, r6
  406e70:	2a0f      	cmp	r2, #15
  406e72:	ddf3      	ble.n	406e5c <_malloc_r+0x54>
  406e74:	4670      	mov	r0, lr
  406e76:	693c      	ldr	r4, [r7, #16]
  406e78:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 407160 <_malloc_r+0x358>
  406e7c:	4574      	cmp	r4, lr
  406e7e:	f000 81ab 	beq.w	4071d8 <_malloc_r+0x3d0>
  406e82:	6863      	ldr	r3, [r4, #4]
  406e84:	f023 0303 	bic.w	r3, r3, #3
  406e88:	1b9a      	subs	r2, r3, r6
  406e8a:	2a0f      	cmp	r2, #15
  406e8c:	f300 8190 	bgt.w	4071b0 <_malloc_r+0x3a8>
  406e90:	2a00      	cmp	r2, #0
  406e92:	f8c7 e014 	str.w	lr, [r7, #20]
  406e96:	f8c7 e010 	str.w	lr, [r7, #16]
  406e9a:	f280 809d 	bge.w	406fd8 <_malloc_r+0x1d0>
  406e9e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406ea2:	f080 8161 	bcs.w	407168 <_malloc_r+0x360>
  406ea6:	08db      	lsrs	r3, r3, #3
  406ea8:	f103 0c01 	add.w	ip, r3, #1
  406eac:	1099      	asrs	r1, r3, #2
  406eae:	687a      	ldr	r2, [r7, #4]
  406eb0:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406eb4:	f8c4 8008 	str.w	r8, [r4, #8]
  406eb8:	2301      	movs	r3, #1
  406eba:	408b      	lsls	r3, r1
  406ebc:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406ec0:	4313      	orrs	r3, r2
  406ec2:	3908      	subs	r1, #8
  406ec4:	60e1      	str	r1, [r4, #12]
  406ec6:	607b      	str	r3, [r7, #4]
  406ec8:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406ecc:	f8c8 400c 	str.w	r4, [r8, #12]
  406ed0:	1082      	asrs	r2, r0, #2
  406ed2:	2401      	movs	r4, #1
  406ed4:	4094      	lsls	r4, r2
  406ed6:	429c      	cmp	r4, r3
  406ed8:	f200 808b 	bhi.w	406ff2 <_malloc_r+0x1ea>
  406edc:	421c      	tst	r4, r3
  406ede:	d106      	bne.n	406eee <_malloc_r+0xe6>
  406ee0:	f020 0003 	bic.w	r0, r0, #3
  406ee4:	0064      	lsls	r4, r4, #1
  406ee6:	421c      	tst	r4, r3
  406ee8:	f100 0004 	add.w	r0, r0, #4
  406eec:	d0fa      	beq.n	406ee4 <_malloc_r+0xdc>
  406eee:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406ef2:	46cc      	mov	ip, r9
  406ef4:	4680      	mov	r8, r0
  406ef6:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406efa:	459c      	cmp	ip, r3
  406efc:	d107      	bne.n	406f0e <_malloc_r+0x106>
  406efe:	e16d      	b.n	4071dc <_malloc_r+0x3d4>
  406f00:	2a00      	cmp	r2, #0
  406f02:	f280 817b 	bge.w	4071fc <_malloc_r+0x3f4>
  406f06:	68db      	ldr	r3, [r3, #12]
  406f08:	459c      	cmp	ip, r3
  406f0a:	f000 8167 	beq.w	4071dc <_malloc_r+0x3d4>
  406f0e:	6859      	ldr	r1, [r3, #4]
  406f10:	f021 0103 	bic.w	r1, r1, #3
  406f14:	1b8a      	subs	r2, r1, r6
  406f16:	2a0f      	cmp	r2, #15
  406f18:	ddf2      	ble.n	406f00 <_malloc_r+0xf8>
  406f1a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406f1e:	f8d3 8008 	ldr.w	r8, [r3, #8]
  406f22:	9300      	str	r3, [sp, #0]
  406f24:	199c      	adds	r4, r3, r6
  406f26:	4628      	mov	r0, r5
  406f28:	f046 0601 	orr.w	r6, r6, #1
  406f2c:	f042 0501 	orr.w	r5, r2, #1
  406f30:	605e      	str	r6, [r3, #4]
  406f32:	f8c8 c00c 	str.w	ip, [r8, #12]
  406f36:	f8cc 8008 	str.w	r8, [ip, #8]
  406f3a:	617c      	str	r4, [r7, #20]
  406f3c:	613c      	str	r4, [r7, #16]
  406f3e:	f8c4 e00c 	str.w	lr, [r4, #12]
  406f42:	f8c4 e008 	str.w	lr, [r4, #8]
  406f46:	6065      	str	r5, [r4, #4]
  406f48:	505a      	str	r2, [r3, r1]
  406f4a:	f000 fb7d 	bl	407648 <__malloc_unlock>
  406f4e:	9b00      	ldr	r3, [sp, #0]
  406f50:	f103 0408 	add.w	r4, r3, #8
  406f54:	e01e      	b.n	406f94 <_malloc_r+0x18c>
  406f56:	2910      	cmp	r1, #16
  406f58:	d820      	bhi.n	406f9c <_malloc_r+0x194>
  406f5a:	f000 fb6f 	bl	40763c <__malloc_lock>
  406f5e:	2610      	movs	r6, #16
  406f60:	2318      	movs	r3, #24
  406f62:	2002      	movs	r0, #2
  406f64:	4f79      	ldr	r7, [pc, #484]	; (40714c <_malloc_r+0x344>)
  406f66:	443b      	add	r3, r7
  406f68:	f1a3 0208 	sub.w	r2, r3, #8
  406f6c:	685c      	ldr	r4, [r3, #4]
  406f6e:	4294      	cmp	r4, r2
  406f70:	f000 813d 	beq.w	4071ee <_malloc_r+0x3e6>
  406f74:	6863      	ldr	r3, [r4, #4]
  406f76:	68e1      	ldr	r1, [r4, #12]
  406f78:	68a6      	ldr	r6, [r4, #8]
  406f7a:	f023 0303 	bic.w	r3, r3, #3
  406f7e:	4423      	add	r3, r4
  406f80:	4628      	mov	r0, r5
  406f82:	685a      	ldr	r2, [r3, #4]
  406f84:	60f1      	str	r1, [r6, #12]
  406f86:	f042 0201 	orr.w	r2, r2, #1
  406f8a:	608e      	str	r6, [r1, #8]
  406f8c:	605a      	str	r2, [r3, #4]
  406f8e:	f000 fb5b 	bl	407648 <__malloc_unlock>
  406f92:	3408      	adds	r4, #8
  406f94:	4620      	mov	r0, r4
  406f96:	b003      	add	sp, #12
  406f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406f9c:	2400      	movs	r4, #0
  406f9e:	230c      	movs	r3, #12
  406fa0:	4620      	mov	r0, r4
  406fa2:	602b      	str	r3, [r5, #0]
  406fa4:	b003      	add	sp, #12
  406fa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406faa:	2040      	movs	r0, #64	; 0x40
  406fac:	f44f 7300 	mov.w	r3, #512	; 0x200
  406fb0:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406fb4:	e74a      	b.n	406e4c <_malloc_r+0x44>
  406fb6:	4423      	add	r3, r4
  406fb8:	68e1      	ldr	r1, [r4, #12]
  406fba:	685a      	ldr	r2, [r3, #4]
  406fbc:	68a6      	ldr	r6, [r4, #8]
  406fbe:	f042 0201 	orr.w	r2, r2, #1
  406fc2:	60f1      	str	r1, [r6, #12]
  406fc4:	4628      	mov	r0, r5
  406fc6:	608e      	str	r6, [r1, #8]
  406fc8:	605a      	str	r2, [r3, #4]
  406fca:	f000 fb3d 	bl	407648 <__malloc_unlock>
  406fce:	3408      	adds	r4, #8
  406fd0:	4620      	mov	r0, r4
  406fd2:	b003      	add	sp, #12
  406fd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406fd8:	4423      	add	r3, r4
  406fda:	4628      	mov	r0, r5
  406fdc:	685a      	ldr	r2, [r3, #4]
  406fde:	f042 0201 	orr.w	r2, r2, #1
  406fe2:	605a      	str	r2, [r3, #4]
  406fe4:	f000 fb30 	bl	407648 <__malloc_unlock>
  406fe8:	3408      	adds	r4, #8
  406fea:	4620      	mov	r0, r4
  406fec:	b003      	add	sp, #12
  406fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406ff2:	68bc      	ldr	r4, [r7, #8]
  406ff4:	6863      	ldr	r3, [r4, #4]
  406ff6:	f023 0803 	bic.w	r8, r3, #3
  406ffa:	45b0      	cmp	r8, r6
  406ffc:	d304      	bcc.n	407008 <_malloc_r+0x200>
  406ffe:	eba8 0306 	sub.w	r3, r8, r6
  407002:	2b0f      	cmp	r3, #15
  407004:	f300 8085 	bgt.w	407112 <_malloc_r+0x30a>
  407008:	f8df 9158 	ldr.w	r9, [pc, #344]	; 407164 <_malloc_r+0x35c>
  40700c:	4b50      	ldr	r3, [pc, #320]	; (407150 <_malloc_r+0x348>)
  40700e:	f8d9 2000 	ldr.w	r2, [r9]
  407012:	681b      	ldr	r3, [r3, #0]
  407014:	3201      	adds	r2, #1
  407016:	4433      	add	r3, r6
  407018:	eb04 0a08 	add.w	sl, r4, r8
  40701c:	f000 8155 	beq.w	4072ca <_malloc_r+0x4c2>
  407020:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  407024:	330f      	adds	r3, #15
  407026:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40702a:	f02b 0b0f 	bic.w	fp, fp, #15
  40702e:	4659      	mov	r1, fp
  407030:	4628      	mov	r0, r5
  407032:	f000 ffaf 	bl	407f94 <_sbrk_r>
  407036:	1c41      	adds	r1, r0, #1
  407038:	4602      	mov	r2, r0
  40703a:	f000 80fc 	beq.w	407236 <_malloc_r+0x42e>
  40703e:	4582      	cmp	sl, r0
  407040:	f200 80f7 	bhi.w	407232 <_malloc_r+0x42a>
  407044:	4b43      	ldr	r3, [pc, #268]	; (407154 <_malloc_r+0x34c>)
  407046:	6819      	ldr	r1, [r3, #0]
  407048:	4459      	add	r1, fp
  40704a:	6019      	str	r1, [r3, #0]
  40704c:	f000 814d 	beq.w	4072ea <_malloc_r+0x4e2>
  407050:	f8d9 0000 	ldr.w	r0, [r9]
  407054:	3001      	adds	r0, #1
  407056:	bf1b      	ittet	ne
  407058:	eba2 0a0a 	subne.w	sl, r2, sl
  40705c:	4451      	addne	r1, sl
  40705e:	f8c9 2000 	streq.w	r2, [r9]
  407062:	6019      	strne	r1, [r3, #0]
  407064:	f012 0107 	ands.w	r1, r2, #7
  407068:	f000 8115 	beq.w	407296 <_malloc_r+0x48e>
  40706c:	f1c1 0008 	rsb	r0, r1, #8
  407070:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  407074:	4402      	add	r2, r0
  407076:	3108      	adds	r1, #8
  407078:	eb02 090b 	add.w	r9, r2, fp
  40707c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  407080:	eba1 0909 	sub.w	r9, r1, r9
  407084:	4649      	mov	r1, r9
  407086:	4628      	mov	r0, r5
  407088:	9301      	str	r3, [sp, #4]
  40708a:	9200      	str	r2, [sp, #0]
  40708c:	f000 ff82 	bl	407f94 <_sbrk_r>
  407090:	1c43      	adds	r3, r0, #1
  407092:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407096:	f000 8143 	beq.w	407320 <_malloc_r+0x518>
  40709a:	1a80      	subs	r0, r0, r2
  40709c:	4448      	add	r0, r9
  40709e:	f040 0001 	orr.w	r0, r0, #1
  4070a2:	6819      	ldr	r1, [r3, #0]
  4070a4:	60ba      	str	r2, [r7, #8]
  4070a6:	4449      	add	r1, r9
  4070a8:	42bc      	cmp	r4, r7
  4070aa:	6050      	str	r0, [r2, #4]
  4070ac:	6019      	str	r1, [r3, #0]
  4070ae:	d017      	beq.n	4070e0 <_malloc_r+0x2d8>
  4070b0:	f1b8 0f0f 	cmp.w	r8, #15
  4070b4:	f240 80fb 	bls.w	4072ae <_malloc_r+0x4a6>
  4070b8:	6860      	ldr	r0, [r4, #4]
  4070ba:	f1a8 020c 	sub.w	r2, r8, #12
  4070be:	f022 0207 	bic.w	r2, r2, #7
  4070c2:	eb04 0e02 	add.w	lr, r4, r2
  4070c6:	f000 0001 	and.w	r0, r0, #1
  4070ca:	f04f 0c05 	mov.w	ip, #5
  4070ce:	4310      	orrs	r0, r2
  4070d0:	2a0f      	cmp	r2, #15
  4070d2:	6060      	str	r0, [r4, #4]
  4070d4:	f8ce c004 	str.w	ip, [lr, #4]
  4070d8:	f8ce c008 	str.w	ip, [lr, #8]
  4070dc:	f200 8117 	bhi.w	40730e <_malloc_r+0x506>
  4070e0:	4b1d      	ldr	r3, [pc, #116]	; (407158 <_malloc_r+0x350>)
  4070e2:	68bc      	ldr	r4, [r7, #8]
  4070e4:	681a      	ldr	r2, [r3, #0]
  4070e6:	4291      	cmp	r1, r2
  4070e8:	bf88      	it	hi
  4070ea:	6019      	strhi	r1, [r3, #0]
  4070ec:	4b1b      	ldr	r3, [pc, #108]	; (40715c <_malloc_r+0x354>)
  4070ee:	681a      	ldr	r2, [r3, #0]
  4070f0:	4291      	cmp	r1, r2
  4070f2:	6862      	ldr	r2, [r4, #4]
  4070f4:	bf88      	it	hi
  4070f6:	6019      	strhi	r1, [r3, #0]
  4070f8:	f022 0203 	bic.w	r2, r2, #3
  4070fc:	4296      	cmp	r6, r2
  4070fe:	eba2 0306 	sub.w	r3, r2, r6
  407102:	d801      	bhi.n	407108 <_malloc_r+0x300>
  407104:	2b0f      	cmp	r3, #15
  407106:	dc04      	bgt.n	407112 <_malloc_r+0x30a>
  407108:	4628      	mov	r0, r5
  40710a:	f000 fa9d 	bl	407648 <__malloc_unlock>
  40710e:	2400      	movs	r4, #0
  407110:	e740      	b.n	406f94 <_malloc_r+0x18c>
  407112:	19a2      	adds	r2, r4, r6
  407114:	f043 0301 	orr.w	r3, r3, #1
  407118:	f046 0601 	orr.w	r6, r6, #1
  40711c:	6066      	str	r6, [r4, #4]
  40711e:	4628      	mov	r0, r5
  407120:	60ba      	str	r2, [r7, #8]
  407122:	6053      	str	r3, [r2, #4]
  407124:	f000 fa90 	bl	407648 <__malloc_unlock>
  407128:	3408      	adds	r4, #8
  40712a:	4620      	mov	r0, r4
  40712c:	b003      	add	sp, #12
  40712e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407132:	2b14      	cmp	r3, #20
  407134:	d971      	bls.n	40721a <_malloc_r+0x412>
  407136:	2b54      	cmp	r3, #84	; 0x54
  407138:	f200 80a3 	bhi.w	407282 <_malloc_r+0x47a>
  40713c:	0b33      	lsrs	r3, r6, #12
  40713e:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  407142:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  407146:	00c3      	lsls	r3, r0, #3
  407148:	e680      	b.n	406e4c <_malloc_r+0x44>
  40714a:	bf00      	nop
  40714c:	200005b8 	.word	0x200005b8
  407150:	20000e58 	.word	0x20000e58
  407154:	20000e28 	.word	0x20000e28
  407158:	20000e50 	.word	0x20000e50
  40715c:	20000e54 	.word	0x20000e54
  407160:	200005c0 	.word	0x200005c0
  407164:	200009c0 	.word	0x200009c0
  407168:	0a5a      	lsrs	r2, r3, #9
  40716a:	2a04      	cmp	r2, #4
  40716c:	d95b      	bls.n	407226 <_malloc_r+0x41e>
  40716e:	2a14      	cmp	r2, #20
  407170:	f200 80ae 	bhi.w	4072d0 <_malloc_r+0x4c8>
  407174:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  407178:	00c9      	lsls	r1, r1, #3
  40717a:	325b      	adds	r2, #91	; 0x5b
  40717c:	eb07 0c01 	add.w	ip, r7, r1
  407180:	5879      	ldr	r1, [r7, r1]
  407182:	f1ac 0c08 	sub.w	ip, ip, #8
  407186:	458c      	cmp	ip, r1
  407188:	f000 8088 	beq.w	40729c <_malloc_r+0x494>
  40718c:	684a      	ldr	r2, [r1, #4]
  40718e:	f022 0203 	bic.w	r2, r2, #3
  407192:	4293      	cmp	r3, r2
  407194:	d273      	bcs.n	40727e <_malloc_r+0x476>
  407196:	6889      	ldr	r1, [r1, #8]
  407198:	458c      	cmp	ip, r1
  40719a:	d1f7      	bne.n	40718c <_malloc_r+0x384>
  40719c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4071a0:	687b      	ldr	r3, [r7, #4]
  4071a2:	60e2      	str	r2, [r4, #12]
  4071a4:	f8c4 c008 	str.w	ip, [r4, #8]
  4071a8:	6094      	str	r4, [r2, #8]
  4071aa:	f8cc 400c 	str.w	r4, [ip, #12]
  4071ae:	e68f      	b.n	406ed0 <_malloc_r+0xc8>
  4071b0:	19a1      	adds	r1, r4, r6
  4071b2:	f046 0c01 	orr.w	ip, r6, #1
  4071b6:	f042 0601 	orr.w	r6, r2, #1
  4071ba:	f8c4 c004 	str.w	ip, [r4, #4]
  4071be:	4628      	mov	r0, r5
  4071c0:	6179      	str	r1, [r7, #20]
  4071c2:	6139      	str	r1, [r7, #16]
  4071c4:	f8c1 e00c 	str.w	lr, [r1, #12]
  4071c8:	f8c1 e008 	str.w	lr, [r1, #8]
  4071cc:	604e      	str	r6, [r1, #4]
  4071ce:	50e2      	str	r2, [r4, r3]
  4071d0:	f000 fa3a 	bl	407648 <__malloc_unlock>
  4071d4:	3408      	adds	r4, #8
  4071d6:	e6dd      	b.n	406f94 <_malloc_r+0x18c>
  4071d8:	687b      	ldr	r3, [r7, #4]
  4071da:	e679      	b.n	406ed0 <_malloc_r+0xc8>
  4071dc:	f108 0801 	add.w	r8, r8, #1
  4071e0:	f018 0f03 	tst.w	r8, #3
  4071e4:	f10c 0c08 	add.w	ip, ip, #8
  4071e8:	f47f ae85 	bne.w	406ef6 <_malloc_r+0xee>
  4071ec:	e02d      	b.n	40724a <_malloc_r+0x442>
  4071ee:	68dc      	ldr	r4, [r3, #12]
  4071f0:	42a3      	cmp	r3, r4
  4071f2:	bf08      	it	eq
  4071f4:	3002      	addeq	r0, #2
  4071f6:	f43f ae3e 	beq.w	406e76 <_malloc_r+0x6e>
  4071fa:	e6bb      	b.n	406f74 <_malloc_r+0x16c>
  4071fc:	4419      	add	r1, r3
  4071fe:	461c      	mov	r4, r3
  407200:	684a      	ldr	r2, [r1, #4]
  407202:	68db      	ldr	r3, [r3, #12]
  407204:	f854 6f08 	ldr.w	r6, [r4, #8]!
  407208:	f042 0201 	orr.w	r2, r2, #1
  40720c:	604a      	str	r2, [r1, #4]
  40720e:	4628      	mov	r0, r5
  407210:	60f3      	str	r3, [r6, #12]
  407212:	609e      	str	r6, [r3, #8]
  407214:	f000 fa18 	bl	407648 <__malloc_unlock>
  407218:	e6bc      	b.n	406f94 <_malloc_r+0x18c>
  40721a:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40721e:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  407222:	00c3      	lsls	r3, r0, #3
  407224:	e612      	b.n	406e4c <_malloc_r+0x44>
  407226:	099a      	lsrs	r2, r3, #6
  407228:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40722c:	00c9      	lsls	r1, r1, #3
  40722e:	3238      	adds	r2, #56	; 0x38
  407230:	e7a4      	b.n	40717c <_malloc_r+0x374>
  407232:	42bc      	cmp	r4, r7
  407234:	d054      	beq.n	4072e0 <_malloc_r+0x4d8>
  407236:	68bc      	ldr	r4, [r7, #8]
  407238:	6862      	ldr	r2, [r4, #4]
  40723a:	f022 0203 	bic.w	r2, r2, #3
  40723e:	e75d      	b.n	4070fc <_malloc_r+0x2f4>
  407240:	f859 3908 	ldr.w	r3, [r9], #-8
  407244:	4599      	cmp	r9, r3
  407246:	f040 8086 	bne.w	407356 <_malloc_r+0x54e>
  40724a:	f010 0f03 	tst.w	r0, #3
  40724e:	f100 30ff 	add.w	r0, r0, #4294967295
  407252:	d1f5      	bne.n	407240 <_malloc_r+0x438>
  407254:	687b      	ldr	r3, [r7, #4]
  407256:	ea23 0304 	bic.w	r3, r3, r4
  40725a:	607b      	str	r3, [r7, #4]
  40725c:	0064      	lsls	r4, r4, #1
  40725e:	429c      	cmp	r4, r3
  407260:	f63f aec7 	bhi.w	406ff2 <_malloc_r+0x1ea>
  407264:	2c00      	cmp	r4, #0
  407266:	f43f aec4 	beq.w	406ff2 <_malloc_r+0x1ea>
  40726a:	421c      	tst	r4, r3
  40726c:	4640      	mov	r0, r8
  40726e:	f47f ae3e 	bne.w	406eee <_malloc_r+0xe6>
  407272:	0064      	lsls	r4, r4, #1
  407274:	421c      	tst	r4, r3
  407276:	f100 0004 	add.w	r0, r0, #4
  40727a:	d0fa      	beq.n	407272 <_malloc_r+0x46a>
  40727c:	e637      	b.n	406eee <_malloc_r+0xe6>
  40727e:	468c      	mov	ip, r1
  407280:	e78c      	b.n	40719c <_malloc_r+0x394>
  407282:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  407286:	d815      	bhi.n	4072b4 <_malloc_r+0x4ac>
  407288:	0bf3      	lsrs	r3, r6, #15
  40728a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40728e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  407292:	00c3      	lsls	r3, r0, #3
  407294:	e5da      	b.n	406e4c <_malloc_r+0x44>
  407296:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40729a:	e6ed      	b.n	407078 <_malloc_r+0x270>
  40729c:	687b      	ldr	r3, [r7, #4]
  40729e:	1092      	asrs	r2, r2, #2
  4072a0:	2101      	movs	r1, #1
  4072a2:	fa01 f202 	lsl.w	r2, r1, r2
  4072a6:	4313      	orrs	r3, r2
  4072a8:	607b      	str	r3, [r7, #4]
  4072aa:	4662      	mov	r2, ip
  4072ac:	e779      	b.n	4071a2 <_malloc_r+0x39a>
  4072ae:	2301      	movs	r3, #1
  4072b0:	6053      	str	r3, [r2, #4]
  4072b2:	e729      	b.n	407108 <_malloc_r+0x300>
  4072b4:	f240 5254 	movw	r2, #1364	; 0x554
  4072b8:	4293      	cmp	r3, r2
  4072ba:	d822      	bhi.n	407302 <_malloc_r+0x4fa>
  4072bc:	0cb3      	lsrs	r3, r6, #18
  4072be:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4072c2:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4072c6:	00c3      	lsls	r3, r0, #3
  4072c8:	e5c0      	b.n	406e4c <_malloc_r+0x44>
  4072ca:	f103 0b10 	add.w	fp, r3, #16
  4072ce:	e6ae      	b.n	40702e <_malloc_r+0x226>
  4072d0:	2a54      	cmp	r2, #84	; 0x54
  4072d2:	d829      	bhi.n	407328 <_malloc_r+0x520>
  4072d4:	0b1a      	lsrs	r2, r3, #12
  4072d6:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4072da:	00c9      	lsls	r1, r1, #3
  4072dc:	326e      	adds	r2, #110	; 0x6e
  4072de:	e74d      	b.n	40717c <_malloc_r+0x374>
  4072e0:	4b20      	ldr	r3, [pc, #128]	; (407364 <_malloc_r+0x55c>)
  4072e2:	6819      	ldr	r1, [r3, #0]
  4072e4:	4459      	add	r1, fp
  4072e6:	6019      	str	r1, [r3, #0]
  4072e8:	e6b2      	b.n	407050 <_malloc_r+0x248>
  4072ea:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4072ee:	2800      	cmp	r0, #0
  4072f0:	f47f aeae 	bne.w	407050 <_malloc_r+0x248>
  4072f4:	eb08 030b 	add.w	r3, r8, fp
  4072f8:	68ba      	ldr	r2, [r7, #8]
  4072fa:	f043 0301 	orr.w	r3, r3, #1
  4072fe:	6053      	str	r3, [r2, #4]
  407300:	e6ee      	b.n	4070e0 <_malloc_r+0x2d8>
  407302:	207f      	movs	r0, #127	; 0x7f
  407304:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  407308:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40730c:	e59e      	b.n	406e4c <_malloc_r+0x44>
  40730e:	f104 0108 	add.w	r1, r4, #8
  407312:	4628      	mov	r0, r5
  407314:	9300      	str	r3, [sp, #0]
  407316:	f7ff fa4b 	bl	4067b0 <_free_r>
  40731a:	9b00      	ldr	r3, [sp, #0]
  40731c:	6819      	ldr	r1, [r3, #0]
  40731e:	e6df      	b.n	4070e0 <_malloc_r+0x2d8>
  407320:	2001      	movs	r0, #1
  407322:	f04f 0900 	mov.w	r9, #0
  407326:	e6bc      	b.n	4070a2 <_malloc_r+0x29a>
  407328:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40732c:	d805      	bhi.n	40733a <_malloc_r+0x532>
  40732e:	0bda      	lsrs	r2, r3, #15
  407330:	f102 0178 	add.w	r1, r2, #120	; 0x78
  407334:	00c9      	lsls	r1, r1, #3
  407336:	3277      	adds	r2, #119	; 0x77
  407338:	e720      	b.n	40717c <_malloc_r+0x374>
  40733a:	f240 5154 	movw	r1, #1364	; 0x554
  40733e:	428a      	cmp	r2, r1
  407340:	d805      	bhi.n	40734e <_malloc_r+0x546>
  407342:	0c9a      	lsrs	r2, r3, #18
  407344:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  407348:	00c9      	lsls	r1, r1, #3
  40734a:	327c      	adds	r2, #124	; 0x7c
  40734c:	e716      	b.n	40717c <_malloc_r+0x374>
  40734e:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  407352:	227e      	movs	r2, #126	; 0x7e
  407354:	e712      	b.n	40717c <_malloc_r+0x374>
  407356:	687b      	ldr	r3, [r7, #4]
  407358:	e780      	b.n	40725c <_malloc_r+0x454>
  40735a:	08f0      	lsrs	r0, r6, #3
  40735c:	f106 0308 	add.w	r3, r6, #8
  407360:	e600      	b.n	406f64 <_malloc_r+0x15c>
  407362:	bf00      	nop
  407364:	20000e28 	.word	0x20000e28

00407368 <__ascii_mbtowc>:
  407368:	b082      	sub	sp, #8
  40736a:	b149      	cbz	r1, 407380 <__ascii_mbtowc+0x18>
  40736c:	b15a      	cbz	r2, 407386 <__ascii_mbtowc+0x1e>
  40736e:	b16b      	cbz	r3, 40738c <__ascii_mbtowc+0x24>
  407370:	7813      	ldrb	r3, [r2, #0]
  407372:	600b      	str	r3, [r1, #0]
  407374:	7812      	ldrb	r2, [r2, #0]
  407376:	1c10      	adds	r0, r2, #0
  407378:	bf18      	it	ne
  40737a:	2001      	movne	r0, #1
  40737c:	b002      	add	sp, #8
  40737e:	4770      	bx	lr
  407380:	a901      	add	r1, sp, #4
  407382:	2a00      	cmp	r2, #0
  407384:	d1f3      	bne.n	40736e <__ascii_mbtowc+0x6>
  407386:	4610      	mov	r0, r2
  407388:	b002      	add	sp, #8
  40738a:	4770      	bx	lr
  40738c:	f06f 0001 	mvn.w	r0, #1
  407390:	e7f4      	b.n	40737c <__ascii_mbtowc+0x14>
  407392:	bf00      	nop
	...

004073a0 <memchr>:
  4073a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4073a4:	2a10      	cmp	r2, #16
  4073a6:	db2b      	blt.n	407400 <memchr+0x60>
  4073a8:	f010 0f07 	tst.w	r0, #7
  4073ac:	d008      	beq.n	4073c0 <memchr+0x20>
  4073ae:	f810 3b01 	ldrb.w	r3, [r0], #1
  4073b2:	3a01      	subs	r2, #1
  4073b4:	428b      	cmp	r3, r1
  4073b6:	d02d      	beq.n	407414 <memchr+0x74>
  4073b8:	f010 0f07 	tst.w	r0, #7
  4073bc:	b342      	cbz	r2, 407410 <memchr+0x70>
  4073be:	d1f6      	bne.n	4073ae <memchr+0xe>
  4073c0:	b4f0      	push	{r4, r5, r6, r7}
  4073c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4073c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4073ca:	f022 0407 	bic.w	r4, r2, #7
  4073ce:	f07f 0700 	mvns.w	r7, #0
  4073d2:	2300      	movs	r3, #0
  4073d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4073d8:	3c08      	subs	r4, #8
  4073da:	ea85 0501 	eor.w	r5, r5, r1
  4073de:	ea86 0601 	eor.w	r6, r6, r1
  4073e2:	fa85 f547 	uadd8	r5, r5, r7
  4073e6:	faa3 f587 	sel	r5, r3, r7
  4073ea:	fa86 f647 	uadd8	r6, r6, r7
  4073ee:	faa5 f687 	sel	r6, r5, r7
  4073f2:	b98e      	cbnz	r6, 407418 <memchr+0x78>
  4073f4:	d1ee      	bne.n	4073d4 <memchr+0x34>
  4073f6:	bcf0      	pop	{r4, r5, r6, r7}
  4073f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4073fc:	f002 0207 	and.w	r2, r2, #7
  407400:	b132      	cbz	r2, 407410 <memchr+0x70>
  407402:	f810 3b01 	ldrb.w	r3, [r0], #1
  407406:	3a01      	subs	r2, #1
  407408:	ea83 0301 	eor.w	r3, r3, r1
  40740c:	b113      	cbz	r3, 407414 <memchr+0x74>
  40740e:	d1f8      	bne.n	407402 <memchr+0x62>
  407410:	2000      	movs	r0, #0
  407412:	4770      	bx	lr
  407414:	3801      	subs	r0, #1
  407416:	4770      	bx	lr
  407418:	2d00      	cmp	r5, #0
  40741a:	bf06      	itte	eq
  40741c:	4635      	moveq	r5, r6
  40741e:	3803      	subeq	r0, #3
  407420:	3807      	subne	r0, #7
  407422:	f015 0f01 	tst.w	r5, #1
  407426:	d107      	bne.n	407438 <memchr+0x98>
  407428:	3001      	adds	r0, #1
  40742a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40742e:	bf02      	ittt	eq
  407430:	3001      	addeq	r0, #1
  407432:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  407436:	3001      	addeq	r0, #1
  407438:	bcf0      	pop	{r4, r5, r6, r7}
  40743a:	3801      	subs	r0, #1
  40743c:	4770      	bx	lr
  40743e:	bf00      	nop

00407440 <memcpy>:
  407440:	4684      	mov	ip, r0
  407442:	ea41 0300 	orr.w	r3, r1, r0
  407446:	f013 0303 	ands.w	r3, r3, #3
  40744a:	d16d      	bne.n	407528 <memcpy+0xe8>
  40744c:	3a40      	subs	r2, #64	; 0x40
  40744e:	d341      	bcc.n	4074d4 <memcpy+0x94>
  407450:	f851 3b04 	ldr.w	r3, [r1], #4
  407454:	f840 3b04 	str.w	r3, [r0], #4
  407458:	f851 3b04 	ldr.w	r3, [r1], #4
  40745c:	f840 3b04 	str.w	r3, [r0], #4
  407460:	f851 3b04 	ldr.w	r3, [r1], #4
  407464:	f840 3b04 	str.w	r3, [r0], #4
  407468:	f851 3b04 	ldr.w	r3, [r1], #4
  40746c:	f840 3b04 	str.w	r3, [r0], #4
  407470:	f851 3b04 	ldr.w	r3, [r1], #4
  407474:	f840 3b04 	str.w	r3, [r0], #4
  407478:	f851 3b04 	ldr.w	r3, [r1], #4
  40747c:	f840 3b04 	str.w	r3, [r0], #4
  407480:	f851 3b04 	ldr.w	r3, [r1], #4
  407484:	f840 3b04 	str.w	r3, [r0], #4
  407488:	f851 3b04 	ldr.w	r3, [r1], #4
  40748c:	f840 3b04 	str.w	r3, [r0], #4
  407490:	f851 3b04 	ldr.w	r3, [r1], #4
  407494:	f840 3b04 	str.w	r3, [r0], #4
  407498:	f851 3b04 	ldr.w	r3, [r1], #4
  40749c:	f840 3b04 	str.w	r3, [r0], #4
  4074a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4074a4:	f840 3b04 	str.w	r3, [r0], #4
  4074a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4074ac:	f840 3b04 	str.w	r3, [r0], #4
  4074b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4074b4:	f840 3b04 	str.w	r3, [r0], #4
  4074b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4074bc:	f840 3b04 	str.w	r3, [r0], #4
  4074c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4074c4:	f840 3b04 	str.w	r3, [r0], #4
  4074c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4074cc:	f840 3b04 	str.w	r3, [r0], #4
  4074d0:	3a40      	subs	r2, #64	; 0x40
  4074d2:	d2bd      	bcs.n	407450 <memcpy+0x10>
  4074d4:	3230      	adds	r2, #48	; 0x30
  4074d6:	d311      	bcc.n	4074fc <memcpy+0xbc>
  4074d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4074dc:	f840 3b04 	str.w	r3, [r0], #4
  4074e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4074e4:	f840 3b04 	str.w	r3, [r0], #4
  4074e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4074ec:	f840 3b04 	str.w	r3, [r0], #4
  4074f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4074f4:	f840 3b04 	str.w	r3, [r0], #4
  4074f8:	3a10      	subs	r2, #16
  4074fa:	d2ed      	bcs.n	4074d8 <memcpy+0x98>
  4074fc:	320c      	adds	r2, #12
  4074fe:	d305      	bcc.n	40750c <memcpy+0xcc>
  407500:	f851 3b04 	ldr.w	r3, [r1], #4
  407504:	f840 3b04 	str.w	r3, [r0], #4
  407508:	3a04      	subs	r2, #4
  40750a:	d2f9      	bcs.n	407500 <memcpy+0xc0>
  40750c:	3204      	adds	r2, #4
  40750e:	d008      	beq.n	407522 <memcpy+0xe2>
  407510:	07d2      	lsls	r2, r2, #31
  407512:	bf1c      	itt	ne
  407514:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407518:	f800 3b01 	strbne.w	r3, [r0], #1
  40751c:	d301      	bcc.n	407522 <memcpy+0xe2>
  40751e:	880b      	ldrh	r3, [r1, #0]
  407520:	8003      	strh	r3, [r0, #0]
  407522:	4660      	mov	r0, ip
  407524:	4770      	bx	lr
  407526:	bf00      	nop
  407528:	2a08      	cmp	r2, #8
  40752a:	d313      	bcc.n	407554 <memcpy+0x114>
  40752c:	078b      	lsls	r3, r1, #30
  40752e:	d08d      	beq.n	40744c <memcpy+0xc>
  407530:	f010 0303 	ands.w	r3, r0, #3
  407534:	d08a      	beq.n	40744c <memcpy+0xc>
  407536:	f1c3 0304 	rsb	r3, r3, #4
  40753a:	1ad2      	subs	r2, r2, r3
  40753c:	07db      	lsls	r3, r3, #31
  40753e:	bf1c      	itt	ne
  407540:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407544:	f800 3b01 	strbne.w	r3, [r0], #1
  407548:	d380      	bcc.n	40744c <memcpy+0xc>
  40754a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40754e:	f820 3b02 	strh.w	r3, [r0], #2
  407552:	e77b      	b.n	40744c <memcpy+0xc>
  407554:	3a04      	subs	r2, #4
  407556:	d3d9      	bcc.n	40750c <memcpy+0xcc>
  407558:	3a01      	subs	r2, #1
  40755a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40755e:	f800 3b01 	strb.w	r3, [r0], #1
  407562:	d2f9      	bcs.n	407558 <memcpy+0x118>
  407564:	780b      	ldrb	r3, [r1, #0]
  407566:	7003      	strb	r3, [r0, #0]
  407568:	784b      	ldrb	r3, [r1, #1]
  40756a:	7043      	strb	r3, [r0, #1]
  40756c:	788b      	ldrb	r3, [r1, #2]
  40756e:	7083      	strb	r3, [r0, #2]
  407570:	4660      	mov	r0, ip
  407572:	4770      	bx	lr

00407574 <memmove>:
  407574:	4288      	cmp	r0, r1
  407576:	b5f0      	push	{r4, r5, r6, r7, lr}
  407578:	d90d      	bls.n	407596 <memmove+0x22>
  40757a:	188b      	adds	r3, r1, r2
  40757c:	4298      	cmp	r0, r3
  40757e:	d20a      	bcs.n	407596 <memmove+0x22>
  407580:	1884      	adds	r4, r0, r2
  407582:	2a00      	cmp	r2, #0
  407584:	d051      	beq.n	40762a <memmove+0xb6>
  407586:	4622      	mov	r2, r4
  407588:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40758c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407590:	4299      	cmp	r1, r3
  407592:	d1f9      	bne.n	407588 <memmove+0x14>
  407594:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407596:	2a0f      	cmp	r2, #15
  407598:	d948      	bls.n	40762c <memmove+0xb8>
  40759a:	ea41 0300 	orr.w	r3, r1, r0
  40759e:	079b      	lsls	r3, r3, #30
  4075a0:	d146      	bne.n	407630 <memmove+0xbc>
  4075a2:	f100 0410 	add.w	r4, r0, #16
  4075a6:	f101 0310 	add.w	r3, r1, #16
  4075aa:	4615      	mov	r5, r2
  4075ac:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4075b0:	f844 6c10 	str.w	r6, [r4, #-16]
  4075b4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4075b8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4075bc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4075c0:	f844 6c08 	str.w	r6, [r4, #-8]
  4075c4:	3d10      	subs	r5, #16
  4075c6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4075ca:	f844 6c04 	str.w	r6, [r4, #-4]
  4075ce:	2d0f      	cmp	r5, #15
  4075d0:	f103 0310 	add.w	r3, r3, #16
  4075d4:	f104 0410 	add.w	r4, r4, #16
  4075d8:	d8e8      	bhi.n	4075ac <memmove+0x38>
  4075da:	f1a2 0310 	sub.w	r3, r2, #16
  4075de:	f023 030f 	bic.w	r3, r3, #15
  4075e2:	f002 0e0f 	and.w	lr, r2, #15
  4075e6:	3310      	adds	r3, #16
  4075e8:	f1be 0f03 	cmp.w	lr, #3
  4075ec:	4419      	add	r1, r3
  4075ee:	4403      	add	r3, r0
  4075f0:	d921      	bls.n	407636 <memmove+0xc2>
  4075f2:	1f1e      	subs	r6, r3, #4
  4075f4:	460d      	mov	r5, r1
  4075f6:	4674      	mov	r4, lr
  4075f8:	3c04      	subs	r4, #4
  4075fa:	f855 7b04 	ldr.w	r7, [r5], #4
  4075fe:	f846 7f04 	str.w	r7, [r6, #4]!
  407602:	2c03      	cmp	r4, #3
  407604:	d8f8      	bhi.n	4075f8 <memmove+0x84>
  407606:	f1ae 0404 	sub.w	r4, lr, #4
  40760a:	f024 0403 	bic.w	r4, r4, #3
  40760e:	3404      	adds	r4, #4
  407610:	4421      	add	r1, r4
  407612:	4423      	add	r3, r4
  407614:	f002 0203 	and.w	r2, r2, #3
  407618:	b162      	cbz	r2, 407634 <memmove+0xc0>
  40761a:	3b01      	subs	r3, #1
  40761c:	440a      	add	r2, r1
  40761e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407622:	f803 4f01 	strb.w	r4, [r3, #1]!
  407626:	428a      	cmp	r2, r1
  407628:	d1f9      	bne.n	40761e <memmove+0xaa>
  40762a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40762c:	4603      	mov	r3, r0
  40762e:	e7f3      	b.n	407618 <memmove+0xa4>
  407630:	4603      	mov	r3, r0
  407632:	e7f2      	b.n	40761a <memmove+0xa6>
  407634:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407636:	4672      	mov	r2, lr
  407638:	e7ee      	b.n	407618 <memmove+0xa4>
  40763a:	bf00      	nop

0040763c <__malloc_lock>:
  40763c:	4801      	ldr	r0, [pc, #4]	; (407644 <__malloc_lock+0x8>)
  40763e:	f7ff bb5f 	b.w	406d00 <__retarget_lock_acquire_recursive>
  407642:	bf00      	nop
  407644:	20000ea0 	.word	0x20000ea0

00407648 <__malloc_unlock>:
  407648:	4801      	ldr	r0, [pc, #4]	; (407650 <__malloc_unlock+0x8>)
  40764a:	f7ff bb5b 	b.w	406d04 <__retarget_lock_release_recursive>
  40764e:	bf00      	nop
  407650:	20000ea0 	.word	0x20000ea0

00407654 <_Balloc>:
  407654:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407656:	b570      	push	{r4, r5, r6, lr}
  407658:	4605      	mov	r5, r0
  40765a:	460c      	mov	r4, r1
  40765c:	b14b      	cbz	r3, 407672 <_Balloc+0x1e>
  40765e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407662:	b180      	cbz	r0, 407686 <_Balloc+0x32>
  407664:	6802      	ldr	r2, [r0, #0]
  407666:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40766a:	2300      	movs	r3, #0
  40766c:	6103      	str	r3, [r0, #16]
  40766e:	60c3      	str	r3, [r0, #12]
  407670:	bd70      	pop	{r4, r5, r6, pc}
  407672:	2221      	movs	r2, #33	; 0x21
  407674:	2104      	movs	r1, #4
  407676:	f000 fe69 	bl	40834c <_calloc_r>
  40767a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40767c:	4603      	mov	r3, r0
  40767e:	2800      	cmp	r0, #0
  407680:	d1ed      	bne.n	40765e <_Balloc+0xa>
  407682:	2000      	movs	r0, #0
  407684:	bd70      	pop	{r4, r5, r6, pc}
  407686:	2101      	movs	r1, #1
  407688:	fa01 f604 	lsl.w	r6, r1, r4
  40768c:	1d72      	adds	r2, r6, #5
  40768e:	4628      	mov	r0, r5
  407690:	0092      	lsls	r2, r2, #2
  407692:	f000 fe5b 	bl	40834c <_calloc_r>
  407696:	2800      	cmp	r0, #0
  407698:	d0f3      	beq.n	407682 <_Balloc+0x2e>
  40769a:	6044      	str	r4, [r0, #4]
  40769c:	6086      	str	r6, [r0, #8]
  40769e:	e7e4      	b.n	40766a <_Balloc+0x16>

004076a0 <_Bfree>:
  4076a0:	b131      	cbz	r1, 4076b0 <_Bfree+0x10>
  4076a2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4076a4:	684a      	ldr	r2, [r1, #4]
  4076a6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4076aa:	6008      	str	r0, [r1, #0]
  4076ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4076b0:	4770      	bx	lr
  4076b2:	bf00      	nop

004076b4 <__multadd>:
  4076b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4076b6:	690c      	ldr	r4, [r1, #16]
  4076b8:	b083      	sub	sp, #12
  4076ba:	460d      	mov	r5, r1
  4076bc:	4606      	mov	r6, r0
  4076be:	f101 0e14 	add.w	lr, r1, #20
  4076c2:	2700      	movs	r7, #0
  4076c4:	f8de 0000 	ldr.w	r0, [lr]
  4076c8:	b281      	uxth	r1, r0
  4076ca:	fb02 3301 	mla	r3, r2, r1, r3
  4076ce:	0c01      	lsrs	r1, r0, #16
  4076d0:	0c18      	lsrs	r0, r3, #16
  4076d2:	fb02 0101 	mla	r1, r2, r1, r0
  4076d6:	b29b      	uxth	r3, r3
  4076d8:	3701      	adds	r7, #1
  4076da:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4076de:	42bc      	cmp	r4, r7
  4076e0:	f84e 3b04 	str.w	r3, [lr], #4
  4076e4:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4076e8:	dcec      	bgt.n	4076c4 <__multadd+0x10>
  4076ea:	b13b      	cbz	r3, 4076fc <__multadd+0x48>
  4076ec:	68aa      	ldr	r2, [r5, #8]
  4076ee:	4294      	cmp	r4, r2
  4076f0:	da07      	bge.n	407702 <__multadd+0x4e>
  4076f2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4076f6:	3401      	adds	r4, #1
  4076f8:	6153      	str	r3, [r2, #20]
  4076fa:	612c      	str	r4, [r5, #16]
  4076fc:	4628      	mov	r0, r5
  4076fe:	b003      	add	sp, #12
  407700:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407702:	6869      	ldr	r1, [r5, #4]
  407704:	9301      	str	r3, [sp, #4]
  407706:	3101      	adds	r1, #1
  407708:	4630      	mov	r0, r6
  40770a:	f7ff ffa3 	bl	407654 <_Balloc>
  40770e:	692a      	ldr	r2, [r5, #16]
  407710:	3202      	adds	r2, #2
  407712:	f105 010c 	add.w	r1, r5, #12
  407716:	4607      	mov	r7, r0
  407718:	0092      	lsls	r2, r2, #2
  40771a:	300c      	adds	r0, #12
  40771c:	f7ff fe90 	bl	407440 <memcpy>
  407720:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  407722:	6869      	ldr	r1, [r5, #4]
  407724:	9b01      	ldr	r3, [sp, #4]
  407726:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40772a:	6028      	str	r0, [r5, #0]
  40772c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407730:	463d      	mov	r5, r7
  407732:	e7de      	b.n	4076f2 <__multadd+0x3e>

00407734 <__hi0bits>:
  407734:	0c02      	lsrs	r2, r0, #16
  407736:	0412      	lsls	r2, r2, #16
  407738:	4603      	mov	r3, r0
  40773a:	b9b2      	cbnz	r2, 40776a <__hi0bits+0x36>
  40773c:	0403      	lsls	r3, r0, #16
  40773e:	2010      	movs	r0, #16
  407740:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  407744:	bf04      	itt	eq
  407746:	021b      	lsleq	r3, r3, #8
  407748:	3008      	addeq	r0, #8
  40774a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40774e:	bf04      	itt	eq
  407750:	011b      	lsleq	r3, r3, #4
  407752:	3004      	addeq	r0, #4
  407754:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  407758:	bf04      	itt	eq
  40775a:	009b      	lsleq	r3, r3, #2
  40775c:	3002      	addeq	r0, #2
  40775e:	2b00      	cmp	r3, #0
  407760:	db02      	blt.n	407768 <__hi0bits+0x34>
  407762:	005b      	lsls	r3, r3, #1
  407764:	d403      	bmi.n	40776e <__hi0bits+0x3a>
  407766:	2020      	movs	r0, #32
  407768:	4770      	bx	lr
  40776a:	2000      	movs	r0, #0
  40776c:	e7e8      	b.n	407740 <__hi0bits+0xc>
  40776e:	3001      	adds	r0, #1
  407770:	4770      	bx	lr
  407772:	bf00      	nop

00407774 <__lo0bits>:
  407774:	6803      	ldr	r3, [r0, #0]
  407776:	f013 0207 	ands.w	r2, r3, #7
  40777a:	4601      	mov	r1, r0
  40777c:	d007      	beq.n	40778e <__lo0bits+0x1a>
  40777e:	07da      	lsls	r2, r3, #31
  407780:	d421      	bmi.n	4077c6 <__lo0bits+0x52>
  407782:	0798      	lsls	r0, r3, #30
  407784:	d421      	bmi.n	4077ca <__lo0bits+0x56>
  407786:	089b      	lsrs	r3, r3, #2
  407788:	600b      	str	r3, [r1, #0]
  40778a:	2002      	movs	r0, #2
  40778c:	4770      	bx	lr
  40778e:	b298      	uxth	r0, r3
  407790:	b198      	cbz	r0, 4077ba <__lo0bits+0x46>
  407792:	4610      	mov	r0, r2
  407794:	f013 0fff 	tst.w	r3, #255	; 0xff
  407798:	bf04      	itt	eq
  40779a:	0a1b      	lsreq	r3, r3, #8
  40779c:	3008      	addeq	r0, #8
  40779e:	071a      	lsls	r2, r3, #28
  4077a0:	bf04      	itt	eq
  4077a2:	091b      	lsreq	r3, r3, #4
  4077a4:	3004      	addeq	r0, #4
  4077a6:	079a      	lsls	r2, r3, #30
  4077a8:	bf04      	itt	eq
  4077aa:	089b      	lsreq	r3, r3, #2
  4077ac:	3002      	addeq	r0, #2
  4077ae:	07da      	lsls	r2, r3, #31
  4077b0:	d407      	bmi.n	4077c2 <__lo0bits+0x4e>
  4077b2:	085b      	lsrs	r3, r3, #1
  4077b4:	d104      	bne.n	4077c0 <__lo0bits+0x4c>
  4077b6:	2020      	movs	r0, #32
  4077b8:	4770      	bx	lr
  4077ba:	0c1b      	lsrs	r3, r3, #16
  4077bc:	2010      	movs	r0, #16
  4077be:	e7e9      	b.n	407794 <__lo0bits+0x20>
  4077c0:	3001      	adds	r0, #1
  4077c2:	600b      	str	r3, [r1, #0]
  4077c4:	4770      	bx	lr
  4077c6:	2000      	movs	r0, #0
  4077c8:	4770      	bx	lr
  4077ca:	085b      	lsrs	r3, r3, #1
  4077cc:	600b      	str	r3, [r1, #0]
  4077ce:	2001      	movs	r0, #1
  4077d0:	4770      	bx	lr
  4077d2:	bf00      	nop

004077d4 <__i2b>:
  4077d4:	b510      	push	{r4, lr}
  4077d6:	460c      	mov	r4, r1
  4077d8:	2101      	movs	r1, #1
  4077da:	f7ff ff3b 	bl	407654 <_Balloc>
  4077de:	2201      	movs	r2, #1
  4077e0:	6144      	str	r4, [r0, #20]
  4077e2:	6102      	str	r2, [r0, #16]
  4077e4:	bd10      	pop	{r4, pc}
  4077e6:	bf00      	nop

004077e8 <__multiply>:
  4077e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4077ec:	690c      	ldr	r4, [r1, #16]
  4077ee:	6915      	ldr	r5, [r2, #16]
  4077f0:	42ac      	cmp	r4, r5
  4077f2:	b083      	sub	sp, #12
  4077f4:	468b      	mov	fp, r1
  4077f6:	4616      	mov	r6, r2
  4077f8:	da04      	bge.n	407804 <__multiply+0x1c>
  4077fa:	4622      	mov	r2, r4
  4077fc:	46b3      	mov	fp, r6
  4077fe:	462c      	mov	r4, r5
  407800:	460e      	mov	r6, r1
  407802:	4615      	mov	r5, r2
  407804:	f8db 3008 	ldr.w	r3, [fp, #8]
  407808:	f8db 1004 	ldr.w	r1, [fp, #4]
  40780c:	eb04 0805 	add.w	r8, r4, r5
  407810:	4598      	cmp	r8, r3
  407812:	bfc8      	it	gt
  407814:	3101      	addgt	r1, #1
  407816:	f7ff ff1d 	bl	407654 <_Balloc>
  40781a:	f100 0914 	add.w	r9, r0, #20
  40781e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  407822:	45d1      	cmp	r9, sl
  407824:	9000      	str	r0, [sp, #0]
  407826:	d205      	bcs.n	407834 <__multiply+0x4c>
  407828:	464b      	mov	r3, r9
  40782a:	2100      	movs	r1, #0
  40782c:	f843 1b04 	str.w	r1, [r3], #4
  407830:	459a      	cmp	sl, r3
  407832:	d8fb      	bhi.n	40782c <__multiply+0x44>
  407834:	f106 0c14 	add.w	ip, r6, #20
  407838:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40783c:	f10b 0b14 	add.w	fp, fp, #20
  407840:	459c      	cmp	ip, r3
  407842:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  407846:	d24c      	bcs.n	4078e2 <__multiply+0xfa>
  407848:	f8cd a004 	str.w	sl, [sp, #4]
  40784c:	469a      	mov	sl, r3
  40784e:	f8dc 5000 	ldr.w	r5, [ip]
  407852:	b2af      	uxth	r7, r5
  407854:	b1ef      	cbz	r7, 407892 <__multiply+0xaa>
  407856:	2100      	movs	r1, #0
  407858:	464d      	mov	r5, r9
  40785a:	465e      	mov	r6, fp
  40785c:	460c      	mov	r4, r1
  40785e:	f856 2b04 	ldr.w	r2, [r6], #4
  407862:	6828      	ldr	r0, [r5, #0]
  407864:	b293      	uxth	r3, r2
  407866:	b281      	uxth	r1, r0
  407868:	fb07 1303 	mla	r3, r7, r3, r1
  40786c:	0c12      	lsrs	r2, r2, #16
  40786e:	0c01      	lsrs	r1, r0, #16
  407870:	4423      	add	r3, r4
  407872:	fb07 1102 	mla	r1, r7, r2, r1
  407876:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40787a:	b29b      	uxth	r3, r3
  40787c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407880:	45b6      	cmp	lr, r6
  407882:	f845 3b04 	str.w	r3, [r5], #4
  407886:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40788a:	d8e8      	bhi.n	40785e <__multiply+0x76>
  40788c:	602c      	str	r4, [r5, #0]
  40788e:	f8dc 5000 	ldr.w	r5, [ip]
  407892:	0c2d      	lsrs	r5, r5, #16
  407894:	d01d      	beq.n	4078d2 <__multiply+0xea>
  407896:	f8d9 3000 	ldr.w	r3, [r9]
  40789a:	4648      	mov	r0, r9
  40789c:	461c      	mov	r4, r3
  40789e:	4659      	mov	r1, fp
  4078a0:	2200      	movs	r2, #0
  4078a2:	880e      	ldrh	r6, [r1, #0]
  4078a4:	0c24      	lsrs	r4, r4, #16
  4078a6:	fb05 4406 	mla	r4, r5, r6, r4
  4078aa:	4422      	add	r2, r4
  4078ac:	b29b      	uxth	r3, r3
  4078ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4078b2:	f840 3b04 	str.w	r3, [r0], #4
  4078b6:	f851 3b04 	ldr.w	r3, [r1], #4
  4078ba:	6804      	ldr	r4, [r0, #0]
  4078bc:	0c1b      	lsrs	r3, r3, #16
  4078be:	b2a6      	uxth	r6, r4
  4078c0:	fb05 6303 	mla	r3, r5, r3, r6
  4078c4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4078c8:	458e      	cmp	lr, r1
  4078ca:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4078ce:	d8e8      	bhi.n	4078a2 <__multiply+0xba>
  4078d0:	6003      	str	r3, [r0, #0]
  4078d2:	f10c 0c04 	add.w	ip, ip, #4
  4078d6:	45e2      	cmp	sl, ip
  4078d8:	f109 0904 	add.w	r9, r9, #4
  4078dc:	d8b7      	bhi.n	40784e <__multiply+0x66>
  4078de:	f8dd a004 	ldr.w	sl, [sp, #4]
  4078e2:	f1b8 0f00 	cmp.w	r8, #0
  4078e6:	dd0b      	ble.n	407900 <__multiply+0x118>
  4078e8:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4078ec:	f1aa 0a04 	sub.w	sl, sl, #4
  4078f0:	b11b      	cbz	r3, 4078fa <__multiply+0x112>
  4078f2:	e005      	b.n	407900 <__multiply+0x118>
  4078f4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4078f8:	b913      	cbnz	r3, 407900 <__multiply+0x118>
  4078fa:	f1b8 0801 	subs.w	r8, r8, #1
  4078fe:	d1f9      	bne.n	4078f4 <__multiply+0x10c>
  407900:	9800      	ldr	r0, [sp, #0]
  407902:	f8c0 8010 	str.w	r8, [r0, #16]
  407906:	b003      	add	sp, #12
  407908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040790c <__pow5mult>:
  40790c:	f012 0303 	ands.w	r3, r2, #3
  407910:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407914:	4614      	mov	r4, r2
  407916:	4607      	mov	r7, r0
  407918:	d12e      	bne.n	407978 <__pow5mult+0x6c>
  40791a:	460d      	mov	r5, r1
  40791c:	10a4      	asrs	r4, r4, #2
  40791e:	d01c      	beq.n	40795a <__pow5mult+0x4e>
  407920:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  407922:	b396      	cbz	r6, 40798a <__pow5mult+0x7e>
  407924:	07e3      	lsls	r3, r4, #31
  407926:	f04f 0800 	mov.w	r8, #0
  40792a:	d406      	bmi.n	40793a <__pow5mult+0x2e>
  40792c:	1064      	asrs	r4, r4, #1
  40792e:	d014      	beq.n	40795a <__pow5mult+0x4e>
  407930:	6830      	ldr	r0, [r6, #0]
  407932:	b1a8      	cbz	r0, 407960 <__pow5mult+0x54>
  407934:	4606      	mov	r6, r0
  407936:	07e3      	lsls	r3, r4, #31
  407938:	d5f8      	bpl.n	40792c <__pow5mult+0x20>
  40793a:	4632      	mov	r2, r6
  40793c:	4629      	mov	r1, r5
  40793e:	4638      	mov	r0, r7
  407940:	f7ff ff52 	bl	4077e8 <__multiply>
  407944:	b1b5      	cbz	r5, 407974 <__pow5mult+0x68>
  407946:	686a      	ldr	r2, [r5, #4]
  407948:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40794a:	1064      	asrs	r4, r4, #1
  40794c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407950:	6029      	str	r1, [r5, #0]
  407952:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407956:	4605      	mov	r5, r0
  407958:	d1ea      	bne.n	407930 <__pow5mult+0x24>
  40795a:	4628      	mov	r0, r5
  40795c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407960:	4632      	mov	r2, r6
  407962:	4631      	mov	r1, r6
  407964:	4638      	mov	r0, r7
  407966:	f7ff ff3f 	bl	4077e8 <__multiply>
  40796a:	6030      	str	r0, [r6, #0]
  40796c:	f8c0 8000 	str.w	r8, [r0]
  407970:	4606      	mov	r6, r0
  407972:	e7e0      	b.n	407936 <__pow5mult+0x2a>
  407974:	4605      	mov	r5, r0
  407976:	e7d9      	b.n	40792c <__pow5mult+0x20>
  407978:	1e5a      	subs	r2, r3, #1
  40797a:	4d0b      	ldr	r5, [pc, #44]	; (4079a8 <__pow5mult+0x9c>)
  40797c:	2300      	movs	r3, #0
  40797e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407982:	f7ff fe97 	bl	4076b4 <__multadd>
  407986:	4605      	mov	r5, r0
  407988:	e7c8      	b.n	40791c <__pow5mult+0x10>
  40798a:	2101      	movs	r1, #1
  40798c:	4638      	mov	r0, r7
  40798e:	f7ff fe61 	bl	407654 <_Balloc>
  407992:	f240 2171 	movw	r1, #625	; 0x271
  407996:	2201      	movs	r2, #1
  407998:	2300      	movs	r3, #0
  40799a:	6141      	str	r1, [r0, #20]
  40799c:	6102      	str	r2, [r0, #16]
  40799e:	4606      	mov	r6, r0
  4079a0:	64b8      	str	r0, [r7, #72]	; 0x48
  4079a2:	6003      	str	r3, [r0, #0]
  4079a4:	e7be      	b.n	407924 <__pow5mult+0x18>
  4079a6:	bf00      	nop
  4079a8:	00409428 	.word	0x00409428

004079ac <__lshift>:
  4079ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4079b0:	4691      	mov	r9, r2
  4079b2:	690a      	ldr	r2, [r1, #16]
  4079b4:	688b      	ldr	r3, [r1, #8]
  4079b6:	ea4f 1469 	mov.w	r4, r9, asr #5
  4079ba:	eb04 0802 	add.w	r8, r4, r2
  4079be:	f108 0501 	add.w	r5, r8, #1
  4079c2:	429d      	cmp	r5, r3
  4079c4:	460e      	mov	r6, r1
  4079c6:	4607      	mov	r7, r0
  4079c8:	6849      	ldr	r1, [r1, #4]
  4079ca:	dd04      	ble.n	4079d6 <__lshift+0x2a>
  4079cc:	005b      	lsls	r3, r3, #1
  4079ce:	429d      	cmp	r5, r3
  4079d0:	f101 0101 	add.w	r1, r1, #1
  4079d4:	dcfa      	bgt.n	4079cc <__lshift+0x20>
  4079d6:	4638      	mov	r0, r7
  4079d8:	f7ff fe3c 	bl	407654 <_Balloc>
  4079dc:	2c00      	cmp	r4, #0
  4079de:	f100 0314 	add.w	r3, r0, #20
  4079e2:	dd06      	ble.n	4079f2 <__lshift+0x46>
  4079e4:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4079e8:	2100      	movs	r1, #0
  4079ea:	f843 1b04 	str.w	r1, [r3], #4
  4079ee:	429a      	cmp	r2, r3
  4079f0:	d1fb      	bne.n	4079ea <__lshift+0x3e>
  4079f2:	6934      	ldr	r4, [r6, #16]
  4079f4:	f106 0114 	add.w	r1, r6, #20
  4079f8:	f019 091f 	ands.w	r9, r9, #31
  4079fc:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  407a00:	d01d      	beq.n	407a3e <__lshift+0x92>
  407a02:	f1c9 0c20 	rsb	ip, r9, #32
  407a06:	2200      	movs	r2, #0
  407a08:	680c      	ldr	r4, [r1, #0]
  407a0a:	fa04 f409 	lsl.w	r4, r4, r9
  407a0e:	4314      	orrs	r4, r2
  407a10:	f843 4b04 	str.w	r4, [r3], #4
  407a14:	f851 2b04 	ldr.w	r2, [r1], #4
  407a18:	458e      	cmp	lr, r1
  407a1a:	fa22 f20c 	lsr.w	r2, r2, ip
  407a1e:	d8f3      	bhi.n	407a08 <__lshift+0x5c>
  407a20:	601a      	str	r2, [r3, #0]
  407a22:	b10a      	cbz	r2, 407a28 <__lshift+0x7c>
  407a24:	f108 0502 	add.w	r5, r8, #2
  407a28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407a2a:	6872      	ldr	r2, [r6, #4]
  407a2c:	3d01      	subs	r5, #1
  407a2e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407a32:	6105      	str	r5, [r0, #16]
  407a34:	6031      	str	r1, [r6, #0]
  407a36:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407a3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407a3e:	3b04      	subs	r3, #4
  407a40:	f851 2b04 	ldr.w	r2, [r1], #4
  407a44:	f843 2f04 	str.w	r2, [r3, #4]!
  407a48:	458e      	cmp	lr, r1
  407a4a:	d8f9      	bhi.n	407a40 <__lshift+0x94>
  407a4c:	e7ec      	b.n	407a28 <__lshift+0x7c>
  407a4e:	bf00      	nop

00407a50 <__mcmp>:
  407a50:	b430      	push	{r4, r5}
  407a52:	690b      	ldr	r3, [r1, #16]
  407a54:	4605      	mov	r5, r0
  407a56:	6900      	ldr	r0, [r0, #16]
  407a58:	1ac0      	subs	r0, r0, r3
  407a5a:	d10f      	bne.n	407a7c <__mcmp+0x2c>
  407a5c:	009b      	lsls	r3, r3, #2
  407a5e:	3514      	adds	r5, #20
  407a60:	3114      	adds	r1, #20
  407a62:	4419      	add	r1, r3
  407a64:	442b      	add	r3, r5
  407a66:	e001      	b.n	407a6c <__mcmp+0x1c>
  407a68:	429d      	cmp	r5, r3
  407a6a:	d207      	bcs.n	407a7c <__mcmp+0x2c>
  407a6c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407a70:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407a74:	4294      	cmp	r4, r2
  407a76:	d0f7      	beq.n	407a68 <__mcmp+0x18>
  407a78:	d302      	bcc.n	407a80 <__mcmp+0x30>
  407a7a:	2001      	movs	r0, #1
  407a7c:	bc30      	pop	{r4, r5}
  407a7e:	4770      	bx	lr
  407a80:	f04f 30ff 	mov.w	r0, #4294967295
  407a84:	e7fa      	b.n	407a7c <__mcmp+0x2c>
  407a86:	bf00      	nop

00407a88 <__mdiff>:
  407a88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407a8c:	690f      	ldr	r7, [r1, #16]
  407a8e:	460e      	mov	r6, r1
  407a90:	6911      	ldr	r1, [r2, #16]
  407a92:	1a7f      	subs	r7, r7, r1
  407a94:	2f00      	cmp	r7, #0
  407a96:	4690      	mov	r8, r2
  407a98:	d117      	bne.n	407aca <__mdiff+0x42>
  407a9a:	0089      	lsls	r1, r1, #2
  407a9c:	f106 0514 	add.w	r5, r6, #20
  407aa0:	f102 0e14 	add.w	lr, r2, #20
  407aa4:	186b      	adds	r3, r5, r1
  407aa6:	4471      	add	r1, lr
  407aa8:	e001      	b.n	407aae <__mdiff+0x26>
  407aaa:	429d      	cmp	r5, r3
  407aac:	d25c      	bcs.n	407b68 <__mdiff+0xe0>
  407aae:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407ab2:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407ab6:	42a2      	cmp	r2, r4
  407ab8:	d0f7      	beq.n	407aaa <__mdiff+0x22>
  407aba:	d25e      	bcs.n	407b7a <__mdiff+0xf2>
  407abc:	4633      	mov	r3, r6
  407abe:	462c      	mov	r4, r5
  407ac0:	4646      	mov	r6, r8
  407ac2:	4675      	mov	r5, lr
  407ac4:	4698      	mov	r8, r3
  407ac6:	2701      	movs	r7, #1
  407ac8:	e005      	b.n	407ad6 <__mdiff+0x4e>
  407aca:	db58      	blt.n	407b7e <__mdiff+0xf6>
  407acc:	f106 0514 	add.w	r5, r6, #20
  407ad0:	f108 0414 	add.w	r4, r8, #20
  407ad4:	2700      	movs	r7, #0
  407ad6:	6871      	ldr	r1, [r6, #4]
  407ad8:	f7ff fdbc 	bl	407654 <_Balloc>
  407adc:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407ae0:	6936      	ldr	r6, [r6, #16]
  407ae2:	60c7      	str	r7, [r0, #12]
  407ae4:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407ae8:	46a6      	mov	lr, r4
  407aea:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407aee:	f100 0414 	add.w	r4, r0, #20
  407af2:	2300      	movs	r3, #0
  407af4:	f85e 1b04 	ldr.w	r1, [lr], #4
  407af8:	f855 8b04 	ldr.w	r8, [r5], #4
  407afc:	b28a      	uxth	r2, r1
  407afe:	fa13 f388 	uxtah	r3, r3, r8
  407b02:	0c09      	lsrs	r1, r1, #16
  407b04:	1a9a      	subs	r2, r3, r2
  407b06:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  407b0a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  407b0e:	b292      	uxth	r2, r2
  407b10:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  407b14:	45f4      	cmp	ip, lr
  407b16:	f844 2b04 	str.w	r2, [r4], #4
  407b1a:	ea4f 4323 	mov.w	r3, r3, asr #16
  407b1e:	d8e9      	bhi.n	407af4 <__mdiff+0x6c>
  407b20:	42af      	cmp	r7, r5
  407b22:	d917      	bls.n	407b54 <__mdiff+0xcc>
  407b24:	46a4      	mov	ip, r4
  407b26:	46ae      	mov	lr, r5
  407b28:	f85e 2b04 	ldr.w	r2, [lr], #4
  407b2c:	fa13 f382 	uxtah	r3, r3, r2
  407b30:	1419      	asrs	r1, r3, #16
  407b32:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  407b36:	b29b      	uxth	r3, r3
  407b38:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  407b3c:	4577      	cmp	r7, lr
  407b3e:	f84c 2b04 	str.w	r2, [ip], #4
  407b42:	ea4f 4321 	mov.w	r3, r1, asr #16
  407b46:	d8ef      	bhi.n	407b28 <__mdiff+0xa0>
  407b48:	43ed      	mvns	r5, r5
  407b4a:	442f      	add	r7, r5
  407b4c:	f027 0703 	bic.w	r7, r7, #3
  407b50:	3704      	adds	r7, #4
  407b52:	443c      	add	r4, r7
  407b54:	3c04      	subs	r4, #4
  407b56:	b922      	cbnz	r2, 407b62 <__mdiff+0xda>
  407b58:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407b5c:	3e01      	subs	r6, #1
  407b5e:	2b00      	cmp	r3, #0
  407b60:	d0fa      	beq.n	407b58 <__mdiff+0xd0>
  407b62:	6106      	str	r6, [r0, #16]
  407b64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b68:	2100      	movs	r1, #0
  407b6a:	f7ff fd73 	bl	407654 <_Balloc>
  407b6e:	2201      	movs	r2, #1
  407b70:	2300      	movs	r3, #0
  407b72:	6102      	str	r2, [r0, #16]
  407b74:	6143      	str	r3, [r0, #20]
  407b76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b7a:	4674      	mov	r4, lr
  407b7c:	e7ab      	b.n	407ad6 <__mdiff+0x4e>
  407b7e:	4633      	mov	r3, r6
  407b80:	f106 0414 	add.w	r4, r6, #20
  407b84:	f102 0514 	add.w	r5, r2, #20
  407b88:	4616      	mov	r6, r2
  407b8a:	2701      	movs	r7, #1
  407b8c:	4698      	mov	r8, r3
  407b8e:	e7a2      	b.n	407ad6 <__mdiff+0x4e>

00407b90 <__d2b>:
  407b90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407b94:	b082      	sub	sp, #8
  407b96:	2101      	movs	r1, #1
  407b98:	461c      	mov	r4, r3
  407b9a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407b9e:	4615      	mov	r5, r2
  407ba0:	9e08      	ldr	r6, [sp, #32]
  407ba2:	f7ff fd57 	bl	407654 <_Balloc>
  407ba6:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407baa:	4680      	mov	r8, r0
  407bac:	b10f      	cbz	r7, 407bb2 <__d2b+0x22>
  407bae:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407bb2:	9401      	str	r4, [sp, #4]
  407bb4:	b31d      	cbz	r5, 407bfe <__d2b+0x6e>
  407bb6:	a802      	add	r0, sp, #8
  407bb8:	f840 5d08 	str.w	r5, [r0, #-8]!
  407bbc:	f7ff fdda 	bl	407774 <__lo0bits>
  407bc0:	2800      	cmp	r0, #0
  407bc2:	d134      	bne.n	407c2e <__d2b+0x9e>
  407bc4:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407bc8:	f8c8 2014 	str.w	r2, [r8, #20]
  407bcc:	2b00      	cmp	r3, #0
  407bce:	bf0c      	ite	eq
  407bd0:	2101      	moveq	r1, #1
  407bd2:	2102      	movne	r1, #2
  407bd4:	f8c8 3018 	str.w	r3, [r8, #24]
  407bd8:	f8c8 1010 	str.w	r1, [r8, #16]
  407bdc:	b9df      	cbnz	r7, 407c16 <__d2b+0x86>
  407bde:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  407be2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  407be6:	6030      	str	r0, [r6, #0]
  407be8:	6918      	ldr	r0, [r3, #16]
  407bea:	f7ff fda3 	bl	407734 <__hi0bits>
  407bee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407bf0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  407bf4:	6018      	str	r0, [r3, #0]
  407bf6:	4640      	mov	r0, r8
  407bf8:	b002      	add	sp, #8
  407bfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407bfe:	a801      	add	r0, sp, #4
  407c00:	f7ff fdb8 	bl	407774 <__lo0bits>
  407c04:	9b01      	ldr	r3, [sp, #4]
  407c06:	f8c8 3014 	str.w	r3, [r8, #20]
  407c0a:	2101      	movs	r1, #1
  407c0c:	3020      	adds	r0, #32
  407c0e:	f8c8 1010 	str.w	r1, [r8, #16]
  407c12:	2f00      	cmp	r7, #0
  407c14:	d0e3      	beq.n	407bde <__d2b+0x4e>
  407c16:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407c18:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  407c1c:	4407      	add	r7, r0
  407c1e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  407c22:	6037      	str	r7, [r6, #0]
  407c24:	6018      	str	r0, [r3, #0]
  407c26:	4640      	mov	r0, r8
  407c28:	b002      	add	sp, #8
  407c2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407c2e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  407c32:	f1c0 0220 	rsb	r2, r0, #32
  407c36:	fa03 f202 	lsl.w	r2, r3, r2
  407c3a:	430a      	orrs	r2, r1
  407c3c:	40c3      	lsrs	r3, r0
  407c3e:	9301      	str	r3, [sp, #4]
  407c40:	f8c8 2014 	str.w	r2, [r8, #20]
  407c44:	e7c2      	b.n	407bcc <__d2b+0x3c>
  407c46:	bf00      	nop

00407c48 <_realloc_r>:
  407c48:	2900      	cmp	r1, #0
  407c4a:	f000 8095 	beq.w	407d78 <_realloc_r+0x130>
  407c4e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407c52:	460d      	mov	r5, r1
  407c54:	4616      	mov	r6, r2
  407c56:	b083      	sub	sp, #12
  407c58:	4680      	mov	r8, r0
  407c5a:	f106 070b 	add.w	r7, r6, #11
  407c5e:	f7ff fced 	bl	40763c <__malloc_lock>
  407c62:	f855 ec04 	ldr.w	lr, [r5, #-4]
  407c66:	2f16      	cmp	r7, #22
  407c68:	f02e 0403 	bic.w	r4, lr, #3
  407c6c:	f1a5 0908 	sub.w	r9, r5, #8
  407c70:	d83c      	bhi.n	407cec <_realloc_r+0xa4>
  407c72:	2210      	movs	r2, #16
  407c74:	4617      	mov	r7, r2
  407c76:	42be      	cmp	r6, r7
  407c78:	d83d      	bhi.n	407cf6 <_realloc_r+0xae>
  407c7a:	4294      	cmp	r4, r2
  407c7c:	da43      	bge.n	407d06 <_realloc_r+0xbe>
  407c7e:	4bc4      	ldr	r3, [pc, #784]	; (407f90 <_realloc_r+0x348>)
  407c80:	6899      	ldr	r1, [r3, #8]
  407c82:	eb09 0004 	add.w	r0, r9, r4
  407c86:	4288      	cmp	r0, r1
  407c88:	f000 80b4 	beq.w	407df4 <_realloc_r+0x1ac>
  407c8c:	6843      	ldr	r3, [r0, #4]
  407c8e:	f023 0101 	bic.w	r1, r3, #1
  407c92:	4401      	add	r1, r0
  407c94:	6849      	ldr	r1, [r1, #4]
  407c96:	07c9      	lsls	r1, r1, #31
  407c98:	d54c      	bpl.n	407d34 <_realloc_r+0xec>
  407c9a:	f01e 0f01 	tst.w	lr, #1
  407c9e:	f000 809b 	beq.w	407dd8 <_realloc_r+0x190>
  407ca2:	4631      	mov	r1, r6
  407ca4:	4640      	mov	r0, r8
  407ca6:	f7ff f8af 	bl	406e08 <_malloc_r>
  407caa:	4606      	mov	r6, r0
  407cac:	2800      	cmp	r0, #0
  407cae:	d03a      	beq.n	407d26 <_realloc_r+0xde>
  407cb0:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407cb4:	f023 0301 	bic.w	r3, r3, #1
  407cb8:	444b      	add	r3, r9
  407cba:	f1a0 0208 	sub.w	r2, r0, #8
  407cbe:	429a      	cmp	r2, r3
  407cc0:	f000 8121 	beq.w	407f06 <_realloc_r+0x2be>
  407cc4:	1f22      	subs	r2, r4, #4
  407cc6:	2a24      	cmp	r2, #36	; 0x24
  407cc8:	f200 8107 	bhi.w	407eda <_realloc_r+0x292>
  407ccc:	2a13      	cmp	r2, #19
  407cce:	f200 80db 	bhi.w	407e88 <_realloc_r+0x240>
  407cd2:	4603      	mov	r3, r0
  407cd4:	462a      	mov	r2, r5
  407cd6:	6811      	ldr	r1, [r2, #0]
  407cd8:	6019      	str	r1, [r3, #0]
  407cda:	6851      	ldr	r1, [r2, #4]
  407cdc:	6059      	str	r1, [r3, #4]
  407cde:	6892      	ldr	r2, [r2, #8]
  407ce0:	609a      	str	r2, [r3, #8]
  407ce2:	4629      	mov	r1, r5
  407ce4:	4640      	mov	r0, r8
  407ce6:	f7fe fd63 	bl	4067b0 <_free_r>
  407cea:	e01c      	b.n	407d26 <_realloc_r+0xde>
  407cec:	f027 0707 	bic.w	r7, r7, #7
  407cf0:	2f00      	cmp	r7, #0
  407cf2:	463a      	mov	r2, r7
  407cf4:	dabf      	bge.n	407c76 <_realloc_r+0x2e>
  407cf6:	2600      	movs	r6, #0
  407cf8:	230c      	movs	r3, #12
  407cfa:	4630      	mov	r0, r6
  407cfc:	f8c8 3000 	str.w	r3, [r8]
  407d00:	b003      	add	sp, #12
  407d02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d06:	462e      	mov	r6, r5
  407d08:	1be3      	subs	r3, r4, r7
  407d0a:	2b0f      	cmp	r3, #15
  407d0c:	d81e      	bhi.n	407d4c <_realloc_r+0x104>
  407d0e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407d12:	f003 0301 	and.w	r3, r3, #1
  407d16:	4323      	orrs	r3, r4
  407d18:	444c      	add	r4, r9
  407d1a:	f8c9 3004 	str.w	r3, [r9, #4]
  407d1e:	6863      	ldr	r3, [r4, #4]
  407d20:	f043 0301 	orr.w	r3, r3, #1
  407d24:	6063      	str	r3, [r4, #4]
  407d26:	4640      	mov	r0, r8
  407d28:	f7ff fc8e 	bl	407648 <__malloc_unlock>
  407d2c:	4630      	mov	r0, r6
  407d2e:	b003      	add	sp, #12
  407d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d34:	f023 0303 	bic.w	r3, r3, #3
  407d38:	18e1      	adds	r1, r4, r3
  407d3a:	4291      	cmp	r1, r2
  407d3c:	db1f      	blt.n	407d7e <_realloc_r+0x136>
  407d3e:	68c3      	ldr	r3, [r0, #12]
  407d40:	6882      	ldr	r2, [r0, #8]
  407d42:	462e      	mov	r6, r5
  407d44:	60d3      	str	r3, [r2, #12]
  407d46:	460c      	mov	r4, r1
  407d48:	609a      	str	r2, [r3, #8]
  407d4a:	e7dd      	b.n	407d08 <_realloc_r+0xc0>
  407d4c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407d50:	eb09 0107 	add.w	r1, r9, r7
  407d54:	f002 0201 	and.w	r2, r2, #1
  407d58:	444c      	add	r4, r9
  407d5a:	f043 0301 	orr.w	r3, r3, #1
  407d5e:	4317      	orrs	r7, r2
  407d60:	f8c9 7004 	str.w	r7, [r9, #4]
  407d64:	604b      	str	r3, [r1, #4]
  407d66:	6863      	ldr	r3, [r4, #4]
  407d68:	f043 0301 	orr.w	r3, r3, #1
  407d6c:	3108      	adds	r1, #8
  407d6e:	6063      	str	r3, [r4, #4]
  407d70:	4640      	mov	r0, r8
  407d72:	f7fe fd1d 	bl	4067b0 <_free_r>
  407d76:	e7d6      	b.n	407d26 <_realloc_r+0xde>
  407d78:	4611      	mov	r1, r2
  407d7a:	f7ff b845 	b.w	406e08 <_malloc_r>
  407d7e:	f01e 0f01 	tst.w	lr, #1
  407d82:	d18e      	bne.n	407ca2 <_realloc_r+0x5a>
  407d84:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407d88:	eba9 0a01 	sub.w	sl, r9, r1
  407d8c:	f8da 1004 	ldr.w	r1, [sl, #4]
  407d90:	f021 0103 	bic.w	r1, r1, #3
  407d94:	440b      	add	r3, r1
  407d96:	4423      	add	r3, r4
  407d98:	4293      	cmp	r3, r2
  407d9a:	db25      	blt.n	407de8 <_realloc_r+0x1a0>
  407d9c:	68c2      	ldr	r2, [r0, #12]
  407d9e:	6881      	ldr	r1, [r0, #8]
  407da0:	4656      	mov	r6, sl
  407da2:	60ca      	str	r2, [r1, #12]
  407da4:	6091      	str	r1, [r2, #8]
  407da6:	f8da 100c 	ldr.w	r1, [sl, #12]
  407daa:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407dae:	1f22      	subs	r2, r4, #4
  407db0:	2a24      	cmp	r2, #36	; 0x24
  407db2:	60c1      	str	r1, [r0, #12]
  407db4:	6088      	str	r0, [r1, #8]
  407db6:	f200 8094 	bhi.w	407ee2 <_realloc_r+0x29a>
  407dba:	2a13      	cmp	r2, #19
  407dbc:	d96f      	bls.n	407e9e <_realloc_r+0x256>
  407dbe:	6829      	ldr	r1, [r5, #0]
  407dc0:	f8ca 1008 	str.w	r1, [sl, #8]
  407dc4:	6869      	ldr	r1, [r5, #4]
  407dc6:	f8ca 100c 	str.w	r1, [sl, #12]
  407dca:	2a1b      	cmp	r2, #27
  407dcc:	f200 80a2 	bhi.w	407f14 <_realloc_r+0x2cc>
  407dd0:	3508      	adds	r5, #8
  407dd2:	f10a 0210 	add.w	r2, sl, #16
  407dd6:	e063      	b.n	407ea0 <_realloc_r+0x258>
  407dd8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407ddc:	eba9 0a03 	sub.w	sl, r9, r3
  407de0:	f8da 1004 	ldr.w	r1, [sl, #4]
  407de4:	f021 0103 	bic.w	r1, r1, #3
  407de8:	1863      	adds	r3, r4, r1
  407dea:	4293      	cmp	r3, r2
  407dec:	f6ff af59 	blt.w	407ca2 <_realloc_r+0x5a>
  407df0:	4656      	mov	r6, sl
  407df2:	e7d8      	b.n	407da6 <_realloc_r+0x15e>
  407df4:	6841      	ldr	r1, [r0, #4]
  407df6:	f021 0b03 	bic.w	fp, r1, #3
  407dfa:	44a3      	add	fp, r4
  407dfc:	f107 0010 	add.w	r0, r7, #16
  407e00:	4583      	cmp	fp, r0
  407e02:	da56      	bge.n	407eb2 <_realloc_r+0x26a>
  407e04:	f01e 0f01 	tst.w	lr, #1
  407e08:	f47f af4b 	bne.w	407ca2 <_realloc_r+0x5a>
  407e0c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407e10:	eba9 0a01 	sub.w	sl, r9, r1
  407e14:	f8da 1004 	ldr.w	r1, [sl, #4]
  407e18:	f021 0103 	bic.w	r1, r1, #3
  407e1c:	448b      	add	fp, r1
  407e1e:	4558      	cmp	r0, fp
  407e20:	dce2      	bgt.n	407de8 <_realloc_r+0x1a0>
  407e22:	4656      	mov	r6, sl
  407e24:	f8da 100c 	ldr.w	r1, [sl, #12]
  407e28:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407e2c:	1f22      	subs	r2, r4, #4
  407e2e:	2a24      	cmp	r2, #36	; 0x24
  407e30:	60c1      	str	r1, [r0, #12]
  407e32:	6088      	str	r0, [r1, #8]
  407e34:	f200 808f 	bhi.w	407f56 <_realloc_r+0x30e>
  407e38:	2a13      	cmp	r2, #19
  407e3a:	f240 808a 	bls.w	407f52 <_realloc_r+0x30a>
  407e3e:	6829      	ldr	r1, [r5, #0]
  407e40:	f8ca 1008 	str.w	r1, [sl, #8]
  407e44:	6869      	ldr	r1, [r5, #4]
  407e46:	f8ca 100c 	str.w	r1, [sl, #12]
  407e4a:	2a1b      	cmp	r2, #27
  407e4c:	f200 808a 	bhi.w	407f64 <_realloc_r+0x31c>
  407e50:	3508      	adds	r5, #8
  407e52:	f10a 0210 	add.w	r2, sl, #16
  407e56:	6829      	ldr	r1, [r5, #0]
  407e58:	6011      	str	r1, [r2, #0]
  407e5a:	6869      	ldr	r1, [r5, #4]
  407e5c:	6051      	str	r1, [r2, #4]
  407e5e:	68a9      	ldr	r1, [r5, #8]
  407e60:	6091      	str	r1, [r2, #8]
  407e62:	eb0a 0107 	add.w	r1, sl, r7
  407e66:	ebab 0207 	sub.w	r2, fp, r7
  407e6a:	f042 0201 	orr.w	r2, r2, #1
  407e6e:	6099      	str	r1, [r3, #8]
  407e70:	604a      	str	r2, [r1, #4]
  407e72:	f8da 3004 	ldr.w	r3, [sl, #4]
  407e76:	f003 0301 	and.w	r3, r3, #1
  407e7a:	431f      	orrs	r7, r3
  407e7c:	4640      	mov	r0, r8
  407e7e:	f8ca 7004 	str.w	r7, [sl, #4]
  407e82:	f7ff fbe1 	bl	407648 <__malloc_unlock>
  407e86:	e751      	b.n	407d2c <_realloc_r+0xe4>
  407e88:	682b      	ldr	r3, [r5, #0]
  407e8a:	6003      	str	r3, [r0, #0]
  407e8c:	686b      	ldr	r3, [r5, #4]
  407e8e:	6043      	str	r3, [r0, #4]
  407e90:	2a1b      	cmp	r2, #27
  407e92:	d82d      	bhi.n	407ef0 <_realloc_r+0x2a8>
  407e94:	f100 0308 	add.w	r3, r0, #8
  407e98:	f105 0208 	add.w	r2, r5, #8
  407e9c:	e71b      	b.n	407cd6 <_realloc_r+0x8e>
  407e9e:	4632      	mov	r2, r6
  407ea0:	6829      	ldr	r1, [r5, #0]
  407ea2:	6011      	str	r1, [r2, #0]
  407ea4:	6869      	ldr	r1, [r5, #4]
  407ea6:	6051      	str	r1, [r2, #4]
  407ea8:	68a9      	ldr	r1, [r5, #8]
  407eaa:	6091      	str	r1, [r2, #8]
  407eac:	461c      	mov	r4, r3
  407eae:	46d1      	mov	r9, sl
  407eb0:	e72a      	b.n	407d08 <_realloc_r+0xc0>
  407eb2:	eb09 0107 	add.w	r1, r9, r7
  407eb6:	ebab 0b07 	sub.w	fp, fp, r7
  407eba:	f04b 0201 	orr.w	r2, fp, #1
  407ebe:	6099      	str	r1, [r3, #8]
  407ec0:	604a      	str	r2, [r1, #4]
  407ec2:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407ec6:	f003 0301 	and.w	r3, r3, #1
  407eca:	431f      	orrs	r7, r3
  407ecc:	4640      	mov	r0, r8
  407ece:	f845 7c04 	str.w	r7, [r5, #-4]
  407ed2:	f7ff fbb9 	bl	407648 <__malloc_unlock>
  407ed6:	462e      	mov	r6, r5
  407ed8:	e728      	b.n	407d2c <_realloc_r+0xe4>
  407eda:	4629      	mov	r1, r5
  407edc:	f7ff fb4a 	bl	407574 <memmove>
  407ee0:	e6ff      	b.n	407ce2 <_realloc_r+0x9a>
  407ee2:	4629      	mov	r1, r5
  407ee4:	4630      	mov	r0, r6
  407ee6:	461c      	mov	r4, r3
  407ee8:	46d1      	mov	r9, sl
  407eea:	f7ff fb43 	bl	407574 <memmove>
  407eee:	e70b      	b.n	407d08 <_realloc_r+0xc0>
  407ef0:	68ab      	ldr	r3, [r5, #8]
  407ef2:	6083      	str	r3, [r0, #8]
  407ef4:	68eb      	ldr	r3, [r5, #12]
  407ef6:	60c3      	str	r3, [r0, #12]
  407ef8:	2a24      	cmp	r2, #36	; 0x24
  407efa:	d017      	beq.n	407f2c <_realloc_r+0x2e4>
  407efc:	f100 0310 	add.w	r3, r0, #16
  407f00:	f105 0210 	add.w	r2, r5, #16
  407f04:	e6e7      	b.n	407cd6 <_realloc_r+0x8e>
  407f06:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407f0a:	f023 0303 	bic.w	r3, r3, #3
  407f0e:	441c      	add	r4, r3
  407f10:	462e      	mov	r6, r5
  407f12:	e6f9      	b.n	407d08 <_realloc_r+0xc0>
  407f14:	68a9      	ldr	r1, [r5, #8]
  407f16:	f8ca 1010 	str.w	r1, [sl, #16]
  407f1a:	68e9      	ldr	r1, [r5, #12]
  407f1c:	f8ca 1014 	str.w	r1, [sl, #20]
  407f20:	2a24      	cmp	r2, #36	; 0x24
  407f22:	d00c      	beq.n	407f3e <_realloc_r+0x2f6>
  407f24:	3510      	adds	r5, #16
  407f26:	f10a 0218 	add.w	r2, sl, #24
  407f2a:	e7b9      	b.n	407ea0 <_realloc_r+0x258>
  407f2c:	692b      	ldr	r3, [r5, #16]
  407f2e:	6103      	str	r3, [r0, #16]
  407f30:	696b      	ldr	r3, [r5, #20]
  407f32:	6143      	str	r3, [r0, #20]
  407f34:	f105 0218 	add.w	r2, r5, #24
  407f38:	f100 0318 	add.w	r3, r0, #24
  407f3c:	e6cb      	b.n	407cd6 <_realloc_r+0x8e>
  407f3e:	692a      	ldr	r2, [r5, #16]
  407f40:	f8ca 2018 	str.w	r2, [sl, #24]
  407f44:	696a      	ldr	r2, [r5, #20]
  407f46:	f8ca 201c 	str.w	r2, [sl, #28]
  407f4a:	3518      	adds	r5, #24
  407f4c:	f10a 0220 	add.w	r2, sl, #32
  407f50:	e7a6      	b.n	407ea0 <_realloc_r+0x258>
  407f52:	4632      	mov	r2, r6
  407f54:	e77f      	b.n	407e56 <_realloc_r+0x20e>
  407f56:	4629      	mov	r1, r5
  407f58:	4630      	mov	r0, r6
  407f5a:	9301      	str	r3, [sp, #4]
  407f5c:	f7ff fb0a 	bl	407574 <memmove>
  407f60:	9b01      	ldr	r3, [sp, #4]
  407f62:	e77e      	b.n	407e62 <_realloc_r+0x21a>
  407f64:	68a9      	ldr	r1, [r5, #8]
  407f66:	f8ca 1010 	str.w	r1, [sl, #16]
  407f6a:	68e9      	ldr	r1, [r5, #12]
  407f6c:	f8ca 1014 	str.w	r1, [sl, #20]
  407f70:	2a24      	cmp	r2, #36	; 0x24
  407f72:	d003      	beq.n	407f7c <_realloc_r+0x334>
  407f74:	3510      	adds	r5, #16
  407f76:	f10a 0218 	add.w	r2, sl, #24
  407f7a:	e76c      	b.n	407e56 <_realloc_r+0x20e>
  407f7c:	692a      	ldr	r2, [r5, #16]
  407f7e:	f8ca 2018 	str.w	r2, [sl, #24]
  407f82:	696a      	ldr	r2, [r5, #20]
  407f84:	f8ca 201c 	str.w	r2, [sl, #28]
  407f88:	3518      	adds	r5, #24
  407f8a:	f10a 0220 	add.w	r2, sl, #32
  407f8e:	e762      	b.n	407e56 <_realloc_r+0x20e>
  407f90:	200005b8 	.word	0x200005b8

00407f94 <_sbrk_r>:
  407f94:	b538      	push	{r3, r4, r5, lr}
  407f96:	4c07      	ldr	r4, [pc, #28]	; (407fb4 <_sbrk_r+0x20>)
  407f98:	2300      	movs	r3, #0
  407f9a:	4605      	mov	r5, r0
  407f9c:	4608      	mov	r0, r1
  407f9e:	6023      	str	r3, [r4, #0]
  407fa0:	f7f9 fb46 	bl	401630 <_sbrk>
  407fa4:	1c43      	adds	r3, r0, #1
  407fa6:	d000      	beq.n	407faa <_sbrk_r+0x16>
  407fa8:	bd38      	pop	{r3, r4, r5, pc}
  407faa:	6823      	ldr	r3, [r4, #0]
  407fac:	2b00      	cmp	r3, #0
  407fae:	d0fb      	beq.n	407fa8 <_sbrk_r+0x14>
  407fb0:	602b      	str	r3, [r5, #0]
  407fb2:	bd38      	pop	{r3, r4, r5, pc}
  407fb4:	20000eb4 	.word	0x20000eb4

00407fb8 <__sread>:
  407fb8:	b510      	push	{r4, lr}
  407fba:	460c      	mov	r4, r1
  407fbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407fc0:	f000 faa4 	bl	40850c <_read_r>
  407fc4:	2800      	cmp	r0, #0
  407fc6:	db03      	blt.n	407fd0 <__sread+0x18>
  407fc8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  407fca:	4403      	add	r3, r0
  407fcc:	6523      	str	r3, [r4, #80]	; 0x50
  407fce:	bd10      	pop	{r4, pc}
  407fd0:	89a3      	ldrh	r3, [r4, #12]
  407fd2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407fd6:	81a3      	strh	r3, [r4, #12]
  407fd8:	bd10      	pop	{r4, pc}
  407fda:	bf00      	nop

00407fdc <__swrite>:
  407fdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407fe0:	4616      	mov	r6, r2
  407fe2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  407fe6:	461f      	mov	r7, r3
  407fe8:	05d3      	lsls	r3, r2, #23
  407fea:	460c      	mov	r4, r1
  407fec:	4605      	mov	r5, r0
  407fee:	d507      	bpl.n	408000 <__swrite+0x24>
  407ff0:	2200      	movs	r2, #0
  407ff2:	2302      	movs	r3, #2
  407ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407ff8:	f000 fa72 	bl	4084e0 <_lseek_r>
  407ffc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408000:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408004:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  408008:	81a2      	strh	r2, [r4, #12]
  40800a:	463b      	mov	r3, r7
  40800c:	4632      	mov	r2, r6
  40800e:	4628      	mov	r0, r5
  408010:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408014:	f000 b922 	b.w	40825c <_write_r>

00408018 <__sseek>:
  408018:	b510      	push	{r4, lr}
  40801a:	460c      	mov	r4, r1
  40801c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408020:	f000 fa5e 	bl	4084e0 <_lseek_r>
  408024:	89a3      	ldrh	r3, [r4, #12]
  408026:	1c42      	adds	r2, r0, #1
  408028:	bf0e      	itee	eq
  40802a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40802e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  408032:	6520      	strne	r0, [r4, #80]	; 0x50
  408034:	81a3      	strh	r3, [r4, #12]
  408036:	bd10      	pop	{r4, pc}

00408038 <__sclose>:
  408038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40803c:	f000 b9b6 	b.w	4083ac <_close_r>

00408040 <__ssprint_r>:
  408040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408044:	6893      	ldr	r3, [r2, #8]
  408046:	b083      	sub	sp, #12
  408048:	4690      	mov	r8, r2
  40804a:	2b00      	cmp	r3, #0
  40804c:	d070      	beq.n	408130 <__ssprint_r+0xf0>
  40804e:	4682      	mov	sl, r0
  408050:	460c      	mov	r4, r1
  408052:	6817      	ldr	r7, [r2, #0]
  408054:	688d      	ldr	r5, [r1, #8]
  408056:	6808      	ldr	r0, [r1, #0]
  408058:	e042      	b.n	4080e0 <__ssprint_r+0xa0>
  40805a:	89a3      	ldrh	r3, [r4, #12]
  40805c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408060:	d02e      	beq.n	4080c0 <__ssprint_r+0x80>
  408062:	6965      	ldr	r5, [r4, #20]
  408064:	6921      	ldr	r1, [r4, #16]
  408066:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40806a:	eba0 0b01 	sub.w	fp, r0, r1
  40806e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  408072:	f10b 0001 	add.w	r0, fp, #1
  408076:	106d      	asrs	r5, r5, #1
  408078:	4430      	add	r0, r6
  40807a:	42a8      	cmp	r0, r5
  40807c:	462a      	mov	r2, r5
  40807e:	bf84      	itt	hi
  408080:	4605      	movhi	r5, r0
  408082:	462a      	movhi	r2, r5
  408084:	055b      	lsls	r3, r3, #21
  408086:	d538      	bpl.n	4080fa <__ssprint_r+0xba>
  408088:	4611      	mov	r1, r2
  40808a:	4650      	mov	r0, sl
  40808c:	f7fe febc 	bl	406e08 <_malloc_r>
  408090:	2800      	cmp	r0, #0
  408092:	d03c      	beq.n	40810e <__ssprint_r+0xce>
  408094:	465a      	mov	r2, fp
  408096:	6921      	ldr	r1, [r4, #16]
  408098:	9001      	str	r0, [sp, #4]
  40809a:	f7ff f9d1 	bl	407440 <memcpy>
  40809e:	89a2      	ldrh	r2, [r4, #12]
  4080a0:	9b01      	ldr	r3, [sp, #4]
  4080a2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4080a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4080aa:	81a2      	strh	r2, [r4, #12]
  4080ac:	eba5 020b 	sub.w	r2, r5, fp
  4080b0:	eb03 000b 	add.w	r0, r3, fp
  4080b4:	6165      	str	r5, [r4, #20]
  4080b6:	6123      	str	r3, [r4, #16]
  4080b8:	6020      	str	r0, [r4, #0]
  4080ba:	60a2      	str	r2, [r4, #8]
  4080bc:	4635      	mov	r5, r6
  4080be:	46b3      	mov	fp, r6
  4080c0:	465a      	mov	r2, fp
  4080c2:	4649      	mov	r1, r9
  4080c4:	f7ff fa56 	bl	407574 <memmove>
  4080c8:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4080cc:	68a2      	ldr	r2, [r4, #8]
  4080ce:	6820      	ldr	r0, [r4, #0]
  4080d0:	1b55      	subs	r5, r2, r5
  4080d2:	4458      	add	r0, fp
  4080d4:	1b9e      	subs	r6, r3, r6
  4080d6:	60a5      	str	r5, [r4, #8]
  4080d8:	6020      	str	r0, [r4, #0]
  4080da:	f8c8 6008 	str.w	r6, [r8, #8]
  4080de:	b33e      	cbz	r6, 408130 <__ssprint_r+0xf0>
  4080e0:	687e      	ldr	r6, [r7, #4]
  4080e2:	463b      	mov	r3, r7
  4080e4:	3708      	adds	r7, #8
  4080e6:	2e00      	cmp	r6, #0
  4080e8:	d0fa      	beq.n	4080e0 <__ssprint_r+0xa0>
  4080ea:	42ae      	cmp	r6, r5
  4080ec:	f8d3 9000 	ldr.w	r9, [r3]
  4080f0:	46ab      	mov	fp, r5
  4080f2:	d2b2      	bcs.n	40805a <__ssprint_r+0x1a>
  4080f4:	4635      	mov	r5, r6
  4080f6:	46b3      	mov	fp, r6
  4080f8:	e7e2      	b.n	4080c0 <__ssprint_r+0x80>
  4080fa:	4650      	mov	r0, sl
  4080fc:	f7ff fda4 	bl	407c48 <_realloc_r>
  408100:	4603      	mov	r3, r0
  408102:	2800      	cmp	r0, #0
  408104:	d1d2      	bne.n	4080ac <__ssprint_r+0x6c>
  408106:	6921      	ldr	r1, [r4, #16]
  408108:	4650      	mov	r0, sl
  40810a:	f7fe fb51 	bl	4067b0 <_free_r>
  40810e:	230c      	movs	r3, #12
  408110:	f8ca 3000 	str.w	r3, [sl]
  408114:	89a3      	ldrh	r3, [r4, #12]
  408116:	2200      	movs	r2, #0
  408118:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40811c:	f04f 30ff 	mov.w	r0, #4294967295
  408120:	81a3      	strh	r3, [r4, #12]
  408122:	f8c8 2008 	str.w	r2, [r8, #8]
  408126:	f8c8 2004 	str.w	r2, [r8, #4]
  40812a:	b003      	add	sp, #12
  40812c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408130:	2000      	movs	r0, #0
  408132:	f8c8 0004 	str.w	r0, [r8, #4]
  408136:	b003      	add	sp, #12
  408138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040813c <__swbuf_r>:
  40813c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40813e:	460d      	mov	r5, r1
  408140:	4614      	mov	r4, r2
  408142:	4606      	mov	r6, r0
  408144:	b110      	cbz	r0, 40814c <__swbuf_r+0x10>
  408146:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408148:	2b00      	cmp	r3, #0
  40814a:	d04b      	beq.n	4081e4 <__swbuf_r+0xa8>
  40814c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408150:	69a3      	ldr	r3, [r4, #24]
  408152:	60a3      	str	r3, [r4, #8]
  408154:	b291      	uxth	r1, r2
  408156:	0708      	lsls	r0, r1, #28
  408158:	d539      	bpl.n	4081ce <__swbuf_r+0x92>
  40815a:	6923      	ldr	r3, [r4, #16]
  40815c:	2b00      	cmp	r3, #0
  40815e:	d036      	beq.n	4081ce <__swbuf_r+0x92>
  408160:	b2ed      	uxtb	r5, r5
  408162:	0489      	lsls	r1, r1, #18
  408164:	462f      	mov	r7, r5
  408166:	d515      	bpl.n	408194 <__swbuf_r+0x58>
  408168:	6822      	ldr	r2, [r4, #0]
  40816a:	6961      	ldr	r1, [r4, #20]
  40816c:	1ad3      	subs	r3, r2, r3
  40816e:	428b      	cmp	r3, r1
  408170:	da1c      	bge.n	4081ac <__swbuf_r+0x70>
  408172:	3301      	adds	r3, #1
  408174:	68a1      	ldr	r1, [r4, #8]
  408176:	1c50      	adds	r0, r2, #1
  408178:	3901      	subs	r1, #1
  40817a:	60a1      	str	r1, [r4, #8]
  40817c:	6020      	str	r0, [r4, #0]
  40817e:	7015      	strb	r5, [r2, #0]
  408180:	6962      	ldr	r2, [r4, #20]
  408182:	429a      	cmp	r2, r3
  408184:	d01a      	beq.n	4081bc <__swbuf_r+0x80>
  408186:	89a3      	ldrh	r3, [r4, #12]
  408188:	07db      	lsls	r3, r3, #31
  40818a:	d501      	bpl.n	408190 <__swbuf_r+0x54>
  40818c:	2d0a      	cmp	r5, #10
  40818e:	d015      	beq.n	4081bc <__swbuf_r+0x80>
  408190:	4638      	mov	r0, r7
  408192:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408194:	6e61      	ldr	r1, [r4, #100]	; 0x64
  408196:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40819a:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40819e:	81a2      	strh	r2, [r4, #12]
  4081a0:	6822      	ldr	r2, [r4, #0]
  4081a2:	6661      	str	r1, [r4, #100]	; 0x64
  4081a4:	6961      	ldr	r1, [r4, #20]
  4081a6:	1ad3      	subs	r3, r2, r3
  4081a8:	428b      	cmp	r3, r1
  4081aa:	dbe2      	blt.n	408172 <__swbuf_r+0x36>
  4081ac:	4621      	mov	r1, r4
  4081ae:	4630      	mov	r0, r6
  4081b0:	f7fe f980 	bl	4064b4 <_fflush_r>
  4081b4:	b940      	cbnz	r0, 4081c8 <__swbuf_r+0x8c>
  4081b6:	6822      	ldr	r2, [r4, #0]
  4081b8:	2301      	movs	r3, #1
  4081ba:	e7db      	b.n	408174 <__swbuf_r+0x38>
  4081bc:	4621      	mov	r1, r4
  4081be:	4630      	mov	r0, r6
  4081c0:	f7fe f978 	bl	4064b4 <_fflush_r>
  4081c4:	2800      	cmp	r0, #0
  4081c6:	d0e3      	beq.n	408190 <__swbuf_r+0x54>
  4081c8:	f04f 37ff 	mov.w	r7, #4294967295
  4081cc:	e7e0      	b.n	408190 <__swbuf_r+0x54>
  4081ce:	4621      	mov	r1, r4
  4081d0:	4630      	mov	r0, r6
  4081d2:	f7fd f89b 	bl	40530c <__swsetup_r>
  4081d6:	2800      	cmp	r0, #0
  4081d8:	d1f6      	bne.n	4081c8 <__swbuf_r+0x8c>
  4081da:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4081de:	6923      	ldr	r3, [r4, #16]
  4081e0:	b291      	uxth	r1, r2
  4081e2:	e7bd      	b.n	408160 <__swbuf_r+0x24>
  4081e4:	f7fe f9be 	bl	406564 <__sinit>
  4081e8:	e7b0      	b.n	40814c <__swbuf_r+0x10>
  4081ea:	bf00      	nop

004081ec <_wcrtomb_r>:
  4081ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4081ee:	4606      	mov	r6, r0
  4081f0:	b085      	sub	sp, #20
  4081f2:	461f      	mov	r7, r3
  4081f4:	b189      	cbz	r1, 40821a <_wcrtomb_r+0x2e>
  4081f6:	4c10      	ldr	r4, [pc, #64]	; (408238 <_wcrtomb_r+0x4c>)
  4081f8:	4d10      	ldr	r5, [pc, #64]	; (40823c <_wcrtomb_r+0x50>)
  4081fa:	6824      	ldr	r4, [r4, #0]
  4081fc:	6b64      	ldr	r4, [r4, #52]	; 0x34
  4081fe:	2c00      	cmp	r4, #0
  408200:	bf08      	it	eq
  408202:	462c      	moveq	r4, r5
  408204:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  408208:	47a0      	blx	r4
  40820a:	1c43      	adds	r3, r0, #1
  40820c:	d103      	bne.n	408216 <_wcrtomb_r+0x2a>
  40820e:	2200      	movs	r2, #0
  408210:	238a      	movs	r3, #138	; 0x8a
  408212:	603a      	str	r2, [r7, #0]
  408214:	6033      	str	r3, [r6, #0]
  408216:	b005      	add	sp, #20
  408218:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40821a:	460c      	mov	r4, r1
  40821c:	4906      	ldr	r1, [pc, #24]	; (408238 <_wcrtomb_r+0x4c>)
  40821e:	4a07      	ldr	r2, [pc, #28]	; (40823c <_wcrtomb_r+0x50>)
  408220:	6809      	ldr	r1, [r1, #0]
  408222:	6b49      	ldr	r1, [r1, #52]	; 0x34
  408224:	2900      	cmp	r1, #0
  408226:	bf08      	it	eq
  408228:	4611      	moveq	r1, r2
  40822a:	4622      	mov	r2, r4
  40822c:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  408230:	a901      	add	r1, sp, #4
  408232:	47a0      	blx	r4
  408234:	e7e9      	b.n	40820a <_wcrtomb_r+0x1e>
  408236:	bf00      	nop
  408238:	2000001c 	.word	0x2000001c
  40823c:	2000044c 	.word	0x2000044c

00408240 <__ascii_wctomb>:
  408240:	b121      	cbz	r1, 40824c <__ascii_wctomb+0xc>
  408242:	2aff      	cmp	r2, #255	; 0xff
  408244:	d804      	bhi.n	408250 <__ascii_wctomb+0x10>
  408246:	700a      	strb	r2, [r1, #0]
  408248:	2001      	movs	r0, #1
  40824a:	4770      	bx	lr
  40824c:	4608      	mov	r0, r1
  40824e:	4770      	bx	lr
  408250:	238a      	movs	r3, #138	; 0x8a
  408252:	6003      	str	r3, [r0, #0]
  408254:	f04f 30ff 	mov.w	r0, #4294967295
  408258:	4770      	bx	lr
  40825a:	bf00      	nop

0040825c <_write_r>:
  40825c:	b570      	push	{r4, r5, r6, lr}
  40825e:	460d      	mov	r5, r1
  408260:	4c08      	ldr	r4, [pc, #32]	; (408284 <_write_r+0x28>)
  408262:	4611      	mov	r1, r2
  408264:	4606      	mov	r6, r0
  408266:	461a      	mov	r2, r3
  408268:	4628      	mov	r0, r5
  40826a:	2300      	movs	r3, #0
  40826c:	6023      	str	r3, [r4, #0]
  40826e:	f7f7 ff81 	bl	400174 <_write>
  408272:	1c43      	adds	r3, r0, #1
  408274:	d000      	beq.n	408278 <_write_r+0x1c>
  408276:	bd70      	pop	{r4, r5, r6, pc}
  408278:	6823      	ldr	r3, [r4, #0]
  40827a:	2b00      	cmp	r3, #0
  40827c:	d0fb      	beq.n	408276 <_write_r+0x1a>
  40827e:	6033      	str	r3, [r6, #0]
  408280:	bd70      	pop	{r4, r5, r6, pc}
  408282:	bf00      	nop
  408284:	20000eb4 	.word	0x20000eb4

00408288 <__register_exitproc>:
  408288:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40828c:	4d2c      	ldr	r5, [pc, #176]	; (408340 <__register_exitproc+0xb8>)
  40828e:	4606      	mov	r6, r0
  408290:	6828      	ldr	r0, [r5, #0]
  408292:	4698      	mov	r8, r3
  408294:	460f      	mov	r7, r1
  408296:	4691      	mov	r9, r2
  408298:	f7fe fd32 	bl	406d00 <__retarget_lock_acquire_recursive>
  40829c:	4b29      	ldr	r3, [pc, #164]	; (408344 <__register_exitproc+0xbc>)
  40829e:	681c      	ldr	r4, [r3, #0]
  4082a0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4082a4:	2b00      	cmp	r3, #0
  4082a6:	d03e      	beq.n	408326 <__register_exitproc+0x9e>
  4082a8:	685a      	ldr	r2, [r3, #4]
  4082aa:	2a1f      	cmp	r2, #31
  4082ac:	dc1c      	bgt.n	4082e8 <__register_exitproc+0x60>
  4082ae:	f102 0e01 	add.w	lr, r2, #1
  4082b2:	b176      	cbz	r6, 4082d2 <__register_exitproc+0x4a>
  4082b4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4082b8:	2401      	movs	r4, #1
  4082ba:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4082be:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4082c2:	4094      	lsls	r4, r2
  4082c4:	4320      	orrs	r0, r4
  4082c6:	2e02      	cmp	r6, #2
  4082c8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4082cc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4082d0:	d023      	beq.n	40831a <__register_exitproc+0x92>
  4082d2:	3202      	adds	r2, #2
  4082d4:	f8c3 e004 	str.w	lr, [r3, #4]
  4082d8:	6828      	ldr	r0, [r5, #0]
  4082da:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4082de:	f7fe fd11 	bl	406d04 <__retarget_lock_release_recursive>
  4082e2:	2000      	movs	r0, #0
  4082e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4082e8:	4b17      	ldr	r3, [pc, #92]	; (408348 <__register_exitproc+0xc0>)
  4082ea:	b30b      	cbz	r3, 408330 <__register_exitproc+0xa8>
  4082ec:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4082f0:	f7fe fd82 	bl	406df8 <malloc>
  4082f4:	4603      	mov	r3, r0
  4082f6:	b1d8      	cbz	r0, 408330 <__register_exitproc+0xa8>
  4082f8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4082fc:	6002      	str	r2, [r0, #0]
  4082fe:	2100      	movs	r1, #0
  408300:	6041      	str	r1, [r0, #4]
  408302:	460a      	mov	r2, r1
  408304:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  408308:	f04f 0e01 	mov.w	lr, #1
  40830c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  408310:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  408314:	2e00      	cmp	r6, #0
  408316:	d0dc      	beq.n	4082d2 <__register_exitproc+0x4a>
  408318:	e7cc      	b.n	4082b4 <__register_exitproc+0x2c>
  40831a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40831e:	430c      	orrs	r4, r1
  408320:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  408324:	e7d5      	b.n	4082d2 <__register_exitproc+0x4a>
  408326:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40832a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40832e:	e7bb      	b.n	4082a8 <__register_exitproc+0x20>
  408330:	6828      	ldr	r0, [r5, #0]
  408332:	f7fe fce7 	bl	406d04 <__retarget_lock_release_recursive>
  408336:	f04f 30ff 	mov.w	r0, #4294967295
  40833a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40833e:	bf00      	nop
  408340:	20000448 	.word	0x20000448
  408344:	0040928c 	.word	0x0040928c
  408348:	00406df9 	.word	0x00406df9

0040834c <_calloc_r>:
  40834c:	b510      	push	{r4, lr}
  40834e:	fb02 f101 	mul.w	r1, r2, r1
  408352:	f7fe fd59 	bl	406e08 <_malloc_r>
  408356:	4604      	mov	r4, r0
  408358:	b1d8      	cbz	r0, 408392 <_calloc_r+0x46>
  40835a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40835e:	f022 0203 	bic.w	r2, r2, #3
  408362:	3a04      	subs	r2, #4
  408364:	2a24      	cmp	r2, #36	; 0x24
  408366:	d818      	bhi.n	40839a <_calloc_r+0x4e>
  408368:	2a13      	cmp	r2, #19
  40836a:	d914      	bls.n	408396 <_calloc_r+0x4a>
  40836c:	2300      	movs	r3, #0
  40836e:	2a1b      	cmp	r2, #27
  408370:	6003      	str	r3, [r0, #0]
  408372:	6043      	str	r3, [r0, #4]
  408374:	d916      	bls.n	4083a4 <_calloc_r+0x58>
  408376:	2a24      	cmp	r2, #36	; 0x24
  408378:	6083      	str	r3, [r0, #8]
  40837a:	60c3      	str	r3, [r0, #12]
  40837c:	bf11      	iteee	ne
  40837e:	f100 0210 	addne.w	r2, r0, #16
  408382:	6103      	streq	r3, [r0, #16]
  408384:	6143      	streq	r3, [r0, #20]
  408386:	f100 0218 	addeq.w	r2, r0, #24
  40838a:	2300      	movs	r3, #0
  40838c:	6013      	str	r3, [r2, #0]
  40838e:	6053      	str	r3, [r2, #4]
  408390:	6093      	str	r3, [r2, #8]
  408392:	4620      	mov	r0, r4
  408394:	bd10      	pop	{r4, pc}
  408396:	4602      	mov	r2, r0
  408398:	e7f7      	b.n	40838a <_calloc_r+0x3e>
  40839a:	2100      	movs	r1, #0
  40839c:	f7fa fcf2 	bl	402d84 <memset>
  4083a0:	4620      	mov	r0, r4
  4083a2:	bd10      	pop	{r4, pc}
  4083a4:	f100 0208 	add.w	r2, r0, #8
  4083a8:	e7ef      	b.n	40838a <_calloc_r+0x3e>
  4083aa:	bf00      	nop

004083ac <_close_r>:
  4083ac:	b538      	push	{r3, r4, r5, lr}
  4083ae:	4c07      	ldr	r4, [pc, #28]	; (4083cc <_close_r+0x20>)
  4083b0:	2300      	movs	r3, #0
  4083b2:	4605      	mov	r5, r0
  4083b4:	4608      	mov	r0, r1
  4083b6:	6023      	str	r3, [r4, #0]
  4083b8:	f7f9 f956 	bl	401668 <_close>
  4083bc:	1c43      	adds	r3, r0, #1
  4083be:	d000      	beq.n	4083c2 <_close_r+0x16>
  4083c0:	bd38      	pop	{r3, r4, r5, pc}
  4083c2:	6823      	ldr	r3, [r4, #0]
  4083c4:	2b00      	cmp	r3, #0
  4083c6:	d0fb      	beq.n	4083c0 <_close_r+0x14>
  4083c8:	602b      	str	r3, [r5, #0]
  4083ca:	bd38      	pop	{r3, r4, r5, pc}
  4083cc:	20000eb4 	.word	0x20000eb4

004083d0 <_fclose_r>:
  4083d0:	b570      	push	{r4, r5, r6, lr}
  4083d2:	b159      	cbz	r1, 4083ec <_fclose_r+0x1c>
  4083d4:	4605      	mov	r5, r0
  4083d6:	460c      	mov	r4, r1
  4083d8:	b110      	cbz	r0, 4083e0 <_fclose_r+0x10>
  4083da:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4083dc:	2b00      	cmp	r3, #0
  4083de:	d03c      	beq.n	40845a <_fclose_r+0x8a>
  4083e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4083e2:	07d8      	lsls	r0, r3, #31
  4083e4:	d505      	bpl.n	4083f2 <_fclose_r+0x22>
  4083e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4083ea:	b92b      	cbnz	r3, 4083f8 <_fclose_r+0x28>
  4083ec:	2600      	movs	r6, #0
  4083ee:	4630      	mov	r0, r6
  4083f0:	bd70      	pop	{r4, r5, r6, pc}
  4083f2:	89a3      	ldrh	r3, [r4, #12]
  4083f4:	0599      	lsls	r1, r3, #22
  4083f6:	d53c      	bpl.n	408472 <_fclose_r+0xa2>
  4083f8:	4621      	mov	r1, r4
  4083fa:	4628      	mov	r0, r5
  4083fc:	f7fd ffba 	bl	406374 <__sflush_r>
  408400:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  408402:	4606      	mov	r6, r0
  408404:	b133      	cbz	r3, 408414 <_fclose_r+0x44>
  408406:	69e1      	ldr	r1, [r4, #28]
  408408:	4628      	mov	r0, r5
  40840a:	4798      	blx	r3
  40840c:	2800      	cmp	r0, #0
  40840e:	bfb8      	it	lt
  408410:	f04f 36ff 	movlt.w	r6, #4294967295
  408414:	89a3      	ldrh	r3, [r4, #12]
  408416:	061a      	lsls	r2, r3, #24
  408418:	d422      	bmi.n	408460 <_fclose_r+0x90>
  40841a:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40841c:	b141      	cbz	r1, 408430 <_fclose_r+0x60>
  40841e:	f104 0340 	add.w	r3, r4, #64	; 0x40
  408422:	4299      	cmp	r1, r3
  408424:	d002      	beq.n	40842c <_fclose_r+0x5c>
  408426:	4628      	mov	r0, r5
  408428:	f7fe f9c2 	bl	4067b0 <_free_r>
  40842c:	2300      	movs	r3, #0
  40842e:	6323      	str	r3, [r4, #48]	; 0x30
  408430:	6c61      	ldr	r1, [r4, #68]	; 0x44
  408432:	b121      	cbz	r1, 40843e <_fclose_r+0x6e>
  408434:	4628      	mov	r0, r5
  408436:	f7fe f9bb 	bl	4067b0 <_free_r>
  40843a:	2300      	movs	r3, #0
  40843c:	6463      	str	r3, [r4, #68]	; 0x44
  40843e:	f7fe f8bd 	bl	4065bc <__sfp_lock_acquire>
  408442:	6e63      	ldr	r3, [r4, #100]	; 0x64
  408444:	2200      	movs	r2, #0
  408446:	07db      	lsls	r3, r3, #31
  408448:	81a2      	strh	r2, [r4, #12]
  40844a:	d50e      	bpl.n	40846a <_fclose_r+0x9a>
  40844c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40844e:	f7fe fc55 	bl	406cfc <__retarget_lock_close_recursive>
  408452:	f7fe f8b9 	bl	4065c8 <__sfp_lock_release>
  408456:	4630      	mov	r0, r6
  408458:	bd70      	pop	{r4, r5, r6, pc}
  40845a:	f7fe f883 	bl	406564 <__sinit>
  40845e:	e7bf      	b.n	4083e0 <_fclose_r+0x10>
  408460:	6921      	ldr	r1, [r4, #16]
  408462:	4628      	mov	r0, r5
  408464:	f7fe f9a4 	bl	4067b0 <_free_r>
  408468:	e7d7      	b.n	40841a <_fclose_r+0x4a>
  40846a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40846c:	f7fe fc4a 	bl	406d04 <__retarget_lock_release_recursive>
  408470:	e7ec      	b.n	40844c <_fclose_r+0x7c>
  408472:	6da0      	ldr	r0, [r4, #88]	; 0x58
  408474:	f7fe fc44 	bl	406d00 <__retarget_lock_acquire_recursive>
  408478:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40847c:	2b00      	cmp	r3, #0
  40847e:	d1bb      	bne.n	4083f8 <_fclose_r+0x28>
  408480:	6e66      	ldr	r6, [r4, #100]	; 0x64
  408482:	f016 0601 	ands.w	r6, r6, #1
  408486:	d1b1      	bne.n	4083ec <_fclose_r+0x1c>
  408488:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40848a:	f7fe fc3b 	bl	406d04 <__retarget_lock_release_recursive>
  40848e:	4630      	mov	r0, r6
  408490:	bd70      	pop	{r4, r5, r6, pc}
  408492:	bf00      	nop

00408494 <_fstat_r>:
  408494:	b538      	push	{r3, r4, r5, lr}
  408496:	460b      	mov	r3, r1
  408498:	4c07      	ldr	r4, [pc, #28]	; (4084b8 <_fstat_r+0x24>)
  40849a:	4605      	mov	r5, r0
  40849c:	4611      	mov	r1, r2
  40849e:	4618      	mov	r0, r3
  4084a0:	2300      	movs	r3, #0
  4084a2:	6023      	str	r3, [r4, #0]
  4084a4:	f7f9 f8e3 	bl	40166e <_fstat>
  4084a8:	1c43      	adds	r3, r0, #1
  4084aa:	d000      	beq.n	4084ae <_fstat_r+0x1a>
  4084ac:	bd38      	pop	{r3, r4, r5, pc}
  4084ae:	6823      	ldr	r3, [r4, #0]
  4084b0:	2b00      	cmp	r3, #0
  4084b2:	d0fb      	beq.n	4084ac <_fstat_r+0x18>
  4084b4:	602b      	str	r3, [r5, #0]
  4084b6:	bd38      	pop	{r3, r4, r5, pc}
  4084b8:	20000eb4 	.word	0x20000eb4

004084bc <_isatty_r>:
  4084bc:	b538      	push	{r3, r4, r5, lr}
  4084be:	4c07      	ldr	r4, [pc, #28]	; (4084dc <_isatty_r+0x20>)
  4084c0:	2300      	movs	r3, #0
  4084c2:	4605      	mov	r5, r0
  4084c4:	4608      	mov	r0, r1
  4084c6:	6023      	str	r3, [r4, #0]
  4084c8:	f7f9 f8d6 	bl	401678 <_isatty>
  4084cc:	1c43      	adds	r3, r0, #1
  4084ce:	d000      	beq.n	4084d2 <_isatty_r+0x16>
  4084d0:	bd38      	pop	{r3, r4, r5, pc}
  4084d2:	6823      	ldr	r3, [r4, #0]
  4084d4:	2b00      	cmp	r3, #0
  4084d6:	d0fb      	beq.n	4084d0 <_isatty_r+0x14>
  4084d8:	602b      	str	r3, [r5, #0]
  4084da:	bd38      	pop	{r3, r4, r5, pc}
  4084dc:	20000eb4 	.word	0x20000eb4

004084e0 <_lseek_r>:
  4084e0:	b570      	push	{r4, r5, r6, lr}
  4084e2:	460d      	mov	r5, r1
  4084e4:	4c08      	ldr	r4, [pc, #32]	; (408508 <_lseek_r+0x28>)
  4084e6:	4611      	mov	r1, r2
  4084e8:	4606      	mov	r6, r0
  4084ea:	461a      	mov	r2, r3
  4084ec:	4628      	mov	r0, r5
  4084ee:	2300      	movs	r3, #0
  4084f0:	6023      	str	r3, [r4, #0]
  4084f2:	f7f9 f8c3 	bl	40167c <_lseek>
  4084f6:	1c43      	adds	r3, r0, #1
  4084f8:	d000      	beq.n	4084fc <_lseek_r+0x1c>
  4084fa:	bd70      	pop	{r4, r5, r6, pc}
  4084fc:	6823      	ldr	r3, [r4, #0]
  4084fe:	2b00      	cmp	r3, #0
  408500:	d0fb      	beq.n	4084fa <_lseek_r+0x1a>
  408502:	6033      	str	r3, [r6, #0]
  408504:	bd70      	pop	{r4, r5, r6, pc}
  408506:	bf00      	nop
  408508:	20000eb4 	.word	0x20000eb4

0040850c <_read_r>:
  40850c:	b570      	push	{r4, r5, r6, lr}
  40850e:	460d      	mov	r5, r1
  408510:	4c08      	ldr	r4, [pc, #32]	; (408534 <_read_r+0x28>)
  408512:	4611      	mov	r1, r2
  408514:	4606      	mov	r6, r0
  408516:	461a      	mov	r2, r3
  408518:	4628      	mov	r0, r5
  40851a:	2300      	movs	r3, #0
  40851c:	6023      	str	r3, [r4, #0]
  40851e:	f7f7 fe0b 	bl	400138 <_read>
  408522:	1c43      	adds	r3, r0, #1
  408524:	d000      	beq.n	408528 <_read_r+0x1c>
  408526:	bd70      	pop	{r4, r5, r6, pc}
  408528:	6823      	ldr	r3, [r4, #0]
  40852a:	2b00      	cmp	r3, #0
  40852c:	d0fb      	beq.n	408526 <_read_r+0x1a>
  40852e:	6033      	str	r3, [r6, #0]
  408530:	bd70      	pop	{r4, r5, r6, pc}
  408532:	bf00      	nop
  408534:	20000eb4 	.word	0x20000eb4

00408538 <__gedf2>:
  408538:	f04f 3cff 	mov.w	ip, #4294967295
  40853c:	e006      	b.n	40854c <__cmpdf2+0x4>
  40853e:	bf00      	nop

00408540 <__ledf2>:
  408540:	f04f 0c01 	mov.w	ip, #1
  408544:	e002      	b.n	40854c <__cmpdf2+0x4>
  408546:	bf00      	nop

00408548 <__cmpdf2>:
  408548:	f04f 0c01 	mov.w	ip, #1
  40854c:	f84d cd04 	str.w	ip, [sp, #-4]!
  408550:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408554:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408558:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40855c:	bf18      	it	ne
  40855e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408562:	d01b      	beq.n	40859c <__cmpdf2+0x54>
  408564:	b001      	add	sp, #4
  408566:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40856a:	bf0c      	ite	eq
  40856c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408570:	ea91 0f03 	teqne	r1, r3
  408574:	bf02      	ittt	eq
  408576:	ea90 0f02 	teqeq	r0, r2
  40857a:	2000      	moveq	r0, #0
  40857c:	4770      	bxeq	lr
  40857e:	f110 0f00 	cmn.w	r0, #0
  408582:	ea91 0f03 	teq	r1, r3
  408586:	bf58      	it	pl
  408588:	4299      	cmppl	r1, r3
  40858a:	bf08      	it	eq
  40858c:	4290      	cmpeq	r0, r2
  40858e:	bf2c      	ite	cs
  408590:	17d8      	asrcs	r0, r3, #31
  408592:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408596:	f040 0001 	orr.w	r0, r0, #1
  40859a:	4770      	bx	lr
  40859c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4085a0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4085a4:	d102      	bne.n	4085ac <__cmpdf2+0x64>
  4085a6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4085aa:	d107      	bne.n	4085bc <__cmpdf2+0x74>
  4085ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4085b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4085b4:	d1d6      	bne.n	408564 <__cmpdf2+0x1c>
  4085b6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4085ba:	d0d3      	beq.n	408564 <__cmpdf2+0x1c>
  4085bc:	f85d 0b04 	ldr.w	r0, [sp], #4
  4085c0:	4770      	bx	lr
  4085c2:	bf00      	nop

004085c4 <__aeabi_cdrcmple>:
  4085c4:	4684      	mov	ip, r0
  4085c6:	4610      	mov	r0, r2
  4085c8:	4662      	mov	r2, ip
  4085ca:	468c      	mov	ip, r1
  4085cc:	4619      	mov	r1, r3
  4085ce:	4663      	mov	r3, ip
  4085d0:	e000      	b.n	4085d4 <__aeabi_cdcmpeq>
  4085d2:	bf00      	nop

004085d4 <__aeabi_cdcmpeq>:
  4085d4:	b501      	push	{r0, lr}
  4085d6:	f7ff ffb7 	bl	408548 <__cmpdf2>
  4085da:	2800      	cmp	r0, #0
  4085dc:	bf48      	it	mi
  4085de:	f110 0f00 	cmnmi.w	r0, #0
  4085e2:	bd01      	pop	{r0, pc}

004085e4 <__aeabi_dcmpeq>:
  4085e4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4085e8:	f7ff fff4 	bl	4085d4 <__aeabi_cdcmpeq>
  4085ec:	bf0c      	ite	eq
  4085ee:	2001      	moveq	r0, #1
  4085f0:	2000      	movne	r0, #0
  4085f2:	f85d fb08 	ldr.w	pc, [sp], #8
  4085f6:	bf00      	nop

004085f8 <__aeabi_dcmplt>:
  4085f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4085fc:	f7ff ffea 	bl	4085d4 <__aeabi_cdcmpeq>
  408600:	bf34      	ite	cc
  408602:	2001      	movcc	r0, #1
  408604:	2000      	movcs	r0, #0
  408606:	f85d fb08 	ldr.w	pc, [sp], #8
  40860a:	bf00      	nop

0040860c <__aeabi_dcmple>:
  40860c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408610:	f7ff ffe0 	bl	4085d4 <__aeabi_cdcmpeq>
  408614:	bf94      	ite	ls
  408616:	2001      	movls	r0, #1
  408618:	2000      	movhi	r0, #0
  40861a:	f85d fb08 	ldr.w	pc, [sp], #8
  40861e:	bf00      	nop

00408620 <__aeabi_dcmpge>:
  408620:	f84d ed08 	str.w	lr, [sp, #-8]!
  408624:	f7ff ffce 	bl	4085c4 <__aeabi_cdrcmple>
  408628:	bf94      	ite	ls
  40862a:	2001      	movls	r0, #1
  40862c:	2000      	movhi	r0, #0
  40862e:	f85d fb08 	ldr.w	pc, [sp], #8
  408632:	bf00      	nop

00408634 <__aeabi_dcmpgt>:
  408634:	f84d ed08 	str.w	lr, [sp, #-8]!
  408638:	f7ff ffc4 	bl	4085c4 <__aeabi_cdrcmple>
  40863c:	bf34      	ite	cc
  40863e:	2001      	movcc	r0, #1
  408640:	2000      	movcs	r0, #0
  408642:	f85d fb08 	ldr.w	pc, [sp], #8
  408646:	bf00      	nop

00408648 <__aeabi_dcmpun>:
  408648:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40864c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408650:	d102      	bne.n	408658 <__aeabi_dcmpun+0x10>
  408652:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408656:	d10a      	bne.n	40866e <__aeabi_dcmpun+0x26>
  408658:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40865c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408660:	d102      	bne.n	408668 <__aeabi_dcmpun+0x20>
  408662:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408666:	d102      	bne.n	40866e <__aeabi_dcmpun+0x26>
  408668:	f04f 0000 	mov.w	r0, #0
  40866c:	4770      	bx	lr
  40866e:	f04f 0001 	mov.w	r0, #1
  408672:	4770      	bx	lr

00408674 <__aeabi_d2iz>:
  408674:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408678:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40867c:	d215      	bcs.n	4086aa <__aeabi_d2iz+0x36>
  40867e:	d511      	bpl.n	4086a4 <__aeabi_d2iz+0x30>
  408680:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408684:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408688:	d912      	bls.n	4086b0 <__aeabi_d2iz+0x3c>
  40868a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40868e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408692:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408696:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40869a:	fa23 f002 	lsr.w	r0, r3, r2
  40869e:	bf18      	it	ne
  4086a0:	4240      	negne	r0, r0
  4086a2:	4770      	bx	lr
  4086a4:	f04f 0000 	mov.w	r0, #0
  4086a8:	4770      	bx	lr
  4086aa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4086ae:	d105      	bne.n	4086bc <__aeabi_d2iz+0x48>
  4086b0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4086b4:	bf08      	it	eq
  4086b6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4086ba:	4770      	bx	lr
  4086bc:	f04f 0000 	mov.w	r0, #0
  4086c0:	4770      	bx	lr
  4086c2:	bf00      	nop

004086c4 <__aeabi_uldivmod>:
  4086c4:	b953      	cbnz	r3, 4086dc <__aeabi_uldivmod+0x18>
  4086c6:	b94a      	cbnz	r2, 4086dc <__aeabi_uldivmod+0x18>
  4086c8:	2900      	cmp	r1, #0
  4086ca:	bf08      	it	eq
  4086cc:	2800      	cmpeq	r0, #0
  4086ce:	bf1c      	itt	ne
  4086d0:	f04f 31ff 	movne.w	r1, #4294967295
  4086d4:	f04f 30ff 	movne.w	r0, #4294967295
  4086d8:	f000 b97a 	b.w	4089d0 <__aeabi_idiv0>
  4086dc:	f1ad 0c08 	sub.w	ip, sp, #8
  4086e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4086e4:	f000 f806 	bl	4086f4 <__udivmoddi4>
  4086e8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4086ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4086f0:	b004      	add	sp, #16
  4086f2:	4770      	bx	lr

004086f4 <__udivmoddi4>:
  4086f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4086f8:	468c      	mov	ip, r1
  4086fa:	460d      	mov	r5, r1
  4086fc:	4604      	mov	r4, r0
  4086fe:	9e08      	ldr	r6, [sp, #32]
  408700:	2b00      	cmp	r3, #0
  408702:	d151      	bne.n	4087a8 <__udivmoddi4+0xb4>
  408704:	428a      	cmp	r2, r1
  408706:	4617      	mov	r7, r2
  408708:	d96d      	bls.n	4087e6 <__udivmoddi4+0xf2>
  40870a:	fab2 fe82 	clz	lr, r2
  40870e:	f1be 0f00 	cmp.w	lr, #0
  408712:	d00b      	beq.n	40872c <__udivmoddi4+0x38>
  408714:	f1ce 0c20 	rsb	ip, lr, #32
  408718:	fa01 f50e 	lsl.w	r5, r1, lr
  40871c:	fa20 fc0c 	lsr.w	ip, r0, ip
  408720:	fa02 f70e 	lsl.w	r7, r2, lr
  408724:	ea4c 0c05 	orr.w	ip, ip, r5
  408728:	fa00 f40e 	lsl.w	r4, r0, lr
  40872c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  408730:	0c25      	lsrs	r5, r4, #16
  408732:	fbbc f8fa 	udiv	r8, ip, sl
  408736:	fa1f f987 	uxth.w	r9, r7
  40873a:	fb0a cc18 	mls	ip, sl, r8, ip
  40873e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  408742:	fb08 f309 	mul.w	r3, r8, r9
  408746:	42ab      	cmp	r3, r5
  408748:	d90a      	bls.n	408760 <__udivmoddi4+0x6c>
  40874a:	19ed      	adds	r5, r5, r7
  40874c:	f108 32ff 	add.w	r2, r8, #4294967295
  408750:	f080 8123 	bcs.w	40899a <__udivmoddi4+0x2a6>
  408754:	42ab      	cmp	r3, r5
  408756:	f240 8120 	bls.w	40899a <__udivmoddi4+0x2a6>
  40875a:	f1a8 0802 	sub.w	r8, r8, #2
  40875e:	443d      	add	r5, r7
  408760:	1aed      	subs	r5, r5, r3
  408762:	b2a4      	uxth	r4, r4
  408764:	fbb5 f0fa 	udiv	r0, r5, sl
  408768:	fb0a 5510 	mls	r5, sl, r0, r5
  40876c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  408770:	fb00 f909 	mul.w	r9, r0, r9
  408774:	45a1      	cmp	r9, r4
  408776:	d909      	bls.n	40878c <__udivmoddi4+0x98>
  408778:	19e4      	adds	r4, r4, r7
  40877a:	f100 33ff 	add.w	r3, r0, #4294967295
  40877e:	f080 810a 	bcs.w	408996 <__udivmoddi4+0x2a2>
  408782:	45a1      	cmp	r9, r4
  408784:	f240 8107 	bls.w	408996 <__udivmoddi4+0x2a2>
  408788:	3802      	subs	r0, #2
  40878a:	443c      	add	r4, r7
  40878c:	eba4 0409 	sub.w	r4, r4, r9
  408790:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  408794:	2100      	movs	r1, #0
  408796:	2e00      	cmp	r6, #0
  408798:	d061      	beq.n	40885e <__udivmoddi4+0x16a>
  40879a:	fa24 f40e 	lsr.w	r4, r4, lr
  40879e:	2300      	movs	r3, #0
  4087a0:	6034      	str	r4, [r6, #0]
  4087a2:	6073      	str	r3, [r6, #4]
  4087a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4087a8:	428b      	cmp	r3, r1
  4087aa:	d907      	bls.n	4087bc <__udivmoddi4+0xc8>
  4087ac:	2e00      	cmp	r6, #0
  4087ae:	d054      	beq.n	40885a <__udivmoddi4+0x166>
  4087b0:	2100      	movs	r1, #0
  4087b2:	e886 0021 	stmia.w	r6, {r0, r5}
  4087b6:	4608      	mov	r0, r1
  4087b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4087bc:	fab3 f183 	clz	r1, r3
  4087c0:	2900      	cmp	r1, #0
  4087c2:	f040 808e 	bne.w	4088e2 <__udivmoddi4+0x1ee>
  4087c6:	42ab      	cmp	r3, r5
  4087c8:	d302      	bcc.n	4087d0 <__udivmoddi4+0xdc>
  4087ca:	4282      	cmp	r2, r0
  4087cc:	f200 80fa 	bhi.w	4089c4 <__udivmoddi4+0x2d0>
  4087d0:	1a84      	subs	r4, r0, r2
  4087d2:	eb65 0503 	sbc.w	r5, r5, r3
  4087d6:	2001      	movs	r0, #1
  4087d8:	46ac      	mov	ip, r5
  4087da:	2e00      	cmp	r6, #0
  4087dc:	d03f      	beq.n	40885e <__udivmoddi4+0x16a>
  4087de:	e886 1010 	stmia.w	r6, {r4, ip}
  4087e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4087e6:	b912      	cbnz	r2, 4087ee <__udivmoddi4+0xfa>
  4087e8:	2701      	movs	r7, #1
  4087ea:	fbb7 f7f2 	udiv	r7, r7, r2
  4087ee:	fab7 fe87 	clz	lr, r7
  4087f2:	f1be 0f00 	cmp.w	lr, #0
  4087f6:	d134      	bne.n	408862 <__udivmoddi4+0x16e>
  4087f8:	1beb      	subs	r3, r5, r7
  4087fa:	0c3a      	lsrs	r2, r7, #16
  4087fc:	fa1f fc87 	uxth.w	ip, r7
  408800:	2101      	movs	r1, #1
  408802:	fbb3 f8f2 	udiv	r8, r3, r2
  408806:	0c25      	lsrs	r5, r4, #16
  408808:	fb02 3318 	mls	r3, r2, r8, r3
  40880c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  408810:	fb0c f308 	mul.w	r3, ip, r8
  408814:	42ab      	cmp	r3, r5
  408816:	d907      	bls.n	408828 <__udivmoddi4+0x134>
  408818:	19ed      	adds	r5, r5, r7
  40881a:	f108 30ff 	add.w	r0, r8, #4294967295
  40881e:	d202      	bcs.n	408826 <__udivmoddi4+0x132>
  408820:	42ab      	cmp	r3, r5
  408822:	f200 80d1 	bhi.w	4089c8 <__udivmoddi4+0x2d4>
  408826:	4680      	mov	r8, r0
  408828:	1aed      	subs	r5, r5, r3
  40882a:	b2a3      	uxth	r3, r4
  40882c:	fbb5 f0f2 	udiv	r0, r5, r2
  408830:	fb02 5510 	mls	r5, r2, r0, r5
  408834:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  408838:	fb0c fc00 	mul.w	ip, ip, r0
  40883c:	45a4      	cmp	ip, r4
  40883e:	d907      	bls.n	408850 <__udivmoddi4+0x15c>
  408840:	19e4      	adds	r4, r4, r7
  408842:	f100 33ff 	add.w	r3, r0, #4294967295
  408846:	d202      	bcs.n	40884e <__udivmoddi4+0x15a>
  408848:	45a4      	cmp	ip, r4
  40884a:	f200 80b8 	bhi.w	4089be <__udivmoddi4+0x2ca>
  40884e:	4618      	mov	r0, r3
  408850:	eba4 040c 	sub.w	r4, r4, ip
  408854:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  408858:	e79d      	b.n	408796 <__udivmoddi4+0xa2>
  40885a:	4631      	mov	r1, r6
  40885c:	4630      	mov	r0, r6
  40885e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408862:	f1ce 0420 	rsb	r4, lr, #32
  408866:	fa05 f30e 	lsl.w	r3, r5, lr
  40886a:	fa07 f70e 	lsl.w	r7, r7, lr
  40886e:	fa20 f804 	lsr.w	r8, r0, r4
  408872:	0c3a      	lsrs	r2, r7, #16
  408874:	fa25 f404 	lsr.w	r4, r5, r4
  408878:	ea48 0803 	orr.w	r8, r8, r3
  40887c:	fbb4 f1f2 	udiv	r1, r4, r2
  408880:	ea4f 4518 	mov.w	r5, r8, lsr #16
  408884:	fb02 4411 	mls	r4, r2, r1, r4
  408888:	fa1f fc87 	uxth.w	ip, r7
  40888c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  408890:	fb01 f30c 	mul.w	r3, r1, ip
  408894:	42ab      	cmp	r3, r5
  408896:	fa00 f40e 	lsl.w	r4, r0, lr
  40889a:	d909      	bls.n	4088b0 <__udivmoddi4+0x1bc>
  40889c:	19ed      	adds	r5, r5, r7
  40889e:	f101 30ff 	add.w	r0, r1, #4294967295
  4088a2:	f080 808a 	bcs.w	4089ba <__udivmoddi4+0x2c6>
  4088a6:	42ab      	cmp	r3, r5
  4088a8:	f240 8087 	bls.w	4089ba <__udivmoddi4+0x2c6>
  4088ac:	3902      	subs	r1, #2
  4088ae:	443d      	add	r5, r7
  4088b0:	1aeb      	subs	r3, r5, r3
  4088b2:	fa1f f588 	uxth.w	r5, r8
  4088b6:	fbb3 f0f2 	udiv	r0, r3, r2
  4088ba:	fb02 3310 	mls	r3, r2, r0, r3
  4088be:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4088c2:	fb00 f30c 	mul.w	r3, r0, ip
  4088c6:	42ab      	cmp	r3, r5
  4088c8:	d907      	bls.n	4088da <__udivmoddi4+0x1e6>
  4088ca:	19ed      	adds	r5, r5, r7
  4088cc:	f100 38ff 	add.w	r8, r0, #4294967295
  4088d0:	d26f      	bcs.n	4089b2 <__udivmoddi4+0x2be>
  4088d2:	42ab      	cmp	r3, r5
  4088d4:	d96d      	bls.n	4089b2 <__udivmoddi4+0x2be>
  4088d6:	3802      	subs	r0, #2
  4088d8:	443d      	add	r5, r7
  4088da:	1aeb      	subs	r3, r5, r3
  4088dc:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4088e0:	e78f      	b.n	408802 <__udivmoddi4+0x10e>
  4088e2:	f1c1 0720 	rsb	r7, r1, #32
  4088e6:	fa22 f807 	lsr.w	r8, r2, r7
  4088ea:	408b      	lsls	r3, r1
  4088ec:	fa05 f401 	lsl.w	r4, r5, r1
  4088f0:	ea48 0303 	orr.w	r3, r8, r3
  4088f4:	fa20 fe07 	lsr.w	lr, r0, r7
  4088f8:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4088fc:	40fd      	lsrs	r5, r7
  4088fe:	ea4e 0e04 	orr.w	lr, lr, r4
  408902:	fbb5 f9fc 	udiv	r9, r5, ip
  408906:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40890a:	fb0c 5519 	mls	r5, ip, r9, r5
  40890e:	fa1f f883 	uxth.w	r8, r3
  408912:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  408916:	fb09 f408 	mul.w	r4, r9, r8
  40891a:	42ac      	cmp	r4, r5
  40891c:	fa02 f201 	lsl.w	r2, r2, r1
  408920:	fa00 fa01 	lsl.w	sl, r0, r1
  408924:	d908      	bls.n	408938 <__udivmoddi4+0x244>
  408926:	18ed      	adds	r5, r5, r3
  408928:	f109 30ff 	add.w	r0, r9, #4294967295
  40892c:	d243      	bcs.n	4089b6 <__udivmoddi4+0x2c2>
  40892e:	42ac      	cmp	r4, r5
  408930:	d941      	bls.n	4089b6 <__udivmoddi4+0x2c2>
  408932:	f1a9 0902 	sub.w	r9, r9, #2
  408936:	441d      	add	r5, r3
  408938:	1b2d      	subs	r5, r5, r4
  40893a:	fa1f fe8e 	uxth.w	lr, lr
  40893e:	fbb5 f0fc 	udiv	r0, r5, ip
  408942:	fb0c 5510 	mls	r5, ip, r0, r5
  408946:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40894a:	fb00 f808 	mul.w	r8, r0, r8
  40894e:	45a0      	cmp	r8, r4
  408950:	d907      	bls.n	408962 <__udivmoddi4+0x26e>
  408952:	18e4      	adds	r4, r4, r3
  408954:	f100 35ff 	add.w	r5, r0, #4294967295
  408958:	d229      	bcs.n	4089ae <__udivmoddi4+0x2ba>
  40895a:	45a0      	cmp	r8, r4
  40895c:	d927      	bls.n	4089ae <__udivmoddi4+0x2ba>
  40895e:	3802      	subs	r0, #2
  408960:	441c      	add	r4, r3
  408962:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  408966:	eba4 0408 	sub.w	r4, r4, r8
  40896a:	fba0 8902 	umull	r8, r9, r0, r2
  40896e:	454c      	cmp	r4, r9
  408970:	46c6      	mov	lr, r8
  408972:	464d      	mov	r5, r9
  408974:	d315      	bcc.n	4089a2 <__udivmoddi4+0x2ae>
  408976:	d012      	beq.n	40899e <__udivmoddi4+0x2aa>
  408978:	b156      	cbz	r6, 408990 <__udivmoddi4+0x29c>
  40897a:	ebba 030e 	subs.w	r3, sl, lr
  40897e:	eb64 0405 	sbc.w	r4, r4, r5
  408982:	fa04 f707 	lsl.w	r7, r4, r7
  408986:	40cb      	lsrs	r3, r1
  408988:	431f      	orrs	r7, r3
  40898a:	40cc      	lsrs	r4, r1
  40898c:	6037      	str	r7, [r6, #0]
  40898e:	6074      	str	r4, [r6, #4]
  408990:	2100      	movs	r1, #0
  408992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408996:	4618      	mov	r0, r3
  408998:	e6f8      	b.n	40878c <__udivmoddi4+0x98>
  40899a:	4690      	mov	r8, r2
  40899c:	e6e0      	b.n	408760 <__udivmoddi4+0x6c>
  40899e:	45c2      	cmp	sl, r8
  4089a0:	d2ea      	bcs.n	408978 <__udivmoddi4+0x284>
  4089a2:	ebb8 0e02 	subs.w	lr, r8, r2
  4089a6:	eb69 0503 	sbc.w	r5, r9, r3
  4089aa:	3801      	subs	r0, #1
  4089ac:	e7e4      	b.n	408978 <__udivmoddi4+0x284>
  4089ae:	4628      	mov	r0, r5
  4089b0:	e7d7      	b.n	408962 <__udivmoddi4+0x26e>
  4089b2:	4640      	mov	r0, r8
  4089b4:	e791      	b.n	4088da <__udivmoddi4+0x1e6>
  4089b6:	4681      	mov	r9, r0
  4089b8:	e7be      	b.n	408938 <__udivmoddi4+0x244>
  4089ba:	4601      	mov	r1, r0
  4089bc:	e778      	b.n	4088b0 <__udivmoddi4+0x1bc>
  4089be:	3802      	subs	r0, #2
  4089c0:	443c      	add	r4, r7
  4089c2:	e745      	b.n	408850 <__udivmoddi4+0x15c>
  4089c4:	4608      	mov	r0, r1
  4089c6:	e708      	b.n	4087da <__udivmoddi4+0xe6>
  4089c8:	f1a8 0802 	sub.w	r8, r8, #2
  4089cc:	443d      	add	r5, r7
  4089ce:	e72b      	b.n	408828 <__udivmoddi4+0x134>

004089d0 <__aeabi_idiv0>:
  4089d0:	4770      	bx	lr
  4089d2:	bf00      	nop

004089d4 <p_uc_charset10x14>:
	...
  4089f0:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  408a00:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  408a10:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  408a20:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  408a30:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  408a40:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  408a50:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  408a60:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  408a78:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  408a88:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  408a98:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  408aa8:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  408ab8:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  408ac8:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  408ad8:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  408ae8:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  408b00:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  408b10:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  408b20:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  408b30:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  408b40:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  408b50:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  408b60:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  408b70:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  408b80:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  408b90:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  408ba0:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  408bb0:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  408bc0:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  408bd0:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  408be0:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  408bf0:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  408c00:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  408c10:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  408c20:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  408c30:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  408c40:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  408c50:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  408c60:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  408c70:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  408c80:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  408c90:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408ca0:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  408cb0:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  408cc0:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  408cd0:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  408ce0:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  408cf0:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  408d00:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  408d10:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  408d20:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  408d30:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  408d40:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  408d50:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  408d60:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  408d70:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  408d80:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  408d90:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  408da0:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  408db0:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  408dc0:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  408dd0:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  408de0:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  408df0:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  408e00:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  408e10:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  408e20:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  408e30:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  408e40:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  408e50:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  408e60:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  408e70:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  408e80:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  408e90:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  408ea0:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  408eb0:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  408ec0:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  408ed0:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  408ee0:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  408ef0:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  408f00:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  408f10:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  408f20:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  408f30:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  408f40:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  408f50:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  408f60:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  408f70:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  408f80:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  408f90:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  408fa0:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  408fb0:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  408fc0:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  408fd0:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  408fe0:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  408ff0:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  409000:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  409010:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  409020:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  409030:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  409040:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  409050:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  409060:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  409070:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  409080:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  409090:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  4090a0:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  4090b0:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  4090c0:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  4090d0:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  4090e0:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  4090f0:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  409100:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  409110:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  409120:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  409130:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  409140:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  409150:	fcff fcff                                   ....

00409154 <LED_DESCRIPTOR>:
  409154:	0013 0000 0000 0000 0014 0000 0000 0000     ................
  409164:	0054 0000 0001 0000 7544 7974 4320 6379     T.......Duty Cyc
  409174:	656c 203a 6425 2525 000a 0000 6554 706d     le: %d%%....Temp
  409184:	7265 7461 7275 3a61 2520 2e32 6631 000a     eratura: %2.1f..
  409194:	6d55 6469 6461 2065 5328 6c6f 296f 203a     Umidade (Solo): 
  4091a4:	6925 2525 000a 0000 7453 6e61 2d64 7942     %i%%....Stand-By
  4091b4:	203a 6425 0a73 0000 754c 696d 6f6e 6973     : %ds...Luminosi
  4091c4:	6164 6564 203a 6425 2525 000a 4f42 424d     dade: %d%%..BOMB
  4091d4:	2041 494c 4147 4144 0a21 0000 5250 5345     A LIGADA!...PRES
  4091e4:	4e45 4143 4420 5445 4345 4154 4144 0a21     ENCA DETECTADA!.
  4091f4:	0000 0000 4420 7475 2079 4320 6379 656c     .... Duty  Cycle
  409204:	203a 0000 5420 6d65 6570 6172 7574 6572     : .. Temperature
  409214:	203a 0000 2020 2020 4720 202e 7548 2e6d     : ..     G. Hum.
  409224:	203a 0000 2020 2020 7453 6e61 2d64 7942     : ..    Stand-By
  409234:	203a 0000 754c 696d 6f6e 6973 6164 6564     : ..Luminosidade
  409244:	203a 0000 2020 7453 2e73 4220 6d6f 6162     : ..  Sts. Bomba
  409254:	203a 0000 2020 2020 7250 7365 6e65 6563     : ..    Presence
  409264:	203a 0000 6425 2525 0000 0000 3225 312e     : ..%d%%....%2.1
  409274:	0066 0000 6425 0073 4e4f 0000 464f 0046     f...%ds.ON..OFF.
  409284:	4559 0053 4f4e 0020                         YES.NO .

0040928c <_global_impure_ptr>:
  40928c:	0020 2000 4e49 0046 6e69 0066 414e 004e      .. INF.inf.NAN.
  40929c:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  4092ac:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  4092bc:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  4092cc:	296c 0000 0030 0000                         l)..0...

004092d4 <blanks.7223>:
  4092d4:	2020 2020 2020 2020 2020 2020 2020 2020                     

004092e4 <zeroes.7224>:
  4092e4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

004092f4 <blanks.7217>:
  4092f4:	2020 2020 2020 2020 2020 2020 2020 2020                     

00409304 <zeroes.7218>:
  409304:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  409314:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  409324:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......
  409334:	0000 0000                                   ....

00409338 <__mprec_bigtens>:
  409338:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  409348:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409358:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409360 <__mprec_tens>:
  409360:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  409370:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409380:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409390:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  4093a0:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4093b0:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4093c0:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4093d0:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4093e0:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4093f0:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  409400:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  409410:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  409420:	9db4 79d9 7843 44ea                         ...yCx.D

00409428 <p05.6055>:
  409428:	0005 0000 0019 0000 007d 0000               ........}...

00409434 <_ctype_>:
  409434:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  409444:	2020 2020 2020 2020 2020 2020 2020 2020                     
  409454:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  409464:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  409474:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  409484:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  409494:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  4094a4:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  4094b4:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00409538 <_init>:
  409538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40953a:	bf00      	nop
  40953c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40953e:	bc08      	pop	{r3}
  409540:	469e      	mov	lr, r3
  409542:	4770      	bx	lr

00409544 <__init_array_start>:
  409544:	004053d5 	.word	0x004053d5

00409548 <__frame_dummy_init_array_entry>:
  409548:	004000f1                                ..@.

0040954c <_fini>:
  40954c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40954e:	bf00      	nop
  409550:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409552:	bc08      	pop	{r3}
  409554:	469e      	mov	lr, r3
  409556:	4770      	bx	lr

00409558 <__fini_array_start>:
  409558:	004000cd 	.word	0x004000cd
