INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.sim/sim_1/synth/func/xsim/cpu_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module instruction_memory
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-311] analyzing module data_memory_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module data_memory_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module data_memory_dpram
INFO: [VRFC 10-311] analyzing module instruction_memory_dist_mem_gen_v8_0_13
INFO: [VRFC 10-311] analyzing module instruction_memory_dist_mem_gen_v8_0_13_synth
INFO: [VRFC 10-311] analyzing module instruction_memory_rom
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/jisuanjizuchengyuanli/vivado2.2/lab4/lab4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
