Warning: Design 'AME_Architecture' has '23' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | F-2011.09-DWBB_201109.3 |     *     |
| Licensed DW Building Blocks        | F-2011.09-DWBB_201109.3 |     *     |
============================================================================


Information: There are 161 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'adder_N12_0'
  Processing 'Round_0'
  Processing 'sign_extender_N_in15_N_out18_0'
  Processing 'signed_shifter_N12_0'
  Processing 'R_SH2_N12_0'
  Processing 'subtractor_N11_0'
  Processing 'enc2b_0'
  Processing 'firstPelPos_comp_0'
Information: Added key list 'DesignWare' to design 'firstPelPos_comp_0'. (DDB-72)
  Processing 'firstPelPos'
  Processing 'extimator_PelRet'
  Processing 'extimator'
  Processing 'comparator_N28'
  Processing 'adder_N27'
  Processing 'if_UA_0'
  Processing 'multiplier_N15_0'
  Processing 'subtractor_N15_0'
  Processing 'sign_extender_N_in11_N_out15_0'
  Processing 'adder_N14'
  Processing 'sign_extender_N_in11_N_out14_0'
  Processing 'signed_Lshifter_N_in13_N_out14_0'
  Processing 'signed_Lshifter_N_in12_N_out13_0'
  Processing 'sign_extender_N_in12_N_out14_0'
  Processing 'LR_SH2_0'
  Processing 'subtractor_N14'
  Processing 'unsigned_shifter_N2_0'
  Processing 'h_over_w'
Information: Added key list 'DesignWare' to design 'h_over_w'. (DDB-72)
  Processing 'DP_constructor'
  Processing 'constructor'
  Processing 'AME_Architecture'
Information: Building the design 'CU_constructor'. (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/CU_constructor.vhd:38: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/CU_constructor.vhd:38: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/CU_constructor.vhd:38: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Warning:  /home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/CU_constructor.vhd:48: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/CU_constructor.vhd:89: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'CU_extimator'. (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/CU_extimator.vhd:53: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/CU_extimator.vhd:53: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/CU_extimator.vhd:53: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'CU_Ready_Handler'. (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/CU_Ready_Handler.vhd:31: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/CU_Ready_Handler.vhd:31: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/CU_Ready_Handler.vhd:31: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'CU_extimator_adapter'. (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/CU_extimator_adapter.vhd:78: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/CU_extimator_adapter.vhd:78: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/CU_extimator_adapter.vhd:78: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'extimator_ResCal'. (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/extimator_ResCal.vhd:134: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/extimator_ResCal.vhd:134: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/extimator_ResCal.vhd:134: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'REG_N' instantiated from design 'DP_constructor' with
	the parameters "N=12". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'REG_N' instantiated from design 'DP_constructor' with
	the parameters "N=2". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'REG_N' instantiated from design 'DP_constructor' with
	the parameters "N=14". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'REG_N' instantiated from design 'DP_constructor' with
	the parameters "N=15". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'FlFl'. (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/FlFl.vhd:17: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/FlFl.vhd:17: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/FlFl.vhd:17: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'REG_N' instantiated from design 'DP_constructor' with
	the parameters "N=27". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'REG_N' instantiated from design 'DP_constructor' with
	the parameters "N=28". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'D_min_REG'. (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/D_min_REG.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/D_min_REG.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/D_min_REG.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'COUNT_N' instantiated from design 'DP_constructor' with
	the parameters "N=3,TARGET=6". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/COUNT_N.vhd:22: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/COUNT_N.vhd:22: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/COUNT_N.vhd:22: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'COUNT_N' instantiated from design 'DP_constructor' with
	the parameters "N=4,TARGET=10". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/COUNT_N.vhd:22: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/COUNT_N.vhd:22: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/COUNT_N.vhd:22: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'MV_RF'. (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/MV_RF.vhd:20: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/MV_RF.vhd:20: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/constructor/MV_RF.vhd:20: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'Ext_RF'. (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/Ext_RF.vhd:38: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/Ext_RF.vhd:38: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/Ext_RF.vhd:38: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Warning:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/Ext_RF.vhd:39: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/Ext_RF.vhd:108: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'REG_N' instantiated from design 'extimator_PelRet' with
	the parameters "N=6". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'REG_N_LE' instantiated from design 'extimator_PelRet' with
	the parameters "N=12". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N_LE.vhd:21: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N_LE.vhd:21: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N_LE.vhd:21: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'MULT1' instantiated from design 'extimator_PelRet' with
	the parameters "N=12". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/MULT1.vhd:85: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/MULT1.vhd:81: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/MULT1.vhd:79: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/MULT1.vhd:85: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/MULT1.vhd:81: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/MULT1.vhd:79: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/MULT1.vhd:85: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/MULT1.vhd:81: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/MULT1.vhd:79: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 9 errors. ***
Information: Building the design 'REG_N_LE' instantiated from design 'extimator_PelRet' with
	the parameters "N=11". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N_LE.vhd:21: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N_LE.vhd:21: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N_LE.vhd:21: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'ADD3' instantiated from design 'extimator_PelRet' with
	the parameters "N=18". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/ADD3.vhd:28: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/ADD3.vhd:28: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/ADD3.vhd:28: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'COUNT_VAL' instantiated from design 'extimator_PelRet' with
	the parameters "N=2". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/COUNT_VAL.vhd:21: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/COUNT_VAL.vhd:21: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/COUNT_VAL.vhd:21: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'REG_N' instantiated from design 'extimator_PelRet' with
	the parameters "N=13". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/generic/REG_N.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'T_FF'. (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/T_FF.vhd:18: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/T_FF.vhd:18: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/T_FF.vhd:18: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Information: Building the design 'cnt_RSTs_CEs' instantiated from design 'firstPelPos_comp_0' with
	the parameters "N=2". (HDL-193)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/cnt_RSTs_CEs.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/cnt_RSTs_CEs.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
Error:  /home/thesis/costantino.taranto/git/AME_Architecture/src/extimator/cnt_RSTs_CEs.vhd:19: An if statement containing a clock event has an illegal else branch and is not supported for synthesis. (ELAB-928)
*** Presto compilation terminated with 3 errors. ***
Warning: Unable to resolve reference 'CU_constructor' in 'constructor'. (LINK-5)
Warning: Unable to resolve reference 'CU_extimator' in 'extimator'. (LINK-5)
Warning: Unable to resolve reference 'CU_Ready_Handler' in 'extimator'. (LINK-5)
Warning: Unable to resolve reference 'CU_extimator_adapter' in 'extimator'. (LINK-5)
Warning: Unable to resolve reference 'extimator_ResCal' in 'extimator'. (LINK-5)
Warning: Unable to resolve reference 'REG_N' in 'DP_constructor'. (LINK-5)
Warning: Unable to resolve reference 'FlFl' in 'DP_constructor'. (LINK-5)
Warning: Unable to resolve reference 'D_min_REG' in 'DP_constructor'. (LINK-5)
Warning: Unable to resolve reference 'COUNT_N' in 'DP_constructor'. (LINK-5)
Warning: Unable to resolve reference 'MV_RF' in 'DP_constructor'. (LINK-5)
Warning: Unable to resolve reference 'REG_N' in 'extimator_PelRet'. (LINK-5)
Warning: Unable to resolve reference 'FlFl' in 'extimator_PelRet'. (LINK-5)
Warning: Unable to resolve reference 'Ext_RF' in 'extimator_PelRet'. (LINK-5)
Warning: Unable to resolve reference 'REG_N_LE' in 'extimator_PelRet'. (LINK-5)
Warning: Unable to resolve reference 'MULT1' in 'extimator_PelRet'. (LINK-5)
Warning: Unable to resolve reference 'ADD3' in 'extimator_PelRet'. (LINK-5)
Warning: Unable to resolve reference 'COUNT_VAL' in 'extimator_PelRet'. (LINK-5)
Warning: Unable to resolve reference 'FlFl' in 'h_over_w'. (LINK-5)
Warning: Unable to resolve reference 'FlFl' in 'LR_SH2_0'. (LINK-5)
Warning: Unable to resolve reference 'REG_N' in 'LR_SH2_0'. (LINK-5)
Warning: Unable to resolve reference 'FlFl' in 'R_SH2_N12_0'. (LINK-5)
Warning: Unable to resolve reference 'T_FF' in 'firstPelPos_comp_0'. (LINK-5)
Warning: Unable to resolve reference 'cnt_RSTs_CEs' in 'firstPelPos_comp_0'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'extimator_PelRet_DW01_add_0'
  Processing 'extimator_PelRet_DW01_inc_0'
  Processing 'adder_N12_1_DW01_add_0'
  Processing 'adder_N12_0_DW01_add_0'
  Processing 'Round_1_DW01_add_0'
  Processing 'Round_0_DW01_add_0'
  Processing 'subtractor_N11_1_DW01_sub_0'
  Processing 'subtractor_N11_2_DW01_sub_0'
  Processing 'subtractor_N11_3_DW01_sub_0'
  Processing 'subtractor_N11_4_DW01_sub_0'
  Mapping 'comparator_N28_DW_cmp_0'
  Processing 'adder_N27_DW01_add_0'
  Processing 'subtractor_N15_1_DW01_sub_0'
  Processing 'adder_N14_DW01_add_0'
  Processing 'subtractor_N11_5_DW01_sub_0'
  Processing 'subtractor_N15_0_DW01_sub_0'
  Processing 'subtractor_N14_DW01_sub_0'
  Processing 'subtractor_N11_0_DW01_sub_0'
  Mapping 'multiplier_N15_0_DW_mult_tc_0'
  Mapping 'DW_mult_uns'
Information: Added key list 'DesignWare' to design 'dp_cluster_0_1'. (DDB-72)
  Mapping 'multiplier_N15_1_DW_mult_tc_0'
  Mapping 'DW_mult_uns'
Information: Added key list 'DesignWare' to design 'Round_0'. (DDB-72)
Information: Added key list 'DesignWare' to design 'Round_1'. (DDB-72)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    6017.7      0.00       0.0       0.0                          
    0:00:05    6017.7      0.00       0.0       0.0                          
    0:00:05    6017.7      0.00       0.0       0.0                          
    0:00:05    6017.7      0.00       0.0       0.0                          
    0:00:05    6017.7      0.00       0.0       0.0                          
    0:00:05    5070.0      0.00       0.0       0.0                          
    0:00:05    5070.0      0.00       0.0       0.0                          
    0:00:05    5070.0      0.00       0.0       0.0                          
    0:00:05    5070.0      0.00       0.0       0.0                          
    0:00:05    5070.0      0.00       0.0       0.0                          
    0:00:05    5070.0      0.00       0.0       0.0                          
    0:00:05    5070.0      0.00       0.0       0.0                          
    0:00:05    5070.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    5070.0      0.00       0.0       0.0                          
    0:00:05    5070.0      0.00       0.0       0.0                          
    0:00:05    5067.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05    5067.8      0.00       0.0       0.0                          
    0:00:05    5067.8      0.00       0.0       0.0                          
    0:00:06    5054.0      0.00       0.0       0.0                          
    0:00:06    5045.0      0.00       0.0       0.0                          
    0:00:06    5037.5      0.00       0.0       0.0                          
    0:00:06    5036.4      0.00       0.0       0.0                          
    0:00:06    5035.1      0.00       0.0       0.0                          
    0:00:06    5035.1      0.00       0.0       0.0                          
    0:00:06    5035.1      0.00       0.0       0.0                          
    0:00:06    5034.6      0.00       0.0       0.0                          
    0:00:06    5034.6      0.00       0.0       0.0                          
    0:00:06    5034.6      0.00       0.0       0.0                          
    0:00:06    5034.6      0.00       0.0       0.0                          
    0:00:06    5034.6      0.00       0.0       0.0                          
    0:00:06    5034.6      0.00       0.0       0.0                          
    0:00:06    5034.6      0.00       0.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'

  Optimization Complete
  ---------------------
1
