;redcode
;assert 1
	SPL 0, #42
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB @126, 106
	CMP @121, 106
	ADD @-191, 126
	ADD @-191, 126
	SLT 12, @10
	SPL <121, 106
	SPL <121, 106
	MOV @-1, -122
	MOV -1, <-20
	SUB @-127, 100
	CMP #72, @201
	CMP #72, @201
	MOV -101, <-39
	SUB @-127, 100
	SPL <121, 106
	SPL <121, 106
	SUB #101, <-201
	CMP -207, <-724
	MOV -6, <-20
	SPL 121, -106
	SUB #12, @10
	SUB -207, <-120
	CMP 12, @10
	CMP @121, 106
	ADD @-191, 126
	SUB -207, <-120
	SUB #12, @5
	SUB #72, @201
	SUB #12, @5
	SUB @-127, 100
	SUB @-327, 100
	SUB @-127, 100
	JMP 12, #10
	ADD @-191, 126
	MOV -1, <-20
	SLT 10, 9
	SPL 0, #42
	CMP -207, <-120
	SPL 0, #42
	SUB @-127, 100
	SPL 0, #42
	SPL 0, #42
	CMP -207, <-120
	MOV -1, <-20
