--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml ALU.twx ALU.ncd -o ALU.twr ALU.pcf -ucf ucf.ucf

Design file:              ALU.ncd
Physical constraint file: ALU.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock CCLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LCDDAT<0>   |   11.474(R)|CCLK_BUFGP        |   0.000|
LCDDAT<1>   |   11.437(R)|CCLK_BUFGP        |   0.000|
LCDDAT<2>   |   11.105(R)|CCLK_BUFGP        |   0.000|
LCDDAT<3>   |   10.866(R)|CCLK_BUFGP        |   0.000|
LCDE        |   11.150(R)|CCLK_BUFGP        |   0.000|
LCDRS       |   10.234(R)|CCLK_BUFGP        |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CCLK           |   18.198|         |         |         |
SW<0>          |         |    7.643|         |         |
SW<1>          |         |    7.643|         |         |
SW<2>          |         |    7.643|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |         |         |    0.445|    0.445|
SW<1>          |         |         |    0.875|    0.875|
SW<2>          |         |         |    0.821|    0.821|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |         |         |    0.101|    0.101|
SW<1>          |         |         |    0.531|    0.531|
SW<2>          |         |         |    0.477|    0.477|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW<0>          |         |         |    0.145|    0.145|
SW<1>          |         |         |    0.575|    0.575|
SW<2>          |         |         |    0.521|    0.521|
---------------+---------+---------+---------+---------+


Analysis completed Tue Mar 17 23:24:40 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 186 MB



