IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.96        Core1: 56.27        
Core2: 27.63        Core3: 53.36        
Core4: 25.66        Core5: 55.46        
Core6: 26.05        Core7: 45.62        
Core8: 24.93        Core9: 36.72        
Core10: 25.47        Core11: 59.27        
Core12: 25.74        Core13: 52.66        
Core14: 26.01        Core15: 59.62        
Core16: 26.39        Core17: 45.65        
Core18: 27.34        Core19: 45.84        
Core20: 28.66        Core21: 46.76        
Core22: 26.72        Core23: 45.43        
Core24: 26.43        Core25: 47.73        
Core26: 25.77        Core27: 59.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.24
Socket1: 54.01
DDR read Latency(ns)
Socket0: 74581.12
Socket1: 162.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.89        Core1: 55.94        
Core2: 27.86        Core3: 53.39        
Core4: 24.87        Core5: 55.55        
Core6: 26.34        Core7: 46.09        
Core8: 25.36        Core9: 36.93        
Core10: 26.85        Core11: 59.21        
Core12: 27.77        Core13: 52.33        
Core14: 25.91        Core15: 59.67        
Core16: 24.95        Core17: 45.72        
Core18: 27.38        Core19: 45.43        
Core20: 27.00        Core21: 45.98        
Core22: 26.19        Core23: 45.63        
Core24: 26.96        Core25: 47.91        
Core26: 27.28        Core27: 59.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.35
Socket1: 54.03
DDR read Latency(ns)
Socket0: 74579.18
Socket1: 163.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.68        Core1: 56.82        
Core2: 23.20        Core3: 53.93        
Core4: 25.58        Core5: 55.74        
Core6: 21.31        Core7: 46.29        
Core8: 22.82        Core9: 36.26        
Core10: 16.59        Core11: 59.54        
Core12: 27.32        Core13: 53.52        
Core14: 25.43        Core15: 59.94        
Core16: 25.94        Core17: 46.25        
Core18: 27.18        Core19: 44.93        
Core20: 29.01        Core21: 47.29        
Core22: 25.70        Core23: 45.71        
Core24: 26.52        Core25: 47.73        
Core26: 26.43        Core27: 59.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.88
Socket1: 54.42
DDR read Latency(ns)
Socket0: 74424.91
Socket1: 165.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 29.12        Core1: 56.37        
Core2: 29.63        Core3: 53.51        
Core4: 27.49        Core5: 55.58        
Core6: 28.31        Core7: 45.89        
Core8: 27.66        Core9: 34.32        
Core10: 25.32        Core11: 59.30        
Core12: 26.05        Core13: 53.10        
Core14: 25.58        Core15: 59.45        
Core16: 26.88        Core17: 46.14        
Core18: 28.13        Core19: 45.26        
Core20: 26.94        Core21: 46.97        
Core22: 25.82        Core23: 45.52        
Core24: 27.93        Core25: 47.58        
Core26: 26.18        Core27: 59.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 28.20
Socket1: 54.10
DDR read Latency(ns)
Socket0: 75497.21
Socket1: 165.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.45        Core1: 56.48        
Core2: 26.86        Core3: 53.43        
Core4: 25.57        Core5: 55.89        
Core6: 27.46        Core7: 45.64        
Core8: 27.49        Core9: 36.37        
Core10: 26.16        Core11: 59.37        
Core12: 26.99        Core13: 52.78        
Core14: 23.63        Core15: 59.59        
Core16: 26.30        Core17: 46.41        
Core18: 27.19        Core19: 45.66        
Core20: 26.90        Core21: 46.32        
Core22: 26.14        Core23: 45.46        
Core24: 27.02        Core25: 47.85        
Core26: 27.36        Core27: 59.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.53
Socket1: 54.19
DDR read Latency(ns)
Socket0: 75921.49
Socket1: 165.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.27        Core1: 56.37        
Core2: 28.60        Core3: 53.72        
Core4: 25.43        Core5: 55.67        
Core6: 26.89        Core7: 45.98        
Core8: 27.09        Core9: 35.82        
Core10: 25.20        Core11: 59.51        
Core12: 26.08        Core13: 53.05        
Core14: 24.29        Core15: 59.84        
Core16: 25.50        Core17: 46.31        
Core18: 26.17        Core19: 45.98        
Core20: 26.06        Core21: 47.16        
Core22: 27.05        Core23: 45.46        
Core24: 25.62        Core25: 47.84        
Core26: 25.94        Core27: 59.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.25
Socket1: 54.33
DDR read Latency(ns)
Socket0: 76562.91
Socket1: 165.46
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.57        Core1: 57.05        
Core2: 28.26        Core3: 54.00        
Core4: 25.85        Core5: 56.90        
Core6: 25.93        Core7: 46.70        
Core8: 26.57        Core9: 33.40        
Core10: 24.23        Core11: 60.01        
Core12: 25.65        Core13: 54.81        
Core14: 24.86        Core15: 60.51        
Core16: 25.88        Core17: 48.09        
Core18: 26.63        Core19: 46.30        
Core20: 27.03        Core21: 47.28        
Core22: 25.42        Core23: 47.00        
Core24: 28.47        Core25: 48.16        
Core26: 26.76        Core27: 60.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.99
Socket1: 55.14
DDR read Latency(ns)
Socket0: 81987.19
Socket1: 162.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.67        Core1: 57.33        
Core2: 25.99        Core3: 54.57        
Core4: 18.97        Core5: 57.34        
Core6: 19.69        Core7: 46.81        
Core8: 20.36        Core9: 33.46        
Core10: 18.55        Core11: 60.49        
Core12: 26.06        Core13: 54.62        
Core14: 23.84        Core15: 60.74        
Core16: 27.16        Core17: 48.24        
Core18: 25.48        Core19: 45.64        
Core20: 27.20        Core21: 47.15        
Core22: 26.78        Core23: 46.83        
Core24: 27.41        Core25: 48.43        
Core26: 26.30        Core27: 61.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.21
Socket1: 55.33
DDR read Latency(ns)
Socket0: 84108.74
Socket1: 161.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.79        Core1: 57.08        
Core2: 27.91        Core3: 54.07        
Core4: 25.37        Core5: 56.92        
Core6: 25.50        Core7: 46.41        
Core8: 28.76        Core9: 33.09        
Core10: 26.99        Core11: 60.30        
Core12: 26.34        Core13: 55.49        
Core14: 24.02        Core15: 60.61        
Core16: 15.55        Core17: 47.91        
Core18: 20.13        Core19: 46.01        
Core20: 22.71        Core21: 47.33        
Core22: 26.12        Core23: 46.82        
Core24: 27.81        Core25: 47.75        
Core26: 27.67        Core27: 61.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.31
Socket1: 55.23
DDR read Latency(ns)
Socket0: 81177.24
Socket1: 163.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.60        Core1: 57.36        
Core2: 27.13        Core3: 54.53        
Core4: 25.20        Core5: 57.04        
Core6: 25.88        Core7: 47.30        
Core8: 26.27        Core9: 32.85        
Core10: 24.53        Core11: 60.60        
Core12: 25.77        Core13: 55.27        
Core14: 23.77        Core15: 60.77        
Core16: 24.80        Core17: 48.51        
Core18: 26.61        Core19: 46.18        
Core20: 25.13        Core21: 47.67        
Core22: 25.58        Core23: 46.81        
Core24: 25.13        Core25: 48.52        
Core26: 27.51        Core27: 61.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.02
Socket1: 55.47
DDR read Latency(ns)
Socket0: 84587.18
Socket1: 163.77


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.38        Core1: 57.02        
Core2: 28.82        Core3: 54.32        
Core4: 28.61        Core5: 56.75        
Core6: 28.47        Core7: 46.78        
Core8: 27.30        Core9: 32.30        
Core10: 23.66        Core11: 60.59        
Core12: 26.19        Core13: 55.56        
Core14: 24.66        Core15: 60.65        
Core16: 27.37        Core17: 47.99        
Core18: 25.22        Core19: 46.21        
Core20: 25.07        Core21: 47.48        
Core22: 25.42        Core23: 46.75        
Core24: 26.27        Core25: 48.11        
Core26: 28.10        Core27: 61.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.21
Socket1: 55.35
DDR read Latency(ns)
Socket0: 86081.43
Socket1: 163.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 28.07        Core1: 57.08        
Core2: 28.72        Core3: 54.63        
Core4: 26.20        Core5: 56.75        
Core6: 25.56        Core7: 46.73        
Core8: 27.45        Core9: 32.12        
Core10: 23.14        Core11: 60.17        
Core12: 25.92        Core13: 54.30        
Core14: 25.19        Core15: 60.69        
Core16: 26.10        Core17: 47.83        
Core18: 25.15        Core19: 45.70        
Core20: 27.65        Core21: 47.31        
Core22: 26.10        Core23: 46.91        
Core24: 28.18        Core25: 48.02        
Core26: 26.94        Core27: 61.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 27.29
Socket1: 55.12
DDR read Latency(ns)
Socket0: 84847.20
Socket1: 164.15
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.81        Core1: 55.33        
Core2: 28.22        Core3: 54.35        
Core4: 26.58        Core5: 56.19        
Core6: 25.46        Core7: 46.02        
Core8: 24.95        Core9: 35.11        
Core10: 24.38        Core11: 59.53        
Core12: 24.64        Core13: 59.38        
Core14: 25.50        Core15: 59.14        
Core16: 25.90        Core17: 46.39        
Core18: 26.56        Core19: 45.55        
Core20: 27.63        Core21: 46.58        
Core22: 27.36        Core23: 46.73        
Core24: 26.55        Core25: 47.16        
Core26: 27.37        Core27: 60.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.85
Socket1: 55.04
DDR read Latency(ns)
Socket0: 80698.70
Socket1: 159.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.06        Core1: 55.38        
Core2: 27.77        Core3: 54.68        
Core4: 25.30        Core5: 56.28        
Core6: 25.54        Core7: 45.61        
Core8: 24.60        Core9: 34.04        
Core10: 23.65        Core11: 59.55        
Core12: 24.42        Core13: 59.50        
Core14: 23.84        Core15: 59.02        
Core16: 26.87        Core17: 46.59        
Core18: 26.63        Core19: 45.30        
Core20: 27.12        Core21: 46.35        
Core22: 26.17        Core23: 46.91        
Core24: 27.17        Core25: 48.12        
Core26: 27.64        Core27: 59.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.73
Socket1: 55.04
DDR read Latency(ns)
Socket0: 81979.74
Socket1: 161.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.11        Core1: 55.07        
Core2: 28.33        Core3: 54.70        
Core4: 24.77        Core5: 56.13        
Core6: 25.01        Core7: 45.74        
Core8: 25.29        Core9: 34.20        
Core10: 22.72        Core11: 59.48        
Core12: 16.99        Core13: 59.36        
Core14: 19.60        Core15: 58.93        
Core16: 20.82        Core17: 46.27        
Core18: 20.38        Core19: 44.87        
Core20: 26.32        Core21: 46.30        
Core22: 29.62        Core23: 46.24        
Core24: 25.39        Core25: 47.32        
Core26: 28.70        Core27: 59.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.27
Socket1: 54.90
DDR read Latency(ns)
Socket0: 81402.56
Socket1: 161.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.66        Core1: 55.35        
Core2: 27.66        Core3: 54.57        
Core4: 26.15        Core5: 56.43        
Core6: 25.23        Core7: 46.40        
Core8: 24.34        Core9: 34.90        
Core10: 24.21        Core11: 59.61        
Core12: 26.02        Core13: 59.46        
Core14: 24.48        Core15: 59.08        
Core16: 25.85        Core17: 46.65        
Core18: 26.38        Core19: 45.36        
Core20: 27.58        Core21: 46.77        
Core22: 24.80        Core23: 46.83        
Core24: 26.64        Core25: 47.83        
Core26: 27.16        Core27: 60.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.57
Socket1: 55.14
DDR read Latency(ns)
Socket0: 81974.27
Socket1: 160.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.80        Core1: 55.80        
Core2: 27.49        Core3: 55.20        
Core4: 24.20        Core5: 56.42        
Core6: 25.12        Core7: 46.03        
Core8: 24.68        Core9: 33.46        
Core10: 23.53        Core11: 59.51        
Core12: 24.59        Core13: 59.64        
Core14: 25.23        Core15: 58.98        
Core16: 25.26        Core17: 46.60        
Core18: 26.03        Core19: 45.21        
Core20: 25.03        Core21: 46.90        
Core22: 25.33        Core23: 46.48        
Core24: 25.22        Core25: 47.77        
Core26: 28.11        Core27: 60.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.37
Socket1: 55.15
DDR read Latency(ns)
Socket0: 83300.87
Socket1: 161.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.85        Core1: 54.96        
Core2: 26.36        Core3: 53.95        
Core4: 26.07        Core5: 56.06        
Core6: 24.87        Core7: 45.96        
Core8: 24.84        Core9: 34.37        
Core10: 22.91        Core11: 59.35        
Core12: 24.39        Core13: 59.39        
Core14: 25.35        Core15: 58.82        
Core16: 26.12        Core17: 46.60        
Core18: 27.39        Core19: 45.71        
Core20: 27.16        Core21: 46.64        
Core22: 26.82        Core23: 46.88        
Core24: 26.87        Core25: 47.32        
Core26: 27.15        Core27: 59.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.51
Socket1: 54.89
DDR read Latency(ns)
Socket0: 82983.35
Socket1: 158.59
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.52        Core1: 56.32        
Core2: 26.24        Core3: 54.11        
Core4: 25.05        Core5: 55.55        
Core6: 24.97        Core7: 44.89        
Core8: 25.11        Core9: 32.31        
Core10: 23.96        Core11: 59.89        
Core12: 25.66        Core13: 59.85        
Core14: 24.14        Core15: 59.95        
Core16: 24.64        Core17: 47.73        
Core18: 24.29        Core19: 45.89        
Core20: 24.84        Core21: 47.55        
Core22: 25.79        Core23: 46.84        
Core24: 27.06        Core25: 47.67        
Core26: 27.59        Core27: 60.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.40
Socket1: 55.34
DDR read Latency(ns)
Socket0: 68213.06
Socket1: 158.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.15        Core1: 55.80        
Core2: 27.16        Core3: 53.57        
Core4: 24.43        Core5: 54.24        
Core6: 24.65        Core7: 44.99        
Core8: 23.41        Core9: 30.39        
Core10: 23.39        Core11: 59.30        
Core12: 24.26        Core13: 59.05        
Core14: 20.98        Core15: 59.45        
Core16: 20.49        Core17: 48.13        
Core18: 20.33        Core19: 45.15        
Core20: 22.16        Core21: 47.26        
Core22: 25.56        Core23: 46.22        
Core24: 24.89        Core25: 46.56        
Core26: 24.48        Core27: 59.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.28
Socket1: 54.74
DDR read Latency(ns)
Socket0: 70186.04
Socket1: 162.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.29        Core1: 56.97        
Core2: 26.85        Core3: 54.45        
Core4: 26.83        Core5: 55.83        
Core6: 24.60        Core7: 45.34        
Core8: 23.49        Core9: 31.13        
Core10: 16.02        Core11: 59.96        
Core12: 25.86        Core13: 59.89        
Core14: 20.99        Core15: 60.03        
Core16: 20.51        Core17: 48.20        
Core18: 19.25        Core19: 45.59        
Core20: 22.93        Core21: 47.66        
Core22: 24.37        Core23: 46.31        
Core24: 27.69        Core25: 47.09        
Core26: 27.28        Core27: 60.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.53
Socket1: 55.47
DDR read Latency(ns)
Socket0: 69749.54
Socket1: 161.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.34        Core1: 56.33        
Core2: 26.37        Core3: 54.22        
Core4: 24.56        Core5: 55.11        
Core6: 25.09        Core7: 45.05        
Core8: 25.08        Core9: 32.40        
Core10: 24.92        Core11: 59.71        
Core12: 23.28        Core13: 59.42        
Core14: 26.62        Core15: 59.75        
Core16: 24.37        Core17: 47.90        
Core18: 24.68        Core19: 45.51        
Core20: 23.50        Core21: 47.28        
Core22: 26.30        Core23: 45.97        
Core24: 27.03        Core25: 47.80        
Core26: 26.50        Core27: 60.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.42
Socket1: 55.17
DDR read Latency(ns)
Socket0: 69498.84
Socket1: 162.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.05        Core1: 56.75        
Core2: 26.50        Core3: 54.24        
Core4: 25.51        Core5: 55.73        
Core6: 24.79        Core7: 44.92        
Core8: 26.05        Core9: 31.28        
Core10: 24.35        Core11: 59.92        
Core12: 26.39        Core13: 60.00        
Core14: 24.87        Core15: 59.96        
Core16: 24.53        Core17: 48.19        
Core18: 22.74        Core19: 45.72        
Core20: 24.45        Core21: 48.00        
Core22: 25.33        Core23: 46.43        
Core24: 26.66        Core25: 47.72        
Core26: 27.07        Core27: 60.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.32
Socket1: 55.45
DDR read Latency(ns)
Socket0: 69923.45
Socket1: 162.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.16        Core1: 56.58        
Core2: 26.26        Core3: 54.41        
Core4: 25.41        Core5: 55.14        
Core6: 24.49        Core7: 45.32        
Core8: 23.83        Core9: 30.50        
Core10: 23.74        Core11: 59.80        
Core12: 23.74        Core13: 59.33        
Core14: 23.50        Core15: 59.89        
Core16: 24.03        Core17: 47.86        
Core18: 24.41        Core19: 45.67        
Core20: 24.62        Core21: 47.11        
Core22: 25.17        Core23: 46.64        
Core24: 25.87        Core25: 47.05        
Core26: 26.22        Core27: 60.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.84
Socket1: 55.23
DDR read Latency(ns)
Socket0: 69455.13
Socket1: 162.51
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.86        Core1: 56.30        
Core2: 28.17        Core3: 54.13        
Core4: 24.24        Core5: 56.47        
Core6: 25.53        Core7: 46.08        
Core8: 25.76        Core9: 31.57        
Core10: 24.11        Core11: 59.88        
Core12: 23.62        Core13: 59.70        
Core14: 23.78        Core15: 60.45        
Core16: 24.53        Core17: 46.99        
Core18: 27.11        Core19: 46.23        
Core20: 25.29        Core21: 46.17        
Core22: 26.60        Core23: 46.71        
Core24: 31.85        Core25: 46.48        
Core26: 27.79        Core27: 60.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.91
Socket1: 55.26
DDR read Latency(ns)
Socket0: 58998.17
Socket1: 158.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.89        Core1: 57.66        
Core2: 27.85        Core3: 54.49        
Core4: 25.59        Core5: 55.77        
Core6: 24.74        Core7: 46.27        
Core8: 25.81        Core9: 30.66        
Core10: 24.17        Core11: 60.09        
Core12: 22.62        Core13: 59.74        
Core14: 25.18        Core15: 60.61        
Core16: 25.48        Core17: 46.80        
Core18: 27.18        Core19: 46.41        
Core20: 26.52        Core21: 46.78        
Core22: 26.00        Core23: 46.25        
Core24: 26.94        Core25: 46.58        
Core26: 25.97        Core27: 60.41        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.21
Socket1: 55.40
DDR read Latency(ns)
Socket0: 61605.70
Socket1: 161.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.00        Core1: 57.19        
Core2: 21.12        Core3: 54.57        
Core4: 19.35        Core5: 56.77        
Core6: 26.01        Core7: 46.28        
Core8: 25.59        Core9: 31.39        
Core10: 24.36        Core11: 60.10        
Core12: 23.56        Core13: 59.91        
Core14: 23.28        Core15: 60.65        
Core16: 24.56        Core17: 46.82        
Core18: 26.85        Core19: 46.26        
Core20: 25.77        Core21: 46.75        
Core22: 26.03        Core23: 46.55        
Core24: 14.89        Core25: 47.27        
Core26: 24.02        Core27: 60.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.91
Socket1: 55.53
DDR read Latency(ns)
Socket0: 61642.80
Socket1: 161.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.28        Core1: 57.09        
Core2: 28.56        Core3: 54.57        
Core4: 28.83        Core5: 56.83        
Core6: 25.98        Core7: 46.33        
Core8: 26.58        Core9: 32.18        
Core10: 23.62        Core11: 60.11        
Core12: 24.27        Core13: 59.53        
Core14: 24.15        Core15: 60.62        
Core16: 25.09        Core17: 47.15        
Core18: 25.02        Core19: 46.55        
Core20: 25.78        Core21: 45.72        
Core22: 26.51        Core23: 46.47        
Core24: 28.62        Core25: 47.22        
Core26: 26.63        Core27: 60.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.45
Socket1: 55.49
DDR read Latency(ns)
Socket0: 61492.59
Socket1: 162.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.69        Core1: 56.88        
Core2: 26.57        Core3: 54.46        
Core4: 25.89        Core5: 56.83        
Core6: 25.22        Core7: 46.38        
Core8: 26.42        Core9: 31.69        
Core10: 24.12        Core11: 59.98        
Core12: 24.21        Core13: 59.50        
Core14: 22.78        Core15: 60.52        
Core16: 24.28        Core17: 46.82        
Core18: 26.77        Core19: 46.71        
Core20: 25.81        Core21: 46.55        
Core22: 27.25        Core23: 46.55        
Core24: 28.09        Core25: 47.02        
Core26: 28.87        Core27: 60.30        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.25
Socket1: 55.45
DDR read Latency(ns)
Socket0: 61348.49
Socket1: 162.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.55        Core1: 57.26        
Core2: 27.15        Core3: 54.83        
Core4: 24.72        Core5: 56.27        
Core6: 24.95        Core7: 46.04        
Core8: 25.61        Core9: 31.17        
Core10: 24.15        Core11: 60.10        
Core12: 23.48        Core13: 59.67        
Core14: 23.62        Core15: 60.67        
Core16: 24.10        Core17: 46.62        
Core18: 25.30        Core19: 46.63        
Core20: 25.31        Core21: 46.10        
Core22: 27.57        Core23: 46.95        
Core24: 25.52        Core25: 45.86        
Core26: 26.30        Core27: 60.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.81
Socket1: 55.43
DDR read Latency(ns)
Socket0: 61397.99
Socket1: 162.26
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.63        Core1: 56.30        
Core2: 27.19        Core3: 54.23        
Core4: 26.44        Core5: 55.86        
Core6: 27.51        Core7: 46.29        
Core8: 27.85        Core9: 36.05        
Core10: 24.84        Core11: 58.53        
Core12: 25.55        Core13: 59.81        
Core14: 26.69        Core15: 60.07        
Core16: 26.45        Core17: 46.64        
Core18: 27.95        Core19: 45.03        
Core20: 26.35        Core21: 46.87        
Core22: 27.45        Core23: 46.13        
Core24: 25.70        Core25: 47.38        
Core26: 25.59        Core27: 60.13        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.19
Socket1: 55.09
DDR read Latency(ns)
Socket0: 78705.99
Socket1: 159.54


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.36        Core1: 56.12        
Core2: 26.06        Core3: 53.88        
Core4: 26.48        Core5: 55.99        
Core6: 25.91        Core7: 46.46        
Core8: 28.14        Core9: 35.74        
Core10: 26.50        Core11: 58.64        
Core12: 26.65        Core13: 59.72        
Core14: 26.66        Core15: 59.88        
Core16: 26.66        Core17: 47.25        
Core18: 26.79        Core19: 44.75        
Core20: 27.06        Core21: 47.35        
Core22: 29.43        Core23: 46.16        
Core24: 25.65        Core25: 47.49        
Core26: 25.48        Core27: 59.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 26.02
Socket1: 55.06
DDR read Latency(ns)
Socket0: 80543.35
Socket1: 162.38


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.10        Core1: 55.99        
Core2: 26.17        Core3: 54.30        
Core4: 24.68        Core5: 56.33        
Core6: 16.20        Core7: 46.59        
Core8: 17.83        Core9: 35.24        
Core10: 17.79        Core11: 58.08        
Core12: 18.15        Core13: 59.75        
Core14: 26.24        Core15: 60.02        
Core16: 26.86        Core17: 46.75        
Core18: 27.44        Core19: 44.93        
Core20: 25.47        Core21: 47.11        
Core22: 26.65        Core23: 46.21        
Core24: 25.45        Core25: 47.47        
Core26: 25.22        Core27: 59.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.96
Socket1: 55.05
DDR read Latency(ns)
Socket0: 80024.93
Socket1: 163.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.03        Core1: 56.34        
Core2: 26.65        Core3: 54.61        
Core4: 25.95        Core5: 56.01        
Core6: 25.55        Core7: 46.52        
Core8: 26.35        Core9: 35.55        
Core10: 26.90        Core11: 58.80        
Core12: 28.69        Core13: 59.87        
Core14: 26.89        Core15: 60.01        
Core16: 27.74        Core17: 46.73        
Core18: 27.33        Core19: 45.43        
Core20: 25.15        Core21: 47.51        
Core22: 26.40        Core23: 46.34        
Core24: 24.97        Core25: 47.63        
Core26: 25.77        Core27: 60.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.92
Socket1: 55.26
DDR read Latency(ns)
Socket0: 81501.97
Socket1: 163.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.23        Core1: 56.73        
Core2: 25.41        Core3: 54.56        
Core4: 25.45        Core5: 56.60        
Core6: 23.00        Core7: 46.91        
Core8: 27.38        Core9: 36.39        
Core10: 26.93        Core11: 58.99        
Core12: 25.91        Core13: 60.07        
Core14: 26.31        Core15: 60.22        
Core16: 26.26        Core17: 47.14        
Core18: 25.75        Core19: 44.80        
Core20: 25.59        Core21: 47.93        
Core22: 27.41        Core23: 46.57        
Core24: 26.06        Core25: 47.85        
Core26: 25.64        Core27: 60.20        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.84
Socket1: 55.46
DDR read Latency(ns)
Socket0: 82869.86
Socket1: 163.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.19        Core1: 56.38        
Core2: 25.49        Core3: 54.38        
Core4: 24.81        Core5: 56.13        
Core6: 27.16        Core7: 46.60        
Core8: 27.59        Core9: 35.25        
Core10: 26.41        Core11: 59.10        
Core12: 24.61        Core13: 59.76        
Core14: 27.88        Core15: 60.02        
Core16: 25.51        Core17: 46.69        
Core18: 26.35        Core19: 44.94        
Core20: 25.81        Core21: 47.19        
Core22: 25.72        Core23: 46.30        
Core24: 25.14        Core25: 47.46        
Core26: 25.48        Core27: 60.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.79
Socket1: 55.23
DDR read Latency(ns)
Socket0: 80724.43
Socket1: 162.97
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.96        Core1: 55.25        
Core2: 26.54        Core3: 52.89        
Core4: 24.64        Core5: 54.40        
Core6: 25.49        Core7: 45.04        
Core8: 25.60        Core9: 33.21        
Core10: 23.58        Core11: 58.47        
Core12: 25.83        Core13: 58.53        
Core14: 26.20        Core15: 58.46        
Core16: 25.24        Core17: 47.55        
Core18: 27.31        Core19: 45.38        
Core20: 27.50        Core21: 44.98        
Core22: 28.19        Core23: 44.54        
Core24: 29.03        Core25: 46.83        
Core26: 25.88        Core27: 58.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.85
Socket1: 53.99
DDR read Latency(ns)
Socket0: 59094.52
Socket1: 162.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.83        Core1: 55.34        
Core2: 26.89        Core3: 53.00        
Core4: 25.89        Core5: 54.65        
Core6: 25.30        Core7: 44.90        
Core8: 25.80        Core9: 33.37        
Core10: 24.02        Core11: 58.45        
Core12: 24.69        Core13: 58.52        
Core14: 24.45        Core15: 58.38        
Core16: 24.54        Core17: 47.61        
Core18: 26.61        Core19: 45.63        
Core20: 26.93        Core21: 45.41        
Core22: 26.86        Core23: 44.67        
Core24: 27.03        Core25: 47.00        
Core26: 26.54        Core27: 58.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.57
Socket1: 54.05
DDR read Latency(ns)
Socket0: 60140.39
Socket1: 163.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.99        Core1: 55.06        
Core2: 28.70        Core3: 53.07        
Core4: 26.92        Core5: 54.19        
Core6: 24.85        Core7: 44.73        
Core8: 24.56        Core9: 33.04        
Core10: 21.24        Core11: 58.29        
Core12: 15.68        Core13: 58.49        
Core14: 18.47        Core15: 58.29        
Core16: 20.87        Core17: 47.08        
Core18: 17.96        Core19: 45.44        
Core20: 27.30        Core21: 45.45        
Core22: 26.94        Core23: 44.86        
Core24: 26.45        Core25: 46.80        
Core26: 25.92        Core27: 57.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.46
Socket1: 53.90
DDR read Latency(ns)
Socket0: 59244.60
Socket1: 163.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.68        Core1: 54.81        
Core2: 25.78        Core3: 52.33        
Core4: 25.12        Core5: 53.60        
Core6: 24.81        Core7: 44.51        
Core8: 24.49        Core9: 33.07        
Core10: 26.93        Core11: 58.10        
Core12: 23.78        Core13: 58.34        
Core14: 25.68        Core15: 57.95        
Core16: 27.12        Core17: 47.86        
Core18: 29.08        Core19: 45.31        
Core20: 26.22        Core21: 45.26        
Core22: 29.65        Core23: 44.68        
Core24: 27.56        Core25: 46.38        
Core26: 28.01        Core27: 57.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.51
Socket1: 53.63
DDR read Latency(ns)
Socket0: 60388.23
Socket1: 164.06


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.45        Core1: 54.99        
Core2: 26.49        Core3: 52.57        
Core4: 25.02        Core5: 54.27        
Core6: 24.85        Core7: 45.21        
Core8: 24.16        Core9: 33.09        
Core10: 23.89        Core11: 58.26        
Core12: 26.62        Core13: 58.25        
Core14: 23.46        Core15: 58.18        
Core16: 25.65        Core17: 46.99        
Core18: 28.97        Core19: 45.85        
Core20: 25.19        Core21: 44.56        
Core22: 28.07        Core23: 44.58        
Core24: 26.64        Core25: 46.80        
Core26: 26.59        Core27: 57.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.35
Socket1: 53.79
DDR read Latency(ns)
Socket0: 60238.13
Socket1: 163.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.44        Core1: 54.91        
Core2: 27.00        Core3: 52.06        
Core4: 25.67        Core5: 53.69        
Core6: 24.67        Core7: 45.00        
Core8: 24.56        Core9: 33.08        
Core10: 24.37        Core11: 58.13        
Core12: 23.58        Core13: 58.18        
Core14: 23.19        Core15: 58.18        
Core16: 26.96        Core17: 47.87        
Core18: 26.80        Core19: 45.75        
Core20: 26.29        Core21: 45.33        
Core22: 28.08        Core23: 44.77        
Core24: 27.74        Core25: 47.15        
Core26: 26.07        Core27: 57.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.30
Socket1: 53.72
DDR read Latency(ns)
Socket0: 59702.30
Socket1: 164.03
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.74        Core1: 56.69        
Core2: 26.52        Core3: 54.78        
Core4: 23.62        Core5: 57.14        
Core6: 25.64        Core7: 47.40        
Core8: 26.72        Core9: 33.03        
Core10: 23.33        Core11: 61.07        
Core12: 24.60        Core13: 61.26        
Core14: 24.93        Core15: 61.34        
Core16: 24.94        Core17: 49.61        
Core18: 24.45        Core19: 46.73        
Core20: 25.00        Core21: 47.34        
Core22: 24.85        Core23: 46.91        
Core24: 24.96        Core25: 47.54        
Core26: 24.88        Core27: 61.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.36
Socket1: 56.43
DDR read Latency(ns)
Socket0: 79885.46
Socket1: 161.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.27        Core1: 56.97        
Core2: 26.03        Core3: 54.78        
Core4: 23.55        Core5: 57.35        
Core6: 27.95        Core7: 47.61        
Core8: 25.82        Core9: 31.83        
Core10: 24.05        Core11: 60.98        
Core12: 24.82        Core13: 61.33        
Core14: 25.41        Core15: 61.13        
Core16: 26.71        Core17: 49.11        
Core18: 25.54        Core19: 46.51        
Core20: 25.28        Core21: 47.50        
Core22: 24.40        Core23: 46.84        
Core24: 24.89        Core25: 47.71        
Core26: 24.37        Core27: 61.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.08
Socket1: 56.39
DDR read Latency(ns)
Socket0: 79311.06
Socket1: 160.05


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.67        Core1: 56.26        
Core2: 27.13        Core3: 54.53        
Core4: 24.40        Core5: 56.60        
Core6: 25.25        Core7: 47.41        
Core8: 25.31        Core9: 31.55        
Core10: 26.02        Core11: 60.86        
Core12: 25.00        Core13: 61.08        
Core14: 13.77        Core15: 60.97        
Core16: 19.88        Core17: 49.71        
Core18: 20.96        Core19: 46.59        
Core20: 22.03        Core21: 47.04        
Core22: 24.46        Core23: 46.27        
Core24: 24.06        Core25: 46.78        
Core26: 24.90        Core27: 61.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.83
Socket1: 56.10
DDR read Latency(ns)
Socket0: 80229.94
Socket1: 162.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.83        Core1: 56.20        
Core2: 26.04        Core3: 55.00        
Core4: 25.27        Core5: 57.10        
Core6: 25.65        Core7: 47.43        
Core8: 25.32        Core9: 31.74        
Core10: 24.62        Core11: 61.05        
Core12: 25.65        Core13: 61.25        
Core14: 25.86        Core15: 61.25        
Core16: 25.18        Core17: 49.35        
Core18: 25.88        Core19: 46.63        
Core20: 25.73        Core21: 47.12        
Core22: 24.41        Core23: 46.80        
Core24: 24.09        Core25: 47.36        
Core26: 24.57        Core27: 61.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.89
Socket1: 56.32
DDR read Latency(ns)
Socket0: 78452.37
Socket1: 162.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.35        Core1: 56.96        
Core2: 25.43        Core3: 55.19        
Core4: 26.29        Core5: 57.66        
Core6: 25.35        Core7: 47.59        
Core8: 26.60        Core9: 31.58        
Core10: 23.19        Core11: 61.12        
Core12: 25.13        Core13: 61.41        
Core14: 22.74        Core15: 61.40        
Core16: 25.91        Core17: 49.21        
Core18: 25.18        Core19: 46.95        
Core20: 25.71        Core21: 47.67        
Core22: 24.79        Core23: 46.86        
Core24: 23.80        Core25: 47.54        
Core26: 24.48        Core27: 61.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.98
Socket1: 56.57
DDR read Latency(ns)
Socket0: 78630.37
Socket1: 162.03


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.48        Core1: 57.27        
Core2: 25.65        Core3: 55.10        
Core4: 28.06        Core5: 57.44        
Core6: 25.61        Core7: 47.56        
Core8: 25.33        Core9: 31.60        
Core10: 25.06        Core11: 61.14        
Core12: 23.87        Core13: 61.40        
Core14: 24.66        Core15: 61.31        
Core16: 27.28        Core17: 49.47        
Core18: 26.32        Core19: 47.31        
Core20: 26.62        Core21: 47.65        
Core22: 24.98        Core23: 47.18        
Core24: 25.82        Core25: 48.20        
Core26: 24.23        Core27: 61.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.02
Socket1: 56.64
DDR read Latency(ns)
Socket0: 80424.48
Socket1: 162.26
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.39        Core1: 55.22        
Core2: 25.40        Core3: 53.77        
Core4: 25.65        Core5: 55.53        
Core6: 26.11        Core7: 44.59        
Core8: 26.21        Core9: 35.75        
Core10: 23.74        Core11: 59.06        
Core12: 25.30        Core13: 58.58        
Core14: 25.31        Core15: 58.60        
Core16: 26.74        Core17: 47.93        
Core18: 26.04        Core19: 44.80        
Core20: 25.75        Core21: 46.44        
Core22: 24.34        Core23: 44.49        
Core24: 25.68        Core25: 46.52        
Core26: 24.06        Core27: 59.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.90
Socket1: 54.38
DDR read Latency(ns)
Socket0: 67241.30
Socket1: 160.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.79        Core1: 55.12        
Core2: 25.56        Core3: 53.35        
Core4: 26.17        Core5: 55.06        
Core6: 25.21        Core7: 44.23        
Core8: 25.20        Core9: 35.67        
Core10: 24.80        Core11: 58.89        
Core12: 25.18        Core13: 58.43        
Core14: 25.87        Core15: 58.47        
Core16: 24.90        Core17: 48.06        
Core18: 25.32        Core19: 44.63        
Core20: 26.15        Core21: 46.83        
Core22: 23.54        Core23: 44.30        
Core24: 24.81        Core25: 46.10        
Core26: 23.92        Core27: 59.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.60
Socket1: 54.18
DDR read Latency(ns)
Socket0: 70918.58
Socket1: 163.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.89        Core1: 55.16        
Core2: 24.79        Core3: 53.57        
Core4: 14.64        Core5: 55.16        
Core6: 19.45        Core7: 45.24        
Core8: 20.48        Core9: 34.29        
Core10: 20.54        Core11: 59.07        
Core12: 24.82        Core13: 58.46        
Core14: 25.41        Core15: 58.73        
Core16: 25.55        Core17: 47.67        
Core18: 25.58        Core19: 44.32        
Core20: 25.03        Core21: 46.71        
Core22: 24.55        Core23: 44.69        
Core24: 27.21        Core25: 46.14        
Core26: 23.81        Core27: 58.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.51
Socket1: 54.23
DDR read Latency(ns)
Socket0: 69181.94
Socket1: 163.59


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.63        Core1: 55.59        
Core2: 25.81        Core3: 53.86        
Core4: 25.16        Core5: 55.53        
Core6: 24.61        Core7: 44.66        
Core8: 25.20        Core9: 34.32        
Core10: 27.42        Core11: 59.10        
Core12: 25.38        Core13: 58.67        
Core14: 27.51        Core15: 58.83        
Core16: 27.81        Core17: 47.64        
Core18: 25.82        Core19: 44.44        
Core20: 24.82        Core21: 47.12        
Core22: 25.60        Core23: 44.66        
Core24: 25.93        Core25: 46.71        
Core26: 23.81        Core27: 58.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.68
Socket1: 54.41
DDR read Latency(ns)
Socket0: 69316.25
Socket1: 163.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.76        Core1: 55.13        
Core2: 24.65        Core3: 53.82        
Core4: 24.03        Core5: 54.95        
Core6: 24.63        Core7: 44.59        
Core8: 25.40        Core9: 35.38        
Core10: 25.38        Core11: 59.14        
Core12: 26.63        Core13: 58.66        
Core14: 26.01        Core15: 58.82        
Core16: 26.38        Core17: 47.75        
Core18: 25.33        Core19: 45.07        
Core20: 26.05        Core21: 46.99        
Core22: 27.36        Core23: 45.00        
Core24: 26.00        Core25: 46.59        
Core26: 23.63        Core27: 59.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.79
Socket1: 54.42
DDR read Latency(ns)
Socket0: 70013.84
Socket1: 163.58


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.18        Core1: 55.53        
Core2: 25.10        Core3: 53.97        
Core4: 24.31        Core5: 55.39        
Core6: 24.19        Core7: 44.80        
Core8: 25.41        Core9: 34.66        
Core10: 25.26        Core11: 59.23        
Core12: 23.89        Core13: 58.80        
Core14: 26.36        Core15: 58.89        
Core16: 24.70        Core17: 47.53        
Core18: 26.08        Core19: 45.08        
Core20: 25.18        Core21: 47.25        
Core22: 26.22        Core23: 44.59        
Core24: 24.64        Core25: 46.82        
Core26: 23.86        Core27: 59.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 25.07
Socket1: 54.59
DDR read Latency(ns)
Socket0: 70344.06
Socket1: 163.23
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.13        Core1: 54.61        
Core2: 26.71        Core3: 52.51        
Core4: 23.25        Core5: 55.36        
Core6: 24.13        Core7: 44.19        
Core8: 24.45        Core9: 35.39        
Core10: 24.19        Core11: 57.87        
Core12: 23.60        Core13: 57.99        
Core14: 23.31        Core15: 59.00        
Core16: 23.65        Core17: 46.33        
Core18: 26.78        Core19: 40.48        
Core20: 24.76        Core21: 46.43        
Core22: 27.08        Core23: 43.42        
Core24: 26.26        Core25: 47.03        
Core26: 27.87        Core27: 57.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.69
Socket1: 53.25
DDR read Latency(ns)
Socket0: 63118.13
Socket1: 161.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.33        Core1: 54.77        
Core2: 27.07        Core3: 52.89        
Core4: 24.89        Core5: 55.07        
Core6: 24.68        Core7: 44.50        
Core8: 22.68        Core9: 35.51        
Core10: 24.82        Core11: 58.56        
Core12: 24.82        Core13: 58.00        
Core14: 23.58        Core15: 59.05        
Core16: 23.52        Core17: 46.37        
Core18: 24.43        Core19: 40.33        
Core20: 22.93        Core21: 47.07        
Core22: 26.09        Core23: 43.31        
Core24: 26.87        Core25: 47.45        
Core26: 24.51        Core27: 58.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.59
Socket1: 53.40
DDR read Latency(ns)
Socket0: 65778.09
Socket1: 163.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.06        Core1: 54.45        
Core2: 26.01        Core3: 52.52        
Core4: 24.39        Core5: 55.24        
Core6: 13.36        Core7: 43.96        
Core8: 19.41        Core9: 35.82        
Core10: 20.57        Core11: 57.92        
Core12: 19.34        Core13: 57.83        
Core14: 24.34        Core15: 58.87        
Core16: 23.43        Core17: 45.94        
Core18: 23.63        Core19: 40.01        
Core20: 24.74        Core21: 46.55        
Core22: 24.28        Core23: 42.82        
Core24: 26.29        Core25: 46.72        
Core26: 24.87        Core27: 57.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.31
Socket1: 53.08
DDR read Latency(ns)
Socket0: 64399.10
Socket1: 163.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.06        Core1: 54.52        
Core2: 26.44        Core3: 53.03        
Core4: 25.92        Core5: 55.23        
Core6: 25.41        Core7: 44.21        
Core8: 23.44        Core9: 35.36        
Core10: 23.83        Core11: 57.89        
Core12: 24.24        Core13: 57.80        
Core14: 25.53        Core15: 58.96        
Core16: 23.86        Core17: 46.18        
Core18: 23.88        Core19: 39.71        
Core20: 24.68        Core21: 46.41        
Core22: 26.92        Core23: 43.21        
Core24: 25.79        Core25: 46.53        
Core26: 26.74        Core27: 57.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.68
Socket1: 53.13
DDR read Latency(ns)
Socket0: 64123.50
Socket1: 163.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.41        Core1: 54.87        
Core2: 25.82        Core3: 52.71        
Core4: 25.31        Core5: 55.68        
Core6: 25.70        Core7: 44.67        
Core8: 25.24        Core9: 33.92        
Core10: 24.77        Core11: 57.92        
Core12: 23.15        Core13: 58.11        
Core14: 25.32        Core15: 59.19        
Core16: 23.11        Core17: 46.59        
Core18: 23.81        Core19: 40.36        
Core20: 25.51        Core21: 46.92        
Core22: 24.82        Core23: 43.37        
Core24: 26.69        Core25: 47.62        
Core26: 26.70        Core27: 58.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.44
Socket1: 53.44
DDR read Latency(ns)
Socket0: 64038.66
Socket1: 162.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.44        Core1: 54.80        
Core2: 26.35        Core3: 52.39        
Core4: 25.11        Core5: 55.16        
Core6: 24.55        Core7: 44.41        
Core8: 24.51        Core9: 34.07        
Core10: 24.49        Core11: 57.37        
Core12: 24.53        Core13: 58.04        
Core14: 25.42        Core15: 58.87        
Core16: 23.33        Core17: 46.06        
Core18: 23.81        Core19: 40.06        
Core20: 23.66        Core21: 46.38        
Core22: 26.21        Core23: 43.04        
Core24: 26.31        Core25: 46.69        
Core26: 25.80        Core27: 57.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 24.37
Socket1: 53.08
DDR read Latency(ns)
Socket0: 64252.65
Socket1: 162.91
