verilog xil_defaultlib  \
"../../../../logic_gates.gen/sources_1/bd/D_and_gate/ipshared/d54a/hdl/verilog/and_gate.v" \
"../../../bd/D_and_gate/ip/D_and_gate_and_gate_0_2/sim/D_and_gate_and_gate_0_2.v" \
"../../../bd/D_and_gate/sim/D_and_gate.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
