// Seed: 269569909
module module_0 (
    output tri module_0,
    input uwire id_1,
    output tri1 id_2,
    input tri id_3,
    input wor id_4,
    output tri0 id_5,
    input tri id_6,
    output tri1 id_7,
    input wor id_8,
    input tri id_9,
    output tri1 id_10,
    input uwire id_11,
    input wor id_12,
    output supply1 id_13,
    output tri1 id_14,
    input tri1 id_15,
    output uwire id_16
    , id_24,
    input tri1 id_17,
    input wire id_18,
    output wor id_19,
    input wor id_20,
    output supply0 id_21,
    input wand id_22
);
  wire id_25;
  wor  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ;
  tri1 id_58 = 1;
  generate
    assign id_42 = id_4;
  endgenerate
endmodule
module module_1 (
    output wand id_0,
    output supply0 id_1,
    output uwire id_2,
    output wor id_3,
    input wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input uwire id_7,
    input tri0 id_8,
    output wire id_9,
    output wire id_10,
    input supply0 id_11,
    input supply1 id_12,
    input tri0 id_13,
    output wor id_14,
    output supply0 id_15,
    input tri id_16
);
  wire id_18;
  module_0(
      id_15,
      id_16,
      id_0,
      id_4,
      id_13,
      id_3,
      id_4,
      id_10,
      id_11,
      id_5,
      id_2,
      id_4,
      id_6,
      id_2,
      id_10,
      id_11,
      id_3,
      id_7,
      id_8,
      id_9,
      id_6,
      id_15,
      id_11
  );
endmodule
