{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1723326082980 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1723326082981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 04:41:22 2024 " "Processing started: Sun Aug 11 04:41:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1723326082981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326082981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV_5StagePipelined_Processor -c RISCV_5StagePipelined_Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326082981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1723326084183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1723326084183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 2 2 " "Found 2 design units, including 2 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMem " "Found entity 1: IMem" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100950 ""} { "Info" "ISGN_ENTITY_NAME" "2 Memory_instruction_tb " "Found entity 2: Memory_instruction_tb" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100950 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DMem.v(19) " "Verilog HDL information at DMem.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "DMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1723326100952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DMem " "Found entity 1: DMem" {  } { { "DMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "hazard_unit.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/hazard_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_if.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_IF " "Found entity 1: stage_IF" {  } { { "stage_IF.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/stage_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_id.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_ID " "Found entity 1: stage_ID" {  } { { "stage_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/stage_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_EX " "Found entity 1: stage_EX" {  } { { "stage_EX.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/stage_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_MEM " "Found entity 1: stage_MEM" {  } { { "stage_MEM.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/stage_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stage_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file stage_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 stage_WB " "Found entity 1: stage_WB" {  } { { "stage_WB.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/stage_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_IF_ID " "Found entity 1: reg_IF_ID" {  } { { "reg_IF_ID.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ID_EX " "Found entity 1: reg_ID_EX" {  } { { "reg_ID_EX.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_EX_MEM " "Found entity 1: reg_EX_MEM" {  } { { "reg_EX_MEM.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_MEM_WB " "Found entity 1: reg_MEM_WB" {  } { { "reg_MEM_WB.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_decoder " "Found entity 1: ALU_decoder" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_decoder " "Found entity 1: main_decoder" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file imm_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_ext " "Found entity 1: imm_ext" {  } { { "imm_ext.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/imm_ext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100965 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RISCV_5StagePipelined_Processor.v(153) " "Verilog HDL information at RISCV_5StagePipelined_Processor.v(153): always construct contains both blocking and non-blocking assignments" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 153 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1723326100966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_5stagepipelined_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_5stagepipelined_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_5StagePipelined_Processor " "Found entity 1: RISCV_5StagePipelined_Processor" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_5stagepipelined_processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_5stagepipelined_processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV_5StagePipelined_Processor_tb " "Found entity 1: RISCV_5StagePipelined_Processor_tb" {  } { { "RISCV_5StagePipelined_Processor_tb.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1723326100968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326100968 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WriteDataE RISCV_5StagePipelined_Processor.v(306) " "Verilog HDL Implicit Net warning at RISCV_5StagePipelined_Processor.v(306): created implicit net for \"WriteDataE\"" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 306 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326100969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite_W RISCV_5StagePipelined_Processor.v(388) " "Verilog HDL Implicit Net warning at RISCV_5StagePipelined_Processor.v(388): created implicit net for \"RegWrite_W\"" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 388 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326100969 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Result_W RISCV_5StagePipelined_Processor.v(398) " "Verilog HDL Implicit Net warning at RISCV_5StagePipelined_Processor.v(398): created implicit net for \"Result_W\"" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 398 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326100969 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISCV_5StagePipelined_Processor " "Elaborating entity \"RISCV_5StagePipelined_Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1723326101016 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Result_W RISCV_5StagePipelined_Processor.v(398) " "Verilog HDL or VHDL warning at RISCV_5StagePipelined_Processor.v(398): object \"Result_W\" assigned a value but never read" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 398 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1723326101024 "|RISCV_5StagePipelined_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RISCV_5StagePipelined_Processor.v(306) " "Verilog HDL assignment warning at RISCV_5StagePipelined_Processor.v(306): truncated value with size 32 to match size of target (1)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723326101030 "|RISCV_5StagePipelined_Processor"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 RISCV_5StagePipelined_Processor.v(398) " "Verilog HDL assignment warning at RISCV_5StagePipelined_Processor.v(398): truncated value with size 32 to match size of target (1)" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1723326101031 "|RISCV_5StagePipelined_Processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_pc_IF " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_pc_IF\"" {  } { { "RISCV_5StagePipelined_Processor.v" "mux_pc_IF" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMem IMem:instruction_memory " "Elaborating entity \"IMem\" for hierarchy \"IMem:instruction_memory\"" {  } { { "RISCV_5StagePipelined_Processor.v" "instruction_memory" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101096 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_ins.data_a 0 IMem.v(9) " "Net \"memory_ins.data_a\" at IMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723326101098 "|RISCV_5StagePipelined_Processor|IMem:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_ins.waddr_a 0 IMem.v(9) " "Net \"memory_ins.waddr_a\" at IMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723326101098 "|RISCV_5StagePipelined_Processor|IMem:instruction_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory_ins.we_a 0 IMem.v(9) " "Net \"memory_ins.we_a\" at IMem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "IMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/IMem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1723326101098 "|RISCV_5StagePipelined_Processor|IMem:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IF_ID reg_IF_ID:reg_IF_ID " "Elaborating entity \"reg_IF_ID\" for hierarchy \"reg_IF_ID:reg_IF_ID\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_IF_ID" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:adder " "Elaborating entity \"adder\" for hierarchy \"adder:adder\"" {  } { { "RISCV_5StagePipelined_Processor.v" "adder" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit\"" {  } { { "RISCV_5StagePipelined_Processor.v" "control_unit" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_decoder control_unit:control_unit\|main_decoder:main_decoder " "Elaborating entity \"main_decoder\" for hierarchy \"control_unit:control_unit\|main_decoder:main_decoder\"" {  } { { "control_unit.v" "main_decoder" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101104 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ResultSrc main_decoder.v(18) " "Verilog HDL Always Construct warning at main_decoder.v(18): inferring latch(es) for variable \"ResultSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1723326101106 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc\[0\] main_decoder.v(18) " "Inferred latch for \"ResultSrc\[0\]\" at main_decoder.v(18)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326101106 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ResultSrc\[1\] main_decoder.v(18) " "Inferred latch for \"ResultSrc\[1\]\" at main_decoder.v(18)" {  } { { "main_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/main_decoder.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326101106 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|main_decoder:main_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_decoder control_unit:control_unit\|ALU_decoder:alu_decoder " "Elaborating entity \"ALU_decoder\" for hierarchy \"control_unit:control_unit\|ALU_decoder:alu_decoder\"" {  } { { "control_unit.v" "alu_decoder" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/control_unit.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101106 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_decoder.v(31) " "Verilog HDL Case Statement warning at ALU_decoder.v(31): incomplete case statement has no default case item" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1723326101108 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|ALU_decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_decoder.v(69) " "Verilog HDL Case Statement warning at ALU_decoder.v(69): incomplete case statement has no default case item" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v" 69 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1723326101108 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|ALU_decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_decoder.v(110) " "Verilog HDL Case Statement warning at ALU_decoder.v(110): incomplete case statement has no default case item" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v" 110 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1723326101108 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|ALU_decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl ALU_decoder.v(30) " "Verilog HDL Always Construct warning at ALU_decoder.v(30): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1723326101108 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|ALU_decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] ALU_decoder.v(68) " "Inferred latch for \"ALUControl\[0\]\" at ALU_decoder.v(68)" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326101108 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|ALU_decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] ALU_decoder.v(68) " "Inferred latch for \"ALUControl\[1\]\" at ALU_decoder.v(68)" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326101108 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|ALU_decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[2\] ALU_decoder.v(68) " "Inferred latch for \"ALUControl\[2\]\" at ALU_decoder.v(68)" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326101108 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|ALU_decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[3\] ALU_decoder.v(68) " "Inferred latch for \"ALUControl\[3\]\" at ALU_decoder.v(68)" {  } { { "ALU_decoder.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/ALU_decoder.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326101108 "|RISCV_5StagePipelined_Processor|control_unit:control_unit|ALU_decoder:alu_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:reg_file " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:reg_file\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_file" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101108 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i reg_file.v(24) " "Verilog HDL Always Construct warning at reg_file.v(24): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "reg_file.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/reg_file.v" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1723326101115 "|RISCV_5StagePipelined_Processor|reg_file:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_ext imm_ext:imm_ext " "Elaborating entity \"imm_ext\" for hierarchy \"imm_ext:imm_ext\"" {  } { { "RISCV_5StagePipelined_Processor.v" "imm_ext" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ID_EX reg_ID_EX:reg_ID_EX " "Elaborating entity \"reg_ID_EX\" for hierarchy \"reg_ID_EX:reg_ID_EX\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_ID_EX" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu " "Elaborating entity \"alu\" for hierarchy \"alu:alu\"" {  } { { "RISCV_5StagePipelined_Processor.v" "alu" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_EX_MEM reg_EX_MEM:reg_EX_MEM " "Elaborating entity \"reg_EX_MEM\" for hierarchy \"reg_EX_MEM:reg_EX_MEM\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_EX_MEM" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DMem DMem:dmem " "Elaborating entity \"DMem\" for hierarchy \"DMem:dmem\"" {  } { { "RISCV_5StagePipelined_Processor.v" "dmem" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101125 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i DMem.v(19) " "Verilog HDL Always Construct warning at DMem.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "DMem.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/DMem.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1723326101241 "|RISCV_5StagePipelined_Processor|DMem:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_MEM_WB reg_MEM_WB:reg_MEM_WB " "Elaborating entity \"reg_MEM_WB\" for hierarchy \"reg_MEM_WB:reg_MEM_WB\"" {  } { { "RISCV_5StagePipelined_Processor.v" "reg_MEM_WB" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit hazard_unit:hazard_unit " "Elaborating entity \"hazard_unit\" for hierarchy \"hazard_unit:hazard_unit\"" {  } { { "RISCV_5StagePipelined_Processor.v" "hazard_unit" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326101249 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[4\] " "Net \"rs1_D\[4\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[4\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102234 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[3\] " "Net \"rs1_D\[3\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[3\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102234 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[2\] " "Net \"rs1_D\[2\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[2\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102234 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[1\] " "Net \"rs1_D\[1\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[1\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102234 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[0\] " "Net \"rs1_D\[0\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[0\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102234 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[4\] " "Net \"rs2_D\[4\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[4\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102234 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[3\] " "Net \"rs2_D\[3\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[3\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102234 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[2\] " "Net \"rs2_D\[2\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[2\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102234 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[1\] " "Net \"rs2_D\[1\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[1\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102234 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[0\] " "Net \"rs2_D\[0\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[0\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102234 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1723326102234 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[4\] " "Net \"rs1_D\[4\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[4\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[3\] " "Net \"rs1_D\[3\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[3\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[2\] " "Net \"rs1_D\[2\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[2\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[1\] " "Net \"rs1_D\[1\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[1\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[0\] " "Net \"rs1_D\[0\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[0\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[4\] " "Net \"rs2_D\[4\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[4\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[3\] " "Net \"rs2_D\[3\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[3\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[2\] " "Net \"rs2_D\[2\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[2\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[1\] " "Net \"rs2_D\[1\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[1\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102235 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[0\] " "Net \"rs2_D\[0\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[0\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102235 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1723326102235 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[4\] " "Net \"rs1_D\[4\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[4\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102236 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[3\] " "Net \"rs1_D\[3\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[3\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102236 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[2\] " "Net \"rs1_D\[2\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[2\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102236 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[1\] " "Net \"rs1_D\[1\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[1\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102236 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[0\] " "Net \"rs1_D\[0\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[0\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102236 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[4\] " "Net \"rs2_D\[4\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[4\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102236 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[3\] " "Net \"rs2_D\[3\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[3\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102236 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[2\] " "Net \"rs2_D\[2\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[2\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102236 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[1\] " "Net \"rs2_D\[1\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[1\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102236 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[0\] " "Net \"rs2_D\[0\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[0\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102236 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1723326102236 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[4\] " "Net \"rs1_D\[4\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[4\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102237 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[3\] " "Net \"rs1_D\[3\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[3\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102237 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[2\] " "Net \"rs1_D\[2\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[2\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102237 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[1\] " "Net \"rs1_D\[1\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[1\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102237 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[0\] " "Net \"rs1_D\[0\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[0\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102237 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[4\] " "Net \"rs2_D\[4\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[4\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102237 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[3\] " "Net \"rs2_D\[3\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[3\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102237 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[2\] " "Net \"rs2_D\[2\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[2\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102237 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[1\] " "Net \"rs2_D\[1\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[1\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102237 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[0\] " "Net \"rs2_D\[0\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[0\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102237 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1723326102237 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[4\] " "Net \"rs1_D\[4\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[4\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[3\] " "Net \"rs1_D\[3\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[3\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[2\] " "Net \"rs1_D\[2\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[2\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[1\] " "Net \"rs1_D\[1\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[1\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[0\] " "Net \"rs1_D\[0\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[0\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[4\] " "Net \"rs2_D\[4\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[4\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[3\] " "Net \"rs2_D\[3\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[3\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[2\] " "Net \"rs2_D\[2\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[2\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[1\] " "Net \"rs2_D\[1\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[1\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102238 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[0\] " "Net \"rs2_D\[0\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[0\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102238 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1723326102238 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[4\] " "Net \"rs1_D\[4\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[4\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[3\] " "Net \"rs1_D\[3\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[3\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[2\] " "Net \"rs1_D\[2\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[2\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[1\] " "Net \"rs1_D\[1\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[1\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs1_D\[0\] " "Net \"rs1_D\[0\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs1_D\[0\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 78 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[4\] " "Net \"rs2_D\[4\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[4\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[3\] " "Net \"rs2_D\[3\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[3\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[2\] " "Net \"rs2_D\[2\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[2\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[1\] " "Net \"rs2_D\[1\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[1\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102239 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rs2_D\[0\] " "Net \"rs2_D\[0\]\" is missing source, defaulting to GND" {  } { { "RISCV_5StagePipelined_Processor.v" "rs2_D\[0\]" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 79 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1723326102239 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1723326102239 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1723326103134 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/output_files/RISCV_5StagePipelined_Processor.map.smsg " "Generated suppressed messages file D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/output_files/RISCV_5StagePipelined_Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326103314 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1723326103457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1723326103457 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723326103548 "|RISCV_5StagePipelined_Processor|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "RISCV_5StagePipelined_Processor.v" "" { Text "D:/Verilog project/DigitalDesign/DigitalDesign/RISCV_5StagePipelined_Processor/RISCV_5StagePipelined_Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1723326103548 "|RISCV_5StagePipelined_Processor|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1723326103548 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1723326103550 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1723326103550 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1723326103550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1723326103567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 04:41:43 2024 " "Processing ended: Sun Aug 11 04:41:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1723326103567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1723326103567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1723326103567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1723326103567 ""}
