<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CSL_CPGMAC_SL_FIFOSTATUS Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CSL_CPGMAC_SL_FIFOSTATUS Struct Reference<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h.html">CPSW CSL-FL</a> &raquo; <a class="el" href="group___c_s_l___c_p_s_w_i_t_c_h___d_a_t_a_s_t_r_u_c_t.html">CPSW Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Holds the Enet_Pn_FIFO_Status register contents.  
 <a href="struct_c_s_l___c_p_g_m_a_c___s_l___f_i_f_o_s_t_a_t_u_s.html#details">More...</a></p>

<p><code>#include &lt;csl_cpsw.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a34eb6b13fa7dc365437508fdebababa1"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_g_m_a_c___s_l___f_i_f_o_s_t_a_t_u_s.html#a34eb6b13fa7dc365437508fdebababa1">estBufAct</a></td></tr>
<tr class="separator:a34eb6b13fa7dc365437508fdebababa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade43d93921042a9dd3d2aa0f0276dfe"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_g_m_a_c___s_l___f_i_f_o_s_t_a_t_u_s.html#aade43d93921042a9dd3d2aa0f0276dfe">estAddErr</a></td></tr>
<tr class="separator:aade43d93921042a9dd3d2aa0f0276dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955eaa375d5c8a0e47fcff933f6936c5"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_g_m_a_c___s_l___f_i_f_o_s_t_a_t_u_s.html#a955eaa375d5c8a0e47fcff933f6936c5">estCntErr</a></td></tr>
<tr class="separator:a955eaa375d5c8a0e47fcff933f6936c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59691198fecc1bd788e38360a83302c4"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_g_m_a_c___s_l___f_i_f_o_s_t_a_t_u_s.html#a59691198fecc1bd788e38360a83302c4">txExpressMacAllow</a></td></tr>
<tr class="separator:a59691198fecc1bd788e38360a83302c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3230a9eca992b23b36908c67e660285"><td class="memItemLeft" align="right" valign="top">Uint32&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_l___c_p_g_m_a_c___s_l___f_i_f_o_s_t_a_t_u_s.html#ab3230a9eca992b23b36908c67e660285">txPriActive</a></td></tr>
<tr class="separator:ab3230a9eca992b23b36908c67e660285"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Holds the Enet_Pn_FIFO_Status register contents. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="aade43d93921042a9dd3d2aa0f0276dfe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPGMAC_SL_FIFOSTATUS::estAddErr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EST Address Error Indicates that the fetch ram was read again after the previous maximum buffer address read (the previous fetch from the maximum address is reused). </p>

</div>
</div>
<a class="anchor" id="a34eb6b13fa7dc365437508fdebababa1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPGMAC_SL_FIFOSTATUS::estBufAct</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EST RAM active buffer . Indicates the active 64-word fetch buffer when pn_est_onebuf is cleared to zero. Indicates the fetch ram address MSB when pn_est_onebuf set to one. </p>

</div>
</div>
<a class="anchor" id="a955eaa375d5c8a0e47fcff933f6936c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPGMAC_SL_FIFOSTATUS::estCntErr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EST Fetch Count Error Indicates that insufficient clocks were programmed into the fetch count and that another fetch was commanded before the previous fetch finished. </p>

</div>
</div>
<a class="anchor" id="a59691198fecc1bd788e38360a83302c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPGMAC_SL_FIFOSTATUS::txExpressMacAllow</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EST transmit mac allow Bus that indicates the actual priorities assigned to the express queue (and inversely the priorities assigned to the prempt queue). The pn_mac_prempt[7:0] field in the Enet_Pn_IET_Control register indicates which priorities should be assigned to the express/prempt queues. The switch between queues happens only when the priority is empty and the actual assignment is shown in this field. </p>

</div>
</div>
<a class="anchor" id="ab3230a9eca992b23b36908c67e660285"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Uint32 CSL_CPGMAC_SL_FIFOSTATUS::txPriActive</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>EST Transmit Priority Active Bus that indicates which priorities have packets (non-empty) at the time of the register read. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>src/ip/cpsw/V5/csl_cpsw.h</li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
