<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_O_E_U_U_35012ffa</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_O_E_U_U_35012ffa'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_O_E_U_U_35012ffa')">rsnoc_z_H_R_O_E_U_U_35012ffa</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.92</td>
<td class="s9 cl rt"><a href="mod1270.html#Line" > 97.22</a></td>
<td class="s8 cl rt"><a href="mod1270.html#Cond" > 83.33</a></td>
<td class="s9 cl rt"><a href="mod1270.html#Toggle" > 93.37</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1270.html#Branch" > 93.75</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_83999"  onclick="showContent('inst_tag_83999')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFCC_apb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 71.25</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_83999_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_83999_Cond" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod1270.html#inst_tag_83999_Toggle" > 36.73</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_83999_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_83997"  onclick="showContent('inst_tag_83997')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 72.84</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_83997_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_83997_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1270.html#inst_tag_83997_Toggle" > 43.11</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_83997_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_83995"  onclick="showContent('inst_tag_83995')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 73.29</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_83995_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_83995_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1270.html#inst_tag_83995_Toggle" > 44.90</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_83995_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_83998"  onclick="showContent('inst_tag_83998')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_axi_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 73.35</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_83998_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_83998_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1270.html#inst_tag_83998_Toggle" > 45.15</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_83998_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_84008"  onclick="showContent('inst_tag_84008')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SCU_Multi_APB_T_main.Probe</a></td>
<td class="s7 cl rt"> 73.35</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84008_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84008_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1270.html#inst_tag_84008_Toggle" > 45.15</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84008_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_84007"  onclick="showContent('inst_tag_84007')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 73.42</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84007_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84007_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1270.html#inst_tag_84007_Toggle" > 45.41</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84007_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_84001"  onclick="showContent('inst_tag_84001')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_mem_ahb_T_main.Probe</a></td>
<td class="s7 cl rt"> 74.57</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84001_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84001_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1270.html#inst_tag_84001_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84001_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_84000"  onclick="showContent('inst_tag_84000')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axil_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 74.95</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84000_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84000_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1270.html#inst_tag_84000_Toggle" > 51.53</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84000_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_84006"  onclick="showContent('inst_tag_84006')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_T_main.Probe</a></td>
<td class="s7 cl rt"> 75.27</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84006_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84006_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1270.html#inst_tag_84006_Toggle" > 52.81</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84006_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_83994"  onclick="showContent('inst_tag_83994')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 75.49</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_83994_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_83994_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1270.html#inst_tag_83994_Toggle" > 47.45</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_83994_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_84002"  onclick="showContent('inst_tag_84002')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 75.59</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84002_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84002_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1270.html#inst_tag_84002_Toggle" > 54.08</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84002_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_84004"  onclick="showContent('inst_tag_84004')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_T_main.Probe</a></td>
<td class="s7 cl rt"> 76.03</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84004_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84004_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1270.html#inst_tag_84004_Toggle" > 55.87</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84004_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_84005"  onclick="showContent('inst_tag_84005')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_ahb_s0_T_main.Probe</a></td>
<td class="s7 cl rt"> 77.24</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84005_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84005_Cond" > 66.67</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84005_Toggle" > 60.71</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84005_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_84003"  onclick="showContent('inst_tag_84003')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_T_main.Probe</a></td>
<td class="s8 cl rt"> 83.14</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84003_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84003_Cond" > 66.67</a></td>
<td class="s7 cl rt"><a href="mod1270.html#inst_tag_84003_Toggle" > 78.06</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84003_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1270.html#inst_tag_83996"  onclick="showContent('inst_tag_83996')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Periph_Multi_APB_T_main.Probe</a></td>
<td class="s8 cl rt"> 86.72</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_83996_Line" > 97.22</a></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_83996_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1270.html#inst_tag_83996_Toggle" > 78.83</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_83996_Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_83999'>
<hr>
<a name="inst_tag_83999"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_83999" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFCC_apb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 71.25</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_83999_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_83999_Cond" > 66.67</a></td>
<td class="s3 cl rt"><a href="mod1270.html#inst_tag_83999_Toggle" > 36.73</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_83999_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.39</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s5 cl rt"> 58.88</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 43.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2036.html#inst_tag_199754" >PUFCC_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82725" id="tag_urg_inst_82725">FsmCurState</a></td>
<td class="s2 cl rt"> 26.84</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.06</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84299" id="tag_urg_inst_84299">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_1.html#inst_tag_232339" id="tag_urg_inst_232339">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_1.html#inst_tag_252272" id="tag_urg_inst_252272">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_83997'>
<hr>
<a name="inst_tag_83997"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_83997" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 72.84</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_83997_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_83997_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1270.html#inst_tag_83997_Toggle" > 43.11</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_83997_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.17</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 62.77</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 46.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.31</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod304.html#inst_tag_24852" >SPI_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82723" id="tag_urg_inst_82723">FsmCurState</a></td>
<td class="s2 cl rt"> 26.84</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.06</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84295" id="tag_urg_inst_84295">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_0.html#inst_tag_232311" id="tag_urg_inst_232311">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_1.html#inst_tag_252262" id="tag_urg_inst_252262">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_83995'>
<hr>
<a name="inst_tag_83995"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_83995" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.29</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_83995_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_83995_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1270.html#inst_tag_83995_Toggle" > 44.90</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_83995_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.42</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 64.02</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod844.html#inst_tag_67710" >DMA_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82721" id="tag_urg_inst_82721">FsmCurState</a></td>
<td class="s2 cl rt"> 28.31</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.94</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84291" id="tag_urg_inst_84291">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_0.html#inst_tag_232286" id="tag_urg_inst_232286">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_1.html#inst_tag_252236" id="tag_urg_inst_252236">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_83998'>
<hr>
<a name="inst_tag_83998"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_83998" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_axi_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.35</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_83998_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_83998_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1270.html#inst_tag_83998_Toggle" > 45.15</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_83998_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.42</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 64.02</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.53</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod473.html#inst_tag_31010" >USB_axi_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82724" id="tag_urg_inst_82724">FsmCurState</a></td>
<td class="s2 cl rt"> 26.84</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.06</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84297" id="tag_urg_inst_84297">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_0.html#inst_tag_232321" id="tag_urg_inst_232321">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_1.html#inst_tag_252266" id="tag_urg_inst_252266">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_84008'>
<hr>
<a name="inst_tag_84008"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_84008" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SCU_Multi_APB_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.35</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84008_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84008_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1270.html#inst_tag_84008_Toggle" > 45.15</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84008_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.42</td>
<td class="s8 cl rt"> 80.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 64.02</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 71.43</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 49.81</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1421.html#inst_tag_107243" >SCU_Multi_APB_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82740" id="tag_urg_inst_82740">FsmCurState</a></td>
<td class="s2 cl rt"> 26.84</td>
<td class="s3 cl rt"> 35.29</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.06</td>
<td class="s0 cl rt">  0.00</td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84324" id="tag_urg_inst_84324">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_4.html#inst_tag_232634" id="tag_urg_inst_232634">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_5.html#inst_tag_252616" id="tag_urg_inst_252616">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_84007'>
<hr>
<a name="inst_tag_84007"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_84007" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.42</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84007_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84007_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1270.html#inst_tag_84007_Toggle" > 45.41</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84007_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.93</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 65.42</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.95</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1240.html#inst_tag_79446" >FCB_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82739" id="tag_urg_inst_82739">FsmCurState</a></td>
<td class="s5 cl rt"> 54.66</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84322" id="tag_urg_inst_84322">ups</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_4.html#inst_tag_232624" id="tag_urg_inst_232624">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_5.html#inst_tag_252609" id="tag_urg_inst_252609">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_84001'>
<hr>
<a name="inst_tag_84001"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_84001" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_mem_ahb_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.57</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84001_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84001_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1270.html#inst_tag_84001_Toggle" > 50.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84001_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.33</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 67.45</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 58.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2454.html#inst_tag_243183" >SPI_mem_ahb_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82727" id="tag_urg_inst_82727">FsmCurState</a></td>
<td class="s5 cl rt"> 51.72</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84303" id="tag_urg_inst_84303">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_1.html#inst_tag_232357" id="tag_urg_inst_232357">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_1.html#inst_tag_252292" id="tag_urg_inst_252292">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_84000'>
<hr>
<a name="inst_tag_84000"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_84000" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axil_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 74.95</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84000_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84000_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1270.html#inst_tag_84000_Toggle" > 51.53</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84000_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.99</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 69.63</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 83.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 54.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1450.html#inst_tag_116388" >ddr_axil_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82726" id="tag_urg_inst_82726">FsmCurState</a></td>
<td class="s7 cl rt"> 79.53</td>
<td class="s8 cl rt"> 82.35</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 94.12</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84301" id="tag_urg_inst_84301">ups</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_1.html#inst_tag_232348" id="tag_urg_inst_232348">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_1.html#inst_tag_252275" id="tag_urg_inst_252275">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_84006'>
<hr>
<a name="inst_tag_84006"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_84006" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.27</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84006_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84006_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1270.html#inst_tag_84006_Toggle" > 52.81</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84006_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.64</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 69.00</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 55.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 55.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2328.html#inst_tag_227983" >sram_axi_s1_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82738" id="tag_urg_inst_82738">FsmCurState</a></td>
<td class="s5 cl rt"> 53.19</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.59</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84318" id="tag_urg_inst_84318">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_3.html#inst_tag_232575" id="tag_urg_inst_232575">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_4.html#inst_tag_252545" id="tag_urg_inst_252545">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_83994'>
<hr>
<a name="inst_tag_83994"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_83994" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.49</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_83994_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_83994_Cond" > 66.67</a></td>
<td class="s4 cl rt"><a href="mod1270.html#inst_tag_83994_Toggle" > 47.45</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_83994_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.99</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s8 cl rt"> 81.63</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 51.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.61</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2597.html#inst_tag_254153" >gbe_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82720" id="tag_urg_inst_82720">FsmCurState</a></td>
<td class="s5 cl rt"> 54.66</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.47</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84289" id="tag_urg_inst_84289">ups</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_0.html#inst_tag_232277" id="tag_urg_inst_232277">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_1.html#inst_tag_252233" id="tag_urg_inst_252233">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_84002'>
<hr>
<a name="inst_tag_84002"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_84002" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.59</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84002_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84002_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1270.html#inst_tag_84002_Toggle" > 54.08</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84002_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.80</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s6 cl rt"> 69.78</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 56.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2351.html#inst_tag_228362" >sram_axi_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82730" id="tag_urg_inst_82730">FsmCurState</a></td>
<td class="s5 cl rt"> 53.19</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.59</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84306" id="tag_urg_inst_84306">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_1.html#inst_tag_232391" id="tag_urg_inst_232391">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_2.html#inst_tag_252348" id="tag_urg_inst_252348">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_84004'>
<hr>
<a name="inst_tag_84004"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_84004" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 76.03</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84004_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84004_Cond" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1270.html#inst_tag_84004_Toggle" > 55.87</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84004_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.02</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 70.87</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 77.55</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 57.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2319.html#inst_tag_227963" >sram_axi_s2_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82732" id="tag_urg_inst_82732">FsmCurState</a></td>
<td class="s5 cl rt"> 53.19</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.59</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84312" id="tag_urg_inst_84312">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_2.html#inst_tag_232426" id="tag_urg_inst_232426">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_3.html#inst_tag_252408" id="tag_urg_inst_252408">ursrrrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_84005'>
<hr>
<a name="inst_tag_84005"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_84005" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_ahb_s0_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.24</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84005_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84005_Cond" > 66.67</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84005_Toggle" > 60.71</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_84005_Branch" > 84.38</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 66.87</td>
<td class="s8 cl rt"> 85.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 73.83</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 75.51</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.20</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1094.html#inst_tag_75569" >fpga_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82735" id="tag_urg_inst_82735">FsmCurState</a></td>
<td class="s4 cl rt"> 48.16</td>
<td class="s5 cl rt"> 52.94</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84315" id="tag_urg_inst_84315">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_2.html#inst_tag_232486" id="tag_urg_inst_232486">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_3.html#inst_tag_252464" id="tag_urg_inst_252464">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_84003'>
<hr>
<a name="inst_tag_84003"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_84003" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.14</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84003_Line" > 97.22</a></td>
<td class="s6 cl rt"><a href="mod1270.html#inst_tag_84003_Cond" > 66.67</a></td>
<td class="s7 cl rt"><a href="mod1270.html#inst_tag_84003_Toggle" > 78.06</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_84003_Branch" > 90.62</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 79.89</td>
<td class="s9 cl rt"> 93.33</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 85.05</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s8 cl rt"> 87.76</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 72.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2436.html#inst_tag_240674" >sram_axi_s3_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82731" id="tag_urg_inst_82731">FsmCurState</a></td>
<td class="s7 cl rt"> 78.06</td>
<td class="s8 cl rt"> 82.35</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.24</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84309" id="tag_urg_inst_84309">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_1.html#inst_tag_232409" id="tag_urg_inst_232409">ursrrerg</a></td>
<td class="s9 cl rt"> 90.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_2.html#inst_tag_252378" id="tag_urg_inst_252378">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_83996'>
<hr>
<a name="inst_tag_83996"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy50.html#tag_urg_inst_83996" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Periph_Multi_APB_T_main.Probe</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.72</td>
<td class="s9 cl rt"><a href="mod1270.html#inst_tag_83996_Line" > 97.22</a></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_83996_Cond" > 83.33</a></td>
<td class="s7 cl rt"><a href="mod1270.html#inst_tag_83996_Toggle" > 78.83</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1270.html#inst_tag_83996_Branch" > 87.50</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 73.66</td>
<td class="s8 cl rt"> 86.67</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s8 cl rt"> 85.36</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s7 cl rt"> 79.59</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 69.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.63</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2092.html#inst_tag_201786" >Periph_Multi_APB_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1248.html#inst_tag_82722" id="tag_urg_inst_82722">FsmCurState</a></td>
<td class="s5 cl rt"> 53.19</td>
<td class="s5 cl rt"> 58.82</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.59</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84293" id="tag_urg_inst_84293">ups</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_0.html#inst_tag_232301" id="tag_urg_inst_232301">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2555_1.html#inst_tag_252259" id="tag_urg_inst_252259">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_O_E_U_U_35012ffa'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1270.html" >rsnoc_z_H_R_O_E_U_U_35012ffa</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                        MISSING_ELSE
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                        MISSING_ELSE
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1270.html" >rsnoc_z_H_R_O_E_U_U_35012ffa</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1270.html" >rsnoc_z_H_R_O_E_U_U_35012ffa</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">22</td>
<td class="rt">68.75 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">732</td>
<td class="rt">93.37 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">367</td>
<td class="rt">93.62 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">365</td>
<td class="rt">93.11 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">22</td>
<td class="rt">68.75 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">732</td>
<td class="rt">93.37 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">367</td>
<td class="rt">93.62 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">365</td>
<td class="rt">93.11 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[11:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56:54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[47:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1270.html" >rsnoc_z_H_R_O_E_U_U_35012ffa</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">30</td>
<td class="rt">93.75 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "green">-2-</font>  
           			 	         <font color = "green">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_83999'>
<a name="inst_tag_83999_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_83999" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFCC_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_83999_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_83999" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFCC_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_83999_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_83999" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFCC_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">15</td>
<td class="rt">46.88 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">288</td>
<td class="rt">36.73 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">151</td>
<td class="rt">38.52 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">137</td>
<td class="rt">34.95 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">15</td>
<td class="rt">46.88 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">288</td>
<td class="rt">36.73 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">151</td>
<td class="rt">38.52 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">137</td>
<td class="rt">34.95 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:47]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_83999_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_83999" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.PUFCC_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_83997'>
<a name="inst_tag_83997_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_83997" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_83997_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_83997" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_83997_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_83997" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">15</td>
<td class="rt">46.88 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">338</td>
<td class="rt">43.11 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">177</td>
<td class="rt">45.15 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">161</td>
<td class="rt">41.07 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">15</td>
<td class="rt">46.88 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">338</td>
<td class="rt">43.11 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">177</td>
<td class="rt">45.15 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">161</td>
<td class="rt">41.07 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[19:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_83997_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_83997" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_ahb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_83995'>
<a name="inst_tag_83995_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_83995" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_83995_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_83995" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_83995_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_83995" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">352</td>
<td class="rt">44.90 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">184</td>
<td class="rt">46.94 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">168</td>
<td class="rt">42.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">352</td>
<td class="rt">44.90 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">184</td>
<td class="rt">46.94 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">168</td>
<td class="rt">42.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_83995_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_83995" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_83998'>
<a name="inst_tag_83998_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_83998" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_axi_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_83998_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_83998" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_axi_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_83998_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_83998" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_axi_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">15</td>
<td class="rt">46.88 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">354</td>
<td class="rt">45.15 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">181</td>
<td class="rt">46.17 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">173</td>
<td class="rt">44.13 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">15</td>
<td class="rt">46.88 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">354</td>
<td class="rt">45.15 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">181</td>
<td class="rt">46.17 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">173</td>
<td class="rt">44.13 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_83998_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_83998" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.USB_axi_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_84008'>
<a name="inst_tag_84008_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_84008" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SCU_Multi_APB_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_84008_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_84008" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SCU_Multi_APB_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_84008_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_84008" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SCU_Multi_APB_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">15</td>
<td class="rt">46.88 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">354</td>
<td class="rt">45.15 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">177</td>
<td class="rt">45.15 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">177</td>
<td class="rt">45.15 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">15</td>
<td class="rt">46.88 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">354</td>
<td class="rt">45.15 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">177</td>
<td class="rt">45.15 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">177</td>
<td class="rt">45.15 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47:44]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_84008_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_84008" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SCU_Multi_APB_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_84007'>
<a name="inst_tag_84007_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_84007" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_84007_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_84007" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_84007_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_84007" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">21</td>
<td class="rt">65.62 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">356</td>
<td class="rt">45.41 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">183</td>
<td class="rt">46.68 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">173</td>
<td class="rt">44.13 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">21</td>
<td class="rt">65.62 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">356</td>
<td class="rt">45.41 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">183</td>
<td class="rt">46.68 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">173</td>
<td class="rt">44.13 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66:59]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_84007_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_84007" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FCB_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_84001'>
<a name="inst_tag_84001_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_84001" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_mem_ahb_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_84001_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_84001" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_mem_ahb_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_84001_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_84001" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_mem_ahb_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">392</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">204</td>
<td class="rt">52.04 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">188</td>
<td class="rt">47.96 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">392</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">204</td>
<td class="rt">52.04 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">188</td>
<td class="rt">47.96 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[58:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:59]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[68:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72:71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:95]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[10:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:95]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_84001_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_84001" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.SPI_mem_ahb_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_84000'>
<a name="inst_tag_84000_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_84000" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axil_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_84000_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_84000" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axil_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_84000_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_84000" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axil_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">21</td>
<td class="rt">65.62 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">404</td>
<td class="rt">51.53 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">203</td>
<td class="rt">51.79 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">201</td>
<td class="rt">51.28 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">21</td>
<td class="rt">65.62 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">404</td>
<td class="rt">51.53 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">203</td>
<td class="rt">51.79 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">201</td>
<td class="rt">51.28 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:44]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_84000_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_84000" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.ddr_axil_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_84006'>
<a name="inst_tag_84006_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_84006" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_84006_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_84006" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_84006_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_84006" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">414</td>
<td class="rt">52.81 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">214</td>
<td class="rt">54.59 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">200</td>
<td class="rt">51.02 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">414</td>
<td class="rt">52.81 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">214</td>
<td class="rt">54.59 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">200</td>
<td class="rt">51.02 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_84006_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_84006" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s1_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_83994'>
<a name="inst_tag_83994_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_83994" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                        MISSING_ELSE
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                        MISSING_ELSE
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_83994_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_83994" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_83994_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_83994" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">21</td>
<td class="rt">65.62 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">372</td>
<td class="rt">47.45 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">195</td>
<td class="rt">49.74 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">177</td>
<td class="rt">45.15 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">21</td>
<td class="rt">65.62 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">372</td>
<td class="rt">47.45 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">195</td>
<td class="rt">49.74 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">177</td>
<td class="rt">45.15 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[46:44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_83994_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_83994" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.gbe_apb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_84002'>
<a name="inst_tag_84002_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_84002" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_84002_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_84002" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_84002_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_84002" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">424</td>
<td class="rt">54.08 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">218</td>
<td class="rt">55.61 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">206</td>
<td class="rt">52.55 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">424</td>
<td class="rt">54.08 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">218</td>
<td class="rt">55.61 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">206</td>
<td class="rt">52.55 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[13:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:14]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[49:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[49:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_84002_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_84002" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_84004'>
<a name="inst_tag_84004_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_84004" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_84004_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_84004" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_84004_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_84004" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">438</td>
<td class="rt">55.87 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">226</td>
<td class="rt">57.65 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">212</td>
<td class="rt">54.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">18</td>
<td class="rt">56.25 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">438</td>
<td class="rt">55.87 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">226</td>
<td class="rt">57.65 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">212</td>
<td class="rt">54.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64:63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_84004_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_84004" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s2_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_84005'>
<a name="inst_tag_84005_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_84005" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_ahb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_84005_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_84005" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_ahb_s0_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_84005_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_84005" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_ahb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">476</td>
<td class="rt">60.71 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">260</td>
<td class="rt">66.33 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">216</td>
<td class="rt">55.10 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">476</td>
<td class="rt">60.71 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">260</td>
<td class="rt">66.33 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">216</td>
<td class="rt">55.10 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[14:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[28:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[36:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[37]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[61:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[65:64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[66]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72:71]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[15:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[19]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[64:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[66]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[67]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[68]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[72:69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[73]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[76:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[97:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_84005_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_84005" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_ahb_s0_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">27</td>
<td class="rt">84.38 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_84003'>
<a name="inst_tag_84003_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_84003" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                        MISSING_ELSE
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                        MISSING_ELSE
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_84003_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_84003" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_84003_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_84003" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">612</td>
<td class="rt">78.06 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">308</td>
<td class="rt">78.57 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">304</td>
<td class="rt">77.55 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">20</td>
<td class="rt">62.50 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">612</td>
<td class="rt">78.06 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">308</td>
<td class="rt">78.57 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">304</td>
<td class="rt">77.55 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[12:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[43:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[44]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[50:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[53:51]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[54]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[55]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[62:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[69:65]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[74:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105:101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[110:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[11:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[48:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[86:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[105:101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[110:106]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_84003_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_84003" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.sram_axi_s3_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">29</td>
<td class="rt">90.62 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "red">-2-</font>  
           			 	         <font color = "red">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "green">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_83996'>
<a name="inst_tag_83996_Line"></a>
<b>Line Coverage for Instance : <a href="mod1270.html#inst_tag_83996" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Periph_Multi_APB_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>36</td><td>35</td><td>97.22</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17014</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17080</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17085</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17090</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17095</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>17100</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17105</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>17128</td><td>4</td><td>4</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
17013                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17014      1/1          		if ( ! Sys_Clk_RstN )
17015      1/1          			u_a43 &lt;= #1.0 ( 2'b0 );
17016      1/1          		else if ( HdrCe_0 )
17017      1/1          			u_a43 &lt;= #1.0 ( u_3393 );
                        MISSING_ELSE
17018                   	rsnoc_z_T_C_S_C_L_R_Fsm_afdb4f9b FsmCurState(
17019                   		.Clk( Sys_Clk )
17020                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17021                   	,	.Clk_En( Sys_Clk_En )
17022                   	,	.Clk_EnS( Sys_Clk_EnS )
17023                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17024                   	,	.Clk_RstN( Sys_Clk_RstN )
17025                   	,	.Clk_Tm( Sys_Clk_Tm )
17026                   	,	.Conditions_ERR_HDR( u_103_ERR_HDR )
17027                   	,	.Conditions_ERR_IDLE( u_103_ERR_IDLE )
17028                   	,	.Conditions_HDR_ERR( u_103_HDR_ERR )
17029                   	,	.Conditions_HDR_IDLE( u_103_HDR_IDLE )
17030                   	,	.Conditions_IDLE_ERR( u_103_IDLE_ERR )
17031                   	,	.Conditions_IDLE_HDR( u_103_IDLE_HDR )
17032                   	,	.CurState( u_bdb6 )
17033                   	,	.NextState( u_b9ec )
17034                   	);
17035                   	assign CurState = u_bdb6;
17036                   	assign Sm_IDLE = CurState == 2'b00;
17037                   	assign Sm_ERR = CurState == 2'b10;
17038                   	assign SampleHdr = Rx_Head &amp; ( Sm_IDLE | Sm_ERR &amp; ( ObsLcl_Rdy | ~ SecurityFilter_Fwd ) );
17039                   	assign HdrSel_0 = SampleHdr;
17040                   	assign HdrCe_0 = HdrSel_0 &amp; Rx_Vld &amp; Rx_Rdy;
17041                   	assign HdrReg1_RouteId = u_7c15;
17042                   	assign HdrReg_RouteId = HdrReg1_RouteId;
17043                   	assign HdrReg1_Opc = u_ad40;
17044                   	assign HdrReg_Opc = HdrReg1_Opc;
17045                   	assign HdrReg1_Len1 = u_c280;
17046                   	assign HdrReg_Len1 = HdrReg1_Len1;
17047                   	assign HdrReg1_Addr = u_5057;
17048                   	assign u_b5be = HdrReg1_Opc == 4'b0010 | HdrReg1_Opc == 4'b0011;
17049                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups( .Be( ) , .Data( Payload ) , .LastWord( ) , .Payload( RxPld ) , .WordErr( ) );
17050                   	assign FirstDataCy = CurIsStrm &amp; Rx_Rdy;
17051                   	assign PreDataCe_0 = FirstDataCy;
17052                   	assign PreDataFld = PreDataWord_0;
17053                   	assign u_3795 = PreDataFld;
17054                   	assign u_828c = u_3795;
17055                   	assign upreStrm_AddrLsb = u_828c [18:12];
17056                   	assign PreStrmAddrLsb = upreStrm_AddrLsb;
17057                   	assign CurIsUnLock = ~ Rx_Data [111] &amp; Rx_Vld &amp; Rx_Head;
17058                   	assign IsPreTypeFldVld = Rx_Vld &amp; Rx_Head;
17059                   	assign RxPld = Rx_Data [37:0];
17060                   	assign u_324d = RxPld [35:0];
17061                   	assign u_2393 = u_324d;
17062                   	assign u_e423 = u_2393 [34:31];
17063                   	assign u_b175 = u_e423;
17064                   	assign IsStrmFld = u_b175 == 4'b1101;
17065                   	assign u_8d44 = Rx_Data [93:90];
17066                   	assign u_ffb1 = Rx_Data [87:81];
17067                   	assign CurIsStrm = IsPreTypeFldVld &amp; IsStrmFld &amp; u_8d44 == 4'b1000 &amp; u_ffb1 == 7'b0000011 &amp; Rx_Data [111];
17068                   	assign HdrReg_Addr =
17069                   		ObsStrm ?
17070                   				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
17071                   			:	( u_b5be ? HdrReg1_Addr &amp; ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
17072                   	assign HdrReg1_User = u_9d98;
17073                   	assign HdrReg_User = HdrReg1_User;
17074                   	assign PktWordErrNone = Rx_Vld &amp; Rx_Rdy &amp; Rx_Head &amp; HasData &amp; WordErr;
17075                   	assign Sm_HDR = CurState == 2'b01;
17076                   	assign HdrReg_Debug = { 4'b0 , WordErrReg };
17077                   	assign ObsLcl_Data = { 1'b0 , HdrReg_RouteId , HdrReg_Opc , 2'b01 , HdrReg_Len1 , HdrReg_Addr , HdrReg_User , HdrReg_Debug };
17078                   	assign ObsTx_Data = { ObsLcl_Data };
17079                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17080      1/1          		if ( ! Sys_Clk_RstN )
17081      1/1          			u_7c15 &lt;= #1.0 ( 17'b0 );
17082      1/1          		else if ( HdrCe_0 )
17083      1/1          			u_7c15 &lt;= #1.0 ( Rx_Data [110:94] );
                        MISSING_ELSE
17084                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17085      1/1          		if ( ! Sys_Clk_RstN )
17086      1/1          			u_ad40 &lt;= #1.0 ( 4'b0 );
17087      1/1          		else if ( HdrCe_0 )
17088      1/1          			u_ad40 &lt;= #1.0 ( Rx_Data [93:90] );
                        MISSING_ELSE
17089                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17090      1/1          		if ( ! Sys_Clk_RstN )
17091      1/1          			u_c280 &lt;= #1.0 ( 7'b0 );
17092      1/1          		else if ( HdrCe_0 )
17093      1/1          			u_c280 &lt;= #1.0 ( Rx_Data [87:81] );
                        MISSING_ELSE
17094                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17095      1/1          		if ( ! Sys_Clk_RstN )
17096      1/1          			u_5057 &lt;= #1.0 ( 32'b0 );
17097      1/1          		else if ( HdrCe_0 )
17098      1/1          			u_5057 &lt;= #1.0 ( Rx_Data [80:49] );
                        MISSING_ELSE
17099                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17100      1/1          		if ( ! Sys_Clk_RstN )
17101      1/1          			PreDataWord_0 &lt;= #1.0 ( 32'b0 );
17102      1/1          		else if ( PreDataCe_0 )
17103      <font color = "red">0/1     ==>  			PreDataWord_0 &lt;= #1.0 ( Payload );</font>
                        MISSING_ELSE
17104                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17105      1/1          		if ( ! Sys_Clk_RstN )
17106      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( 7'b0 );
17107      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17108      1/1          			ObsStrmAddrLsb &lt;= #1.0 ( PreStrmAddrLsb );
                   <font color = "red">==>  MISSING_ELSE</font>
17109                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
17110                   		.Clk( Sys_Clk )
17111                   	,	.Clk_ClkS( Sys_Clk_ClkS )
17112                   	,	.Clk_En( Sys_Clk_En )
17113                   	,	.Clk_EnS( Sys_Clk_EnS )
17114                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
17115                   	,	.Clk_RstN( Sys_Clk_RstN )
17116                   	,	.Clk_Tm( Sys_Clk_Tm )
17117                   	,	.En( Rx_Vld &amp; Rx_Rdy )
17118                   	,	.O( OnGoingStrm )
17119                   	,	.Reset( CurIsUnLock )
17120                   	,	.Set( CurIsStrm )
17121                   	);
17122                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17123      1/1          		if ( ! Sys_Clk_RstN )
17124      1/1          			ObsStrm &lt;= #1.0 ( 1'b0 );
17125      1/1          		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
17126      1/1          			ObsStrm &lt;= #1.0 ( OnGoingStrm );
                   <font color = "red">==>  MISSING_ELSE</font>
17127                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
17128      1/1          		if ( ! Sys_Clk_RstN )
17129      1/1          			u_9d98 &lt;= #1.0 ( 8'b0 );
17130      1/1          		else if ( HdrCe_0 )
17131      1/1          			u_9d98 &lt;= #1.0 ( Rx_Data [48:41] );
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_83996_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1270.html#inst_tag_83996" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Periph_Multi_APB_T_main.Probe</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       16988
 EXPRESSION (HdrCe_0 ? u_3393 : u_a43)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 EXPRESSION (ObsStrm ? ((HdrReg1_Addr | {25'b0, ObsStrmAddrLsb})) : (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       17068
 SUB-EXPRESSION (u_b5be ? ((HdrReg1_Addr &amp; (~{25'b0, HdrReg1_Len1}))) : HdrReg1_Addr)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_83996_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1270.html#inst_tag_83996" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Periph_Multi_APB_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">784</td>
<td class="rt">618</td>
<td class="rt">78.83 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">331</td>
<td class="rt">84.44 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">287</td>
<td class="rt">73.21 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">32</td>
<td class="rt">19</td>
<td class="rt">59.38 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">784</td>
<td class="rt">618</td>
<td class="rt">78.83 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">392</td>
<td class="rt">331</td>
<td class="rt">84.44 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">392</td>
<td class="rt">287</td>
<td class="rt">73.21 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>ObsTx_Data[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[11:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[14:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[20:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[31:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[32]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[36:33]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[40:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[47:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[49:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[54:50]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[56:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[63:58]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[67:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[70:68]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[72:71]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Data[75:74]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ObsTx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ObsTx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[85:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87:86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[7:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[18:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[27:25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Fwd</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Len1[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Opc[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[9:7]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[12:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[14:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_RouteId[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>SecurityFilter_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[85:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109:107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_83996_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1270.html#inst_tag_83996" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Periph_Multi_APB_T_main.Probe</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">32</td>
<td class="rt">28</td>
<td class="rt">87.50 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">16988</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">17068</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17014</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17080</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17085</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17090</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17095</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17100</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17105</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">17123</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">17128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
16988      	assign StatusReg = HdrCe_0 ? u_3393 : u_a43;
           	                           <font color = "green">-1-</font>  
           	                           <font color = "green">==></font>  
           	                           <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17068      	assign HdrReg_Addr =
           	                    
17069      		ObsStrm ?
           		        <font color = "red">-1-</font>  
           		        <font color = "red">==></font>  
17070      				HdrReg1_Addr | { 25'b0 , ObsStrmAddrLsb }
           				                                         
17071      			:	( u_b5be ? HdrReg1_Addr & ~ { 25'b0 , HdrReg1_Len1 } : HdrReg1_Addr );
           			 	         <font color = "green">-2-</font>  
           			 	         <font color = "green">==></font>  
           			 	         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17014      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17015      			u_a43 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
17016      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17017      			u_a43 <= #1.0 ( u_3393 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17080      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17081      			u_7c15 <= #1.0 ( 17'b0 );
           <font color = "green">			==></font>
17082      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17083      			u_7c15 <= #1.0 ( Rx_Data [110:94] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17085      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17086      			u_ad40 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
17087      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17088      			u_ad40 <= #1.0 ( Rx_Data [93:90] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17090      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17091      			u_c280 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17092      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17093      			u_c280 <= #1.0 ( Rx_Data [87:81] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17095      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17096      			u_5057 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17097      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17098      			u_5057 <= #1.0 ( Rx_Data [80:49] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17100      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17101      			PreDataWord_0 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
17102      		else if ( PreDataCe_0 )
           		     <font color = "red">-2-</font>  
17103      			PreDataWord_0 <= #1.0 ( Payload );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17105      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17106      			ObsStrmAddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
17107      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17108      			ObsStrmAddrLsb <= #1.0 ( PreStrmAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17123      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17124      			ObsStrm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
17125      		else if ( ~ Sm_ERR | ObsLcl_Rdy | ~ SecurityFilter_Fwd )
           		     <font color = "red">-2-</font>  
17126      			ObsStrm <= #1.0 ( OnGoingStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
17128      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
17129      			u_9d98 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
17130      		else if ( HdrCe_0 )
           		     <font color = "green">-2-</font>  
17131      			u_9d98 <= #1.0 ( Rx_Data [48:41] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_83994">
    <li>
      <a href="#inst_tag_83994_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_83994_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_83994_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_83994_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_83995">
    <li>
      <a href="#inst_tag_83995_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_83995_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_83995_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_83995_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_83996">
    <li>
      <a href="#inst_tag_83996_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_83996_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_83996_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_83996_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_83997">
    <li>
      <a href="#inst_tag_83997_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_83997_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_83997_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_83997_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_83998">
    <li>
      <a href="#inst_tag_83998_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_83998_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_83998_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_83998_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_83999">
    <li>
      <a href="#inst_tag_83999_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_83999_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_83999_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_83999_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_84000">
    <li>
      <a href="#inst_tag_84000_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_84000_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_84000_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_84000_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_84001">
    <li>
      <a href="#inst_tag_84001_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_84001_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_84001_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_84001_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_84002">
    <li>
      <a href="#inst_tag_84002_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_84002_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_84002_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_84002_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_84003">
    <li>
      <a href="#inst_tag_84003_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_84003_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_84003_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_84003_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_84004">
    <li>
      <a href="#inst_tag_84004_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_84004_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_84004_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_84004_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_84005">
    <li>
      <a href="#inst_tag_84005_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_84005_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_84005_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_84005_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_84006">
    <li>
      <a href="#inst_tag_84006_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_84006_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_84006_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_84006_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_84007">
    <li>
      <a href="#inst_tag_84007_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_84007_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_84007_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_84007_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_84008">
    <li>
      <a href="#inst_tag_84008_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_84008_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_84008_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_84008_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_O_E_U_U_35012ffa">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
