// Seed: 2117551374
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  supply1 id_4;
  assign id_3 = 1 ? 1'b0 : id_2 - 1 ? id_4 : 1 ? (id_4) : id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    output tri0 id_3
);
  wire id_5;
  tri0 id_6;
  assign id_2 = ~id_1;
  assign id_6 = 1;
  module_0(
      id_5, id_6, id_6
  );
endmodule
